{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1588081762573 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1588081762574 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 28 16:49:21 2020 " "Processing started: Tue Apr 28 16:49:21 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1588081762574 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1588081762574 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta arria5_tst1 -c arria5_tst1 " "Command: quartus_sta arria5_tst1 -c arria5_tst1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1588081762574 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1588081762766 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "PHY_pll 15 " "Ignored 15 assignments for entity \"PHY_pll\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_xcvr_pll_av -entity PHY_pll -sip PHY_pll.sip -library lib_PHY_pll " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_xcvr_pll_av -entity PHY_pll -sip PHY_pll.sip -library lib_PHY_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588081791952 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity PHY_pll -sip PHY_pll.sip -library lib_PHY_pll " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity PHY_pll -sip PHY_pll.sip -library lib_PHY_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588081791952 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity PHY_pll -sip PHY_pll.sip -library lib_PHY_pll " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity PHY_pll -sip PHY_pll.sip -library lib_PHY_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588081791952 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1588081791952 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "alt_xcvr_reconfig 40 " "Ignored 40 assignments for entity \"alt_xcvr_reconfig\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1588081791952 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_eth_tse_avalon_arbiter 12 " "Ignored 12 assignments for entity \"altera_eth_tse_avalon_arbiter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1588081791952 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_eth_tse_mac 51 " "Ignored 51 assignments for entity \"altera_eth_tse_mac\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1588081791952 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_eth_tse_pcs_pma_phyip 20 " "Ignored 20 assignments for entity \"altera_eth_tse_pcs_pma_phyip\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1588081791952 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_eth_tse_phyip_terminator 13 " "Ignored 13 assignments for entity \"altera_eth_tse_phyip_terminator\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1588081791952 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_reset_controller 35 " "Ignored 35 assignments for entity \"altera_reset_controller\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1588081791953 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "cic 19 " "Ignored 19 assignments for entity \"cic\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1588081791953 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "cic_cic_ii_0 59 " "Ignored 59 assignments for entity \"cic_cic_ii_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1588081791953 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "custom_phy 16 " "Ignored 16 assignments for entity \"custom_phy\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_xcvr_custom_phy -entity custom_phy -sip custom_phy.sip -library lib_custom_phy " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_xcvr_custom_phy -entity custom_phy -sip custom_phy.sip -library lib_custom_phy was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588081791953 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity custom_phy -sip custom_phy.sip -library lib_custom_phy " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity custom_phy -sip custom_phy.sip -library lib_custom_phy was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588081791953 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity custom_phy -sip custom_phy.sip -library lib_custom_phy " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity custom_phy -sip custom_phy.sip -library lib_custom_phy was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588081791953 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1588081791953 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "dds 19 " "Ignored 19 assignments for entity \"dds\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1588081791953 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "dds_nco_ii_0 32 " "Ignored 32 assignments for entity \"dds_nco_ii_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1588081791953 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "eth1 16 " "Ignored 16 assignments for entity \"eth1\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_eth_tse -entity eth1 -sip eth1.sip -library lib_eth1 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_eth_tse -entity eth1 -sip eth1.sip -library lib_eth1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588081791953 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity eth1 -sip eth1.sip -library lib_eth1 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity eth1 -sip eth1.sip -library lib_eth1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588081791953 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity eth1 -sip eth1.sip -library lib_eth1 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity eth1 -sip eth1.sip -library lib_eth1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588081791953 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1588081791953 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "eth1_0002 52 " "Ignored 52 assignments for entity \"eth1_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1588081791953 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fir 16 " "Ignored 16 assignments for entity \"fir\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_fir_compiler_ii -entity fir -sip fir.sip -library lib_fir " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fir_compiler_ii -entity fir -sip fir.sip -library lib_fir was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588081791954 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity fir -sip fir.sip -library lib_fir " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity fir -sip fir.sip -library lib_fir was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588081791954 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity fir -sip fir.sip -library lib_fir " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity fir -sip fir.sip -library lib_fir was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588081791954 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1588081791954 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fir_0002 71 " "Ignored 71 assignments for entity \"fir_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1588081791954 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fir_v2 16 " "Ignored 16 assignments for entity \"fir_v2\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_fir_compiler_ii -entity fir_v2 -sip fir_v2.sip -library lib_fir_v2 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fir_compiler_ii -entity fir_v2 -sip fir_v2.sip -library lib_fir_v2 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588081791954 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity fir_v2 -sip fir_v2.sip -library lib_fir_v2 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity fir_v2 -sip fir_v2.sip -library lib_fir_v2 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588081791954 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity fir_v2 -sip fir_v2.sip -library lib_fir_v2 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity fir_v2 -sip fir_v2.sip -library lib_fir_v2 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588081791954 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1588081791954 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fir_v2_0002 71 " "Ignored 71 assignments for entity \"fir_v2_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1588081791954 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nco_test 19 " "Ignored 19 assignments for entity \"nco_test\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1588081791954 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nco_test_nco_ii_0 32 " "Ignored 32 assignments for entity \"nco_test_nco_ii_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1588081791954 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "phy_reconfig 16 " "Ignored 16 assignments for entity \"phy_reconfig\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME alt_xcvr_reconfig -entity phy_reconfig -sip phy_reconfig.sip -library lib_phy_reconfig " "Assignment for entity set_global_assignment -name IP_TOOL_NAME alt_xcvr_reconfig -entity phy_reconfig -sip phy_reconfig.sip -library lib_phy_reconfig was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588081791954 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity phy_reconfig -sip phy_reconfig.sip -library lib_phy_reconfig " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity phy_reconfig -sip phy_reconfig.sip -library lib_phy_reconfig was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588081791954 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity phy_reconfig -sip phy_reconfig.sip -library lib_phy_reconfig " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity phy_reconfig -sip phy_reconfig.sip -library lib_phy_reconfig was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588081791954 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1588081791954 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "phy_rst 15 " "Ignored 15 assignments for entity \"phy_rst\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_xcvr_reset_control -entity phy_rst -sip phy_rst.sip -library lib_phy_rst " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_xcvr_reset_control -entity phy_rst -sip phy_rst.sip -library lib_phy_rst was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588081791955 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity phy_rst -sip phy_rst.sip -library lib_phy_rst " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity phy_rst -sip phy_rst.sip -library lib_phy_rst was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588081791955 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity phy_rst -sip phy_rst.sip -library lib_phy_rst " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity phy_rst -sip phy_rst.sip -library lib_phy_rst was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588081791955 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1588081791955 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll 16 " "Ignored 16 assignments for entity \"pll\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll -sip pll.sip -library lib_pll " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll -sip pll.sip -library lib_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588081791955 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll -sip pll.sip -library lib_pll " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll -sip pll.sip -library lib_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588081791955 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll -sip pll.sip -library lib_pll " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll -sip pll.sip -library lib_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588081791955 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1588081791955 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll100 16 " "Ignored 16 assignments for entity \"pll100\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll100 -sip pll100.sip -library lib_pll100 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll100 -sip pll100.sip -library lib_pll100 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588081791955 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll100 -sip pll100.sip -library lib_pll100 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll100 -sip pll100.sip -library lib_pll100 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588081791955 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll100 -sip pll100.sip -library lib_pll100 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll100 -sip pll100.sip -library lib_pll100 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588081791955 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1588081791955 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll100_0002 318 " "Ignored 318 assignments for entity \"pll100_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1588081791955 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll125 16 " "Ignored 16 assignments for entity \"pll125\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll125 -sip pll125.sip -library lib_pll125 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll125 -sip pll125.sip -library lib_pll125 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588081791956 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll125 -sip pll125.sip -library lib_pll125 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll125 -sip pll125.sip -library lib_pll125 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588081791956 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll125 -sip pll125.sip -library lib_pll125 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll125 -sip pll125.sip -library lib_pll125 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588081791956 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1588081791956 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll125_0002 318 " "Ignored 318 assignments for entity \"pll125_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1588081791956 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll240_120 16 " "Ignored 16 assignments for entity \"pll240_120\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll240_120 -sip pll240_120.sip -library lib_pll240_120 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll240_120 -sip pll240_120.sip -library lib_pll240_120 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588081791956 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll240_120 -sip pll240_120.sip -library lib_pll240_120 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll240_120 -sip pll240_120.sip -library lib_pll240_120 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588081791956 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll240_120 -sip pll240_120.sip -library lib_pll240_120 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll240_120 -sip pll240_120.sip -library lib_pll240_120 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588081791956 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1588081791956 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll240_120_0002 318 " "Ignored 318 assignments for entity \"pll240_120_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1588081791956 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll96 16 " "Ignored 16 assignments for entity \"pll96\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll96 -sip pll96.sip -library lib_pll96 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll96 -sip pll96.sip -library lib_pll96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588081791956 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll96 -sip pll96.sip -library lib_pll96 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll96 -sip pll96.sip -library lib_pll96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588081791956 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll96 -sip pll96.sip -library lib_pll96 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll96 -sip pll96.sip -library lib_pll96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588081791956 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1588081791956 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll96_0002 318 " "Ignored 318 assignments for entity \"pll96_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1588081791957 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_120_120_96_96_96 16 " "Ignored 16 assignments for entity \"pll_120_120_96_96_96\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_120_120_96_96_96 -sip pll_120_120_96_96_96.sip -library lib_pll_120_120_96_96_96 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_120_120_96_96_96 -sip pll_120_120_96_96_96.sip -library lib_pll_120_120_96_96_96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588081791957 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_120_120_96_96_96 -sip pll_120_120_96_96_96.sip -library lib_pll_120_120_96_96_96 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_120_120_96_96_96 -sip pll_120_120_96_96_96.sip -library lib_pll_120_120_96_96_96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588081791957 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_120_120_96_96_96 -sip pll_120_120_96_96_96.sip -library lib_pll_120_120_96_96_96 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_120_120_96_96_96 -sip pll_120_120_96_96_96.sip -library lib_pll_120_120_96_96_96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588081791957 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1588081791957 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_120_120_96_96_96_0002 318 " "Ignored 318 assignments for entity \"pll_120_120_96_96_96_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1588081791957 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_125 16 " "Ignored 16 assignments for entity \"pll_125\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_125 -sip pll_125.sip -library lib_pll_125 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_125 -sip pll_125.sip -library lib_pll_125 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588081791957 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_125 -sip pll_125.sip -library lib_pll_125 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_125 -sip pll_125.sip -library lib_pll_125 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588081791957 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_125 -sip pll_125.sip -library lib_pll_125 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_125 -sip pll_125.sip -library lib_pll_125 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588081791957 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1588081791957 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_125_120_96_96_96_v1 16 " "Ignored 16 assignments for entity \"pll_125_120_96_96_96_v1\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_125_120_96_96_96_v1 -sip pll_125_120_96_96_96_v1.sip -library lib_pll_125_120_96_96_96_v1 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_125_120_96_96_96_v1 -sip pll_125_120_96_96_96_v1.sip -library lib_pll_125_120_96_96_96_v1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588081791957 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_125_120_96_96_96_v1 -sip pll_125_120_96_96_96_v1.sip -library lib_pll_125_120_96_96_96_v1 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_125_120_96_96_96_v1 -sip pll_125_120_96_96_96_v1.sip -library lib_pll_125_120_96_96_96_v1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588081791957 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_125_120_96_96_96_v1 -sip pll_125_120_96_96_96_v1.sip -library lib_pll_125_120_96_96_96_v1 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_125_120_96_96_96_v1 -sip pll_125_120_96_96_96_v1.sip -library lib_pll_125_120_96_96_96_v1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588081791957 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1588081791957 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_125_120_96_96_96_v1_0002 317 " "Ignored 317 assignments for entity \"pll_125_120_96_96_96_v1_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1588081791958 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_240_120 16 " "Ignored 16 assignments for entity \"pll_240_120\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_240_120 -sip pll_240_120.sip -library lib_pll_240_120 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_240_120 -sip pll_240_120.sip -library lib_pll_240_120 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588081791958 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_240_120 -sip pll_240_120.sip -library lib_pll_240_120 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_240_120 -sip pll_240_120.sip -library lib_pll_240_120 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588081791958 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_240_120 -sip pll_240_120.sip -library lib_pll_240_120 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_240_120 -sip pll_240_120.sip -library lib_pll_240_120 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588081791958 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1588081791958 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_96 16 " "Ignored 16 assignments for entity \"pll_96\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_96 -sip pll_96.sip -library lib_pll_96 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_96 -sip pll_96.sip -library lib_pll_96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588081791958 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_96 -sip pll_96.sip -library lib_pll_96 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_96 -sip pll_96.sip -library lib_pll_96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588081791958 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_96 -sip pll_96.sip -library lib_pll_96 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_96 -sip pll_96.sip -library lib_pll_96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588081791958 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1588081791958 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_96_0002 317 " "Ignored 317 assignments for entity \"pll_96_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1588081791958 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_delay1 16 " "Ignored 16 assignments for entity \"pll_delay1\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_delay1 -sip pll_delay1.sip -library lib_pll_delay1 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_delay1 -sip pll_delay1.sip -library lib_pll_delay1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588081791959 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_delay1 -sip pll_delay1.sip -library lib_pll_delay1 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_delay1 -sip pll_delay1.sip -library lib_pll_delay1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588081791959 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_delay1 -sip pll_delay1.sip -library lib_pll_delay1 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_delay1 -sip pll_delay1.sip -library lib_pll_delay1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588081791959 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1588081791959 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_delay1_0002 318 " "Ignored 318 assignments for entity \"pll_delay1_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1588081791959 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_gigtrans 16 " "Ignored 16 assignments for entity \"pll_gigtrans\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_gigtrans -sip pll_gigtrans.sip -library lib_pll_gigtrans " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_gigtrans -sip pll_gigtrans.sip -library lib_pll_gigtrans was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588081791959 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_gigtrans -sip pll_gigtrans.sip -library lib_pll_gigtrans " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_gigtrans -sip pll_gigtrans.sip -library lib_pll_gigtrans was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588081791959 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_gigtrans -sip pll_gigtrans.sip -library lib_pll_gigtrans " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_gigtrans -sip pll_gigtrans.sip -library lib_pll_gigtrans was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588081791959 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1588081791959 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_gigtrans_0002 318 " "Ignored 318 assignments for entity \"pll_gigtrans_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1588081791959 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_v040219_1 16 " "Ignored 16 assignments for entity \"pll_v040219_1\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_v040219_1 -sip pll_v040219_1.sip -library lib_pll_v040219_1 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_v040219_1 -sip pll_v040219_1.sip -library lib_pll_v040219_1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588081791959 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_v040219_1 -sip pll_v040219_1.sip -library lib_pll_v040219_1 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_v040219_1 -sip pll_v040219_1.sip -library lib_pll_v040219_1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588081791959 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_v040219_1 -sip pll_v040219_1.sip -library lib_pll_v040219_1 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_v040219_1 -sip pll_v040219_1.sip -library lib_pll_v040219_1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588081791959 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1588081791959 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_v040219_1_0002 317 " "Ignored 317 assignments for entity \"pll_v040219_1_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1588081791959 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_v070319 16 " "Ignored 16 assignments for entity \"pll_v070319\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_v070319 -sip pll_v070319.sip -library lib_pll_v070319 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_v070319 -sip pll_v070319.sip -library lib_pll_v070319 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588081791960 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_v070319 -sip pll_v070319.sip -library lib_pll_v070319 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_v070319 -sip pll_v070319.sip -library lib_pll_v070319 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588081791960 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_v070319 -sip pll_v070319.sip -library lib_pll_v070319 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_v070319 -sip pll_v070319.sip -library lib_pll_v070319 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588081791960 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1588081791960 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_v070319_0002 317 " "Ignored 317 assignments for entity \"pll_v070319_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1588081791960 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "reconfig_phy1 16 " "Ignored 16 assignments for entity \"reconfig_phy1\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME alt_xcvr_reconfig -entity reconfig_phy1 -sip reconfig_phy1.sip -library lib_reconfig_phy1 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME alt_xcvr_reconfig -entity reconfig_phy1 -sip reconfig_phy1.sip -library lib_reconfig_phy1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588081791960 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity reconfig_phy1 -sip reconfig_phy1.sip -library lib_reconfig_phy1 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity reconfig_phy1 -sip reconfig_phy1.sip -library lib_reconfig_phy1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588081791960 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity reconfig_phy1 -sip reconfig_phy1.sip -library lib_reconfig_phy1 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity reconfig_phy1 -sip reconfig_phy1.sip -library lib_reconfig_phy1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1588081791960 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1588081791960 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1588081792422 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588081792483 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588081792483 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_xcvr_csr_common " "Entity alt_xcvr_csr_common" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_csr_common*csr_pll_locked*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_csr_common*csr_pll_locked*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588081794558 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_csr_common*csr_rx_is_locked*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_csr_common*csr_rx_is_locked*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588081794558 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_csr_common*csr_rx_signaldetect*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_csr_common*csr_rx_signaldetect*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588081794558 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_csr_common*csr_pll_locked*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_csr_common*csr_pll_locked*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588081794558 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_csr_common*csr_rx_is_locked*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_csr_common*csr_rx_is_locked*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588081794558 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_csr_common*csr_rx_signaldetect*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_csr_common*csr_rx_signaldetect*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588081794558 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1588081794558 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_xcvr_csr_pcs8g " "Entity alt_xcvr_csr_pcs8g" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_csr_pcs8g*sync_rx_*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_csr_pcs8g*sync_rx_*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588081794558 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_csr_pcs8g*sync_tx_*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_csr_pcs8g*sync_tx_*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588081794558 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_csr_pcs8g*csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_csr_pcs8g*csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588081794558 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_csr_pcs8g*sync_rx_*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_csr_pcs8g*sync_rx_*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588081794558 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_csr_pcs8g*sync_tx_*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_csr_pcs8g*sync_tx_*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588081794558 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_csr_pcs8g*csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_csr_pcs8g*csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588081794558 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_csr_pcs8g*sync_rx_*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_csr_pcs8g*sync_rx_*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588081794558 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_csr_pcs8g*sync_tx_*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_csr_pcs8g*sync_tx_*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588081794558 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_csr_pcs8g*csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_csr_pcs8g*csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588081794558 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_csr_pcs8g*sync_rx_*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_csr_pcs8g*sync_rx_*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588081794558 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_csr_pcs8g*sync_tx_*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_csr_pcs8g*sync_tx_*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588081794558 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_csr_pcs8g*csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_csr_pcs8g*csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588081794558 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1588081794558 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_xcvr_resync " "Entity alt_xcvr_resync" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_resync*sync_r\[0\]\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_resync*sync_r\[0\]\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588081794558 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1588081794558 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "csr_indexed_read_only_reg " "Entity csr_indexed_read_only_reg" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588081794558 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588081794558 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588081794558 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588081794558 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588081794558 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588081794558 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588081794558 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588081794558 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588081794558 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588081794558 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588081794558 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588081794558 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588081794558 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588081794558 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588081794558 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588081794558 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588081794558 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588081794558 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588081794558 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588081794558 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588081794558 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588081794558 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588081794558 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588081794558 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588081794558 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588081794558 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588081794558 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588081794558 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588081794558 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588081794558 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588081794558 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588081794558 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588081794558 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588081794558 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588081794558 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588081794558 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588081794558 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588081794558 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588081794558 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588081794558 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1588081794558 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1588081794558 ""}
{ "Info" "ISTA_SDC_FOUND" "arria5_tst1.sdc " "Reading SDC File: 'arria5_tst1.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1588081794648 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 41 eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes pin " "Ignored filter at arria5_tst1.sdc(41): eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes could not be matched with a pin" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794651 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock arria5_tst1.sdc 41 Argument <targets> is an empty collection " "Ignored create_clock at arria5_tst1.sdc(41): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes\} -period 1.600 -waveform \{ 0.000 0.800 \} \[get_pins \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes\}\] " "create_clock -name \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes\} -period 1.600 -waveform \{ 0.000 0.800 \} \[get_pins \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes\}\]" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794651 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794651 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 50 eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes pin " "Ignored filter at arria5_tst1.sdc(50): eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes could not be matched with a pin" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794657 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock arria5_tst1.sdc 50 Argument <targets> is an empty collection " "Ignored create_clock at arria5_tst1.sdc(50): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes\} -period 1.600 -waveform \{ 0.000 0.800 \} \[get_pins \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes\}\] " "create_clock -name \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes\} -period 1.600 -waveform \{ 0.000 0.800 \} \[get_pins \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes\}\]" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794657 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794657 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 58 eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1b pin " "Ignored filter at arria5_tst1.sdc(58): eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1b could not be matched with a pin" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 58 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794658 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 58 eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse pin " "Ignored filter at arria5_tst1.sdc(58): eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse could not be matched with a pin" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 58 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794658 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock arria5_tst1.sdc 58 Argument <targets> is an empty collection " "Ignored create_generated_clock at arria5_tst1.sdc(58): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} -source \[get_pins \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1b\}\] -duty_cycle 50/1 -multiply_by 1 -divide_by 5 -master_clock \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} \[get_pins \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\}\]  " "create_generated_clock -name \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} -source \[get_pins \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1b\}\] -duty_cycle 50/1 -multiply_by 1 -divide_by 5 -master_clock \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} \[get_pins \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\}\] " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794659 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 58 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794659 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock arria5_tst1.sdc 58 Argument -source is an empty collection " "Ignored create_generated_clock at arria5_tst1.sdc(58): Argument -source is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794659 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 59 eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp pin " "Ignored filter at arria5_tst1.sdc(59): eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp could not be matched with a pin" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 59 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794660 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock arria5_tst1.sdc 59 Argument <targets> is an empty collection " "Ignored create_generated_clock at arria5_tst1.sdc(59): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} -source \[get_pins \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1b\}\] -duty_cycle 50/1 -multiply_by 1 -master_clock \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} \[get_pins \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\}\]  " "create_generated_clock -name \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} -source \[get_pins \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1b\}\] -duty_cycle 50/1 -multiply_by 1 -master_clock \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} \[get_pins \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\}\] " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794660 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 59 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794660 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock arria5_tst1.sdc 59 Argument -source is an empty collection " "Ignored create_generated_clock at arria5_tst1.sdc(59): Argument -source is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794660 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 60 eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp pin " "Ignored filter at arria5_tst1.sdc(60): eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp could not be matched with a pin" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794661 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock arria5_tst1.sdc 60 Argument <targets> is an empty collection " "Ignored create_generated_clock at arria5_tst1.sdc(60): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} -source \[get_pins \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1b\}\] -duty_cycle 50/1 -multiply_by 1 -divide_by 5 -master_clock \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} \[get_pins \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\}\]  " "create_generated_clock -name \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} -source \[get_pins \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1b\}\] -duty_cycle 50/1 -multiply_by 1 -divide_by 5 -master_clock \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} \[get_pins \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\}\] " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794661 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 60 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794661 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock arria5_tst1.sdc 60 Argument -source is an empty collection " "Ignored create_generated_clock at arria5_tst1.sdc(60): Argument -source is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794661 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 61 eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\] pin " "Ignored filter at arria5_tst1.sdc(61): eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\] could not be matched with a pin" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 61 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794662 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock arria5_tst1.sdc 61 Argument <targets> is an empty collection " "Ignored create_generated_clock at arria5_tst1.sdc(61): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} -source \[get_pins \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1b\}\] -duty_cycle 50/1 -multiply_by 1 -divide_by 10 -master_clock \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} \[get_pins \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\}\]  " "create_generated_clock -name \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} -source \[get_pins \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1b\}\] -duty_cycle 50/1 -multiply_by 1 -divide_by 10 -master_clock \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} \[get_pins \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\}\] " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794662 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 61 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794662 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock arria5_tst1.sdc 61 Argument -source is an empty collection " "Ignored create_generated_clock at arria5_tst1.sdc(61): Argument -source is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794662 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 62 eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\] pin " "Ignored filter at arria5_tst1.sdc(62): eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\] could not be matched with a pin" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 62 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794663 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock arria5_tst1.sdc 62 Argument <targets> is an empty collection " "Ignored create_generated_clock at arria5_tst1.sdc(62): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} -source \[get_pins \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1b\}\] -duty_cycle 50/1 -multiply_by 1 -divide_by 20 -master_clock \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} \[get_pins \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\}\]  " "create_generated_clock -name \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} -source \[get_pins \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1b\}\] -duty_cycle 50/1 -multiply_by 1 -divide_by 20 -master_clock \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} \[get_pins \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\}\] " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794663 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 62 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794663 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock arria5_tst1.sdc 62 Argument -source is an empty collection " "Ignored create_generated_clock at arria5_tst1.sdc(62): Argument -source is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794664 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 63 eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\] pin " "Ignored filter at arria5_tst1.sdc(63): eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\] could not be matched with a pin" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 63 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794664 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock arria5_tst1.sdc 63 Argument <targets> is an empty collection " "Ignored create_generated_clock at arria5_tst1.sdc(63): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} -source \[get_pins \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1b\}\] -duty_cycle 50/1 -multiply_by 1 -divide_by 40 -master_clock \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} \[get_pins \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\}\]  " "create_generated_clock -name \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} -source \[get_pins \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1b\}\] -duty_cycle 50/1 -multiply_by 1 -divide_by 40 -master_clock \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} \[get_pins \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\}\] " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794664 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 63 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794664 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock arria5_tst1.sdc 63 Argument -source is an empty collection " "Ignored create_generated_clock at arria5_tst1.sdc(63): Argument -source is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794665 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 64 eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|refclk pin " "Ignored filter at arria5_tst1.sdc(64): eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|refclk could not be matched with a pin" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 64 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794665 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 64 eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr pin " "Ignored filter at arria5_tst1.sdc(64): eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr could not be matched with a pin" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 64 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794666 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock arria5_tst1.sdc 64 Argument <targets> is an empty collection " "Ignored create_generated_clock at arria5_tst1.sdc(64): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} -source \[get_pins \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|refclk\}\] -duty_cycle 50/1 -multiply_by 5 -master_clock \{pll_125_eth0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \[get_pins \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\}\]  " "create_generated_clock -name \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} -source \[get_pins \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|refclk\}\] -duty_cycle 50/1 -multiply_by 5 -master_clock \{pll_125_eth0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \[get_pins \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\}\] " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794666 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 64 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794666 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock arria5_tst1.sdc 64 Argument -source is an empty collection " "Ignored create_generated_clock at arria5_tst1.sdc(64): Argument -source is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794667 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 65 eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1t pin " "Ignored filter at arria5_tst1.sdc(65): eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1t could not be matched with a pin" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 65 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794667 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 65 eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse pin " "Ignored filter at arria5_tst1.sdc(65): eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse could not be matched with a pin" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 65 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794668 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock arria5_tst1.sdc 65 Argument <targets> is an empty collection " "Ignored create_generated_clock at arria5_tst1.sdc(65): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} -source \[get_pins \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1t\}\] -duty_cycle 50/1 -multiply_by 1 -divide_by 5 -master_clock \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} \[get_pins \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\}\]  " "create_generated_clock -name \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} -source \[get_pins \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1t\}\] -duty_cycle 50/1 -multiply_by 1 -divide_by 5 -master_clock \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} \[get_pins \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\}\] " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794668 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 65 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794668 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock arria5_tst1.sdc 65 Argument -source is an empty collection " "Ignored create_generated_clock at arria5_tst1.sdc(65): Argument -source is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794669 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 66 eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp pin " "Ignored filter at arria5_tst1.sdc(66): eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp could not be matched with a pin" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 66 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794669 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock arria5_tst1.sdc 66 Argument <targets> is an empty collection " "Ignored create_generated_clock at arria5_tst1.sdc(66): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} -source \[get_pins \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1t\}\] -duty_cycle 50/1 -multiply_by 1 -master_clock \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} \[get_pins \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\}\]  " "create_generated_clock -name \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} -source \[get_pins \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1t\}\] -duty_cycle 50/1 -multiply_by 1 -master_clock \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} \[get_pins \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\}\] " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794669 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 66 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794669 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock arria5_tst1.sdc 66 Argument -source is an empty collection " "Ignored create_generated_clock at arria5_tst1.sdc(66): Argument -source is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794670 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 67 eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp pin " "Ignored filter at arria5_tst1.sdc(67): eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp could not be matched with a pin" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794670 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock arria5_tst1.sdc 67 Argument <targets> is an empty collection " "Ignored create_generated_clock at arria5_tst1.sdc(67): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} -source \[get_pins \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1t\}\] -duty_cycle 50/1 -multiply_by 1 -divide_by 5 -master_clock \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} \[get_pins \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\}\]  " "create_generated_clock -name \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} -source \[get_pins \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1t\}\] -duty_cycle 50/1 -multiply_by 1 -divide_by 5 -master_clock \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} \[get_pins \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\}\] " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794671 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 67 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794671 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock arria5_tst1.sdc 67 Argument -source is an empty collection " "Ignored create_generated_clock at arria5_tst1.sdc(67): Argument -source is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794671 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 68 eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\] pin " "Ignored filter at arria5_tst1.sdc(68): eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\] could not be matched with a pin" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 68 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794671 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock arria5_tst1.sdc 68 Argument <targets> is an empty collection " "Ignored create_generated_clock at arria5_tst1.sdc(68): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} -source \[get_pins \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1t\}\] -duty_cycle 50/1 -multiply_by 1 -divide_by 10 -master_clock \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} \[get_pins \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\}\]  " "create_generated_clock -name \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} -source \[get_pins \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1t\}\] -duty_cycle 50/1 -multiply_by 1 -divide_by 10 -master_clock \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} \[get_pins \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\}\] " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794672 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 68 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794672 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock arria5_tst1.sdc 68 Argument -source is an empty collection " "Ignored create_generated_clock at arria5_tst1.sdc(68): Argument -source is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794672 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 69 eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\] pin " "Ignored filter at arria5_tst1.sdc(69): eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\] could not be matched with a pin" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794673 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock arria5_tst1.sdc 69 Argument <targets> is an empty collection " "Ignored create_generated_clock at arria5_tst1.sdc(69): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} -source \[get_pins \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1t\}\] -duty_cycle 50/1 -multiply_by 1 -divide_by 20 -master_clock \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} \[get_pins \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\}\]  " "create_generated_clock -name \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} -source \[get_pins \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1t\}\] -duty_cycle 50/1 -multiply_by 1 -divide_by 20 -master_clock \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} \[get_pins \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\}\] " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794673 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 69 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794673 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock arria5_tst1.sdc 69 Argument -source is an empty collection " "Ignored create_generated_clock at arria5_tst1.sdc(69): Argument -source is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794673 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 70 eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\] pin " "Ignored filter at arria5_tst1.sdc(70): eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\] could not be matched with a pin" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794674 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock arria5_tst1.sdc 70 Argument <targets> is an empty collection " "Ignored create_generated_clock at arria5_tst1.sdc(70): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} -source \[get_pins \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1t\}\] -duty_cycle 50/1 -multiply_by 1 -divide_by 40 -master_clock \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} \[get_pins \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\}\]  " "create_generated_clock -name \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} -source \[get_pins \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1t\}\] -duty_cycle 50/1 -multiply_by 1 -divide_by 40 -master_clock \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} \[get_pins \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\}\] " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794674 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 70 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794674 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock arria5_tst1.sdc 70 Argument -source is an empty collection " "Ignored create_generated_clock at arria5_tst1.sdc(70): Argument -source is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794674 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 71 eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|refclk pin " "Ignored filter at arria5_tst1.sdc(71): eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|refclk could not be matched with a pin" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 71 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794675 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 71 eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr pin " "Ignored filter at arria5_tst1.sdc(71): eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr could not be matched with a pin" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 71 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794676 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock arria5_tst1.sdc 71 Argument <targets> is an empty collection " "Ignored create_generated_clock at arria5_tst1.sdc(71): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} -source \[get_pins \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|refclk\}\] -duty_cycle 50/1 -multiply_by 5 -master_clock \{pll_125_eth0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \[get_pins \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\}\]  " "create_generated_clock -name \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} -source \[get_pins \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|refclk\}\] -duty_cycle 50/1 -multiply_by 5 -master_clock \{pll_125_eth0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \[get_pins \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\}\] " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794676 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 71 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794676 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock arria5_tst1.sdc 71 Argument -source is an empty collection " "Ignored create_generated_clock at arria5_tst1.sdc(71): Argument -source is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794676 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 72 dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|refclk pin " "Ignored filter at arria5_tst1.sdc(72): dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|refclk could not be matched with a pin" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 72 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794677 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 72 dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr pin " "Ignored filter at arria5_tst1.sdc(72): dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr could not be matched with a pin" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 72 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794678 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock arria5_tst1.sdc 72 Argument <targets> is an empty collection " "Ignored create_generated_clock at arria5_tst1.sdc(72): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} -source \[get_pins \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|refclk\}\] -duty_cycle 50/1 -multiply_by 10 -master_clock \{pll_96_dac1\|pll_96_48_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \[get_pins \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\}\]  " "create_generated_clock -name \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} -source \[get_pins \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|refclk\}\] -duty_cycle 50/1 -multiply_by 10 -master_clock \{pll_96_dac1\|pll_96_48_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \[get_pins \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\}\] " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794678 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 72 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794678 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock arria5_tst1.sdc 72 Argument -source is an empty collection " "Ignored create_generated_clock at arria5_tst1.sdc(72): Argument -source is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794678 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 75 eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|ffplloutbot pin " "Ignored filter at arria5_tst1.sdc(75): eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|ffplloutbot could not be matched with a pin" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 75 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794681 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 75 eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout pin " "Ignored filter at arria5_tst1.sdc(75): eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout could not be matched with a pin" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 75 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794682 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock arria5_tst1.sdc 75 Argument <targets> is an empty collection " "Ignored create_generated_clock at arria5_tst1.sdc(75): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout\} -source \[get_pins \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|ffplloutbot\}\] -duty_cycle 50/1 -multiply_by 1 -master_clock \{pll_125_eth0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \[get_pins \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout\}\]  " "create_generated_clock -name \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout\} -source \[get_pins \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|ffplloutbot\}\] -duty_cycle 50/1 -multiply_by 1 -master_clock \{pll_125_eth0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \[get_pins \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout\}\] " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794682 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 75 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794682 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock arria5_tst1.sdc 75 Argument -source is an empty collection " "Ignored create_generated_clock at arria5_tst1.sdc(75): Argument -source is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794683 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 96 eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|ffplloutbot pin " "Ignored filter at arria5_tst1.sdc(96): eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|ffplloutbot could not be matched with a pin" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 96 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794701 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 96 eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout pin " "Ignored filter at arria5_tst1.sdc(96): eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout could not be matched with a pin" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 96 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794702 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock arria5_tst1.sdc 96 Argument <targets> is an empty collection " "Ignored create_generated_clock at arria5_tst1.sdc(96): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout\} -source \[get_pins \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|ffplloutbot\}\] -duty_cycle 50/1 -multiply_by 1 -master_clock \{pll_125_eth0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \[get_pins \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout\}\]  " "create_generated_clock -name \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout\} -source \[get_pins \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|ffplloutbot\}\] -duty_cycle 50/1 -multiply_by 1 -master_clock \{pll_125_eth0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \[get_pins \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout\}\] " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 96 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794702 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 96 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794702 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock arria5_tst1.sdc 96 Argument -source is an empty collection " "Ignored create_generated_clock at arria5_tst1.sdc(96): Argument -source is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 96 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794703 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 97 dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdrloc pin " "Ignored filter at arria5_tst1.sdc(97): dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdrloc could not be matched with a pin" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 97 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794703 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock arria5_tst1.sdc 97 Argument -source is an empty collection " "Ignored create_generated_clock at arria5_tst1.sdc(97): Argument -source is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} -source \[get_pins \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdrloc\}\] -duty_cycle 50/1 -multiply_by 1 -divide_by 5 -master_clock \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} \[get_pins \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\}\]  " "create_generated_clock -name \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} -source \[get_pins \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdrloc\}\] -duty_cycle 50/1 -multiply_by 1 -divide_by 5 -master_clock \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} \[get_pins \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\}\] " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 97 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794704 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 97 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794704 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock arria5_tst1.sdc 98 Argument -source is an empty collection " "Ignored create_generated_clock at arria5_tst1.sdc(98): Argument -source is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} -source \[get_pins \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdrloc\}\] -duty_cycle 50/1 -multiply_by 1 -master_clock \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} \[get_pins \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\}\]  " "create_generated_clock -name \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} -source \[get_pins \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdrloc\}\] -duty_cycle 50/1 -multiply_by 1 -master_clock \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} \[get_pins \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\}\] " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 98 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794705 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 98 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794705 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock arria5_tst1.sdc 99 Argument -source is an empty collection " "Ignored create_generated_clock at arria5_tst1.sdc(99): Argument -source is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} -source \[get_pins \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdrloc\}\] -duty_cycle 50/1 -multiply_by 1 -divide_by 5 -master_clock \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} \[get_pins \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\}\]  " "create_generated_clock -name \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} -source \[get_pins \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdrloc\}\] -duty_cycle 50/1 -multiply_by 1 -divide_by 5 -master_clock \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} \[get_pins \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\}\] " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 99 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794706 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 99 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794706 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock arria5_tst1.sdc 100 Argument -source is an empty collection " "Ignored create_generated_clock at arria5_tst1.sdc(100): Argument -source is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} -source \[get_pins \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdrloc\}\] -duty_cycle 50/1 -multiply_by 1 -divide_by 10 -master_clock \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} \[get_pins \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\}\]  " "create_generated_clock -name \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} -source \[get_pins \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdrloc\}\] -duty_cycle 50/1 -multiply_by 1 -divide_by 10 -master_clock \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} \[get_pins \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\}\] " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 100 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794707 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 100 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794707 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock arria5_tst1.sdc 101 Argument -source is an empty collection " "Ignored create_generated_clock at arria5_tst1.sdc(101): Argument -source is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} -source \[get_pins \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdrloc\}\] -duty_cycle 50/1 -multiply_by 1 -divide_by 20 -master_clock \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} \[get_pins \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\}\]  " "create_generated_clock -name \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} -source \[get_pins \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdrloc\}\] -duty_cycle 50/1 -multiply_by 1 -divide_by 20 -master_clock \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} \[get_pins \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\}\] " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 101 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794708 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 101 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794708 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock arria5_tst1.sdc 102 Argument -source is an empty collection " "Ignored create_generated_clock at arria5_tst1.sdc(102): Argument -source is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} -source \[get_pins \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdrloc\}\] -duty_cycle 50/1 -multiply_by 1 -divide_by 40 -master_clock \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} \[get_pins \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\}\]  " "create_generated_clock -name \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} -source \[get_pins \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdrloc\}\] -duty_cycle 50/1 -multiply_by 1 -divide_by 40 -master_clock \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} \[get_pins \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\}\] " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 102 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794709 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 102 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794709 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 103 dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdrloc pin " "Ignored filter at arria5_tst1.sdc(103): dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdrloc could not be matched with a pin" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 103 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794710 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock arria5_tst1.sdc 103 Argument -source is an empty collection " "Ignored create_generated_clock at arria5_tst1.sdc(103): Argument -source is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} -source \[get_pins \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdrloc\}\] -duty_cycle 50/1 -multiply_by 1 -divide_by 5 -master_clock \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} \[get_pins \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\}\]  " "create_generated_clock -name \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} -source \[get_pins \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdrloc\}\] -duty_cycle 50/1 -multiply_by 1 -divide_by 5 -master_clock \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} \[get_pins \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\}\] " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 103 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794711 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 103 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794711 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock arria5_tst1.sdc 104 Argument -source is an empty collection " "Ignored create_generated_clock at arria5_tst1.sdc(104): Argument -source is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} -source \[get_pins \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdrloc\}\] -duty_cycle 50/1 -multiply_by 1 -master_clock \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} \[get_pins \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\}\]  " "create_generated_clock -name \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} -source \[get_pins \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdrloc\}\] -duty_cycle 50/1 -multiply_by 1 -master_clock \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} \[get_pins \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\}\] " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 104 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794712 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 104 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794712 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock arria5_tst1.sdc 105 Argument -source is an empty collection " "Ignored create_generated_clock at arria5_tst1.sdc(105): Argument -source is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} -source \[get_pins \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdrloc\}\] -duty_cycle 50/1 -multiply_by 1 -divide_by 5 -master_clock \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} \[get_pins \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\}\]  " "create_generated_clock -name \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} -source \[get_pins \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdrloc\}\] -duty_cycle 50/1 -multiply_by 1 -divide_by 5 -master_clock \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} \[get_pins \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\}\] " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 105 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794713 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 105 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794713 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock arria5_tst1.sdc 106 Argument -source is an empty collection " "Ignored create_generated_clock at arria5_tst1.sdc(106): Argument -source is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} -source \[get_pins \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdrloc\}\] -duty_cycle 50/1 -multiply_by 1 -divide_by 10 -master_clock \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} \[get_pins \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\}\]  " "create_generated_clock -name \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} -source \[get_pins \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdrloc\}\] -duty_cycle 50/1 -multiply_by 1 -divide_by 10 -master_clock \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} \[get_pins \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\}\] " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 106 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794714 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 106 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794714 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock arria5_tst1.sdc 107 Argument -source is an empty collection " "Ignored create_generated_clock at arria5_tst1.sdc(107): Argument -source is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} -source \[get_pins \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdrloc\}\] -duty_cycle 50/1 -multiply_by 1 -divide_by 20 -master_clock \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} \[get_pins \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\}\]  " "create_generated_clock -name \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} -source \[get_pins \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdrloc\}\] -duty_cycle 50/1 -multiply_by 1 -divide_by 20 -master_clock \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} \[get_pins \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\}\] " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 107 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794715 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 107 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794715 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock arria5_tst1.sdc 108 Argument -source is an empty collection " "Ignored create_generated_clock at arria5_tst1.sdc(108): Argument -source is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} -source \[get_pins \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdrloc\}\] -duty_cycle 50/1 -multiply_by 1 -divide_by 40 -master_clock \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} \[get_pins \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\}\]  " "create_generated_clock -name \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} -source \[get_pins \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdrloc\}\] -duty_cycle 50/1 -multiply_by 1 -divide_by 40 -master_clock \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} \[get_pins \{dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\}\] " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 108 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794715 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 108 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794715 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 109 eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pcs_pma_interface\|wys\|clockoutto8gpcs pin " "Ignored filter at arria5_tst1.sdc(109): eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pcs_pma_interface\|wys\|clockoutto8gpcs could not be matched with a pin" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 109 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794716 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 109 eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk pin " "Ignored filter at arria5_tst1.sdc(109): eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk could not be matched with a pin" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 109 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794717 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock arria5_tst1.sdc 109 Argument <targets> is an empty collection " "Ignored create_generated_clock at arria5_tst1.sdc(109): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk\} -source \[get_pins \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pcs_pma_interface\|wys\|clockoutto8gpcs\}\] -duty_cycle 50/1 -multiply_by 1 -master_clock \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \[get_pins \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk\}\]  " "create_generated_clock -name \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk\} -source \[get_pins \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pcs_pma_interface\|wys\|clockoutto8gpcs\}\] -duty_cycle 50/1 -multiply_by 1 -master_clock \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \[get_pins \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk\}\] " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 109 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794717 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 109 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794717 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock arria5_tst1.sdc 109 Argument -source is an empty collection " "Ignored create_generated_clock at arria5_tst1.sdc(109): Argument -source is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 109 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794717 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 110 eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk pin " "Ignored filter at arria5_tst1.sdc(110): eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk could not be matched with a pin" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 110 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794718 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock arria5_tst1.sdc 110 Argument <targets> is an empty collection " "Ignored create_generated_clock at arria5_tst1.sdc(110): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -source \[get_pins \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pcs_pma_interface\|wys\|clockoutto8gpcs\}\] -duty_cycle 50/1 -multiply_by 1 -master_clock \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \[get_pins \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\]  " "create_generated_clock -name \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -source \[get_pins \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pcs_pma_interface\|wys\|clockoutto8gpcs\}\] -duty_cycle 50/1 -multiply_by 1 -master_clock \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \[get_pins \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 110 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794718 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 110 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794718 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock arria5_tst1.sdc 110 Argument -source is an empty collection " "Ignored create_generated_clock at arria5_tst1.sdc(110): Argument -source is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 110 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794719 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 127 eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pcs_pma_interface\|wys\|clockoutto8gpcs pin " "Ignored filter at arria5_tst1.sdc(127): eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pcs_pma_interface\|wys\|clockoutto8gpcs could not be matched with a pin" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 127 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794736 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 127 eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk pin " "Ignored filter at arria5_tst1.sdc(127): eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk could not be matched with a pin" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 127 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794737 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock arria5_tst1.sdc 127 Argument <targets> is an empty collection " "Ignored create_generated_clock at arria5_tst1.sdc(127): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk\} -source \[get_pins \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pcs_pma_interface\|wys\|clockoutto8gpcs\}\] -duty_cycle 50/1 -multiply_by 1 -master_clock \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \[get_pins \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk\}\]  " "create_generated_clock -name \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk\} -source \[get_pins \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pcs_pma_interface\|wys\|clockoutto8gpcs\}\] -duty_cycle 50/1 -multiply_by 1 -master_clock \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \[get_pins \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk\}\] " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 127 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794737 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 127 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794737 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock arria5_tst1.sdc 127 Argument -source is an empty collection " "Ignored create_generated_clock at arria5_tst1.sdc(127): Argument -source is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 127 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794737 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 128 eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk pin " "Ignored filter at arria5_tst1.sdc(128): eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk could not be matched with a pin" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 128 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794738 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock arria5_tst1.sdc 128 Argument <targets> is an empty collection " "Ignored create_generated_clock at arria5_tst1.sdc(128): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -source \[get_pins \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pcs_pma_interface\|wys\|clockoutto8gpcs\}\] -duty_cycle 50/1 -multiply_by 1 -master_clock \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \[get_pins \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\]  " "create_generated_clock -name \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -source \[get_pins \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pcs_pma_interface\|wys\|clockoutto8gpcs\}\] -duty_cycle 50/1 -multiply_by 1 -master_clock \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \[get_pins \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 128 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794738 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 128 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794738 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock arria5_tst1.sdc 128 Argument -source is an empty collection " "Ignored create_generated_clock at arria5_tst1.sdc(128): Argument -source is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 128 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794738 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 129 eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b pin " "Ignored filter at arria5_tst1.sdc(129): eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b could not be matched with a pin" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 129 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794739 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock arria5_tst1.sdc 129 Argument <targets> is an empty collection " "Ignored create_generated_clock at arria5_tst1.sdc(129): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b\} -source \[get_pins \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes\}\] -duty_cycle 50/1 -multiply_by 2 -divide_by 10 -master_clock \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes\} \[get_pins \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b\}\]  " "create_generated_clock -name \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b\} -source \[get_pins \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes\}\] -duty_cycle 50/1 -multiply_by 2 -divide_by 10 -master_clock \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes\} \[get_pins \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b\}\] " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 129 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794740 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 129 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794740 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock arria5_tst1.sdc 129 Argument -source is an empty collection " "Ignored create_generated_clock at arria5_tst1.sdc(129): Argument -source is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 129 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794740 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 130 eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b pin " "Ignored filter at arria5_tst1.sdc(130): eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b could not be matched with a pin" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 130 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794740 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock arria5_tst1.sdc 130 Argument <targets> is an empty collection " "Ignored create_generated_clock at arria5_tst1.sdc(130): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b\} -source \[get_pins \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes\}\] -duty_cycle 50/1 -multiply_by 2 -divide_by 10 -master_clock \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes\} \[get_pins \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b\}\]  " "create_generated_clock -name \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b\} -source \[get_pins \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes\}\] -duty_cycle 50/1 -multiply_by 2 -divide_by 10 -master_clock \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes\} \[get_pins \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b\}\] " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 130 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794741 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 130 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794741 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock arria5_tst1.sdc 130 Argument -source is an empty collection " "Ignored create_generated_clock at arria5_tst1.sdc(130): Argument -source is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 130 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794741 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 136 pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco1ph\[0\] pin " "Ignored filter at arria5_tst1.sdc(136): pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco1ph\[0\] could not be matched with a pin" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 136 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794749 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock arria5_tst1.sdc 136 Argument -source is an empty collection " "Ignored create_generated_clock at arria5_tst1.sdc(136): Argument -source is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} -source \[get_pins \{pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco1ph\[0\]\}\] -duty_cycle 50/1 -multiply_by 1 -divide_by 2 -master_clock \{pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \[get_pins \{pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]  " "create_generated_clock -name \{pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} -source \[get_pins \{pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco1ph\[0\]\}\] -duty_cycle 50/1 -multiply_by 1 -divide_by 2 -master_clock \{pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \[get_pins \{pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 136 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794750 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 136 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794750 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 137 pll240_120_ADC1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco1ph\[0\] pin " "Ignored filter at arria5_tst1.sdc(137): pll240_120_ADC1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco1ph\[0\] could not be matched with a pin" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 137 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794750 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock arria5_tst1.sdc 137 Argument -source is an empty collection " "Ignored create_generated_clock at arria5_tst1.sdc(137): Argument -source is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{pll240_120_ADC1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} -source \[get_pins \{pll240_120_ADC1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco1ph\[0\]\}\] -duty_cycle 50/1 -multiply_by 1 -divide_by 4 -master_clock \{pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \[get_pins \{pll240_120_ADC1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]  " "create_generated_clock -name \{pll240_120_ADC1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} -source \[get_pins \{pll240_120_ADC1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco1ph\[0\]\}\] -duty_cycle 50/1 -multiply_by 1 -divide_by 4 -master_clock \{pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \[get_pins \{pll240_120_ADC1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 137 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794751 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 137 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794751 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 144 pll_125_eth0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin pin " "Ignored filter at arria5_tst1.sdc(144): pll_125_eth0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin could not be matched with a pin" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 144 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794760 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 144 pll_125_eth0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] pin " "Ignored filter at arria5_tst1.sdc(144): pll_125_eth0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] could not be matched with a pin" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 144 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794761 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock arria5_tst1.sdc 144 Argument <targets> is an empty collection " "Ignored create_generated_clock at arria5_tst1.sdc(144): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{pll_125_eth0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} -source \[get_pins \{pll_125_eth0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\}\] -duty_cycle 50/1 -multiply_by 6 -divide_by 2 -master_clock \{pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \[get_pins \{pll_125_eth0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}\]  " "create_generated_clock -name \{pll_125_eth0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} -source \[get_pins \{pll_125_eth0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\}\] -duty_cycle 50/1 -multiply_by 6 -divide_by 2 -master_clock \{pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \[get_pins \{pll_125_eth0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}\] " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 144 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794761 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 144 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794761 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock arria5_tst1.sdc 144 Argument -source is an empty collection " "Ignored create_generated_clock at arria5_tst1.sdc(144): Argument -source is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 144 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794761 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 145 pll_125_eth0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco1ph\[0\] pin " "Ignored filter at arria5_tst1.sdc(145): pll_125_eth0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco1ph\[0\] could not be matched with a pin" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 145 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794762 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 145 pll_125_eth0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk pin " "Ignored filter at arria5_tst1.sdc(145): pll_125_eth0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk could not be matched with a pin" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 145 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794762 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock arria5_tst1.sdc 145 Argument <targets> is an empty collection " "Ignored create_generated_clock at arria5_tst1.sdc(145): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{pll_125_eth0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} -source \[get_pins \{pll_125_eth0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco1ph\[0\]\}\] -duty_cycle 50/1 -multiply_by 1 -divide_by 3 -master_clock \{pll_125_eth0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \[get_pins \{pll_125_eth0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]  " "create_generated_clock -name \{pll_125_eth0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} -source \[get_pins \{pll_125_eth0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco1ph\[0\]\}\] -duty_cycle 50/1 -multiply_by 1 -divide_by 3 -master_clock \{pll_125_eth0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \[get_pins \{pll_125_eth0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 145 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794763 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 145 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794763 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock arria5_tst1.sdc 145 Argument -source is an empty collection " "Ignored create_generated_clock at arria5_tst1.sdc(145): Argument -source is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 145 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794763 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 158 eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk clock " "Ignored filter at arria5_tst1.sdc(158): eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk could not be matched with a clock" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 158 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794763 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty arria5_tst1.sdc 158 Argument -rise_from with value \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements " "Ignored set_clock_uncertainty at arria5_tst1.sdc(158): Argument -rise_from with value \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] -rise_to \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] -setup 0.070   " "set_clock_uncertainty -rise_from \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] -rise_to \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] -setup 0.070  " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 158 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794764 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 158 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794764 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty arria5_tst1.sdc 158 Argument -rise_to with value \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements " "Ignored set_clock_uncertainty at arria5_tst1.sdc(158): Argument -rise_to with value \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 158 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794764 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty arria5_tst1.sdc 159 Argument -rise_from with value \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements " "Ignored set_clock_uncertainty at arria5_tst1.sdc(159): Argument -rise_from with value \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] -rise_to \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] -hold 0.060   " "set_clock_uncertainty -rise_from \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] -rise_to \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] -hold 0.060  " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 159 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794764 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 159 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794764 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty arria5_tst1.sdc 159 Argument -rise_to with value \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements " "Ignored set_clock_uncertainty at arria5_tst1.sdc(159): Argument -rise_to with value \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 159 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794765 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty arria5_tst1.sdc 160 Argument -rise_from with value \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements " "Ignored set_clock_uncertainty at arria5_tst1.sdc(160): Argument -rise_from with value \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] -fall_to \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] -setup 0.070   " "set_clock_uncertainty -rise_from \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] -fall_to \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] -setup 0.070  " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 160 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794765 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 160 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794765 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty arria5_tst1.sdc 160 Argument -fall_to with value \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements " "Ignored set_clock_uncertainty at arria5_tst1.sdc(160): Argument -fall_to with value \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 160 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794765 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty arria5_tst1.sdc 161 Argument -rise_from with value \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements " "Ignored set_clock_uncertainty at arria5_tst1.sdc(161): Argument -rise_from with value \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] -fall_to \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] -hold 0.060   " "set_clock_uncertainty -rise_from \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] -fall_to \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] -hold 0.060  " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 161 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794765 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 161 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794765 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty arria5_tst1.sdc 161 Argument -fall_to with value \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements " "Ignored set_clock_uncertainty at arria5_tst1.sdc(161): Argument -fall_to with value \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 161 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794766 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty arria5_tst1.sdc 162 Argument -rise_from with value \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements " "Ignored set_clock_uncertainty at arria5_tst1.sdc(162): Argument -rise_from with value \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] -rise_to \[get_clocks \{pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]  0.090   " "set_clock_uncertainty -rise_from \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] -rise_to \[get_clocks \{pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]  0.090  " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 162 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794766 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 162 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794766 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty arria5_tst1.sdc 163 Argument -rise_from with value \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements " "Ignored set_clock_uncertainty at arria5_tst1.sdc(163): Argument -rise_from with value \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] -fall_to \[get_clocks \{pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]  0.090   " "set_clock_uncertainty -rise_from \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] -fall_to \[get_clocks \{pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]  0.090  " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 163 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794766 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 163 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794766 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty arria5_tst1.sdc 164 Argument -fall_from with value \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements " "Ignored set_clock_uncertainty at arria5_tst1.sdc(164): Argument -fall_from with value \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] -rise_to \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] -setup 0.070   " "set_clock_uncertainty -fall_from \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] -rise_to \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] -setup 0.070  " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 164 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794767 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 164 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794767 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty arria5_tst1.sdc 164 Argument -rise_to with value \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements " "Ignored set_clock_uncertainty at arria5_tst1.sdc(164): Argument -rise_to with value \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 164 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794767 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty arria5_tst1.sdc 165 Argument -fall_from with value \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements " "Ignored set_clock_uncertainty at arria5_tst1.sdc(165): Argument -fall_from with value \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] -rise_to \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] -hold 0.060   " "set_clock_uncertainty -fall_from \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] -rise_to \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] -hold 0.060  " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 165 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794767 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 165 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794767 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty arria5_tst1.sdc 165 Argument -rise_to with value \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements " "Ignored set_clock_uncertainty at arria5_tst1.sdc(165): Argument -rise_to with value \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 165 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794767 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty arria5_tst1.sdc 166 Argument -fall_from with value \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements " "Ignored set_clock_uncertainty at arria5_tst1.sdc(166): Argument -fall_from with value \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] -fall_to \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] -setup 0.070   " "set_clock_uncertainty -fall_from \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] -fall_to \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] -setup 0.070  " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 166 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794768 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 166 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794768 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty arria5_tst1.sdc 166 Argument -fall_to with value \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements " "Ignored set_clock_uncertainty at arria5_tst1.sdc(166): Argument -fall_to with value \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 166 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794768 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty arria5_tst1.sdc 167 Argument -fall_from with value \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements " "Ignored set_clock_uncertainty at arria5_tst1.sdc(167): Argument -fall_from with value \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] -fall_to \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] -hold 0.060   " "set_clock_uncertainty -fall_from \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] -fall_to \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] -hold 0.060  " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 167 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794768 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 167 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794768 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty arria5_tst1.sdc 167 Argument -fall_to with value \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements " "Ignored set_clock_uncertainty at arria5_tst1.sdc(167): Argument -fall_to with value \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 167 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794768 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty arria5_tst1.sdc 168 Argument -fall_from with value \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements " "Ignored set_clock_uncertainty at arria5_tst1.sdc(168): Argument -fall_from with value \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] -rise_to \[get_clocks \{pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]  0.090   " "set_clock_uncertainty -fall_from \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] -rise_to \[get_clocks \{pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]  0.090  " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 168 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794768 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 168 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794768 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty arria5_tst1.sdc 169 Argument -fall_from with value \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements " "Ignored set_clock_uncertainty at arria5_tst1.sdc(169): Argument -fall_from with value \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] -fall_to \[get_clocks \{pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]  0.090   " "set_clock_uncertainty -fall_from \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] -fall_to \[get_clocks \{pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]  0.090  " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 169 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794769 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 169 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794769 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty arria5_tst1.sdc 194 Argument -rise_to with value \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements " "Ignored set_clock_uncertainty at arria5_tst1.sdc(194): Argument -rise_to with value \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\]  0.090   " "set_clock_uncertainty -rise_from \[get_clocks \{pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\]  0.090  " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 194 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794770 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 194 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794770 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty arria5_tst1.sdc 195 Argument -fall_to with value \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements " "Ignored set_clock_uncertainty at arria5_tst1.sdc(195): Argument -fall_to with value \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\]  0.090   " "set_clock_uncertainty -rise_from \[get_clocks \{pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\]  0.090  " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 195 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794771 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 195 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794771 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 202 pll240_120_ADC1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk clock " "Ignored filter at arria5_tst1.sdc(202): pll240_120_ADC1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk could not be matched with a clock" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 202 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794771 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty arria5_tst1.sdc 202 Argument -rise_to with value \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at arria5_tst1.sdc(202): Argument -rise_to with value \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.030   " "set_clock_uncertainty -rise_from \[get_clocks \{pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.030  " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 202 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794772 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 202 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794772 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty arria5_tst1.sdc 203 Argument -rise_to with value \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at arria5_tst1.sdc(203): Argument -rise_to with value \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.020  " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 203 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794772 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 203 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794772 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty arria5_tst1.sdc 204 Argument -fall_to with value \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at arria5_tst1.sdc(204): Argument -fall_to with value \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.030   " "set_clock_uncertainty -rise_from \[get_clocks \{pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.030  " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 204 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794772 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 204 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794772 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty arria5_tst1.sdc 205 Argument -fall_to with value \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at arria5_tst1.sdc(205): Argument -fall_to with value \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.020  " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 205 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794773 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 205 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794773 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 206 pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk clock " "Ignored filter at arria5_tst1.sdc(206): pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk could not be matched with a clock" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 206 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794773 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty arria5_tst1.sdc 206 Argument -rise_to with value \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at arria5_tst1.sdc(206): Argument -rise_to with value \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.030   " "set_clock_uncertainty -rise_from \[get_clocks \{pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.030  " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 206 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794773 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 206 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794773 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty arria5_tst1.sdc 207 Argument -rise_to with value \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at arria5_tst1.sdc(207): Argument -rise_to with value \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.020  " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 207 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794773 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 207 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794773 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty arria5_tst1.sdc 208 Argument -fall_to with value \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at arria5_tst1.sdc(208): Argument -fall_to with value \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.030   " "set_clock_uncertainty -rise_from \[get_clocks \{pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.030  " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 208 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794774 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 208 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794774 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty arria5_tst1.sdc 209 Argument -fall_to with value \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at arria5_tst1.sdc(209): Argument -fall_to with value \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.020  " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 209 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794774 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 209 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794774 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 210 eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk clock " "Ignored filter at arria5_tst1.sdc(210): eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk could not be matched with a clock" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 210 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794774 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty arria5_tst1.sdc 210 Argument -rise_to with value \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements " "Ignored set_clock_uncertainty at arria5_tst1.sdc(210): Argument -rise_to with value \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\]  0.090   " "set_clock_uncertainty -rise_from \[get_clocks \{pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\]  0.090  " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 210 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794775 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 210 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794775 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty arria5_tst1.sdc 211 Argument -fall_to with value \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements " "Ignored set_clock_uncertainty at arria5_tst1.sdc(211): Argument -fall_to with value \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\]  0.090   " "set_clock_uncertainty -rise_from \[get_clocks \{pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\]  0.090  " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 211 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794775 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 211 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794775 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty arria5_tst1.sdc 212 Argument -rise_to with value \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements " "Ignored set_clock_uncertainty at arria5_tst1.sdc(212): Argument -rise_to with value \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\]  0.090   " "set_clock_uncertainty -fall_from \[get_clocks \{pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\]  0.090  " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 212 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794775 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 212 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794775 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty arria5_tst1.sdc 213 Argument -fall_to with value \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements " "Ignored set_clock_uncertainty at arria5_tst1.sdc(213): Argument -fall_to with value \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\]  0.090   " "set_clock_uncertainty -fall_from \[get_clocks \{pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\]  0.090  " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 213 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794776 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 213 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794776 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty arria5_tst1.sdc 220 Argument -rise_to with value \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at arria5_tst1.sdc(220): Argument -rise_to with value \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.030   " "set_clock_uncertainty -fall_from \[get_clocks \{pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.030  " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 220 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794776 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 220 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794776 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty arria5_tst1.sdc 221 Argument -rise_to with value \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at arria5_tst1.sdc(221): Argument -rise_to with value \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.020  " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 221 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794777 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 221 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794777 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty arria5_tst1.sdc 222 Argument -fall_to with value \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at arria5_tst1.sdc(222): Argument -fall_to with value \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.030   " "set_clock_uncertainty -fall_from \[get_clocks \{pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.030  " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 222 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794777 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 222 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794777 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty arria5_tst1.sdc 223 Argument -fall_to with value \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at arria5_tst1.sdc(223): Argument -fall_to with value \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.020  " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 223 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794777 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 223 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794777 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty arria5_tst1.sdc 224 Argument -rise_to with value \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at arria5_tst1.sdc(224): Argument -rise_to with value \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.030   " "set_clock_uncertainty -fall_from \[get_clocks \{pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.030  " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 224 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794778 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 224 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794778 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty arria5_tst1.sdc 225 Argument -rise_to with value \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at arria5_tst1.sdc(225): Argument -rise_to with value \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.020  " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 225 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794778 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 225 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794778 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty arria5_tst1.sdc 226 Argument -fall_to with value \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at arria5_tst1.sdc(226): Argument -fall_to with value \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.030   " "set_clock_uncertainty -fall_from \[get_clocks \{pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.030  " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 226 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794778 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 226 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794778 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty arria5_tst1.sdc 227 Argument -fall_to with value \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at arria5_tst1.sdc(227): Argument -fall_to with value \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.020  " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 227 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794779 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 227 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794779 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty arria5_tst1.sdc 228 Argument -rise_to with value \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements " "Ignored set_clock_uncertainty at arria5_tst1.sdc(228): Argument -rise_to with value \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\]  0.090   " "set_clock_uncertainty -fall_from \[get_clocks \{pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\]  0.090  " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794779 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794779 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty arria5_tst1.sdc 229 Argument -fall_to with value \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements " "Ignored set_clock_uncertainty at arria5_tst1.sdc(229): Argument -fall_to with value \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\]  0.090   " "set_clock_uncertainty -fall_from \[get_clocks \{pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\]  0.090  " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 229 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794779 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 229 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794779 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty arria5_tst1.sdc 230 Argument -rise_from with value \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at arria5_tst1.sdc(230): Argument -rise_from with value \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.020  " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 230 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794780 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 230 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794780 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty arria5_tst1.sdc 231 Argument -rise_from with value \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at arria5_tst1.sdc(231): Argument -rise_from with value \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.030   " "set_clock_uncertainty -rise_from \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.030  " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 231 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794780 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 231 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794780 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty arria5_tst1.sdc 232 Argument -rise_from with value \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at arria5_tst1.sdc(232): Argument -rise_from with value \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.020  " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 232 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794781 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 232 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794781 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty arria5_tst1.sdc 233 Argument -rise_from with value \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at arria5_tst1.sdc(233): Argument -rise_from with value \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.030   " "set_clock_uncertainty -rise_from \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.030  " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 233 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794781 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 233 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794781 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty arria5_tst1.sdc 234 Argument -fall_from with value \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at arria5_tst1.sdc(234): Argument -fall_from with value \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.020  " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 234 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794781 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 234 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794781 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty arria5_tst1.sdc 235 Argument -fall_from with value \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at arria5_tst1.sdc(235): Argument -fall_from with value \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.030   " "set_clock_uncertainty -fall_from \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.030  " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 235 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794782 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 235 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794782 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty arria5_tst1.sdc 236 Argument -fall_from with value \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at arria5_tst1.sdc(236): Argument -fall_from with value \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.020  " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 236 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794782 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 236 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794782 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty arria5_tst1.sdc 237 Argument -fall_from with value \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at arria5_tst1.sdc(237): Argument -fall_from with value \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.030   " "set_clock_uncertainty -fall_from \[get_clocks \{pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.030  " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 237 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794782 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 237 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794782 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty arria5_tst1.sdc 238 Argument -rise_from with value \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements " "Ignored set_clock_uncertainty at arria5_tst1.sdc(238): Argument -rise_from with value \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] -rise_to \[get_clocks \{pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]  0.090   " "set_clock_uncertainty -rise_from \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] -rise_to \[get_clocks \{pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]  0.090  " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 238 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794783 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 238 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794783 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty arria5_tst1.sdc 239 Argument -rise_from with value \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements " "Ignored set_clock_uncertainty at arria5_tst1.sdc(239): Argument -rise_from with value \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] -fall_to \[get_clocks \{pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]  0.090   " "set_clock_uncertainty -rise_from \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] -fall_to \[get_clocks \{pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]  0.090  " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 239 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794783 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 239 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794783 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty arria5_tst1.sdc 240 Argument -rise_from with value \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements " "Ignored set_clock_uncertainty at arria5_tst1.sdc(240): Argument -rise_from with value \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] -rise_to \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] -setup 0.070   " "set_clock_uncertainty -rise_from \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] -rise_to \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] -setup 0.070  " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 240 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794783 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 240 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794783 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty arria5_tst1.sdc 240 Argument -rise_to with value \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements " "Ignored set_clock_uncertainty at arria5_tst1.sdc(240): Argument -rise_to with value \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 240 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794784 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty arria5_tst1.sdc 241 Argument -rise_from with value \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements " "Ignored set_clock_uncertainty at arria5_tst1.sdc(241): Argument -rise_from with value \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] -rise_to \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] -hold 0.060   " "set_clock_uncertainty -rise_from \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] -rise_to \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] -hold 0.060  " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 241 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794784 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 241 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794784 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty arria5_tst1.sdc 241 Argument -rise_to with value \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements " "Ignored set_clock_uncertainty at arria5_tst1.sdc(241): Argument -rise_to with value \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 241 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794784 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty arria5_tst1.sdc 242 Argument -rise_from with value \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements " "Ignored set_clock_uncertainty at arria5_tst1.sdc(242): Argument -rise_from with value \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] -fall_to \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] -setup 0.070   " "set_clock_uncertainty -rise_from \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] -fall_to \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] -setup 0.070  " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 242 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794784 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 242 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794784 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty arria5_tst1.sdc 242 Argument -fall_to with value \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements " "Ignored set_clock_uncertainty at arria5_tst1.sdc(242): Argument -fall_to with value \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 242 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794785 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty arria5_tst1.sdc 243 Argument -rise_from with value \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements " "Ignored set_clock_uncertainty at arria5_tst1.sdc(243): Argument -rise_from with value \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] -fall_to \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] -hold 0.060   " "set_clock_uncertainty -rise_from \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] -fall_to \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] -hold 0.060  " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 243 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794785 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 243 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794785 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty arria5_tst1.sdc 243 Argument -fall_to with value \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements " "Ignored set_clock_uncertainty at arria5_tst1.sdc(243): Argument -fall_to with value \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 243 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794785 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty arria5_tst1.sdc 244 Argument -fall_from with value \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements " "Ignored set_clock_uncertainty at arria5_tst1.sdc(244): Argument -fall_from with value \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] -rise_to \[get_clocks \{pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]  0.090   " "set_clock_uncertainty -fall_from \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] -rise_to \[get_clocks \{pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]  0.090  " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 244 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794785 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 244 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794785 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty arria5_tst1.sdc 245 Argument -fall_from with value \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements " "Ignored set_clock_uncertainty at arria5_tst1.sdc(245): Argument -fall_from with value \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] -fall_to \[get_clocks \{pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]  0.090   " "set_clock_uncertainty -fall_from \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] -fall_to \[get_clocks \{pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]  0.090  " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 245 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794786 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 245 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794786 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty arria5_tst1.sdc 246 Argument -fall_from with value \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements " "Ignored set_clock_uncertainty at arria5_tst1.sdc(246): Argument -fall_from with value \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] -rise_to \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] -setup 0.070   " "set_clock_uncertainty -fall_from \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] -rise_to \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] -setup 0.070  " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 246 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794786 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 246 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794786 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty arria5_tst1.sdc 246 Argument -rise_to with value \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements " "Ignored set_clock_uncertainty at arria5_tst1.sdc(246): Argument -rise_to with value \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 246 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794786 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty arria5_tst1.sdc 247 Argument -fall_from with value \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements " "Ignored set_clock_uncertainty at arria5_tst1.sdc(247): Argument -fall_from with value \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] -rise_to \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] -hold 0.060   " "set_clock_uncertainty -fall_from \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] -rise_to \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] -hold 0.060  " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 247 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794787 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 247 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794787 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty arria5_tst1.sdc 247 Argument -rise_to with value \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements " "Ignored set_clock_uncertainty at arria5_tst1.sdc(247): Argument -rise_to with value \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 247 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794787 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty arria5_tst1.sdc 248 Argument -fall_from with value \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements " "Ignored set_clock_uncertainty at arria5_tst1.sdc(248): Argument -fall_from with value \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] -fall_to \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] -setup 0.070   " "set_clock_uncertainty -fall_from \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] -fall_to \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] -setup 0.070  " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 248 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794787 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 248 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794787 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty arria5_tst1.sdc 248 Argument -fall_to with value \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements " "Ignored set_clock_uncertainty at arria5_tst1.sdc(248): Argument -fall_to with value \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 248 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794787 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty arria5_tst1.sdc 249 Argument -fall_from with value \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements " "Ignored set_clock_uncertainty at arria5_tst1.sdc(249): Argument -fall_from with value \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] -fall_to \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] -hold 0.060   " "set_clock_uncertainty -fall_from \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] -fall_to \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] -hold 0.060  " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 249 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794788 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 249 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794788 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty arria5_tst1.sdc 249 Argument -fall_to with value \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements " "Ignored set_clock_uncertainty at arria5_tst1.sdc(249): Argument -fall_to with value \[get_clocks \{eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}\] contains zero elements" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 249 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794788 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 275 eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|pld8gtxclkout~CLKENA0\|inclk pin " "Ignored filter at arria5_tst1.sdc(275): eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|pld8gtxclkout~CLKENA0\|inclk could not be matched with a pin" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 275 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794789 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 275 Argument <from> is an empty collection " "Ignored set_false_path at arria5_tst1.sdc(275): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_pins \{ eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|pld8gtxclkout~CLKENA0\|inclk\}\]  " "set_false_path -from \[get_pins \{ eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|pld8gtxclkout~CLKENA0\|inclk\}\] " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 275 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794789 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 275 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794789 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 276 eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|pld8gtxclkout~CLKENA0\|inclk pin " "Ignored filter at arria5_tst1.sdc(276): eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|pld8gtxclkout~CLKENA0\|inclk could not be matched with a pin" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 276 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794790 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 276 Argument <from> is an empty collection " "Ignored set_false_path at arria5_tst1.sdc(276): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_pins \{ eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|pld8gtxclkout~CLKENA0\|inclk\}\]  " "set_false_path -from \[get_pins \{ eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|pld8gtxclkout~CLKENA0\|inclk\}\] " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 276 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794790 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 276 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794790 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 280 o2 keeper " "Ignored filter at arria5_tst1.sdc(280): o2 could not be matched with a keeper" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 280 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794792 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 280 eth_1g_top:eth2\|time_control:time1\|frnt\[0\] keeper " "Ignored filter at arria5_tst1.sdc(280): eth_1g_top:eth2\|time_control:time1\|frnt\[0\] could not be matched with a keeper" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 280 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794792 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 280 Argument <from> is an empty collection " "Ignored set_false_path at arria5_tst1.sdc(280): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{o2\}\] -to \[get_keepers \{eth_1g_top:eth2\|time_control:time1\|frnt\[0\]\}\] " "set_false_path -from \[get_keepers \{o2\}\] -to \[get_keepers \{eth_1g_top:eth2\|time_control:time1\|frnt\[0\]\}\]" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 280 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794792 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 280 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794792 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 280 Argument <to> is an empty collection " "Ignored set_false_path at arria5_tst1.sdc(280): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 280 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794792 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 281 o1 keeper " "Ignored filter at arria5_tst1.sdc(281): o1 could not be matched with a keeper" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 281 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794793 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 281 eth_1g_top:eth1\|time_control:time1\|frnt\[0\] keeper " "Ignored filter at arria5_tst1.sdc(281): eth_1g_top:eth1\|time_control:time1\|frnt\[0\] could not be matched with a keeper" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 281 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794793 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 281 Argument <from> is an empty collection " "Ignored set_false_path at arria5_tst1.sdc(281): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{o1\}\] -to \[get_keepers \{eth_1g_top:eth1\|time_control:time1\|frnt\[0\]\}\] " "set_false_path -from \[get_keepers \{o1\}\] -to \[get_keepers \{eth_1g_top:eth1\|time_control:time1\|frnt\[0\]\}\]" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 281 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794793 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 281 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794793 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 281 Argument <to> is an empty collection " "Ignored set_false_path at arria5_tst1.sdc(281): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 281 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794793 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 290 *\|altera_tse_register_map:U_REG\|command_config\[9\] register " "Ignored filter at arria5_tst1.sdc(290): *\|altera_tse_register_map:U_REG\|command_config\[9\] could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 290 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794794 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 290 *\|altera_tse_mac_tx:U_TX\|* register " "Ignored filter at arria5_tst1.sdc(290): *\|altera_tse_mac_tx:U_TX\|* could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 290 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794795 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 290 Argument <from> is an empty collection " "Ignored set_false_path at arria5_tst1.sdc(290): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*\|altera_tse_register_map:U_REG\|command_config\[9\]\}\] -to \[get_registers \{*\|altera_tse_mac_tx:U_TX\|*\}\] " "set_false_path -from \[get_registers \{*\|altera_tse_register_map:U_REG\|command_config\[9\]\}\] -to \[get_registers \{*\|altera_tse_mac_tx:U_TX\|*\}\]" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 290 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794795 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 290 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794795 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 290 Argument <to> is an empty collection " "Ignored set_false_path at arria5_tst1.sdc(290): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 290 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794795 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 291 *\|altera_tse_register_map:U_REG\|mac_0\[*\] register " "Ignored filter at arria5_tst1.sdc(291): *\|altera_tse_register_map:U_REG\|mac_0\[*\] could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 291 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794795 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 291 Argument <from> is an empty collection " "Ignored set_false_path at arria5_tst1.sdc(291): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*\|altera_tse_register_map:U_REG\|mac_0\[*\]\}\] -to \[get_registers \{*\|altera_tse_mac_tx:U_TX\|*\}\] " "set_false_path -from \[get_registers \{*\|altera_tse_register_map:U_REG\|mac_0\[*\]\}\] -to \[get_registers \{*\|altera_tse_mac_tx:U_TX\|*\}\]" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 291 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794796 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 291 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794796 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 291 Argument <to> is an empty collection " "Ignored set_false_path at arria5_tst1.sdc(291): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 291 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794796 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 292 *\|altera_tse_register_map:U_REG\|mac_1\[*\] register " "Ignored filter at arria5_tst1.sdc(292): *\|altera_tse_register_map:U_REG\|mac_1\[*\] could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 292 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794796 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 292 Argument <from> is an empty collection " "Ignored set_false_path at arria5_tst1.sdc(292): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*\|altera_tse_register_map:U_REG\|mac_1\[*\]\}\] -to \[get_registers \{*\|altera_tse_mac_tx:U_TX\|*\}\] " "set_false_path -from \[get_registers \{*\|altera_tse_register_map:U_REG\|mac_1\[*\]\}\] -to \[get_registers \{*\|altera_tse_mac_tx:U_TX\|*\}\]" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 292 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794796 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 292 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794796 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 292 Argument <to> is an empty collection " "Ignored set_false_path at arria5_tst1.sdc(292): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 292 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794796 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 293 *\|altera_tse_mac_rx:U_RX\|* register " "Ignored filter at arria5_tst1.sdc(293): *\|altera_tse_mac_rx:U_RX\|* could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 293 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794797 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 293 Argument <from> is an empty collection " "Ignored set_false_path at arria5_tst1.sdc(293): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*\|altera_tse_register_map:U_REG\|mac_0\[*\]\}\] -to \[get_registers \{*\|altera_tse_mac_rx:U_RX\|*\}\] " "set_false_path -from \[get_registers \{*\|altera_tse_register_map:U_REG\|mac_0\[*\]\}\] -to \[get_registers \{*\|altera_tse_mac_rx:U_RX\|*\}\]" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 293 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794797 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 293 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794797 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 293 Argument <to> is an empty collection " "Ignored set_false_path at arria5_tst1.sdc(293): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 293 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794797 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 294 Argument <from> is an empty collection " "Ignored set_false_path at arria5_tst1.sdc(294): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*\|altera_tse_register_map:U_REG\|mac_1\[*\]\}\] -to \[get_registers \{*\|altera_tse_mac_rx:U_RX\|*\}\] " "set_false_path -from \[get_registers \{*\|altera_tse_register_map:U_REG\|mac_1\[*\]\}\] -to \[get_registers \{*\|altera_tse_mac_rx:U_RX\|*\}\]" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 294 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794797 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 294 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794797 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 294 Argument <to> is an empty collection " "Ignored set_false_path at arria5_tst1.sdc(294): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 294 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794797 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 295 *\|altera_tse_register_map:U_REG\|frm_length\[*\] register " "Ignored filter at arria5_tst1.sdc(295): *\|altera_tse_register_map:U_REG\|frm_length\[*\] could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 295 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794798 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 295 Argument <from> is an empty collection " "Ignored set_false_path at arria5_tst1.sdc(295): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*\|altera_tse_register_map:U_REG\|frm_length\[*\]\}\] -to \[get_registers \{*\|altera_tse_mac_rx:U_RX\|*\}\] " "set_false_path -from \[get_registers \{*\|altera_tse_register_map:U_REG\|frm_length\[*\]\}\] -to \[get_registers \{*\|altera_tse_mac_rx:U_RX\|*\}\]" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 295 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794798 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 295 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794798 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 295 Argument <to> is an empty collection " "Ignored set_false_path at arria5_tst1.sdc(295): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 295 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794798 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 296 *\|altera_tse_reset_synchronizer:*\|altera_tse_reset_synchronizer_chain*\|clrn pin " "Ignored filter at arria5_tst1.sdc(296): *\|altera_tse_reset_synchronizer:*\|altera_tse_reset_synchronizer_chain*\|clrn could not be matched with a pin" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 296 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794808 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 296 Argument <to> is an empty collection " "Ignored set_false_path at arria5_tst1.sdc(296): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_pins -nocase -compatibility_mode \{*\|altera_tse_reset_synchronizer:*\|altera_tse_reset_synchronizer_chain*\|clrn\}\] " "set_false_path -to \[get_pins -nocase -compatibility_mode \{*\|altera_tse_reset_synchronizer:*\|altera_tse_reset_synchronizer_chain*\|clrn\}\]" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 296 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794808 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 296 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794808 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 317 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface\|pldnfrzdrv port " "Ignored filter at arria5_tst1.sdc(317): eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface\|pldnfrzdrv could not be matched with a port" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 317 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794809 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 317 Argument <from> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(317): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_ports \{ eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000 " "set_max_delay -from \[get_ports \{ eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 317 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794809 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 317 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794809 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 318 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface\|pldnfrzdrv port " "Ignored filter at arria5_tst1.sdc(318): eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface\|pldnfrzdrv could not be matched with a port" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 318 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794810 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 318 Argument <from> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(318): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_ports \{ eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000 " "set_max_delay -from \[get_ports \{ eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 318 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794810 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 318 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794810 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 319 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_IN port " "Ignored filter at arria5_tst1.sdc(319): eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_IN could not be matched with a port" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 319 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794810 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 319 Argument <to> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(319): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -to \[get_ports \{ eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_IN \}\] 20.000 " "set_max_delay -to \[get_ports \{ eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_IN \}\] 20.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 319 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794811 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 319 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794811 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 320 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT port " "Ignored filter at arria5_tst1.sdc(320): eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT could not be matched with a port" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 320 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794811 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 320 Argument <from> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(320): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_ports \{ eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT \}\] 20.000 " "set_max_delay -from \[get_ports \{ eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT \}\] 20.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 320 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794811 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 320 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794811 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 337 *altera_tse_false_path_marker:*\|data_out_reg* register " "Ignored filter at arria5_tst1.sdc(337): *altera_tse_false_path_marker:*\|data_out_reg* could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 337 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794817 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 337 Argument <to> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(337): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[all_registers\] -to \[get_registers \{*altera_tse_false_path_marker:*\|data_out_reg*\}\] 100.000 " "set_max_delay -from \[all_registers\] -to \[get_registers \{*altera_tse_false_path_marker:*\|data_out_reg*\}\] 100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 337 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794817 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 337 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794817 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 338 *altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1 register " "Ignored filter at arria5_tst1.sdc(338): *altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1 could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 338 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794818 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 338 Argument <to> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(338): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[all_registers\] -to \[get_registers \{*altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1\}\] 100.000 " "set_max_delay -from \[all_registers\] -to \[get_registers \{*altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1\}\] 100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 338 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794818 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 338 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794818 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 339 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|in_data_buffer\[*\] register " "Ignored filter at arria5_tst1.sdc(339): eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|in_data_buffer\[*\] could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 339 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794819 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 339 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|out_data_buffer\[*\] register " "Ignored filter at arria5_tst1.sdc(339): eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|out_data_buffer\[*\] could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 339 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794819 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 339 Argument <from> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(339): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|out_data_buffer\[*\]\}\] 100.000 " "set_max_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|out_data_buffer\[*\]\}\] 100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 339 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794819 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 339 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794819 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 339 Argument <to> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(339): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 339 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794819 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 340 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|in_data_toggle register " "Ignored filter at arria5_tst1.sdc(340): eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|in_data_toggle could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 340 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794820 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 340 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 register " "Ignored filter at arria5_tst1.sdc(340): eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 340 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794820 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 340 Argument <from> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(340): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|in_data_toggle\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] 100.000 " "set_max_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|in_data_toggle\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] 100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 340 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794820 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 340 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794820 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 340 Argument <to> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(340): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 340 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794821 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 341 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|out_data_toggle_flopped register " "Ignored filter at arria5_tst1.sdc(341): eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|out_data_toggle_flopped could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 341 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794821 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 341 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 register " "Ignored filter at arria5_tst1.sdc(341): eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 341 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794821 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 341 Argument <from> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(341): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|out_data_toggle_flopped\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] 100.000 " "set_max_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|out_data_toggle_flopped\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] 100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 341 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794821 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 341 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794821 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 341 Argument <to> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(341): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 341 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794822 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 342 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|in_data_buffer\[*\] register " "Ignored filter at arria5_tst1.sdc(342): eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|in_data_buffer\[*\] could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 342 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794822 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 342 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|out_data_buffer\[*\] register " "Ignored filter at arria5_tst1.sdc(342): eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|out_data_buffer\[*\] could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 342 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794822 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 342 Argument <from> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(342): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|out_data_buffer\[*\]\}\] 100.000 " "set_max_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|out_data_buffer\[*\]\}\] 100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 342 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794822 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 342 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794822 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 342 Argument <to> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(342): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 342 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794822 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 343 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|in_data_toggle register " "Ignored filter at arria5_tst1.sdc(343): eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|in_data_toggle could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 343 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794823 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 343 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 register " "Ignored filter at arria5_tst1.sdc(343): eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 343 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794823 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 343 Argument <from> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(343): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|in_data_toggle\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] 100.000 " "set_max_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|in_data_toggle\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] 100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 343 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794823 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 343 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794823 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 343 Argument <to> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(343): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 343 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794823 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 344 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|out_data_toggle_flopped register " "Ignored filter at arria5_tst1.sdc(344): eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|out_data_toggle_flopped could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 344 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794824 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 344 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 register " "Ignored filter at arria5_tst1.sdc(344): eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 344 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794824 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 344 Argument <from> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(344): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|out_data_toggle_flopped\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] 100.000 " "set_max_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|out_data_toggle_flopped\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] 100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 344 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794824 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 344 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794824 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 344 Argument <to> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(344): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 344 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794824 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 345 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|in_data_buffer\[*\] register " "Ignored filter at arria5_tst1.sdc(345): eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|in_data_buffer\[*\] could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 345 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794825 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 345 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|out_data_buffer\[*\] register " "Ignored filter at arria5_tst1.sdc(345): eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|out_data_buffer\[*\] could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 345 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794825 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 345 Argument <from> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(345): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|out_data_buffer\[*\]\}\] 100.000 " "set_max_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|out_data_buffer\[*\]\}\] 100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 345 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794825 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 345 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794825 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 345 Argument <to> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(345): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 345 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794825 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 346 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|in_data_toggle register " "Ignored filter at arria5_tst1.sdc(346): eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|in_data_toggle could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 346 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794826 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 346 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 register " "Ignored filter at arria5_tst1.sdc(346): eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 346 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794826 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 346 Argument <from> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(346): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|in_data_toggle\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] 100.000 " "set_max_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|in_data_toggle\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] 100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 346 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794826 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 346 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794826 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 346 Argument <to> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(346): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 346 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794826 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 347 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|out_data_toggle_flopped register " "Ignored filter at arria5_tst1.sdc(347): eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|out_data_toggle_flopped could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 347 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794827 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 347 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 register " "Ignored filter at arria5_tst1.sdc(347): eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 347 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794827 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 347 Argument <from> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(347): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|out_data_toggle_flopped\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] 100.000 " "set_max_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|out_data_toggle_flopped\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] 100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 347 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794827 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 347 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794827 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 347 Argument <to> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(347): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 347 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794827 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 348 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|in_data_buffer\[*\] register " "Ignored filter at arria5_tst1.sdc(348): eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|in_data_buffer\[*\] could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 348 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794828 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 348 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|out_data_buffer\[*\] register " "Ignored filter at arria5_tst1.sdc(348): eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|out_data_buffer\[*\] could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 348 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794828 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 348 Argument <from> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(348): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|out_data_buffer\[*\]\}\] 100.000 " "set_max_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|out_data_buffer\[*\]\}\] 100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 348 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794828 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 348 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794828 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 348 Argument <to> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(348): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 348 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794828 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 349 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|in_data_toggle register " "Ignored filter at arria5_tst1.sdc(349): eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|in_data_toggle could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 349 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794828 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 349 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 register " "Ignored filter at arria5_tst1.sdc(349): eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 349 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794829 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 349 Argument <from> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(349): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|in_data_toggle\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] 100.000 " "set_max_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|in_data_toggle\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] 100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 349 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794829 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 349 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794829 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 349 Argument <to> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(349): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 349 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794829 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 350 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|out_data_toggle_flopped register " "Ignored filter at arria5_tst1.sdc(350): eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|out_data_toggle_flopped could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 350 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794829 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 350 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 register " "Ignored filter at arria5_tst1.sdc(350): eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 350 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794830 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 350 Argument <from> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(350): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|out_data_toggle_flopped\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] 100.000 " "set_max_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|out_data_toggle_flopped\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] 100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 350 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794830 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 350 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794830 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 350 Argument <to> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(350): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 350 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794830 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 351 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|in_data_buffer\[*\] register " "Ignored filter at arria5_tst1.sdc(351): eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|in_data_buffer\[*\] could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 351 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794830 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 351 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|out_data_buffer\[*\] register " "Ignored filter at arria5_tst1.sdc(351): eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|out_data_buffer\[*\] could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 351 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794831 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 351 Argument <from> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(351): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|out_data_buffer\[*\]\}\] 100.000 " "set_max_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|out_data_buffer\[*\]\}\] 100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 351 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794831 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 351 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794831 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 351 Argument <to> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(351): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 351 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794831 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 352 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|in_data_toggle register " "Ignored filter at arria5_tst1.sdc(352): eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|in_data_toggle could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 352 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794831 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 352 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 register " "Ignored filter at arria5_tst1.sdc(352): eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 352 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794832 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 352 Argument <from> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(352): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|in_data_toggle\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] 100.000 " "set_max_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|in_data_toggle\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] 100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 352 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794832 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 352 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794832 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 352 Argument <to> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(352): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 352 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794832 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 353 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|out_data_toggle_flopped register " "Ignored filter at arria5_tst1.sdc(353): eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|out_data_toggle_flopped could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 353 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794832 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 353 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 register " "Ignored filter at arria5_tst1.sdc(353): eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 353 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794833 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 353 Argument <from> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(353): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|out_data_toggle_flopped\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] 100.000 " "set_max_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|out_data_toggle_flopped\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] 100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 353 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794833 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 353 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794833 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 353 Argument <to> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(353): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 353 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794833 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 354 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|in_data_buffer\[*\] register " "Ignored filter at arria5_tst1.sdc(354): eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|in_data_buffer\[*\] could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 354 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794833 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 354 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|out_data_buffer\[*\] register " "Ignored filter at arria5_tst1.sdc(354): eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|out_data_buffer\[*\] could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 354 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794834 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 354 Argument <from> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(354): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|out_data_buffer\[*\]\}\] 100.000 " "set_max_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|out_data_buffer\[*\]\}\] 100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 354 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794834 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 354 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794834 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 354 Argument <to> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(354): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 354 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794834 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 355 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|in_data_toggle register " "Ignored filter at arria5_tst1.sdc(355): eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|in_data_toggle could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 355 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794834 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 355 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 register " "Ignored filter at arria5_tst1.sdc(355): eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 355 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794835 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 355 Argument <from> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(355): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|in_data_toggle\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] 100.000 " "set_max_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|in_data_toggle\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] 100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 355 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794835 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 355 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794835 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 355 Argument <to> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(355): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 355 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794835 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 356 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|out_data_toggle_flopped register " "Ignored filter at arria5_tst1.sdc(356): eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|out_data_toggle_flopped could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 356 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794835 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 356 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 register " "Ignored filter at arria5_tst1.sdc(356): eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 356 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794836 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 356 Argument <from> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(356): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|out_data_toggle_flopped\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] 100.000 " "set_max_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|out_data_toggle_flopped\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] 100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 356 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794836 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 356 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794836 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 356 Argument <to> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(356): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 356 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794836 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 357 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|in_data_buffer\[*\] register " "Ignored filter at arria5_tst1.sdc(357): eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|in_data_buffer\[*\] could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 357 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794837 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 357 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|out_data_buffer\[*\] register " "Ignored filter at arria5_tst1.sdc(357): eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|out_data_buffer\[*\] could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 357 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794837 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 357 Argument <from> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(357): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|out_data_buffer\[*\]\}\] 100.000 " "set_max_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|out_data_buffer\[*\]\}\] 100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 357 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794837 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 357 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794837 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 357 Argument <to> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(357): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 357 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794837 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 358 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|in_data_toggle register " "Ignored filter at arria5_tst1.sdc(358): eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|in_data_toggle could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 358 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794837 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 358 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 register " "Ignored filter at arria5_tst1.sdc(358): eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 358 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794838 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 358 Argument <from> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(358): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|in_data_toggle\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] 100.000 " "set_max_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|in_data_toggle\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] 100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 358 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794838 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 358 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794838 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 358 Argument <to> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(358): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 358 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794838 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 359 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|out_data_toggle_flopped register " "Ignored filter at arria5_tst1.sdc(359): eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|out_data_toggle_flopped could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 359 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794838 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 359 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 register " "Ignored filter at arria5_tst1.sdc(359): eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 359 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794839 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 359 Argument <from> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(359): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|out_data_toggle_flopped\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] 100.000 " "set_max_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|out_data_toggle_flopped\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] 100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 359 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794839 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 359 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794839 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 359 Argument <to> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(359): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 359 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794839 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 360 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|in_data_buffer\[*\] register " "Ignored filter at arria5_tst1.sdc(360): eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|in_data_buffer\[*\] could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 360 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794839 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 360 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|out_data_buffer\[*\] register " "Ignored filter at arria5_tst1.sdc(360): eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|out_data_buffer\[*\] could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 360 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794840 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 360 Argument <from> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(360): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|out_data_buffer\[*\]\}\] 100.000 " "set_max_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|out_data_buffer\[*\]\}\] 100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 360 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794840 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 360 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794840 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 360 Argument <to> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(360): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 360 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794840 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 361 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|in_data_toggle register " "Ignored filter at arria5_tst1.sdc(361): eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|in_data_toggle could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 361 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794840 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 361 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 register " "Ignored filter at arria5_tst1.sdc(361): eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 361 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794841 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 361 Argument <from> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(361): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|in_data_toggle\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] 100.000 " "set_max_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|in_data_toggle\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] 100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 361 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794841 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 361 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794841 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 361 Argument <to> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(361): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 361 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794841 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 362 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|out_data_toggle_flopped register " "Ignored filter at arria5_tst1.sdc(362): eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|out_data_toggle_flopped could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 362 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794841 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 362 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 register " "Ignored filter at arria5_tst1.sdc(362): eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 362 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794842 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 362 Argument <from> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(362): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|out_data_toggle_flopped\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] 100.000 " "set_max_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|out_data_toggle_flopped\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] 100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 362 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794842 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 362 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794842 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 362 Argument <to> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(362): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 362 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794842 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 363 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|in_data_buffer\[*\] register " "Ignored filter at arria5_tst1.sdc(363): eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|in_data_buffer\[*\] could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 363 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794842 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 363 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|out_data_buffer\[*\] register " "Ignored filter at arria5_tst1.sdc(363): eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|out_data_buffer\[*\] could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 363 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794843 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 363 Argument <from> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(363): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|out_data_buffer\[*\]\}\] 100.000 " "set_max_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|out_data_buffer\[*\]\}\] 100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 363 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794843 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 363 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794843 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 363 Argument <to> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(363): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 363 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794843 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 364 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|in_data_toggle register " "Ignored filter at arria5_tst1.sdc(364): eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|in_data_toggle could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 364 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794843 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 364 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 register " "Ignored filter at arria5_tst1.sdc(364): eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 364 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794844 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 364 Argument <from> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(364): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|in_data_toggle\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] 100.000 " "set_max_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|in_data_toggle\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] 100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 364 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794844 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 364 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794844 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 364 Argument <to> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(364): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 364 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794844 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 365 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|out_data_toggle_flopped register " "Ignored filter at arria5_tst1.sdc(365): eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|out_data_toggle_flopped could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 365 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794844 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 365 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 register " "Ignored filter at arria5_tst1.sdc(365): eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 365 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794845 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 365 Argument <from> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(365): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|out_data_toggle_flopped\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] 100.000 " "set_max_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|out_data_toggle_flopped\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] 100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 365 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794845 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 365 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794845 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 365 Argument <to> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(365): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 365 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794845 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 366 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|in_data_buffer\[*\] register " "Ignored filter at arria5_tst1.sdc(366): eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|in_data_buffer\[*\] could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 366 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794845 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 366 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|out_data_buffer\[*\] register " "Ignored filter at arria5_tst1.sdc(366): eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|out_data_buffer\[*\] could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 366 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794846 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 366 Argument <from> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(366): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|out_data_buffer\[*\]\}\] 100.000 " "set_max_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|out_data_buffer\[*\]\}\] 100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 366 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794846 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 366 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794846 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 366 Argument <to> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(366): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 366 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794846 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 367 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|in_data_toggle register " "Ignored filter at arria5_tst1.sdc(367): eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|in_data_toggle could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 367 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794846 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 367 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 register " "Ignored filter at arria5_tst1.sdc(367): eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 367 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794847 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 367 Argument <from> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(367): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|in_data_toggle\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] 100.000 " "set_max_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|in_data_toggle\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] 100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 367 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794847 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 367 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794847 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 367 Argument <to> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(367): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 367 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794847 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 368 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|out_data_toggle_flopped register " "Ignored filter at arria5_tst1.sdc(368): eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|out_data_toggle_flopped could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 368 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794847 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 368 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 register " "Ignored filter at arria5_tst1.sdc(368): eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 368 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794848 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 368 Argument <from> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(368): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|out_data_toggle_flopped\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] 100.000 " "set_max_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|out_data_toggle_flopped\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] 100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 368 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794848 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 368 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794848 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 368 Argument <to> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(368): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 368 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794848 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 369 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|in_data_buffer\[*\] register " "Ignored filter at arria5_tst1.sdc(369): eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|in_data_buffer\[*\] could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 369 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794848 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 369 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|out_data_buffer\[*\] register " "Ignored filter at arria5_tst1.sdc(369): eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|out_data_buffer\[*\] could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 369 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794849 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 369 Argument <from> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(369): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|out_data_buffer\[*\]\}\] 100.000 " "set_max_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|out_data_buffer\[*\]\}\] 100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 369 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794849 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 369 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794849 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 369 Argument <to> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(369): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 369 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794849 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 370 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|in_data_toggle register " "Ignored filter at arria5_tst1.sdc(370): eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|in_data_toggle could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 370 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794849 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 370 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 register " "Ignored filter at arria5_tst1.sdc(370): eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 370 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794850 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 370 Argument <from> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(370): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|in_data_toggle\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] 100.000 " "set_max_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|in_data_toggle\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] 100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 370 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794850 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 370 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794850 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 370 Argument <to> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(370): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 370 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794850 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 371 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|out_data_toggle_flopped register " "Ignored filter at arria5_tst1.sdc(371): eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|out_data_toggle_flopped could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 371 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794850 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 371 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 register " "Ignored filter at arria5_tst1.sdc(371): eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 371 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794851 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 371 Argument <from> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(371): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|out_data_toggle_flopped\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] 100.000 " "set_max_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|out_data_toggle_flopped\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] 100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 371 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794851 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 371 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794851 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 371 Argument <to> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(371): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 371 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794851 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 372 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|in_data_buffer\[*\] register " "Ignored filter at arria5_tst1.sdc(372): eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|in_data_buffer\[*\] could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 372 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794851 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 372 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|out_data_buffer\[*\] register " "Ignored filter at arria5_tst1.sdc(372): eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|out_data_buffer\[*\] could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 372 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794852 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 372 Argument <from> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(372): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|out_data_buffer\[*\]\}\] 100.000 " "set_max_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|out_data_buffer\[*\]\}\] 100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 372 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794852 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 372 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794852 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 372 Argument <to> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(372): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 372 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794852 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 373 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|in_data_toggle register " "Ignored filter at arria5_tst1.sdc(373): eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|in_data_toggle could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 373 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794852 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 373 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 register " "Ignored filter at arria5_tst1.sdc(373): eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 373 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794853 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 373 Argument <from> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(373): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|in_data_toggle\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] 100.000 " "set_max_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|in_data_toggle\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] 100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 373 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794853 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 373 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794853 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 373 Argument <to> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(373): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 373 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794853 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 374 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|out_data_toggle_flopped register " "Ignored filter at arria5_tst1.sdc(374): eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|out_data_toggle_flopped could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 374 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794853 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 374 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 register " "Ignored filter at arria5_tst1.sdc(374): eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 374 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794854 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 374 Argument <from> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(374): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|out_data_toggle_flopped\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] 100.000 " "set_max_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|out_data_toggle_flopped\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] 100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 374 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794854 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 374 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794854 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 374 Argument <to> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(374): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 374 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794854 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 375 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|in_data_buffer\[*\] register " "Ignored filter at arria5_tst1.sdc(375): eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|in_data_buffer\[*\] could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 375 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794854 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 375 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|out_data_buffer\[*\] register " "Ignored filter at arria5_tst1.sdc(375): eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|out_data_buffer\[*\] could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 375 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794855 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 375 Argument <from> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(375): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|out_data_buffer\[*\]\}\] 100.000 " "set_max_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|out_data_buffer\[*\]\}\] 100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 375 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794855 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 375 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794855 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 375 Argument <to> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(375): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 375 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794855 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 376 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|in_data_toggle register " "Ignored filter at arria5_tst1.sdc(376): eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|in_data_toggle could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 376 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794855 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 376 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 register " "Ignored filter at arria5_tst1.sdc(376): eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 376 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794856 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 376 Argument <from> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(376): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|in_data_toggle\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] 100.000 " "set_max_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|in_data_toggle\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] 100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 376 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794856 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 376 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794856 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 376 Argument <to> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(376): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 376 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794856 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 377 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|out_data_toggle_flopped register " "Ignored filter at arria5_tst1.sdc(377): eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|out_data_toggle_flopped could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 377 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794856 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 377 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 register " "Ignored filter at arria5_tst1.sdc(377): eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 377 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794857 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 377 Argument <from> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(377): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|out_data_toggle_flopped\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] 100.000 " "set_max_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|out_data_toggle_flopped\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] 100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 377 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794857 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 377 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794857 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 377 Argument <to> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(377): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 377 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794857 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 378 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|in_data_buffer\[*\] register " "Ignored filter at arria5_tst1.sdc(378): eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|in_data_buffer\[*\] could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 378 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794857 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 378 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|out_data_buffer\[*\] register " "Ignored filter at arria5_tst1.sdc(378): eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|out_data_buffer\[*\] could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 378 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794858 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 378 Argument <from> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(378): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|out_data_buffer\[*\]\}\] 100.000 " "set_max_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|out_data_buffer\[*\]\}\] 100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 378 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794858 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 378 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794858 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 378 Argument <to> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(378): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 378 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794858 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 379 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|in_data_toggle register " "Ignored filter at arria5_tst1.sdc(379): eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|in_data_toggle could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 379 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794858 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 379 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 register " "Ignored filter at arria5_tst1.sdc(379): eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 379 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794859 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 379 Argument <from> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(379): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|in_data_toggle\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] 100.000 " "set_max_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|in_data_toggle\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] 100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 379 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794859 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 379 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794859 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 379 Argument <to> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(379): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 379 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794859 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 380 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|out_data_toggle_flopped register " "Ignored filter at arria5_tst1.sdc(380): eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|out_data_toggle_flopped could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 380 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794859 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 380 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 register " "Ignored filter at arria5_tst1.sdc(380): eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 380 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794860 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 380 Argument <from> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(380): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|out_data_toggle_flopped\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] 100.000 " "set_max_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|out_data_toggle_flopped\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] 100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 380 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794860 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 380 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794860 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 380 Argument <to> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(380): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 380 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794860 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 381 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\] register " "Ignored filter at arria5_tst1.sdc(381): eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\] could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 381 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794860 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 381 *altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1* register " "Ignored filter at arria5_tst1.sdc(381): *altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1* could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 381 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794861 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 381 Argument <from> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(381): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 100.000 " "set_max_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 381 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794861 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 381 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794861 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 381 Argument <to> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(381): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 381 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794861 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 382 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\] register " "Ignored filter at arria5_tst1.sdc(382): eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\] could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 382 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794861 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 382 Argument <from> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(382): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 100.000 " "set_max_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 382 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794862 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 382 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794862 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 382 Argument <to> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(382): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 382 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794862 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 383 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\] register " "Ignored filter at arria5_tst1.sdc(383): eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\] could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 383 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794862 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 383 *altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1* register " "Ignored filter at arria5_tst1.sdc(383): *altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1* could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 383 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794862 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 383 Argument <from> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(383): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 100.000 " "set_max_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 383 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794863 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 383 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794863 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 383 Argument <to> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(383): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 383 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794863 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 384 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\] register " "Ignored filter at arria5_tst1.sdc(384): eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\] could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 384 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794863 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 384 Argument <from> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(384): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 100.000 " "set_max_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 384 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794863 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 384 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794863 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 384 Argument <to> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(384): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 384 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794864 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 385 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\] register " "Ignored filter at arria5_tst1.sdc(385): eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\] could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 385 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794864 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 385 *altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1* register " "Ignored filter at arria5_tst1.sdc(385): *altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1* could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 385 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794864 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 385 Argument <from> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(385): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 100.000 " "set_max_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 385 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794864 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 385 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794864 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 385 Argument <to> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(385): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 385 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794864 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 386 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\] register " "Ignored filter at arria5_tst1.sdc(386): eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\] could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 386 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794865 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 386 Argument <from> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(386): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 100.000 " "set_max_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 386 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794865 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 386 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794865 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 386 Argument <to> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(386): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 386 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794865 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 387 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\] register " "Ignored filter at arria5_tst1.sdc(387): eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\] could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 387 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794865 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 387 *altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1* register " "Ignored filter at arria5_tst1.sdc(387): *altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1* could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 387 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794866 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 387 Argument <from> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(387): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 100.000 " "set_max_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 387 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794866 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 387 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794866 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 387 Argument <to> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(387): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 387 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794866 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 388 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\] register " "Ignored filter at arria5_tst1.sdc(388): eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\] could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 388 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794866 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 388 Argument <from> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(388): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 100.000 " "set_max_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 388 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794867 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 388 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794867 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 388 Argument <to> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(388): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 388 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794867 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 389 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_gray_cnt:U_WRT\|g_out\[*\] register " "Ignored filter at arria5_tst1.sdc(389): eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_gray_cnt:U_WRT\|g_out\[*\] could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 389 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794867 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 389 *altera_tse_a_fifo_13:TX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1* register " "Ignored filter at arria5_tst1.sdc(389): *altera_tse_a_fifo_13:TX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1* could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 389 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794867 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 389 Argument <from> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(389): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_13:TX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 100.000 " "set_max_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_13:TX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 389 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794868 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 389 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794868 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 389 Argument <to> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(389): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 389 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794868 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 390 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_gray_cnt:U_WRT\|g_out\[*\] register " "Ignored filter at arria5_tst1.sdc(390): eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_gray_cnt:U_WRT\|g_out\[*\] could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 390 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794868 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 390 Argument <from> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(390): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_13:TX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 100.000 " "set_max_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_13:TX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 390 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794868 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 390 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794868 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 390 Argument <to> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(390): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 390 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794869 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 391 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|wr_g_ptr_reg\[*\] register " "Ignored filter at arria5_tst1.sdc(391): eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|wr_g_ptr_reg\[*\] could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 391 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794869 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 391 *altera_tse_a_fifo_34:RX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1* register " "Ignored filter at arria5_tst1.sdc(391): *altera_tse_a_fifo_34:RX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1* could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 391 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794869 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 391 Argument <from> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(391): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|wr_g_ptr_reg\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_34:RX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 100.000 " "set_max_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|wr_g_ptr_reg\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_34:RX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 391 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794869 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 391 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794869 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 391 Argument <to> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(391): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 391 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794870 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 392 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|wr_g_ptr_reg\[*\] register " "Ignored filter at arria5_tst1.sdc(392): eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|wr_g_ptr_reg\[*\] could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 392 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794870 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 392 Argument <from> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(392): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|wr_g_ptr_reg\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_34:RX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 100.000 " "set_max_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|wr_g_ptr_reg\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_34:RX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 392 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794870 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 392 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794870 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay arria5_tst1.sdc 392 Argument <to> is an empty collection " "Ignored set_max_delay at arria5_tst1.sdc(392): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 392 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794870 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 401 Argument <from> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(401): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_ports \{ eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000 " "set_min_delay -from \[get_ports \{ eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 401 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794871 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 401 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794871 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 402 Argument <from> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(402): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_ports \{ eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000 " "set_min_delay -from \[get_ports \{ eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 402 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794871 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 402 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794871 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 403 Argument <to> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(403): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -to \[get_ports \{ eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_IN \}\] -10.000 " "set_min_delay -to \[get_ports \{ eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_IN \}\] -10.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 403 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794871 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 403 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794871 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 404 Argument <from> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(404): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_ports \{ eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT \}\] -10.000 " "set_min_delay -from \[get_ports \{ eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT \}\] -10.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 404 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794872 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 404 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794872 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 421 Argument <to> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(421): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[all_registers\] -to \[get_registers \{*altera_tse_false_path_marker:*\|data_out_reg*\}\] -100.000 " "set_min_delay -from \[all_registers\] -to \[get_registers \{*altera_tse_false_path_marker:*\|data_out_reg*\}\] -100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 421 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794873 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 421 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794873 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 422 Argument <to> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(422): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[all_registers\] -to \[get_registers \{*altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1\}\] -100.000 " "set_min_delay -from \[all_registers\] -to \[get_registers \{*altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1\}\] -100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 422 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794873 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 422 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794873 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 423 Argument <from> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(423): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|out_data_buffer\[*\]\}\] -100.000 " "set_min_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|out_data_buffer\[*\]\}\] -100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 423 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794873 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 423 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794873 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 423 Argument <to> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(423): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 423 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794873 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 424 Argument <from> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(424): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|in_data_toggle\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] -100.000 " "set_min_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|in_data_toggle\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] -100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 424 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794874 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 424 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794874 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 424 Argument <to> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(424): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 424 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794874 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 425 Argument <from> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(425): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|out_data_toggle_flopped\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] -100.000 " "set_min_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|out_data_toggle_flopped\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] -100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 425 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794874 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 425 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794874 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 425 Argument <to> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(425): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 425 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794874 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 426 Argument <from> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(426): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|out_data_buffer\[*\]\}\] -100.000 " "set_min_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|out_data_buffer\[*\]\}\] -100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 426 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794874 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 426 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794874 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 426 Argument <to> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(426): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 426 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794875 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 427 Argument <from> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(427): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|in_data_toggle\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] -100.000 " "set_min_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|in_data_toggle\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] -100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 427 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794875 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 427 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794875 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 427 Argument <to> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(427): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 427 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794875 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 428 Argument <from> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(428): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|out_data_toggle_flopped\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] -100.000 " "set_min_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|out_data_toggle_flopped\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] -100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 428 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794875 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 428 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794875 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 428 Argument <to> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(428): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 428 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794876 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 429 Argument <from> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(429): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|out_data_buffer\[*\]\}\] -100.000 " "set_min_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|out_data_buffer\[*\]\}\] -100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 429 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794876 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 429 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794876 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 429 Argument <to> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(429): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 429 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794876 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 430 Argument <from> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(430): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|in_data_toggle\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] -100.000 " "set_min_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|in_data_toggle\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] -100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 430 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794876 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 430 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794876 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 430 Argument <to> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(430): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 430 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794876 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 431 Argument <from> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(431): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|out_data_toggle_flopped\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] -100.000 " "set_min_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|out_data_toggle_flopped\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] -100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 431 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794877 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 431 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794877 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 431 Argument <to> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(431): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 431 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794877 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 432 Argument <from> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(432): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|out_data_buffer\[*\]\}\] -100.000 " "set_min_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|out_data_buffer\[*\]\}\] -100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 432 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794877 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 432 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794877 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 432 Argument <to> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(432): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 432 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794877 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 433 Argument <from> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(433): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|in_data_toggle\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] -100.000 " "set_min_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|in_data_toggle\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] -100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 433 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794878 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 433 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794878 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 433 Argument <to> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(433): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 433 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794878 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 434 Argument <from> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(434): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|out_data_toggle_flopped\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] -100.000 " "set_min_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|out_data_toggle_flopped\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] -100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 434 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794878 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 434 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794878 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 434 Argument <to> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(434): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 434 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794878 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 435 Argument <from> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(435): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|out_data_buffer\[*\]\}\] -100.000 " "set_min_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|out_data_buffer\[*\]\}\] -100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 435 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794879 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 435 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794879 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 435 Argument <to> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(435): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 435 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794879 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 436 Argument <from> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(436): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|in_data_toggle\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] -100.000 " "set_min_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|in_data_toggle\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] -100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 436 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794879 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 436 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794879 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 436 Argument <to> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(436): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 436 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794879 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 437 Argument <from> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(437): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|out_data_toggle_flopped\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] -100.000 " "set_min_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|out_data_toggle_flopped\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] -100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 437 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794879 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 437 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794879 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 437 Argument <to> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(437): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 437 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794880 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 438 Argument <from> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(438): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|out_data_buffer\[*\]\}\] -100.000 " "set_min_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|out_data_buffer\[*\]\}\] -100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 438 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794880 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 438 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794880 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 438 Argument <to> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(438): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 438 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794880 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 439 Argument <from> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(439): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|in_data_toggle\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] -100.000 " "set_min_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|in_data_toggle\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] -100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 439 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794880 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 439 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794880 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 439 Argument <to> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(439): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 439 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794880 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 440 Argument <from> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(440): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|out_data_toggle_flopped\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] -100.000 " "set_min_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|out_data_toggle_flopped\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] -100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 440 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794881 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 440 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794881 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 440 Argument <to> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(440): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 440 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794881 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 441 Argument <from> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(441): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|out_data_buffer\[*\]\}\] -100.000 " "set_min_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|out_data_buffer\[*\]\}\] -100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 441 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794881 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 441 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794881 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 441 Argument <to> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(441): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 441 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794881 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 442 Argument <from> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(442): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|in_data_toggle\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] -100.000 " "set_min_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|in_data_toggle\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] -100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 442 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794882 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 442 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794882 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 442 Argument <to> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(442): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 442 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794882 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 443 Argument <from> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(443): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|out_data_toggle_flopped\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] -100.000 " "set_min_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|out_data_toggle_flopped\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] -100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 443 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794882 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 443 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794882 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 443 Argument <to> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(443): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 443 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794882 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 444 Argument <from> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(444): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|out_data_buffer\[*\]\}\] -100.000 " "set_min_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|out_data_buffer\[*\]\}\] -100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 444 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794883 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 444 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794883 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 444 Argument <to> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(444): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 444 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794883 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 445 Argument <from> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(445): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|in_data_toggle\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] -100.000 " "set_min_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|in_data_toggle\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] -100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 445 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794883 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 445 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794883 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 445 Argument <to> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(445): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 445 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794883 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 446 Argument <from> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(446): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|out_data_toggle_flopped\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] -100.000 " "set_min_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|out_data_toggle_flopped\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] -100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 446 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794883 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 446 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794883 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 446 Argument <to> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(446): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 446 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794884 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 447 Argument <from> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(447): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|out_data_buffer\[*\]\}\] -100.000 " "set_min_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|out_data_buffer\[*\]\}\] -100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 447 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794884 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 447 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794884 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 447 Argument <to> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(447): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 447 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794884 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 448 Argument <from> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(448): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|in_data_toggle\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] -100.000 " "set_min_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|in_data_toggle\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] -100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 448 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794884 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 448 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794884 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 448 Argument <to> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(448): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 448 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794884 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 449 Argument <from> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(449): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|out_data_toggle_flopped\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] -100.000 " "set_min_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|out_data_toggle_flopped\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] -100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 449 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794885 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 449 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794885 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 449 Argument <to> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(449): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 449 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794885 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 450 Argument <from> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(450): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|out_data_buffer\[*\]\}\] -100.000 " "set_min_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|out_data_buffer\[*\]\}\] -100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 450 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794885 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 450 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794885 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 450 Argument <to> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(450): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 450 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794885 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 451 Argument <from> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(451): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|in_data_toggle\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] -100.000 " "set_min_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|in_data_toggle\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] -100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 451 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794886 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 451 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794886 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 451 Argument <to> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(451): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 451 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794886 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 452 Argument <from> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(452): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|out_data_toggle_flopped\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] -100.000 " "set_min_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|out_data_toggle_flopped\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] -100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 452 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794886 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 452 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794886 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 452 Argument <to> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(452): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 452 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794886 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 453 Argument <from> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(453): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|out_data_buffer\[*\]\}\] -100.000 " "set_min_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|out_data_buffer\[*\]\}\] -100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 453 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794887 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 453 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794887 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 453 Argument <to> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(453): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 453 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794887 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 454 Argument <from> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(454): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|in_data_toggle\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] -100.000 " "set_min_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|in_data_toggle\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] -100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 454 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794887 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 454 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794887 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 454 Argument <to> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(454): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 454 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794887 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 455 Argument <from> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(455): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|out_data_toggle_flopped\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] -100.000 " "set_min_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|out_data_toggle_flopped\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] -100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 455 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794888 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 455 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794888 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 455 Argument <to> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(455): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 455 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794888 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 456 Argument <from> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(456): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|out_data_buffer\[*\]\}\] -100.000 " "set_min_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|out_data_buffer\[*\]\}\] -100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 456 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794888 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 456 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794888 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 456 Argument <to> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(456): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 456 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794888 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 457 Argument <from> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(457): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|in_data_toggle\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] -100.000 " "set_min_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|in_data_toggle\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] -100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 457 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794888 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 457 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794888 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 457 Argument <to> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(457): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 457 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794889 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 458 Argument <from> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(458): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|out_data_toggle_flopped\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] -100.000 " "set_min_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|out_data_toggle_flopped\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] -100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 458 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794889 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 458 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794889 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 458 Argument <to> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(458): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 458 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794889 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 459 Argument <from> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(459): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|out_data_buffer\[*\]\}\] -100.000 " "set_min_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|out_data_buffer\[*\]\}\] -100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 459 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794889 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 459 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794889 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 459 Argument <to> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(459): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 459 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794890 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 460 Argument <from> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(460): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|in_data_toggle\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] -100.000 " "set_min_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|in_data_toggle\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] -100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 460 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794890 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 460 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794890 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 460 Argument <to> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(460): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 460 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794890 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 461 Argument <from> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(461): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|out_data_toggle_flopped\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] -100.000 " "set_min_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|out_data_toggle_flopped\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] -100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 461 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794890 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 461 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794890 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 461 Argument <to> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(461): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 461 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794891 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 462 Argument <from> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(462): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|out_data_buffer\[*\]\}\] -100.000 " "set_min_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|out_data_buffer\[*\]\}\] -100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 462 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794891 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 462 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794891 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 462 Argument <to> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(462): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 462 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794891 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 463 Argument <from> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(463): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|in_data_toggle\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] -100.000 " "set_min_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|in_data_toggle\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] -100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 463 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794891 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 463 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794891 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 463 Argument <to> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(463): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 463 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794892 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 464 Argument <from> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(464): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|out_data_toggle_flopped\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] -100.000 " "set_min_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|out_data_toggle_flopped\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] -100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 464 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794892 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 464 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794892 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 464 Argument <to> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(464): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 464 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794892 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 465 Argument <from> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(465): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] -100.000 " "set_min_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] -100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 465 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794892 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 465 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794892 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 465 Argument <to> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(465): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 465 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794893 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 466 Argument <from> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(466): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] -100.000 " "set_min_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] -100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 466 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794893 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 466 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794893 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 466 Argument <to> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(466): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 466 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794893 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 467 Argument <from> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(467): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] -100.000 " "set_min_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] -100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 467 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794893 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 467 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794893 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 467 Argument <to> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(467): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 467 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794893 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 468 Argument <from> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(468): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] -100.000 " "set_min_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] -100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 468 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794894 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 468 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794894 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 468 Argument <to> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(468): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 468 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794894 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 469 Argument <from> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(469): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] -100.000 " "set_min_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] -100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 469 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794894 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 469 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794894 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 469 Argument <to> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(469): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 469 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794894 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 470 Argument <from> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(470): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] -100.000 " "set_min_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] -100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 470 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794895 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 470 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794895 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 470 Argument <to> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(470): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 470 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794895 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 471 Argument <from> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(471): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] -100.000 " "set_min_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] -100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 471 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794895 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 471 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794895 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 471 Argument <to> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(471): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 471 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794895 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 472 Argument <from> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(472): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] -100.000 " "set_min_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] -100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 472 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794896 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 472 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794896 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 472 Argument <to> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(472): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 472 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794896 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 473 Argument <from> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(473): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_13:TX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] -100.000 " "set_min_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_13:TX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] -100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 473 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794896 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 473 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794896 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 473 Argument <to> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(473): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 473 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794896 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 474 Argument <from> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(474): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_13:TX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] -100.000 " "set_min_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_13:TX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] -100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 474 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794896 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 474 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794896 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 474 Argument <to> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(474): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 474 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794897 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 475 Argument <from> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(475): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|wr_g_ptr_reg\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_34:RX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] -100.000 " "set_min_delay -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|wr_g_ptr_reg\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_34:RX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] -100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 475 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794897 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 475 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794897 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 475 Argument <to> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(475): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 475 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794897 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 476 Argument <from> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(476): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|wr_g_ptr_reg\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_34:RX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] -100.000 " "set_min_delay -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|wr_g_ptr_reg\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_34:RX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] -100.000" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 476 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081794897 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 476 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794897 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay arria5_tst1.sdc 476 Argument <to> is an empty collection " "Ignored set_min_delay at arria5_tst1.sdc(476): Argument <to> is an empty collection" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 476 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081794898 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay arria5_tst1.sdc 489 argument -to with value \[get_registers \{*altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1\}\] contains zero elements " "Ignored set_net_delay at arria5_tst1.sdc(489): argument -to with value \[get_registers \{*altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -max 6.000 -from \[get_pins -compatibility_mode \{*\|q\}\] -to \[get_registers \{*altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1\}\] " "set_net_delay -max 6.000 -from \[get_pins -compatibility_mode \{*\|q\}\] -to \[get_registers \{*altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1\}\]" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 489 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081795034 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 489 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081795034 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 490 *altera_tse_clock_crosser:*\|in_data_toggle\|q pin " "Ignored filter at arria5_tst1.sdc(490): *altera_tse_clock_crosser:*\|in_data_toggle\|q could not be matched with a pin" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 490 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081795043 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 490 *altera_tse_clock_crosser:*\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 register " "Ignored filter at arria5_tst1.sdc(490): *altera_tse_clock_crosser:*\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 490 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081795044 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay arria5_tst1.sdc 490 argument -from with value \[get_pins -compatibility_mode \{*altera_tse_clock_crosser:*\|in_data_toggle\|q\}\] contains zero elements " "Ignored set_net_delay at arria5_tst1.sdc(490): argument -from with value \[get_pins -compatibility_mode \{*altera_tse_clock_crosser:*\|in_data_toggle\|q\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -max 6.000 -from \[get_pins -compatibility_mode \{*altera_tse_clock_crosser:*\|in_data_toggle\|q\}\] -to \[get_registers \{*altera_tse_clock_crosser:*\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] " "set_net_delay -max 6.000 -from \[get_pins -compatibility_mode \{*altera_tse_clock_crosser:*\|in_data_toggle\|q\}\] -to \[get_registers \{*altera_tse_clock_crosser:*\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\]" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 490 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081795044 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 490 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081795044 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 491 *altera_tse_clock_crosser:*\|in_data_buffer\[*\]\|q pin " "Ignored filter at arria5_tst1.sdc(491): *altera_tse_clock_crosser:*\|in_data_buffer\[*\]\|q could not be matched with a pin" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 491 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081795052 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 491 *altera_tse_clock_crosser:*\|out_data_buffer\[*\] register " "Ignored filter at arria5_tst1.sdc(491): *altera_tse_clock_crosser:*\|out_data_buffer\[*\] could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 491 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081795052 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay arria5_tst1.sdc 491 argument -from with value \[get_pins -compatibility_mode \{*altera_tse_clock_crosser:*\|in_data_buffer\[*\]\|q\}\] contains zero elements " "Ignored set_net_delay at arria5_tst1.sdc(491): argument -from with value \[get_pins -compatibility_mode \{*altera_tse_clock_crosser:*\|in_data_buffer\[*\]\|q\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -max 4.000 -from \[get_pins -compatibility_mode \{*altera_tse_clock_crosser:*\|in_data_buffer\[*\]\|q\}\] -to \[get_registers \{*altera_tse_clock_crosser:*\|out_data_buffer\[*\]\}\] " "set_net_delay -max 4.000 -from \[get_pins -compatibility_mode \{*altera_tse_clock_crosser:*\|in_data_buffer\[*\]\|q\}\] -to \[get_registers \{*altera_tse_clock_crosser:*\|out_data_buffer\[*\]\}\]" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 491 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081795053 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 491 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081795053 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 492 *altera_tse_clock_crosser:*\|out_data_toggle_flopped\|q pin " "Ignored filter at arria5_tst1.sdc(492): *altera_tse_clock_crosser:*\|out_data_toggle_flopped\|q could not be matched with a pin" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 492 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081795061 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 492 *altera_tse_clock_crosser:*\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 register " "Ignored filter at arria5_tst1.sdc(492): *altera_tse_clock_crosser:*\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 492 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081795061 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay arria5_tst1.sdc 492 argument -from with value \[get_pins -compatibility_mode \{*altera_tse_clock_crosser:*\|out_data_toggle_flopped\|q\}\] contains zero elements " "Ignored set_net_delay at arria5_tst1.sdc(492): argument -from with value \[get_pins -compatibility_mode \{*altera_tse_clock_crosser:*\|out_data_toggle_flopped\|q\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -max 6.000 -from \[get_pins -compatibility_mode \{*altera_tse_clock_crosser:*\|out_data_toggle_flopped\|q\}\] -to \[get_registers \{*altera_tse_clock_crosser:*\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] " "set_net_delay -max 6.000 -from \[get_pins -compatibility_mode \{*altera_tse_clock_crosser:*\|out_data_toggle_flopped\|q\}\] -to \[get_registers \{*altera_tse_clock_crosser:*\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\]" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 492 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081795062 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 492 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081795062 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay arria5_tst1.sdc 493 argument -to with value \[get_registers \{*altera_tse_false_path_marker:*\|data_out_reg*\}\] contains zero elements " "Ignored set_net_delay at arria5_tst1.sdc(493): argument -to with value \[get_registers \{*altera_tse_false_path_marker:*\|data_out_reg*\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -max 6.000 -from \[get_pins -compatibility_mode \{*\|q\}\] -to \[get_registers \{*altera_tse_false_path_marker:*\|data_out_reg*\}\] " "set_net_delay -max 6.000 -from \[get_pins -compatibility_mode \{*\|q\}\] -to \[get_registers \{*altera_tse_false_path_marker:*\|data_out_reg*\}\]" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 493 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081795062 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 493 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081795062 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 494 *altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\|q pin " "Ignored filter at arria5_tst1.sdc(494): *altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\|q could not be matched with a pin" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 494 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081795069 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay arria5_tst1.sdc 494 argument -from with value \[get_pins -compatibility_mode \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\|q\}\] contains zero elements " "Ignored set_net_delay at arria5_tst1.sdc(494): argument -from with value \[get_pins -compatibility_mode \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\|q\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -max 6.000 -from \[get_pins -compatibility_mode \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\|q\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] " "set_net_delay -max 6.000 -from \[get_pins -compatibility_mode \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\|q\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\]" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 494 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081795069 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 494 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081795069 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 495 *altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\|q pin " "Ignored filter at arria5_tst1.sdc(495): *altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\|q could not be matched with a pin" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 495 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081795075 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay arria5_tst1.sdc 495 argument -from with value \[get_pins -compatibility_mode \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\|q\}\] contains zero elements " "Ignored set_net_delay at arria5_tst1.sdc(495): argument -from with value \[get_pins -compatibility_mode \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\|q\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -max 6.000 -from \[get_pins -compatibility_mode \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\|q\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] " "set_net_delay -max 6.000 -from \[get_pins -compatibility_mode \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\|q\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\]" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 495 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081795076 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 495 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081795076 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 496 *altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\|q pin " "Ignored filter at arria5_tst1.sdc(496): *altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\|q could not be matched with a pin" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 496 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081795082 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay arria5_tst1.sdc 496 argument -from with value \[get_pins -compatibility_mode \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\|q\}\] contains zero elements " "Ignored set_net_delay at arria5_tst1.sdc(496): argument -from with value \[get_pins -compatibility_mode \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\|q\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -max 6.000 -from \[get_pins -compatibility_mode \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\|q\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] " "set_net_delay -max 6.000 -from \[get_pins -compatibility_mode \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\|q\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\]" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 496 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081795082 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 496 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081795082 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 497 *altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\|q pin " "Ignored filter at arria5_tst1.sdc(497): *altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\|q could not be matched with a pin" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 497 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081795089 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay arria5_tst1.sdc 497 argument -from with value \[get_pins -compatibility_mode \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\|q\}\] contains zero elements " "Ignored set_net_delay at arria5_tst1.sdc(497): argument -from with value \[get_pins -compatibility_mode \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\|q\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -max 6.000 -from \[get_pins -compatibility_mode \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\|q\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] " "set_net_delay -max 6.000 -from \[get_pins -compatibility_mode \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\|q\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\]" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 497 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081795089 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 497 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081795089 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 498 *altera_tse_a_fifo_13:TX_STATUS\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\|q pin " "Ignored filter at arria5_tst1.sdc(498): *altera_tse_a_fifo_13:TX_STATUS\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\|q could not be matched with a pin" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 498 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081795096 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay arria5_tst1.sdc 498 argument -from with value \[get_pins -compatibility_mode \{*altera_tse_a_fifo_13:TX_STATUS\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\|q\}\] contains zero elements " "Ignored set_net_delay at arria5_tst1.sdc(498): argument -from with value \[get_pins -compatibility_mode \{*altera_tse_a_fifo_13:TX_STATUS\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\|q\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -max 6.000 -from \[get_pins -compatibility_mode \{*altera_tse_a_fifo_13:TX_STATUS\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\|q\}\] -to \[get_registers \{*altera_tse_a_fifo_13:TX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] " "set_net_delay -max 6.000 -from \[get_pins -compatibility_mode \{*altera_tse_a_fifo_13:TX_STATUS\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\|q\}\] -to \[get_registers \{*altera_tse_a_fifo_13:TX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\]" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 498 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081795096 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 498 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081795096 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 499 *altera_tse_a_fifo_34:RX_STATUS\|wr_g_ptr_reg\[*\]\|q pin " "Ignored filter at arria5_tst1.sdc(499): *altera_tse_a_fifo_34:RX_STATUS\|wr_g_ptr_reg\[*\]\|q could not be matched with a pin" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 499 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081795105 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay arria5_tst1.sdc 499 argument -from with value \[get_pins -compatibility_mode \{*altera_tse_a_fifo_34:RX_STATUS\|wr_g_ptr_reg\[*\]\|q\}\] contains zero elements " "Ignored set_net_delay at arria5_tst1.sdc(499): argument -from with value \[get_pins -compatibility_mode \{*altera_tse_a_fifo_34:RX_STATUS\|wr_g_ptr_reg\[*\]\|q\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -max 6.000 -from \[get_pins -compatibility_mode \{*altera_tse_a_fifo_34:RX_STATUS\|wr_g_ptr_reg\[*\]\|q\}\] -to \[get_registers \{*altera_tse_a_fifo_34:RX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] " "set_net_delay -max 6.000 -from \[get_pins -compatibility_mode \{*altera_tse_a_fifo_34:RX_STATUS\|wr_g_ptr_reg\[*\]\|q\}\] -to \[get_registers \{*altera_tse_a_fifo_34:RX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\]" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 499 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081795105 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 499 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081795105 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 506 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|in_data_buffer\[*\] register " "Ignored filter at arria5_tst1.sdc(506): eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|in_data_buffer\[*\] could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 506 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081795105 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 506 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|in_data_toggle register " "Ignored filter at arria5_tst1.sdc(506): eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|in_data_toggle could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 506 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081795105 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 506 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 register " "Ignored filter at arria5_tst1.sdc(506): eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 506 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081795106 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 506 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|out_data_buffer\[*\] register " "Ignored filter at arria5_tst1.sdc(506): eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|out_data_buffer\[*\] could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 506 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081795106 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_skew arria5_tst1.sdc 506 Argument -from with value \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|in_data_toggle eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|in_data_buffer\[*\]\}\] contains zero elements " "Ignored set_max_skew at arria5_tst1.sdc(506): Argument -from with value \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|in_data_toggle eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|in_data_buffer\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_max_skew -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|in_data_toggle eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|out_data_buffer\[*\]\}\] 7.500  " "set_max_skew -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|in_data_toggle eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|out_data_buffer\[*\]\}\] 7.500 " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 506 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081795106 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 506 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081795106 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_skew arria5_tst1.sdc 506 Argument -to with value \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|out_data_buffer\[*\]\}\] contains zero elements " "Ignored set_max_skew at arria5_tst1.sdc(506): Argument -to with value \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|out_data_buffer\[*\]\}\] contains zero elements" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 506 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081795106 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 507 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|in_data_buffer\[*\] register " "Ignored filter at arria5_tst1.sdc(507): eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|in_data_buffer\[*\] could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 507 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081795107 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 507 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|in_data_toggle register " "Ignored filter at arria5_tst1.sdc(507): eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|in_data_toggle could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 507 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081795107 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 507 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 register " "Ignored filter at arria5_tst1.sdc(507): eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 507 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081795107 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 507 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|out_data_buffer\[*\] register " "Ignored filter at arria5_tst1.sdc(507): eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|out_data_buffer\[*\] could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 507 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081795107 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_skew arria5_tst1.sdc 507 Argument -from with value \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|in_data_toggle eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|in_data_buffer\[*\]\}\] contains zero elements " "Ignored set_max_skew at arria5_tst1.sdc(507): Argument -from with value \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|in_data_toggle eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|in_data_buffer\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_max_skew -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|in_data_toggle eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|out_data_buffer\[*\]\}\] 7.500  " "set_max_skew -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|in_data_toggle eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|out_data_buffer\[*\]\}\] 7.500 " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 507 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081795108 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 507 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081795108 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_skew arria5_tst1.sdc 507 Argument -to with value \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|out_data_buffer\[*\]\}\] contains zero elements " "Ignored set_max_skew at arria5_tst1.sdc(507): Argument -to with value \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|out_data_buffer\[*\]\}\] contains zero elements" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 507 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081795108 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 508 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|in_data_buffer\[*\] register " "Ignored filter at arria5_tst1.sdc(508): eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|in_data_buffer\[*\] could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 508 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081795108 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 508 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|in_data_toggle register " "Ignored filter at arria5_tst1.sdc(508): eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|in_data_toggle could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 508 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081795108 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 508 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 register " "Ignored filter at arria5_tst1.sdc(508): eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 508 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081795109 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 508 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|out_data_buffer\[*\] register " "Ignored filter at arria5_tst1.sdc(508): eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|out_data_buffer\[*\] could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 508 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081795109 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_skew arria5_tst1.sdc 508 Argument -from with value \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|in_data_toggle eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|in_data_buffer\[*\]\}\] contains zero elements " "Ignored set_max_skew at arria5_tst1.sdc(508): Argument -from with value \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|in_data_toggle eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|in_data_buffer\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_max_skew -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|in_data_toggle eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|out_data_buffer\[*\]\}\] 7.500  " "set_max_skew -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|in_data_toggle eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|out_data_buffer\[*\]\}\] 7.500 " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 508 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081795109 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 508 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081795109 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_skew arria5_tst1.sdc 508 Argument -to with value \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|out_data_buffer\[*\]\}\] contains zero elements " "Ignored set_max_skew at arria5_tst1.sdc(508): Argument -to with value \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|out_data_buffer\[*\]\}\] contains zero elements" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 508 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081795109 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 509 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|in_data_buffer\[*\] register " "Ignored filter at arria5_tst1.sdc(509): eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|in_data_buffer\[*\] could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 509 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081795110 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 509 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|in_data_toggle register " "Ignored filter at arria5_tst1.sdc(509): eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|in_data_toggle could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 509 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081795110 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 509 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 register " "Ignored filter at arria5_tst1.sdc(509): eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 509 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081795110 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 509 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|out_data_buffer\[*\] register " "Ignored filter at arria5_tst1.sdc(509): eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|out_data_buffer\[*\] could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 509 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081795110 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_skew arria5_tst1.sdc 509 Argument -from with value \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|in_data_toggle eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|in_data_buffer\[*\]\}\] contains zero elements " "Ignored set_max_skew at arria5_tst1.sdc(509): Argument -from with value \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|in_data_toggle eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|in_data_buffer\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_max_skew -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|in_data_toggle eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|out_data_buffer\[*\]\}\] 7.500  " "set_max_skew -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|in_data_toggle eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|out_data_buffer\[*\]\}\] 7.500 " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 509 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081795110 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 509 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081795110 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_skew arria5_tst1.sdc 509 Argument -to with value \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|out_data_buffer\[*\]\}\] contains zero elements " "Ignored set_max_skew at arria5_tst1.sdc(509): Argument -to with value \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|out_data_buffer\[*\]\}\] contains zero elements" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 509 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081795111 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 510 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|in_data_buffer\[*\] register " "Ignored filter at arria5_tst1.sdc(510): eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|in_data_buffer\[*\] could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 510 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081795111 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 510 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|in_data_toggle register " "Ignored filter at arria5_tst1.sdc(510): eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|in_data_toggle could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 510 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081795111 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 510 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 register " "Ignored filter at arria5_tst1.sdc(510): eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 510 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081795111 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 510 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|out_data_buffer\[*\] register " "Ignored filter at arria5_tst1.sdc(510): eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|out_data_buffer\[*\] could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 510 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081795112 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_skew arria5_tst1.sdc 510 Argument -from with value \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|in_data_toggle eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|in_data_buffer\[*\]\}\] contains zero elements " "Ignored set_max_skew at arria5_tst1.sdc(510): Argument -from with value \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|in_data_toggle eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|in_data_buffer\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_max_skew -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|in_data_toggle eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|out_data_buffer\[*\]\}\] 7.500  " "set_max_skew -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|in_data_toggle eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|out_data_buffer\[*\]\}\] 7.500 " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 510 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081795112 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 510 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081795112 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_skew arria5_tst1.sdc 510 Argument -to with value \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|out_data_buffer\[*\]\}\] contains zero elements " "Ignored set_max_skew at arria5_tst1.sdc(510): Argument -to with value \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|out_data_buffer\[*\]\}\] contains zero elements" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 510 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081795112 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 511 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|in_data_buffer\[*\] register " "Ignored filter at arria5_tst1.sdc(511): eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|in_data_buffer\[*\] could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 511 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081795112 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 511 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|in_data_toggle register " "Ignored filter at arria5_tst1.sdc(511): eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|in_data_toggle could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 511 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081795112 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 511 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 register " "Ignored filter at arria5_tst1.sdc(511): eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 511 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081795113 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 511 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|out_data_buffer\[*\] register " "Ignored filter at arria5_tst1.sdc(511): eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|out_data_buffer\[*\] could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 511 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081795113 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_skew arria5_tst1.sdc 511 Argument -from with value \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|in_data_toggle eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|in_data_buffer\[*\]\}\] contains zero elements " "Ignored set_max_skew at arria5_tst1.sdc(511): Argument -from with value \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|in_data_toggle eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|in_data_buffer\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_max_skew -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|in_data_toggle eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|out_data_buffer\[*\]\}\] 7.500  " "set_max_skew -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|in_data_toggle eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|out_data_buffer\[*\]\}\] 7.500 " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 511 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081795113 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 511 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081795113 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_skew arria5_tst1.sdc 511 Argument -to with value \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|out_data_buffer\[*\]\}\] contains zero elements " "Ignored set_max_skew at arria5_tst1.sdc(511): Argument -to with value \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|out_data_buffer\[*\]\}\] contains zero elements" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 511 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081795113 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 512 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|in_data_buffer\[*\] register " "Ignored filter at arria5_tst1.sdc(512): eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|in_data_buffer\[*\] could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 512 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081795114 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 512 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|in_data_toggle register " "Ignored filter at arria5_tst1.sdc(512): eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|in_data_toggle could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 512 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081795114 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 512 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 register " "Ignored filter at arria5_tst1.sdc(512): eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 512 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081795114 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 512 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|out_data_buffer\[*\] register " "Ignored filter at arria5_tst1.sdc(512): eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|out_data_buffer\[*\] could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 512 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081795114 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_skew arria5_tst1.sdc 512 Argument -from with value \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|in_data_toggle eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|in_data_buffer\[*\]\}\] contains zero elements " "Ignored set_max_skew at arria5_tst1.sdc(512): Argument -from with value \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|in_data_toggle eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|in_data_buffer\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_max_skew -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|in_data_toggle eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|out_data_buffer\[*\]\}\] 7.500  " "set_max_skew -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|in_data_toggle eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|out_data_buffer\[*\]\}\] 7.500 " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 512 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081795115 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 512 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081795115 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_skew arria5_tst1.sdc 512 Argument -to with value \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|out_data_buffer\[*\]\}\] contains zero elements " "Ignored set_max_skew at arria5_tst1.sdc(512): Argument -to with value \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|out_data_buffer\[*\]\}\] contains zero elements" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 512 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081795115 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 513 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|in_data_buffer\[*\] register " "Ignored filter at arria5_tst1.sdc(513): eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|in_data_buffer\[*\] could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 513 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081795115 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 513 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|in_data_toggle register " "Ignored filter at arria5_tst1.sdc(513): eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|in_data_toggle could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 513 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081795115 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 513 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 register " "Ignored filter at arria5_tst1.sdc(513): eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 513 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081795116 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 513 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|out_data_buffer\[*\] register " "Ignored filter at arria5_tst1.sdc(513): eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|out_data_buffer\[*\] could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 513 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081795116 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_skew arria5_tst1.sdc 513 Argument -from with value \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|in_data_toggle eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|in_data_buffer\[*\]\}\] contains zero elements " "Ignored set_max_skew at arria5_tst1.sdc(513): Argument -from with value \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|in_data_toggle eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|in_data_buffer\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_max_skew -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|in_data_toggle eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|out_data_buffer\[*\]\}\] 7.500  " "set_max_skew -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|in_data_toggle eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|out_data_buffer\[*\]\}\] 7.500 " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 513 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081795116 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 513 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081795116 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_skew arria5_tst1.sdc 513 Argument -to with value \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|out_data_buffer\[*\]\}\] contains zero elements " "Ignored set_max_skew at arria5_tst1.sdc(513): Argument -to with value \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|out_data_buffer\[*\]\}\] contains zero elements" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 513 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081795116 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 514 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|in_data_buffer\[*\] register " "Ignored filter at arria5_tst1.sdc(514): eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|in_data_buffer\[*\] could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 514 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081795117 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 514 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|in_data_toggle register " "Ignored filter at arria5_tst1.sdc(514): eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|in_data_toggle could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 514 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081795117 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 514 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 register " "Ignored filter at arria5_tst1.sdc(514): eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 514 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081795117 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 514 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|out_data_buffer\[*\] register " "Ignored filter at arria5_tst1.sdc(514): eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|out_data_buffer\[*\] could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 514 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081795117 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_skew arria5_tst1.sdc 514 Argument -from with value \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|in_data_toggle eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|in_data_buffer\[*\]\}\] contains zero elements " "Ignored set_max_skew at arria5_tst1.sdc(514): Argument -from with value \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|in_data_toggle eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|in_data_buffer\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_max_skew -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|in_data_toggle eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|out_data_buffer\[*\]\}\] 7.500  " "set_max_skew -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|in_data_toggle eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|out_data_buffer\[*\]\}\] 7.500 " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 514 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081795118 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 514 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081795118 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_skew arria5_tst1.sdc 514 Argument -to with value \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|out_data_buffer\[*\]\}\] contains zero elements " "Ignored set_max_skew at arria5_tst1.sdc(514): Argument -to with value \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|out_data_buffer\[*\]\}\] contains zero elements" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 514 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081795118 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 515 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|in_data_buffer\[*\] register " "Ignored filter at arria5_tst1.sdc(515): eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|in_data_buffer\[*\] could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 515 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081795118 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 515 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|in_data_toggle register " "Ignored filter at arria5_tst1.sdc(515): eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|in_data_toggle could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 515 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081795118 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 515 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 register " "Ignored filter at arria5_tst1.sdc(515): eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 515 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081795119 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 515 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|out_data_buffer\[*\] register " "Ignored filter at arria5_tst1.sdc(515): eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|out_data_buffer\[*\] could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 515 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081795119 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_skew arria5_tst1.sdc 515 Argument -from with value \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|in_data_toggle eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|in_data_buffer\[*\]\}\] contains zero elements " "Ignored set_max_skew at arria5_tst1.sdc(515): Argument -from with value \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|in_data_toggle eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|in_data_buffer\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_max_skew -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|in_data_toggle eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|out_data_buffer\[*\]\}\] 7.500  " "set_max_skew -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|in_data_toggle eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|out_data_buffer\[*\]\}\] 7.500 " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 515 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081795119 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 515 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081795119 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_skew arria5_tst1.sdc 515 Argument -to with value \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|out_data_buffer\[*\]\}\] contains zero elements " "Ignored set_max_skew at arria5_tst1.sdc(515): Argument -to with value \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|out_data_buffer\[*\]\}\] contains zero elements" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 515 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081795119 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 516 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|in_data_buffer\[*\] register " "Ignored filter at arria5_tst1.sdc(516): eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|in_data_buffer\[*\] could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 516 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081795120 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 516 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|in_data_toggle register " "Ignored filter at arria5_tst1.sdc(516): eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|in_data_toggle could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 516 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081795120 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 516 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 register " "Ignored filter at arria5_tst1.sdc(516): eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 516 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081795120 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 516 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|out_data_buffer\[*\] register " "Ignored filter at arria5_tst1.sdc(516): eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|out_data_buffer\[*\] could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 516 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081795120 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_skew arria5_tst1.sdc 516 Argument -from with value \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|in_data_toggle eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|in_data_buffer\[*\]\}\] contains zero elements " "Ignored set_max_skew at arria5_tst1.sdc(516): Argument -from with value \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|in_data_toggle eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|in_data_buffer\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_max_skew -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|in_data_toggle eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|out_data_buffer\[*\]\}\] 7.500  " "set_max_skew -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|in_data_toggle eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|out_data_buffer\[*\]\}\] 7.500 " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 516 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081795120 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 516 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081795120 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_skew arria5_tst1.sdc 516 Argument -to with value \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|out_data_buffer\[*\]\}\] contains zero elements " "Ignored set_max_skew at arria5_tst1.sdc(516): Argument -to with value \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|out_data_buffer\[*\]\}\] contains zero elements" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 516 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081795121 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 517 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|in_data_buffer\[*\] register " "Ignored filter at arria5_tst1.sdc(517): eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|in_data_buffer\[*\] could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 517 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081795121 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 517 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|in_data_toggle register " "Ignored filter at arria5_tst1.sdc(517): eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|in_data_toggle could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 517 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081795121 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 517 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 register " "Ignored filter at arria5_tst1.sdc(517): eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 517 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081795121 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 517 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|out_data_buffer\[*\] register " "Ignored filter at arria5_tst1.sdc(517): eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|out_data_buffer\[*\] could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 517 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081795122 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_skew arria5_tst1.sdc 517 Argument -from with value \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|in_data_toggle eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|in_data_buffer\[*\]\}\] contains zero elements " "Ignored set_max_skew at arria5_tst1.sdc(517): Argument -from with value \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|in_data_toggle eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|in_data_buffer\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_max_skew -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|in_data_toggle eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|out_data_buffer\[*\]\}\] 7.500  " "set_max_skew -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|in_data_toggle eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|out_data_buffer\[*\]\}\] 7.500 " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 517 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081795122 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 517 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081795122 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_skew arria5_tst1.sdc 517 Argument -to with value \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|out_data_buffer\[*\]\}\] contains zero elements " "Ignored set_max_skew at arria5_tst1.sdc(517): Argument -to with value \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|out_data_buffer\[*\]\}\] contains zero elements" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 517 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081795122 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 518 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|in_data_buffer\[*\] register " "Ignored filter at arria5_tst1.sdc(518): eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|in_data_buffer\[*\] could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 518 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081795122 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 518 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|in_data_toggle register " "Ignored filter at arria5_tst1.sdc(518): eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|in_data_toggle could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 518 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081795122 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 518 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 register " "Ignored filter at arria5_tst1.sdc(518): eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 518 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081795123 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 518 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|out_data_buffer\[*\] register " "Ignored filter at arria5_tst1.sdc(518): eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|out_data_buffer\[*\] could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 518 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081795123 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_skew arria5_tst1.sdc 518 Argument -from with value \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|in_data_toggle eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|in_data_buffer\[*\]\}\] contains zero elements " "Ignored set_max_skew at arria5_tst1.sdc(518): Argument -from with value \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|in_data_toggle eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|in_data_buffer\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_max_skew -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|in_data_toggle eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|out_data_buffer\[*\]\}\] 7.500  " "set_max_skew -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|in_data_toggle eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|out_data_buffer\[*\]\}\] 7.500 " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 518 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081795123 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 518 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081795123 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_skew arria5_tst1.sdc 518 Argument -to with value \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|out_data_buffer\[*\]\}\] contains zero elements " "Ignored set_max_skew at arria5_tst1.sdc(518): Argument -to with value \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|out_data_buffer\[*\]\}\] contains zero elements" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 518 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081795123 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 519 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|in_data_buffer\[*\] register " "Ignored filter at arria5_tst1.sdc(519): eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|in_data_buffer\[*\] could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 519 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081795124 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 519 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|in_data_toggle register " "Ignored filter at arria5_tst1.sdc(519): eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|in_data_toggle could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 519 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081795124 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 519 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 register " "Ignored filter at arria5_tst1.sdc(519): eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 519 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081795124 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 519 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|out_data_buffer\[*\] register " "Ignored filter at arria5_tst1.sdc(519): eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|out_data_buffer\[*\] could not be matched with a register" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 519 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081795124 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_skew arria5_tst1.sdc 519 Argument -from with value \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|in_data_toggle eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|in_data_buffer\[*\]\}\] contains zero elements " "Ignored set_max_skew at arria5_tst1.sdc(519): Argument -from with value \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|in_data_toggle eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|in_data_buffer\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_max_skew -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|in_data_toggle eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|out_data_buffer\[*\]\}\] 7.500  " "set_max_skew -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|in_data_toggle eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|in_data_buffer\[*\]\}\] -to \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|out_data_buffer\[*\]\}\] 7.500 " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 519 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081795125 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 519 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081795125 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_skew arria5_tst1.sdc 519 Argument -to with value \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|out_data_buffer\[*\]\}\] contains zero elements " "Ignored set_max_skew at arria5_tst1.sdc(519): Argument -to with value \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0\|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\|altera_tse_clock_crosser:i_partner_ability_clock_crosser\|out_data_buffer\[*\]\}\] contains zero elements" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 519 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081795125 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_skew arria5_tst1.sdc 520 Argument -from with value \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\}\] contains zero elements " "Ignored set_max_skew at arria5_tst1.sdc(520): Argument -from with value \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_max_skew -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500  " "set_max_skew -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500 " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 520 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081795125 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 520 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081795125 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_skew arria5_tst1.sdc 520 Argument -to with value \[get_registers \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] contains zero elements " "Ignored set_max_skew at arria5_tst1.sdc(520): Argument -to with value \[get_registers \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] contains zero elements" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 520 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081795125 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_skew arria5_tst1.sdc 521 Argument -from with value \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\}\] contains zero elements " "Ignored set_max_skew at arria5_tst1.sdc(521): Argument -from with value \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_max_skew -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500  " "set_max_skew -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500 " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 521 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081795126 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 521 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081795126 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_skew arria5_tst1.sdc 521 Argument -to with value \[get_registers \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] contains zero elements " "Ignored set_max_skew at arria5_tst1.sdc(521): Argument -to with value \[get_registers \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] contains zero elements" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 521 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081795126 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_skew arria5_tst1.sdc 522 Argument -from with value \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] contains zero elements " "Ignored set_max_skew at arria5_tst1.sdc(522): Argument -from with value \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_max_skew -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500  " "set_max_skew -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500 " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 522 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081795126 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 522 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081795126 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_skew arria5_tst1.sdc 522 Argument -to with value \[get_registers \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] contains zero elements " "Ignored set_max_skew at arria5_tst1.sdc(522): Argument -to with value \[get_registers \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] contains zero elements" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 522 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081795126 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_skew arria5_tst1.sdc 523 Argument -from with value \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] contains zero elements " "Ignored set_max_skew at arria5_tst1.sdc(523): Argument -from with value \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_max_skew -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500  " "set_max_skew -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500 " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 523 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081795127 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 523 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081795127 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_skew arria5_tst1.sdc 523 Argument -to with value \[get_registers \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] contains zero elements " "Ignored set_max_skew at arria5_tst1.sdc(523): Argument -to with value \[get_registers \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] contains zero elements" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 523 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081795127 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_skew arria5_tst1.sdc 524 Argument -from with value \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\}\] contains zero elements " "Ignored set_max_skew at arria5_tst1.sdc(524): Argument -from with value \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_max_skew -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500  " "set_max_skew -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500 " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 524 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081795127 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 524 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081795127 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_skew arria5_tst1.sdc 524 Argument -to with value \[get_registers \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] contains zero elements " "Ignored set_max_skew at arria5_tst1.sdc(524): Argument -to with value \[get_registers \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] contains zero elements" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 524 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081795127 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_skew arria5_tst1.sdc 525 Argument -from with value \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\}\] contains zero elements " "Ignored set_max_skew at arria5_tst1.sdc(525): Argument -from with value \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_max_skew -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500  " "set_max_skew -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500 " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 525 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081795128 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 525 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081795128 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_skew arria5_tst1.sdc 525 Argument -to with value \[get_registers \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] contains zero elements " "Ignored set_max_skew at arria5_tst1.sdc(525): Argument -to with value \[get_registers \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] contains zero elements" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 525 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081795128 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_skew arria5_tst1.sdc 526 Argument -from with value \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] contains zero elements " "Ignored set_max_skew at arria5_tst1.sdc(526): Argument -from with value \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_max_skew -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500  " "set_max_skew -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500 " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 526 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081795128 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 526 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081795128 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_skew arria5_tst1.sdc 526 Argument -to with value \[get_registers \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] contains zero elements " "Ignored set_max_skew at arria5_tst1.sdc(526): Argument -to with value \[get_registers \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] contains zero elements" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 526 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081795128 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_skew arria5_tst1.sdc 527 Argument -from with value \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] contains zero elements " "Ignored set_max_skew at arria5_tst1.sdc(527): Argument -from with value \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_max_skew -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500  " "set_max_skew -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500 " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 527 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081795129 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 527 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081795129 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_skew arria5_tst1.sdc 527 Argument -to with value \[get_registers \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] contains zero elements " "Ignored set_max_skew at arria5_tst1.sdc(527): Argument -to with value \[get_registers \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] contains zero elements" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 527 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081795129 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_skew arria5_tst1.sdc 528 Argument -from with value \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] contains zero elements " "Ignored set_max_skew at arria5_tst1.sdc(528): Argument -from with value \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_max_skew -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_13:TX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500  " "set_max_skew -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_13:TX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500 " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 528 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081795129 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 528 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081795129 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_skew arria5_tst1.sdc 528 Argument -to with value \[get_registers \{*altera_tse_a_fifo_13:TX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] contains zero elements " "Ignored set_max_skew at arria5_tst1.sdc(528): Argument -to with value \[get_registers \{*altera_tse_a_fifo_13:TX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] contains zero elements" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 528 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081795129 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_skew arria5_tst1.sdc 529 Argument -from with value \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] contains zero elements " "Ignored set_max_skew at arria5_tst1.sdc(529): Argument -from with value \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_max_skew -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_13:TX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500  " "set_max_skew -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_13:TX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500 " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 529 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081795130 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 529 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081795130 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_skew arria5_tst1.sdc 529 Argument -to with value \[get_registers \{*altera_tse_a_fifo_13:TX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] contains zero elements " "Ignored set_max_skew at arria5_tst1.sdc(529): Argument -to with value \[get_registers \{*altera_tse_a_fifo_13:TX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] contains zero elements" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 529 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081795130 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_skew arria5_tst1.sdc 530 Argument -from with value \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|wr_g_ptr_reg\[*\]\}\] contains zero elements " "Ignored set_max_skew at arria5_tst1.sdc(530): Argument -from with value \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|wr_g_ptr_reg\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_max_skew -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|wr_g_ptr_reg\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_34:RX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500  " "set_max_skew -from \[get_registers \{eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|wr_g_ptr_reg\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_34:RX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500 " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 530 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081795130 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 530 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081795130 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_skew arria5_tst1.sdc 530 Argument -to with value \[get_registers \{*altera_tse_a_fifo_34:RX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] contains zero elements " "Ignored set_max_skew at arria5_tst1.sdc(530): Argument -to with value \[get_registers \{*altera_tse_a_fifo_34:RX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] contains zero elements" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 530 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081795130 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_skew arria5_tst1.sdc 531 Argument -from with value \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|wr_g_ptr_reg\[*\]\}\] contains zero elements " "Ignored set_max_skew at arria5_tst1.sdc(531): Argument -from with value \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|wr_g_ptr_reg\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_max_skew -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|wr_g_ptr_reg\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_34:RX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500  " "set_max_skew -from \[get_registers \{eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|wr_g_ptr_reg\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_34:RX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500 " {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 531 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081795130 ""}  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 531 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081795130 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_skew arria5_tst1.sdc 531 Argument -to with value \[get_registers \{*altera_tse_a_fifo_34:RX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] contains zero elements " "Ignored set_max_skew at arria5_tst1.sdc(531): Argument -to with value \[get_registers \{*altera_tse_a_fifo_34:RX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] contains zero elements" {  } { { "F:/project_072_z/arria5_tst1.sdc" "" { Text "F:/project_072_z/arria5_tst1.sdc" 531 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081795131 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SDC1.sdc " "Synopsys Design Constraints File file not found: 'SDC1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1588081795133 ""}
{ "Info" "ISTA_SDC_FOUND" "phy_reconfig/av_xcvr_reconfig.sdc " "Reading SDC File: 'phy_reconfig/av_xcvr_reconfig.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1588081795133 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "av_xcvr_reconfig.sdc 42 *\|basic\|a5\|reg_init\[0\]\|clk pin " "Ignored filter at av_xcvr_reconfig.sdc(42): *\|basic\|a5\|reg_init\[0\]\|clk could not be matched with a pin" {  } { { "F:/project_072_z/phy_reconfig/av_xcvr_reconfig.sdc" "" { Text "F:/project_072_z/phy_reconfig/av_xcvr_reconfig.sdc" 42 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081795140 ""}
{ "Info" "ISTA_SDC_FOUND" "phy_reconfig/altera_reset_controller.sdc " "Reading SDC File: 'phy_reconfig/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1588081795141 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "arria_5_072.sdc " "Synopsys Design Constraints File file not found: 'arria_5_072.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1588081795162 ""}
{ "Info" "ISTA_SDC_FOUND" "reconfig_phy1/av_xcvr_reconfig.sdc " "Reading SDC File: 'reconfig_phy1/av_xcvr_reconfig.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1588081795162 ""}
{ "Info" "ISTA_SDC_FOUND" "reconfig_phy1/altera_reset_controller.sdc " "Reading SDC File: 'reconfig_phy1/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1588081795164 ""}
{ "Info" "ISTA_SDC_FOUND" "eth1/altera_reset_controller.sdc " "Reading SDC File: 'eth1/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1588081795166 ""}
{ "Info" "ISTA_SDC_FOUND" "eth1/altera_eth_tse_pcs_pma_phyip.sdc " "Reading SDC File: 'eth1/altera_eth_tse_pcs_pma_phyip.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1588081795167 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_eth_tse_pcs_pma_phyip.sdc 27 argument -to with value \[get_registers \{*altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1\}\] contains zero elements " "Ignored set_net_delay at altera_eth_tse_pcs_pma_phyip.sdc(27): argument -to with value \[get_registers \{*altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \$\{from_reg\}\|q\] -to \[get_registers \$\{to_reg\}\] -max \$max_net_delay " "set_net_delay -from \[get_pins -compatibility_mode \$\{from_reg\}\|q\] -to \[get_registers \$\{to_reg\}\] -max \$max_net_delay" {  } { { "F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.sdc" "" { Text "F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081795168 ""}  } { { "F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.sdc" "" { Text "F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081795168 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay altera_eth_tse_pcs_pma_phyip.sdc 30 Argument <to> is an empty collection " "Ignored set_max_delay at altera_eth_tse_pcs_pma_phyip.sdc(30): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers \$\{from_reg\}\] -to \[get_registers \$\{to_reg\}\] 100ns " "set_max_delay -from \[get_registers \$\{from_reg\}\] -to \[get_registers \$\{to_reg\}\] 100ns" {  } { { "F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.sdc" "" { Text "F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081795169 ""}  } { { "F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.sdc" "" { Text "F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081795169 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay altera_eth_tse_pcs_pma_phyip.sdc 31 Argument <to> is an empty collection " "Ignored set_min_delay at altera_eth_tse_pcs_pma_phyip.sdc(31): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers \$\{from_reg\}\] -to \[get_registers \$\{to_reg\}\] -100ns " "set_min_delay -from \[get_registers \$\{from_reg\}\] -to \[get_registers \$\{to_reg\}\] -100ns" {  } { { "F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.sdc" "" { Text "F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.sdc" 31 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081795169 ""}  } { { "F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.sdc" "" { Text "F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081795169 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_eth_tse_pcs_pma_phyip.sdc 105 argument -from with value \[get_pins -compatibility_mode \{*altera_tse_clock_crosser:*\|in_data_toggle\|q\}\] contains zero elements " "Ignored set_net_delay at altera_eth_tse_pcs_pma_phyip.sdc(105): argument -from with value \[get_pins -compatibility_mode \{*altera_tse_clock_crosser:*\|in_data_toggle\|q\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode *\$\{module_name\}:*\|\$\{from_reg1\}\|q\]    -to \[get_registers *\$\{module_name\}:*\|\$\{to_reg1\}\] -max \$max_delay1 " "set_net_delay -from \[get_pins -compatibility_mode *\$\{module_name\}:*\|\$\{from_reg1\}\|q\]    -to \[get_registers *\$\{module_name\}:*\|\$\{to_reg1\}\] -max \$max_delay1" {  } { { "F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.sdc" "" { Text "F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.sdc" 105 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081795169 ""}  } { { "F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.sdc" "" { Text "F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.sdc" 105 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081795169 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_eth_tse_pcs_pma_phyip.sdc 106 argument -from with value \[get_pins -compatibility_mode \{*altera_tse_clock_crosser:*\|in_data_buffer\[*\]\|q\}\] contains zero elements " "Ignored set_net_delay at altera_eth_tse_pcs_pma_phyip.sdc(106): argument -from with value \[get_pins -compatibility_mode \{*altera_tse_clock_crosser:*\|in_data_buffer\[*\]\|q\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode *\$\{module_name\}:*\|\$\{from_reg2\}\[*\]\|q\] -to \[get_registers *\$\{module_name\}:*\|\$\{to_reg2\}\[*\]\] -max \$max_delay2 " "set_net_delay -from \[get_pins -compatibility_mode *\$\{module_name\}:*\|\$\{from_reg2\}\[*\]\|q\] -to \[get_registers *\$\{module_name\}:*\|\$\{to_reg2\}\[*\]\] -max \$max_delay2" {  } { { "F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.sdc" "" { Text "F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.sdc" 106 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081795170 ""}  } { { "F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.sdc" "" { Text "F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.sdc" 106 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081795170 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_eth_tse_pcs_pma_phyip.sdc 107 argument -from with value \[get_pins -compatibility_mode \{*altera_tse_clock_crosser:*\|out_data_toggle_flopped\|q\}\] contains zero elements " "Ignored set_net_delay at altera_eth_tse_pcs_pma_phyip.sdc(107): argument -from with value \[get_pins -compatibility_mode \{*altera_tse_clock_crosser:*\|out_data_toggle_flopped\|q\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode *\$\{module_name\}:*\|\$\{from_reg3\}\|q\]    -to \[get_registers *\$\{module_name\}:*\|\$\{to_reg3\}\] -max \$max_delay3 " "set_net_delay -from \[get_pins -compatibility_mode *\$\{module_name\}:*\|\$\{from_reg3\}\|q\]    -to \[get_registers *\$\{module_name\}:*\|\$\{to_reg3\}\] -max \$max_delay3" {  } { { "F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.sdc" "" { Text "F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.sdc" 107 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081795170 ""}  } { { "F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.sdc" "" { Text "F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.sdc" 107 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081795170 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_eth_tse_pcs_pma_phyip.sdc 27 argument -to with value \[get_registers \{*altera_tse_false_path_marker:*\|data_out_reg*\}\] contains zero elements " "Ignored set_net_delay at altera_eth_tse_pcs_pma_phyip.sdc(27): argument -to with value \[get_registers \{*altera_tse_false_path_marker:*\|data_out_reg*\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \$\{from_reg\}\|q\] -to \[get_registers \$\{to_reg\}\] -max \$max_net_delay " "set_net_delay -from \[get_pins -compatibility_mode \$\{from_reg\}\|q\] -to \[get_registers \$\{to_reg\}\] -max \$max_net_delay" {  } { { "F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.sdc" "" { Text "F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081795171 ""}  } { { "F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.sdc" "" { Text "F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081795171 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay altera_eth_tse_pcs_pma_phyip.sdc 30 Argument <to> is an empty collection " "Ignored set_max_delay at altera_eth_tse_pcs_pma_phyip.sdc(30): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers \$\{from_reg\}\] -to \[get_registers \$\{to_reg\}\] 100ns " "set_max_delay -from \[get_registers \$\{from_reg\}\] -to \[get_registers \$\{to_reg\}\] 100ns" {  } { { "F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.sdc" "" { Text "F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081795171 ""}  } { { "F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.sdc" "" { Text "F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081795171 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay altera_eth_tse_pcs_pma_phyip.sdc 31 Argument <to> is an empty collection " "Ignored set_min_delay at altera_eth_tse_pcs_pma_phyip.sdc(31): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers \$\{from_reg\}\] -to \[get_registers \$\{to_reg\}\] -100ns " "set_min_delay -from \[get_registers \$\{from_reg\}\] -to \[get_registers \$\{to_reg\}\] -100ns" {  } { { "F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.sdc" "" { Text "F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.sdc" 31 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081795171 ""}  } { { "F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.sdc" "" { Text "F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081795171 ""}
{ "Info" "ISTA_SDC_FOUND" "eth1/altera_eth_tse_mac.sdc " "Reading SDC File: 'eth1/altera_eth_tse_mac.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1588081795182 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_eth_tse_mac.sdc 30 argument -to with value \[get_registers \{*altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1\}\] contains zero elements " "Ignored set_net_delay at altera_eth_tse_mac.sdc(30): argument -to with value \[get_registers \{*altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \$\{from_reg\}\|q\] -to \[get_registers \$\{to_reg\}\] -max \$max_net_delay " "set_net_delay -from \[get_pins -compatibility_mode \$\{from_reg\}\|q\] -to \[get_registers \$\{to_reg\}\] -max \$max_net_delay" {  } { { "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" "" { Text "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081795183 ""}  } { { "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" "" { Text "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081795183 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay altera_eth_tse_mac.sdc 33 Argument <to> is an empty collection " "Ignored set_max_delay at altera_eth_tse_mac.sdc(33): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers \$\{from_reg\}\] -to \[get_registers \$\{to_reg\}\] 100ns " "set_max_delay -from \[get_registers \$\{from_reg\}\] -to \[get_registers \$\{to_reg\}\] 100ns" {  } { { "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" "" { Text "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" 33 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081795183 ""}  } { { "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" "" { Text "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081795183 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay altera_eth_tse_mac.sdc 34 Argument <to> is an empty collection " "Ignored set_min_delay at altera_eth_tse_mac.sdc(34): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers \$\{from_reg\}\] -to \[get_registers \$\{to_reg\}\] -100ns " "set_min_delay -from \[get_registers \$\{from_reg\}\] -to \[get_registers \$\{to_reg\}\] -100ns" {  } { { "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" "" { Text "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" 34 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081795184 ""}  } { { "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" "" { Text "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" 34 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081795184 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_eth_tse_mac.sdc 178 Argument <from> is an empty collection " "Ignored set_false_path at altera_eth_tse_mac.sdc(178): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*\|altera_tse_register_map:U_REG\|command_config\[9\]\}\] -to \[get_registers \{*\|altera_tse_mac_tx:U_TX\|*\}\] " "set_false_path -from \[get_registers \{*\|altera_tse_register_map:U_REG\|command_config\[9\]\}\] -to \[get_registers \{*\|altera_tse_mac_tx:U_TX\|*\}\]" {  } { { "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" "" { Text "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" 178 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081795184 ""}  } { { "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" "" { Text "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" 178 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081795184 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_eth_tse_mac.sdc 178 Argument <to> is an empty collection " "Ignored set_false_path at altera_eth_tse_mac.sdc(178): Argument <to> is an empty collection" {  } { { "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" "" { Text "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" 178 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081795184 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_eth_tse_mac.sdc 179 Argument <from> is an empty collection " "Ignored set_false_path at altera_eth_tse_mac.sdc(179): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*\|altera_tse_register_map:U_REG\|mac_0\[*\]\}\] -to \[get_registers \{*\|altera_tse_mac_tx:U_TX\|*\}\] " "set_false_path -from \[get_registers \{*\|altera_tse_register_map:U_REG\|mac_0\[*\]\}\] -to \[get_registers \{*\|altera_tse_mac_tx:U_TX\|*\}\]" {  } { { "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" "" { Text "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" 179 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081795185 ""}  } { { "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" "" { Text "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" 179 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081795185 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_eth_tse_mac.sdc 179 Argument <to> is an empty collection " "Ignored set_false_path at altera_eth_tse_mac.sdc(179): Argument <to> is an empty collection" {  } { { "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" "" { Text "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" 179 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081795185 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_eth_tse_mac.sdc 180 Argument <from> is an empty collection " "Ignored set_false_path at altera_eth_tse_mac.sdc(180): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*\|altera_tse_register_map:U_REG\|mac_1\[*\]\}\] -to \[get_registers \{*\|altera_tse_mac_tx:U_TX\|*\}\] " "set_false_path -from \[get_registers \{*\|altera_tse_register_map:U_REG\|mac_1\[*\]\}\] -to \[get_registers \{*\|altera_tse_mac_tx:U_TX\|*\}\]" {  } { { "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" "" { Text "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" 180 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081795185 ""}  } { { "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" "" { Text "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" 180 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081795185 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_eth_tse_mac.sdc 180 Argument <to> is an empty collection " "Ignored set_false_path at altera_eth_tse_mac.sdc(180): Argument <to> is an empty collection" {  } { { "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" "" { Text "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" 180 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081795185 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_eth_tse_mac.sdc 182 Argument <from> is an empty collection " "Ignored set_false_path at altera_eth_tse_mac.sdc(182): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*\|altera_tse_register_map:U_REG\|mac_0\[*\]\}\] -to \[get_registers \{*\|altera_tse_mac_rx:U_RX\|*\}\] " "set_false_path -from \[get_registers \{*\|altera_tse_register_map:U_REG\|mac_0\[*\]\}\] -to \[get_registers \{*\|altera_tse_mac_rx:U_RX\|*\}\]" {  } { { "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" "" { Text "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" 182 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081795185 ""}  } { { "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" "" { Text "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" 182 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081795185 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_eth_tse_mac.sdc 182 Argument <to> is an empty collection " "Ignored set_false_path at altera_eth_tse_mac.sdc(182): Argument <to> is an empty collection" {  } { { "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" "" { Text "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" 182 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081795185 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_eth_tse_mac.sdc 183 Argument <from> is an empty collection " "Ignored set_false_path at altera_eth_tse_mac.sdc(183): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*\|altera_tse_register_map:U_REG\|mac_1\[*\]\}\] -to \[get_registers \{*\|altera_tse_mac_rx:U_RX\|*\}\] " "set_false_path -from \[get_registers \{*\|altera_tse_register_map:U_REG\|mac_1\[*\]\}\] -to \[get_registers \{*\|altera_tse_mac_rx:U_RX\|*\}\]" {  } { { "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" "" { Text "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" 183 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081795186 ""}  } { { "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" "" { Text "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" 183 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081795186 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_eth_tse_mac.sdc 183 Argument <to> is an empty collection " "Ignored set_false_path at altera_eth_tse_mac.sdc(183): Argument <to> is an empty collection" {  } { { "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" "" { Text "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" 183 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081795186 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_eth_tse_mac.sdc 184 Argument <from> is an empty collection " "Ignored set_false_path at altera_eth_tse_mac.sdc(184): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*\|altera_tse_register_map:U_REG\|frm_length\[*\]\}\] -to \[get_registers \{*\|altera_tse_mac_rx:U_RX\|*\}\] " "set_false_path -from \[get_registers \{*\|altera_tse_register_map:U_REG\|frm_length\[*\]\}\] -to \[get_registers \{*\|altera_tse_mac_rx:U_RX\|*\}\]" {  } { { "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" "" { Text "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" 184 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081795186 ""}  } { { "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" "" { Text "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" 184 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081795186 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_eth_tse_mac.sdc 184 Argument <to> is an empty collection " "Ignored set_false_path at altera_eth_tse_mac.sdc(184): Argument <to> is an empty collection" {  } { { "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" "" { Text "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" 184 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081795186 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_eth_tse_mac.sdc 53 argument -from with value \[get_pins -compatibility_mode \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\|q\}\] contains zero elements " "Ignored set_net_delay at altera_eth_tse_mac.sdc(53): argument -from with value \[get_pins -compatibility_mode \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\|q\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode *\$\{from_path\}\|\$\{from_reg\}\[*\]\|q\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] -max \$max_net_delay " "set_net_delay -from \[get_pins -compatibility_mode *\$\{from_path\}\|\$\{from_reg\}\[*\]\|q\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] -max \$max_net_delay" {  } { { "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" "" { Text "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081795187 ""}  } { { "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" "" { Text "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081795187 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_eth_tse_mac.sdc 53 argument -from with value \[get_pins -compatibility_mode \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\|q\}\] contains zero elements " "Ignored set_net_delay at altera_eth_tse_mac.sdc(53): argument -from with value \[get_pins -compatibility_mode \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\|q\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode *\$\{from_path\}\|\$\{from_reg\}\[*\]\|q\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] -max \$max_net_delay " "set_net_delay -from \[get_pins -compatibility_mode *\$\{from_path\}\|\$\{from_reg\}\[*\]\|q\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] -max \$max_net_delay" {  } { { "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" "" { Text "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081795187 ""}  } { { "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" "" { Text "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081795187 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_eth_tse_mac.sdc 53 argument -from with value \[get_pins -compatibility_mode \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\|q\}\] contains zero elements " "Ignored set_net_delay at altera_eth_tse_mac.sdc(53): argument -from with value \[get_pins -compatibility_mode \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\|q\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode *\$\{from_path\}\|\$\{from_reg\}\[*\]\|q\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] -max \$max_net_delay " "set_net_delay -from \[get_pins -compatibility_mode *\$\{from_path\}\|\$\{from_reg\}\[*\]\|q\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] -max \$max_net_delay" {  } { { "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" "" { Text "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081795188 ""}  } { { "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" "" { Text "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081795188 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_eth_tse_mac.sdc 53 argument -from with value \[get_pins -compatibility_mode \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\|q\}\] contains zero elements " "Ignored set_net_delay at altera_eth_tse_mac.sdc(53): argument -from with value \[get_pins -compatibility_mode \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\|q\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode *\$\{from_path\}\|\$\{from_reg\}\[*\]\|q\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] -max \$max_net_delay " "set_net_delay -from \[get_pins -compatibility_mode *\$\{from_path\}\|\$\{from_reg\}\[*\]\|q\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] -max \$max_net_delay" {  } { { "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" "" { Text "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081795188 ""}  } { { "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" "" { Text "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081795188 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_eth_tse_mac.sdc 53 argument -from with value \[get_pins -compatibility_mode \{*altera_tse_a_fifo_13:TX_STATUS\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\|q\}\] contains zero elements " "Ignored set_net_delay at altera_eth_tse_mac.sdc(53): argument -from with value \[get_pins -compatibility_mode \{*altera_tse_a_fifo_13:TX_STATUS\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\|q\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode *\$\{from_path\}\|\$\{from_reg\}\[*\]\|q\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] -max \$max_net_delay " "set_net_delay -from \[get_pins -compatibility_mode *\$\{from_path\}\|\$\{from_reg\}\[*\]\|q\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] -max \$max_net_delay" {  } { { "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" "" { Text "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081795189 ""}  } { { "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" "" { Text "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081795189 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_eth_tse_mac.sdc 53 argument -from with value \[get_pins -compatibility_mode \{*altera_tse_a_fifo_34:RX_STATUS\|wr_g_ptr_reg\[*\]\|q\}\] contains zero elements " "Ignored set_net_delay at altera_eth_tse_mac.sdc(53): argument -from with value \[get_pins -compatibility_mode \{*altera_tse_a_fifo_34:RX_STATUS\|wr_g_ptr_reg\[*\]\|q\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode *\$\{from_path\}\|\$\{from_reg\}\[*\]\|q\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] -max \$max_net_delay " "set_net_delay -from \[get_pins -compatibility_mode *\$\{from_path\}\|\$\{from_reg\}\[*\]\|q\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] -max \$max_net_delay" {  } { { "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" "" { Text "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1588081795189 ""}  } { { "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" "" { Text "F:/project_072_z/eth1/altera_eth_tse_mac.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1588081795189 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout " "The master clock for this clock assignment could not be derived.  Clock: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was not created." { { "Warning" "WSTA_MASTER_CLOCK_NOT_FOUND" "pll240_120_ADC1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|ffplloutbot " "Specified master clock: pll240_120_ADC1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk not found on or feeding the specified source node: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|ffplloutbot" {  } {  } 0 332034 "Specified master clock: %1!s! not found on or feeding the specified source node: %2!s!" 0 0 "Design Software" 0 -1 1588081795244 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Timing Analyzer" 0 -1 1588081795244 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout " "The master clock for this clock assignment could not be derived.  Clock: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was not created." { { "Warning" "WSTA_MASTER_CLOCK_NOT_FOUND" "pll240_120_ADC1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|ffplloutbot " "Specified master clock: pll240_120_ADC1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk not found on or feeding the specified source node: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|ffplloutbot" {  } {  } 0 332034 "Specified master clock: %1!s! not found on or feeding the specified source node: %2!s!" 0 0 "Design Software" 0 -1 1588081795244 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Timing Analyzer" 0 -1 1588081795244 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout " "The master clock for this clock assignment could not be derived.  Clock: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was not created." { { "Warning" "WSTA_MASTER_CLOCK_NOT_FOUND" "pll240_120_ADC1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|ffplloutbot " "Specified master clock: pll240_120_ADC1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk not found on or feeding the specified source node: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|ffplloutbot" {  } {  } 0 332034 "Specified master clock: %1!s! not found on or feeding the specified source node: %2!s!" 0 0 "Design Software" 0 -1 1588081795244 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Timing Analyzer" 0 -1 1588081795244 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout " "The master clock for this clock assignment could not be derived.  Clock: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was not created." { { "Warning" "WSTA_MASTER_CLOCK_NOT_FOUND" "pll240_120_ADC1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|ffplloutbot " "Specified master clock: pll240_120_ADC1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk not found on or feeding the specified source node: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|ffplloutbot" {  } {  } 0 332034 "Specified master clock: %1!s! not found on or feeding the specified source node: %2!s!" 0 0 "Design Software" 0 -1 1588081795244 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Timing Analyzer" 0 -1 1588081795244 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout " "The master clock for this clock assignment could not be derived.  Clock: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was not created." { { "Warning" "WSTA_MASTER_CLOCK_NOT_FOUND" "pll240_120_ADC1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|ffplloutbot " "Specified master clock: pll240_120_ADC1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk not found on or feeding the specified source node: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|ffplloutbot" {  } {  } 0 332034 "Specified master clock: %1!s! not found on or feeding the specified source node: %2!s!" 0 0 "Design Software" 0 -1 1588081795245 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Timing Analyzer" 0 -1 1588081795245 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout " "The master clock for this clock assignment could not be derived.  Clock: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was not created." { { "Warning" "WSTA_MASTER_CLOCK_NOT_FOUND" "pll240_120_ADC1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|ffplloutbot " "Specified master clock: pll240_120_ADC1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk not found on or feeding the specified source node: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|ffplloutbot" {  } {  } 0 332034 "Specified master clock: %1!s! not found on or feeding the specified source node: %2!s!" 0 0 "Design Software" 0 -1 1588081795245 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Timing Analyzer" 0 -1 1588081795245 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout " "The master clock for this clock assignment could not be derived.  Clock: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was not created." { { "Warning" "WSTA_MASTER_CLOCK_NOT_FOUND" "pll240_120_ADC1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|ffplloutbot " "Specified master clock: pll240_120_ADC1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk not found on or feeding the specified source node: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|ffplloutbot" {  } {  } 0 332034 "Specified master clock: %1!s! not found on or feeding the specified source node: %2!s!" 0 0 "Design Software" 0 -1 1588081795245 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Timing Analyzer" 0 -1 1588081795245 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout " "The master clock for this clock assignment could not be derived.  Clock: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was not created." { { "Warning" "WSTA_MASTER_CLOCK_NOT_FOUND" "pll240_120_ADC1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|ffplloutbot " "Specified master clock: pll240_120_ADC1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk not found on or feeding the specified source node: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|ffplloutbot" {  } {  } 0 332034 "Specified master clock: %1!s! not found on or feeding the specified source node: %2!s!" 0 0 "Design Software" 0 -1 1588081795245 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Timing Analyzer" 0 -1 1588081795245 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk " "The master clock for this clock assignment could not be derived.  Clock: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk was not created." { { "Warning" "WSTA_MASTER_CLOCK_NOT_FOUND" "dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pcs_pma_interface\|wys\|clockoutto8gpcs " "Specified master clock: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp not found on or feeding the specified source node: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pcs_pma_interface\|wys\|clockoutto8gpcs" {  } {  } 0 332034 "Specified master clock: %1!s! not found on or feeding the specified source node: %2!s!" 0 0 "Design Software" 0 -1 1588081795245 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Timing Analyzer" 0 -1 1588081795245 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk " "The master clock for this clock assignment could not be derived.  Clock: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk was not created." { { "Warning" "WSTA_MASTER_CLOCK_NOT_FOUND" "dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pcs_pma_interface\|wys\|clockoutto8gpcs " "Specified master clock: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp not found on or feeding the specified source node: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pcs_pma_interface\|wys\|clockoutto8gpcs" {  } {  } 0 332034 "Specified master clock: %1!s! not found on or feeding the specified source node: %2!s!" 0 0 "Design Software" 0 -1 1588081795245 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Timing Analyzer" 0 -1 1588081795245 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SPI4_SCK_MK " "Node: SPI4_SCK_MK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DMA_SPI:spi1\|REG_SPI\[334\] SPI4_SCK_MK " "Register DMA_SPI:spi1\|REG_SPI\[334\] is being clocked by SPI4_SCK_MK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1588081795252 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1588081795252 "|top_module|SPI4_SCK_MK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081795319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081795319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk " "Cell: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081795319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081795319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081795319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081795319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk " "Cell: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081795319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081795319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081795319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081795319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk " "Cell: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081795319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081795319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081795319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081795319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk " "Cell: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081795319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081795319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081795319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081795319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk " "Cell: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081795319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081795319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081795319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081795319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk " "Cell: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081795319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081795319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081795319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081795319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk " "Cell: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081795319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081795319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081795319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081795319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk " "Cell: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081795319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081795319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370 " "From: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081795319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370 " "From: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081795319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370 " "From: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081795319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370 " "From: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081795319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370 " "From: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081795319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370 " "From: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081795319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370 " "From: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081795319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370 " "From: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081795319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK0  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA141 " "From: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK0  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA141" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081795319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1  to: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|clkout " "From: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1  to: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081795319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK0  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA141 " "From: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK0  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA141" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081795319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1  to: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|clkout " "From: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1  to: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081795319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK0  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA141 " "From: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK0  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA141" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081795319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1  to: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|clkout " "From: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1  to: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081795319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK0  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA141 " "From: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK0  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA141" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081795319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1  to: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|clkout " "From: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1  to: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081795319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|coreclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA21 " "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|coreclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA21" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081795319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1 " "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081795319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: clockinfrom8gpcs  to: pld8gtxclkout " "Cell: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: clockinfrom8gpcs  to: pld8gtxclkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081795319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk " "Cell: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081795319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159 " "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081795319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|coreclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA21 " "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|coreclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA21" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081795319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1 " "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081795319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: clockinfrom8gpcs  to: pld8gtxclkout " "Cell: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: clockinfrom8gpcs  to: pld8gtxclkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081795319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk " "Cell: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081795319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159 " "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081795319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|coreclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA21 " "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|coreclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA21" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081795319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1 " "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081795319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: clockinfrom8gpcs  to: pld8gtxclkout " "Cell: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: clockinfrom8gpcs  to: pld8gtxclkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081795319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk " "Cell: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081795319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159 " "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081795319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|coreclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA21 " "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|coreclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA21" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081795319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1 " "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081795319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: clockinfrom8gpcs  to: pld8gtxclkout " "Cell: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: clockinfrom8gpcs  to: pld8gtxclkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081795319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk " "Cell: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081795319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159 " "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081795319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID " "From: pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081795319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081795319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pll_1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll_0002:pll_1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID " "From: pll_1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll_0002:pll_1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081795319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pll_96_dac1\|pll_96_48_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll_96_48:pll_96_dac1\|pll_96_48_0002:pll_96_48_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID " "From: pll_96_dac1\|pll_96_48_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll_96_48:pll_96_dac1\|pll_96_48_0002:pll_96_48_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081795319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_96_dac1\|pll_96_48_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: pll_96_dac1\|pll_96_48_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081795319 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1588081795319 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1588081795404 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1588081795404 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.333 " "Node: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.333" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1588081795413 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.333 " "Node: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.333" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1588081795413 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.333 " "Node: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.333" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1588081795413 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.333 " "Node: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.333" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1588081795413 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.333 " "Node: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.333" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1588081795413 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.333 " "Node: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.333" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1588081795413 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.333 " "Node: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.333" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1588081795413 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.333 " "Node: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.333" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1588081795413 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1588081795413 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Rise) pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Rise) hold " "From pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Rise) to pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Rise) (hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1588081795414 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Rise) pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Fall) hold " "From pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Rise) to pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Fall) (hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1588081795414 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1588081795414 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1588081795416 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1588081795464 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1588081795810 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1588081795810 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.009 " "Worst-case setup slack is -4.009" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081795813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081795813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.009            -410.539 pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -4.009            -410.539 pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081795813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.703             -88.909 dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr  " "   -3.703             -88.909 dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081795813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.662           -1067.474 pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "   -1.662           -1067.474 pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081795813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.949               0.000 pll_96_dac1\|pll_96_48_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.949               0.000 pll_96_dac1\|pll_96_48_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081795813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.776               0.000 dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  " "    6.776               0.000 dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081795813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.482               0.000 dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  " "    7.482               0.000 dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081795813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.498               0.000 pll_96_dac1\|pll_96_48_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    9.498               0.000 pll_96_dac1\|pll_96_48_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081795813 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588081795813 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.088 " "Worst-case hold slack is -0.088" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081795872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081795872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.088              -0.264 dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr  " "   -0.088              -0.264 dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081795872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.237               0.000 pll_96_dac1\|pll_96_48_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.237               0.000 pll_96_dac1\|pll_96_48_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081795872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.238               0.000 pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.238               0.000 pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081795872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.241               0.000 pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.241               0.000 pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081795872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.241               0.000 pll_96_dac1\|pll_96_48_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.241               0.000 pll_96_dac1\|pll_96_48_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081795872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.495               0.000 dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  " "    0.495               0.000 dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081795872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.595               0.000 dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  " "    0.595               0.000 dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081795872 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588081795872 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 5.838 " "Worst-case recovery slack is 5.838" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081795881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081795881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.838               0.000 pll_96_dac1\|pll_96_48_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    5.838               0.000 pll_96_dac1\|pll_96_48_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081795881 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588081795881 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.889 " "Worst-case removal slack is 0.889" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081795890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081795890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.889               0.000 pll_96_dac1\|pll_96_48_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.889               0.000 pll_96_dac1\|pll_96_48_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081795890 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588081795890 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.492 " "Worst-case minimum pulse width slack is -2.492" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081795900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081795900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.492              -2.492 dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr  " "   -2.492              -2.492 dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081795900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.092            -408.962 pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "   -1.092            -408.962 pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081795900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes  " "    0.416               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081795900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes  " "    0.416               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081795900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes  " "    0.416               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081795900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes  " "    0.416               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081795900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes  " "    0.416               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081795900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes  " "    0.416               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081795900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes  " "    0.416               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081795900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes  " "    0.416               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081795900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.520               0.000 dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr  " "    0.520               0.000 dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081795900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.041               0.000 pll_96_dac1\|pll_96_48_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.041               0.000 pll_96_dac1\|pll_96_48_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081795900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.332               0.000 pll_1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.332               0.000 pll_1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081795900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.370               0.000 REF3  " "    1.370               0.000 REF3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081795900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.068               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    2.068               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081795900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.068               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    2.068               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081795900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.068               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    2.068               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081795900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.068               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    2.068               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081795900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.068               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    2.068               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081795900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.068               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    2.068               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081795900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.068               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    2.068               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081795900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.068               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    2.068               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081795900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.601               0.000 dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp  " "    2.601               0.000 dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081795900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.601               0.000 dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp  " "    2.601               0.000 dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081795900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.193               0.000 pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.193               0.000 pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081795900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.164               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  " "    4.164               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081795900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.164               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  " "    4.164               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081795900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.164               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  " "    4.164               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081795900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.164               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  " "    4.164               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081795900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.164               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  " "    4.164               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081795900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.164               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  " "    4.164               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081795900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.164               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  " "    4.164               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081795900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.164               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  " "    4.164               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081795900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.561               0.000 pll_96_dac1\|pll_96_48_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.561               0.000 pll_96_dac1\|pll_96_48_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081795900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.028               0.000 dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  " "    5.028               0.000 dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081795900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.029               0.000 dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  " "    5.029               0.000 dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081795900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.589               0.000 pll_96_dac1\|pll_96_48_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    9.589               0.000 pll_96_dac1\|pll_96_48_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081795900 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588081795900 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 111 synchronizer chains. " "Report Metastability: Found 111 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1588081796138 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1588081796138 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1588081796148 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1588081796232 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1588081802924 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout " "The master clock for this clock assignment could not be derived.  Clock: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was not created." { { "Warning" "WSTA_MASTER_CLOCK_NOT_FOUND" "pll240_120_ADC1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|ffplloutbot " "Specified master clock: pll240_120_ADC1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk not found on or feeding the specified source node: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|ffplloutbot" {  } {  } 0 332034 "Specified master clock: %1!s! not found on or feeding the specified source node: %2!s!" 0 0 "Design Software" 0 -1 1588081803936 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Timing Analyzer" 0 -1 1588081803936 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout " "The master clock for this clock assignment could not be derived.  Clock: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was not created." { { "Warning" "WSTA_MASTER_CLOCK_NOT_FOUND" "pll240_120_ADC1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|ffplloutbot " "Specified master clock: pll240_120_ADC1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk not found on or feeding the specified source node: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|ffplloutbot" {  } {  } 0 332034 "Specified master clock: %1!s! not found on or feeding the specified source node: %2!s!" 0 0 "Design Software" 0 -1 1588081803936 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Timing Analyzer" 0 -1 1588081803936 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout " "The master clock for this clock assignment could not be derived.  Clock: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was not created." { { "Warning" "WSTA_MASTER_CLOCK_NOT_FOUND" "pll240_120_ADC1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|ffplloutbot " "Specified master clock: pll240_120_ADC1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk not found on or feeding the specified source node: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|ffplloutbot" {  } {  } 0 332034 "Specified master clock: %1!s! not found on or feeding the specified source node: %2!s!" 0 0 "Design Software" 0 -1 1588081803937 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Timing Analyzer" 0 -1 1588081803937 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout " "The master clock for this clock assignment could not be derived.  Clock: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was not created." { { "Warning" "WSTA_MASTER_CLOCK_NOT_FOUND" "pll240_120_ADC1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|ffplloutbot " "Specified master clock: pll240_120_ADC1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk not found on or feeding the specified source node: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|ffplloutbot" {  } {  } 0 332034 "Specified master clock: %1!s! not found on or feeding the specified source node: %2!s!" 0 0 "Design Software" 0 -1 1588081803937 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Timing Analyzer" 0 -1 1588081803937 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout " "The master clock for this clock assignment could not be derived.  Clock: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was not created." { { "Warning" "WSTA_MASTER_CLOCK_NOT_FOUND" "pll240_120_ADC1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|ffplloutbot " "Specified master clock: pll240_120_ADC1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk not found on or feeding the specified source node: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|ffplloutbot" {  } {  } 0 332034 "Specified master clock: %1!s! not found on or feeding the specified source node: %2!s!" 0 0 "Design Software" 0 -1 1588081803937 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Timing Analyzer" 0 -1 1588081803937 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout " "The master clock for this clock assignment could not be derived.  Clock: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was not created." { { "Warning" "WSTA_MASTER_CLOCK_NOT_FOUND" "pll240_120_ADC1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|ffplloutbot " "Specified master clock: pll240_120_ADC1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk not found on or feeding the specified source node: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|ffplloutbot" {  } {  } 0 332034 "Specified master clock: %1!s! not found on or feeding the specified source node: %2!s!" 0 0 "Design Software" 0 -1 1588081803937 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Timing Analyzer" 0 -1 1588081803937 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout " "The master clock for this clock assignment could not be derived.  Clock: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was not created." { { "Warning" "WSTA_MASTER_CLOCK_NOT_FOUND" "pll240_120_ADC1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|ffplloutbot " "Specified master clock: pll240_120_ADC1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk not found on or feeding the specified source node: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|ffplloutbot" {  } {  } 0 332034 "Specified master clock: %1!s! not found on or feeding the specified source node: %2!s!" 0 0 "Design Software" 0 -1 1588081803937 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Timing Analyzer" 0 -1 1588081803937 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout " "The master clock for this clock assignment could not be derived.  Clock: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was not created." { { "Warning" "WSTA_MASTER_CLOCK_NOT_FOUND" "pll240_120_ADC1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|ffplloutbot " "Specified master clock: pll240_120_ADC1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk not found on or feeding the specified source node: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|ffplloutbot" {  } {  } 0 332034 "Specified master clock: %1!s! not found on or feeding the specified source node: %2!s!" 0 0 "Design Software" 0 -1 1588081803937 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Timing Analyzer" 0 -1 1588081803937 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk " "The master clock for this clock assignment could not be derived.  Clock: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk was not created." { { "Warning" "WSTA_MASTER_CLOCK_NOT_FOUND" "dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pcs_pma_interface\|wys\|clockoutto8gpcs " "Specified master clock: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp not found on or feeding the specified source node: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pcs_pma_interface\|wys\|clockoutto8gpcs" {  } {  } 0 332034 "Specified master clock: %1!s! not found on or feeding the specified source node: %2!s!" 0 0 "Design Software" 0 -1 1588081803937 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Timing Analyzer" 0 -1 1588081803937 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk " "The master clock for this clock assignment could not be derived.  Clock: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk was not created." { { "Warning" "WSTA_MASTER_CLOCK_NOT_FOUND" "dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pcs_pma_interface\|wys\|clockoutto8gpcs " "Specified master clock: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp not found on or feeding the specified source node: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pcs_pma_interface\|wys\|clockoutto8gpcs" {  } {  } 0 332034 "Specified master clock: %1!s! not found on or feeding the specified source node: %2!s!" 0 0 "Design Software" 0 -1 1588081803938 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Timing Analyzer" 0 -1 1588081803938 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SPI4_SCK_MK " "Node: SPI4_SCK_MK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DMA_SPI:spi1\|REG_SPI\[334\] SPI4_SCK_MK " "Register DMA_SPI:spi1\|REG_SPI\[334\] is being clocked by SPI4_SCK_MK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1588081803942 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1588081803942 "|top_module|SPI4_SCK_MK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081804010 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081804010 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk " "Cell: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081804010 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081804010 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081804010 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081804010 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk " "Cell: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081804010 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081804010 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081804010 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081804010 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk " "Cell: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081804010 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081804010 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081804010 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081804010 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk " "Cell: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081804010 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081804010 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081804010 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081804010 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk " "Cell: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081804010 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081804010 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081804010 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081804010 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk " "Cell: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081804010 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081804010 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081804010 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081804010 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk " "Cell: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081804010 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081804010 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081804010 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081804010 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk " "Cell: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081804010 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081804010 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370 " "From: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081804010 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370 " "From: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081804010 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370 " "From: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081804010 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370 " "From: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081804010 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370 " "From: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081804010 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370 " "From: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081804010 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370 " "From: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081804010 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370 " "From: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081804010 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK0  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA141 " "From: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK0  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA141" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081804010 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1  to: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|clkout " "From: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1  to: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081804010 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK0  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA141 " "From: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK0  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA141" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081804010 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1  to: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|clkout " "From: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1  to: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081804010 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK0  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA141 " "From: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK0  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA141" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081804010 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1  to: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|clkout " "From: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1  to: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081804010 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK0  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA141 " "From: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK0  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA141" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081804010 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1  to: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|clkout " "From: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1  to: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081804010 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|coreclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA21 " "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|coreclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA21" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081804010 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1 " "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081804010 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: clockinfrom8gpcs  to: pld8gtxclkout " "Cell: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: clockinfrom8gpcs  to: pld8gtxclkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081804010 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk " "Cell: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081804010 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159 " "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081804010 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|coreclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA21 " "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|coreclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA21" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081804010 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1 " "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081804010 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: clockinfrom8gpcs  to: pld8gtxclkout " "Cell: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: clockinfrom8gpcs  to: pld8gtxclkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081804010 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk " "Cell: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081804010 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159 " "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081804010 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|coreclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA21 " "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|coreclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA21" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081804010 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1 " "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081804010 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: clockinfrom8gpcs  to: pld8gtxclkout " "Cell: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: clockinfrom8gpcs  to: pld8gtxclkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081804010 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk " "Cell: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081804010 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159 " "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081804010 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|coreclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA21 " "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|coreclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA21" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081804010 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1 " "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081804010 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: clockinfrom8gpcs  to: pld8gtxclkout " "Cell: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: clockinfrom8gpcs  to: pld8gtxclkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081804010 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk " "Cell: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081804010 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159 " "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081804010 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID " "From: pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081804010 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081804010 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pll_1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll_0002:pll_1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID " "From: pll_1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll_0002:pll_1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081804010 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pll_96_dac1\|pll_96_48_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll_96_48:pll_96_dac1\|pll_96_48_0002:pll_96_48_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID " "From: pll_96_dac1\|pll_96_48_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll_96_48:pll_96_dac1\|pll_96_48_0002:pll_96_48_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081804010 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_96_dac1\|pll_96_48_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: pll_96_dac1\|pll_96_48_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081804010 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1588081804010 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1588081804016 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1588081804016 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.333 " "Node: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.333" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1588081804025 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.333 " "Node: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.333" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1588081804025 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.333 " "Node: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.333" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1588081804025 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.333 " "Node: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.333" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1588081804025 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.333 " "Node: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.333" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1588081804025 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.333 " "Node: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.333" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1588081804025 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.333 " "Node: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.333" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1588081804025 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.333 " "Node: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.333" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1588081804025 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1588081804025 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Rise) pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Rise) hold " "From pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Rise) to pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Rise) (hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1588081804026 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Rise) pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Fall) hold " "From pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Rise) to pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Fall) (hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1588081804026 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1588081804026 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1588081804172 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1588081804172 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.890 " "Worst-case setup slack is -3.890" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081804174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081804174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.890            -399.630 pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -3.890            -399.630 pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081804174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.439             -80.868 dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr  " "   -3.439             -80.868 dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081804174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.580            -910.912 pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "   -1.580            -910.912 pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081804174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.024               0.000 pll_96_dac1\|pll_96_48_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.024               0.000 pll_96_dac1\|pll_96_48_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081804174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.068               0.000 dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  " "    7.068               0.000 dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081804174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.726               0.000 dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  " "    7.726               0.000 dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081804174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.547               0.000 pll_96_dac1\|pll_96_48_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    9.547               0.000 pll_96_dac1\|pll_96_48_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081804174 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588081804174 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.217 " "Worst-case hold slack is -0.217" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081804225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081804225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.217              -2.081 dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr  " "   -0.217              -2.081 dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081804225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.209               0.000 pll_96_dac1\|pll_96_48_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.209               0.000 pll_96_dac1\|pll_96_48_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081804225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.219               0.000 pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.219               0.000 pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081804225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.220               0.000 pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.220               0.000 pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081804225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.222               0.000 pll_96_dac1\|pll_96_48_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.222               0.000 pll_96_dac1\|pll_96_48_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081804225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.372               0.000 dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  " "    0.372               0.000 dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081804225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.443               0.000 dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  " "    0.443               0.000 dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081804225 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588081804225 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 6.155 " "Worst-case recovery slack is 6.155" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081804233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081804233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.155               0.000 pll_96_dac1\|pll_96_48_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    6.155               0.000 pll_96_dac1\|pll_96_48_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081804233 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588081804233 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.811 " "Worst-case removal slack is 0.811" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081804240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081804240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.811               0.000 pll_96_dac1\|pll_96_48_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.811               0.000 pll_96_dac1\|pll_96_48_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081804240 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588081804240 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.492 " "Worst-case minimum pulse width slack is -2.492" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081804251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081804251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.492              -2.492 dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr  " "   -2.492              -2.492 dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081804251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.092            -408.962 pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "   -1.092            -408.962 pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081804251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes  " "    0.416               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081804251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes  " "    0.416               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081804251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes  " "    0.416               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081804251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes  " "    0.416               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081804251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes  " "    0.416               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081804251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes  " "    0.416               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081804251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes  " "    0.416               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081804251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes  " "    0.416               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081804251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.520               0.000 dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr  " "    0.520               0.000 dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081804251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.041               0.000 pll_96_dac1\|pll_96_48_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.041               0.000 pll_96_dac1\|pll_96_48_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081804251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.332               0.000 pll_1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.332               0.000 pll_1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081804251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.378               0.000 REF3  " "    1.378               0.000 REF3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081804251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.070               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    2.070               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081804251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.070               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    2.070               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081804251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.070               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    2.070               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081804251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.070               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    2.070               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081804251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.070               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    2.070               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081804251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.070               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    2.070               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081804251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.070               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    2.070               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081804251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.070               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    2.070               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081804251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.601               0.000 dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp  " "    2.601               0.000 dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081804251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.601               0.000 dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp  " "    2.601               0.000 dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081804251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.178               0.000 pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.178               0.000 pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081804251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.165               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  " "    4.165               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081804251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.165               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  " "    4.165               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081804251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.165               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  " "    4.165               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081804251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.165               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  " "    4.165               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081804251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.165               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  " "    4.165               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081804251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.165               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  " "    4.165               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081804251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.165               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  " "    4.165               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081804251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.165               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  " "    4.165               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081804251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.587               0.000 pll_96_dac1\|pll_96_48_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.587               0.000 pll_96_dac1\|pll_96_48_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081804251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.991               0.000 dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  " "    4.991               0.000 dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081804251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.991               0.000 dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  " "    4.991               0.000 dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081804251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.574               0.000 pll_96_dac1\|pll_96_48_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    9.574               0.000 pll_96_dac1\|pll_96_48_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081804251 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588081804251 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 111 synchronizer chains. " "Report Metastability: Found 111 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1588081804389 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1588081804389 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1588081804399 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1588081804761 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1588081808719 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout " "The master clock for this clock assignment could not be derived.  Clock: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was not created." { { "Warning" "WSTA_MASTER_CLOCK_NOT_FOUND" "pll240_120_ADC1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|ffplloutbot " "Specified master clock: pll240_120_ADC1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk not found on or feeding the specified source node: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|ffplloutbot" {  } {  } 0 332034 "Specified master clock: %1!s! not found on or feeding the specified source node: %2!s!" 0 0 "Design Software" 0 -1 1588081809578 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Timing Analyzer" 0 -1 1588081809578 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout " "The master clock for this clock assignment could not be derived.  Clock: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was not created." { { "Warning" "WSTA_MASTER_CLOCK_NOT_FOUND" "pll240_120_ADC1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|ffplloutbot " "Specified master clock: pll240_120_ADC1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk not found on or feeding the specified source node: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|ffplloutbot" {  } {  } 0 332034 "Specified master clock: %1!s! not found on or feeding the specified source node: %2!s!" 0 0 "Design Software" 0 -1 1588081809578 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Timing Analyzer" 0 -1 1588081809578 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout " "The master clock for this clock assignment could not be derived.  Clock: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was not created." { { "Warning" "WSTA_MASTER_CLOCK_NOT_FOUND" "pll240_120_ADC1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|ffplloutbot " "Specified master clock: pll240_120_ADC1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk not found on or feeding the specified source node: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|ffplloutbot" {  } {  } 0 332034 "Specified master clock: %1!s! not found on or feeding the specified source node: %2!s!" 0 0 "Design Software" 0 -1 1588081809578 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Timing Analyzer" 0 -1 1588081809578 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout " "The master clock for this clock assignment could not be derived.  Clock: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was not created." { { "Warning" "WSTA_MASTER_CLOCK_NOT_FOUND" "pll240_120_ADC1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|ffplloutbot " "Specified master clock: pll240_120_ADC1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk not found on or feeding the specified source node: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|ffplloutbot" {  } {  } 0 332034 "Specified master clock: %1!s! not found on or feeding the specified source node: %2!s!" 0 0 "Design Software" 0 -1 1588081809578 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Timing Analyzer" 0 -1 1588081809578 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout " "The master clock for this clock assignment could not be derived.  Clock: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was not created." { { "Warning" "WSTA_MASTER_CLOCK_NOT_FOUND" "pll240_120_ADC1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|ffplloutbot " "Specified master clock: pll240_120_ADC1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk not found on or feeding the specified source node: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|ffplloutbot" {  } {  } 0 332034 "Specified master clock: %1!s! not found on or feeding the specified source node: %2!s!" 0 0 "Design Software" 0 -1 1588081809578 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Timing Analyzer" 0 -1 1588081809578 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout " "The master clock for this clock assignment could not be derived.  Clock: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was not created." { { "Warning" "WSTA_MASTER_CLOCK_NOT_FOUND" "pll240_120_ADC1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|ffplloutbot " "Specified master clock: pll240_120_ADC1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk not found on or feeding the specified source node: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|ffplloutbot" {  } {  } 0 332034 "Specified master clock: %1!s! not found on or feeding the specified source node: %2!s!" 0 0 "Design Software" 0 -1 1588081809579 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Timing Analyzer" 0 -1 1588081809579 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout " "The master clock for this clock assignment could not be derived.  Clock: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was not created." { { "Warning" "WSTA_MASTER_CLOCK_NOT_FOUND" "pll240_120_ADC1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|ffplloutbot " "Specified master clock: pll240_120_ADC1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk not found on or feeding the specified source node: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|ffplloutbot" {  } {  } 0 332034 "Specified master clock: %1!s! not found on or feeding the specified source node: %2!s!" 0 0 "Design Software" 0 -1 1588081809579 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Timing Analyzer" 0 -1 1588081809579 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout " "The master clock for this clock assignment could not be derived.  Clock: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was not created." { { "Warning" "WSTA_MASTER_CLOCK_NOT_FOUND" "pll240_120_ADC1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|ffplloutbot " "Specified master clock: pll240_120_ADC1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk not found on or feeding the specified source node: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|ffplloutbot" {  } {  } 0 332034 "Specified master clock: %1!s! not found on or feeding the specified source node: %2!s!" 0 0 "Design Software" 0 -1 1588081809579 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Timing Analyzer" 0 -1 1588081809579 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk " "The master clock for this clock assignment could not be derived.  Clock: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk was not created." { { "Warning" "WSTA_MASTER_CLOCK_NOT_FOUND" "dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pcs_pma_interface\|wys\|clockoutto8gpcs " "Specified master clock: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp not found on or feeding the specified source node: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pcs_pma_interface\|wys\|clockoutto8gpcs" {  } {  } 0 332034 "Specified master clock: %1!s! not found on or feeding the specified source node: %2!s!" 0 0 "Design Software" 0 -1 1588081809579 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Timing Analyzer" 0 -1 1588081809579 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk " "The master clock for this clock assignment could not be derived.  Clock: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk was not created." { { "Warning" "WSTA_MASTER_CLOCK_NOT_FOUND" "dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pcs_pma_interface\|wys\|clockoutto8gpcs " "Specified master clock: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp not found on or feeding the specified source node: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pcs_pma_interface\|wys\|clockoutto8gpcs" {  } {  } 0 332034 "Specified master clock: %1!s! not found on or feeding the specified source node: %2!s!" 0 0 "Design Software" 0 -1 1588081809579 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Timing Analyzer" 0 -1 1588081809579 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SPI4_SCK_MK " "Node: SPI4_SCK_MK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DMA_SPI:spi1\|REG_SPI\[334\] SPI4_SCK_MK " "Register DMA_SPI:spi1\|REG_SPI\[334\] is being clocked by SPI4_SCK_MK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1588081809584 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1588081809584 "|top_module|SPI4_SCK_MK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081809651 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081809651 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk " "Cell: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081809651 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081809651 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081809651 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081809651 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk " "Cell: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081809651 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081809651 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081809651 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081809651 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk " "Cell: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081809651 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081809651 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081809651 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081809651 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk " "Cell: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081809651 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081809651 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081809651 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081809651 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk " "Cell: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081809651 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081809651 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081809651 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081809651 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk " "Cell: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081809651 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081809651 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081809651 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081809651 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk " "Cell: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081809651 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081809651 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081809651 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081809651 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk " "Cell: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081809651 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081809651 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370 " "From: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081809651 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370 " "From: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081809651 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370 " "From: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081809651 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370 " "From: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081809651 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370 " "From: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081809651 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370 " "From: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081809651 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370 " "From: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081809651 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370 " "From: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081809651 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK0  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA141 " "From: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK0  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA141" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081809651 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1  to: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|clkout " "From: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1  to: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081809651 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK0  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA141 " "From: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK0  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA141" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081809651 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1  to: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|clkout " "From: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1  to: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081809651 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK0  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA141 " "From: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK0  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA141" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081809651 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1  to: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|clkout " "From: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1  to: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081809651 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK0  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA141 " "From: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK0  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA141" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081809651 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1  to: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|clkout " "From: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1  to: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081809651 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|coreclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA21 " "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|coreclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA21" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081809651 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1 " "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081809651 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: clockinfrom8gpcs  to: pld8gtxclkout " "Cell: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: clockinfrom8gpcs  to: pld8gtxclkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081809651 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk " "Cell: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081809651 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159 " "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081809651 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|coreclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA21 " "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|coreclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA21" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081809651 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1 " "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081809651 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: clockinfrom8gpcs  to: pld8gtxclkout " "Cell: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: clockinfrom8gpcs  to: pld8gtxclkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081809651 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk " "Cell: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081809651 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159 " "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081809651 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|coreclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA21 " "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|coreclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA21" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081809651 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1 " "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081809651 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: clockinfrom8gpcs  to: pld8gtxclkout " "Cell: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: clockinfrom8gpcs  to: pld8gtxclkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081809651 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk " "Cell: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081809651 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159 " "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081809651 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|coreclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA21 " "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|coreclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA21" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081809651 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1 " "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081809651 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: clockinfrom8gpcs  to: pld8gtxclkout " "Cell: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: clockinfrom8gpcs  to: pld8gtxclkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081809651 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk " "Cell: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081809651 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159 " "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081809651 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID " "From: pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081809651 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081809651 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pll_1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll_0002:pll_1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID " "From: pll_1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll_0002:pll_1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081809651 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pll_96_dac1\|pll_96_48_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll_96_48:pll_96_dac1\|pll_96_48_0002:pll_96_48_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID " "From: pll_96_dac1\|pll_96_48_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll_96_48:pll_96_dac1\|pll_96_48_0002:pll_96_48_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081809651 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_96_dac1\|pll_96_48_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: pll_96_dac1\|pll_96_48_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081809651 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1588081809651 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1588081809657 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1588081809657 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.333 " "Node: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.333" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1588081809665 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.333 " "Node: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.333" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1588081809665 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.333 " "Node: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.333" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1588081809665 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.333 " "Node: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.333" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1588081809665 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.333 " "Node: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.333" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1588081809665 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.333 " "Node: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.333" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1588081809665 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.333 " "Node: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.333" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1588081809665 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.333 " "Node: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.333" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1588081809665 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1588081809665 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Rise) pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Rise) hold " "From pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Rise) to pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Rise) (hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1588081809666 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Rise) pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Fall) hold " "From pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Rise) to pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Fall) (hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1588081809666 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1588081809666 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1588081809715 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1588081809715 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.648 " "Worst-case setup slack is -2.648" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081809717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081809717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.648            -261.423 pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -2.648            -261.423 pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081809717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.592             -55.849 dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr  " "   -2.592             -55.849 dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081809717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.598             -41.191 pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "   -0.598             -41.191 pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081809717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.419               0.000 pll_96_dac1\|pll_96_48_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.419               0.000 pll_96_dac1\|pll_96_48_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081809717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.716               0.000 dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  " "    7.716               0.000 dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081809717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.258               0.000 dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  " "    8.258               0.000 dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081809717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.926               0.000 pll_96_dac1\|pll_96_48_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    9.926               0.000 pll_96_dac1\|pll_96_48_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081809717 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588081809717 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.085 " "Worst-case hold slack is 0.085" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081809768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081809768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.085               0.000 dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr  " "    0.085               0.000 dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081809768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.156               0.000 pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.156               0.000 pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081809768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.157               0.000 pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.157               0.000 pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081809768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.157               0.000 pll_96_dac1\|pll_96_48_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.157               0.000 pll_96_dac1\|pll_96_48_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081809768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.159               0.000 pll_96_dac1\|pll_96_48_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.159               0.000 pll_96_dac1\|pll_96_48_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081809768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.239               0.000 dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  " "    0.239               0.000 dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081809768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.272               0.000 dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  " "    0.272               0.000 dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081809768 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588081809768 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 7.029 " "Worst-case recovery slack is 7.029" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081809776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081809776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.029               0.000 pll_96_dac1\|pll_96_48_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    7.029               0.000 pll_96_dac1\|pll_96_48_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081809776 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588081809776 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.559 " "Worst-case removal slack is 0.559" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081809783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081809783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.559               0.000 pll_96_dac1\|pll_96_48_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.559               0.000 pll_96_dac1\|pll_96_48_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081809783 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588081809783 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.092 " "Worst-case minimum pulse width slack is -1.092" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081809794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081809794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.092            -408.962 pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "   -1.092            -408.962 pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081809794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.208               0.000 dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr  " "    0.208               0.000 dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081809794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes  " "    0.416               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081809794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes  " "    0.416               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081809794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes  " "    0.416               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081809794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes  " "    0.416               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081809794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes  " "    0.416               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081809794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes  " "    0.416               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081809794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes  " "    0.416               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081809794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes  " "    0.416               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081809794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.520               0.000 dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr  " "    0.520               0.000 dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081809794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.041               0.000 pll_96_dac1\|pll_96_48_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.041               0.000 pll_96_dac1\|pll_96_48_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081809794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.332               0.000 pll_1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.332               0.000 pll_1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081809794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.357               0.000 REF3  " "    1.357               0.000 REF3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081809794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.074               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    2.074               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081809794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.074               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    2.074               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081809794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.074               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    2.074               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081809794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.074               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    2.074               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081809794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.074               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    2.074               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081809794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.074               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    2.074               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081809794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.074               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    2.074               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081809794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.074               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    2.074               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081809794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.599               0.000 dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp  " "    2.599               0.000 dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081809794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.599               0.000 dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp  " "    2.599               0.000 dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081809794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.213               0.000 pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.213               0.000 pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081809794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.161               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  " "    4.161               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081809794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.161               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  " "    4.161               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081809794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.161               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  " "    4.161               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081809794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.161               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  " "    4.161               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081809794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.161               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  " "    4.161               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081809794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.161               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  " "    4.161               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081809794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.161               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  " "    4.161               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081809794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.161               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  " "    4.161               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081809794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.852               0.000 pll_96_dac1\|pll_96_48_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.852               0.000 pll_96_dac1\|pll_96_48_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081809794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.064               0.000 dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  " "    5.064               0.000 dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081809794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.067               0.000 dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  " "    5.067               0.000 dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081809794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.615               0.000 pll_96_dac1\|pll_96_48_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    9.615               0.000 pll_96_dac1\|pll_96_48_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081809794 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588081809794 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 111 synchronizer chains. " "Report Metastability: Found 111 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1588081809933 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 111 " "Number of Synchronizer Chains Found: 111" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1588081809933 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1588081809933 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1588081809933 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 1.653 ns " "Worst Case Available Settling Time: 1.653 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1588081809933 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1588081809933 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1588081809933 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1588081809943 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout " "The master clock for this clock assignment could not be derived.  Clock: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was not created." { { "Warning" "WSTA_MASTER_CLOCK_NOT_FOUND" "pll240_120_ADC1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|ffplloutbot " "Specified master clock: pll240_120_ADC1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk not found on or feeding the specified source node: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|ffplloutbot" {  } {  } 0 332034 "Specified master clock: %1!s! not found on or feeding the specified source node: %2!s!" 0 0 "Design Software" 0 -1 1588081810703 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Timing Analyzer" 0 -1 1588081810703 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout " "The master clock for this clock assignment could not be derived.  Clock: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was not created." { { "Warning" "WSTA_MASTER_CLOCK_NOT_FOUND" "pll240_120_ADC1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|ffplloutbot " "Specified master clock: pll240_120_ADC1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk not found on or feeding the specified source node: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|ffplloutbot" {  } {  } 0 332034 "Specified master clock: %1!s! not found on or feeding the specified source node: %2!s!" 0 0 "Design Software" 0 -1 1588081810703 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Timing Analyzer" 0 -1 1588081810703 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout " "The master clock for this clock assignment could not be derived.  Clock: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was not created." { { "Warning" "WSTA_MASTER_CLOCK_NOT_FOUND" "pll240_120_ADC1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|ffplloutbot " "Specified master clock: pll240_120_ADC1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk not found on or feeding the specified source node: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|ffplloutbot" {  } {  } 0 332034 "Specified master clock: %1!s! not found on or feeding the specified source node: %2!s!" 0 0 "Design Software" 0 -1 1588081810704 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Timing Analyzer" 0 -1 1588081810704 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout " "The master clock for this clock assignment could not be derived.  Clock: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was not created." { { "Warning" "WSTA_MASTER_CLOCK_NOT_FOUND" "pll240_120_ADC1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|ffplloutbot " "Specified master clock: pll240_120_ADC1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk not found on or feeding the specified source node: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|ffplloutbot" {  } {  } 0 332034 "Specified master clock: %1!s! not found on or feeding the specified source node: %2!s!" 0 0 "Design Software" 0 -1 1588081810704 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Timing Analyzer" 0 -1 1588081810704 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout " "The master clock for this clock assignment could not be derived.  Clock: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was not created." { { "Warning" "WSTA_MASTER_CLOCK_NOT_FOUND" "pll240_120_ADC1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|ffplloutbot " "Specified master clock: pll240_120_ADC1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk not found on or feeding the specified source node: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|ffplloutbot" {  } {  } 0 332034 "Specified master clock: %1!s! not found on or feeding the specified source node: %2!s!" 0 0 "Design Software" 0 -1 1588081810704 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Timing Analyzer" 0 -1 1588081810704 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout " "The master clock for this clock assignment could not be derived.  Clock: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was not created." { { "Warning" "WSTA_MASTER_CLOCK_NOT_FOUND" "pll240_120_ADC1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|ffplloutbot " "Specified master clock: pll240_120_ADC1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk not found on or feeding the specified source node: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|ffplloutbot" {  } {  } 0 332034 "Specified master clock: %1!s! not found on or feeding the specified source node: %2!s!" 0 0 "Design Software" 0 -1 1588081810704 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Timing Analyzer" 0 -1 1588081810704 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout " "The master clock for this clock assignment could not be derived.  Clock: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was not created." { { "Warning" "WSTA_MASTER_CLOCK_NOT_FOUND" "pll240_120_ADC1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|ffplloutbot " "Specified master clock: pll240_120_ADC1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk not found on or feeding the specified source node: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|ffplloutbot" {  } {  } 0 332034 "Specified master clock: %1!s! not found on or feeding the specified source node: %2!s!" 0 0 "Design Software" 0 -1 1588081810704 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Timing Analyzer" 0 -1 1588081810704 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout " "The master clock for this clock assignment could not be derived.  Clock: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was not created." { { "Warning" "WSTA_MASTER_CLOCK_NOT_FOUND" "pll240_120_ADC1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|ffplloutbot " "Specified master clock: pll240_120_ADC1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk not found on or feeding the specified source node: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|ffplloutbot" {  } {  } 0 332034 "Specified master clock: %1!s! not found on or feeding the specified source node: %2!s!" 0 0 "Design Software" 0 -1 1588081810704 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Timing Analyzer" 0 -1 1588081810704 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk " "The master clock for this clock assignment could not be derived.  Clock: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk was not created." { { "Warning" "WSTA_MASTER_CLOCK_NOT_FOUND" "dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pcs_pma_interface\|wys\|clockoutto8gpcs " "Specified master clock: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp not found on or feeding the specified source node: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pcs_pma_interface\|wys\|clockoutto8gpcs" {  } {  } 0 332034 "Specified master clock: %1!s! not found on or feeding the specified source node: %2!s!" 0 0 "Design Software" 0 -1 1588081810704 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Timing Analyzer" 0 -1 1588081810704 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk " "The master clock for this clock assignment could not be derived.  Clock: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk was not created." { { "Warning" "WSTA_MASTER_CLOCK_NOT_FOUND" "dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pcs_pma_interface\|wys\|clockoutto8gpcs " "Specified master clock: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp not found on or feeding the specified source node: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pcs_pma_interface\|wys\|clockoutto8gpcs" {  } {  } 0 332034 "Specified master clock: %1!s! not found on or feeding the specified source node: %2!s!" 0 0 "Design Software" 0 -1 1588081810705 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Timing Analyzer" 0 -1 1588081810705 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SPI4_SCK_MK " "Node: SPI4_SCK_MK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DMA_SPI:spi1\|REG_SPI\[334\] SPI4_SCK_MK " "Register DMA_SPI:spi1\|REG_SPI\[334\] is being clocked by SPI4_SCK_MK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1588081810711 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1588081810711 "|top_module|SPI4_SCK_MK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081810777 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081810777 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk " "Cell: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081810777 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081810777 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081810777 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081810777 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk " "Cell: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081810777 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081810777 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081810777 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081810777 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk " "Cell: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081810777 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081810777 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081810777 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081810777 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk " "Cell: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081810777 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081810777 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081810777 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081810777 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk " "Cell: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081810777 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081810777 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081810777 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081810777 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk " "Cell: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081810777 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081810777 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081810777 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081810777 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk " "Cell: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081810777 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081810777 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081810777 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081810777 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk " "Cell: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081810777 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081810777 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370 " "From: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081810777 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370 " "From: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081810777 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370 " "From: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081810777 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370 " "From: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081810777 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370 " "From: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081810777 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370 " "From: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081810777 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370 " "From: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081810777 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370 " "From: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081810777 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK0  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA141 " "From: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK0  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA141" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081810777 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1  to: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|clkout " "From: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1  to: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081810777 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK0  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA141 " "From: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK0  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA141" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081810777 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1  to: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|clkout " "From: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1  to: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081810777 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK0  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA141 " "From: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK0  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA141" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081810777 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1  to: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|clkout " "From: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1  to: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081810777 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK0  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA141 " "From: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK0  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA141" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081810777 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1  to: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|clkout " "From: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1  to: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081810777 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|coreclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA21 " "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|coreclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA21" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081810777 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1 " "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081810777 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: clockinfrom8gpcs  to: pld8gtxclkout " "Cell: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: clockinfrom8gpcs  to: pld8gtxclkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081810777 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk " "Cell: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081810777 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159 " "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081810777 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|coreclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA21 " "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|coreclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA21" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081810777 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1 " "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081810777 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: clockinfrom8gpcs  to: pld8gtxclkout " "Cell: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: clockinfrom8gpcs  to: pld8gtxclkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081810777 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk " "Cell: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081810777 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159 " "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081810777 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|coreclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA21 " "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|coreclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA21" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081810777 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1 " "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081810777 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: clockinfrom8gpcs  to: pld8gtxclkout " "Cell: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: clockinfrom8gpcs  to: pld8gtxclkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081810777 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk " "Cell: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081810777 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159 " "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081810777 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|coreclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA21 " "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|coreclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA21" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081810777 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1 " "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081810777 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: clockinfrom8gpcs  to: pld8gtxclkout " "Cell: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: clockinfrom8gpcs  to: pld8gtxclkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081810777 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk " "Cell: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081810777 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159 " "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081810777 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID " "From: pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081810777 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081810777 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pll_1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll_0002:pll_1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID " "From: pll_1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll_0002:pll_1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081810777 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pll_96_dac1\|pll_96_48_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll_96_48:pll_96_dac1\|pll_96_48_0002:pll_96_48_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID " "From: pll_96_dac1\|pll_96_48_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll_96_48:pll_96_dac1\|pll_96_48_0002:pll_96_48_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081810777 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_96_dac1\|pll_96_48_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: pll_96_dac1\|pll_96_48_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588081810777 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1588081810777 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1588081810783 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1588081810783 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.333 " "Node: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.333" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1588081810791 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.333 " "Node: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.333" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1588081810791 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.333 " "Node: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.333" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1588081810791 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.333 " "Node: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.333" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1588081810791 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.333 " "Node: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.333" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1588081810791 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.333 " "Node: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.333" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1588081810791 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.333 " "Node: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.333" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1588081810791 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.333 " "Node: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.333" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1588081810791 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1588081810791 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Rise) pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Rise) hold " "From pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Rise) to pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Rise) (hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1588081810792 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Rise) pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Fall) hold " "From pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Rise) to pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Fall) (hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1588081810792 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1588081810792 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1588081810839 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1588081810839 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.499 " "Worst-case setup slack is -2.499" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081810842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081810842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.499            -251.316 pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -2.499            -251.316 pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081810842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.115             -44.802 dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr  " "   -2.115             -44.802 dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081810842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.408              -7.857 pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "   -0.408              -7.857 pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081810842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.497               0.000 pll_96_dac1\|pll_96_48_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.497               0.000 pll_96_dac1\|pll_96_48_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081810842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.055               0.000 dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  " "    8.055               0.000 dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081810842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.523               0.000 dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  " "    8.523               0.000 dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081810842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.955               0.000 pll_96_dac1\|pll_96_48_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    9.955               0.000 pll_96_dac1\|pll_96_48_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081810842 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588081810842 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.059 " "Worst-case hold slack is -0.059" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081810893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081810893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.059              -0.282 dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr  " "   -0.059              -0.282 dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081810893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.117               0.000 pll_96_dac1\|pll_96_48_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.117               0.000 pll_96_dac1\|pll_96_48_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081810893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.132               0.000 pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.132               0.000 pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081810893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.143               0.000 pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.143               0.000 pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081810893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.146               0.000 dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  " "    0.146               0.000 dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081810893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.147               0.000 pll_96_dac1\|pll_96_48_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.147               0.000 pll_96_dac1\|pll_96_48_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081810893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.164               0.000 dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  " "    0.164               0.000 dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081810893 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588081810893 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 7.465 " "Worst-case recovery slack is 7.465" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081810901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081810901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.465               0.000 pll_96_dac1\|pll_96_48_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    7.465               0.000 pll_96_dac1\|pll_96_48_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081810901 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588081810901 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.503 " "Worst-case removal slack is 0.503" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081810909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081810909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.503               0.000 pll_96_dac1\|pll_96_48_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.503               0.000 pll_96_dac1\|pll_96_48_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081810909 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588081810909 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.092 " "Worst-case minimum pulse width slack is -1.092" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081810920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081810920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.092            -408.962 pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "   -1.092            -408.962 pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081810920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.208               0.000 dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr  " "    0.208               0.000 dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081810920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes  " "    0.416               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081810920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes  " "    0.416               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081810920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes  " "    0.416               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081810920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes  " "    0.416               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081810920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes  " "    0.416               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081810920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes  " "    0.416               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081810920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes  " "    0.416               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081810920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes  " "    0.416               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081810920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.520               0.000 dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr  " "    0.520               0.000 dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081810920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.041               0.000 pll_96_dac1\|pll_96_48_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.041               0.000 pll_96_dac1\|pll_96_48_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081810920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.332               0.000 pll_1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.332               0.000 pll_1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081810920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.357               0.000 REF3  " "    1.357               0.000 REF3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081810920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.076               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    2.076               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081810920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.076               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    2.076               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081810920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.076               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    2.076               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081810920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.076               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    2.076               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081810920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.076               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    2.076               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081810920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.076               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    2.076               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081810920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.076               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    2.076               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081810920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.076               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    2.076               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081810920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.600               0.000 dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp  " "    2.600               0.000 dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081810920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.600               0.000 dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp  " "    2.600               0.000 dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081810920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.212               0.000 pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.212               0.000 pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081810920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.163               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  " "    4.163               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081810920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.163               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  " "    4.163               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081810920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.163               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  " "    4.163               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081810920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.163               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  " "    4.163               0.000 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081810920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.163               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  " "    4.163               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081810920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.163               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  " "    4.163               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081810920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.163               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  " "    4.163               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081810920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.163               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  " "    4.163               0.000 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081810920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.855               0.000 pll_96_dac1\|pll_96_48_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.855               0.000 pll_96_dac1\|pll_96_48_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081810920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.065               0.000 dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  " "    5.065               0.000 dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081810920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.065               0.000 dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  " "    5.065               0.000 dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081810920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.614               0.000 pll_96_dac1\|pll_96_48_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    9.614               0.000 pll_96_dac1\|pll_96_48_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588081810920 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588081810920 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 111 synchronizer chains. " "Report Metastability: Found 111 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1588081811057 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 111 " "Number of Synchronizer Chains Found: 111" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1588081811057 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1588081811057 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1588081811057 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 1.891 ns " "Worst Case Available Settling Time: 1.891 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1588081811057 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1588081811057 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1588081811057 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1588081813661 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1588081813670 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 970 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 970 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1561 " "Peak virtual memory: 1561 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1588081814042 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 28 16:50:14 2020 " "Processing ended: Tue Apr 28 16:50:14 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1588081814042 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:53 " "Elapsed time: 00:00:53" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1588081814042 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:07 " "Total CPU time (on all processors): 00:01:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1588081814042 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1588081814042 ""}
