// Seed: 3645094631
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  id_5(
      .id_0(id_1), .id_1(), .id_2(1'b0), .id_3(id_4 & id_3), .id_4(1), .id_5(), .id_6(id_3), .id_7()
  );
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input tri id_0,
    output tri1 id_1,
    input supply0 id_2,
    output wor id_3
);
  wire id_5, id_6;
  module_0 modCall_1 (
      id_5,
      id_6,
      id_6,
      id_6
  );
endmodule
