data_memory.v,verilog,xil_defaultlib,../../../../boothproject.gen/sources_1/ip/data_memory/sim/data_memory.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
