
TestCan_v2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009d48  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000017c  08009f28  08009f28  0000af28  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a0a4  0800a0a4  0000c06c  2**0
                  CONTENTS
  4 .ARM          00000008  0800a0a4  0800a0a4  0000b0a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a0ac  0800a0ac  0000c06c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  0800a0ac  0800a0ac  0000b0ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000008  0800a0b4  0800a0b4  0000b0b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  0800a0bc  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000376c  2000006c  0800a128  0000c06c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200037d8  0800a128  0000c7d8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c06c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000216a2  00000000  00000000  0000c09c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000043e4  00000000  00000000  0002d73e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001c18  00000000  00000000  00031b28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000015c2  00000000  00000000  00033740  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000078b0  00000000  00000000  00034d02  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001e15d  00000000  00000000  0003c5b2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0010e1ee  00000000  00000000  0005a70f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001688fd  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008018  00000000  00000000  00168940  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000060  00000000  00000000  00170958  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	2000006c 	.word	0x2000006c
 80001fc:	00000000 	.word	0x00000000
 8000200:	08009f10 	.word	0x08009f10

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000070 	.word	0x20000070
 800021c:	08009f10 	.word	0x08009f10

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80002d4:	f000 b96a 	b.w	80005ac <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9d08      	ldr	r5, [sp, #32]
 80002f6:	460c      	mov	r4, r1
 80002f8:	2b00      	cmp	r3, #0
 80002fa:	d14e      	bne.n	800039a <__udivmoddi4+0xaa>
 80002fc:	4694      	mov	ip, r2
 80002fe:	458c      	cmp	ip, r1
 8000300:	4686      	mov	lr, r0
 8000302:	fab2 f282 	clz	r2, r2
 8000306:	d962      	bls.n	80003ce <__udivmoddi4+0xde>
 8000308:	b14a      	cbz	r2, 800031e <__udivmoddi4+0x2e>
 800030a:	f1c2 0320 	rsb	r3, r2, #32
 800030e:	4091      	lsls	r1, r2
 8000310:	fa20 f303 	lsr.w	r3, r0, r3
 8000314:	fa0c fc02 	lsl.w	ip, ip, r2
 8000318:	4319      	orrs	r1, r3
 800031a:	fa00 fe02 	lsl.w	lr, r0, r2
 800031e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000322:	fa1f f68c 	uxth.w	r6, ip
 8000326:	fbb1 f4f7 	udiv	r4, r1, r7
 800032a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800032e:	fb07 1114 	mls	r1, r7, r4, r1
 8000332:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000336:	fb04 f106 	mul.w	r1, r4, r6
 800033a:	4299      	cmp	r1, r3
 800033c:	d90a      	bls.n	8000354 <__udivmoddi4+0x64>
 800033e:	eb1c 0303 	adds.w	r3, ip, r3
 8000342:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 8000346:	f080 8112 	bcs.w	800056e <__udivmoddi4+0x27e>
 800034a:	4299      	cmp	r1, r3
 800034c:	f240 810f 	bls.w	800056e <__udivmoddi4+0x27e>
 8000350:	3c02      	subs	r4, #2
 8000352:	4463      	add	r3, ip
 8000354:	1a59      	subs	r1, r3, r1
 8000356:	fa1f f38e 	uxth.w	r3, lr
 800035a:	fbb1 f0f7 	udiv	r0, r1, r7
 800035e:	fb07 1110 	mls	r1, r7, r0, r1
 8000362:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000366:	fb00 f606 	mul.w	r6, r0, r6
 800036a:	429e      	cmp	r6, r3
 800036c:	d90a      	bls.n	8000384 <__udivmoddi4+0x94>
 800036e:	eb1c 0303 	adds.w	r3, ip, r3
 8000372:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 8000376:	f080 80fc 	bcs.w	8000572 <__udivmoddi4+0x282>
 800037a:	429e      	cmp	r6, r3
 800037c:	f240 80f9 	bls.w	8000572 <__udivmoddi4+0x282>
 8000380:	4463      	add	r3, ip
 8000382:	3802      	subs	r0, #2
 8000384:	1b9b      	subs	r3, r3, r6
 8000386:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800038a:	2100      	movs	r1, #0
 800038c:	b11d      	cbz	r5, 8000396 <__udivmoddi4+0xa6>
 800038e:	40d3      	lsrs	r3, r2
 8000390:	2200      	movs	r2, #0
 8000392:	e9c5 3200 	strd	r3, r2, [r5]
 8000396:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800039a:	428b      	cmp	r3, r1
 800039c:	d905      	bls.n	80003aa <__udivmoddi4+0xba>
 800039e:	b10d      	cbz	r5, 80003a4 <__udivmoddi4+0xb4>
 80003a0:	e9c5 0100 	strd	r0, r1, [r5]
 80003a4:	2100      	movs	r1, #0
 80003a6:	4608      	mov	r0, r1
 80003a8:	e7f5      	b.n	8000396 <__udivmoddi4+0xa6>
 80003aa:	fab3 f183 	clz	r1, r3
 80003ae:	2900      	cmp	r1, #0
 80003b0:	d146      	bne.n	8000440 <__udivmoddi4+0x150>
 80003b2:	42a3      	cmp	r3, r4
 80003b4:	d302      	bcc.n	80003bc <__udivmoddi4+0xcc>
 80003b6:	4290      	cmp	r0, r2
 80003b8:	f0c0 80f0 	bcc.w	800059c <__udivmoddi4+0x2ac>
 80003bc:	1a86      	subs	r6, r0, r2
 80003be:	eb64 0303 	sbc.w	r3, r4, r3
 80003c2:	2001      	movs	r0, #1
 80003c4:	2d00      	cmp	r5, #0
 80003c6:	d0e6      	beq.n	8000396 <__udivmoddi4+0xa6>
 80003c8:	e9c5 6300 	strd	r6, r3, [r5]
 80003cc:	e7e3      	b.n	8000396 <__udivmoddi4+0xa6>
 80003ce:	2a00      	cmp	r2, #0
 80003d0:	f040 8090 	bne.w	80004f4 <__udivmoddi4+0x204>
 80003d4:	eba1 040c 	sub.w	r4, r1, ip
 80003d8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003dc:	fa1f f78c 	uxth.w	r7, ip
 80003e0:	2101      	movs	r1, #1
 80003e2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003e6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003ea:	fb08 4416 	mls	r4, r8, r6, r4
 80003ee:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003f2:	fb07 f006 	mul.w	r0, r7, r6
 80003f6:	4298      	cmp	r0, r3
 80003f8:	d908      	bls.n	800040c <__udivmoddi4+0x11c>
 80003fa:	eb1c 0303 	adds.w	r3, ip, r3
 80003fe:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 8000402:	d202      	bcs.n	800040a <__udivmoddi4+0x11a>
 8000404:	4298      	cmp	r0, r3
 8000406:	f200 80cd 	bhi.w	80005a4 <__udivmoddi4+0x2b4>
 800040a:	4626      	mov	r6, r4
 800040c:	1a1c      	subs	r4, r3, r0
 800040e:	fa1f f38e 	uxth.w	r3, lr
 8000412:	fbb4 f0f8 	udiv	r0, r4, r8
 8000416:	fb08 4410 	mls	r4, r8, r0, r4
 800041a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800041e:	fb00 f707 	mul.w	r7, r0, r7
 8000422:	429f      	cmp	r7, r3
 8000424:	d908      	bls.n	8000438 <__udivmoddi4+0x148>
 8000426:	eb1c 0303 	adds.w	r3, ip, r3
 800042a:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 800042e:	d202      	bcs.n	8000436 <__udivmoddi4+0x146>
 8000430:	429f      	cmp	r7, r3
 8000432:	f200 80b0 	bhi.w	8000596 <__udivmoddi4+0x2a6>
 8000436:	4620      	mov	r0, r4
 8000438:	1bdb      	subs	r3, r3, r7
 800043a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800043e:	e7a5      	b.n	800038c <__udivmoddi4+0x9c>
 8000440:	f1c1 0620 	rsb	r6, r1, #32
 8000444:	408b      	lsls	r3, r1
 8000446:	fa22 f706 	lsr.w	r7, r2, r6
 800044a:	431f      	orrs	r7, r3
 800044c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000450:	fa04 f301 	lsl.w	r3, r4, r1
 8000454:	ea43 030c 	orr.w	r3, r3, ip
 8000458:	40f4      	lsrs	r4, r6
 800045a:	fa00 f801 	lsl.w	r8, r0, r1
 800045e:	0c38      	lsrs	r0, r7, #16
 8000460:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000464:	fbb4 fef0 	udiv	lr, r4, r0
 8000468:	fa1f fc87 	uxth.w	ip, r7
 800046c:	fb00 441e 	mls	r4, r0, lr, r4
 8000470:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000474:	fb0e f90c 	mul.w	r9, lr, ip
 8000478:	45a1      	cmp	r9, r4
 800047a:	fa02 f201 	lsl.w	r2, r2, r1
 800047e:	d90a      	bls.n	8000496 <__udivmoddi4+0x1a6>
 8000480:	193c      	adds	r4, r7, r4
 8000482:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000486:	f080 8084 	bcs.w	8000592 <__udivmoddi4+0x2a2>
 800048a:	45a1      	cmp	r9, r4
 800048c:	f240 8081 	bls.w	8000592 <__udivmoddi4+0x2a2>
 8000490:	f1ae 0e02 	sub.w	lr, lr, #2
 8000494:	443c      	add	r4, r7
 8000496:	eba4 0409 	sub.w	r4, r4, r9
 800049a:	fa1f f983 	uxth.w	r9, r3
 800049e:	fbb4 f3f0 	udiv	r3, r4, r0
 80004a2:	fb00 4413 	mls	r4, r0, r3, r4
 80004a6:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80004aa:	fb03 fc0c 	mul.w	ip, r3, ip
 80004ae:	45a4      	cmp	ip, r4
 80004b0:	d907      	bls.n	80004c2 <__udivmoddi4+0x1d2>
 80004b2:	193c      	adds	r4, r7, r4
 80004b4:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 80004b8:	d267      	bcs.n	800058a <__udivmoddi4+0x29a>
 80004ba:	45a4      	cmp	ip, r4
 80004bc:	d965      	bls.n	800058a <__udivmoddi4+0x29a>
 80004be:	3b02      	subs	r3, #2
 80004c0:	443c      	add	r4, r7
 80004c2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80004c6:	fba0 9302 	umull	r9, r3, r0, r2
 80004ca:	eba4 040c 	sub.w	r4, r4, ip
 80004ce:	429c      	cmp	r4, r3
 80004d0:	46ce      	mov	lr, r9
 80004d2:	469c      	mov	ip, r3
 80004d4:	d351      	bcc.n	800057a <__udivmoddi4+0x28a>
 80004d6:	d04e      	beq.n	8000576 <__udivmoddi4+0x286>
 80004d8:	b155      	cbz	r5, 80004f0 <__udivmoddi4+0x200>
 80004da:	ebb8 030e 	subs.w	r3, r8, lr
 80004de:	eb64 040c 	sbc.w	r4, r4, ip
 80004e2:	fa04 f606 	lsl.w	r6, r4, r6
 80004e6:	40cb      	lsrs	r3, r1
 80004e8:	431e      	orrs	r6, r3
 80004ea:	40cc      	lsrs	r4, r1
 80004ec:	e9c5 6400 	strd	r6, r4, [r5]
 80004f0:	2100      	movs	r1, #0
 80004f2:	e750      	b.n	8000396 <__udivmoddi4+0xa6>
 80004f4:	f1c2 0320 	rsb	r3, r2, #32
 80004f8:	fa20 f103 	lsr.w	r1, r0, r3
 80004fc:	fa0c fc02 	lsl.w	ip, ip, r2
 8000500:	fa24 f303 	lsr.w	r3, r4, r3
 8000504:	4094      	lsls	r4, r2
 8000506:	430c      	orrs	r4, r1
 8000508:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800050c:	fa00 fe02 	lsl.w	lr, r0, r2
 8000510:	fa1f f78c 	uxth.w	r7, ip
 8000514:	fbb3 f0f8 	udiv	r0, r3, r8
 8000518:	fb08 3110 	mls	r1, r8, r0, r3
 800051c:	0c23      	lsrs	r3, r4, #16
 800051e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000522:	fb00 f107 	mul.w	r1, r0, r7
 8000526:	4299      	cmp	r1, r3
 8000528:	d908      	bls.n	800053c <__udivmoddi4+0x24c>
 800052a:	eb1c 0303 	adds.w	r3, ip, r3
 800052e:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 8000532:	d22c      	bcs.n	800058e <__udivmoddi4+0x29e>
 8000534:	4299      	cmp	r1, r3
 8000536:	d92a      	bls.n	800058e <__udivmoddi4+0x29e>
 8000538:	3802      	subs	r0, #2
 800053a:	4463      	add	r3, ip
 800053c:	1a5b      	subs	r3, r3, r1
 800053e:	b2a4      	uxth	r4, r4
 8000540:	fbb3 f1f8 	udiv	r1, r3, r8
 8000544:	fb08 3311 	mls	r3, r8, r1, r3
 8000548:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800054c:	fb01 f307 	mul.w	r3, r1, r7
 8000550:	42a3      	cmp	r3, r4
 8000552:	d908      	bls.n	8000566 <__udivmoddi4+0x276>
 8000554:	eb1c 0404 	adds.w	r4, ip, r4
 8000558:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 800055c:	d213      	bcs.n	8000586 <__udivmoddi4+0x296>
 800055e:	42a3      	cmp	r3, r4
 8000560:	d911      	bls.n	8000586 <__udivmoddi4+0x296>
 8000562:	3902      	subs	r1, #2
 8000564:	4464      	add	r4, ip
 8000566:	1ae4      	subs	r4, r4, r3
 8000568:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800056c:	e739      	b.n	80003e2 <__udivmoddi4+0xf2>
 800056e:	4604      	mov	r4, r0
 8000570:	e6f0      	b.n	8000354 <__udivmoddi4+0x64>
 8000572:	4608      	mov	r0, r1
 8000574:	e706      	b.n	8000384 <__udivmoddi4+0x94>
 8000576:	45c8      	cmp	r8, r9
 8000578:	d2ae      	bcs.n	80004d8 <__udivmoddi4+0x1e8>
 800057a:	ebb9 0e02 	subs.w	lr, r9, r2
 800057e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000582:	3801      	subs	r0, #1
 8000584:	e7a8      	b.n	80004d8 <__udivmoddi4+0x1e8>
 8000586:	4631      	mov	r1, r6
 8000588:	e7ed      	b.n	8000566 <__udivmoddi4+0x276>
 800058a:	4603      	mov	r3, r0
 800058c:	e799      	b.n	80004c2 <__udivmoddi4+0x1d2>
 800058e:	4630      	mov	r0, r6
 8000590:	e7d4      	b.n	800053c <__udivmoddi4+0x24c>
 8000592:	46d6      	mov	lr, sl
 8000594:	e77f      	b.n	8000496 <__udivmoddi4+0x1a6>
 8000596:	4463      	add	r3, ip
 8000598:	3802      	subs	r0, #2
 800059a:	e74d      	b.n	8000438 <__udivmoddi4+0x148>
 800059c:	4606      	mov	r6, r0
 800059e:	4623      	mov	r3, r4
 80005a0:	4608      	mov	r0, r1
 80005a2:	e70f      	b.n	80003c4 <__udivmoddi4+0xd4>
 80005a4:	3e02      	subs	r6, #2
 80005a6:	4463      	add	r3, ip
 80005a8:	e730      	b.n	800040c <__udivmoddi4+0x11c>
 80005aa:	bf00      	nop

080005ac <__aeabi_idiv0>:
 80005ac:	4770      	bx	lr
 80005ae:	bf00      	nop

080005b0 <_write>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

extern "C" int _write(int file, char *data, int len)
{
 80005b0:	b580      	push	{r7, lr}
 80005b2:	b084      	sub	sp, #16
 80005b4:	af00      	add	r7, sp, #0
 80005b6:	60f8      	str	r0, [r7, #12]
 80005b8:	60b9      	str	r1, [r7, #8]
 80005ba:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t*) data, len, 100);
 80005bc:	687b      	ldr	r3, [r7, #4]
 80005be:	b29a      	uxth	r2, r3
 80005c0:	2364      	movs	r3, #100	@ 0x64
 80005c2:	68b9      	ldr	r1, [r7, #8]
 80005c4:	4803      	ldr	r0, [pc, #12]	@ (80005d4 <_write+0x24>)
 80005c6:	f003 fae9 	bl	8003b9c <HAL_UART_Transmit>
	return len;
 80005ca:	687b      	ldr	r3, [r7, #4]
}
 80005cc:	4618      	mov	r0, r3
 80005ce:	3710      	adds	r7, #16
 80005d0:	46bd      	mov	sp, r7
 80005d2:	bd80      	pop	{r7, pc}
 80005d4:	200000ec 	.word	0x200000ec

080005d8 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 80005d8:	b580      	push	{r7, lr}
 80005da:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80005dc:	f000 fd2b 	bl	8001036 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 80005e0:	f000 f874 	bl	80006cc <_Z18SystemClock_Configv>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 80005e4:	f000 f974 	bl	80008d0 <_ZL12MX_GPIO_Initv>
	MX_FDCAN1_Init();
 80005e8:	f000 f8c6 	bl	8000778 <_ZL14MX_FDCAN1_Initv>
	MX_USART2_UART_Init();
 80005ec:	f000 f910 	bl	8000810 <_ZL19MX_USART2_UART_Initv>
	/* USER CODE BEGIN 2 */

	printf("Can Test\r\n");
 80005f0:	4826      	ldr	r0, [pc, #152]	@ (800068c <main+0xb4>)
 80005f2:	f008 fec9 	bl	8009388 <puts>

	can.setHandleFdcan(&hfdcan1);
 80005f6:	4926      	ldr	r1, [pc, #152]	@ (8000690 <main+0xb8>)
 80005f8:	4826      	ldr	r0, [pc, #152]	@ (8000694 <main+0xbc>)
 80005fa:	f008 fb91 	bl	8008d20 <_ZN15FdcanController14setHandleFdcanEP19FDCAN_HandleTypeDef>
	can.setHandleMutex(&mutexCanHandle);
 80005fe:	4926      	ldr	r1, [pc, #152]	@ (8000698 <main+0xc0>)
 8000600:	4824      	ldr	r0, [pc, #144]	@ (8000694 <main+0xbc>)
 8000602:	f008 fba9 	bl	8008d58 <_ZN15FdcanController14setHandleMutexEPPv>
	can.setHandleQueue(&queueCanHandle);
 8000606:	4925      	ldr	r1, [pc, #148]	@ (800069c <main+0xc4>)
 8000608:	4822      	ldr	r0, [pc, #136]	@ (8000694 <main+0xbc>)
 800060a:	f008 fb97 	bl	8008d3c <_ZN15FdcanController14setHandleQueueEPPv>
	can.setHandleSem(&semCanHandle);
 800060e:	4924      	ldr	r1, [pc, #144]	@ (80006a0 <main+0xc8>)
 8000610:	4820      	ldr	r0, [pc, #128]	@ (8000694 <main+0xbc>)
 8000612:	f008 fbaf 	bl	8008d74 <_ZN15FdcanController12setHandleSemEPPv>
	if (can.init() != FdcanController::State::Ok)
 8000616:	481f      	ldr	r0, [pc, #124]	@ (8000694 <main+0xbc>)
 8000618:	f008 fbba 	bl	8008d90 <_ZN15FdcanController4initEv>
 800061c:	4603      	mov	r3, r0
 800061e:	2b00      	cmp	r3, #0
 8000620:	bf14      	ite	ne
 8000622:	2301      	movne	r3, #1
 8000624:	2300      	moveq	r3, #0
 8000626:	b2db      	uxtb	r3, r3
 8000628:	2b00      	cmp	r3, #0
 800062a:	d002      	beq.n	8000632 <main+0x5a>
	{
		printf("error\r\n");
 800062c:	481d      	ldr	r0, [pc, #116]	@ (80006a4 <main+0xcc>)
 800062e:	f008 feab 	bl	8009388 <puts>
	}

	/* USER CODE END 2 */

	/* Init scheduler */
	osKernelInitialize();
 8000632:	f004 fd61 	bl	80050f8 <osKernelInitialize>
	/* Create the mutex(es) */
	/* creation of mutexCan */
	mutexCanHandle = osMutexNew(&mutexCan_attributes);
 8000636:	481c      	ldr	r0, [pc, #112]	@ (80006a8 <main+0xd0>)
 8000638:	f004 fe55 	bl	80052e6 <osMutexNew>
 800063c:	4603      	mov	r3, r0
 800063e:	4a16      	ldr	r2, [pc, #88]	@ (8000698 <main+0xc0>)
 8000640:	6013      	str	r3, [r2, #0]
	/* add mutexes, ... */
	/* USER CODE END RTOS_MUTEX */

	/* Create the semaphores(s) */
	/* creation of semCan */
	semCanHandle = osSemaphoreNew(1, 1, &semCan_attributes);
 8000642:	4a1a      	ldr	r2, [pc, #104]	@ (80006ac <main+0xd4>)
 8000644:	2101      	movs	r1, #1
 8000646:	2001      	movs	r0, #1
 8000648:	f004 ff5b 	bl	8005502 <osSemaphoreNew>
 800064c:	4603      	mov	r3, r0
 800064e:	4a14      	ldr	r2, [pc, #80]	@ (80006a0 <main+0xc8>)
 8000650:	6013      	str	r3, [r2, #0]
	/* start timers, add new ones, ... */
	/* USER CODE END RTOS_TIMERS */

	/* Create the queue(s) */
	/* creation of queueCan */
	queueCanHandle = osMessageQueueNew(16, sizeof(FdcanMsg),
 8000652:	4a17      	ldr	r2, [pc, #92]	@ (80006b0 <main+0xd8>)
 8000654:	2154      	movs	r1, #84	@ 0x54
 8000656:	2010      	movs	r0, #16
 8000658:	f005 f872 	bl	8005740 <osMessageQueueNew>
 800065c:	4603      	mov	r3, r0
 800065e:	4a0f      	ldr	r2, [pc, #60]	@ (800069c <main+0xc4>)
 8000660:	6013      	str	r3, [r2, #0]
	/* add queues, ... */
	/* USER CODE END RTOS_QUEUES */

	/* Create the thread(s) */
	/* creation of task0 */
	task0Handle = osThreadNew(startTask0, NULL, &task0_attributes);
 8000662:	4a14      	ldr	r2, [pc, #80]	@ (80006b4 <main+0xdc>)
 8000664:	2100      	movs	r1, #0
 8000666:	4814      	ldr	r0, [pc, #80]	@ (80006b8 <main+0xe0>)
 8000668:	f004 fd90 	bl	800518c <osThreadNew>
 800066c:	4603      	mov	r3, r0
 800066e:	4a13      	ldr	r2, [pc, #76]	@ (80006bc <main+0xe4>)
 8000670:	6013      	str	r3, [r2, #0]

	/* creation of task1 */
	task1Handle = osThreadNew(startTask1, NULL, &task1_attributes);
 8000672:	4a13      	ldr	r2, [pc, #76]	@ (80006c0 <main+0xe8>)
 8000674:	2100      	movs	r1, #0
 8000676:	4813      	ldr	r0, [pc, #76]	@ (80006c4 <main+0xec>)
 8000678:	f004 fd88 	bl	800518c <osThreadNew>
 800067c:	4603      	mov	r3, r0
 800067e:	4a12      	ldr	r2, [pc, #72]	@ (80006c8 <main+0xf0>)
 8000680:	6013      	str	r3, [r2, #0]
	/* USER CODE BEGIN RTOS_EVENTS */
	/* add events, ... */
	/* USER CODE END RTOS_EVENTS */

	/* Start scheduler */
	osKernelStart();
 8000682:	f004 fd5d 	bl	8005140 <osKernelStart>

	/* We should never get here as control is now taken by the scheduler */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1)
 8000686:	bf00      	nop
 8000688:	e7fd      	b.n	8000686 <main+0xae>
 800068a:	bf00      	nop
 800068c:	08009f58 	.word	0x08009f58
 8000690:	20000088 	.word	0x20000088
 8000694:	20000194 	.word	0x20000194
 8000698:	2000018c 	.word	0x2000018c
 800069c:	20000188 	.word	0x20000188
 80006a0:	20000190 	.word	0x20000190
 80006a4:	08009f64 	.word	0x08009f64
 80006a8:	08009ff0 	.word	0x08009ff0
 80006ac:	0800a000 	.word	0x0800a000
 80006b0:	08009fd8 	.word	0x08009fd8
 80006b4:	08009f90 	.word	0x08009f90
 80006b8:	08000a21 	.word	0x08000a21
 80006bc:	20000180 	.word	0x20000180
 80006c0:	08009fb4 	.word	0x08009fb4
 80006c4:	08000a95 	.word	0x08000a95
 80006c8:	20000184 	.word	0x20000184

080006cc <_Z18SystemClock_Configv>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 80006cc:	b580      	push	{r7, lr}
 80006ce:	b094      	sub	sp, #80	@ 0x50
 80006d0:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct =
 80006d2:	f107 0318 	add.w	r3, r7, #24
 80006d6:	2238      	movs	r2, #56	@ 0x38
 80006d8:	2100      	movs	r1, #0
 80006da:	4618      	mov	r0, r3
 80006dc:	f008 ff34 	bl	8009548 <memset>
	{ 0 };
	RCC_ClkInitTypeDef RCC_ClkInitStruct =
 80006e0:	1d3b      	adds	r3, r7, #4
 80006e2:	2200      	movs	r2, #0
 80006e4:	601a      	str	r2, [r3, #0]
 80006e6:	605a      	str	r2, [r3, #4]
 80006e8:	609a      	str	r2, [r3, #8]
 80006ea:	60da      	str	r2, [r3, #12]
 80006ec:	611a      	str	r2, [r3, #16]
	{ 0 };

	/** Configure the main internal regulator output voltage
	 */
	HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 80006ee:	2000      	movs	r0, #0
 80006f0:	f001 fe56 	bl	80023a0 <HAL_PWREx_ControlVoltageScaling>

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80006f4:	2302      	movs	r3, #2
 80006f6:	61bb      	str	r3, [r7, #24]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80006f8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80006fc:	627b      	str	r3, [r7, #36]	@ 0x24
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006fe:	2340      	movs	r3, #64	@ 0x40
 8000700:	62bb      	str	r3, [r7, #40]	@ 0x28
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000702:	2302      	movs	r3, #2
 8000704:	637b      	str	r3, [r7, #52]	@ 0x34
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000706:	2302      	movs	r3, #2
 8000708:	63bb      	str	r3, [r7, #56]	@ 0x38
	RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 800070a:	2304      	movs	r3, #4
 800070c:	63fb      	str	r3, [r7, #60]	@ 0x3c
	RCC_OscInitStruct.PLL.PLLN = 85;
 800070e:	2355      	movs	r3, #85	@ 0x55
 8000710:	643b      	str	r3, [r7, #64]	@ 0x40
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000712:	2302      	movs	r3, #2
 8000714:	647b      	str	r3, [r7, #68]	@ 0x44
	RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000716:	2302      	movs	r3, #2
 8000718:	64bb      	str	r3, [r7, #72]	@ 0x48
	RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800071a:	2302      	movs	r3, #2
 800071c:	64fb      	str	r3, [r7, #76]	@ 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800071e:	f107 0318 	add.w	r3, r7, #24
 8000722:	4618      	mov	r0, r3
 8000724:	f001 fef0 	bl	8002508 <HAL_RCC_OscConfig>
 8000728:	4603      	mov	r3, r0
 800072a:	2b00      	cmp	r3, #0
 800072c:	bf14      	ite	ne
 800072e:	2301      	movne	r3, #1
 8000730:	2300      	moveq	r3, #0
 8000732:	b2db      	uxtb	r3, r3
 8000734:	2b00      	cmp	r3, #0
 8000736:	d001      	beq.n	800073c <_Z18SystemClock_Configv+0x70>
	{
		Error_Handler();
 8000738:	f000 f9d6 	bl	8000ae8 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 800073c:	230f      	movs	r3, #15
 800073e:	607b      	str	r3, [r7, #4]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000740:	2303      	movs	r3, #3
 8000742:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000744:	2300      	movs	r3, #0
 8000746:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000748:	2300      	movs	r3, #0
 800074a:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800074c:	2300      	movs	r3, #0
 800074e:	617b      	str	r3, [r7, #20]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000750:	1d3b      	adds	r3, r7, #4
 8000752:	2104      	movs	r1, #4
 8000754:	4618      	mov	r0, r3
 8000756:	f002 f9e9 	bl	8002b2c <HAL_RCC_ClockConfig>
 800075a:	4603      	mov	r3, r0
 800075c:	2b00      	cmp	r3, #0
 800075e:	bf14      	ite	ne
 8000760:	2301      	movne	r3, #1
 8000762:	2300      	moveq	r3, #0
 8000764:	b2db      	uxtb	r3, r3
 8000766:	2b00      	cmp	r3, #0
 8000768:	d001      	beq.n	800076e <_Z18SystemClock_Configv+0xa2>
	{
		Error_Handler();
 800076a:	f000 f9bd 	bl	8000ae8 <Error_Handler>
	}
}
 800076e:	bf00      	nop
 8000770:	3750      	adds	r7, #80	@ 0x50
 8000772:	46bd      	mov	sp, r7
 8000774:	bd80      	pop	{r7, pc}
	...

08000778 <_ZL14MX_FDCAN1_Initv>:
 * @brief FDCAN1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_FDCAN1_Init(void)
{
 8000778:	b580      	push	{r7, lr}
 800077a:	af00      	add	r7, sp, #0
	/* USER CODE END FDCAN1_Init 0 */

	/* USER CODE BEGIN FDCAN1_Init 1 */

	/* USER CODE END FDCAN1_Init 1 */
	hfdcan1.Instance = FDCAN1;
 800077c:	4b22      	ldr	r3, [pc, #136]	@ (8000808 <_ZL14MX_FDCAN1_Initv+0x90>)
 800077e:	4a23      	ldr	r2, [pc, #140]	@ (800080c <_ZL14MX_FDCAN1_Initv+0x94>)
 8000780:	601a      	str	r2, [r3, #0]
	hfdcan1.Init.ClockDivider = FDCAN_CLOCK_DIV2;
 8000782:	4b21      	ldr	r3, [pc, #132]	@ (8000808 <_ZL14MX_FDCAN1_Initv+0x90>)
 8000784:	2201      	movs	r2, #1
 8000786:	605a      	str	r2, [r3, #4]
	hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8000788:	4b1f      	ldr	r3, [pc, #124]	@ (8000808 <_ZL14MX_FDCAN1_Initv+0x90>)
 800078a:	2200      	movs	r2, #0
 800078c:	609a      	str	r2, [r3, #8]
	hfdcan1.Init.Mode = FDCAN_MODE_EXTERNAL_LOOPBACK;
 800078e:	4b1e      	ldr	r3, [pc, #120]	@ (8000808 <_ZL14MX_FDCAN1_Initv+0x90>)
 8000790:	2204      	movs	r2, #4
 8000792:	60da      	str	r2, [r3, #12]
	hfdcan1.Init.AutoRetransmission = DISABLE;
 8000794:	4b1c      	ldr	r3, [pc, #112]	@ (8000808 <_ZL14MX_FDCAN1_Initv+0x90>)
 8000796:	2200      	movs	r2, #0
 8000798:	741a      	strb	r2, [r3, #16]
	hfdcan1.Init.TransmitPause = DISABLE;
 800079a:	4b1b      	ldr	r3, [pc, #108]	@ (8000808 <_ZL14MX_FDCAN1_Initv+0x90>)
 800079c:	2200      	movs	r2, #0
 800079e:	745a      	strb	r2, [r3, #17]
	hfdcan1.Init.ProtocolException = DISABLE;
 80007a0:	4b19      	ldr	r3, [pc, #100]	@ (8000808 <_ZL14MX_FDCAN1_Initv+0x90>)
 80007a2:	2200      	movs	r2, #0
 80007a4:	749a      	strb	r2, [r3, #18]
	hfdcan1.Init.NominalPrescaler = 283;
 80007a6:	4b18      	ldr	r3, [pc, #96]	@ (8000808 <_ZL14MX_FDCAN1_Initv+0x90>)
 80007a8:	f240 121b 	movw	r2, #283	@ 0x11b
 80007ac:	615a      	str	r2, [r3, #20]
	hfdcan1.Init.NominalSyncJumpWidth = 1;
 80007ae:	4b16      	ldr	r3, [pc, #88]	@ (8000808 <_ZL14MX_FDCAN1_Initv+0x90>)
 80007b0:	2201      	movs	r2, #1
 80007b2:	619a      	str	r2, [r3, #24]
	hfdcan1.Init.NominalTimeSeg1 = 1;
 80007b4:	4b14      	ldr	r3, [pc, #80]	@ (8000808 <_ZL14MX_FDCAN1_Initv+0x90>)
 80007b6:	2201      	movs	r2, #1
 80007b8:	61da      	str	r2, [r3, #28]
	hfdcan1.Init.NominalTimeSeg2 = 1;
 80007ba:	4b13      	ldr	r3, [pc, #76]	@ (8000808 <_ZL14MX_FDCAN1_Initv+0x90>)
 80007bc:	2201      	movs	r2, #1
 80007be:	621a      	str	r2, [r3, #32]
	hfdcan1.Init.DataPrescaler = 1;
 80007c0:	4b11      	ldr	r3, [pc, #68]	@ (8000808 <_ZL14MX_FDCAN1_Initv+0x90>)
 80007c2:	2201      	movs	r2, #1
 80007c4:	625a      	str	r2, [r3, #36]	@ 0x24
	hfdcan1.Init.DataSyncJumpWidth = 1;
 80007c6:	4b10      	ldr	r3, [pc, #64]	@ (8000808 <_ZL14MX_FDCAN1_Initv+0x90>)
 80007c8:	2201      	movs	r2, #1
 80007ca:	629a      	str	r2, [r3, #40]	@ 0x28
	hfdcan1.Init.DataTimeSeg1 = 1;
 80007cc:	4b0e      	ldr	r3, [pc, #56]	@ (8000808 <_ZL14MX_FDCAN1_Initv+0x90>)
 80007ce:	2201      	movs	r2, #1
 80007d0:	62da      	str	r2, [r3, #44]	@ 0x2c
	hfdcan1.Init.DataTimeSeg2 = 1;
 80007d2:	4b0d      	ldr	r3, [pc, #52]	@ (8000808 <_ZL14MX_FDCAN1_Initv+0x90>)
 80007d4:	2201      	movs	r2, #1
 80007d6:	631a      	str	r2, [r3, #48]	@ 0x30
	hfdcan1.Init.StdFiltersNbr = 0;
 80007d8:	4b0b      	ldr	r3, [pc, #44]	@ (8000808 <_ZL14MX_FDCAN1_Initv+0x90>)
 80007da:	2200      	movs	r2, #0
 80007dc:	635a      	str	r2, [r3, #52]	@ 0x34
	hfdcan1.Init.ExtFiltersNbr = 0;
 80007de:	4b0a      	ldr	r3, [pc, #40]	@ (8000808 <_ZL14MX_FDCAN1_Initv+0x90>)
 80007e0:	2200      	movs	r2, #0
 80007e2:	639a      	str	r2, [r3, #56]	@ 0x38
	hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 80007e4:	4b08      	ldr	r3, [pc, #32]	@ (8000808 <_ZL14MX_FDCAN1_Initv+0x90>)
 80007e6:	2200      	movs	r2, #0
 80007e8:	63da      	str	r2, [r3, #60]	@ 0x3c
	if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 80007ea:	4807      	ldr	r0, [pc, #28]	@ (8000808 <_ZL14MX_FDCAN1_Initv+0x90>)
 80007ec:	f000 fdfa 	bl	80013e4 <HAL_FDCAN_Init>
 80007f0:	4603      	mov	r3, r0
 80007f2:	2b00      	cmp	r3, #0
 80007f4:	bf14      	ite	ne
 80007f6:	2301      	movne	r3, #1
 80007f8:	2300      	moveq	r3, #0
 80007fa:	b2db      	uxtb	r3, r3
 80007fc:	2b00      	cmp	r3, #0
 80007fe:	d001      	beq.n	8000804 <_ZL14MX_FDCAN1_Initv+0x8c>
	{
		Error_Handler();
 8000800:	f000 f972 	bl	8000ae8 <Error_Handler>
	}
	/* USER CODE BEGIN FDCAN1_Init 2 */

	/* USER CODE END FDCAN1_Init 2 */

}
 8000804:	bf00      	nop
 8000806:	bd80      	pop	{r7, pc}
 8000808:	20000088 	.word	0x20000088
 800080c:	40006400 	.word	0x40006400

08000810 <_ZL19MX_USART2_UART_Initv>:
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART2_UART_Init(void)
{
 8000810:	b580      	push	{r7, lr}
 8000812:	af00      	add	r7, sp, #0
	/* USER CODE END USART2_Init 0 */

	/* USER CODE BEGIN USART2_Init 1 */

	/* USER CODE END USART2_Init 1 */
	huart2.Instance = USART2;
 8000814:	4b2c      	ldr	r3, [pc, #176]	@ (80008c8 <_ZL19MX_USART2_UART_Initv+0xb8>)
 8000816:	4a2d      	ldr	r2, [pc, #180]	@ (80008cc <_ZL19MX_USART2_UART_Initv+0xbc>)
 8000818:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 115200;
 800081a:	4b2b      	ldr	r3, [pc, #172]	@ (80008c8 <_ZL19MX_USART2_UART_Initv+0xb8>)
 800081c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000820:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000822:	4b29      	ldr	r3, [pc, #164]	@ (80008c8 <_ZL19MX_USART2_UART_Initv+0xb8>)
 8000824:	2200      	movs	r2, #0
 8000826:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 8000828:	4b27      	ldr	r3, [pc, #156]	@ (80008c8 <_ZL19MX_USART2_UART_Initv+0xb8>)
 800082a:	2200      	movs	r2, #0
 800082c:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 800082e:	4b26      	ldr	r3, [pc, #152]	@ (80008c8 <_ZL19MX_USART2_UART_Initv+0xb8>)
 8000830:	2200      	movs	r2, #0
 8000832:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 8000834:	4b24      	ldr	r3, [pc, #144]	@ (80008c8 <_ZL19MX_USART2_UART_Initv+0xb8>)
 8000836:	220c      	movs	r2, #12
 8000838:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800083a:	4b23      	ldr	r3, [pc, #140]	@ (80008c8 <_ZL19MX_USART2_UART_Initv+0xb8>)
 800083c:	2200      	movs	r2, #0
 800083e:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000840:	4b21      	ldr	r3, [pc, #132]	@ (80008c8 <_ZL19MX_USART2_UART_Initv+0xb8>)
 8000842:	2200      	movs	r2, #0
 8000844:	61da      	str	r2, [r3, #28]
	huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000846:	4b20      	ldr	r3, [pc, #128]	@ (80008c8 <_ZL19MX_USART2_UART_Initv+0xb8>)
 8000848:	2200      	movs	r2, #0
 800084a:	621a      	str	r2, [r3, #32]
	huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800084c:	4b1e      	ldr	r3, [pc, #120]	@ (80008c8 <_ZL19MX_USART2_UART_Initv+0xb8>)
 800084e:	2200      	movs	r2, #0
 8000850:	625a      	str	r2, [r3, #36]	@ 0x24
	huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000852:	4b1d      	ldr	r3, [pc, #116]	@ (80008c8 <_ZL19MX_USART2_UART_Initv+0xb8>)
 8000854:	2200      	movs	r2, #0
 8000856:	629a      	str	r2, [r3, #40]	@ 0x28
	if (HAL_UART_Init(&huart2) != HAL_OK)
 8000858:	481b      	ldr	r0, [pc, #108]	@ (80008c8 <_ZL19MX_USART2_UART_Initv+0xb8>)
 800085a:	f003 f94f 	bl	8003afc <HAL_UART_Init>
 800085e:	4603      	mov	r3, r0
 8000860:	2b00      	cmp	r3, #0
 8000862:	bf14      	ite	ne
 8000864:	2301      	movne	r3, #1
 8000866:	2300      	moveq	r3, #0
 8000868:	b2db      	uxtb	r3, r3
 800086a:	2b00      	cmp	r3, #0
 800086c:	d001      	beq.n	8000872 <_ZL19MX_USART2_UART_Initv+0x62>
	{
		Error_Handler();
 800086e:	f000 f93b 	bl	8000ae8 <Error_Handler>
	}
	if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8)
 8000872:	2100      	movs	r1, #0
 8000874:	4814      	ldr	r0, [pc, #80]	@ (80008c8 <_ZL19MX_USART2_UART_Initv+0xb8>)
 8000876:	f004 fb30 	bl	8004eda <HAL_UARTEx_SetTxFifoThreshold>
 800087a:	4603      	mov	r3, r0
			!= HAL_OK)
 800087c:	2b00      	cmp	r3, #0
 800087e:	bf14      	ite	ne
 8000880:	2301      	movne	r3, #1
 8000882:	2300      	moveq	r3, #0
 8000884:	b2db      	uxtb	r3, r3
	if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8)
 8000886:	2b00      	cmp	r3, #0
 8000888:	d001      	beq.n	800088e <_ZL19MX_USART2_UART_Initv+0x7e>
	{
		Error_Handler();
 800088a:	f000 f92d 	bl	8000ae8 <Error_Handler>
	}
	if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8)
 800088e:	2100      	movs	r1, #0
 8000890:	480d      	ldr	r0, [pc, #52]	@ (80008c8 <_ZL19MX_USART2_UART_Initv+0xb8>)
 8000892:	f004 fb60 	bl	8004f56 <HAL_UARTEx_SetRxFifoThreshold>
 8000896:	4603      	mov	r3, r0
			!= HAL_OK)
 8000898:	2b00      	cmp	r3, #0
 800089a:	bf14      	ite	ne
 800089c:	2301      	movne	r3, #1
 800089e:	2300      	moveq	r3, #0
 80008a0:	b2db      	uxtb	r3, r3
	if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8)
 80008a2:	2b00      	cmp	r3, #0
 80008a4:	d001      	beq.n	80008aa <_ZL19MX_USART2_UART_Initv+0x9a>
	{
		Error_Handler();
 80008a6:	f000 f91f 	bl	8000ae8 <Error_Handler>
	}
	if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 80008aa:	4807      	ldr	r0, [pc, #28]	@ (80008c8 <_ZL19MX_USART2_UART_Initv+0xb8>)
 80008ac:	f004 fadc 	bl	8004e68 <HAL_UARTEx_DisableFifoMode>
 80008b0:	4603      	mov	r3, r0
 80008b2:	2b00      	cmp	r3, #0
 80008b4:	bf14      	ite	ne
 80008b6:	2301      	movne	r3, #1
 80008b8:	2300      	moveq	r3, #0
 80008ba:	b2db      	uxtb	r3, r3
 80008bc:	2b00      	cmp	r3, #0
 80008be:	d001      	beq.n	80008c4 <_ZL19MX_USART2_UART_Initv+0xb4>
	{
		Error_Handler();
 80008c0:	f000 f912 	bl	8000ae8 <Error_Handler>
	}
	/* USER CODE BEGIN USART2_Init 2 */

	/* USER CODE END USART2_Init 2 */

}
 80008c4:	bf00      	nop
 80008c6:	bd80      	pop	{r7, pc}
 80008c8:	200000ec 	.word	0x200000ec
 80008cc:	40004400 	.word	0x40004400

080008d0 <_ZL12MX_GPIO_Initv>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 80008d0:	b580      	push	{r7, lr}
 80008d2:	b08a      	sub	sp, #40	@ 0x28
 80008d4:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct =
 80008d6:	f107 0314 	add.w	r3, r7, #20
 80008da:	2200      	movs	r2, #0
 80008dc:	601a      	str	r2, [r3, #0]
 80008de:	605a      	str	r2, [r3, #4]
 80008e0:	609a      	str	r2, [r3, #8]
 80008e2:	60da      	str	r2, [r3, #12]
 80008e4:	611a      	str	r2, [r3, #16]
	{ 0 };
	/* USER CODE BEGIN MX_GPIO_Init_1 */
	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 80008e6:	4b2f      	ldr	r3, [pc, #188]	@ (80009a4 <_ZL12MX_GPIO_Initv+0xd4>)
 80008e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008ea:	4a2e      	ldr	r2, [pc, #184]	@ (80009a4 <_ZL12MX_GPIO_Initv+0xd4>)
 80008ec:	f043 0304 	orr.w	r3, r3, #4
 80008f0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80008f2:	4b2c      	ldr	r3, [pc, #176]	@ (80009a4 <_ZL12MX_GPIO_Initv+0xd4>)
 80008f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008f6:	f003 0304 	and.w	r3, r3, #4
 80008fa:	613b      	str	r3, [r7, #16]
 80008fc:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOF_CLK_ENABLE();
 80008fe:	4b29      	ldr	r3, [pc, #164]	@ (80009a4 <_ZL12MX_GPIO_Initv+0xd4>)
 8000900:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000902:	4a28      	ldr	r2, [pc, #160]	@ (80009a4 <_ZL12MX_GPIO_Initv+0xd4>)
 8000904:	f043 0320 	orr.w	r3, r3, #32
 8000908:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800090a:	4b26      	ldr	r3, [pc, #152]	@ (80009a4 <_ZL12MX_GPIO_Initv+0xd4>)
 800090c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800090e:	f003 0320 	and.w	r3, r3, #32
 8000912:	60fb      	str	r3, [r7, #12]
 8000914:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000916:	4b23      	ldr	r3, [pc, #140]	@ (80009a4 <_ZL12MX_GPIO_Initv+0xd4>)
 8000918:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800091a:	4a22      	ldr	r2, [pc, #136]	@ (80009a4 <_ZL12MX_GPIO_Initv+0xd4>)
 800091c:	f043 0301 	orr.w	r3, r3, #1
 8000920:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000922:	4b20      	ldr	r3, [pc, #128]	@ (80009a4 <_ZL12MX_GPIO_Initv+0xd4>)
 8000924:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000926:	f003 0301 	and.w	r3, r3, #1
 800092a:	60bb      	str	r3, [r7, #8]
 800092c:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 800092e:	4b1d      	ldr	r3, [pc, #116]	@ (80009a4 <_ZL12MX_GPIO_Initv+0xd4>)
 8000930:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000932:	4a1c      	ldr	r2, [pc, #112]	@ (80009a4 <_ZL12MX_GPIO_Initv+0xd4>)
 8000934:	f043 0302 	orr.w	r3, r3, #2
 8000938:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800093a:	4b1a      	ldr	r3, [pc, #104]	@ (80009a4 <_ZL12MX_GPIO_Initv+0xd4>)
 800093c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800093e:	f003 0302 	and.w	r3, r3, #2
 8000942:	607b      	str	r3, [r7, #4]
 8000944:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_RESET);
 8000946:	2200      	movs	r2, #0
 8000948:	2120      	movs	r1, #32
 800094a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800094e:	f001 fceb 	bl	8002328 <HAL_GPIO_WritePin>

	/*Configure GPIO pin : B1_Pin */
	GPIO_InitStruct.Pin = B1_Pin;
 8000952:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000956:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000958:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800095c:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800095e:	2300      	movs	r3, #0
 8000960:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000962:	f107 0314 	add.w	r3, r7, #20
 8000966:	4619      	mov	r1, r3
 8000968:	480f      	ldr	r0, [pc, #60]	@ (80009a8 <_ZL12MX_GPIO_Initv+0xd8>)
 800096a:	f001 fb5b 	bl	8002024 <HAL_GPIO_Init>

	/*Configure GPIO pin : LED_GREEN_Pin */
	GPIO_InitStruct.Pin = LED_GREEN_Pin;
 800096e:	2320      	movs	r3, #32
 8000970:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000972:	2301      	movs	r3, #1
 8000974:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000976:	2300      	movs	r3, #0
 8000978:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800097a:	2300      	movs	r3, #0
 800097c:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(LED_GREEN_GPIO_Port, &GPIO_InitStruct);
 800097e:	f107 0314 	add.w	r3, r7, #20
 8000982:	4619      	mov	r1, r3
 8000984:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000988:	f001 fb4c 	bl	8002024 <HAL_GPIO_Init>

	/* EXTI interrupt init*/
	HAL_NVIC_SetPriority(EXTI15_10_IRQn, 7, 0);
 800098c:	2200      	movs	r2, #0
 800098e:	2107      	movs	r1, #7
 8000990:	2028      	movs	r0, #40	@ 0x28
 8000992:	f000 fc3f 	bl	8001214 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000996:	2028      	movs	r0, #40	@ 0x28
 8000998:	f000 fc56 	bl	8001248 <HAL_NVIC_EnableIRQ>

	/* USER CODE BEGIN MX_GPIO_Init_2 */
	/* USER CODE END MX_GPIO_Init_2 */
}
 800099c:	bf00      	nop
 800099e:	3728      	adds	r7, #40	@ 0x28
 80009a0:	46bd      	mov	sp, r7
 80009a2:	bd80      	pop	{r7, pc}
 80009a4:	40021000 	.word	0x40021000
 80009a8:	48000800 	.word	0x48000800

080009ac <HAL_FDCAN_TxBufferCompleteCallback>:

/* USER CODE BEGIN 4 */

void HAL_FDCAN_TxBufferCompleteCallback(FDCAN_HandleTypeDef *hfdcan,
		uint32_t BufferIndexes)
{
 80009ac:	b580      	push	{r7, lr}
 80009ae:	b082      	sub	sp, #8
 80009b0:	af00      	add	r7, sp, #0
 80009b2:	6078      	str	r0, [r7, #4]
 80009b4:	6039      	str	r1, [r7, #0]
	if (can.updateInterruptTx(hfdcan) != FdcanController::State::Ok)
 80009b6:	6879      	ldr	r1, [r7, #4]
 80009b8:	4808      	ldr	r0, [pc, #32]	@ (80009dc <HAL_FDCAN_TxBufferCompleteCallback+0x30>)
 80009ba:	f008 faa2 	bl	8008f02 <_ZN15FdcanController17updateInterruptTxEP19FDCAN_HandleTypeDef>
 80009be:	4603      	mov	r3, r0
 80009c0:	2b00      	cmp	r3, #0
 80009c2:	bf14      	ite	ne
 80009c4:	2301      	movne	r3, #1
 80009c6:	2300      	moveq	r3, #0
 80009c8:	b2db      	uxtb	r3, r3
 80009ca:	2b00      	cmp	r3, #0
 80009cc:	d002      	beq.n	80009d4 <HAL_FDCAN_TxBufferCompleteCallback+0x28>
	{
		printf("error\r\n");
 80009ce:	4804      	ldr	r0, [pc, #16]	@ (80009e0 <HAL_FDCAN_TxBufferCompleteCallback+0x34>)
 80009d0:	f008 fcda 	bl	8009388 <puts>
	}
}
 80009d4:	bf00      	nop
 80009d6:	3708      	adds	r7, #8
 80009d8:	46bd      	mov	sp, r7
 80009da:	bd80      	pop	{r7, pc}
 80009dc:	20000194 	.word	0x20000194
 80009e0:	08009f64 	.word	0x08009f64

080009e4 <HAL_FDCAN_RxFifo0Callback>:

void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifoITs)
{
 80009e4:	b580      	push	{r7, lr}
 80009e6:	b082      	sub	sp, #8
 80009e8:	af00      	add	r7, sp, #0
 80009ea:	6078      	str	r0, [r7, #4]
 80009ec:	6039      	str	r1, [r7, #0]
	if (can.updateInterruptRx(hfdcan, RxFifoITs) != FdcanController::State::Ok)
 80009ee:	683a      	ldr	r2, [r7, #0]
 80009f0:	6879      	ldr	r1, [r7, #4]
 80009f2:	4809      	ldr	r0, [pc, #36]	@ (8000a18 <HAL_FDCAN_RxFifo0Callback+0x34>)
 80009f4:	f008 faa6 	bl	8008f44 <_ZN15FdcanController17updateInterruptRxEP19FDCAN_HandleTypeDefm>
 80009f8:	4603      	mov	r3, r0
 80009fa:	2b00      	cmp	r3, #0
 80009fc:	bf14      	ite	ne
 80009fe:	2301      	movne	r3, #1
 8000a00:	2300      	moveq	r3, #0
 8000a02:	b2db      	uxtb	r3, r3
 8000a04:	2b00      	cmp	r3, #0
 8000a06:	d002      	beq.n	8000a0e <HAL_FDCAN_RxFifo0Callback+0x2a>
	{
		printf("error\r\n");
 8000a08:	4804      	ldr	r0, [pc, #16]	@ (8000a1c <HAL_FDCAN_RxFifo0Callback+0x38>)
 8000a0a:	f008 fcbd 	bl	8009388 <puts>
	}
}
 8000a0e:	bf00      	nop
 8000a10:	3708      	adds	r7, #8
 8000a12:	46bd      	mov	sp, r7
 8000a14:	bd80      	pop	{r7, pc}
 8000a16:	bf00      	nop
 8000a18:	20000194 	.word	0x20000194
 8000a1c:	08009f64 	.word	0x08009f64

08000a20 <_Z10startTask0Pv>:
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_startTask0 */
void startTask0(void *argument)
{
 8000a20:	b580      	push	{r7, lr}
 8000a22:	b0aa      	sub	sp, #168	@ 0xa8
 8000a24:	af12      	add	r7, sp, #72	@ 0x48
 8000a26:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN 5 */

	FdcanMsg msg;
	msg.txHeader.Identifier = 0x006;
 8000a28:	2306      	movs	r3, #6
 8000a2a:	637b      	str	r3, [r7, #52]	@ 0x34
	msg.txHeader.IdType = FDCAN_STANDARD_ID;
 8000a2c:	2300      	movs	r3, #0
 8000a2e:	63bb      	str	r3, [r7, #56]	@ 0x38
	msg.txHeader.TxFrameType = FDCAN_DATA_FRAME;
 8000a30:	2300      	movs	r3, #0
 8000a32:	63fb      	str	r3, [r7, #60]	@ 0x3c
	msg.txHeader.DataLength = FDCAN_DLC_BYTES_8;
 8000a34:	2308      	movs	r3, #8
 8000a36:	643b      	str	r3, [r7, #64]	@ 0x40
	msg.txHeader.ErrorStateIndicator = FDCAN_ESI_ACTIVE;
 8000a38:	2300      	movs	r3, #0
 8000a3a:	647b      	str	r3, [r7, #68]	@ 0x44
	msg.txHeader.BitRateSwitch = FDCAN_BRS_OFF;
 8000a3c:	2300      	movs	r3, #0
 8000a3e:	64bb      	str	r3, [r7, #72]	@ 0x48
	msg.txHeader.FDFormat = FDCAN_CLASSIC_CAN;
 8000a40:	2300      	movs	r3, #0
 8000a42:	64fb      	str	r3, [r7, #76]	@ 0x4c
	msg.txHeader.TxEventFifoControl = FDCAN_NO_TX_EVENTS;
 8000a44:	2300      	movs	r3, #0
 8000a46:	653b      	str	r3, [r7, #80]	@ 0x50
	msg.txHeader.MessageMarker = 0;
 8000a48:	2300      	movs	r3, #0
 8000a4a:	657b      	str	r3, [r7, #84]	@ 0x54

	msg.data[0] = 'h';
 8000a4c:	2368      	movs	r3, #104	@ 0x68
 8000a4e:	f887 3058 	strb.w	r3, [r7, #88]	@ 0x58
	msg.data[1] = 'e';
 8000a52:	2365      	movs	r3, #101	@ 0x65
 8000a54:	f887 3059 	strb.w	r3, [r7, #89]	@ 0x59
	msg.data[2] = 'y';
 8000a58:	2379      	movs	r3, #121	@ 0x79
 8000a5a:	f887 305a 	strb.w	r3, [r7, #90]	@ 0x5a
	msg.data[3] = 'a';
 8000a5e:	2361      	movs	r3, #97	@ 0x61
 8000a60:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b
	msg.data[4] = '\0';
 8000a64:	2300      	movs	r3, #0
 8000a66:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c

	/* Infinite loop */
	for (;;)
	{
		osDelay(1e3);
 8000a6a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000a6e:	f004 fc1f 	bl	80052b0 <osDelay>
		can.send(msg);
 8000a72:	4668      	mov	r0, sp
 8000a74:	f107 0318 	add.w	r3, r7, #24
 8000a78:	2248      	movs	r2, #72	@ 0x48
 8000a7a:	4619      	mov	r1, r3
 8000a7c:	f008 fdef 	bl	800965e <memcpy>
 8000a80:	f107 030c 	add.w	r3, r7, #12
 8000a84:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000a86:	4802      	ldr	r0, [pc, #8]	@ (8000a90 <_Z10startTask0Pv+0x70>)
 8000a88:	f008 f9c3 	bl	8008e12 <_ZN15FdcanController4sendE8FdcanMsg>
		osDelay(1e3);
 8000a8c:	bf00      	nop
 8000a8e:	e7ec      	b.n	8000a6a <_Z10startTask0Pv+0x4a>
 8000a90:	20000194 	.word	0x20000194

08000a94 <_Z10startTask1Pv>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_startTask1 */
void startTask1(void *argument)
{
 8000a94:	b580      	push	{r7, lr}
 8000a96:	b098      	sub	sp, #96	@ 0x60
 8000a98:	af00      	add	r7, sp, #0
 8000a9a:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN startTask1 */
	/* Infinite loop */
	for (;;)
	{
		FdcanMsg msg;
		can.receive(&msg);
 8000a9c:	f107 030c 	add.w	r3, r7, #12
 8000aa0:	4619      	mov	r1, r3
 8000aa2:	4806      	ldr	r0, [pc, #24]	@ (8000abc <_Z10startTask1Pv+0x28>)
 8000aa4:	f008 fa10 	bl	8008ec8 <_ZN15FdcanController7receiveEP8FdcanMsg>
		printf("got: %s\r\n", reinterpret_cast<char*>(msg.data));
 8000aa8:	f107 030c 	add.w	r3, r7, #12
 8000aac:	334c      	adds	r3, #76	@ 0x4c
 8000aae:	4619      	mov	r1, r3
 8000ab0:	4803      	ldr	r0, [pc, #12]	@ (8000ac0 <_Z10startTask1Pv+0x2c>)
 8000ab2:	f008 fc01 	bl	80092b8 <iprintf>
	}
 8000ab6:	bf00      	nop
 8000ab8:	e7f0      	b.n	8000a9c <_Z10startTask1Pv+0x8>
 8000aba:	bf00      	nop
 8000abc:	20000194 	.word	0x20000194
 8000ac0:	08009f6c 	.word	0x08009f6c

08000ac4 <HAL_TIM_PeriodElapsedCallback>:
 * a global variable "uwTick" used as application time base.
 * @param  htim : TIM handle
 * @retval None
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000ac4:	b580      	push	{r7, lr}
 8000ac6:	b082      	sub	sp, #8
 8000ac8:	af00      	add	r7, sp, #0
 8000aca:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN Callback 0 */

	/* USER CODE END Callback 0 */
	if (htim->Instance == TIM6)
 8000acc:	687b      	ldr	r3, [r7, #4]
 8000ace:	681b      	ldr	r3, [r3, #0]
 8000ad0:	4a04      	ldr	r2, [pc, #16]	@ (8000ae4 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000ad2:	4293      	cmp	r3, r2
 8000ad4:	d101      	bne.n	8000ada <HAL_TIM_PeriodElapsedCallback+0x16>
	{
		HAL_IncTick();
 8000ad6:	f000 fac7 	bl	8001068 <HAL_IncTick>
	}
	/* USER CODE BEGIN Callback 1 */

	/* USER CODE END Callback 1 */
}
 8000ada:	bf00      	nop
 8000adc:	3708      	adds	r7, #8
 8000ade:	46bd      	mov	sp, r7
 8000ae0:	bd80      	pop	{r7, pc}
 8000ae2:	bf00      	nop
 8000ae4:	40001000 	.word	0x40001000

08000ae8 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8000ae8:	b480      	push	{r7}
 8000aea:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000aec:	b672      	cpsid	i
}
 8000aee:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8000af0:	bf00      	nop
 8000af2:	e7fd      	b.n	8000af0 <Error_Handler+0x8>

08000af4 <_Z41__static_initialization_and_destruction_0ii>:
	{
	}
	/* USER CODE END Error_Handler_Debug */
}
 8000af4:	b580      	push	{r7, lr}
 8000af6:	b082      	sub	sp, #8
 8000af8:	af00      	add	r7, sp, #0
 8000afa:	6078      	str	r0, [r7, #4]
 8000afc:	6039      	str	r1, [r7, #0]
 8000afe:	687b      	ldr	r3, [r7, #4]
 8000b00:	2b01      	cmp	r3, #1
 8000b02:	d107      	bne.n	8000b14 <_Z41__static_initialization_and_destruction_0ii+0x20>
 8000b04:	683b      	ldr	r3, [r7, #0]
 8000b06:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000b0a:	4293      	cmp	r3, r2
 8000b0c:	d102      	bne.n	8000b14 <_Z41__static_initialization_and_destruction_0ii+0x20>
FdcanController can;
 8000b0e:	4809      	ldr	r0, [pc, #36]	@ (8000b34 <_Z41__static_initialization_and_destruction_0ii+0x40>)
 8000b10:	f008 f8ca 	bl	8008ca8 <_ZN15FdcanControllerC1Ev>
 8000b14:	687b      	ldr	r3, [r7, #4]
 8000b16:	2b00      	cmp	r3, #0
 8000b18:	d107      	bne.n	8000b2a <_Z41__static_initialization_and_destruction_0ii+0x36>
 8000b1a:	683b      	ldr	r3, [r7, #0]
 8000b1c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000b20:	4293      	cmp	r3, r2
 8000b22:	d102      	bne.n	8000b2a <_Z41__static_initialization_and_destruction_0ii+0x36>
 8000b24:	4803      	ldr	r0, [pc, #12]	@ (8000b34 <_Z41__static_initialization_and_destruction_0ii+0x40>)
 8000b26:	f008 f8db 	bl	8008ce0 <_ZN15FdcanControllerD1Ev>
}
 8000b2a:	bf00      	nop
 8000b2c:	3708      	adds	r7, #8
 8000b2e:	46bd      	mov	sp, r7
 8000b30:	bd80      	pop	{r7, pc}
 8000b32:	bf00      	nop
 8000b34:	20000194 	.word	0x20000194

08000b38 <_GLOBAL__sub_I_hfdcan1>:
 8000b38:	b580      	push	{r7, lr}
 8000b3a:	af00      	add	r7, sp, #0
 8000b3c:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8000b40:	2001      	movs	r0, #1
 8000b42:	f7ff ffd7 	bl	8000af4 <_Z41__static_initialization_and_destruction_0ii>
 8000b46:	bd80      	pop	{r7, pc}

08000b48 <_GLOBAL__sub_D_hfdcan1>:
 8000b48:	b580      	push	{r7, lr}
 8000b4a:	af00      	add	r7, sp, #0
 8000b4c:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8000b50:	2000      	movs	r0, #0
 8000b52:	f7ff ffcf 	bl	8000af4 <_Z41__static_initialization_and_destruction_0ii>
 8000b56:	bd80      	pop	{r7, pc}

08000b58 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b58:	b580      	push	{r7, lr}
 8000b5a:	b082      	sub	sp, #8
 8000b5c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b5e:	4b12      	ldr	r3, [pc, #72]	@ (8000ba8 <HAL_MspInit+0x50>)
 8000b60:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000b62:	4a11      	ldr	r2, [pc, #68]	@ (8000ba8 <HAL_MspInit+0x50>)
 8000b64:	f043 0301 	orr.w	r3, r3, #1
 8000b68:	6613      	str	r3, [r2, #96]	@ 0x60
 8000b6a:	4b0f      	ldr	r3, [pc, #60]	@ (8000ba8 <HAL_MspInit+0x50>)
 8000b6c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000b6e:	f003 0301 	and.w	r3, r3, #1
 8000b72:	607b      	str	r3, [r7, #4]
 8000b74:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b76:	4b0c      	ldr	r3, [pc, #48]	@ (8000ba8 <HAL_MspInit+0x50>)
 8000b78:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000b7a:	4a0b      	ldr	r2, [pc, #44]	@ (8000ba8 <HAL_MspInit+0x50>)
 8000b7c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000b80:	6593      	str	r3, [r2, #88]	@ 0x58
 8000b82:	4b09      	ldr	r3, [pc, #36]	@ (8000ba8 <HAL_MspInit+0x50>)
 8000b84:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000b86:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000b8a:	603b      	str	r3, [r7, #0]
 8000b8c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000b8e:	2200      	movs	r2, #0
 8000b90:	210f      	movs	r1, #15
 8000b92:	f06f 0001 	mvn.w	r0, #1
 8000b96:	f000 fb3d 	bl	8001214 <HAL_NVIC_SetPriority>

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8000b9a:	f001 fca5 	bl	80024e8 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b9e:	bf00      	nop
 8000ba0:	3708      	adds	r7, #8
 8000ba2:	46bd      	mov	sp, r7
 8000ba4:	bd80      	pop	{r7, pc}
 8000ba6:	bf00      	nop
 8000ba8:	40021000 	.word	0x40021000

08000bac <HAL_FDCAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hfdcan: FDCAN handle pointer
* @retval None
*/
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 8000bac:	b580      	push	{r7, lr}
 8000bae:	b09e      	sub	sp, #120	@ 0x78
 8000bb0:	af00      	add	r7, sp, #0
 8000bb2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bb4:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000bb8:	2200      	movs	r2, #0
 8000bba:	601a      	str	r2, [r3, #0]
 8000bbc:	605a      	str	r2, [r3, #4]
 8000bbe:	609a      	str	r2, [r3, #8]
 8000bc0:	60da      	str	r2, [r3, #12]
 8000bc2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000bc4:	f107 0310 	add.w	r3, r7, #16
 8000bc8:	2254      	movs	r2, #84	@ 0x54
 8000bca:	2100      	movs	r1, #0
 8000bcc:	4618      	mov	r0, r3
 8000bce:	f008 fcbb 	bl	8009548 <memset>
  if(hfdcan->Instance==FDCAN1)
 8000bd2:	687b      	ldr	r3, [r7, #4]
 8000bd4:	681b      	ldr	r3, [r3, #0]
 8000bd6:	4a28      	ldr	r2, [pc, #160]	@ (8000c78 <HAL_FDCAN_MspInit+0xcc>)
 8000bd8:	4293      	cmp	r3, r2
 8000bda:	d149      	bne.n	8000c70 <HAL_FDCAN_MspInit+0xc4>

  /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8000bdc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000be0:	613b      	str	r3, [r7, #16]
    PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PCLK1;
 8000be2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8000be6:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000be8:	f107 0310 	add.w	r3, r7, #16
 8000bec:	4618      	mov	r0, r3
 8000bee:	f002 f9eb 	bl	8002fc8 <HAL_RCCEx_PeriphCLKConfig>
 8000bf2:	4603      	mov	r3, r0
 8000bf4:	2b00      	cmp	r3, #0
 8000bf6:	d001      	beq.n	8000bfc <HAL_FDCAN_MspInit+0x50>
    {
      Error_Handler();
 8000bf8:	f7ff ff76 	bl	8000ae8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8000bfc:	4b1f      	ldr	r3, [pc, #124]	@ (8000c7c <HAL_FDCAN_MspInit+0xd0>)
 8000bfe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000c00:	4a1e      	ldr	r2, [pc, #120]	@ (8000c7c <HAL_FDCAN_MspInit+0xd0>)
 8000c02:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000c06:	6593      	str	r3, [r2, #88]	@ 0x58
 8000c08:	4b1c      	ldr	r3, [pc, #112]	@ (8000c7c <HAL_FDCAN_MspInit+0xd0>)
 8000c0a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000c0c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000c10:	60fb      	str	r3, [r7, #12]
 8000c12:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c14:	4b19      	ldr	r3, [pc, #100]	@ (8000c7c <HAL_FDCAN_MspInit+0xd0>)
 8000c16:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c18:	4a18      	ldr	r2, [pc, #96]	@ (8000c7c <HAL_FDCAN_MspInit+0xd0>)
 8000c1a:	f043 0301 	orr.w	r3, r3, #1
 8000c1e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000c20:	4b16      	ldr	r3, [pc, #88]	@ (8000c7c <HAL_FDCAN_MspInit+0xd0>)
 8000c22:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c24:	f003 0301 	and.w	r3, r3, #1
 8000c28:	60bb      	str	r3, [r7, #8]
 8000c2a:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN1 GPIO Configuration
    PA11     ------> FDCAN1_RX
    PA12     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8000c2c:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8000c30:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c32:	2302      	movs	r3, #2
 8000c34:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c36:	2300      	movs	r3, #0
 8000c38:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c3a:	2300      	movs	r3, #0
 8000c3c:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8000c3e:	2309      	movs	r3, #9
 8000c40:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c42:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000c46:	4619      	mov	r1, r3
 8000c48:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000c4c:	f001 f9ea 	bl	8002024 <HAL_GPIO_Init>

    /* FDCAN1 interrupt Init */
    HAL_NVIC_SetPriority(FDCAN1_IT0_IRQn, 5, 0);
 8000c50:	2200      	movs	r2, #0
 8000c52:	2105      	movs	r1, #5
 8000c54:	2015      	movs	r0, #21
 8000c56:	f000 fadd 	bl	8001214 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT0_IRQn);
 8000c5a:	2015      	movs	r0, #21
 8000c5c:	f000 faf4 	bl	8001248 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(FDCAN1_IT1_IRQn, 6, 0);
 8000c60:	2200      	movs	r2, #0
 8000c62:	2106      	movs	r1, #6
 8000c64:	2016      	movs	r0, #22
 8000c66:	f000 fad5 	bl	8001214 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT1_IRQn);
 8000c6a:	2016      	movs	r0, #22
 8000c6c:	f000 faec 	bl	8001248 <HAL_NVIC_EnableIRQ>

  /* USER CODE END FDCAN1_MspInit 1 */

  }

}
 8000c70:	bf00      	nop
 8000c72:	3778      	adds	r7, #120	@ 0x78
 8000c74:	46bd      	mov	sp, r7
 8000c76:	bd80      	pop	{r7, pc}
 8000c78:	40006400 	.word	0x40006400
 8000c7c:	40021000 	.word	0x40021000

08000c80 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000c80:	b580      	push	{r7, lr}
 8000c82:	b09e      	sub	sp, #120	@ 0x78
 8000c84:	af00      	add	r7, sp, #0
 8000c86:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c88:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000c8c:	2200      	movs	r2, #0
 8000c8e:	601a      	str	r2, [r3, #0]
 8000c90:	605a      	str	r2, [r3, #4]
 8000c92:	609a      	str	r2, [r3, #8]
 8000c94:	60da      	str	r2, [r3, #12]
 8000c96:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000c98:	f107 0310 	add.w	r3, r7, #16
 8000c9c:	2254      	movs	r2, #84	@ 0x54
 8000c9e:	2100      	movs	r1, #0
 8000ca0:	4618      	mov	r0, r3
 8000ca2:	f008 fc51 	bl	8009548 <memset>
  if(huart->Instance==USART2)
 8000ca6:	687b      	ldr	r3, [r7, #4]
 8000ca8:	681b      	ldr	r3, [r3, #0]
 8000caa:	4a23      	ldr	r2, [pc, #140]	@ (8000d38 <HAL_UART_MspInit+0xb8>)
 8000cac:	4293      	cmp	r3, r2
 8000cae:	d13e      	bne.n	8000d2e <HAL_UART_MspInit+0xae>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000cb0:	2302      	movs	r3, #2
 8000cb2:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000cb4:	2300      	movs	r3, #0
 8000cb6:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000cb8:	f107 0310 	add.w	r3, r7, #16
 8000cbc:	4618      	mov	r0, r3
 8000cbe:	f002 f983 	bl	8002fc8 <HAL_RCCEx_PeriphCLKConfig>
 8000cc2:	4603      	mov	r3, r0
 8000cc4:	2b00      	cmp	r3, #0
 8000cc6:	d001      	beq.n	8000ccc <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000cc8:	f7ff ff0e 	bl	8000ae8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000ccc:	4b1b      	ldr	r3, [pc, #108]	@ (8000d3c <HAL_UART_MspInit+0xbc>)
 8000cce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000cd0:	4a1a      	ldr	r2, [pc, #104]	@ (8000d3c <HAL_UART_MspInit+0xbc>)
 8000cd2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000cd6:	6593      	str	r3, [r2, #88]	@ 0x58
 8000cd8:	4b18      	ldr	r3, [pc, #96]	@ (8000d3c <HAL_UART_MspInit+0xbc>)
 8000cda:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000cdc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000ce0:	60fb      	str	r3, [r7, #12]
 8000ce2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ce4:	4b15      	ldr	r3, [pc, #84]	@ (8000d3c <HAL_UART_MspInit+0xbc>)
 8000ce6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ce8:	4a14      	ldr	r2, [pc, #80]	@ (8000d3c <HAL_UART_MspInit+0xbc>)
 8000cea:	f043 0301 	orr.w	r3, r3, #1
 8000cee:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000cf0:	4b12      	ldr	r3, [pc, #72]	@ (8000d3c <HAL_UART_MspInit+0xbc>)
 8000cf2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000cf4:	f003 0301 	and.w	r3, r3, #1
 8000cf8:	60bb      	str	r3, [r7, #8]
 8000cfa:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000cfc:	230c      	movs	r3, #12
 8000cfe:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d00:	2302      	movs	r3, #2
 8000d02:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d04:	2300      	movs	r3, #0
 8000d06:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d08:	2300      	movs	r3, #0
 8000d0a:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000d0c:	2307      	movs	r3, #7
 8000d0e:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d10:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000d14:	4619      	mov	r1, r3
 8000d16:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000d1a:	f001 f983 	bl	8002024 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 7, 0);
 8000d1e:	2200      	movs	r2, #0
 8000d20:	2107      	movs	r1, #7
 8000d22:	2026      	movs	r0, #38	@ 0x26
 8000d24:	f000 fa76 	bl	8001214 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000d28:	2026      	movs	r0, #38	@ 0x26
 8000d2a:	f000 fa8d 	bl	8001248 <HAL_NVIC_EnableIRQ>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 8000d2e:	bf00      	nop
 8000d30:	3778      	adds	r7, #120	@ 0x78
 8000d32:	46bd      	mov	sp, r7
 8000d34:	bd80      	pop	{r7, pc}
 8000d36:	bf00      	nop
 8000d38:	40004400 	.word	0x40004400
 8000d3c:	40021000 	.word	0x40021000

08000d40 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d40:	b580      	push	{r7, lr}
 8000d42:	b08c      	sub	sp, #48	@ 0x30
 8000d44:	af00      	add	r7, sp, #0
 8000d46:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8000d48:	2300      	movs	r3, #0
 8000d4a:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              uwPrescalerValue = 0;
 8000d4c:	2300      	movs	r3, #0
 8000d4e:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8000d50:	4b2c      	ldr	r3, [pc, #176]	@ (8000e04 <HAL_InitTick+0xc4>)
 8000d52:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000d54:	4a2b      	ldr	r2, [pc, #172]	@ (8000e04 <HAL_InitTick+0xc4>)
 8000d56:	f043 0310 	orr.w	r3, r3, #16
 8000d5a:	6593      	str	r3, [r2, #88]	@ 0x58
 8000d5c:	4b29      	ldr	r3, [pc, #164]	@ (8000e04 <HAL_InitTick+0xc4>)
 8000d5e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000d60:	f003 0310 	and.w	r3, r3, #16
 8000d64:	60bb      	str	r3, [r7, #8]
 8000d66:	68bb      	ldr	r3, [r7, #8]

/* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000d68:	f107 020c 	add.w	r2, r7, #12
 8000d6c:	f107 0310 	add.w	r3, r7, #16
 8000d70:	4611      	mov	r1, r2
 8000d72:	4618      	mov	r0, r3
 8000d74:	f002 f8b0 	bl	8002ed8 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000d78:	f002 f882 	bl	8002e80 <HAL_RCC_GetPCLK1Freq>
 8000d7c:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000d7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000d80:	4a21      	ldr	r2, [pc, #132]	@ (8000e08 <HAL_InitTick+0xc8>)
 8000d82:	fba2 2303 	umull	r2, r3, r2, r3
 8000d86:	0c9b      	lsrs	r3, r3, #18
 8000d88:	3b01      	subs	r3, #1
 8000d8a:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8000d8c:	4b1f      	ldr	r3, [pc, #124]	@ (8000e0c <HAL_InitTick+0xcc>)
 8000d8e:	4a20      	ldr	r2, [pc, #128]	@ (8000e10 <HAL_InitTick+0xd0>)
 8000d90:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8000d92:	4b1e      	ldr	r3, [pc, #120]	@ (8000e0c <HAL_InitTick+0xcc>)
 8000d94:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000d98:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8000d9a:	4a1c      	ldr	r2, [pc, #112]	@ (8000e0c <HAL_InitTick+0xcc>)
 8000d9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000d9e:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8000da0:	4b1a      	ldr	r3, [pc, #104]	@ (8000e0c <HAL_InitTick+0xcc>)
 8000da2:	2200      	movs	r2, #0
 8000da4:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000da6:	4b19      	ldr	r3, [pc, #100]	@ (8000e0c <HAL_InitTick+0xcc>)
 8000da8:	2200      	movs	r2, #0
 8000daa:	609a      	str	r2, [r3, #8]

  status = HAL_TIM_Base_Init(&htim6);
 8000dac:	4817      	ldr	r0, [pc, #92]	@ (8000e0c <HAL_InitTick+0xcc>)
 8000dae:	f002 fb59 	bl	8003464 <HAL_TIM_Base_Init>
 8000db2:	4603      	mov	r3, r0
 8000db4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8000db8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000dbc:	2b00      	cmp	r3, #0
 8000dbe:	d11b      	bne.n	8000df8 <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8000dc0:	4812      	ldr	r0, [pc, #72]	@ (8000e0c <HAL_InitTick+0xcc>)
 8000dc2:	f002 fbb1 	bl	8003528 <HAL_TIM_Base_Start_IT>
 8000dc6:	4603      	mov	r3, r0
 8000dc8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8000dcc:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000dd0:	2b00      	cmp	r3, #0
 8000dd2:	d111      	bne.n	8000df8 <HAL_InitTick+0xb8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000dd4:	2036      	movs	r0, #54	@ 0x36
 8000dd6:	f000 fa37 	bl	8001248 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	2b0f      	cmp	r3, #15
 8000dde:	d808      	bhi.n	8000df2 <HAL_InitTick+0xb2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8000de0:	2200      	movs	r2, #0
 8000de2:	6879      	ldr	r1, [r7, #4]
 8000de4:	2036      	movs	r0, #54	@ 0x36
 8000de6:	f000 fa15 	bl	8001214 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000dea:	4a0a      	ldr	r2, [pc, #40]	@ (8000e14 <HAL_InitTick+0xd4>)
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	6013      	str	r3, [r2, #0]
 8000df0:	e002      	b.n	8000df8 <HAL_InitTick+0xb8>
      }
      else
      {
        status = HAL_ERROR;
 8000df2:	2301      	movs	r3, #1
 8000df4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8000df8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8000dfc:	4618      	mov	r0, r3
 8000dfe:	3730      	adds	r7, #48	@ 0x30
 8000e00:	46bd      	mov	sp, r7
 8000e02:	bd80      	pop	{r7, pc}
 8000e04:	40021000 	.word	0x40021000
 8000e08:	431bde83 	.word	0x431bde83
 8000e0c:	200001a8 	.word	0x200001a8
 8000e10:	40001000 	.word	0x40001000
 8000e14:	20000004 	.word	0x20000004

08000e18 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000e18:	b480      	push	{r7}
 8000e1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000e1c:	bf00      	nop
 8000e1e:	e7fd      	b.n	8000e1c <NMI_Handler+0x4>

08000e20 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000e20:	b480      	push	{r7}
 8000e22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000e24:	bf00      	nop
 8000e26:	e7fd      	b.n	8000e24 <HardFault_Handler+0x4>

08000e28 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000e28:	b480      	push	{r7}
 8000e2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000e2c:	bf00      	nop
 8000e2e:	e7fd      	b.n	8000e2c <MemManage_Handler+0x4>

08000e30 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000e30:	b480      	push	{r7}
 8000e32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000e34:	bf00      	nop
 8000e36:	e7fd      	b.n	8000e34 <BusFault_Handler+0x4>

08000e38 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000e38:	b480      	push	{r7}
 8000e3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000e3c:	bf00      	nop
 8000e3e:	e7fd      	b.n	8000e3c <UsageFault_Handler+0x4>

08000e40 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000e40:	b480      	push	{r7}
 8000e42:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000e44:	bf00      	nop
 8000e46:	46bd      	mov	sp, r7
 8000e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e4c:	4770      	bx	lr
	...

08000e50 <FDCAN1_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 0.
  */
void FDCAN1_IT0_IRQHandler(void)
{
 8000e50:	b580      	push	{r7, lr}
 8000e52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 0 */

  /* USER CODE END FDCAN1_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 8000e54:	4802      	ldr	r0, [pc, #8]	@ (8000e60 <FDCAN1_IT0_IRQHandler+0x10>)
 8000e56:	f000 fe79 	bl	8001b4c <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 1 */

  /* USER CODE END FDCAN1_IT0_IRQn 1 */
}
 8000e5a:	bf00      	nop
 8000e5c:	bd80      	pop	{r7, pc}
 8000e5e:	bf00      	nop
 8000e60:	20000088 	.word	0x20000088

08000e64 <FDCAN1_IT1_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 1.
  */
void FDCAN1_IT1_IRQHandler(void)
{
 8000e64:	b580      	push	{r7, lr}
 8000e66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT1_IRQn 0 */

  /* USER CODE END FDCAN1_IT1_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 8000e68:	4802      	ldr	r0, [pc, #8]	@ (8000e74 <FDCAN1_IT1_IRQHandler+0x10>)
 8000e6a:	f000 fe6f 	bl	8001b4c <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT1_IRQn 1 */

  /* USER CODE END FDCAN1_IT1_IRQn 1 */
}
 8000e6e:	bf00      	nop
 8000e70:	bd80      	pop	{r7, pc}
 8000e72:	bf00      	nop
 8000e74:	20000088 	.word	0x20000088

08000e78 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8000e78:	b580      	push	{r7, lr}
 8000e7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000e7c:	4802      	ldr	r0, [pc, #8]	@ (8000e88 <USART2_IRQHandler+0x10>)
 8000e7e:	f002 ff1b 	bl	8003cb8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000e82:	bf00      	nop
 8000e84:	bd80      	pop	{r7, pc}
 8000e86:	bf00      	nop
 8000e88:	200000ec 	.word	0x200000ec

08000e8c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000e8c:	b580      	push	{r7, lr}
 8000e8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8000e90:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8000e94:	f001 fa60 	bl	8002358 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000e98:	bf00      	nop
 8000e9a:	bd80      	pop	{r7, pc}

08000e9c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC3 channel underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8000e9c:	b580      	push	{r7, lr}
 8000e9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8000ea0:	4802      	ldr	r0, [pc, #8]	@ (8000eac <TIM6_DAC_IRQHandler+0x10>)
 8000ea2:	f002 fbb9 	bl	8003618 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8000ea6:	bf00      	nop
 8000ea8:	bd80      	pop	{r7, pc}
 8000eaa:	bf00      	nop
 8000eac:	200001a8 	.word	0x200001a8

08000eb0 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000eb0:	b580      	push	{r7, lr}
 8000eb2:	b086      	sub	sp, #24
 8000eb4:	af00      	add	r7, sp, #0
 8000eb6:	60f8      	str	r0, [r7, #12]
 8000eb8:	60b9      	str	r1, [r7, #8]
 8000eba:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ebc:	2300      	movs	r3, #0
 8000ebe:	617b      	str	r3, [r7, #20]
 8000ec0:	e00a      	b.n	8000ed8 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000ec2:	f3af 8000 	nop.w
 8000ec6:	4601      	mov	r1, r0
 8000ec8:	68bb      	ldr	r3, [r7, #8]
 8000eca:	1c5a      	adds	r2, r3, #1
 8000ecc:	60ba      	str	r2, [r7, #8]
 8000ece:	b2ca      	uxtb	r2, r1
 8000ed0:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ed2:	697b      	ldr	r3, [r7, #20]
 8000ed4:	3301      	adds	r3, #1
 8000ed6:	617b      	str	r3, [r7, #20]
 8000ed8:	697a      	ldr	r2, [r7, #20]
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	429a      	cmp	r2, r3
 8000ede:	dbf0      	blt.n	8000ec2 <_read+0x12>
  }

  return len;
 8000ee0:	687b      	ldr	r3, [r7, #4]
}
 8000ee2:	4618      	mov	r0, r3
 8000ee4:	3718      	adds	r7, #24
 8000ee6:	46bd      	mov	sp, r7
 8000ee8:	bd80      	pop	{r7, pc}

08000eea <_close>:
  }
  return len;
}

int _close(int file)
{
 8000eea:	b480      	push	{r7}
 8000eec:	b083      	sub	sp, #12
 8000eee:	af00      	add	r7, sp, #0
 8000ef0:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000ef2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8000ef6:	4618      	mov	r0, r3
 8000ef8:	370c      	adds	r7, #12
 8000efa:	46bd      	mov	sp, r7
 8000efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f00:	4770      	bx	lr

08000f02 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000f02:	b480      	push	{r7}
 8000f04:	b083      	sub	sp, #12
 8000f06:	af00      	add	r7, sp, #0
 8000f08:	6078      	str	r0, [r7, #4]
 8000f0a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000f0c:	683b      	ldr	r3, [r7, #0]
 8000f0e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000f12:	605a      	str	r2, [r3, #4]
  return 0;
 8000f14:	2300      	movs	r3, #0
}
 8000f16:	4618      	mov	r0, r3
 8000f18:	370c      	adds	r7, #12
 8000f1a:	46bd      	mov	sp, r7
 8000f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f20:	4770      	bx	lr

08000f22 <_isatty>:

int _isatty(int file)
{
 8000f22:	b480      	push	{r7}
 8000f24:	b083      	sub	sp, #12
 8000f26:	af00      	add	r7, sp, #0
 8000f28:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000f2a:	2301      	movs	r3, #1
}
 8000f2c:	4618      	mov	r0, r3
 8000f2e:	370c      	adds	r7, #12
 8000f30:	46bd      	mov	sp, r7
 8000f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f36:	4770      	bx	lr

08000f38 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000f38:	b480      	push	{r7}
 8000f3a:	b085      	sub	sp, #20
 8000f3c:	af00      	add	r7, sp, #0
 8000f3e:	60f8      	str	r0, [r7, #12]
 8000f40:	60b9      	str	r1, [r7, #8]
 8000f42:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000f44:	2300      	movs	r3, #0
}
 8000f46:	4618      	mov	r0, r3
 8000f48:	3714      	adds	r7, #20
 8000f4a:	46bd      	mov	sp, r7
 8000f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f50:	4770      	bx	lr
	...

08000f54 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000f54:	b580      	push	{r7, lr}
 8000f56:	b086      	sub	sp, #24
 8000f58:	af00      	add	r7, sp, #0
 8000f5a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000f5c:	4a14      	ldr	r2, [pc, #80]	@ (8000fb0 <_sbrk+0x5c>)
 8000f5e:	4b15      	ldr	r3, [pc, #84]	@ (8000fb4 <_sbrk+0x60>)
 8000f60:	1ad3      	subs	r3, r2, r3
 8000f62:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000f64:	697b      	ldr	r3, [r7, #20]
 8000f66:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000f68:	4b13      	ldr	r3, [pc, #76]	@ (8000fb8 <_sbrk+0x64>)
 8000f6a:	681b      	ldr	r3, [r3, #0]
 8000f6c:	2b00      	cmp	r3, #0
 8000f6e:	d102      	bne.n	8000f76 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000f70:	4b11      	ldr	r3, [pc, #68]	@ (8000fb8 <_sbrk+0x64>)
 8000f72:	4a12      	ldr	r2, [pc, #72]	@ (8000fbc <_sbrk+0x68>)
 8000f74:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000f76:	4b10      	ldr	r3, [pc, #64]	@ (8000fb8 <_sbrk+0x64>)
 8000f78:	681a      	ldr	r2, [r3, #0]
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	4413      	add	r3, r2
 8000f7e:	693a      	ldr	r2, [r7, #16]
 8000f80:	429a      	cmp	r2, r3
 8000f82:	d207      	bcs.n	8000f94 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000f84:	f008 fb3e 	bl	8009604 <__errno>
 8000f88:	4603      	mov	r3, r0
 8000f8a:	220c      	movs	r2, #12
 8000f8c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000f8e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000f92:	e009      	b.n	8000fa8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000f94:	4b08      	ldr	r3, [pc, #32]	@ (8000fb8 <_sbrk+0x64>)
 8000f96:	681b      	ldr	r3, [r3, #0]
 8000f98:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000f9a:	4b07      	ldr	r3, [pc, #28]	@ (8000fb8 <_sbrk+0x64>)
 8000f9c:	681a      	ldr	r2, [r3, #0]
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	4413      	add	r3, r2
 8000fa2:	4a05      	ldr	r2, [pc, #20]	@ (8000fb8 <_sbrk+0x64>)
 8000fa4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000fa6:	68fb      	ldr	r3, [r7, #12]
}
 8000fa8:	4618      	mov	r0, r3
 8000faa:	3718      	adds	r7, #24
 8000fac:	46bd      	mov	sp, r7
 8000fae:	bd80      	pop	{r7, pc}
 8000fb0:	20020000 	.word	0x20020000
 8000fb4:	00000400 	.word	0x00000400
 8000fb8:	200001f4 	.word	0x200001f4
 8000fbc:	200037d8 	.word	0x200037d8

08000fc0 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000fc0:	b480      	push	{r7}
 8000fc2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000fc4:	4b06      	ldr	r3, [pc, #24]	@ (8000fe0 <SystemInit+0x20>)
 8000fc6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000fca:	4a05      	ldr	r2, [pc, #20]	@ (8000fe0 <SystemInit+0x20>)
 8000fcc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000fd0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000fd4:	bf00      	nop
 8000fd6:	46bd      	mov	sp, r7
 8000fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fdc:	4770      	bx	lr
 8000fde:	bf00      	nop
 8000fe0:	e000ed00 	.word	0xe000ed00

08000fe4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000fe4:	480d      	ldr	r0, [pc, #52]	@ (800101c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000fe6:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000fe8:	f7ff ffea 	bl	8000fc0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000fec:	480c      	ldr	r0, [pc, #48]	@ (8001020 <LoopForever+0x6>)
  ldr r1, =_edata
 8000fee:	490d      	ldr	r1, [pc, #52]	@ (8001024 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000ff0:	4a0d      	ldr	r2, [pc, #52]	@ (8001028 <LoopForever+0xe>)
  movs r3, #0
 8000ff2:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8000ff4:	e002      	b.n	8000ffc <LoopCopyDataInit>

08000ff6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000ff6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ff8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000ffa:	3304      	adds	r3, #4

08000ffc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000ffc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000ffe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001000:	d3f9      	bcc.n	8000ff6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001002:	4a0a      	ldr	r2, [pc, #40]	@ (800102c <LoopForever+0x12>)
  ldr r4, =_ebss
 8001004:	4c0a      	ldr	r4, [pc, #40]	@ (8001030 <LoopForever+0x16>)
  movs r3, #0
 8001006:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001008:	e001      	b.n	800100e <LoopFillZerobss>

0800100a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800100a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800100c:	3204      	adds	r2, #4

0800100e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800100e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001010:	d3fb      	bcc.n	800100a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001012:	f008 fafd 	bl	8009610 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001016:	f7ff fadf 	bl	80005d8 <main>

0800101a <LoopForever>:

LoopForever:
    b LoopForever
 800101a:	e7fe      	b.n	800101a <LoopForever>
  ldr   r0, =_estack
 800101c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001020:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001024:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8001028:	0800a0bc 	.word	0x0800a0bc
  ldr r2, =_sbss
 800102c:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8001030:	200037d8 	.word	0x200037d8

08001034 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001034:	e7fe      	b.n	8001034 <ADC1_2_IRQHandler>

08001036 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001036:	b580      	push	{r7, lr}
 8001038:	b082      	sub	sp, #8
 800103a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800103c:	2300      	movs	r3, #0
 800103e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001040:	2003      	movs	r0, #3
 8001042:	f000 f8dc 	bl	80011fe <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001046:	200f      	movs	r0, #15
 8001048:	f7ff fe7a 	bl	8000d40 <HAL_InitTick>
 800104c:	4603      	mov	r3, r0
 800104e:	2b00      	cmp	r3, #0
 8001050:	d002      	beq.n	8001058 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001052:	2301      	movs	r3, #1
 8001054:	71fb      	strb	r3, [r7, #7]
 8001056:	e001      	b.n	800105c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001058:	f7ff fd7e 	bl	8000b58 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800105c:	79fb      	ldrb	r3, [r7, #7]

}
 800105e:	4618      	mov	r0, r3
 8001060:	3708      	adds	r7, #8
 8001062:	46bd      	mov	sp, r7
 8001064:	bd80      	pop	{r7, pc}
	...

08001068 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001068:	b480      	push	{r7}
 800106a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800106c:	4b05      	ldr	r3, [pc, #20]	@ (8001084 <HAL_IncTick+0x1c>)
 800106e:	681a      	ldr	r2, [r3, #0]
 8001070:	4b05      	ldr	r3, [pc, #20]	@ (8001088 <HAL_IncTick+0x20>)
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	4413      	add	r3, r2
 8001076:	4a03      	ldr	r2, [pc, #12]	@ (8001084 <HAL_IncTick+0x1c>)
 8001078:	6013      	str	r3, [r2, #0]
}
 800107a:	bf00      	nop
 800107c:	46bd      	mov	sp, r7
 800107e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001082:	4770      	bx	lr
 8001084:	200001f8 	.word	0x200001f8
 8001088:	20000008 	.word	0x20000008

0800108c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800108c:	b480      	push	{r7}
 800108e:	af00      	add	r7, sp, #0
  return uwTick;
 8001090:	4b03      	ldr	r3, [pc, #12]	@ (80010a0 <HAL_GetTick+0x14>)
 8001092:	681b      	ldr	r3, [r3, #0]
}
 8001094:	4618      	mov	r0, r3
 8001096:	46bd      	mov	sp, r7
 8001098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800109c:	4770      	bx	lr
 800109e:	bf00      	nop
 80010a0:	200001f8 	.word	0x200001f8

080010a4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80010a4:	b480      	push	{r7}
 80010a6:	b085      	sub	sp, #20
 80010a8:	af00      	add	r7, sp, #0
 80010aa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	f003 0307 	and.w	r3, r3, #7
 80010b2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80010b4:	4b0c      	ldr	r3, [pc, #48]	@ (80010e8 <__NVIC_SetPriorityGrouping+0x44>)
 80010b6:	68db      	ldr	r3, [r3, #12]
 80010b8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80010ba:	68ba      	ldr	r2, [r7, #8]
 80010bc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80010c0:	4013      	ands	r3, r2
 80010c2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80010c4:	68fb      	ldr	r3, [r7, #12]
 80010c6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80010c8:	68bb      	ldr	r3, [r7, #8]
 80010ca:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80010cc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80010d0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80010d4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80010d6:	4a04      	ldr	r2, [pc, #16]	@ (80010e8 <__NVIC_SetPriorityGrouping+0x44>)
 80010d8:	68bb      	ldr	r3, [r7, #8]
 80010da:	60d3      	str	r3, [r2, #12]
}
 80010dc:	bf00      	nop
 80010de:	3714      	adds	r7, #20
 80010e0:	46bd      	mov	sp, r7
 80010e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e6:	4770      	bx	lr
 80010e8:	e000ed00 	.word	0xe000ed00

080010ec <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80010ec:	b480      	push	{r7}
 80010ee:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80010f0:	4b04      	ldr	r3, [pc, #16]	@ (8001104 <__NVIC_GetPriorityGrouping+0x18>)
 80010f2:	68db      	ldr	r3, [r3, #12]
 80010f4:	0a1b      	lsrs	r3, r3, #8
 80010f6:	f003 0307 	and.w	r3, r3, #7
}
 80010fa:	4618      	mov	r0, r3
 80010fc:	46bd      	mov	sp, r7
 80010fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001102:	4770      	bx	lr
 8001104:	e000ed00 	.word	0xe000ed00

08001108 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001108:	b480      	push	{r7}
 800110a:	b083      	sub	sp, #12
 800110c:	af00      	add	r7, sp, #0
 800110e:	4603      	mov	r3, r0
 8001110:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001112:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001116:	2b00      	cmp	r3, #0
 8001118:	db0b      	blt.n	8001132 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800111a:	79fb      	ldrb	r3, [r7, #7]
 800111c:	f003 021f 	and.w	r2, r3, #31
 8001120:	4907      	ldr	r1, [pc, #28]	@ (8001140 <__NVIC_EnableIRQ+0x38>)
 8001122:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001126:	095b      	lsrs	r3, r3, #5
 8001128:	2001      	movs	r0, #1
 800112a:	fa00 f202 	lsl.w	r2, r0, r2
 800112e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001132:	bf00      	nop
 8001134:	370c      	adds	r7, #12
 8001136:	46bd      	mov	sp, r7
 8001138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800113c:	4770      	bx	lr
 800113e:	bf00      	nop
 8001140:	e000e100 	.word	0xe000e100

08001144 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001144:	b480      	push	{r7}
 8001146:	b083      	sub	sp, #12
 8001148:	af00      	add	r7, sp, #0
 800114a:	4603      	mov	r3, r0
 800114c:	6039      	str	r1, [r7, #0]
 800114e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001150:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001154:	2b00      	cmp	r3, #0
 8001156:	db0a      	blt.n	800116e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001158:	683b      	ldr	r3, [r7, #0]
 800115a:	b2da      	uxtb	r2, r3
 800115c:	490c      	ldr	r1, [pc, #48]	@ (8001190 <__NVIC_SetPriority+0x4c>)
 800115e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001162:	0112      	lsls	r2, r2, #4
 8001164:	b2d2      	uxtb	r2, r2
 8001166:	440b      	add	r3, r1
 8001168:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800116c:	e00a      	b.n	8001184 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800116e:	683b      	ldr	r3, [r7, #0]
 8001170:	b2da      	uxtb	r2, r3
 8001172:	4908      	ldr	r1, [pc, #32]	@ (8001194 <__NVIC_SetPriority+0x50>)
 8001174:	79fb      	ldrb	r3, [r7, #7]
 8001176:	f003 030f 	and.w	r3, r3, #15
 800117a:	3b04      	subs	r3, #4
 800117c:	0112      	lsls	r2, r2, #4
 800117e:	b2d2      	uxtb	r2, r2
 8001180:	440b      	add	r3, r1
 8001182:	761a      	strb	r2, [r3, #24]
}
 8001184:	bf00      	nop
 8001186:	370c      	adds	r7, #12
 8001188:	46bd      	mov	sp, r7
 800118a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800118e:	4770      	bx	lr
 8001190:	e000e100 	.word	0xe000e100
 8001194:	e000ed00 	.word	0xe000ed00

08001198 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001198:	b480      	push	{r7}
 800119a:	b089      	sub	sp, #36	@ 0x24
 800119c:	af00      	add	r7, sp, #0
 800119e:	60f8      	str	r0, [r7, #12]
 80011a0:	60b9      	str	r1, [r7, #8]
 80011a2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80011a4:	68fb      	ldr	r3, [r7, #12]
 80011a6:	f003 0307 	and.w	r3, r3, #7
 80011aa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80011ac:	69fb      	ldr	r3, [r7, #28]
 80011ae:	f1c3 0307 	rsb	r3, r3, #7
 80011b2:	2b04      	cmp	r3, #4
 80011b4:	bf28      	it	cs
 80011b6:	2304      	movcs	r3, #4
 80011b8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80011ba:	69fb      	ldr	r3, [r7, #28]
 80011bc:	3304      	adds	r3, #4
 80011be:	2b06      	cmp	r3, #6
 80011c0:	d902      	bls.n	80011c8 <NVIC_EncodePriority+0x30>
 80011c2:	69fb      	ldr	r3, [r7, #28]
 80011c4:	3b03      	subs	r3, #3
 80011c6:	e000      	b.n	80011ca <NVIC_EncodePriority+0x32>
 80011c8:	2300      	movs	r3, #0
 80011ca:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80011cc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80011d0:	69bb      	ldr	r3, [r7, #24]
 80011d2:	fa02 f303 	lsl.w	r3, r2, r3
 80011d6:	43da      	mvns	r2, r3
 80011d8:	68bb      	ldr	r3, [r7, #8]
 80011da:	401a      	ands	r2, r3
 80011dc:	697b      	ldr	r3, [r7, #20]
 80011de:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80011e0:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80011e4:	697b      	ldr	r3, [r7, #20]
 80011e6:	fa01 f303 	lsl.w	r3, r1, r3
 80011ea:	43d9      	mvns	r1, r3
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80011f0:	4313      	orrs	r3, r2
         );
}
 80011f2:	4618      	mov	r0, r3
 80011f4:	3724      	adds	r7, #36	@ 0x24
 80011f6:	46bd      	mov	sp, r7
 80011f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011fc:	4770      	bx	lr

080011fe <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80011fe:	b580      	push	{r7, lr}
 8001200:	b082      	sub	sp, #8
 8001202:	af00      	add	r7, sp, #0
 8001204:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001206:	6878      	ldr	r0, [r7, #4]
 8001208:	f7ff ff4c 	bl	80010a4 <__NVIC_SetPriorityGrouping>
}
 800120c:	bf00      	nop
 800120e:	3708      	adds	r7, #8
 8001210:	46bd      	mov	sp, r7
 8001212:	bd80      	pop	{r7, pc}

08001214 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001214:	b580      	push	{r7, lr}
 8001216:	b086      	sub	sp, #24
 8001218:	af00      	add	r7, sp, #0
 800121a:	4603      	mov	r3, r0
 800121c:	60b9      	str	r1, [r7, #8]
 800121e:	607a      	str	r2, [r7, #4]
 8001220:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001222:	f7ff ff63 	bl	80010ec <__NVIC_GetPriorityGrouping>
 8001226:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001228:	687a      	ldr	r2, [r7, #4]
 800122a:	68b9      	ldr	r1, [r7, #8]
 800122c:	6978      	ldr	r0, [r7, #20]
 800122e:	f7ff ffb3 	bl	8001198 <NVIC_EncodePriority>
 8001232:	4602      	mov	r2, r0
 8001234:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001238:	4611      	mov	r1, r2
 800123a:	4618      	mov	r0, r3
 800123c:	f7ff ff82 	bl	8001144 <__NVIC_SetPriority>
}
 8001240:	bf00      	nop
 8001242:	3718      	adds	r7, #24
 8001244:	46bd      	mov	sp, r7
 8001246:	bd80      	pop	{r7, pc}

08001248 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001248:	b580      	push	{r7, lr}
 800124a:	b082      	sub	sp, #8
 800124c:	af00      	add	r7, sp, #0
 800124e:	4603      	mov	r3, r0
 8001250:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001252:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001256:	4618      	mov	r0, r3
 8001258:	f7ff ff56 	bl	8001108 <__NVIC_EnableIRQ>
}
 800125c:	bf00      	nop
 800125e:	3708      	adds	r7, #8
 8001260:	46bd      	mov	sp, r7
 8001262:	bd80      	pop	{r7, pc}

08001264 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001264:	b480      	push	{r7}
 8001266:	b085      	sub	sp, #20
 8001268:	af00      	add	r7, sp, #0
 800126a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800126c:	2300      	movs	r3, #0
 800126e:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001276:	b2db      	uxtb	r3, r3
 8001278:	2b02      	cmp	r3, #2
 800127a:	d005      	beq.n	8001288 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	2204      	movs	r2, #4
 8001280:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8001282:	2301      	movs	r3, #1
 8001284:	73fb      	strb	r3, [r7, #15]
 8001286:	e037      	b.n	80012f8 <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	681b      	ldr	r3, [r3, #0]
 800128c:	681a      	ldr	r2, [r3, #0]
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	681b      	ldr	r3, [r3, #0]
 8001292:	f022 020e 	bic.w	r2, r2, #14
 8001296:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800129c:	681a      	ldr	r2, [r3, #0]
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80012a2:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80012a6:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	681a      	ldr	r2, [r3, #0]
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	681b      	ldr	r3, [r3, #0]
 80012b2:	f022 0201 	bic.w	r2, r2, #1
 80012b6:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80012bc:	f003 021f 	and.w	r2, r3, #31
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012c4:	2101      	movs	r1, #1
 80012c6:	fa01 f202 	lsl.w	r2, r1, r2
 80012ca:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012d0:	687a      	ldr	r2, [r7, #4]
 80012d2:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80012d4:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80012da:	2b00      	cmp	r3, #0
 80012dc:	d00c      	beq.n	80012f8 <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80012e2:	681a      	ldr	r2, [r3, #0]
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80012e8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80012ec:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80012f2:	687a      	ldr	r2, [r7, #4]
 80012f4:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80012f6:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	2201      	movs	r2, #1
 80012fc:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	2200      	movs	r2, #0
 8001304:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 8001308:	7bfb      	ldrb	r3, [r7, #15]
}
 800130a:	4618      	mov	r0, r3
 800130c:	3714      	adds	r7, #20
 800130e:	46bd      	mov	sp, r7
 8001310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001314:	4770      	bx	lr

08001316 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001316:	b580      	push	{r7, lr}
 8001318:	b084      	sub	sp, #16
 800131a:	af00      	add	r7, sp, #0
 800131c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800131e:	2300      	movs	r3, #0
 8001320:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001328:	b2db      	uxtb	r3, r3
 800132a:	2b02      	cmp	r3, #2
 800132c:	d00d      	beq.n	800134a <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	2204      	movs	r2, #4
 8001332:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	2201      	movs	r2, #1
 8001338:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	2200      	movs	r2, #0
 8001340:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 8001344:	2301      	movs	r3, #1
 8001346:	73fb      	strb	r3, [r7, #15]
 8001348:	e047      	b.n	80013da <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	681a      	ldr	r2, [r3, #0]
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	f022 020e 	bic.w	r2, r2, #14
 8001358:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	681b      	ldr	r3, [r3, #0]
 800135e:	681a      	ldr	r2, [r3, #0]
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	f022 0201 	bic.w	r2, r2, #1
 8001368:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800136e:	681a      	ldr	r2, [r3, #0]
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001374:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001378:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800137e:	f003 021f 	and.w	r2, r3, #31
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001386:	2101      	movs	r1, #1
 8001388:	fa01 f202 	lsl.w	r2, r1, r2
 800138c:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001392:	687a      	ldr	r2, [r7, #4]
 8001394:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001396:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800139c:	2b00      	cmp	r3, #0
 800139e:	d00c      	beq.n	80013ba <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80013a4:	681a      	ldr	r2, [r3, #0]
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80013aa:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80013ae:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80013b4:	687a      	ldr	r2, [r7, #4]
 80013b6:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80013b8:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	2201      	movs	r2, #1
 80013be:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	2200      	movs	r2, #0
 80013c6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d003      	beq.n	80013da <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80013d6:	6878      	ldr	r0, [r7, #4]
 80013d8:	4798      	blx	r3
    }
  }
  return status;
 80013da:	7bfb      	ldrb	r3, [r7, #15]
}
 80013dc:	4618      	mov	r0, r3
 80013de:	3710      	adds	r7, #16
 80013e0:	46bd      	mov	sp, r7
 80013e2:	bd80      	pop	{r7, pc}

080013e4 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 80013e4:	b580      	push	{r7, lr}
 80013e6:	b084      	sub	sp, #16
 80013e8:	af00      	add	r7, sp, #0
 80013ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	2b00      	cmp	r3, #0
 80013f0:	d101      	bne.n	80013f6 <HAL_FDCAN_Init+0x12>
  {
    return HAL_ERROR;
 80013f2:	2301      	movs	r3, #1
 80013f4:	e147      	b.n	8001686 <HAL_FDCAN_Init+0x2a2>

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80013fc:	b2db      	uxtb	r3, r3
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d106      	bne.n	8001410 <HAL_FDCAN_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	2200      	movs	r2, #0
 8001406:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 800140a:	6878      	ldr	r0, [r7, #4]
 800140c:	f7ff fbce 	bl	8000bac <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	699a      	ldr	r2, [r3, #24]
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	f022 0210 	bic.w	r2, r2, #16
 800141e:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001420:	f7ff fe34 	bl	800108c <HAL_GetTick>
 8001424:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8001426:	e012      	b.n	800144e <HAL_FDCAN_Init+0x6a>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8001428:	f7ff fe30 	bl	800108c <HAL_GetTick>
 800142c:	4602      	mov	r2, r0
 800142e:	68fb      	ldr	r3, [r7, #12]
 8001430:	1ad3      	subs	r3, r2, r3
 8001432:	2b0a      	cmp	r3, #10
 8001434:	d90b      	bls.n	800144e <HAL_FDCAN_Init+0x6a>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800143a:	f043 0201 	orr.w	r2, r3, #1
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	2203      	movs	r2, #3
 8001446:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 800144a:	2301      	movs	r3, #1
 800144c:	e11b      	b.n	8001686 <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	681b      	ldr	r3, [r3, #0]
 8001452:	699b      	ldr	r3, [r3, #24]
 8001454:	f003 0308 	and.w	r3, r3, #8
 8001458:	2b08      	cmp	r3, #8
 800145a:	d0e5      	beq.n	8001428 <HAL_FDCAN_Init+0x44>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	699a      	ldr	r2, [r3, #24]
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	f042 0201 	orr.w	r2, r2, #1
 800146a:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 800146c:	f7ff fe0e 	bl	800108c <HAL_GetTick>
 8001470:	60f8      	str	r0, [r7, #12]

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8001472:	e012      	b.n	800149a <HAL_FDCAN_Init+0xb6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8001474:	f7ff fe0a 	bl	800108c <HAL_GetTick>
 8001478:	4602      	mov	r2, r0
 800147a:	68fb      	ldr	r3, [r7, #12]
 800147c:	1ad3      	subs	r3, r2, r3
 800147e:	2b0a      	cmp	r3, #10
 8001480:	d90b      	bls.n	800149a <HAL_FDCAN_Init+0xb6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001486:	f043 0201 	orr.w	r2, r3, #1
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	2203      	movs	r2, #3
 8001492:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8001496:	2301      	movs	r3, #1
 8001498:	e0f5      	b.n	8001686 <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	699b      	ldr	r3, [r3, #24]
 80014a0:	f003 0301 	and.w	r3, r3, #1
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	d0e5      	beq.n	8001474 <HAL_FDCAN_Init+0x90>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	699a      	ldr	r2, [r3, #24]
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	f042 0202 	orr.w	r2, r2, #2
 80014b6:	619a      	str	r2, [r3, #24]

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	4a74      	ldr	r2, [pc, #464]	@ (8001690 <HAL_FDCAN_Init+0x2ac>)
 80014be:	4293      	cmp	r3, r2
 80014c0:	d103      	bne.n	80014ca <HAL_FDCAN_Init+0xe6>
  {
    /* Configure Clock divider */
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 80014c2:	4a74      	ldr	r2, [pc, #464]	@ (8001694 <HAL_FDCAN_Init+0x2b0>)
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	685b      	ldr	r3, [r3, #4]
 80014c8:	6013      	str	r3, [r2, #0]
  }

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	7c1b      	ldrb	r3, [r3, #16]
 80014ce:	2b01      	cmp	r3, #1
 80014d0:	d108      	bne.n	80014e4 <HAL_FDCAN_Init+0x100>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	699a      	ldr	r2, [r3, #24]
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80014e0:	619a      	str	r2, [r3, #24]
 80014e2:	e007      	b.n	80014f4 <HAL_FDCAN_Init+0x110>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	699a      	ldr	r2, [r3, #24]
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80014f2:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	7c5b      	ldrb	r3, [r3, #17]
 80014f8:	2b01      	cmp	r3, #1
 80014fa:	d108      	bne.n	800150e <HAL_FDCAN_Init+0x12a>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	699a      	ldr	r2, [r3, #24]
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800150a:	619a      	str	r2, [r3, #24]
 800150c:	e007      	b.n	800151e <HAL_FDCAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	699a      	ldr	r2, [r3, #24]
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800151c:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	7c9b      	ldrb	r3, [r3, #18]
 8001522:	2b01      	cmp	r3, #1
 8001524:	d108      	bne.n	8001538 <HAL_FDCAN_Init+0x154>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	699a      	ldr	r2, [r3, #24]
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8001534:	619a      	str	r2, [r3, #24]
 8001536:	e007      	b.n	8001548 <HAL_FDCAN_Init+0x164>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	699a      	ldr	r2, [r3, #24]
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8001546:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	699b      	ldr	r3, [r3, #24]
 800154e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	689a      	ldr	r2, [r3, #8]
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	430a      	orrs	r2, r1
 800155c:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	699a      	ldr	r2, [r3, #24]
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 800156c:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	691a      	ldr	r2, [r3, #16]
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	f022 0210 	bic.w	r2, r2, #16
 800157c:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	68db      	ldr	r3, [r3, #12]
 8001582:	2b01      	cmp	r3, #1
 8001584:	d108      	bne.n	8001598 <HAL_FDCAN_Init+0x1b4>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	699a      	ldr	r2, [r3, #24]
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	f042 0204 	orr.w	r2, r2, #4
 8001594:	619a      	str	r2, [r3, #24]
 8001596:	e02c      	b.n	80015f2 <HAL_FDCAN_Init+0x20e>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	68db      	ldr	r3, [r3, #12]
 800159c:	2b00      	cmp	r3, #0
 800159e:	d028      	beq.n	80015f2 <HAL_FDCAN_Init+0x20e>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	68db      	ldr	r3, [r3, #12]
 80015a4:	2b02      	cmp	r3, #2
 80015a6:	d01c      	beq.n	80015e2 <HAL_FDCAN_Init+0x1fe>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	699a      	ldr	r2, [r3, #24]
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	681b      	ldr	r3, [r3, #0]
 80015b2:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80015b6:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	691a      	ldr	r2, [r3, #16]
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	f042 0210 	orr.w	r2, r2, #16
 80015c6:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	68db      	ldr	r3, [r3, #12]
 80015cc:	2b03      	cmp	r3, #3
 80015ce:	d110      	bne.n	80015f2 <HAL_FDCAN_Init+0x20e>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	699a      	ldr	r2, [r3, #24]
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	f042 0220 	orr.w	r2, r2, #32
 80015de:	619a      	str	r2, [r3, #24]
 80015e0:	e007      	b.n	80015f2 <HAL_FDCAN_Init+0x20e>
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	699a      	ldr	r2, [r3, #24]
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	f042 0220 	orr.w	r2, r2, #32
 80015f0:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	699b      	ldr	r3, [r3, #24]
 80015f6:	3b01      	subs	r3, #1
 80015f8:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	69db      	ldr	r3, [r3, #28]
 80015fe:	3b01      	subs	r3, #1
 8001600:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8001602:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	6a1b      	ldr	r3, [r3, #32]
 8001608:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 800160a:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	695b      	ldr	r3, [r3, #20]
 8001612:	3b01      	subs	r3, #1
 8001614:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 800161a:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800161c:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	689b      	ldr	r3, [r3, #8]
 8001622:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8001626:	d115      	bne.n	8001654 <HAL_FDCAN_Init+0x270>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800162c:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001632:	3b01      	subs	r3, #1
 8001634:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8001636:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800163c:	3b01      	subs	r3, #1
 800163e:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8001640:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001648:	3b01      	subs	r3, #1
 800164a:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8001650:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8001652:	60da      	str	r2, [r3, #12]
  }

  /* Select between Tx FIFO and Tx Queue operation modes */
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	430a      	orrs	r2, r1
 8001666:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Calculate each RAM block address */
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 800166a:	6878      	ldr	r0, [r7, #4]
 800166c:	f000 fbf2 	bl	8001e54 <FDCAN_CalcultateRamBlockAddresses>

  /* Initialize the Latest Tx request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	2200      	movs	r2, #0
 8001674:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	2200      	movs	r2, #0
 800167a:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	2201      	movs	r2, #1
 8001680:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return HAL_OK;
 8001684:	2300      	movs	r3, #0
}
 8001686:	4618      	mov	r0, r3
 8001688:	3710      	adds	r7, #16
 800168a:	46bd      	mov	sp, r7
 800168c:	bd80      	pop	{r7, pc}
 800168e:	bf00      	nop
 8001690:	40006400 	.word	0x40006400
 8001694:	40006500 	.word	0x40006500

08001698 <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 8001698:	b480      	push	{r7}
 800169a:	b083      	sub	sp, #12
 800169c:	af00      	add	r7, sp, #0
 800169e:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80016a6:	b2db      	uxtb	r3, r3
 80016a8:	2b01      	cmp	r3, #1
 80016aa:	d110      	bne.n	80016ce <HAL_FDCAN_Start+0x36>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	2202      	movs	r2, #2
 80016b0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	699a      	ldr	r2, [r3, #24]
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	f022 0201 	bic.w	r2, r2, #1
 80016c2:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	2200      	movs	r2, #0
 80016c8:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Return function status */
    return HAL_OK;
 80016ca:	2300      	movs	r3, #0
 80016cc:	e006      	b.n	80016dc <HAL_FDCAN_Start+0x44>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80016d2:	f043 0204 	orr.w	r2, r3, #4
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 80016da:	2301      	movs	r3, #1
  }
}
 80016dc:	4618      	mov	r0, r3
 80016de:	370c      	adds	r7, #12
 80016e0:	46bd      	mov	sp, r7
 80016e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e6:	4770      	bx	lr

080016e8 <HAL_FDCAN_AddMessageToTxFifoQ>:
  * @param  pTxData pointer to a buffer containing the payload of the Tx frame.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_AddMessageToTxFifoQ(FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                                const uint8_t *pTxData)
{
 80016e8:	b580      	push	{r7, lr}
 80016ea:	b086      	sub	sp, #24
 80016ec:	af00      	add	r7, sp, #0
 80016ee:	60f8      	str	r0, [r7, #12]
 80016f0:	60b9      	str	r1, [r7, #8]
 80016f2:	607a      	str	r2, [r7, #4]
  assert_param(IS_FDCAN_BRS(pTxHeader->BitRateSwitch));
  assert_param(IS_FDCAN_FDF(pTxHeader->FDFormat));
  assert_param(IS_FDCAN_EFC(pTxHeader->TxEventFifoControl));
  assert_param(IS_FDCAN_MAX_VALUE(pTxHeader->MessageMarker, 0xFFU));

  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 80016f4:	68fb      	ldr	r3, [r7, #12]
 80016f6:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80016fa:	b2db      	uxtb	r3, r3
 80016fc:	2b02      	cmp	r3, #2
 80016fe:	d12c      	bne.n	800175a <HAL_FDCAN_AddMessageToTxFifoQ+0x72>
  {
    /* Check that the Tx FIFO/Queue is not full */
    if ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0U)
 8001700:	68fb      	ldr	r3, [r7, #12]
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8001708:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800170c:	2b00      	cmp	r3, #0
 800170e:	d007      	beq.n	8001720 <HAL_FDCAN_AddMessageToTxFifoQ+0x38>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 8001710:	68fb      	ldr	r3, [r7, #12]
 8001712:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001714:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001718:	68fb      	ldr	r3, [r7, #12]
 800171a:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 800171c:	2301      	movs	r3, #1
 800171e:	e023      	b.n	8001768 <HAL_FDCAN_AddMessageToTxFifoQ+0x80>
    }
    else
    {
      /* Retrieve the Tx FIFO PutIndex */
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 8001720:	68fb      	ldr	r3, [r7, #12]
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8001728:	0c1b      	lsrs	r3, r3, #16
 800172a:	f003 0303 	and.w	r3, r3, #3
 800172e:	617b      	str	r3, [r7, #20]

      /* Add the message to the Tx FIFO/Queue */
      FDCAN_CopyMessageToRAM(hfdcan, pTxHeader, pTxData, PutIndex);
 8001730:	697b      	ldr	r3, [r7, #20]
 8001732:	687a      	ldr	r2, [r7, #4]
 8001734:	68b9      	ldr	r1, [r7, #8]
 8001736:	68f8      	ldr	r0, [r7, #12]
 8001738:	f000 fbf8 	bl	8001f2c <FDCAN_CopyMessageToRAM>

      /* Activate the corresponding transmission request */
      hfdcan->Instance->TXBAR = ((uint32_t)1 << PutIndex);
 800173c:	68fb      	ldr	r3, [r7, #12]
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	2101      	movs	r1, #1
 8001742:	697a      	ldr	r2, [r7, #20]
 8001744:	fa01 f202 	lsl.w	r2, r1, r2
 8001748:	f8c3 20cc 	str.w	r2, [r3, #204]	@ 0xcc

      /* Store the Latest Tx FIFO/Queue Request Buffer Index */
      hfdcan->LatestTxFifoQRequest = ((uint32_t)1 << PutIndex);
 800174c:	2201      	movs	r2, #1
 800174e:	697b      	ldr	r3, [r7, #20]
 8001750:	409a      	lsls	r2, r3
 8001752:	68fb      	ldr	r3, [r7, #12]
 8001754:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    /* Return function status */
    return HAL_OK;
 8001756:	2300      	movs	r3, #0
 8001758:	e006      	b.n	8001768 <HAL_FDCAN_AddMessageToTxFifoQ+0x80>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 800175a:	68fb      	ldr	r3, [r7, #12]
 800175c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800175e:	f043 0208 	orr.w	r2, r3, #8
 8001762:	68fb      	ldr	r3, [r7, #12]
 8001764:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8001766:	2301      	movs	r3, #1
  }
}
 8001768:	4618      	mov	r0, r3
 800176a:	3718      	adds	r7, #24
 800176c:	46bd      	mov	sp, r7
 800176e:	bd80      	pop	{r7, pc}

08001770 <HAL_FDCAN_GetRxMessage>:
  * @param  pRxData pointer to a buffer where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetRxMessage(FDCAN_HandleTypeDef *hfdcan, uint32_t RxLocation,
                                         FDCAN_RxHeaderTypeDef *pRxHeader, uint8_t *pRxData)
{
 8001770:	b480      	push	{r7}
 8001772:	b08b      	sub	sp, #44	@ 0x2c
 8001774:	af00      	add	r7, sp, #0
 8001776:	60f8      	str	r0, [r7, #12]
 8001778:	60b9      	str	r1, [r7, #8]
 800177a:	607a      	str	r2, [r7, #4]
 800177c:	603b      	str	r3, [r7, #0]
  uint32_t *RxAddress;
  uint8_t  *pData;
  uint32_t ByteCounter;
  uint32_t GetIndex = 0;
 800177e:	2300      	movs	r3, #0
 8001780:	61fb      	str	r3, [r7, #28]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8001782:	68fb      	ldr	r3, [r7, #12]
 8001784:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8001788:	76fb      	strb	r3, [r7, #27]

  /* Check function parameters */
  assert_param(IS_FDCAN_RX_FIFO(RxLocation));

  if (state == HAL_FDCAN_STATE_BUSY)
 800178a:	7efb      	ldrb	r3, [r7, #27]
 800178c:	2b02      	cmp	r3, #2
 800178e:	f040 80e8 	bne.w	8001962 <HAL_FDCAN_GetRxMessage+0x1f2>
  {
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8001792:	68bb      	ldr	r3, [r7, #8]
 8001794:	2b40      	cmp	r3, #64	@ 0x40
 8001796:	d137      	bne.n	8001808 <HAL_FDCAN_GetRxMessage+0x98>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 8001798:	68fb      	ldr	r3, [r7, #12]
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80017a0:	f003 030f 	and.w	r3, r3, #15
 80017a4:	2b00      	cmp	r3, #0
 80017a6:	d107      	bne.n	80017b8 <HAL_FDCAN_GetRxMessage+0x48>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 80017a8:	68fb      	ldr	r3, [r7, #12]
 80017aa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80017ac:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80017b0:	68fb      	ldr	r3, [r7, #12]
 80017b2:	661a      	str	r2, [r3, #96]	@ 0x60

        return HAL_ERROR;
 80017b4:	2301      	movs	r3, #1
 80017b6:	e0db      	b.n	8001970 <HAL_FDCAN_GetRxMessage+0x200>
      }
      else
      {
        /* Check that the Rx FIFO 0 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0F) >> FDCAN_RXF0S_F0F_Pos) == 1U)
 80017b8:	68fb      	ldr	r3, [r7, #12]
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80017c0:	0e1b      	lsrs	r3, r3, #24
 80017c2:	f003 0301 	and.w	r3, r3, #1
 80017c6:	2b01      	cmp	r3, #1
 80017c8:	d10a      	bne.n	80017e0 <HAL_FDCAN_GetRxMessage+0x70>
        {
          if (((hfdcan->Instance->RXGFC & FDCAN_RXGFC_F0OM) >> FDCAN_RXGFC_F0OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 80017ca:	68fb      	ldr	r3, [r7, #12]
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80017d2:	0a5b      	lsrs	r3, r3, #9
 80017d4:	f003 0301 	and.w	r3, r3, #1
 80017d8:	2b01      	cmp	r3, #1
 80017da:	d101      	bne.n	80017e0 <HAL_FDCAN_GetRxMessage+0x70>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 80017dc:	2301      	movs	r3, #1
 80017de:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 0 element index */
        GetIndex += ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 80017e0:	68fb      	ldr	r3, [r7, #12]
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80017e8:	0a1b      	lsrs	r3, r3, #8
 80017ea:	f003 0303 	and.w	r3, r3, #3
 80017ee:	69fa      	ldr	r2, [r7, #28]
 80017f0:	4413      	add	r3, r2
 80017f2:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 0 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * SRAMCAN_RF0_SIZE));
 80017f4:	68fb      	ldr	r3, [r7, #12]
 80017f6:	6c99      	ldr	r1, [r3, #72]	@ 0x48
 80017f8:	69fa      	ldr	r2, [r7, #28]
 80017fa:	4613      	mov	r3, r2
 80017fc:	00db      	lsls	r3, r3, #3
 80017fe:	4413      	add	r3, r2
 8001800:	00db      	lsls	r3, r3, #3
 8001802:	440b      	add	r3, r1
 8001804:	627b      	str	r3, [r7, #36]	@ 0x24
 8001806:	e036      	b.n	8001876 <HAL_FDCAN_GetRxMessage+0x106>
      }
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 8001808:	68fb      	ldr	r3, [r7, #12]
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001810:	f003 030f 	and.w	r3, r3, #15
 8001814:	2b00      	cmp	r3, #0
 8001816:	d107      	bne.n	8001828 <HAL_FDCAN_GetRxMessage+0xb8>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8001818:	68fb      	ldr	r3, [r7, #12]
 800181a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800181c:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001820:	68fb      	ldr	r3, [r7, #12]
 8001822:	661a      	str	r2, [r3, #96]	@ 0x60

        return HAL_ERROR;
 8001824:	2301      	movs	r3, #1
 8001826:	e0a3      	b.n	8001970 <HAL_FDCAN_GetRxMessage+0x200>
      }
      else
      {
        /* Check that the Rx FIFO 1 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1F) >> FDCAN_RXF1S_F1F_Pos) == 1U)
 8001828:	68fb      	ldr	r3, [r7, #12]
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001830:	0e1b      	lsrs	r3, r3, #24
 8001832:	f003 0301 	and.w	r3, r3, #1
 8001836:	2b01      	cmp	r3, #1
 8001838:	d10a      	bne.n	8001850 <HAL_FDCAN_GetRxMessage+0xe0>
        {
          if (((hfdcan->Instance->RXGFC & FDCAN_RXGFC_F1OM) >> FDCAN_RXGFC_F1OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 800183a:	68fb      	ldr	r3, [r7, #12]
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001842:	0a1b      	lsrs	r3, r3, #8
 8001844:	f003 0301 	and.w	r3, r3, #1
 8001848:	2b01      	cmp	r3, #1
 800184a:	d101      	bne.n	8001850 <HAL_FDCAN_GetRxMessage+0xe0>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 800184c:	2301      	movs	r3, #1
 800184e:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 1 element index */
        GetIndex += ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 8001850:	68fb      	ldr	r3, [r7, #12]
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001858:	0a1b      	lsrs	r3, r3, #8
 800185a:	f003 0303 	and.w	r3, r3, #3
 800185e:	69fa      	ldr	r2, [r7, #28]
 8001860:	4413      	add	r3, r2
 8001862:	61fb      	str	r3, [r7, #28]
        /* Calculate Rx FIFO 1 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * SRAMCAN_RF1_SIZE));
 8001864:	68fb      	ldr	r3, [r7, #12]
 8001866:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 8001868:	69fa      	ldr	r2, [r7, #28]
 800186a:	4613      	mov	r3, r2
 800186c:	00db      	lsls	r3, r3, #3
 800186e:	4413      	add	r3, r2
 8001870:	00db      	lsls	r3, r3, #3
 8001872:	440b      	add	r3, r1
 8001874:	627b      	str	r3, [r7, #36]	@ 0x24
      }
    }

    /* Retrieve IdType */
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 8001876:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	f003 4280 	and.w	r2, r3, #1073741824	@ 0x40000000
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	605a      	str	r2, [r3, #4]

    /* Retrieve Identifier */
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	685b      	ldr	r3, [r3, #4]
 8001886:	2b00      	cmp	r3, #0
 8001888:	d107      	bne.n	800189a <HAL_FDCAN_GetRxMessage+0x12a>
    {
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 800188a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	0c9b      	lsrs	r3, r3, #18
 8001890:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	601a      	str	r2, [r3, #0]
 8001898:	e005      	b.n	80018a6 <HAL_FDCAN_GetRxMessage+0x136>
    }
    else /* Extended ID element */
    {
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 800189a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	601a      	str	r2, [r3, #0]
    }

    /* Retrieve RxFrameType */
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 80018a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	f003 5200 	and.w	r2, r3, #536870912	@ 0x20000000
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	609a      	str	r2, [r3, #8]

    /* Retrieve ErrorStateIndicator */
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 80018b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	611a      	str	r2, [r3, #16]

    /* Increment RxAddress pointer to second word of Rx FIFO element */
    RxAddress++;
 80018be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018c0:	3304      	adds	r3, #4
 80018c2:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve RxTimestamp */
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 80018c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	b29a      	uxth	r2, r3
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	61da      	str	r2, [r3, #28]

    /* Retrieve DataLength */
    pRxHeader->DataLength = ((*RxAddress & FDCAN_ELEMENT_MASK_DLC) >> 16U);
 80018ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	0c1b      	lsrs	r3, r3, #16
 80018d4:	f003 020f 	and.w	r2, r3, #15
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	60da      	str	r2, [r3, #12]

    /* Retrieve BitRateSwitch */
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 80018dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	f403 1280 	and.w	r2, r3, #1048576	@ 0x100000
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	615a      	str	r2, [r3, #20]

    /* Retrieve FDFormat */
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 80018e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	f403 1200 	and.w	r2, r3, #2097152	@ 0x200000
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	619a      	str	r2, [r3, #24]

    /* Retrieve FilterIndex */
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 80018f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	0e1b      	lsrs	r3, r3, #24
 80018fa:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	621a      	str	r2, [r3, #32]

    /* Retrieve NonMatchingFrame */
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 8001902:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	0fda      	lsrs	r2, r3, #31
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Increment RxAddress pointer to payload of Rx FIFO element */
    RxAddress++;
 800190c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800190e:	3304      	adds	r3, #4
 8001910:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve Rx payload */
    pData = (uint8_t *)RxAddress;
 8001912:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001914:	617b      	str	r3, [r7, #20]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 8001916:	2300      	movs	r3, #0
 8001918:	623b      	str	r3, [r7, #32]
 800191a:	e00a      	b.n	8001932 <HAL_FDCAN_GetRxMessage+0x1c2>
    {
      pRxData[ByteCounter] = pData[ByteCounter];
 800191c:	697a      	ldr	r2, [r7, #20]
 800191e:	6a3b      	ldr	r3, [r7, #32]
 8001920:	441a      	add	r2, r3
 8001922:	6839      	ldr	r1, [r7, #0]
 8001924:	6a3b      	ldr	r3, [r7, #32]
 8001926:	440b      	add	r3, r1
 8001928:	7812      	ldrb	r2, [r2, #0]
 800192a:	701a      	strb	r2, [r3, #0]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 800192c:	6a3b      	ldr	r3, [r7, #32]
 800192e:	3301      	adds	r3, #1
 8001930:	623b      	str	r3, [r7, #32]
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	68db      	ldr	r3, [r3, #12]
 8001936:	4a11      	ldr	r2, [pc, #68]	@ (800197c <HAL_FDCAN_GetRxMessage+0x20c>)
 8001938:	5cd3      	ldrb	r3, [r2, r3]
 800193a:	461a      	mov	r2, r3
 800193c:	6a3b      	ldr	r3, [r7, #32]
 800193e:	4293      	cmp	r3, r2
 8001940:	d3ec      	bcc.n	800191c <HAL_FDCAN_GetRxMessage+0x1ac>
    }

    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8001942:	68bb      	ldr	r3, [r7, #8]
 8001944:	2b40      	cmp	r3, #64	@ 0x40
 8001946:	d105      	bne.n	8001954 <HAL_FDCAN_GetRxMessage+0x1e4>
    {
      /* Acknowledge the Rx FIFO 0 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF0A = GetIndex;
 8001948:	68fb      	ldr	r3, [r7, #12]
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	69fa      	ldr	r2, [r7, #28]
 800194e:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
 8001952:	e004      	b.n	800195e <HAL_FDCAN_GetRxMessage+0x1ee>
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Acknowledge the Rx FIFO 1 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF1A = GetIndex;
 8001954:	68fb      	ldr	r3, [r7, #12]
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	69fa      	ldr	r2, [r7, #28]
 800195a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
    }

    /* Return function status */
    return HAL_OK;
 800195e:	2300      	movs	r3, #0
 8001960:	e006      	b.n	8001970 <HAL_FDCAN_GetRxMessage+0x200>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8001962:	68fb      	ldr	r3, [r7, #12]
 8001964:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001966:	f043 0208 	orr.w	r2, r3, #8
 800196a:	68fb      	ldr	r3, [r7, #12]
 800196c:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 800196e:	2301      	movs	r3, #1
  }
}
 8001970:	4618      	mov	r0, r3
 8001972:	372c      	adds	r7, #44	@ 0x2c
 8001974:	46bd      	mov	sp, r7
 8001976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800197a:	4770      	bx	lr
 800197c:	0800a028 	.word	0x0800a028

08001980 <HAL_FDCAN_ActivateNotification>:
  *           - FDCAN_IT_TX_ABORT_COMPLETE
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ActivateNotification(FDCAN_HandleTypeDef *hfdcan, uint32_t ActiveITs,
                                                 uint32_t BufferIndexes)
{
 8001980:	b480      	push	{r7}
 8001982:	b087      	sub	sp, #28
 8001984:	af00      	add	r7, sp, #0
 8001986:	60f8      	str	r0, [r7, #12]
 8001988:	60b9      	str	r1, [r7, #8]
 800198a:	607a      	str	r2, [r7, #4]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 800198c:	68fb      	ldr	r3, [r7, #12]
 800198e:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8001992:	75fb      	strb	r3, [r7, #23]
  if ((ActiveITs & (FDCAN_IT_TX_COMPLETE | FDCAN_IT_TX_ABORT_COMPLETE)) != 0U)
  {
    assert_param(IS_FDCAN_TX_LOCATION_LIST(BufferIndexes));
  }

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8001994:	7dfb      	ldrb	r3, [r7, #23]
 8001996:	2b01      	cmp	r3, #1
 8001998:	d003      	beq.n	80019a2 <HAL_FDCAN_ActivateNotification+0x22>
 800199a:	7dfb      	ldrb	r3, [r7, #23]
 800199c:	2b02      	cmp	r3, #2
 800199e:	f040 80c8 	bne.w	8001b32 <HAL_FDCAN_ActivateNotification+0x1b2>
  {
    /* Get interrupts line selection */
    ITs_lines_selection = hfdcan->Instance->ILS;
 80019a2:	68fb      	ldr	r3, [r7, #12]
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80019a8:	613b      	str	r3, [r7, #16]

    /* Enable Interrupt lines */
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0) != 0U)
 80019aa:	68bb      	ldr	r3, [r7, #8]
 80019ac:	f003 0307 	and.w	r3, r3, #7
 80019b0:	2b00      	cmp	r3, #0
 80019b2:	d004      	beq.n	80019be <HAL_FDCAN_ActivateNotification+0x3e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 80019b4:	693b      	ldr	r3, [r7, #16]
 80019b6:	f003 0301 	and.w	r3, r3, #1
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	d03b      	beq.n	8001a36 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U)
 80019be:	68bb      	ldr	r3, [r7, #8]
 80019c0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	d004      	beq.n	80019d2 <HAL_FDCAN_ActivateNotification+0x52>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1) == 0U)) || \
 80019c8:	693b      	ldr	r3, [r7, #16]
 80019ca:	f003 0302 	and.w	r3, r3, #2
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	d031      	beq.n	8001a36 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U)
 80019d2:	68bb      	ldr	r3, [r7, #8]
 80019d4:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1) == 0U)) || \
 80019d8:	2b00      	cmp	r3, #0
 80019da:	d004      	beq.n	80019e6 <HAL_FDCAN_ActivateNotification+0x66>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 80019dc:	693b      	ldr	r3, [r7, #16]
 80019de:	f003 0304 	and.w	r3, r3, #4
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d027      	beq.n	8001a36 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U)
 80019e6:	68bb      	ldr	r3, [r7, #8]
 80019e8:	f403 53f0 	and.w	r3, r3, #7680	@ 0x1e00
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	d004      	beq.n	80019fa <HAL_FDCAN_ActivateNotification+0x7a>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 80019f0:	693b      	ldr	r3, [r7, #16]
 80019f2:	f003 0308 	and.w	r3, r3, #8
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	d01d      	beq.n	8001a36 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U)
 80019fa:	68bb      	ldr	r3, [r7, #8]
 80019fc:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 8001a00:	2b00      	cmp	r3, #0
 8001a02:	d004      	beq.n	8001a0e <HAL_FDCAN_ActivateNotification+0x8e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 8001a04:	693b      	ldr	r3, [r7, #16]
 8001a06:	f003 0310 	and.w	r3, r3, #16
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d013      	beq.n	8001a36 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U)
 8001a0e:	68bb      	ldr	r3, [r7, #8]
 8001a10:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d004      	beq.n	8001a22 <HAL_FDCAN_ActivateNotification+0xa2>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 8001a18:	693b      	ldr	r3, [r7, #16]
 8001a1a:	f003 0320 	and.w	r3, r3, #32
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	d009      	beq.n	8001a36 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U)
 8001a22:	68bb      	ldr	r3, [r7, #8]
 8001a24:	f403 037c 	and.w	r3, r3, #16515072	@ 0xfc0000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 8001a28:	2b00      	cmp	r3, #0
 8001a2a:	d00c      	beq.n	8001a46 <HAL_FDCAN_ActivateNotification+0xc6>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) == 0U)))
 8001a2c:	693b      	ldr	r3, [r7, #16]
 8001a2e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	d107      	bne.n	8001a46 <HAL_FDCAN_ActivateNotification+0xc6>
    {
      /* Enable Interrupt line 0 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 8001a36:	68fb      	ldr	r3, [r7, #12]
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001a3c:	68fb      	ldr	r3, [r7, #12]
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	f042 0201 	orr.w	r2, r2, #1
 8001a44:	65da      	str	r2, [r3, #92]	@ 0x5c
    }
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0)       != 0U)
 8001a46:	68bb      	ldr	r3, [r7, #8]
 8001a48:	f003 0307 	and.w	r3, r3, #7
 8001a4c:	2b00      	cmp	r3, #0
 8001a4e:	d004      	beq.n	8001a5a <HAL_FDCAN_ActivateNotification+0xda>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 8001a50:	693b      	ldr	r3, [r7, #16]
 8001a52:	f003 0301 	and.w	r3, r3, #1
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	d13b      	bne.n	8001ad2 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U)
 8001a5a:	68bb      	ldr	r3, [r7, #8]
 8001a5c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	d004      	beq.n	8001a6e <HAL_FDCAN_ActivateNotification+0xee>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 8001a64:	693b      	ldr	r3, [r7, #16]
 8001a66:	f003 0302 	and.w	r3, r3, #2
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	d131      	bne.n	8001ad2 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U)
 8001a6e:	68bb      	ldr	r3, [r7, #8]
 8001a70:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 8001a74:	2b00      	cmp	r3, #0
 8001a76:	d004      	beq.n	8001a82 <HAL_FDCAN_ActivateNotification+0x102>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 8001a78:	693b      	ldr	r3, [r7, #16]
 8001a7a:	f003 0304 	and.w	r3, r3, #4
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	d127      	bne.n	8001ad2 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U)
 8001a82:	68bb      	ldr	r3, [r7, #8]
 8001a84:	f403 53f0 	and.w	r3, r3, #7680	@ 0x1e00
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	d004      	beq.n	8001a96 <HAL_FDCAN_ActivateNotification+0x116>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 8001a8c:	693b      	ldr	r3, [r7, #16]
 8001a8e:	f003 0308 	and.w	r3, r3, #8
 8001a92:	2b00      	cmp	r3, #0
 8001a94:	d11d      	bne.n	8001ad2 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U)
 8001a96:	68bb      	ldr	r3, [r7, #8]
 8001a98:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d004      	beq.n	8001aaa <HAL_FDCAN_ActivateNotification+0x12a>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 8001aa0:	693b      	ldr	r3, [r7, #16]
 8001aa2:	f003 0310 	and.w	r3, r3, #16
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d113      	bne.n	8001ad2 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U)
 8001aaa:	68bb      	ldr	r3, [r7, #8]
 8001aac:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	d004      	beq.n	8001abe <HAL_FDCAN_ActivateNotification+0x13e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 8001ab4:	693b      	ldr	r3, [r7, #16]
 8001ab6:	f003 0320 	and.w	r3, r3, #32
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	d109      	bne.n	8001ad2 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U)
 8001abe:	68bb      	ldr	r3, [r7, #8]
 8001ac0:	f403 037c 	and.w	r3, r3, #16515072	@ 0xfc0000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 8001ac4:	2b00      	cmp	r3, #0
 8001ac6:	d00c      	beq.n	8001ae2 <HAL_FDCAN_ActivateNotification+0x162>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) != 0U)))
 8001ac8:	693b      	ldr	r3, [r7, #16]
 8001aca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	d007      	beq.n	8001ae2 <HAL_FDCAN_ActivateNotification+0x162>
    {
      /* Enable Interrupt line 1 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
 8001ad2:	68fb      	ldr	r3, [r7, #12]
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001ad8:	68fb      	ldr	r3, [r7, #12]
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	f042 0202 	orr.w	r2, r2, #2
 8001ae0:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    if ((ActiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
 8001ae2:	68bb      	ldr	r3, [r7, #8]
 8001ae4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	d009      	beq.n	8001b00 <HAL_FDCAN_ActivateNotification+0x180>
    {
      /* Enable Tx Buffer Transmission Interrupt to set TC flag in IR register,
         but interrupt will only occur if TC is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBTIE, BufferIndexes);
 8001aec:	68fb      	ldr	r3, [r7, #12]
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	f8d3 10dc 	ldr.w	r1, [r3, #220]	@ 0xdc
 8001af4:	68fb      	ldr	r3, [r7, #12]
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	687a      	ldr	r2, [r7, #4]
 8001afa:	430a      	orrs	r2, r1
 8001afc:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc
    }

    if ((ActiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 8001b00:	68bb      	ldr	r3, [r7, #8]
 8001b02:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d009      	beq.n	8001b1e <HAL_FDCAN_ActivateNotification+0x19e>
    {
      /* Enable Tx Buffer Cancellation Finished Interrupt to set TCF flag in IR register,
         but interrupt will only occur if TCF is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBCIE, BufferIndexes);
 8001b0a:	68fb      	ldr	r3, [r7, #12]
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	f8d3 10e0 	ldr.w	r1, [r3, #224]	@ 0xe0
 8001b12:	68fb      	ldr	r3, [r7, #12]
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	687a      	ldr	r2, [r7, #4]
 8001b18:	430a      	orrs	r2, r1
 8001b1a:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
    }

    /* Enable the selected interrupts */
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 8001b1e:	68fb      	ldr	r3, [r7, #12]
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8001b24:	68fb      	ldr	r3, [r7, #12]
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	68ba      	ldr	r2, [r7, #8]
 8001b2a:	430a      	orrs	r2, r1
 8001b2c:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Return function status */
    return HAL_OK;
 8001b2e:	2300      	movs	r3, #0
 8001b30:	e006      	b.n	8001b40 <HAL_FDCAN_ActivateNotification+0x1c0>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8001b32:	68fb      	ldr	r3, [r7, #12]
 8001b34:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001b36:	f043 0202 	orr.w	r2, r3, #2
 8001b3a:	68fb      	ldr	r3, [r7, #12]
 8001b3c:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8001b3e:	2301      	movs	r3, #1
  }
}
 8001b40:	4618      	mov	r0, r3
 8001b42:	371c      	adds	r7, #28
 8001b44:	46bd      	mov	sp, r7
 8001b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b4a:	4770      	bx	lr

08001b4c <HAL_FDCAN_IRQHandler>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
void HAL_FDCAN_IRQHandler(FDCAN_HandleTypeDef *hfdcan)
{
 8001b4c:	b580      	push	{r7, lr}
 8001b4e:	b08c      	sub	sp, #48	@ 0x30
 8001b50:	af00      	add	r7, sp, #0
 8001b52:	6078      	str	r0, [r7, #4]
  uint32_t TransmittedBuffers;
  uint32_t AbortedBuffers;
  uint32_t itsource;
  uint32_t itflag;

  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001b5a:	f403 53e0 	and.w	r3, r3, #7168	@ 0x1c00
 8001b5e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  TxEventFifoITs &= hfdcan->Instance->IE;
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001b66:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001b68:	4013      	ands	r3, r2
 8001b6a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001b72:	f003 0307 	and.w	r3, r3, #7
 8001b76:	62bb      	str	r3, [r7, #40]	@ 0x28
  RxFifo0ITs &= hfdcan->Instance->IE;
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001b7e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001b80:	4013      	ands	r3, r2
 8001b82:	62bb      	str	r3, [r7, #40]	@ 0x28
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001b8a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8001b8e:	627b      	str	r3, [r7, #36]	@ 0x24
  RxFifo1ITs &= hfdcan->Instance->IE;
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001b96:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001b98:	4013      	ands	r3, r2
 8001b9a:	627b      	str	r3, [r7, #36]	@ 0x24
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001ba2:	f403 0371 	and.w	r3, r3, #15794176	@ 0xf10000
 8001ba6:	623b      	str	r3, [r7, #32]
  Errors &= hfdcan->Instance->IE;
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001bae:	6a3a      	ldr	r2, [r7, #32]
 8001bb0:	4013      	ands	r3, r2
 8001bb2:	623b      	str	r3, [r7, #32]
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001bba:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8001bbe:	61fb      	str	r3, [r7, #28]
  ErrorStatusITs &= hfdcan->Instance->IE;
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001bc6:	69fa      	ldr	r2, [r7, #28]
 8001bc8:	4013      	ands	r3, r2
 8001bca:	61fb      	str	r3, [r7, #28]
  itsource = hfdcan->Instance->IE;
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001bd2:	61bb      	str	r3, [r7, #24]
  itflag = hfdcan->Instance->IR;
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001bda:	617b      	str	r3, [r7, #20]

  /* High Priority Message interrupt management *******************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != RESET)
 8001bdc:	697b      	ldr	r3, [r7, #20]
 8001bde:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	d00b      	beq.n	8001bfe <HAL_FDCAN_IRQHandler+0xb2>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != RESET)
 8001be6:	69bb      	ldr	r3, [r7, #24]
 8001be8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	d006      	beq.n	8001bfe <HAL_FDCAN_IRQHandler+0xb2>
    {
      /* Clear the High Priority Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	2240      	movs	r2, #64	@ 0x40
 8001bf6:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->HighPriorityMessageCallback(hfdcan);
#else
      /* High Priority Message Callback */
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 8001bf8:	6878      	ldr	r0, [r7, #4]
 8001bfa:	f000 f90b 	bl	8001e14 <HAL_FDCAN_HighPriorityMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Abort interrupt management **********************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_ABORT_COMPLETE) != RESET)
 8001bfe:	697b      	ldr	r3, [r7, #20]
 8001c00:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	d019      	beq.n	8001c3c <HAL_FDCAN_IRQHandler+0xf0>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_ABORT_COMPLETE) != RESET)
 8001c08:	69bb      	ldr	r3, [r7, #24]
 8001c0a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001c0e:	2b00      	cmp	r3, #0
 8001c10:	d014      	beq.n	8001c3c <HAL_FDCAN_IRQHandler+0xf0>
    {
      /* List of aborted monitored buffers */
      AbortedBuffers = hfdcan->Instance->TXBCF;
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8001c1a:	613b      	str	r3, [r7, #16]
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001c24:	693a      	ldr	r2, [r7, #16]
 8001c26:	4013      	ands	r3, r2
 8001c28:	613b      	str	r3, [r7, #16]

      /* Clear the Transmission Cancellation flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001c32:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferAbortCallback(hfdcan, AbortedBuffers);
#else
      /* Transmission Cancellation Callback */
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 8001c34:	6939      	ldr	r1, [r7, #16]
 8001c36:	6878      	ldr	r0, [r7, #4]
 8001c38:	f000 f8cd 	bl	8001dd6 <HAL_FDCAN_TxBufferAbortCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Tx event FIFO interrupts management **************************************/
  if (TxEventFifoITs != 0U)
 8001c3c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d007      	beq.n	8001c52 <HAL_FDCAN_IRQHandler+0x106>
  {
    /* Clear the Tx Event FIFO flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001c48:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->TxEventFifoCallback(hfdcan, TxEventFifoITs);
#else
    /* Tx Event FIFO Callback */
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 8001c4a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8001c4c:	6878      	ldr	r0, [r7, #4]
 8001c4e:	f000 f8a2 	bl	8001d96 <HAL_FDCAN_TxEventFifoCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 0 interrupts management ******************************************/
  if (RxFifo0ITs != 0U)
 8001c52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d007      	beq.n	8001c68 <HAL_FDCAN_IRQHandler+0x11c>
  {
    /* Clear the Rx FIFO 0 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001c5e:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo0Callback(hfdcan, RxFifo0ITs);
#else
    /* Rx FIFO 0 Callback */
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 8001c60:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8001c62:	6878      	ldr	r0, [r7, #4]
 8001c64:	f7fe febe 	bl	80009e4 <HAL_FDCAN_RxFifo0Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 1 interrupts management ******************************************/
  if (RxFifo1ITs != 0U)
 8001c68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	d007      	beq.n	8001c7e <HAL_FDCAN_IRQHandler+0x132>
  {
    /* Clear the Rx FIFO 1 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001c74:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo1Callback(hfdcan, RxFifo1ITs);
#else
    /* Rx FIFO 1 Callback */
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 8001c76:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001c78:	6878      	ldr	r0, [r7, #4]
 8001c7a:	f000 f897 	bl	8001dac <HAL_FDCAN_RxFifo1Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx FIFO empty interrupt management ***************************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_FIFO_EMPTY) != RESET)
 8001c7e:	697b      	ldr	r3, [r7, #20]
 8001c80:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001c84:	2b00      	cmp	r3, #0
 8001c86:	d00c      	beq.n	8001ca2 <HAL_FDCAN_IRQHandler+0x156>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_FIFO_EMPTY) != RESET)
 8001c88:	69bb      	ldr	r3, [r7, #24]
 8001c8a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d007      	beq.n	8001ca2 <HAL_FDCAN_IRQHandler+0x156>
    {
      /* Clear the Tx FIFO empty flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001c9a:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxFifoEmptyCallback(hfdcan);
#else
      /* Tx FIFO empty Callback */
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 8001c9c:	6878      	ldr	r0, [r7, #4]
 8001c9e:	f000 f890 	bl	8001dc2 <HAL_FDCAN_TxFifoEmptyCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Complete interrupt management *******************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_COMPLETE) != RESET)
 8001ca2:	697b      	ldr	r3, [r7, #20]
 8001ca4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	d018      	beq.n	8001cde <HAL_FDCAN_IRQHandler+0x192>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_COMPLETE) != RESET)
 8001cac:	69bb      	ldr	r3, [r7, #24]
 8001cae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d013      	beq.n	8001cde <HAL_FDCAN_IRQHandler+0x192>
    {
      /* List of transmitted monitored buffers */
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001cbe:	60fb      	str	r3, [r7, #12]
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8001cc8:	68fa      	ldr	r2, [r7, #12]
 8001cca:	4013      	ands	r3, r2
 8001ccc:	60fb      	str	r3, [r7, #12]

      /* Clear the Transmission Complete flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	2280      	movs	r2, #128	@ 0x80
 8001cd4:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
#else
      /* Transmission Complete Callback */
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 8001cd6:	68f9      	ldr	r1, [r7, #12]
 8001cd8:	6878      	ldr	r0, [r7, #4]
 8001cda:	f7fe fe67 	bl	80009ac <HAL_FDCAN_TxBufferCompleteCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timestamp Wraparound interrupt management ********************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != RESET)
 8001cde:	697b      	ldr	r3, [r7, #20]
 8001ce0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001ce4:	2b00      	cmp	r3, #0
 8001ce6:	d00c      	beq.n	8001d02 <HAL_FDCAN_IRQHandler+0x1b6>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TIMESTAMP_WRAPAROUND) != RESET)
 8001ce8:	69bb      	ldr	r3, [r7, #24]
 8001cea:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	d007      	beq.n	8001d02 <HAL_FDCAN_IRQHandler+0x1b6>
    {
      /* Clear the Timestamp Wraparound flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001cfa:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimestampWraparoundCallback(hfdcan);
#else
      /* Timestamp Wraparound Callback */
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 8001cfc:	6878      	ldr	r0, [r7, #4]
 8001cfe:	f000 f875 	bl	8001dec <HAL_FDCAN_TimestampWraparoundCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timeout Occurred interrupt management ************************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TIMEOUT_OCCURRED) != RESET)
 8001d02:	697b      	ldr	r3, [r7, #20]
 8001d04:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d00c      	beq.n	8001d26 <HAL_FDCAN_IRQHandler+0x1da>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TIMEOUT_OCCURRED) != RESET)
 8001d0c:	69bb      	ldr	r3, [r7, #24]
 8001d0e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d007      	beq.n	8001d26 <HAL_FDCAN_IRQHandler+0x1da>
    {
      /* Clear the Timeout Occurred flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001d1e:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimeoutOccurredCallback(hfdcan);
#else
      /* Timeout Occurred Callback */
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 8001d20:	6878      	ldr	r0, [r7, #4]
 8001d22:	f000 f86d 	bl	8001e00 <HAL_FDCAN_TimeoutOccurredCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Message RAM access failure interrupt management **************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_RAM_ACCESS_FAILURE) != RESET)
 8001d26:	697b      	ldr	r3, [r7, #20]
 8001d28:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	d00f      	beq.n	8001d50 <HAL_FDCAN_IRQHandler+0x204>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_RAM_ACCESS_FAILURE) != RESET)
 8001d30:	69bb      	ldr	r3, [r7, #24]
 8001d32:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d00a      	beq.n	8001d50 <HAL_FDCAN_IRQHandler+0x204>
    {
      /* Clear the Message RAM access failure flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001d42:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001d48:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	661a      	str	r2, [r3, #96]	@ 0x60
    }
  }

  /* Error Status interrupts management ***************************************/
  if (ErrorStatusITs != 0U)
 8001d50:	69fb      	ldr	r3, [r7, #28]
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d007      	beq.n	8001d66 <HAL_FDCAN_IRQHandler+0x21a>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	69fa      	ldr	r2, [r7, #28]
 8001d5c:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorStatusCallback(hfdcan, ErrorStatusITs);
#else
    /* Error Status Callback */
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 8001d5e:	69f9      	ldr	r1, [r7, #28]
 8001d60:	6878      	ldr	r0, [r7, #4]
 8001d62:	f000 f86b 	bl	8001e3c <HAL_FDCAN_ErrorStatusCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Error interrupts management **********************************************/
  if (Errors != 0U)
 8001d66:	6a3b      	ldr	r3, [r7, #32]
 8001d68:	2b00      	cmp	r3, #0
 8001d6a:	d009      	beq.n	8001d80 <HAL_FDCAN_IRQHandler+0x234>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	6a3a      	ldr	r2, [r7, #32]
 8001d72:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Update error code */
    hfdcan->ErrorCode |= Errors;
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001d78:	6a3b      	ldr	r3, [r7, #32]
 8001d7a:	431a      	orrs	r2, r3
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	d002      	beq.n	8001d8e <HAL_FDCAN_IRQHandler+0x242>
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorCallback(hfdcan);
#else
    /* Error Callback */
    HAL_FDCAN_ErrorCallback(hfdcan);
 8001d88:	6878      	ldr	r0, [r7, #4]
 8001d8a:	f000 f84d 	bl	8001e28 <HAL_FDCAN_ErrorCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }
}
 8001d8e:	bf00      	nop
 8001d90:	3730      	adds	r7, #48	@ 0x30
 8001d92:	46bd      	mov	sp, r7
 8001d94:	bd80      	pop	{r7, pc}

08001d96 <HAL_FDCAN_TxEventFifoCallback>:
  * @param  TxEventFifoITs indicates which Tx Event FIFO interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Tx_Event_Fifo_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs)
{
 8001d96:	b480      	push	{r7}
 8001d98:	b083      	sub	sp, #12
 8001d9a:	af00      	add	r7, sp, #0
 8001d9c:	6078      	str	r0, [r7, #4]
 8001d9e:	6039      	str	r1, [r7, #0]
  UNUSED(TxEventFifoITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxEventFifoCallback could be implemented in the user file
   */
}
 8001da0:	bf00      	nop
 8001da2:	370c      	adds	r7, #12
 8001da4:	46bd      	mov	sp, r7
 8001da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001daa:	4770      	bx	lr

08001dac <HAL_FDCAN_RxFifo1Callback>:
  * @param  RxFifo1ITs indicates which Rx FIFO 1 interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo1_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_RxFifo1Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo1ITs)
{
 8001dac:	b480      	push	{r7}
 8001dae:	b083      	sub	sp, #12
 8001db0:	af00      	add	r7, sp, #0
 8001db2:	6078      	str	r0, [r7, #4]
 8001db4:	6039      	str	r1, [r7, #0]
  UNUSED(RxFifo1ITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxFifo1Callback could be implemented in the user file
   */
}
 8001db6:	bf00      	nop
 8001db8:	370c      	adds	r7, #12
 8001dba:	46bd      	mov	sp, r7
 8001dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc0:	4770      	bx	lr

08001dc2 <HAL_FDCAN_TxFifoEmptyCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TxFifoEmptyCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8001dc2:	b480      	push	{r7}
 8001dc4:	b083      	sub	sp, #12
 8001dc6:	af00      	add	r7, sp, #0
 8001dc8:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxFifoEmptyCallback could be implemented in the user file
   */
}
 8001dca:	bf00      	nop
 8001dcc:	370c      	adds	r7, #12
 8001dce:	46bd      	mov	sp, r7
 8001dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd4:	4770      	bx	lr

08001dd6 <HAL_FDCAN_TxBufferAbortCallback>:
  * @param  BufferIndexes Indexes of the aborted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8001dd6:	b480      	push	{r7}
 8001dd8:	b083      	sub	sp, #12
 8001dda:	af00      	add	r7, sp, #0
 8001ddc:	6078      	str	r0, [r7, #4]
 8001dde:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferAbortCallback could be implemented in the user file
   */
}
 8001de0:	bf00      	nop
 8001de2:	370c      	adds	r7, #12
 8001de4:	46bd      	mov	sp, r7
 8001de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dea:	4770      	bx	lr

08001dec <HAL_FDCAN_TimestampWraparoundCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimestampWraparoundCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8001dec:	b480      	push	{r7}
 8001dee:	b083      	sub	sp, #12
 8001df0:	af00      	add	r7, sp, #0
 8001df2:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimestampWraparoundCallback could be implemented in the user file
   */
}
 8001df4:	bf00      	nop
 8001df6:	370c      	adds	r7, #12
 8001df8:	46bd      	mov	sp, r7
 8001dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dfe:	4770      	bx	lr

08001e00 <HAL_FDCAN_TimeoutOccurredCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimeoutOccurredCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8001e00:	b480      	push	{r7}
 8001e02:	b083      	sub	sp, #12
 8001e04:	af00      	add	r7, sp, #0
 8001e06:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimeoutOccurredCallback could be implemented in the user file
   */
}
 8001e08:	bf00      	nop
 8001e0a:	370c      	adds	r7, #12
 8001e0c:	46bd      	mov	sp, r7
 8001e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e12:	4770      	bx	lr

08001e14 <HAL_FDCAN_HighPriorityMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_HighPriorityMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8001e14:	b480      	push	{r7}
 8001e16:	b083      	sub	sp, #12
 8001e18:	af00      	add	r7, sp, #0
 8001e1a:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_HighPriorityMessageCallback could be implemented in the user file
   */
}
 8001e1c:	bf00      	nop
 8001e1e:	370c      	adds	r7, #12
 8001e20:	46bd      	mov	sp, r7
 8001e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e26:	4770      	bx	lr

08001e28 <HAL_FDCAN_ErrorCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8001e28:	b480      	push	{r7}
 8001e2a:	b083      	sub	sp, #12
 8001e2c:	af00      	add	r7, sp, #0
 8001e2e:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorCallback could be implemented in the user file
   */
}
 8001e30:	bf00      	nop
 8001e32:	370c      	adds	r7, #12
 8001e34:	46bd      	mov	sp, r7
 8001e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e3a:	4770      	bx	lr

08001e3c <HAL_FDCAN_ErrorStatusCallback>:
  * @param  ErrorStatusITs indicates which Error Status interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Error_Status_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs)
{
 8001e3c:	b480      	push	{r7}
 8001e3e:	b083      	sub	sp, #12
 8001e40:	af00      	add	r7, sp, #0
 8001e42:	6078      	str	r0, [r7, #4]
 8001e44:	6039      	str	r1, [r7, #0]
  UNUSED(ErrorStatusITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorStatusCallback could be implemented in the user file
   */
}
 8001e46:	bf00      	nop
 8001e48:	370c      	adds	r7, #12
 8001e4a:	46bd      	mov	sp, r7
 8001e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e50:	4770      	bx	lr
	...

08001e54 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8001e54:	b480      	push	{r7}
 8001e56:	b085      	sub	sp, #20
 8001e58:	af00      	add	r7, sp, #0
 8001e5a:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 8001e5c:	4b30      	ldr	r3, [pc, #192]	@ (8001f20 <FDCAN_CalcultateRamBlockAddresses+0xcc>)
 8001e5e:	60bb      	str	r3, [r7, #8]
#if defined(FDCAN2)

  if (hfdcan->Instance == FDCAN2)
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	4a2f      	ldr	r2, [pc, #188]	@ (8001f24 <FDCAN_CalcultateRamBlockAddresses+0xd0>)
 8001e66:	4293      	cmp	r3, r2
 8001e68:	d103      	bne.n	8001e72 <FDCAN_CalcultateRamBlockAddresses+0x1e>
  {
    SramCanInstanceBase += SRAMCAN_SIZE;
 8001e6a:	68bb      	ldr	r3, [r7, #8]
 8001e6c:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8001e70:	60bb      	str	r3, [r7, #8]
  }
#endif /* FDCAN2 */
#if defined(FDCAN3)
  if (hfdcan->Instance == FDCAN3)
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	4a2c      	ldr	r2, [pc, #176]	@ (8001f28 <FDCAN_CalcultateRamBlockAddresses+0xd4>)
 8001e78:	4293      	cmp	r3, r2
 8001e7a:	d103      	bne.n	8001e84 <FDCAN_CalcultateRamBlockAddresses+0x30>
  {
    SramCanInstanceBase += SRAMCAN_SIZE * 2U;
 8001e7c:	68bb      	ldr	r3, [r7, #8]
 8001e7e:	f503 63d4 	add.w	r3, r3, #1696	@ 0x6a0
 8001e82:	60bb      	str	r3, [r7, #8]
  }
#endif /* FDCAN3 */

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	68ba      	ldr	r2, [r7, #8]
 8001e88:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001e92:	f423 11f8 	bic.w	r1, r3, #2031616	@ 0x1f0000
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001e9a:	041a      	lsls	r2, r3, #16
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	430a      	orrs	r2, r1
 8001ea2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 8001ea6:	68bb      	ldr	r3, [r7, #8]
 8001ea8:	f103 0270 	add.w	r2, r3, #112	@ 0x70
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001eb8:	f023 6170 	bic.w	r1, r3, #251658240	@ 0xf000000
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001ec0:	061a      	lsls	r2, r3, #24
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	430a      	orrs	r2, r1
 8001ec8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 8001ecc:	68bb      	ldr	r3, [r7, #8]
 8001ece:	f103 02b0 	add.w	r2, r3, #176	@ 0xb0
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 8001ed6:	68bb      	ldr	r3, [r7, #8]
 8001ed8:	f503 72c4 	add.w	r2, r3, #392	@ 0x188
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 8001ee0:	68bb      	ldr	r3, [r7, #8]
 8001ee2:	f503 7218 	add.w	r2, r3, #608	@ 0x260
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 8001eea:	68bb      	ldr	r3, [r7, #8]
 8001eec:	f503 721e 	add.w	r2, r3, #632	@ 0x278
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8001ef4:	68bb      	ldr	r3, [r7, #8]
 8001ef6:	60fb      	str	r3, [r7, #12]
 8001ef8:	e005      	b.n	8001f06 <FDCAN_CalcultateRamBlockAddresses+0xb2>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 8001efa:	68fb      	ldr	r3, [r7, #12]
 8001efc:	2200      	movs	r2, #0
 8001efe:	601a      	str	r2, [r3, #0]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8001f00:	68fb      	ldr	r3, [r7, #12]
 8001f02:	3304      	adds	r3, #4
 8001f04:	60fb      	str	r3, [r7, #12]
 8001f06:	68bb      	ldr	r3, [r7, #8]
 8001f08:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8001f0c:	68fa      	ldr	r2, [r7, #12]
 8001f0e:	429a      	cmp	r2, r3
 8001f10:	d3f3      	bcc.n	8001efa <FDCAN_CalcultateRamBlockAddresses+0xa6>
  }
}
 8001f12:	bf00      	nop
 8001f14:	bf00      	nop
 8001f16:	3714      	adds	r7, #20
 8001f18:	46bd      	mov	sp, r7
 8001f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f1e:	4770      	bx	lr
 8001f20:	4000a400 	.word	0x4000a400
 8001f24:	40006800 	.word	0x40006800
 8001f28:	40006c00 	.word	0x40006c00

08001f2c <FDCAN_CopyMessageToRAM>:
  * @param  BufferIndex index of the buffer to be configured.
  * @retval none
 */
static void FDCAN_CopyMessageToRAM(const FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                   const uint8_t *pTxData, uint32_t BufferIndex)
{
 8001f2c:	b480      	push	{r7}
 8001f2e:	b089      	sub	sp, #36	@ 0x24
 8001f30:	af00      	add	r7, sp, #0
 8001f32:	60f8      	str	r0, [r7, #12]
 8001f34:	60b9      	str	r1, [r7, #8]
 8001f36:	607a      	str	r2, [r7, #4]
 8001f38:	603b      	str	r3, [r7, #0]
  uint32_t TxElementW2;
  uint32_t *TxAddress;
  uint32_t ByteCounter;

  /* Build first word of Tx header element */
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 8001f3a:	68bb      	ldr	r3, [r7, #8]
 8001f3c:	685b      	ldr	r3, [r3, #4]
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d10a      	bne.n	8001f58 <FDCAN_CopyMessageToRAM+0x2c>
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8001f42:	68bb      	ldr	r3, [r7, #8]
 8001f44:	691a      	ldr	r2, [r3, #16]
                   FDCAN_STANDARD_ID |
                   pTxHeader->TxFrameType |
 8001f46:	68bb      	ldr	r3, [r7, #8]
 8001f48:	689b      	ldr	r3, [r3, #8]
                   FDCAN_STANDARD_ID |
 8001f4a:	431a      	orrs	r2, r3
                   (pTxHeader->Identifier << 18U));
 8001f4c:	68bb      	ldr	r3, [r7, #8]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	049b      	lsls	r3, r3, #18
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8001f52:	4313      	orrs	r3, r2
 8001f54:	61fb      	str	r3, [r7, #28]
 8001f56:	e00a      	b.n	8001f6e <FDCAN_CopyMessageToRAM+0x42>
  }
  else /* pTxHeader->IdType == FDCAN_EXTENDED_ID */
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8001f58:	68bb      	ldr	r3, [r7, #8]
 8001f5a:	691a      	ldr	r2, [r3, #16]
                   FDCAN_EXTENDED_ID |
                   pTxHeader->TxFrameType |
 8001f5c:	68bb      	ldr	r3, [r7, #8]
 8001f5e:	689b      	ldr	r3, [r3, #8]
                   FDCAN_EXTENDED_ID |
 8001f60:	431a      	orrs	r2, r3
                   pTxHeader->Identifier);
 8001f62:	68bb      	ldr	r3, [r7, #8]
 8001f64:	681b      	ldr	r3, [r3, #0]
                   pTxHeader->TxFrameType |
 8001f66:	4313      	orrs	r3, r2
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8001f68:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8001f6c:	61fb      	str	r3, [r7, #28]
  }

  /* Build second word of Tx header element */
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8001f6e:	68bb      	ldr	r3, [r7, #8]
 8001f70:	6a1b      	ldr	r3, [r3, #32]
 8001f72:	061a      	lsls	r2, r3, #24
                 pTxHeader->TxEventFifoControl |
 8001f74:	68bb      	ldr	r3, [r7, #8]
 8001f76:	69db      	ldr	r3, [r3, #28]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8001f78:	431a      	orrs	r2, r3
                 pTxHeader->FDFormat |
 8001f7a:	68bb      	ldr	r3, [r7, #8]
 8001f7c:	699b      	ldr	r3, [r3, #24]
                 pTxHeader->TxEventFifoControl |
 8001f7e:	431a      	orrs	r2, r3
                 pTxHeader->BitRateSwitch |
 8001f80:	68bb      	ldr	r3, [r7, #8]
 8001f82:	695b      	ldr	r3, [r3, #20]
                 pTxHeader->FDFormat |
 8001f84:	431a      	orrs	r2, r3
                 (pTxHeader->DataLength << 16U));
 8001f86:	68bb      	ldr	r3, [r7, #8]
 8001f88:	68db      	ldr	r3, [r3, #12]
 8001f8a:	041b      	lsls	r3, r3, #16
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8001f8c:	4313      	orrs	r3, r2
 8001f8e:	613b      	str	r3, [r7, #16]

  /* Calculate Tx element address */
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxFIFOQSA + (BufferIndex * SRAMCAN_TFQ_SIZE));
 8001f90:	68fb      	ldr	r3, [r7, #12]
 8001f92:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8001f94:	683a      	ldr	r2, [r7, #0]
 8001f96:	4613      	mov	r3, r2
 8001f98:	00db      	lsls	r3, r3, #3
 8001f9a:	4413      	add	r3, r2
 8001f9c:	00db      	lsls	r3, r3, #3
 8001f9e:	440b      	add	r3, r1
 8001fa0:	61bb      	str	r3, [r7, #24]

  /* Write Tx element header to the message RAM */
  *TxAddress = TxElementW1;
 8001fa2:	69bb      	ldr	r3, [r7, #24]
 8001fa4:	69fa      	ldr	r2, [r7, #28]
 8001fa6:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8001fa8:	69bb      	ldr	r3, [r7, #24]
 8001faa:	3304      	adds	r3, #4
 8001fac:	61bb      	str	r3, [r7, #24]
  *TxAddress = TxElementW2;
 8001fae:	69bb      	ldr	r3, [r7, #24]
 8001fb0:	693a      	ldr	r2, [r7, #16]
 8001fb2:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8001fb4:	69bb      	ldr	r3, [r7, #24]
 8001fb6:	3304      	adds	r3, #4
 8001fb8:	61bb      	str	r3, [r7, #24]

  /* Write Tx payload to the message RAM */
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 8001fba:	2300      	movs	r3, #0
 8001fbc:	617b      	str	r3, [r7, #20]
 8001fbe:	e020      	b.n	8002002 <FDCAN_CopyMessageToRAM+0xd6>
  {
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8001fc0:	697b      	ldr	r3, [r7, #20]
 8001fc2:	3303      	adds	r3, #3
 8001fc4:	687a      	ldr	r2, [r7, #4]
 8001fc6:	4413      	add	r3, r2
 8001fc8:	781b      	ldrb	r3, [r3, #0]
 8001fca:	061a      	lsls	r2, r3, #24
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8001fcc:	697b      	ldr	r3, [r7, #20]
 8001fce:	3302      	adds	r3, #2
 8001fd0:	6879      	ldr	r1, [r7, #4]
 8001fd2:	440b      	add	r3, r1
 8001fd4:	781b      	ldrb	r3, [r3, #0]
 8001fd6:	041b      	lsls	r3, r3, #16
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8001fd8:	431a      	orrs	r2, r3
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8001fda:	697b      	ldr	r3, [r7, #20]
 8001fdc:	3301      	adds	r3, #1
 8001fde:	6879      	ldr	r1, [r7, #4]
 8001fe0:	440b      	add	r3, r1
 8001fe2:	781b      	ldrb	r3, [r3, #0]
 8001fe4:	021b      	lsls	r3, r3, #8
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8001fe6:	4313      	orrs	r3, r2
                  (uint32_t)pTxData[ByteCounter]);
 8001fe8:	6879      	ldr	r1, [r7, #4]
 8001fea:	697a      	ldr	r2, [r7, #20]
 8001fec:	440a      	add	r2, r1
 8001fee:	7812      	ldrb	r2, [r2, #0]
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8001ff0:	431a      	orrs	r2, r3
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8001ff2:	69bb      	ldr	r3, [r7, #24]
 8001ff4:	601a      	str	r2, [r3, #0]
    TxAddress++;
 8001ff6:	69bb      	ldr	r3, [r7, #24]
 8001ff8:	3304      	adds	r3, #4
 8001ffa:	61bb      	str	r3, [r7, #24]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 8001ffc:	697b      	ldr	r3, [r7, #20]
 8001ffe:	3304      	adds	r3, #4
 8002000:	617b      	str	r3, [r7, #20]
 8002002:	68bb      	ldr	r3, [r7, #8]
 8002004:	68db      	ldr	r3, [r3, #12]
 8002006:	4a06      	ldr	r2, [pc, #24]	@ (8002020 <FDCAN_CopyMessageToRAM+0xf4>)
 8002008:	5cd3      	ldrb	r3, [r2, r3]
 800200a:	461a      	mov	r2, r3
 800200c:	697b      	ldr	r3, [r7, #20]
 800200e:	4293      	cmp	r3, r2
 8002010:	d3d6      	bcc.n	8001fc0 <FDCAN_CopyMessageToRAM+0x94>
  }
}
 8002012:	bf00      	nop
 8002014:	bf00      	nop
 8002016:	3724      	adds	r7, #36	@ 0x24
 8002018:	46bd      	mov	sp, r7
 800201a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800201e:	4770      	bx	lr
 8002020:	0800a028 	.word	0x0800a028

08002024 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002024:	b480      	push	{r7}
 8002026:	b087      	sub	sp, #28
 8002028:	af00      	add	r7, sp, #0
 800202a:	6078      	str	r0, [r7, #4]
 800202c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800202e:	2300      	movs	r3, #0
 8002030:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8002032:	e15a      	b.n	80022ea <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8002034:	683b      	ldr	r3, [r7, #0]
 8002036:	681a      	ldr	r2, [r3, #0]
 8002038:	2101      	movs	r1, #1
 800203a:	697b      	ldr	r3, [r7, #20]
 800203c:	fa01 f303 	lsl.w	r3, r1, r3
 8002040:	4013      	ands	r3, r2
 8002042:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002044:	68fb      	ldr	r3, [r7, #12]
 8002046:	2b00      	cmp	r3, #0
 8002048:	f000 814c 	beq.w	80022e4 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800204c:	683b      	ldr	r3, [r7, #0]
 800204e:	685b      	ldr	r3, [r3, #4]
 8002050:	f003 0303 	and.w	r3, r3, #3
 8002054:	2b01      	cmp	r3, #1
 8002056:	d005      	beq.n	8002064 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002058:	683b      	ldr	r3, [r7, #0]
 800205a:	685b      	ldr	r3, [r3, #4]
 800205c:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002060:	2b02      	cmp	r3, #2
 8002062:	d130      	bne.n	80020c6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	689b      	ldr	r3, [r3, #8]
 8002068:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800206a:	697b      	ldr	r3, [r7, #20]
 800206c:	005b      	lsls	r3, r3, #1
 800206e:	2203      	movs	r2, #3
 8002070:	fa02 f303 	lsl.w	r3, r2, r3
 8002074:	43db      	mvns	r3, r3
 8002076:	693a      	ldr	r2, [r7, #16]
 8002078:	4013      	ands	r3, r2
 800207a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800207c:	683b      	ldr	r3, [r7, #0]
 800207e:	68da      	ldr	r2, [r3, #12]
 8002080:	697b      	ldr	r3, [r7, #20]
 8002082:	005b      	lsls	r3, r3, #1
 8002084:	fa02 f303 	lsl.w	r3, r2, r3
 8002088:	693a      	ldr	r2, [r7, #16]
 800208a:	4313      	orrs	r3, r2
 800208c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	693a      	ldr	r2, [r7, #16]
 8002092:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	685b      	ldr	r3, [r3, #4]
 8002098:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800209a:	2201      	movs	r2, #1
 800209c:	697b      	ldr	r3, [r7, #20]
 800209e:	fa02 f303 	lsl.w	r3, r2, r3
 80020a2:	43db      	mvns	r3, r3
 80020a4:	693a      	ldr	r2, [r7, #16]
 80020a6:	4013      	ands	r3, r2
 80020a8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80020aa:	683b      	ldr	r3, [r7, #0]
 80020ac:	685b      	ldr	r3, [r3, #4]
 80020ae:	091b      	lsrs	r3, r3, #4
 80020b0:	f003 0201 	and.w	r2, r3, #1
 80020b4:	697b      	ldr	r3, [r7, #20]
 80020b6:	fa02 f303 	lsl.w	r3, r2, r3
 80020ba:	693a      	ldr	r2, [r7, #16]
 80020bc:	4313      	orrs	r3, r2
 80020be:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	693a      	ldr	r2, [r7, #16]
 80020c4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80020c6:	683b      	ldr	r3, [r7, #0]
 80020c8:	685b      	ldr	r3, [r3, #4]
 80020ca:	f003 0303 	and.w	r3, r3, #3
 80020ce:	2b03      	cmp	r3, #3
 80020d0:	d017      	beq.n	8002102 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	68db      	ldr	r3, [r3, #12]
 80020d6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80020d8:	697b      	ldr	r3, [r7, #20]
 80020da:	005b      	lsls	r3, r3, #1
 80020dc:	2203      	movs	r2, #3
 80020de:	fa02 f303 	lsl.w	r3, r2, r3
 80020e2:	43db      	mvns	r3, r3
 80020e4:	693a      	ldr	r2, [r7, #16]
 80020e6:	4013      	ands	r3, r2
 80020e8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80020ea:	683b      	ldr	r3, [r7, #0]
 80020ec:	689a      	ldr	r2, [r3, #8]
 80020ee:	697b      	ldr	r3, [r7, #20]
 80020f0:	005b      	lsls	r3, r3, #1
 80020f2:	fa02 f303 	lsl.w	r3, r2, r3
 80020f6:	693a      	ldr	r2, [r7, #16]
 80020f8:	4313      	orrs	r3, r2
 80020fa:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	693a      	ldr	r2, [r7, #16]
 8002100:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002102:	683b      	ldr	r3, [r7, #0]
 8002104:	685b      	ldr	r3, [r3, #4]
 8002106:	f003 0303 	and.w	r3, r3, #3
 800210a:	2b02      	cmp	r3, #2
 800210c:	d123      	bne.n	8002156 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800210e:	697b      	ldr	r3, [r7, #20]
 8002110:	08da      	lsrs	r2, r3, #3
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	3208      	adds	r2, #8
 8002116:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800211a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800211c:	697b      	ldr	r3, [r7, #20]
 800211e:	f003 0307 	and.w	r3, r3, #7
 8002122:	009b      	lsls	r3, r3, #2
 8002124:	220f      	movs	r2, #15
 8002126:	fa02 f303 	lsl.w	r3, r2, r3
 800212a:	43db      	mvns	r3, r3
 800212c:	693a      	ldr	r2, [r7, #16]
 800212e:	4013      	ands	r3, r2
 8002130:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8002132:	683b      	ldr	r3, [r7, #0]
 8002134:	691a      	ldr	r2, [r3, #16]
 8002136:	697b      	ldr	r3, [r7, #20]
 8002138:	f003 0307 	and.w	r3, r3, #7
 800213c:	009b      	lsls	r3, r3, #2
 800213e:	fa02 f303 	lsl.w	r3, r2, r3
 8002142:	693a      	ldr	r2, [r7, #16]
 8002144:	4313      	orrs	r3, r2
 8002146:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8002148:	697b      	ldr	r3, [r7, #20]
 800214a:	08da      	lsrs	r2, r3, #3
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	3208      	adds	r2, #8
 8002150:	6939      	ldr	r1, [r7, #16]
 8002152:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800215c:	697b      	ldr	r3, [r7, #20]
 800215e:	005b      	lsls	r3, r3, #1
 8002160:	2203      	movs	r2, #3
 8002162:	fa02 f303 	lsl.w	r3, r2, r3
 8002166:	43db      	mvns	r3, r3
 8002168:	693a      	ldr	r2, [r7, #16]
 800216a:	4013      	ands	r3, r2
 800216c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800216e:	683b      	ldr	r3, [r7, #0]
 8002170:	685b      	ldr	r3, [r3, #4]
 8002172:	f003 0203 	and.w	r2, r3, #3
 8002176:	697b      	ldr	r3, [r7, #20]
 8002178:	005b      	lsls	r3, r3, #1
 800217a:	fa02 f303 	lsl.w	r3, r2, r3
 800217e:	693a      	ldr	r2, [r7, #16]
 8002180:	4313      	orrs	r3, r2
 8002182:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	693a      	ldr	r2, [r7, #16]
 8002188:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800218a:	683b      	ldr	r3, [r7, #0]
 800218c:	685b      	ldr	r3, [r3, #4]
 800218e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002192:	2b00      	cmp	r3, #0
 8002194:	f000 80a6 	beq.w	80022e4 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002198:	4b5b      	ldr	r3, [pc, #364]	@ (8002308 <HAL_GPIO_Init+0x2e4>)
 800219a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800219c:	4a5a      	ldr	r2, [pc, #360]	@ (8002308 <HAL_GPIO_Init+0x2e4>)
 800219e:	f043 0301 	orr.w	r3, r3, #1
 80021a2:	6613      	str	r3, [r2, #96]	@ 0x60
 80021a4:	4b58      	ldr	r3, [pc, #352]	@ (8002308 <HAL_GPIO_Init+0x2e4>)
 80021a6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80021a8:	f003 0301 	and.w	r3, r3, #1
 80021ac:	60bb      	str	r3, [r7, #8]
 80021ae:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 80021b0:	4a56      	ldr	r2, [pc, #344]	@ (800230c <HAL_GPIO_Init+0x2e8>)
 80021b2:	697b      	ldr	r3, [r7, #20]
 80021b4:	089b      	lsrs	r3, r3, #2
 80021b6:	3302      	adds	r3, #2
 80021b8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80021bc:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80021be:	697b      	ldr	r3, [r7, #20]
 80021c0:	f003 0303 	and.w	r3, r3, #3
 80021c4:	009b      	lsls	r3, r3, #2
 80021c6:	220f      	movs	r2, #15
 80021c8:	fa02 f303 	lsl.w	r3, r2, r3
 80021cc:	43db      	mvns	r3, r3
 80021ce:	693a      	ldr	r2, [r7, #16]
 80021d0:	4013      	ands	r3, r2
 80021d2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80021da:	d01f      	beq.n	800221c <HAL_GPIO_Init+0x1f8>
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	4a4c      	ldr	r2, [pc, #304]	@ (8002310 <HAL_GPIO_Init+0x2ec>)
 80021e0:	4293      	cmp	r3, r2
 80021e2:	d019      	beq.n	8002218 <HAL_GPIO_Init+0x1f4>
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	4a4b      	ldr	r2, [pc, #300]	@ (8002314 <HAL_GPIO_Init+0x2f0>)
 80021e8:	4293      	cmp	r3, r2
 80021ea:	d013      	beq.n	8002214 <HAL_GPIO_Init+0x1f0>
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	4a4a      	ldr	r2, [pc, #296]	@ (8002318 <HAL_GPIO_Init+0x2f4>)
 80021f0:	4293      	cmp	r3, r2
 80021f2:	d00d      	beq.n	8002210 <HAL_GPIO_Init+0x1ec>
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	4a49      	ldr	r2, [pc, #292]	@ (800231c <HAL_GPIO_Init+0x2f8>)
 80021f8:	4293      	cmp	r3, r2
 80021fa:	d007      	beq.n	800220c <HAL_GPIO_Init+0x1e8>
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	4a48      	ldr	r2, [pc, #288]	@ (8002320 <HAL_GPIO_Init+0x2fc>)
 8002200:	4293      	cmp	r3, r2
 8002202:	d101      	bne.n	8002208 <HAL_GPIO_Init+0x1e4>
 8002204:	2305      	movs	r3, #5
 8002206:	e00a      	b.n	800221e <HAL_GPIO_Init+0x1fa>
 8002208:	2306      	movs	r3, #6
 800220a:	e008      	b.n	800221e <HAL_GPIO_Init+0x1fa>
 800220c:	2304      	movs	r3, #4
 800220e:	e006      	b.n	800221e <HAL_GPIO_Init+0x1fa>
 8002210:	2303      	movs	r3, #3
 8002212:	e004      	b.n	800221e <HAL_GPIO_Init+0x1fa>
 8002214:	2302      	movs	r3, #2
 8002216:	e002      	b.n	800221e <HAL_GPIO_Init+0x1fa>
 8002218:	2301      	movs	r3, #1
 800221a:	e000      	b.n	800221e <HAL_GPIO_Init+0x1fa>
 800221c:	2300      	movs	r3, #0
 800221e:	697a      	ldr	r2, [r7, #20]
 8002220:	f002 0203 	and.w	r2, r2, #3
 8002224:	0092      	lsls	r2, r2, #2
 8002226:	4093      	lsls	r3, r2
 8002228:	693a      	ldr	r2, [r7, #16]
 800222a:	4313      	orrs	r3, r2
 800222c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800222e:	4937      	ldr	r1, [pc, #220]	@ (800230c <HAL_GPIO_Init+0x2e8>)
 8002230:	697b      	ldr	r3, [r7, #20]
 8002232:	089b      	lsrs	r3, r3, #2
 8002234:	3302      	adds	r3, #2
 8002236:	693a      	ldr	r2, [r7, #16]
 8002238:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800223c:	4b39      	ldr	r3, [pc, #228]	@ (8002324 <HAL_GPIO_Init+0x300>)
 800223e:	689b      	ldr	r3, [r3, #8]
 8002240:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002242:	68fb      	ldr	r3, [r7, #12]
 8002244:	43db      	mvns	r3, r3
 8002246:	693a      	ldr	r2, [r7, #16]
 8002248:	4013      	ands	r3, r2
 800224a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800224c:	683b      	ldr	r3, [r7, #0]
 800224e:	685b      	ldr	r3, [r3, #4]
 8002250:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002254:	2b00      	cmp	r3, #0
 8002256:	d003      	beq.n	8002260 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8002258:	693a      	ldr	r2, [r7, #16]
 800225a:	68fb      	ldr	r3, [r7, #12]
 800225c:	4313      	orrs	r3, r2
 800225e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002260:	4a30      	ldr	r2, [pc, #192]	@ (8002324 <HAL_GPIO_Init+0x300>)
 8002262:	693b      	ldr	r3, [r7, #16]
 8002264:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002266:	4b2f      	ldr	r3, [pc, #188]	@ (8002324 <HAL_GPIO_Init+0x300>)
 8002268:	68db      	ldr	r3, [r3, #12]
 800226a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800226c:	68fb      	ldr	r3, [r7, #12]
 800226e:	43db      	mvns	r3, r3
 8002270:	693a      	ldr	r2, [r7, #16]
 8002272:	4013      	ands	r3, r2
 8002274:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002276:	683b      	ldr	r3, [r7, #0]
 8002278:	685b      	ldr	r3, [r3, #4]
 800227a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800227e:	2b00      	cmp	r3, #0
 8002280:	d003      	beq.n	800228a <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8002282:	693a      	ldr	r2, [r7, #16]
 8002284:	68fb      	ldr	r3, [r7, #12]
 8002286:	4313      	orrs	r3, r2
 8002288:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800228a:	4a26      	ldr	r2, [pc, #152]	@ (8002324 <HAL_GPIO_Init+0x300>)
 800228c:	693b      	ldr	r3, [r7, #16]
 800228e:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8002290:	4b24      	ldr	r3, [pc, #144]	@ (8002324 <HAL_GPIO_Init+0x300>)
 8002292:	685b      	ldr	r3, [r3, #4]
 8002294:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002296:	68fb      	ldr	r3, [r7, #12]
 8002298:	43db      	mvns	r3, r3
 800229a:	693a      	ldr	r2, [r7, #16]
 800229c:	4013      	ands	r3, r2
 800229e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80022a0:	683b      	ldr	r3, [r7, #0]
 80022a2:	685b      	ldr	r3, [r3, #4]
 80022a4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	d003      	beq.n	80022b4 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80022ac:	693a      	ldr	r2, [r7, #16]
 80022ae:	68fb      	ldr	r3, [r7, #12]
 80022b0:	4313      	orrs	r3, r2
 80022b2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80022b4:	4a1b      	ldr	r2, [pc, #108]	@ (8002324 <HAL_GPIO_Init+0x300>)
 80022b6:	693b      	ldr	r3, [r7, #16]
 80022b8:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80022ba:	4b1a      	ldr	r3, [pc, #104]	@ (8002324 <HAL_GPIO_Init+0x300>)
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80022c0:	68fb      	ldr	r3, [r7, #12]
 80022c2:	43db      	mvns	r3, r3
 80022c4:	693a      	ldr	r2, [r7, #16]
 80022c6:	4013      	ands	r3, r2
 80022c8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80022ca:	683b      	ldr	r3, [r7, #0]
 80022cc:	685b      	ldr	r3, [r3, #4]
 80022ce:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d003      	beq.n	80022de <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80022d6:	693a      	ldr	r2, [r7, #16]
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	4313      	orrs	r3, r2
 80022dc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80022de:	4a11      	ldr	r2, [pc, #68]	@ (8002324 <HAL_GPIO_Init+0x300>)
 80022e0:	693b      	ldr	r3, [r7, #16]
 80022e2:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80022e4:	697b      	ldr	r3, [r7, #20]
 80022e6:	3301      	adds	r3, #1
 80022e8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80022ea:	683b      	ldr	r3, [r7, #0]
 80022ec:	681a      	ldr	r2, [r3, #0]
 80022ee:	697b      	ldr	r3, [r7, #20]
 80022f0:	fa22 f303 	lsr.w	r3, r2, r3
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	f47f ae9d 	bne.w	8002034 <HAL_GPIO_Init+0x10>
  }
}
 80022fa:	bf00      	nop
 80022fc:	bf00      	nop
 80022fe:	371c      	adds	r7, #28
 8002300:	46bd      	mov	sp, r7
 8002302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002306:	4770      	bx	lr
 8002308:	40021000 	.word	0x40021000
 800230c:	40010000 	.word	0x40010000
 8002310:	48000400 	.word	0x48000400
 8002314:	48000800 	.word	0x48000800
 8002318:	48000c00 	.word	0x48000c00
 800231c:	48001000 	.word	0x48001000
 8002320:	48001400 	.word	0x48001400
 8002324:	40010400 	.word	0x40010400

08002328 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002328:	b480      	push	{r7}
 800232a:	b083      	sub	sp, #12
 800232c:	af00      	add	r7, sp, #0
 800232e:	6078      	str	r0, [r7, #4]
 8002330:	460b      	mov	r3, r1
 8002332:	807b      	strh	r3, [r7, #2]
 8002334:	4613      	mov	r3, r2
 8002336:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002338:	787b      	ldrb	r3, [r7, #1]
 800233a:	2b00      	cmp	r3, #0
 800233c:	d003      	beq.n	8002346 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800233e:	887a      	ldrh	r2, [r7, #2]
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002344:	e002      	b.n	800234c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002346:	887a      	ldrh	r2, [r7, #2]
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800234c:	bf00      	nop
 800234e:	370c      	adds	r7, #12
 8002350:	46bd      	mov	sp, r7
 8002352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002356:	4770      	bx	lr

08002358 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002358:	b580      	push	{r7, lr}
 800235a:	b082      	sub	sp, #8
 800235c:	af00      	add	r7, sp, #0
 800235e:	4603      	mov	r3, r0
 8002360:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002362:	4b08      	ldr	r3, [pc, #32]	@ (8002384 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002364:	695a      	ldr	r2, [r3, #20]
 8002366:	88fb      	ldrh	r3, [r7, #6]
 8002368:	4013      	ands	r3, r2
 800236a:	2b00      	cmp	r3, #0
 800236c:	d006      	beq.n	800237c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800236e:	4a05      	ldr	r2, [pc, #20]	@ (8002384 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002370:	88fb      	ldrh	r3, [r7, #6]
 8002372:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002374:	88fb      	ldrh	r3, [r7, #6]
 8002376:	4618      	mov	r0, r3
 8002378:	f000 f806 	bl	8002388 <HAL_GPIO_EXTI_Callback>
  }
}
 800237c:	bf00      	nop
 800237e:	3708      	adds	r7, #8
 8002380:	46bd      	mov	sp, r7
 8002382:	bd80      	pop	{r7, pc}
 8002384:	40010400 	.word	0x40010400

08002388 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002388:	b480      	push	{r7}
 800238a:	b083      	sub	sp, #12
 800238c:	af00      	add	r7, sp, #0
 800238e:	4603      	mov	r3, r0
 8002390:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8002392:	bf00      	nop
 8002394:	370c      	adds	r7, #12
 8002396:	46bd      	mov	sp, r7
 8002398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800239c:	4770      	bx	lr
	...

080023a0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80023a0:	b480      	push	{r7}
 80023a2:	b085      	sub	sp, #20
 80023a4:	af00      	add	r7, sp, #0
 80023a6:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d141      	bne.n	8002432 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80023ae:	4b4b      	ldr	r3, [pc, #300]	@ (80024dc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80023b6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80023ba:	d131      	bne.n	8002420 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80023bc:	4b47      	ldr	r3, [pc, #284]	@ (80024dc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80023be:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80023c2:	4a46      	ldr	r2, [pc, #280]	@ (80024dc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80023c4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80023c8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80023cc:	4b43      	ldr	r3, [pc, #268]	@ (80024dc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80023d4:	4a41      	ldr	r2, [pc, #260]	@ (80024dc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80023d6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80023da:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80023dc:	4b40      	ldr	r3, [pc, #256]	@ (80024e0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	2232      	movs	r2, #50	@ 0x32
 80023e2:	fb02 f303 	mul.w	r3, r2, r3
 80023e6:	4a3f      	ldr	r2, [pc, #252]	@ (80024e4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80023e8:	fba2 2303 	umull	r2, r3, r2, r3
 80023ec:	0c9b      	lsrs	r3, r3, #18
 80023ee:	3301      	adds	r3, #1
 80023f0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80023f2:	e002      	b.n	80023fa <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80023f4:	68fb      	ldr	r3, [r7, #12]
 80023f6:	3b01      	subs	r3, #1
 80023f8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80023fa:	4b38      	ldr	r3, [pc, #224]	@ (80024dc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80023fc:	695b      	ldr	r3, [r3, #20]
 80023fe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002402:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002406:	d102      	bne.n	800240e <HAL_PWREx_ControlVoltageScaling+0x6e>
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	2b00      	cmp	r3, #0
 800240c:	d1f2      	bne.n	80023f4 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800240e:	4b33      	ldr	r3, [pc, #204]	@ (80024dc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002410:	695b      	ldr	r3, [r3, #20]
 8002412:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002416:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800241a:	d158      	bne.n	80024ce <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800241c:	2303      	movs	r3, #3
 800241e:	e057      	b.n	80024d0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002420:	4b2e      	ldr	r3, [pc, #184]	@ (80024dc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002422:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002426:	4a2d      	ldr	r2, [pc, #180]	@ (80024dc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002428:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800242c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8002430:	e04d      	b.n	80024ce <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002438:	d141      	bne.n	80024be <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800243a:	4b28      	ldr	r3, [pc, #160]	@ (80024dc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002442:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002446:	d131      	bne.n	80024ac <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002448:	4b24      	ldr	r3, [pc, #144]	@ (80024dc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800244a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800244e:	4a23      	ldr	r2, [pc, #140]	@ (80024dc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002450:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002454:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002458:	4b20      	ldr	r3, [pc, #128]	@ (80024dc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002460:	4a1e      	ldr	r2, [pc, #120]	@ (80024dc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002462:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002466:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002468:	4b1d      	ldr	r3, [pc, #116]	@ (80024e0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	2232      	movs	r2, #50	@ 0x32
 800246e:	fb02 f303 	mul.w	r3, r2, r3
 8002472:	4a1c      	ldr	r2, [pc, #112]	@ (80024e4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002474:	fba2 2303 	umull	r2, r3, r2, r3
 8002478:	0c9b      	lsrs	r3, r3, #18
 800247a:	3301      	adds	r3, #1
 800247c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800247e:	e002      	b.n	8002486 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8002480:	68fb      	ldr	r3, [r7, #12]
 8002482:	3b01      	subs	r3, #1
 8002484:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002486:	4b15      	ldr	r3, [pc, #84]	@ (80024dc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002488:	695b      	ldr	r3, [r3, #20]
 800248a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800248e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002492:	d102      	bne.n	800249a <HAL_PWREx_ControlVoltageScaling+0xfa>
 8002494:	68fb      	ldr	r3, [r7, #12]
 8002496:	2b00      	cmp	r3, #0
 8002498:	d1f2      	bne.n	8002480 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800249a:	4b10      	ldr	r3, [pc, #64]	@ (80024dc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800249c:	695b      	ldr	r3, [r3, #20]
 800249e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80024a2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80024a6:	d112      	bne.n	80024ce <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80024a8:	2303      	movs	r3, #3
 80024aa:	e011      	b.n	80024d0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80024ac:	4b0b      	ldr	r3, [pc, #44]	@ (80024dc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80024ae:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80024b2:	4a0a      	ldr	r2, [pc, #40]	@ (80024dc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80024b4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80024b8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80024bc:	e007      	b.n	80024ce <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80024be:	4b07      	ldr	r3, [pc, #28]	@ (80024dc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80024c6:	4a05      	ldr	r2, [pc, #20]	@ (80024dc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80024c8:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80024cc:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 80024ce:	2300      	movs	r3, #0
}
 80024d0:	4618      	mov	r0, r3
 80024d2:	3714      	adds	r7, #20
 80024d4:	46bd      	mov	sp, r7
 80024d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024da:	4770      	bx	lr
 80024dc:	40007000 	.word	0x40007000
 80024e0:	20000000 	.word	0x20000000
 80024e4:	431bde83 	.word	0x431bde83

080024e8 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 80024e8:	b480      	push	{r7}
 80024ea:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 80024ec:	4b05      	ldr	r3, [pc, #20]	@ (8002504 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80024ee:	689b      	ldr	r3, [r3, #8]
 80024f0:	4a04      	ldr	r2, [pc, #16]	@ (8002504 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80024f2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80024f6:	6093      	str	r3, [r2, #8]
}
 80024f8:	bf00      	nop
 80024fa:	46bd      	mov	sp, r7
 80024fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002500:	4770      	bx	lr
 8002502:	bf00      	nop
 8002504:	40007000 	.word	0x40007000

08002508 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002508:	b580      	push	{r7, lr}
 800250a:	b088      	sub	sp, #32
 800250c:	af00      	add	r7, sp, #0
 800250e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	2b00      	cmp	r3, #0
 8002514:	d101      	bne.n	800251a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002516:	2301      	movs	r3, #1
 8002518:	e2fe      	b.n	8002b18 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	f003 0301 	and.w	r3, r3, #1
 8002522:	2b00      	cmp	r3, #0
 8002524:	d075      	beq.n	8002612 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002526:	4b97      	ldr	r3, [pc, #604]	@ (8002784 <HAL_RCC_OscConfig+0x27c>)
 8002528:	689b      	ldr	r3, [r3, #8]
 800252a:	f003 030c 	and.w	r3, r3, #12
 800252e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002530:	4b94      	ldr	r3, [pc, #592]	@ (8002784 <HAL_RCC_OscConfig+0x27c>)
 8002532:	68db      	ldr	r3, [r3, #12]
 8002534:	f003 0303 	and.w	r3, r3, #3
 8002538:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800253a:	69bb      	ldr	r3, [r7, #24]
 800253c:	2b0c      	cmp	r3, #12
 800253e:	d102      	bne.n	8002546 <HAL_RCC_OscConfig+0x3e>
 8002540:	697b      	ldr	r3, [r7, #20]
 8002542:	2b03      	cmp	r3, #3
 8002544:	d002      	beq.n	800254c <HAL_RCC_OscConfig+0x44>
 8002546:	69bb      	ldr	r3, [r7, #24]
 8002548:	2b08      	cmp	r3, #8
 800254a:	d10b      	bne.n	8002564 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800254c:	4b8d      	ldr	r3, [pc, #564]	@ (8002784 <HAL_RCC_OscConfig+0x27c>)
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002554:	2b00      	cmp	r3, #0
 8002556:	d05b      	beq.n	8002610 <HAL_RCC_OscConfig+0x108>
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	685b      	ldr	r3, [r3, #4]
 800255c:	2b00      	cmp	r3, #0
 800255e:	d157      	bne.n	8002610 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002560:	2301      	movs	r3, #1
 8002562:	e2d9      	b.n	8002b18 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	685b      	ldr	r3, [r3, #4]
 8002568:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800256c:	d106      	bne.n	800257c <HAL_RCC_OscConfig+0x74>
 800256e:	4b85      	ldr	r3, [pc, #532]	@ (8002784 <HAL_RCC_OscConfig+0x27c>)
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	4a84      	ldr	r2, [pc, #528]	@ (8002784 <HAL_RCC_OscConfig+0x27c>)
 8002574:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002578:	6013      	str	r3, [r2, #0]
 800257a:	e01d      	b.n	80025b8 <HAL_RCC_OscConfig+0xb0>
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	685b      	ldr	r3, [r3, #4]
 8002580:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002584:	d10c      	bne.n	80025a0 <HAL_RCC_OscConfig+0x98>
 8002586:	4b7f      	ldr	r3, [pc, #508]	@ (8002784 <HAL_RCC_OscConfig+0x27c>)
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	4a7e      	ldr	r2, [pc, #504]	@ (8002784 <HAL_RCC_OscConfig+0x27c>)
 800258c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002590:	6013      	str	r3, [r2, #0]
 8002592:	4b7c      	ldr	r3, [pc, #496]	@ (8002784 <HAL_RCC_OscConfig+0x27c>)
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	4a7b      	ldr	r2, [pc, #492]	@ (8002784 <HAL_RCC_OscConfig+0x27c>)
 8002598:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800259c:	6013      	str	r3, [r2, #0]
 800259e:	e00b      	b.n	80025b8 <HAL_RCC_OscConfig+0xb0>
 80025a0:	4b78      	ldr	r3, [pc, #480]	@ (8002784 <HAL_RCC_OscConfig+0x27c>)
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	4a77      	ldr	r2, [pc, #476]	@ (8002784 <HAL_RCC_OscConfig+0x27c>)
 80025a6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80025aa:	6013      	str	r3, [r2, #0]
 80025ac:	4b75      	ldr	r3, [pc, #468]	@ (8002784 <HAL_RCC_OscConfig+0x27c>)
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	4a74      	ldr	r2, [pc, #464]	@ (8002784 <HAL_RCC_OscConfig+0x27c>)
 80025b2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80025b6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	685b      	ldr	r3, [r3, #4]
 80025bc:	2b00      	cmp	r3, #0
 80025be:	d013      	beq.n	80025e8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025c0:	f7fe fd64 	bl	800108c <HAL_GetTick>
 80025c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80025c6:	e008      	b.n	80025da <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80025c8:	f7fe fd60 	bl	800108c <HAL_GetTick>
 80025cc:	4602      	mov	r2, r0
 80025ce:	693b      	ldr	r3, [r7, #16]
 80025d0:	1ad3      	subs	r3, r2, r3
 80025d2:	2b64      	cmp	r3, #100	@ 0x64
 80025d4:	d901      	bls.n	80025da <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80025d6:	2303      	movs	r3, #3
 80025d8:	e29e      	b.n	8002b18 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80025da:	4b6a      	ldr	r3, [pc, #424]	@ (8002784 <HAL_RCC_OscConfig+0x27c>)
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d0f0      	beq.n	80025c8 <HAL_RCC_OscConfig+0xc0>
 80025e6:	e014      	b.n	8002612 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025e8:	f7fe fd50 	bl	800108c <HAL_GetTick>
 80025ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80025ee:	e008      	b.n	8002602 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80025f0:	f7fe fd4c 	bl	800108c <HAL_GetTick>
 80025f4:	4602      	mov	r2, r0
 80025f6:	693b      	ldr	r3, [r7, #16]
 80025f8:	1ad3      	subs	r3, r2, r3
 80025fa:	2b64      	cmp	r3, #100	@ 0x64
 80025fc:	d901      	bls.n	8002602 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80025fe:	2303      	movs	r3, #3
 8002600:	e28a      	b.n	8002b18 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002602:	4b60      	ldr	r3, [pc, #384]	@ (8002784 <HAL_RCC_OscConfig+0x27c>)
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800260a:	2b00      	cmp	r3, #0
 800260c:	d1f0      	bne.n	80025f0 <HAL_RCC_OscConfig+0xe8>
 800260e:	e000      	b.n	8002612 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002610:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	f003 0302 	and.w	r3, r3, #2
 800261a:	2b00      	cmp	r3, #0
 800261c:	d075      	beq.n	800270a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800261e:	4b59      	ldr	r3, [pc, #356]	@ (8002784 <HAL_RCC_OscConfig+0x27c>)
 8002620:	689b      	ldr	r3, [r3, #8]
 8002622:	f003 030c 	and.w	r3, r3, #12
 8002626:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002628:	4b56      	ldr	r3, [pc, #344]	@ (8002784 <HAL_RCC_OscConfig+0x27c>)
 800262a:	68db      	ldr	r3, [r3, #12]
 800262c:	f003 0303 	and.w	r3, r3, #3
 8002630:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8002632:	69bb      	ldr	r3, [r7, #24]
 8002634:	2b0c      	cmp	r3, #12
 8002636:	d102      	bne.n	800263e <HAL_RCC_OscConfig+0x136>
 8002638:	697b      	ldr	r3, [r7, #20]
 800263a:	2b02      	cmp	r3, #2
 800263c:	d002      	beq.n	8002644 <HAL_RCC_OscConfig+0x13c>
 800263e:	69bb      	ldr	r3, [r7, #24]
 8002640:	2b04      	cmp	r3, #4
 8002642:	d11f      	bne.n	8002684 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002644:	4b4f      	ldr	r3, [pc, #316]	@ (8002784 <HAL_RCC_OscConfig+0x27c>)
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800264c:	2b00      	cmp	r3, #0
 800264e:	d005      	beq.n	800265c <HAL_RCC_OscConfig+0x154>
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	68db      	ldr	r3, [r3, #12]
 8002654:	2b00      	cmp	r3, #0
 8002656:	d101      	bne.n	800265c <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8002658:	2301      	movs	r3, #1
 800265a:	e25d      	b.n	8002b18 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800265c:	4b49      	ldr	r3, [pc, #292]	@ (8002784 <HAL_RCC_OscConfig+0x27c>)
 800265e:	685b      	ldr	r3, [r3, #4]
 8002660:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	691b      	ldr	r3, [r3, #16]
 8002668:	061b      	lsls	r3, r3, #24
 800266a:	4946      	ldr	r1, [pc, #280]	@ (8002784 <HAL_RCC_OscConfig+0x27c>)
 800266c:	4313      	orrs	r3, r2
 800266e:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8002670:	4b45      	ldr	r3, [pc, #276]	@ (8002788 <HAL_RCC_OscConfig+0x280>)
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	4618      	mov	r0, r3
 8002676:	f7fe fb63 	bl	8000d40 <HAL_InitTick>
 800267a:	4603      	mov	r3, r0
 800267c:	2b00      	cmp	r3, #0
 800267e:	d043      	beq.n	8002708 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8002680:	2301      	movs	r3, #1
 8002682:	e249      	b.n	8002b18 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	68db      	ldr	r3, [r3, #12]
 8002688:	2b00      	cmp	r3, #0
 800268a:	d023      	beq.n	80026d4 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800268c:	4b3d      	ldr	r3, [pc, #244]	@ (8002784 <HAL_RCC_OscConfig+0x27c>)
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	4a3c      	ldr	r2, [pc, #240]	@ (8002784 <HAL_RCC_OscConfig+0x27c>)
 8002692:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002696:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002698:	f7fe fcf8 	bl	800108c <HAL_GetTick>
 800269c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800269e:	e008      	b.n	80026b2 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80026a0:	f7fe fcf4 	bl	800108c <HAL_GetTick>
 80026a4:	4602      	mov	r2, r0
 80026a6:	693b      	ldr	r3, [r7, #16]
 80026a8:	1ad3      	subs	r3, r2, r3
 80026aa:	2b02      	cmp	r3, #2
 80026ac:	d901      	bls.n	80026b2 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80026ae:	2303      	movs	r3, #3
 80026b0:	e232      	b.n	8002b18 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80026b2:	4b34      	ldr	r3, [pc, #208]	@ (8002784 <HAL_RCC_OscConfig+0x27c>)
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d0f0      	beq.n	80026a0 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80026be:	4b31      	ldr	r3, [pc, #196]	@ (8002784 <HAL_RCC_OscConfig+0x27c>)
 80026c0:	685b      	ldr	r3, [r3, #4]
 80026c2:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	691b      	ldr	r3, [r3, #16]
 80026ca:	061b      	lsls	r3, r3, #24
 80026cc:	492d      	ldr	r1, [pc, #180]	@ (8002784 <HAL_RCC_OscConfig+0x27c>)
 80026ce:	4313      	orrs	r3, r2
 80026d0:	604b      	str	r3, [r1, #4]
 80026d2:	e01a      	b.n	800270a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80026d4:	4b2b      	ldr	r3, [pc, #172]	@ (8002784 <HAL_RCC_OscConfig+0x27c>)
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	4a2a      	ldr	r2, [pc, #168]	@ (8002784 <HAL_RCC_OscConfig+0x27c>)
 80026da:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80026de:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026e0:	f7fe fcd4 	bl	800108c <HAL_GetTick>
 80026e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80026e6:	e008      	b.n	80026fa <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80026e8:	f7fe fcd0 	bl	800108c <HAL_GetTick>
 80026ec:	4602      	mov	r2, r0
 80026ee:	693b      	ldr	r3, [r7, #16]
 80026f0:	1ad3      	subs	r3, r2, r3
 80026f2:	2b02      	cmp	r3, #2
 80026f4:	d901      	bls.n	80026fa <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 80026f6:	2303      	movs	r3, #3
 80026f8:	e20e      	b.n	8002b18 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80026fa:	4b22      	ldr	r3, [pc, #136]	@ (8002784 <HAL_RCC_OscConfig+0x27c>)
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002702:	2b00      	cmp	r3, #0
 8002704:	d1f0      	bne.n	80026e8 <HAL_RCC_OscConfig+0x1e0>
 8002706:	e000      	b.n	800270a <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002708:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	f003 0308 	and.w	r3, r3, #8
 8002712:	2b00      	cmp	r3, #0
 8002714:	d041      	beq.n	800279a <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	695b      	ldr	r3, [r3, #20]
 800271a:	2b00      	cmp	r3, #0
 800271c:	d01c      	beq.n	8002758 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800271e:	4b19      	ldr	r3, [pc, #100]	@ (8002784 <HAL_RCC_OscConfig+0x27c>)
 8002720:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002724:	4a17      	ldr	r2, [pc, #92]	@ (8002784 <HAL_RCC_OscConfig+0x27c>)
 8002726:	f043 0301 	orr.w	r3, r3, #1
 800272a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800272e:	f7fe fcad 	bl	800108c <HAL_GetTick>
 8002732:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002734:	e008      	b.n	8002748 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002736:	f7fe fca9 	bl	800108c <HAL_GetTick>
 800273a:	4602      	mov	r2, r0
 800273c:	693b      	ldr	r3, [r7, #16]
 800273e:	1ad3      	subs	r3, r2, r3
 8002740:	2b02      	cmp	r3, #2
 8002742:	d901      	bls.n	8002748 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8002744:	2303      	movs	r3, #3
 8002746:	e1e7      	b.n	8002b18 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002748:	4b0e      	ldr	r3, [pc, #56]	@ (8002784 <HAL_RCC_OscConfig+0x27c>)
 800274a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800274e:	f003 0302 	and.w	r3, r3, #2
 8002752:	2b00      	cmp	r3, #0
 8002754:	d0ef      	beq.n	8002736 <HAL_RCC_OscConfig+0x22e>
 8002756:	e020      	b.n	800279a <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002758:	4b0a      	ldr	r3, [pc, #40]	@ (8002784 <HAL_RCC_OscConfig+0x27c>)
 800275a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800275e:	4a09      	ldr	r2, [pc, #36]	@ (8002784 <HAL_RCC_OscConfig+0x27c>)
 8002760:	f023 0301 	bic.w	r3, r3, #1
 8002764:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002768:	f7fe fc90 	bl	800108c <HAL_GetTick>
 800276c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800276e:	e00d      	b.n	800278c <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002770:	f7fe fc8c 	bl	800108c <HAL_GetTick>
 8002774:	4602      	mov	r2, r0
 8002776:	693b      	ldr	r3, [r7, #16]
 8002778:	1ad3      	subs	r3, r2, r3
 800277a:	2b02      	cmp	r3, #2
 800277c:	d906      	bls.n	800278c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800277e:	2303      	movs	r3, #3
 8002780:	e1ca      	b.n	8002b18 <HAL_RCC_OscConfig+0x610>
 8002782:	bf00      	nop
 8002784:	40021000 	.word	0x40021000
 8002788:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800278c:	4b8c      	ldr	r3, [pc, #560]	@ (80029c0 <HAL_RCC_OscConfig+0x4b8>)
 800278e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002792:	f003 0302 	and.w	r3, r3, #2
 8002796:	2b00      	cmp	r3, #0
 8002798:	d1ea      	bne.n	8002770 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	f003 0304 	and.w	r3, r3, #4
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	f000 80a6 	beq.w	80028f4 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 80027a8:	2300      	movs	r3, #0
 80027aa:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80027ac:	4b84      	ldr	r3, [pc, #528]	@ (80029c0 <HAL_RCC_OscConfig+0x4b8>)
 80027ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80027b0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	d101      	bne.n	80027bc <HAL_RCC_OscConfig+0x2b4>
 80027b8:	2301      	movs	r3, #1
 80027ba:	e000      	b.n	80027be <HAL_RCC_OscConfig+0x2b6>
 80027bc:	2300      	movs	r3, #0
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d00d      	beq.n	80027de <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80027c2:	4b7f      	ldr	r3, [pc, #508]	@ (80029c0 <HAL_RCC_OscConfig+0x4b8>)
 80027c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80027c6:	4a7e      	ldr	r2, [pc, #504]	@ (80029c0 <HAL_RCC_OscConfig+0x4b8>)
 80027c8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80027cc:	6593      	str	r3, [r2, #88]	@ 0x58
 80027ce:	4b7c      	ldr	r3, [pc, #496]	@ (80029c0 <HAL_RCC_OscConfig+0x4b8>)
 80027d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80027d2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80027d6:	60fb      	str	r3, [r7, #12]
 80027d8:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80027da:	2301      	movs	r3, #1
 80027dc:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80027de:	4b79      	ldr	r3, [pc, #484]	@ (80029c4 <HAL_RCC_OscConfig+0x4bc>)
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d118      	bne.n	800281c <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80027ea:	4b76      	ldr	r3, [pc, #472]	@ (80029c4 <HAL_RCC_OscConfig+0x4bc>)
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	4a75      	ldr	r2, [pc, #468]	@ (80029c4 <HAL_RCC_OscConfig+0x4bc>)
 80027f0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80027f4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80027f6:	f7fe fc49 	bl	800108c <HAL_GetTick>
 80027fa:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80027fc:	e008      	b.n	8002810 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80027fe:	f7fe fc45 	bl	800108c <HAL_GetTick>
 8002802:	4602      	mov	r2, r0
 8002804:	693b      	ldr	r3, [r7, #16]
 8002806:	1ad3      	subs	r3, r2, r3
 8002808:	2b02      	cmp	r3, #2
 800280a:	d901      	bls.n	8002810 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 800280c:	2303      	movs	r3, #3
 800280e:	e183      	b.n	8002b18 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002810:	4b6c      	ldr	r3, [pc, #432]	@ (80029c4 <HAL_RCC_OscConfig+0x4bc>)
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002818:	2b00      	cmp	r3, #0
 800281a:	d0f0      	beq.n	80027fe <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	689b      	ldr	r3, [r3, #8]
 8002820:	2b01      	cmp	r3, #1
 8002822:	d108      	bne.n	8002836 <HAL_RCC_OscConfig+0x32e>
 8002824:	4b66      	ldr	r3, [pc, #408]	@ (80029c0 <HAL_RCC_OscConfig+0x4b8>)
 8002826:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800282a:	4a65      	ldr	r2, [pc, #404]	@ (80029c0 <HAL_RCC_OscConfig+0x4b8>)
 800282c:	f043 0301 	orr.w	r3, r3, #1
 8002830:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002834:	e024      	b.n	8002880 <HAL_RCC_OscConfig+0x378>
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	689b      	ldr	r3, [r3, #8]
 800283a:	2b05      	cmp	r3, #5
 800283c:	d110      	bne.n	8002860 <HAL_RCC_OscConfig+0x358>
 800283e:	4b60      	ldr	r3, [pc, #384]	@ (80029c0 <HAL_RCC_OscConfig+0x4b8>)
 8002840:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002844:	4a5e      	ldr	r2, [pc, #376]	@ (80029c0 <HAL_RCC_OscConfig+0x4b8>)
 8002846:	f043 0304 	orr.w	r3, r3, #4
 800284a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800284e:	4b5c      	ldr	r3, [pc, #368]	@ (80029c0 <HAL_RCC_OscConfig+0x4b8>)
 8002850:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002854:	4a5a      	ldr	r2, [pc, #360]	@ (80029c0 <HAL_RCC_OscConfig+0x4b8>)
 8002856:	f043 0301 	orr.w	r3, r3, #1
 800285a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800285e:	e00f      	b.n	8002880 <HAL_RCC_OscConfig+0x378>
 8002860:	4b57      	ldr	r3, [pc, #348]	@ (80029c0 <HAL_RCC_OscConfig+0x4b8>)
 8002862:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002866:	4a56      	ldr	r2, [pc, #344]	@ (80029c0 <HAL_RCC_OscConfig+0x4b8>)
 8002868:	f023 0301 	bic.w	r3, r3, #1
 800286c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002870:	4b53      	ldr	r3, [pc, #332]	@ (80029c0 <HAL_RCC_OscConfig+0x4b8>)
 8002872:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002876:	4a52      	ldr	r2, [pc, #328]	@ (80029c0 <HAL_RCC_OscConfig+0x4b8>)
 8002878:	f023 0304 	bic.w	r3, r3, #4
 800287c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	689b      	ldr	r3, [r3, #8]
 8002884:	2b00      	cmp	r3, #0
 8002886:	d016      	beq.n	80028b6 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002888:	f7fe fc00 	bl	800108c <HAL_GetTick>
 800288c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800288e:	e00a      	b.n	80028a6 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002890:	f7fe fbfc 	bl	800108c <HAL_GetTick>
 8002894:	4602      	mov	r2, r0
 8002896:	693b      	ldr	r3, [r7, #16]
 8002898:	1ad3      	subs	r3, r2, r3
 800289a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800289e:	4293      	cmp	r3, r2
 80028a0:	d901      	bls.n	80028a6 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 80028a2:	2303      	movs	r3, #3
 80028a4:	e138      	b.n	8002b18 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80028a6:	4b46      	ldr	r3, [pc, #280]	@ (80029c0 <HAL_RCC_OscConfig+0x4b8>)
 80028a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80028ac:	f003 0302 	and.w	r3, r3, #2
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d0ed      	beq.n	8002890 <HAL_RCC_OscConfig+0x388>
 80028b4:	e015      	b.n	80028e2 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80028b6:	f7fe fbe9 	bl	800108c <HAL_GetTick>
 80028ba:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80028bc:	e00a      	b.n	80028d4 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80028be:	f7fe fbe5 	bl	800108c <HAL_GetTick>
 80028c2:	4602      	mov	r2, r0
 80028c4:	693b      	ldr	r3, [r7, #16]
 80028c6:	1ad3      	subs	r3, r2, r3
 80028c8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80028cc:	4293      	cmp	r3, r2
 80028ce:	d901      	bls.n	80028d4 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 80028d0:	2303      	movs	r3, #3
 80028d2:	e121      	b.n	8002b18 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80028d4:	4b3a      	ldr	r3, [pc, #232]	@ (80029c0 <HAL_RCC_OscConfig+0x4b8>)
 80028d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80028da:	f003 0302 	and.w	r3, r3, #2
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d1ed      	bne.n	80028be <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80028e2:	7ffb      	ldrb	r3, [r7, #31]
 80028e4:	2b01      	cmp	r3, #1
 80028e6:	d105      	bne.n	80028f4 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80028e8:	4b35      	ldr	r3, [pc, #212]	@ (80029c0 <HAL_RCC_OscConfig+0x4b8>)
 80028ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80028ec:	4a34      	ldr	r2, [pc, #208]	@ (80029c0 <HAL_RCC_OscConfig+0x4b8>)
 80028ee:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80028f2:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	f003 0320 	and.w	r3, r3, #32
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d03c      	beq.n	800297a <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	699b      	ldr	r3, [r3, #24]
 8002904:	2b00      	cmp	r3, #0
 8002906:	d01c      	beq.n	8002942 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002908:	4b2d      	ldr	r3, [pc, #180]	@ (80029c0 <HAL_RCC_OscConfig+0x4b8>)
 800290a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800290e:	4a2c      	ldr	r2, [pc, #176]	@ (80029c0 <HAL_RCC_OscConfig+0x4b8>)
 8002910:	f043 0301 	orr.w	r3, r3, #1
 8002914:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002918:	f7fe fbb8 	bl	800108c <HAL_GetTick>
 800291c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800291e:	e008      	b.n	8002932 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002920:	f7fe fbb4 	bl	800108c <HAL_GetTick>
 8002924:	4602      	mov	r2, r0
 8002926:	693b      	ldr	r3, [r7, #16]
 8002928:	1ad3      	subs	r3, r2, r3
 800292a:	2b02      	cmp	r3, #2
 800292c:	d901      	bls.n	8002932 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800292e:	2303      	movs	r3, #3
 8002930:	e0f2      	b.n	8002b18 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002932:	4b23      	ldr	r3, [pc, #140]	@ (80029c0 <HAL_RCC_OscConfig+0x4b8>)
 8002934:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002938:	f003 0302 	and.w	r3, r3, #2
 800293c:	2b00      	cmp	r3, #0
 800293e:	d0ef      	beq.n	8002920 <HAL_RCC_OscConfig+0x418>
 8002940:	e01b      	b.n	800297a <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002942:	4b1f      	ldr	r3, [pc, #124]	@ (80029c0 <HAL_RCC_OscConfig+0x4b8>)
 8002944:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002948:	4a1d      	ldr	r2, [pc, #116]	@ (80029c0 <HAL_RCC_OscConfig+0x4b8>)
 800294a:	f023 0301 	bic.w	r3, r3, #1
 800294e:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002952:	f7fe fb9b 	bl	800108c <HAL_GetTick>
 8002956:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002958:	e008      	b.n	800296c <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800295a:	f7fe fb97 	bl	800108c <HAL_GetTick>
 800295e:	4602      	mov	r2, r0
 8002960:	693b      	ldr	r3, [r7, #16]
 8002962:	1ad3      	subs	r3, r2, r3
 8002964:	2b02      	cmp	r3, #2
 8002966:	d901      	bls.n	800296c <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8002968:	2303      	movs	r3, #3
 800296a:	e0d5      	b.n	8002b18 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800296c:	4b14      	ldr	r3, [pc, #80]	@ (80029c0 <HAL_RCC_OscConfig+0x4b8>)
 800296e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002972:	f003 0302 	and.w	r3, r3, #2
 8002976:	2b00      	cmp	r3, #0
 8002978:	d1ef      	bne.n	800295a <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	69db      	ldr	r3, [r3, #28]
 800297e:	2b00      	cmp	r3, #0
 8002980:	f000 80c9 	beq.w	8002b16 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002984:	4b0e      	ldr	r3, [pc, #56]	@ (80029c0 <HAL_RCC_OscConfig+0x4b8>)
 8002986:	689b      	ldr	r3, [r3, #8]
 8002988:	f003 030c 	and.w	r3, r3, #12
 800298c:	2b0c      	cmp	r3, #12
 800298e:	f000 8083 	beq.w	8002a98 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	69db      	ldr	r3, [r3, #28]
 8002996:	2b02      	cmp	r3, #2
 8002998:	d15e      	bne.n	8002a58 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800299a:	4b09      	ldr	r3, [pc, #36]	@ (80029c0 <HAL_RCC_OscConfig+0x4b8>)
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	4a08      	ldr	r2, [pc, #32]	@ (80029c0 <HAL_RCC_OscConfig+0x4b8>)
 80029a0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80029a4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029a6:	f7fe fb71 	bl	800108c <HAL_GetTick>
 80029aa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80029ac:	e00c      	b.n	80029c8 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80029ae:	f7fe fb6d 	bl	800108c <HAL_GetTick>
 80029b2:	4602      	mov	r2, r0
 80029b4:	693b      	ldr	r3, [r7, #16]
 80029b6:	1ad3      	subs	r3, r2, r3
 80029b8:	2b02      	cmp	r3, #2
 80029ba:	d905      	bls.n	80029c8 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 80029bc:	2303      	movs	r3, #3
 80029be:	e0ab      	b.n	8002b18 <HAL_RCC_OscConfig+0x610>
 80029c0:	40021000 	.word	0x40021000
 80029c4:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80029c8:	4b55      	ldr	r3, [pc, #340]	@ (8002b20 <HAL_RCC_OscConfig+0x618>)
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d1ec      	bne.n	80029ae <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80029d4:	4b52      	ldr	r3, [pc, #328]	@ (8002b20 <HAL_RCC_OscConfig+0x618>)
 80029d6:	68da      	ldr	r2, [r3, #12]
 80029d8:	4b52      	ldr	r3, [pc, #328]	@ (8002b24 <HAL_RCC_OscConfig+0x61c>)
 80029da:	4013      	ands	r3, r2
 80029dc:	687a      	ldr	r2, [r7, #4]
 80029de:	6a11      	ldr	r1, [r2, #32]
 80029e0:	687a      	ldr	r2, [r7, #4]
 80029e2:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80029e4:	3a01      	subs	r2, #1
 80029e6:	0112      	lsls	r2, r2, #4
 80029e8:	4311      	orrs	r1, r2
 80029ea:	687a      	ldr	r2, [r7, #4]
 80029ec:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 80029ee:	0212      	lsls	r2, r2, #8
 80029f0:	4311      	orrs	r1, r2
 80029f2:	687a      	ldr	r2, [r7, #4]
 80029f4:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80029f6:	0852      	lsrs	r2, r2, #1
 80029f8:	3a01      	subs	r2, #1
 80029fa:	0552      	lsls	r2, r2, #21
 80029fc:	4311      	orrs	r1, r2
 80029fe:	687a      	ldr	r2, [r7, #4]
 8002a00:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8002a02:	0852      	lsrs	r2, r2, #1
 8002a04:	3a01      	subs	r2, #1
 8002a06:	0652      	lsls	r2, r2, #25
 8002a08:	4311      	orrs	r1, r2
 8002a0a:	687a      	ldr	r2, [r7, #4]
 8002a0c:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8002a0e:	06d2      	lsls	r2, r2, #27
 8002a10:	430a      	orrs	r2, r1
 8002a12:	4943      	ldr	r1, [pc, #268]	@ (8002b20 <HAL_RCC_OscConfig+0x618>)
 8002a14:	4313      	orrs	r3, r2
 8002a16:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002a18:	4b41      	ldr	r3, [pc, #260]	@ (8002b20 <HAL_RCC_OscConfig+0x618>)
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	4a40      	ldr	r2, [pc, #256]	@ (8002b20 <HAL_RCC_OscConfig+0x618>)
 8002a1e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002a22:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002a24:	4b3e      	ldr	r3, [pc, #248]	@ (8002b20 <HAL_RCC_OscConfig+0x618>)
 8002a26:	68db      	ldr	r3, [r3, #12]
 8002a28:	4a3d      	ldr	r2, [pc, #244]	@ (8002b20 <HAL_RCC_OscConfig+0x618>)
 8002a2a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002a2e:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a30:	f7fe fb2c 	bl	800108c <HAL_GetTick>
 8002a34:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002a36:	e008      	b.n	8002a4a <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a38:	f7fe fb28 	bl	800108c <HAL_GetTick>
 8002a3c:	4602      	mov	r2, r0
 8002a3e:	693b      	ldr	r3, [r7, #16]
 8002a40:	1ad3      	subs	r3, r2, r3
 8002a42:	2b02      	cmp	r3, #2
 8002a44:	d901      	bls.n	8002a4a <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8002a46:	2303      	movs	r3, #3
 8002a48:	e066      	b.n	8002b18 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002a4a:	4b35      	ldr	r3, [pc, #212]	@ (8002b20 <HAL_RCC_OscConfig+0x618>)
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d0f0      	beq.n	8002a38 <HAL_RCC_OscConfig+0x530>
 8002a56:	e05e      	b.n	8002b16 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a58:	4b31      	ldr	r3, [pc, #196]	@ (8002b20 <HAL_RCC_OscConfig+0x618>)
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	4a30      	ldr	r2, [pc, #192]	@ (8002b20 <HAL_RCC_OscConfig+0x618>)
 8002a5e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002a62:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a64:	f7fe fb12 	bl	800108c <HAL_GetTick>
 8002a68:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002a6a:	e008      	b.n	8002a7e <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a6c:	f7fe fb0e 	bl	800108c <HAL_GetTick>
 8002a70:	4602      	mov	r2, r0
 8002a72:	693b      	ldr	r3, [r7, #16]
 8002a74:	1ad3      	subs	r3, r2, r3
 8002a76:	2b02      	cmp	r3, #2
 8002a78:	d901      	bls.n	8002a7e <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8002a7a:	2303      	movs	r3, #3
 8002a7c:	e04c      	b.n	8002b18 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002a7e:	4b28      	ldr	r3, [pc, #160]	@ (8002b20 <HAL_RCC_OscConfig+0x618>)
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d1f0      	bne.n	8002a6c <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8002a8a:	4b25      	ldr	r3, [pc, #148]	@ (8002b20 <HAL_RCC_OscConfig+0x618>)
 8002a8c:	68da      	ldr	r2, [r3, #12]
 8002a8e:	4924      	ldr	r1, [pc, #144]	@ (8002b20 <HAL_RCC_OscConfig+0x618>)
 8002a90:	4b25      	ldr	r3, [pc, #148]	@ (8002b28 <HAL_RCC_OscConfig+0x620>)
 8002a92:	4013      	ands	r3, r2
 8002a94:	60cb      	str	r3, [r1, #12]
 8002a96:	e03e      	b.n	8002b16 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	69db      	ldr	r3, [r3, #28]
 8002a9c:	2b01      	cmp	r3, #1
 8002a9e:	d101      	bne.n	8002aa4 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8002aa0:	2301      	movs	r3, #1
 8002aa2:	e039      	b.n	8002b18 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8002aa4:	4b1e      	ldr	r3, [pc, #120]	@ (8002b20 <HAL_RCC_OscConfig+0x618>)
 8002aa6:	68db      	ldr	r3, [r3, #12]
 8002aa8:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002aaa:	697b      	ldr	r3, [r7, #20]
 8002aac:	f003 0203 	and.w	r2, r3, #3
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	6a1b      	ldr	r3, [r3, #32]
 8002ab4:	429a      	cmp	r2, r3
 8002ab6:	d12c      	bne.n	8002b12 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002ab8:	697b      	ldr	r3, [r7, #20]
 8002aba:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ac2:	3b01      	subs	r3, #1
 8002ac4:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002ac6:	429a      	cmp	r2, r3
 8002ac8:	d123      	bne.n	8002b12 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8002aca:	697b      	ldr	r3, [r7, #20]
 8002acc:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ad4:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002ad6:	429a      	cmp	r2, r3
 8002ad8:	d11b      	bne.n	8002b12 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002ada:	697b      	ldr	r3, [r7, #20]
 8002adc:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ae4:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8002ae6:	429a      	cmp	r2, r3
 8002ae8:	d113      	bne.n	8002b12 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002aea:	697b      	ldr	r3, [r7, #20]
 8002aec:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002af4:	085b      	lsrs	r3, r3, #1
 8002af6:	3b01      	subs	r3, #1
 8002af8:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002afa:	429a      	cmp	r2, r3
 8002afc:	d109      	bne.n	8002b12 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002afe:	697b      	ldr	r3, [r7, #20]
 8002b00:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002b08:	085b      	lsrs	r3, r3, #1
 8002b0a:	3b01      	subs	r3, #1
 8002b0c:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002b0e:	429a      	cmp	r2, r3
 8002b10:	d001      	beq.n	8002b16 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8002b12:	2301      	movs	r3, #1
 8002b14:	e000      	b.n	8002b18 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8002b16:	2300      	movs	r3, #0
}
 8002b18:	4618      	mov	r0, r3
 8002b1a:	3720      	adds	r7, #32
 8002b1c:	46bd      	mov	sp, r7
 8002b1e:	bd80      	pop	{r7, pc}
 8002b20:	40021000 	.word	0x40021000
 8002b24:	019f800c 	.word	0x019f800c
 8002b28:	feeefffc 	.word	0xfeeefffc

08002b2c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002b2c:	b580      	push	{r7, lr}
 8002b2e:	b086      	sub	sp, #24
 8002b30:	af00      	add	r7, sp, #0
 8002b32:	6078      	str	r0, [r7, #4]
 8002b34:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8002b36:	2300      	movs	r3, #0
 8002b38:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d101      	bne.n	8002b44 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002b40:	2301      	movs	r3, #1
 8002b42:	e11e      	b.n	8002d82 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002b44:	4b91      	ldr	r3, [pc, #580]	@ (8002d8c <HAL_RCC_ClockConfig+0x260>)
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	f003 030f 	and.w	r3, r3, #15
 8002b4c:	683a      	ldr	r2, [r7, #0]
 8002b4e:	429a      	cmp	r2, r3
 8002b50:	d910      	bls.n	8002b74 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b52:	4b8e      	ldr	r3, [pc, #568]	@ (8002d8c <HAL_RCC_ClockConfig+0x260>)
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	f023 020f 	bic.w	r2, r3, #15
 8002b5a:	498c      	ldr	r1, [pc, #560]	@ (8002d8c <HAL_RCC_ClockConfig+0x260>)
 8002b5c:	683b      	ldr	r3, [r7, #0]
 8002b5e:	4313      	orrs	r3, r2
 8002b60:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b62:	4b8a      	ldr	r3, [pc, #552]	@ (8002d8c <HAL_RCC_ClockConfig+0x260>)
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	f003 030f 	and.w	r3, r3, #15
 8002b6a:	683a      	ldr	r2, [r7, #0]
 8002b6c:	429a      	cmp	r2, r3
 8002b6e:	d001      	beq.n	8002b74 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002b70:	2301      	movs	r3, #1
 8002b72:	e106      	b.n	8002d82 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	f003 0301 	and.w	r3, r3, #1
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d073      	beq.n	8002c68 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	685b      	ldr	r3, [r3, #4]
 8002b84:	2b03      	cmp	r3, #3
 8002b86:	d129      	bne.n	8002bdc <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002b88:	4b81      	ldr	r3, [pc, #516]	@ (8002d90 <HAL_RCC_ClockConfig+0x264>)
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d101      	bne.n	8002b98 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8002b94:	2301      	movs	r3, #1
 8002b96:	e0f4      	b.n	8002d82 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8002b98:	f000 f9d0 	bl	8002f3c <RCC_GetSysClockFreqFromPLLSource>
 8002b9c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8002b9e:	693b      	ldr	r3, [r7, #16]
 8002ba0:	4a7c      	ldr	r2, [pc, #496]	@ (8002d94 <HAL_RCC_ClockConfig+0x268>)
 8002ba2:	4293      	cmp	r3, r2
 8002ba4:	d93f      	bls.n	8002c26 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8002ba6:	4b7a      	ldr	r3, [pc, #488]	@ (8002d90 <HAL_RCC_ClockConfig+0x264>)
 8002ba8:	689b      	ldr	r3, [r3, #8]
 8002baa:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d009      	beq.n	8002bc6 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d033      	beq.n	8002c26 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d12f      	bne.n	8002c26 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002bc6:	4b72      	ldr	r3, [pc, #456]	@ (8002d90 <HAL_RCC_ClockConfig+0x264>)
 8002bc8:	689b      	ldr	r3, [r3, #8]
 8002bca:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002bce:	4a70      	ldr	r2, [pc, #448]	@ (8002d90 <HAL_RCC_ClockConfig+0x264>)
 8002bd0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002bd4:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8002bd6:	2380      	movs	r3, #128	@ 0x80
 8002bd8:	617b      	str	r3, [r7, #20]
 8002bda:	e024      	b.n	8002c26 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	685b      	ldr	r3, [r3, #4]
 8002be0:	2b02      	cmp	r3, #2
 8002be2:	d107      	bne.n	8002bf4 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002be4:	4b6a      	ldr	r3, [pc, #424]	@ (8002d90 <HAL_RCC_ClockConfig+0x264>)
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	d109      	bne.n	8002c04 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8002bf0:	2301      	movs	r3, #1
 8002bf2:	e0c6      	b.n	8002d82 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002bf4:	4b66      	ldr	r3, [pc, #408]	@ (8002d90 <HAL_RCC_ClockConfig+0x264>)
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	d101      	bne.n	8002c04 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8002c00:	2301      	movs	r3, #1
 8002c02:	e0be      	b.n	8002d82 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8002c04:	f000 f8ce 	bl	8002da4 <HAL_RCC_GetSysClockFreq>
 8002c08:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8002c0a:	693b      	ldr	r3, [r7, #16]
 8002c0c:	4a61      	ldr	r2, [pc, #388]	@ (8002d94 <HAL_RCC_ClockConfig+0x268>)
 8002c0e:	4293      	cmp	r3, r2
 8002c10:	d909      	bls.n	8002c26 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002c12:	4b5f      	ldr	r3, [pc, #380]	@ (8002d90 <HAL_RCC_ClockConfig+0x264>)
 8002c14:	689b      	ldr	r3, [r3, #8]
 8002c16:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002c1a:	4a5d      	ldr	r2, [pc, #372]	@ (8002d90 <HAL_RCC_ClockConfig+0x264>)
 8002c1c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002c20:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8002c22:	2380      	movs	r3, #128	@ 0x80
 8002c24:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002c26:	4b5a      	ldr	r3, [pc, #360]	@ (8002d90 <HAL_RCC_ClockConfig+0x264>)
 8002c28:	689b      	ldr	r3, [r3, #8]
 8002c2a:	f023 0203 	bic.w	r2, r3, #3
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	685b      	ldr	r3, [r3, #4]
 8002c32:	4957      	ldr	r1, [pc, #348]	@ (8002d90 <HAL_RCC_ClockConfig+0x264>)
 8002c34:	4313      	orrs	r3, r2
 8002c36:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002c38:	f7fe fa28 	bl	800108c <HAL_GetTick>
 8002c3c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c3e:	e00a      	b.n	8002c56 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002c40:	f7fe fa24 	bl	800108c <HAL_GetTick>
 8002c44:	4602      	mov	r2, r0
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	1ad3      	subs	r3, r2, r3
 8002c4a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002c4e:	4293      	cmp	r3, r2
 8002c50:	d901      	bls.n	8002c56 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8002c52:	2303      	movs	r3, #3
 8002c54:	e095      	b.n	8002d82 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c56:	4b4e      	ldr	r3, [pc, #312]	@ (8002d90 <HAL_RCC_ClockConfig+0x264>)
 8002c58:	689b      	ldr	r3, [r3, #8]
 8002c5a:	f003 020c 	and.w	r2, r3, #12
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	685b      	ldr	r3, [r3, #4]
 8002c62:	009b      	lsls	r3, r3, #2
 8002c64:	429a      	cmp	r2, r3
 8002c66:	d1eb      	bne.n	8002c40 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	f003 0302 	and.w	r3, r3, #2
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	d023      	beq.n	8002cbc <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	f003 0304 	and.w	r3, r3, #4
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d005      	beq.n	8002c8c <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002c80:	4b43      	ldr	r3, [pc, #268]	@ (8002d90 <HAL_RCC_ClockConfig+0x264>)
 8002c82:	689b      	ldr	r3, [r3, #8]
 8002c84:	4a42      	ldr	r2, [pc, #264]	@ (8002d90 <HAL_RCC_ClockConfig+0x264>)
 8002c86:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002c8a:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	f003 0308 	and.w	r3, r3, #8
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d007      	beq.n	8002ca8 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8002c98:	4b3d      	ldr	r3, [pc, #244]	@ (8002d90 <HAL_RCC_ClockConfig+0x264>)
 8002c9a:	689b      	ldr	r3, [r3, #8]
 8002c9c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8002ca0:	4a3b      	ldr	r2, [pc, #236]	@ (8002d90 <HAL_RCC_ClockConfig+0x264>)
 8002ca2:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002ca6:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002ca8:	4b39      	ldr	r3, [pc, #228]	@ (8002d90 <HAL_RCC_ClockConfig+0x264>)
 8002caa:	689b      	ldr	r3, [r3, #8]
 8002cac:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	689b      	ldr	r3, [r3, #8]
 8002cb4:	4936      	ldr	r1, [pc, #216]	@ (8002d90 <HAL_RCC_ClockConfig+0x264>)
 8002cb6:	4313      	orrs	r3, r2
 8002cb8:	608b      	str	r3, [r1, #8]
 8002cba:	e008      	b.n	8002cce <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8002cbc:	697b      	ldr	r3, [r7, #20]
 8002cbe:	2b80      	cmp	r3, #128	@ 0x80
 8002cc0:	d105      	bne.n	8002cce <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8002cc2:	4b33      	ldr	r3, [pc, #204]	@ (8002d90 <HAL_RCC_ClockConfig+0x264>)
 8002cc4:	689b      	ldr	r3, [r3, #8]
 8002cc6:	4a32      	ldr	r2, [pc, #200]	@ (8002d90 <HAL_RCC_ClockConfig+0x264>)
 8002cc8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002ccc:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002cce:	4b2f      	ldr	r3, [pc, #188]	@ (8002d8c <HAL_RCC_ClockConfig+0x260>)
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	f003 030f 	and.w	r3, r3, #15
 8002cd6:	683a      	ldr	r2, [r7, #0]
 8002cd8:	429a      	cmp	r2, r3
 8002cda:	d21d      	bcs.n	8002d18 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002cdc:	4b2b      	ldr	r3, [pc, #172]	@ (8002d8c <HAL_RCC_ClockConfig+0x260>)
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	f023 020f 	bic.w	r2, r3, #15
 8002ce4:	4929      	ldr	r1, [pc, #164]	@ (8002d8c <HAL_RCC_ClockConfig+0x260>)
 8002ce6:	683b      	ldr	r3, [r7, #0]
 8002ce8:	4313      	orrs	r3, r2
 8002cea:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002cec:	f7fe f9ce 	bl	800108c <HAL_GetTick>
 8002cf0:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002cf2:	e00a      	b.n	8002d0a <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002cf4:	f7fe f9ca 	bl	800108c <HAL_GetTick>
 8002cf8:	4602      	mov	r2, r0
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	1ad3      	subs	r3, r2, r3
 8002cfe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002d02:	4293      	cmp	r3, r2
 8002d04:	d901      	bls.n	8002d0a <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8002d06:	2303      	movs	r3, #3
 8002d08:	e03b      	b.n	8002d82 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d0a:	4b20      	ldr	r3, [pc, #128]	@ (8002d8c <HAL_RCC_ClockConfig+0x260>)
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	f003 030f 	and.w	r3, r3, #15
 8002d12:	683a      	ldr	r2, [r7, #0]
 8002d14:	429a      	cmp	r2, r3
 8002d16:	d1ed      	bne.n	8002cf4 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	f003 0304 	and.w	r3, r3, #4
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d008      	beq.n	8002d36 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002d24:	4b1a      	ldr	r3, [pc, #104]	@ (8002d90 <HAL_RCC_ClockConfig+0x264>)
 8002d26:	689b      	ldr	r3, [r3, #8]
 8002d28:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	68db      	ldr	r3, [r3, #12]
 8002d30:	4917      	ldr	r1, [pc, #92]	@ (8002d90 <HAL_RCC_ClockConfig+0x264>)
 8002d32:	4313      	orrs	r3, r2
 8002d34:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	f003 0308 	and.w	r3, r3, #8
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d009      	beq.n	8002d56 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002d42:	4b13      	ldr	r3, [pc, #76]	@ (8002d90 <HAL_RCC_ClockConfig+0x264>)
 8002d44:	689b      	ldr	r3, [r3, #8]
 8002d46:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	691b      	ldr	r3, [r3, #16]
 8002d4e:	00db      	lsls	r3, r3, #3
 8002d50:	490f      	ldr	r1, [pc, #60]	@ (8002d90 <HAL_RCC_ClockConfig+0x264>)
 8002d52:	4313      	orrs	r3, r2
 8002d54:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002d56:	f000 f825 	bl	8002da4 <HAL_RCC_GetSysClockFreq>
 8002d5a:	4602      	mov	r2, r0
 8002d5c:	4b0c      	ldr	r3, [pc, #48]	@ (8002d90 <HAL_RCC_ClockConfig+0x264>)
 8002d5e:	689b      	ldr	r3, [r3, #8]
 8002d60:	091b      	lsrs	r3, r3, #4
 8002d62:	f003 030f 	and.w	r3, r3, #15
 8002d66:	490c      	ldr	r1, [pc, #48]	@ (8002d98 <HAL_RCC_ClockConfig+0x26c>)
 8002d68:	5ccb      	ldrb	r3, [r1, r3]
 8002d6a:	f003 031f 	and.w	r3, r3, #31
 8002d6e:	fa22 f303 	lsr.w	r3, r2, r3
 8002d72:	4a0a      	ldr	r2, [pc, #40]	@ (8002d9c <HAL_RCC_ClockConfig+0x270>)
 8002d74:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8002d76:	4b0a      	ldr	r3, [pc, #40]	@ (8002da0 <HAL_RCC_ClockConfig+0x274>)
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	4618      	mov	r0, r3
 8002d7c:	f7fd ffe0 	bl	8000d40 <HAL_InitTick>
 8002d80:	4603      	mov	r3, r0
}
 8002d82:	4618      	mov	r0, r3
 8002d84:	3718      	adds	r7, #24
 8002d86:	46bd      	mov	sp, r7
 8002d88:	bd80      	pop	{r7, pc}
 8002d8a:	bf00      	nop
 8002d8c:	40022000 	.word	0x40022000
 8002d90:	40021000 	.word	0x40021000
 8002d94:	04c4b400 	.word	0x04c4b400
 8002d98:	0800a010 	.word	0x0800a010
 8002d9c:	20000000 	.word	0x20000000
 8002da0:	20000004 	.word	0x20000004

08002da4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002da4:	b480      	push	{r7}
 8002da6:	b087      	sub	sp, #28
 8002da8:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8002daa:	4b2c      	ldr	r3, [pc, #176]	@ (8002e5c <HAL_RCC_GetSysClockFreq+0xb8>)
 8002dac:	689b      	ldr	r3, [r3, #8]
 8002dae:	f003 030c 	and.w	r3, r3, #12
 8002db2:	2b04      	cmp	r3, #4
 8002db4:	d102      	bne.n	8002dbc <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002db6:	4b2a      	ldr	r3, [pc, #168]	@ (8002e60 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002db8:	613b      	str	r3, [r7, #16]
 8002dba:	e047      	b.n	8002e4c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8002dbc:	4b27      	ldr	r3, [pc, #156]	@ (8002e5c <HAL_RCC_GetSysClockFreq+0xb8>)
 8002dbe:	689b      	ldr	r3, [r3, #8]
 8002dc0:	f003 030c 	and.w	r3, r3, #12
 8002dc4:	2b08      	cmp	r3, #8
 8002dc6:	d102      	bne.n	8002dce <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002dc8:	4b26      	ldr	r3, [pc, #152]	@ (8002e64 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002dca:	613b      	str	r3, [r7, #16]
 8002dcc:	e03e      	b.n	8002e4c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8002dce:	4b23      	ldr	r3, [pc, #140]	@ (8002e5c <HAL_RCC_GetSysClockFreq+0xb8>)
 8002dd0:	689b      	ldr	r3, [r3, #8]
 8002dd2:	f003 030c 	and.w	r3, r3, #12
 8002dd6:	2b0c      	cmp	r3, #12
 8002dd8:	d136      	bne.n	8002e48 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002dda:	4b20      	ldr	r3, [pc, #128]	@ (8002e5c <HAL_RCC_GetSysClockFreq+0xb8>)
 8002ddc:	68db      	ldr	r3, [r3, #12]
 8002dde:	f003 0303 	and.w	r3, r3, #3
 8002de2:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002de4:	4b1d      	ldr	r3, [pc, #116]	@ (8002e5c <HAL_RCC_GetSysClockFreq+0xb8>)
 8002de6:	68db      	ldr	r3, [r3, #12]
 8002de8:	091b      	lsrs	r3, r3, #4
 8002dea:	f003 030f 	and.w	r3, r3, #15
 8002dee:	3301      	adds	r3, #1
 8002df0:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	2b03      	cmp	r3, #3
 8002df6:	d10c      	bne.n	8002e12 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002df8:	4a1a      	ldr	r2, [pc, #104]	@ (8002e64 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002dfa:	68bb      	ldr	r3, [r7, #8]
 8002dfc:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e00:	4a16      	ldr	r2, [pc, #88]	@ (8002e5c <HAL_RCC_GetSysClockFreq+0xb8>)
 8002e02:	68d2      	ldr	r2, [r2, #12]
 8002e04:	0a12      	lsrs	r2, r2, #8
 8002e06:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002e0a:	fb02 f303 	mul.w	r3, r2, r3
 8002e0e:	617b      	str	r3, [r7, #20]
      break;
 8002e10:	e00c      	b.n	8002e2c <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002e12:	4a13      	ldr	r2, [pc, #76]	@ (8002e60 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002e14:	68bb      	ldr	r3, [r7, #8]
 8002e16:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e1a:	4a10      	ldr	r2, [pc, #64]	@ (8002e5c <HAL_RCC_GetSysClockFreq+0xb8>)
 8002e1c:	68d2      	ldr	r2, [r2, #12]
 8002e1e:	0a12      	lsrs	r2, r2, #8
 8002e20:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002e24:	fb02 f303 	mul.w	r3, r2, r3
 8002e28:	617b      	str	r3, [r7, #20]
      break;
 8002e2a:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002e2c:	4b0b      	ldr	r3, [pc, #44]	@ (8002e5c <HAL_RCC_GetSysClockFreq+0xb8>)
 8002e2e:	68db      	ldr	r3, [r3, #12]
 8002e30:	0e5b      	lsrs	r3, r3, #25
 8002e32:	f003 0303 	and.w	r3, r3, #3
 8002e36:	3301      	adds	r3, #1
 8002e38:	005b      	lsls	r3, r3, #1
 8002e3a:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8002e3c:	697a      	ldr	r2, [r7, #20]
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e44:	613b      	str	r3, [r7, #16]
 8002e46:	e001      	b.n	8002e4c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8002e48:	2300      	movs	r3, #0
 8002e4a:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8002e4c:	693b      	ldr	r3, [r7, #16]
}
 8002e4e:	4618      	mov	r0, r3
 8002e50:	371c      	adds	r7, #28
 8002e52:	46bd      	mov	sp, r7
 8002e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e58:	4770      	bx	lr
 8002e5a:	bf00      	nop
 8002e5c:	40021000 	.word	0x40021000
 8002e60:	00f42400 	.word	0x00f42400
 8002e64:	016e3600 	.word	0x016e3600

08002e68 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002e68:	b480      	push	{r7}
 8002e6a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002e6c:	4b03      	ldr	r3, [pc, #12]	@ (8002e7c <HAL_RCC_GetHCLKFreq+0x14>)
 8002e6e:	681b      	ldr	r3, [r3, #0]
}
 8002e70:	4618      	mov	r0, r3
 8002e72:	46bd      	mov	sp, r7
 8002e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e78:	4770      	bx	lr
 8002e7a:	bf00      	nop
 8002e7c:	20000000 	.word	0x20000000

08002e80 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002e80:	b580      	push	{r7, lr}
 8002e82:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002e84:	f7ff fff0 	bl	8002e68 <HAL_RCC_GetHCLKFreq>
 8002e88:	4602      	mov	r2, r0
 8002e8a:	4b06      	ldr	r3, [pc, #24]	@ (8002ea4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002e8c:	689b      	ldr	r3, [r3, #8]
 8002e8e:	0a1b      	lsrs	r3, r3, #8
 8002e90:	f003 0307 	and.w	r3, r3, #7
 8002e94:	4904      	ldr	r1, [pc, #16]	@ (8002ea8 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002e96:	5ccb      	ldrb	r3, [r1, r3]
 8002e98:	f003 031f 	and.w	r3, r3, #31
 8002e9c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002ea0:	4618      	mov	r0, r3
 8002ea2:	bd80      	pop	{r7, pc}
 8002ea4:	40021000 	.word	0x40021000
 8002ea8:	0800a020 	.word	0x0800a020

08002eac <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002eac:	b580      	push	{r7, lr}
 8002eae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002eb0:	f7ff ffda 	bl	8002e68 <HAL_RCC_GetHCLKFreq>
 8002eb4:	4602      	mov	r2, r0
 8002eb6:	4b06      	ldr	r3, [pc, #24]	@ (8002ed0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002eb8:	689b      	ldr	r3, [r3, #8]
 8002eba:	0adb      	lsrs	r3, r3, #11
 8002ebc:	f003 0307 	and.w	r3, r3, #7
 8002ec0:	4904      	ldr	r1, [pc, #16]	@ (8002ed4 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002ec2:	5ccb      	ldrb	r3, [r1, r3]
 8002ec4:	f003 031f 	and.w	r3, r3, #31
 8002ec8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002ecc:	4618      	mov	r0, r3
 8002ece:	bd80      	pop	{r7, pc}
 8002ed0:	40021000 	.word	0x40021000
 8002ed4:	0800a020 	.word	0x0800a020

08002ed8 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002ed8:	b480      	push	{r7}
 8002eda:	b083      	sub	sp, #12
 8002edc:	af00      	add	r7, sp, #0
 8002ede:	6078      	str	r0, [r7, #4]
 8002ee0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	220f      	movs	r2, #15
 8002ee6:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8002ee8:	4b12      	ldr	r3, [pc, #72]	@ (8002f34 <HAL_RCC_GetClockConfig+0x5c>)
 8002eea:	689b      	ldr	r3, [r3, #8]
 8002eec:	f003 0203 	and.w	r2, r3, #3
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8002ef4:	4b0f      	ldr	r3, [pc, #60]	@ (8002f34 <HAL_RCC_GetClockConfig+0x5c>)
 8002ef6:	689b      	ldr	r3, [r3, #8]
 8002ef8:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8002f00:	4b0c      	ldr	r3, [pc, #48]	@ (8002f34 <HAL_RCC_GetClockConfig+0x5c>)
 8002f02:	689b      	ldr	r3, [r3, #8]
 8002f04:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8002f0c:	4b09      	ldr	r3, [pc, #36]	@ (8002f34 <HAL_RCC_GetClockConfig+0x5c>)
 8002f0e:	689b      	ldr	r3, [r3, #8]
 8002f10:	08db      	lsrs	r3, r3, #3
 8002f12:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8002f1a:	4b07      	ldr	r3, [pc, #28]	@ (8002f38 <HAL_RCC_GetClockConfig+0x60>)
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	f003 020f 	and.w	r2, r3, #15
 8002f22:	683b      	ldr	r3, [r7, #0]
 8002f24:	601a      	str	r2, [r3, #0]
}
 8002f26:	bf00      	nop
 8002f28:	370c      	adds	r7, #12
 8002f2a:	46bd      	mov	sp, r7
 8002f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f30:	4770      	bx	lr
 8002f32:	bf00      	nop
 8002f34:	40021000 	.word	0x40021000
 8002f38:	40022000 	.word	0x40022000

08002f3c <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8002f3c:	b480      	push	{r7}
 8002f3e:	b087      	sub	sp, #28
 8002f40:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002f42:	4b1e      	ldr	r3, [pc, #120]	@ (8002fbc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002f44:	68db      	ldr	r3, [r3, #12]
 8002f46:	f003 0303 	and.w	r3, r3, #3
 8002f4a:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002f4c:	4b1b      	ldr	r3, [pc, #108]	@ (8002fbc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002f4e:	68db      	ldr	r3, [r3, #12]
 8002f50:	091b      	lsrs	r3, r3, #4
 8002f52:	f003 030f 	and.w	r3, r3, #15
 8002f56:	3301      	adds	r3, #1
 8002f58:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8002f5a:	693b      	ldr	r3, [r7, #16]
 8002f5c:	2b03      	cmp	r3, #3
 8002f5e:	d10c      	bne.n	8002f7a <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002f60:	4a17      	ldr	r2, [pc, #92]	@ (8002fc0 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f68:	4a14      	ldr	r2, [pc, #80]	@ (8002fbc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002f6a:	68d2      	ldr	r2, [r2, #12]
 8002f6c:	0a12      	lsrs	r2, r2, #8
 8002f6e:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002f72:	fb02 f303 	mul.w	r3, r2, r3
 8002f76:	617b      	str	r3, [r7, #20]
    break;
 8002f78:	e00c      	b.n	8002f94 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002f7a:	4a12      	ldr	r2, [pc, #72]	@ (8002fc4 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f82:	4a0e      	ldr	r2, [pc, #56]	@ (8002fbc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002f84:	68d2      	ldr	r2, [r2, #12]
 8002f86:	0a12      	lsrs	r2, r2, #8
 8002f88:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002f8c:	fb02 f303 	mul.w	r3, r2, r3
 8002f90:	617b      	str	r3, [r7, #20]
    break;
 8002f92:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002f94:	4b09      	ldr	r3, [pc, #36]	@ (8002fbc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002f96:	68db      	ldr	r3, [r3, #12]
 8002f98:	0e5b      	lsrs	r3, r3, #25
 8002f9a:	f003 0303 	and.w	r3, r3, #3
 8002f9e:	3301      	adds	r3, #1
 8002fa0:	005b      	lsls	r3, r3, #1
 8002fa2:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8002fa4:	697a      	ldr	r2, [r7, #20]
 8002fa6:	68bb      	ldr	r3, [r7, #8]
 8002fa8:	fbb2 f3f3 	udiv	r3, r2, r3
 8002fac:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8002fae:	687b      	ldr	r3, [r7, #4]
}
 8002fb0:	4618      	mov	r0, r3
 8002fb2:	371c      	adds	r7, #28
 8002fb4:	46bd      	mov	sp, r7
 8002fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fba:	4770      	bx	lr
 8002fbc:	40021000 	.word	0x40021000
 8002fc0:	016e3600 	.word	0x016e3600
 8002fc4:	00f42400 	.word	0x00f42400

08002fc8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002fc8:	b580      	push	{r7, lr}
 8002fca:	b086      	sub	sp, #24
 8002fcc:	af00      	add	r7, sp, #0
 8002fce:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002fd0:	2300      	movs	r3, #0
 8002fd2:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002fd4:	2300      	movs	r3, #0
 8002fd6:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	f000 8098 	beq.w	8003116 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002fe6:	2300      	movs	r3, #0
 8002fe8:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002fea:	4b43      	ldr	r3, [pc, #268]	@ (80030f8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002fec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002fee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d10d      	bne.n	8003012 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002ff6:	4b40      	ldr	r3, [pc, #256]	@ (80030f8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002ff8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ffa:	4a3f      	ldr	r2, [pc, #252]	@ (80030f8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002ffc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003000:	6593      	str	r3, [r2, #88]	@ 0x58
 8003002:	4b3d      	ldr	r3, [pc, #244]	@ (80030f8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003004:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003006:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800300a:	60bb      	str	r3, [r7, #8]
 800300c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800300e:	2301      	movs	r3, #1
 8003010:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003012:	4b3a      	ldr	r3, [pc, #232]	@ (80030fc <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	4a39      	ldr	r2, [pc, #228]	@ (80030fc <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003018:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800301c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800301e:	f7fe f835 	bl	800108c <HAL_GetTick>
 8003022:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003024:	e009      	b.n	800303a <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003026:	f7fe f831 	bl	800108c <HAL_GetTick>
 800302a:	4602      	mov	r2, r0
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	1ad3      	subs	r3, r2, r3
 8003030:	2b02      	cmp	r3, #2
 8003032:	d902      	bls.n	800303a <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8003034:	2303      	movs	r3, #3
 8003036:	74fb      	strb	r3, [r7, #19]
        break;
 8003038:	e005      	b.n	8003046 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800303a:	4b30      	ldr	r3, [pc, #192]	@ (80030fc <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003042:	2b00      	cmp	r3, #0
 8003044:	d0ef      	beq.n	8003026 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8003046:	7cfb      	ldrb	r3, [r7, #19]
 8003048:	2b00      	cmp	r3, #0
 800304a:	d159      	bne.n	8003100 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800304c:	4b2a      	ldr	r3, [pc, #168]	@ (80030f8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800304e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003052:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003056:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003058:	697b      	ldr	r3, [r7, #20]
 800305a:	2b00      	cmp	r3, #0
 800305c:	d01e      	beq.n	800309c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003062:	697a      	ldr	r2, [r7, #20]
 8003064:	429a      	cmp	r2, r3
 8003066:	d019      	beq.n	800309c <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003068:	4b23      	ldr	r3, [pc, #140]	@ (80030f8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800306a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800306e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003072:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003074:	4b20      	ldr	r3, [pc, #128]	@ (80030f8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003076:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800307a:	4a1f      	ldr	r2, [pc, #124]	@ (80030f8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800307c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003080:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003084:	4b1c      	ldr	r3, [pc, #112]	@ (80030f8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003086:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800308a:	4a1b      	ldr	r2, [pc, #108]	@ (80030f8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800308c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003090:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003094:	4a18      	ldr	r2, [pc, #96]	@ (80030f8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003096:	697b      	ldr	r3, [r7, #20]
 8003098:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800309c:	697b      	ldr	r3, [r7, #20]
 800309e:	f003 0301 	and.w	r3, r3, #1
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d016      	beq.n	80030d4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80030a6:	f7fd fff1 	bl	800108c <HAL_GetTick>
 80030aa:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80030ac:	e00b      	b.n	80030c6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80030ae:	f7fd ffed 	bl	800108c <HAL_GetTick>
 80030b2:	4602      	mov	r2, r0
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	1ad3      	subs	r3, r2, r3
 80030b8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80030bc:	4293      	cmp	r3, r2
 80030be:	d902      	bls.n	80030c6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 80030c0:	2303      	movs	r3, #3
 80030c2:	74fb      	strb	r3, [r7, #19]
            break;
 80030c4:	e006      	b.n	80030d4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80030c6:	4b0c      	ldr	r3, [pc, #48]	@ (80030f8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80030c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80030cc:	f003 0302 	and.w	r3, r3, #2
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d0ec      	beq.n	80030ae <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 80030d4:	7cfb      	ldrb	r3, [r7, #19]
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d10b      	bne.n	80030f2 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80030da:	4b07      	ldr	r3, [pc, #28]	@ (80030f8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80030dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80030e0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80030e8:	4903      	ldr	r1, [pc, #12]	@ (80030f8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80030ea:	4313      	orrs	r3, r2
 80030ec:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80030f0:	e008      	b.n	8003104 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80030f2:	7cfb      	ldrb	r3, [r7, #19]
 80030f4:	74bb      	strb	r3, [r7, #18]
 80030f6:	e005      	b.n	8003104 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 80030f8:	40021000 	.word	0x40021000
 80030fc:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003100:	7cfb      	ldrb	r3, [r7, #19]
 8003102:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003104:	7c7b      	ldrb	r3, [r7, #17]
 8003106:	2b01      	cmp	r3, #1
 8003108:	d105      	bne.n	8003116 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800310a:	4ba7      	ldr	r3, [pc, #668]	@ (80033a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800310c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800310e:	4aa6      	ldr	r2, [pc, #664]	@ (80033a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003110:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003114:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	f003 0301 	and.w	r3, r3, #1
 800311e:	2b00      	cmp	r3, #0
 8003120:	d00a      	beq.n	8003138 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003122:	4ba1      	ldr	r3, [pc, #644]	@ (80033a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003124:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003128:	f023 0203 	bic.w	r2, r3, #3
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	685b      	ldr	r3, [r3, #4]
 8003130:	499d      	ldr	r1, [pc, #628]	@ (80033a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003132:	4313      	orrs	r3, r2
 8003134:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	f003 0302 	and.w	r3, r3, #2
 8003140:	2b00      	cmp	r3, #0
 8003142:	d00a      	beq.n	800315a <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003144:	4b98      	ldr	r3, [pc, #608]	@ (80033a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003146:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800314a:	f023 020c 	bic.w	r2, r3, #12
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	689b      	ldr	r3, [r3, #8]
 8003152:	4995      	ldr	r1, [pc, #596]	@ (80033a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003154:	4313      	orrs	r3, r2
 8003156:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	f003 0304 	and.w	r3, r3, #4
 8003162:	2b00      	cmp	r3, #0
 8003164:	d00a      	beq.n	800317c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003166:	4b90      	ldr	r3, [pc, #576]	@ (80033a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003168:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800316c:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	68db      	ldr	r3, [r3, #12]
 8003174:	498c      	ldr	r1, [pc, #560]	@ (80033a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003176:	4313      	orrs	r3, r2
 8003178:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	f003 0308 	and.w	r3, r3, #8
 8003184:	2b00      	cmp	r3, #0
 8003186:	d00a      	beq.n	800319e <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003188:	4b87      	ldr	r3, [pc, #540]	@ (80033a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800318a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800318e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	691b      	ldr	r3, [r3, #16]
 8003196:	4984      	ldr	r1, [pc, #528]	@ (80033a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003198:	4313      	orrs	r3, r2
 800319a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	f003 0310 	and.w	r3, r3, #16
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d00a      	beq.n	80031c0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80031aa:	4b7f      	ldr	r3, [pc, #508]	@ (80033a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80031ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80031b0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	695b      	ldr	r3, [r3, #20]
 80031b8:	497b      	ldr	r1, [pc, #492]	@ (80033a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80031ba:	4313      	orrs	r3, r2
 80031bc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	f003 0320 	and.w	r3, r3, #32
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	d00a      	beq.n	80031e2 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80031cc:	4b76      	ldr	r3, [pc, #472]	@ (80033a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80031ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80031d2:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	699b      	ldr	r3, [r3, #24]
 80031da:	4973      	ldr	r1, [pc, #460]	@ (80033a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80031dc:	4313      	orrs	r3, r2
 80031de:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d00a      	beq.n	8003204 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80031ee:	4b6e      	ldr	r3, [pc, #440]	@ (80033a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80031f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80031f4:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	69db      	ldr	r3, [r3, #28]
 80031fc:	496a      	ldr	r1, [pc, #424]	@ (80033a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80031fe:	4313      	orrs	r3, r2
 8003200:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800320c:	2b00      	cmp	r3, #0
 800320e:	d00a      	beq.n	8003226 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003210:	4b65      	ldr	r3, [pc, #404]	@ (80033a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003212:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003216:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	6a1b      	ldr	r3, [r3, #32]
 800321e:	4962      	ldr	r1, [pc, #392]	@ (80033a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003220:	4313      	orrs	r3, r2
 8003222:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800322e:	2b00      	cmp	r3, #0
 8003230:	d00a      	beq.n	8003248 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003232:	4b5d      	ldr	r3, [pc, #372]	@ (80033a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003234:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003238:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003240:	4959      	ldr	r1, [pc, #356]	@ (80033a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003242:	4313      	orrs	r3, r2
 8003244:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003250:	2b00      	cmp	r3, #0
 8003252:	d00a      	beq.n	800326a <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8003254:	4b54      	ldr	r3, [pc, #336]	@ (80033a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003256:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800325a:	f023 0203 	bic.w	r2, r3, #3
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003262:	4951      	ldr	r1, [pc, #324]	@ (80033a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003264:	4313      	orrs	r3, r2
 8003266:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003272:	2b00      	cmp	r3, #0
 8003274:	d00a      	beq.n	800328c <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003276:	4b4c      	ldr	r3, [pc, #304]	@ (80033a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003278:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800327c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003284:	4948      	ldr	r1, [pc, #288]	@ (80033a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003286:	4313      	orrs	r3, r2
 8003288:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003294:	2b00      	cmp	r3, #0
 8003296:	d015      	beq.n	80032c4 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003298:	4b43      	ldr	r3, [pc, #268]	@ (80033a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800329a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800329e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032a6:	4940      	ldr	r1, [pc, #256]	@ (80033a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80032a8:	4313      	orrs	r3, r2
 80032aa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032b2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80032b6:	d105      	bne.n	80032c4 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80032b8:	4b3b      	ldr	r3, [pc, #236]	@ (80033a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80032ba:	68db      	ldr	r3, [r3, #12]
 80032bc:	4a3a      	ldr	r2, [pc, #232]	@ (80033a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80032be:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80032c2:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d015      	beq.n	80032fc <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80032d0:	4b35      	ldr	r3, [pc, #212]	@ (80033a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80032d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80032d6:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80032de:	4932      	ldr	r1, [pc, #200]	@ (80033a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80032e0:	4313      	orrs	r3, r2
 80032e2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80032ea:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80032ee:	d105      	bne.n	80032fc <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80032f0:	4b2d      	ldr	r3, [pc, #180]	@ (80033a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80032f2:	68db      	ldr	r3, [r3, #12]
 80032f4:	4a2c      	ldr	r2, [pc, #176]	@ (80033a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80032f6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80032fa:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003304:	2b00      	cmp	r3, #0
 8003306:	d015      	beq.n	8003334 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8003308:	4b27      	ldr	r3, [pc, #156]	@ (80033a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800330a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800330e:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003316:	4924      	ldr	r1, [pc, #144]	@ (80033a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003318:	4313      	orrs	r3, r2
 800331a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003322:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003326:	d105      	bne.n	8003334 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003328:	4b1f      	ldr	r3, [pc, #124]	@ (80033a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800332a:	68db      	ldr	r3, [r3, #12]
 800332c:	4a1e      	ldr	r2, [pc, #120]	@ (80033a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800332e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003332:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800333c:	2b00      	cmp	r3, #0
 800333e:	d015      	beq.n	800336c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003340:	4b19      	ldr	r3, [pc, #100]	@ (80033a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003342:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003346:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800334e:	4916      	ldr	r1, [pc, #88]	@ (80033a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003350:	4313      	orrs	r3, r2
 8003352:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800335a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800335e:	d105      	bne.n	800336c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003360:	4b11      	ldr	r3, [pc, #68]	@ (80033a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003362:	68db      	ldr	r3, [r3, #12]
 8003364:	4a10      	ldr	r2, [pc, #64]	@ (80033a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003366:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800336a:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003374:	2b00      	cmp	r3, #0
 8003376:	d019      	beq.n	80033ac <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003378:	4b0b      	ldr	r3, [pc, #44]	@ (80033a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800337a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800337e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003386:	4908      	ldr	r1, [pc, #32]	@ (80033a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003388:	4313      	orrs	r3, r2
 800338a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003392:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003396:	d109      	bne.n	80033ac <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003398:	4b03      	ldr	r3, [pc, #12]	@ (80033a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800339a:	68db      	ldr	r3, [r3, #12]
 800339c:	4a02      	ldr	r2, [pc, #8]	@ (80033a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800339e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80033a2:	60d3      	str	r3, [r2, #12]
 80033a4:	e002      	b.n	80033ac <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 80033a6:	bf00      	nop
 80033a8:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	d015      	beq.n	80033e4 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80033b8:	4b29      	ldr	r3, [pc, #164]	@ (8003460 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80033ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80033be:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80033c6:	4926      	ldr	r1, [pc, #152]	@ (8003460 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80033c8:	4313      	orrs	r3, r2
 80033ca:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80033d2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80033d6:	d105      	bne.n	80033e4 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80033d8:	4b21      	ldr	r3, [pc, #132]	@ (8003460 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80033da:	68db      	ldr	r3, [r3, #12]
 80033dc:	4a20      	ldr	r2, [pc, #128]	@ (8003460 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80033de:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80033e2:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	d015      	beq.n	800341c <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 80033f0:	4b1b      	ldr	r3, [pc, #108]	@ (8003460 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80033f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80033f6:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80033fe:	4918      	ldr	r1, [pc, #96]	@ (8003460 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003400:	4313      	orrs	r3, r2
 8003402:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800340a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800340e:	d105      	bne.n	800341c <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8003410:	4b13      	ldr	r3, [pc, #76]	@ (8003460 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003412:	68db      	ldr	r3, [r3, #12]
 8003414:	4a12      	ldr	r2, [pc, #72]	@ (8003460 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003416:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800341a:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003424:	2b00      	cmp	r3, #0
 8003426:	d015      	beq.n	8003454 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8003428:	4b0d      	ldr	r3, [pc, #52]	@ (8003460 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800342a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800342e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003436:	490a      	ldr	r1, [pc, #40]	@ (8003460 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003438:	4313      	orrs	r3, r2
 800343a:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003442:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003446:	d105      	bne.n	8003454 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003448:	4b05      	ldr	r3, [pc, #20]	@ (8003460 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800344a:	68db      	ldr	r3, [r3, #12]
 800344c:	4a04      	ldr	r2, [pc, #16]	@ (8003460 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800344e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003452:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8003454:	7cbb      	ldrb	r3, [r7, #18]
}
 8003456:	4618      	mov	r0, r3
 8003458:	3718      	adds	r7, #24
 800345a:	46bd      	mov	sp, r7
 800345c:	bd80      	pop	{r7, pc}
 800345e:	bf00      	nop
 8003460:	40021000 	.word	0x40021000

08003464 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003464:	b580      	push	{r7, lr}
 8003466:	b082      	sub	sp, #8
 8003468:	af00      	add	r7, sp, #0
 800346a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	2b00      	cmp	r3, #0
 8003470:	d101      	bne.n	8003476 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003472:	2301      	movs	r3, #1
 8003474:	e049      	b.n	800350a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800347c:	b2db      	uxtb	r3, r3
 800347e:	2b00      	cmp	r3, #0
 8003480:	d106      	bne.n	8003490 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	2200      	movs	r2, #0
 8003486:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800348a:	6878      	ldr	r0, [r7, #4]
 800348c:	f000 f841 	bl	8003512 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	2202      	movs	r2, #2
 8003494:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	681a      	ldr	r2, [r3, #0]
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	3304      	adds	r3, #4
 80034a0:	4619      	mov	r1, r3
 80034a2:	4610      	mov	r0, r2
 80034a4:	f000 fa30 	bl	8003908 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	2201      	movs	r2, #1
 80034ac:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	2201      	movs	r2, #1
 80034b4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	2201      	movs	r2, #1
 80034bc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	2201      	movs	r2, #1
 80034c4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	2201      	movs	r2, #1
 80034cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	2201      	movs	r2, #1
 80034d4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	2201      	movs	r2, #1
 80034dc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	2201      	movs	r2, #1
 80034e4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	2201      	movs	r2, #1
 80034ec:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	2201      	movs	r2, #1
 80034f4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	2201      	movs	r2, #1
 80034fc:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	2201      	movs	r2, #1
 8003504:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003508:	2300      	movs	r3, #0
}
 800350a:	4618      	mov	r0, r3
 800350c:	3708      	adds	r7, #8
 800350e:	46bd      	mov	sp, r7
 8003510:	bd80      	pop	{r7, pc}

08003512 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8003512:	b480      	push	{r7}
 8003514:	b083      	sub	sp, #12
 8003516:	af00      	add	r7, sp, #0
 8003518:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800351a:	bf00      	nop
 800351c:	370c      	adds	r7, #12
 800351e:	46bd      	mov	sp, r7
 8003520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003524:	4770      	bx	lr
	...

08003528 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003528:	b480      	push	{r7}
 800352a:	b085      	sub	sp, #20
 800352c:	af00      	add	r7, sp, #0
 800352e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003536:	b2db      	uxtb	r3, r3
 8003538:	2b01      	cmp	r3, #1
 800353a:	d001      	beq.n	8003540 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800353c:	2301      	movs	r3, #1
 800353e:	e054      	b.n	80035ea <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	2202      	movs	r2, #2
 8003544:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	68da      	ldr	r2, [r3, #12]
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	f042 0201 	orr.w	r2, r2, #1
 8003556:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	4a26      	ldr	r2, [pc, #152]	@ (80035f8 <HAL_TIM_Base_Start_IT+0xd0>)
 800355e:	4293      	cmp	r3, r2
 8003560:	d022      	beq.n	80035a8 <HAL_TIM_Base_Start_IT+0x80>
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800356a:	d01d      	beq.n	80035a8 <HAL_TIM_Base_Start_IT+0x80>
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	4a22      	ldr	r2, [pc, #136]	@ (80035fc <HAL_TIM_Base_Start_IT+0xd4>)
 8003572:	4293      	cmp	r3, r2
 8003574:	d018      	beq.n	80035a8 <HAL_TIM_Base_Start_IT+0x80>
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	4a21      	ldr	r2, [pc, #132]	@ (8003600 <HAL_TIM_Base_Start_IT+0xd8>)
 800357c:	4293      	cmp	r3, r2
 800357e:	d013      	beq.n	80035a8 <HAL_TIM_Base_Start_IT+0x80>
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	4a1f      	ldr	r2, [pc, #124]	@ (8003604 <HAL_TIM_Base_Start_IT+0xdc>)
 8003586:	4293      	cmp	r3, r2
 8003588:	d00e      	beq.n	80035a8 <HAL_TIM_Base_Start_IT+0x80>
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	4a1e      	ldr	r2, [pc, #120]	@ (8003608 <HAL_TIM_Base_Start_IT+0xe0>)
 8003590:	4293      	cmp	r3, r2
 8003592:	d009      	beq.n	80035a8 <HAL_TIM_Base_Start_IT+0x80>
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	4a1c      	ldr	r2, [pc, #112]	@ (800360c <HAL_TIM_Base_Start_IT+0xe4>)
 800359a:	4293      	cmp	r3, r2
 800359c:	d004      	beq.n	80035a8 <HAL_TIM_Base_Start_IT+0x80>
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	4a1b      	ldr	r2, [pc, #108]	@ (8003610 <HAL_TIM_Base_Start_IT+0xe8>)
 80035a4:	4293      	cmp	r3, r2
 80035a6:	d115      	bne.n	80035d4 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	689a      	ldr	r2, [r3, #8]
 80035ae:	4b19      	ldr	r3, [pc, #100]	@ (8003614 <HAL_TIM_Base_Start_IT+0xec>)
 80035b0:	4013      	ands	r3, r2
 80035b2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	2b06      	cmp	r3, #6
 80035b8:	d015      	beq.n	80035e6 <HAL_TIM_Base_Start_IT+0xbe>
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80035c0:	d011      	beq.n	80035e6 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	681a      	ldr	r2, [r3, #0]
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	f042 0201 	orr.w	r2, r2, #1
 80035d0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80035d2:	e008      	b.n	80035e6 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	681a      	ldr	r2, [r3, #0]
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	f042 0201 	orr.w	r2, r2, #1
 80035e2:	601a      	str	r2, [r3, #0]
 80035e4:	e000      	b.n	80035e8 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80035e6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80035e8:	2300      	movs	r3, #0
}
 80035ea:	4618      	mov	r0, r3
 80035ec:	3714      	adds	r7, #20
 80035ee:	46bd      	mov	sp, r7
 80035f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035f4:	4770      	bx	lr
 80035f6:	bf00      	nop
 80035f8:	40012c00 	.word	0x40012c00
 80035fc:	40000400 	.word	0x40000400
 8003600:	40000800 	.word	0x40000800
 8003604:	40000c00 	.word	0x40000c00
 8003608:	40013400 	.word	0x40013400
 800360c:	40014000 	.word	0x40014000
 8003610:	40015000 	.word	0x40015000
 8003614:	00010007 	.word	0x00010007

08003618 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003618:	b580      	push	{r7, lr}
 800361a:	b084      	sub	sp, #16
 800361c:	af00      	add	r7, sp, #0
 800361e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	68db      	ldr	r3, [r3, #12]
 8003626:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	691b      	ldr	r3, [r3, #16]
 800362e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003630:	68bb      	ldr	r3, [r7, #8]
 8003632:	f003 0302 	and.w	r3, r3, #2
 8003636:	2b00      	cmp	r3, #0
 8003638:	d020      	beq.n	800367c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	f003 0302 	and.w	r3, r3, #2
 8003640:	2b00      	cmp	r3, #0
 8003642:	d01b      	beq.n	800367c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	f06f 0202 	mvn.w	r2, #2
 800364c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	2201      	movs	r2, #1
 8003652:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	699b      	ldr	r3, [r3, #24]
 800365a:	f003 0303 	and.w	r3, r3, #3
 800365e:	2b00      	cmp	r3, #0
 8003660:	d003      	beq.n	800366a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003662:	6878      	ldr	r0, [r7, #4]
 8003664:	f000 f931 	bl	80038ca <HAL_TIM_IC_CaptureCallback>
 8003668:	e005      	b.n	8003676 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800366a:	6878      	ldr	r0, [r7, #4]
 800366c:	f000 f923 	bl	80038b6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003670:	6878      	ldr	r0, [r7, #4]
 8003672:	f000 f934 	bl	80038de <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	2200      	movs	r2, #0
 800367a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800367c:	68bb      	ldr	r3, [r7, #8]
 800367e:	f003 0304 	and.w	r3, r3, #4
 8003682:	2b00      	cmp	r3, #0
 8003684:	d020      	beq.n	80036c8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	f003 0304 	and.w	r3, r3, #4
 800368c:	2b00      	cmp	r3, #0
 800368e:	d01b      	beq.n	80036c8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	f06f 0204 	mvn.w	r2, #4
 8003698:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	2202      	movs	r2, #2
 800369e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	699b      	ldr	r3, [r3, #24]
 80036a6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d003      	beq.n	80036b6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80036ae:	6878      	ldr	r0, [r7, #4]
 80036b0:	f000 f90b 	bl	80038ca <HAL_TIM_IC_CaptureCallback>
 80036b4:	e005      	b.n	80036c2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80036b6:	6878      	ldr	r0, [r7, #4]
 80036b8:	f000 f8fd 	bl	80038b6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80036bc:	6878      	ldr	r0, [r7, #4]
 80036be:	f000 f90e 	bl	80038de <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	2200      	movs	r2, #0
 80036c6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80036c8:	68bb      	ldr	r3, [r7, #8]
 80036ca:	f003 0308 	and.w	r3, r3, #8
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d020      	beq.n	8003714 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	f003 0308 	and.w	r3, r3, #8
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d01b      	beq.n	8003714 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	f06f 0208 	mvn.w	r2, #8
 80036e4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	2204      	movs	r2, #4
 80036ea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	69db      	ldr	r3, [r3, #28]
 80036f2:	f003 0303 	and.w	r3, r3, #3
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d003      	beq.n	8003702 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80036fa:	6878      	ldr	r0, [r7, #4]
 80036fc:	f000 f8e5 	bl	80038ca <HAL_TIM_IC_CaptureCallback>
 8003700:	e005      	b.n	800370e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003702:	6878      	ldr	r0, [r7, #4]
 8003704:	f000 f8d7 	bl	80038b6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003708:	6878      	ldr	r0, [r7, #4]
 800370a:	f000 f8e8 	bl	80038de <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	2200      	movs	r2, #0
 8003712:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003714:	68bb      	ldr	r3, [r7, #8]
 8003716:	f003 0310 	and.w	r3, r3, #16
 800371a:	2b00      	cmp	r3, #0
 800371c:	d020      	beq.n	8003760 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	f003 0310 	and.w	r3, r3, #16
 8003724:	2b00      	cmp	r3, #0
 8003726:	d01b      	beq.n	8003760 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	f06f 0210 	mvn.w	r2, #16
 8003730:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	2208      	movs	r2, #8
 8003736:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	69db      	ldr	r3, [r3, #28]
 800373e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003742:	2b00      	cmp	r3, #0
 8003744:	d003      	beq.n	800374e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003746:	6878      	ldr	r0, [r7, #4]
 8003748:	f000 f8bf 	bl	80038ca <HAL_TIM_IC_CaptureCallback>
 800374c:	e005      	b.n	800375a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800374e:	6878      	ldr	r0, [r7, #4]
 8003750:	f000 f8b1 	bl	80038b6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003754:	6878      	ldr	r0, [r7, #4]
 8003756:	f000 f8c2 	bl	80038de <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	2200      	movs	r2, #0
 800375e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003760:	68bb      	ldr	r3, [r7, #8]
 8003762:	f003 0301 	and.w	r3, r3, #1
 8003766:	2b00      	cmp	r3, #0
 8003768:	d00c      	beq.n	8003784 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	f003 0301 	and.w	r3, r3, #1
 8003770:	2b00      	cmp	r3, #0
 8003772:	d007      	beq.n	8003784 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	f06f 0201 	mvn.w	r2, #1
 800377c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800377e:	6878      	ldr	r0, [r7, #4]
 8003780:	f7fd f9a0 	bl	8000ac4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8003784:	68bb      	ldr	r3, [r7, #8]
 8003786:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800378a:	2b00      	cmp	r3, #0
 800378c:	d104      	bne.n	8003798 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800378e:	68bb      	ldr	r3, [r7, #8]
 8003790:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8003794:	2b00      	cmp	r3, #0
 8003796:	d00c      	beq.n	80037b2 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d007      	beq.n	80037b2 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 80037aa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80037ac:	6878      	ldr	r0, [r7, #4]
 80037ae:	f000 f969 	bl	8003a84 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80037b2:	68bb      	ldr	r3, [r7, #8]
 80037b4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d00c      	beq.n	80037d6 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d007      	beq.n	80037d6 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80037ce:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80037d0:	6878      	ldr	r0, [r7, #4]
 80037d2:	f000 f961 	bl	8003a98 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80037d6:	68bb      	ldr	r3, [r7, #8]
 80037d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d00c      	beq.n	80037fa <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d007      	beq.n	80037fa <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80037f2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80037f4:	6878      	ldr	r0, [r7, #4]
 80037f6:	f000 f87c 	bl	80038f2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80037fa:	68bb      	ldr	r3, [r7, #8]
 80037fc:	f003 0320 	and.w	r3, r3, #32
 8003800:	2b00      	cmp	r3, #0
 8003802:	d00c      	beq.n	800381e <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	f003 0320 	and.w	r3, r3, #32
 800380a:	2b00      	cmp	r3, #0
 800380c:	d007      	beq.n	800381e <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	f06f 0220 	mvn.w	r2, #32
 8003816:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003818:	6878      	ldr	r0, [r7, #4]
 800381a:	f000 f929 	bl	8003a70 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 800381e:	68bb      	ldr	r3, [r7, #8]
 8003820:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003824:	2b00      	cmp	r3, #0
 8003826:	d00c      	beq.n	8003842 <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800382e:	2b00      	cmp	r3, #0
 8003830:	d007      	beq.n	8003842 <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 800383a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 800383c:	6878      	ldr	r0, [r7, #4]
 800383e:	f000 f935 	bl	8003aac <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 8003842:	68bb      	ldr	r3, [r7, #8]
 8003844:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003848:	2b00      	cmp	r3, #0
 800384a:	d00c      	beq.n	8003866 <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003852:	2b00      	cmp	r3, #0
 8003854:	d007      	beq.n	8003866 <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 800385e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8003860:	6878      	ldr	r0, [r7, #4]
 8003862:	f000 f92d 	bl	8003ac0 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 8003866:	68bb      	ldr	r3, [r7, #8]
 8003868:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800386c:	2b00      	cmp	r3, #0
 800386e:	d00c      	beq.n	800388a <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003876:	2b00      	cmp	r3, #0
 8003878:	d007      	beq.n	800388a <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 8003882:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8003884:	6878      	ldr	r0, [r7, #4]
 8003886:	f000 f925 	bl	8003ad4 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 800388a:	68bb      	ldr	r3, [r7, #8]
 800388c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003890:	2b00      	cmp	r3, #0
 8003892:	d00c      	beq.n	80038ae <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800389a:	2b00      	cmp	r3, #0
 800389c:	d007      	beq.n	80038ae <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 80038a6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 80038a8:	6878      	ldr	r0, [r7, #4]
 80038aa:	f000 f91d 	bl	8003ae8 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80038ae:	bf00      	nop
 80038b0:	3710      	adds	r7, #16
 80038b2:	46bd      	mov	sp, r7
 80038b4:	bd80      	pop	{r7, pc}

080038b6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80038b6:	b480      	push	{r7}
 80038b8:	b083      	sub	sp, #12
 80038ba:	af00      	add	r7, sp, #0
 80038bc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80038be:	bf00      	nop
 80038c0:	370c      	adds	r7, #12
 80038c2:	46bd      	mov	sp, r7
 80038c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038c8:	4770      	bx	lr

080038ca <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80038ca:	b480      	push	{r7}
 80038cc:	b083      	sub	sp, #12
 80038ce:	af00      	add	r7, sp, #0
 80038d0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80038d2:	bf00      	nop
 80038d4:	370c      	adds	r7, #12
 80038d6:	46bd      	mov	sp, r7
 80038d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038dc:	4770      	bx	lr

080038de <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80038de:	b480      	push	{r7}
 80038e0:	b083      	sub	sp, #12
 80038e2:	af00      	add	r7, sp, #0
 80038e4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80038e6:	bf00      	nop
 80038e8:	370c      	adds	r7, #12
 80038ea:	46bd      	mov	sp, r7
 80038ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038f0:	4770      	bx	lr

080038f2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80038f2:	b480      	push	{r7}
 80038f4:	b083      	sub	sp, #12
 80038f6:	af00      	add	r7, sp, #0
 80038f8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80038fa:	bf00      	nop
 80038fc:	370c      	adds	r7, #12
 80038fe:	46bd      	mov	sp, r7
 8003900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003904:	4770      	bx	lr
	...

08003908 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003908:	b480      	push	{r7}
 800390a:	b085      	sub	sp, #20
 800390c:	af00      	add	r7, sp, #0
 800390e:	6078      	str	r0, [r7, #4]
 8003910:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	4a4c      	ldr	r2, [pc, #304]	@ (8003a4c <TIM_Base_SetConfig+0x144>)
 800391c:	4293      	cmp	r3, r2
 800391e:	d017      	beq.n	8003950 <TIM_Base_SetConfig+0x48>
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003926:	d013      	beq.n	8003950 <TIM_Base_SetConfig+0x48>
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	4a49      	ldr	r2, [pc, #292]	@ (8003a50 <TIM_Base_SetConfig+0x148>)
 800392c:	4293      	cmp	r3, r2
 800392e:	d00f      	beq.n	8003950 <TIM_Base_SetConfig+0x48>
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	4a48      	ldr	r2, [pc, #288]	@ (8003a54 <TIM_Base_SetConfig+0x14c>)
 8003934:	4293      	cmp	r3, r2
 8003936:	d00b      	beq.n	8003950 <TIM_Base_SetConfig+0x48>
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	4a47      	ldr	r2, [pc, #284]	@ (8003a58 <TIM_Base_SetConfig+0x150>)
 800393c:	4293      	cmp	r3, r2
 800393e:	d007      	beq.n	8003950 <TIM_Base_SetConfig+0x48>
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	4a46      	ldr	r2, [pc, #280]	@ (8003a5c <TIM_Base_SetConfig+0x154>)
 8003944:	4293      	cmp	r3, r2
 8003946:	d003      	beq.n	8003950 <TIM_Base_SetConfig+0x48>
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	4a45      	ldr	r2, [pc, #276]	@ (8003a60 <TIM_Base_SetConfig+0x158>)
 800394c:	4293      	cmp	r3, r2
 800394e:	d108      	bne.n	8003962 <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003956:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003958:	683b      	ldr	r3, [r7, #0]
 800395a:	685b      	ldr	r3, [r3, #4]
 800395c:	68fa      	ldr	r2, [r7, #12]
 800395e:	4313      	orrs	r3, r2
 8003960:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	4a39      	ldr	r2, [pc, #228]	@ (8003a4c <TIM_Base_SetConfig+0x144>)
 8003966:	4293      	cmp	r3, r2
 8003968:	d023      	beq.n	80039b2 <TIM_Base_SetConfig+0xaa>
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003970:	d01f      	beq.n	80039b2 <TIM_Base_SetConfig+0xaa>
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	4a36      	ldr	r2, [pc, #216]	@ (8003a50 <TIM_Base_SetConfig+0x148>)
 8003976:	4293      	cmp	r3, r2
 8003978:	d01b      	beq.n	80039b2 <TIM_Base_SetConfig+0xaa>
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	4a35      	ldr	r2, [pc, #212]	@ (8003a54 <TIM_Base_SetConfig+0x14c>)
 800397e:	4293      	cmp	r3, r2
 8003980:	d017      	beq.n	80039b2 <TIM_Base_SetConfig+0xaa>
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	4a34      	ldr	r2, [pc, #208]	@ (8003a58 <TIM_Base_SetConfig+0x150>)
 8003986:	4293      	cmp	r3, r2
 8003988:	d013      	beq.n	80039b2 <TIM_Base_SetConfig+0xaa>
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	4a33      	ldr	r2, [pc, #204]	@ (8003a5c <TIM_Base_SetConfig+0x154>)
 800398e:	4293      	cmp	r3, r2
 8003990:	d00f      	beq.n	80039b2 <TIM_Base_SetConfig+0xaa>
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	4a33      	ldr	r2, [pc, #204]	@ (8003a64 <TIM_Base_SetConfig+0x15c>)
 8003996:	4293      	cmp	r3, r2
 8003998:	d00b      	beq.n	80039b2 <TIM_Base_SetConfig+0xaa>
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	4a32      	ldr	r2, [pc, #200]	@ (8003a68 <TIM_Base_SetConfig+0x160>)
 800399e:	4293      	cmp	r3, r2
 80039a0:	d007      	beq.n	80039b2 <TIM_Base_SetConfig+0xaa>
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	4a31      	ldr	r2, [pc, #196]	@ (8003a6c <TIM_Base_SetConfig+0x164>)
 80039a6:	4293      	cmp	r3, r2
 80039a8:	d003      	beq.n	80039b2 <TIM_Base_SetConfig+0xaa>
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	4a2c      	ldr	r2, [pc, #176]	@ (8003a60 <TIM_Base_SetConfig+0x158>)
 80039ae:	4293      	cmp	r3, r2
 80039b0:	d108      	bne.n	80039c4 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80039b8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80039ba:	683b      	ldr	r3, [r7, #0]
 80039bc:	68db      	ldr	r3, [r3, #12]
 80039be:	68fa      	ldr	r2, [r7, #12]
 80039c0:	4313      	orrs	r3, r2
 80039c2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80039ca:	683b      	ldr	r3, [r7, #0]
 80039cc:	695b      	ldr	r3, [r3, #20]
 80039ce:	4313      	orrs	r3, r2
 80039d0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	68fa      	ldr	r2, [r7, #12]
 80039d6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80039d8:	683b      	ldr	r3, [r7, #0]
 80039da:	689a      	ldr	r2, [r3, #8]
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80039e0:	683b      	ldr	r3, [r7, #0]
 80039e2:	681a      	ldr	r2, [r3, #0]
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	4a18      	ldr	r2, [pc, #96]	@ (8003a4c <TIM_Base_SetConfig+0x144>)
 80039ec:	4293      	cmp	r3, r2
 80039ee:	d013      	beq.n	8003a18 <TIM_Base_SetConfig+0x110>
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	4a1a      	ldr	r2, [pc, #104]	@ (8003a5c <TIM_Base_SetConfig+0x154>)
 80039f4:	4293      	cmp	r3, r2
 80039f6:	d00f      	beq.n	8003a18 <TIM_Base_SetConfig+0x110>
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	4a1a      	ldr	r2, [pc, #104]	@ (8003a64 <TIM_Base_SetConfig+0x15c>)
 80039fc:	4293      	cmp	r3, r2
 80039fe:	d00b      	beq.n	8003a18 <TIM_Base_SetConfig+0x110>
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	4a19      	ldr	r2, [pc, #100]	@ (8003a68 <TIM_Base_SetConfig+0x160>)
 8003a04:	4293      	cmp	r3, r2
 8003a06:	d007      	beq.n	8003a18 <TIM_Base_SetConfig+0x110>
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	4a18      	ldr	r2, [pc, #96]	@ (8003a6c <TIM_Base_SetConfig+0x164>)
 8003a0c:	4293      	cmp	r3, r2
 8003a0e:	d003      	beq.n	8003a18 <TIM_Base_SetConfig+0x110>
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	4a13      	ldr	r2, [pc, #76]	@ (8003a60 <TIM_Base_SetConfig+0x158>)
 8003a14:	4293      	cmp	r3, r2
 8003a16:	d103      	bne.n	8003a20 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003a18:	683b      	ldr	r3, [r7, #0]
 8003a1a:	691a      	ldr	r2, [r3, #16]
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	2201      	movs	r2, #1
 8003a24:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	691b      	ldr	r3, [r3, #16]
 8003a2a:	f003 0301 	and.w	r3, r3, #1
 8003a2e:	2b01      	cmp	r3, #1
 8003a30:	d105      	bne.n	8003a3e <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	691b      	ldr	r3, [r3, #16]
 8003a36:	f023 0201 	bic.w	r2, r3, #1
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	611a      	str	r2, [r3, #16]
  }
}
 8003a3e:	bf00      	nop
 8003a40:	3714      	adds	r7, #20
 8003a42:	46bd      	mov	sp, r7
 8003a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a48:	4770      	bx	lr
 8003a4a:	bf00      	nop
 8003a4c:	40012c00 	.word	0x40012c00
 8003a50:	40000400 	.word	0x40000400
 8003a54:	40000800 	.word	0x40000800
 8003a58:	40000c00 	.word	0x40000c00
 8003a5c:	40013400 	.word	0x40013400
 8003a60:	40015000 	.word	0x40015000
 8003a64:	40014000 	.word	0x40014000
 8003a68:	40014400 	.word	0x40014400
 8003a6c:	40014800 	.word	0x40014800

08003a70 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003a70:	b480      	push	{r7}
 8003a72:	b083      	sub	sp, #12
 8003a74:	af00      	add	r7, sp, #0
 8003a76:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003a78:	bf00      	nop
 8003a7a:	370c      	adds	r7, #12
 8003a7c:	46bd      	mov	sp, r7
 8003a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a82:	4770      	bx	lr

08003a84 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003a84:	b480      	push	{r7}
 8003a86:	b083      	sub	sp, #12
 8003a88:	af00      	add	r7, sp, #0
 8003a8a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003a8c:	bf00      	nop
 8003a8e:	370c      	adds	r7, #12
 8003a90:	46bd      	mov	sp, r7
 8003a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a96:	4770      	bx	lr

08003a98 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8003a98:	b480      	push	{r7}
 8003a9a:	b083      	sub	sp, #12
 8003a9c:	af00      	add	r7, sp, #0
 8003a9e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8003aa0:	bf00      	nop
 8003aa2:	370c      	adds	r7, #12
 8003aa4:	46bd      	mov	sp, r7
 8003aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aaa:	4770      	bx	lr

08003aac <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8003aac:	b480      	push	{r7}
 8003aae:	b083      	sub	sp, #12
 8003ab0:	af00      	add	r7, sp, #0
 8003ab2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8003ab4:	bf00      	nop
 8003ab6:	370c      	adds	r7, #12
 8003ab8:	46bd      	mov	sp, r7
 8003aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003abe:	4770      	bx	lr

08003ac0 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8003ac0:	b480      	push	{r7}
 8003ac2:	b083      	sub	sp, #12
 8003ac4:	af00      	add	r7, sp, #0
 8003ac6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8003ac8:	bf00      	nop
 8003aca:	370c      	adds	r7, #12
 8003acc:	46bd      	mov	sp, r7
 8003ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ad2:	4770      	bx	lr

08003ad4 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8003ad4:	b480      	push	{r7}
 8003ad6:	b083      	sub	sp, #12
 8003ad8:	af00      	add	r7, sp, #0
 8003ada:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8003adc:	bf00      	nop
 8003ade:	370c      	adds	r7, #12
 8003ae0:	46bd      	mov	sp, r7
 8003ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ae6:	4770      	bx	lr

08003ae8 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8003ae8:	b480      	push	{r7}
 8003aea:	b083      	sub	sp, #12
 8003aec:	af00      	add	r7, sp, #0
 8003aee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8003af0:	bf00      	nop
 8003af2:	370c      	adds	r7, #12
 8003af4:	46bd      	mov	sp, r7
 8003af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003afa:	4770      	bx	lr

08003afc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003afc:	b580      	push	{r7, lr}
 8003afe:	b082      	sub	sp, #8
 8003b00:	af00      	add	r7, sp, #0
 8003b02:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	d101      	bne.n	8003b0e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003b0a:	2301      	movs	r3, #1
 8003b0c:	e042      	b.n	8003b94 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d106      	bne.n	8003b26 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	2200      	movs	r2, #0
 8003b1c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003b20:	6878      	ldr	r0, [r7, #4]
 8003b22:	f7fd f8ad 	bl	8000c80 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	2224      	movs	r2, #36	@ 0x24
 8003b2a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	681a      	ldr	r2, [r3, #0]
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	f022 0201 	bic.w	r2, r2, #1
 8003b3c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d002      	beq.n	8003b4c <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8003b46:	6878      	ldr	r0, [r7, #4]
 8003b48:	f000 ff14 	bl	8004974 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003b4c:	6878      	ldr	r0, [r7, #4]
 8003b4e:	f000 fc15 	bl	800437c <UART_SetConfig>
 8003b52:	4603      	mov	r3, r0
 8003b54:	2b01      	cmp	r3, #1
 8003b56:	d101      	bne.n	8003b5c <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8003b58:	2301      	movs	r3, #1
 8003b5a:	e01b      	b.n	8003b94 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	685a      	ldr	r2, [r3, #4]
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003b6a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	689a      	ldr	r2, [r3, #8]
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003b7a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	681a      	ldr	r2, [r3, #0]
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	f042 0201 	orr.w	r2, r2, #1
 8003b8a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003b8c:	6878      	ldr	r0, [r7, #4]
 8003b8e:	f000 ff93 	bl	8004ab8 <UART_CheckIdleState>
 8003b92:	4603      	mov	r3, r0
}
 8003b94:	4618      	mov	r0, r3
 8003b96:	3708      	adds	r7, #8
 8003b98:	46bd      	mov	sp, r7
 8003b9a:	bd80      	pop	{r7, pc}

08003b9c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003b9c:	b580      	push	{r7, lr}
 8003b9e:	b08a      	sub	sp, #40	@ 0x28
 8003ba0:	af02      	add	r7, sp, #8
 8003ba2:	60f8      	str	r0, [r7, #12]
 8003ba4:	60b9      	str	r1, [r7, #8]
 8003ba6:	603b      	str	r3, [r7, #0]
 8003ba8:	4613      	mov	r3, r2
 8003baa:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003bb2:	2b20      	cmp	r3, #32
 8003bb4:	d17b      	bne.n	8003cae <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8003bb6:	68bb      	ldr	r3, [r7, #8]
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d002      	beq.n	8003bc2 <HAL_UART_Transmit+0x26>
 8003bbc:	88fb      	ldrh	r3, [r7, #6]
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d101      	bne.n	8003bc6 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8003bc2:	2301      	movs	r3, #1
 8003bc4:	e074      	b.n	8003cb0 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	2200      	movs	r2, #0
 8003bca:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	2221      	movs	r2, #33	@ 0x21
 8003bd2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003bd6:	f7fd fa59 	bl	800108c <HAL_GetTick>
 8003bda:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	88fa      	ldrh	r2, [r7, #6]
 8003be0:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	88fa      	ldrh	r2, [r7, #6]
 8003be8:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	689b      	ldr	r3, [r3, #8]
 8003bf0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003bf4:	d108      	bne.n	8003c08 <HAL_UART_Transmit+0x6c>
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	691b      	ldr	r3, [r3, #16]
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d104      	bne.n	8003c08 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003bfe:	2300      	movs	r3, #0
 8003c00:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003c02:	68bb      	ldr	r3, [r7, #8]
 8003c04:	61bb      	str	r3, [r7, #24]
 8003c06:	e003      	b.n	8003c10 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003c08:	68bb      	ldr	r3, [r7, #8]
 8003c0a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003c0c:	2300      	movs	r3, #0
 8003c0e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003c10:	e030      	b.n	8003c74 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003c12:	683b      	ldr	r3, [r7, #0]
 8003c14:	9300      	str	r3, [sp, #0]
 8003c16:	697b      	ldr	r3, [r7, #20]
 8003c18:	2200      	movs	r2, #0
 8003c1a:	2180      	movs	r1, #128	@ 0x80
 8003c1c:	68f8      	ldr	r0, [r7, #12]
 8003c1e:	f000 fff5 	bl	8004c0c <UART_WaitOnFlagUntilTimeout>
 8003c22:	4603      	mov	r3, r0
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	d005      	beq.n	8003c34 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	2220      	movs	r2, #32
 8003c2c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8003c30:	2303      	movs	r3, #3
 8003c32:	e03d      	b.n	8003cb0 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8003c34:	69fb      	ldr	r3, [r7, #28]
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d10b      	bne.n	8003c52 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003c3a:	69bb      	ldr	r3, [r7, #24]
 8003c3c:	881b      	ldrh	r3, [r3, #0]
 8003c3e:	461a      	mov	r2, r3
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003c48:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8003c4a:	69bb      	ldr	r3, [r7, #24]
 8003c4c:	3302      	adds	r3, #2
 8003c4e:	61bb      	str	r3, [r7, #24]
 8003c50:	e007      	b.n	8003c62 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003c52:	69fb      	ldr	r3, [r7, #28]
 8003c54:	781a      	ldrb	r2, [r3, #0]
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8003c5c:	69fb      	ldr	r3, [r7, #28]
 8003c5e:	3301      	adds	r3, #1
 8003c60:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8003c68:	b29b      	uxth	r3, r3
 8003c6a:	3b01      	subs	r3, #1
 8003c6c:	b29a      	uxth	r2, r3
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8003c7a:	b29b      	uxth	r3, r3
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d1c8      	bne.n	8003c12 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003c80:	683b      	ldr	r3, [r7, #0]
 8003c82:	9300      	str	r3, [sp, #0]
 8003c84:	697b      	ldr	r3, [r7, #20]
 8003c86:	2200      	movs	r2, #0
 8003c88:	2140      	movs	r1, #64	@ 0x40
 8003c8a:	68f8      	ldr	r0, [r7, #12]
 8003c8c:	f000 ffbe 	bl	8004c0c <UART_WaitOnFlagUntilTimeout>
 8003c90:	4603      	mov	r3, r0
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d005      	beq.n	8003ca2 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	2220      	movs	r2, #32
 8003c9a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8003c9e:	2303      	movs	r3, #3
 8003ca0:	e006      	b.n	8003cb0 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	2220      	movs	r2, #32
 8003ca6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8003caa:	2300      	movs	r3, #0
 8003cac:	e000      	b.n	8003cb0 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8003cae:	2302      	movs	r3, #2
  }
}
 8003cb0:	4618      	mov	r0, r3
 8003cb2:	3720      	adds	r7, #32
 8003cb4:	46bd      	mov	sp, r7
 8003cb6:	bd80      	pop	{r7, pc}

08003cb8 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003cb8:	b580      	push	{r7, lr}
 8003cba:	b0ba      	sub	sp, #232	@ 0xe8
 8003cbc:	af00      	add	r7, sp, #0
 8003cbe:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	69db      	ldr	r3, [r3, #28]
 8003cc6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	689b      	ldr	r3, [r3, #8]
 8003cda:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8003cde:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8003ce2:	f640 030f 	movw	r3, #2063	@ 0x80f
 8003ce6:	4013      	ands	r3, r2
 8003ce8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8003cec:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	d11b      	bne.n	8003d2c <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8003cf4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003cf8:	f003 0320 	and.w	r3, r3, #32
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	d015      	beq.n	8003d2c <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8003d00:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003d04:	f003 0320 	and.w	r3, r3, #32
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d105      	bne.n	8003d18 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8003d0c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003d10:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	d009      	beq.n	8003d2c <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	f000 8300 	beq.w	8004322 <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003d26:	6878      	ldr	r0, [r7, #4]
 8003d28:	4798      	blx	r3
      }
      return;
 8003d2a:	e2fa      	b.n	8004322 <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8003d2c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	f000 8123 	beq.w	8003f7c <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8003d36:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8003d3a:	4b8d      	ldr	r3, [pc, #564]	@ (8003f70 <HAL_UART_IRQHandler+0x2b8>)
 8003d3c:	4013      	ands	r3, r2
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d106      	bne.n	8003d50 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8003d42:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8003d46:	4b8b      	ldr	r3, [pc, #556]	@ (8003f74 <HAL_UART_IRQHandler+0x2bc>)
 8003d48:	4013      	ands	r3, r2
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	f000 8116 	beq.w	8003f7c <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8003d50:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003d54:	f003 0301 	and.w	r3, r3, #1
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	d011      	beq.n	8003d80 <HAL_UART_IRQHandler+0xc8>
 8003d5c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003d60:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	d00b      	beq.n	8003d80 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	2201      	movs	r2, #1
 8003d6e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d76:	f043 0201 	orr.w	r2, r3, #1
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003d80:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003d84:	f003 0302 	and.w	r3, r3, #2
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d011      	beq.n	8003db0 <HAL_UART_IRQHandler+0xf8>
 8003d8c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003d90:	f003 0301 	and.w	r3, r3, #1
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	d00b      	beq.n	8003db0 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	2202      	movs	r2, #2
 8003d9e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003da6:	f043 0204 	orr.w	r2, r3, #4
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003db0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003db4:	f003 0304 	and.w	r3, r3, #4
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d011      	beq.n	8003de0 <HAL_UART_IRQHandler+0x128>
 8003dbc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003dc0:	f003 0301 	and.w	r3, r3, #1
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d00b      	beq.n	8003de0 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	2204      	movs	r2, #4
 8003dce:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003dd6:	f043 0202 	orr.w	r2, r3, #2
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8003de0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003de4:	f003 0308 	and.w	r3, r3, #8
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	d017      	beq.n	8003e1c <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8003dec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003df0:	f003 0320 	and.w	r3, r3, #32
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d105      	bne.n	8003e04 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8003df8:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8003dfc:	4b5c      	ldr	r3, [pc, #368]	@ (8003f70 <HAL_UART_IRQHandler+0x2b8>)
 8003dfe:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	d00b      	beq.n	8003e1c <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	2208      	movs	r2, #8
 8003e0a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003e12:	f043 0208 	orr.w	r2, r3, #8
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8003e1c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003e20:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	d012      	beq.n	8003e4e <HAL_UART_IRQHandler+0x196>
 8003e28:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003e2c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d00c      	beq.n	8003e4e <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003e3c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003e44:	f043 0220 	orr.w	r2, r3, #32
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	f000 8266 	beq.w	8004326 <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8003e5a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003e5e:	f003 0320 	and.w	r3, r3, #32
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d013      	beq.n	8003e8e <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8003e66:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003e6a:	f003 0320 	and.w	r3, r3, #32
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d105      	bne.n	8003e7e <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8003e72:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003e76:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d007      	beq.n	8003e8e <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d003      	beq.n	8003e8e <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003e8a:	6878      	ldr	r0, [r7, #4]
 8003e8c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003e94:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	689b      	ldr	r3, [r3, #8]
 8003e9e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003ea2:	2b40      	cmp	r3, #64	@ 0x40
 8003ea4:	d005      	beq.n	8003eb2 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8003ea6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003eaa:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d054      	beq.n	8003f5c <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003eb2:	6878      	ldr	r0, [r7, #4]
 8003eb4:	f000 ff17 	bl	8004ce6 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	689b      	ldr	r3, [r3, #8]
 8003ebe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003ec2:	2b40      	cmp	r3, #64	@ 0x40
 8003ec4:	d146      	bne.n	8003f54 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	3308      	adds	r3, #8
 8003ecc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ed0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003ed4:	e853 3f00 	ldrex	r3, [r3]
 8003ed8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8003edc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003ee0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003ee4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	3308      	adds	r3, #8
 8003eee:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8003ef2:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8003ef6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003efa:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8003efe:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8003f02:	e841 2300 	strex	r3, r2, [r1]
 8003f06:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8003f0a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	d1d9      	bne.n	8003ec6 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d017      	beq.n	8003f4c <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003f22:	4a15      	ldr	r2, [pc, #84]	@ (8003f78 <HAL_UART_IRQHandler+0x2c0>)
 8003f24:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003f2c:	4618      	mov	r0, r3
 8003f2e:	f7fd f9f2 	bl	8001316 <HAL_DMA_Abort_IT>
 8003f32:	4603      	mov	r3, r0
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	d019      	beq.n	8003f6c <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003f3e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f40:	687a      	ldr	r2, [r7, #4]
 8003f42:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8003f46:	4610      	mov	r0, r2
 8003f48:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003f4a:	e00f      	b.n	8003f6c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003f4c:	6878      	ldr	r0, [r7, #4]
 8003f4e:	f000 f9ff 	bl	8004350 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003f52:	e00b      	b.n	8003f6c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003f54:	6878      	ldr	r0, [r7, #4]
 8003f56:	f000 f9fb 	bl	8004350 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003f5a:	e007      	b.n	8003f6c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003f5c:	6878      	ldr	r0, [r7, #4]
 8003f5e:	f000 f9f7 	bl	8004350 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	2200      	movs	r2, #0
 8003f66:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8003f6a:	e1dc      	b.n	8004326 <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003f6c:	bf00      	nop
    return;
 8003f6e:	e1da      	b.n	8004326 <HAL_UART_IRQHandler+0x66e>
 8003f70:	10000001 	.word	0x10000001
 8003f74:	04000120 	.word	0x04000120
 8003f78:	08004db3 	.word	0x08004db3

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003f80:	2b01      	cmp	r3, #1
 8003f82:	f040 8170 	bne.w	8004266 <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8003f86:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003f8a:	f003 0310 	and.w	r3, r3, #16
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	f000 8169 	beq.w	8004266 <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8003f94:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003f98:	f003 0310 	and.w	r3, r3, #16
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	f000 8162 	beq.w	8004266 <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	2210      	movs	r2, #16
 8003fa8:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	689b      	ldr	r3, [r3, #8]
 8003fb0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003fb4:	2b40      	cmp	r3, #64	@ 0x40
 8003fb6:	f040 80d8 	bne.w	800416a <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	685b      	ldr	r3, [r3, #4]
 8003fc4:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8003fc8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8003fcc:	2b00      	cmp	r3, #0
 8003fce:	f000 80af 	beq.w	8004130 <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8003fd8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003fdc:	429a      	cmp	r2, r3
 8003fde:	f080 80a7 	bcs.w	8004130 <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003fe8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	f003 0320 	and.w	r3, r3, #32
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	f040 8087 	bne.w	800410e <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004008:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800400c:	e853 3f00 	ldrex	r3, [r3]
 8004010:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8004014:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004018:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800401c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	461a      	mov	r2, r3
 8004026:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800402a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800402e:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004032:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8004036:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800403a:	e841 2300 	strex	r3, r2, [r1]
 800403e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8004042:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004046:	2b00      	cmp	r3, #0
 8004048:	d1da      	bne.n	8004000 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	3308      	adds	r3, #8
 8004050:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004052:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004054:	e853 3f00 	ldrex	r3, [r3]
 8004058:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800405a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800405c:	f023 0301 	bic.w	r3, r3, #1
 8004060:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	3308      	adds	r3, #8
 800406a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800406e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8004072:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004074:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8004076:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800407a:	e841 2300 	strex	r3, r2, [r1]
 800407e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8004080:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004082:	2b00      	cmp	r3, #0
 8004084:	d1e1      	bne.n	800404a <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	3308      	adds	r3, #8
 800408c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800408e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004090:	e853 3f00 	ldrex	r3, [r3]
 8004094:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8004096:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004098:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800409c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	3308      	adds	r3, #8
 80040a6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80040aa:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80040ac:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80040ae:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80040b0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80040b2:	e841 2300 	strex	r3, r2, [r1]
 80040b6:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80040b8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d1e3      	bne.n	8004086 <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	2220      	movs	r2, #32
 80040c2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	2200      	movs	r2, #0
 80040ca:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80040d2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80040d4:	e853 3f00 	ldrex	r3, [r3]
 80040d8:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80040da:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80040dc:	f023 0310 	bic.w	r3, r3, #16
 80040e0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	461a      	mov	r2, r3
 80040ea:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80040ee:	65bb      	str	r3, [r7, #88]	@ 0x58
 80040f0:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80040f2:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80040f4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80040f6:	e841 2300 	strex	r3, r2, [r1]
 80040fa:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80040fc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d1e4      	bne.n	80040cc <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004108:	4618      	mov	r0, r3
 800410a:	f7fd f8ab 	bl	8001264 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	2202      	movs	r2, #2
 8004112:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8004120:	b29b      	uxth	r3, r3
 8004122:	1ad3      	subs	r3, r2, r3
 8004124:	b29b      	uxth	r3, r3
 8004126:	4619      	mov	r1, r3
 8004128:	6878      	ldr	r0, [r7, #4]
 800412a:	f000 f91b 	bl	8004364 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800412e:	e0fc      	b.n	800432a <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8004136:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800413a:	429a      	cmp	r2, r3
 800413c:	f040 80f5 	bne.w	800432a <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	f003 0320 	and.w	r3, r3, #32
 800414e:	2b20      	cmp	r3, #32
 8004150:	f040 80eb 	bne.w	800432a <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	2202      	movs	r2, #2
 8004158:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8004160:	4619      	mov	r1, r3
 8004162:	6878      	ldr	r0, [r7, #4]
 8004164:	f000 f8fe 	bl	8004364 <HAL_UARTEx_RxEventCallback>
      return;
 8004168:	e0df      	b.n	800432a <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8004176:	b29b      	uxth	r3, r3
 8004178:	1ad3      	subs	r3, r2, r3
 800417a:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8004184:	b29b      	uxth	r3, r3
 8004186:	2b00      	cmp	r3, #0
 8004188:	f000 80d1 	beq.w	800432e <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 800418c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004190:	2b00      	cmp	r3, #0
 8004192:	f000 80cc 	beq.w	800432e <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800419c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800419e:	e853 3f00 	ldrex	r3, [r3]
 80041a2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80041a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80041a6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80041aa:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	461a      	mov	r2, r3
 80041b4:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80041b8:	647b      	str	r3, [r7, #68]	@ 0x44
 80041ba:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041bc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80041be:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80041c0:	e841 2300 	strex	r3, r2, [r1]
 80041c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80041c6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d1e4      	bne.n	8004196 <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	3308      	adds	r3, #8
 80041d2:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041d6:	e853 3f00 	ldrex	r3, [r3]
 80041da:	623b      	str	r3, [r7, #32]
   return(result);
 80041dc:	6a3b      	ldr	r3, [r7, #32]
 80041de:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80041e2:	f023 0301 	bic.w	r3, r3, #1
 80041e6:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	3308      	adds	r3, #8
 80041f0:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80041f4:	633a      	str	r2, [r7, #48]	@ 0x30
 80041f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041f8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80041fa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80041fc:	e841 2300 	strex	r3, r2, [r1]
 8004200:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004202:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004204:	2b00      	cmp	r3, #0
 8004206:	d1e1      	bne.n	80041cc <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	2220      	movs	r2, #32
 800420c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	2200      	movs	r2, #0
 8004214:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	2200      	movs	r2, #0
 800421a:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004222:	693b      	ldr	r3, [r7, #16]
 8004224:	e853 3f00 	ldrex	r3, [r3]
 8004228:	60fb      	str	r3, [r7, #12]
   return(result);
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	f023 0310 	bic.w	r3, r3, #16
 8004230:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	461a      	mov	r2, r3
 800423a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800423e:	61fb      	str	r3, [r7, #28]
 8004240:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004242:	69b9      	ldr	r1, [r7, #24]
 8004244:	69fa      	ldr	r2, [r7, #28]
 8004246:	e841 2300 	strex	r3, r2, [r1]
 800424a:	617b      	str	r3, [r7, #20]
   return(result);
 800424c:	697b      	ldr	r3, [r7, #20]
 800424e:	2b00      	cmp	r3, #0
 8004250:	d1e4      	bne.n	800421c <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	2202      	movs	r2, #2
 8004256:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004258:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800425c:	4619      	mov	r1, r3
 800425e:	6878      	ldr	r0, [r7, #4]
 8004260:	f000 f880 	bl	8004364 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8004264:	e063      	b.n	800432e <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8004266:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800426a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800426e:	2b00      	cmp	r3, #0
 8004270:	d00e      	beq.n	8004290 <HAL_UART_IRQHandler+0x5d8>
 8004272:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004276:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800427a:	2b00      	cmp	r3, #0
 800427c:	d008      	beq.n	8004290 <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8004286:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8004288:	6878      	ldr	r0, [r7, #4]
 800428a:	f000 fdcf 	bl	8004e2c <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800428e:	e051      	b.n	8004334 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8004290:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004294:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004298:	2b00      	cmp	r3, #0
 800429a:	d014      	beq.n	80042c6 <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800429c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80042a0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80042a4:	2b00      	cmp	r3, #0
 80042a6:	d105      	bne.n	80042b4 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 80042a8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80042ac:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d008      	beq.n	80042c6 <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	d03a      	beq.n	8004332 <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80042c0:	6878      	ldr	r0, [r7, #4]
 80042c2:	4798      	blx	r3
    }
    return;
 80042c4:	e035      	b.n	8004332 <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80042c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80042ca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d009      	beq.n	80042e6 <HAL_UART_IRQHandler+0x62e>
 80042d2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80042d6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d003      	beq.n	80042e6 <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 80042de:	6878      	ldr	r0, [r7, #4]
 80042e0:	f000 fd79 	bl	8004dd6 <UART_EndTransmit_IT>
    return;
 80042e4:	e026      	b.n	8004334 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 80042e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80042ea:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d009      	beq.n	8004306 <HAL_UART_IRQHandler+0x64e>
 80042f2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80042f6:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d003      	beq.n	8004306 <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 80042fe:	6878      	ldr	r0, [r7, #4]
 8004300:	f000 fda8 	bl	8004e54 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8004304:	e016      	b.n	8004334 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8004306:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800430a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800430e:	2b00      	cmp	r3, #0
 8004310:	d010      	beq.n	8004334 <HAL_UART_IRQHandler+0x67c>
 8004312:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004316:	2b00      	cmp	r3, #0
 8004318:	da0c      	bge.n	8004334 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800431a:	6878      	ldr	r0, [r7, #4]
 800431c:	f000 fd90 	bl	8004e40 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8004320:	e008      	b.n	8004334 <HAL_UART_IRQHandler+0x67c>
      return;
 8004322:	bf00      	nop
 8004324:	e006      	b.n	8004334 <HAL_UART_IRQHandler+0x67c>
    return;
 8004326:	bf00      	nop
 8004328:	e004      	b.n	8004334 <HAL_UART_IRQHandler+0x67c>
      return;
 800432a:	bf00      	nop
 800432c:	e002      	b.n	8004334 <HAL_UART_IRQHandler+0x67c>
      return;
 800432e:	bf00      	nop
 8004330:	e000      	b.n	8004334 <HAL_UART_IRQHandler+0x67c>
    return;
 8004332:	bf00      	nop
  }
}
 8004334:	37e8      	adds	r7, #232	@ 0xe8
 8004336:	46bd      	mov	sp, r7
 8004338:	bd80      	pop	{r7, pc}
 800433a:	bf00      	nop

0800433c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800433c:	b480      	push	{r7}
 800433e:	b083      	sub	sp, #12
 8004340:	af00      	add	r7, sp, #0
 8004342:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8004344:	bf00      	nop
 8004346:	370c      	adds	r7, #12
 8004348:	46bd      	mov	sp, r7
 800434a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800434e:	4770      	bx	lr

08004350 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004350:	b480      	push	{r7}
 8004352:	b083      	sub	sp, #12
 8004354:	af00      	add	r7, sp, #0
 8004356:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8004358:	bf00      	nop
 800435a:	370c      	adds	r7, #12
 800435c:	46bd      	mov	sp, r7
 800435e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004362:	4770      	bx	lr

08004364 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004364:	b480      	push	{r7}
 8004366:	b083      	sub	sp, #12
 8004368:	af00      	add	r7, sp, #0
 800436a:	6078      	str	r0, [r7, #4]
 800436c:	460b      	mov	r3, r1
 800436e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004370:	bf00      	nop
 8004372:	370c      	adds	r7, #12
 8004374:	46bd      	mov	sp, r7
 8004376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800437a:	4770      	bx	lr

0800437c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800437c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004380:	b08c      	sub	sp, #48	@ 0x30
 8004382:	af00      	add	r7, sp, #0
 8004384:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004386:	2300      	movs	r3, #0
 8004388:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800438c:	697b      	ldr	r3, [r7, #20]
 800438e:	689a      	ldr	r2, [r3, #8]
 8004390:	697b      	ldr	r3, [r7, #20]
 8004392:	691b      	ldr	r3, [r3, #16]
 8004394:	431a      	orrs	r2, r3
 8004396:	697b      	ldr	r3, [r7, #20]
 8004398:	695b      	ldr	r3, [r3, #20]
 800439a:	431a      	orrs	r2, r3
 800439c:	697b      	ldr	r3, [r7, #20]
 800439e:	69db      	ldr	r3, [r3, #28]
 80043a0:	4313      	orrs	r3, r2
 80043a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80043a4:	697b      	ldr	r3, [r7, #20]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	681a      	ldr	r2, [r3, #0]
 80043aa:	4baa      	ldr	r3, [pc, #680]	@ (8004654 <UART_SetConfig+0x2d8>)
 80043ac:	4013      	ands	r3, r2
 80043ae:	697a      	ldr	r2, [r7, #20]
 80043b0:	6812      	ldr	r2, [r2, #0]
 80043b2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80043b4:	430b      	orrs	r3, r1
 80043b6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80043b8:	697b      	ldr	r3, [r7, #20]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	685b      	ldr	r3, [r3, #4]
 80043be:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80043c2:	697b      	ldr	r3, [r7, #20]
 80043c4:	68da      	ldr	r2, [r3, #12]
 80043c6:	697b      	ldr	r3, [r7, #20]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	430a      	orrs	r2, r1
 80043cc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80043ce:	697b      	ldr	r3, [r7, #20]
 80043d0:	699b      	ldr	r3, [r3, #24]
 80043d2:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80043d4:	697b      	ldr	r3, [r7, #20]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	4a9f      	ldr	r2, [pc, #636]	@ (8004658 <UART_SetConfig+0x2dc>)
 80043da:	4293      	cmp	r3, r2
 80043dc:	d004      	beq.n	80043e8 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80043de:	697b      	ldr	r3, [r7, #20]
 80043e0:	6a1b      	ldr	r3, [r3, #32]
 80043e2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80043e4:	4313      	orrs	r3, r2
 80043e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80043e8:	697b      	ldr	r3, [r7, #20]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	689b      	ldr	r3, [r3, #8]
 80043ee:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 80043f2:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 80043f6:	697a      	ldr	r2, [r7, #20]
 80043f8:	6812      	ldr	r2, [r2, #0]
 80043fa:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80043fc:	430b      	orrs	r3, r1
 80043fe:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8004400:	697b      	ldr	r3, [r7, #20]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004406:	f023 010f 	bic.w	r1, r3, #15
 800440a:	697b      	ldr	r3, [r7, #20]
 800440c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800440e:	697b      	ldr	r3, [r7, #20]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	430a      	orrs	r2, r1
 8004414:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004416:	697b      	ldr	r3, [r7, #20]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	4a90      	ldr	r2, [pc, #576]	@ (800465c <UART_SetConfig+0x2e0>)
 800441c:	4293      	cmp	r3, r2
 800441e:	d125      	bne.n	800446c <UART_SetConfig+0xf0>
 8004420:	4b8f      	ldr	r3, [pc, #572]	@ (8004660 <UART_SetConfig+0x2e4>)
 8004422:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004426:	f003 0303 	and.w	r3, r3, #3
 800442a:	2b03      	cmp	r3, #3
 800442c:	d81a      	bhi.n	8004464 <UART_SetConfig+0xe8>
 800442e:	a201      	add	r2, pc, #4	@ (adr r2, 8004434 <UART_SetConfig+0xb8>)
 8004430:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004434:	08004445 	.word	0x08004445
 8004438:	08004455 	.word	0x08004455
 800443c:	0800444d 	.word	0x0800444d
 8004440:	0800445d 	.word	0x0800445d
 8004444:	2301      	movs	r3, #1
 8004446:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800444a:	e116      	b.n	800467a <UART_SetConfig+0x2fe>
 800444c:	2302      	movs	r3, #2
 800444e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004452:	e112      	b.n	800467a <UART_SetConfig+0x2fe>
 8004454:	2304      	movs	r3, #4
 8004456:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800445a:	e10e      	b.n	800467a <UART_SetConfig+0x2fe>
 800445c:	2308      	movs	r3, #8
 800445e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004462:	e10a      	b.n	800467a <UART_SetConfig+0x2fe>
 8004464:	2310      	movs	r3, #16
 8004466:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800446a:	e106      	b.n	800467a <UART_SetConfig+0x2fe>
 800446c:	697b      	ldr	r3, [r7, #20]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	4a7c      	ldr	r2, [pc, #496]	@ (8004664 <UART_SetConfig+0x2e8>)
 8004472:	4293      	cmp	r3, r2
 8004474:	d138      	bne.n	80044e8 <UART_SetConfig+0x16c>
 8004476:	4b7a      	ldr	r3, [pc, #488]	@ (8004660 <UART_SetConfig+0x2e4>)
 8004478:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800447c:	f003 030c 	and.w	r3, r3, #12
 8004480:	2b0c      	cmp	r3, #12
 8004482:	d82d      	bhi.n	80044e0 <UART_SetConfig+0x164>
 8004484:	a201      	add	r2, pc, #4	@ (adr r2, 800448c <UART_SetConfig+0x110>)
 8004486:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800448a:	bf00      	nop
 800448c:	080044c1 	.word	0x080044c1
 8004490:	080044e1 	.word	0x080044e1
 8004494:	080044e1 	.word	0x080044e1
 8004498:	080044e1 	.word	0x080044e1
 800449c:	080044d1 	.word	0x080044d1
 80044a0:	080044e1 	.word	0x080044e1
 80044a4:	080044e1 	.word	0x080044e1
 80044a8:	080044e1 	.word	0x080044e1
 80044ac:	080044c9 	.word	0x080044c9
 80044b0:	080044e1 	.word	0x080044e1
 80044b4:	080044e1 	.word	0x080044e1
 80044b8:	080044e1 	.word	0x080044e1
 80044bc:	080044d9 	.word	0x080044d9
 80044c0:	2300      	movs	r3, #0
 80044c2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80044c6:	e0d8      	b.n	800467a <UART_SetConfig+0x2fe>
 80044c8:	2302      	movs	r3, #2
 80044ca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80044ce:	e0d4      	b.n	800467a <UART_SetConfig+0x2fe>
 80044d0:	2304      	movs	r3, #4
 80044d2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80044d6:	e0d0      	b.n	800467a <UART_SetConfig+0x2fe>
 80044d8:	2308      	movs	r3, #8
 80044da:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80044de:	e0cc      	b.n	800467a <UART_SetConfig+0x2fe>
 80044e0:	2310      	movs	r3, #16
 80044e2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80044e6:	e0c8      	b.n	800467a <UART_SetConfig+0x2fe>
 80044e8:	697b      	ldr	r3, [r7, #20]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	4a5e      	ldr	r2, [pc, #376]	@ (8004668 <UART_SetConfig+0x2ec>)
 80044ee:	4293      	cmp	r3, r2
 80044f0:	d125      	bne.n	800453e <UART_SetConfig+0x1c2>
 80044f2:	4b5b      	ldr	r3, [pc, #364]	@ (8004660 <UART_SetConfig+0x2e4>)
 80044f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80044f8:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80044fc:	2b30      	cmp	r3, #48	@ 0x30
 80044fe:	d016      	beq.n	800452e <UART_SetConfig+0x1b2>
 8004500:	2b30      	cmp	r3, #48	@ 0x30
 8004502:	d818      	bhi.n	8004536 <UART_SetConfig+0x1ba>
 8004504:	2b20      	cmp	r3, #32
 8004506:	d00a      	beq.n	800451e <UART_SetConfig+0x1a2>
 8004508:	2b20      	cmp	r3, #32
 800450a:	d814      	bhi.n	8004536 <UART_SetConfig+0x1ba>
 800450c:	2b00      	cmp	r3, #0
 800450e:	d002      	beq.n	8004516 <UART_SetConfig+0x19a>
 8004510:	2b10      	cmp	r3, #16
 8004512:	d008      	beq.n	8004526 <UART_SetConfig+0x1aa>
 8004514:	e00f      	b.n	8004536 <UART_SetConfig+0x1ba>
 8004516:	2300      	movs	r3, #0
 8004518:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800451c:	e0ad      	b.n	800467a <UART_SetConfig+0x2fe>
 800451e:	2302      	movs	r3, #2
 8004520:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004524:	e0a9      	b.n	800467a <UART_SetConfig+0x2fe>
 8004526:	2304      	movs	r3, #4
 8004528:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800452c:	e0a5      	b.n	800467a <UART_SetConfig+0x2fe>
 800452e:	2308      	movs	r3, #8
 8004530:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004534:	e0a1      	b.n	800467a <UART_SetConfig+0x2fe>
 8004536:	2310      	movs	r3, #16
 8004538:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800453c:	e09d      	b.n	800467a <UART_SetConfig+0x2fe>
 800453e:	697b      	ldr	r3, [r7, #20]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	4a4a      	ldr	r2, [pc, #296]	@ (800466c <UART_SetConfig+0x2f0>)
 8004544:	4293      	cmp	r3, r2
 8004546:	d125      	bne.n	8004594 <UART_SetConfig+0x218>
 8004548:	4b45      	ldr	r3, [pc, #276]	@ (8004660 <UART_SetConfig+0x2e4>)
 800454a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800454e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8004552:	2bc0      	cmp	r3, #192	@ 0xc0
 8004554:	d016      	beq.n	8004584 <UART_SetConfig+0x208>
 8004556:	2bc0      	cmp	r3, #192	@ 0xc0
 8004558:	d818      	bhi.n	800458c <UART_SetConfig+0x210>
 800455a:	2b80      	cmp	r3, #128	@ 0x80
 800455c:	d00a      	beq.n	8004574 <UART_SetConfig+0x1f8>
 800455e:	2b80      	cmp	r3, #128	@ 0x80
 8004560:	d814      	bhi.n	800458c <UART_SetConfig+0x210>
 8004562:	2b00      	cmp	r3, #0
 8004564:	d002      	beq.n	800456c <UART_SetConfig+0x1f0>
 8004566:	2b40      	cmp	r3, #64	@ 0x40
 8004568:	d008      	beq.n	800457c <UART_SetConfig+0x200>
 800456a:	e00f      	b.n	800458c <UART_SetConfig+0x210>
 800456c:	2300      	movs	r3, #0
 800456e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004572:	e082      	b.n	800467a <UART_SetConfig+0x2fe>
 8004574:	2302      	movs	r3, #2
 8004576:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800457a:	e07e      	b.n	800467a <UART_SetConfig+0x2fe>
 800457c:	2304      	movs	r3, #4
 800457e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004582:	e07a      	b.n	800467a <UART_SetConfig+0x2fe>
 8004584:	2308      	movs	r3, #8
 8004586:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800458a:	e076      	b.n	800467a <UART_SetConfig+0x2fe>
 800458c:	2310      	movs	r3, #16
 800458e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004592:	e072      	b.n	800467a <UART_SetConfig+0x2fe>
 8004594:	697b      	ldr	r3, [r7, #20]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	4a35      	ldr	r2, [pc, #212]	@ (8004670 <UART_SetConfig+0x2f4>)
 800459a:	4293      	cmp	r3, r2
 800459c:	d12a      	bne.n	80045f4 <UART_SetConfig+0x278>
 800459e:	4b30      	ldr	r3, [pc, #192]	@ (8004660 <UART_SetConfig+0x2e4>)
 80045a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80045a4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80045a8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80045ac:	d01a      	beq.n	80045e4 <UART_SetConfig+0x268>
 80045ae:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80045b2:	d81b      	bhi.n	80045ec <UART_SetConfig+0x270>
 80045b4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80045b8:	d00c      	beq.n	80045d4 <UART_SetConfig+0x258>
 80045ba:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80045be:	d815      	bhi.n	80045ec <UART_SetConfig+0x270>
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	d003      	beq.n	80045cc <UART_SetConfig+0x250>
 80045c4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80045c8:	d008      	beq.n	80045dc <UART_SetConfig+0x260>
 80045ca:	e00f      	b.n	80045ec <UART_SetConfig+0x270>
 80045cc:	2300      	movs	r3, #0
 80045ce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80045d2:	e052      	b.n	800467a <UART_SetConfig+0x2fe>
 80045d4:	2302      	movs	r3, #2
 80045d6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80045da:	e04e      	b.n	800467a <UART_SetConfig+0x2fe>
 80045dc:	2304      	movs	r3, #4
 80045de:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80045e2:	e04a      	b.n	800467a <UART_SetConfig+0x2fe>
 80045e4:	2308      	movs	r3, #8
 80045e6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80045ea:	e046      	b.n	800467a <UART_SetConfig+0x2fe>
 80045ec:	2310      	movs	r3, #16
 80045ee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80045f2:	e042      	b.n	800467a <UART_SetConfig+0x2fe>
 80045f4:	697b      	ldr	r3, [r7, #20]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	4a17      	ldr	r2, [pc, #92]	@ (8004658 <UART_SetConfig+0x2dc>)
 80045fa:	4293      	cmp	r3, r2
 80045fc:	d13a      	bne.n	8004674 <UART_SetConfig+0x2f8>
 80045fe:	4b18      	ldr	r3, [pc, #96]	@ (8004660 <UART_SetConfig+0x2e4>)
 8004600:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004604:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8004608:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800460c:	d01a      	beq.n	8004644 <UART_SetConfig+0x2c8>
 800460e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004612:	d81b      	bhi.n	800464c <UART_SetConfig+0x2d0>
 8004614:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004618:	d00c      	beq.n	8004634 <UART_SetConfig+0x2b8>
 800461a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800461e:	d815      	bhi.n	800464c <UART_SetConfig+0x2d0>
 8004620:	2b00      	cmp	r3, #0
 8004622:	d003      	beq.n	800462c <UART_SetConfig+0x2b0>
 8004624:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004628:	d008      	beq.n	800463c <UART_SetConfig+0x2c0>
 800462a:	e00f      	b.n	800464c <UART_SetConfig+0x2d0>
 800462c:	2300      	movs	r3, #0
 800462e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004632:	e022      	b.n	800467a <UART_SetConfig+0x2fe>
 8004634:	2302      	movs	r3, #2
 8004636:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800463a:	e01e      	b.n	800467a <UART_SetConfig+0x2fe>
 800463c:	2304      	movs	r3, #4
 800463e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004642:	e01a      	b.n	800467a <UART_SetConfig+0x2fe>
 8004644:	2308      	movs	r3, #8
 8004646:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800464a:	e016      	b.n	800467a <UART_SetConfig+0x2fe>
 800464c:	2310      	movs	r3, #16
 800464e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004652:	e012      	b.n	800467a <UART_SetConfig+0x2fe>
 8004654:	cfff69f3 	.word	0xcfff69f3
 8004658:	40008000 	.word	0x40008000
 800465c:	40013800 	.word	0x40013800
 8004660:	40021000 	.word	0x40021000
 8004664:	40004400 	.word	0x40004400
 8004668:	40004800 	.word	0x40004800
 800466c:	40004c00 	.word	0x40004c00
 8004670:	40005000 	.word	0x40005000
 8004674:	2310      	movs	r3, #16
 8004676:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800467a:	697b      	ldr	r3, [r7, #20]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	4aae      	ldr	r2, [pc, #696]	@ (8004938 <UART_SetConfig+0x5bc>)
 8004680:	4293      	cmp	r3, r2
 8004682:	f040 8097 	bne.w	80047b4 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004686:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800468a:	2b08      	cmp	r3, #8
 800468c:	d823      	bhi.n	80046d6 <UART_SetConfig+0x35a>
 800468e:	a201      	add	r2, pc, #4	@ (adr r2, 8004694 <UART_SetConfig+0x318>)
 8004690:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004694:	080046b9 	.word	0x080046b9
 8004698:	080046d7 	.word	0x080046d7
 800469c:	080046c1 	.word	0x080046c1
 80046a0:	080046d7 	.word	0x080046d7
 80046a4:	080046c7 	.word	0x080046c7
 80046a8:	080046d7 	.word	0x080046d7
 80046ac:	080046d7 	.word	0x080046d7
 80046b0:	080046d7 	.word	0x080046d7
 80046b4:	080046cf 	.word	0x080046cf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80046b8:	f7fe fbe2 	bl	8002e80 <HAL_RCC_GetPCLK1Freq>
 80046bc:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80046be:	e010      	b.n	80046e2 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80046c0:	4b9e      	ldr	r3, [pc, #632]	@ (800493c <UART_SetConfig+0x5c0>)
 80046c2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80046c4:	e00d      	b.n	80046e2 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80046c6:	f7fe fb6d 	bl	8002da4 <HAL_RCC_GetSysClockFreq>
 80046ca:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80046cc:	e009      	b.n	80046e2 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80046ce:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80046d2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80046d4:	e005      	b.n	80046e2 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 80046d6:	2300      	movs	r3, #0
 80046d8:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80046da:	2301      	movs	r3, #1
 80046dc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80046e0:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80046e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	f000 8130 	beq.w	800494a <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80046ea:	697b      	ldr	r3, [r7, #20]
 80046ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046ee:	4a94      	ldr	r2, [pc, #592]	@ (8004940 <UART_SetConfig+0x5c4>)
 80046f0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80046f4:	461a      	mov	r2, r3
 80046f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046f8:	fbb3 f3f2 	udiv	r3, r3, r2
 80046fc:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80046fe:	697b      	ldr	r3, [r7, #20]
 8004700:	685a      	ldr	r2, [r3, #4]
 8004702:	4613      	mov	r3, r2
 8004704:	005b      	lsls	r3, r3, #1
 8004706:	4413      	add	r3, r2
 8004708:	69ba      	ldr	r2, [r7, #24]
 800470a:	429a      	cmp	r2, r3
 800470c:	d305      	bcc.n	800471a <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800470e:	697b      	ldr	r3, [r7, #20]
 8004710:	685b      	ldr	r3, [r3, #4]
 8004712:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004714:	69ba      	ldr	r2, [r7, #24]
 8004716:	429a      	cmp	r2, r3
 8004718:	d903      	bls.n	8004722 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 800471a:	2301      	movs	r3, #1
 800471c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8004720:	e113      	b.n	800494a <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004722:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004724:	2200      	movs	r2, #0
 8004726:	60bb      	str	r3, [r7, #8]
 8004728:	60fa      	str	r2, [r7, #12]
 800472a:	697b      	ldr	r3, [r7, #20]
 800472c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800472e:	4a84      	ldr	r2, [pc, #528]	@ (8004940 <UART_SetConfig+0x5c4>)
 8004730:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004734:	b29b      	uxth	r3, r3
 8004736:	2200      	movs	r2, #0
 8004738:	603b      	str	r3, [r7, #0]
 800473a:	607a      	str	r2, [r7, #4]
 800473c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004740:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8004744:	f7fb fdbc 	bl	80002c0 <__aeabi_uldivmod>
 8004748:	4602      	mov	r2, r0
 800474a:	460b      	mov	r3, r1
 800474c:	4610      	mov	r0, r2
 800474e:	4619      	mov	r1, r3
 8004750:	f04f 0200 	mov.w	r2, #0
 8004754:	f04f 0300 	mov.w	r3, #0
 8004758:	020b      	lsls	r3, r1, #8
 800475a:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800475e:	0202      	lsls	r2, r0, #8
 8004760:	6979      	ldr	r1, [r7, #20]
 8004762:	6849      	ldr	r1, [r1, #4]
 8004764:	0849      	lsrs	r1, r1, #1
 8004766:	2000      	movs	r0, #0
 8004768:	460c      	mov	r4, r1
 800476a:	4605      	mov	r5, r0
 800476c:	eb12 0804 	adds.w	r8, r2, r4
 8004770:	eb43 0905 	adc.w	r9, r3, r5
 8004774:	697b      	ldr	r3, [r7, #20]
 8004776:	685b      	ldr	r3, [r3, #4]
 8004778:	2200      	movs	r2, #0
 800477a:	469a      	mov	sl, r3
 800477c:	4693      	mov	fp, r2
 800477e:	4652      	mov	r2, sl
 8004780:	465b      	mov	r3, fp
 8004782:	4640      	mov	r0, r8
 8004784:	4649      	mov	r1, r9
 8004786:	f7fb fd9b 	bl	80002c0 <__aeabi_uldivmod>
 800478a:	4602      	mov	r2, r0
 800478c:	460b      	mov	r3, r1
 800478e:	4613      	mov	r3, r2
 8004790:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004792:	6a3b      	ldr	r3, [r7, #32]
 8004794:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004798:	d308      	bcc.n	80047ac <UART_SetConfig+0x430>
 800479a:	6a3b      	ldr	r3, [r7, #32]
 800479c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80047a0:	d204      	bcs.n	80047ac <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 80047a2:	697b      	ldr	r3, [r7, #20]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	6a3a      	ldr	r2, [r7, #32]
 80047a8:	60da      	str	r2, [r3, #12]
 80047aa:	e0ce      	b.n	800494a <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 80047ac:	2301      	movs	r3, #1
 80047ae:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80047b2:	e0ca      	b.n	800494a <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80047b4:	697b      	ldr	r3, [r7, #20]
 80047b6:	69db      	ldr	r3, [r3, #28]
 80047b8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80047bc:	d166      	bne.n	800488c <UART_SetConfig+0x510>
  {
    switch (clocksource)
 80047be:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80047c2:	2b08      	cmp	r3, #8
 80047c4:	d827      	bhi.n	8004816 <UART_SetConfig+0x49a>
 80047c6:	a201      	add	r2, pc, #4	@ (adr r2, 80047cc <UART_SetConfig+0x450>)
 80047c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80047cc:	080047f1 	.word	0x080047f1
 80047d0:	080047f9 	.word	0x080047f9
 80047d4:	08004801 	.word	0x08004801
 80047d8:	08004817 	.word	0x08004817
 80047dc:	08004807 	.word	0x08004807
 80047e0:	08004817 	.word	0x08004817
 80047e4:	08004817 	.word	0x08004817
 80047e8:	08004817 	.word	0x08004817
 80047ec:	0800480f 	.word	0x0800480f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80047f0:	f7fe fb46 	bl	8002e80 <HAL_RCC_GetPCLK1Freq>
 80047f4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80047f6:	e014      	b.n	8004822 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80047f8:	f7fe fb58 	bl	8002eac <HAL_RCC_GetPCLK2Freq>
 80047fc:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80047fe:	e010      	b.n	8004822 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004800:	4b4e      	ldr	r3, [pc, #312]	@ (800493c <UART_SetConfig+0x5c0>)
 8004802:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004804:	e00d      	b.n	8004822 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004806:	f7fe facd 	bl	8002da4 <HAL_RCC_GetSysClockFreq>
 800480a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800480c:	e009      	b.n	8004822 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800480e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004812:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004814:	e005      	b.n	8004822 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8004816:	2300      	movs	r3, #0
 8004818:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800481a:	2301      	movs	r3, #1
 800481c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8004820:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004822:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004824:	2b00      	cmp	r3, #0
 8004826:	f000 8090 	beq.w	800494a <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800482a:	697b      	ldr	r3, [r7, #20]
 800482c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800482e:	4a44      	ldr	r2, [pc, #272]	@ (8004940 <UART_SetConfig+0x5c4>)
 8004830:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004834:	461a      	mov	r2, r3
 8004836:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004838:	fbb3 f3f2 	udiv	r3, r3, r2
 800483c:	005a      	lsls	r2, r3, #1
 800483e:	697b      	ldr	r3, [r7, #20]
 8004840:	685b      	ldr	r3, [r3, #4]
 8004842:	085b      	lsrs	r3, r3, #1
 8004844:	441a      	add	r2, r3
 8004846:	697b      	ldr	r3, [r7, #20]
 8004848:	685b      	ldr	r3, [r3, #4]
 800484a:	fbb2 f3f3 	udiv	r3, r2, r3
 800484e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004850:	6a3b      	ldr	r3, [r7, #32]
 8004852:	2b0f      	cmp	r3, #15
 8004854:	d916      	bls.n	8004884 <UART_SetConfig+0x508>
 8004856:	6a3b      	ldr	r3, [r7, #32]
 8004858:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800485c:	d212      	bcs.n	8004884 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800485e:	6a3b      	ldr	r3, [r7, #32]
 8004860:	b29b      	uxth	r3, r3
 8004862:	f023 030f 	bic.w	r3, r3, #15
 8004866:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004868:	6a3b      	ldr	r3, [r7, #32]
 800486a:	085b      	lsrs	r3, r3, #1
 800486c:	b29b      	uxth	r3, r3
 800486e:	f003 0307 	and.w	r3, r3, #7
 8004872:	b29a      	uxth	r2, r3
 8004874:	8bfb      	ldrh	r3, [r7, #30]
 8004876:	4313      	orrs	r3, r2
 8004878:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800487a:	697b      	ldr	r3, [r7, #20]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	8bfa      	ldrh	r2, [r7, #30]
 8004880:	60da      	str	r2, [r3, #12]
 8004882:	e062      	b.n	800494a <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8004884:	2301      	movs	r3, #1
 8004886:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800488a:	e05e      	b.n	800494a <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 800488c:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8004890:	2b08      	cmp	r3, #8
 8004892:	d828      	bhi.n	80048e6 <UART_SetConfig+0x56a>
 8004894:	a201      	add	r2, pc, #4	@ (adr r2, 800489c <UART_SetConfig+0x520>)
 8004896:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800489a:	bf00      	nop
 800489c:	080048c1 	.word	0x080048c1
 80048a0:	080048c9 	.word	0x080048c9
 80048a4:	080048d1 	.word	0x080048d1
 80048a8:	080048e7 	.word	0x080048e7
 80048ac:	080048d7 	.word	0x080048d7
 80048b0:	080048e7 	.word	0x080048e7
 80048b4:	080048e7 	.word	0x080048e7
 80048b8:	080048e7 	.word	0x080048e7
 80048bc:	080048df 	.word	0x080048df
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80048c0:	f7fe fade 	bl	8002e80 <HAL_RCC_GetPCLK1Freq>
 80048c4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80048c6:	e014      	b.n	80048f2 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80048c8:	f7fe faf0 	bl	8002eac <HAL_RCC_GetPCLK2Freq>
 80048cc:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80048ce:	e010      	b.n	80048f2 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80048d0:	4b1a      	ldr	r3, [pc, #104]	@ (800493c <UART_SetConfig+0x5c0>)
 80048d2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80048d4:	e00d      	b.n	80048f2 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80048d6:	f7fe fa65 	bl	8002da4 <HAL_RCC_GetSysClockFreq>
 80048da:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80048dc:	e009      	b.n	80048f2 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80048de:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80048e2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80048e4:	e005      	b.n	80048f2 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 80048e6:	2300      	movs	r3, #0
 80048e8:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80048ea:	2301      	movs	r3, #1
 80048ec:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80048f0:	bf00      	nop
    }

    if (pclk != 0U)
 80048f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048f4:	2b00      	cmp	r3, #0
 80048f6:	d028      	beq.n	800494a <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80048f8:	697b      	ldr	r3, [r7, #20]
 80048fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048fc:	4a10      	ldr	r2, [pc, #64]	@ (8004940 <UART_SetConfig+0x5c4>)
 80048fe:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004902:	461a      	mov	r2, r3
 8004904:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004906:	fbb3 f2f2 	udiv	r2, r3, r2
 800490a:	697b      	ldr	r3, [r7, #20]
 800490c:	685b      	ldr	r3, [r3, #4]
 800490e:	085b      	lsrs	r3, r3, #1
 8004910:	441a      	add	r2, r3
 8004912:	697b      	ldr	r3, [r7, #20]
 8004914:	685b      	ldr	r3, [r3, #4]
 8004916:	fbb2 f3f3 	udiv	r3, r2, r3
 800491a:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800491c:	6a3b      	ldr	r3, [r7, #32]
 800491e:	2b0f      	cmp	r3, #15
 8004920:	d910      	bls.n	8004944 <UART_SetConfig+0x5c8>
 8004922:	6a3b      	ldr	r3, [r7, #32]
 8004924:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004928:	d20c      	bcs.n	8004944 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800492a:	6a3b      	ldr	r3, [r7, #32]
 800492c:	b29a      	uxth	r2, r3
 800492e:	697b      	ldr	r3, [r7, #20]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	60da      	str	r2, [r3, #12]
 8004934:	e009      	b.n	800494a <UART_SetConfig+0x5ce>
 8004936:	bf00      	nop
 8004938:	40008000 	.word	0x40008000
 800493c:	00f42400 	.word	0x00f42400
 8004940:	0800a038 	.word	0x0800a038
      }
      else
      {
        ret = HAL_ERROR;
 8004944:	2301      	movs	r3, #1
 8004946:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800494a:	697b      	ldr	r3, [r7, #20]
 800494c:	2201      	movs	r2, #1
 800494e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8004952:	697b      	ldr	r3, [r7, #20]
 8004954:	2201      	movs	r2, #1
 8004956:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800495a:	697b      	ldr	r3, [r7, #20]
 800495c:	2200      	movs	r2, #0
 800495e:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8004960:	697b      	ldr	r3, [r7, #20]
 8004962:	2200      	movs	r2, #0
 8004964:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8004966:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800496a:	4618      	mov	r0, r3
 800496c:	3730      	adds	r7, #48	@ 0x30
 800496e:	46bd      	mov	sp, r7
 8004970:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08004974 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004974:	b480      	push	{r7}
 8004976:	b083      	sub	sp, #12
 8004978:	af00      	add	r7, sp, #0
 800497a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004980:	f003 0308 	and.w	r3, r3, #8
 8004984:	2b00      	cmp	r3, #0
 8004986:	d00a      	beq.n	800499e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	685b      	ldr	r3, [r3, #4]
 800498e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	430a      	orrs	r2, r1
 800499c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80049a2:	f003 0301 	and.w	r3, r3, #1
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d00a      	beq.n	80049c0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	685b      	ldr	r3, [r3, #4]
 80049b0:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	430a      	orrs	r2, r1
 80049be:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80049c4:	f003 0302 	and.w	r3, r3, #2
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d00a      	beq.n	80049e2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	685b      	ldr	r3, [r3, #4]
 80049d2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	430a      	orrs	r2, r1
 80049e0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80049e6:	f003 0304 	and.w	r3, r3, #4
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	d00a      	beq.n	8004a04 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	685b      	ldr	r3, [r3, #4]
 80049f4:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	430a      	orrs	r2, r1
 8004a02:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a08:	f003 0310 	and.w	r3, r3, #16
 8004a0c:	2b00      	cmp	r3, #0
 8004a0e:	d00a      	beq.n	8004a26 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	689b      	ldr	r3, [r3, #8]
 8004a16:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	430a      	orrs	r2, r1
 8004a24:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a2a:	f003 0320 	and.w	r3, r3, #32
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d00a      	beq.n	8004a48 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	689b      	ldr	r3, [r3, #8]
 8004a38:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	430a      	orrs	r2, r1
 8004a46:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a4c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	d01a      	beq.n	8004a8a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	685b      	ldr	r3, [r3, #4]
 8004a5a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	430a      	orrs	r2, r1
 8004a68:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a6e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004a72:	d10a      	bne.n	8004a8a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	685b      	ldr	r3, [r3, #4]
 8004a7a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	430a      	orrs	r2, r1
 8004a88:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a8e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d00a      	beq.n	8004aac <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	685b      	ldr	r3, [r3, #4]
 8004a9c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	430a      	orrs	r2, r1
 8004aaa:	605a      	str	r2, [r3, #4]
  }
}
 8004aac:	bf00      	nop
 8004aae:	370c      	adds	r7, #12
 8004ab0:	46bd      	mov	sp, r7
 8004ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ab6:	4770      	bx	lr

08004ab8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004ab8:	b580      	push	{r7, lr}
 8004aba:	b098      	sub	sp, #96	@ 0x60
 8004abc:	af02      	add	r7, sp, #8
 8004abe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	2200      	movs	r2, #0
 8004ac4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004ac8:	f7fc fae0 	bl	800108c <HAL_GetTick>
 8004acc:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	f003 0308 	and.w	r3, r3, #8
 8004ad8:	2b08      	cmp	r3, #8
 8004ada:	d12f      	bne.n	8004b3c <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004adc:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004ae0:	9300      	str	r3, [sp, #0]
 8004ae2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004ae4:	2200      	movs	r2, #0
 8004ae6:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8004aea:	6878      	ldr	r0, [r7, #4]
 8004aec:	f000 f88e 	bl	8004c0c <UART_WaitOnFlagUntilTimeout>
 8004af0:	4603      	mov	r3, r0
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	d022      	beq.n	8004b3c <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004afc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004afe:	e853 3f00 	ldrex	r3, [r3]
 8004b02:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004b04:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004b06:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004b0a:	653b      	str	r3, [r7, #80]	@ 0x50
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	461a      	mov	r2, r3
 8004b12:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004b14:	647b      	str	r3, [r7, #68]	@ 0x44
 8004b16:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b18:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004b1a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004b1c:	e841 2300 	strex	r3, r2, [r1]
 8004b20:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004b22:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	d1e6      	bne.n	8004af6 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	2220      	movs	r2, #32
 8004b2c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	2200      	movs	r2, #0
 8004b34:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004b38:	2303      	movs	r3, #3
 8004b3a:	e063      	b.n	8004c04 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	f003 0304 	and.w	r3, r3, #4
 8004b46:	2b04      	cmp	r3, #4
 8004b48:	d149      	bne.n	8004bde <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004b4a:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004b4e:	9300      	str	r3, [sp, #0]
 8004b50:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004b52:	2200      	movs	r2, #0
 8004b54:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8004b58:	6878      	ldr	r0, [r7, #4]
 8004b5a:	f000 f857 	bl	8004c0c <UART_WaitOnFlagUntilTimeout>
 8004b5e:	4603      	mov	r3, r0
 8004b60:	2b00      	cmp	r3, #0
 8004b62:	d03c      	beq.n	8004bde <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b6c:	e853 3f00 	ldrex	r3, [r3]
 8004b70:	623b      	str	r3, [r7, #32]
   return(result);
 8004b72:	6a3b      	ldr	r3, [r7, #32]
 8004b74:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004b78:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	461a      	mov	r2, r3
 8004b80:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004b82:	633b      	str	r3, [r7, #48]	@ 0x30
 8004b84:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b86:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004b88:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004b8a:	e841 2300 	strex	r3, r2, [r1]
 8004b8e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004b90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	d1e6      	bne.n	8004b64 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	3308      	adds	r3, #8
 8004b9c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b9e:	693b      	ldr	r3, [r7, #16]
 8004ba0:	e853 3f00 	ldrex	r3, [r3]
 8004ba4:	60fb      	str	r3, [r7, #12]
   return(result);
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	f023 0301 	bic.w	r3, r3, #1
 8004bac:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	3308      	adds	r3, #8
 8004bb4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004bb6:	61fa      	str	r2, [r7, #28]
 8004bb8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004bba:	69b9      	ldr	r1, [r7, #24]
 8004bbc:	69fa      	ldr	r2, [r7, #28]
 8004bbe:	e841 2300 	strex	r3, r2, [r1]
 8004bc2:	617b      	str	r3, [r7, #20]
   return(result);
 8004bc4:	697b      	ldr	r3, [r7, #20]
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d1e5      	bne.n	8004b96 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	2220      	movs	r2, #32
 8004bce:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	2200      	movs	r2, #0
 8004bd6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004bda:	2303      	movs	r3, #3
 8004bdc:	e012      	b.n	8004c04 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	2220      	movs	r2, #32
 8004be2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	2220      	movs	r2, #32
 8004bea:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	2200      	movs	r2, #0
 8004bf2:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	2200      	movs	r2, #0
 8004bf8:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	2200      	movs	r2, #0
 8004bfe:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8004c02:	2300      	movs	r3, #0
}
 8004c04:	4618      	mov	r0, r3
 8004c06:	3758      	adds	r7, #88	@ 0x58
 8004c08:	46bd      	mov	sp, r7
 8004c0a:	bd80      	pop	{r7, pc}

08004c0c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004c0c:	b580      	push	{r7, lr}
 8004c0e:	b084      	sub	sp, #16
 8004c10:	af00      	add	r7, sp, #0
 8004c12:	60f8      	str	r0, [r7, #12]
 8004c14:	60b9      	str	r1, [r7, #8]
 8004c16:	603b      	str	r3, [r7, #0]
 8004c18:	4613      	mov	r3, r2
 8004c1a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004c1c:	e04f      	b.n	8004cbe <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004c1e:	69bb      	ldr	r3, [r7, #24]
 8004c20:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004c24:	d04b      	beq.n	8004cbe <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004c26:	f7fc fa31 	bl	800108c <HAL_GetTick>
 8004c2a:	4602      	mov	r2, r0
 8004c2c:	683b      	ldr	r3, [r7, #0]
 8004c2e:	1ad3      	subs	r3, r2, r3
 8004c30:	69ba      	ldr	r2, [r7, #24]
 8004c32:	429a      	cmp	r2, r3
 8004c34:	d302      	bcc.n	8004c3c <UART_WaitOnFlagUntilTimeout+0x30>
 8004c36:	69bb      	ldr	r3, [r7, #24]
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	d101      	bne.n	8004c40 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004c3c:	2303      	movs	r3, #3
 8004c3e:	e04e      	b.n	8004cde <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	f003 0304 	and.w	r3, r3, #4
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d037      	beq.n	8004cbe <UART_WaitOnFlagUntilTimeout+0xb2>
 8004c4e:	68bb      	ldr	r3, [r7, #8]
 8004c50:	2b80      	cmp	r3, #128	@ 0x80
 8004c52:	d034      	beq.n	8004cbe <UART_WaitOnFlagUntilTimeout+0xb2>
 8004c54:	68bb      	ldr	r3, [r7, #8]
 8004c56:	2b40      	cmp	r3, #64	@ 0x40
 8004c58:	d031      	beq.n	8004cbe <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	69db      	ldr	r3, [r3, #28]
 8004c60:	f003 0308 	and.w	r3, r3, #8
 8004c64:	2b08      	cmp	r3, #8
 8004c66:	d110      	bne.n	8004c8a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	2208      	movs	r2, #8
 8004c6e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004c70:	68f8      	ldr	r0, [r7, #12]
 8004c72:	f000 f838 	bl	8004ce6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	2208      	movs	r2, #8
 8004c7a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	2200      	movs	r2, #0
 8004c82:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8004c86:	2301      	movs	r3, #1
 8004c88:	e029      	b.n	8004cde <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	69db      	ldr	r3, [r3, #28]
 8004c90:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004c94:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004c98:	d111      	bne.n	8004cbe <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004ca2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004ca4:	68f8      	ldr	r0, [r7, #12]
 8004ca6:	f000 f81e 	bl	8004ce6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	2220      	movs	r2, #32
 8004cae:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	2200      	movs	r2, #0
 8004cb6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8004cba:	2303      	movs	r3, #3
 8004cbc:	e00f      	b.n	8004cde <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	69da      	ldr	r2, [r3, #28]
 8004cc4:	68bb      	ldr	r3, [r7, #8]
 8004cc6:	4013      	ands	r3, r2
 8004cc8:	68ba      	ldr	r2, [r7, #8]
 8004cca:	429a      	cmp	r2, r3
 8004ccc:	bf0c      	ite	eq
 8004cce:	2301      	moveq	r3, #1
 8004cd0:	2300      	movne	r3, #0
 8004cd2:	b2db      	uxtb	r3, r3
 8004cd4:	461a      	mov	r2, r3
 8004cd6:	79fb      	ldrb	r3, [r7, #7]
 8004cd8:	429a      	cmp	r2, r3
 8004cda:	d0a0      	beq.n	8004c1e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004cdc:	2300      	movs	r3, #0
}
 8004cde:	4618      	mov	r0, r3
 8004ce0:	3710      	adds	r7, #16
 8004ce2:	46bd      	mov	sp, r7
 8004ce4:	bd80      	pop	{r7, pc}

08004ce6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004ce6:	b480      	push	{r7}
 8004ce8:	b095      	sub	sp, #84	@ 0x54
 8004cea:	af00      	add	r7, sp, #0
 8004cec:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004cf4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004cf6:	e853 3f00 	ldrex	r3, [r3]
 8004cfa:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004cfc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004cfe:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004d02:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	461a      	mov	r2, r3
 8004d0a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004d0c:	643b      	str	r3, [r7, #64]	@ 0x40
 8004d0e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d10:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004d12:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004d14:	e841 2300 	strex	r3, r2, [r1]
 8004d18:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004d1a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d1c:	2b00      	cmp	r3, #0
 8004d1e:	d1e6      	bne.n	8004cee <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	3308      	adds	r3, #8
 8004d26:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d28:	6a3b      	ldr	r3, [r7, #32]
 8004d2a:	e853 3f00 	ldrex	r3, [r3]
 8004d2e:	61fb      	str	r3, [r7, #28]
   return(result);
 8004d30:	69fb      	ldr	r3, [r7, #28]
 8004d32:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004d36:	f023 0301 	bic.w	r3, r3, #1
 8004d3a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	3308      	adds	r3, #8
 8004d42:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004d44:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004d46:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d48:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004d4a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004d4c:	e841 2300 	strex	r3, r2, [r1]
 8004d50:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004d52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d54:	2b00      	cmp	r3, #0
 8004d56:	d1e3      	bne.n	8004d20 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004d5c:	2b01      	cmp	r3, #1
 8004d5e:	d118      	bne.n	8004d92 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	e853 3f00 	ldrex	r3, [r3]
 8004d6c:	60bb      	str	r3, [r7, #8]
   return(result);
 8004d6e:	68bb      	ldr	r3, [r7, #8]
 8004d70:	f023 0310 	bic.w	r3, r3, #16
 8004d74:	647b      	str	r3, [r7, #68]	@ 0x44
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	461a      	mov	r2, r3
 8004d7c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004d7e:	61bb      	str	r3, [r7, #24]
 8004d80:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d82:	6979      	ldr	r1, [r7, #20]
 8004d84:	69ba      	ldr	r2, [r7, #24]
 8004d86:	e841 2300 	strex	r3, r2, [r1]
 8004d8a:	613b      	str	r3, [r7, #16]
   return(result);
 8004d8c:	693b      	ldr	r3, [r7, #16]
 8004d8e:	2b00      	cmp	r3, #0
 8004d90:	d1e6      	bne.n	8004d60 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	2220      	movs	r2, #32
 8004d96:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	2200      	movs	r2, #0
 8004d9e:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	2200      	movs	r2, #0
 8004da4:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8004da6:	bf00      	nop
 8004da8:	3754      	adds	r7, #84	@ 0x54
 8004daa:	46bd      	mov	sp, r7
 8004dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004db0:	4770      	bx	lr

08004db2 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004db2:	b580      	push	{r7, lr}
 8004db4:	b084      	sub	sp, #16
 8004db6:	af00      	add	r7, sp, #0
 8004db8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004dbe:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	2200      	movs	r2, #0
 8004dc4:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004dc8:	68f8      	ldr	r0, [r7, #12]
 8004dca:	f7ff fac1 	bl	8004350 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004dce:	bf00      	nop
 8004dd0:	3710      	adds	r7, #16
 8004dd2:	46bd      	mov	sp, r7
 8004dd4:	bd80      	pop	{r7, pc}

08004dd6 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004dd6:	b580      	push	{r7, lr}
 8004dd8:	b088      	sub	sp, #32
 8004dda:	af00      	add	r7, sp, #0
 8004ddc:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	e853 3f00 	ldrex	r3, [r3]
 8004dea:	60bb      	str	r3, [r7, #8]
   return(result);
 8004dec:	68bb      	ldr	r3, [r7, #8]
 8004dee:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004df2:	61fb      	str	r3, [r7, #28]
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	461a      	mov	r2, r3
 8004dfa:	69fb      	ldr	r3, [r7, #28]
 8004dfc:	61bb      	str	r3, [r7, #24]
 8004dfe:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e00:	6979      	ldr	r1, [r7, #20]
 8004e02:	69ba      	ldr	r2, [r7, #24]
 8004e04:	e841 2300 	strex	r3, r2, [r1]
 8004e08:	613b      	str	r3, [r7, #16]
   return(result);
 8004e0a:	693b      	ldr	r3, [r7, #16]
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	d1e6      	bne.n	8004dde <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	2220      	movs	r2, #32
 8004e14:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	2200      	movs	r2, #0
 8004e1c:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004e1e:	6878      	ldr	r0, [r7, #4]
 8004e20:	f7ff fa8c 	bl	800433c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004e24:	bf00      	nop
 8004e26:	3720      	adds	r7, #32
 8004e28:	46bd      	mov	sp, r7
 8004e2a:	bd80      	pop	{r7, pc}

08004e2c <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8004e2c:	b480      	push	{r7}
 8004e2e:	b083      	sub	sp, #12
 8004e30:	af00      	add	r7, sp, #0
 8004e32:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8004e34:	bf00      	nop
 8004e36:	370c      	adds	r7, #12
 8004e38:	46bd      	mov	sp, r7
 8004e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e3e:	4770      	bx	lr

08004e40 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8004e40:	b480      	push	{r7}
 8004e42:	b083      	sub	sp, #12
 8004e44:	af00      	add	r7, sp, #0
 8004e46:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8004e48:	bf00      	nop
 8004e4a:	370c      	adds	r7, #12
 8004e4c:	46bd      	mov	sp, r7
 8004e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e52:	4770      	bx	lr

08004e54 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8004e54:	b480      	push	{r7}
 8004e56:	b083      	sub	sp, #12
 8004e58:	af00      	add	r7, sp, #0
 8004e5a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8004e5c:	bf00      	nop
 8004e5e:	370c      	adds	r7, #12
 8004e60:	46bd      	mov	sp, r7
 8004e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e66:	4770      	bx	lr

08004e68 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8004e68:	b480      	push	{r7}
 8004e6a:	b085      	sub	sp, #20
 8004e6c:	af00      	add	r7, sp, #0
 8004e6e:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8004e76:	2b01      	cmp	r3, #1
 8004e78:	d101      	bne.n	8004e7e <HAL_UARTEx_DisableFifoMode+0x16>
 8004e7a:	2302      	movs	r3, #2
 8004e7c:	e027      	b.n	8004ece <HAL_UARTEx_DisableFifoMode+0x66>
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	2201      	movs	r2, #1
 8004e82:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	2224      	movs	r2, #36	@ 0x24
 8004e8a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	681a      	ldr	r2, [r3, #0]
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	f022 0201 	bic.w	r2, r2, #1
 8004ea4:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8004eac:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	2200      	movs	r2, #0
 8004eb2:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	68fa      	ldr	r2, [r7, #12]
 8004eba:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	2220      	movs	r2, #32
 8004ec0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	2200      	movs	r2, #0
 8004ec8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8004ecc:	2300      	movs	r3, #0
}
 8004ece:	4618      	mov	r0, r3
 8004ed0:	3714      	adds	r7, #20
 8004ed2:	46bd      	mov	sp, r7
 8004ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ed8:	4770      	bx	lr

08004eda <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8004eda:	b580      	push	{r7, lr}
 8004edc:	b084      	sub	sp, #16
 8004ede:	af00      	add	r7, sp, #0
 8004ee0:	6078      	str	r0, [r7, #4]
 8004ee2:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8004eea:	2b01      	cmp	r3, #1
 8004eec:	d101      	bne.n	8004ef2 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8004eee:	2302      	movs	r3, #2
 8004ef0:	e02d      	b.n	8004f4e <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	2201      	movs	r2, #1
 8004ef6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	2224      	movs	r2, #36	@ 0x24
 8004efe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	681a      	ldr	r2, [r3, #0]
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	f022 0201 	bic.w	r2, r2, #1
 8004f18:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	689b      	ldr	r3, [r3, #8]
 8004f20:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	683a      	ldr	r2, [r7, #0]
 8004f2a:	430a      	orrs	r2, r1
 8004f2c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8004f2e:	6878      	ldr	r0, [r7, #4]
 8004f30:	f000 f850 	bl	8004fd4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	68fa      	ldr	r2, [r7, #12]
 8004f3a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	2220      	movs	r2, #32
 8004f40:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	2200      	movs	r2, #0
 8004f48:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8004f4c:	2300      	movs	r3, #0
}
 8004f4e:	4618      	mov	r0, r3
 8004f50:	3710      	adds	r7, #16
 8004f52:	46bd      	mov	sp, r7
 8004f54:	bd80      	pop	{r7, pc}

08004f56 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8004f56:	b580      	push	{r7, lr}
 8004f58:	b084      	sub	sp, #16
 8004f5a:	af00      	add	r7, sp, #0
 8004f5c:	6078      	str	r0, [r7, #4]
 8004f5e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8004f66:	2b01      	cmp	r3, #1
 8004f68:	d101      	bne.n	8004f6e <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8004f6a:	2302      	movs	r3, #2
 8004f6c:	e02d      	b.n	8004fca <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	2201      	movs	r2, #1
 8004f72:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	2224      	movs	r2, #36	@ 0x24
 8004f7a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	681a      	ldr	r2, [r3, #0]
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	f022 0201 	bic.w	r2, r2, #1
 8004f94:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	689b      	ldr	r3, [r3, #8]
 8004f9c:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	683a      	ldr	r2, [r7, #0]
 8004fa6:	430a      	orrs	r2, r1
 8004fa8:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8004faa:	6878      	ldr	r0, [r7, #4]
 8004fac:	f000 f812 	bl	8004fd4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	68fa      	ldr	r2, [r7, #12]
 8004fb6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	2220      	movs	r2, #32
 8004fbc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	2200      	movs	r2, #0
 8004fc4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8004fc8:	2300      	movs	r3, #0
}
 8004fca:	4618      	mov	r0, r3
 8004fcc:	3710      	adds	r7, #16
 8004fce:	46bd      	mov	sp, r7
 8004fd0:	bd80      	pop	{r7, pc}
	...

08004fd4 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8004fd4:	b480      	push	{r7}
 8004fd6:	b085      	sub	sp, #20
 8004fd8:	af00      	add	r7, sp, #0
 8004fda:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	d108      	bne.n	8004ff6 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	2201      	movs	r2, #1
 8004fe8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	2201      	movs	r2, #1
 8004ff0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8004ff4:	e031      	b.n	800505a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8004ff6:	2308      	movs	r3, #8
 8004ff8:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8004ffa:	2308      	movs	r3, #8
 8004ffc:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	689b      	ldr	r3, [r3, #8]
 8005004:	0e5b      	lsrs	r3, r3, #25
 8005006:	b2db      	uxtb	r3, r3
 8005008:	f003 0307 	and.w	r3, r3, #7
 800500c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	689b      	ldr	r3, [r3, #8]
 8005014:	0f5b      	lsrs	r3, r3, #29
 8005016:	b2db      	uxtb	r3, r3
 8005018:	f003 0307 	and.w	r3, r3, #7
 800501c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800501e:	7bbb      	ldrb	r3, [r7, #14]
 8005020:	7b3a      	ldrb	r2, [r7, #12]
 8005022:	4911      	ldr	r1, [pc, #68]	@ (8005068 <UARTEx_SetNbDataToProcess+0x94>)
 8005024:	5c8a      	ldrb	r2, [r1, r2]
 8005026:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800502a:	7b3a      	ldrb	r2, [r7, #12]
 800502c:	490f      	ldr	r1, [pc, #60]	@ (800506c <UARTEx_SetNbDataToProcess+0x98>)
 800502e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005030:	fb93 f3f2 	sdiv	r3, r3, r2
 8005034:	b29a      	uxth	r2, r3
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800503c:	7bfb      	ldrb	r3, [r7, #15]
 800503e:	7b7a      	ldrb	r2, [r7, #13]
 8005040:	4909      	ldr	r1, [pc, #36]	@ (8005068 <UARTEx_SetNbDataToProcess+0x94>)
 8005042:	5c8a      	ldrb	r2, [r1, r2]
 8005044:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8005048:	7b7a      	ldrb	r2, [r7, #13]
 800504a:	4908      	ldr	r1, [pc, #32]	@ (800506c <UARTEx_SetNbDataToProcess+0x98>)
 800504c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800504e:	fb93 f3f2 	sdiv	r3, r3, r2
 8005052:	b29a      	uxth	r2, r3
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800505a:	bf00      	nop
 800505c:	3714      	adds	r7, #20
 800505e:	46bd      	mov	sp, r7
 8005060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005064:	4770      	bx	lr
 8005066:	bf00      	nop
 8005068:	0800a050 	.word	0x0800a050
 800506c:	0800a058 	.word	0x0800a058

08005070 <__NVIC_SetPriority>:
{
 8005070:	b480      	push	{r7}
 8005072:	b083      	sub	sp, #12
 8005074:	af00      	add	r7, sp, #0
 8005076:	4603      	mov	r3, r0
 8005078:	6039      	str	r1, [r7, #0]
 800507a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800507c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005080:	2b00      	cmp	r3, #0
 8005082:	db0a      	blt.n	800509a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005084:	683b      	ldr	r3, [r7, #0]
 8005086:	b2da      	uxtb	r2, r3
 8005088:	490c      	ldr	r1, [pc, #48]	@ (80050bc <__NVIC_SetPriority+0x4c>)
 800508a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800508e:	0112      	lsls	r2, r2, #4
 8005090:	b2d2      	uxtb	r2, r2
 8005092:	440b      	add	r3, r1
 8005094:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8005098:	e00a      	b.n	80050b0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800509a:	683b      	ldr	r3, [r7, #0]
 800509c:	b2da      	uxtb	r2, r3
 800509e:	4908      	ldr	r1, [pc, #32]	@ (80050c0 <__NVIC_SetPriority+0x50>)
 80050a0:	79fb      	ldrb	r3, [r7, #7]
 80050a2:	f003 030f 	and.w	r3, r3, #15
 80050a6:	3b04      	subs	r3, #4
 80050a8:	0112      	lsls	r2, r2, #4
 80050aa:	b2d2      	uxtb	r2, r2
 80050ac:	440b      	add	r3, r1
 80050ae:	761a      	strb	r2, [r3, #24]
}
 80050b0:	bf00      	nop
 80050b2:	370c      	adds	r7, #12
 80050b4:	46bd      	mov	sp, r7
 80050b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ba:	4770      	bx	lr
 80050bc:	e000e100 	.word	0xe000e100
 80050c0:	e000ed00 	.word	0xe000ed00

080050c4 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 80050c4:	b580      	push	{r7, lr}
 80050c6:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 80050c8:	4b05      	ldr	r3, [pc, #20]	@ (80050e0 <SysTick_Handler+0x1c>)
 80050ca:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 80050cc:	f002 fc70 	bl	80079b0 <xTaskGetSchedulerState>
 80050d0:	4603      	mov	r3, r0
 80050d2:	2b01      	cmp	r3, #1
 80050d4:	d001      	beq.n	80050da <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 80050d6:	f003 fb67 	bl	80087a8 <xPortSysTickHandler>
  }
}
 80050da:	bf00      	nop
 80050dc:	bd80      	pop	{r7, pc}
 80050de:	bf00      	nop
 80050e0:	e000e010 	.word	0xe000e010

080050e4 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80050e4:	b580      	push	{r7, lr}
 80050e6:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 80050e8:	2100      	movs	r1, #0
 80050ea:	f06f 0004 	mvn.w	r0, #4
 80050ee:	f7ff ffbf 	bl	8005070 <__NVIC_SetPriority>
#endif
}
 80050f2:	bf00      	nop
 80050f4:	bd80      	pop	{r7, pc}
	...

080050f8 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80050f8:	b480      	push	{r7}
 80050fa:	b083      	sub	sp, #12
 80050fc:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80050fe:	f3ef 8305 	mrs	r3, IPSR
 8005102:	603b      	str	r3, [r7, #0]
  return(result);
 8005104:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005106:	2b00      	cmp	r3, #0
 8005108:	d003      	beq.n	8005112 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800510a:	f06f 0305 	mvn.w	r3, #5
 800510e:	607b      	str	r3, [r7, #4]
 8005110:	e00c      	b.n	800512c <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8005112:	4b0a      	ldr	r3, [pc, #40]	@ (800513c <osKernelInitialize+0x44>)
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	2b00      	cmp	r3, #0
 8005118:	d105      	bne.n	8005126 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800511a:	4b08      	ldr	r3, [pc, #32]	@ (800513c <osKernelInitialize+0x44>)
 800511c:	2201      	movs	r2, #1
 800511e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8005120:	2300      	movs	r3, #0
 8005122:	607b      	str	r3, [r7, #4]
 8005124:	e002      	b.n	800512c <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8005126:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800512a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800512c:	687b      	ldr	r3, [r7, #4]
}
 800512e:	4618      	mov	r0, r3
 8005130:	370c      	adds	r7, #12
 8005132:	46bd      	mov	sp, r7
 8005134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005138:	4770      	bx	lr
 800513a:	bf00      	nop
 800513c:	200001fc 	.word	0x200001fc

08005140 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8005140:	b580      	push	{r7, lr}
 8005142:	b082      	sub	sp, #8
 8005144:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005146:	f3ef 8305 	mrs	r3, IPSR
 800514a:	603b      	str	r3, [r7, #0]
  return(result);
 800514c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800514e:	2b00      	cmp	r3, #0
 8005150:	d003      	beq.n	800515a <osKernelStart+0x1a>
    stat = osErrorISR;
 8005152:	f06f 0305 	mvn.w	r3, #5
 8005156:	607b      	str	r3, [r7, #4]
 8005158:	e010      	b.n	800517c <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800515a:	4b0b      	ldr	r3, [pc, #44]	@ (8005188 <osKernelStart+0x48>)
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	2b01      	cmp	r3, #1
 8005160:	d109      	bne.n	8005176 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8005162:	f7ff ffbf 	bl	80050e4 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8005166:	4b08      	ldr	r3, [pc, #32]	@ (8005188 <osKernelStart+0x48>)
 8005168:	2202      	movs	r2, #2
 800516a:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800516c:	f001 ffc2 	bl	80070f4 <vTaskStartScheduler>
      stat = osOK;
 8005170:	2300      	movs	r3, #0
 8005172:	607b      	str	r3, [r7, #4]
 8005174:	e002      	b.n	800517c <osKernelStart+0x3c>
    } else {
      stat = osError;
 8005176:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800517a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800517c:	687b      	ldr	r3, [r7, #4]
}
 800517e:	4618      	mov	r0, r3
 8005180:	3708      	adds	r7, #8
 8005182:	46bd      	mov	sp, r7
 8005184:	bd80      	pop	{r7, pc}
 8005186:	bf00      	nop
 8005188:	200001fc 	.word	0x200001fc

0800518c <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800518c:	b580      	push	{r7, lr}
 800518e:	b08e      	sub	sp, #56	@ 0x38
 8005190:	af04      	add	r7, sp, #16
 8005192:	60f8      	str	r0, [r7, #12]
 8005194:	60b9      	str	r1, [r7, #8]
 8005196:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8005198:	2300      	movs	r3, #0
 800519a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800519c:	f3ef 8305 	mrs	r3, IPSR
 80051a0:	617b      	str	r3, [r7, #20]
  return(result);
 80051a2:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	d17e      	bne.n	80052a6 <osThreadNew+0x11a>
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	d07b      	beq.n	80052a6 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 80051ae:	2380      	movs	r3, #128	@ 0x80
 80051b0:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 80051b2:	2318      	movs	r3, #24
 80051b4:	61fb      	str	r3, [r7, #28]

    name = NULL;
 80051b6:	2300      	movs	r3, #0
 80051b8:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 80051ba:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80051be:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	d045      	beq.n	8005252 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	d002      	beq.n	80051d4 <osThreadNew+0x48>
        name = attr->name;
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	699b      	ldr	r3, [r3, #24]
 80051d8:	2b00      	cmp	r3, #0
 80051da:	d002      	beq.n	80051e2 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	699b      	ldr	r3, [r3, #24]
 80051e0:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80051e2:	69fb      	ldr	r3, [r7, #28]
 80051e4:	2b00      	cmp	r3, #0
 80051e6:	d008      	beq.n	80051fa <osThreadNew+0x6e>
 80051e8:	69fb      	ldr	r3, [r7, #28]
 80051ea:	2b38      	cmp	r3, #56	@ 0x38
 80051ec:	d805      	bhi.n	80051fa <osThreadNew+0x6e>
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	685b      	ldr	r3, [r3, #4]
 80051f2:	f003 0301 	and.w	r3, r3, #1
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d001      	beq.n	80051fe <osThreadNew+0x72>
        return (NULL);
 80051fa:	2300      	movs	r3, #0
 80051fc:	e054      	b.n	80052a8 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	695b      	ldr	r3, [r3, #20]
 8005202:	2b00      	cmp	r3, #0
 8005204:	d003      	beq.n	800520e <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	695b      	ldr	r3, [r3, #20]
 800520a:	089b      	lsrs	r3, r3, #2
 800520c:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	689b      	ldr	r3, [r3, #8]
 8005212:	2b00      	cmp	r3, #0
 8005214:	d00e      	beq.n	8005234 <osThreadNew+0xa8>
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	68db      	ldr	r3, [r3, #12]
 800521a:	2b5b      	cmp	r3, #91	@ 0x5b
 800521c:	d90a      	bls.n	8005234 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8005222:	2b00      	cmp	r3, #0
 8005224:	d006      	beq.n	8005234 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	695b      	ldr	r3, [r3, #20]
 800522a:	2b00      	cmp	r3, #0
 800522c:	d002      	beq.n	8005234 <osThreadNew+0xa8>
        mem = 1;
 800522e:	2301      	movs	r3, #1
 8005230:	61bb      	str	r3, [r7, #24]
 8005232:	e010      	b.n	8005256 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	689b      	ldr	r3, [r3, #8]
 8005238:	2b00      	cmp	r3, #0
 800523a:	d10c      	bne.n	8005256 <osThreadNew+0xca>
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	68db      	ldr	r3, [r3, #12]
 8005240:	2b00      	cmp	r3, #0
 8005242:	d108      	bne.n	8005256 <osThreadNew+0xca>
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	691b      	ldr	r3, [r3, #16]
 8005248:	2b00      	cmp	r3, #0
 800524a:	d104      	bne.n	8005256 <osThreadNew+0xca>
          mem = 0;
 800524c:	2300      	movs	r3, #0
 800524e:	61bb      	str	r3, [r7, #24]
 8005250:	e001      	b.n	8005256 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8005252:	2300      	movs	r3, #0
 8005254:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8005256:	69bb      	ldr	r3, [r7, #24]
 8005258:	2b01      	cmp	r3, #1
 800525a:	d110      	bne.n	800527e <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8005260:	687a      	ldr	r2, [r7, #4]
 8005262:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8005264:	9202      	str	r2, [sp, #8]
 8005266:	9301      	str	r3, [sp, #4]
 8005268:	69fb      	ldr	r3, [r7, #28]
 800526a:	9300      	str	r3, [sp, #0]
 800526c:	68bb      	ldr	r3, [r7, #8]
 800526e:	6a3a      	ldr	r2, [r7, #32]
 8005270:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005272:	68f8      	ldr	r0, [r7, #12]
 8005274:	f001 fd62 	bl	8006d3c <xTaskCreateStatic>
 8005278:	4603      	mov	r3, r0
 800527a:	613b      	str	r3, [r7, #16]
 800527c:	e013      	b.n	80052a6 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800527e:	69bb      	ldr	r3, [r7, #24]
 8005280:	2b00      	cmp	r3, #0
 8005282:	d110      	bne.n	80052a6 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8005284:	6a3b      	ldr	r3, [r7, #32]
 8005286:	b29a      	uxth	r2, r3
 8005288:	f107 0310 	add.w	r3, r7, #16
 800528c:	9301      	str	r3, [sp, #4]
 800528e:	69fb      	ldr	r3, [r7, #28]
 8005290:	9300      	str	r3, [sp, #0]
 8005292:	68bb      	ldr	r3, [r7, #8]
 8005294:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005296:	68f8      	ldr	r0, [r7, #12]
 8005298:	f001 fdb0 	bl	8006dfc <xTaskCreate>
 800529c:	4603      	mov	r3, r0
 800529e:	2b01      	cmp	r3, #1
 80052a0:	d001      	beq.n	80052a6 <osThreadNew+0x11a>
            hTask = NULL;
 80052a2:	2300      	movs	r3, #0
 80052a4:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 80052a6:	693b      	ldr	r3, [r7, #16]
}
 80052a8:	4618      	mov	r0, r3
 80052aa:	3728      	adds	r7, #40	@ 0x28
 80052ac:	46bd      	mov	sp, r7
 80052ae:	bd80      	pop	{r7, pc}

080052b0 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 80052b0:	b580      	push	{r7, lr}
 80052b2:	b084      	sub	sp, #16
 80052b4:	af00      	add	r7, sp, #0
 80052b6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80052b8:	f3ef 8305 	mrs	r3, IPSR
 80052bc:	60bb      	str	r3, [r7, #8]
  return(result);
 80052be:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80052c0:	2b00      	cmp	r3, #0
 80052c2:	d003      	beq.n	80052cc <osDelay+0x1c>
    stat = osErrorISR;
 80052c4:	f06f 0305 	mvn.w	r3, #5
 80052c8:	60fb      	str	r3, [r7, #12]
 80052ca:	e007      	b.n	80052dc <osDelay+0x2c>
  }
  else {
    stat = osOK;
 80052cc:	2300      	movs	r3, #0
 80052ce:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	d002      	beq.n	80052dc <osDelay+0x2c>
      vTaskDelay(ticks);
 80052d6:	6878      	ldr	r0, [r7, #4]
 80052d8:	f001 fed6 	bl	8007088 <vTaskDelay>
    }
  }

  return (stat);
 80052dc:	68fb      	ldr	r3, [r7, #12]
}
 80052de:	4618      	mov	r0, r3
 80052e0:	3710      	adds	r7, #16
 80052e2:	46bd      	mov	sp, r7
 80052e4:	bd80      	pop	{r7, pc}

080052e6 <osMutexNew>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_MUTEX == 1)

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 80052e6:	b580      	push	{r7, lr}
 80052e8:	b088      	sub	sp, #32
 80052ea:	af00      	add	r7, sp, #0
 80052ec:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 80052ee:	2300      	movs	r3, #0
 80052f0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80052f2:	f3ef 8305 	mrs	r3, IPSR
 80052f6:	60bb      	str	r3, [r7, #8]
  return(result);
 80052f8:	68bb      	ldr	r3, [r7, #8]

  if (!IS_IRQ()) {
 80052fa:	2b00      	cmp	r3, #0
 80052fc:	d174      	bne.n	80053e8 <osMutexNew+0x102>
    if (attr != NULL) {
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	2b00      	cmp	r3, #0
 8005302:	d003      	beq.n	800530c <osMutexNew+0x26>
      type = attr->attr_bits;
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	685b      	ldr	r3, [r3, #4]
 8005308:	61bb      	str	r3, [r7, #24]
 800530a:	e001      	b.n	8005310 <osMutexNew+0x2a>
    } else {
      type = 0U;
 800530c:	2300      	movs	r3, #0
 800530e:	61bb      	str	r3, [r7, #24]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 8005310:	69bb      	ldr	r3, [r7, #24]
 8005312:	f003 0301 	and.w	r3, r3, #1
 8005316:	2b00      	cmp	r3, #0
 8005318:	d002      	beq.n	8005320 <osMutexNew+0x3a>
      rmtx = 1U;
 800531a:	2301      	movs	r3, #1
 800531c:	617b      	str	r3, [r7, #20]
 800531e:	e001      	b.n	8005324 <osMutexNew+0x3e>
    } else {
      rmtx = 0U;
 8005320:	2300      	movs	r3, #0
 8005322:	617b      	str	r3, [r7, #20]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 8005324:	69bb      	ldr	r3, [r7, #24]
 8005326:	f003 0308 	and.w	r3, r3, #8
 800532a:	2b00      	cmp	r3, #0
 800532c:	d15c      	bne.n	80053e8 <osMutexNew+0x102>
      mem = -1;
 800532e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8005332:	613b      	str	r3, [r7, #16]

      if (attr != NULL) {
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	2b00      	cmp	r3, #0
 8005338:	d015      	beq.n	8005366 <osMutexNew+0x80>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	689b      	ldr	r3, [r3, #8]
 800533e:	2b00      	cmp	r3, #0
 8005340:	d006      	beq.n	8005350 <osMutexNew+0x6a>
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	68db      	ldr	r3, [r3, #12]
 8005346:	2b4f      	cmp	r3, #79	@ 0x4f
 8005348:	d902      	bls.n	8005350 <osMutexNew+0x6a>
          mem = 1;
 800534a:	2301      	movs	r3, #1
 800534c:	613b      	str	r3, [r7, #16]
 800534e:	e00c      	b.n	800536a <osMutexNew+0x84>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	689b      	ldr	r3, [r3, #8]
 8005354:	2b00      	cmp	r3, #0
 8005356:	d108      	bne.n	800536a <osMutexNew+0x84>
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	68db      	ldr	r3, [r3, #12]
 800535c:	2b00      	cmp	r3, #0
 800535e:	d104      	bne.n	800536a <osMutexNew+0x84>
            mem = 0;
 8005360:	2300      	movs	r3, #0
 8005362:	613b      	str	r3, [r7, #16]
 8005364:	e001      	b.n	800536a <osMutexNew+0x84>
          }
        }
      }
      else {
        mem = 0;
 8005366:	2300      	movs	r3, #0
 8005368:	613b      	str	r3, [r7, #16]
      }

      if (mem == 1) {
 800536a:	693b      	ldr	r3, [r7, #16]
 800536c:	2b01      	cmp	r3, #1
 800536e:	d112      	bne.n	8005396 <osMutexNew+0xb0>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          if (rmtx != 0U) {
 8005370:	697b      	ldr	r3, [r7, #20]
 8005372:	2b00      	cmp	r3, #0
 8005374:	d007      	beq.n	8005386 <osMutexNew+0xa0>
            #if (configUSE_RECURSIVE_MUTEXES == 1)
            hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	689b      	ldr	r3, [r3, #8]
 800537a:	4619      	mov	r1, r3
 800537c:	2004      	movs	r0, #4
 800537e:	f000 fd70 	bl	8005e62 <xQueueCreateMutexStatic>
 8005382:	61f8      	str	r0, [r7, #28]
 8005384:	e016      	b.n	80053b4 <osMutexNew+0xce>
            #endif
          }
          else {
            hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	689b      	ldr	r3, [r3, #8]
 800538a:	4619      	mov	r1, r3
 800538c:	2001      	movs	r0, #1
 800538e:	f000 fd68 	bl	8005e62 <xQueueCreateMutexStatic>
 8005392:	61f8      	str	r0, [r7, #28]
 8005394:	e00e      	b.n	80053b4 <osMutexNew+0xce>
          }
        #endif
      }
      else {
        if (mem == 0) {
 8005396:	693b      	ldr	r3, [r7, #16]
 8005398:	2b00      	cmp	r3, #0
 800539a:	d10b      	bne.n	80053b4 <osMutexNew+0xce>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            if (rmtx != 0U) {
 800539c:	697b      	ldr	r3, [r7, #20]
 800539e:	2b00      	cmp	r3, #0
 80053a0:	d004      	beq.n	80053ac <osMutexNew+0xc6>
              #if (configUSE_RECURSIVE_MUTEXES == 1)
              hMutex = xSemaphoreCreateRecursiveMutex ();
 80053a2:	2004      	movs	r0, #4
 80053a4:	f000 fd45 	bl	8005e32 <xQueueCreateMutex>
 80053a8:	61f8      	str	r0, [r7, #28]
 80053aa:	e003      	b.n	80053b4 <osMutexNew+0xce>
              #endif
            } else {
              hMutex = xSemaphoreCreateMutex ();
 80053ac:	2001      	movs	r0, #1
 80053ae:	f000 fd40 	bl	8005e32 <xQueueCreateMutex>
 80053b2:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 80053b4:	69fb      	ldr	r3, [r7, #28]
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	d00c      	beq.n	80053d4 <osMutexNew+0xee>
        if (attr != NULL) {
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	2b00      	cmp	r3, #0
 80053be:	d003      	beq.n	80053c8 <osMutexNew+0xe2>
          name = attr->name;
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	60fb      	str	r3, [r7, #12]
 80053c6:	e001      	b.n	80053cc <osMutexNew+0xe6>
        } else {
          name = NULL;
 80053c8:	2300      	movs	r3, #0
 80053ca:	60fb      	str	r3, [r7, #12]
        }
        vQueueAddToRegistry (hMutex, name);
 80053cc:	68f9      	ldr	r1, [r7, #12]
 80053ce:	69f8      	ldr	r0, [r7, #28]
 80053d0:	f001 fc2c 	bl	8006c2c <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 80053d4:	69fb      	ldr	r3, [r7, #28]
 80053d6:	2b00      	cmp	r3, #0
 80053d8:	d006      	beq.n	80053e8 <osMutexNew+0x102>
 80053da:	697b      	ldr	r3, [r7, #20]
 80053dc:	2b00      	cmp	r3, #0
 80053de:	d003      	beq.n	80053e8 <osMutexNew+0x102>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 80053e0:	69fb      	ldr	r3, [r7, #28]
 80053e2:	f043 0301 	orr.w	r3, r3, #1
 80053e6:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return ((osMutexId_t)hMutex);
 80053e8:	69fb      	ldr	r3, [r7, #28]
}
 80053ea:	4618      	mov	r0, r3
 80053ec:	3720      	adds	r7, #32
 80053ee:	46bd      	mov	sp, r7
 80053f0:	bd80      	pop	{r7, pc}

080053f2 <osMutexAcquire>:

osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 80053f2:	b580      	push	{r7, lr}
 80053f4:	b086      	sub	sp, #24
 80053f6:	af00      	add	r7, sp, #0
 80053f8:	6078      	str	r0, [r7, #4]
 80053fa:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	f023 0301 	bic.w	r3, r3, #1
 8005402:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	f003 0301 	and.w	r3, r3, #1
 800540a:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 800540c:	2300      	movs	r3, #0
 800540e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005410:	f3ef 8305 	mrs	r3, IPSR
 8005414:	60bb      	str	r3, [r7, #8]
  return(result);
 8005416:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 8005418:	2b00      	cmp	r3, #0
 800541a:	d003      	beq.n	8005424 <osMutexAcquire+0x32>
    stat = osErrorISR;
 800541c:	f06f 0305 	mvn.w	r3, #5
 8005420:	617b      	str	r3, [r7, #20]
 8005422:	e02c      	b.n	800547e <osMutexAcquire+0x8c>
  }
  else if (hMutex == NULL) {
 8005424:	693b      	ldr	r3, [r7, #16]
 8005426:	2b00      	cmp	r3, #0
 8005428:	d103      	bne.n	8005432 <osMutexAcquire+0x40>
    stat = osErrorParameter;
 800542a:	f06f 0303 	mvn.w	r3, #3
 800542e:	617b      	str	r3, [r7, #20]
 8005430:	e025      	b.n	800547e <osMutexAcquire+0x8c>
  }
  else {
    if (rmtx != 0U) {
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	2b00      	cmp	r3, #0
 8005436:	d011      	beq.n	800545c <osMutexAcquire+0x6a>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 8005438:	6839      	ldr	r1, [r7, #0]
 800543a:	6938      	ldr	r0, [r7, #16]
 800543c:	f000 fd61 	bl	8005f02 <xQueueTakeMutexRecursive>
 8005440:	4603      	mov	r3, r0
 8005442:	2b01      	cmp	r3, #1
 8005444:	d01b      	beq.n	800547e <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 8005446:	683b      	ldr	r3, [r7, #0]
 8005448:	2b00      	cmp	r3, #0
 800544a:	d003      	beq.n	8005454 <osMutexAcquire+0x62>
          stat = osErrorTimeout;
 800544c:	f06f 0301 	mvn.w	r3, #1
 8005450:	617b      	str	r3, [r7, #20]
 8005452:	e014      	b.n	800547e <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 8005454:	f06f 0302 	mvn.w	r3, #2
 8005458:	617b      	str	r3, [r7, #20]
 800545a:	e010      	b.n	800547e <osMutexAcquire+0x8c>
        }
      }
      #endif
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 800545c:	6839      	ldr	r1, [r7, #0]
 800545e:	6938      	ldr	r0, [r7, #16]
 8005460:	f001 f906 	bl	8006670 <xQueueSemaphoreTake>
 8005464:	4603      	mov	r3, r0
 8005466:	2b01      	cmp	r3, #1
 8005468:	d009      	beq.n	800547e <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 800546a:	683b      	ldr	r3, [r7, #0]
 800546c:	2b00      	cmp	r3, #0
 800546e:	d003      	beq.n	8005478 <osMutexAcquire+0x86>
          stat = osErrorTimeout;
 8005470:	f06f 0301 	mvn.w	r3, #1
 8005474:	617b      	str	r3, [r7, #20]
 8005476:	e002      	b.n	800547e <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 8005478:	f06f 0302 	mvn.w	r3, #2
 800547c:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return (stat);
 800547e:	697b      	ldr	r3, [r7, #20]
}
 8005480:	4618      	mov	r0, r3
 8005482:	3718      	adds	r7, #24
 8005484:	46bd      	mov	sp, r7
 8005486:	bd80      	pop	{r7, pc}

08005488 <osMutexRelease>:

osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 8005488:	b580      	push	{r7, lr}
 800548a:	b086      	sub	sp, #24
 800548c:	af00      	add	r7, sp, #0
 800548e:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	f023 0301 	bic.w	r3, r3, #1
 8005496:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	f003 0301 	and.w	r3, r3, #1
 800549e:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 80054a0:	2300      	movs	r3, #0
 80054a2:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80054a4:	f3ef 8305 	mrs	r3, IPSR
 80054a8:	60bb      	str	r3, [r7, #8]
  return(result);
 80054aa:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 80054ac:	2b00      	cmp	r3, #0
 80054ae:	d003      	beq.n	80054b8 <osMutexRelease+0x30>
    stat = osErrorISR;
 80054b0:	f06f 0305 	mvn.w	r3, #5
 80054b4:	617b      	str	r3, [r7, #20]
 80054b6:	e01f      	b.n	80054f8 <osMutexRelease+0x70>
  }
  else if (hMutex == NULL) {
 80054b8:	693b      	ldr	r3, [r7, #16]
 80054ba:	2b00      	cmp	r3, #0
 80054bc:	d103      	bne.n	80054c6 <osMutexRelease+0x3e>
    stat = osErrorParameter;
 80054be:	f06f 0303 	mvn.w	r3, #3
 80054c2:	617b      	str	r3, [r7, #20]
 80054c4:	e018      	b.n	80054f8 <osMutexRelease+0x70>
  }
  else {
    if (rmtx != 0U) {
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	2b00      	cmp	r3, #0
 80054ca:	d009      	beq.n	80054e0 <osMutexRelease+0x58>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 80054cc:	6938      	ldr	r0, [r7, #16]
 80054ce:	f000 fce3 	bl	8005e98 <xQueueGiveMutexRecursive>
 80054d2:	4603      	mov	r3, r0
 80054d4:	2b01      	cmp	r3, #1
 80054d6:	d00f      	beq.n	80054f8 <osMutexRelease+0x70>
        stat = osErrorResource;
 80054d8:	f06f 0302 	mvn.w	r3, #2
 80054dc:	617b      	str	r3, [r7, #20]
 80054de:	e00b      	b.n	80054f8 <osMutexRelease+0x70>
      }
      #endif
    }
    else {
      if (xSemaphoreGive (hMutex) != pdPASS) {
 80054e0:	2300      	movs	r3, #0
 80054e2:	2200      	movs	r2, #0
 80054e4:	2100      	movs	r1, #0
 80054e6:	6938      	ldr	r0, [r7, #16]
 80054e8:	f000 fdb0 	bl	800604c <xQueueGenericSend>
 80054ec:	4603      	mov	r3, r0
 80054ee:	2b01      	cmp	r3, #1
 80054f0:	d002      	beq.n	80054f8 <osMutexRelease+0x70>
        stat = osErrorResource;
 80054f2:	f06f 0302 	mvn.w	r3, #2
 80054f6:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 80054f8:	697b      	ldr	r3, [r7, #20]
}
 80054fa:	4618      	mov	r0, r3
 80054fc:	3718      	adds	r7, #24
 80054fe:	46bd      	mov	sp, r7
 8005500:	bd80      	pop	{r7, pc}

08005502 <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 8005502:	b580      	push	{r7, lr}
 8005504:	b08a      	sub	sp, #40	@ 0x28
 8005506:	af02      	add	r7, sp, #8
 8005508:	60f8      	str	r0, [r7, #12]
 800550a:	60b9      	str	r1, [r7, #8]
 800550c:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 800550e:	2300      	movs	r3, #0
 8005510:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005512:	f3ef 8305 	mrs	r3, IPSR
 8005516:	613b      	str	r3, [r7, #16]
  return(result);
 8005518:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 800551a:	2b00      	cmp	r3, #0
 800551c:	d175      	bne.n	800560a <osSemaphoreNew+0x108>
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	2b00      	cmp	r3, #0
 8005522:	d072      	beq.n	800560a <osSemaphoreNew+0x108>
 8005524:	68ba      	ldr	r2, [r7, #8]
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	429a      	cmp	r2, r3
 800552a:	d86e      	bhi.n	800560a <osSemaphoreNew+0x108>
    mem = -1;
 800552c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8005530:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	2b00      	cmp	r3, #0
 8005536:	d015      	beq.n	8005564 <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	689b      	ldr	r3, [r3, #8]
 800553c:	2b00      	cmp	r3, #0
 800553e:	d006      	beq.n	800554e <osSemaphoreNew+0x4c>
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	68db      	ldr	r3, [r3, #12]
 8005544:	2b4f      	cmp	r3, #79	@ 0x4f
 8005546:	d902      	bls.n	800554e <osSemaphoreNew+0x4c>
        mem = 1;
 8005548:	2301      	movs	r3, #1
 800554a:	61bb      	str	r3, [r7, #24]
 800554c:	e00c      	b.n	8005568 <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	689b      	ldr	r3, [r3, #8]
 8005552:	2b00      	cmp	r3, #0
 8005554:	d108      	bne.n	8005568 <osSemaphoreNew+0x66>
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	68db      	ldr	r3, [r3, #12]
 800555a:	2b00      	cmp	r3, #0
 800555c:	d104      	bne.n	8005568 <osSemaphoreNew+0x66>
          mem = 0;
 800555e:	2300      	movs	r3, #0
 8005560:	61bb      	str	r3, [r7, #24]
 8005562:	e001      	b.n	8005568 <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 8005564:	2300      	movs	r3, #0
 8005566:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 8005568:	69bb      	ldr	r3, [r7, #24]
 800556a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800556e:	d04c      	beq.n	800560a <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	2b01      	cmp	r3, #1
 8005574:	d128      	bne.n	80055c8 <osSemaphoreNew+0xc6>
        if (mem == 1) {
 8005576:	69bb      	ldr	r3, [r7, #24]
 8005578:	2b01      	cmp	r3, #1
 800557a:	d10a      	bne.n	8005592 <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	689b      	ldr	r3, [r3, #8]
 8005580:	2203      	movs	r2, #3
 8005582:	9200      	str	r2, [sp, #0]
 8005584:	2200      	movs	r2, #0
 8005586:	2100      	movs	r1, #0
 8005588:	2001      	movs	r0, #1
 800558a:	f000 fb5d 	bl	8005c48 <xQueueGenericCreateStatic>
 800558e:	61f8      	str	r0, [r7, #28]
 8005590:	e005      	b.n	800559e <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 8005592:	2203      	movs	r2, #3
 8005594:	2100      	movs	r1, #0
 8005596:	2001      	movs	r0, #1
 8005598:	f000 fbd3 	bl	8005d42 <xQueueGenericCreate>
 800559c:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 800559e:	69fb      	ldr	r3, [r7, #28]
 80055a0:	2b00      	cmp	r3, #0
 80055a2:	d022      	beq.n	80055ea <osSemaphoreNew+0xe8>
 80055a4:	68bb      	ldr	r3, [r7, #8]
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	d01f      	beq.n	80055ea <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 80055aa:	2300      	movs	r3, #0
 80055ac:	2200      	movs	r2, #0
 80055ae:	2100      	movs	r1, #0
 80055b0:	69f8      	ldr	r0, [r7, #28]
 80055b2:	f000 fd4b 	bl	800604c <xQueueGenericSend>
 80055b6:	4603      	mov	r3, r0
 80055b8:	2b01      	cmp	r3, #1
 80055ba:	d016      	beq.n	80055ea <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 80055bc:	69f8      	ldr	r0, [r7, #28]
 80055be:	f001 f9e9 	bl	8006994 <vQueueDelete>
            hSemaphore = NULL;
 80055c2:	2300      	movs	r3, #0
 80055c4:	61fb      	str	r3, [r7, #28]
 80055c6:	e010      	b.n	80055ea <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 80055c8:	69bb      	ldr	r3, [r7, #24]
 80055ca:	2b01      	cmp	r3, #1
 80055cc:	d108      	bne.n	80055e0 <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	689b      	ldr	r3, [r3, #8]
 80055d2:	461a      	mov	r2, r3
 80055d4:	68b9      	ldr	r1, [r7, #8]
 80055d6:	68f8      	ldr	r0, [r7, #12]
 80055d8:	f000 fcca 	bl	8005f70 <xQueueCreateCountingSemaphoreStatic>
 80055dc:	61f8      	str	r0, [r7, #28]
 80055de:	e004      	b.n	80055ea <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 80055e0:	68b9      	ldr	r1, [r7, #8]
 80055e2:	68f8      	ldr	r0, [r7, #12]
 80055e4:	f000 fcfd 	bl	8005fe2 <xQueueCreateCountingSemaphore>
 80055e8:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 80055ea:	69fb      	ldr	r3, [r7, #28]
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	d00c      	beq.n	800560a <osSemaphoreNew+0x108>
        if (attr != NULL) {
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	2b00      	cmp	r3, #0
 80055f4:	d003      	beq.n	80055fe <osSemaphoreNew+0xfc>
          name = attr->name;
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	617b      	str	r3, [r7, #20]
 80055fc:	e001      	b.n	8005602 <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 80055fe:	2300      	movs	r3, #0
 8005600:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 8005602:	6979      	ldr	r1, [r7, #20]
 8005604:	69f8      	ldr	r0, [r7, #28]
 8005606:	f001 fb11 	bl	8006c2c <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 800560a:	69fb      	ldr	r3, [r7, #28]
}
 800560c:	4618      	mov	r0, r3
 800560e:	3720      	adds	r7, #32
 8005610:	46bd      	mov	sp, r7
 8005612:	bd80      	pop	{r7, pc}

08005614 <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 8005614:	b580      	push	{r7, lr}
 8005616:	b086      	sub	sp, #24
 8005618:	af00      	add	r7, sp, #0
 800561a:	6078      	str	r0, [r7, #4]
 800561c:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8005622:	2300      	movs	r3, #0
 8005624:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 8005626:	693b      	ldr	r3, [r7, #16]
 8005628:	2b00      	cmp	r3, #0
 800562a:	d103      	bne.n	8005634 <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 800562c:	f06f 0303 	mvn.w	r3, #3
 8005630:	617b      	str	r3, [r7, #20]
 8005632:	e039      	b.n	80056a8 <osSemaphoreAcquire+0x94>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005634:	f3ef 8305 	mrs	r3, IPSR
 8005638:	60fb      	str	r3, [r7, #12]
  return(result);
 800563a:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 800563c:	2b00      	cmp	r3, #0
 800563e:	d022      	beq.n	8005686 <osSemaphoreAcquire+0x72>
    if (timeout != 0U) {
 8005640:	683b      	ldr	r3, [r7, #0]
 8005642:	2b00      	cmp	r3, #0
 8005644:	d003      	beq.n	800564e <osSemaphoreAcquire+0x3a>
      stat = osErrorParameter;
 8005646:	f06f 0303 	mvn.w	r3, #3
 800564a:	617b      	str	r3, [r7, #20]
 800564c:	e02c      	b.n	80056a8 <osSemaphoreAcquire+0x94>
    }
    else {
      yield = pdFALSE;
 800564e:	2300      	movs	r3, #0
 8005650:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 8005652:	f107 0308 	add.w	r3, r7, #8
 8005656:	461a      	mov	r2, r3
 8005658:	2100      	movs	r1, #0
 800565a:	6938      	ldr	r0, [r7, #16]
 800565c:	f001 f918 	bl	8006890 <xQueueReceiveFromISR>
 8005660:	4603      	mov	r3, r0
 8005662:	2b01      	cmp	r3, #1
 8005664:	d003      	beq.n	800566e <osSemaphoreAcquire+0x5a>
        stat = osErrorResource;
 8005666:	f06f 0302 	mvn.w	r3, #2
 800566a:	617b      	str	r3, [r7, #20]
 800566c:	e01c      	b.n	80056a8 <osSemaphoreAcquire+0x94>
      } else {
        portYIELD_FROM_ISR (yield);
 800566e:	68bb      	ldr	r3, [r7, #8]
 8005670:	2b00      	cmp	r3, #0
 8005672:	d019      	beq.n	80056a8 <osSemaphoreAcquire+0x94>
 8005674:	4b0f      	ldr	r3, [pc, #60]	@ (80056b4 <osSemaphoreAcquire+0xa0>)
 8005676:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800567a:	601a      	str	r2, [r3, #0]
 800567c:	f3bf 8f4f 	dsb	sy
 8005680:	f3bf 8f6f 	isb	sy
 8005684:	e010      	b.n	80056a8 <osSemaphoreAcquire+0x94>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 8005686:	6839      	ldr	r1, [r7, #0]
 8005688:	6938      	ldr	r0, [r7, #16]
 800568a:	f000 fff1 	bl	8006670 <xQueueSemaphoreTake>
 800568e:	4603      	mov	r3, r0
 8005690:	2b01      	cmp	r3, #1
 8005692:	d009      	beq.n	80056a8 <osSemaphoreAcquire+0x94>
      if (timeout != 0U) {
 8005694:	683b      	ldr	r3, [r7, #0]
 8005696:	2b00      	cmp	r3, #0
 8005698:	d003      	beq.n	80056a2 <osSemaphoreAcquire+0x8e>
        stat = osErrorTimeout;
 800569a:	f06f 0301 	mvn.w	r3, #1
 800569e:	617b      	str	r3, [r7, #20]
 80056a0:	e002      	b.n	80056a8 <osSemaphoreAcquire+0x94>
      } else {
        stat = osErrorResource;
 80056a2:	f06f 0302 	mvn.w	r3, #2
 80056a6:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 80056a8:	697b      	ldr	r3, [r7, #20]
}
 80056aa:	4618      	mov	r0, r3
 80056ac:	3718      	adds	r7, #24
 80056ae:	46bd      	mov	sp, r7
 80056b0:	bd80      	pop	{r7, pc}
 80056b2:	bf00      	nop
 80056b4:	e000ed04 	.word	0xe000ed04

080056b8 <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 80056b8:	b580      	push	{r7, lr}
 80056ba:	b086      	sub	sp, #24
 80056bc:	af00      	add	r7, sp, #0
 80056be:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 80056c4:	2300      	movs	r3, #0
 80056c6:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 80056c8:	693b      	ldr	r3, [r7, #16]
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	d103      	bne.n	80056d6 <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 80056ce:	f06f 0303 	mvn.w	r3, #3
 80056d2:	617b      	str	r3, [r7, #20]
 80056d4:	e02c      	b.n	8005730 <osSemaphoreRelease+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80056d6:	f3ef 8305 	mrs	r3, IPSR
 80056da:	60fb      	str	r3, [r7, #12]
  return(result);
 80056dc:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 80056de:	2b00      	cmp	r3, #0
 80056e0:	d01a      	beq.n	8005718 <osSemaphoreRelease+0x60>
    yield = pdFALSE;
 80056e2:	2300      	movs	r3, #0
 80056e4:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 80056e6:	f107 0308 	add.w	r3, r7, #8
 80056ea:	4619      	mov	r1, r3
 80056ec:	6938      	ldr	r0, [r7, #16]
 80056ee:	f000 fe4d 	bl	800638c <xQueueGiveFromISR>
 80056f2:	4603      	mov	r3, r0
 80056f4:	2b01      	cmp	r3, #1
 80056f6:	d003      	beq.n	8005700 <osSemaphoreRelease+0x48>
      stat = osErrorResource;
 80056f8:	f06f 0302 	mvn.w	r3, #2
 80056fc:	617b      	str	r3, [r7, #20]
 80056fe:	e017      	b.n	8005730 <osSemaphoreRelease+0x78>
    } else {
      portYIELD_FROM_ISR (yield);
 8005700:	68bb      	ldr	r3, [r7, #8]
 8005702:	2b00      	cmp	r3, #0
 8005704:	d014      	beq.n	8005730 <osSemaphoreRelease+0x78>
 8005706:	4b0d      	ldr	r3, [pc, #52]	@ (800573c <osSemaphoreRelease+0x84>)
 8005708:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800570c:	601a      	str	r2, [r3, #0]
 800570e:	f3bf 8f4f 	dsb	sy
 8005712:	f3bf 8f6f 	isb	sy
 8005716:	e00b      	b.n	8005730 <osSemaphoreRelease+0x78>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8005718:	2300      	movs	r3, #0
 800571a:	2200      	movs	r2, #0
 800571c:	2100      	movs	r1, #0
 800571e:	6938      	ldr	r0, [r7, #16]
 8005720:	f000 fc94 	bl	800604c <xQueueGenericSend>
 8005724:	4603      	mov	r3, r0
 8005726:	2b01      	cmp	r3, #1
 8005728:	d002      	beq.n	8005730 <osSemaphoreRelease+0x78>
      stat = osErrorResource;
 800572a:	f06f 0302 	mvn.w	r3, #2
 800572e:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 8005730:	697b      	ldr	r3, [r7, #20]
}
 8005732:	4618      	mov	r0, r3
 8005734:	3718      	adds	r7, #24
 8005736:	46bd      	mov	sp, r7
 8005738:	bd80      	pop	{r7, pc}
 800573a:	bf00      	nop
 800573c:	e000ed04 	.word	0xe000ed04

08005740 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8005740:	b580      	push	{r7, lr}
 8005742:	b08a      	sub	sp, #40	@ 0x28
 8005744:	af02      	add	r7, sp, #8
 8005746:	60f8      	str	r0, [r7, #12]
 8005748:	60b9      	str	r1, [r7, #8]
 800574a:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 800574c:	2300      	movs	r3, #0
 800574e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005750:	f3ef 8305 	mrs	r3, IPSR
 8005754:	613b      	str	r3, [r7, #16]
  return(result);
 8005756:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8005758:	2b00      	cmp	r3, #0
 800575a:	d15f      	bne.n	800581c <osMessageQueueNew+0xdc>
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	2b00      	cmp	r3, #0
 8005760:	d05c      	beq.n	800581c <osMessageQueueNew+0xdc>
 8005762:	68bb      	ldr	r3, [r7, #8]
 8005764:	2b00      	cmp	r3, #0
 8005766:	d059      	beq.n	800581c <osMessageQueueNew+0xdc>
    mem = -1;
 8005768:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800576c:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	2b00      	cmp	r3, #0
 8005772:	d029      	beq.n	80057c8 <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	689b      	ldr	r3, [r3, #8]
 8005778:	2b00      	cmp	r3, #0
 800577a:	d012      	beq.n	80057a2 <osMessageQueueNew+0x62>
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	68db      	ldr	r3, [r3, #12]
 8005780:	2b4f      	cmp	r3, #79	@ 0x4f
 8005782:	d90e      	bls.n	80057a2 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8005788:	2b00      	cmp	r3, #0
 800578a:	d00a      	beq.n	80057a2 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	695a      	ldr	r2, [r3, #20]
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	68b9      	ldr	r1, [r7, #8]
 8005794:	fb01 f303 	mul.w	r3, r1, r3
 8005798:	429a      	cmp	r2, r3
 800579a:	d302      	bcc.n	80057a2 <osMessageQueueNew+0x62>
        mem = 1;
 800579c:	2301      	movs	r3, #1
 800579e:	61bb      	str	r3, [r7, #24]
 80057a0:	e014      	b.n	80057cc <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	689b      	ldr	r3, [r3, #8]
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	d110      	bne.n	80057cc <osMessageQueueNew+0x8c>
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	68db      	ldr	r3, [r3, #12]
 80057ae:	2b00      	cmp	r3, #0
 80057b0:	d10c      	bne.n	80057cc <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	d108      	bne.n	80057cc <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	695b      	ldr	r3, [r3, #20]
 80057be:	2b00      	cmp	r3, #0
 80057c0:	d104      	bne.n	80057cc <osMessageQueueNew+0x8c>
          mem = 0;
 80057c2:	2300      	movs	r3, #0
 80057c4:	61bb      	str	r3, [r7, #24]
 80057c6:	e001      	b.n	80057cc <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 80057c8:	2300      	movs	r3, #0
 80057ca:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80057cc:	69bb      	ldr	r3, [r7, #24]
 80057ce:	2b01      	cmp	r3, #1
 80057d0:	d10b      	bne.n	80057ea <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	691a      	ldr	r2, [r3, #16]
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	689b      	ldr	r3, [r3, #8]
 80057da:	2100      	movs	r1, #0
 80057dc:	9100      	str	r1, [sp, #0]
 80057de:	68b9      	ldr	r1, [r7, #8]
 80057e0:	68f8      	ldr	r0, [r7, #12]
 80057e2:	f000 fa31 	bl	8005c48 <xQueueGenericCreateStatic>
 80057e6:	61f8      	str	r0, [r7, #28]
 80057e8:	e008      	b.n	80057fc <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 80057ea:	69bb      	ldr	r3, [r7, #24]
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	d105      	bne.n	80057fc <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 80057f0:	2200      	movs	r2, #0
 80057f2:	68b9      	ldr	r1, [r7, #8]
 80057f4:	68f8      	ldr	r0, [r7, #12]
 80057f6:	f000 faa4 	bl	8005d42 <xQueueGenericCreate>
 80057fa:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 80057fc:	69fb      	ldr	r3, [r7, #28]
 80057fe:	2b00      	cmp	r3, #0
 8005800:	d00c      	beq.n	800581c <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	2b00      	cmp	r3, #0
 8005806:	d003      	beq.n	8005810 <osMessageQueueNew+0xd0>
        name = attr->name;
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	617b      	str	r3, [r7, #20]
 800580e:	e001      	b.n	8005814 <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 8005810:	2300      	movs	r3, #0
 8005812:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 8005814:	6979      	ldr	r1, [r7, #20]
 8005816:	69f8      	ldr	r0, [r7, #28]
 8005818:	f001 fa08 	bl	8006c2c <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 800581c:	69fb      	ldr	r3, [r7, #28]
}
 800581e:	4618      	mov	r0, r3
 8005820:	3720      	adds	r7, #32
 8005822:	46bd      	mov	sp, r7
 8005824:	bd80      	pop	{r7, pc}
	...

08005828 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 8005828:	b580      	push	{r7, lr}
 800582a:	b088      	sub	sp, #32
 800582c:	af00      	add	r7, sp, #0
 800582e:	60f8      	str	r0, [r7, #12]
 8005830:	60b9      	str	r1, [r7, #8]
 8005832:	603b      	str	r3, [r7, #0]
 8005834:	4613      	mov	r3, r2
 8005836:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800583c:	2300      	movs	r3, #0
 800583e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005840:	f3ef 8305 	mrs	r3, IPSR
 8005844:	617b      	str	r3, [r7, #20]
  return(result);
 8005846:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8005848:	2b00      	cmp	r3, #0
 800584a:	d028      	beq.n	800589e <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800584c:	69bb      	ldr	r3, [r7, #24]
 800584e:	2b00      	cmp	r3, #0
 8005850:	d005      	beq.n	800585e <osMessageQueuePut+0x36>
 8005852:	68bb      	ldr	r3, [r7, #8]
 8005854:	2b00      	cmp	r3, #0
 8005856:	d002      	beq.n	800585e <osMessageQueuePut+0x36>
 8005858:	683b      	ldr	r3, [r7, #0]
 800585a:	2b00      	cmp	r3, #0
 800585c:	d003      	beq.n	8005866 <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 800585e:	f06f 0303 	mvn.w	r3, #3
 8005862:	61fb      	str	r3, [r7, #28]
 8005864:	e038      	b.n	80058d8 <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 8005866:	2300      	movs	r3, #0
 8005868:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 800586a:	f107 0210 	add.w	r2, r7, #16
 800586e:	2300      	movs	r3, #0
 8005870:	68b9      	ldr	r1, [r7, #8]
 8005872:	69b8      	ldr	r0, [r7, #24]
 8005874:	f000 fcec 	bl	8006250 <xQueueGenericSendFromISR>
 8005878:	4603      	mov	r3, r0
 800587a:	2b01      	cmp	r3, #1
 800587c:	d003      	beq.n	8005886 <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 800587e:	f06f 0302 	mvn.w	r3, #2
 8005882:	61fb      	str	r3, [r7, #28]
 8005884:	e028      	b.n	80058d8 <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 8005886:	693b      	ldr	r3, [r7, #16]
 8005888:	2b00      	cmp	r3, #0
 800588a:	d025      	beq.n	80058d8 <osMessageQueuePut+0xb0>
 800588c:	4b15      	ldr	r3, [pc, #84]	@ (80058e4 <osMessageQueuePut+0xbc>)
 800588e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005892:	601a      	str	r2, [r3, #0]
 8005894:	f3bf 8f4f 	dsb	sy
 8005898:	f3bf 8f6f 	isb	sy
 800589c:	e01c      	b.n	80058d8 <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800589e:	69bb      	ldr	r3, [r7, #24]
 80058a0:	2b00      	cmp	r3, #0
 80058a2:	d002      	beq.n	80058aa <osMessageQueuePut+0x82>
 80058a4:	68bb      	ldr	r3, [r7, #8]
 80058a6:	2b00      	cmp	r3, #0
 80058a8:	d103      	bne.n	80058b2 <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 80058aa:	f06f 0303 	mvn.w	r3, #3
 80058ae:	61fb      	str	r3, [r7, #28]
 80058b0:	e012      	b.n	80058d8 <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 80058b2:	2300      	movs	r3, #0
 80058b4:	683a      	ldr	r2, [r7, #0]
 80058b6:	68b9      	ldr	r1, [r7, #8]
 80058b8:	69b8      	ldr	r0, [r7, #24]
 80058ba:	f000 fbc7 	bl	800604c <xQueueGenericSend>
 80058be:	4603      	mov	r3, r0
 80058c0:	2b01      	cmp	r3, #1
 80058c2:	d009      	beq.n	80058d8 <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 80058c4:	683b      	ldr	r3, [r7, #0]
 80058c6:	2b00      	cmp	r3, #0
 80058c8:	d003      	beq.n	80058d2 <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 80058ca:	f06f 0301 	mvn.w	r3, #1
 80058ce:	61fb      	str	r3, [r7, #28]
 80058d0:	e002      	b.n	80058d8 <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 80058d2:	f06f 0302 	mvn.w	r3, #2
 80058d6:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 80058d8:	69fb      	ldr	r3, [r7, #28]
}
 80058da:	4618      	mov	r0, r3
 80058dc:	3720      	adds	r7, #32
 80058de:	46bd      	mov	sp, r7
 80058e0:	bd80      	pop	{r7, pc}
 80058e2:	bf00      	nop
 80058e4:	e000ed04 	.word	0xe000ed04

080058e8 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 80058e8:	b580      	push	{r7, lr}
 80058ea:	b088      	sub	sp, #32
 80058ec:	af00      	add	r7, sp, #0
 80058ee:	60f8      	str	r0, [r7, #12]
 80058f0:	60b9      	str	r1, [r7, #8]
 80058f2:	607a      	str	r2, [r7, #4]
 80058f4:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 80058fa:	2300      	movs	r3, #0
 80058fc:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80058fe:	f3ef 8305 	mrs	r3, IPSR
 8005902:	617b      	str	r3, [r7, #20]
  return(result);
 8005904:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8005906:	2b00      	cmp	r3, #0
 8005908:	d028      	beq.n	800595c <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800590a:	69bb      	ldr	r3, [r7, #24]
 800590c:	2b00      	cmp	r3, #0
 800590e:	d005      	beq.n	800591c <osMessageQueueGet+0x34>
 8005910:	68bb      	ldr	r3, [r7, #8]
 8005912:	2b00      	cmp	r3, #0
 8005914:	d002      	beq.n	800591c <osMessageQueueGet+0x34>
 8005916:	683b      	ldr	r3, [r7, #0]
 8005918:	2b00      	cmp	r3, #0
 800591a:	d003      	beq.n	8005924 <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 800591c:	f06f 0303 	mvn.w	r3, #3
 8005920:	61fb      	str	r3, [r7, #28]
 8005922:	e037      	b.n	8005994 <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 8005924:	2300      	movs	r3, #0
 8005926:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 8005928:	f107 0310 	add.w	r3, r7, #16
 800592c:	461a      	mov	r2, r3
 800592e:	68b9      	ldr	r1, [r7, #8]
 8005930:	69b8      	ldr	r0, [r7, #24]
 8005932:	f000 ffad 	bl	8006890 <xQueueReceiveFromISR>
 8005936:	4603      	mov	r3, r0
 8005938:	2b01      	cmp	r3, #1
 800593a:	d003      	beq.n	8005944 <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 800593c:	f06f 0302 	mvn.w	r3, #2
 8005940:	61fb      	str	r3, [r7, #28]
 8005942:	e027      	b.n	8005994 <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 8005944:	693b      	ldr	r3, [r7, #16]
 8005946:	2b00      	cmp	r3, #0
 8005948:	d024      	beq.n	8005994 <osMessageQueueGet+0xac>
 800594a:	4b15      	ldr	r3, [pc, #84]	@ (80059a0 <osMessageQueueGet+0xb8>)
 800594c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005950:	601a      	str	r2, [r3, #0]
 8005952:	f3bf 8f4f 	dsb	sy
 8005956:	f3bf 8f6f 	isb	sy
 800595a:	e01b      	b.n	8005994 <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800595c:	69bb      	ldr	r3, [r7, #24]
 800595e:	2b00      	cmp	r3, #0
 8005960:	d002      	beq.n	8005968 <osMessageQueueGet+0x80>
 8005962:	68bb      	ldr	r3, [r7, #8]
 8005964:	2b00      	cmp	r3, #0
 8005966:	d103      	bne.n	8005970 <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 8005968:	f06f 0303 	mvn.w	r3, #3
 800596c:	61fb      	str	r3, [r7, #28]
 800596e:	e011      	b.n	8005994 <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8005970:	683a      	ldr	r2, [r7, #0]
 8005972:	68b9      	ldr	r1, [r7, #8]
 8005974:	69b8      	ldr	r0, [r7, #24]
 8005976:	f000 fd99 	bl	80064ac <xQueueReceive>
 800597a:	4603      	mov	r3, r0
 800597c:	2b01      	cmp	r3, #1
 800597e:	d009      	beq.n	8005994 <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 8005980:	683b      	ldr	r3, [r7, #0]
 8005982:	2b00      	cmp	r3, #0
 8005984:	d003      	beq.n	800598e <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 8005986:	f06f 0301 	mvn.w	r3, #1
 800598a:	61fb      	str	r3, [r7, #28]
 800598c:	e002      	b.n	8005994 <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 800598e:	f06f 0302 	mvn.w	r3, #2
 8005992:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8005994:	69fb      	ldr	r3, [r7, #28]
}
 8005996:	4618      	mov	r0, r3
 8005998:	3720      	adds	r7, #32
 800599a:	46bd      	mov	sp, r7
 800599c:	bd80      	pop	{r7, pc}
 800599e:	bf00      	nop
 80059a0:	e000ed04 	.word	0xe000ed04

080059a4 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80059a4:	b480      	push	{r7}
 80059a6:	b085      	sub	sp, #20
 80059a8:	af00      	add	r7, sp, #0
 80059aa:	60f8      	str	r0, [r7, #12]
 80059ac:	60b9      	str	r1, [r7, #8]
 80059ae:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80059b0:	68fb      	ldr	r3, [r7, #12]
 80059b2:	4a07      	ldr	r2, [pc, #28]	@ (80059d0 <vApplicationGetIdleTaskMemory+0x2c>)
 80059b4:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80059b6:	68bb      	ldr	r3, [r7, #8]
 80059b8:	4a06      	ldr	r2, [pc, #24]	@ (80059d4 <vApplicationGetIdleTaskMemory+0x30>)
 80059ba:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	2280      	movs	r2, #128	@ 0x80
 80059c0:	601a      	str	r2, [r3, #0]
}
 80059c2:	bf00      	nop
 80059c4:	3714      	adds	r7, #20
 80059c6:	46bd      	mov	sp, r7
 80059c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059cc:	4770      	bx	lr
 80059ce:	bf00      	nop
 80059d0:	20000200 	.word	0x20000200
 80059d4:	2000025c 	.word	0x2000025c

080059d8 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80059d8:	b480      	push	{r7}
 80059da:	b085      	sub	sp, #20
 80059dc:	af00      	add	r7, sp, #0
 80059de:	60f8      	str	r0, [r7, #12]
 80059e0:	60b9      	str	r1, [r7, #8]
 80059e2:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	4a07      	ldr	r2, [pc, #28]	@ (8005a04 <vApplicationGetTimerTaskMemory+0x2c>)
 80059e8:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80059ea:	68bb      	ldr	r3, [r7, #8]
 80059ec:	4a06      	ldr	r2, [pc, #24]	@ (8005a08 <vApplicationGetTimerTaskMemory+0x30>)
 80059ee:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80059f6:	601a      	str	r2, [r3, #0]
}
 80059f8:	bf00      	nop
 80059fa:	3714      	adds	r7, #20
 80059fc:	46bd      	mov	sp, r7
 80059fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a02:	4770      	bx	lr
 8005a04:	2000045c 	.word	0x2000045c
 8005a08:	200004b8 	.word	0x200004b8

08005a0c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8005a0c:	b480      	push	{r7}
 8005a0e:	b083      	sub	sp, #12
 8005a10:	af00      	add	r7, sp, #0
 8005a12:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	f103 0208 	add.w	r2, r3, #8
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005a24:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	f103 0208 	add.w	r2, r3, #8
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	f103 0208 	add.w	r2, r3, #8
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	2200      	movs	r2, #0
 8005a3e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8005a40:	bf00      	nop
 8005a42:	370c      	adds	r7, #12
 8005a44:	46bd      	mov	sp, r7
 8005a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a4a:	4770      	bx	lr

08005a4c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8005a4c:	b480      	push	{r7}
 8005a4e:	b083      	sub	sp, #12
 8005a50:	af00      	add	r7, sp, #0
 8005a52:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	2200      	movs	r2, #0
 8005a58:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8005a5a:	bf00      	nop
 8005a5c:	370c      	adds	r7, #12
 8005a5e:	46bd      	mov	sp, r7
 8005a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a64:	4770      	bx	lr

08005a66 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005a66:	b480      	push	{r7}
 8005a68:	b085      	sub	sp, #20
 8005a6a:	af00      	add	r7, sp, #0
 8005a6c:	6078      	str	r0, [r7, #4]
 8005a6e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	685b      	ldr	r3, [r3, #4]
 8005a74:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8005a76:	683b      	ldr	r3, [r7, #0]
 8005a78:	68fa      	ldr	r2, [r7, #12]
 8005a7a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8005a7c:	68fb      	ldr	r3, [r7, #12]
 8005a7e:	689a      	ldr	r2, [r3, #8]
 8005a80:	683b      	ldr	r3, [r7, #0]
 8005a82:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	689b      	ldr	r3, [r3, #8]
 8005a88:	683a      	ldr	r2, [r7, #0]
 8005a8a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	683a      	ldr	r2, [r7, #0]
 8005a90:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8005a92:	683b      	ldr	r3, [r7, #0]
 8005a94:	687a      	ldr	r2, [r7, #4]
 8005a96:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	1c5a      	adds	r2, r3, #1
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	601a      	str	r2, [r3, #0]
}
 8005aa2:	bf00      	nop
 8005aa4:	3714      	adds	r7, #20
 8005aa6:	46bd      	mov	sp, r7
 8005aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aac:	4770      	bx	lr

08005aae <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005aae:	b480      	push	{r7}
 8005ab0:	b085      	sub	sp, #20
 8005ab2:	af00      	add	r7, sp, #0
 8005ab4:	6078      	str	r0, [r7, #4]
 8005ab6:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8005ab8:	683b      	ldr	r3, [r7, #0]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8005abe:	68bb      	ldr	r3, [r7, #8]
 8005ac0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005ac4:	d103      	bne.n	8005ace <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	691b      	ldr	r3, [r3, #16]
 8005aca:	60fb      	str	r3, [r7, #12]
 8005acc:	e00c      	b.n	8005ae8 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	3308      	adds	r3, #8
 8005ad2:	60fb      	str	r3, [r7, #12]
 8005ad4:	e002      	b.n	8005adc <vListInsert+0x2e>
 8005ad6:	68fb      	ldr	r3, [r7, #12]
 8005ad8:	685b      	ldr	r3, [r3, #4]
 8005ada:	60fb      	str	r3, [r7, #12]
 8005adc:	68fb      	ldr	r3, [r7, #12]
 8005ade:	685b      	ldr	r3, [r3, #4]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	68ba      	ldr	r2, [r7, #8]
 8005ae4:	429a      	cmp	r2, r3
 8005ae6:	d2f6      	bcs.n	8005ad6 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	685a      	ldr	r2, [r3, #4]
 8005aec:	683b      	ldr	r3, [r7, #0]
 8005aee:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8005af0:	683b      	ldr	r3, [r7, #0]
 8005af2:	685b      	ldr	r3, [r3, #4]
 8005af4:	683a      	ldr	r2, [r7, #0]
 8005af6:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8005af8:	683b      	ldr	r3, [r7, #0]
 8005afa:	68fa      	ldr	r2, [r7, #12]
 8005afc:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	683a      	ldr	r2, [r7, #0]
 8005b02:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8005b04:	683b      	ldr	r3, [r7, #0]
 8005b06:	687a      	ldr	r2, [r7, #4]
 8005b08:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	1c5a      	adds	r2, r3, #1
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	601a      	str	r2, [r3, #0]
}
 8005b14:	bf00      	nop
 8005b16:	3714      	adds	r7, #20
 8005b18:	46bd      	mov	sp, r7
 8005b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b1e:	4770      	bx	lr

08005b20 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8005b20:	b480      	push	{r7}
 8005b22:	b085      	sub	sp, #20
 8005b24:	af00      	add	r7, sp, #0
 8005b26:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	691b      	ldr	r3, [r3, #16]
 8005b2c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	685b      	ldr	r3, [r3, #4]
 8005b32:	687a      	ldr	r2, [r7, #4]
 8005b34:	6892      	ldr	r2, [r2, #8]
 8005b36:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	689b      	ldr	r3, [r3, #8]
 8005b3c:	687a      	ldr	r2, [r7, #4]
 8005b3e:	6852      	ldr	r2, [r2, #4]
 8005b40:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8005b42:	68fb      	ldr	r3, [r7, #12]
 8005b44:	685b      	ldr	r3, [r3, #4]
 8005b46:	687a      	ldr	r2, [r7, #4]
 8005b48:	429a      	cmp	r2, r3
 8005b4a:	d103      	bne.n	8005b54 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	689a      	ldr	r2, [r3, #8]
 8005b50:	68fb      	ldr	r3, [r7, #12]
 8005b52:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	2200      	movs	r2, #0
 8005b58:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8005b5a:	68fb      	ldr	r3, [r7, #12]
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	1e5a      	subs	r2, r3, #1
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	681b      	ldr	r3, [r3, #0]
}
 8005b68:	4618      	mov	r0, r3
 8005b6a:	3714      	adds	r7, #20
 8005b6c:	46bd      	mov	sp, r7
 8005b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b72:	4770      	bx	lr

08005b74 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8005b74:	b580      	push	{r7, lr}
 8005b76:	b084      	sub	sp, #16
 8005b78:	af00      	add	r7, sp, #0
 8005b7a:	6078      	str	r0, [r7, #4]
 8005b7c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	2b00      	cmp	r3, #0
 8005b86:	d10b      	bne.n	8005ba0 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8005b88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b8c:	f383 8811 	msr	BASEPRI, r3
 8005b90:	f3bf 8f6f 	isb	sy
 8005b94:	f3bf 8f4f 	dsb	sy
 8005b98:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8005b9a:	bf00      	nop
 8005b9c:	bf00      	nop
 8005b9e:	e7fd      	b.n	8005b9c <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8005ba0:	f002 fd72 	bl	8008688 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005ba4:	68fb      	ldr	r3, [r7, #12]
 8005ba6:	681a      	ldr	r2, [r3, #0]
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005bac:	68f9      	ldr	r1, [r7, #12]
 8005bae:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8005bb0:	fb01 f303 	mul.w	r3, r1, r3
 8005bb4:	441a      	add	r2, r3
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	2200      	movs	r2, #0
 8005bbe:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	681a      	ldr	r2, [r3, #0]
 8005bc4:	68fb      	ldr	r3, [r7, #12]
 8005bc6:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	681a      	ldr	r2, [r3, #0]
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005bd0:	3b01      	subs	r3, #1
 8005bd2:	68f9      	ldr	r1, [r7, #12]
 8005bd4:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8005bd6:	fb01 f303 	mul.w	r3, r1, r3
 8005bda:	441a      	add	r2, r3
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	22ff      	movs	r2, #255	@ 0xff
 8005be4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8005be8:	68fb      	ldr	r3, [r7, #12]
 8005bea:	22ff      	movs	r2, #255	@ 0xff
 8005bec:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8005bf0:	683b      	ldr	r3, [r7, #0]
 8005bf2:	2b00      	cmp	r3, #0
 8005bf4:	d114      	bne.n	8005c20 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	691b      	ldr	r3, [r3, #16]
 8005bfa:	2b00      	cmp	r3, #0
 8005bfc:	d01a      	beq.n	8005c34 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	3310      	adds	r3, #16
 8005c02:	4618      	mov	r0, r3
 8005c04:	f001 fd04 	bl	8007610 <xTaskRemoveFromEventList>
 8005c08:	4603      	mov	r3, r0
 8005c0a:	2b00      	cmp	r3, #0
 8005c0c:	d012      	beq.n	8005c34 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8005c0e:	4b0d      	ldr	r3, [pc, #52]	@ (8005c44 <xQueueGenericReset+0xd0>)
 8005c10:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005c14:	601a      	str	r2, [r3, #0]
 8005c16:	f3bf 8f4f 	dsb	sy
 8005c1a:	f3bf 8f6f 	isb	sy
 8005c1e:	e009      	b.n	8005c34 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	3310      	adds	r3, #16
 8005c24:	4618      	mov	r0, r3
 8005c26:	f7ff fef1 	bl	8005a0c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8005c2a:	68fb      	ldr	r3, [r7, #12]
 8005c2c:	3324      	adds	r3, #36	@ 0x24
 8005c2e:	4618      	mov	r0, r3
 8005c30:	f7ff feec 	bl	8005a0c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8005c34:	f002 fd5a 	bl	80086ec <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8005c38:	2301      	movs	r3, #1
}
 8005c3a:	4618      	mov	r0, r3
 8005c3c:	3710      	adds	r7, #16
 8005c3e:	46bd      	mov	sp, r7
 8005c40:	bd80      	pop	{r7, pc}
 8005c42:	bf00      	nop
 8005c44:	e000ed04 	.word	0xe000ed04

08005c48 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8005c48:	b580      	push	{r7, lr}
 8005c4a:	b08e      	sub	sp, #56	@ 0x38
 8005c4c:	af02      	add	r7, sp, #8
 8005c4e:	60f8      	str	r0, [r7, #12]
 8005c50:	60b9      	str	r1, [r7, #8]
 8005c52:	607a      	str	r2, [r7, #4]
 8005c54:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8005c56:	68fb      	ldr	r3, [r7, #12]
 8005c58:	2b00      	cmp	r3, #0
 8005c5a:	d10b      	bne.n	8005c74 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8005c5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c60:	f383 8811 	msr	BASEPRI, r3
 8005c64:	f3bf 8f6f 	isb	sy
 8005c68:	f3bf 8f4f 	dsb	sy
 8005c6c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8005c6e:	bf00      	nop
 8005c70:	bf00      	nop
 8005c72:	e7fd      	b.n	8005c70 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8005c74:	683b      	ldr	r3, [r7, #0]
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	d10b      	bne.n	8005c92 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8005c7a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c7e:	f383 8811 	msr	BASEPRI, r3
 8005c82:	f3bf 8f6f 	isb	sy
 8005c86:	f3bf 8f4f 	dsb	sy
 8005c8a:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8005c8c:	bf00      	nop
 8005c8e:	bf00      	nop
 8005c90:	e7fd      	b.n	8005c8e <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	2b00      	cmp	r3, #0
 8005c96:	d002      	beq.n	8005c9e <xQueueGenericCreateStatic+0x56>
 8005c98:	68bb      	ldr	r3, [r7, #8]
 8005c9a:	2b00      	cmp	r3, #0
 8005c9c:	d001      	beq.n	8005ca2 <xQueueGenericCreateStatic+0x5a>
 8005c9e:	2301      	movs	r3, #1
 8005ca0:	e000      	b.n	8005ca4 <xQueueGenericCreateStatic+0x5c>
 8005ca2:	2300      	movs	r3, #0
 8005ca4:	2b00      	cmp	r3, #0
 8005ca6:	d10b      	bne.n	8005cc0 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8005ca8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005cac:	f383 8811 	msr	BASEPRI, r3
 8005cb0:	f3bf 8f6f 	isb	sy
 8005cb4:	f3bf 8f4f 	dsb	sy
 8005cb8:	623b      	str	r3, [r7, #32]
}
 8005cba:	bf00      	nop
 8005cbc:	bf00      	nop
 8005cbe:	e7fd      	b.n	8005cbc <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	2b00      	cmp	r3, #0
 8005cc4:	d102      	bne.n	8005ccc <xQueueGenericCreateStatic+0x84>
 8005cc6:	68bb      	ldr	r3, [r7, #8]
 8005cc8:	2b00      	cmp	r3, #0
 8005cca:	d101      	bne.n	8005cd0 <xQueueGenericCreateStatic+0x88>
 8005ccc:	2301      	movs	r3, #1
 8005cce:	e000      	b.n	8005cd2 <xQueueGenericCreateStatic+0x8a>
 8005cd0:	2300      	movs	r3, #0
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	d10b      	bne.n	8005cee <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8005cd6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005cda:	f383 8811 	msr	BASEPRI, r3
 8005cde:	f3bf 8f6f 	isb	sy
 8005ce2:	f3bf 8f4f 	dsb	sy
 8005ce6:	61fb      	str	r3, [r7, #28]
}
 8005ce8:	bf00      	nop
 8005cea:	bf00      	nop
 8005cec:	e7fd      	b.n	8005cea <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8005cee:	2350      	movs	r3, #80	@ 0x50
 8005cf0:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8005cf2:	697b      	ldr	r3, [r7, #20]
 8005cf4:	2b50      	cmp	r3, #80	@ 0x50
 8005cf6:	d00b      	beq.n	8005d10 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8005cf8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005cfc:	f383 8811 	msr	BASEPRI, r3
 8005d00:	f3bf 8f6f 	isb	sy
 8005d04:	f3bf 8f4f 	dsb	sy
 8005d08:	61bb      	str	r3, [r7, #24]
}
 8005d0a:	bf00      	nop
 8005d0c:	bf00      	nop
 8005d0e:	e7fd      	b.n	8005d0c <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8005d10:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005d12:	683b      	ldr	r3, [r7, #0]
 8005d14:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8005d16:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005d18:	2b00      	cmp	r3, #0
 8005d1a:	d00d      	beq.n	8005d38 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8005d1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005d1e:	2201      	movs	r2, #1
 8005d20:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005d24:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8005d28:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005d2a:	9300      	str	r3, [sp, #0]
 8005d2c:	4613      	mov	r3, r2
 8005d2e:	687a      	ldr	r2, [r7, #4]
 8005d30:	68b9      	ldr	r1, [r7, #8]
 8005d32:	68f8      	ldr	r0, [r7, #12]
 8005d34:	f000 f840 	bl	8005db8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8005d38:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8005d3a:	4618      	mov	r0, r3
 8005d3c:	3730      	adds	r7, #48	@ 0x30
 8005d3e:	46bd      	mov	sp, r7
 8005d40:	bd80      	pop	{r7, pc}

08005d42 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8005d42:	b580      	push	{r7, lr}
 8005d44:	b08a      	sub	sp, #40	@ 0x28
 8005d46:	af02      	add	r7, sp, #8
 8005d48:	60f8      	str	r0, [r7, #12]
 8005d4a:	60b9      	str	r1, [r7, #8]
 8005d4c:	4613      	mov	r3, r2
 8005d4e:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	2b00      	cmp	r3, #0
 8005d54:	d10b      	bne.n	8005d6e <xQueueGenericCreate+0x2c>
	__asm volatile
 8005d56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d5a:	f383 8811 	msr	BASEPRI, r3
 8005d5e:	f3bf 8f6f 	isb	sy
 8005d62:	f3bf 8f4f 	dsb	sy
 8005d66:	613b      	str	r3, [r7, #16]
}
 8005d68:	bf00      	nop
 8005d6a:	bf00      	nop
 8005d6c:	e7fd      	b.n	8005d6a <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005d6e:	68fb      	ldr	r3, [r7, #12]
 8005d70:	68ba      	ldr	r2, [r7, #8]
 8005d72:	fb02 f303 	mul.w	r3, r2, r3
 8005d76:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8005d78:	69fb      	ldr	r3, [r7, #28]
 8005d7a:	3350      	adds	r3, #80	@ 0x50
 8005d7c:	4618      	mov	r0, r3
 8005d7e:	f002 fda5 	bl	80088cc <pvPortMalloc>
 8005d82:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8005d84:	69bb      	ldr	r3, [r7, #24]
 8005d86:	2b00      	cmp	r3, #0
 8005d88:	d011      	beq.n	8005dae <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8005d8a:	69bb      	ldr	r3, [r7, #24]
 8005d8c:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005d8e:	697b      	ldr	r3, [r7, #20]
 8005d90:	3350      	adds	r3, #80	@ 0x50
 8005d92:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8005d94:	69bb      	ldr	r3, [r7, #24]
 8005d96:	2200      	movs	r2, #0
 8005d98:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005d9c:	79fa      	ldrb	r2, [r7, #7]
 8005d9e:	69bb      	ldr	r3, [r7, #24]
 8005da0:	9300      	str	r3, [sp, #0]
 8005da2:	4613      	mov	r3, r2
 8005da4:	697a      	ldr	r2, [r7, #20]
 8005da6:	68b9      	ldr	r1, [r7, #8]
 8005da8:	68f8      	ldr	r0, [r7, #12]
 8005daa:	f000 f805 	bl	8005db8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8005dae:	69bb      	ldr	r3, [r7, #24]
	}
 8005db0:	4618      	mov	r0, r3
 8005db2:	3720      	adds	r7, #32
 8005db4:	46bd      	mov	sp, r7
 8005db6:	bd80      	pop	{r7, pc}

08005db8 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8005db8:	b580      	push	{r7, lr}
 8005dba:	b084      	sub	sp, #16
 8005dbc:	af00      	add	r7, sp, #0
 8005dbe:	60f8      	str	r0, [r7, #12]
 8005dc0:	60b9      	str	r1, [r7, #8]
 8005dc2:	607a      	str	r2, [r7, #4]
 8005dc4:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8005dc6:	68bb      	ldr	r3, [r7, #8]
 8005dc8:	2b00      	cmp	r3, #0
 8005dca:	d103      	bne.n	8005dd4 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8005dcc:	69bb      	ldr	r3, [r7, #24]
 8005dce:	69ba      	ldr	r2, [r7, #24]
 8005dd0:	601a      	str	r2, [r3, #0]
 8005dd2:	e002      	b.n	8005dda <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8005dd4:	69bb      	ldr	r3, [r7, #24]
 8005dd6:	687a      	ldr	r2, [r7, #4]
 8005dd8:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8005dda:	69bb      	ldr	r3, [r7, #24]
 8005ddc:	68fa      	ldr	r2, [r7, #12]
 8005dde:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8005de0:	69bb      	ldr	r3, [r7, #24]
 8005de2:	68ba      	ldr	r2, [r7, #8]
 8005de4:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8005de6:	2101      	movs	r1, #1
 8005de8:	69b8      	ldr	r0, [r7, #24]
 8005dea:	f7ff fec3 	bl	8005b74 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8005dee:	69bb      	ldr	r3, [r7, #24]
 8005df0:	78fa      	ldrb	r2, [r7, #3]
 8005df2:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8005df6:	bf00      	nop
 8005df8:	3710      	adds	r7, #16
 8005dfa:	46bd      	mov	sp, r7
 8005dfc:	bd80      	pop	{r7, pc}

08005dfe <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8005dfe:	b580      	push	{r7, lr}
 8005e00:	b082      	sub	sp, #8
 8005e02:	af00      	add	r7, sp, #0
 8005e04:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	2b00      	cmp	r3, #0
 8005e0a:	d00e      	beq.n	8005e2a <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	2200      	movs	r2, #0
 8005e10:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	2200      	movs	r2, #0
 8005e16:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	2200      	movs	r2, #0
 8005e1c:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8005e1e:	2300      	movs	r3, #0
 8005e20:	2200      	movs	r2, #0
 8005e22:	2100      	movs	r1, #0
 8005e24:	6878      	ldr	r0, [r7, #4]
 8005e26:	f000 f911 	bl	800604c <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8005e2a:	bf00      	nop
 8005e2c:	3708      	adds	r7, #8
 8005e2e:	46bd      	mov	sp, r7
 8005e30:	bd80      	pop	{r7, pc}

08005e32 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8005e32:	b580      	push	{r7, lr}
 8005e34:	b086      	sub	sp, #24
 8005e36:	af00      	add	r7, sp, #0
 8005e38:	4603      	mov	r3, r0
 8005e3a:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8005e3c:	2301      	movs	r3, #1
 8005e3e:	617b      	str	r3, [r7, #20]
 8005e40:	2300      	movs	r3, #0
 8005e42:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8005e44:	79fb      	ldrb	r3, [r7, #7]
 8005e46:	461a      	mov	r2, r3
 8005e48:	6939      	ldr	r1, [r7, #16]
 8005e4a:	6978      	ldr	r0, [r7, #20]
 8005e4c:	f7ff ff79 	bl	8005d42 <xQueueGenericCreate>
 8005e50:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8005e52:	68f8      	ldr	r0, [r7, #12]
 8005e54:	f7ff ffd3 	bl	8005dfe <prvInitialiseMutex>

		return xNewQueue;
 8005e58:	68fb      	ldr	r3, [r7, #12]
	}
 8005e5a:	4618      	mov	r0, r3
 8005e5c:	3718      	adds	r7, #24
 8005e5e:	46bd      	mov	sp, r7
 8005e60:	bd80      	pop	{r7, pc}

08005e62 <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 8005e62:	b580      	push	{r7, lr}
 8005e64:	b088      	sub	sp, #32
 8005e66:	af02      	add	r7, sp, #8
 8005e68:	4603      	mov	r3, r0
 8005e6a:	6039      	str	r1, [r7, #0]
 8005e6c:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8005e6e:	2301      	movs	r3, #1
 8005e70:	617b      	str	r3, [r7, #20]
 8005e72:	2300      	movs	r3, #0
 8005e74:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 8005e76:	79fb      	ldrb	r3, [r7, #7]
 8005e78:	9300      	str	r3, [sp, #0]
 8005e7a:	683b      	ldr	r3, [r7, #0]
 8005e7c:	2200      	movs	r2, #0
 8005e7e:	6939      	ldr	r1, [r7, #16]
 8005e80:	6978      	ldr	r0, [r7, #20]
 8005e82:	f7ff fee1 	bl	8005c48 <xQueueGenericCreateStatic>
 8005e86:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8005e88:	68f8      	ldr	r0, [r7, #12]
 8005e8a:	f7ff ffb8 	bl	8005dfe <prvInitialiseMutex>

		return xNewQueue;
 8005e8e:	68fb      	ldr	r3, [r7, #12]
	}
 8005e90:	4618      	mov	r0, r3
 8005e92:	3718      	adds	r7, #24
 8005e94:	46bd      	mov	sp, r7
 8005e96:	bd80      	pop	{r7, pc}

08005e98 <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
 8005e98:	b590      	push	{r4, r7, lr}
 8005e9a:	b087      	sub	sp, #28
 8005e9c:	af00      	add	r7, sp, #0
 8005e9e:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 8005ea4:	693b      	ldr	r3, [r7, #16]
 8005ea6:	2b00      	cmp	r3, #0
 8005ea8:	d10b      	bne.n	8005ec2 <xQueueGiveMutexRecursive+0x2a>
	__asm volatile
 8005eaa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005eae:	f383 8811 	msr	BASEPRI, r3
 8005eb2:	f3bf 8f6f 	isb	sy
 8005eb6:	f3bf 8f4f 	dsb	sy
 8005eba:	60fb      	str	r3, [r7, #12]
}
 8005ebc:	bf00      	nop
 8005ebe:	bf00      	nop
 8005ec0:	e7fd      	b.n	8005ebe <xQueueGiveMutexRecursive+0x26>
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 8005ec2:	693b      	ldr	r3, [r7, #16]
 8005ec4:	689c      	ldr	r4, [r3, #8]
 8005ec6:	f001 fd63 	bl	8007990 <xTaskGetCurrentTaskHandle>
 8005eca:	4603      	mov	r3, r0
 8005ecc:	429c      	cmp	r4, r3
 8005ece:	d111      	bne.n	8005ef4 <xQueueGiveMutexRecursive+0x5c>
			/* uxRecursiveCallCount cannot be zero if xMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 8005ed0:	693b      	ldr	r3, [r7, #16]
 8005ed2:	68db      	ldr	r3, [r3, #12]
 8005ed4:	1e5a      	subs	r2, r3, #1
 8005ed6:	693b      	ldr	r3, [r7, #16]
 8005ed8:	60da      	str	r2, [r3, #12]

			/* Has the recursive call count unwound to 0? */
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 8005eda:	693b      	ldr	r3, [r7, #16]
 8005edc:	68db      	ldr	r3, [r3, #12]
 8005ede:	2b00      	cmp	r3, #0
 8005ee0:	d105      	bne.n	8005eee <xQueueGiveMutexRecursive+0x56>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 8005ee2:	2300      	movs	r3, #0
 8005ee4:	2200      	movs	r2, #0
 8005ee6:	2100      	movs	r1, #0
 8005ee8:	6938      	ldr	r0, [r7, #16]
 8005eea:	f000 f8af 	bl	800604c <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
 8005eee:	2301      	movs	r3, #1
 8005ef0:	617b      	str	r3, [r7, #20]
 8005ef2:	e001      	b.n	8005ef8 <xQueueGiveMutexRecursive+0x60>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
 8005ef4:	2300      	movs	r3, #0
 8005ef6:	617b      	str	r3, [r7, #20]

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
 8005ef8:	697b      	ldr	r3, [r7, #20]
	}
 8005efa:	4618      	mov	r0, r3
 8005efc:	371c      	adds	r7, #28
 8005efe:	46bd      	mov	sp, r7
 8005f00:	bd90      	pop	{r4, r7, pc}

08005f02 <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
 8005f02:	b590      	push	{r4, r7, lr}
 8005f04:	b087      	sub	sp, #28
 8005f06:	af00      	add	r7, sp, #0
 8005f08:	6078      	str	r0, [r7, #4]
 8005f0a:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 8005f10:	693b      	ldr	r3, [r7, #16]
 8005f12:	2b00      	cmp	r3, #0
 8005f14:	d10b      	bne.n	8005f2e <xQueueTakeMutexRecursive+0x2c>
	__asm volatile
 8005f16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f1a:	f383 8811 	msr	BASEPRI, r3
 8005f1e:	f3bf 8f6f 	isb	sy
 8005f22:	f3bf 8f4f 	dsb	sy
 8005f26:	60fb      	str	r3, [r7, #12]
}
 8005f28:	bf00      	nop
 8005f2a:	bf00      	nop
 8005f2c:	e7fd      	b.n	8005f2a <xQueueTakeMutexRecursive+0x28>
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 8005f2e:	693b      	ldr	r3, [r7, #16]
 8005f30:	689c      	ldr	r4, [r3, #8]
 8005f32:	f001 fd2d 	bl	8007990 <xTaskGetCurrentTaskHandle>
 8005f36:	4603      	mov	r3, r0
 8005f38:	429c      	cmp	r4, r3
 8005f3a:	d107      	bne.n	8005f4c <xQueueTakeMutexRecursive+0x4a>
		{
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8005f3c:	693b      	ldr	r3, [r7, #16]
 8005f3e:	68db      	ldr	r3, [r3, #12]
 8005f40:	1c5a      	adds	r2, r3, #1
 8005f42:	693b      	ldr	r3, [r7, #16]
 8005f44:	60da      	str	r2, [r3, #12]
			xReturn = pdPASS;
 8005f46:	2301      	movs	r3, #1
 8005f48:	617b      	str	r3, [r7, #20]
 8005f4a:	e00c      	b.n	8005f66 <xQueueTakeMutexRecursive+0x64>
		}
		else
		{
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 8005f4c:	6839      	ldr	r1, [r7, #0]
 8005f4e:	6938      	ldr	r0, [r7, #16]
 8005f50:	f000 fb8e 	bl	8006670 <xQueueSemaphoreTake>
 8005f54:	6178      	str	r0, [r7, #20]

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn != pdFAIL )
 8005f56:	697b      	ldr	r3, [r7, #20]
 8005f58:	2b00      	cmp	r3, #0
 8005f5a:	d004      	beq.n	8005f66 <xQueueTakeMutexRecursive+0x64>
			{
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8005f5c:	693b      	ldr	r3, [r7, #16]
 8005f5e:	68db      	ldr	r3, [r3, #12]
 8005f60:	1c5a      	adds	r2, r3, #1
 8005f62:	693b      	ldr	r3, [r7, #16]
 8005f64:	60da      	str	r2, [r3, #12]
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
 8005f66:	697b      	ldr	r3, [r7, #20]
	}
 8005f68:	4618      	mov	r0, r3
 8005f6a:	371c      	adds	r7, #28
 8005f6c:	46bd      	mov	sp, r7
 8005f6e:	bd90      	pop	{r4, r7, pc}

08005f70 <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 8005f70:	b580      	push	{r7, lr}
 8005f72:	b08a      	sub	sp, #40	@ 0x28
 8005f74:	af02      	add	r7, sp, #8
 8005f76:	60f8      	str	r0, [r7, #12]
 8005f78:	60b9      	str	r1, [r7, #8]
 8005f7a:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8005f7c:	68fb      	ldr	r3, [r7, #12]
 8005f7e:	2b00      	cmp	r3, #0
 8005f80:	d10b      	bne.n	8005f9a <xQueueCreateCountingSemaphoreStatic+0x2a>
	__asm volatile
 8005f82:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f86:	f383 8811 	msr	BASEPRI, r3
 8005f8a:	f3bf 8f6f 	isb	sy
 8005f8e:	f3bf 8f4f 	dsb	sy
 8005f92:	61bb      	str	r3, [r7, #24]
}
 8005f94:	bf00      	nop
 8005f96:	bf00      	nop
 8005f98:	e7fd      	b.n	8005f96 <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 8005f9a:	68ba      	ldr	r2, [r7, #8]
 8005f9c:	68fb      	ldr	r3, [r7, #12]
 8005f9e:	429a      	cmp	r2, r3
 8005fa0:	d90b      	bls.n	8005fba <xQueueCreateCountingSemaphoreStatic+0x4a>
	__asm volatile
 8005fa2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005fa6:	f383 8811 	msr	BASEPRI, r3
 8005faa:	f3bf 8f6f 	isb	sy
 8005fae:	f3bf 8f4f 	dsb	sy
 8005fb2:	617b      	str	r3, [r7, #20]
}
 8005fb4:	bf00      	nop
 8005fb6:	bf00      	nop
 8005fb8:	e7fd      	b.n	8005fb6 <xQueueCreateCountingSemaphoreStatic+0x46>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8005fba:	2302      	movs	r3, #2
 8005fbc:	9300      	str	r3, [sp, #0]
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	2200      	movs	r2, #0
 8005fc2:	2100      	movs	r1, #0
 8005fc4:	68f8      	ldr	r0, [r7, #12]
 8005fc6:	f7ff fe3f 	bl	8005c48 <xQueueGenericCreateStatic>
 8005fca:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 8005fcc:	69fb      	ldr	r3, [r7, #28]
 8005fce:	2b00      	cmp	r3, #0
 8005fd0:	d002      	beq.n	8005fd8 <xQueueCreateCountingSemaphoreStatic+0x68>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8005fd2:	69fb      	ldr	r3, [r7, #28]
 8005fd4:	68ba      	ldr	r2, [r7, #8]
 8005fd6:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8005fd8:	69fb      	ldr	r3, [r7, #28]
	}
 8005fda:	4618      	mov	r0, r3
 8005fdc:	3720      	adds	r7, #32
 8005fde:	46bd      	mov	sp, r7
 8005fe0:	bd80      	pop	{r7, pc}

08005fe2 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 8005fe2:	b580      	push	{r7, lr}
 8005fe4:	b086      	sub	sp, #24
 8005fe6:	af00      	add	r7, sp, #0
 8005fe8:	6078      	str	r0, [r7, #4]
 8005fea:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	2b00      	cmp	r3, #0
 8005ff0:	d10b      	bne.n	800600a <xQueueCreateCountingSemaphore+0x28>
	__asm volatile
 8005ff2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ff6:	f383 8811 	msr	BASEPRI, r3
 8005ffa:	f3bf 8f6f 	isb	sy
 8005ffe:	f3bf 8f4f 	dsb	sy
 8006002:	613b      	str	r3, [r7, #16]
}
 8006004:	bf00      	nop
 8006006:	bf00      	nop
 8006008:	e7fd      	b.n	8006006 <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 800600a:	683a      	ldr	r2, [r7, #0]
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	429a      	cmp	r2, r3
 8006010:	d90b      	bls.n	800602a <xQueueCreateCountingSemaphore+0x48>
	__asm volatile
 8006012:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006016:	f383 8811 	msr	BASEPRI, r3
 800601a:	f3bf 8f6f 	isb	sy
 800601e:	f3bf 8f4f 	dsb	sy
 8006022:	60fb      	str	r3, [r7, #12]
}
 8006024:	bf00      	nop
 8006026:	bf00      	nop
 8006028:	e7fd      	b.n	8006026 <xQueueCreateCountingSemaphore+0x44>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800602a:	2202      	movs	r2, #2
 800602c:	2100      	movs	r1, #0
 800602e:	6878      	ldr	r0, [r7, #4]
 8006030:	f7ff fe87 	bl	8005d42 <xQueueGenericCreate>
 8006034:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 8006036:	697b      	ldr	r3, [r7, #20]
 8006038:	2b00      	cmp	r3, #0
 800603a:	d002      	beq.n	8006042 <xQueueCreateCountingSemaphore+0x60>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800603c:	697b      	ldr	r3, [r7, #20]
 800603e:	683a      	ldr	r2, [r7, #0]
 8006040:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8006042:	697b      	ldr	r3, [r7, #20]
	}
 8006044:	4618      	mov	r0, r3
 8006046:	3718      	adds	r7, #24
 8006048:	46bd      	mov	sp, r7
 800604a:	bd80      	pop	{r7, pc}

0800604c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800604c:	b580      	push	{r7, lr}
 800604e:	b08e      	sub	sp, #56	@ 0x38
 8006050:	af00      	add	r7, sp, #0
 8006052:	60f8      	str	r0, [r7, #12]
 8006054:	60b9      	str	r1, [r7, #8]
 8006056:	607a      	str	r2, [r7, #4]
 8006058:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800605a:	2300      	movs	r3, #0
 800605c:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800605e:	68fb      	ldr	r3, [r7, #12]
 8006060:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8006062:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006064:	2b00      	cmp	r3, #0
 8006066:	d10b      	bne.n	8006080 <xQueueGenericSend+0x34>
	__asm volatile
 8006068:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800606c:	f383 8811 	msr	BASEPRI, r3
 8006070:	f3bf 8f6f 	isb	sy
 8006074:	f3bf 8f4f 	dsb	sy
 8006078:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800607a:	bf00      	nop
 800607c:	bf00      	nop
 800607e:	e7fd      	b.n	800607c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006080:	68bb      	ldr	r3, [r7, #8]
 8006082:	2b00      	cmp	r3, #0
 8006084:	d103      	bne.n	800608e <xQueueGenericSend+0x42>
 8006086:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006088:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800608a:	2b00      	cmp	r3, #0
 800608c:	d101      	bne.n	8006092 <xQueueGenericSend+0x46>
 800608e:	2301      	movs	r3, #1
 8006090:	e000      	b.n	8006094 <xQueueGenericSend+0x48>
 8006092:	2300      	movs	r3, #0
 8006094:	2b00      	cmp	r3, #0
 8006096:	d10b      	bne.n	80060b0 <xQueueGenericSend+0x64>
	__asm volatile
 8006098:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800609c:	f383 8811 	msr	BASEPRI, r3
 80060a0:	f3bf 8f6f 	isb	sy
 80060a4:	f3bf 8f4f 	dsb	sy
 80060a8:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80060aa:	bf00      	nop
 80060ac:	bf00      	nop
 80060ae:	e7fd      	b.n	80060ac <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80060b0:	683b      	ldr	r3, [r7, #0]
 80060b2:	2b02      	cmp	r3, #2
 80060b4:	d103      	bne.n	80060be <xQueueGenericSend+0x72>
 80060b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060b8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80060ba:	2b01      	cmp	r3, #1
 80060bc:	d101      	bne.n	80060c2 <xQueueGenericSend+0x76>
 80060be:	2301      	movs	r3, #1
 80060c0:	e000      	b.n	80060c4 <xQueueGenericSend+0x78>
 80060c2:	2300      	movs	r3, #0
 80060c4:	2b00      	cmp	r3, #0
 80060c6:	d10b      	bne.n	80060e0 <xQueueGenericSend+0x94>
	__asm volatile
 80060c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80060cc:	f383 8811 	msr	BASEPRI, r3
 80060d0:	f3bf 8f6f 	isb	sy
 80060d4:	f3bf 8f4f 	dsb	sy
 80060d8:	623b      	str	r3, [r7, #32]
}
 80060da:	bf00      	nop
 80060dc:	bf00      	nop
 80060de:	e7fd      	b.n	80060dc <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80060e0:	f001 fc66 	bl	80079b0 <xTaskGetSchedulerState>
 80060e4:	4603      	mov	r3, r0
 80060e6:	2b00      	cmp	r3, #0
 80060e8:	d102      	bne.n	80060f0 <xQueueGenericSend+0xa4>
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	2b00      	cmp	r3, #0
 80060ee:	d101      	bne.n	80060f4 <xQueueGenericSend+0xa8>
 80060f0:	2301      	movs	r3, #1
 80060f2:	e000      	b.n	80060f6 <xQueueGenericSend+0xaa>
 80060f4:	2300      	movs	r3, #0
 80060f6:	2b00      	cmp	r3, #0
 80060f8:	d10b      	bne.n	8006112 <xQueueGenericSend+0xc6>
	__asm volatile
 80060fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80060fe:	f383 8811 	msr	BASEPRI, r3
 8006102:	f3bf 8f6f 	isb	sy
 8006106:	f3bf 8f4f 	dsb	sy
 800610a:	61fb      	str	r3, [r7, #28]
}
 800610c:	bf00      	nop
 800610e:	bf00      	nop
 8006110:	e7fd      	b.n	800610e <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006112:	f002 fab9 	bl	8008688 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006116:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006118:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800611a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800611c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800611e:	429a      	cmp	r2, r3
 8006120:	d302      	bcc.n	8006128 <xQueueGenericSend+0xdc>
 8006122:	683b      	ldr	r3, [r7, #0]
 8006124:	2b02      	cmp	r3, #2
 8006126:	d129      	bne.n	800617c <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006128:	683a      	ldr	r2, [r7, #0]
 800612a:	68b9      	ldr	r1, [r7, #8]
 800612c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800612e:	f000 fc6d 	bl	8006a0c <prvCopyDataToQueue>
 8006132:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006134:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006136:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006138:	2b00      	cmp	r3, #0
 800613a:	d010      	beq.n	800615e <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800613c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800613e:	3324      	adds	r3, #36	@ 0x24
 8006140:	4618      	mov	r0, r3
 8006142:	f001 fa65 	bl	8007610 <xTaskRemoveFromEventList>
 8006146:	4603      	mov	r3, r0
 8006148:	2b00      	cmp	r3, #0
 800614a:	d013      	beq.n	8006174 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800614c:	4b3f      	ldr	r3, [pc, #252]	@ (800624c <xQueueGenericSend+0x200>)
 800614e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006152:	601a      	str	r2, [r3, #0]
 8006154:	f3bf 8f4f 	dsb	sy
 8006158:	f3bf 8f6f 	isb	sy
 800615c:	e00a      	b.n	8006174 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800615e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006160:	2b00      	cmp	r3, #0
 8006162:	d007      	beq.n	8006174 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8006164:	4b39      	ldr	r3, [pc, #228]	@ (800624c <xQueueGenericSend+0x200>)
 8006166:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800616a:	601a      	str	r2, [r3, #0]
 800616c:	f3bf 8f4f 	dsb	sy
 8006170:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8006174:	f002 faba 	bl	80086ec <vPortExitCritical>
				return pdPASS;
 8006178:	2301      	movs	r3, #1
 800617a:	e063      	b.n	8006244 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	2b00      	cmp	r3, #0
 8006180:	d103      	bne.n	800618a <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8006182:	f002 fab3 	bl	80086ec <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8006186:	2300      	movs	r3, #0
 8006188:	e05c      	b.n	8006244 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800618a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800618c:	2b00      	cmp	r3, #0
 800618e:	d106      	bne.n	800619e <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006190:	f107 0314 	add.w	r3, r7, #20
 8006194:	4618      	mov	r0, r3
 8006196:	f001 fa9f 	bl	80076d8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800619a:	2301      	movs	r3, #1
 800619c:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800619e:	f002 faa5 	bl	80086ec <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80061a2:	f001 f80f 	bl	80071c4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80061a6:	f002 fa6f 	bl	8008688 <vPortEnterCritical>
 80061aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061ac:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80061b0:	b25b      	sxtb	r3, r3
 80061b2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80061b6:	d103      	bne.n	80061c0 <xQueueGenericSend+0x174>
 80061b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061ba:	2200      	movs	r2, #0
 80061bc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80061c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061c2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80061c6:	b25b      	sxtb	r3, r3
 80061c8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80061cc:	d103      	bne.n	80061d6 <xQueueGenericSend+0x18a>
 80061ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061d0:	2200      	movs	r2, #0
 80061d2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80061d6:	f002 fa89 	bl	80086ec <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80061da:	1d3a      	adds	r2, r7, #4
 80061dc:	f107 0314 	add.w	r3, r7, #20
 80061e0:	4611      	mov	r1, r2
 80061e2:	4618      	mov	r0, r3
 80061e4:	f001 fa8e 	bl	8007704 <xTaskCheckForTimeOut>
 80061e8:	4603      	mov	r3, r0
 80061ea:	2b00      	cmp	r3, #0
 80061ec:	d124      	bne.n	8006238 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80061ee:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80061f0:	f000 fd04 	bl	8006bfc <prvIsQueueFull>
 80061f4:	4603      	mov	r3, r0
 80061f6:	2b00      	cmp	r3, #0
 80061f8:	d018      	beq.n	800622c <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80061fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061fc:	3310      	adds	r3, #16
 80061fe:	687a      	ldr	r2, [r7, #4]
 8006200:	4611      	mov	r1, r2
 8006202:	4618      	mov	r0, r3
 8006204:	f001 f9b2 	bl	800756c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8006208:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800620a:	f000 fc8f 	bl	8006b2c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800620e:	f000 ffe7 	bl	80071e0 <xTaskResumeAll>
 8006212:	4603      	mov	r3, r0
 8006214:	2b00      	cmp	r3, #0
 8006216:	f47f af7c 	bne.w	8006112 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800621a:	4b0c      	ldr	r3, [pc, #48]	@ (800624c <xQueueGenericSend+0x200>)
 800621c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006220:	601a      	str	r2, [r3, #0]
 8006222:	f3bf 8f4f 	dsb	sy
 8006226:	f3bf 8f6f 	isb	sy
 800622a:	e772      	b.n	8006112 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800622c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800622e:	f000 fc7d 	bl	8006b2c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006232:	f000 ffd5 	bl	80071e0 <xTaskResumeAll>
 8006236:	e76c      	b.n	8006112 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8006238:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800623a:	f000 fc77 	bl	8006b2c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800623e:	f000 ffcf 	bl	80071e0 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8006242:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8006244:	4618      	mov	r0, r3
 8006246:	3738      	adds	r7, #56	@ 0x38
 8006248:	46bd      	mov	sp, r7
 800624a:	bd80      	pop	{r7, pc}
 800624c:	e000ed04 	.word	0xe000ed04

08006250 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8006250:	b580      	push	{r7, lr}
 8006252:	b090      	sub	sp, #64	@ 0x40
 8006254:	af00      	add	r7, sp, #0
 8006256:	60f8      	str	r0, [r7, #12]
 8006258:	60b9      	str	r1, [r7, #8]
 800625a:	607a      	str	r2, [r7, #4]
 800625c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800625e:	68fb      	ldr	r3, [r7, #12]
 8006260:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8006262:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006264:	2b00      	cmp	r3, #0
 8006266:	d10b      	bne.n	8006280 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8006268:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800626c:	f383 8811 	msr	BASEPRI, r3
 8006270:	f3bf 8f6f 	isb	sy
 8006274:	f3bf 8f4f 	dsb	sy
 8006278:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800627a:	bf00      	nop
 800627c:	bf00      	nop
 800627e:	e7fd      	b.n	800627c <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006280:	68bb      	ldr	r3, [r7, #8]
 8006282:	2b00      	cmp	r3, #0
 8006284:	d103      	bne.n	800628e <xQueueGenericSendFromISR+0x3e>
 8006286:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006288:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800628a:	2b00      	cmp	r3, #0
 800628c:	d101      	bne.n	8006292 <xQueueGenericSendFromISR+0x42>
 800628e:	2301      	movs	r3, #1
 8006290:	e000      	b.n	8006294 <xQueueGenericSendFromISR+0x44>
 8006292:	2300      	movs	r3, #0
 8006294:	2b00      	cmp	r3, #0
 8006296:	d10b      	bne.n	80062b0 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8006298:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800629c:	f383 8811 	msr	BASEPRI, r3
 80062a0:	f3bf 8f6f 	isb	sy
 80062a4:	f3bf 8f4f 	dsb	sy
 80062a8:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80062aa:	bf00      	nop
 80062ac:	bf00      	nop
 80062ae:	e7fd      	b.n	80062ac <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80062b0:	683b      	ldr	r3, [r7, #0]
 80062b2:	2b02      	cmp	r3, #2
 80062b4:	d103      	bne.n	80062be <xQueueGenericSendFromISR+0x6e>
 80062b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80062b8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80062ba:	2b01      	cmp	r3, #1
 80062bc:	d101      	bne.n	80062c2 <xQueueGenericSendFromISR+0x72>
 80062be:	2301      	movs	r3, #1
 80062c0:	e000      	b.n	80062c4 <xQueueGenericSendFromISR+0x74>
 80062c2:	2300      	movs	r3, #0
 80062c4:	2b00      	cmp	r3, #0
 80062c6:	d10b      	bne.n	80062e0 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 80062c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80062cc:	f383 8811 	msr	BASEPRI, r3
 80062d0:	f3bf 8f6f 	isb	sy
 80062d4:	f3bf 8f4f 	dsb	sy
 80062d8:	623b      	str	r3, [r7, #32]
}
 80062da:	bf00      	nop
 80062dc:	bf00      	nop
 80062de:	e7fd      	b.n	80062dc <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80062e0:	f002 fab2 	bl	8008848 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80062e4:	f3ef 8211 	mrs	r2, BASEPRI
 80062e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80062ec:	f383 8811 	msr	BASEPRI, r3
 80062f0:	f3bf 8f6f 	isb	sy
 80062f4:	f3bf 8f4f 	dsb	sy
 80062f8:	61fa      	str	r2, [r7, #28]
 80062fa:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80062fc:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80062fe:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006300:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006302:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006304:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006306:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006308:	429a      	cmp	r2, r3
 800630a:	d302      	bcc.n	8006312 <xQueueGenericSendFromISR+0xc2>
 800630c:	683b      	ldr	r3, [r7, #0]
 800630e:	2b02      	cmp	r3, #2
 8006310:	d12f      	bne.n	8006372 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8006312:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006314:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006318:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800631c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800631e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006320:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006322:	683a      	ldr	r2, [r7, #0]
 8006324:	68b9      	ldr	r1, [r7, #8]
 8006326:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8006328:	f000 fb70 	bl	8006a0c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800632c:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8006330:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006334:	d112      	bne.n	800635c <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006336:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006338:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800633a:	2b00      	cmp	r3, #0
 800633c:	d016      	beq.n	800636c <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800633e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006340:	3324      	adds	r3, #36	@ 0x24
 8006342:	4618      	mov	r0, r3
 8006344:	f001 f964 	bl	8007610 <xTaskRemoveFromEventList>
 8006348:	4603      	mov	r3, r0
 800634a:	2b00      	cmp	r3, #0
 800634c:	d00e      	beq.n	800636c <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	2b00      	cmp	r3, #0
 8006352:	d00b      	beq.n	800636c <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	2201      	movs	r2, #1
 8006358:	601a      	str	r2, [r3, #0]
 800635a:	e007      	b.n	800636c <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800635c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8006360:	3301      	adds	r3, #1
 8006362:	b2db      	uxtb	r3, r3
 8006364:	b25a      	sxtb	r2, r3
 8006366:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006368:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800636c:	2301      	movs	r3, #1
 800636e:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8006370:	e001      	b.n	8006376 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8006372:	2300      	movs	r3, #0
 8006374:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006376:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006378:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800637a:	697b      	ldr	r3, [r7, #20]
 800637c:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8006380:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8006382:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8006384:	4618      	mov	r0, r3
 8006386:	3740      	adds	r7, #64	@ 0x40
 8006388:	46bd      	mov	sp, r7
 800638a:	bd80      	pop	{r7, pc}

0800638c <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800638c:	b580      	push	{r7, lr}
 800638e:	b08e      	sub	sp, #56	@ 0x38
 8006390:	af00      	add	r7, sp, #0
 8006392:	6078      	str	r0, [r7, #4]
 8006394:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 800639a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800639c:	2b00      	cmp	r3, #0
 800639e:	d10b      	bne.n	80063b8 <xQueueGiveFromISR+0x2c>
	__asm volatile
 80063a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80063a4:	f383 8811 	msr	BASEPRI, r3
 80063a8:	f3bf 8f6f 	isb	sy
 80063ac:	f3bf 8f4f 	dsb	sy
 80063b0:	623b      	str	r3, [r7, #32]
}
 80063b2:	bf00      	nop
 80063b4:	bf00      	nop
 80063b6:	e7fd      	b.n	80063b4 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80063b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80063ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80063bc:	2b00      	cmp	r3, #0
 80063be:	d00b      	beq.n	80063d8 <xQueueGiveFromISR+0x4c>
	__asm volatile
 80063c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80063c4:	f383 8811 	msr	BASEPRI, r3
 80063c8:	f3bf 8f6f 	isb	sy
 80063cc:	f3bf 8f4f 	dsb	sy
 80063d0:	61fb      	str	r3, [r7, #28]
}
 80063d2:	bf00      	nop
 80063d4:	bf00      	nop
 80063d6:	e7fd      	b.n	80063d4 <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 80063d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	2b00      	cmp	r3, #0
 80063de:	d103      	bne.n	80063e8 <xQueueGiveFromISR+0x5c>
 80063e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80063e2:	689b      	ldr	r3, [r3, #8]
 80063e4:	2b00      	cmp	r3, #0
 80063e6:	d101      	bne.n	80063ec <xQueueGiveFromISR+0x60>
 80063e8:	2301      	movs	r3, #1
 80063ea:	e000      	b.n	80063ee <xQueueGiveFromISR+0x62>
 80063ec:	2300      	movs	r3, #0
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	d10b      	bne.n	800640a <xQueueGiveFromISR+0x7e>
	__asm volatile
 80063f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80063f6:	f383 8811 	msr	BASEPRI, r3
 80063fa:	f3bf 8f6f 	isb	sy
 80063fe:	f3bf 8f4f 	dsb	sy
 8006402:	61bb      	str	r3, [r7, #24]
}
 8006404:	bf00      	nop
 8006406:	bf00      	nop
 8006408:	e7fd      	b.n	8006406 <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800640a:	f002 fa1d 	bl	8008848 <vPortValidateInterruptPriority>
	__asm volatile
 800640e:	f3ef 8211 	mrs	r2, BASEPRI
 8006412:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006416:	f383 8811 	msr	BASEPRI, r3
 800641a:	f3bf 8f6f 	isb	sy
 800641e:	f3bf 8f4f 	dsb	sy
 8006422:	617a      	str	r2, [r7, #20]
 8006424:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8006426:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006428:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800642a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800642c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800642e:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8006430:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006432:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006434:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006436:	429a      	cmp	r2, r3
 8006438:	d22b      	bcs.n	8006492 <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800643a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800643c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006440:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8006444:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006446:	1c5a      	adds	r2, r3, #1
 8006448:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800644a:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800644c:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8006450:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006454:	d112      	bne.n	800647c <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006456:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006458:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800645a:	2b00      	cmp	r3, #0
 800645c:	d016      	beq.n	800648c <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800645e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006460:	3324      	adds	r3, #36	@ 0x24
 8006462:	4618      	mov	r0, r3
 8006464:	f001 f8d4 	bl	8007610 <xTaskRemoveFromEventList>
 8006468:	4603      	mov	r3, r0
 800646a:	2b00      	cmp	r3, #0
 800646c:	d00e      	beq.n	800648c <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800646e:	683b      	ldr	r3, [r7, #0]
 8006470:	2b00      	cmp	r3, #0
 8006472:	d00b      	beq.n	800648c <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8006474:	683b      	ldr	r3, [r7, #0]
 8006476:	2201      	movs	r2, #1
 8006478:	601a      	str	r2, [r3, #0]
 800647a:	e007      	b.n	800648c <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800647c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006480:	3301      	adds	r3, #1
 8006482:	b2db      	uxtb	r3, r3
 8006484:	b25a      	sxtb	r2, r3
 8006486:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006488:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800648c:	2301      	movs	r3, #1
 800648e:	637b      	str	r3, [r7, #52]	@ 0x34
 8006490:	e001      	b.n	8006496 <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8006492:	2300      	movs	r3, #0
 8006494:	637b      	str	r3, [r7, #52]	@ 0x34
 8006496:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006498:	60fb      	str	r3, [r7, #12]
	__asm volatile
 800649a:	68fb      	ldr	r3, [r7, #12]
 800649c:	f383 8811 	msr	BASEPRI, r3
}
 80064a0:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80064a2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 80064a4:	4618      	mov	r0, r3
 80064a6:	3738      	adds	r7, #56	@ 0x38
 80064a8:	46bd      	mov	sp, r7
 80064aa:	bd80      	pop	{r7, pc}

080064ac <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80064ac:	b580      	push	{r7, lr}
 80064ae:	b08c      	sub	sp, #48	@ 0x30
 80064b0:	af00      	add	r7, sp, #0
 80064b2:	60f8      	str	r0, [r7, #12]
 80064b4:	60b9      	str	r1, [r7, #8]
 80064b6:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80064b8:	2300      	movs	r3, #0
 80064ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80064bc:	68fb      	ldr	r3, [r7, #12]
 80064be:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80064c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80064c2:	2b00      	cmp	r3, #0
 80064c4:	d10b      	bne.n	80064de <xQueueReceive+0x32>
	__asm volatile
 80064c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80064ca:	f383 8811 	msr	BASEPRI, r3
 80064ce:	f3bf 8f6f 	isb	sy
 80064d2:	f3bf 8f4f 	dsb	sy
 80064d6:	623b      	str	r3, [r7, #32]
}
 80064d8:	bf00      	nop
 80064da:	bf00      	nop
 80064dc:	e7fd      	b.n	80064da <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80064de:	68bb      	ldr	r3, [r7, #8]
 80064e0:	2b00      	cmp	r3, #0
 80064e2:	d103      	bne.n	80064ec <xQueueReceive+0x40>
 80064e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80064e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80064e8:	2b00      	cmp	r3, #0
 80064ea:	d101      	bne.n	80064f0 <xQueueReceive+0x44>
 80064ec:	2301      	movs	r3, #1
 80064ee:	e000      	b.n	80064f2 <xQueueReceive+0x46>
 80064f0:	2300      	movs	r3, #0
 80064f2:	2b00      	cmp	r3, #0
 80064f4:	d10b      	bne.n	800650e <xQueueReceive+0x62>
	__asm volatile
 80064f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80064fa:	f383 8811 	msr	BASEPRI, r3
 80064fe:	f3bf 8f6f 	isb	sy
 8006502:	f3bf 8f4f 	dsb	sy
 8006506:	61fb      	str	r3, [r7, #28]
}
 8006508:	bf00      	nop
 800650a:	bf00      	nop
 800650c:	e7fd      	b.n	800650a <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800650e:	f001 fa4f 	bl	80079b0 <xTaskGetSchedulerState>
 8006512:	4603      	mov	r3, r0
 8006514:	2b00      	cmp	r3, #0
 8006516:	d102      	bne.n	800651e <xQueueReceive+0x72>
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	2b00      	cmp	r3, #0
 800651c:	d101      	bne.n	8006522 <xQueueReceive+0x76>
 800651e:	2301      	movs	r3, #1
 8006520:	e000      	b.n	8006524 <xQueueReceive+0x78>
 8006522:	2300      	movs	r3, #0
 8006524:	2b00      	cmp	r3, #0
 8006526:	d10b      	bne.n	8006540 <xQueueReceive+0x94>
	__asm volatile
 8006528:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800652c:	f383 8811 	msr	BASEPRI, r3
 8006530:	f3bf 8f6f 	isb	sy
 8006534:	f3bf 8f4f 	dsb	sy
 8006538:	61bb      	str	r3, [r7, #24]
}
 800653a:	bf00      	nop
 800653c:	bf00      	nop
 800653e:	e7fd      	b.n	800653c <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006540:	f002 f8a2 	bl	8008688 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006544:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006546:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006548:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800654a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800654c:	2b00      	cmp	r3, #0
 800654e:	d01f      	beq.n	8006590 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8006550:	68b9      	ldr	r1, [r7, #8]
 8006552:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006554:	f000 fac4 	bl	8006ae0 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8006558:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800655a:	1e5a      	subs	r2, r3, #1
 800655c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800655e:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006560:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006562:	691b      	ldr	r3, [r3, #16]
 8006564:	2b00      	cmp	r3, #0
 8006566:	d00f      	beq.n	8006588 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006568:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800656a:	3310      	adds	r3, #16
 800656c:	4618      	mov	r0, r3
 800656e:	f001 f84f 	bl	8007610 <xTaskRemoveFromEventList>
 8006572:	4603      	mov	r3, r0
 8006574:	2b00      	cmp	r3, #0
 8006576:	d007      	beq.n	8006588 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8006578:	4b3c      	ldr	r3, [pc, #240]	@ (800666c <xQueueReceive+0x1c0>)
 800657a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800657e:	601a      	str	r2, [r3, #0]
 8006580:	f3bf 8f4f 	dsb	sy
 8006584:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8006588:	f002 f8b0 	bl	80086ec <vPortExitCritical>
				return pdPASS;
 800658c:	2301      	movs	r3, #1
 800658e:	e069      	b.n	8006664 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	2b00      	cmp	r3, #0
 8006594:	d103      	bne.n	800659e <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8006596:	f002 f8a9 	bl	80086ec <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800659a:	2300      	movs	r3, #0
 800659c:	e062      	b.n	8006664 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800659e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80065a0:	2b00      	cmp	r3, #0
 80065a2:	d106      	bne.n	80065b2 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80065a4:	f107 0310 	add.w	r3, r7, #16
 80065a8:	4618      	mov	r0, r3
 80065aa:	f001 f895 	bl	80076d8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80065ae:	2301      	movs	r3, #1
 80065b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80065b2:	f002 f89b 	bl	80086ec <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80065b6:	f000 fe05 	bl	80071c4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80065ba:	f002 f865 	bl	8008688 <vPortEnterCritical>
 80065be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80065c0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80065c4:	b25b      	sxtb	r3, r3
 80065c6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80065ca:	d103      	bne.n	80065d4 <xQueueReceive+0x128>
 80065cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80065ce:	2200      	movs	r2, #0
 80065d0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80065d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80065d6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80065da:	b25b      	sxtb	r3, r3
 80065dc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80065e0:	d103      	bne.n	80065ea <xQueueReceive+0x13e>
 80065e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80065e4:	2200      	movs	r2, #0
 80065e6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80065ea:	f002 f87f 	bl	80086ec <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80065ee:	1d3a      	adds	r2, r7, #4
 80065f0:	f107 0310 	add.w	r3, r7, #16
 80065f4:	4611      	mov	r1, r2
 80065f6:	4618      	mov	r0, r3
 80065f8:	f001 f884 	bl	8007704 <xTaskCheckForTimeOut>
 80065fc:	4603      	mov	r3, r0
 80065fe:	2b00      	cmp	r3, #0
 8006600:	d123      	bne.n	800664a <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006602:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006604:	f000 fae4 	bl	8006bd0 <prvIsQueueEmpty>
 8006608:	4603      	mov	r3, r0
 800660a:	2b00      	cmp	r3, #0
 800660c:	d017      	beq.n	800663e <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800660e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006610:	3324      	adds	r3, #36	@ 0x24
 8006612:	687a      	ldr	r2, [r7, #4]
 8006614:	4611      	mov	r1, r2
 8006616:	4618      	mov	r0, r3
 8006618:	f000 ffa8 	bl	800756c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800661c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800661e:	f000 fa85 	bl	8006b2c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8006622:	f000 fddd 	bl	80071e0 <xTaskResumeAll>
 8006626:	4603      	mov	r3, r0
 8006628:	2b00      	cmp	r3, #0
 800662a:	d189      	bne.n	8006540 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800662c:	4b0f      	ldr	r3, [pc, #60]	@ (800666c <xQueueReceive+0x1c0>)
 800662e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006632:	601a      	str	r2, [r3, #0]
 8006634:	f3bf 8f4f 	dsb	sy
 8006638:	f3bf 8f6f 	isb	sy
 800663c:	e780      	b.n	8006540 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800663e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006640:	f000 fa74 	bl	8006b2c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006644:	f000 fdcc 	bl	80071e0 <xTaskResumeAll>
 8006648:	e77a      	b.n	8006540 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800664a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800664c:	f000 fa6e 	bl	8006b2c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006650:	f000 fdc6 	bl	80071e0 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006654:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006656:	f000 fabb 	bl	8006bd0 <prvIsQueueEmpty>
 800665a:	4603      	mov	r3, r0
 800665c:	2b00      	cmp	r3, #0
 800665e:	f43f af6f 	beq.w	8006540 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8006662:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8006664:	4618      	mov	r0, r3
 8006666:	3730      	adds	r7, #48	@ 0x30
 8006668:	46bd      	mov	sp, r7
 800666a:	bd80      	pop	{r7, pc}
 800666c:	e000ed04 	.word	0xe000ed04

08006670 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8006670:	b580      	push	{r7, lr}
 8006672:	b08e      	sub	sp, #56	@ 0x38
 8006674:	af00      	add	r7, sp, #0
 8006676:	6078      	str	r0, [r7, #4]
 8006678:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800667a:	2300      	movs	r3, #0
 800667c:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8006682:	2300      	movs	r3, #0
 8006684:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8006686:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006688:	2b00      	cmp	r3, #0
 800668a:	d10b      	bne.n	80066a4 <xQueueSemaphoreTake+0x34>
	__asm volatile
 800668c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006690:	f383 8811 	msr	BASEPRI, r3
 8006694:	f3bf 8f6f 	isb	sy
 8006698:	f3bf 8f4f 	dsb	sy
 800669c:	623b      	str	r3, [r7, #32]
}
 800669e:	bf00      	nop
 80066a0:	bf00      	nop
 80066a2:	e7fd      	b.n	80066a0 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80066a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80066a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80066a8:	2b00      	cmp	r3, #0
 80066aa:	d00b      	beq.n	80066c4 <xQueueSemaphoreTake+0x54>
	__asm volatile
 80066ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80066b0:	f383 8811 	msr	BASEPRI, r3
 80066b4:	f3bf 8f6f 	isb	sy
 80066b8:	f3bf 8f4f 	dsb	sy
 80066bc:	61fb      	str	r3, [r7, #28]
}
 80066be:	bf00      	nop
 80066c0:	bf00      	nop
 80066c2:	e7fd      	b.n	80066c0 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80066c4:	f001 f974 	bl	80079b0 <xTaskGetSchedulerState>
 80066c8:	4603      	mov	r3, r0
 80066ca:	2b00      	cmp	r3, #0
 80066cc:	d102      	bne.n	80066d4 <xQueueSemaphoreTake+0x64>
 80066ce:	683b      	ldr	r3, [r7, #0]
 80066d0:	2b00      	cmp	r3, #0
 80066d2:	d101      	bne.n	80066d8 <xQueueSemaphoreTake+0x68>
 80066d4:	2301      	movs	r3, #1
 80066d6:	e000      	b.n	80066da <xQueueSemaphoreTake+0x6a>
 80066d8:	2300      	movs	r3, #0
 80066da:	2b00      	cmp	r3, #0
 80066dc:	d10b      	bne.n	80066f6 <xQueueSemaphoreTake+0x86>
	__asm volatile
 80066de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80066e2:	f383 8811 	msr	BASEPRI, r3
 80066e6:	f3bf 8f6f 	isb	sy
 80066ea:	f3bf 8f4f 	dsb	sy
 80066ee:	61bb      	str	r3, [r7, #24]
}
 80066f0:	bf00      	nop
 80066f2:	bf00      	nop
 80066f4:	e7fd      	b.n	80066f2 <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80066f6:	f001 ffc7 	bl	8008688 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 80066fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80066fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80066fe:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8006700:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006702:	2b00      	cmp	r3, #0
 8006704:	d024      	beq.n	8006750 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8006706:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006708:	1e5a      	subs	r2, r3, #1
 800670a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800670c:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800670e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	2b00      	cmp	r3, #0
 8006714:	d104      	bne.n	8006720 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8006716:	f001 fac5 	bl	8007ca4 <pvTaskIncrementMutexHeldCount>
 800671a:	4602      	mov	r2, r0
 800671c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800671e:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006720:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006722:	691b      	ldr	r3, [r3, #16]
 8006724:	2b00      	cmp	r3, #0
 8006726:	d00f      	beq.n	8006748 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006728:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800672a:	3310      	adds	r3, #16
 800672c:	4618      	mov	r0, r3
 800672e:	f000 ff6f 	bl	8007610 <xTaskRemoveFromEventList>
 8006732:	4603      	mov	r3, r0
 8006734:	2b00      	cmp	r3, #0
 8006736:	d007      	beq.n	8006748 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8006738:	4b54      	ldr	r3, [pc, #336]	@ (800688c <xQueueSemaphoreTake+0x21c>)
 800673a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800673e:	601a      	str	r2, [r3, #0]
 8006740:	f3bf 8f4f 	dsb	sy
 8006744:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8006748:	f001 ffd0 	bl	80086ec <vPortExitCritical>
				return pdPASS;
 800674c:	2301      	movs	r3, #1
 800674e:	e098      	b.n	8006882 <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006750:	683b      	ldr	r3, [r7, #0]
 8006752:	2b00      	cmp	r3, #0
 8006754:	d112      	bne.n	800677c <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8006756:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006758:	2b00      	cmp	r3, #0
 800675a:	d00b      	beq.n	8006774 <xQueueSemaphoreTake+0x104>
	__asm volatile
 800675c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006760:	f383 8811 	msr	BASEPRI, r3
 8006764:	f3bf 8f6f 	isb	sy
 8006768:	f3bf 8f4f 	dsb	sy
 800676c:	617b      	str	r3, [r7, #20]
}
 800676e:	bf00      	nop
 8006770:	bf00      	nop
 8006772:	e7fd      	b.n	8006770 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8006774:	f001 ffba 	bl	80086ec <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8006778:	2300      	movs	r3, #0
 800677a:	e082      	b.n	8006882 <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 800677c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800677e:	2b00      	cmp	r3, #0
 8006780:	d106      	bne.n	8006790 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006782:	f107 030c 	add.w	r3, r7, #12
 8006786:	4618      	mov	r0, r3
 8006788:	f000 ffa6 	bl	80076d8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800678c:	2301      	movs	r3, #1
 800678e:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006790:	f001 ffac 	bl	80086ec <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006794:	f000 fd16 	bl	80071c4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006798:	f001 ff76 	bl	8008688 <vPortEnterCritical>
 800679c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800679e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80067a2:	b25b      	sxtb	r3, r3
 80067a4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80067a8:	d103      	bne.n	80067b2 <xQueueSemaphoreTake+0x142>
 80067aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80067ac:	2200      	movs	r2, #0
 80067ae:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80067b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80067b4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80067b8:	b25b      	sxtb	r3, r3
 80067ba:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80067be:	d103      	bne.n	80067c8 <xQueueSemaphoreTake+0x158>
 80067c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80067c2:	2200      	movs	r2, #0
 80067c4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80067c8:	f001 ff90 	bl	80086ec <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80067cc:	463a      	mov	r2, r7
 80067ce:	f107 030c 	add.w	r3, r7, #12
 80067d2:	4611      	mov	r1, r2
 80067d4:	4618      	mov	r0, r3
 80067d6:	f000 ff95 	bl	8007704 <xTaskCheckForTimeOut>
 80067da:	4603      	mov	r3, r0
 80067dc:	2b00      	cmp	r3, #0
 80067de:	d132      	bne.n	8006846 <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80067e0:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80067e2:	f000 f9f5 	bl	8006bd0 <prvIsQueueEmpty>
 80067e6:	4603      	mov	r3, r0
 80067e8:	2b00      	cmp	r3, #0
 80067ea:	d026      	beq.n	800683a <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80067ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	2b00      	cmp	r3, #0
 80067f2:	d109      	bne.n	8006808 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 80067f4:	f001 ff48 	bl	8008688 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 80067f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80067fa:	689b      	ldr	r3, [r3, #8]
 80067fc:	4618      	mov	r0, r3
 80067fe:	f001 f8f5 	bl	80079ec <xTaskPriorityInherit>
 8006802:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8006804:	f001 ff72 	bl	80086ec <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8006808:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800680a:	3324      	adds	r3, #36	@ 0x24
 800680c:	683a      	ldr	r2, [r7, #0]
 800680e:	4611      	mov	r1, r2
 8006810:	4618      	mov	r0, r3
 8006812:	f000 feab 	bl	800756c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8006816:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8006818:	f000 f988 	bl	8006b2c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800681c:	f000 fce0 	bl	80071e0 <xTaskResumeAll>
 8006820:	4603      	mov	r3, r0
 8006822:	2b00      	cmp	r3, #0
 8006824:	f47f af67 	bne.w	80066f6 <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8006828:	4b18      	ldr	r3, [pc, #96]	@ (800688c <xQueueSemaphoreTake+0x21c>)
 800682a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800682e:	601a      	str	r2, [r3, #0]
 8006830:	f3bf 8f4f 	dsb	sy
 8006834:	f3bf 8f6f 	isb	sy
 8006838:	e75d      	b.n	80066f6 <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800683a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800683c:	f000 f976 	bl	8006b2c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006840:	f000 fcce 	bl	80071e0 <xTaskResumeAll>
 8006844:	e757      	b.n	80066f6 <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8006846:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8006848:	f000 f970 	bl	8006b2c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800684c:	f000 fcc8 	bl	80071e0 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006850:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8006852:	f000 f9bd 	bl	8006bd0 <prvIsQueueEmpty>
 8006856:	4603      	mov	r3, r0
 8006858:	2b00      	cmp	r3, #0
 800685a:	f43f af4c 	beq.w	80066f6 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800685e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006860:	2b00      	cmp	r3, #0
 8006862:	d00d      	beq.n	8006880 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8006864:	f001 ff10 	bl	8008688 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8006868:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800686a:	f000 f8b7 	bl	80069dc <prvGetDisinheritPriorityAfterTimeout>
 800686e:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8006870:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006872:	689b      	ldr	r3, [r3, #8]
 8006874:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006876:	4618      	mov	r0, r3
 8006878:	f001 f990 	bl	8007b9c <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800687c:	f001 ff36 	bl	80086ec <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8006880:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8006882:	4618      	mov	r0, r3
 8006884:	3738      	adds	r7, #56	@ 0x38
 8006886:	46bd      	mov	sp, r7
 8006888:	bd80      	pop	{r7, pc}
 800688a:	bf00      	nop
 800688c:	e000ed04 	.word	0xe000ed04

08006890 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8006890:	b580      	push	{r7, lr}
 8006892:	b08e      	sub	sp, #56	@ 0x38
 8006894:	af00      	add	r7, sp, #0
 8006896:	60f8      	str	r0, [r7, #12]
 8006898:	60b9      	str	r1, [r7, #8]
 800689a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800689c:	68fb      	ldr	r3, [r7, #12]
 800689e:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80068a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068a2:	2b00      	cmp	r3, #0
 80068a4:	d10b      	bne.n	80068be <xQueueReceiveFromISR+0x2e>
	__asm volatile
 80068a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80068aa:	f383 8811 	msr	BASEPRI, r3
 80068ae:	f3bf 8f6f 	isb	sy
 80068b2:	f3bf 8f4f 	dsb	sy
 80068b6:	623b      	str	r3, [r7, #32]
}
 80068b8:	bf00      	nop
 80068ba:	bf00      	nop
 80068bc:	e7fd      	b.n	80068ba <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80068be:	68bb      	ldr	r3, [r7, #8]
 80068c0:	2b00      	cmp	r3, #0
 80068c2:	d103      	bne.n	80068cc <xQueueReceiveFromISR+0x3c>
 80068c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80068c8:	2b00      	cmp	r3, #0
 80068ca:	d101      	bne.n	80068d0 <xQueueReceiveFromISR+0x40>
 80068cc:	2301      	movs	r3, #1
 80068ce:	e000      	b.n	80068d2 <xQueueReceiveFromISR+0x42>
 80068d0:	2300      	movs	r3, #0
 80068d2:	2b00      	cmp	r3, #0
 80068d4:	d10b      	bne.n	80068ee <xQueueReceiveFromISR+0x5e>
	__asm volatile
 80068d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80068da:	f383 8811 	msr	BASEPRI, r3
 80068de:	f3bf 8f6f 	isb	sy
 80068e2:	f3bf 8f4f 	dsb	sy
 80068e6:	61fb      	str	r3, [r7, #28]
}
 80068e8:	bf00      	nop
 80068ea:	bf00      	nop
 80068ec:	e7fd      	b.n	80068ea <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80068ee:	f001 ffab 	bl	8008848 <vPortValidateInterruptPriority>
	__asm volatile
 80068f2:	f3ef 8211 	mrs	r2, BASEPRI
 80068f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80068fa:	f383 8811 	msr	BASEPRI, r3
 80068fe:	f3bf 8f6f 	isb	sy
 8006902:	f3bf 8f4f 	dsb	sy
 8006906:	61ba      	str	r2, [r7, #24]
 8006908:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800690a:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800690c:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800690e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006910:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006912:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006914:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006916:	2b00      	cmp	r3, #0
 8006918:	d02f      	beq.n	800697a <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800691a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800691c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006920:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8006924:	68b9      	ldr	r1, [r7, #8]
 8006926:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006928:	f000 f8da 	bl	8006ae0 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800692c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800692e:	1e5a      	subs	r2, r3, #1
 8006930:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006932:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8006934:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8006938:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800693c:	d112      	bne.n	8006964 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800693e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006940:	691b      	ldr	r3, [r3, #16]
 8006942:	2b00      	cmp	r3, #0
 8006944:	d016      	beq.n	8006974 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006946:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006948:	3310      	adds	r3, #16
 800694a:	4618      	mov	r0, r3
 800694c:	f000 fe60 	bl	8007610 <xTaskRemoveFromEventList>
 8006950:	4603      	mov	r3, r0
 8006952:	2b00      	cmp	r3, #0
 8006954:	d00e      	beq.n	8006974 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	2b00      	cmp	r3, #0
 800695a:	d00b      	beq.n	8006974 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	2201      	movs	r2, #1
 8006960:	601a      	str	r2, [r3, #0]
 8006962:	e007      	b.n	8006974 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8006964:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006968:	3301      	adds	r3, #1
 800696a:	b2db      	uxtb	r3, r3
 800696c:	b25a      	sxtb	r2, r3
 800696e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006970:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 8006974:	2301      	movs	r3, #1
 8006976:	637b      	str	r3, [r7, #52]	@ 0x34
 8006978:	e001      	b.n	800697e <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 800697a:	2300      	movs	r3, #0
 800697c:	637b      	str	r3, [r7, #52]	@ 0x34
 800697e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006980:	613b      	str	r3, [r7, #16]
	__asm volatile
 8006982:	693b      	ldr	r3, [r7, #16]
 8006984:	f383 8811 	msr	BASEPRI, r3
}
 8006988:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800698a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800698c:	4618      	mov	r0, r3
 800698e:	3738      	adds	r7, #56	@ 0x38
 8006990:	46bd      	mov	sp, r7
 8006992:	bd80      	pop	{r7, pc}

08006994 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 8006994:	b580      	push	{r7, lr}
 8006996:	b084      	sub	sp, #16
 8006998:	af00      	add	r7, sp, #0
 800699a:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80069a0:	68fb      	ldr	r3, [r7, #12]
 80069a2:	2b00      	cmp	r3, #0
 80069a4:	d10b      	bne.n	80069be <vQueueDelete+0x2a>
	__asm volatile
 80069a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069aa:	f383 8811 	msr	BASEPRI, r3
 80069ae:	f3bf 8f6f 	isb	sy
 80069b2:	f3bf 8f4f 	dsb	sy
 80069b6:	60bb      	str	r3, [r7, #8]
}
 80069b8:	bf00      	nop
 80069ba:	bf00      	nop
 80069bc:	e7fd      	b.n	80069ba <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 80069be:	68f8      	ldr	r0, [r7, #12]
 80069c0:	f000 f95e 	bl	8006c80 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 80069c4:	68fb      	ldr	r3, [r7, #12]
 80069c6:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 80069ca:	2b00      	cmp	r3, #0
 80069cc:	d102      	bne.n	80069d4 <vQueueDelete+0x40>
		{
			vPortFree( pxQueue );
 80069ce:	68f8      	ldr	r0, [r7, #12]
 80069d0:	f002 f84a 	bl	8008a68 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 80069d4:	bf00      	nop
 80069d6:	3710      	adds	r7, #16
 80069d8:	46bd      	mov	sp, r7
 80069da:	bd80      	pop	{r7, pc}

080069dc <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 80069dc:	b480      	push	{r7}
 80069de:	b085      	sub	sp, #20
 80069e0:	af00      	add	r7, sp, #0
 80069e2:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80069e8:	2b00      	cmp	r3, #0
 80069ea:	d006      	beq.n	80069fa <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 80069f6:	60fb      	str	r3, [r7, #12]
 80069f8:	e001      	b.n	80069fe <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 80069fa:	2300      	movs	r3, #0
 80069fc:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 80069fe:	68fb      	ldr	r3, [r7, #12]
	}
 8006a00:	4618      	mov	r0, r3
 8006a02:	3714      	adds	r7, #20
 8006a04:	46bd      	mov	sp, r7
 8006a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a0a:	4770      	bx	lr

08006a0c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8006a0c:	b580      	push	{r7, lr}
 8006a0e:	b086      	sub	sp, #24
 8006a10:	af00      	add	r7, sp, #0
 8006a12:	60f8      	str	r0, [r7, #12]
 8006a14:	60b9      	str	r1, [r7, #8]
 8006a16:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8006a18:	2300      	movs	r3, #0
 8006a1a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006a1c:	68fb      	ldr	r3, [r7, #12]
 8006a1e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a20:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8006a22:	68fb      	ldr	r3, [r7, #12]
 8006a24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a26:	2b00      	cmp	r3, #0
 8006a28:	d10d      	bne.n	8006a46 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006a2a:	68fb      	ldr	r3, [r7, #12]
 8006a2c:	681b      	ldr	r3, [r3, #0]
 8006a2e:	2b00      	cmp	r3, #0
 8006a30:	d14d      	bne.n	8006ace <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8006a32:	68fb      	ldr	r3, [r7, #12]
 8006a34:	689b      	ldr	r3, [r3, #8]
 8006a36:	4618      	mov	r0, r3
 8006a38:	f001 f840 	bl	8007abc <xTaskPriorityDisinherit>
 8006a3c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8006a3e:	68fb      	ldr	r3, [r7, #12]
 8006a40:	2200      	movs	r2, #0
 8006a42:	609a      	str	r2, [r3, #8]
 8006a44:	e043      	b.n	8006ace <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	2b00      	cmp	r3, #0
 8006a4a:	d119      	bne.n	8006a80 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006a4c:	68fb      	ldr	r3, [r7, #12]
 8006a4e:	6858      	ldr	r0, [r3, #4]
 8006a50:	68fb      	ldr	r3, [r7, #12]
 8006a52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a54:	461a      	mov	r2, r3
 8006a56:	68b9      	ldr	r1, [r7, #8]
 8006a58:	f002 fe01 	bl	800965e <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006a5c:	68fb      	ldr	r3, [r7, #12]
 8006a5e:	685a      	ldr	r2, [r3, #4]
 8006a60:	68fb      	ldr	r3, [r7, #12]
 8006a62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a64:	441a      	add	r2, r3
 8006a66:	68fb      	ldr	r3, [r7, #12]
 8006a68:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006a6a:	68fb      	ldr	r3, [r7, #12]
 8006a6c:	685a      	ldr	r2, [r3, #4]
 8006a6e:	68fb      	ldr	r3, [r7, #12]
 8006a70:	689b      	ldr	r3, [r3, #8]
 8006a72:	429a      	cmp	r2, r3
 8006a74:	d32b      	bcc.n	8006ace <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8006a76:	68fb      	ldr	r3, [r7, #12]
 8006a78:	681a      	ldr	r2, [r3, #0]
 8006a7a:	68fb      	ldr	r3, [r7, #12]
 8006a7c:	605a      	str	r2, [r3, #4]
 8006a7e:	e026      	b.n	8006ace <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8006a80:	68fb      	ldr	r3, [r7, #12]
 8006a82:	68d8      	ldr	r0, [r3, #12]
 8006a84:	68fb      	ldr	r3, [r7, #12]
 8006a86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a88:	461a      	mov	r2, r3
 8006a8a:	68b9      	ldr	r1, [r7, #8]
 8006a8c:	f002 fde7 	bl	800965e <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8006a90:	68fb      	ldr	r3, [r7, #12]
 8006a92:	68da      	ldr	r2, [r3, #12]
 8006a94:	68fb      	ldr	r3, [r7, #12]
 8006a96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a98:	425b      	negs	r3, r3
 8006a9a:	441a      	add	r2, r3
 8006a9c:	68fb      	ldr	r3, [r7, #12]
 8006a9e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006aa0:	68fb      	ldr	r3, [r7, #12]
 8006aa2:	68da      	ldr	r2, [r3, #12]
 8006aa4:	68fb      	ldr	r3, [r7, #12]
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	429a      	cmp	r2, r3
 8006aaa:	d207      	bcs.n	8006abc <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8006aac:	68fb      	ldr	r3, [r7, #12]
 8006aae:	689a      	ldr	r2, [r3, #8]
 8006ab0:	68fb      	ldr	r3, [r7, #12]
 8006ab2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ab4:	425b      	negs	r3, r3
 8006ab6:	441a      	add	r2, r3
 8006ab8:	68fb      	ldr	r3, [r7, #12]
 8006aba:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	2b02      	cmp	r3, #2
 8006ac0:	d105      	bne.n	8006ace <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006ac2:	693b      	ldr	r3, [r7, #16]
 8006ac4:	2b00      	cmp	r3, #0
 8006ac6:	d002      	beq.n	8006ace <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8006ac8:	693b      	ldr	r3, [r7, #16]
 8006aca:	3b01      	subs	r3, #1
 8006acc:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8006ace:	693b      	ldr	r3, [r7, #16]
 8006ad0:	1c5a      	adds	r2, r3, #1
 8006ad2:	68fb      	ldr	r3, [r7, #12]
 8006ad4:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8006ad6:	697b      	ldr	r3, [r7, #20]
}
 8006ad8:	4618      	mov	r0, r3
 8006ada:	3718      	adds	r7, #24
 8006adc:	46bd      	mov	sp, r7
 8006ade:	bd80      	pop	{r7, pc}

08006ae0 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8006ae0:	b580      	push	{r7, lr}
 8006ae2:	b082      	sub	sp, #8
 8006ae4:	af00      	add	r7, sp, #0
 8006ae6:	6078      	str	r0, [r7, #4]
 8006ae8:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006aee:	2b00      	cmp	r3, #0
 8006af0:	d018      	beq.n	8006b24 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	68da      	ldr	r2, [r3, #12]
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006afa:	441a      	add	r2, r3
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	68da      	ldr	r2, [r3, #12]
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	689b      	ldr	r3, [r3, #8]
 8006b08:	429a      	cmp	r2, r3
 8006b0a:	d303      	bcc.n	8006b14 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	681a      	ldr	r2, [r3, #0]
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	68d9      	ldr	r1, [r3, #12]
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b1c:	461a      	mov	r2, r3
 8006b1e:	6838      	ldr	r0, [r7, #0]
 8006b20:	f002 fd9d 	bl	800965e <memcpy>
	}
}
 8006b24:	bf00      	nop
 8006b26:	3708      	adds	r7, #8
 8006b28:	46bd      	mov	sp, r7
 8006b2a:	bd80      	pop	{r7, pc}

08006b2c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8006b2c:	b580      	push	{r7, lr}
 8006b2e:	b084      	sub	sp, #16
 8006b30:	af00      	add	r7, sp, #0
 8006b32:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8006b34:	f001 fda8 	bl	8008688 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006b3e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006b40:	e011      	b.n	8006b66 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b46:	2b00      	cmp	r3, #0
 8006b48:	d012      	beq.n	8006b70 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	3324      	adds	r3, #36	@ 0x24
 8006b4e:	4618      	mov	r0, r3
 8006b50:	f000 fd5e 	bl	8007610 <xTaskRemoveFromEventList>
 8006b54:	4603      	mov	r3, r0
 8006b56:	2b00      	cmp	r3, #0
 8006b58:	d001      	beq.n	8006b5e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8006b5a:	f000 fe37 	bl	80077cc <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8006b5e:	7bfb      	ldrb	r3, [r7, #15]
 8006b60:	3b01      	subs	r3, #1
 8006b62:	b2db      	uxtb	r3, r3
 8006b64:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006b66:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006b6a:	2b00      	cmp	r3, #0
 8006b6c:	dce9      	bgt.n	8006b42 <prvUnlockQueue+0x16>
 8006b6e:	e000      	b.n	8006b72 <prvUnlockQueue+0x46>
					break;
 8006b70:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	22ff      	movs	r2, #255	@ 0xff
 8006b76:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8006b7a:	f001 fdb7 	bl	80086ec <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8006b7e:	f001 fd83 	bl	8008688 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006b88:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006b8a:	e011      	b.n	8006bb0 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	691b      	ldr	r3, [r3, #16]
 8006b90:	2b00      	cmp	r3, #0
 8006b92:	d012      	beq.n	8006bba <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	3310      	adds	r3, #16
 8006b98:	4618      	mov	r0, r3
 8006b9a:	f000 fd39 	bl	8007610 <xTaskRemoveFromEventList>
 8006b9e:	4603      	mov	r3, r0
 8006ba0:	2b00      	cmp	r3, #0
 8006ba2:	d001      	beq.n	8006ba8 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8006ba4:	f000 fe12 	bl	80077cc <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8006ba8:	7bbb      	ldrb	r3, [r7, #14]
 8006baa:	3b01      	subs	r3, #1
 8006bac:	b2db      	uxtb	r3, r3
 8006bae:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006bb0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006bb4:	2b00      	cmp	r3, #0
 8006bb6:	dce9      	bgt.n	8006b8c <prvUnlockQueue+0x60>
 8006bb8:	e000      	b.n	8006bbc <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8006bba:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	22ff      	movs	r2, #255	@ 0xff
 8006bc0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8006bc4:	f001 fd92 	bl	80086ec <vPortExitCritical>
}
 8006bc8:	bf00      	nop
 8006bca:	3710      	adds	r7, #16
 8006bcc:	46bd      	mov	sp, r7
 8006bce:	bd80      	pop	{r7, pc}

08006bd0 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8006bd0:	b580      	push	{r7, lr}
 8006bd2:	b084      	sub	sp, #16
 8006bd4:	af00      	add	r7, sp, #0
 8006bd6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006bd8:	f001 fd56 	bl	8008688 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006be0:	2b00      	cmp	r3, #0
 8006be2:	d102      	bne.n	8006bea <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8006be4:	2301      	movs	r3, #1
 8006be6:	60fb      	str	r3, [r7, #12]
 8006be8:	e001      	b.n	8006bee <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8006bea:	2300      	movs	r3, #0
 8006bec:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006bee:	f001 fd7d 	bl	80086ec <vPortExitCritical>

	return xReturn;
 8006bf2:	68fb      	ldr	r3, [r7, #12]
}
 8006bf4:	4618      	mov	r0, r3
 8006bf6:	3710      	adds	r7, #16
 8006bf8:	46bd      	mov	sp, r7
 8006bfa:	bd80      	pop	{r7, pc}

08006bfc <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8006bfc:	b580      	push	{r7, lr}
 8006bfe:	b084      	sub	sp, #16
 8006c00:	af00      	add	r7, sp, #0
 8006c02:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006c04:	f001 fd40 	bl	8008688 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006c10:	429a      	cmp	r2, r3
 8006c12:	d102      	bne.n	8006c1a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8006c14:	2301      	movs	r3, #1
 8006c16:	60fb      	str	r3, [r7, #12]
 8006c18:	e001      	b.n	8006c1e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8006c1a:	2300      	movs	r3, #0
 8006c1c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006c1e:	f001 fd65 	bl	80086ec <vPortExitCritical>

	return xReturn;
 8006c22:	68fb      	ldr	r3, [r7, #12]
}
 8006c24:	4618      	mov	r0, r3
 8006c26:	3710      	adds	r7, #16
 8006c28:	46bd      	mov	sp, r7
 8006c2a:	bd80      	pop	{r7, pc}

08006c2c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8006c2c:	b480      	push	{r7}
 8006c2e:	b085      	sub	sp, #20
 8006c30:	af00      	add	r7, sp, #0
 8006c32:	6078      	str	r0, [r7, #4]
 8006c34:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006c36:	2300      	movs	r3, #0
 8006c38:	60fb      	str	r3, [r7, #12]
 8006c3a:	e014      	b.n	8006c66 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8006c3c:	4a0f      	ldr	r2, [pc, #60]	@ (8006c7c <vQueueAddToRegistry+0x50>)
 8006c3e:	68fb      	ldr	r3, [r7, #12]
 8006c40:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8006c44:	2b00      	cmp	r3, #0
 8006c46:	d10b      	bne.n	8006c60 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8006c48:	490c      	ldr	r1, [pc, #48]	@ (8006c7c <vQueueAddToRegistry+0x50>)
 8006c4a:	68fb      	ldr	r3, [r7, #12]
 8006c4c:	683a      	ldr	r2, [r7, #0]
 8006c4e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8006c52:	4a0a      	ldr	r2, [pc, #40]	@ (8006c7c <vQueueAddToRegistry+0x50>)
 8006c54:	68fb      	ldr	r3, [r7, #12]
 8006c56:	00db      	lsls	r3, r3, #3
 8006c58:	4413      	add	r3, r2
 8006c5a:	687a      	ldr	r2, [r7, #4]
 8006c5c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8006c5e:	e006      	b.n	8006c6e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006c60:	68fb      	ldr	r3, [r7, #12]
 8006c62:	3301      	adds	r3, #1
 8006c64:	60fb      	str	r3, [r7, #12]
 8006c66:	68fb      	ldr	r3, [r7, #12]
 8006c68:	2b07      	cmp	r3, #7
 8006c6a:	d9e7      	bls.n	8006c3c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8006c6c:	bf00      	nop
 8006c6e:	bf00      	nop
 8006c70:	3714      	adds	r7, #20
 8006c72:	46bd      	mov	sp, r7
 8006c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c78:	4770      	bx	lr
 8006c7a:	bf00      	nop
 8006c7c:	200008b8 	.word	0x200008b8

08006c80 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 8006c80:	b480      	push	{r7}
 8006c82:	b085      	sub	sp, #20
 8006c84:	af00      	add	r7, sp, #0
 8006c86:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006c88:	2300      	movs	r3, #0
 8006c8a:	60fb      	str	r3, [r7, #12]
 8006c8c:	e016      	b.n	8006cbc <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 8006c8e:	4a10      	ldr	r2, [pc, #64]	@ (8006cd0 <vQueueUnregisterQueue+0x50>)
 8006c90:	68fb      	ldr	r3, [r7, #12]
 8006c92:	00db      	lsls	r3, r3, #3
 8006c94:	4413      	add	r3, r2
 8006c96:	685b      	ldr	r3, [r3, #4]
 8006c98:	687a      	ldr	r2, [r7, #4]
 8006c9a:	429a      	cmp	r2, r3
 8006c9c:	d10b      	bne.n	8006cb6 <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 8006c9e:	4a0c      	ldr	r2, [pc, #48]	@ (8006cd0 <vQueueUnregisterQueue+0x50>)
 8006ca0:	68fb      	ldr	r3, [r7, #12]
 8006ca2:	2100      	movs	r1, #0
 8006ca4:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 8006ca8:	4a09      	ldr	r2, [pc, #36]	@ (8006cd0 <vQueueUnregisterQueue+0x50>)
 8006caa:	68fb      	ldr	r3, [r7, #12]
 8006cac:	00db      	lsls	r3, r3, #3
 8006cae:	4413      	add	r3, r2
 8006cb0:	2200      	movs	r2, #0
 8006cb2:	605a      	str	r2, [r3, #4]
				break;
 8006cb4:	e006      	b.n	8006cc4 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006cb6:	68fb      	ldr	r3, [r7, #12]
 8006cb8:	3301      	adds	r3, #1
 8006cba:	60fb      	str	r3, [r7, #12]
 8006cbc:	68fb      	ldr	r3, [r7, #12]
 8006cbe:	2b07      	cmp	r3, #7
 8006cc0:	d9e5      	bls.n	8006c8e <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 8006cc2:	bf00      	nop
 8006cc4:	bf00      	nop
 8006cc6:	3714      	adds	r7, #20
 8006cc8:	46bd      	mov	sp, r7
 8006cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cce:	4770      	bx	lr
 8006cd0:	200008b8 	.word	0x200008b8

08006cd4 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8006cd4:	b580      	push	{r7, lr}
 8006cd6:	b086      	sub	sp, #24
 8006cd8:	af00      	add	r7, sp, #0
 8006cda:	60f8      	str	r0, [r7, #12]
 8006cdc:	60b9      	str	r1, [r7, #8]
 8006cde:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8006ce0:	68fb      	ldr	r3, [r7, #12]
 8006ce2:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8006ce4:	f001 fcd0 	bl	8008688 <vPortEnterCritical>
 8006ce8:	697b      	ldr	r3, [r7, #20]
 8006cea:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006cee:	b25b      	sxtb	r3, r3
 8006cf0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006cf4:	d103      	bne.n	8006cfe <vQueueWaitForMessageRestricted+0x2a>
 8006cf6:	697b      	ldr	r3, [r7, #20]
 8006cf8:	2200      	movs	r2, #0
 8006cfa:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006cfe:	697b      	ldr	r3, [r7, #20]
 8006d00:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006d04:	b25b      	sxtb	r3, r3
 8006d06:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006d0a:	d103      	bne.n	8006d14 <vQueueWaitForMessageRestricted+0x40>
 8006d0c:	697b      	ldr	r3, [r7, #20]
 8006d0e:	2200      	movs	r2, #0
 8006d10:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006d14:	f001 fcea 	bl	80086ec <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8006d18:	697b      	ldr	r3, [r7, #20]
 8006d1a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d1c:	2b00      	cmp	r3, #0
 8006d1e:	d106      	bne.n	8006d2e <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8006d20:	697b      	ldr	r3, [r7, #20]
 8006d22:	3324      	adds	r3, #36	@ 0x24
 8006d24:	687a      	ldr	r2, [r7, #4]
 8006d26:	68b9      	ldr	r1, [r7, #8]
 8006d28:	4618      	mov	r0, r3
 8006d2a:	f000 fc45 	bl	80075b8 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8006d2e:	6978      	ldr	r0, [r7, #20]
 8006d30:	f7ff fefc 	bl	8006b2c <prvUnlockQueue>
	}
 8006d34:	bf00      	nop
 8006d36:	3718      	adds	r7, #24
 8006d38:	46bd      	mov	sp, r7
 8006d3a:	bd80      	pop	{r7, pc}

08006d3c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8006d3c:	b580      	push	{r7, lr}
 8006d3e:	b08e      	sub	sp, #56	@ 0x38
 8006d40:	af04      	add	r7, sp, #16
 8006d42:	60f8      	str	r0, [r7, #12]
 8006d44:	60b9      	str	r1, [r7, #8]
 8006d46:	607a      	str	r2, [r7, #4]
 8006d48:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8006d4a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006d4c:	2b00      	cmp	r3, #0
 8006d4e:	d10b      	bne.n	8006d68 <xTaskCreateStatic+0x2c>
	__asm volatile
 8006d50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d54:	f383 8811 	msr	BASEPRI, r3
 8006d58:	f3bf 8f6f 	isb	sy
 8006d5c:	f3bf 8f4f 	dsb	sy
 8006d60:	623b      	str	r3, [r7, #32]
}
 8006d62:	bf00      	nop
 8006d64:	bf00      	nop
 8006d66:	e7fd      	b.n	8006d64 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8006d68:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d6a:	2b00      	cmp	r3, #0
 8006d6c:	d10b      	bne.n	8006d86 <xTaskCreateStatic+0x4a>
	__asm volatile
 8006d6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d72:	f383 8811 	msr	BASEPRI, r3
 8006d76:	f3bf 8f6f 	isb	sy
 8006d7a:	f3bf 8f4f 	dsb	sy
 8006d7e:	61fb      	str	r3, [r7, #28]
}
 8006d80:	bf00      	nop
 8006d82:	bf00      	nop
 8006d84:	e7fd      	b.n	8006d82 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8006d86:	235c      	movs	r3, #92	@ 0x5c
 8006d88:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8006d8a:	693b      	ldr	r3, [r7, #16]
 8006d8c:	2b5c      	cmp	r3, #92	@ 0x5c
 8006d8e:	d00b      	beq.n	8006da8 <xTaskCreateStatic+0x6c>
	__asm volatile
 8006d90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d94:	f383 8811 	msr	BASEPRI, r3
 8006d98:	f3bf 8f6f 	isb	sy
 8006d9c:	f3bf 8f4f 	dsb	sy
 8006da0:	61bb      	str	r3, [r7, #24]
}
 8006da2:	bf00      	nop
 8006da4:	bf00      	nop
 8006da6:	e7fd      	b.n	8006da4 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8006da8:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8006daa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006dac:	2b00      	cmp	r3, #0
 8006dae:	d01e      	beq.n	8006dee <xTaskCreateStatic+0xb2>
 8006db0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006db2:	2b00      	cmp	r3, #0
 8006db4:	d01b      	beq.n	8006dee <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006db6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006db8:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8006dba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006dbc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006dbe:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8006dc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006dc2:	2202      	movs	r2, #2
 8006dc4:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8006dc8:	2300      	movs	r3, #0
 8006dca:	9303      	str	r3, [sp, #12]
 8006dcc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006dce:	9302      	str	r3, [sp, #8]
 8006dd0:	f107 0314 	add.w	r3, r7, #20
 8006dd4:	9301      	str	r3, [sp, #4]
 8006dd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006dd8:	9300      	str	r3, [sp, #0]
 8006dda:	683b      	ldr	r3, [r7, #0]
 8006ddc:	687a      	ldr	r2, [r7, #4]
 8006dde:	68b9      	ldr	r1, [r7, #8]
 8006de0:	68f8      	ldr	r0, [r7, #12]
 8006de2:	f000 f850 	bl	8006e86 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006de6:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8006de8:	f000 f8de 	bl	8006fa8 <prvAddNewTaskToReadyList>
 8006dec:	e001      	b.n	8006df2 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8006dee:	2300      	movs	r3, #0
 8006df0:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8006df2:	697b      	ldr	r3, [r7, #20]
	}
 8006df4:	4618      	mov	r0, r3
 8006df6:	3728      	adds	r7, #40	@ 0x28
 8006df8:	46bd      	mov	sp, r7
 8006dfa:	bd80      	pop	{r7, pc}

08006dfc <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8006dfc:	b580      	push	{r7, lr}
 8006dfe:	b08c      	sub	sp, #48	@ 0x30
 8006e00:	af04      	add	r7, sp, #16
 8006e02:	60f8      	str	r0, [r7, #12]
 8006e04:	60b9      	str	r1, [r7, #8]
 8006e06:	603b      	str	r3, [r7, #0]
 8006e08:	4613      	mov	r3, r2
 8006e0a:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8006e0c:	88fb      	ldrh	r3, [r7, #6]
 8006e0e:	009b      	lsls	r3, r3, #2
 8006e10:	4618      	mov	r0, r3
 8006e12:	f001 fd5b 	bl	80088cc <pvPortMalloc>
 8006e16:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8006e18:	697b      	ldr	r3, [r7, #20]
 8006e1a:	2b00      	cmp	r3, #0
 8006e1c:	d00e      	beq.n	8006e3c <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8006e1e:	205c      	movs	r0, #92	@ 0x5c
 8006e20:	f001 fd54 	bl	80088cc <pvPortMalloc>
 8006e24:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8006e26:	69fb      	ldr	r3, [r7, #28]
 8006e28:	2b00      	cmp	r3, #0
 8006e2a:	d003      	beq.n	8006e34 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8006e2c:	69fb      	ldr	r3, [r7, #28]
 8006e2e:	697a      	ldr	r2, [r7, #20]
 8006e30:	631a      	str	r2, [r3, #48]	@ 0x30
 8006e32:	e005      	b.n	8006e40 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8006e34:	6978      	ldr	r0, [r7, #20]
 8006e36:	f001 fe17 	bl	8008a68 <vPortFree>
 8006e3a:	e001      	b.n	8006e40 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8006e3c:	2300      	movs	r3, #0
 8006e3e:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8006e40:	69fb      	ldr	r3, [r7, #28]
 8006e42:	2b00      	cmp	r3, #0
 8006e44:	d017      	beq.n	8006e76 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8006e46:	69fb      	ldr	r3, [r7, #28]
 8006e48:	2200      	movs	r2, #0
 8006e4a:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8006e4e:	88fa      	ldrh	r2, [r7, #6]
 8006e50:	2300      	movs	r3, #0
 8006e52:	9303      	str	r3, [sp, #12]
 8006e54:	69fb      	ldr	r3, [r7, #28]
 8006e56:	9302      	str	r3, [sp, #8]
 8006e58:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006e5a:	9301      	str	r3, [sp, #4]
 8006e5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e5e:	9300      	str	r3, [sp, #0]
 8006e60:	683b      	ldr	r3, [r7, #0]
 8006e62:	68b9      	ldr	r1, [r7, #8]
 8006e64:	68f8      	ldr	r0, [r7, #12]
 8006e66:	f000 f80e 	bl	8006e86 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006e6a:	69f8      	ldr	r0, [r7, #28]
 8006e6c:	f000 f89c 	bl	8006fa8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8006e70:	2301      	movs	r3, #1
 8006e72:	61bb      	str	r3, [r7, #24]
 8006e74:	e002      	b.n	8006e7c <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8006e76:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8006e7a:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8006e7c:	69bb      	ldr	r3, [r7, #24]
	}
 8006e7e:	4618      	mov	r0, r3
 8006e80:	3720      	adds	r7, #32
 8006e82:	46bd      	mov	sp, r7
 8006e84:	bd80      	pop	{r7, pc}

08006e86 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8006e86:	b580      	push	{r7, lr}
 8006e88:	b088      	sub	sp, #32
 8006e8a:	af00      	add	r7, sp, #0
 8006e8c:	60f8      	str	r0, [r7, #12]
 8006e8e:	60b9      	str	r1, [r7, #8]
 8006e90:	607a      	str	r2, [r7, #4]
 8006e92:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8006e94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e96:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	009b      	lsls	r3, r3, #2
 8006e9c:	461a      	mov	r2, r3
 8006e9e:	21a5      	movs	r1, #165	@ 0xa5
 8006ea0:	f002 fb52 	bl	8009548 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8006ea4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ea6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8006eae:	3b01      	subs	r3, #1
 8006eb0:	009b      	lsls	r3, r3, #2
 8006eb2:	4413      	add	r3, r2
 8006eb4:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8006eb6:	69bb      	ldr	r3, [r7, #24]
 8006eb8:	f023 0307 	bic.w	r3, r3, #7
 8006ebc:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8006ebe:	69bb      	ldr	r3, [r7, #24]
 8006ec0:	f003 0307 	and.w	r3, r3, #7
 8006ec4:	2b00      	cmp	r3, #0
 8006ec6:	d00b      	beq.n	8006ee0 <prvInitialiseNewTask+0x5a>
	__asm volatile
 8006ec8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ecc:	f383 8811 	msr	BASEPRI, r3
 8006ed0:	f3bf 8f6f 	isb	sy
 8006ed4:	f3bf 8f4f 	dsb	sy
 8006ed8:	617b      	str	r3, [r7, #20]
}
 8006eda:	bf00      	nop
 8006edc:	bf00      	nop
 8006ede:	e7fd      	b.n	8006edc <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8006ee0:	68bb      	ldr	r3, [r7, #8]
 8006ee2:	2b00      	cmp	r3, #0
 8006ee4:	d01f      	beq.n	8006f26 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006ee6:	2300      	movs	r3, #0
 8006ee8:	61fb      	str	r3, [r7, #28]
 8006eea:	e012      	b.n	8006f12 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8006eec:	68ba      	ldr	r2, [r7, #8]
 8006eee:	69fb      	ldr	r3, [r7, #28]
 8006ef0:	4413      	add	r3, r2
 8006ef2:	7819      	ldrb	r1, [r3, #0]
 8006ef4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006ef6:	69fb      	ldr	r3, [r7, #28]
 8006ef8:	4413      	add	r3, r2
 8006efa:	3334      	adds	r3, #52	@ 0x34
 8006efc:	460a      	mov	r2, r1
 8006efe:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8006f00:	68ba      	ldr	r2, [r7, #8]
 8006f02:	69fb      	ldr	r3, [r7, #28]
 8006f04:	4413      	add	r3, r2
 8006f06:	781b      	ldrb	r3, [r3, #0]
 8006f08:	2b00      	cmp	r3, #0
 8006f0a:	d006      	beq.n	8006f1a <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006f0c:	69fb      	ldr	r3, [r7, #28]
 8006f0e:	3301      	adds	r3, #1
 8006f10:	61fb      	str	r3, [r7, #28]
 8006f12:	69fb      	ldr	r3, [r7, #28]
 8006f14:	2b0f      	cmp	r3, #15
 8006f16:	d9e9      	bls.n	8006eec <prvInitialiseNewTask+0x66>
 8006f18:	e000      	b.n	8006f1c <prvInitialiseNewTask+0x96>
			{
				break;
 8006f1a:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8006f1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f1e:	2200      	movs	r2, #0
 8006f20:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006f24:	e003      	b.n	8006f2e <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8006f26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f28:	2200      	movs	r2, #0
 8006f2a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8006f2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f30:	2b37      	cmp	r3, #55	@ 0x37
 8006f32:	d901      	bls.n	8006f38 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8006f34:	2337      	movs	r3, #55	@ 0x37
 8006f36:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8006f38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f3a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006f3c:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8006f3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f40:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006f42:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8006f44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f46:	2200      	movs	r2, #0
 8006f48:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8006f4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f4c:	3304      	adds	r3, #4
 8006f4e:	4618      	mov	r0, r3
 8006f50:	f7fe fd7c 	bl	8005a4c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8006f54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f56:	3318      	adds	r3, #24
 8006f58:	4618      	mov	r0, r3
 8006f5a:	f7fe fd77 	bl	8005a4c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8006f5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f60:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006f62:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006f64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f66:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8006f6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f6c:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8006f6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f70:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006f72:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8006f74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f76:	2200      	movs	r2, #0
 8006f78:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8006f7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f7c:	2200      	movs	r2, #0
 8006f7e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8006f82:	683a      	ldr	r2, [r7, #0]
 8006f84:	68f9      	ldr	r1, [r7, #12]
 8006f86:	69b8      	ldr	r0, [r7, #24]
 8006f88:	f001 fa4e 	bl	8008428 <pxPortInitialiseStack>
 8006f8c:	4602      	mov	r2, r0
 8006f8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f90:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8006f92:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006f94:	2b00      	cmp	r3, #0
 8006f96:	d002      	beq.n	8006f9e <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8006f98:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006f9a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006f9c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006f9e:	bf00      	nop
 8006fa0:	3720      	adds	r7, #32
 8006fa2:	46bd      	mov	sp, r7
 8006fa4:	bd80      	pop	{r7, pc}
	...

08006fa8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8006fa8:	b580      	push	{r7, lr}
 8006faa:	b082      	sub	sp, #8
 8006fac:	af00      	add	r7, sp, #0
 8006fae:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8006fb0:	f001 fb6a 	bl	8008688 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8006fb4:	4b2d      	ldr	r3, [pc, #180]	@ (800706c <prvAddNewTaskToReadyList+0xc4>)
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	3301      	adds	r3, #1
 8006fba:	4a2c      	ldr	r2, [pc, #176]	@ (800706c <prvAddNewTaskToReadyList+0xc4>)
 8006fbc:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8006fbe:	4b2c      	ldr	r3, [pc, #176]	@ (8007070 <prvAddNewTaskToReadyList+0xc8>)
 8006fc0:	681b      	ldr	r3, [r3, #0]
 8006fc2:	2b00      	cmp	r3, #0
 8006fc4:	d109      	bne.n	8006fda <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8006fc6:	4a2a      	ldr	r2, [pc, #168]	@ (8007070 <prvAddNewTaskToReadyList+0xc8>)
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8006fcc:	4b27      	ldr	r3, [pc, #156]	@ (800706c <prvAddNewTaskToReadyList+0xc4>)
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	2b01      	cmp	r3, #1
 8006fd2:	d110      	bne.n	8006ff6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8006fd4:	f000 fc1e 	bl	8007814 <prvInitialiseTaskLists>
 8006fd8:	e00d      	b.n	8006ff6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8006fda:	4b26      	ldr	r3, [pc, #152]	@ (8007074 <prvAddNewTaskToReadyList+0xcc>)
 8006fdc:	681b      	ldr	r3, [r3, #0]
 8006fde:	2b00      	cmp	r3, #0
 8006fe0:	d109      	bne.n	8006ff6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8006fe2:	4b23      	ldr	r3, [pc, #140]	@ (8007070 <prvAddNewTaskToReadyList+0xc8>)
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006fec:	429a      	cmp	r2, r3
 8006fee:	d802      	bhi.n	8006ff6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8006ff0:	4a1f      	ldr	r2, [pc, #124]	@ (8007070 <prvAddNewTaskToReadyList+0xc8>)
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8006ff6:	4b20      	ldr	r3, [pc, #128]	@ (8007078 <prvAddNewTaskToReadyList+0xd0>)
 8006ff8:	681b      	ldr	r3, [r3, #0]
 8006ffa:	3301      	adds	r3, #1
 8006ffc:	4a1e      	ldr	r2, [pc, #120]	@ (8007078 <prvAddNewTaskToReadyList+0xd0>)
 8006ffe:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8007000:	4b1d      	ldr	r3, [pc, #116]	@ (8007078 <prvAddNewTaskToReadyList+0xd0>)
 8007002:	681a      	ldr	r2, [r3, #0]
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800700c:	4b1b      	ldr	r3, [pc, #108]	@ (800707c <prvAddNewTaskToReadyList+0xd4>)
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	429a      	cmp	r2, r3
 8007012:	d903      	bls.n	800701c <prvAddNewTaskToReadyList+0x74>
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007018:	4a18      	ldr	r2, [pc, #96]	@ (800707c <prvAddNewTaskToReadyList+0xd4>)
 800701a:	6013      	str	r3, [r2, #0]
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007020:	4613      	mov	r3, r2
 8007022:	009b      	lsls	r3, r3, #2
 8007024:	4413      	add	r3, r2
 8007026:	009b      	lsls	r3, r3, #2
 8007028:	4a15      	ldr	r2, [pc, #84]	@ (8007080 <prvAddNewTaskToReadyList+0xd8>)
 800702a:	441a      	add	r2, r3
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	3304      	adds	r3, #4
 8007030:	4619      	mov	r1, r3
 8007032:	4610      	mov	r0, r2
 8007034:	f7fe fd17 	bl	8005a66 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8007038:	f001 fb58 	bl	80086ec <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800703c:	4b0d      	ldr	r3, [pc, #52]	@ (8007074 <prvAddNewTaskToReadyList+0xcc>)
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	2b00      	cmp	r3, #0
 8007042:	d00e      	beq.n	8007062 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8007044:	4b0a      	ldr	r3, [pc, #40]	@ (8007070 <prvAddNewTaskToReadyList+0xc8>)
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800704e:	429a      	cmp	r2, r3
 8007050:	d207      	bcs.n	8007062 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8007052:	4b0c      	ldr	r3, [pc, #48]	@ (8007084 <prvAddNewTaskToReadyList+0xdc>)
 8007054:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007058:	601a      	str	r2, [r3, #0]
 800705a:	f3bf 8f4f 	dsb	sy
 800705e:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007062:	bf00      	nop
 8007064:	3708      	adds	r7, #8
 8007066:	46bd      	mov	sp, r7
 8007068:	bd80      	pop	{r7, pc}
 800706a:	bf00      	nop
 800706c:	20000dcc 	.word	0x20000dcc
 8007070:	200008f8 	.word	0x200008f8
 8007074:	20000dd8 	.word	0x20000dd8
 8007078:	20000de8 	.word	0x20000de8
 800707c:	20000dd4 	.word	0x20000dd4
 8007080:	200008fc 	.word	0x200008fc
 8007084:	e000ed04 	.word	0xe000ed04

08007088 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8007088:	b580      	push	{r7, lr}
 800708a:	b084      	sub	sp, #16
 800708c:	af00      	add	r7, sp, #0
 800708e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8007090:	2300      	movs	r3, #0
 8007092:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	2b00      	cmp	r3, #0
 8007098:	d018      	beq.n	80070cc <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800709a:	4b14      	ldr	r3, [pc, #80]	@ (80070ec <vTaskDelay+0x64>)
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	2b00      	cmp	r3, #0
 80070a0:	d00b      	beq.n	80070ba <vTaskDelay+0x32>
	__asm volatile
 80070a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80070a6:	f383 8811 	msr	BASEPRI, r3
 80070aa:	f3bf 8f6f 	isb	sy
 80070ae:	f3bf 8f4f 	dsb	sy
 80070b2:	60bb      	str	r3, [r7, #8]
}
 80070b4:	bf00      	nop
 80070b6:	bf00      	nop
 80070b8:	e7fd      	b.n	80070b6 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80070ba:	f000 f883 	bl	80071c4 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80070be:	2100      	movs	r1, #0
 80070c0:	6878      	ldr	r0, [r7, #4]
 80070c2:	f000 fe03 	bl	8007ccc <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80070c6:	f000 f88b 	bl	80071e0 <xTaskResumeAll>
 80070ca:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80070cc:	68fb      	ldr	r3, [r7, #12]
 80070ce:	2b00      	cmp	r3, #0
 80070d0:	d107      	bne.n	80070e2 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 80070d2:	4b07      	ldr	r3, [pc, #28]	@ (80070f0 <vTaskDelay+0x68>)
 80070d4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80070d8:	601a      	str	r2, [r3, #0]
 80070da:	f3bf 8f4f 	dsb	sy
 80070de:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80070e2:	bf00      	nop
 80070e4:	3710      	adds	r7, #16
 80070e6:	46bd      	mov	sp, r7
 80070e8:	bd80      	pop	{r7, pc}
 80070ea:	bf00      	nop
 80070ec:	20000df4 	.word	0x20000df4
 80070f0:	e000ed04 	.word	0xe000ed04

080070f4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80070f4:	b580      	push	{r7, lr}
 80070f6:	b08a      	sub	sp, #40	@ 0x28
 80070f8:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80070fa:	2300      	movs	r3, #0
 80070fc:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80070fe:	2300      	movs	r3, #0
 8007100:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8007102:	463a      	mov	r2, r7
 8007104:	1d39      	adds	r1, r7, #4
 8007106:	f107 0308 	add.w	r3, r7, #8
 800710a:	4618      	mov	r0, r3
 800710c:	f7fe fc4a 	bl	80059a4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8007110:	6839      	ldr	r1, [r7, #0]
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	68ba      	ldr	r2, [r7, #8]
 8007116:	9202      	str	r2, [sp, #8]
 8007118:	9301      	str	r3, [sp, #4]
 800711a:	2300      	movs	r3, #0
 800711c:	9300      	str	r3, [sp, #0]
 800711e:	2300      	movs	r3, #0
 8007120:	460a      	mov	r2, r1
 8007122:	4922      	ldr	r1, [pc, #136]	@ (80071ac <vTaskStartScheduler+0xb8>)
 8007124:	4822      	ldr	r0, [pc, #136]	@ (80071b0 <vTaskStartScheduler+0xbc>)
 8007126:	f7ff fe09 	bl	8006d3c <xTaskCreateStatic>
 800712a:	4603      	mov	r3, r0
 800712c:	4a21      	ldr	r2, [pc, #132]	@ (80071b4 <vTaskStartScheduler+0xc0>)
 800712e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8007130:	4b20      	ldr	r3, [pc, #128]	@ (80071b4 <vTaskStartScheduler+0xc0>)
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	2b00      	cmp	r3, #0
 8007136:	d002      	beq.n	800713e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8007138:	2301      	movs	r3, #1
 800713a:	617b      	str	r3, [r7, #20]
 800713c:	e001      	b.n	8007142 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800713e:	2300      	movs	r3, #0
 8007140:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8007142:	697b      	ldr	r3, [r7, #20]
 8007144:	2b01      	cmp	r3, #1
 8007146:	d102      	bne.n	800714e <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8007148:	f000 fe14 	bl	8007d74 <xTimerCreateTimerTask>
 800714c:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800714e:	697b      	ldr	r3, [r7, #20]
 8007150:	2b01      	cmp	r3, #1
 8007152:	d116      	bne.n	8007182 <vTaskStartScheduler+0x8e>
	__asm volatile
 8007154:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007158:	f383 8811 	msr	BASEPRI, r3
 800715c:	f3bf 8f6f 	isb	sy
 8007160:	f3bf 8f4f 	dsb	sy
 8007164:	613b      	str	r3, [r7, #16]
}
 8007166:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8007168:	4b13      	ldr	r3, [pc, #76]	@ (80071b8 <vTaskStartScheduler+0xc4>)
 800716a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800716e:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8007170:	4b12      	ldr	r3, [pc, #72]	@ (80071bc <vTaskStartScheduler+0xc8>)
 8007172:	2201      	movs	r2, #1
 8007174:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8007176:	4b12      	ldr	r3, [pc, #72]	@ (80071c0 <vTaskStartScheduler+0xcc>)
 8007178:	2200      	movs	r2, #0
 800717a:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800717c:	f001 f9e0 	bl	8008540 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8007180:	e00f      	b.n	80071a2 <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8007182:	697b      	ldr	r3, [r7, #20]
 8007184:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007188:	d10b      	bne.n	80071a2 <vTaskStartScheduler+0xae>
	__asm volatile
 800718a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800718e:	f383 8811 	msr	BASEPRI, r3
 8007192:	f3bf 8f6f 	isb	sy
 8007196:	f3bf 8f4f 	dsb	sy
 800719a:	60fb      	str	r3, [r7, #12]
}
 800719c:	bf00      	nop
 800719e:	bf00      	nop
 80071a0:	e7fd      	b.n	800719e <vTaskStartScheduler+0xaa>
}
 80071a2:	bf00      	nop
 80071a4:	3718      	adds	r7, #24
 80071a6:	46bd      	mov	sp, r7
 80071a8:	bd80      	pop	{r7, pc}
 80071aa:	bf00      	nop
 80071ac:	08009f78 	.word	0x08009f78
 80071b0:	080077e5 	.word	0x080077e5
 80071b4:	20000df0 	.word	0x20000df0
 80071b8:	20000dec 	.word	0x20000dec
 80071bc:	20000dd8 	.word	0x20000dd8
 80071c0:	20000dd0 	.word	0x20000dd0

080071c4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80071c4:	b480      	push	{r7}
 80071c6:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80071c8:	4b04      	ldr	r3, [pc, #16]	@ (80071dc <vTaskSuspendAll+0x18>)
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	3301      	adds	r3, #1
 80071ce:	4a03      	ldr	r2, [pc, #12]	@ (80071dc <vTaskSuspendAll+0x18>)
 80071d0:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80071d2:	bf00      	nop
 80071d4:	46bd      	mov	sp, r7
 80071d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071da:	4770      	bx	lr
 80071dc:	20000df4 	.word	0x20000df4

080071e0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80071e0:	b580      	push	{r7, lr}
 80071e2:	b084      	sub	sp, #16
 80071e4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80071e6:	2300      	movs	r3, #0
 80071e8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80071ea:	2300      	movs	r3, #0
 80071ec:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80071ee:	4b42      	ldr	r3, [pc, #264]	@ (80072f8 <xTaskResumeAll+0x118>)
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	2b00      	cmp	r3, #0
 80071f4:	d10b      	bne.n	800720e <xTaskResumeAll+0x2e>
	__asm volatile
 80071f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80071fa:	f383 8811 	msr	BASEPRI, r3
 80071fe:	f3bf 8f6f 	isb	sy
 8007202:	f3bf 8f4f 	dsb	sy
 8007206:	603b      	str	r3, [r7, #0]
}
 8007208:	bf00      	nop
 800720a:	bf00      	nop
 800720c:	e7fd      	b.n	800720a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800720e:	f001 fa3b 	bl	8008688 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8007212:	4b39      	ldr	r3, [pc, #228]	@ (80072f8 <xTaskResumeAll+0x118>)
 8007214:	681b      	ldr	r3, [r3, #0]
 8007216:	3b01      	subs	r3, #1
 8007218:	4a37      	ldr	r2, [pc, #220]	@ (80072f8 <xTaskResumeAll+0x118>)
 800721a:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800721c:	4b36      	ldr	r3, [pc, #216]	@ (80072f8 <xTaskResumeAll+0x118>)
 800721e:	681b      	ldr	r3, [r3, #0]
 8007220:	2b00      	cmp	r3, #0
 8007222:	d162      	bne.n	80072ea <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8007224:	4b35      	ldr	r3, [pc, #212]	@ (80072fc <xTaskResumeAll+0x11c>)
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	2b00      	cmp	r3, #0
 800722a:	d05e      	beq.n	80072ea <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800722c:	e02f      	b.n	800728e <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800722e:	4b34      	ldr	r3, [pc, #208]	@ (8007300 <xTaskResumeAll+0x120>)
 8007230:	68db      	ldr	r3, [r3, #12]
 8007232:	68db      	ldr	r3, [r3, #12]
 8007234:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007236:	68fb      	ldr	r3, [r7, #12]
 8007238:	3318      	adds	r3, #24
 800723a:	4618      	mov	r0, r3
 800723c:	f7fe fc70 	bl	8005b20 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007240:	68fb      	ldr	r3, [r7, #12]
 8007242:	3304      	adds	r3, #4
 8007244:	4618      	mov	r0, r3
 8007246:	f7fe fc6b 	bl	8005b20 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800724a:	68fb      	ldr	r3, [r7, #12]
 800724c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800724e:	4b2d      	ldr	r3, [pc, #180]	@ (8007304 <xTaskResumeAll+0x124>)
 8007250:	681b      	ldr	r3, [r3, #0]
 8007252:	429a      	cmp	r2, r3
 8007254:	d903      	bls.n	800725e <xTaskResumeAll+0x7e>
 8007256:	68fb      	ldr	r3, [r7, #12]
 8007258:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800725a:	4a2a      	ldr	r2, [pc, #168]	@ (8007304 <xTaskResumeAll+0x124>)
 800725c:	6013      	str	r3, [r2, #0]
 800725e:	68fb      	ldr	r3, [r7, #12]
 8007260:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007262:	4613      	mov	r3, r2
 8007264:	009b      	lsls	r3, r3, #2
 8007266:	4413      	add	r3, r2
 8007268:	009b      	lsls	r3, r3, #2
 800726a:	4a27      	ldr	r2, [pc, #156]	@ (8007308 <xTaskResumeAll+0x128>)
 800726c:	441a      	add	r2, r3
 800726e:	68fb      	ldr	r3, [r7, #12]
 8007270:	3304      	adds	r3, #4
 8007272:	4619      	mov	r1, r3
 8007274:	4610      	mov	r0, r2
 8007276:	f7fe fbf6 	bl	8005a66 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800727a:	68fb      	ldr	r3, [r7, #12]
 800727c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800727e:	4b23      	ldr	r3, [pc, #140]	@ (800730c <xTaskResumeAll+0x12c>)
 8007280:	681b      	ldr	r3, [r3, #0]
 8007282:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007284:	429a      	cmp	r2, r3
 8007286:	d302      	bcc.n	800728e <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8007288:	4b21      	ldr	r3, [pc, #132]	@ (8007310 <xTaskResumeAll+0x130>)
 800728a:	2201      	movs	r2, #1
 800728c:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800728e:	4b1c      	ldr	r3, [pc, #112]	@ (8007300 <xTaskResumeAll+0x120>)
 8007290:	681b      	ldr	r3, [r3, #0]
 8007292:	2b00      	cmp	r3, #0
 8007294:	d1cb      	bne.n	800722e <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8007296:	68fb      	ldr	r3, [r7, #12]
 8007298:	2b00      	cmp	r3, #0
 800729a:	d001      	beq.n	80072a0 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800729c:	f000 fb58 	bl	8007950 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80072a0:	4b1c      	ldr	r3, [pc, #112]	@ (8007314 <xTaskResumeAll+0x134>)
 80072a2:	681b      	ldr	r3, [r3, #0]
 80072a4:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	2b00      	cmp	r3, #0
 80072aa:	d010      	beq.n	80072ce <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80072ac:	f000 f846 	bl	800733c <xTaskIncrementTick>
 80072b0:	4603      	mov	r3, r0
 80072b2:	2b00      	cmp	r3, #0
 80072b4:	d002      	beq.n	80072bc <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 80072b6:	4b16      	ldr	r3, [pc, #88]	@ (8007310 <xTaskResumeAll+0x130>)
 80072b8:	2201      	movs	r2, #1
 80072ba:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	3b01      	subs	r3, #1
 80072c0:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	2b00      	cmp	r3, #0
 80072c6:	d1f1      	bne.n	80072ac <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 80072c8:	4b12      	ldr	r3, [pc, #72]	@ (8007314 <xTaskResumeAll+0x134>)
 80072ca:	2200      	movs	r2, #0
 80072cc:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80072ce:	4b10      	ldr	r3, [pc, #64]	@ (8007310 <xTaskResumeAll+0x130>)
 80072d0:	681b      	ldr	r3, [r3, #0]
 80072d2:	2b00      	cmp	r3, #0
 80072d4:	d009      	beq.n	80072ea <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80072d6:	2301      	movs	r3, #1
 80072d8:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80072da:	4b0f      	ldr	r3, [pc, #60]	@ (8007318 <xTaskResumeAll+0x138>)
 80072dc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80072e0:	601a      	str	r2, [r3, #0]
 80072e2:	f3bf 8f4f 	dsb	sy
 80072e6:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80072ea:	f001 f9ff 	bl	80086ec <vPortExitCritical>

	return xAlreadyYielded;
 80072ee:	68bb      	ldr	r3, [r7, #8]
}
 80072f0:	4618      	mov	r0, r3
 80072f2:	3710      	adds	r7, #16
 80072f4:	46bd      	mov	sp, r7
 80072f6:	bd80      	pop	{r7, pc}
 80072f8:	20000df4 	.word	0x20000df4
 80072fc:	20000dcc 	.word	0x20000dcc
 8007300:	20000d8c 	.word	0x20000d8c
 8007304:	20000dd4 	.word	0x20000dd4
 8007308:	200008fc 	.word	0x200008fc
 800730c:	200008f8 	.word	0x200008f8
 8007310:	20000de0 	.word	0x20000de0
 8007314:	20000ddc 	.word	0x20000ddc
 8007318:	e000ed04 	.word	0xe000ed04

0800731c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800731c:	b480      	push	{r7}
 800731e:	b083      	sub	sp, #12
 8007320:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8007322:	4b05      	ldr	r3, [pc, #20]	@ (8007338 <xTaskGetTickCount+0x1c>)
 8007324:	681b      	ldr	r3, [r3, #0]
 8007326:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8007328:	687b      	ldr	r3, [r7, #4]
}
 800732a:	4618      	mov	r0, r3
 800732c:	370c      	adds	r7, #12
 800732e:	46bd      	mov	sp, r7
 8007330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007334:	4770      	bx	lr
 8007336:	bf00      	nop
 8007338:	20000dd0 	.word	0x20000dd0

0800733c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800733c:	b580      	push	{r7, lr}
 800733e:	b086      	sub	sp, #24
 8007340:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8007342:	2300      	movs	r3, #0
 8007344:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007346:	4b4f      	ldr	r3, [pc, #316]	@ (8007484 <xTaskIncrementTick+0x148>)
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	2b00      	cmp	r3, #0
 800734c:	f040 8090 	bne.w	8007470 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8007350:	4b4d      	ldr	r3, [pc, #308]	@ (8007488 <xTaskIncrementTick+0x14c>)
 8007352:	681b      	ldr	r3, [r3, #0]
 8007354:	3301      	adds	r3, #1
 8007356:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8007358:	4a4b      	ldr	r2, [pc, #300]	@ (8007488 <xTaskIncrementTick+0x14c>)
 800735a:	693b      	ldr	r3, [r7, #16]
 800735c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800735e:	693b      	ldr	r3, [r7, #16]
 8007360:	2b00      	cmp	r3, #0
 8007362:	d121      	bne.n	80073a8 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8007364:	4b49      	ldr	r3, [pc, #292]	@ (800748c <xTaskIncrementTick+0x150>)
 8007366:	681b      	ldr	r3, [r3, #0]
 8007368:	681b      	ldr	r3, [r3, #0]
 800736a:	2b00      	cmp	r3, #0
 800736c:	d00b      	beq.n	8007386 <xTaskIncrementTick+0x4a>
	__asm volatile
 800736e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007372:	f383 8811 	msr	BASEPRI, r3
 8007376:	f3bf 8f6f 	isb	sy
 800737a:	f3bf 8f4f 	dsb	sy
 800737e:	603b      	str	r3, [r7, #0]
}
 8007380:	bf00      	nop
 8007382:	bf00      	nop
 8007384:	e7fd      	b.n	8007382 <xTaskIncrementTick+0x46>
 8007386:	4b41      	ldr	r3, [pc, #260]	@ (800748c <xTaskIncrementTick+0x150>)
 8007388:	681b      	ldr	r3, [r3, #0]
 800738a:	60fb      	str	r3, [r7, #12]
 800738c:	4b40      	ldr	r3, [pc, #256]	@ (8007490 <xTaskIncrementTick+0x154>)
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	4a3e      	ldr	r2, [pc, #248]	@ (800748c <xTaskIncrementTick+0x150>)
 8007392:	6013      	str	r3, [r2, #0]
 8007394:	4a3e      	ldr	r2, [pc, #248]	@ (8007490 <xTaskIncrementTick+0x154>)
 8007396:	68fb      	ldr	r3, [r7, #12]
 8007398:	6013      	str	r3, [r2, #0]
 800739a:	4b3e      	ldr	r3, [pc, #248]	@ (8007494 <xTaskIncrementTick+0x158>)
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	3301      	adds	r3, #1
 80073a0:	4a3c      	ldr	r2, [pc, #240]	@ (8007494 <xTaskIncrementTick+0x158>)
 80073a2:	6013      	str	r3, [r2, #0]
 80073a4:	f000 fad4 	bl	8007950 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80073a8:	4b3b      	ldr	r3, [pc, #236]	@ (8007498 <xTaskIncrementTick+0x15c>)
 80073aa:	681b      	ldr	r3, [r3, #0]
 80073ac:	693a      	ldr	r2, [r7, #16]
 80073ae:	429a      	cmp	r2, r3
 80073b0:	d349      	bcc.n	8007446 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80073b2:	4b36      	ldr	r3, [pc, #216]	@ (800748c <xTaskIncrementTick+0x150>)
 80073b4:	681b      	ldr	r3, [r3, #0]
 80073b6:	681b      	ldr	r3, [r3, #0]
 80073b8:	2b00      	cmp	r3, #0
 80073ba:	d104      	bne.n	80073c6 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80073bc:	4b36      	ldr	r3, [pc, #216]	@ (8007498 <xTaskIncrementTick+0x15c>)
 80073be:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80073c2:	601a      	str	r2, [r3, #0]
					break;
 80073c4:	e03f      	b.n	8007446 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80073c6:	4b31      	ldr	r3, [pc, #196]	@ (800748c <xTaskIncrementTick+0x150>)
 80073c8:	681b      	ldr	r3, [r3, #0]
 80073ca:	68db      	ldr	r3, [r3, #12]
 80073cc:	68db      	ldr	r3, [r3, #12]
 80073ce:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80073d0:	68bb      	ldr	r3, [r7, #8]
 80073d2:	685b      	ldr	r3, [r3, #4]
 80073d4:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80073d6:	693a      	ldr	r2, [r7, #16]
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	429a      	cmp	r2, r3
 80073dc:	d203      	bcs.n	80073e6 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80073de:	4a2e      	ldr	r2, [pc, #184]	@ (8007498 <xTaskIncrementTick+0x15c>)
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80073e4:	e02f      	b.n	8007446 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80073e6:	68bb      	ldr	r3, [r7, #8]
 80073e8:	3304      	adds	r3, #4
 80073ea:	4618      	mov	r0, r3
 80073ec:	f7fe fb98 	bl	8005b20 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80073f0:	68bb      	ldr	r3, [r7, #8]
 80073f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80073f4:	2b00      	cmp	r3, #0
 80073f6:	d004      	beq.n	8007402 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80073f8:	68bb      	ldr	r3, [r7, #8]
 80073fa:	3318      	adds	r3, #24
 80073fc:	4618      	mov	r0, r3
 80073fe:	f7fe fb8f 	bl	8005b20 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8007402:	68bb      	ldr	r3, [r7, #8]
 8007404:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007406:	4b25      	ldr	r3, [pc, #148]	@ (800749c <xTaskIncrementTick+0x160>)
 8007408:	681b      	ldr	r3, [r3, #0]
 800740a:	429a      	cmp	r2, r3
 800740c:	d903      	bls.n	8007416 <xTaskIncrementTick+0xda>
 800740e:	68bb      	ldr	r3, [r7, #8]
 8007410:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007412:	4a22      	ldr	r2, [pc, #136]	@ (800749c <xTaskIncrementTick+0x160>)
 8007414:	6013      	str	r3, [r2, #0]
 8007416:	68bb      	ldr	r3, [r7, #8]
 8007418:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800741a:	4613      	mov	r3, r2
 800741c:	009b      	lsls	r3, r3, #2
 800741e:	4413      	add	r3, r2
 8007420:	009b      	lsls	r3, r3, #2
 8007422:	4a1f      	ldr	r2, [pc, #124]	@ (80074a0 <xTaskIncrementTick+0x164>)
 8007424:	441a      	add	r2, r3
 8007426:	68bb      	ldr	r3, [r7, #8]
 8007428:	3304      	adds	r3, #4
 800742a:	4619      	mov	r1, r3
 800742c:	4610      	mov	r0, r2
 800742e:	f7fe fb1a 	bl	8005a66 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007432:	68bb      	ldr	r3, [r7, #8]
 8007434:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007436:	4b1b      	ldr	r3, [pc, #108]	@ (80074a4 <xTaskIncrementTick+0x168>)
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800743c:	429a      	cmp	r2, r3
 800743e:	d3b8      	bcc.n	80073b2 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8007440:	2301      	movs	r3, #1
 8007442:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007444:	e7b5      	b.n	80073b2 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8007446:	4b17      	ldr	r3, [pc, #92]	@ (80074a4 <xTaskIncrementTick+0x168>)
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800744c:	4914      	ldr	r1, [pc, #80]	@ (80074a0 <xTaskIncrementTick+0x164>)
 800744e:	4613      	mov	r3, r2
 8007450:	009b      	lsls	r3, r3, #2
 8007452:	4413      	add	r3, r2
 8007454:	009b      	lsls	r3, r3, #2
 8007456:	440b      	add	r3, r1
 8007458:	681b      	ldr	r3, [r3, #0]
 800745a:	2b01      	cmp	r3, #1
 800745c:	d901      	bls.n	8007462 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800745e:	2301      	movs	r3, #1
 8007460:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8007462:	4b11      	ldr	r3, [pc, #68]	@ (80074a8 <xTaskIncrementTick+0x16c>)
 8007464:	681b      	ldr	r3, [r3, #0]
 8007466:	2b00      	cmp	r3, #0
 8007468:	d007      	beq.n	800747a <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800746a:	2301      	movs	r3, #1
 800746c:	617b      	str	r3, [r7, #20]
 800746e:	e004      	b.n	800747a <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8007470:	4b0e      	ldr	r3, [pc, #56]	@ (80074ac <xTaskIncrementTick+0x170>)
 8007472:	681b      	ldr	r3, [r3, #0]
 8007474:	3301      	adds	r3, #1
 8007476:	4a0d      	ldr	r2, [pc, #52]	@ (80074ac <xTaskIncrementTick+0x170>)
 8007478:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800747a:	697b      	ldr	r3, [r7, #20]
}
 800747c:	4618      	mov	r0, r3
 800747e:	3718      	adds	r7, #24
 8007480:	46bd      	mov	sp, r7
 8007482:	bd80      	pop	{r7, pc}
 8007484:	20000df4 	.word	0x20000df4
 8007488:	20000dd0 	.word	0x20000dd0
 800748c:	20000d84 	.word	0x20000d84
 8007490:	20000d88 	.word	0x20000d88
 8007494:	20000de4 	.word	0x20000de4
 8007498:	20000dec 	.word	0x20000dec
 800749c:	20000dd4 	.word	0x20000dd4
 80074a0:	200008fc 	.word	0x200008fc
 80074a4:	200008f8 	.word	0x200008f8
 80074a8:	20000de0 	.word	0x20000de0
 80074ac:	20000ddc 	.word	0x20000ddc

080074b0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80074b0:	b480      	push	{r7}
 80074b2:	b085      	sub	sp, #20
 80074b4:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80074b6:	4b28      	ldr	r3, [pc, #160]	@ (8007558 <vTaskSwitchContext+0xa8>)
 80074b8:	681b      	ldr	r3, [r3, #0]
 80074ba:	2b00      	cmp	r3, #0
 80074bc:	d003      	beq.n	80074c6 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80074be:	4b27      	ldr	r3, [pc, #156]	@ (800755c <vTaskSwitchContext+0xac>)
 80074c0:	2201      	movs	r2, #1
 80074c2:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80074c4:	e042      	b.n	800754c <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 80074c6:	4b25      	ldr	r3, [pc, #148]	@ (800755c <vTaskSwitchContext+0xac>)
 80074c8:	2200      	movs	r2, #0
 80074ca:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80074cc:	4b24      	ldr	r3, [pc, #144]	@ (8007560 <vTaskSwitchContext+0xb0>)
 80074ce:	681b      	ldr	r3, [r3, #0]
 80074d0:	60fb      	str	r3, [r7, #12]
 80074d2:	e011      	b.n	80074f8 <vTaskSwitchContext+0x48>
 80074d4:	68fb      	ldr	r3, [r7, #12]
 80074d6:	2b00      	cmp	r3, #0
 80074d8:	d10b      	bne.n	80074f2 <vTaskSwitchContext+0x42>
	__asm volatile
 80074da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80074de:	f383 8811 	msr	BASEPRI, r3
 80074e2:	f3bf 8f6f 	isb	sy
 80074e6:	f3bf 8f4f 	dsb	sy
 80074ea:	607b      	str	r3, [r7, #4]
}
 80074ec:	bf00      	nop
 80074ee:	bf00      	nop
 80074f0:	e7fd      	b.n	80074ee <vTaskSwitchContext+0x3e>
 80074f2:	68fb      	ldr	r3, [r7, #12]
 80074f4:	3b01      	subs	r3, #1
 80074f6:	60fb      	str	r3, [r7, #12]
 80074f8:	491a      	ldr	r1, [pc, #104]	@ (8007564 <vTaskSwitchContext+0xb4>)
 80074fa:	68fa      	ldr	r2, [r7, #12]
 80074fc:	4613      	mov	r3, r2
 80074fe:	009b      	lsls	r3, r3, #2
 8007500:	4413      	add	r3, r2
 8007502:	009b      	lsls	r3, r3, #2
 8007504:	440b      	add	r3, r1
 8007506:	681b      	ldr	r3, [r3, #0]
 8007508:	2b00      	cmp	r3, #0
 800750a:	d0e3      	beq.n	80074d4 <vTaskSwitchContext+0x24>
 800750c:	68fa      	ldr	r2, [r7, #12]
 800750e:	4613      	mov	r3, r2
 8007510:	009b      	lsls	r3, r3, #2
 8007512:	4413      	add	r3, r2
 8007514:	009b      	lsls	r3, r3, #2
 8007516:	4a13      	ldr	r2, [pc, #76]	@ (8007564 <vTaskSwitchContext+0xb4>)
 8007518:	4413      	add	r3, r2
 800751a:	60bb      	str	r3, [r7, #8]
 800751c:	68bb      	ldr	r3, [r7, #8]
 800751e:	685b      	ldr	r3, [r3, #4]
 8007520:	685a      	ldr	r2, [r3, #4]
 8007522:	68bb      	ldr	r3, [r7, #8]
 8007524:	605a      	str	r2, [r3, #4]
 8007526:	68bb      	ldr	r3, [r7, #8]
 8007528:	685a      	ldr	r2, [r3, #4]
 800752a:	68bb      	ldr	r3, [r7, #8]
 800752c:	3308      	adds	r3, #8
 800752e:	429a      	cmp	r2, r3
 8007530:	d104      	bne.n	800753c <vTaskSwitchContext+0x8c>
 8007532:	68bb      	ldr	r3, [r7, #8]
 8007534:	685b      	ldr	r3, [r3, #4]
 8007536:	685a      	ldr	r2, [r3, #4]
 8007538:	68bb      	ldr	r3, [r7, #8]
 800753a:	605a      	str	r2, [r3, #4]
 800753c:	68bb      	ldr	r3, [r7, #8]
 800753e:	685b      	ldr	r3, [r3, #4]
 8007540:	68db      	ldr	r3, [r3, #12]
 8007542:	4a09      	ldr	r2, [pc, #36]	@ (8007568 <vTaskSwitchContext+0xb8>)
 8007544:	6013      	str	r3, [r2, #0]
 8007546:	4a06      	ldr	r2, [pc, #24]	@ (8007560 <vTaskSwitchContext+0xb0>)
 8007548:	68fb      	ldr	r3, [r7, #12]
 800754a:	6013      	str	r3, [r2, #0]
}
 800754c:	bf00      	nop
 800754e:	3714      	adds	r7, #20
 8007550:	46bd      	mov	sp, r7
 8007552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007556:	4770      	bx	lr
 8007558:	20000df4 	.word	0x20000df4
 800755c:	20000de0 	.word	0x20000de0
 8007560:	20000dd4 	.word	0x20000dd4
 8007564:	200008fc 	.word	0x200008fc
 8007568:	200008f8 	.word	0x200008f8

0800756c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800756c:	b580      	push	{r7, lr}
 800756e:	b084      	sub	sp, #16
 8007570:	af00      	add	r7, sp, #0
 8007572:	6078      	str	r0, [r7, #4]
 8007574:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	2b00      	cmp	r3, #0
 800757a:	d10b      	bne.n	8007594 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800757c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007580:	f383 8811 	msr	BASEPRI, r3
 8007584:	f3bf 8f6f 	isb	sy
 8007588:	f3bf 8f4f 	dsb	sy
 800758c:	60fb      	str	r3, [r7, #12]
}
 800758e:	bf00      	nop
 8007590:	bf00      	nop
 8007592:	e7fd      	b.n	8007590 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007594:	4b07      	ldr	r3, [pc, #28]	@ (80075b4 <vTaskPlaceOnEventList+0x48>)
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	3318      	adds	r3, #24
 800759a:	4619      	mov	r1, r3
 800759c:	6878      	ldr	r0, [r7, #4]
 800759e:	f7fe fa86 	bl	8005aae <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80075a2:	2101      	movs	r1, #1
 80075a4:	6838      	ldr	r0, [r7, #0]
 80075a6:	f000 fb91 	bl	8007ccc <prvAddCurrentTaskToDelayedList>
}
 80075aa:	bf00      	nop
 80075ac:	3710      	adds	r7, #16
 80075ae:	46bd      	mov	sp, r7
 80075b0:	bd80      	pop	{r7, pc}
 80075b2:	bf00      	nop
 80075b4:	200008f8 	.word	0x200008f8

080075b8 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80075b8:	b580      	push	{r7, lr}
 80075ba:	b086      	sub	sp, #24
 80075bc:	af00      	add	r7, sp, #0
 80075be:	60f8      	str	r0, [r7, #12]
 80075c0:	60b9      	str	r1, [r7, #8]
 80075c2:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80075c4:	68fb      	ldr	r3, [r7, #12]
 80075c6:	2b00      	cmp	r3, #0
 80075c8:	d10b      	bne.n	80075e2 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 80075ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80075ce:	f383 8811 	msr	BASEPRI, r3
 80075d2:	f3bf 8f6f 	isb	sy
 80075d6:	f3bf 8f4f 	dsb	sy
 80075da:	617b      	str	r3, [r7, #20]
}
 80075dc:	bf00      	nop
 80075de:	bf00      	nop
 80075e0:	e7fd      	b.n	80075de <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80075e2:	4b0a      	ldr	r3, [pc, #40]	@ (800760c <vTaskPlaceOnEventListRestricted+0x54>)
 80075e4:	681b      	ldr	r3, [r3, #0]
 80075e6:	3318      	adds	r3, #24
 80075e8:	4619      	mov	r1, r3
 80075ea:	68f8      	ldr	r0, [r7, #12]
 80075ec:	f7fe fa3b 	bl	8005a66 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	2b00      	cmp	r3, #0
 80075f4:	d002      	beq.n	80075fc <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 80075f6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80075fa:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80075fc:	6879      	ldr	r1, [r7, #4]
 80075fe:	68b8      	ldr	r0, [r7, #8]
 8007600:	f000 fb64 	bl	8007ccc <prvAddCurrentTaskToDelayedList>
	}
 8007604:	bf00      	nop
 8007606:	3718      	adds	r7, #24
 8007608:	46bd      	mov	sp, r7
 800760a:	bd80      	pop	{r7, pc}
 800760c:	200008f8 	.word	0x200008f8

08007610 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8007610:	b580      	push	{r7, lr}
 8007612:	b086      	sub	sp, #24
 8007614:	af00      	add	r7, sp, #0
 8007616:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	68db      	ldr	r3, [r3, #12]
 800761c:	68db      	ldr	r3, [r3, #12]
 800761e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8007620:	693b      	ldr	r3, [r7, #16]
 8007622:	2b00      	cmp	r3, #0
 8007624:	d10b      	bne.n	800763e <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8007626:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800762a:	f383 8811 	msr	BASEPRI, r3
 800762e:	f3bf 8f6f 	isb	sy
 8007632:	f3bf 8f4f 	dsb	sy
 8007636:	60fb      	str	r3, [r7, #12]
}
 8007638:	bf00      	nop
 800763a:	bf00      	nop
 800763c:	e7fd      	b.n	800763a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800763e:	693b      	ldr	r3, [r7, #16]
 8007640:	3318      	adds	r3, #24
 8007642:	4618      	mov	r0, r3
 8007644:	f7fe fa6c 	bl	8005b20 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007648:	4b1d      	ldr	r3, [pc, #116]	@ (80076c0 <xTaskRemoveFromEventList+0xb0>)
 800764a:	681b      	ldr	r3, [r3, #0]
 800764c:	2b00      	cmp	r3, #0
 800764e:	d11d      	bne.n	800768c <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8007650:	693b      	ldr	r3, [r7, #16]
 8007652:	3304      	adds	r3, #4
 8007654:	4618      	mov	r0, r3
 8007656:	f7fe fa63 	bl	8005b20 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800765a:	693b      	ldr	r3, [r7, #16]
 800765c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800765e:	4b19      	ldr	r3, [pc, #100]	@ (80076c4 <xTaskRemoveFromEventList+0xb4>)
 8007660:	681b      	ldr	r3, [r3, #0]
 8007662:	429a      	cmp	r2, r3
 8007664:	d903      	bls.n	800766e <xTaskRemoveFromEventList+0x5e>
 8007666:	693b      	ldr	r3, [r7, #16]
 8007668:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800766a:	4a16      	ldr	r2, [pc, #88]	@ (80076c4 <xTaskRemoveFromEventList+0xb4>)
 800766c:	6013      	str	r3, [r2, #0]
 800766e:	693b      	ldr	r3, [r7, #16]
 8007670:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007672:	4613      	mov	r3, r2
 8007674:	009b      	lsls	r3, r3, #2
 8007676:	4413      	add	r3, r2
 8007678:	009b      	lsls	r3, r3, #2
 800767a:	4a13      	ldr	r2, [pc, #76]	@ (80076c8 <xTaskRemoveFromEventList+0xb8>)
 800767c:	441a      	add	r2, r3
 800767e:	693b      	ldr	r3, [r7, #16]
 8007680:	3304      	adds	r3, #4
 8007682:	4619      	mov	r1, r3
 8007684:	4610      	mov	r0, r2
 8007686:	f7fe f9ee 	bl	8005a66 <vListInsertEnd>
 800768a:	e005      	b.n	8007698 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800768c:	693b      	ldr	r3, [r7, #16]
 800768e:	3318      	adds	r3, #24
 8007690:	4619      	mov	r1, r3
 8007692:	480e      	ldr	r0, [pc, #56]	@ (80076cc <xTaskRemoveFromEventList+0xbc>)
 8007694:	f7fe f9e7 	bl	8005a66 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8007698:	693b      	ldr	r3, [r7, #16]
 800769a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800769c:	4b0c      	ldr	r3, [pc, #48]	@ (80076d0 <xTaskRemoveFromEventList+0xc0>)
 800769e:	681b      	ldr	r3, [r3, #0]
 80076a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80076a2:	429a      	cmp	r2, r3
 80076a4:	d905      	bls.n	80076b2 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80076a6:	2301      	movs	r3, #1
 80076a8:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80076aa:	4b0a      	ldr	r3, [pc, #40]	@ (80076d4 <xTaskRemoveFromEventList+0xc4>)
 80076ac:	2201      	movs	r2, #1
 80076ae:	601a      	str	r2, [r3, #0]
 80076b0:	e001      	b.n	80076b6 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 80076b2:	2300      	movs	r3, #0
 80076b4:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80076b6:	697b      	ldr	r3, [r7, #20]
}
 80076b8:	4618      	mov	r0, r3
 80076ba:	3718      	adds	r7, #24
 80076bc:	46bd      	mov	sp, r7
 80076be:	bd80      	pop	{r7, pc}
 80076c0:	20000df4 	.word	0x20000df4
 80076c4:	20000dd4 	.word	0x20000dd4
 80076c8:	200008fc 	.word	0x200008fc
 80076cc:	20000d8c 	.word	0x20000d8c
 80076d0:	200008f8 	.word	0x200008f8
 80076d4:	20000de0 	.word	0x20000de0

080076d8 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80076d8:	b480      	push	{r7}
 80076da:	b083      	sub	sp, #12
 80076dc:	af00      	add	r7, sp, #0
 80076de:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80076e0:	4b06      	ldr	r3, [pc, #24]	@ (80076fc <vTaskInternalSetTimeOutState+0x24>)
 80076e2:	681a      	ldr	r2, [r3, #0]
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80076e8:	4b05      	ldr	r3, [pc, #20]	@ (8007700 <vTaskInternalSetTimeOutState+0x28>)
 80076ea:	681a      	ldr	r2, [r3, #0]
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	605a      	str	r2, [r3, #4]
}
 80076f0:	bf00      	nop
 80076f2:	370c      	adds	r7, #12
 80076f4:	46bd      	mov	sp, r7
 80076f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076fa:	4770      	bx	lr
 80076fc:	20000de4 	.word	0x20000de4
 8007700:	20000dd0 	.word	0x20000dd0

08007704 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8007704:	b580      	push	{r7, lr}
 8007706:	b088      	sub	sp, #32
 8007708:	af00      	add	r7, sp, #0
 800770a:	6078      	str	r0, [r7, #4]
 800770c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	2b00      	cmp	r3, #0
 8007712:	d10b      	bne.n	800772c <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8007714:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007718:	f383 8811 	msr	BASEPRI, r3
 800771c:	f3bf 8f6f 	isb	sy
 8007720:	f3bf 8f4f 	dsb	sy
 8007724:	613b      	str	r3, [r7, #16]
}
 8007726:	bf00      	nop
 8007728:	bf00      	nop
 800772a:	e7fd      	b.n	8007728 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800772c:	683b      	ldr	r3, [r7, #0]
 800772e:	2b00      	cmp	r3, #0
 8007730:	d10b      	bne.n	800774a <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8007732:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007736:	f383 8811 	msr	BASEPRI, r3
 800773a:	f3bf 8f6f 	isb	sy
 800773e:	f3bf 8f4f 	dsb	sy
 8007742:	60fb      	str	r3, [r7, #12]
}
 8007744:	bf00      	nop
 8007746:	bf00      	nop
 8007748:	e7fd      	b.n	8007746 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800774a:	f000 ff9d 	bl	8008688 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800774e:	4b1d      	ldr	r3, [pc, #116]	@ (80077c4 <xTaskCheckForTimeOut+0xc0>)
 8007750:	681b      	ldr	r3, [r3, #0]
 8007752:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	685b      	ldr	r3, [r3, #4]
 8007758:	69ba      	ldr	r2, [r7, #24]
 800775a:	1ad3      	subs	r3, r2, r3
 800775c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800775e:	683b      	ldr	r3, [r7, #0]
 8007760:	681b      	ldr	r3, [r3, #0]
 8007762:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007766:	d102      	bne.n	800776e <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8007768:	2300      	movs	r3, #0
 800776a:	61fb      	str	r3, [r7, #28]
 800776c:	e023      	b.n	80077b6 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	681a      	ldr	r2, [r3, #0]
 8007772:	4b15      	ldr	r3, [pc, #84]	@ (80077c8 <xTaskCheckForTimeOut+0xc4>)
 8007774:	681b      	ldr	r3, [r3, #0]
 8007776:	429a      	cmp	r2, r3
 8007778:	d007      	beq.n	800778a <xTaskCheckForTimeOut+0x86>
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	685b      	ldr	r3, [r3, #4]
 800777e:	69ba      	ldr	r2, [r7, #24]
 8007780:	429a      	cmp	r2, r3
 8007782:	d302      	bcc.n	800778a <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8007784:	2301      	movs	r3, #1
 8007786:	61fb      	str	r3, [r7, #28]
 8007788:	e015      	b.n	80077b6 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800778a:	683b      	ldr	r3, [r7, #0]
 800778c:	681b      	ldr	r3, [r3, #0]
 800778e:	697a      	ldr	r2, [r7, #20]
 8007790:	429a      	cmp	r2, r3
 8007792:	d20b      	bcs.n	80077ac <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8007794:	683b      	ldr	r3, [r7, #0]
 8007796:	681a      	ldr	r2, [r3, #0]
 8007798:	697b      	ldr	r3, [r7, #20]
 800779a:	1ad2      	subs	r2, r2, r3
 800779c:	683b      	ldr	r3, [r7, #0]
 800779e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80077a0:	6878      	ldr	r0, [r7, #4]
 80077a2:	f7ff ff99 	bl	80076d8 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80077a6:	2300      	movs	r3, #0
 80077a8:	61fb      	str	r3, [r7, #28]
 80077aa:	e004      	b.n	80077b6 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 80077ac:	683b      	ldr	r3, [r7, #0]
 80077ae:	2200      	movs	r2, #0
 80077b0:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80077b2:	2301      	movs	r3, #1
 80077b4:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80077b6:	f000 ff99 	bl	80086ec <vPortExitCritical>

	return xReturn;
 80077ba:	69fb      	ldr	r3, [r7, #28]
}
 80077bc:	4618      	mov	r0, r3
 80077be:	3720      	adds	r7, #32
 80077c0:	46bd      	mov	sp, r7
 80077c2:	bd80      	pop	{r7, pc}
 80077c4:	20000dd0 	.word	0x20000dd0
 80077c8:	20000de4 	.word	0x20000de4

080077cc <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80077cc:	b480      	push	{r7}
 80077ce:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80077d0:	4b03      	ldr	r3, [pc, #12]	@ (80077e0 <vTaskMissedYield+0x14>)
 80077d2:	2201      	movs	r2, #1
 80077d4:	601a      	str	r2, [r3, #0]
}
 80077d6:	bf00      	nop
 80077d8:	46bd      	mov	sp, r7
 80077da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077de:	4770      	bx	lr
 80077e0:	20000de0 	.word	0x20000de0

080077e4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80077e4:	b580      	push	{r7, lr}
 80077e6:	b082      	sub	sp, #8
 80077e8:	af00      	add	r7, sp, #0
 80077ea:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80077ec:	f000 f852 	bl	8007894 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80077f0:	4b06      	ldr	r3, [pc, #24]	@ (800780c <prvIdleTask+0x28>)
 80077f2:	681b      	ldr	r3, [r3, #0]
 80077f4:	2b01      	cmp	r3, #1
 80077f6:	d9f9      	bls.n	80077ec <prvIdleTask+0x8>
			{
				taskYIELD();
 80077f8:	4b05      	ldr	r3, [pc, #20]	@ (8007810 <prvIdleTask+0x2c>)
 80077fa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80077fe:	601a      	str	r2, [r3, #0]
 8007800:	f3bf 8f4f 	dsb	sy
 8007804:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8007808:	e7f0      	b.n	80077ec <prvIdleTask+0x8>
 800780a:	bf00      	nop
 800780c:	200008fc 	.word	0x200008fc
 8007810:	e000ed04 	.word	0xe000ed04

08007814 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8007814:	b580      	push	{r7, lr}
 8007816:	b082      	sub	sp, #8
 8007818:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800781a:	2300      	movs	r3, #0
 800781c:	607b      	str	r3, [r7, #4]
 800781e:	e00c      	b.n	800783a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8007820:	687a      	ldr	r2, [r7, #4]
 8007822:	4613      	mov	r3, r2
 8007824:	009b      	lsls	r3, r3, #2
 8007826:	4413      	add	r3, r2
 8007828:	009b      	lsls	r3, r3, #2
 800782a:	4a12      	ldr	r2, [pc, #72]	@ (8007874 <prvInitialiseTaskLists+0x60>)
 800782c:	4413      	add	r3, r2
 800782e:	4618      	mov	r0, r3
 8007830:	f7fe f8ec 	bl	8005a0c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	3301      	adds	r3, #1
 8007838:	607b      	str	r3, [r7, #4]
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	2b37      	cmp	r3, #55	@ 0x37
 800783e:	d9ef      	bls.n	8007820 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8007840:	480d      	ldr	r0, [pc, #52]	@ (8007878 <prvInitialiseTaskLists+0x64>)
 8007842:	f7fe f8e3 	bl	8005a0c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8007846:	480d      	ldr	r0, [pc, #52]	@ (800787c <prvInitialiseTaskLists+0x68>)
 8007848:	f7fe f8e0 	bl	8005a0c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800784c:	480c      	ldr	r0, [pc, #48]	@ (8007880 <prvInitialiseTaskLists+0x6c>)
 800784e:	f7fe f8dd 	bl	8005a0c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8007852:	480c      	ldr	r0, [pc, #48]	@ (8007884 <prvInitialiseTaskLists+0x70>)
 8007854:	f7fe f8da 	bl	8005a0c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8007858:	480b      	ldr	r0, [pc, #44]	@ (8007888 <prvInitialiseTaskLists+0x74>)
 800785a:	f7fe f8d7 	bl	8005a0c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800785e:	4b0b      	ldr	r3, [pc, #44]	@ (800788c <prvInitialiseTaskLists+0x78>)
 8007860:	4a05      	ldr	r2, [pc, #20]	@ (8007878 <prvInitialiseTaskLists+0x64>)
 8007862:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8007864:	4b0a      	ldr	r3, [pc, #40]	@ (8007890 <prvInitialiseTaskLists+0x7c>)
 8007866:	4a05      	ldr	r2, [pc, #20]	@ (800787c <prvInitialiseTaskLists+0x68>)
 8007868:	601a      	str	r2, [r3, #0]
}
 800786a:	bf00      	nop
 800786c:	3708      	adds	r7, #8
 800786e:	46bd      	mov	sp, r7
 8007870:	bd80      	pop	{r7, pc}
 8007872:	bf00      	nop
 8007874:	200008fc 	.word	0x200008fc
 8007878:	20000d5c 	.word	0x20000d5c
 800787c:	20000d70 	.word	0x20000d70
 8007880:	20000d8c 	.word	0x20000d8c
 8007884:	20000da0 	.word	0x20000da0
 8007888:	20000db8 	.word	0x20000db8
 800788c:	20000d84 	.word	0x20000d84
 8007890:	20000d88 	.word	0x20000d88

08007894 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8007894:	b580      	push	{r7, lr}
 8007896:	b082      	sub	sp, #8
 8007898:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800789a:	e019      	b.n	80078d0 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800789c:	f000 fef4 	bl	8008688 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80078a0:	4b10      	ldr	r3, [pc, #64]	@ (80078e4 <prvCheckTasksWaitingTermination+0x50>)
 80078a2:	68db      	ldr	r3, [r3, #12]
 80078a4:	68db      	ldr	r3, [r3, #12]
 80078a6:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	3304      	adds	r3, #4
 80078ac:	4618      	mov	r0, r3
 80078ae:	f7fe f937 	bl	8005b20 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80078b2:	4b0d      	ldr	r3, [pc, #52]	@ (80078e8 <prvCheckTasksWaitingTermination+0x54>)
 80078b4:	681b      	ldr	r3, [r3, #0]
 80078b6:	3b01      	subs	r3, #1
 80078b8:	4a0b      	ldr	r2, [pc, #44]	@ (80078e8 <prvCheckTasksWaitingTermination+0x54>)
 80078ba:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80078bc:	4b0b      	ldr	r3, [pc, #44]	@ (80078ec <prvCheckTasksWaitingTermination+0x58>)
 80078be:	681b      	ldr	r3, [r3, #0]
 80078c0:	3b01      	subs	r3, #1
 80078c2:	4a0a      	ldr	r2, [pc, #40]	@ (80078ec <prvCheckTasksWaitingTermination+0x58>)
 80078c4:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80078c6:	f000 ff11 	bl	80086ec <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80078ca:	6878      	ldr	r0, [r7, #4]
 80078cc:	f000 f810 	bl	80078f0 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80078d0:	4b06      	ldr	r3, [pc, #24]	@ (80078ec <prvCheckTasksWaitingTermination+0x58>)
 80078d2:	681b      	ldr	r3, [r3, #0]
 80078d4:	2b00      	cmp	r3, #0
 80078d6:	d1e1      	bne.n	800789c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80078d8:	bf00      	nop
 80078da:	bf00      	nop
 80078dc:	3708      	adds	r7, #8
 80078de:	46bd      	mov	sp, r7
 80078e0:	bd80      	pop	{r7, pc}
 80078e2:	bf00      	nop
 80078e4:	20000da0 	.word	0x20000da0
 80078e8:	20000dcc 	.word	0x20000dcc
 80078ec:	20000db4 	.word	0x20000db4

080078f0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80078f0:	b580      	push	{r7, lr}
 80078f2:	b084      	sub	sp, #16
 80078f4:	af00      	add	r7, sp, #0
 80078f6:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 80078fe:	2b00      	cmp	r3, #0
 8007900:	d108      	bne.n	8007914 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007906:	4618      	mov	r0, r3
 8007908:	f001 f8ae 	bl	8008a68 <vPortFree>
				vPortFree( pxTCB );
 800790c:	6878      	ldr	r0, [r7, #4]
 800790e:	f001 f8ab 	bl	8008a68 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8007912:	e019      	b.n	8007948 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800791a:	2b01      	cmp	r3, #1
 800791c:	d103      	bne.n	8007926 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800791e:	6878      	ldr	r0, [r7, #4]
 8007920:	f001 f8a2 	bl	8008a68 <vPortFree>
	}
 8007924:	e010      	b.n	8007948 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800792c:	2b02      	cmp	r3, #2
 800792e:	d00b      	beq.n	8007948 <prvDeleteTCB+0x58>
	__asm volatile
 8007930:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007934:	f383 8811 	msr	BASEPRI, r3
 8007938:	f3bf 8f6f 	isb	sy
 800793c:	f3bf 8f4f 	dsb	sy
 8007940:	60fb      	str	r3, [r7, #12]
}
 8007942:	bf00      	nop
 8007944:	bf00      	nop
 8007946:	e7fd      	b.n	8007944 <prvDeleteTCB+0x54>
	}
 8007948:	bf00      	nop
 800794a:	3710      	adds	r7, #16
 800794c:	46bd      	mov	sp, r7
 800794e:	bd80      	pop	{r7, pc}

08007950 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8007950:	b480      	push	{r7}
 8007952:	b083      	sub	sp, #12
 8007954:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007956:	4b0c      	ldr	r3, [pc, #48]	@ (8007988 <prvResetNextTaskUnblockTime+0x38>)
 8007958:	681b      	ldr	r3, [r3, #0]
 800795a:	681b      	ldr	r3, [r3, #0]
 800795c:	2b00      	cmp	r3, #0
 800795e:	d104      	bne.n	800796a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8007960:	4b0a      	ldr	r3, [pc, #40]	@ (800798c <prvResetNextTaskUnblockTime+0x3c>)
 8007962:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007966:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8007968:	e008      	b.n	800797c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800796a:	4b07      	ldr	r3, [pc, #28]	@ (8007988 <prvResetNextTaskUnblockTime+0x38>)
 800796c:	681b      	ldr	r3, [r3, #0]
 800796e:	68db      	ldr	r3, [r3, #12]
 8007970:	68db      	ldr	r3, [r3, #12]
 8007972:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	685b      	ldr	r3, [r3, #4]
 8007978:	4a04      	ldr	r2, [pc, #16]	@ (800798c <prvResetNextTaskUnblockTime+0x3c>)
 800797a:	6013      	str	r3, [r2, #0]
}
 800797c:	bf00      	nop
 800797e:	370c      	adds	r7, #12
 8007980:	46bd      	mov	sp, r7
 8007982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007986:	4770      	bx	lr
 8007988:	20000d84 	.word	0x20000d84
 800798c:	20000dec 	.word	0x20000dec

08007990 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 8007990:	b480      	push	{r7}
 8007992:	b083      	sub	sp, #12
 8007994:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 8007996:	4b05      	ldr	r3, [pc, #20]	@ (80079ac <xTaskGetCurrentTaskHandle+0x1c>)
 8007998:	681b      	ldr	r3, [r3, #0]
 800799a:	607b      	str	r3, [r7, #4]

		return xReturn;
 800799c:	687b      	ldr	r3, [r7, #4]
	}
 800799e:	4618      	mov	r0, r3
 80079a0:	370c      	adds	r7, #12
 80079a2:	46bd      	mov	sp, r7
 80079a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079a8:	4770      	bx	lr
 80079aa:	bf00      	nop
 80079ac:	200008f8 	.word	0x200008f8

080079b0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80079b0:	b480      	push	{r7}
 80079b2:	b083      	sub	sp, #12
 80079b4:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80079b6:	4b0b      	ldr	r3, [pc, #44]	@ (80079e4 <xTaskGetSchedulerState+0x34>)
 80079b8:	681b      	ldr	r3, [r3, #0]
 80079ba:	2b00      	cmp	r3, #0
 80079bc:	d102      	bne.n	80079c4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80079be:	2301      	movs	r3, #1
 80079c0:	607b      	str	r3, [r7, #4]
 80079c2:	e008      	b.n	80079d6 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80079c4:	4b08      	ldr	r3, [pc, #32]	@ (80079e8 <xTaskGetSchedulerState+0x38>)
 80079c6:	681b      	ldr	r3, [r3, #0]
 80079c8:	2b00      	cmp	r3, #0
 80079ca:	d102      	bne.n	80079d2 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80079cc:	2302      	movs	r3, #2
 80079ce:	607b      	str	r3, [r7, #4]
 80079d0:	e001      	b.n	80079d6 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80079d2:	2300      	movs	r3, #0
 80079d4:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80079d6:	687b      	ldr	r3, [r7, #4]
	}
 80079d8:	4618      	mov	r0, r3
 80079da:	370c      	adds	r7, #12
 80079dc:	46bd      	mov	sp, r7
 80079de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079e2:	4770      	bx	lr
 80079e4:	20000dd8 	.word	0x20000dd8
 80079e8:	20000df4 	.word	0x20000df4

080079ec <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 80079ec:	b580      	push	{r7, lr}
 80079ee:	b084      	sub	sp, #16
 80079f0:	af00      	add	r7, sp, #0
 80079f2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 80079f8:	2300      	movs	r3, #0
 80079fa:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	2b00      	cmp	r3, #0
 8007a00:	d051      	beq.n	8007aa6 <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8007a02:	68bb      	ldr	r3, [r7, #8]
 8007a04:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007a06:	4b2a      	ldr	r3, [pc, #168]	@ (8007ab0 <xTaskPriorityInherit+0xc4>)
 8007a08:	681b      	ldr	r3, [r3, #0]
 8007a0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a0c:	429a      	cmp	r2, r3
 8007a0e:	d241      	bcs.n	8007a94 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8007a10:	68bb      	ldr	r3, [r7, #8]
 8007a12:	699b      	ldr	r3, [r3, #24]
 8007a14:	2b00      	cmp	r3, #0
 8007a16:	db06      	blt.n	8007a26 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007a18:	4b25      	ldr	r3, [pc, #148]	@ (8007ab0 <xTaskPriorityInherit+0xc4>)
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a1e:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8007a22:	68bb      	ldr	r3, [r7, #8]
 8007a24:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8007a26:	68bb      	ldr	r3, [r7, #8]
 8007a28:	6959      	ldr	r1, [r3, #20]
 8007a2a:	68bb      	ldr	r3, [r7, #8]
 8007a2c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007a2e:	4613      	mov	r3, r2
 8007a30:	009b      	lsls	r3, r3, #2
 8007a32:	4413      	add	r3, r2
 8007a34:	009b      	lsls	r3, r3, #2
 8007a36:	4a1f      	ldr	r2, [pc, #124]	@ (8007ab4 <xTaskPriorityInherit+0xc8>)
 8007a38:	4413      	add	r3, r2
 8007a3a:	4299      	cmp	r1, r3
 8007a3c:	d122      	bne.n	8007a84 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007a3e:	68bb      	ldr	r3, [r7, #8]
 8007a40:	3304      	adds	r3, #4
 8007a42:	4618      	mov	r0, r3
 8007a44:	f7fe f86c 	bl	8005b20 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8007a48:	4b19      	ldr	r3, [pc, #100]	@ (8007ab0 <xTaskPriorityInherit+0xc4>)
 8007a4a:	681b      	ldr	r3, [r3, #0]
 8007a4c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007a4e:	68bb      	ldr	r3, [r7, #8]
 8007a50:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8007a52:	68bb      	ldr	r3, [r7, #8]
 8007a54:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007a56:	4b18      	ldr	r3, [pc, #96]	@ (8007ab8 <xTaskPriorityInherit+0xcc>)
 8007a58:	681b      	ldr	r3, [r3, #0]
 8007a5a:	429a      	cmp	r2, r3
 8007a5c:	d903      	bls.n	8007a66 <xTaskPriorityInherit+0x7a>
 8007a5e:	68bb      	ldr	r3, [r7, #8]
 8007a60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a62:	4a15      	ldr	r2, [pc, #84]	@ (8007ab8 <xTaskPriorityInherit+0xcc>)
 8007a64:	6013      	str	r3, [r2, #0]
 8007a66:	68bb      	ldr	r3, [r7, #8]
 8007a68:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007a6a:	4613      	mov	r3, r2
 8007a6c:	009b      	lsls	r3, r3, #2
 8007a6e:	4413      	add	r3, r2
 8007a70:	009b      	lsls	r3, r3, #2
 8007a72:	4a10      	ldr	r2, [pc, #64]	@ (8007ab4 <xTaskPriorityInherit+0xc8>)
 8007a74:	441a      	add	r2, r3
 8007a76:	68bb      	ldr	r3, [r7, #8]
 8007a78:	3304      	adds	r3, #4
 8007a7a:	4619      	mov	r1, r3
 8007a7c:	4610      	mov	r0, r2
 8007a7e:	f7fd fff2 	bl	8005a66 <vListInsertEnd>
 8007a82:	e004      	b.n	8007a8e <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8007a84:	4b0a      	ldr	r3, [pc, #40]	@ (8007ab0 <xTaskPriorityInherit+0xc4>)
 8007a86:	681b      	ldr	r3, [r3, #0]
 8007a88:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007a8a:	68bb      	ldr	r3, [r7, #8]
 8007a8c:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8007a8e:	2301      	movs	r3, #1
 8007a90:	60fb      	str	r3, [r7, #12]
 8007a92:	e008      	b.n	8007aa6 <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8007a94:	68bb      	ldr	r3, [r7, #8]
 8007a96:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007a98:	4b05      	ldr	r3, [pc, #20]	@ (8007ab0 <xTaskPriorityInherit+0xc4>)
 8007a9a:	681b      	ldr	r3, [r3, #0]
 8007a9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a9e:	429a      	cmp	r2, r3
 8007aa0:	d201      	bcs.n	8007aa6 <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8007aa2:	2301      	movs	r3, #1
 8007aa4:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8007aa6:	68fb      	ldr	r3, [r7, #12]
	}
 8007aa8:	4618      	mov	r0, r3
 8007aaa:	3710      	adds	r7, #16
 8007aac:	46bd      	mov	sp, r7
 8007aae:	bd80      	pop	{r7, pc}
 8007ab0:	200008f8 	.word	0x200008f8
 8007ab4:	200008fc 	.word	0x200008fc
 8007ab8:	20000dd4 	.word	0x20000dd4

08007abc <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8007abc:	b580      	push	{r7, lr}
 8007abe:	b086      	sub	sp, #24
 8007ac0:	af00      	add	r7, sp, #0
 8007ac2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8007ac8:	2300      	movs	r3, #0
 8007aca:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	2b00      	cmp	r3, #0
 8007ad0:	d058      	beq.n	8007b84 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8007ad2:	4b2f      	ldr	r3, [pc, #188]	@ (8007b90 <xTaskPriorityDisinherit+0xd4>)
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	693a      	ldr	r2, [r7, #16]
 8007ad8:	429a      	cmp	r2, r3
 8007ada:	d00b      	beq.n	8007af4 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8007adc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ae0:	f383 8811 	msr	BASEPRI, r3
 8007ae4:	f3bf 8f6f 	isb	sy
 8007ae8:	f3bf 8f4f 	dsb	sy
 8007aec:	60fb      	str	r3, [r7, #12]
}
 8007aee:	bf00      	nop
 8007af0:	bf00      	nop
 8007af2:	e7fd      	b.n	8007af0 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8007af4:	693b      	ldr	r3, [r7, #16]
 8007af6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007af8:	2b00      	cmp	r3, #0
 8007afa:	d10b      	bne.n	8007b14 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8007afc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b00:	f383 8811 	msr	BASEPRI, r3
 8007b04:	f3bf 8f6f 	isb	sy
 8007b08:	f3bf 8f4f 	dsb	sy
 8007b0c:	60bb      	str	r3, [r7, #8]
}
 8007b0e:	bf00      	nop
 8007b10:	bf00      	nop
 8007b12:	e7fd      	b.n	8007b10 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8007b14:	693b      	ldr	r3, [r7, #16]
 8007b16:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007b18:	1e5a      	subs	r2, r3, #1
 8007b1a:	693b      	ldr	r3, [r7, #16]
 8007b1c:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8007b1e:	693b      	ldr	r3, [r7, #16]
 8007b20:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007b22:	693b      	ldr	r3, [r7, #16]
 8007b24:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007b26:	429a      	cmp	r2, r3
 8007b28:	d02c      	beq.n	8007b84 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8007b2a:	693b      	ldr	r3, [r7, #16]
 8007b2c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007b2e:	2b00      	cmp	r3, #0
 8007b30:	d128      	bne.n	8007b84 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007b32:	693b      	ldr	r3, [r7, #16]
 8007b34:	3304      	adds	r3, #4
 8007b36:	4618      	mov	r0, r3
 8007b38:	f7fd fff2 	bl	8005b20 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8007b3c:	693b      	ldr	r3, [r7, #16]
 8007b3e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007b40:	693b      	ldr	r3, [r7, #16]
 8007b42:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007b44:	693b      	ldr	r3, [r7, #16]
 8007b46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007b48:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8007b4c:	693b      	ldr	r3, [r7, #16]
 8007b4e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8007b50:	693b      	ldr	r3, [r7, #16]
 8007b52:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007b54:	4b0f      	ldr	r3, [pc, #60]	@ (8007b94 <xTaskPriorityDisinherit+0xd8>)
 8007b56:	681b      	ldr	r3, [r3, #0]
 8007b58:	429a      	cmp	r2, r3
 8007b5a:	d903      	bls.n	8007b64 <xTaskPriorityDisinherit+0xa8>
 8007b5c:	693b      	ldr	r3, [r7, #16]
 8007b5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007b60:	4a0c      	ldr	r2, [pc, #48]	@ (8007b94 <xTaskPriorityDisinherit+0xd8>)
 8007b62:	6013      	str	r3, [r2, #0]
 8007b64:	693b      	ldr	r3, [r7, #16]
 8007b66:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007b68:	4613      	mov	r3, r2
 8007b6a:	009b      	lsls	r3, r3, #2
 8007b6c:	4413      	add	r3, r2
 8007b6e:	009b      	lsls	r3, r3, #2
 8007b70:	4a09      	ldr	r2, [pc, #36]	@ (8007b98 <xTaskPriorityDisinherit+0xdc>)
 8007b72:	441a      	add	r2, r3
 8007b74:	693b      	ldr	r3, [r7, #16]
 8007b76:	3304      	adds	r3, #4
 8007b78:	4619      	mov	r1, r3
 8007b7a:	4610      	mov	r0, r2
 8007b7c:	f7fd ff73 	bl	8005a66 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8007b80:	2301      	movs	r3, #1
 8007b82:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8007b84:	697b      	ldr	r3, [r7, #20]
	}
 8007b86:	4618      	mov	r0, r3
 8007b88:	3718      	adds	r7, #24
 8007b8a:	46bd      	mov	sp, r7
 8007b8c:	bd80      	pop	{r7, pc}
 8007b8e:	bf00      	nop
 8007b90:	200008f8 	.word	0x200008f8
 8007b94:	20000dd4 	.word	0x20000dd4
 8007b98:	200008fc 	.word	0x200008fc

08007b9c <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8007b9c:	b580      	push	{r7, lr}
 8007b9e:	b088      	sub	sp, #32
 8007ba0:	af00      	add	r7, sp, #0
 8007ba2:	6078      	str	r0, [r7, #4]
 8007ba4:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8007baa:	2301      	movs	r3, #1
 8007bac:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	2b00      	cmp	r3, #0
 8007bb2:	d06c      	beq.n	8007c8e <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8007bb4:	69bb      	ldr	r3, [r7, #24]
 8007bb6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007bb8:	2b00      	cmp	r3, #0
 8007bba:	d10b      	bne.n	8007bd4 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 8007bbc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007bc0:	f383 8811 	msr	BASEPRI, r3
 8007bc4:	f3bf 8f6f 	isb	sy
 8007bc8:	f3bf 8f4f 	dsb	sy
 8007bcc:	60fb      	str	r3, [r7, #12]
}
 8007bce:	bf00      	nop
 8007bd0:	bf00      	nop
 8007bd2:	e7fd      	b.n	8007bd0 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8007bd4:	69bb      	ldr	r3, [r7, #24]
 8007bd6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007bd8:	683a      	ldr	r2, [r7, #0]
 8007bda:	429a      	cmp	r2, r3
 8007bdc:	d902      	bls.n	8007be4 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8007bde:	683b      	ldr	r3, [r7, #0]
 8007be0:	61fb      	str	r3, [r7, #28]
 8007be2:	e002      	b.n	8007bea <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8007be4:	69bb      	ldr	r3, [r7, #24]
 8007be6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007be8:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8007bea:	69bb      	ldr	r3, [r7, #24]
 8007bec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007bee:	69fa      	ldr	r2, [r7, #28]
 8007bf0:	429a      	cmp	r2, r3
 8007bf2:	d04c      	beq.n	8007c8e <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8007bf4:	69bb      	ldr	r3, [r7, #24]
 8007bf6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007bf8:	697a      	ldr	r2, [r7, #20]
 8007bfa:	429a      	cmp	r2, r3
 8007bfc:	d147      	bne.n	8007c8e <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8007bfe:	4b26      	ldr	r3, [pc, #152]	@ (8007c98 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8007c00:	681b      	ldr	r3, [r3, #0]
 8007c02:	69ba      	ldr	r2, [r7, #24]
 8007c04:	429a      	cmp	r2, r3
 8007c06:	d10b      	bne.n	8007c20 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 8007c08:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c0c:	f383 8811 	msr	BASEPRI, r3
 8007c10:	f3bf 8f6f 	isb	sy
 8007c14:	f3bf 8f4f 	dsb	sy
 8007c18:	60bb      	str	r3, [r7, #8]
}
 8007c1a:	bf00      	nop
 8007c1c:	bf00      	nop
 8007c1e:	e7fd      	b.n	8007c1c <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8007c20:	69bb      	ldr	r3, [r7, #24]
 8007c22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c24:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8007c26:	69bb      	ldr	r3, [r7, #24]
 8007c28:	69fa      	ldr	r2, [r7, #28]
 8007c2a:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8007c2c:	69bb      	ldr	r3, [r7, #24]
 8007c2e:	699b      	ldr	r3, [r3, #24]
 8007c30:	2b00      	cmp	r3, #0
 8007c32:	db04      	blt.n	8007c3e <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007c34:	69fb      	ldr	r3, [r7, #28]
 8007c36:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8007c3a:	69bb      	ldr	r3, [r7, #24]
 8007c3c:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8007c3e:	69bb      	ldr	r3, [r7, #24]
 8007c40:	6959      	ldr	r1, [r3, #20]
 8007c42:	693a      	ldr	r2, [r7, #16]
 8007c44:	4613      	mov	r3, r2
 8007c46:	009b      	lsls	r3, r3, #2
 8007c48:	4413      	add	r3, r2
 8007c4a:	009b      	lsls	r3, r3, #2
 8007c4c:	4a13      	ldr	r2, [pc, #76]	@ (8007c9c <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8007c4e:	4413      	add	r3, r2
 8007c50:	4299      	cmp	r1, r3
 8007c52:	d11c      	bne.n	8007c8e <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007c54:	69bb      	ldr	r3, [r7, #24]
 8007c56:	3304      	adds	r3, #4
 8007c58:	4618      	mov	r0, r3
 8007c5a:	f7fd ff61 	bl	8005b20 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8007c5e:	69bb      	ldr	r3, [r7, #24]
 8007c60:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007c62:	4b0f      	ldr	r3, [pc, #60]	@ (8007ca0 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8007c64:	681b      	ldr	r3, [r3, #0]
 8007c66:	429a      	cmp	r2, r3
 8007c68:	d903      	bls.n	8007c72 <vTaskPriorityDisinheritAfterTimeout+0xd6>
 8007c6a:	69bb      	ldr	r3, [r7, #24]
 8007c6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c6e:	4a0c      	ldr	r2, [pc, #48]	@ (8007ca0 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8007c70:	6013      	str	r3, [r2, #0]
 8007c72:	69bb      	ldr	r3, [r7, #24]
 8007c74:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007c76:	4613      	mov	r3, r2
 8007c78:	009b      	lsls	r3, r3, #2
 8007c7a:	4413      	add	r3, r2
 8007c7c:	009b      	lsls	r3, r3, #2
 8007c7e:	4a07      	ldr	r2, [pc, #28]	@ (8007c9c <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8007c80:	441a      	add	r2, r3
 8007c82:	69bb      	ldr	r3, [r7, #24]
 8007c84:	3304      	adds	r3, #4
 8007c86:	4619      	mov	r1, r3
 8007c88:	4610      	mov	r0, r2
 8007c8a:	f7fd feec 	bl	8005a66 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007c8e:	bf00      	nop
 8007c90:	3720      	adds	r7, #32
 8007c92:	46bd      	mov	sp, r7
 8007c94:	bd80      	pop	{r7, pc}
 8007c96:	bf00      	nop
 8007c98:	200008f8 	.word	0x200008f8
 8007c9c:	200008fc 	.word	0x200008fc
 8007ca0:	20000dd4 	.word	0x20000dd4

08007ca4 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8007ca4:	b480      	push	{r7}
 8007ca6:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8007ca8:	4b07      	ldr	r3, [pc, #28]	@ (8007cc8 <pvTaskIncrementMutexHeldCount+0x24>)
 8007caa:	681b      	ldr	r3, [r3, #0]
 8007cac:	2b00      	cmp	r3, #0
 8007cae:	d004      	beq.n	8007cba <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8007cb0:	4b05      	ldr	r3, [pc, #20]	@ (8007cc8 <pvTaskIncrementMutexHeldCount+0x24>)
 8007cb2:	681b      	ldr	r3, [r3, #0]
 8007cb4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8007cb6:	3201      	adds	r2, #1
 8007cb8:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 8007cba:	4b03      	ldr	r3, [pc, #12]	@ (8007cc8 <pvTaskIncrementMutexHeldCount+0x24>)
 8007cbc:	681b      	ldr	r3, [r3, #0]
	}
 8007cbe:	4618      	mov	r0, r3
 8007cc0:	46bd      	mov	sp, r7
 8007cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cc6:	4770      	bx	lr
 8007cc8:	200008f8 	.word	0x200008f8

08007ccc <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8007ccc:	b580      	push	{r7, lr}
 8007cce:	b084      	sub	sp, #16
 8007cd0:	af00      	add	r7, sp, #0
 8007cd2:	6078      	str	r0, [r7, #4]
 8007cd4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8007cd6:	4b21      	ldr	r3, [pc, #132]	@ (8007d5c <prvAddCurrentTaskToDelayedList+0x90>)
 8007cd8:	681b      	ldr	r3, [r3, #0]
 8007cda:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007cdc:	4b20      	ldr	r3, [pc, #128]	@ (8007d60 <prvAddCurrentTaskToDelayedList+0x94>)
 8007cde:	681b      	ldr	r3, [r3, #0]
 8007ce0:	3304      	adds	r3, #4
 8007ce2:	4618      	mov	r0, r3
 8007ce4:	f7fd ff1c 	bl	8005b20 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007cee:	d10a      	bne.n	8007d06 <prvAddCurrentTaskToDelayedList+0x3a>
 8007cf0:	683b      	ldr	r3, [r7, #0]
 8007cf2:	2b00      	cmp	r3, #0
 8007cf4:	d007      	beq.n	8007d06 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007cf6:	4b1a      	ldr	r3, [pc, #104]	@ (8007d60 <prvAddCurrentTaskToDelayedList+0x94>)
 8007cf8:	681b      	ldr	r3, [r3, #0]
 8007cfa:	3304      	adds	r3, #4
 8007cfc:	4619      	mov	r1, r3
 8007cfe:	4819      	ldr	r0, [pc, #100]	@ (8007d64 <prvAddCurrentTaskToDelayedList+0x98>)
 8007d00:	f7fd feb1 	bl	8005a66 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8007d04:	e026      	b.n	8007d54 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8007d06:	68fa      	ldr	r2, [r7, #12]
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	4413      	add	r3, r2
 8007d0c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8007d0e:	4b14      	ldr	r3, [pc, #80]	@ (8007d60 <prvAddCurrentTaskToDelayedList+0x94>)
 8007d10:	681b      	ldr	r3, [r3, #0]
 8007d12:	68ba      	ldr	r2, [r7, #8]
 8007d14:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8007d16:	68ba      	ldr	r2, [r7, #8]
 8007d18:	68fb      	ldr	r3, [r7, #12]
 8007d1a:	429a      	cmp	r2, r3
 8007d1c:	d209      	bcs.n	8007d32 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007d1e:	4b12      	ldr	r3, [pc, #72]	@ (8007d68 <prvAddCurrentTaskToDelayedList+0x9c>)
 8007d20:	681a      	ldr	r2, [r3, #0]
 8007d22:	4b0f      	ldr	r3, [pc, #60]	@ (8007d60 <prvAddCurrentTaskToDelayedList+0x94>)
 8007d24:	681b      	ldr	r3, [r3, #0]
 8007d26:	3304      	adds	r3, #4
 8007d28:	4619      	mov	r1, r3
 8007d2a:	4610      	mov	r0, r2
 8007d2c:	f7fd febf 	bl	8005aae <vListInsert>
}
 8007d30:	e010      	b.n	8007d54 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007d32:	4b0e      	ldr	r3, [pc, #56]	@ (8007d6c <prvAddCurrentTaskToDelayedList+0xa0>)
 8007d34:	681a      	ldr	r2, [r3, #0]
 8007d36:	4b0a      	ldr	r3, [pc, #40]	@ (8007d60 <prvAddCurrentTaskToDelayedList+0x94>)
 8007d38:	681b      	ldr	r3, [r3, #0]
 8007d3a:	3304      	adds	r3, #4
 8007d3c:	4619      	mov	r1, r3
 8007d3e:	4610      	mov	r0, r2
 8007d40:	f7fd feb5 	bl	8005aae <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8007d44:	4b0a      	ldr	r3, [pc, #40]	@ (8007d70 <prvAddCurrentTaskToDelayedList+0xa4>)
 8007d46:	681b      	ldr	r3, [r3, #0]
 8007d48:	68ba      	ldr	r2, [r7, #8]
 8007d4a:	429a      	cmp	r2, r3
 8007d4c:	d202      	bcs.n	8007d54 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8007d4e:	4a08      	ldr	r2, [pc, #32]	@ (8007d70 <prvAddCurrentTaskToDelayedList+0xa4>)
 8007d50:	68bb      	ldr	r3, [r7, #8]
 8007d52:	6013      	str	r3, [r2, #0]
}
 8007d54:	bf00      	nop
 8007d56:	3710      	adds	r7, #16
 8007d58:	46bd      	mov	sp, r7
 8007d5a:	bd80      	pop	{r7, pc}
 8007d5c:	20000dd0 	.word	0x20000dd0
 8007d60:	200008f8 	.word	0x200008f8
 8007d64:	20000db8 	.word	0x20000db8
 8007d68:	20000d88 	.word	0x20000d88
 8007d6c:	20000d84 	.word	0x20000d84
 8007d70:	20000dec 	.word	0x20000dec

08007d74 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8007d74:	b580      	push	{r7, lr}
 8007d76:	b08a      	sub	sp, #40	@ 0x28
 8007d78:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8007d7a:	2300      	movs	r3, #0
 8007d7c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8007d7e:	f000 fb13 	bl	80083a8 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8007d82:	4b1d      	ldr	r3, [pc, #116]	@ (8007df8 <xTimerCreateTimerTask+0x84>)
 8007d84:	681b      	ldr	r3, [r3, #0]
 8007d86:	2b00      	cmp	r3, #0
 8007d88:	d021      	beq.n	8007dce <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8007d8a:	2300      	movs	r3, #0
 8007d8c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8007d8e:	2300      	movs	r3, #0
 8007d90:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8007d92:	1d3a      	adds	r2, r7, #4
 8007d94:	f107 0108 	add.w	r1, r7, #8
 8007d98:	f107 030c 	add.w	r3, r7, #12
 8007d9c:	4618      	mov	r0, r3
 8007d9e:	f7fd fe1b 	bl	80059d8 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8007da2:	6879      	ldr	r1, [r7, #4]
 8007da4:	68bb      	ldr	r3, [r7, #8]
 8007da6:	68fa      	ldr	r2, [r7, #12]
 8007da8:	9202      	str	r2, [sp, #8]
 8007daa:	9301      	str	r3, [sp, #4]
 8007dac:	2302      	movs	r3, #2
 8007dae:	9300      	str	r3, [sp, #0]
 8007db0:	2300      	movs	r3, #0
 8007db2:	460a      	mov	r2, r1
 8007db4:	4911      	ldr	r1, [pc, #68]	@ (8007dfc <xTimerCreateTimerTask+0x88>)
 8007db6:	4812      	ldr	r0, [pc, #72]	@ (8007e00 <xTimerCreateTimerTask+0x8c>)
 8007db8:	f7fe ffc0 	bl	8006d3c <xTaskCreateStatic>
 8007dbc:	4603      	mov	r3, r0
 8007dbe:	4a11      	ldr	r2, [pc, #68]	@ (8007e04 <xTimerCreateTimerTask+0x90>)
 8007dc0:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8007dc2:	4b10      	ldr	r3, [pc, #64]	@ (8007e04 <xTimerCreateTimerTask+0x90>)
 8007dc4:	681b      	ldr	r3, [r3, #0]
 8007dc6:	2b00      	cmp	r3, #0
 8007dc8:	d001      	beq.n	8007dce <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8007dca:	2301      	movs	r3, #1
 8007dcc:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8007dce:	697b      	ldr	r3, [r7, #20]
 8007dd0:	2b00      	cmp	r3, #0
 8007dd2:	d10b      	bne.n	8007dec <xTimerCreateTimerTask+0x78>
	__asm volatile
 8007dd4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007dd8:	f383 8811 	msr	BASEPRI, r3
 8007ddc:	f3bf 8f6f 	isb	sy
 8007de0:	f3bf 8f4f 	dsb	sy
 8007de4:	613b      	str	r3, [r7, #16]
}
 8007de6:	bf00      	nop
 8007de8:	bf00      	nop
 8007dea:	e7fd      	b.n	8007de8 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8007dec:	697b      	ldr	r3, [r7, #20]
}
 8007dee:	4618      	mov	r0, r3
 8007df0:	3718      	adds	r7, #24
 8007df2:	46bd      	mov	sp, r7
 8007df4:	bd80      	pop	{r7, pc}
 8007df6:	bf00      	nop
 8007df8:	20000e28 	.word	0x20000e28
 8007dfc:	08009f80 	.word	0x08009f80
 8007e00:	08007f41 	.word	0x08007f41
 8007e04:	20000e2c 	.word	0x20000e2c

08007e08 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8007e08:	b580      	push	{r7, lr}
 8007e0a:	b08a      	sub	sp, #40	@ 0x28
 8007e0c:	af00      	add	r7, sp, #0
 8007e0e:	60f8      	str	r0, [r7, #12]
 8007e10:	60b9      	str	r1, [r7, #8]
 8007e12:	607a      	str	r2, [r7, #4]
 8007e14:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8007e16:	2300      	movs	r3, #0
 8007e18:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8007e1a:	68fb      	ldr	r3, [r7, #12]
 8007e1c:	2b00      	cmp	r3, #0
 8007e1e:	d10b      	bne.n	8007e38 <xTimerGenericCommand+0x30>
	__asm volatile
 8007e20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e24:	f383 8811 	msr	BASEPRI, r3
 8007e28:	f3bf 8f6f 	isb	sy
 8007e2c:	f3bf 8f4f 	dsb	sy
 8007e30:	623b      	str	r3, [r7, #32]
}
 8007e32:	bf00      	nop
 8007e34:	bf00      	nop
 8007e36:	e7fd      	b.n	8007e34 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8007e38:	4b19      	ldr	r3, [pc, #100]	@ (8007ea0 <xTimerGenericCommand+0x98>)
 8007e3a:	681b      	ldr	r3, [r3, #0]
 8007e3c:	2b00      	cmp	r3, #0
 8007e3e:	d02a      	beq.n	8007e96 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8007e40:	68bb      	ldr	r3, [r7, #8]
 8007e42:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8007e48:	68fb      	ldr	r3, [r7, #12]
 8007e4a:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8007e4c:	68bb      	ldr	r3, [r7, #8]
 8007e4e:	2b05      	cmp	r3, #5
 8007e50:	dc18      	bgt.n	8007e84 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8007e52:	f7ff fdad 	bl	80079b0 <xTaskGetSchedulerState>
 8007e56:	4603      	mov	r3, r0
 8007e58:	2b02      	cmp	r3, #2
 8007e5a:	d109      	bne.n	8007e70 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8007e5c:	4b10      	ldr	r3, [pc, #64]	@ (8007ea0 <xTimerGenericCommand+0x98>)
 8007e5e:	6818      	ldr	r0, [r3, #0]
 8007e60:	f107 0110 	add.w	r1, r7, #16
 8007e64:	2300      	movs	r3, #0
 8007e66:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007e68:	f7fe f8f0 	bl	800604c <xQueueGenericSend>
 8007e6c:	6278      	str	r0, [r7, #36]	@ 0x24
 8007e6e:	e012      	b.n	8007e96 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8007e70:	4b0b      	ldr	r3, [pc, #44]	@ (8007ea0 <xTimerGenericCommand+0x98>)
 8007e72:	6818      	ldr	r0, [r3, #0]
 8007e74:	f107 0110 	add.w	r1, r7, #16
 8007e78:	2300      	movs	r3, #0
 8007e7a:	2200      	movs	r2, #0
 8007e7c:	f7fe f8e6 	bl	800604c <xQueueGenericSend>
 8007e80:	6278      	str	r0, [r7, #36]	@ 0x24
 8007e82:	e008      	b.n	8007e96 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8007e84:	4b06      	ldr	r3, [pc, #24]	@ (8007ea0 <xTimerGenericCommand+0x98>)
 8007e86:	6818      	ldr	r0, [r3, #0]
 8007e88:	f107 0110 	add.w	r1, r7, #16
 8007e8c:	2300      	movs	r3, #0
 8007e8e:	683a      	ldr	r2, [r7, #0]
 8007e90:	f7fe f9de 	bl	8006250 <xQueueGenericSendFromISR>
 8007e94:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8007e96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8007e98:	4618      	mov	r0, r3
 8007e9a:	3728      	adds	r7, #40	@ 0x28
 8007e9c:	46bd      	mov	sp, r7
 8007e9e:	bd80      	pop	{r7, pc}
 8007ea0:	20000e28 	.word	0x20000e28

08007ea4 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8007ea4:	b580      	push	{r7, lr}
 8007ea6:	b088      	sub	sp, #32
 8007ea8:	af02      	add	r7, sp, #8
 8007eaa:	6078      	str	r0, [r7, #4]
 8007eac:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007eae:	4b23      	ldr	r3, [pc, #140]	@ (8007f3c <prvProcessExpiredTimer+0x98>)
 8007eb0:	681b      	ldr	r3, [r3, #0]
 8007eb2:	68db      	ldr	r3, [r3, #12]
 8007eb4:	68db      	ldr	r3, [r3, #12]
 8007eb6:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007eb8:	697b      	ldr	r3, [r7, #20]
 8007eba:	3304      	adds	r3, #4
 8007ebc:	4618      	mov	r0, r3
 8007ebe:	f7fd fe2f 	bl	8005b20 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007ec2:	697b      	ldr	r3, [r7, #20]
 8007ec4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007ec8:	f003 0304 	and.w	r3, r3, #4
 8007ecc:	2b00      	cmp	r3, #0
 8007ece:	d023      	beq.n	8007f18 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8007ed0:	697b      	ldr	r3, [r7, #20]
 8007ed2:	699a      	ldr	r2, [r3, #24]
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	18d1      	adds	r1, r2, r3
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	683a      	ldr	r2, [r7, #0]
 8007edc:	6978      	ldr	r0, [r7, #20]
 8007ede:	f000 f8d5 	bl	800808c <prvInsertTimerInActiveList>
 8007ee2:	4603      	mov	r3, r0
 8007ee4:	2b00      	cmp	r3, #0
 8007ee6:	d020      	beq.n	8007f2a <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8007ee8:	2300      	movs	r3, #0
 8007eea:	9300      	str	r3, [sp, #0]
 8007eec:	2300      	movs	r3, #0
 8007eee:	687a      	ldr	r2, [r7, #4]
 8007ef0:	2100      	movs	r1, #0
 8007ef2:	6978      	ldr	r0, [r7, #20]
 8007ef4:	f7ff ff88 	bl	8007e08 <xTimerGenericCommand>
 8007ef8:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8007efa:	693b      	ldr	r3, [r7, #16]
 8007efc:	2b00      	cmp	r3, #0
 8007efe:	d114      	bne.n	8007f2a <prvProcessExpiredTimer+0x86>
	__asm volatile
 8007f00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f04:	f383 8811 	msr	BASEPRI, r3
 8007f08:	f3bf 8f6f 	isb	sy
 8007f0c:	f3bf 8f4f 	dsb	sy
 8007f10:	60fb      	str	r3, [r7, #12]
}
 8007f12:	bf00      	nop
 8007f14:	bf00      	nop
 8007f16:	e7fd      	b.n	8007f14 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007f18:	697b      	ldr	r3, [r7, #20]
 8007f1a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007f1e:	f023 0301 	bic.w	r3, r3, #1
 8007f22:	b2da      	uxtb	r2, r3
 8007f24:	697b      	ldr	r3, [r7, #20]
 8007f26:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007f2a:	697b      	ldr	r3, [r7, #20]
 8007f2c:	6a1b      	ldr	r3, [r3, #32]
 8007f2e:	6978      	ldr	r0, [r7, #20]
 8007f30:	4798      	blx	r3
}
 8007f32:	bf00      	nop
 8007f34:	3718      	adds	r7, #24
 8007f36:	46bd      	mov	sp, r7
 8007f38:	bd80      	pop	{r7, pc}
 8007f3a:	bf00      	nop
 8007f3c:	20000e20 	.word	0x20000e20

08007f40 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8007f40:	b580      	push	{r7, lr}
 8007f42:	b084      	sub	sp, #16
 8007f44:	af00      	add	r7, sp, #0
 8007f46:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8007f48:	f107 0308 	add.w	r3, r7, #8
 8007f4c:	4618      	mov	r0, r3
 8007f4e:	f000 f859 	bl	8008004 <prvGetNextExpireTime>
 8007f52:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8007f54:	68bb      	ldr	r3, [r7, #8]
 8007f56:	4619      	mov	r1, r3
 8007f58:	68f8      	ldr	r0, [r7, #12]
 8007f5a:	f000 f805 	bl	8007f68 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8007f5e:	f000 f8d7 	bl	8008110 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8007f62:	bf00      	nop
 8007f64:	e7f0      	b.n	8007f48 <prvTimerTask+0x8>
	...

08007f68 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8007f68:	b580      	push	{r7, lr}
 8007f6a:	b084      	sub	sp, #16
 8007f6c:	af00      	add	r7, sp, #0
 8007f6e:	6078      	str	r0, [r7, #4]
 8007f70:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8007f72:	f7ff f927 	bl	80071c4 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8007f76:	f107 0308 	add.w	r3, r7, #8
 8007f7a:	4618      	mov	r0, r3
 8007f7c:	f000 f866 	bl	800804c <prvSampleTimeNow>
 8007f80:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8007f82:	68bb      	ldr	r3, [r7, #8]
 8007f84:	2b00      	cmp	r3, #0
 8007f86:	d130      	bne.n	8007fea <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8007f88:	683b      	ldr	r3, [r7, #0]
 8007f8a:	2b00      	cmp	r3, #0
 8007f8c:	d10a      	bne.n	8007fa4 <prvProcessTimerOrBlockTask+0x3c>
 8007f8e:	687a      	ldr	r2, [r7, #4]
 8007f90:	68fb      	ldr	r3, [r7, #12]
 8007f92:	429a      	cmp	r2, r3
 8007f94:	d806      	bhi.n	8007fa4 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8007f96:	f7ff f923 	bl	80071e0 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8007f9a:	68f9      	ldr	r1, [r7, #12]
 8007f9c:	6878      	ldr	r0, [r7, #4]
 8007f9e:	f7ff ff81 	bl	8007ea4 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8007fa2:	e024      	b.n	8007fee <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8007fa4:	683b      	ldr	r3, [r7, #0]
 8007fa6:	2b00      	cmp	r3, #0
 8007fa8:	d008      	beq.n	8007fbc <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8007faa:	4b13      	ldr	r3, [pc, #76]	@ (8007ff8 <prvProcessTimerOrBlockTask+0x90>)
 8007fac:	681b      	ldr	r3, [r3, #0]
 8007fae:	681b      	ldr	r3, [r3, #0]
 8007fb0:	2b00      	cmp	r3, #0
 8007fb2:	d101      	bne.n	8007fb8 <prvProcessTimerOrBlockTask+0x50>
 8007fb4:	2301      	movs	r3, #1
 8007fb6:	e000      	b.n	8007fba <prvProcessTimerOrBlockTask+0x52>
 8007fb8:	2300      	movs	r3, #0
 8007fba:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8007fbc:	4b0f      	ldr	r3, [pc, #60]	@ (8007ffc <prvProcessTimerOrBlockTask+0x94>)
 8007fbe:	6818      	ldr	r0, [r3, #0]
 8007fc0:	687a      	ldr	r2, [r7, #4]
 8007fc2:	68fb      	ldr	r3, [r7, #12]
 8007fc4:	1ad3      	subs	r3, r2, r3
 8007fc6:	683a      	ldr	r2, [r7, #0]
 8007fc8:	4619      	mov	r1, r3
 8007fca:	f7fe fe83 	bl	8006cd4 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8007fce:	f7ff f907 	bl	80071e0 <xTaskResumeAll>
 8007fd2:	4603      	mov	r3, r0
 8007fd4:	2b00      	cmp	r3, #0
 8007fd6:	d10a      	bne.n	8007fee <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8007fd8:	4b09      	ldr	r3, [pc, #36]	@ (8008000 <prvProcessTimerOrBlockTask+0x98>)
 8007fda:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007fde:	601a      	str	r2, [r3, #0]
 8007fe0:	f3bf 8f4f 	dsb	sy
 8007fe4:	f3bf 8f6f 	isb	sy
}
 8007fe8:	e001      	b.n	8007fee <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8007fea:	f7ff f8f9 	bl	80071e0 <xTaskResumeAll>
}
 8007fee:	bf00      	nop
 8007ff0:	3710      	adds	r7, #16
 8007ff2:	46bd      	mov	sp, r7
 8007ff4:	bd80      	pop	{r7, pc}
 8007ff6:	bf00      	nop
 8007ff8:	20000e24 	.word	0x20000e24
 8007ffc:	20000e28 	.word	0x20000e28
 8008000:	e000ed04 	.word	0xe000ed04

08008004 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8008004:	b480      	push	{r7}
 8008006:	b085      	sub	sp, #20
 8008008:	af00      	add	r7, sp, #0
 800800a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800800c:	4b0e      	ldr	r3, [pc, #56]	@ (8008048 <prvGetNextExpireTime+0x44>)
 800800e:	681b      	ldr	r3, [r3, #0]
 8008010:	681b      	ldr	r3, [r3, #0]
 8008012:	2b00      	cmp	r3, #0
 8008014:	d101      	bne.n	800801a <prvGetNextExpireTime+0x16>
 8008016:	2201      	movs	r2, #1
 8008018:	e000      	b.n	800801c <prvGetNextExpireTime+0x18>
 800801a:	2200      	movs	r2, #0
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	681b      	ldr	r3, [r3, #0]
 8008024:	2b00      	cmp	r3, #0
 8008026:	d105      	bne.n	8008034 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008028:	4b07      	ldr	r3, [pc, #28]	@ (8008048 <prvGetNextExpireTime+0x44>)
 800802a:	681b      	ldr	r3, [r3, #0]
 800802c:	68db      	ldr	r3, [r3, #12]
 800802e:	681b      	ldr	r3, [r3, #0]
 8008030:	60fb      	str	r3, [r7, #12]
 8008032:	e001      	b.n	8008038 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8008034:	2300      	movs	r3, #0
 8008036:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8008038:	68fb      	ldr	r3, [r7, #12]
}
 800803a:	4618      	mov	r0, r3
 800803c:	3714      	adds	r7, #20
 800803e:	46bd      	mov	sp, r7
 8008040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008044:	4770      	bx	lr
 8008046:	bf00      	nop
 8008048:	20000e20 	.word	0x20000e20

0800804c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800804c:	b580      	push	{r7, lr}
 800804e:	b084      	sub	sp, #16
 8008050:	af00      	add	r7, sp, #0
 8008052:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8008054:	f7ff f962 	bl	800731c <xTaskGetTickCount>
 8008058:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800805a:	4b0b      	ldr	r3, [pc, #44]	@ (8008088 <prvSampleTimeNow+0x3c>)
 800805c:	681b      	ldr	r3, [r3, #0]
 800805e:	68fa      	ldr	r2, [r7, #12]
 8008060:	429a      	cmp	r2, r3
 8008062:	d205      	bcs.n	8008070 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8008064:	f000 f93a 	bl	80082dc <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	2201      	movs	r2, #1
 800806c:	601a      	str	r2, [r3, #0]
 800806e:	e002      	b.n	8008076 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	2200      	movs	r2, #0
 8008074:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8008076:	4a04      	ldr	r2, [pc, #16]	@ (8008088 <prvSampleTimeNow+0x3c>)
 8008078:	68fb      	ldr	r3, [r7, #12]
 800807a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800807c:	68fb      	ldr	r3, [r7, #12]
}
 800807e:	4618      	mov	r0, r3
 8008080:	3710      	adds	r7, #16
 8008082:	46bd      	mov	sp, r7
 8008084:	bd80      	pop	{r7, pc}
 8008086:	bf00      	nop
 8008088:	20000e30 	.word	0x20000e30

0800808c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800808c:	b580      	push	{r7, lr}
 800808e:	b086      	sub	sp, #24
 8008090:	af00      	add	r7, sp, #0
 8008092:	60f8      	str	r0, [r7, #12]
 8008094:	60b9      	str	r1, [r7, #8]
 8008096:	607a      	str	r2, [r7, #4]
 8008098:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800809a:	2300      	movs	r3, #0
 800809c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800809e:	68fb      	ldr	r3, [r7, #12]
 80080a0:	68ba      	ldr	r2, [r7, #8]
 80080a2:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80080a4:	68fb      	ldr	r3, [r7, #12]
 80080a6:	68fa      	ldr	r2, [r7, #12]
 80080a8:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80080aa:	68ba      	ldr	r2, [r7, #8]
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	429a      	cmp	r2, r3
 80080b0:	d812      	bhi.n	80080d8 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80080b2:	687a      	ldr	r2, [r7, #4]
 80080b4:	683b      	ldr	r3, [r7, #0]
 80080b6:	1ad2      	subs	r2, r2, r3
 80080b8:	68fb      	ldr	r3, [r7, #12]
 80080ba:	699b      	ldr	r3, [r3, #24]
 80080bc:	429a      	cmp	r2, r3
 80080be:	d302      	bcc.n	80080c6 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80080c0:	2301      	movs	r3, #1
 80080c2:	617b      	str	r3, [r7, #20]
 80080c4:	e01b      	b.n	80080fe <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80080c6:	4b10      	ldr	r3, [pc, #64]	@ (8008108 <prvInsertTimerInActiveList+0x7c>)
 80080c8:	681a      	ldr	r2, [r3, #0]
 80080ca:	68fb      	ldr	r3, [r7, #12]
 80080cc:	3304      	adds	r3, #4
 80080ce:	4619      	mov	r1, r3
 80080d0:	4610      	mov	r0, r2
 80080d2:	f7fd fcec 	bl	8005aae <vListInsert>
 80080d6:	e012      	b.n	80080fe <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80080d8:	687a      	ldr	r2, [r7, #4]
 80080da:	683b      	ldr	r3, [r7, #0]
 80080dc:	429a      	cmp	r2, r3
 80080de:	d206      	bcs.n	80080ee <prvInsertTimerInActiveList+0x62>
 80080e0:	68ba      	ldr	r2, [r7, #8]
 80080e2:	683b      	ldr	r3, [r7, #0]
 80080e4:	429a      	cmp	r2, r3
 80080e6:	d302      	bcc.n	80080ee <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80080e8:	2301      	movs	r3, #1
 80080ea:	617b      	str	r3, [r7, #20]
 80080ec:	e007      	b.n	80080fe <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80080ee:	4b07      	ldr	r3, [pc, #28]	@ (800810c <prvInsertTimerInActiveList+0x80>)
 80080f0:	681a      	ldr	r2, [r3, #0]
 80080f2:	68fb      	ldr	r3, [r7, #12]
 80080f4:	3304      	adds	r3, #4
 80080f6:	4619      	mov	r1, r3
 80080f8:	4610      	mov	r0, r2
 80080fa:	f7fd fcd8 	bl	8005aae <vListInsert>
		}
	}

	return xProcessTimerNow;
 80080fe:	697b      	ldr	r3, [r7, #20]
}
 8008100:	4618      	mov	r0, r3
 8008102:	3718      	adds	r7, #24
 8008104:	46bd      	mov	sp, r7
 8008106:	bd80      	pop	{r7, pc}
 8008108:	20000e24 	.word	0x20000e24
 800810c:	20000e20 	.word	0x20000e20

08008110 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8008110:	b580      	push	{r7, lr}
 8008112:	b08e      	sub	sp, #56	@ 0x38
 8008114:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8008116:	e0ce      	b.n	80082b6 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	2b00      	cmp	r3, #0
 800811c:	da19      	bge.n	8008152 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800811e:	1d3b      	adds	r3, r7, #4
 8008120:	3304      	adds	r3, #4
 8008122:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8008124:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008126:	2b00      	cmp	r3, #0
 8008128:	d10b      	bne.n	8008142 <prvProcessReceivedCommands+0x32>
	__asm volatile
 800812a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800812e:	f383 8811 	msr	BASEPRI, r3
 8008132:	f3bf 8f6f 	isb	sy
 8008136:	f3bf 8f4f 	dsb	sy
 800813a:	61fb      	str	r3, [r7, #28]
}
 800813c:	bf00      	nop
 800813e:	bf00      	nop
 8008140:	e7fd      	b.n	800813e <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8008142:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008144:	681b      	ldr	r3, [r3, #0]
 8008146:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008148:	6850      	ldr	r0, [r2, #4]
 800814a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800814c:	6892      	ldr	r2, [r2, #8]
 800814e:	4611      	mov	r1, r2
 8008150:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	2b00      	cmp	r3, #0
 8008156:	f2c0 80ae 	blt.w	80082b6 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800815a:	68fb      	ldr	r3, [r7, #12]
 800815c:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800815e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008160:	695b      	ldr	r3, [r3, #20]
 8008162:	2b00      	cmp	r3, #0
 8008164:	d004      	beq.n	8008170 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008166:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008168:	3304      	adds	r3, #4
 800816a:	4618      	mov	r0, r3
 800816c:	f7fd fcd8 	bl	8005b20 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8008170:	463b      	mov	r3, r7
 8008172:	4618      	mov	r0, r3
 8008174:	f7ff ff6a 	bl	800804c <prvSampleTimeNow>
 8008178:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	2b09      	cmp	r3, #9
 800817e:	f200 8097 	bhi.w	80082b0 <prvProcessReceivedCommands+0x1a0>
 8008182:	a201      	add	r2, pc, #4	@ (adr r2, 8008188 <prvProcessReceivedCommands+0x78>)
 8008184:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008188:	080081b1 	.word	0x080081b1
 800818c:	080081b1 	.word	0x080081b1
 8008190:	080081b1 	.word	0x080081b1
 8008194:	08008227 	.word	0x08008227
 8008198:	0800823b 	.word	0x0800823b
 800819c:	08008287 	.word	0x08008287
 80081a0:	080081b1 	.word	0x080081b1
 80081a4:	080081b1 	.word	0x080081b1
 80081a8:	08008227 	.word	0x08008227
 80081ac:	0800823b 	.word	0x0800823b
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80081b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80081b2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80081b6:	f043 0301 	orr.w	r3, r3, #1
 80081ba:	b2da      	uxtb	r2, r3
 80081bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80081be:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80081c2:	68ba      	ldr	r2, [r7, #8]
 80081c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80081c6:	699b      	ldr	r3, [r3, #24]
 80081c8:	18d1      	adds	r1, r2, r3
 80081ca:	68bb      	ldr	r3, [r7, #8]
 80081cc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80081ce:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80081d0:	f7ff ff5c 	bl	800808c <prvInsertTimerInActiveList>
 80081d4:	4603      	mov	r3, r0
 80081d6:	2b00      	cmp	r3, #0
 80081d8:	d06c      	beq.n	80082b4 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80081da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80081dc:	6a1b      	ldr	r3, [r3, #32]
 80081de:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80081e0:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80081e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80081e4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80081e8:	f003 0304 	and.w	r3, r3, #4
 80081ec:	2b00      	cmp	r3, #0
 80081ee:	d061      	beq.n	80082b4 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80081f0:	68ba      	ldr	r2, [r7, #8]
 80081f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80081f4:	699b      	ldr	r3, [r3, #24]
 80081f6:	441a      	add	r2, r3
 80081f8:	2300      	movs	r3, #0
 80081fa:	9300      	str	r3, [sp, #0]
 80081fc:	2300      	movs	r3, #0
 80081fe:	2100      	movs	r1, #0
 8008200:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008202:	f7ff fe01 	bl	8007e08 <xTimerGenericCommand>
 8008206:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8008208:	6a3b      	ldr	r3, [r7, #32]
 800820a:	2b00      	cmp	r3, #0
 800820c:	d152      	bne.n	80082b4 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800820e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008212:	f383 8811 	msr	BASEPRI, r3
 8008216:	f3bf 8f6f 	isb	sy
 800821a:	f3bf 8f4f 	dsb	sy
 800821e:	61bb      	str	r3, [r7, #24]
}
 8008220:	bf00      	nop
 8008222:	bf00      	nop
 8008224:	e7fd      	b.n	8008222 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008226:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008228:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800822c:	f023 0301 	bic.w	r3, r3, #1
 8008230:	b2da      	uxtb	r2, r3
 8008232:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008234:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8008238:	e03d      	b.n	80082b6 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800823a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800823c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008240:	f043 0301 	orr.w	r3, r3, #1
 8008244:	b2da      	uxtb	r2, r3
 8008246:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008248:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800824c:	68ba      	ldr	r2, [r7, #8]
 800824e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008250:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8008252:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008254:	699b      	ldr	r3, [r3, #24]
 8008256:	2b00      	cmp	r3, #0
 8008258:	d10b      	bne.n	8008272 <prvProcessReceivedCommands+0x162>
	__asm volatile
 800825a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800825e:	f383 8811 	msr	BASEPRI, r3
 8008262:	f3bf 8f6f 	isb	sy
 8008266:	f3bf 8f4f 	dsb	sy
 800826a:	617b      	str	r3, [r7, #20]
}
 800826c:	bf00      	nop
 800826e:	bf00      	nop
 8008270:	e7fd      	b.n	800826e <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8008272:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008274:	699a      	ldr	r2, [r3, #24]
 8008276:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008278:	18d1      	adds	r1, r2, r3
 800827a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800827c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800827e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008280:	f7ff ff04 	bl	800808c <prvInsertTimerInActiveList>
					break;
 8008284:	e017      	b.n	80082b6 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8008286:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008288:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800828c:	f003 0302 	and.w	r3, r3, #2
 8008290:	2b00      	cmp	r3, #0
 8008292:	d103      	bne.n	800829c <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8008294:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008296:	f000 fbe7 	bl	8008a68 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800829a:	e00c      	b.n	80082b6 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800829c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800829e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80082a2:	f023 0301 	bic.w	r3, r3, #1
 80082a6:	b2da      	uxtb	r2, r3
 80082a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80082aa:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 80082ae:	e002      	b.n	80082b6 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 80082b0:	bf00      	nop
 80082b2:	e000      	b.n	80082b6 <prvProcessReceivedCommands+0x1a6>
					break;
 80082b4:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80082b6:	4b08      	ldr	r3, [pc, #32]	@ (80082d8 <prvProcessReceivedCommands+0x1c8>)
 80082b8:	681b      	ldr	r3, [r3, #0]
 80082ba:	1d39      	adds	r1, r7, #4
 80082bc:	2200      	movs	r2, #0
 80082be:	4618      	mov	r0, r3
 80082c0:	f7fe f8f4 	bl	80064ac <xQueueReceive>
 80082c4:	4603      	mov	r3, r0
 80082c6:	2b00      	cmp	r3, #0
 80082c8:	f47f af26 	bne.w	8008118 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 80082cc:	bf00      	nop
 80082ce:	bf00      	nop
 80082d0:	3730      	adds	r7, #48	@ 0x30
 80082d2:	46bd      	mov	sp, r7
 80082d4:	bd80      	pop	{r7, pc}
 80082d6:	bf00      	nop
 80082d8:	20000e28 	.word	0x20000e28

080082dc <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80082dc:	b580      	push	{r7, lr}
 80082de:	b088      	sub	sp, #32
 80082e0:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80082e2:	e049      	b.n	8008378 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80082e4:	4b2e      	ldr	r3, [pc, #184]	@ (80083a0 <prvSwitchTimerLists+0xc4>)
 80082e6:	681b      	ldr	r3, [r3, #0]
 80082e8:	68db      	ldr	r3, [r3, #12]
 80082ea:	681b      	ldr	r3, [r3, #0]
 80082ec:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80082ee:	4b2c      	ldr	r3, [pc, #176]	@ (80083a0 <prvSwitchTimerLists+0xc4>)
 80082f0:	681b      	ldr	r3, [r3, #0]
 80082f2:	68db      	ldr	r3, [r3, #12]
 80082f4:	68db      	ldr	r3, [r3, #12]
 80082f6:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80082f8:	68fb      	ldr	r3, [r7, #12]
 80082fa:	3304      	adds	r3, #4
 80082fc:	4618      	mov	r0, r3
 80082fe:	f7fd fc0f 	bl	8005b20 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008302:	68fb      	ldr	r3, [r7, #12]
 8008304:	6a1b      	ldr	r3, [r3, #32]
 8008306:	68f8      	ldr	r0, [r7, #12]
 8008308:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800830a:	68fb      	ldr	r3, [r7, #12]
 800830c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008310:	f003 0304 	and.w	r3, r3, #4
 8008314:	2b00      	cmp	r3, #0
 8008316:	d02f      	beq.n	8008378 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8008318:	68fb      	ldr	r3, [r7, #12]
 800831a:	699b      	ldr	r3, [r3, #24]
 800831c:	693a      	ldr	r2, [r7, #16]
 800831e:	4413      	add	r3, r2
 8008320:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8008322:	68ba      	ldr	r2, [r7, #8]
 8008324:	693b      	ldr	r3, [r7, #16]
 8008326:	429a      	cmp	r2, r3
 8008328:	d90e      	bls.n	8008348 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800832a:	68fb      	ldr	r3, [r7, #12]
 800832c:	68ba      	ldr	r2, [r7, #8]
 800832e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8008330:	68fb      	ldr	r3, [r7, #12]
 8008332:	68fa      	ldr	r2, [r7, #12]
 8008334:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8008336:	4b1a      	ldr	r3, [pc, #104]	@ (80083a0 <prvSwitchTimerLists+0xc4>)
 8008338:	681a      	ldr	r2, [r3, #0]
 800833a:	68fb      	ldr	r3, [r7, #12]
 800833c:	3304      	adds	r3, #4
 800833e:	4619      	mov	r1, r3
 8008340:	4610      	mov	r0, r2
 8008342:	f7fd fbb4 	bl	8005aae <vListInsert>
 8008346:	e017      	b.n	8008378 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8008348:	2300      	movs	r3, #0
 800834a:	9300      	str	r3, [sp, #0]
 800834c:	2300      	movs	r3, #0
 800834e:	693a      	ldr	r2, [r7, #16]
 8008350:	2100      	movs	r1, #0
 8008352:	68f8      	ldr	r0, [r7, #12]
 8008354:	f7ff fd58 	bl	8007e08 <xTimerGenericCommand>
 8008358:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	2b00      	cmp	r3, #0
 800835e:	d10b      	bne.n	8008378 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8008360:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008364:	f383 8811 	msr	BASEPRI, r3
 8008368:	f3bf 8f6f 	isb	sy
 800836c:	f3bf 8f4f 	dsb	sy
 8008370:	603b      	str	r3, [r7, #0]
}
 8008372:	bf00      	nop
 8008374:	bf00      	nop
 8008376:	e7fd      	b.n	8008374 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8008378:	4b09      	ldr	r3, [pc, #36]	@ (80083a0 <prvSwitchTimerLists+0xc4>)
 800837a:	681b      	ldr	r3, [r3, #0]
 800837c:	681b      	ldr	r3, [r3, #0]
 800837e:	2b00      	cmp	r3, #0
 8008380:	d1b0      	bne.n	80082e4 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8008382:	4b07      	ldr	r3, [pc, #28]	@ (80083a0 <prvSwitchTimerLists+0xc4>)
 8008384:	681b      	ldr	r3, [r3, #0]
 8008386:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8008388:	4b06      	ldr	r3, [pc, #24]	@ (80083a4 <prvSwitchTimerLists+0xc8>)
 800838a:	681b      	ldr	r3, [r3, #0]
 800838c:	4a04      	ldr	r2, [pc, #16]	@ (80083a0 <prvSwitchTimerLists+0xc4>)
 800838e:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8008390:	4a04      	ldr	r2, [pc, #16]	@ (80083a4 <prvSwitchTimerLists+0xc8>)
 8008392:	697b      	ldr	r3, [r7, #20]
 8008394:	6013      	str	r3, [r2, #0]
}
 8008396:	bf00      	nop
 8008398:	3718      	adds	r7, #24
 800839a:	46bd      	mov	sp, r7
 800839c:	bd80      	pop	{r7, pc}
 800839e:	bf00      	nop
 80083a0:	20000e20 	.word	0x20000e20
 80083a4:	20000e24 	.word	0x20000e24

080083a8 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80083a8:	b580      	push	{r7, lr}
 80083aa:	b082      	sub	sp, #8
 80083ac:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80083ae:	f000 f96b 	bl	8008688 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80083b2:	4b15      	ldr	r3, [pc, #84]	@ (8008408 <prvCheckForValidListAndQueue+0x60>)
 80083b4:	681b      	ldr	r3, [r3, #0]
 80083b6:	2b00      	cmp	r3, #0
 80083b8:	d120      	bne.n	80083fc <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 80083ba:	4814      	ldr	r0, [pc, #80]	@ (800840c <prvCheckForValidListAndQueue+0x64>)
 80083bc:	f7fd fb26 	bl	8005a0c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80083c0:	4813      	ldr	r0, [pc, #76]	@ (8008410 <prvCheckForValidListAndQueue+0x68>)
 80083c2:	f7fd fb23 	bl	8005a0c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80083c6:	4b13      	ldr	r3, [pc, #76]	@ (8008414 <prvCheckForValidListAndQueue+0x6c>)
 80083c8:	4a10      	ldr	r2, [pc, #64]	@ (800840c <prvCheckForValidListAndQueue+0x64>)
 80083ca:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80083cc:	4b12      	ldr	r3, [pc, #72]	@ (8008418 <prvCheckForValidListAndQueue+0x70>)
 80083ce:	4a10      	ldr	r2, [pc, #64]	@ (8008410 <prvCheckForValidListAndQueue+0x68>)
 80083d0:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80083d2:	2300      	movs	r3, #0
 80083d4:	9300      	str	r3, [sp, #0]
 80083d6:	4b11      	ldr	r3, [pc, #68]	@ (800841c <prvCheckForValidListAndQueue+0x74>)
 80083d8:	4a11      	ldr	r2, [pc, #68]	@ (8008420 <prvCheckForValidListAndQueue+0x78>)
 80083da:	2110      	movs	r1, #16
 80083dc:	200a      	movs	r0, #10
 80083de:	f7fd fc33 	bl	8005c48 <xQueueGenericCreateStatic>
 80083e2:	4603      	mov	r3, r0
 80083e4:	4a08      	ldr	r2, [pc, #32]	@ (8008408 <prvCheckForValidListAndQueue+0x60>)
 80083e6:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80083e8:	4b07      	ldr	r3, [pc, #28]	@ (8008408 <prvCheckForValidListAndQueue+0x60>)
 80083ea:	681b      	ldr	r3, [r3, #0]
 80083ec:	2b00      	cmp	r3, #0
 80083ee:	d005      	beq.n	80083fc <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80083f0:	4b05      	ldr	r3, [pc, #20]	@ (8008408 <prvCheckForValidListAndQueue+0x60>)
 80083f2:	681b      	ldr	r3, [r3, #0]
 80083f4:	490b      	ldr	r1, [pc, #44]	@ (8008424 <prvCheckForValidListAndQueue+0x7c>)
 80083f6:	4618      	mov	r0, r3
 80083f8:	f7fe fc18 	bl	8006c2c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80083fc:	f000 f976 	bl	80086ec <vPortExitCritical>
}
 8008400:	bf00      	nop
 8008402:	46bd      	mov	sp, r7
 8008404:	bd80      	pop	{r7, pc}
 8008406:	bf00      	nop
 8008408:	20000e28 	.word	0x20000e28
 800840c:	20000df8 	.word	0x20000df8
 8008410:	20000e0c 	.word	0x20000e0c
 8008414:	20000e20 	.word	0x20000e20
 8008418:	20000e24 	.word	0x20000e24
 800841c:	20000ed4 	.word	0x20000ed4
 8008420:	20000e34 	.word	0x20000e34
 8008424:	08009f88 	.word	0x08009f88

08008428 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8008428:	b480      	push	{r7}
 800842a:	b085      	sub	sp, #20
 800842c:	af00      	add	r7, sp, #0
 800842e:	60f8      	str	r0, [r7, #12]
 8008430:	60b9      	str	r1, [r7, #8]
 8008432:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8008434:	68fb      	ldr	r3, [r7, #12]
 8008436:	3b04      	subs	r3, #4
 8008438:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800843a:	68fb      	ldr	r3, [r7, #12]
 800843c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8008440:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008442:	68fb      	ldr	r3, [r7, #12]
 8008444:	3b04      	subs	r3, #4
 8008446:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8008448:	68bb      	ldr	r3, [r7, #8]
 800844a:	f023 0201 	bic.w	r2, r3, #1
 800844e:	68fb      	ldr	r3, [r7, #12]
 8008450:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008452:	68fb      	ldr	r3, [r7, #12]
 8008454:	3b04      	subs	r3, #4
 8008456:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8008458:	4a0c      	ldr	r2, [pc, #48]	@ (800848c <pxPortInitialiseStack+0x64>)
 800845a:	68fb      	ldr	r3, [r7, #12]
 800845c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800845e:	68fb      	ldr	r3, [r7, #12]
 8008460:	3b14      	subs	r3, #20
 8008462:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8008464:	687a      	ldr	r2, [r7, #4]
 8008466:	68fb      	ldr	r3, [r7, #12]
 8008468:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800846a:	68fb      	ldr	r3, [r7, #12]
 800846c:	3b04      	subs	r3, #4
 800846e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8008470:	68fb      	ldr	r3, [r7, #12]
 8008472:	f06f 0202 	mvn.w	r2, #2
 8008476:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8008478:	68fb      	ldr	r3, [r7, #12]
 800847a:	3b20      	subs	r3, #32
 800847c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800847e:	68fb      	ldr	r3, [r7, #12]
}
 8008480:	4618      	mov	r0, r3
 8008482:	3714      	adds	r7, #20
 8008484:	46bd      	mov	sp, r7
 8008486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800848a:	4770      	bx	lr
 800848c:	08008491 	.word	0x08008491

08008490 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8008490:	b480      	push	{r7}
 8008492:	b085      	sub	sp, #20
 8008494:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8008496:	2300      	movs	r3, #0
 8008498:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800849a:	4b13      	ldr	r3, [pc, #76]	@ (80084e8 <prvTaskExitError+0x58>)
 800849c:	681b      	ldr	r3, [r3, #0]
 800849e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80084a2:	d00b      	beq.n	80084bc <prvTaskExitError+0x2c>
	__asm volatile
 80084a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80084a8:	f383 8811 	msr	BASEPRI, r3
 80084ac:	f3bf 8f6f 	isb	sy
 80084b0:	f3bf 8f4f 	dsb	sy
 80084b4:	60fb      	str	r3, [r7, #12]
}
 80084b6:	bf00      	nop
 80084b8:	bf00      	nop
 80084ba:	e7fd      	b.n	80084b8 <prvTaskExitError+0x28>
	__asm volatile
 80084bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80084c0:	f383 8811 	msr	BASEPRI, r3
 80084c4:	f3bf 8f6f 	isb	sy
 80084c8:	f3bf 8f4f 	dsb	sy
 80084cc:	60bb      	str	r3, [r7, #8]
}
 80084ce:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80084d0:	bf00      	nop
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	2b00      	cmp	r3, #0
 80084d6:	d0fc      	beq.n	80084d2 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80084d8:	bf00      	nop
 80084da:	bf00      	nop
 80084dc:	3714      	adds	r7, #20
 80084de:	46bd      	mov	sp, r7
 80084e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084e4:	4770      	bx	lr
 80084e6:	bf00      	nop
 80084e8:	2000000c 	.word	0x2000000c
 80084ec:	00000000 	.word	0x00000000

080084f0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80084f0:	4b07      	ldr	r3, [pc, #28]	@ (8008510 <pxCurrentTCBConst2>)
 80084f2:	6819      	ldr	r1, [r3, #0]
 80084f4:	6808      	ldr	r0, [r1, #0]
 80084f6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80084fa:	f380 8809 	msr	PSP, r0
 80084fe:	f3bf 8f6f 	isb	sy
 8008502:	f04f 0000 	mov.w	r0, #0
 8008506:	f380 8811 	msr	BASEPRI, r0
 800850a:	4770      	bx	lr
 800850c:	f3af 8000 	nop.w

08008510 <pxCurrentTCBConst2>:
 8008510:	200008f8 	.word	0x200008f8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8008514:	bf00      	nop
 8008516:	bf00      	nop

08008518 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8008518:	4808      	ldr	r0, [pc, #32]	@ (800853c <prvPortStartFirstTask+0x24>)
 800851a:	6800      	ldr	r0, [r0, #0]
 800851c:	6800      	ldr	r0, [r0, #0]
 800851e:	f380 8808 	msr	MSP, r0
 8008522:	f04f 0000 	mov.w	r0, #0
 8008526:	f380 8814 	msr	CONTROL, r0
 800852a:	b662      	cpsie	i
 800852c:	b661      	cpsie	f
 800852e:	f3bf 8f4f 	dsb	sy
 8008532:	f3bf 8f6f 	isb	sy
 8008536:	df00      	svc	0
 8008538:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800853a:	bf00      	nop
 800853c:	e000ed08 	.word	0xe000ed08

08008540 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8008540:	b580      	push	{r7, lr}
 8008542:	b086      	sub	sp, #24
 8008544:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8008546:	4b47      	ldr	r3, [pc, #284]	@ (8008664 <xPortStartScheduler+0x124>)
 8008548:	681b      	ldr	r3, [r3, #0]
 800854a:	4a47      	ldr	r2, [pc, #284]	@ (8008668 <xPortStartScheduler+0x128>)
 800854c:	4293      	cmp	r3, r2
 800854e:	d10b      	bne.n	8008568 <xPortStartScheduler+0x28>
	__asm volatile
 8008550:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008554:	f383 8811 	msr	BASEPRI, r3
 8008558:	f3bf 8f6f 	isb	sy
 800855c:	f3bf 8f4f 	dsb	sy
 8008560:	613b      	str	r3, [r7, #16]
}
 8008562:	bf00      	nop
 8008564:	bf00      	nop
 8008566:	e7fd      	b.n	8008564 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8008568:	4b3e      	ldr	r3, [pc, #248]	@ (8008664 <xPortStartScheduler+0x124>)
 800856a:	681b      	ldr	r3, [r3, #0]
 800856c:	4a3f      	ldr	r2, [pc, #252]	@ (800866c <xPortStartScheduler+0x12c>)
 800856e:	4293      	cmp	r3, r2
 8008570:	d10b      	bne.n	800858a <xPortStartScheduler+0x4a>
	__asm volatile
 8008572:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008576:	f383 8811 	msr	BASEPRI, r3
 800857a:	f3bf 8f6f 	isb	sy
 800857e:	f3bf 8f4f 	dsb	sy
 8008582:	60fb      	str	r3, [r7, #12]
}
 8008584:	bf00      	nop
 8008586:	bf00      	nop
 8008588:	e7fd      	b.n	8008586 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800858a:	4b39      	ldr	r3, [pc, #228]	@ (8008670 <xPortStartScheduler+0x130>)
 800858c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800858e:	697b      	ldr	r3, [r7, #20]
 8008590:	781b      	ldrb	r3, [r3, #0]
 8008592:	b2db      	uxtb	r3, r3
 8008594:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8008596:	697b      	ldr	r3, [r7, #20]
 8008598:	22ff      	movs	r2, #255	@ 0xff
 800859a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800859c:	697b      	ldr	r3, [r7, #20]
 800859e:	781b      	ldrb	r3, [r3, #0]
 80085a0:	b2db      	uxtb	r3, r3
 80085a2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80085a4:	78fb      	ldrb	r3, [r7, #3]
 80085a6:	b2db      	uxtb	r3, r3
 80085a8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80085ac:	b2da      	uxtb	r2, r3
 80085ae:	4b31      	ldr	r3, [pc, #196]	@ (8008674 <xPortStartScheduler+0x134>)
 80085b0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80085b2:	4b31      	ldr	r3, [pc, #196]	@ (8008678 <xPortStartScheduler+0x138>)
 80085b4:	2207      	movs	r2, #7
 80085b6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80085b8:	e009      	b.n	80085ce <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 80085ba:	4b2f      	ldr	r3, [pc, #188]	@ (8008678 <xPortStartScheduler+0x138>)
 80085bc:	681b      	ldr	r3, [r3, #0]
 80085be:	3b01      	subs	r3, #1
 80085c0:	4a2d      	ldr	r2, [pc, #180]	@ (8008678 <xPortStartScheduler+0x138>)
 80085c2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80085c4:	78fb      	ldrb	r3, [r7, #3]
 80085c6:	b2db      	uxtb	r3, r3
 80085c8:	005b      	lsls	r3, r3, #1
 80085ca:	b2db      	uxtb	r3, r3
 80085cc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80085ce:	78fb      	ldrb	r3, [r7, #3]
 80085d0:	b2db      	uxtb	r3, r3
 80085d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80085d6:	2b80      	cmp	r3, #128	@ 0x80
 80085d8:	d0ef      	beq.n	80085ba <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80085da:	4b27      	ldr	r3, [pc, #156]	@ (8008678 <xPortStartScheduler+0x138>)
 80085dc:	681b      	ldr	r3, [r3, #0]
 80085de:	f1c3 0307 	rsb	r3, r3, #7
 80085e2:	2b04      	cmp	r3, #4
 80085e4:	d00b      	beq.n	80085fe <xPortStartScheduler+0xbe>
	__asm volatile
 80085e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80085ea:	f383 8811 	msr	BASEPRI, r3
 80085ee:	f3bf 8f6f 	isb	sy
 80085f2:	f3bf 8f4f 	dsb	sy
 80085f6:	60bb      	str	r3, [r7, #8]
}
 80085f8:	bf00      	nop
 80085fa:	bf00      	nop
 80085fc:	e7fd      	b.n	80085fa <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80085fe:	4b1e      	ldr	r3, [pc, #120]	@ (8008678 <xPortStartScheduler+0x138>)
 8008600:	681b      	ldr	r3, [r3, #0]
 8008602:	021b      	lsls	r3, r3, #8
 8008604:	4a1c      	ldr	r2, [pc, #112]	@ (8008678 <xPortStartScheduler+0x138>)
 8008606:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8008608:	4b1b      	ldr	r3, [pc, #108]	@ (8008678 <xPortStartScheduler+0x138>)
 800860a:	681b      	ldr	r3, [r3, #0]
 800860c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8008610:	4a19      	ldr	r2, [pc, #100]	@ (8008678 <xPortStartScheduler+0x138>)
 8008612:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	b2da      	uxtb	r2, r3
 8008618:	697b      	ldr	r3, [r7, #20]
 800861a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800861c:	4b17      	ldr	r3, [pc, #92]	@ (800867c <xPortStartScheduler+0x13c>)
 800861e:	681b      	ldr	r3, [r3, #0]
 8008620:	4a16      	ldr	r2, [pc, #88]	@ (800867c <xPortStartScheduler+0x13c>)
 8008622:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8008626:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8008628:	4b14      	ldr	r3, [pc, #80]	@ (800867c <xPortStartScheduler+0x13c>)
 800862a:	681b      	ldr	r3, [r3, #0]
 800862c:	4a13      	ldr	r2, [pc, #76]	@ (800867c <xPortStartScheduler+0x13c>)
 800862e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8008632:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8008634:	f000 f8da 	bl	80087ec <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8008638:	4b11      	ldr	r3, [pc, #68]	@ (8008680 <xPortStartScheduler+0x140>)
 800863a:	2200      	movs	r2, #0
 800863c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800863e:	f000 f8f9 	bl	8008834 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8008642:	4b10      	ldr	r3, [pc, #64]	@ (8008684 <xPortStartScheduler+0x144>)
 8008644:	681b      	ldr	r3, [r3, #0]
 8008646:	4a0f      	ldr	r2, [pc, #60]	@ (8008684 <xPortStartScheduler+0x144>)
 8008648:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800864c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800864e:	f7ff ff63 	bl	8008518 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8008652:	f7fe ff2d 	bl	80074b0 <vTaskSwitchContext>
	prvTaskExitError();
 8008656:	f7ff ff1b 	bl	8008490 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800865a:	2300      	movs	r3, #0
}
 800865c:	4618      	mov	r0, r3
 800865e:	3718      	adds	r7, #24
 8008660:	46bd      	mov	sp, r7
 8008662:	bd80      	pop	{r7, pc}
 8008664:	e000ed00 	.word	0xe000ed00
 8008668:	410fc271 	.word	0x410fc271
 800866c:	410fc270 	.word	0x410fc270
 8008670:	e000e400 	.word	0xe000e400
 8008674:	20000f24 	.word	0x20000f24
 8008678:	20000f28 	.word	0x20000f28
 800867c:	e000ed20 	.word	0xe000ed20
 8008680:	2000000c 	.word	0x2000000c
 8008684:	e000ef34 	.word	0xe000ef34

08008688 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8008688:	b480      	push	{r7}
 800868a:	b083      	sub	sp, #12
 800868c:	af00      	add	r7, sp, #0
	__asm volatile
 800868e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008692:	f383 8811 	msr	BASEPRI, r3
 8008696:	f3bf 8f6f 	isb	sy
 800869a:	f3bf 8f4f 	dsb	sy
 800869e:	607b      	str	r3, [r7, #4]
}
 80086a0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80086a2:	4b10      	ldr	r3, [pc, #64]	@ (80086e4 <vPortEnterCritical+0x5c>)
 80086a4:	681b      	ldr	r3, [r3, #0]
 80086a6:	3301      	adds	r3, #1
 80086a8:	4a0e      	ldr	r2, [pc, #56]	@ (80086e4 <vPortEnterCritical+0x5c>)
 80086aa:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80086ac:	4b0d      	ldr	r3, [pc, #52]	@ (80086e4 <vPortEnterCritical+0x5c>)
 80086ae:	681b      	ldr	r3, [r3, #0]
 80086b0:	2b01      	cmp	r3, #1
 80086b2:	d110      	bne.n	80086d6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80086b4:	4b0c      	ldr	r3, [pc, #48]	@ (80086e8 <vPortEnterCritical+0x60>)
 80086b6:	681b      	ldr	r3, [r3, #0]
 80086b8:	b2db      	uxtb	r3, r3
 80086ba:	2b00      	cmp	r3, #0
 80086bc:	d00b      	beq.n	80086d6 <vPortEnterCritical+0x4e>
	__asm volatile
 80086be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80086c2:	f383 8811 	msr	BASEPRI, r3
 80086c6:	f3bf 8f6f 	isb	sy
 80086ca:	f3bf 8f4f 	dsb	sy
 80086ce:	603b      	str	r3, [r7, #0]
}
 80086d0:	bf00      	nop
 80086d2:	bf00      	nop
 80086d4:	e7fd      	b.n	80086d2 <vPortEnterCritical+0x4a>
	}
}
 80086d6:	bf00      	nop
 80086d8:	370c      	adds	r7, #12
 80086da:	46bd      	mov	sp, r7
 80086dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086e0:	4770      	bx	lr
 80086e2:	bf00      	nop
 80086e4:	2000000c 	.word	0x2000000c
 80086e8:	e000ed04 	.word	0xe000ed04

080086ec <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80086ec:	b480      	push	{r7}
 80086ee:	b083      	sub	sp, #12
 80086f0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80086f2:	4b12      	ldr	r3, [pc, #72]	@ (800873c <vPortExitCritical+0x50>)
 80086f4:	681b      	ldr	r3, [r3, #0]
 80086f6:	2b00      	cmp	r3, #0
 80086f8:	d10b      	bne.n	8008712 <vPortExitCritical+0x26>
	__asm volatile
 80086fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80086fe:	f383 8811 	msr	BASEPRI, r3
 8008702:	f3bf 8f6f 	isb	sy
 8008706:	f3bf 8f4f 	dsb	sy
 800870a:	607b      	str	r3, [r7, #4]
}
 800870c:	bf00      	nop
 800870e:	bf00      	nop
 8008710:	e7fd      	b.n	800870e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8008712:	4b0a      	ldr	r3, [pc, #40]	@ (800873c <vPortExitCritical+0x50>)
 8008714:	681b      	ldr	r3, [r3, #0]
 8008716:	3b01      	subs	r3, #1
 8008718:	4a08      	ldr	r2, [pc, #32]	@ (800873c <vPortExitCritical+0x50>)
 800871a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800871c:	4b07      	ldr	r3, [pc, #28]	@ (800873c <vPortExitCritical+0x50>)
 800871e:	681b      	ldr	r3, [r3, #0]
 8008720:	2b00      	cmp	r3, #0
 8008722:	d105      	bne.n	8008730 <vPortExitCritical+0x44>
 8008724:	2300      	movs	r3, #0
 8008726:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008728:	683b      	ldr	r3, [r7, #0]
 800872a:	f383 8811 	msr	BASEPRI, r3
}
 800872e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8008730:	bf00      	nop
 8008732:	370c      	adds	r7, #12
 8008734:	46bd      	mov	sp, r7
 8008736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800873a:	4770      	bx	lr
 800873c:	2000000c 	.word	0x2000000c

08008740 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8008740:	f3ef 8009 	mrs	r0, PSP
 8008744:	f3bf 8f6f 	isb	sy
 8008748:	4b15      	ldr	r3, [pc, #84]	@ (80087a0 <pxCurrentTCBConst>)
 800874a:	681a      	ldr	r2, [r3, #0]
 800874c:	f01e 0f10 	tst.w	lr, #16
 8008750:	bf08      	it	eq
 8008752:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8008756:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800875a:	6010      	str	r0, [r2, #0]
 800875c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8008760:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8008764:	f380 8811 	msr	BASEPRI, r0
 8008768:	f3bf 8f4f 	dsb	sy
 800876c:	f3bf 8f6f 	isb	sy
 8008770:	f7fe fe9e 	bl	80074b0 <vTaskSwitchContext>
 8008774:	f04f 0000 	mov.w	r0, #0
 8008778:	f380 8811 	msr	BASEPRI, r0
 800877c:	bc09      	pop	{r0, r3}
 800877e:	6819      	ldr	r1, [r3, #0]
 8008780:	6808      	ldr	r0, [r1, #0]
 8008782:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008786:	f01e 0f10 	tst.w	lr, #16
 800878a:	bf08      	it	eq
 800878c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8008790:	f380 8809 	msr	PSP, r0
 8008794:	f3bf 8f6f 	isb	sy
 8008798:	4770      	bx	lr
 800879a:	bf00      	nop
 800879c:	f3af 8000 	nop.w

080087a0 <pxCurrentTCBConst>:
 80087a0:	200008f8 	.word	0x200008f8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80087a4:	bf00      	nop
 80087a6:	bf00      	nop

080087a8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80087a8:	b580      	push	{r7, lr}
 80087aa:	b082      	sub	sp, #8
 80087ac:	af00      	add	r7, sp, #0
	__asm volatile
 80087ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80087b2:	f383 8811 	msr	BASEPRI, r3
 80087b6:	f3bf 8f6f 	isb	sy
 80087ba:	f3bf 8f4f 	dsb	sy
 80087be:	607b      	str	r3, [r7, #4]
}
 80087c0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80087c2:	f7fe fdbb 	bl	800733c <xTaskIncrementTick>
 80087c6:	4603      	mov	r3, r0
 80087c8:	2b00      	cmp	r3, #0
 80087ca:	d003      	beq.n	80087d4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80087cc:	4b06      	ldr	r3, [pc, #24]	@ (80087e8 <xPortSysTickHandler+0x40>)
 80087ce:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80087d2:	601a      	str	r2, [r3, #0]
 80087d4:	2300      	movs	r3, #0
 80087d6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80087d8:	683b      	ldr	r3, [r7, #0]
 80087da:	f383 8811 	msr	BASEPRI, r3
}
 80087de:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80087e0:	bf00      	nop
 80087e2:	3708      	adds	r7, #8
 80087e4:	46bd      	mov	sp, r7
 80087e6:	bd80      	pop	{r7, pc}
 80087e8:	e000ed04 	.word	0xe000ed04

080087ec <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80087ec:	b480      	push	{r7}
 80087ee:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80087f0:	4b0b      	ldr	r3, [pc, #44]	@ (8008820 <vPortSetupTimerInterrupt+0x34>)
 80087f2:	2200      	movs	r2, #0
 80087f4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80087f6:	4b0b      	ldr	r3, [pc, #44]	@ (8008824 <vPortSetupTimerInterrupt+0x38>)
 80087f8:	2200      	movs	r2, #0
 80087fa:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80087fc:	4b0a      	ldr	r3, [pc, #40]	@ (8008828 <vPortSetupTimerInterrupt+0x3c>)
 80087fe:	681b      	ldr	r3, [r3, #0]
 8008800:	4a0a      	ldr	r2, [pc, #40]	@ (800882c <vPortSetupTimerInterrupt+0x40>)
 8008802:	fba2 2303 	umull	r2, r3, r2, r3
 8008806:	099b      	lsrs	r3, r3, #6
 8008808:	4a09      	ldr	r2, [pc, #36]	@ (8008830 <vPortSetupTimerInterrupt+0x44>)
 800880a:	3b01      	subs	r3, #1
 800880c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800880e:	4b04      	ldr	r3, [pc, #16]	@ (8008820 <vPortSetupTimerInterrupt+0x34>)
 8008810:	2207      	movs	r2, #7
 8008812:	601a      	str	r2, [r3, #0]
}
 8008814:	bf00      	nop
 8008816:	46bd      	mov	sp, r7
 8008818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800881c:	4770      	bx	lr
 800881e:	bf00      	nop
 8008820:	e000e010 	.word	0xe000e010
 8008824:	e000e018 	.word	0xe000e018
 8008828:	20000000 	.word	0x20000000
 800882c:	10624dd3 	.word	0x10624dd3
 8008830:	e000e014 	.word	0xe000e014

08008834 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8008834:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8008844 <vPortEnableVFP+0x10>
 8008838:	6801      	ldr	r1, [r0, #0]
 800883a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800883e:	6001      	str	r1, [r0, #0]
 8008840:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8008842:	bf00      	nop
 8008844:	e000ed88 	.word	0xe000ed88

08008848 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8008848:	b480      	push	{r7}
 800884a:	b085      	sub	sp, #20
 800884c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800884e:	f3ef 8305 	mrs	r3, IPSR
 8008852:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8008854:	68fb      	ldr	r3, [r7, #12]
 8008856:	2b0f      	cmp	r3, #15
 8008858:	d915      	bls.n	8008886 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800885a:	4a18      	ldr	r2, [pc, #96]	@ (80088bc <vPortValidateInterruptPriority+0x74>)
 800885c:	68fb      	ldr	r3, [r7, #12]
 800885e:	4413      	add	r3, r2
 8008860:	781b      	ldrb	r3, [r3, #0]
 8008862:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8008864:	4b16      	ldr	r3, [pc, #88]	@ (80088c0 <vPortValidateInterruptPriority+0x78>)
 8008866:	781b      	ldrb	r3, [r3, #0]
 8008868:	7afa      	ldrb	r2, [r7, #11]
 800886a:	429a      	cmp	r2, r3
 800886c:	d20b      	bcs.n	8008886 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800886e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008872:	f383 8811 	msr	BASEPRI, r3
 8008876:	f3bf 8f6f 	isb	sy
 800887a:	f3bf 8f4f 	dsb	sy
 800887e:	607b      	str	r3, [r7, #4]
}
 8008880:	bf00      	nop
 8008882:	bf00      	nop
 8008884:	e7fd      	b.n	8008882 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8008886:	4b0f      	ldr	r3, [pc, #60]	@ (80088c4 <vPortValidateInterruptPriority+0x7c>)
 8008888:	681b      	ldr	r3, [r3, #0]
 800888a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800888e:	4b0e      	ldr	r3, [pc, #56]	@ (80088c8 <vPortValidateInterruptPriority+0x80>)
 8008890:	681b      	ldr	r3, [r3, #0]
 8008892:	429a      	cmp	r2, r3
 8008894:	d90b      	bls.n	80088ae <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8008896:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800889a:	f383 8811 	msr	BASEPRI, r3
 800889e:	f3bf 8f6f 	isb	sy
 80088a2:	f3bf 8f4f 	dsb	sy
 80088a6:	603b      	str	r3, [r7, #0]
}
 80088a8:	bf00      	nop
 80088aa:	bf00      	nop
 80088ac:	e7fd      	b.n	80088aa <vPortValidateInterruptPriority+0x62>
	}
 80088ae:	bf00      	nop
 80088b0:	3714      	adds	r7, #20
 80088b2:	46bd      	mov	sp, r7
 80088b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088b8:	4770      	bx	lr
 80088ba:	bf00      	nop
 80088bc:	e000e3f0 	.word	0xe000e3f0
 80088c0:	20000f24 	.word	0x20000f24
 80088c4:	e000ed0c 	.word	0xe000ed0c
 80088c8:	20000f28 	.word	0x20000f28

080088cc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80088cc:	b580      	push	{r7, lr}
 80088ce:	b08a      	sub	sp, #40	@ 0x28
 80088d0:	af00      	add	r7, sp, #0
 80088d2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80088d4:	2300      	movs	r3, #0
 80088d6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80088d8:	f7fe fc74 	bl	80071c4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80088dc:	4b5c      	ldr	r3, [pc, #368]	@ (8008a50 <pvPortMalloc+0x184>)
 80088de:	681b      	ldr	r3, [r3, #0]
 80088e0:	2b00      	cmp	r3, #0
 80088e2:	d101      	bne.n	80088e8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80088e4:	f000 f924 	bl	8008b30 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80088e8:	4b5a      	ldr	r3, [pc, #360]	@ (8008a54 <pvPortMalloc+0x188>)
 80088ea:	681a      	ldr	r2, [r3, #0]
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	4013      	ands	r3, r2
 80088f0:	2b00      	cmp	r3, #0
 80088f2:	f040 8095 	bne.w	8008a20 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80088f6:	687b      	ldr	r3, [r7, #4]
 80088f8:	2b00      	cmp	r3, #0
 80088fa:	d01e      	beq.n	800893a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 80088fc:	2208      	movs	r2, #8
 80088fe:	687b      	ldr	r3, [r7, #4]
 8008900:	4413      	add	r3, r2
 8008902:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	f003 0307 	and.w	r3, r3, #7
 800890a:	2b00      	cmp	r3, #0
 800890c:	d015      	beq.n	800893a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	f023 0307 	bic.w	r3, r3, #7
 8008914:	3308      	adds	r3, #8
 8008916:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	f003 0307 	and.w	r3, r3, #7
 800891e:	2b00      	cmp	r3, #0
 8008920:	d00b      	beq.n	800893a <pvPortMalloc+0x6e>
	__asm volatile
 8008922:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008926:	f383 8811 	msr	BASEPRI, r3
 800892a:	f3bf 8f6f 	isb	sy
 800892e:	f3bf 8f4f 	dsb	sy
 8008932:	617b      	str	r3, [r7, #20]
}
 8008934:	bf00      	nop
 8008936:	bf00      	nop
 8008938:	e7fd      	b.n	8008936 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	2b00      	cmp	r3, #0
 800893e:	d06f      	beq.n	8008a20 <pvPortMalloc+0x154>
 8008940:	4b45      	ldr	r3, [pc, #276]	@ (8008a58 <pvPortMalloc+0x18c>)
 8008942:	681b      	ldr	r3, [r3, #0]
 8008944:	687a      	ldr	r2, [r7, #4]
 8008946:	429a      	cmp	r2, r3
 8008948:	d86a      	bhi.n	8008a20 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800894a:	4b44      	ldr	r3, [pc, #272]	@ (8008a5c <pvPortMalloc+0x190>)
 800894c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800894e:	4b43      	ldr	r3, [pc, #268]	@ (8008a5c <pvPortMalloc+0x190>)
 8008950:	681b      	ldr	r3, [r3, #0]
 8008952:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008954:	e004      	b.n	8008960 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8008956:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008958:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800895a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800895c:	681b      	ldr	r3, [r3, #0]
 800895e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008960:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008962:	685b      	ldr	r3, [r3, #4]
 8008964:	687a      	ldr	r2, [r7, #4]
 8008966:	429a      	cmp	r2, r3
 8008968:	d903      	bls.n	8008972 <pvPortMalloc+0xa6>
 800896a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800896c:	681b      	ldr	r3, [r3, #0]
 800896e:	2b00      	cmp	r3, #0
 8008970:	d1f1      	bne.n	8008956 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8008972:	4b37      	ldr	r3, [pc, #220]	@ (8008a50 <pvPortMalloc+0x184>)
 8008974:	681b      	ldr	r3, [r3, #0]
 8008976:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008978:	429a      	cmp	r2, r3
 800897a:	d051      	beq.n	8008a20 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800897c:	6a3b      	ldr	r3, [r7, #32]
 800897e:	681b      	ldr	r3, [r3, #0]
 8008980:	2208      	movs	r2, #8
 8008982:	4413      	add	r3, r2
 8008984:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8008986:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008988:	681a      	ldr	r2, [r3, #0]
 800898a:	6a3b      	ldr	r3, [r7, #32]
 800898c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800898e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008990:	685a      	ldr	r2, [r3, #4]
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	1ad2      	subs	r2, r2, r3
 8008996:	2308      	movs	r3, #8
 8008998:	005b      	lsls	r3, r3, #1
 800899a:	429a      	cmp	r2, r3
 800899c:	d920      	bls.n	80089e0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800899e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	4413      	add	r3, r2
 80089a4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80089a6:	69bb      	ldr	r3, [r7, #24]
 80089a8:	f003 0307 	and.w	r3, r3, #7
 80089ac:	2b00      	cmp	r3, #0
 80089ae:	d00b      	beq.n	80089c8 <pvPortMalloc+0xfc>
	__asm volatile
 80089b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80089b4:	f383 8811 	msr	BASEPRI, r3
 80089b8:	f3bf 8f6f 	isb	sy
 80089bc:	f3bf 8f4f 	dsb	sy
 80089c0:	613b      	str	r3, [r7, #16]
}
 80089c2:	bf00      	nop
 80089c4:	bf00      	nop
 80089c6:	e7fd      	b.n	80089c4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80089c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80089ca:	685a      	ldr	r2, [r3, #4]
 80089cc:	687b      	ldr	r3, [r7, #4]
 80089ce:	1ad2      	subs	r2, r2, r3
 80089d0:	69bb      	ldr	r3, [r7, #24]
 80089d2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80089d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80089d6:	687a      	ldr	r2, [r7, #4]
 80089d8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80089da:	69b8      	ldr	r0, [r7, #24]
 80089dc:	f000 f90a 	bl	8008bf4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80089e0:	4b1d      	ldr	r3, [pc, #116]	@ (8008a58 <pvPortMalloc+0x18c>)
 80089e2:	681a      	ldr	r2, [r3, #0]
 80089e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80089e6:	685b      	ldr	r3, [r3, #4]
 80089e8:	1ad3      	subs	r3, r2, r3
 80089ea:	4a1b      	ldr	r2, [pc, #108]	@ (8008a58 <pvPortMalloc+0x18c>)
 80089ec:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80089ee:	4b1a      	ldr	r3, [pc, #104]	@ (8008a58 <pvPortMalloc+0x18c>)
 80089f0:	681a      	ldr	r2, [r3, #0]
 80089f2:	4b1b      	ldr	r3, [pc, #108]	@ (8008a60 <pvPortMalloc+0x194>)
 80089f4:	681b      	ldr	r3, [r3, #0]
 80089f6:	429a      	cmp	r2, r3
 80089f8:	d203      	bcs.n	8008a02 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80089fa:	4b17      	ldr	r3, [pc, #92]	@ (8008a58 <pvPortMalloc+0x18c>)
 80089fc:	681b      	ldr	r3, [r3, #0]
 80089fe:	4a18      	ldr	r2, [pc, #96]	@ (8008a60 <pvPortMalloc+0x194>)
 8008a00:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8008a02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a04:	685a      	ldr	r2, [r3, #4]
 8008a06:	4b13      	ldr	r3, [pc, #76]	@ (8008a54 <pvPortMalloc+0x188>)
 8008a08:	681b      	ldr	r3, [r3, #0]
 8008a0a:	431a      	orrs	r2, r3
 8008a0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a0e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8008a10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a12:	2200      	movs	r2, #0
 8008a14:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8008a16:	4b13      	ldr	r3, [pc, #76]	@ (8008a64 <pvPortMalloc+0x198>)
 8008a18:	681b      	ldr	r3, [r3, #0]
 8008a1a:	3301      	adds	r3, #1
 8008a1c:	4a11      	ldr	r2, [pc, #68]	@ (8008a64 <pvPortMalloc+0x198>)
 8008a1e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8008a20:	f7fe fbde 	bl	80071e0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8008a24:	69fb      	ldr	r3, [r7, #28]
 8008a26:	f003 0307 	and.w	r3, r3, #7
 8008a2a:	2b00      	cmp	r3, #0
 8008a2c:	d00b      	beq.n	8008a46 <pvPortMalloc+0x17a>
	__asm volatile
 8008a2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a32:	f383 8811 	msr	BASEPRI, r3
 8008a36:	f3bf 8f6f 	isb	sy
 8008a3a:	f3bf 8f4f 	dsb	sy
 8008a3e:	60fb      	str	r3, [r7, #12]
}
 8008a40:	bf00      	nop
 8008a42:	bf00      	nop
 8008a44:	e7fd      	b.n	8008a42 <pvPortMalloc+0x176>
	return pvReturn;
 8008a46:	69fb      	ldr	r3, [r7, #28]
}
 8008a48:	4618      	mov	r0, r3
 8008a4a:	3728      	adds	r7, #40	@ 0x28
 8008a4c:	46bd      	mov	sp, r7
 8008a4e:	bd80      	pop	{r7, pc}
 8008a50:	20003674 	.word	0x20003674
 8008a54:	20003688 	.word	0x20003688
 8008a58:	20003678 	.word	0x20003678
 8008a5c:	2000366c 	.word	0x2000366c
 8008a60:	2000367c 	.word	0x2000367c
 8008a64:	20003680 	.word	0x20003680

08008a68 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8008a68:	b580      	push	{r7, lr}
 8008a6a:	b086      	sub	sp, #24
 8008a6c:	af00      	add	r7, sp, #0
 8008a6e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8008a70:	687b      	ldr	r3, [r7, #4]
 8008a72:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	2b00      	cmp	r3, #0
 8008a78:	d04f      	beq.n	8008b1a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8008a7a:	2308      	movs	r3, #8
 8008a7c:	425b      	negs	r3, r3
 8008a7e:	697a      	ldr	r2, [r7, #20]
 8008a80:	4413      	add	r3, r2
 8008a82:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8008a84:	697b      	ldr	r3, [r7, #20]
 8008a86:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8008a88:	693b      	ldr	r3, [r7, #16]
 8008a8a:	685a      	ldr	r2, [r3, #4]
 8008a8c:	4b25      	ldr	r3, [pc, #148]	@ (8008b24 <vPortFree+0xbc>)
 8008a8e:	681b      	ldr	r3, [r3, #0]
 8008a90:	4013      	ands	r3, r2
 8008a92:	2b00      	cmp	r3, #0
 8008a94:	d10b      	bne.n	8008aae <vPortFree+0x46>
	__asm volatile
 8008a96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a9a:	f383 8811 	msr	BASEPRI, r3
 8008a9e:	f3bf 8f6f 	isb	sy
 8008aa2:	f3bf 8f4f 	dsb	sy
 8008aa6:	60fb      	str	r3, [r7, #12]
}
 8008aa8:	bf00      	nop
 8008aaa:	bf00      	nop
 8008aac:	e7fd      	b.n	8008aaa <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8008aae:	693b      	ldr	r3, [r7, #16]
 8008ab0:	681b      	ldr	r3, [r3, #0]
 8008ab2:	2b00      	cmp	r3, #0
 8008ab4:	d00b      	beq.n	8008ace <vPortFree+0x66>
	__asm volatile
 8008ab6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008aba:	f383 8811 	msr	BASEPRI, r3
 8008abe:	f3bf 8f6f 	isb	sy
 8008ac2:	f3bf 8f4f 	dsb	sy
 8008ac6:	60bb      	str	r3, [r7, #8]
}
 8008ac8:	bf00      	nop
 8008aca:	bf00      	nop
 8008acc:	e7fd      	b.n	8008aca <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8008ace:	693b      	ldr	r3, [r7, #16]
 8008ad0:	685a      	ldr	r2, [r3, #4]
 8008ad2:	4b14      	ldr	r3, [pc, #80]	@ (8008b24 <vPortFree+0xbc>)
 8008ad4:	681b      	ldr	r3, [r3, #0]
 8008ad6:	4013      	ands	r3, r2
 8008ad8:	2b00      	cmp	r3, #0
 8008ada:	d01e      	beq.n	8008b1a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8008adc:	693b      	ldr	r3, [r7, #16]
 8008ade:	681b      	ldr	r3, [r3, #0]
 8008ae0:	2b00      	cmp	r3, #0
 8008ae2:	d11a      	bne.n	8008b1a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8008ae4:	693b      	ldr	r3, [r7, #16]
 8008ae6:	685a      	ldr	r2, [r3, #4]
 8008ae8:	4b0e      	ldr	r3, [pc, #56]	@ (8008b24 <vPortFree+0xbc>)
 8008aea:	681b      	ldr	r3, [r3, #0]
 8008aec:	43db      	mvns	r3, r3
 8008aee:	401a      	ands	r2, r3
 8008af0:	693b      	ldr	r3, [r7, #16]
 8008af2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8008af4:	f7fe fb66 	bl	80071c4 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8008af8:	693b      	ldr	r3, [r7, #16]
 8008afa:	685a      	ldr	r2, [r3, #4]
 8008afc:	4b0a      	ldr	r3, [pc, #40]	@ (8008b28 <vPortFree+0xc0>)
 8008afe:	681b      	ldr	r3, [r3, #0]
 8008b00:	4413      	add	r3, r2
 8008b02:	4a09      	ldr	r2, [pc, #36]	@ (8008b28 <vPortFree+0xc0>)
 8008b04:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8008b06:	6938      	ldr	r0, [r7, #16]
 8008b08:	f000 f874 	bl	8008bf4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8008b0c:	4b07      	ldr	r3, [pc, #28]	@ (8008b2c <vPortFree+0xc4>)
 8008b0e:	681b      	ldr	r3, [r3, #0]
 8008b10:	3301      	adds	r3, #1
 8008b12:	4a06      	ldr	r2, [pc, #24]	@ (8008b2c <vPortFree+0xc4>)
 8008b14:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8008b16:	f7fe fb63 	bl	80071e0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8008b1a:	bf00      	nop
 8008b1c:	3718      	adds	r7, #24
 8008b1e:	46bd      	mov	sp, r7
 8008b20:	bd80      	pop	{r7, pc}
 8008b22:	bf00      	nop
 8008b24:	20003688 	.word	0x20003688
 8008b28:	20003678 	.word	0x20003678
 8008b2c:	20003684 	.word	0x20003684

08008b30 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8008b30:	b480      	push	{r7}
 8008b32:	b085      	sub	sp, #20
 8008b34:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8008b36:	f44f 531d 	mov.w	r3, #10048	@ 0x2740
 8008b3a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8008b3c:	4b27      	ldr	r3, [pc, #156]	@ (8008bdc <prvHeapInit+0xac>)
 8008b3e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8008b40:	68fb      	ldr	r3, [r7, #12]
 8008b42:	f003 0307 	and.w	r3, r3, #7
 8008b46:	2b00      	cmp	r3, #0
 8008b48:	d00c      	beq.n	8008b64 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8008b4a:	68fb      	ldr	r3, [r7, #12]
 8008b4c:	3307      	adds	r3, #7
 8008b4e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008b50:	68fb      	ldr	r3, [r7, #12]
 8008b52:	f023 0307 	bic.w	r3, r3, #7
 8008b56:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8008b58:	68ba      	ldr	r2, [r7, #8]
 8008b5a:	68fb      	ldr	r3, [r7, #12]
 8008b5c:	1ad3      	subs	r3, r2, r3
 8008b5e:	4a1f      	ldr	r2, [pc, #124]	@ (8008bdc <prvHeapInit+0xac>)
 8008b60:	4413      	add	r3, r2
 8008b62:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8008b64:	68fb      	ldr	r3, [r7, #12]
 8008b66:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8008b68:	4a1d      	ldr	r2, [pc, #116]	@ (8008be0 <prvHeapInit+0xb0>)
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8008b6e:	4b1c      	ldr	r3, [pc, #112]	@ (8008be0 <prvHeapInit+0xb0>)
 8008b70:	2200      	movs	r2, #0
 8008b72:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	68ba      	ldr	r2, [r7, #8]
 8008b78:	4413      	add	r3, r2
 8008b7a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8008b7c:	2208      	movs	r2, #8
 8008b7e:	68fb      	ldr	r3, [r7, #12]
 8008b80:	1a9b      	subs	r3, r3, r2
 8008b82:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008b84:	68fb      	ldr	r3, [r7, #12]
 8008b86:	f023 0307 	bic.w	r3, r3, #7
 8008b8a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8008b8c:	68fb      	ldr	r3, [r7, #12]
 8008b8e:	4a15      	ldr	r2, [pc, #84]	@ (8008be4 <prvHeapInit+0xb4>)
 8008b90:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8008b92:	4b14      	ldr	r3, [pc, #80]	@ (8008be4 <prvHeapInit+0xb4>)
 8008b94:	681b      	ldr	r3, [r3, #0]
 8008b96:	2200      	movs	r2, #0
 8008b98:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8008b9a:	4b12      	ldr	r3, [pc, #72]	@ (8008be4 <prvHeapInit+0xb4>)
 8008b9c:	681b      	ldr	r3, [r3, #0]
 8008b9e:	2200      	movs	r2, #0
 8008ba0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8008ba6:	683b      	ldr	r3, [r7, #0]
 8008ba8:	68fa      	ldr	r2, [r7, #12]
 8008baa:	1ad2      	subs	r2, r2, r3
 8008bac:	683b      	ldr	r3, [r7, #0]
 8008bae:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8008bb0:	4b0c      	ldr	r3, [pc, #48]	@ (8008be4 <prvHeapInit+0xb4>)
 8008bb2:	681a      	ldr	r2, [r3, #0]
 8008bb4:	683b      	ldr	r3, [r7, #0]
 8008bb6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008bb8:	683b      	ldr	r3, [r7, #0]
 8008bba:	685b      	ldr	r3, [r3, #4]
 8008bbc:	4a0a      	ldr	r2, [pc, #40]	@ (8008be8 <prvHeapInit+0xb8>)
 8008bbe:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008bc0:	683b      	ldr	r3, [r7, #0]
 8008bc2:	685b      	ldr	r3, [r3, #4]
 8008bc4:	4a09      	ldr	r2, [pc, #36]	@ (8008bec <prvHeapInit+0xbc>)
 8008bc6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8008bc8:	4b09      	ldr	r3, [pc, #36]	@ (8008bf0 <prvHeapInit+0xc0>)
 8008bca:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8008bce:	601a      	str	r2, [r3, #0]
}
 8008bd0:	bf00      	nop
 8008bd2:	3714      	adds	r7, #20
 8008bd4:	46bd      	mov	sp, r7
 8008bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bda:	4770      	bx	lr
 8008bdc:	20000f2c 	.word	0x20000f2c
 8008be0:	2000366c 	.word	0x2000366c
 8008be4:	20003674 	.word	0x20003674
 8008be8:	2000367c 	.word	0x2000367c
 8008bec:	20003678 	.word	0x20003678
 8008bf0:	20003688 	.word	0x20003688

08008bf4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8008bf4:	b480      	push	{r7}
 8008bf6:	b085      	sub	sp, #20
 8008bf8:	af00      	add	r7, sp, #0
 8008bfa:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8008bfc:	4b28      	ldr	r3, [pc, #160]	@ (8008ca0 <prvInsertBlockIntoFreeList+0xac>)
 8008bfe:	60fb      	str	r3, [r7, #12]
 8008c00:	e002      	b.n	8008c08 <prvInsertBlockIntoFreeList+0x14>
 8008c02:	68fb      	ldr	r3, [r7, #12]
 8008c04:	681b      	ldr	r3, [r3, #0]
 8008c06:	60fb      	str	r3, [r7, #12]
 8008c08:	68fb      	ldr	r3, [r7, #12]
 8008c0a:	681b      	ldr	r3, [r3, #0]
 8008c0c:	687a      	ldr	r2, [r7, #4]
 8008c0e:	429a      	cmp	r2, r3
 8008c10:	d8f7      	bhi.n	8008c02 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8008c12:	68fb      	ldr	r3, [r7, #12]
 8008c14:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8008c16:	68fb      	ldr	r3, [r7, #12]
 8008c18:	685b      	ldr	r3, [r3, #4]
 8008c1a:	68ba      	ldr	r2, [r7, #8]
 8008c1c:	4413      	add	r3, r2
 8008c1e:	687a      	ldr	r2, [r7, #4]
 8008c20:	429a      	cmp	r2, r3
 8008c22:	d108      	bne.n	8008c36 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8008c24:	68fb      	ldr	r3, [r7, #12]
 8008c26:	685a      	ldr	r2, [r3, #4]
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	685b      	ldr	r3, [r3, #4]
 8008c2c:	441a      	add	r2, r3
 8008c2e:	68fb      	ldr	r3, [r7, #12]
 8008c30:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8008c32:	68fb      	ldr	r3, [r7, #12]
 8008c34:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8008c36:	687b      	ldr	r3, [r7, #4]
 8008c38:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	685b      	ldr	r3, [r3, #4]
 8008c3e:	68ba      	ldr	r2, [r7, #8]
 8008c40:	441a      	add	r2, r3
 8008c42:	68fb      	ldr	r3, [r7, #12]
 8008c44:	681b      	ldr	r3, [r3, #0]
 8008c46:	429a      	cmp	r2, r3
 8008c48:	d118      	bne.n	8008c7c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8008c4a:	68fb      	ldr	r3, [r7, #12]
 8008c4c:	681a      	ldr	r2, [r3, #0]
 8008c4e:	4b15      	ldr	r3, [pc, #84]	@ (8008ca4 <prvInsertBlockIntoFreeList+0xb0>)
 8008c50:	681b      	ldr	r3, [r3, #0]
 8008c52:	429a      	cmp	r2, r3
 8008c54:	d00d      	beq.n	8008c72 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	685a      	ldr	r2, [r3, #4]
 8008c5a:	68fb      	ldr	r3, [r7, #12]
 8008c5c:	681b      	ldr	r3, [r3, #0]
 8008c5e:	685b      	ldr	r3, [r3, #4]
 8008c60:	441a      	add	r2, r3
 8008c62:	687b      	ldr	r3, [r7, #4]
 8008c64:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8008c66:	68fb      	ldr	r3, [r7, #12]
 8008c68:	681b      	ldr	r3, [r3, #0]
 8008c6a:	681a      	ldr	r2, [r3, #0]
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	601a      	str	r2, [r3, #0]
 8008c70:	e008      	b.n	8008c84 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8008c72:	4b0c      	ldr	r3, [pc, #48]	@ (8008ca4 <prvInsertBlockIntoFreeList+0xb0>)
 8008c74:	681a      	ldr	r2, [r3, #0]
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	601a      	str	r2, [r3, #0]
 8008c7a:	e003      	b.n	8008c84 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8008c7c:	68fb      	ldr	r3, [r7, #12]
 8008c7e:	681a      	ldr	r2, [r3, #0]
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8008c84:	68fa      	ldr	r2, [r7, #12]
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	429a      	cmp	r2, r3
 8008c8a:	d002      	beq.n	8008c92 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8008c8c:	68fb      	ldr	r3, [r7, #12]
 8008c8e:	687a      	ldr	r2, [r7, #4]
 8008c90:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008c92:	bf00      	nop
 8008c94:	3714      	adds	r7, #20
 8008c96:	46bd      	mov	sp, r7
 8008c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c9c:	4770      	bx	lr
 8008c9e:	bf00      	nop
 8008ca0:	2000366c 	.word	0x2000366c
 8008ca4:	20003674 	.word	0x20003674

08008ca8 <_ZN15FdcanControllerC1Ev>:
 *      Author: knap-linux
 */

#include "fdcan_controller.h"

FdcanController::FdcanController()
 8008ca8:	b480      	push	{r7}
 8008caa:	b083      	sub	sp, #12
 8008cac:	af00      	add	r7, sp, #0
 8008cae:	6078      	str	r0, [r7, #4]
	: m_hfdcan{nullptr}
	, m_queueCanHandle{nullptr}
	, m_mutexCanHandle{nullptr}
	, m_semCanHandle{nullptr}
 8008cb0:	4a0a      	ldr	r2, [pc, #40]	@ (8008cdc <_ZN15FdcanControllerC1Ev+0x34>)
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	601a      	str	r2, [r3, #0]
	: m_hfdcan{nullptr}
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	2200      	movs	r2, #0
 8008cba:	605a      	str	r2, [r3, #4]
	, m_queueCanHandle{nullptr}
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	2200      	movs	r2, #0
 8008cc0:	609a      	str	r2, [r3, #8]
	, m_mutexCanHandle{nullptr}
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	2200      	movs	r2, #0
 8008cc6:	60da      	str	r2, [r3, #12]
	, m_semCanHandle{nullptr}
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	2200      	movs	r2, #0
 8008ccc:	611a      	str	r2, [r3, #16]
{

}
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	4618      	mov	r0, r3
 8008cd2:	370c      	adds	r7, #12
 8008cd4:	46bd      	mov	sp, r7
 8008cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cda:	4770      	bx	lr
 8008cdc:	0800a068 	.word	0x0800a068

08008ce0 <_ZN15FdcanControllerD1Ev>:

FdcanController::~FdcanController()
 8008ce0:	b480      	push	{r7}
 8008ce2:	b083      	sub	sp, #12
 8008ce4:	af00      	add	r7, sp, #0
 8008ce6:	6078      	str	r0, [r7, #4]
 8008ce8:	4a04      	ldr	r2, [pc, #16]	@ (8008cfc <_ZN15FdcanControllerD1Ev+0x1c>)
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	601a      	str	r2, [r3, #0]
{

}
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	4618      	mov	r0, r3
 8008cf2:	370c      	adds	r7, #12
 8008cf4:	46bd      	mov	sp, r7
 8008cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cfa:	4770      	bx	lr
 8008cfc:	0800a068 	.word	0x0800a068

08008d00 <_ZN15FdcanControllerD0Ev>:
FdcanController::~FdcanController()
 8008d00:	b580      	push	{r7, lr}
 8008d02:	b082      	sub	sp, #8
 8008d04:	af00      	add	r7, sp, #0
 8008d06:	6078      	str	r0, [r7, #4]
}
 8008d08:	6878      	ldr	r0, [r7, #4]
 8008d0a:	f7ff ffe9 	bl	8008ce0 <_ZN15FdcanControllerD1Ev>
 8008d0e:	2114      	movs	r1, #20
 8008d10:	6878      	ldr	r0, [r7, #4]
 8008d12:	f000 f955 	bl	8008fc0 <_ZdlPvj>
 8008d16:	687b      	ldr	r3, [r7, #4]
 8008d18:	4618      	mov	r0, r3
 8008d1a:	3708      	adds	r7, #8
 8008d1c:	46bd      	mov	sp, r7
 8008d1e:	bd80      	pop	{r7, pc}

08008d20 <_ZN15FdcanController14setHandleFdcanEP19FDCAN_HandleTypeDef>:

void FdcanController::setHandleFdcan(FDCAN_HandleTypeDef *hfdcan)
{
 8008d20:	b480      	push	{r7}
 8008d22:	b083      	sub	sp, #12
 8008d24:	af00      	add	r7, sp, #0
 8008d26:	6078      	str	r0, [r7, #4]
 8008d28:	6039      	str	r1, [r7, #0]
	m_hfdcan = hfdcan;
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	683a      	ldr	r2, [r7, #0]
 8008d2e:	605a      	str	r2, [r3, #4]
}
 8008d30:	bf00      	nop
 8008d32:	370c      	adds	r7, #12
 8008d34:	46bd      	mov	sp, r7
 8008d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d3a:	4770      	bx	lr

08008d3c <_ZN15FdcanController14setHandleQueueEPPv>:

void FdcanController::setHandleQueue(osMessageQueueId_t *queueCanHandle)
{
 8008d3c:	b480      	push	{r7}
 8008d3e:	b083      	sub	sp, #12
 8008d40:	af00      	add	r7, sp, #0
 8008d42:	6078      	str	r0, [r7, #4]
 8008d44:	6039      	str	r1, [r7, #0]
	m_queueCanHandle = queueCanHandle;
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	683a      	ldr	r2, [r7, #0]
 8008d4a:	609a      	str	r2, [r3, #8]
}
 8008d4c:	bf00      	nop
 8008d4e:	370c      	adds	r7, #12
 8008d50:	46bd      	mov	sp, r7
 8008d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d56:	4770      	bx	lr

08008d58 <_ZN15FdcanController14setHandleMutexEPPv>:

void FdcanController::setHandleMutex(osMutexId_t *mutexCanHandle)
{
 8008d58:	b480      	push	{r7}
 8008d5a:	b083      	sub	sp, #12
 8008d5c:	af00      	add	r7, sp, #0
 8008d5e:	6078      	str	r0, [r7, #4]
 8008d60:	6039      	str	r1, [r7, #0]
	m_mutexCanHandle = mutexCanHandle;
 8008d62:	687b      	ldr	r3, [r7, #4]
 8008d64:	683a      	ldr	r2, [r7, #0]
 8008d66:	60da      	str	r2, [r3, #12]
}
 8008d68:	bf00      	nop
 8008d6a:	370c      	adds	r7, #12
 8008d6c:	46bd      	mov	sp, r7
 8008d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d72:	4770      	bx	lr

08008d74 <_ZN15FdcanController12setHandleSemEPPv>:

void FdcanController::setHandleSem(osSemaphoreId_t *semCanHandle)
{
 8008d74:	b480      	push	{r7}
 8008d76:	b083      	sub	sp, #12
 8008d78:	af00      	add	r7, sp, #0
 8008d7a:	6078      	str	r0, [r7, #4]
 8008d7c:	6039      	str	r1, [r7, #0]
	m_semCanHandle = semCanHandle;
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	683a      	ldr	r2, [r7, #0]
 8008d82:	611a      	str	r2, [r3, #16]
}
 8008d84:	bf00      	nop
 8008d86:	370c      	adds	r7, #12
 8008d88:	46bd      	mov	sp, r7
 8008d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d8e:	4770      	bx	lr

08008d90 <_ZN15FdcanController4initEv>:

FdcanController::State FdcanController::init()
{
 8008d90:	b580      	push	{r7, lr}
 8008d92:	b082      	sub	sp, #8
 8008d94:	af00      	add	r7, sp, #0
 8008d96:	6078      	str	r0, [r7, #4]
	if (m_hfdcan == nullptr) return State::Error;
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	685b      	ldr	r3, [r3, #4]
 8008d9c:	2b00      	cmp	r3, #0
 8008d9e:	d101      	bne.n	8008da4 <_ZN15FdcanController4initEv+0x14>
 8008da0:	2301      	movs	r3, #1
 8008da2:	e032      	b.n	8008e0a <_ZN15FdcanController4initEv+0x7a>
	if (m_queueCanHandle == nullptr) return State::Error;
 8008da4:	687b      	ldr	r3, [r7, #4]
 8008da6:	689b      	ldr	r3, [r3, #8]
 8008da8:	2b00      	cmp	r3, #0
 8008daa:	d101      	bne.n	8008db0 <_ZN15FdcanController4initEv+0x20>
 8008dac:	2301      	movs	r3, #1
 8008dae:	e02c      	b.n	8008e0a <_ZN15FdcanController4initEv+0x7a>
	if (m_mutexCanHandle == nullptr) return State::Error;
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	68db      	ldr	r3, [r3, #12]
 8008db4:	2b00      	cmp	r3, #0
 8008db6:	d101      	bne.n	8008dbc <_ZN15FdcanController4initEv+0x2c>
 8008db8:	2301      	movs	r3, #1
 8008dba:	e026      	b.n	8008e0a <_ZN15FdcanController4initEv+0x7a>
	if (m_semCanHandle == nullptr) return State::Error;
 8008dbc:	687b      	ldr	r3, [r7, #4]
 8008dbe:	691b      	ldr	r3, [r3, #16]
 8008dc0:	2b00      	cmp	r3, #0
 8008dc2:	d101      	bne.n	8008dc8 <_ZN15FdcanController4initEv+0x38>
 8008dc4:	2301      	movs	r3, #1
 8008dc6:	e020      	b.n	8008e0a <_ZN15FdcanController4initEv+0x7a>

	if (HAL_FDCAN_Start(m_hfdcan) != HAL_OK)
 8008dc8:	687b      	ldr	r3, [r7, #4]
 8008dca:	685b      	ldr	r3, [r3, #4]
 8008dcc:	4618      	mov	r0, r3
 8008dce:	f7f8 fc63 	bl	8001698 <HAL_FDCAN_Start>
 8008dd2:	4603      	mov	r3, r0
 8008dd4:	2b00      	cmp	r3, #0
 8008dd6:	bf14      	ite	ne
 8008dd8:	2301      	movne	r3, #1
 8008dda:	2300      	moveq	r3, #0
 8008ddc:	b2db      	uxtb	r3, r3
 8008dde:	2b00      	cmp	r3, #0
 8008de0:	d001      	beq.n	8008de6 <_ZN15FdcanController4initEv+0x56>
	{
		return State::Error;
 8008de2:	2301      	movs	r3, #1
 8008de4:	e011      	b.n	8008e0a <_ZN15FdcanController4initEv+0x7a>
	}

	if (HAL_FDCAN_ActivateNotification(m_hfdcan,
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	685b      	ldr	r3, [r3, #4]
 8008dea:	2207      	movs	r2, #7
 8008dec:	2181      	movs	r1, #129	@ 0x81
 8008dee:	4618      	mov	r0, r3
 8008df0:	f7f8 fdc6 	bl	8001980 <HAL_FDCAN_ActivateNotification>
 8008df4:	4603      	mov	r3, r0
		FDCAN_IT_TX_COMPLETE | FDCAN_IT_RX_FIFO0_NEW_MESSAGE,
		FDCAN_TX_BUFFER0 | FDCAN_TX_BUFFER1 | FDCAN_TX_BUFFER2) != HAL_OK)
 8008df6:	2b00      	cmp	r3, #0
 8008df8:	bf14      	ite	ne
 8008dfa:	2301      	movne	r3, #1
 8008dfc:	2300      	moveq	r3, #0
 8008dfe:	b2db      	uxtb	r3, r3
	if (HAL_FDCAN_ActivateNotification(m_hfdcan,
 8008e00:	2b00      	cmp	r3, #0
 8008e02:	d001      	beq.n	8008e08 <_ZN15FdcanController4initEv+0x78>
	{
		return State::Error;
 8008e04:	2301      	movs	r3, #1
 8008e06:	e000      	b.n	8008e0a <_ZN15FdcanController4initEv+0x7a>
	}

	return State::Ok;
 8008e08:	2300      	movs	r3, #0
}
 8008e0a:	4618      	mov	r0, r3
 8008e0c:	3708      	adds	r7, #8
 8008e0e:	46bd      	mov	sp, r7
 8008e10:	bd80      	pop	{r7, pc}

08008e12 <_ZN15FdcanController4sendE8FdcanMsg>:

FdcanController::State FdcanController::send(const FdcanMsg msg)
{
 8008e12:	b084      	sub	sp, #16
 8008e14:	b580      	push	{r7, lr}
 8008e16:	b082      	sub	sp, #8
 8008e18:	af00      	add	r7, sp, #0
 8008e1a:	6078      	str	r0, [r7, #4]
 8008e1c:	f107 0014 	add.w	r0, r7, #20
 8008e20:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	if (osMutexAcquire(*m_mutexCanHandle, osWaitForever) != osOK)
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	68db      	ldr	r3, [r3, #12]
 8008e28:	681b      	ldr	r3, [r3, #0]
 8008e2a:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8008e2e:	4618      	mov	r0, r3
 8008e30:	f7fc fadf 	bl	80053f2 <osMutexAcquire>
 8008e34:	4603      	mov	r3, r0
 8008e36:	2b00      	cmp	r3, #0
 8008e38:	bf14      	ite	ne
 8008e3a:	2301      	movne	r3, #1
 8008e3c:	2300      	moveq	r3, #0
 8008e3e:	b2db      	uxtb	r3, r3
 8008e40:	2b00      	cmp	r3, #0
 8008e42:	d001      	beq.n	8008e48 <_ZN15FdcanController4sendE8FdcanMsg+0x36>
	{
		return State::Error;
 8008e44:	2301      	movs	r3, #1
 8008e46:	e038      	b.n	8008eba <_ZN15FdcanController4sendE8FdcanMsg+0xa8>
	}
	if (HAL_FDCAN_AddMessageToTxFifoQ(m_hfdcan, &msg.txHeader, msg.data) != HAL_OK)
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	6858      	ldr	r0, [r3, #4]
 8008e4c:	f107 0314 	add.w	r3, r7, #20
 8008e50:	f103 024c 	add.w	r2, r3, #76	@ 0x4c
 8008e54:	f107 0314 	add.w	r3, r7, #20
 8008e58:	3328      	adds	r3, #40	@ 0x28
 8008e5a:	4619      	mov	r1, r3
 8008e5c:	f7f8 fc44 	bl	80016e8 <HAL_FDCAN_AddMessageToTxFifoQ>
 8008e60:	4603      	mov	r3, r0
 8008e62:	2b00      	cmp	r3, #0
 8008e64:	bf14      	ite	ne
 8008e66:	2301      	movne	r3, #1
 8008e68:	2300      	moveq	r3, #0
 8008e6a:	b2db      	uxtb	r3, r3
 8008e6c:	2b00      	cmp	r3, #0
 8008e6e:	d001      	beq.n	8008e74 <_ZN15FdcanController4sendE8FdcanMsg+0x62>
	{
		return State::Error;
 8008e70:	2301      	movs	r3, #1
 8008e72:	e022      	b.n	8008eba <_ZN15FdcanController4sendE8FdcanMsg+0xa8>
	}
	if (osSemaphoreAcquire(*m_semCanHandle, osWaitForever) != osOK)
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	691b      	ldr	r3, [r3, #16]
 8008e78:	681b      	ldr	r3, [r3, #0]
 8008e7a:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8008e7e:	4618      	mov	r0, r3
 8008e80:	f7fc fbc8 	bl	8005614 <osSemaphoreAcquire>
 8008e84:	4603      	mov	r3, r0
 8008e86:	2b00      	cmp	r3, #0
 8008e88:	bf14      	ite	ne
 8008e8a:	2301      	movne	r3, #1
 8008e8c:	2300      	moveq	r3, #0
 8008e8e:	b2db      	uxtb	r3, r3
 8008e90:	2b00      	cmp	r3, #0
 8008e92:	d001      	beq.n	8008e98 <_ZN15FdcanController4sendE8FdcanMsg+0x86>
	{
		return State::Error;
 8008e94:	2301      	movs	r3, #1
 8008e96:	e010      	b.n	8008eba <_ZN15FdcanController4sendE8FdcanMsg+0xa8>
	}
	if (osMutexRelease(*m_mutexCanHandle) != osOK)
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	68db      	ldr	r3, [r3, #12]
 8008e9c:	681b      	ldr	r3, [r3, #0]
 8008e9e:	4618      	mov	r0, r3
 8008ea0:	f7fc faf2 	bl	8005488 <osMutexRelease>
 8008ea4:	4603      	mov	r3, r0
 8008ea6:	2b00      	cmp	r3, #0
 8008ea8:	bf14      	ite	ne
 8008eaa:	2301      	movne	r3, #1
 8008eac:	2300      	moveq	r3, #0
 8008eae:	b2db      	uxtb	r3, r3
 8008eb0:	2b00      	cmp	r3, #0
 8008eb2:	d001      	beq.n	8008eb8 <_ZN15FdcanController4sendE8FdcanMsg+0xa6>
	{
		return State::Error;
 8008eb4:	2301      	movs	r3, #1
 8008eb6:	e000      	b.n	8008eba <_ZN15FdcanController4sendE8FdcanMsg+0xa8>
	}

	return State::Ok;
 8008eb8:	2300      	movs	r3, #0
}
 8008eba:	4618      	mov	r0, r3
 8008ebc:	3708      	adds	r7, #8
 8008ebe:	46bd      	mov	sp, r7
 8008ec0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008ec4:	b004      	add	sp, #16
 8008ec6:	4770      	bx	lr

08008ec8 <_ZN15FdcanController7receiveEP8FdcanMsg>:

FdcanController::State FdcanController::receive(FdcanMsg *msg)
{
 8008ec8:	b580      	push	{r7, lr}
 8008eca:	b082      	sub	sp, #8
 8008ecc:	af00      	add	r7, sp, #0
 8008ece:	6078      	str	r0, [r7, #4]
 8008ed0:	6039      	str	r1, [r7, #0]
	if (osMessageQueueGet(*m_queueCanHandle, msg, nullptr, osWaitForever) != osOK)
 8008ed2:	687b      	ldr	r3, [r7, #4]
 8008ed4:	689b      	ldr	r3, [r3, #8]
 8008ed6:	6818      	ldr	r0, [r3, #0]
 8008ed8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8008edc:	2200      	movs	r2, #0
 8008ede:	6839      	ldr	r1, [r7, #0]
 8008ee0:	f7fc fd02 	bl	80058e8 <osMessageQueueGet>
 8008ee4:	4603      	mov	r3, r0
 8008ee6:	2b00      	cmp	r3, #0
 8008ee8:	bf14      	ite	ne
 8008eea:	2301      	movne	r3, #1
 8008eec:	2300      	moveq	r3, #0
 8008eee:	b2db      	uxtb	r3, r3
 8008ef0:	2b00      	cmp	r3, #0
 8008ef2:	d001      	beq.n	8008ef8 <_ZN15FdcanController7receiveEP8FdcanMsg+0x30>
	{
		return State::Error;
 8008ef4:	2301      	movs	r3, #1
 8008ef6:	e000      	b.n	8008efa <_ZN15FdcanController7receiveEP8FdcanMsg+0x32>
	}

	return State::Ok;
 8008ef8:	2300      	movs	r3, #0
}
 8008efa:	4618      	mov	r0, r3
 8008efc:	3708      	adds	r7, #8
 8008efe:	46bd      	mov	sp, r7
 8008f00:	bd80      	pop	{r7, pc}

08008f02 <_ZN15FdcanController17updateInterruptTxEP19FDCAN_HandleTypeDef>:

FdcanController::State FdcanController::updateInterruptTx(FDCAN_HandleTypeDef *hfdcan)
{
 8008f02:	b580      	push	{r7, lr}
 8008f04:	b082      	sub	sp, #8
 8008f06:	af00      	add	r7, sp, #0
 8008f08:	6078      	str	r0, [r7, #4]
 8008f0a:	6039      	str	r1, [r7, #0]
	if (hfdcan->Instance == m_hfdcan->Instance)
 8008f0c:	683b      	ldr	r3, [r7, #0]
 8008f0e:	681a      	ldr	r2, [r3, #0]
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	685b      	ldr	r3, [r3, #4]
 8008f14:	681b      	ldr	r3, [r3, #0]
 8008f16:	429a      	cmp	r2, r3
 8008f18:	d10f      	bne.n	8008f3a <_ZN15FdcanController17updateInterruptTxEP19FDCAN_HandleTypeDef+0x38>
	{
		if (osSemaphoreRelease(*m_semCanHandle) != osOK)
 8008f1a:	687b      	ldr	r3, [r7, #4]
 8008f1c:	691b      	ldr	r3, [r3, #16]
 8008f1e:	681b      	ldr	r3, [r3, #0]
 8008f20:	4618      	mov	r0, r3
 8008f22:	f7fc fbc9 	bl	80056b8 <osSemaphoreRelease>
 8008f26:	4603      	mov	r3, r0
 8008f28:	2b00      	cmp	r3, #0
 8008f2a:	bf14      	ite	ne
 8008f2c:	2301      	movne	r3, #1
 8008f2e:	2300      	moveq	r3, #0
 8008f30:	b2db      	uxtb	r3, r3
 8008f32:	2b00      	cmp	r3, #0
 8008f34:	d001      	beq.n	8008f3a <_ZN15FdcanController17updateInterruptTxEP19FDCAN_HandleTypeDef+0x38>
		{
			return State::Error;
 8008f36:	2301      	movs	r3, #1
 8008f38:	e000      	b.n	8008f3c <_ZN15FdcanController17updateInterruptTxEP19FDCAN_HandleTypeDef+0x3a>
		}
	}

	return State::Ok;
 8008f3a:	2300      	movs	r3, #0
}
 8008f3c:	4618      	mov	r0, r3
 8008f3e:	3708      	adds	r7, #8
 8008f40:	46bd      	mov	sp, r7
 8008f42:	bd80      	pop	{r7, pc}

08008f44 <_ZN15FdcanController17updateInterruptRxEP19FDCAN_HandleTypeDefm>:

FdcanController::State FdcanController::updateInterruptRx(FDCAN_HandleTypeDef *hfdcan, uint32_t isrType)
{
 8008f44:	b580      	push	{r7, lr}
 8008f46:	b09a      	sub	sp, #104	@ 0x68
 8008f48:	af00      	add	r7, sp, #0
 8008f4a:	60f8      	str	r0, [r7, #12]
 8008f4c:	60b9      	str	r1, [r7, #8]
 8008f4e:	607a      	str	r2, [r7, #4]
	if (hfdcan->Instance == m_hfdcan->Instance)
 8008f50:	68bb      	ldr	r3, [r7, #8]
 8008f52:	681a      	ldr	r2, [r3, #0]
 8008f54:	68fb      	ldr	r3, [r7, #12]
 8008f56:	685b      	ldr	r3, [r3, #4]
 8008f58:	681b      	ldr	r3, [r3, #0]
 8008f5a:	429a      	cmp	r2, r3
 8008f5c:	d12b      	bne.n	8008fb6 <_ZN15FdcanController17updateInterruptRxEP19FDCAN_HandleTypeDefm+0x72>
	{
		if (isrType & FDCAN_IT_RX_FIFO0_NEW_MESSAGE)
 8008f5e:	687b      	ldr	r3, [r7, #4]
 8008f60:	f003 0301 	and.w	r3, r3, #1
 8008f64:	2b00      	cmp	r3, #0
 8008f66:	d026      	beq.n	8008fb6 <_ZN15FdcanController17updateInterruptRxEP19FDCAN_HandleTypeDefm+0x72>
		{
			FdcanMsg msg;
			if (HAL_FDCAN_GetRxMessage(m_hfdcan, FDCAN_RX_FIFO0, &msg.rxHeader, msg.data) != HAL_OK)
 8008f68:	68fb      	ldr	r3, [r7, #12]
 8008f6a:	6858      	ldr	r0, [r3, #4]
 8008f6c:	f107 0314 	add.w	r3, r7, #20
 8008f70:	334c      	adds	r3, #76	@ 0x4c
 8008f72:	f107 0214 	add.w	r2, r7, #20
 8008f76:	2140      	movs	r1, #64	@ 0x40
 8008f78:	f7f8 fbfa 	bl	8001770 <HAL_FDCAN_GetRxMessage>
 8008f7c:	4603      	mov	r3, r0
 8008f7e:	2b00      	cmp	r3, #0
 8008f80:	bf14      	ite	ne
 8008f82:	2301      	movne	r3, #1
 8008f84:	2300      	moveq	r3, #0
 8008f86:	b2db      	uxtb	r3, r3
 8008f88:	2b00      	cmp	r3, #0
 8008f8a:	d001      	beq.n	8008f90 <_ZN15FdcanController17updateInterruptRxEP19FDCAN_HandleTypeDefm+0x4c>
			{
				return State::Error;
 8008f8c:	2301      	movs	r3, #1
 8008f8e:	e013      	b.n	8008fb8 <_ZN15FdcanController17updateInterruptRxEP19FDCAN_HandleTypeDefm+0x74>
			}
			if (osMessageQueuePut(*m_queueCanHandle, &msg, 0, 0) != osOK)
 8008f90:	68fb      	ldr	r3, [r7, #12]
 8008f92:	689b      	ldr	r3, [r3, #8]
 8008f94:	6818      	ldr	r0, [r3, #0]
 8008f96:	f107 0114 	add.w	r1, r7, #20
 8008f9a:	2300      	movs	r3, #0
 8008f9c:	2200      	movs	r2, #0
 8008f9e:	f7fc fc43 	bl	8005828 <osMessageQueuePut>
 8008fa2:	4603      	mov	r3, r0
 8008fa4:	2b00      	cmp	r3, #0
 8008fa6:	bf14      	ite	ne
 8008fa8:	2301      	movne	r3, #1
 8008faa:	2300      	moveq	r3, #0
 8008fac:	b2db      	uxtb	r3, r3
 8008fae:	2b00      	cmp	r3, #0
 8008fb0:	d001      	beq.n	8008fb6 <_ZN15FdcanController17updateInterruptRxEP19FDCAN_HandleTypeDefm+0x72>
			{
				return State::Error;
 8008fb2:	2301      	movs	r3, #1
 8008fb4:	e000      	b.n	8008fb8 <_ZN15FdcanController17updateInterruptRxEP19FDCAN_HandleTypeDefm+0x74>
			}
		}
	}

	return State::Ok;
 8008fb6:	2300      	movs	r3, #0
}
 8008fb8:	4618      	mov	r0, r3
 8008fba:	3768      	adds	r7, #104	@ 0x68
 8008fbc:	46bd      	mov	sp, r7
 8008fbe:	bd80      	pop	{r7, pc}

08008fc0 <_ZdlPvj>:
 8008fc0:	f000 b800 	b.w	8008fc4 <_ZdlPv>

08008fc4 <_ZdlPv>:
 8008fc4:	f000 b800 	b.w	8008fc8 <free>

08008fc8 <free>:
 8008fc8:	4b02      	ldr	r3, [pc, #8]	@ (8008fd4 <free+0xc>)
 8008fca:	4601      	mov	r1, r0
 8008fcc:	6818      	ldr	r0, [r3, #0]
 8008fce:	f000 bb55 	b.w	800967c <_free_r>
 8008fd2:	bf00      	nop
 8008fd4:	2000001c 	.word	0x2000001c

08008fd8 <sbrk_aligned>:
 8008fd8:	b570      	push	{r4, r5, r6, lr}
 8008fda:	4e0f      	ldr	r6, [pc, #60]	@ (8009018 <sbrk_aligned+0x40>)
 8008fdc:	460c      	mov	r4, r1
 8008fde:	6831      	ldr	r1, [r6, #0]
 8008fe0:	4605      	mov	r5, r0
 8008fe2:	b911      	cbnz	r1, 8008fea <sbrk_aligned+0x12>
 8008fe4:	f000 faec 	bl	80095c0 <_sbrk_r>
 8008fe8:	6030      	str	r0, [r6, #0]
 8008fea:	4621      	mov	r1, r4
 8008fec:	4628      	mov	r0, r5
 8008fee:	f000 fae7 	bl	80095c0 <_sbrk_r>
 8008ff2:	1c43      	adds	r3, r0, #1
 8008ff4:	d103      	bne.n	8008ffe <sbrk_aligned+0x26>
 8008ff6:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8008ffa:	4620      	mov	r0, r4
 8008ffc:	bd70      	pop	{r4, r5, r6, pc}
 8008ffe:	1cc4      	adds	r4, r0, #3
 8009000:	f024 0403 	bic.w	r4, r4, #3
 8009004:	42a0      	cmp	r0, r4
 8009006:	d0f8      	beq.n	8008ffa <sbrk_aligned+0x22>
 8009008:	1a21      	subs	r1, r4, r0
 800900a:	4628      	mov	r0, r5
 800900c:	f000 fad8 	bl	80095c0 <_sbrk_r>
 8009010:	3001      	adds	r0, #1
 8009012:	d1f2      	bne.n	8008ffa <sbrk_aligned+0x22>
 8009014:	e7ef      	b.n	8008ff6 <sbrk_aligned+0x1e>
 8009016:	bf00      	nop
 8009018:	2000368c 	.word	0x2000368c

0800901c <_malloc_r>:
 800901c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009020:	1ccd      	adds	r5, r1, #3
 8009022:	f025 0503 	bic.w	r5, r5, #3
 8009026:	3508      	adds	r5, #8
 8009028:	2d0c      	cmp	r5, #12
 800902a:	bf38      	it	cc
 800902c:	250c      	movcc	r5, #12
 800902e:	2d00      	cmp	r5, #0
 8009030:	4606      	mov	r6, r0
 8009032:	db01      	blt.n	8009038 <_malloc_r+0x1c>
 8009034:	42a9      	cmp	r1, r5
 8009036:	d904      	bls.n	8009042 <_malloc_r+0x26>
 8009038:	230c      	movs	r3, #12
 800903a:	6033      	str	r3, [r6, #0]
 800903c:	2000      	movs	r0, #0
 800903e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009042:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009118 <_malloc_r+0xfc>
 8009046:	f000 f869 	bl	800911c <__malloc_lock>
 800904a:	f8d8 3000 	ldr.w	r3, [r8]
 800904e:	461c      	mov	r4, r3
 8009050:	bb44      	cbnz	r4, 80090a4 <_malloc_r+0x88>
 8009052:	4629      	mov	r1, r5
 8009054:	4630      	mov	r0, r6
 8009056:	f7ff ffbf 	bl	8008fd8 <sbrk_aligned>
 800905a:	1c43      	adds	r3, r0, #1
 800905c:	4604      	mov	r4, r0
 800905e:	d158      	bne.n	8009112 <_malloc_r+0xf6>
 8009060:	f8d8 4000 	ldr.w	r4, [r8]
 8009064:	4627      	mov	r7, r4
 8009066:	2f00      	cmp	r7, #0
 8009068:	d143      	bne.n	80090f2 <_malloc_r+0xd6>
 800906a:	2c00      	cmp	r4, #0
 800906c:	d04b      	beq.n	8009106 <_malloc_r+0xea>
 800906e:	6823      	ldr	r3, [r4, #0]
 8009070:	4639      	mov	r1, r7
 8009072:	4630      	mov	r0, r6
 8009074:	eb04 0903 	add.w	r9, r4, r3
 8009078:	f000 faa2 	bl	80095c0 <_sbrk_r>
 800907c:	4581      	cmp	r9, r0
 800907e:	d142      	bne.n	8009106 <_malloc_r+0xea>
 8009080:	6821      	ldr	r1, [r4, #0]
 8009082:	1a6d      	subs	r5, r5, r1
 8009084:	4629      	mov	r1, r5
 8009086:	4630      	mov	r0, r6
 8009088:	f7ff ffa6 	bl	8008fd8 <sbrk_aligned>
 800908c:	3001      	adds	r0, #1
 800908e:	d03a      	beq.n	8009106 <_malloc_r+0xea>
 8009090:	6823      	ldr	r3, [r4, #0]
 8009092:	442b      	add	r3, r5
 8009094:	6023      	str	r3, [r4, #0]
 8009096:	f8d8 3000 	ldr.w	r3, [r8]
 800909a:	685a      	ldr	r2, [r3, #4]
 800909c:	bb62      	cbnz	r2, 80090f8 <_malloc_r+0xdc>
 800909e:	f8c8 7000 	str.w	r7, [r8]
 80090a2:	e00f      	b.n	80090c4 <_malloc_r+0xa8>
 80090a4:	6822      	ldr	r2, [r4, #0]
 80090a6:	1b52      	subs	r2, r2, r5
 80090a8:	d420      	bmi.n	80090ec <_malloc_r+0xd0>
 80090aa:	2a0b      	cmp	r2, #11
 80090ac:	d917      	bls.n	80090de <_malloc_r+0xc2>
 80090ae:	1961      	adds	r1, r4, r5
 80090b0:	42a3      	cmp	r3, r4
 80090b2:	6025      	str	r5, [r4, #0]
 80090b4:	bf18      	it	ne
 80090b6:	6059      	strne	r1, [r3, #4]
 80090b8:	6863      	ldr	r3, [r4, #4]
 80090ba:	bf08      	it	eq
 80090bc:	f8c8 1000 	streq.w	r1, [r8]
 80090c0:	5162      	str	r2, [r4, r5]
 80090c2:	604b      	str	r3, [r1, #4]
 80090c4:	4630      	mov	r0, r6
 80090c6:	f000 f82f 	bl	8009128 <__malloc_unlock>
 80090ca:	f104 000b 	add.w	r0, r4, #11
 80090ce:	1d23      	adds	r3, r4, #4
 80090d0:	f020 0007 	bic.w	r0, r0, #7
 80090d4:	1ac2      	subs	r2, r0, r3
 80090d6:	bf1c      	itt	ne
 80090d8:	1a1b      	subne	r3, r3, r0
 80090da:	50a3      	strne	r3, [r4, r2]
 80090dc:	e7af      	b.n	800903e <_malloc_r+0x22>
 80090de:	6862      	ldr	r2, [r4, #4]
 80090e0:	42a3      	cmp	r3, r4
 80090e2:	bf0c      	ite	eq
 80090e4:	f8c8 2000 	streq.w	r2, [r8]
 80090e8:	605a      	strne	r2, [r3, #4]
 80090ea:	e7eb      	b.n	80090c4 <_malloc_r+0xa8>
 80090ec:	4623      	mov	r3, r4
 80090ee:	6864      	ldr	r4, [r4, #4]
 80090f0:	e7ae      	b.n	8009050 <_malloc_r+0x34>
 80090f2:	463c      	mov	r4, r7
 80090f4:	687f      	ldr	r7, [r7, #4]
 80090f6:	e7b6      	b.n	8009066 <_malloc_r+0x4a>
 80090f8:	461a      	mov	r2, r3
 80090fa:	685b      	ldr	r3, [r3, #4]
 80090fc:	42a3      	cmp	r3, r4
 80090fe:	d1fb      	bne.n	80090f8 <_malloc_r+0xdc>
 8009100:	2300      	movs	r3, #0
 8009102:	6053      	str	r3, [r2, #4]
 8009104:	e7de      	b.n	80090c4 <_malloc_r+0xa8>
 8009106:	230c      	movs	r3, #12
 8009108:	6033      	str	r3, [r6, #0]
 800910a:	4630      	mov	r0, r6
 800910c:	f000 f80c 	bl	8009128 <__malloc_unlock>
 8009110:	e794      	b.n	800903c <_malloc_r+0x20>
 8009112:	6005      	str	r5, [r0, #0]
 8009114:	e7d6      	b.n	80090c4 <_malloc_r+0xa8>
 8009116:	bf00      	nop
 8009118:	20003690 	.word	0x20003690

0800911c <__malloc_lock>:
 800911c:	4801      	ldr	r0, [pc, #4]	@ (8009124 <__malloc_lock+0x8>)
 800911e:	f000 ba9c 	b.w	800965a <__retarget_lock_acquire_recursive>
 8009122:	bf00      	nop
 8009124:	200037d4 	.word	0x200037d4

08009128 <__malloc_unlock>:
 8009128:	4801      	ldr	r0, [pc, #4]	@ (8009130 <__malloc_unlock+0x8>)
 800912a:	f000 ba97 	b.w	800965c <__retarget_lock_release_recursive>
 800912e:	bf00      	nop
 8009130:	200037d4 	.word	0x200037d4

08009134 <std>:
 8009134:	2300      	movs	r3, #0
 8009136:	b510      	push	{r4, lr}
 8009138:	4604      	mov	r4, r0
 800913a:	e9c0 3300 	strd	r3, r3, [r0]
 800913e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009142:	6083      	str	r3, [r0, #8]
 8009144:	8181      	strh	r1, [r0, #12]
 8009146:	6643      	str	r3, [r0, #100]	@ 0x64
 8009148:	81c2      	strh	r2, [r0, #14]
 800914a:	6183      	str	r3, [r0, #24]
 800914c:	4619      	mov	r1, r3
 800914e:	2208      	movs	r2, #8
 8009150:	305c      	adds	r0, #92	@ 0x5c
 8009152:	f000 f9f9 	bl	8009548 <memset>
 8009156:	4b0d      	ldr	r3, [pc, #52]	@ (800918c <std+0x58>)
 8009158:	6263      	str	r3, [r4, #36]	@ 0x24
 800915a:	4b0d      	ldr	r3, [pc, #52]	@ (8009190 <std+0x5c>)
 800915c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800915e:	4b0d      	ldr	r3, [pc, #52]	@ (8009194 <std+0x60>)
 8009160:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8009162:	4b0d      	ldr	r3, [pc, #52]	@ (8009198 <std+0x64>)
 8009164:	6323      	str	r3, [r4, #48]	@ 0x30
 8009166:	4b0d      	ldr	r3, [pc, #52]	@ (800919c <std+0x68>)
 8009168:	6224      	str	r4, [r4, #32]
 800916a:	429c      	cmp	r4, r3
 800916c:	d006      	beq.n	800917c <std+0x48>
 800916e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8009172:	4294      	cmp	r4, r2
 8009174:	d002      	beq.n	800917c <std+0x48>
 8009176:	33d0      	adds	r3, #208	@ 0xd0
 8009178:	429c      	cmp	r4, r3
 800917a:	d105      	bne.n	8009188 <std+0x54>
 800917c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8009180:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009184:	f000 ba68 	b.w	8009658 <__retarget_lock_init_recursive>
 8009188:	bd10      	pop	{r4, pc}
 800918a:	bf00      	nop
 800918c:	08009399 	.word	0x08009399
 8009190:	080093bb 	.word	0x080093bb
 8009194:	080093f3 	.word	0x080093f3
 8009198:	08009417 	.word	0x08009417
 800919c:	20003694 	.word	0x20003694

080091a0 <stdio_exit_handler>:
 80091a0:	4a02      	ldr	r2, [pc, #8]	@ (80091ac <stdio_exit_handler+0xc>)
 80091a2:	4903      	ldr	r1, [pc, #12]	@ (80091b0 <stdio_exit_handler+0x10>)
 80091a4:	4803      	ldr	r0, [pc, #12]	@ (80091b4 <stdio_exit_handler+0x14>)
 80091a6:	f000 b869 	b.w	800927c <_fwalk_sglue>
 80091aa:	bf00      	nop
 80091ac:	20000010 	.word	0x20000010
 80091b0:	08009db9 	.word	0x08009db9
 80091b4:	20000020 	.word	0x20000020

080091b8 <cleanup_stdio>:
 80091b8:	6841      	ldr	r1, [r0, #4]
 80091ba:	4b0c      	ldr	r3, [pc, #48]	@ (80091ec <cleanup_stdio+0x34>)
 80091bc:	4299      	cmp	r1, r3
 80091be:	b510      	push	{r4, lr}
 80091c0:	4604      	mov	r4, r0
 80091c2:	d001      	beq.n	80091c8 <cleanup_stdio+0x10>
 80091c4:	f000 fdf8 	bl	8009db8 <_fflush_r>
 80091c8:	68a1      	ldr	r1, [r4, #8]
 80091ca:	4b09      	ldr	r3, [pc, #36]	@ (80091f0 <cleanup_stdio+0x38>)
 80091cc:	4299      	cmp	r1, r3
 80091ce:	d002      	beq.n	80091d6 <cleanup_stdio+0x1e>
 80091d0:	4620      	mov	r0, r4
 80091d2:	f000 fdf1 	bl	8009db8 <_fflush_r>
 80091d6:	68e1      	ldr	r1, [r4, #12]
 80091d8:	4b06      	ldr	r3, [pc, #24]	@ (80091f4 <cleanup_stdio+0x3c>)
 80091da:	4299      	cmp	r1, r3
 80091dc:	d004      	beq.n	80091e8 <cleanup_stdio+0x30>
 80091de:	4620      	mov	r0, r4
 80091e0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80091e4:	f000 bde8 	b.w	8009db8 <_fflush_r>
 80091e8:	bd10      	pop	{r4, pc}
 80091ea:	bf00      	nop
 80091ec:	20003694 	.word	0x20003694
 80091f0:	200036fc 	.word	0x200036fc
 80091f4:	20003764 	.word	0x20003764

080091f8 <global_stdio_init.part.0>:
 80091f8:	b510      	push	{r4, lr}
 80091fa:	4b0b      	ldr	r3, [pc, #44]	@ (8009228 <global_stdio_init.part.0+0x30>)
 80091fc:	4c0b      	ldr	r4, [pc, #44]	@ (800922c <global_stdio_init.part.0+0x34>)
 80091fe:	4a0c      	ldr	r2, [pc, #48]	@ (8009230 <global_stdio_init.part.0+0x38>)
 8009200:	601a      	str	r2, [r3, #0]
 8009202:	4620      	mov	r0, r4
 8009204:	2200      	movs	r2, #0
 8009206:	2104      	movs	r1, #4
 8009208:	f7ff ff94 	bl	8009134 <std>
 800920c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8009210:	2201      	movs	r2, #1
 8009212:	2109      	movs	r1, #9
 8009214:	f7ff ff8e 	bl	8009134 <std>
 8009218:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800921c:	2202      	movs	r2, #2
 800921e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009222:	2112      	movs	r1, #18
 8009224:	f7ff bf86 	b.w	8009134 <std>
 8009228:	200037cc 	.word	0x200037cc
 800922c:	20003694 	.word	0x20003694
 8009230:	080091a1 	.word	0x080091a1

08009234 <__sfp_lock_acquire>:
 8009234:	4801      	ldr	r0, [pc, #4]	@ (800923c <__sfp_lock_acquire+0x8>)
 8009236:	f000 ba10 	b.w	800965a <__retarget_lock_acquire_recursive>
 800923a:	bf00      	nop
 800923c:	200037d5 	.word	0x200037d5

08009240 <__sfp_lock_release>:
 8009240:	4801      	ldr	r0, [pc, #4]	@ (8009248 <__sfp_lock_release+0x8>)
 8009242:	f000 ba0b 	b.w	800965c <__retarget_lock_release_recursive>
 8009246:	bf00      	nop
 8009248:	200037d5 	.word	0x200037d5

0800924c <__sinit>:
 800924c:	b510      	push	{r4, lr}
 800924e:	4604      	mov	r4, r0
 8009250:	f7ff fff0 	bl	8009234 <__sfp_lock_acquire>
 8009254:	6a23      	ldr	r3, [r4, #32]
 8009256:	b11b      	cbz	r3, 8009260 <__sinit+0x14>
 8009258:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800925c:	f7ff bff0 	b.w	8009240 <__sfp_lock_release>
 8009260:	4b04      	ldr	r3, [pc, #16]	@ (8009274 <__sinit+0x28>)
 8009262:	6223      	str	r3, [r4, #32]
 8009264:	4b04      	ldr	r3, [pc, #16]	@ (8009278 <__sinit+0x2c>)
 8009266:	681b      	ldr	r3, [r3, #0]
 8009268:	2b00      	cmp	r3, #0
 800926a:	d1f5      	bne.n	8009258 <__sinit+0xc>
 800926c:	f7ff ffc4 	bl	80091f8 <global_stdio_init.part.0>
 8009270:	e7f2      	b.n	8009258 <__sinit+0xc>
 8009272:	bf00      	nop
 8009274:	080091b9 	.word	0x080091b9
 8009278:	200037cc 	.word	0x200037cc

0800927c <_fwalk_sglue>:
 800927c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009280:	4607      	mov	r7, r0
 8009282:	4688      	mov	r8, r1
 8009284:	4614      	mov	r4, r2
 8009286:	2600      	movs	r6, #0
 8009288:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800928c:	f1b9 0901 	subs.w	r9, r9, #1
 8009290:	d505      	bpl.n	800929e <_fwalk_sglue+0x22>
 8009292:	6824      	ldr	r4, [r4, #0]
 8009294:	2c00      	cmp	r4, #0
 8009296:	d1f7      	bne.n	8009288 <_fwalk_sglue+0xc>
 8009298:	4630      	mov	r0, r6
 800929a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800929e:	89ab      	ldrh	r3, [r5, #12]
 80092a0:	2b01      	cmp	r3, #1
 80092a2:	d907      	bls.n	80092b4 <_fwalk_sglue+0x38>
 80092a4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80092a8:	3301      	adds	r3, #1
 80092aa:	d003      	beq.n	80092b4 <_fwalk_sglue+0x38>
 80092ac:	4629      	mov	r1, r5
 80092ae:	4638      	mov	r0, r7
 80092b0:	47c0      	blx	r8
 80092b2:	4306      	orrs	r6, r0
 80092b4:	3568      	adds	r5, #104	@ 0x68
 80092b6:	e7e9      	b.n	800928c <_fwalk_sglue+0x10>

080092b8 <iprintf>:
 80092b8:	b40f      	push	{r0, r1, r2, r3}
 80092ba:	b507      	push	{r0, r1, r2, lr}
 80092bc:	4906      	ldr	r1, [pc, #24]	@ (80092d8 <iprintf+0x20>)
 80092be:	ab04      	add	r3, sp, #16
 80092c0:	6808      	ldr	r0, [r1, #0]
 80092c2:	f853 2b04 	ldr.w	r2, [r3], #4
 80092c6:	6881      	ldr	r1, [r0, #8]
 80092c8:	9301      	str	r3, [sp, #4]
 80092ca:	f000 fa4b 	bl	8009764 <_vfiprintf_r>
 80092ce:	b003      	add	sp, #12
 80092d0:	f85d eb04 	ldr.w	lr, [sp], #4
 80092d4:	b004      	add	sp, #16
 80092d6:	4770      	bx	lr
 80092d8:	2000001c 	.word	0x2000001c

080092dc <_puts_r>:
 80092dc:	6a03      	ldr	r3, [r0, #32]
 80092de:	b570      	push	{r4, r5, r6, lr}
 80092e0:	6884      	ldr	r4, [r0, #8]
 80092e2:	4605      	mov	r5, r0
 80092e4:	460e      	mov	r6, r1
 80092e6:	b90b      	cbnz	r3, 80092ec <_puts_r+0x10>
 80092e8:	f7ff ffb0 	bl	800924c <__sinit>
 80092ec:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80092ee:	07db      	lsls	r3, r3, #31
 80092f0:	d405      	bmi.n	80092fe <_puts_r+0x22>
 80092f2:	89a3      	ldrh	r3, [r4, #12]
 80092f4:	0598      	lsls	r0, r3, #22
 80092f6:	d402      	bmi.n	80092fe <_puts_r+0x22>
 80092f8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80092fa:	f000 f9ae 	bl	800965a <__retarget_lock_acquire_recursive>
 80092fe:	89a3      	ldrh	r3, [r4, #12]
 8009300:	0719      	lsls	r1, r3, #28
 8009302:	d502      	bpl.n	800930a <_puts_r+0x2e>
 8009304:	6923      	ldr	r3, [r4, #16]
 8009306:	2b00      	cmp	r3, #0
 8009308:	d135      	bne.n	8009376 <_puts_r+0x9a>
 800930a:	4621      	mov	r1, r4
 800930c:	4628      	mov	r0, r5
 800930e:	f000 f8c5 	bl	800949c <__swsetup_r>
 8009312:	b380      	cbz	r0, 8009376 <_puts_r+0x9a>
 8009314:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 8009318:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800931a:	07da      	lsls	r2, r3, #31
 800931c:	d405      	bmi.n	800932a <_puts_r+0x4e>
 800931e:	89a3      	ldrh	r3, [r4, #12]
 8009320:	059b      	lsls	r3, r3, #22
 8009322:	d402      	bmi.n	800932a <_puts_r+0x4e>
 8009324:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009326:	f000 f999 	bl	800965c <__retarget_lock_release_recursive>
 800932a:	4628      	mov	r0, r5
 800932c:	bd70      	pop	{r4, r5, r6, pc}
 800932e:	2b00      	cmp	r3, #0
 8009330:	da04      	bge.n	800933c <_puts_r+0x60>
 8009332:	69a2      	ldr	r2, [r4, #24]
 8009334:	429a      	cmp	r2, r3
 8009336:	dc17      	bgt.n	8009368 <_puts_r+0x8c>
 8009338:	290a      	cmp	r1, #10
 800933a:	d015      	beq.n	8009368 <_puts_r+0x8c>
 800933c:	6823      	ldr	r3, [r4, #0]
 800933e:	1c5a      	adds	r2, r3, #1
 8009340:	6022      	str	r2, [r4, #0]
 8009342:	7019      	strb	r1, [r3, #0]
 8009344:	68a3      	ldr	r3, [r4, #8]
 8009346:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800934a:	3b01      	subs	r3, #1
 800934c:	60a3      	str	r3, [r4, #8]
 800934e:	2900      	cmp	r1, #0
 8009350:	d1ed      	bne.n	800932e <_puts_r+0x52>
 8009352:	2b00      	cmp	r3, #0
 8009354:	da11      	bge.n	800937a <_puts_r+0x9e>
 8009356:	4622      	mov	r2, r4
 8009358:	210a      	movs	r1, #10
 800935a:	4628      	mov	r0, r5
 800935c:	f000 f85f 	bl	800941e <__swbuf_r>
 8009360:	3001      	adds	r0, #1
 8009362:	d0d7      	beq.n	8009314 <_puts_r+0x38>
 8009364:	250a      	movs	r5, #10
 8009366:	e7d7      	b.n	8009318 <_puts_r+0x3c>
 8009368:	4622      	mov	r2, r4
 800936a:	4628      	mov	r0, r5
 800936c:	f000 f857 	bl	800941e <__swbuf_r>
 8009370:	3001      	adds	r0, #1
 8009372:	d1e7      	bne.n	8009344 <_puts_r+0x68>
 8009374:	e7ce      	b.n	8009314 <_puts_r+0x38>
 8009376:	3e01      	subs	r6, #1
 8009378:	e7e4      	b.n	8009344 <_puts_r+0x68>
 800937a:	6823      	ldr	r3, [r4, #0]
 800937c:	1c5a      	adds	r2, r3, #1
 800937e:	6022      	str	r2, [r4, #0]
 8009380:	220a      	movs	r2, #10
 8009382:	701a      	strb	r2, [r3, #0]
 8009384:	e7ee      	b.n	8009364 <_puts_r+0x88>
	...

08009388 <puts>:
 8009388:	4b02      	ldr	r3, [pc, #8]	@ (8009394 <puts+0xc>)
 800938a:	4601      	mov	r1, r0
 800938c:	6818      	ldr	r0, [r3, #0]
 800938e:	f7ff bfa5 	b.w	80092dc <_puts_r>
 8009392:	bf00      	nop
 8009394:	2000001c 	.word	0x2000001c

08009398 <__sread>:
 8009398:	b510      	push	{r4, lr}
 800939a:	460c      	mov	r4, r1
 800939c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80093a0:	f000 f8fc 	bl	800959c <_read_r>
 80093a4:	2800      	cmp	r0, #0
 80093a6:	bfab      	itete	ge
 80093a8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80093aa:	89a3      	ldrhlt	r3, [r4, #12]
 80093ac:	181b      	addge	r3, r3, r0
 80093ae:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80093b2:	bfac      	ite	ge
 80093b4:	6563      	strge	r3, [r4, #84]	@ 0x54
 80093b6:	81a3      	strhlt	r3, [r4, #12]
 80093b8:	bd10      	pop	{r4, pc}

080093ba <__swrite>:
 80093ba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80093be:	461f      	mov	r7, r3
 80093c0:	898b      	ldrh	r3, [r1, #12]
 80093c2:	05db      	lsls	r3, r3, #23
 80093c4:	4605      	mov	r5, r0
 80093c6:	460c      	mov	r4, r1
 80093c8:	4616      	mov	r6, r2
 80093ca:	d505      	bpl.n	80093d8 <__swrite+0x1e>
 80093cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80093d0:	2302      	movs	r3, #2
 80093d2:	2200      	movs	r2, #0
 80093d4:	f000 f8d0 	bl	8009578 <_lseek_r>
 80093d8:	89a3      	ldrh	r3, [r4, #12]
 80093da:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80093de:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80093e2:	81a3      	strh	r3, [r4, #12]
 80093e4:	4632      	mov	r2, r6
 80093e6:	463b      	mov	r3, r7
 80093e8:	4628      	mov	r0, r5
 80093ea:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80093ee:	f000 b8f7 	b.w	80095e0 <_write_r>

080093f2 <__sseek>:
 80093f2:	b510      	push	{r4, lr}
 80093f4:	460c      	mov	r4, r1
 80093f6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80093fa:	f000 f8bd 	bl	8009578 <_lseek_r>
 80093fe:	1c43      	adds	r3, r0, #1
 8009400:	89a3      	ldrh	r3, [r4, #12]
 8009402:	bf15      	itete	ne
 8009404:	6560      	strne	r0, [r4, #84]	@ 0x54
 8009406:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800940a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800940e:	81a3      	strheq	r3, [r4, #12]
 8009410:	bf18      	it	ne
 8009412:	81a3      	strhne	r3, [r4, #12]
 8009414:	bd10      	pop	{r4, pc}

08009416 <__sclose>:
 8009416:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800941a:	f000 b89d 	b.w	8009558 <_close_r>

0800941e <__swbuf_r>:
 800941e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009420:	460e      	mov	r6, r1
 8009422:	4614      	mov	r4, r2
 8009424:	4605      	mov	r5, r0
 8009426:	b118      	cbz	r0, 8009430 <__swbuf_r+0x12>
 8009428:	6a03      	ldr	r3, [r0, #32]
 800942a:	b90b      	cbnz	r3, 8009430 <__swbuf_r+0x12>
 800942c:	f7ff ff0e 	bl	800924c <__sinit>
 8009430:	69a3      	ldr	r3, [r4, #24]
 8009432:	60a3      	str	r3, [r4, #8]
 8009434:	89a3      	ldrh	r3, [r4, #12]
 8009436:	071a      	lsls	r2, r3, #28
 8009438:	d501      	bpl.n	800943e <__swbuf_r+0x20>
 800943a:	6923      	ldr	r3, [r4, #16]
 800943c:	b943      	cbnz	r3, 8009450 <__swbuf_r+0x32>
 800943e:	4621      	mov	r1, r4
 8009440:	4628      	mov	r0, r5
 8009442:	f000 f82b 	bl	800949c <__swsetup_r>
 8009446:	b118      	cbz	r0, 8009450 <__swbuf_r+0x32>
 8009448:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800944c:	4638      	mov	r0, r7
 800944e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009450:	6823      	ldr	r3, [r4, #0]
 8009452:	6922      	ldr	r2, [r4, #16]
 8009454:	1a98      	subs	r0, r3, r2
 8009456:	6963      	ldr	r3, [r4, #20]
 8009458:	b2f6      	uxtb	r6, r6
 800945a:	4283      	cmp	r3, r0
 800945c:	4637      	mov	r7, r6
 800945e:	dc05      	bgt.n	800946c <__swbuf_r+0x4e>
 8009460:	4621      	mov	r1, r4
 8009462:	4628      	mov	r0, r5
 8009464:	f000 fca8 	bl	8009db8 <_fflush_r>
 8009468:	2800      	cmp	r0, #0
 800946a:	d1ed      	bne.n	8009448 <__swbuf_r+0x2a>
 800946c:	68a3      	ldr	r3, [r4, #8]
 800946e:	3b01      	subs	r3, #1
 8009470:	60a3      	str	r3, [r4, #8]
 8009472:	6823      	ldr	r3, [r4, #0]
 8009474:	1c5a      	adds	r2, r3, #1
 8009476:	6022      	str	r2, [r4, #0]
 8009478:	701e      	strb	r6, [r3, #0]
 800947a:	6962      	ldr	r2, [r4, #20]
 800947c:	1c43      	adds	r3, r0, #1
 800947e:	429a      	cmp	r2, r3
 8009480:	d004      	beq.n	800948c <__swbuf_r+0x6e>
 8009482:	89a3      	ldrh	r3, [r4, #12]
 8009484:	07db      	lsls	r3, r3, #31
 8009486:	d5e1      	bpl.n	800944c <__swbuf_r+0x2e>
 8009488:	2e0a      	cmp	r6, #10
 800948a:	d1df      	bne.n	800944c <__swbuf_r+0x2e>
 800948c:	4621      	mov	r1, r4
 800948e:	4628      	mov	r0, r5
 8009490:	f000 fc92 	bl	8009db8 <_fflush_r>
 8009494:	2800      	cmp	r0, #0
 8009496:	d0d9      	beq.n	800944c <__swbuf_r+0x2e>
 8009498:	e7d6      	b.n	8009448 <__swbuf_r+0x2a>
	...

0800949c <__swsetup_r>:
 800949c:	b538      	push	{r3, r4, r5, lr}
 800949e:	4b29      	ldr	r3, [pc, #164]	@ (8009544 <__swsetup_r+0xa8>)
 80094a0:	4605      	mov	r5, r0
 80094a2:	6818      	ldr	r0, [r3, #0]
 80094a4:	460c      	mov	r4, r1
 80094a6:	b118      	cbz	r0, 80094b0 <__swsetup_r+0x14>
 80094a8:	6a03      	ldr	r3, [r0, #32]
 80094aa:	b90b      	cbnz	r3, 80094b0 <__swsetup_r+0x14>
 80094ac:	f7ff fece 	bl	800924c <__sinit>
 80094b0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80094b4:	0719      	lsls	r1, r3, #28
 80094b6:	d422      	bmi.n	80094fe <__swsetup_r+0x62>
 80094b8:	06da      	lsls	r2, r3, #27
 80094ba:	d407      	bmi.n	80094cc <__swsetup_r+0x30>
 80094bc:	2209      	movs	r2, #9
 80094be:	602a      	str	r2, [r5, #0]
 80094c0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80094c4:	81a3      	strh	r3, [r4, #12]
 80094c6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80094ca:	e033      	b.n	8009534 <__swsetup_r+0x98>
 80094cc:	0758      	lsls	r0, r3, #29
 80094ce:	d512      	bpl.n	80094f6 <__swsetup_r+0x5a>
 80094d0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80094d2:	b141      	cbz	r1, 80094e6 <__swsetup_r+0x4a>
 80094d4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80094d8:	4299      	cmp	r1, r3
 80094da:	d002      	beq.n	80094e2 <__swsetup_r+0x46>
 80094dc:	4628      	mov	r0, r5
 80094de:	f000 f8cd 	bl	800967c <_free_r>
 80094e2:	2300      	movs	r3, #0
 80094e4:	6363      	str	r3, [r4, #52]	@ 0x34
 80094e6:	89a3      	ldrh	r3, [r4, #12]
 80094e8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80094ec:	81a3      	strh	r3, [r4, #12]
 80094ee:	2300      	movs	r3, #0
 80094f0:	6063      	str	r3, [r4, #4]
 80094f2:	6923      	ldr	r3, [r4, #16]
 80094f4:	6023      	str	r3, [r4, #0]
 80094f6:	89a3      	ldrh	r3, [r4, #12]
 80094f8:	f043 0308 	orr.w	r3, r3, #8
 80094fc:	81a3      	strh	r3, [r4, #12]
 80094fe:	6923      	ldr	r3, [r4, #16]
 8009500:	b94b      	cbnz	r3, 8009516 <__swsetup_r+0x7a>
 8009502:	89a3      	ldrh	r3, [r4, #12]
 8009504:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8009508:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800950c:	d003      	beq.n	8009516 <__swsetup_r+0x7a>
 800950e:	4621      	mov	r1, r4
 8009510:	4628      	mov	r0, r5
 8009512:	f000 fc9f 	bl	8009e54 <__smakebuf_r>
 8009516:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800951a:	f013 0201 	ands.w	r2, r3, #1
 800951e:	d00a      	beq.n	8009536 <__swsetup_r+0x9a>
 8009520:	2200      	movs	r2, #0
 8009522:	60a2      	str	r2, [r4, #8]
 8009524:	6962      	ldr	r2, [r4, #20]
 8009526:	4252      	negs	r2, r2
 8009528:	61a2      	str	r2, [r4, #24]
 800952a:	6922      	ldr	r2, [r4, #16]
 800952c:	b942      	cbnz	r2, 8009540 <__swsetup_r+0xa4>
 800952e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8009532:	d1c5      	bne.n	80094c0 <__swsetup_r+0x24>
 8009534:	bd38      	pop	{r3, r4, r5, pc}
 8009536:	0799      	lsls	r1, r3, #30
 8009538:	bf58      	it	pl
 800953a:	6962      	ldrpl	r2, [r4, #20]
 800953c:	60a2      	str	r2, [r4, #8]
 800953e:	e7f4      	b.n	800952a <__swsetup_r+0x8e>
 8009540:	2000      	movs	r0, #0
 8009542:	e7f7      	b.n	8009534 <__swsetup_r+0x98>
 8009544:	2000001c 	.word	0x2000001c

08009548 <memset>:
 8009548:	4402      	add	r2, r0
 800954a:	4603      	mov	r3, r0
 800954c:	4293      	cmp	r3, r2
 800954e:	d100      	bne.n	8009552 <memset+0xa>
 8009550:	4770      	bx	lr
 8009552:	f803 1b01 	strb.w	r1, [r3], #1
 8009556:	e7f9      	b.n	800954c <memset+0x4>

08009558 <_close_r>:
 8009558:	b538      	push	{r3, r4, r5, lr}
 800955a:	4d06      	ldr	r5, [pc, #24]	@ (8009574 <_close_r+0x1c>)
 800955c:	2300      	movs	r3, #0
 800955e:	4604      	mov	r4, r0
 8009560:	4608      	mov	r0, r1
 8009562:	602b      	str	r3, [r5, #0]
 8009564:	f7f7 fcc1 	bl	8000eea <_close>
 8009568:	1c43      	adds	r3, r0, #1
 800956a:	d102      	bne.n	8009572 <_close_r+0x1a>
 800956c:	682b      	ldr	r3, [r5, #0]
 800956e:	b103      	cbz	r3, 8009572 <_close_r+0x1a>
 8009570:	6023      	str	r3, [r4, #0]
 8009572:	bd38      	pop	{r3, r4, r5, pc}
 8009574:	200037d0 	.word	0x200037d0

08009578 <_lseek_r>:
 8009578:	b538      	push	{r3, r4, r5, lr}
 800957a:	4d07      	ldr	r5, [pc, #28]	@ (8009598 <_lseek_r+0x20>)
 800957c:	4604      	mov	r4, r0
 800957e:	4608      	mov	r0, r1
 8009580:	4611      	mov	r1, r2
 8009582:	2200      	movs	r2, #0
 8009584:	602a      	str	r2, [r5, #0]
 8009586:	461a      	mov	r2, r3
 8009588:	f7f7 fcd6 	bl	8000f38 <_lseek>
 800958c:	1c43      	adds	r3, r0, #1
 800958e:	d102      	bne.n	8009596 <_lseek_r+0x1e>
 8009590:	682b      	ldr	r3, [r5, #0]
 8009592:	b103      	cbz	r3, 8009596 <_lseek_r+0x1e>
 8009594:	6023      	str	r3, [r4, #0]
 8009596:	bd38      	pop	{r3, r4, r5, pc}
 8009598:	200037d0 	.word	0x200037d0

0800959c <_read_r>:
 800959c:	b538      	push	{r3, r4, r5, lr}
 800959e:	4d07      	ldr	r5, [pc, #28]	@ (80095bc <_read_r+0x20>)
 80095a0:	4604      	mov	r4, r0
 80095a2:	4608      	mov	r0, r1
 80095a4:	4611      	mov	r1, r2
 80095a6:	2200      	movs	r2, #0
 80095a8:	602a      	str	r2, [r5, #0]
 80095aa:	461a      	mov	r2, r3
 80095ac:	f7f7 fc80 	bl	8000eb0 <_read>
 80095b0:	1c43      	adds	r3, r0, #1
 80095b2:	d102      	bne.n	80095ba <_read_r+0x1e>
 80095b4:	682b      	ldr	r3, [r5, #0]
 80095b6:	b103      	cbz	r3, 80095ba <_read_r+0x1e>
 80095b8:	6023      	str	r3, [r4, #0]
 80095ba:	bd38      	pop	{r3, r4, r5, pc}
 80095bc:	200037d0 	.word	0x200037d0

080095c0 <_sbrk_r>:
 80095c0:	b538      	push	{r3, r4, r5, lr}
 80095c2:	4d06      	ldr	r5, [pc, #24]	@ (80095dc <_sbrk_r+0x1c>)
 80095c4:	2300      	movs	r3, #0
 80095c6:	4604      	mov	r4, r0
 80095c8:	4608      	mov	r0, r1
 80095ca:	602b      	str	r3, [r5, #0]
 80095cc:	f7f7 fcc2 	bl	8000f54 <_sbrk>
 80095d0:	1c43      	adds	r3, r0, #1
 80095d2:	d102      	bne.n	80095da <_sbrk_r+0x1a>
 80095d4:	682b      	ldr	r3, [r5, #0]
 80095d6:	b103      	cbz	r3, 80095da <_sbrk_r+0x1a>
 80095d8:	6023      	str	r3, [r4, #0]
 80095da:	bd38      	pop	{r3, r4, r5, pc}
 80095dc:	200037d0 	.word	0x200037d0

080095e0 <_write_r>:
 80095e0:	b538      	push	{r3, r4, r5, lr}
 80095e2:	4d07      	ldr	r5, [pc, #28]	@ (8009600 <_write_r+0x20>)
 80095e4:	4604      	mov	r4, r0
 80095e6:	4608      	mov	r0, r1
 80095e8:	4611      	mov	r1, r2
 80095ea:	2200      	movs	r2, #0
 80095ec:	602a      	str	r2, [r5, #0]
 80095ee:	461a      	mov	r2, r3
 80095f0:	f7f6 ffde 	bl	80005b0 <_write>
 80095f4:	1c43      	adds	r3, r0, #1
 80095f6:	d102      	bne.n	80095fe <_write_r+0x1e>
 80095f8:	682b      	ldr	r3, [r5, #0]
 80095fa:	b103      	cbz	r3, 80095fe <_write_r+0x1e>
 80095fc:	6023      	str	r3, [r4, #0]
 80095fe:	bd38      	pop	{r3, r4, r5, pc}
 8009600:	200037d0 	.word	0x200037d0

08009604 <__errno>:
 8009604:	4b01      	ldr	r3, [pc, #4]	@ (800960c <__errno+0x8>)
 8009606:	6818      	ldr	r0, [r3, #0]
 8009608:	4770      	bx	lr
 800960a:	bf00      	nop
 800960c:	2000001c 	.word	0x2000001c

08009610 <__libc_init_array>:
 8009610:	b570      	push	{r4, r5, r6, lr}
 8009612:	4d0d      	ldr	r5, [pc, #52]	@ (8009648 <__libc_init_array+0x38>)
 8009614:	4c0d      	ldr	r4, [pc, #52]	@ (800964c <__libc_init_array+0x3c>)
 8009616:	1b64      	subs	r4, r4, r5
 8009618:	10a4      	asrs	r4, r4, #2
 800961a:	2600      	movs	r6, #0
 800961c:	42a6      	cmp	r6, r4
 800961e:	d109      	bne.n	8009634 <__libc_init_array+0x24>
 8009620:	4d0b      	ldr	r5, [pc, #44]	@ (8009650 <__libc_init_array+0x40>)
 8009622:	4c0c      	ldr	r4, [pc, #48]	@ (8009654 <__libc_init_array+0x44>)
 8009624:	f000 fc74 	bl	8009f10 <_init>
 8009628:	1b64      	subs	r4, r4, r5
 800962a:	10a4      	asrs	r4, r4, #2
 800962c:	2600      	movs	r6, #0
 800962e:	42a6      	cmp	r6, r4
 8009630:	d105      	bne.n	800963e <__libc_init_array+0x2e>
 8009632:	bd70      	pop	{r4, r5, r6, pc}
 8009634:	f855 3b04 	ldr.w	r3, [r5], #4
 8009638:	4798      	blx	r3
 800963a:	3601      	adds	r6, #1
 800963c:	e7ee      	b.n	800961c <__libc_init_array+0xc>
 800963e:	f855 3b04 	ldr.w	r3, [r5], #4
 8009642:	4798      	blx	r3
 8009644:	3601      	adds	r6, #1
 8009646:	e7f2      	b.n	800962e <__libc_init_array+0x1e>
 8009648:	0800a0ac 	.word	0x0800a0ac
 800964c:	0800a0ac 	.word	0x0800a0ac
 8009650:	0800a0ac 	.word	0x0800a0ac
 8009654:	0800a0b4 	.word	0x0800a0b4

08009658 <__retarget_lock_init_recursive>:
 8009658:	4770      	bx	lr

0800965a <__retarget_lock_acquire_recursive>:
 800965a:	4770      	bx	lr

0800965c <__retarget_lock_release_recursive>:
 800965c:	4770      	bx	lr

0800965e <memcpy>:
 800965e:	440a      	add	r2, r1
 8009660:	4291      	cmp	r1, r2
 8009662:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8009666:	d100      	bne.n	800966a <memcpy+0xc>
 8009668:	4770      	bx	lr
 800966a:	b510      	push	{r4, lr}
 800966c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009670:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009674:	4291      	cmp	r1, r2
 8009676:	d1f9      	bne.n	800966c <memcpy+0xe>
 8009678:	bd10      	pop	{r4, pc}
	...

0800967c <_free_r>:
 800967c:	b538      	push	{r3, r4, r5, lr}
 800967e:	4605      	mov	r5, r0
 8009680:	2900      	cmp	r1, #0
 8009682:	d041      	beq.n	8009708 <_free_r+0x8c>
 8009684:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009688:	1f0c      	subs	r4, r1, #4
 800968a:	2b00      	cmp	r3, #0
 800968c:	bfb8      	it	lt
 800968e:	18e4      	addlt	r4, r4, r3
 8009690:	f7ff fd44 	bl	800911c <__malloc_lock>
 8009694:	4a1d      	ldr	r2, [pc, #116]	@ (800970c <_free_r+0x90>)
 8009696:	6813      	ldr	r3, [r2, #0]
 8009698:	b933      	cbnz	r3, 80096a8 <_free_r+0x2c>
 800969a:	6063      	str	r3, [r4, #4]
 800969c:	6014      	str	r4, [r2, #0]
 800969e:	4628      	mov	r0, r5
 80096a0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80096a4:	f7ff bd40 	b.w	8009128 <__malloc_unlock>
 80096a8:	42a3      	cmp	r3, r4
 80096aa:	d908      	bls.n	80096be <_free_r+0x42>
 80096ac:	6820      	ldr	r0, [r4, #0]
 80096ae:	1821      	adds	r1, r4, r0
 80096b0:	428b      	cmp	r3, r1
 80096b2:	bf01      	itttt	eq
 80096b4:	6819      	ldreq	r1, [r3, #0]
 80096b6:	685b      	ldreq	r3, [r3, #4]
 80096b8:	1809      	addeq	r1, r1, r0
 80096ba:	6021      	streq	r1, [r4, #0]
 80096bc:	e7ed      	b.n	800969a <_free_r+0x1e>
 80096be:	461a      	mov	r2, r3
 80096c0:	685b      	ldr	r3, [r3, #4]
 80096c2:	b10b      	cbz	r3, 80096c8 <_free_r+0x4c>
 80096c4:	42a3      	cmp	r3, r4
 80096c6:	d9fa      	bls.n	80096be <_free_r+0x42>
 80096c8:	6811      	ldr	r1, [r2, #0]
 80096ca:	1850      	adds	r0, r2, r1
 80096cc:	42a0      	cmp	r0, r4
 80096ce:	d10b      	bne.n	80096e8 <_free_r+0x6c>
 80096d0:	6820      	ldr	r0, [r4, #0]
 80096d2:	4401      	add	r1, r0
 80096d4:	1850      	adds	r0, r2, r1
 80096d6:	4283      	cmp	r3, r0
 80096d8:	6011      	str	r1, [r2, #0]
 80096da:	d1e0      	bne.n	800969e <_free_r+0x22>
 80096dc:	6818      	ldr	r0, [r3, #0]
 80096de:	685b      	ldr	r3, [r3, #4]
 80096e0:	6053      	str	r3, [r2, #4]
 80096e2:	4408      	add	r0, r1
 80096e4:	6010      	str	r0, [r2, #0]
 80096e6:	e7da      	b.n	800969e <_free_r+0x22>
 80096e8:	d902      	bls.n	80096f0 <_free_r+0x74>
 80096ea:	230c      	movs	r3, #12
 80096ec:	602b      	str	r3, [r5, #0]
 80096ee:	e7d6      	b.n	800969e <_free_r+0x22>
 80096f0:	6820      	ldr	r0, [r4, #0]
 80096f2:	1821      	adds	r1, r4, r0
 80096f4:	428b      	cmp	r3, r1
 80096f6:	bf04      	itt	eq
 80096f8:	6819      	ldreq	r1, [r3, #0]
 80096fa:	685b      	ldreq	r3, [r3, #4]
 80096fc:	6063      	str	r3, [r4, #4]
 80096fe:	bf04      	itt	eq
 8009700:	1809      	addeq	r1, r1, r0
 8009702:	6021      	streq	r1, [r4, #0]
 8009704:	6054      	str	r4, [r2, #4]
 8009706:	e7ca      	b.n	800969e <_free_r+0x22>
 8009708:	bd38      	pop	{r3, r4, r5, pc}
 800970a:	bf00      	nop
 800970c:	20003690 	.word	0x20003690

08009710 <__sfputc_r>:
 8009710:	6893      	ldr	r3, [r2, #8]
 8009712:	3b01      	subs	r3, #1
 8009714:	2b00      	cmp	r3, #0
 8009716:	b410      	push	{r4}
 8009718:	6093      	str	r3, [r2, #8]
 800971a:	da08      	bge.n	800972e <__sfputc_r+0x1e>
 800971c:	6994      	ldr	r4, [r2, #24]
 800971e:	42a3      	cmp	r3, r4
 8009720:	db01      	blt.n	8009726 <__sfputc_r+0x16>
 8009722:	290a      	cmp	r1, #10
 8009724:	d103      	bne.n	800972e <__sfputc_r+0x1e>
 8009726:	f85d 4b04 	ldr.w	r4, [sp], #4
 800972a:	f7ff be78 	b.w	800941e <__swbuf_r>
 800972e:	6813      	ldr	r3, [r2, #0]
 8009730:	1c58      	adds	r0, r3, #1
 8009732:	6010      	str	r0, [r2, #0]
 8009734:	7019      	strb	r1, [r3, #0]
 8009736:	4608      	mov	r0, r1
 8009738:	f85d 4b04 	ldr.w	r4, [sp], #4
 800973c:	4770      	bx	lr

0800973e <__sfputs_r>:
 800973e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009740:	4606      	mov	r6, r0
 8009742:	460f      	mov	r7, r1
 8009744:	4614      	mov	r4, r2
 8009746:	18d5      	adds	r5, r2, r3
 8009748:	42ac      	cmp	r4, r5
 800974a:	d101      	bne.n	8009750 <__sfputs_r+0x12>
 800974c:	2000      	movs	r0, #0
 800974e:	e007      	b.n	8009760 <__sfputs_r+0x22>
 8009750:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009754:	463a      	mov	r2, r7
 8009756:	4630      	mov	r0, r6
 8009758:	f7ff ffda 	bl	8009710 <__sfputc_r>
 800975c:	1c43      	adds	r3, r0, #1
 800975e:	d1f3      	bne.n	8009748 <__sfputs_r+0xa>
 8009760:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009764 <_vfiprintf_r>:
 8009764:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009768:	460d      	mov	r5, r1
 800976a:	b09d      	sub	sp, #116	@ 0x74
 800976c:	4614      	mov	r4, r2
 800976e:	4698      	mov	r8, r3
 8009770:	4606      	mov	r6, r0
 8009772:	b118      	cbz	r0, 800977c <_vfiprintf_r+0x18>
 8009774:	6a03      	ldr	r3, [r0, #32]
 8009776:	b90b      	cbnz	r3, 800977c <_vfiprintf_r+0x18>
 8009778:	f7ff fd68 	bl	800924c <__sinit>
 800977c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800977e:	07d9      	lsls	r1, r3, #31
 8009780:	d405      	bmi.n	800978e <_vfiprintf_r+0x2a>
 8009782:	89ab      	ldrh	r3, [r5, #12]
 8009784:	059a      	lsls	r2, r3, #22
 8009786:	d402      	bmi.n	800978e <_vfiprintf_r+0x2a>
 8009788:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800978a:	f7ff ff66 	bl	800965a <__retarget_lock_acquire_recursive>
 800978e:	89ab      	ldrh	r3, [r5, #12]
 8009790:	071b      	lsls	r3, r3, #28
 8009792:	d501      	bpl.n	8009798 <_vfiprintf_r+0x34>
 8009794:	692b      	ldr	r3, [r5, #16]
 8009796:	b99b      	cbnz	r3, 80097c0 <_vfiprintf_r+0x5c>
 8009798:	4629      	mov	r1, r5
 800979a:	4630      	mov	r0, r6
 800979c:	f7ff fe7e 	bl	800949c <__swsetup_r>
 80097a0:	b170      	cbz	r0, 80097c0 <_vfiprintf_r+0x5c>
 80097a2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80097a4:	07dc      	lsls	r4, r3, #31
 80097a6:	d504      	bpl.n	80097b2 <_vfiprintf_r+0x4e>
 80097a8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80097ac:	b01d      	add	sp, #116	@ 0x74
 80097ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80097b2:	89ab      	ldrh	r3, [r5, #12]
 80097b4:	0598      	lsls	r0, r3, #22
 80097b6:	d4f7      	bmi.n	80097a8 <_vfiprintf_r+0x44>
 80097b8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80097ba:	f7ff ff4f 	bl	800965c <__retarget_lock_release_recursive>
 80097be:	e7f3      	b.n	80097a8 <_vfiprintf_r+0x44>
 80097c0:	2300      	movs	r3, #0
 80097c2:	9309      	str	r3, [sp, #36]	@ 0x24
 80097c4:	2320      	movs	r3, #32
 80097c6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80097ca:	f8cd 800c 	str.w	r8, [sp, #12]
 80097ce:	2330      	movs	r3, #48	@ 0x30
 80097d0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8009980 <_vfiprintf_r+0x21c>
 80097d4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80097d8:	f04f 0901 	mov.w	r9, #1
 80097dc:	4623      	mov	r3, r4
 80097de:	469a      	mov	sl, r3
 80097e0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80097e4:	b10a      	cbz	r2, 80097ea <_vfiprintf_r+0x86>
 80097e6:	2a25      	cmp	r2, #37	@ 0x25
 80097e8:	d1f9      	bne.n	80097de <_vfiprintf_r+0x7a>
 80097ea:	ebba 0b04 	subs.w	fp, sl, r4
 80097ee:	d00b      	beq.n	8009808 <_vfiprintf_r+0xa4>
 80097f0:	465b      	mov	r3, fp
 80097f2:	4622      	mov	r2, r4
 80097f4:	4629      	mov	r1, r5
 80097f6:	4630      	mov	r0, r6
 80097f8:	f7ff ffa1 	bl	800973e <__sfputs_r>
 80097fc:	3001      	adds	r0, #1
 80097fe:	f000 80a7 	beq.w	8009950 <_vfiprintf_r+0x1ec>
 8009802:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009804:	445a      	add	r2, fp
 8009806:	9209      	str	r2, [sp, #36]	@ 0x24
 8009808:	f89a 3000 	ldrb.w	r3, [sl]
 800980c:	2b00      	cmp	r3, #0
 800980e:	f000 809f 	beq.w	8009950 <_vfiprintf_r+0x1ec>
 8009812:	2300      	movs	r3, #0
 8009814:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009818:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800981c:	f10a 0a01 	add.w	sl, sl, #1
 8009820:	9304      	str	r3, [sp, #16]
 8009822:	9307      	str	r3, [sp, #28]
 8009824:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009828:	931a      	str	r3, [sp, #104]	@ 0x68
 800982a:	4654      	mov	r4, sl
 800982c:	2205      	movs	r2, #5
 800982e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009832:	4853      	ldr	r0, [pc, #332]	@ (8009980 <_vfiprintf_r+0x21c>)
 8009834:	f7f6 fcf4 	bl	8000220 <memchr>
 8009838:	9a04      	ldr	r2, [sp, #16]
 800983a:	b9d8      	cbnz	r0, 8009874 <_vfiprintf_r+0x110>
 800983c:	06d1      	lsls	r1, r2, #27
 800983e:	bf44      	itt	mi
 8009840:	2320      	movmi	r3, #32
 8009842:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009846:	0713      	lsls	r3, r2, #28
 8009848:	bf44      	itt	mi
 800984a:	232b      	movmi	r3, #43	@ 0x2b
 800984c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009850:	f89a 3000 	ldrb.w	r3, [sl]
 8009854:	2b2a      	cmp	r3, #42	@ 0x2a
 8009856:	d015      	beq.n	8009884 <_vfiprintf_r+0x120>
 8009858:	9a07      	ldr	r2, [sp, #28]
 800985a:	4654      	mov	r4, sl
 800985c:	2000      	movs	r0, #0
 800985e:	f04f 0c0a 	mov.w	ip, #10
 8009862:	4621      	mov	r1, r4
 8009864:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009868:	3b30      	subs	r3, #48	@ 0x30
 800986a:	2b09      	cmp	r3, #9
 800986c:	d94b      	bls.n	8009906 <_vfiprintf_r+0x1a2>
 800986e:	b1b0      	cbz	r0, 800989e <_vfiprintf_r+0x13a>
 8009870:	9207      	str	r2, [sp, #28]
 8009872:	e014      	b.n	800989e <_vfiprintf_r+0x13a>
 8009874:	eba0 0308 	sub.w	r3, r0, r8
 8009878:	fa09 f303 	lsl.w	r3, r9, r3
 800987c:	4313      	orrs	r3, r2
 800987e:	9304      	str	r3, [sp, #16]
 8009880:	46a2      	mov	sl, r4
 8009882:	e7d2      	b.n	800982a <_vfiprintf_r+0xc6>
 8009884:	9b03      	ldr	r3, [sp, #12]
 8009886:	1d19      	adds	r1, r3, #4
 8009888:	681b      	ldr	r3, [r3, #0]
 800988a:	9103      	str	r1, [sp, #12]
 800988c:	2b00      	cmp	r3, #0
 800988e:	bfbb      	ittet	lt
 8009890:	425b      	neglt	r3, r3
 8009892:	f042 0202 	orrlt.w	r2, r2, #2
 8009896:	9307      	strge	r3, [sp, #28]
 8009898:	9307      	strlt	r3, [sp, #28]
 800989a:	bfb8      	it	lt
 800989c:	9204      	strlt	r2, [sp, #16]
 800989e:	7823      	ldrb	r3, [r4, #0]
 80098a0:	2b2e      	cmp	r3, #46	@ 0x2e
 80098a2:	d10a      	bne.n	80098ba <_vfiprintf_r+0x156>
 80098a4:	7863      	ldrb	r3, [r4, #1]
 80098a6:	2b2a      	cmp	r3, #42	@ 0x2a
 80098a8:	d132      	bne.n	8009910 <_vfiprintf_r+0x1ac>
 80098aa:	9b03      	ldr	r3, [sp, #12]
 80098ac:	1d1a      	adds	r2, r3, #4
 80098ae:	681b      	ldr	r3, [r3, #0]
 80098b0:	9203      	str	r2, [sp, #12]
 80098b2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80098b6:	3402      	adds	r4, #2
 80098b8:	9305      	str	r3, [sp, #20]
 80098ba:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8009990 <_vfiprintf_r+0x22c>
 80098be:	7821      	ldrb	r1, [r4, #0]
 80098c0:	2203      	movs	r2, #3
 80098c2:	4650      	mov	r0, sl
 80098c4:	f7f6 fcac 	bl	8000220 <memchr>
 80098c8:	b138      	cbz	r0, 80098da <_vfiprintf_r+0x176>
 80098ca:	9b04      	ldr	r3, [sp, #16]
 80098cc:	eba0 000a 	sub.w	r0, r0, sl
 80098d0:	2240      	movs	r2, #64	@ 0x40
 80098d2:	4082      	lsls	r2, r0
 80098d4:	4313      	orrs	r3, r2
 80098d6:	3401      	adds	r4, #1
 80098d8:	9304      	str	r3, [sp, #16]
 80098da:	f814 1b01 	ldrb.w	r1, [r4], #1
 80098de:	4829      	ldr	r0, [pc, #164]	@ (8009984 <_vfiprintf_r+0x220>)
 80098e0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80098e4:	2206      	movs	r2, #6
 80098e6:	f7f6 fc9b 	bl	8000220 <memchr>
 80098ea:	2800      	cmp	r0, #0
 80098ec:	d03f      	beq.n	800996e <_vfiprintf_r+0x20a>
 80098ee:	4b26      	ldr	r3, [pc, #152]	@ (8009988 <_vfiprintf_r+0x224>)
 80098f0:	bb1b      	cbnz	r3, 800993a <_vfiprintf_r+0x1d6>
 80098f2:	9b03      	ldr	r3, [sp, #12]
 80098f4:	3307      	adds	r3, #7
 80098f6:	f023 0307 	bic.w	r3, r3, #7
 80098fa:	3308      	adds	r3, #8
 80098fc:	9303      	str	r3, [sp, #12]
 80098fe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009900:	443b      	add	r3, r7
 8009902:	9309      	str	r3, [sp, #36]	@ 0x24
 8009904:	e76a      	b.n	80097dc <_vfiprintf_r+0x78>
 8009906:	fb0c 3202 	mla	r2, ip, r2, r3
 800990a:	460c      	mov	r4, r1
 800990c:	2001      	movs	r0, #1
 800990e:	e7a8      	b.n	8009862 <_vfiprintf_r+0xfe>
 8009910:	2300      	movs	r3, #0
 8009912:	3401      	adds	r4, #1
 8009914:	9305      	str	r3, [sp, #20]
 8009916:	4619      	mov	r1, r3
 8009918:	f04f 0c0a 	mov.w	ip, #10
 800991c:	4620      	mov	r0, r4
 800991e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009922:	3a30      	subs	r2, #48	@ 0x30
 8009924:	2a09      	cmp	r2, #9
 8009926:	d903      	bls.n	8009930 <_vfiprintf_r+0x1cc>
 8009928:	2b00      	cmp	r3, #0
 800992a:	d0c6      	beq.n	80098ba <_vfiprintf_r+0x156>
 800992c:	9105      	str	r1, [sp, #20]
 800992e:	e7c4      	b.n	80098ba <_vfiprintf_r+0x156>
 8009930:	fb0c 2101 	mla	r1, ip, r1, r2
 8009934:	4604      	mov	r4, r0
 8009936:	2301      	movs	r3, #1
 8009938:	e7f0      	b.n	800991c <_vfiprintf_r+0x1b8>
 800993a:	ab03      	add	r3, sp, #12
 800993c:	9300      	str	r3, [sp, #0]
 800993e:	462a      	mov	r2, r5
 8009940:	4b12      	ldr	r3, [pc, #72]	@ (800998c <_vfiprintf_r+0x228>)
 8009942:	a904      	add	r1, sp, #16
 8009944:	4630      	mov	r0, r6
 8009946:	f3af 8000 	nop.w
 800994a:	4607      	mov	r7, r0
 800994c:	1c78      	adds	r0, r7, #1
 800994e:	d1d6      	bne.n	80098fe <_vfiprintf_r+0x19a>
 8009950:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009952:	07d9      	lsls	r1, r3, #31
 8009954:	d405      	bmi.n	8009962 <_vfiprintf_r+0x1fe>
 8009956:	89ab      	ldrh	r3, [r5, #12]
 8009958:	059a      	lsls	r2, r3, #22
 800995a:	d402      	bmi.n	8009962 <_vfiprintf_r+0x1fe>
 800995c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800995e:	f7ff fe7d 	bl	800965c <__retarget_lock_release_recursive>
 8009962:	89ab      	ldrh	r3, [r5, #12]
 8009964:	065b      	lsls	r3, r3, #25
 8009966:	f53f af1f 	bmi.w	80097a8 <_vfiprintf_r+0x44>
 800996a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800996c:	e71e      	b.n	80097ac <_vfiprintf_r+0x48>
 800996e:	ab03      	add	r3, sp, #12
 8009970:	9300      	str	r3, [sp, #0]
 8009972:	462a      	mov	r2, r5
 8009974:	4b05      	ldr	r3, [pc, #20]	@ (800998c <_vfiprintf_r+0x228>)
 8009976:	a904      	add	r1, sp, #16
 8009978:	4630      	mov	r0, r6
 800997a:	f000 f879 	bl	8009a70 <_printf_i>
 800997e:	e7e4      	b.n	800994a <_vfiprintf_r+0x1e6>
 8009980:	0800a070 	.word	0x0800a070
 8009984:	0800a07a 	.word	0x0800a07a
 8009988:	00000000 	.word	0x00000000
 800998c:	0800973f 	.word	0x0800973f
 8009990:	0800a076 	.word	0x0800a076

08009994 <_printf_common>:
 8009994:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009998:	4616      	mov	r6, r2
 800999a:	4698      	mov	r8, r3
 800999c:	688a      	ldr	r2, [r1, #8]
 800999e:	690b      	ldr	r3, [r1, #16]
 80099a0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80099a4:	4293      	cmp	r3, r2
 80099a6:	bfb8      	it	lt
 80099a8:	4613      	movlt	r3, r2
 80099aa:	6033      	str	r3, [r6, #0]
 80099ac:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80099b0:	4607      	mov	r7, r0
 80099b2:	460c      	mov	r4, r1
 80099b4:	b10a      	cbz	r2, 80099ba <_printf_common+0x26>
 80099b6:	3301      	adds	r3, #1
 80099b8:	6033      	str	r3, [r6, #0]
 80099ba:	6823      	ldr	r3, [r4, #0]
 80099bc:	0699      	lsls	r1, r3, #26
 80099be:	bf42      	ittt	mi
 80099c0:	6833      	ldrmi	r3, [r6, #0]
 80099c2:	3302      	addmi	r3, #2
 80099c4:	6033      	strmi	r3, [r6, #0]
 80099c6:	6825      	ldr	r5, [r4, #0]
 80099c8:	f015 0506 	ands.w	r5, r5, #6
 80099cc:	d106      	bne.n	80099dc <_printf_common+0x48>
 80099ce:	f104 0a19 	add.w	sl, r4, #25
 80099d2:	68e3      	ldr	r3, [r4, #12]
 80099d4:	6832      	ldr	r2, [r6, #0]
 80099d6:	1a9b      	subs	r3, r3, r2
 80099d8:	42ab      	cmp	r3, r5
 80099da:	dc26      	bgt.n	8009a2a <_printf_common+0x96>
 80099dc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80099e0:	6822      	ldr	r2, [r4, #0]
 80099e2:	3b00      	subs	r3, #0
 80099e4:	bf18      	it	ne
 80099e6:	2301      	movne	r3, #1
 80099e8:	0692      	lsls	r2, r2, #26
 80099ea:	d42b      	bmi.n	8009a44 <_printf_common+0xb0>
 80099ec:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80099f0:	4641      	mov	r1, r8
 80099f2:	4638      	mov	r0, r7
 80099f4:	47c8      	blx	r9
 80099f6:	3001      	adds	r0, #1
 80099f8:	d01e      	beq.n	8009a38 <_printf_common+0xa4>
 80099fa:	6823      	ldr	r3, [r4, #0]
 80099fc:	6922      	ldr	r2, [r4, #16]
 80099fe:	f003 0306 	and.w	r3, r3, #6
 8009a02:	2b04      	cmp	r3, #4
 8009a04:	bf02      	ittt	eq
 8009a06:	68e5      	ldreq	r5, [r4, #12]
 8009a08:	6833      	ldreq	r3, [r6, #0]
 8009a0a:	1aed      	subeq	r5, r5, r3
 8009a0c:	68a3      	ldr	r3, [r4, #8]
 8009a0e:	bf0c      	ite	eq
 8009a10:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009a14:	2500      	movne	r5, #0
 8009a16:	4293      	cmp	r3, r2
 8009a18:	bfc4      	itt	gt
 8009a1a:	1a9b      	subgt	r3, r3, r2
 8009a1c:	18ed      	addgt	r5, r5, r3
 8009a1e:	2600      	movs	r6, #0
 8009a20:	341a      	adds	r4, #26
 8009a22:	42b5      	cmp	r5, r6
 8009a24:	d11a      	bne.n	8009a5c <_printf_common+0xc8>
 8009a26:	2000      	movs	r0, #0
 8009a28:	e008      	b.n	8009a3c <_printf_common+0xa8>
 8009a2a:	2301      	movs	r3, #1
 8009a2c:	4652      	mov	r2, sl
 8009a2e:	4641      	mov	r1, r8
 8009a30:	4638      	mov	r0, r7
 8009a32:	47c8      	blx	r9
 8009a34:	3001      	adds	r0, #1
 8009a36:	d103      	bne.n	8009a40 <_printf_common+0xac>
 8009a38:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009a3c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009a40:	3501      	adds	r5, #1
 8009a42:	e7c6      	b.n	80099d2 <_printf_common+0x3e>
 8009a44:	18e1      	adds	r1, r4, r3
 8009a46:	1c5a      	adds	r2, r3, #1
 8009a48:	2030      	movs	r0, #48	@ 0x30
 8009a4a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8009a4e:	4422      	add	r2, r4
 8009a50:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8009a54:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8009a58:	3302      	adds	r3, #2
 8009a5a:	e7c7      	b.n	80099ec <_printf_common+0x58>
 8009a5c:	2301      	movs	r3, #1
 8009a5e:	4622      	mov	r2, r4
 8009a60:	4641      	mov	r1, r8
 8009a62:	4638      	mov	r0, r7
 8009a64:	47c8      	blx	r9
 8009a66:	3001      	adds	r0, #1
 8009a68:	d0e6      	beq.n	8009a38 <_printf_common+0xa4>
 8009a6a:	3601      	adds	r6, #1
 8009a6c:	e7d9      	b.n	8009a22 <_printf_common+0x8e>
	...

08009a70 <_printf_i>:
 8009a70:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009a74:	7e0f      	ldrb	r7, [r1, #24]
 8009a76:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8009a78:	2f78      	cmp	r7, #120	@ 0x78
 8009a7a:	4691      	mov	r9, r2
 8009a7c:	4680      	mov	r8, r0
 8009a7e:	460c      	mov	r4, r1
 8009a80:	469a      	mov	sl, r3
 8009a82:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8009a86:	d807      	bhi.n	8009a98 <_printf_i+0x28>
 8009a88:	2f62      	cmp	r7, #98	@ 0x62
 8009a8a:	d80a      	bhi.n	8009aa2 <_printf_i+0x32>
 8009a8c:	2f00      	cmp	r7, #0
 8009a8e:	f000 80d2 	beq.w	8009c36 <_printf_i+0x1c6>
 8009a92:	2f58      	cmp	r7, #88	@ 0x58
 8009a94:	f000 80b9 	beq.w	8009c0a <_printf_i+0x19a>
 8009a98:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009a9c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8009aa0:	e03a      	b.n	8009b18 <_printf_i+0xa8>
 8009aa2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8009aa6:	2b15      	cmp	r3, #21
 8009aa8:	d8f6      	bhi.n	8009a98 <_printf_i+0x28>
 8009aaa:	a101      	add	r1, pc, #4	@ (adr r1, 8009ab0 <_printf_i+0x40>)
 8009aac:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009ab0:	08009b09 	.word	0x08009b09
 8009ab4:	08009b1d 	.word	0x08009b1d
 8009ab8:	08009a99 	.word	0x08009a99
 8009abc:	08009a99 	.word	0x08009a99
 8009ac0:	08009a99 	.word	0x08009a99
 8009ac4:	08009a99 	.word	0x08009a99
 8009ac8:	08009b1d 	.word	0x08009b1d
 8009acc:	08009a99 	.word	0x08009a99
 8009ad0:	08009a99 	.word	0x08009a99
 8009ad4:	08009a99 	.word	0x08009a99
 8009ad8:	08009a99 	.word	0x08009a99
 8009adc:	08009c1d 	.word	0x08009c1d
 8009ae0:	08009b47 	.word	0x08009b47
 8009ae4:	08009bd7 	.word	0x08009bd7
 8009ae8:	08009a99 	.word	0x08009a99
 8009aec:	08009a99 	.word	0x08009a99
 8009af0:	08009c3f 	.word	0x08009c3f
 8009af4:	08009a99 	.word	0x08009a99
 8009af8:	08009b47 	.word	0x08009b47
 8009afc:	08009a99 	.word	0x08009a99
 8009b00:	08009a99 	.word	0x08009a99
 8009b04:	08009bdf 	.word	0x08009bdf
 8009b08:	6833      	ldr	r3, [r6, #0]
 8009b0a:	1d1a      	adds	r2, r3, #4
 8009b0c:	681b      	ldr	r3, [r3, #0]
 8009b0e:	6032      	str	r2, [r6, #0]
 8009b10:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009b14:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8009b18:	2301      	movs	r3, #1
 8009b1a:	e09d      	b.n	8009c58 <_printf_i+0x1e8>
 8009b1c:	6833      	ldr	r3, [r6, #0]
 8009b1e:	6820      	ldr	r0, [r4, #0]
 8009b20:	1d19      	adds	r1, r3, #4
 8009b22:	6031      	str	r1, [r6, #0]
 8009b24:	0606      	lsls	r6, r0, #24
 8009b26:	d501      	bpl.n	8009b2c <_printf_i+0xbc>
 8009b28:	681d      	ldr	r5, [r3, #0]
 8009b2a:	e003      	b.n	8009b34 <_printf_i+0xc4>
 8009b2c:	0645      	lsls	r5, r0, #25
 8009b2e:	d5fb      	bpl.n	8009b28 <_printf_i+0xb8>
 8009b30:	f9b3 5000 	ldrsh.w	r5, [r3]
 8009b34:	2d00      	cmp	r5, #0
 8009b36:	da03      	bge.n	8009b40 <_printf_i+0xd0>
 8009b38:	232d      	movs	r3, #45	@ 0x2d
 8009b3a:	426d      	negs	r5, r5
 8009b3c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009b40:	4859      	ldr	r0, [pc, #356]	@ (8009ca8 <_printf_i+0x238>)
 8009b42:	230a      	movs	r3, #10
 8009b44:	e011      	b.n	8009b6a <_printf_i+0xfa>
 8009b46:	6821      	ldr	r1, [r4, #0]
 8009b48:	6833      	ldr	r3, [r6, #0]
 8009b4a:	0608      	lsls	r0, r1, #24
 8009b4c:	f853 5b04 	ldr.w	r5, [r3], #4
 8009b50:	d402      	bmi.n	8009b58 <_printf_i+0xe8>
 8009b52:	0649      	lsls	r1, r1, #25
 8009b54:	bf48      	it	mi
 8009b56:	b2ad      	uxthmi	r5, r5
 8009b58:	2f6f      	cmp	r7, #111	@ 0x6f
 8009b5a:	4853      	ldr	r0, [pc, #332]	@ (8009ca8 <_printf_i+0x238>)
 8009b5c:	6033      	str	r3, [r6, #0]
 8009b5e:	bf14      	ite	ne
 8009b60:	230a      	movne	r3, #10
 8009b62:	2308      	moveq	r3, #8
 8009b64:	2100      	movs	r1, #0
 8009b66:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8009b6a:	6866      	ldr	r6, [r4, #4]
 8009b6c:	60a6      	str	r6, [r4, #8]
 8009b6e:	2e00      	cmp	r6, #0
 8009b70:	bfa2      	ittt	ge
 8009b72:	6821      	ldrge	r1, [r4, #0]
 8009b74:	f021 0104 	bicge.w	r1, r1, #4
 8009b78:	6021      	strge	r1, [r4, #0]
 8009b7a:	b90d      	cbnz	r5, 8009b80 <_printf_i+0x110>
 8009b7c:	2e00      	cmp	r6, #0
 8009b7e:	d04b      	beq.n	8009c18 <_printf_i+0x1a8>
 8009b80:	4616      	mov	r6, r2
 8009b82:	fbb5 f1f3 	udiv	r1, r5, r3
 8009b86:	fb03 5711 	mls	r7, r3, r1, r5
 8009b8a:	5dc7      	ldrb	r7, [r0, r7]
 8009b8c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009b90:	462f      	mov	r7, r5
 8009b92:	42bb      	cmp	r3, r7
 8009b94:	460d      	mov	r5, r1
 8009b96:	d9f4      	bls.n	8009b82 <_printf_i+0x112>
 8009b98:	2b08      	cmp	r3, #8
 8009b9a:	d10b      	bne.n	8009bb4 <_printf_i+0x144>
 8009b9c:	6823      	ldr	r3, [r4, #0]
 8009b9e:	07df      	lsls	r7, r3, #31
 8009ba0:	d508      	bpl.n	8009bb4 <_printf_i+0x144>
 8009ba2:	6923      	ldr	r3, [r4, #16]
 8009ba4:	6861      	ldr	r1, [r4, #4]
 8009ba6:	4299      	cmp	r1, r3
 8009ba8:	bfde      	ittt	le
 8009baa:	2330      	movle	r3, #48	@ 0x30
 8009bac:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009bb0:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8009bb4:	1b92      	subs	r2, r2, r6
 8009bb6:	6122      	str	r2, [r4, #16]
 8009bb8:	f8cd a000 	str.w	sl, [sp]
 8009bbc:	464b      	mov	r3, r9
 8009bbe:	aa03      	add	r2, sp, #12
 8009bc0:	4621      	mov	r1, r4
 8009bc2:	4640      	mov	r0, r8
 8009bc4:	f7ff fee6 	bl	8009994 <_printf_common>
 8009bc8:	3001      	adds	r0, #1
 8009bca:	d14a      	bne.n	8009c62 <_printf_i+0x1f2>
 8009bcc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009bd0:	b004      	add	sp, #16
 8009bd2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009bd6:	6823      	ldr	r3, [r4, #0]
 8009bd8:	f043 0320 	orr.w	r3, r3, #32
 8009bdc:	6023      	str	r3, [r4, #0]
 8009bde:	4833      	ldr	r0, [pc, #204]	@ (8009cac <_printf_i+0x23c>)
 8009be0:	2778      	movs	r7, #120	@ 0x78
 8009be2:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8009be6:	6823      	ldr	r3, [r4, #0]
 8009be8:	6831      	ldr	r1, [r6, #0]
 8009bea:	061f      	lsls	r7, r3, #24
 8009bec:	f851 5b04 	ldr.w	r5, [r1], #4
 8009bf0:	d402      	bmi.n	8009bf8 <_printf_i+0x188>
 8009bf2:	065f      	lsls	r7, r3, #25
 8009bf4:	bf48      	it	mi
 8009bf6:	b2ad      	uxthmi	r5, r5
 8009bf8:	6031      	str	r1, [r6, #0]
 8009bfa:	07d9      	lsls	r1, r3, #31
 8009bfc:	bf44      	itt	mi
 8009bfe:	f043 0320 	orrmi.w	r3, r3, #32
 8009c02:	6023      	strmi	r3, [r4, #0]
 8009c04:	b11d      	cbz	r5, 8009c0e <_printf_i+0x19e>
 8009c06:	2310      	movs	r3, #16
 8009c08:	e7ac      	b.n	8009b64 <_printf_i+0xf4>
 8009c0a:	4827      	ldr	r0, [pc, #156]	@ (8009ca8 <_printf_i+0x238>)
 8009c0c:	e7e9      	b.n	8009be2 <_printf_i+0x172>
 8009c0e:	6823      	ldr	r3, [r4, #0]
 8009c10:	f023 0320 	bic.w	r3, r3, #32
 8009c14:	6023      	str	r3, [r4, #0]
 8009c16:	e7f6      	b.n	8009c06 <_printf_i+0x196>
 8009c18:	4616      	mov	r6, r2
 8009c1a:	e7bd      	b.n	8009b98 <_printf_i+0x128>
 8009c1c:	6833      	ldr	r3, [r6, #0]
 8009c1e:	6825      	ldr	r5, [r4, #0]
 8009c20:	6961      	ldr	r1, [r4, #20]
 8009c22:	1d18      	adds	r0, r3, #4
 8009c24:	6030      	str	r0, [r6, #0]
 8009c26:	062e      	lsls	r6, r5, #24
 8009c28:	681b      	ldr	r3, [r3, #0]
 8009c2a:	d501      	bpl.n	8009c30 <_printf_i+0x1c0>
 8009c2c:	6019      	str	r1, [r3, #0]
 8009c2e:	e002      	b.n	8009c36 <_printf_i+0x1c6>
 8009c30:	0668      	lsls	r0, r5, #25
 8009c32:	d5fb      	bpl.n	8009c2c <_printf_i+0x1bc>
 8009c34:	8019      	strh	r1, [r3, #0]
 8009c36:	2300      	movs	r3, #0
 8009c38:	6123      	str	r3, [r4, #16]
 8009c3a:	4616      	mov	r6, r2
 8009c3c:	e7bc      	b.n	8009bb8 <_printf_i+0x148>
 8009c3e:	6833      	ldr	r3, [r6, #0]
 8009c40:	1d1a      	adds	r2, r3, #4
 8009c42:	6032      	str	r2, [r6, #0]
 8009c44:	681e      	ldr	r6, [r3, #0]
 8009c46:	6862      	ldr	r2, [r4, #4]
 8009c48:	2100      	movs	r1, #0
 8009c4a:	4630      	mov	r0, r6
 8009c4c:	f7f6 fae8 	bl	8000220 <memchr>
 8009c50:	b108      	cbz	r0, 8009c56 <_printf_i+0x1e6>
 8009c52:	1b80      	subs	r0, r0, r6
 8009c54:	6060      	str	r0, [r4, #4]
 8009c56:	6863      	ldr	r3, [r4, #4]
 8009c58:	6123      	str	r3, [r4, #16]
 8009c5a:	2300      	movs	r3, #0
 8009c5c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009c60:	e7aa      	b.n	8009bb8 <_printf_i+0x148>
 8009c62:	6923      	ldr	r3, [r4, #16]
 8009c64:	4632      	mov	r2, r6
 8009c66:	4649      	mov	r1, r9
 8009c68:	4640      	mov	r0, r8
 8009c6a:	47d0      	blx	sl
 8009c6c:	3001      	adds	r0, #1
 8009c6e:	d0ad      	beq.n	8009bcc <_printf_i+0x15c>
 8009c70:	6823      	ldr	r3, [r4, #0]
 8009c72:	079b      	lsls	r3, r3, #30
 8009c74:	d413      	bmi.n	8009c9e <_printf_i+0x22e>
 8009c76:	68e0      	ldr	r0, [r4, #12]
 8009c78:	9b03      	ldr	r3, [sp, #12]
 8009c7a:	4298      	cmp	r0, r3
 8009c7c:	bfb8      	it	lt
 8009c7e:	4618      	movlt	r0, r3
 8009c80:	e7a6      	b.n	8009bd0 <_printf_i+0x160>
 8009c82:	2301      	movs	r3, #1
 8009c84:	4632      	mov	r2, r6
 8009c86:	4649      	mov	r1, r9
 8009c88:	4640      	mov	r0, r8
 8009c8a:	47d0      	blx	sl
 8009c8c:	3001      	adds	r0, #1
 8009c8e:	d09d      	beq.n	8009bcc <_printf_i+0x15c>
 8009c90:	3501      	adds	r5, #1
 8009c92:	68e3      	ldr	r3, [r4, #12]
 8009c94:	9903      	ldr	r1, [sp, #12]
 8009c96:	1a5b      	subs	r3, r3, r1
 8009c98:	42ab      	cmp	r3, r5
 8009c9a:	dcf2      	bgt.n	8009c82 <_printf_i+0x212>
 8009c9c:	e7eb      	b.n	8009c76 <_printf_i+0x206>
 8009c9e:	2500      	movs	r5, #0
 8009ca0:	f104 0619 	add.w	r6, r4, #25
 8009ca4:	e7f5      	b.n	8009c92 <_printf_i+0x222>
 8009ca6:	bf00      	nop
 8009ca8:	0800a081 	.word	0x0800a081
 8009cac:	0800a092 	.word	0x0800a092

08009cb0 <__sflush_r>:
 8009cb0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009cb4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009cb8:	0716      	lsls	r6, r2, #28
 8009cba:	4605      	mov	r5, r0
 8009cbc:	460c      	mov	r4, r1
 8009cbe:	d454      	bmi.n	8009d6a <__sflush_r+0xba>
 8009cc0:	684b      	ldr	r3, [r1, #4]
 8009cc2:	2b00      	cmp	r3, #0
 8009cc4:	dc02      	bgt.n	8009ccc <__sflush_r+0x1c>
 8009cc6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8009cc8:	2b00      	cmp	r3, #0
 8009cca:	dd48      	ble.n	8009d5e <__sflush_r+0xae>
 8009ccc:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009cce:	2e00      	cmp	r6, #0
 8009cd0:	d045      	beq.n	8009d5e <__sflush_r+0xae>
 8009cd2:	2300      	movs	r3, #0
 8009cd4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8009cd8:	682f      	ldr	r7, [r5, #0]
 8009cda:	6a21      	ldr	r1, [r4, #32]
 8009cdc:	602b      	str	r3, [r5, #0]
 8009cde:	d030      	beq.n	8009d42 <__sflush_r+0x92>
 8009ce0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8009ce2:	89a3      	ldrh	r3, [r4, #12]
 8009ce4:	0759      	lsls	r1, r3, #29
 8009ce6:	d505      	bpl.n	8009cf4 <__sflush_r+0x44>
 8009ce8:	6863      	ldr	r3, [r4, #4]
 8009cea:	1ad2      	subs	r2, r2, r3
 8009cec:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8009cee:	b10b      	cbz	r3, 8009cf4 <__sflush_r+0x44>
 8009cf0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8009cf2:	1ad2      	subs	r2, r2, r3
 8009cf4:	2300      	movs	r3, #0
 8009cf6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009cf8:	6a21      	ldr	r1, [r4, #32]
 8009cfa:	4628      	mov	r0, r5
 8009cfc:	47b0      	blx	r6
 8009cfe:	1c43      	adds	r3, r0, #1
 8009d00:	89a3      	ldrh	r3, [r4, #12]
 8009d02:	d106      	bne.n	8009d12 <__sflush_r+0x62>
 8009d04:	6829      	ldr	r1, [r5, #0]
 8009d06:	291d      	cmp	r1, #29
 8009d08:	d82b      	bhi.n	8009d62 <__sflush_r+0xb2>
 8009d0a:	4a2a      	ldr	r2, [pc, #168]	@ (8009db4 <__sflush_r+0x104>)
 8009d0c:	410a      	asrs	r2, r1
 8009d0e:	07d6      	lsls	r6, r2, #31
 8009d10:	d427      	bmi.n	8009d62 <__sflush_r+0xb2>
 8009d12:	2200      	movs	r2, #0
 8009d14:	6062      	str	r2, [r4, #4]
 8009d16:	04d9      	lsls	r1, r3, #19
 8009d18:	6922      	ldr	r2, [r4, #16]
 8009d1a:	6022      	str	r2, [r4, #0]
 8009d1c:	d504      	bpl.n	8009d28 <__sflush_r+0x78>
 8009d1e:	1c42      	adds	r2, r0, #1
 8009d20:	d101      	bne.n	8009d26 <__sflush_r+0x76>
 8009d22:	682b      	ldr	r3, [r5, #0]
 8009d24:	b903      	cbnz	r3, 8009d28 <__sflush_r+0x78>
 8009d26:	6560      	str	r0, [r4, #84]	@ 0x54
 8009d28:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009d2a:	602f      	str	r7, [r5, #0]
 8009d2c:	b1b9      	cbz	r1, 8009d5e <__sflush_r+0xae>
 8009d2e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009d32:	4299      	cmp	r1, r3
 8009d34:	d002      	beq.n	8009d3c <__sflush_r+0x8c>
 8009d36:	4628      	mov	r0, r5
 8009d38:	f7ff fca0 	bl	800967c <_free_r>
 8009d3c:	2300      	movs	r3, #0
 8009d3e:	6363      	str	r3, [r4, #52]	@ 0x34
 8009d40:	e00d      	b.n	8009d5e <__sflush_r+0xae>
 8009d42:	2301      	movs	r3, #1
 8009d44:	4628      	mov	r0, r5
 8009d46:	47b0      	blx	r6
 8009d48:	4602      	mov	r2, r0
 8009d4a:	1c50      	adds	r0, r2, #1
 8009d4c:	d1c9      	bne.n	8009ce2 <__sflush_r+0x32>
 8009d4e:	682b      	ldr	r3, [r5, #0]
 8009d50:	2b00      	cmp	r3, #0
 8009d52:	d0c6      	beq.n	8009ce2 <__sflush_r+0x32>
 8009d54:	2b1d      	cmp	r3, #29
 8009d56:	d001      	beq.n	8009d5c <__sflush_r+0xac>
 8009d58:	2b16      	cmp	r3, #22
 8009d5a:	d11e      	bne.n	8009d9a <__sflush_r+0xea>
 8009d5c:	602f      	str	r7, [r5, #0]
 8009d5e:	2000      	movs	r0, #0
 8009d60:	e022      	b.n	8009da8 <__sflush_r+0xf8>
 8009d62:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009d66:	b21b      	sxth	r3, r3
 8009d68:	e01b      	b.n	8009da2 <__sflush_r+0xf2>
 8009d6a:	690f      	ldr	r7, [r1, #16]
 8009d6c:	2f00      	cmp	r7, #0
 8009d6e:	d0f6      	beq.n	8009d5e <__sflush_r+0xae>
 8009d70:	0793      	lsls	r3, r2, #30
 8009d72:	680e      	ldr	r6, [r1, #0]
 8009d74:	bf08      	it	eq
 8009d76:	694b      	ldreq	r3, [r1, #20]
 8009d78:	600f      	str	r7, [r1, #0]
 8009d7a:	bf18      	it	ne
 8009d7c:	2300      	movne	r3, #0
 8009d7e:	eba6 0807 	sub.w	r8, r6, r7
 8009d82:	608b      	str	r3, [r1, #8]
 8009d84:	f1b8 0f00 	cmp.w	r8, #0
 8009d88:	dde9      	ble.n	8009d5e <__sflush_r+0xae>
 8009d8a:	6a21      	ldr	r1, [r4, #32]
 8009d8c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8009d8e:	4643      	mov	r3, r8
 8009d90:	463a      	mov	r2, r7
 8009d92:	4628      	mov	r0, r5
 8009d94:	47b0      	blx	r6
 8009d96:	2800      	cmp	r0, #0
 8009d98:	dc08      	bgt.n	8009dac <__sflush_r+0xfc>
 8009d9a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009d9e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009da2:	81a3      	strh	r3, [r4, #12]
 8009da4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009da8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009dac:	4407      	add	r7, r0
 8009dae:	eba8 0800 	sub.w	r8, r8, r0
 8009db2:	e7e7      	b.n	8009d84 <__sflush_r+0xd4>
 8009db4:	dfbffffe 	.word	0xdfbffffe

08009db8 <_fflush_r>:
 8009db8:	b538      	push	{r3, r4, r5, lr}
 8009dba:	690b      	ldr	r3, [r1, #16]
 8009dbc:	4605      	mov	r5, r0
 8009dbe:	460c      	mov	r4, r1
 8009dc0:	b913      	cbnz	r3, 8009dc8 <_fflush_r+0x10>
 8009dc2:	2500      	movs	r5, #0
 8009dc4:	4628      	mov	r0, r5
 8009dc6:	bd38      	pop	{r3, r4, r5, pc}
 8009dc8:	b118      	cbz	r0, 8009dd2 <_fflush_r+0x1a>
 8009dca:	6a03      	ldr	r3, [r0, #32]
 8009dcc:	b90b      	cbnz	r3, 8009dd2 <_fflush_r+0x1a>
 8009dce:	f7ff fa3d 	bl	800924c <__sinit>
 8009dd2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009dd6:	2b00      	cmp	r3, #0
 8009dd8:	d0f3      	beq.n	8009dc2 <_fflush_r+0xa>
 8009dda:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009ddc:	07d0      	lsls	r0, r2, #31
 8009dde:	d404      	bmi.n	8009dea <_fflush_r+0x32>
 8009de0:	0599      	lsls	r1, r3, #22
 8009de2:	d402      	bmi.n	8009dea <_fflush_r+0x32>
 8009de4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009de6:	f7ff fc38 	bl	800965a <__retarget_lock_acquire_recursive>
 8009dea:	4628      	mov	r0, r5
 8009dec:	4621      	mov	r1, r4
 8009dee:	f7ff ff5f 	bl	8009cb0 <__sflush_r>
 8009df2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009df4:	07da      	lsls	r2, r3, #31
 8009df6:	4605      	mov	r5, r0
 8009df8:	d4e4      	bmi.n	8009dc4 <_fflush_r+0xc>
 8009dfa:	89a3      	ldrh	r3, [r4, #12]
 8009dfc:	059b      	lsls	r3, r3, #22
 8009dfe:	d4e1      	bmi.n	8009dc4 <_fflush_r+0xc>
 8009e00:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009e02:	f7ff fc2b 	bl	800965c <__retarget_lock_release_recursive>
 8009e06:	e7dd      	b.n	8009dc4 <_fflush_r+0xc>

08009e08 <__swhatbuf_r>:
 8009e08:	b570      	push	{r4, r5, r6, lr}
 8009e0a:	460c      	mov	r4, r1
 8009e0c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009e10:	2900      	cmp	r1, #0
 8009e12:	b096      	sub	sp, #88	@ 0x58
 8009e14:	4615      	mov	r5, r2
 8009e16:	461e      	mov	r6, r3
 8009e18:	da0d      	bge.n	8009e36 <__swhatbuf_r+0x2e>
 8009e1a:	89a3      	ldrh	r3, [r4, #12]
 8009e1c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8009e20:	f04f 0100 	mov.w	r1, #0
 8009e24:	bf14      	ite	ne
 8009e26:	2340      	movne	r3, #64	@ 0x40
 8009e28:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8009e2c:	2000      	movs	r0, #0
 8009e2e:	6031      	str	r1, [r6, #0]
 8009e30:	602b      	str	r3, [r5, #0]
 8009e32:	b016      	add	sp, #88	@ 0x58
 8009e34:	bd70      	pop	{r4, r5, r6, pc}
 8009e36:	466a      	mov	r2, sp
 8009e38:	f000 f848 	bl	8009ecc <_fstat_r>
 8009e3c:	2800      	cmp	r0, #0
 8009e3e:	dbec      	blt.n	8009e1a <__swhatbuf_r+0x12>
 8009e40:	9901      	ldr	r1, [sp, #4]
 8009e42:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8009e46:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8009e4a:	4259      	negs	r1, r3
 8009e4c:	4159      	adcs	r1, r3
 8009e4e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009e52:	e7eb      	b.n	8009e2c <__swhatbuf_r+0x24>

08009e54 <__smakebuf_r>:
 8009e54:	898b      	ldrh	r3, [r1, #12]
 8009e56:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009e58:	079d      	lsls	r5, r3, #30
 8009e5a:	4606      	mov	r6, r0
 8009e5c:	460c      	mov	r4, r1
 8009e5e:	d507      	bpl.n	8009e70 <__smakebuf_r+0x1c>
 8009e60:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8009e64:	6023      	str	r3, [r4, #0]
 8009e66:	6123      	str	r3, [r4, #16]
 8009e68:	2301      	movs	r3, #1
 8009e6a:	6163      	str	r3, [r4, #20]
 8009e6c:	b003      	add	sp, #12
 8009e6e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009e70:	ab01      	add	r3, sp, #4
 8009e72:	466a      	mov	r2, sp
 8009e74:	f7ff ffc8 	bl	8009e08 <__swhatbuf_r>
 8009e78:	9f00      	ldr	r7, [sp, #0]
 8009e7a:	4605      	mov	r5, r0
 8009e7c:	4639      	mov	r1, r7
 8009e7e:	4630      	mov	r0, r6
 8009e80:	f7ff f8cc 	bl	800901c <_malloc_r>
 8009e84:	b948      	cbnz	r0, 8009e9a <__smakebuf_r+0x46>
 8009e86:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009e8a:	059a      	lsls	r2, r3, #22
 8009e8c:	d4ee      	bmi.n	8009e6c <__smakebuf_r+0x18>
 8009e8e:	f023 0303 	bic.w	r3, r3, #3
 8009e92:	f043 0302 	orr.w	r3, r3, #2
 8009e96:	81a3      	strh	r3, [r4, #12]
 8009e98:	e7e2      	b.n	8009e60 <__smakebuf_r+0xc>
 8009e9a:	89a3      	ldrh	r3, [r4, #12]
 8009e9c:	6020      	str	r0, [r4, #0]
 8009e9e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009ea2:	81a3      	strh	r3, [r4, #12]
 8009ea4:	9b01      	ldr	r3, [sp, #4]
 8009ea6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8009eaa:	b15b      	cbz	r3, 8009ec4 <__smakebuf_r+0x70>
 8009eac:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009eb0:	4630      	mov	r0, r6
 8009eb2:	f000 f81d 	bl	8009ef0 <_isatty_r>
 8009eb6:	b128      	cbz	r0, 8009ec4 <__smakebuf_r+0x70>
 8009eb8:	89a3      	ldrh	r3, [r4, #12]
 8009eba:	f023 0303 	bic.w	r3, r3, #3
 8009ebe:	f043 0301 	orr.w	r3, r3, #1
 8009ec2:	81a3      	strh	r3, [r4, #12]
 8009ec4:	89a3      	ldrh	r3, [r4, #12]
 8009ec6:	431d      	orrs	r5, r3
 8009ec8:	81a5      	strh	r5, [r4, #12]
 8009eca:	e7cf      	b.n	8009e6c <__smakebuf_r+0x18>

08009ecc <_fstat_r>:
 8009ecc:	b538      	push	{r3, r4, r5, lr}
 8009ece:	4d07      	ldr	r5, [pc, #28]	@ (8009eec <_fstat_r+0x20>)
 8009ed0:	2300      	movs	r3, #0
 8009ed2:	4604      	mov	r4, r0
 8009ed4:	4608      	mov	r0, r1
 8009ed6:	4611      	mov	r1, r2
 8009ed8:	602b      	str	r3, [r5, #0]
 8009eda:	f7f7 f812 	bl	8000f02 <_fstat>
 8009ede:	1c43      	adds	r3, r0, #1
 8009ee0:	d102      	bne.n	8009ee8 <_fstat_r+0x1c>
 8009ee2:	682b      	ldr	r3, [r5, #0]
 8009ee4:	b103      	cbz	r3, 8009ee8 <_fstat_r+0x1c>
 8009ee6:	6023      	str	r3, [r4, #0]
 8009ee8:	bd38      	pop	{r3, r4, r5, pc}
 8009eea:	bf00      	nop
 8009eec:	200037d0 	.word	0x200037d0

08009ef0 <_isatty_r>:
 8009ef0:	b538      	push	{r3, r4, r5, lr}
 8009ef2:	4d06      	ldr	r5, [pc, #24]	@ (8009f0c <_isatty_r+0x1c>)
 8009ef4:	2300      	movs	r3, #0
 8009ef6:	4604      	mov	r4, r0
 8009ef8:	4608      	mov	r0, r1
 8009efa:	602b      	str	r3, [r5, #0]
 8009efc:	f7f7 f811 	bl	8000f22 <_isatty>
 8009f00:	1c43      	adds	r3, r0, #1
 8009f02:	d102      	bne.n	8009f0a <_isatty_r+0x1a>
 8009f04:	682b      	ldr	r3, [r5, #0]
 8009f06:	b103      	cbz	r3, 8009f0a <_isatty_r+0x1a>
 8009f08:	6023      	str	r3, [r4, #0]
 8009f0a:	bd38      	pop	{r3, r4, r5, pc}
 8009f0c:	200037d0 	.word	0x200037d0

08009f10 <_init>:
 8009f10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009f12:	bf00      	nop
 8009f14:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009f16:	bc08      	pop	{r3}
 8009f18:	469e      	mov	lr, r3
 8009f1a:	4770      	bx	lr

08009f1c <_fini>:
 8009f1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009f1e:	bf00      	nop
 8009f20:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009f22:	bc08      	pop	{r3}
 8009f24:	469e      	mov	lr, r3
 8009f26:	4770      	bx	lr
