Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb2_behav xil_defaultlib.tb2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'cout' on this module [C:/Users/kotas/Downloads/Sid Stuff/SJSUWork/CMPE 124/Lab 2/CMPE124-Lab2/CMPE124-Lab2.srcs/sources_1/new/rca4bit.v:32]
ERROR: [VRFC 10-3180] cannot find port 'cout' on this module [C:/Users/kotas/Downloads/Sid Stuff/SJSUWork/CMPE 124/Lab 2/CMPE124-Lab2/CMPE124-Lab2.srcs/sources_1/new/rca4bit.v:33]
ERROR: [VRFC 10-3180] cannot find port 'cout' on this module [C:/Users/kotas/Downloads/Sid Stuff/SJSUWork/CMPE 124/Lab 2/CMPE124-Lab2/CMPE124-Lab2.srcs/sources_1/new/rca4bit.v:34]
ERROR: [VRFC 10-3180] cannot find port 'cout' on this module [C:/Users/kotas/Downloads/Sid Stuff/SJSUWork/CMPE 124/Lab 2/CMPE124-Lab2/CMPE124-Lab2.srcs/sources_1/new/rca4bit.v:35]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
