Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 3c131125f78548aa9c7920daae2fbdcb --debug typical --relax --mt 2 -L xil_defaultlib -L xpm -L fifo_generator_v13_1_0 -L unisims_ver -L unimacro_ver -L secureip --snapshot fifo_test_tb_behav xil_defaultlib.fifo_test_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_1_0.fifo_generator_v13_1_0_sync_stag...
Compiling module fifo_generator_v13_1_0.fifo_generator_v13_1_0_bhv_ver_a...
Compiling module fifo_generator_v13_1_0.fifo_generator_v13_1_0_bhv_ver_p...
Compiling module fifo_generator_v13_1_0.fifo_generator_v13_1_0_CONV_VER(...
Compiling module fifo_generator_v13_1_0.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_1_0.fifo_generator_v13_1_0(C_DATA_CO...
Compiling module xil_defaultlib.fifo_test
Compiling module xil_defaultlib.fifo_test_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fifo_test_tb_behav
