Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Jun  2 15:56:16 2021
| Host         : LAPTOP-A067CLBD running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file VGATest_timing_summary_routed.rpt -pb VGATest_timing_summary_routed.pb -rpx VGATest_timing_summary_routed.rpx -warn_on_violation
| Design       : VGATest
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (66)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (162)
5. checking no_input_delay (0)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (66)
-------------------------
 There are 66 register/latch pins with no clock driven by root clock pin: clk_1_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (162)
--------------------------------------------------
 There are 162 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.222        0.000                      0                   64        0.209        0.000                      0                   64        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.222        0.000                      0                   64        0.209        0.000                      0                   64        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.222ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.209ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.222ns  (required time - arrival time)
  Source:                 clk_proc.clk_count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_proc.clk_count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.314ns  (logic 0.828ns (19.193%)  route 3.486ns (80.807%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.554     5.075    clock_100_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  clk_proc.clk_count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  clk_proc.clk_count_reg[28]/Q
                         net (fo=2, routed)           0.680     6.211    clk_proc.clk_count_reg_n_0_[28]
    SLICE_X37Y50         LUT4 (Prop_lut4_I3_O)        0.124     6.335 f  clk_proc.clk_count[0]_i_7/O
                         net (fo=1, routed)           0.776     7.111    clk_proc.clk_count[0]_i_7_n_0
    SLICE_X37Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.235 f  clk_proc.clk_count[0]_i_2/O
                         net (fo=3, routed)           0.929     8.164    clk_proc.clk_count[0]_i_2_n_0
    SLICE_X37Y45         LUT4 (Prop_lut4_I0_O)        0.124     8.288 r  clk_proc.clk_count[31]_i_1/O
                         net (fo=31, routed)          1.101     9.389    clk_1
    SLICE_X36Y50         FDRE                                         r  clk_proc.clk_count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock_100 (IN)
                         net (fo=0)                   0.000    10.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.436    14.777    clock_100_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  clk_proc.clk_count_reg[25]/C
                         clock pessimism              0.298    15.075    
                         clock uncertainty           -0.035    15.040    
    SLICE_X36Y50         FDRE (Setup_fdre_C_R)       -0.429    14.611    clk_proc.clk_count_reg[25]
  -------------------------------------------------------------------
                         required time                         14.611    
                         arrival time                          -9.389    
  -------------------------------------------------------------------
                         slack                                  5.222    

Slack (MET) :             5.222ns  (required time - arrival time)
  Source:                 clk_proc.clk_count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_proc.clk_count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.314ns  (logic 0.828ns (19.193%)  route 3.486ns (80.807%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.554     5.075    clock_100_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  clk_proc.clk_count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  clk_proc.clk_count_reg[28]/Q
                         net (fo=2, routed)           0.680     6.211    clk_proc.clk_count_reg_n_0_[28]
    SLICE_X37Y50         LUT4 (Prop_lut4_I3_O)        0.124     6.335 f  clk_proc.clk_count[0]_i_7/O
                         net (fo=1, routed)           0.776     7.111    clk_proc.clk_count[0]_i_7_n_0
    SLICE_X37Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.235 f  clk_proc.clk_count[0]_i_2/O
                         net (fo=3, routed)           0.929     8.164    clk_proc.clk_count[0]_i_2_n_0
    SLICE_X37Y45         LUT4 (Prop_lut4_I0_O)        0.124     8.288 r  clk_proc.clk_count[31]_i_1/O
                         net (fo=31, routed)          1.101     9.389    clk_1
    SLICE_X36Y50         FDRE                                         r  clk_proc.clk_count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock_100 (IN)
                         net (fo=0)                   0.000    10.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.436    14.777    clock_100_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  clk_proc.clk_count_reg[26]/C
                         clock pessimism              0.298    15.075    
                         clock uncertainty           -0.035    15.040    
    SLICE_X36Y50         FDRE (Setup_fdre_C_R)       -0.429    14.611    clk_proc.clk_count_reg[26]
  -------------------------------------------------------------------
                         required time                         14.611    
                         arrival time                          -9.389    
  -------------------------------------------------------------------
                         slack                                  5.222    

Slack (MET) :             5.222ns  (required time - arrival time)
  Source:                 clk_proc.clk_count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_proc.clk_count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.314ns  (logic 0.828ns (19.193%)  route 3.486ns (80.807%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.554     5.075    clock_100_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  clk_proc.clk_count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  clk_proc.clk_count_reg[28]/Q
                         net (fo=2, routed)           0.680     6.211    clk_proc.clk_count_reg_n_0_[28]
    SLICE_X37Y50         LUT4 (Prop_lut4_I3_O)        0.124     6.335 f  clk_proc.clk_count[0]_i_7/O
                         net (fo=1, routed)           0.776     7.111    clk_proc.clk_count[0]_i_7_n_0
    SLICE_X37Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.235 f  clk_proc.clk_count[0]_i_2/O
                         net (fo=3, routed)           0.929     8.164    clk_proc.clk_count[0]_i_2_n_0
    SLICE_X37Y45         LUT4 (Prop_lut4_I0_O)        0.124     8.288 r  clk_proc.clk_count[31]_i_1/O
                         net (fo=31, routed)          1.101     9.389    clk_1
    SLICE_X36Y50         FDRE                                         r  clk_proc.clk_count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock_100 (IN)
                         net (fo=0)                   0.000    10.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.436    14.777    clock_100_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  clk_proc.clk_count_reg[27]/C
                         clock pessimism              0.298    15.075    
                         clock uncertainty           -0.035    15.040    
    SLICE_X36Y50         FDRE (Setup_fdre_C_R)       -0.429    14.611    clk_proc.clk_count_reg[27]
  -------------------------------------------------------------------
                         required time                         14.611    
                         arrival time                          -9.389    
  -------------------------------------------------------------------
                         slack                                  5.222    

Slack (MET) :             5.222ns  (required time - arrival time)
  Source:                 clk_proc.clk_count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_proc.clk_count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.314ns  (logic 0.828ns (19.193%)  route 3.486ns (80.807%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.554     5.075    clock_100_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  clk_proc.clk_count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  clk_proc.clk_count_reg[28]/Q
                         net (fo=2, routed)           0.680     6.211    clk_proc.clk_count_reg_n_0_[28]
    SLICE_X37Y50         LUT4 (Prop_lut4_I3_O)        0.124     6.335 f  clk_proc.clk_count[0]_i_7/O
                         net (fo=1, routed)           0.776     7.111    clk_proc.clk_count[0]_i_7_n_0
    SLICE_X37Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.235 f  clk_proc.clk_count[0]_i_2/O
                         net (fo=3, routed)           0.929     8.164    clk_proc.clk_count[0]_i_2_n_0
    SLICE_X37Y45         LUT4 (Prop_lut4_I0_O)        0.124     8.288 r  clk_proc.clk_count[31]_i_1/O
                         net (fo=31, routed)          1.101     9.389    clk_1
    SLICE_X36Y50         FDRE                                         r  clk_proc.clk_count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock_100 (IN)
                         net (fo=0)                   0.000    10.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.436    14.777    clock_100_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  clk_proc.clk_count_reg[28]/C
                         clock pessimism              0.298    15.075    
                         clock uncertainty           -0.035    15.040    
    SLICE_X36Y50         FDRE (Setup_fdre_C_R)       -0.429    14.611    clk_proc.clk_count_reg[28]
  -------------------------------------------------------------------
                         required time                         14.611    
                         arrival time                          -9.389    
  -------------------------------------------------------------------
                         slack                                  5.222    

Slack (MET) :             5.268ns  (required time - arrival time)
  Source:                 clk_proc.clk_count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_proc.clk_count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.160ns  (logic 0.828ns (19.906%)  route 3.332ns (80.094%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.554     5.075    clock_100_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  clk_proc.clk_count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  clk_proc.clk_count_reg[28]/Q
                         net (fo=2, routed)           0.680     6.211    clk_proc.clk_count_reg_n_0_[28]
    SLICE_X37Y50         LUT4 (Prop_lut4_I3_O)        0.124     6.335 f  clk_proc.clk_count[0]_i_7/O
                         net (fo=1, routed)           0.776     7.111    clk_proc.clk_count[0]_i_7_n_0
    SLICE_X37Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.235 f  clk_proc.clk_count[0]_i_2/O
                         net (fo=3, routed)           0.929     8.164    clk_proc.clk_count[0]_i_2_n_0
    SLICE_X37Y45         LUT4 (Prop_lut4_I0_O)        0.124     8.288 r  clk_proc.clk_count[31]_i_1/O
                         net (fo=31, routed)          0.946     9.235    clk_1
    SLICE_X36Y49         FDRE                                         r  clk_proc.clk_count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock_100 (IN)
                         net (fo=0)                   0.000    10.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.446    14.787    clock_100_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  clk_proc.clk_count_reg[21]/C
                         clock pessimism              0.180    14.967    
                         clock uncertainty           -0.035    14.932    
    SLICE_X36Y49         FDRE (Setup_fdre_C_R)       -0.429    14.503    clk_proc.clk_count_reg[21]
  -------------------------------------------------------------------
                         required time                         14.503    
                         arrival time                          -9.235    
  -------------------------------------------------------------------
                         slack                                  5.268    

Slack (MET) :             5.268ns  (required time - arrival time)
  Source:                 clk_proc.clk_count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_proc.clk_count_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.160ns  (logic 0.828ns (19.906%)  route 3.332ns (80.094%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.554     5.075    clock_100_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  clk_proc.clk_count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  clk_proc.clk_count_reg[28]/Q
                         net (fo=2, routed)           0.680     6.211    clk_proc.clk_count_reg_n_0_[28]
    SLICE_X37Y50         LUT4 (Prop_lut4_I3_O)        0.124     6.335 f  clk_proc.clk_count[0]_i_7/O
                         net (fo=1, routed)           0.776     7.111    clk_proc.clk_count[0]_i_7_n_0
    SLICE_X37Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.235 f  clk_proc.clk_count[0]_i_2/O
                         net (fo=3, routed)           0.929     8.164    clk_proc.clk_count[0]_i_2_n_0
    SLICE_X37Y45         LUT4 (Prop_lut4_I0_O)        0.124     8.288 r  clk_proc.clk_count[31]_i_1/O
                         net (fo=31, routed)          0.946     9.235    clk_1
    SLICE_X36Y49         FDRE                                         r  clk_proc.clk_count_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock_100 (IN)
                         net (fo=0)                   0.000    10.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.446    14.787    clock_100_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  clk_proc.clk_count_reg[22]/C
                         clock pessimism              0.180    14.967    
                         clock uncertainty           -0.035    14.932    
    SLICE_X36Y49         FDRE (Setup_fdre_C_R)       -0.429    14.503    clk_proc.clk_count_reg[22]
  -------------------------------------------------------------------
                         required time                         14.503    
                         arrival time                          -9.235    
  -------------------------------------------------------------------
                         slack                                  5.268    

Slack (MET) :             5.268ns  (required time - arrival time)
  Source:                 clk_proc.clk_count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_proc.clk_count_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.160ns  (logic 0.828ns (19.906%)  route 3.332ns (80.094%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.554     5.075    clock_100_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  clk_proc.clk_count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  clk_proc.clk_count_reg[28]/Q
                         net (fo=2, routed)           0.680     6.211    clk_proc.clk_count_reg_n_0_[28]
    SLICE_X37Y50         LUT4 (Prop_lut4_I3_O)        0.124     6.335 f  clk_proc.clk_count[0]_i_7/O
                         net (fo=1, routed)           0.776     7.111    clk_proc.clk_count[0]_i_7_n_0
    SLICE_X37Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.235 f  clk_proc.clk_count[0]_i_2/O
                         net (fo=3, routed)           0.929     8.164    clk_proc.clk_count[0]_i_2_n_0
    SLICE_X37Y45         LUT4 (Prop_lut4_I0_O)        0.124     8.288 r  clk_proc.clk_count[31]_i_1/O
                         net (fo=31, routed)          0.946     9.235    clk_1
    SLICE_X36Y49         FDRE                                         r  clk_proc.clk_count_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock_100 (IN)
                         net (fo=0)                   0.000    10.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.446    14.787    clock_100_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  clk_proc.clk_count_reg[23]/C
                         clock pessimism              0.180    14.967    
                         clock uncertainty           -0.035    14.932    
    SLICE_X36Y49         FDRE (Setup_fdre_C_R)       -0.429    14.503    clk_proc.clk_count_reg[23]
  -------------------------------------------------------------------
                         required time                         14.503    
                         arrival time                          -9.235    
  -------------------------------------------------------------------
                         slack                                  5.268    

Slack (MET) :             5.268ns  (required time - arrival time)
  Source:                 clk_proc.clk_count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_proc.clk_count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.160ns  (logic 0.828ns (19.906%)  route 3.332ns (80.094%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.554     5.075    clock_100_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  clk_proc.clk_count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  clk_proc.clk_count_reg[28]/Q
                         net (fo=2, routed)           0.680     6.211    clk_proc.clk_count_reg_n_0_[28]
    SLICE_X37Y50         LUT4 (Prop_lut4_I3_O)        0.124     6.335 f  clk_proc.clk_count[0]_i_7/O
                         net (fo=1, routed)           0.776     7.111    clk_proc.clk_count[0]_i_7_n_0
    SLICE_X37Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.235 f  clk_proc.clk_count[0]_i_2/O
                         net (fo=3, routed)           0.929     8.164    clk_proc.clk_count[0]_i_2_n_0
    SLICE_X37Y45         LUT4 (Prop_lut4_I0_O)        0.124     8.288 r  clk_proc.clk_count[31]_i_1/O
                         net (fo=31, routed)          0.946     9.235    clk_1
    SLICE_X36Y49         FDRE                                         r  clk_proc.clk_count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock_100 (IN)
                         net (fo=0)                   0.000    10.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.446    14.787    clock_100_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  clk_proc.clk_count_reg[24]/C
                         clock pessimism              0.180    14.967    
                         clock uncertainty           -0.035    14.932    
    SLICE_X36Y49         FDRE (Setup_fdre_C_R)       -0.429    14.503    clk_proc.clk_count_reg[24]
  -------------------------------------------------------------------
                         required time                         14.503    
                         arrival time                          -9.235    
  -------------------------------------------------------------------
                         slack                                  5.268    

Slack (MET) :             5.329ns  (required time - arrival time)
  Source:                 clk_proc.clk_count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_proc.clk_count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.181ns  (logic 0.828ns (19.803%)  route 3.353ns (80.197%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.554     5.075    clock_100_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  clk_proc.clk_count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  clk_proc.clk_count_reg[28]/Q
                         net (fo=2, routed)           0.680     6.211    clk_proc.clk_count_reg_n_0_[28]
    SLICE_X37Y50         LUT4 (Prop_lut4_I3_O)        0.124     6.335 f  clk_proc.clk_count[0]_i_7/O
                         net (fo=1, routed)           0.776     7.111    clk_proc.clk_count[0]_i_7_n_0
    SLICE_X37Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.235 f  clk_proc.clk_count[0]_i_2/O
                         net (fo=3, routed)           0.929     8.164    clk_proc.clk_count[0]_i_2_n_0
    SLICE_X37Y45         LUT4 (Prop_lut4_I0_O)        0.124     8.288 r  clk_proc.clk_count[31]_i_1/O
                         net (fo=31, routed)          0.968     9.256    clk_1
    SLICE_X36Y51         FDRE                                         r  clk_proc.clk_count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock_100 (IN)
                         net (fo=0)                   0.000    10.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.436    14.777    clock_100_IBUF_BUFG
    SLICE_X36Y51         FDRE                                         r  clk_proc.clk_count_reg[29]/C
                         clock pessimism              0.273    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X36Y51         FDRE (Setup_fdre_C_R)       -0.429    14.586    clk_proc.clk_count_reg[29]
  -------------------------------------------------------------------
                         required time                         14.586    
                         arrival time                          -9.256    
  -------------------------------------------------------------------
                         slack                                  5.329    

Slack (MET) :             5.329ns  (required time - arrival time)
  Source:                 clk_proc.clk_count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_proc.clk_count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.181ns  (logic 0.828ns (19.803%)  route 3.353ns (80.197%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.554     5.075    clock_100_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  clk_proc.clk_count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  clk_proc.clk_count_reg[28]/Q
                         net (fo=2, routed)           0.680     6.211    clk_proc.clk_count_reg_n_0_[28]
    SLICE_X37Y50         LUT4 (Prop_lut4_I3_O)        0.124     6.335 f  clk_proc.clk_count[0]_i_7/O
                         net (fo=1, routed)           0.776     7.111    clk_proc.clk_count[0]_i_7_n_0
    SLICE_X37Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.235 f  clk_proc.clk_count[0]_i_2/O
                         net (fo=3, routed)           0.929     8.164    clk_proc.clk_count[0]_i_2_n_0
    SLICE_X37Y45         LUT4 (Prop_lut4_I0_O)        0.124     8.288 r  clk_proc.clk_count[31]_i_1/O
                         net (fo=31, routed)          0.968     9.256    clk_1
    SLICE_X36Y51         FDRE                                         r  clk_proc.clk_count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock_100 (IN)
                         net (fo=0)                   0.000    10.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.436    14.777    clock_100_IBUF_BUFG
    SLICE_X36Y51         FDRE                                         r  clk_proc.clk_count_reg[30]/C
                         clock pessimism              0.273    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X36Y51         FDRE (Setup_fdre_C_R)       -0.429    14.586    clk_proc.clk_count_reg[30]
  -------------------------------------------------------------------
                         required time                         14.586    
                         arrival time                          -9.256    
  -------------------------------------------------------------------
                         slack                                  5.329    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 clk_proc.clk_count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_proc.clk_count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.392ns (67.438%)  route 0.189ns (32.562%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.447    clock_100_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  clk_proc.clk_count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk_proc.clk_count_reg[21]/Q
                         net (fo=2, routed)           0.189     1.777    clk_proc.clk_count_reg_n_0_[21]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.974 r  clk_proc.clk_count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.974    clk_proc.clk_count_reg[24]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.028 r  clk_proc.clk_count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.028    data0[25]
    SLICE_X36Y50         FDRE                                         r  clk_proc.clk_count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.830     1.958    clock_100_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  clk_proc.clk_count_reg[25]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    clk_proc.clk_count_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 clk_proc.clk_count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_proc.clk_count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.403ns (68.043%)  route 0.189ns (31.957%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.447    clock_100_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  clk_proc.clk_count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk_proc.clk_count_reg[21]/Q
                         net (fo=2, routed)           0.189     1.777    clk_proc.clk_count_reg_n_0_[21]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.974 r  clk_proc.clk_count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.974    clk_proc.clk_count_reg[24]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.039 r  clk_proc.clk_count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.039    data0[27]
    SLICE_X36Y50         FDRE                                         r  clk_proc.clk_count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.830     1.958    clock_100_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  clk_proc.clk_count_reg[27]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    clk_proc.clk_count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 clk_proc.clk_count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_proc.clk_count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.428ns (69.337%)  route 0.189ns (30.663%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.447    clock_100_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  clk_proc.clk_count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk_proc.clk_count_reg[21]/Q
                         net (fo=2, routed)           0.189     1.777    clk_proc.clk_count_reg_n_0_[21]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.974 r  clk_proc.clk_count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.974    clk_proc.clk_count_reg[24]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.064 r  clk_proc.clk_count_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.064    data0[26]
    SLICE_X36Y50         FDRE                                         r  clk_proc.clk_count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.830     1.958    clock_100_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  clk_proc.clk_count_reg[26]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    clk_proc.clk_count_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           2.064    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 clk_proc.clk_count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_proc.clk_count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.428ns (69.337%)  route 0.189ns (30.663%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.447    clock_100_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  clk_proc.clk_count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk_proc.clk_count_reg[21]/Q
                         net (fo=2, routed)           0.189     1.777    clk_proc.clk_count_reg_n_0_[21]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.974 r  clk_proc.clk_count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.974    clk_proc.clk_count_reg[24]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.064 r  clk_proc.clk_count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.064    data0[28]
    SLICE_X36Y50         FDRE                                         r  clk_proc.clk_count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.830     1.958    clock_100_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  clk_proc.clk_count_reg[28]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    clk_proc.clk_count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           2.064    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 clk_proc.clk_count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_proc.clk_count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.431ns (69.486%)  route 0.189ns (30.514%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.447    clock_100_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  clk_proc.clk_count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk_proc.clk_count_reg[21]/Q
                         net (fo=2, routed)           0.189     1.777    clk_proc.clk_count_reg_n_0_[21]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.974 r  clk_proc.clk_count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.974    clk_proc.clk_count_reg[24]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.013 r  clk_proc.clk_count_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.013    clk_proc.clk_count_reg[28]_i_1_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.067 r  clk_proc.clk_count_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.000     2.067    data0[29]
    SLICE_X36Y51         FDRE                                         r  clk_proc.clk_count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.830     1.958    clock_100_IBUF_BUFG
    SLICE_X36Y51         FDRE                                         r  clk_proc.clk_count_reg[29]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y51         FDRE (Hold_fdre_C_D)         0.105     1.819    clk_proc.clk_count_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           2.067    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 clk_proc.clk_count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_proc.clk_count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.442ns (70.017%)  route 0.189ns (29.983%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.447    clock_100_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  clk_proc.clk_count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk_proc.clk_count_reg[21]/Q
                         net (fo=2, routed)           0.189     1.777    clk_proc.clk_count_reg_n_0_[21]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.974 r  clk_proc.clk_count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.974    clk_proc.clk_count_reg[24]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.013 r  clk_proc.clk_count_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.013    clk_proc.clk_count_reg[28]_i_1_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.078 r  clk_proc.clk_count_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.000     2.078    data0[31]
    SLICE_X36Y51         FDRE                                         r  clk_proc.clk_count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.830     1.958    clock_100_IBUF_BUFG
    SLICE_X36Y51         FDRE                                         r  clk_proc.clk_count_reg[31]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y51         FDRE (Hold_fdre_C_D)         0.105     1.819    clk_proc.clk_count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           2.078    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 clk_proc.clk_count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_proc.clk_count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.467ns (71.160%)  route 0.189ns (28.840%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.447    clock_100_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  clk_proc.clk_count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk_proc.clk_count_reg[21]/Q
                         net (fo=2, routed)           0.189     1.777    clk_proc.clk_count_reg_n_0_[21]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.974 r  clk_proc.clk_count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.974    clk_proc.clk_count_reg[24]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.013 r  clk_proc.clk_count_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.013    clk_proc.clk_count_reg[28]_i_1_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.103 r  clk_proc.clk_count_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.000     2.103    data0[30]
    SLICE_X36Y51         FDRE                                         r  clk_proc.clk_count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.830     1.958    clock_100_IBUF_BUFG
    SLICE_X36Y51         FDRE                                         r  clk_proc.clk_count_reg[30]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y51         FDRE (Hold_fdre_C_D)         0.105     1.819    clk_proc.clk_count_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           2.103    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 clk_proc.clk_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_proc.clk_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.234ns (52.651%)  route 0.210ns (47.349%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    clock_100_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clk_proc.clk_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clk_proc.clk_count_reg[11]/Q
                         net (fo=2, routed)           0.066     1.653    clk_proc.clk_count_reg_n_0_[11]
    SLICE_X37Y46         LUT5 (Prop_lut5_I3_O)        0.045     1.698 r  clk_proc.clk_count[0]_i_4/O
                         net (fo=3, routed)           0.144     1.843    clk_proc.clk_count[0]_i_4_n_0
    SLICE_X37Y45         LUT4 (Prop_lut4_I2_O)        0.048     1.891 r  clk_proc.clk_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.891    clk_count[0]
    SLICE_X37Y45         FDRE                                         r  clk_proc.clk_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.832     1.959    clock_100_IBUF_BUFG
    SLICE_X37Y45         FDRE                                         r  clk_proc.clk_count_reg[0]/C
                         clock pessimism             -0.497     1.462    
    SLICE_X37Y45         FDRE (Hold_fdre_C_D)         0.107     1.569    clk_proc.clk_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 clk_proc.clk_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.231ns (52.329%)  route 0.210ns (47.671%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    clock_100_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clk_proc.clk_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clk_proc.clk_count_reg[11]/Q
                         net (fo=2, routed)           0.066     1.653    clk_proc.clk_count_reg_n_0_[11]
    SLICE_X37Y46         LUT5 (Prop_lut5_I3_O)        0.045     1.698 r  clk_proc.clk_count[0]_i_4/O
                         net (fo=3, routed)           0.144     1.843    clk_proc.clk_count[0]_i_4_n_0
    SLICE_X37Y45         LUT5 (Prop_lut5_I2_O)        0.045     1.888 r  clk_1_i_1/O
                         net (fo=1, routed)           0.000     1.888    clk_1_i_1_n_0
    SLICE_X37Y45         FDRE                                         r  clk_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.832     1.959    clock_100_IBUF_BUFG
    SLICE_X37Y45         FDRE                                         r  clk_1_reg/C
                         clock pessimism             -0.497     1.462    
    SLICE_X37Y45         FDRE (Hold_fdre_C_D)         0.091     1.553    clk_1_reg
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 clk_proc.clk_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_proc.clk_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.256ns (57.792%)  route 0.187ns (42.208%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    clock_100_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  clk_proc.clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clk_proc.clk_count_reg[1]/Q
                         net (fo=2, routed)           0.187     1.774    clk_proc.clk_count_reg_n_0_[1]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.889 r  clk_proc.clk_count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.889    data0[1]
    SLICE_X36Y44         FDRE                                         r  clk_proc.clk_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.832     1.959    clock_100_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  clk_proc.clk_count_reg[1]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y44         FDRE (Hold_fdre_C_D)         0.105     1.551    clk_proc.clk_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.338    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_100 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clock_100_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y45   clk_1_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y47   clk_proc.clk_count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y47   clk_proc.clk_count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y47   clk_proc.clk_count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y47   clk_proc.clk_count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y48   clk_proc.clk_count_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y48   clk_proc.clk_count_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y48   clk_proc.clk_count_reg[19]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y44   clk_proc.clk_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y45   clk_1_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   clk_proc.clk_count_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   clk_proc.clk_count_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   clk_proc.clk_count_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   clk_proc.clk_count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y48   clk_proc.clk_count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y48   clk_proc.clk_count_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y48   clk_proc.clk_count_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   clk_proc.clk_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y48   clk_proc.clk_count_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y50   clk_proc.clk_count_reg[27]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y50   clk_proc.clk_count_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y51   clk_proc.clk_count_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y51   clk_proc.clk_count_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y51   clk_proc.clk_count_reg[31]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y50   clk_proc.clk_count_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y50   clk_proc.clk_count_reg[26]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y45   clk_1_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   clk_proc.clk_count_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   clk_proc.clk_count_reg[2]/C



