ARM GAS  /var/folders/l6/9thp496x3q75g7xf_hjs22700000gn/T//ccVJxU2q.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_GPIO_Init,"ax",%progbits
  18              		.align	1
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	MX_GPIO_Init:
  26              	.LFB132:
  27              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * <h2><center>&copy; Copyright (c) 2019 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.</center></h2>
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Core/Src/main.c ****   * the "License"; You may not use this file except in compliance with the
  14:Core/Src/main.c ****   * License. You may obtain a copy of the License at:
  15:Core/Src/main.c ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Core/Src/main.c ****   *
  17:Core/Src/main.c ****   ******************************************************************************
  18:Core/Src/main.c ****   */
  19:Core/Src/main.c **** /* USER CODE END Header */
  20:Core/Src/main.c **** 
  21:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/main.c **** #include "main.h"
  23:Core/Src/main.c **** 
  24:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  25:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  26:Core/Src/main.c **** 
  27:Core/Src/main.c **** /* USER CODE END Includes */
  28:Core/Src/main.c **** 
  29:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  30:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  31:Core/Src/main.c **** 
ARM GAS  /var/folders/l6/9thp496x3q75g7xf_hjs22700000gn/T//ccVJxU2q.s 			page 2


  32:Core/Src/main.c **** /* USER CODE END PTD */
  33:Core/Src/main.c **** 
  34:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  35:Core/Src/main.c **** /* USER CODE BEGIN PD */
  36:Core/Src/main.c **** 
  37:Core/Src/main.c **** /* USER CODE END PD */
  38:Core/Src/main.c **** 
  39:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  40:Core/Src/main.c **** /* USER CODE BEGIN PM */
  41:Core/Src/main.c **** 
  42:Core/Src/main.c **** /* USER CODE END PM */
  43:Core/Src/main.c **** 
  44:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  45:Core/Src/main.c **** 
  46:Core/Src/main.c **** /* USER CODE BEGIN PV */
  47:Core/Src/main.c **** 
  48:Core/Src/main.c **** /* USER CODE END PV */
  49:Core/Src/main.c **** 
  50:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  51:Core/Src/main.c **** void SystemClock_Config(void);
  52:Core/Src/main.c **** static void MX_GPIO_Init(void);
  53:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  54:Core/Src/main.c **** 
  55:Core/Src/main.c **** /* USER CODE END PFP */
  56:Core/Src/main.c **** 
  57:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  58:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  59:Core/Src/main.c **** 
  60:Core/Src/main.c **** /* USER CODE END 0 */
  61:Core/Src/main.c **** 
  62:Core/Src/main.c **** /**
  63:Core/Src/main.c ****   * @brief  The application entry point.
  64:Core/Src/main.c ****   * @retval int
  65:Core/Src/main.c ****   */
  66:Core/Src/main.c **** int main(void)
  67:Core/Src/main.c **** {
  68:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  69:Core/Src/main.c **** 
  70:Core/Src/main.c ****   /* USER CODE END 1 */
  71:Core/Src/main.c ****   
  72:Core/Src/main.c **** 
  73:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  74:Core/Src/main.c **** 
  75:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  76:Core/Src/main.c ****   HAL_Init();
  77:Core/Src/main.c **** 
  78:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  79:Core/Src/main.c **** 
  80:Core/Src/main.c ****   /* USER CODE END Init */
  81:Core/Src/main.c **** 
  82:Core/Src/main.c ****   /* Configure the system clock */
  83:Core/Src/main.c ****   SystemClock_Config();
  84:Core/Src/main.c **** 
  85:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
  86:Core/Src/main.c **** 
  87:Core/Src/main.c ****   /* USER CODE END SysInit */
  88:Core/Src/main.c **** 
ARM GAS  /var/folders/l6/9thp496x3q75g7xf_hjs22700000gn/T//ccVJxU2q.s 			page 3


  89:Core/Src/main.c ****   /* Initialize all configured peripherals */
  90:Core/Src/main.c ****   MX_GPIO_Init();
  91:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
  92:Core/Src/main.c **** 
  93:Core/Src/main.c ****   /* USER CODE END 2 */
  94:Core/Src/main.c **** 
  95:Core/Src/main.c ****   /* Infinite loop */
  96:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
  97:Core/Src/main.c ****   while (1)
  98:Core/Src/main.c ****   {
  99:Core/Src/main.c ****     HAL_GPIO_TogglePin(GPIOB, LED0_Pin);
 100:Core/Src/main.c ****     HAL_Delay(2000);
 101:Core/Src/main.c ****   }
 102:Core/Src/main.c ****   /* USER CODE END 3 */
 103:Core/Src/main.c **** }
 104:Core/Src/main.c **** 
 105:Core/Src/main.c **** /**
 106:Core/Src/main.c ****   * @brief System Clock Configuration
 107:Core/Src/main.c ****   * @retval None
 108:Core/Src/main.c ****   */
 109:Core/Src/main.c **** void SystemClock_Config(void)
 110:Core/Src/main.c **** {
 111:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 112:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 113:Core/Src/main.c **** 
 114:Core/Src/main.c ****   /** Configure the main internal regulator output voltage 
 115:Core/Src/main.c ****   */
 116:Core/Src/main.c ****   __HAL_RCC_PWR_CLK_ENABLE();
 117:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 118:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB busses clocks 
 119:Core/Src/main.c ****   */
 120:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 121:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 122:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 123:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 124:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 125:Core/Src/main.c ****   {
 126:Core/Src/main.c ****     Error_Handler();
 127:Core/Src/main.c ****   }
 128:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB busses clocks 
 129:Core/Src/main.c ****   */
 130:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 131:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 132:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 133:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 134:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 135:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 136:Core/Src/main.c **** 
 137:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 138:Core/Src/main.c ****   {
 139:Core/Src/main.c ****     Error_Handler();
 140:Core/Src/main.c ****   }
 141:Core/Src/main.c **** }
 142:Core/Src/main.c **** 
 143:Core/Src/main.c **** /**
 144:Core/Src/main.c ****   * @brief GPIO Initialization Function
 145:Core/Src/main.c ****   * @param None
ARM GAS  /var/folders/l6/9thp496x3q75g7xf_hjs22700000gn/T//ccVJxU2q.s 			page 4


 146:Core/Src/main.c ****   * @retval None
 147:Core/Src/main.c ****   */
 148:Core/Src/main.c **** static void MX_GPIO_Init(void)
 149:Core/Src/main.c **** {
  28              		.loc 1 149 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 24
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 30B5     		push	{r4, r5, lr}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 12
  35              		.cfi_offset 4, -12
  36              		.cfi_offset 5, -8
  37              		.cfi_offset 14, -4
  38 0002 87B0     		sub	sp, sp, #28
  39              	.LCFI1:
  40              		.cfi_def_cfa_offset 40
 150:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  41              		.loc 1 150 3 view .LVU1
  42              		.loc 1 150 20 is_stmt 0 view .LVU2
  43 0004 0024     		movs	r4, #0
  44 0006 0194     		str	r4, [sp, #4]
  45 0008 0294     		str	r4, [sp, #8]
  46 000a 0394     		str	r4, [sp, #12]
  47 000c 0494     		str	r4, [sp, #16]
  48 000e 0594     		str	r4, [sp, #20]
 151:Core/Src/main.c **** 
 152:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 153:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  49              		.loc 1 153 3 is_stmt 1 view .LVU3
  50              	.LBB2:
  51              		.loc 1 153 3 view .LVU4
  52 0010 0094     		str	r4, [sp]
  53              		.loc 1 153 3 view .LVU5
  54 0012 0F4B     		ldr	r3, .L3
  55 0014 1A6B     		ldr	r2, [r3, #48]
  56 0016 42F00402 		orr	r2, r2, #4
  57 001a 1A63     		str	r2, [r3, #48]
  58              		.loc 1 153 3 view .LVU6
  59 001c 1B6B     		ldr	r3, [r3, #48]
  60 001e 03F00403 		and	r3, r3, #4
  61 0022 0093     		str	r3, [sp]
  62              		.loc 1 153 3 view .LVU7
  63 0024 009B     		ldr	r3, [sp]
  64              	.LBE2:
 154:Core/Src/main.c **** 
 155:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 156:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOC, LED0_Pin|LED1_Pin, GPIO_PIN_RESET);
  65              		.loc 1 156 3 view .LVU8
  66 0026 0B4D     		ldr	r5, .L3+4
  67 0028 2246     		mov	r2, r4
  68 002a 4FF4C041 		mov	r1, #24576
  69 002e 2846     		mov	r0, r5
  70 0030 FFF7FEFF 		bl	HAL_GPIO_WritePin
  71              	.LVL0:
 157:Core/Src/main.c **** 
 158:Core/Src/main.c ****   /*Configure GPIO pins : LED0_Pin LED1_Pin */
ARM GAS  /var/folders/l6/9thp496x3q75g7xf_hjs22700000gn/T//ccVJxU2q.s 			page 5


 159:Core/Src/main.c ****   GPIO_InitStruct.Pin = LED0_Pin|LED1_Pin;
  72              		.loc 1 159 3 view .LVU9
  73              		.loc 1 159 23 is_stmt 0 view .LVU10
  74 0034 4FF4C043 		mov	r3, #24576
  75 0038 0193     		str	r3, [sp, #4]
 160:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  76              		.loc 1 160 3 is_stmt 1 view .LVU11
  77              		.loc 1 160 24 is_stmt 0 view .LVU12
  78 003a 0123     		movs	r3, #1
  79 003c 0293     		str	r3, [sp, #8]
 161:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
  80              		.loc 1 161 3 is_stmt 1 view .LVU13
  81              		.loc 1 161 24 is_stmt 0 view .LVU14
  82 003e 0394     		str	r4, [sp, #12]
 162:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  83              		.loc 1 162 3 is_stmt 1 view .LVU15
  84              		.loc 1 162 25 is_stmt 0 view .LVU16
  85 0040 0494     		str	r4, [sp, #16]
 163:Core/Src/main.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
  86              		.loc 1 163 3 is_stmt 1 view .LVU17
  87 0042 01A9     		add	r1, sp, #4
  88 0044 2846     		mov	r0, r5
  89 0046 FFF7FEFF 		bl	HAL_GPIO_Init
  90              	.LVL1:
 164:Core/Src/main.c **** 
 165:Core/Src/main.c **** }
  91              		.loc 1 165 1 is_stmt 0 view .LVU18
  92 004a 07B0     		add	sp, sp, #28
  93              	.LCFI2:
  94              		.cfi_def_cfa_offset 12
  95              		@ sp needed
  96 004c 30BD     		pop	{r4, r5, pc}
  97              	.L4:
  98 004e 00BF     		.align	2
  99              	.L3:
 100 0050 00380240 		.word	1073887232
 101 0054 00080240 		.word	1073874944
 102              		.cfi_endproc
 103              	.LFE132:
 105              		.section	.text.SystemClock_Config,"ax",%progbits
 106              		.align	1
 107              		.global	SystemClock_Config
 108              		.syntax unified
 109              		.thumb
 110              		.thumb_func
 111              		.fpu fpv4-sp-d16
 113              	SystemClock_Config:
 114              	.LFB131:
 110:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 115              		.loc 1 110 1 is_stmt 1 view -0
 116              		.cfi_startproc
 117              		@ args = 0, pretend = 0, frame = 80
 118              		@ frame_needed = 0, uses_anonymous_args = 0
 119 0000 10B5     		push	{r4, lr}
 120              	.LCFI3:
 121              		.cfi_def_cfa_offset 8
 122              		.cfi_offset 4, -8
ARM GAS  /var/folders/l6/9thp496x3q75g7xf_hjs22700000gn/T//ccVJxU2q.s 			page 6


 123              		.cfi_offset 14, -4
 124 0002 94B0     		sub	sp, sp, #80
 125              	.LCFI4:
 126              		.cfi_def_cfa_offset 88
 111:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 127              		.loc 1 111 3 view .LVU20
 111:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 128              		.loc 1 111 22 is_stmt 0 view .LVU21
 129 0004 3022     		movs	r2, #48
 130 0006 0021     		movs	r1, #0
 131 0008 08A8     		add	r0, sp, #32
 132 000a FFF7FEFF 		bl	memset
 133              	.LVL2:
 112:Core/Src/main.c **** 
 134              		.loc 1 112 3 is_stmt 1 view .LVU22
 112:Core/Src/main.c **** 
 135              		.loc 1 112 22 is_stmt 0 view .LVU23
 136 000e 0024     		movs	r4, #0
 137 0010 0394     		str	r4, [sp, #12]
 138 0012 0494     		str	r4, [sp, #16]
 139 0014 0594     		str	r4, [sp, #20]
 140 0016 0694     		str	r4, [sp, #24]
 141 0018 0794     		str	r4, [sp, #28]
 116:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 142              		.loc 1 116 3 is_stmt 1 view .LVU24
 143              	.LBB3:
 116:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 144              		.loc 1 116 3 view .LVU25
 145 001a 0194     		str	r4, [sp, #4]
 116:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 146              		.loc 1 116 3 view .LVU26
 147 001c 154B     		ldr	r3, .L7
 148 001e 1A6C     		ldr	r2, [r3, #64]
 149 0020 42F08052 		orr	r2, r2, #268435456
 150 0024 1A64     		str	r2, [r3, #64]
 116:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 151              		.loc 1 116 3 view .LVU27
 152 0026 1B6C     		ldr	r3, [r3, #64]
 153 0028 03F08053 		and	r3, r3, #268435456
 154 002c 0193     		str	r3, [sp, #4]
 116:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 155              		.loc 1 116 3 view .LVU28
 156 002e 019B     		ldr	r3, [sp, #4]
 157              	.LBE3:
 117:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB busses clocks 
 158              		.loc 1 117 3 view .LVU29
 159              	.LBB4:
 117:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB busses clocks 
 160              		.loc 1 117 3 view .LVU30
 161 0030 0294     		str	r4, [sp, #8]
 117:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB busses clocks 
 162              		.loc 1 117 3 view .LVU31
 163 0032 114B     		ldr	r3, .L7+4
 164 0034 1A68     		ldr	r2, [r3]
 165 0036 42F44042 		orr	r2, r2, #49152
 166 003a 1A60     		str	r2, [r3]
 117:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB busses clocks 
ARM GAS  /var/folders/l6/9thp496x3q75g7xf_hjs22700000gn/T//ccVJxU2q.s 			page 7


 167              		.loc 1 117 3 view .LVU32
 168 003c 1B68     		ldr	r3, [r3]
 169 003e 03F44043 		and	r3, r3, #49152
 170 0042 0293     		str	r3, [sp, #8]
 117:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB busses clocks 
 171              		.loc 1 117 3 view .LVU33
 172 0044 029B     		ldr	r3, [sp, #8]
 173              	.LBE4:
 120:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 174              		.loc 1 120 3 view .LVU34
 120:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 175              		.loc 1 120 36 is_stmt 0 view .LVU35
 176 0046 0223     		movs	r3, #2
 177 0048 0893     		str	r3, [sp, #32]
 121:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 178              		.loc 1 121 3 is_stmt 1 view .LVU36
 121:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 179              		.loc 1 121 30 is_stmt 0 view .LVU37
 180 004a 0123     		movs	r3, #1
 181 004c 0B93     		str	r3, [sp, #44]
 122:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 182              		.loc 1 122 3 is_stmt 1 view .LVU38
 122:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 183              		.loc 1 122 41 is_stmt 0 view .LVU39
 184 004e 1023     		movs	r3, #16
 185 0050 0C93     		str	r3, [sp, #48]
 123:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 186              		.loc 1 123 3 is_stmt 1 view .LVU40
 123:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 187              		.loc 1 123 34 is_stmt 0 view .LVU41
 188 0052 0E94     		str	r4, [sp, #56]
 124:Core/Src/main.c ****   {
 189              		.loc 1 124 3 is_stmt 1 view .LVU42
 124:Core/Src/main.c ****   {
 190              		.loc 1 124 7 is_stmt 0 view .LVU43
 191 0054 08A8     		add	r0, sp, #32
 192 0056 FFF7FEFF 		bl	HAL_RCC_OscConfig
 193              	.LVL3:
 130:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 194              		.loc 1 130 3 is_stmt 1 view .LVU44
 130:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 195              		.loc 1 130 31 is_stmt 0 view .LVU45
 196 005a 0F23     		movs	r3, #15
 197 005c 0393     		str	r3, [sp, #12]
 132:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 198              		.loc 1 132 3 is_stmt 1 view .LVU46
 132:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 199              		.loc 1 132 34 is_stmt 0 view .LVU47
 200 005e 0494     		str	r4, [sp, #16]
 133:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 201              		.loc 1 133 3 is_stmt 1 view .LVU48
 133:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 202              		.loc 1 133 35 is_stmt 0 view .LVU49
 203 0060 0594     		str	r4, [sp, #20]
 134:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 204              		.loc 1 134 3 is_stmt 1 view .LVU50
 134:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
ARM GAS  /var/folders/l6/9thp496x3q75g7xf_hjs22700000gn/T//ccVJxU2q.s 			page 8


 205              		.loc 1 134 36 is_stmt 0 view .LVU51
 206 0062 0694     		str	r4, [sp, #24]
 135:Core/Src/main.c **** 
 207              		.loc 1 135 3 is_stmt 1 view .LVU52
 135:Core/Src/main.c **** 
 208              		.loc 1 135 36 is_stmt 0 view .LVU53
 209 0064 0794     		str	r4, [sp, #28]
 137:Core/Src/main.c ****   {
 210              		.loc 1 137 3 is_stmt 1 view .LVU54
 137:Core/Src/main.c ****   {
 211              		.loc 1 137 7 is_stmt 0 view .LVU55
 212 0066 2146     		mov	r1, r4
 213 0068 03A8     		add	r0, sp, #12
 214 006a FFF7FEFF 		bl	HAL_RCC_ClockConfig
 215              	.LVL4:
 141:Core/Src/main.c **** 
 216              		.loc 1 141 1 view .LVU56
 217 006e 14B0     		add	sp, sp, #80
 218              	.LCFI5:
 219              		.cfi_def_cfa_offset 8
 220              		@ sp needed
 221 0070 10BD     		pop	{r4, pc}
 222              	.L8:
 223 0072 00BF     		.align	2
 224              	.L7:
 225 0074 00380240 		.word	1073887232
 226 0078 00700040 		.word	1073770496
 227              		.cfi_endproc
 228              	.LFE131:
 230              		.section	.text.main,"ax",%progbits
 231              		.align	1
 232              		.global	main
 233              		.syntax unified
 234              		.thumb
 235              		.thumb_func
 236              		.fpu fpv4-sp-d16
 238              	main:
 239              	.LFB130:
  67:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 240              		.loc 1 67 1 is_stmt 1 view -0
 241              		.cfi_startproc
 242              		@ Volatile: function does not return.
 243              		@ args = 0, pretend = 0, frame = 0
 244              		@ frame_needed = 0, uses_anonymous_args = 0
 245 0000 08B5     		push	{r3, lr}
 246              	.LCFI6:
 247              		.cfi_def_cfa_offset 8
 248              		.cfi_offset 3, -8
 249              		.cfi_offset 14, -4
  76:Core/Src/main.c **** 
 250              		.loc 1 76 3 view .LVU58
 251 0002 FFF7FEFF 		bl	HAL_Init
 252              	.LVL5:
  83:Core/Src/main.c **** 
 253              		.loc 1 83 3 view .LVU59
 254 0006 FFF7FEFF 		bl	SystemClock_Config
 255              	.LVL6:
ARM GAS  /var/folders/l6/9thp496x3q75g7xf_hjs22700000gn/T//ccVJxU2q.s 			page 9


  90:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 256              		.loc 1 90 3 view .LVU60
 257 000a FFF7FEFF 		bl	MX_GPIO_Init
 258              	.LVL7:
 259              	.L10:
  97:Core/Src/main.c ****   {
 260              		.loc 1 97 3 discriminator 1 view .LVU61
  99:Core/Src/main.c ****     HAL_Delay(2000);
 261              		.loc 1 99 5 discriminator 1 view .LVU62
 262 000e 4FF40051 		mov	r1, #8192
 263 0012 0448     		ldr	r0, .L12
 264 0014 FFF7FEFF 		bl	HAL_GPIO_TogglePin
 265              	.LVL8:
 100:Core/Src/main.c ****   }
 266              		.loc 1 100 5 discriminator 1 view .LVU63
 267 0018 4FF4FA60 		mov	r0, #2000
 268 001c FFF7FEFF 		bl	HAL_Delay
 269              	.LVL9:
 270 0020 F5E7     		b	.L10
 271              	.L13:
 272 0022 00BF     		.align	2
 273              	.L12:
 274 0024 00040240 		.word	1073873920
 275              		.cfi_endproc
 276              	.LFE130:
 278              		.section	.text.Error_Handler,"ax",%progbits
 279              		.align	1
 280              		.global	Error_Handler
 281              		.syntax unified
 282              		.thumb
 283              		.thumb_func
 284              		.fpu fpv4-sp-d16
 286              	Error_Handler:
 287              	.LFB133:
 166:Core/Src/main.c **** 
 167:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 168:Core/Src/main.c **** 
 169:Core/Src/main.c **** /* USER CODE END 4 */
 170:Core/Src/main.c **** 
 171:Core/Src/main.c **** /**
 172:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 173:Core/Src/main.c ****   * @retval None
 174:Core/Src/main.c ****   */
 175:Core/Src/main.c **** void Error_Handler(void)
 176:Core/Src/main.c **** {
 288              		.loc 1 176 1 view -0
 289              		.cfi_startproc
 290              		@ args = 0, pretend = 0, frame = 0
 291              		@ frame_needed = 0, uses_anonymous_args = 0
 292              		@ link register save eliminated.
 177:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 178:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 179:Core/Src/main.c **** 
 180:Core/Src/main.c ****   /* USER CODE END Error_Handler_Debug */
 181:Core/Src/main.c **** }
 293              		.loc 1 181 1 view .LVU65
 294 0000 7047     		bx	lr
ARM GAS  /var/folders/l6/9thp496x3q75g7xf_hjs22700000gn/T//ccVJxU2q.s 			page 10


 295              		.cfi_endproc
 296              	.LFE133:
 298              		.text
 299              	.Letext0:
 300              		.file 2 "/usr/local/Cellar/arm-none-eabi-gcc/8-2018-q4-major/gcc/arm-none-eabi/include/machine/_de
 301              		.file 3 "/usr/local/Cellar/arm-none-eabi-gcc/8-2018-q4-major/gcc/arm-none-eabi/include/sys/_stdint
 302              		.file 4 "Drivers/CMSIS/Include/core_cm4.h"
 303              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h"
 304              		.file 6 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f411xe.h"
 305              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h"
 306              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h"
 307              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 308              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 309              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 310              		.file 12 "<built-in>"
ARM GAS  /var/folders/l6/9thp496x3q75g7xf_hjs22700000gn/T//ccVJxU2q.s 			page 11


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
/var/folders/l6/9thp496x3q75g7xf_hjs22700000gn/T//ccVJxU2q.s:18     .text.MX_GPIO_Init:0000000000000000 $t
/var/folders/l6/9thp496x3q75g7xf_hjs22700000gn/T//ccVJxU2q.s:25     .text.MX_GPIO_Init:0000000000000000 MX_GPIO_Init
/var/folders/l6/9thp496x3q75g7xf_hjs22700000gn/T//ccVJxU2q.s:100    .text.MX_GPIO_Init:0000000000000050 $d
/var/folders/l6/9thp496x3q75g7xf_hjs22700000gn/T//ccVJxU2q.s:106    .text.SystemClock_Config:0000000000000000 $t
/var/folders/l6/9thp496x3q75g7xf_hjs22700000gn/T//ccVJxU2q.s:113    .text.SystemClock_Config:0000000000000000 SystemClock_Config
/var/folders/l6/9thp496x3q75g7xf_hjs22700000gn/T//ccVJxU2q.s:225    .text.SystemClock_Config:0000000000000074 $d
/var/folders/l6/9thp496x3q75g7xf_hjs22700000gn/T//ccVJxU2q.s:231    .text.main:0000000000000000 $t
/var/folders/l6/9thp496x3q75g7xf_hjs22700000gn/T//ccVJxU2q.s:238    .text.main:0000000000000000 main
/var/folders/l6/9thp496x3q75g7xf_hjs22700000gn/T//ccVJxU2q.s:274    .text.main:0000000000000024 $d
/var/folders/l6/9thp496x3q75g7xf_hjs22700000gn/T//ccVJxU2q.s:279    .text.Error_Handler:0000000000000000 $t
/var/folders/l6/9thp496x3q75g7xf_hjs22700000gn/T//ccVJxU2q.s:286    .text.Error_Handler:0000000000000000 Error_Handler

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
HAL_GPIO_TogglePin
HAL_Delay
