#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Tue May 20 18:21:40 2025
# Process ID         : 8940
# Current directory  : C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_io_switch_0_0_synth_1
# Command line       : vivado.exe -log base_io_switch_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source base_io_switch_0_0.tcl
# Log file           : C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_io_switch_0_0_synth_1/base_io_switch_0_0.vds
# Journal file       : C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_io_switch_0_0_synth_1\vivado.jou
# Running On         : DESKTOP-P5G18T7
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : Intel(R) Core(TM) i7-1065G7 CPU @ 1.30GHz
# CPU Frequency      : 1498 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 8
# Host memory        : 16850 MB
# Swap memory        : 6442 MB
# Total Virtual      : 23292 MB
# Available Virtual  : 5745 MB
#-----------------------------------------------------------
source base_io_switch_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 365.820 ; gain = 66.062
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/LUTsofLUV/maths-accelerator/overlay/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: base_io_switch_0_0
Command: synth_design -top base_io_switch_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9476
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1082.848 ; gain = 469.004
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'base_io_switch_0_0' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ip/base_io_switch_0_0/synth/base_io_switch_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'io_switch_v1_1' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/6c92/hdl/io_switch_v1_1.v:4]
INFO: [Synth 8-6157] synthesizing module 'io_switch_v1_1_S_AXI' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/6c92/hdl/io_switch_v1_1_S_AXI.v:4]
INFO: [Synth 8-6157] synthesizing module 'io_switch' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/6c92/src/io_switch.v:7]
INFO: [Synth 8-6157] synthesizing module 'io_switch_bit' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/6c92/src/io_switch_bit.v:57]
WARNING: [Synth 8-324] index 1 out of range [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/6c92/src/io_switch_bit.v:164]
INFO: [Synth 8-6155] done synthesizing module 'io_switch_bit' (0#1) [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/6c92/src/io_switch_bit.v:57]
WARNING: [Synth 8-7071] port 'uart1_rx_i' of module 'io_switch_bit' is unconnected for instance 'd_i' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/6c92/src/io_switch.v:437]
WARNING: [Synth 8-7071] port 'uart1_tx_o' of module 'io_switch_bit' is unconnected for instance 'd_i' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/6c92/src/io_switch.v:437]
WARNING: [Synth 8-7071] port 'sck0_i' of module 'io_switch_bit' is unconnected for instance 'd_i' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/6c92/src/io_switch.v:437]
WARNING: [Synth 8-7071] port 'sck0_o' of module 'io_switch_bit' is unconnected for instance 'd_i' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/6c92/src/io_switch.v:437]
WARNING: [Synth 8-7071] port 'sck0_t' of module 'io_switch_bit' is unconnected for instance 'd_i' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/6c92/src/io_switch.v:437]
WARNING: [Synth 8-7071] port 'miso0_i' of module 'io_switch_bit' is unconnected for instance 'd_i' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/6c92/src/io_switch.v:437]
WARNING: [Synth 8-7071] port 'miso0_o' of module 'io_switch_bit' is unconnected for instance 'd_i' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/6c92/src/io_switch.v:437]
WARNING: [Synth 8-7071] port 'miso0_t' of module 'io_switch_bit' is unconnected for instance 'd_i' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/6c92/src/io_switch.v:437]
WARNING: [Synth 8-7071] port 'mosi0_i' of module 'io_switch_bit' is unconnected for instance 'd_i' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/6c92/src/io_switch.v:437]
WARNING: [Synth 8-7071] port 'mosi0_o' of module 'io_switch_bit' is unconnected for instance 'd_i' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/6c92/src/io_switch.v:437]
WARNING: [Synth 8-7071] port 'mosi0_t' of module 'io_switch_bit' is unconnected for instance 'd_i' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/6c92/src/io_switch.v:437]
WARNING: [Synth 8-7071] port 'ss0_i' of module 'io_switch_bit' is unconnected for instance 'd_i' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/6c92/src/io_switch.v:437]
WARNING: [Synth 8-7071] port 'ss0_o' of module 'io_switch_bit' is unconnected for instance 'd_i' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/6c92/src/io_switch.v:437]
WARNING: [Synth 8-7071] port 'ss0_t' of module 'io_switch_bit' is unconnected for instance 'd_i' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/6c92/src/io_switch.v:437]
WARNING: [Synth 8-7071] port 'sck1_i' of module 'io_switch_bit' is unconnected for instance 'd_i' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/6c92/src/io_switch.v:437]
WARNING: [Synth 8-7071] port 'sck1_o' of module 'io_switch_bit' is unconnected for instance 'd_i' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/6c92/src/io_switch.v:437]
WARNING: [Synth 8-7071] port 'sck1_t' of module 'io_switch_bit' is unconnected for instance 'd_i' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/6c92/src/io_switch.v:437]
WARNING: [Synth 8-7071] port 'miso1_i' of module 'io_switch_bit' is unconnected for instance 'd_i' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/6c92/src/io_switch.v:437]
WARNING: [Synth 8-7071] port 'miso1_o' of module 'io_switch_bit' is unconnected for instance 'd_i' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/6c92/src/io_switch.v:437]
WARNING: [Synth 8-7071] port 'miso1_t' of module 'io_switch_bit' is unconnected for instance 'd_i' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/6c92/src/io_switch.v:437]
WARNING: [Synth 8-7071] port 'mosi1_i' of module 'io_switch_bit' is unconnected for instance 'd_i' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/6c92/src/io_switch.v:437]
WARNING: [Synth 8-7071] port 'mosi1_o' of module 'io_switch_bit' is unconnected for instance 'd_i' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/6c92/src/io_switch.v:437]
WARNING: [Synth 8-7071] port 'mosi1_t' of module 'io_switch_bit' is unconnected for instance 'd_i' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/6c92/src/io_switch.v:437]
WARNING: [Synth 8-7071] port 'ss1_i' of module 'io_switch_bit' is unconnected for instance 'd_i' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/6c92/src/io_switch.v:437]
WARNING: [Synth 8-7071] port 'ss1_o' of module 'io_switch_bit' is unconnected for instance 'd_i' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/6c92/src/io_switch.v:437]
WARNING: [Synth 8-7071] port 'ss1_t' of module 'io_switch_bit' is unconnected for instance 'd_i' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/6c92/src/io_switch.v:437]
WARNING: [Synth 8-7071] port 'sda0_i' of module 'io_switch_bit' is unconnected for instance 'd_i' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/6c92/src/io_switch.v:437]
WARNING: [Synth 8-7071] port 'sda0_o' of module 'io_switch_bit' is unconnected for instance 'd_i' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/6c92/src/io_switch.v:437]
WARNING: [Synth 8-7071] port 'sda0_t' of module 'io_switch_bit' is unconnected for instance 'd_i' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/6c92/src/io_switch.v:437]
WARNING: [Synth 8-7071] port 'scl0_i' of module 'io_switch_bit' is unconnected for instance 'd_i' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/6c92/src/io_switch.v:437]
WARNING: [Synth 8-7071] port 'scl0_o' of module 'io_switch_bit' is unconnected for instance 'd_i' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/6c92/src/io_switch.v:437]
WARNING: [Synth 8-7071] port 'scl0_t' of module 'io_switch_bit' is unconnected for instance 'd_i' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/6c92/src/io_switch.v:437]
WARNING: [Synth 8-7071] port 'sda1_i' of module 'io_switch_bit' is unconnected for instance 'd_i' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/6c92/src/io_switch.v:437]
WARNING: [Synth 8-7071] port 'sda1_o' of module 'io_switch_bit' is unconnected for instance 'd_i' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/6c92/src/io_switch.v:437]
WARNING: [Synth 8-7071] port 'sda1_t' of module 'io_switch_bit' is unconnected for instance 'd_i' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/6c92/src/io_switch.v:437]
WARNING: [Synth 8-7071] port 'scl1_i' of module 'io_switch_bit' is unconnected for instance 'd_i' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/6c92/src/io_switch.v:437]
WARNING: [Synth 8-7071] port 'scl1_o' of module 'io_switch_bit' is unconnected for instance 'd_i' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/6c92/src/io_switch.v:437]
WARNING: [Synth 8-7071] port 'scl1_t' of module 'io_switch_bit' is unconnected for instance 'd_i' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/6c92/src/io_switch.v:437]
WARNING: [Synth 8-7071] port 'pwm_o' of module 'io_switch_bit' is unconnected for instance 'd_i' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/6c92/src/io_switch.v:437]
WARNING: [Synth 8-7071] port 'timer_i_0' of module 'io_switch_bit' is unconnected for instance 'd_i' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/6c92/src/io_switch.v:437]
WARNING: [Synth 8-7071] port 'timer_i_1' of module 'io_switch_bit' is unconnected for instance 'd_i' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/6c92/src/io_switch.v:437]
WARNING: [Synth 8-7071] port 'timer_i_2' of module 'io_switch_bit' is unconnected for instance 'd_i' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/6c92/src/io_switch.v:437]
WARNING: [Synth 8-7071] port 'timer_i_3' of module 'io_switch_bit' is unconnected for instance 'd_i' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/6c92/src/io_switch.v:437]
WARNING: [Synth 8-7071] port 'timer_i_4' of module 'io_switch_bit' is unconnected for instance 'd_i' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/6c92/src/io_switch.v:437]
WARNING: [Synth 8-7071] port 'timer_i_5' of module 'io_switch_bit' is unconnected for instance 'd_i' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/6c92/src/io_switch.v:437]
WARNING: [Synth 8-7071] port 'timer_i_6' of module 'io_switch_bit' is unconnected for instance 'd_i' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/6c92/src/io_switch.v:437]
WARNING: [Synth 8-7071] port 'timer_i_7' of module 'io_switch_bit' is unconnected for instance 'd_i' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/6c92/src/io_switch.v:437]
WARNING: [Synth 8-7071] port 'timer_o' of module 'io_switch_bit' is unconnected for instance 'd_i' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/6c92/src/io_switch.v:437]
WARNING: [Synth 8-7023] instance 'd_i' of module 'io_switch_bit' has 58 connections declared, but only 10 given [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/6c92/src/io_switch.v:437]
WARNING: [Synth 8-7071] port 'uart1_rx_i' of module 'io_switch_bit' is unconnected for instance 'd_i' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/6c92/src/io_switch.v:437]
WARNING: [Synth 8-7071] port 'uart1_tx_o' of module 'io_switch_bit' is unconnected for instance 'd_i' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/6c92/src/io_switch.v:437]
WARNING: [Synth 8-7071] port 'sck0_i' of module 'io_switch_bit' is unconnected for instance 'd_i' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/6c92/src/io_switch.v:437]
WARNING: [Synth 8-7071] port 'sck0_o' of module 'io_switch_bit' is unconnected for instance 'd_i' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/6c92/src/io_switch.v:437]
WARNING: [Synth 8-7071] port 'sck0_t' of module 'io_switch_bit' is unconnected for instance 'd_i' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/6c92/src/io_switch.v:437]
WARNING: [Synth 8-7071] port 'miso0_i' of module 'io_switch_bit' is unconnected for instance 'd_i' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/6c92/src/io_switch.v:437]
WARNING: [Synth 8-7071] port 'miso0_o' of module 'io_switch_bit' is unconnected for instance 'd_i' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/6c92/src/io_switch.v:437]
WARNING: [Synth 8-7071] port 'miso0_t' of module 'io_switch_bit' is unconnected for instance 'd_i' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/6c92/src/io_switch.v:437]
WARNING: [Synth 8-7071] port 'mosi0_i' of module 'io_switch_bit' is unconnected for instance 'd_i' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/6c92/src/io_switch.v:437]
WARNING: [Synth 8-7071] port 'mosi0_o' of module 'io_switch_bit' is unconnected for instance 'd_i' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/6c92/src/io_switch.v:437]
WARNING: [Synth 8-7071] port 'mosi0_t' of module 'io_switch_bit' is unconnected for instance 'd_i' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/6c92/src/io_switch.v:437]
WARNING: [Synth 8-7071] port 'ss0_i' of module 'io_switch_bit' is unconnected for instance 'd_i' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/6c92/src/io_switch.v:437]
WARNING: [Synth 8-7071] port 'ss0_o' of module 'io_switch_bit' is unconnected for instance 'd_i' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/6c92/src/io_switch.v:437]
WARNING: [Synth 8-7071] port 'ss0_t' of module 'io_switch_bit' is unconnected for instance 'd_i' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/6c92/src/io_switch.v:437]
WARNING: [Synth 8-7071] port 'sck1_i' of module 'io_switch_bit' is unconnected for instance 'd_i' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/6c92/src/io_switch.v:437]
WARNING: [Synth 8-7071] port 'sck1_o' of module 'io_switch_bit' is unconnected for instance 'd_i' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/6c92/src/io_switch.v:437]
WARNING: [Synth 8-7071] port 'sck1_t' of module 'io_switch_bit' is unconnected for instance 'd_i' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/6c92/src/io_switch.v:437]
WARNING: [Synth 8-7071] port 'miso1_i' of module 'io_switch_bit' is unconnected for instance 'd_i' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/6c92/src/io_switch.v:437]
WARNING: [Synth 8-7071] port 'miso1_o' of module 'io_switch_bit' is unconnected for instance 'd_i' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/6c92/src/io_switch.v:437]
WARNING: [Synth 8-7071] port 'miso1_t' of module 'io_switch_bit' is unconnected for instance 'd_i' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/6c92/src/io_switch.v:437]
WARNING: [Synth 8-7071] port 'mosi1_i' of module 'io_switch_bit' is unconnected for instance 'd_i' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/6c92/src/io_switch.v:437]
WARNING: [Synth 8-7071] port 'mosi1_o' of module 'io_switch_bit' is unconnected for instance 'd_i' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/6c92/src/io_switch.v:437]
WARNING: [Synth 8-7071] port 'mosi1_t' of module 'io_switch_bit' is unconnected for instance 'd_i' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/6c92/src/io_switch.v:437]
WARNING: [Synth 8-7071] port 'ss1_i' of module 'io_switch_bit' is unconnected for instance 'd_i' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/6c92/src/io_switch.v:437]
WARNING: [Synth 8-7071] port 'ss1_o' of module 'io_switch_bit' is unconnected for instance 'd_i' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/6c92/src/io_switch.v:437]
WARNING: [Synth 8-7071] port 'ss1_t' of module 'io_switch_bit' is unconnected for instance 'd_i' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/6c92/src/io_switch.v:437]
WARNING: [Synth 8-7071] port 'sda0_i' of module 'io_switch_bit' is unconnected for instance 'd_i' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/6c92/src/io_switch.v:437]
WARNING: [Synth 8-7071] port 'sda0_o' of module 'io_switch_bit' is unconnected for instance 'd_i' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/6c92/src/io_switch.v:437]
WARNING: [Synth 8-7071] port 'sda0_t' of module 'io_switch_bit' is unconnected for instance 'd_i' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/6c92/src/io_switch.v:437]
WARNING: [Synth 8-7071] port 'scl0_i' of module 'io_switch_bit' is unconnected for instance 'd_i' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/6c92/src/io_switch.v:437]
WARNING: [Synth 8-7071] port 'scl0_o' of module 'io_switch_bit' is unconnected for instance 'd_i' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/6c92/src/io_switch.v:437]
WARNING: [Synth 8-7071] port 'scl0_t' of module 'io_switch_bit' is unconnected for instance 'd_i' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/6c92/src/io_switch.v:437]
WARNING: [Synth 8-7071] port 'sda1_i' of module 'io_switch_bit' is unconnected for instance 'd_i' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/6c92/src/io_switch.v:437]
WARNING: [Synth 8-7071] port 'sda1_o' of module 'io_switch_bit' is unconnected for instance 'd_i' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/6c92/src/io_switch.v:437]
WARNING: [Synth 8-7071] port 'sda1_t' of module 'io_switch_bit' is unconnected for instance 'd_i' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/6c92/src/io_switch.v:437]
WARNING: [Synth 8-7071] port 'scl1_i' of module 'io_switch_bit' is unconnected for instance 'd_i' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/6c92/src/io_switch.v:437]
WARNING: [Synth 8-7071] port 'scl1_o' of module 'io_switch_bit' is unconnected for instance 'd_i' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/6c92/src/io_switch.v:437]
WARNING: [Synth 8-7071] port 'scl1_t' of module 'io_switch_bit' is unconnected for instance 'd_i' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/6c92/src/io_switch.v:437]
WARNING: [Synth 8-7071] port 'pwm_o' of module 'io_switch_bit' is unconnected for instance 'd_i' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/6c92/src/io_switch.v:437]
WARNING: [Synth 8-7071] port 'timer_i_0' of module 'io_switch_bit' is unconnected for instance 'd_i' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/6c92/src/io_switch.v:437]
WARNING: [Synth 8-7071] port 'timer_i_1' of module 'io_switch_bit' is unconnected for instance 'd_i' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/6c92/src/io_switch.v:437]
WARNING: [Synth 8-7071] port 'timer_i_2' of module 'io_switch_bit' is unconnected for instance 'd_i' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/6c92/src/io_switch.v:437]
WARNING: [Synth 8-7071] port 'timer_i_3' of module 'io_switch_bit' is unconnected for instance 'd_i' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/6c92/src/io_switch.v:437]
WARNING: [Synth 8-7071] port 'timer_i_4' of module 'io_switch_bit' is unconnected for instance 'd_i' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/6c92/src/io_switch.v:437]
WARNING: [Synth 8-7071] port 'timer_i_5' of module 'io_switch_bit' is unconnected for instance 'd_i' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/6c92/src/io_switch.v:437]
WARNING: [Synth 8-7071] port 'timer_i_6' of module 'io_switch_bit' is unconnected for instance 'd_i' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/6c92/src/io_switch.v:437]
WARNING: [Synth 8-7071] port 'timer_i_7' of module 'io_switch_bit' is unconnected for instance 'd_i' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/6c92/src/io_switch.v:437]
WARNING: [Synth 8-7071] port 'timer_o' of module 'io_switch_bit' is unconnected for instance 'd_i' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/6c92/src/io_switch.v:437]
WARNING: [Synth 8-7023] instance 'd_i' of module 'io_switch_bit' has 58 connections declared, but only 10 given [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/6c92/src/io_switch.v:437]
WARNING: [Synth 8-7071] port 'uart1_rx_i' of module 'io_switch_bit' is unconnected for instance 'd_i' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/6c92/src/io_switch.v:437]
WARNING: [Synth 8-7071] port 'uart1_tx_o' of module 'io_switch_bit' is unconnected for instance 'd_i' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/6c92/src/io_switch.v:437]
WARNING: [Synth 8-7071] port 'sck0_i' of module 'io_switch_bit' is unconnected for instance 'd_i' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/6c92/src/io_switch.v:437]
WARNING: [Synth 8-7071] port 'sck0_o' of module 'io_switch_bit' is unconnected for instance 'd_i' [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/6c92/src/io_switch.v:437]
INFO: [Common 17-14] Message 'Synth 8-7071' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7023] instance 'd_i' of module 'io_switch_bit' has 58 connections declared, but only 10 given [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/6c92/src/io_switch.v:437]
WARNING: [Synth 8-7023] instance 'd_i' of module 'io_switch_bit' has 58 connections declared, but only 18 given [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/6c92/src/io_switch.v:451]
WARNING: [Synth 8-7023] instance 'd_i' of module 'io_switch_bit' has 58 connections declared, but only 18 given [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/6c92/src/io_switch.v:469]
WARNING: [Synth 8-7023] instance 'd_i' of module 'io_switch_bit' has 58 connections declared, but only 18 given [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/6c92/src/io_switch.v:469]
WARNING: [Synth 8-7023] instance 'd_i' of module 'io_switch_bit' has 58 connections declared, but only 18 given [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/6c92/src/io_switch.v:469]
WARNING: [Synth 8-7023] instance 'd_i' of module 'io_switch_bit' has 58 connections declared, but only 18 given [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/6c92/src/io_switch.v:469]
WARNING: [Synth 8-7023] instance 'd_i' of module 'io_switch_bit' has 58 connections declared, but only 29 given [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/6c92/src/io_switch.v:487]
WARNING: [Synth 8-7023] instance 'd_i' of module 'io_switch_bit' has 58 connections declared, but only 29 given [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/6c92/src/io_switch.v:487]
WARNING: [Synth 8-7023] instance 'd_i' of module 'io_switch_bit' has 58 connections declared, but only 29 given [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/6c92/src/io_switch.v:509]
WARNING: [Synth 8-7023] instance 'd_i' of module 'io_switch_bit' has 58 connections declared, but only 29 given [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/6c92/src/io_switch.v:509]
WARNING: [Synth 8-7023] instance 'd_i' of module 'io_switch_bit' has 58 connections declared, but only 19 given [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/6c92/src/io_switch.v:531]
WARNING: [Synth 8-7023] instance 'd_i' of module 'io_switch_bit' has 58 connections declared, but only 19 given [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/6c92/src/io_switch.v:531]
WARNING: [Synth 8-7023] instance 'd_i' of module 'io_switch_bit' has 58 connections declared, but only 8 given [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/6c92/src/io_switch.v:548]
WARNING: [Synth 8-7023] instance 'd_i' of module 'io_switch_bit' has 58 connections declared, but only 8 given [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/6c92/src/io_switch.v:548]
WARNING: [Synth 8-7023] instance 'd_i' of module 'io_switch_bit' has 58 connections declared, but only 8 given [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/6c92/src/io_switch.v:561]
WARNING: [Synth 8-7023] instance 'd_i' of module 'io_switch_bit' has 58 connections declared, but only 8 given [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/6c92/src/io_switch.v:561]
WARNING: [Synth 8-7023] instance 'd_i' of module 'io_switch_bit' has 58 connections declared, but only 8 given [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/6c92/src/io_switch.v:561]
WARNING: [Synth 8-7023] instance 'd_i' of module 'io_switch_bit' has 58 connections declared, but only 8 given [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/6c92/src/io_switch.v:561]
INFO: [Synth 8-6155] done synthesizing module 'io_switch' (0#1) [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/6c92/src/io_switch.v:7]
INFO: [Synth 8-6155] done synthesizing module 'io_switch_v1_1_S_AXI' (0#1) [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/6c92/hdl/io_switch_v1_1_S_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'io_switch_v1_1' (0#1) [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/6c92/hdl/io_switch_v1_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'base_io_switch_0_0' (0#1) [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ip/base_io_switch_0_0/synth/base_io_switch_0_0.v:53]
WARNING: [Synth 8-3848] Net uart1_rx_int in module/entity io_switch does not have driver. [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/6c92/src/io_switch.v:94]
WARNING: [Synth 8-3848] Net sda0_int in module/entity io_switch does not have driver. [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/6c92/src/io_switch.v:94]
WARNING: [Synth 8-3848] Net scl0_int in module/entity io_switch does not have driver. [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/6c92/src/io_switch.v:94]
WARNING: [Synth 8-3848] Net sda1_int in module/entity io_switch does not have driver. [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/6c92/src/io_switch.v:94]
WARNING: [Synth 8-3848] Net scl1_int in module/entity io_switch does not have driver. [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/6c92/src/io_switch.v:94]
WARNING: [Synth 8-3848] Net sck1_int in module/entity io_switch does not have driver. [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/6c92/src/io_switch.v:94]
WARNING: [Synth 8-3848] Net mosi1_int in module/entity io_switch does not have driver. [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/6c92/src/io_switch.v:94]
WARNING: [Synth 8-3848] Net miso1_int in module/entity io_switch does not have driver. [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/6c92/src/io_switch.v:94]
WARNING: [Synth 8-6014] Unused sequential element slv_reg8_reg was removed.  [c:/LUTsofLUV/maths-accelerator/overlay/base/base.gen/sources_1/bd/base/ipshared/6c92/hdl/io_switch_v1_1_S_AXI.v:301]
WARNING: [Synth 8-7129] Port gpio_sel5[31] in module io_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port gpio_sel5[30] in module io_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port gpio_sel5[29] in module io_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port gpio_sel5[28] in module io_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port gpio_sel5[27] in module io_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port gpio_sel5[26] in module io_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port gpio_sel5[25] in module io_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port gpio_sel5[24] in module io_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port gpio_sel5[23] in module io_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port gpio_sel5[22] in module io_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port gpio_sel5[21] in module io_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port gpio_sel5[20] in module io_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port gpio_sel5[19] in module io_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port gpio_sel5[18] in module io_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port gpio_sel5[17] in module io_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port gpio_sel5[16] in module io_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port gpio_sel5[15] in module io_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port gpio_sel5[14] in module io_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port gpio_sel5[13] in module io_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port gpio_sel5[12] in module io_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port gpio_sel5[11] in module io_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port gpio_sel5[10] in module io_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port gpio_sel5[9] in module io_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port gpio_sel5[8] in module io_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port gpio_sel5[7] in module io_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port gpio_sel5[6] in module io_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port gpio_sel5[5] in module io_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port gpio_sel5[4] in module io_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port gpio_sel5[3] in module io_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port gpio_sel5[2] in module io_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port gpio_sel5[1] in module io_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port gpio_sel5[0] in module io_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port gpio_sel6[31] in module io_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port gpio_sel6[30] in module io_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port gpio_sel6[29] in module io_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port gpio_sel6[28] in module io_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port gpio_sel6[27] in module io_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port gpio_sel6[26] in module io_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port gpio_sel6[25] in module io_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port gpio_sel6[24] in module io_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port gpio_sel6[23] in module io_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port gpio_sel6[22] in module io_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port gpio_sel6[21] in module io_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port gpio_sel6[20] in module io_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port gpio_sel6[19] in module io_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port gpio_sel6[18] in module io_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port gpio_sel6[17] in module io_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port gpio_sel6[16] in module io_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port gpio_sel6[15] in module io_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port gpio_sel6[14] in module io_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port gpio_sel6[13] in module io_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port gpio_sel6[12] in module io_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port gpio_sel6[11] in module io_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port gpio_sel6[10] in module io_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port gpio_sel6[9] in module io_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port gpio_sel6[8] in module io_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port gpio_sel6[7] in module io_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port gpio_sel6[6] in module io_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port gpio_sel6[5] in module io_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port gpio_sel6[4] in module io_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port gpio_sel6[3] in module io_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port gpio_sel6[2] in module io_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port gpio_sel6[1] in module io_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port gpio_sel6[0] in module io_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port gpio_sel7[31] in module io_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port gpio_sel7[30] in module io_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port gpio_sel7[29] in module io_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port gpio_sel7[28] in module io_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port gpio_sel7[27] in module io_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port gpio_sel7[26] in module io_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port gpio_sel7[25] in module io_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port gpio_sel7[24] in module io_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port gpio_sel7[23] in module io_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port gpio_sel7[22] in module io_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port gpio_sel7[21] in module io_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port gpio_sel7[20] in module io_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port gpio_sel7[19] in module io_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port gpio_sel7[18] in module io_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port gpio_sel7[17] in module io_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port gpio_sel7[16] in module io_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port gpio_sel7[15] in module io_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port gpio_sel7[14] in module io_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port gpio_sel7[13] in module io_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port gpio_sel7[12] in module io_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port gpio_sel7[11] in module io_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port gpio_sel7[10] in module io_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port gpio_sel7[9] in module io_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port gpio_sel7[8] in module io_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port gpio_sel7[7] in module io_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port gpio_sel7[6] in module io_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port gpio_sel7[5] in module io_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port gpio_sel7[4] in module io_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port gpio_sel7[3] in module io_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port gpio_sel7[2] in module io_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port gpio_sel7[1] in module io_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port gpio_sel7[0] in module io_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port uart1_tx_o in module io_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port sda0_o in module io_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port sda0_t in module io_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port scl0_o in module io_switch is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1201.383 ; gain = 587.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1201.383 ; gain = 587.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1201.383 ; gain = 587.539
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 1201.383 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1285.660 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.116 . Memory (MB): peak = 1285.719 ; gain = 0.059
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 1285.719 ; gain = 671.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 1285.719 ; gain = 671.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 1285.719 ; gain = 671.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 1285.719 ; gain = 671.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 9     
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 8     
	  10 Input   32 Bit        Muxes := 8     
	   2 Input   24 Bit        Muxes := 20    
	   2 Input    1 Bit        Muxes := 45    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:49 ; elapsed = 00:00:54 . Memory (MB): peak = 1285.719 ; gain = 671.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:04 ; elapsed = 00:01:10 . Memory (MB): peak = 1390.715 ; gain = 776.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:05 ; elapsed = 00:01:11 . Memory (MB): peak = 1391.902 ; gain = 778.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:05 ; elapsed = 00:01:11 . Memory (MB): peak = 1405.426 ; gain = 791.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:13 ; elapsed = 00:01:19 . Memory (MB): peak = 1613.727 ; gain = 999.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:13 ; elapsed = 00:01:19 . Memory (MB): peak = 1613.727 ; gain = 999.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:13 ; elapsed = 00:01:19 . Memory (MB): peak = 1613.727 ; gain = 999.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:13 ; elapsed = 00:01:19 . Memory (MB): peak = 1613.727 ; gain = 999.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:13 ; elapsed = 00:01:19 . Memory (MB): peak = 1613.727 ; gain = 999.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:13 ; elapsed = 00:01:19 . Memory (MB): peak = 1613.727 ; gain = 999.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |     1|
|2     |LUT2  |    25|
|3     |LUT3  |    38|
|4     |LUT4  |   101|
|5     |LUT5  |    33|
|6     |LUT6  |   363|
|7     |MUXF7 |    21|
|8     |MUXF8 |     9|
|9     |FDRE  |   301|
|10    |FDSE  |     1|
+------+------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:13 ; elapsed = 00:01:19 . Memory (MB): peak = 1613.727 ; gain = 999.883
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 120 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:52 ; elapsed = 00:01:15 . Memory (MB): peak = 1613.727 ; gain = 915.547
Synthesis Optimization Complete : Time (s): cpu = 00:01:13 ; elapsed = 00:01:20 . Memory (MB): peak = 1613.727 ; gain = 999.883
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1613.727 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 30 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1613.727 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: d32c100f
INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 231 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:23 ; elapsed = 00:01:32 . Memory (MB): peak = 1613.727 ; gain = 1229.344
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1613.727 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_io_switch_0_0_synth_1/base_io_switch_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP base_io_switch_0_0, cache-ID = 385e0998088c5cd9
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1613.727 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_io_switch_0_0_synth_1/base_io_switch_0_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file base_io_switch_0_0_utilization_synth.rpt -pb base_io_switch_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue May 20 18:23:34 2025...
