
---------- Begin Simulation Statistics ----------
final_tick                               168334418000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 234304                       # Simulator instruction rate (inst/s)
host_mem_usage                                 659372                       # Number of bytes of host memory used
host_op_rate                                   234764                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   426.80                       # Real time elapsed on the host
host_tick_rate                              394414491                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196356                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.168334                       # Number of seconds simulated
sim_ticks                                168334418000                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196356                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.683344                       # CPI: cycles per instruction
system.cpu.discardedOps                        189512                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        35370053                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.594056                       # IPC: instructions per cycle
system.cpu.numCycles                        168334418                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526863     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20723      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42690537     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958215     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196356                       # Class of committed instruction
system.cpu.tickCycles                       132964365                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       271818                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        552389                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          381                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            2                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       874789                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          761                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1750660                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            763                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4485794                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3735478                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             80999                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2103845                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2101835                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.904461                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65377                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 14                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             693                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                288                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              405                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          171                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51148901                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51148901                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51149373                       # number of overall hits
system.cpu.dcache.overall_hits::total        51149373                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       920272                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         920272                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       928219                       # number of overall misses
system.cpu.dcache.overall_misses::total        928219                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  47523928000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  47523928000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  47523928000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  47523928000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52069173                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52069173                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52077592                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52077592                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.017674                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017674                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.017824                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.017824                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 51641.175652                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 51641.175652                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 51199.046777                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 51199.046777                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        85362                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3509                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    24.326589                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       777670                       # number of writebacks
system.cpu.dcache.writebacks::total            777670                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        53043                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        53043                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        53043                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        53043                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       867229                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       867229                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       875172                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       875172                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  44172904000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  44172904000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  44941757999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  44941757999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.016655                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.016655                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.016805                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.016805                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 50935.685961                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 50935.685961                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 51351.914822                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 51351.914822                       # average overall mshr miss latency
system.cpu.dcache.replacements                 874660                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40594042                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40594042                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       526049                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        526049                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  22031158000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  22031158000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41120091                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41120091                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.012793                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.012793                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 41880.429390                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 41880.429390                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           49                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           49                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       526000                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       526000                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  20976700000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  20976700000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.012792                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.012792                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 39879.657795                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 39879.657795                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10554859                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10554859                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       394223                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       394223                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  25492770000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  25492770000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949082                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949082                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.036005                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.036005                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 64665.861708                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 64665.861708                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        52994                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        52994                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       341229                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       341229                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  23196204000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  23196204000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.031165                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.031165                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 67978.407462                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 67978.407462                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          472                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           472                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7947                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7947                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.943936                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.943936                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7943                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7943                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    768853999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    768853999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.943461                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.943461                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 96796.424399                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 96796.424399                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 168334418000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           507.562407                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52024621                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            875172                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             59.445025                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   507.562407                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.991333                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.991333                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          222                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          257                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         105030508                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        105030508                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 168334418000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 168334418000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 168334418000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42685910                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43475102                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11024942                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     10278237                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10278237                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10278237                       # number of overall hits
system.cpu.icache.overall_hits::total        10278237                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          700                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            700                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          700                       # number of overall misses
system.cpu.icache.overall_misses::total           700                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     69610000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     69610000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     69610000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     69610000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10278937                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10278937                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10278937                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10278937                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000068                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000068                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000068                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000068                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 99442.857143                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 99442.857143                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 99442.857143                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 99442.857143                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          128                       # number of writebacks
system.cpu.icache.writebacks::total               128                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          700                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          700                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          700                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          700                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     68210000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     68210000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     68210000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     68210000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000068                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000068                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000068                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000068                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 97442.857143                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 97442.857143                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 97442.857143                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 97442.857143                       # average overall mshr miss latency
system.cpu.icache.replacements                    128                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10278237                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10278237                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          700                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           700                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     69610000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     69610000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10278937                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10278937                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000068                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000068                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 99442.857143                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 99442.857143                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          700                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          700                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     68210000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     68210000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000068                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000068                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 97442.857143                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 97442.857143                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 168334418000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           463.423420                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10278937                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               700                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          14684.195714                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   463.423420                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.452562                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.452562                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          572                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          572                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.558594                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          20558574                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         20558574                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 168334418000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 168334418000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 168334418000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 168334418000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100196356                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   41                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               595244                       # number of demand (read+write) hits
system.l2.demand_hits::total                   595285                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  41                       # number of overall hits
system.l2.overall_hits::.cpu.data              595244                       # number of overall hits
system.l2.overall_hits::total                  595285                       # number of overall hits
system.l2.demand_misses::.cpu.inst                659                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             279928                       # number of demand (read+write) misses
system.l2.demand_misses::total                 280587                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               659                       # number of overall misses
system.l2.overall_misses::.cpu.data            279928                       # number of overall misses
system.l2.overall_misses::total                280587                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     65213000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  29788550000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      29853763000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     65213000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  29788550000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     29853763000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              700                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           875172                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               875872                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             700                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          875172                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              875872                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.941429                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.319855                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.320352                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.941429                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.319855                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.320352                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 98957.511381                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 106415.042439                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 106397.527327                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 98957.511381                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 106415.042439                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 106397.527327                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              193585                       # number of writebacks
system.l2.writebacks::total                    193585                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           659                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        279922                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            280581                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          659                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       279922                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           280581                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     52033000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  24189650000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  24241683000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     52033000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  24189650000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  24241683000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.941429                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.319848                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.320345                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.941429                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.319848                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.320345                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 78957.511381                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 86415.680082                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 86398.163097                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 78957.511381                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 86415.680082                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 86398.163097                       # average overall mshr miss latency
system.l2.replacements                         272568                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       777670                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           777670                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       777670                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       777670                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          123                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              123                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          123                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          123                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            3                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             3                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            170232                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                170232                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          170997                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              170997                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  18581009000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   18581009000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        341229                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            341229                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.501121                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.501121                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 108662.777710                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 108662.777710                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       170997                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         170997                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  15161069000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  15161069000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.501121                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.501121                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 88662.777710                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88662.777710                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             41                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 41                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          659                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              659                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     65213000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     65213000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          700                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            700                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.941429                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.941429                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 98957.511381                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 98957.511381                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          659                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          659                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     52033000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     52033000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.941429                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.941429                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 78957.511381                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78957.511381                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        425012                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            425012                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       108931                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          108931                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  11207541000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  11207541000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       533943                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        533943                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.204012                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.204012                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 102886.607118                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 102886.607118                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data       108925                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       108925                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   9028581000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   9028581000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.204001                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.204001                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 82888.051412                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 82888.051412                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 168334418000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8085.695272                       # Cycle average of tags in use
system.l2.tags.total_refs                     1750270                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    280760                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.234043                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      10.467188                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        24.134281                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      8051.093803                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001278                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002946                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.982800                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.987023                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          234                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2465                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5248                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          245                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   7281876                       # Number of tag accesses
system.l2.tags.data_accesses                  7281876                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 168334418000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    193585.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       659.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    279381.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.027104344500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        11361                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        11361                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              784740                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             182446                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      280581                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     193585                       # Number of write requests accepted
system.mem_ctrls.readBursts                    280581                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   193585                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    541                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.88                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                280581                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               193585                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  226367                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   53573                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      63                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      36                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  11313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  11439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  11414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  11422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  11435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  11412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  11444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  11409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  11415                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  11401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  11384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  11398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  11387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  11364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  11361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  11362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        11361                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.647918                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.169347                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     28.381536                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63          11191     98.50%     98.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127          104      0.92%     99.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           15      0.13%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            9      0.08%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319           28      0.25%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            5      0.04%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            1      0.01%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511            2      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639            2      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151            2      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         11361                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        11361                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.036969                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.004357                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.056939                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             5627     49.53%     49.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              191      1.68%     51.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             5049     44.44%     95.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              486      4.28%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                6      0.05%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         11361                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   34624                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                17957184                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             12389440                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    106.68                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     73.60                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  168318679000                       # Total gap between requests
system.mem_ctrls.avgGap                     354978.38                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        42176                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     17880384                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     12387648                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 250548.880621668213                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 106219418.538637757301                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 73589513.940042838454                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          659                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       279922                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       193585                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     18201250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   9787578250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 4043378720250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     27619.50                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     34965.38                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  20886838.96                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        42176                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     17915008                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      17957184                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        42176                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        42176                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     12389440                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     12389440                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          659                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       279922                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         280581                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       193585                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        193585                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       250549                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    106425104                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        106675653                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       250549                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       250549                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     73600159                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        73600159                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     73600159                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       250549                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    106425104                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       180275813                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               280040                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              193557                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        17111                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        17285                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        17029                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        16751                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        17954                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        16846                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        17694                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        18514                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        18518                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        17163                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        16282                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        18194                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        17076                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        18004                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        17880                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        17739                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        11500                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        11713                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        11575                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        11417                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        12472                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        11663                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        12408                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        13201                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        13233                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        12101                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        10977                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        12783                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        11492                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        12425                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        12330                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        12267                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              4555029500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1400200000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         9805779500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                16265.64                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           35015.64                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              145990                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              98572                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            52.13                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           50.93                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       229035                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   132.338760                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    88.986814                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   190.313676                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       175447     76.60%     76.60% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        28334     12.37%     88.97% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         6079      2.65%     91.63% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1787      0.78%     92.41% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         9324      4.07%     96.48% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          665      0.29%     96.77% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          522      0.23%     97.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          572      0.25%     97.25% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         6305      2.75%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       229035                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              17922560                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           12387648                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              106.469967                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               73.589514                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.41                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.83                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.57                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               51.64                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 168334418000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       806348760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       428584530                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      993773760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     500853780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 13287902160.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  41556222780                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  29645702880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   87219388650                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   518.131643                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  76642142750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   5620940000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  86071335250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       828961140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       440603295                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     1005711840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     509513760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 13287902160.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  41216101500                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  29932120800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   87220914495                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   518.140708                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  77387932500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   5620940000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  85325545500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 168334418000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             109584                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       193585                       # Transaction distribution
system.membus.trans_dist::CleanEvict            78223                       # Transaction distribution
system.membus.trans_dist::ReadExReq            170997                       # Transaction distribution
system.membus.trans_dist::ReadExResp           170997                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        109584                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       832970                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 832970                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     30346624                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                30346624                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            280581                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  280581    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              280581                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 168334418000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          1326729000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1526425750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            534643                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       971255                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          128                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          175973                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           341229                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          341229                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           700                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       533943                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1528                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2625004                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2626532                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        52992                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    105781888                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              105834880                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          272568                       # Total snoops (count)
system.tol2bus.snoopTraffic                  12389440                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1148440                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000999                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.031642                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1147295     99.90%     99.90% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1143      0.10%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1148440                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 168334418000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         3306256000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2100000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2625521994                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
