#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Fri May 17 20:37:09 2024
# Process ID: 20876
# Current directory: C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4980 C:\Users\mohamedabdelfatah572\Downloads\RISC_V_CPU\RISC_V_CPU\RISC_V_CPU.xpr
# Log file: C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/vivado.log
# Journal file: C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU\vivado.jou
# Running On: CSE-P07-2168-49, OS: Windows, CPU Frequency: 3696 MHz, CPU Physical cores: 8, Host memory: 34020 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'C:/Users/Omar Ganna/AUC/Digital 1/RISCV32I-CPU/RISC_V_CPU' since last save.
Scanning sources...
Finished scanning sources
INFO: [Project 1-230] Project 'RISC_V_CPU.xpr' upgraded for this version of Vivado.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.1/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:07 . Memory (MB): peak = 1608.105 ; gain = 0.000
upgrade_project -migrate_output_products
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'cpu_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/Branch_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Branch_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/Sev_segment_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sev_segment_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/data_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/registerFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registerFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.srcs/sim_1/new/cpu_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 32 for port 'immediate' [C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/CPU.v:64]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_div(n=250000)
Compiling module xil_defaultlib.clk_div(n=100000000)
Compiling module xil_defaultlib.program_ROM_default
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.registerFile
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.data_display
Compiling module xil_defaultlib.Sev_segment_display
Compiling module xil_defaultlib.Branch_Control
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.cpu_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_sim_behav -key {Behavioral:sim_1:Functional:cpu_sim} -tclbatch {cpu_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source cpu_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File C:/Users/Omar Ganna/AUC/Digital 1/RISCV32I-CPU/assembly.txt referenced on C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/ROM.v at line 24 cannot be opened for reading. Please ensure that this file is available in the current working directory.
not enabled
not enabled
not enabled
not enabled
not enabled
not enabled
not enabled
not enabled
not enabled
not enabled
not enabled
not enabled
not enabled
not enabled
not enabled
not enabled
not enabled
not enabled
not enabled
not enabled
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1608.105 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'cpu_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_sim_vlog.prj"
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/Branch_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Branch_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/Sev_segment_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sev_segment_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/data_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/registerFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registerFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.srcs/sim_1/new/cpu_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_sim
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_project
open_project C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.1/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'cpu_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 32 for port 'immediate' [C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/CPU.v:64]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_div(n=250000)
Compiling module xil_defaultlib.clk_div(n=100000000)
Compiling module xil_defaultlib.program_ROM_default
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.registerFile
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.data_display
Compiling module xil_defaultlib.Sev_segment_display
Compiling module xil_defaultlib.Branch_Control
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.cpu_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_sim_behav -key {Behavioral:sim_1:Functional:cpu_sim} -tclbatch {cpu_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source cpu_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPURISC_V_CPU/assembly.txt referenced on C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/ROM.v at line 24 cannot be opened for reading. Please ensure that this file is available in the current working directory.
not enabled
not enabled
not enabled
not enabled
not enabled
not enabled
not enabled
not enabled
not enabled
not enabled
not enabled
not enabled
not enabled
not enabled
not enabled
not enabled
not enabled
not enabled
not enabled
not enabled
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1608.105 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'cpu_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/Branch_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Branch_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/Sev_segment_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sev_segment_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/data_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/registerFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registerFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.srcs/sim_1/new/cpu_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 32 for port 'immediate' [C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/CPU.v:64]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_div(n=250000)
Compiling module xil_defaultlib.clk_div(n=100000000)
Compiling module xil_defaultlib.program_ROM_default
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.registerFile
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.data_display
Compiling module xil_defaultlib.Sev_segment_display
Compiling module xil_defaultlib.Branch_Control
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.cpu_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_sim_behav -key {Behavioral:sim_1:Functional:cpu_sim} -tclbatch {cpu_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source cpu_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPURISC_V_CPU/assembly.txt referenced on C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/ROM.v at line 24 cannot be opened for reading. Please ensure that this file is available in the current working directory.
diofskldfusfpd     x
not enabled
not enabled
not enabled
not enabled
not enabled
not enabled
not enabled
not enabled
not enabled
not enabled
not enabled
not enabled
not enabled
not enabled
not enabled
not enabled
not enabled
not enabled
not enabled
not enabled
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1608.105 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'cpu_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/Branch_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Branch_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/Sev_segment_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sev_segment_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/data_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/registerFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registerFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.srcs/sim_1/new/cpu_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 32 for port 'immediate' [C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/CPU.v:64]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_div(n=250000)
Compiling module xil_defaultlib.clk_div(n=100000000)
Compiling module xil_defaultlib.program_ROM_default
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.registerFile
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.data_display
Compiling module xil_defaultlib.Sev_segment_display
Compiling module xil_defaultlib.Branch_Control
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.cpu_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_sim_behav -key {Behavioral:sim_1:Functional:cpu_sim} -tclbatch {cpu_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source cpu_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
diofskldfusfpd   147
not enabled
Cannot write x0 register
Cannot write x0 register
Cannot write x0 register
Cannot write x0 register
Cannot write x0 register
Cannot write x0 register
Cannot write x0 register
Cannot write x0 register
Cannot write x0 register
Cannot write x0 register
Cannot write x0 register
Cannot write x0 register
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1608.105 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'cpu_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'cpu_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 32 for port 'immediate' [C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/CPU.v:64]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
diofskldfusfpd   147
not enabled
Cannot write x0 register
Cannot write x0 register
Cannot write x0 register
Cannot write x0 register
Cannot write x0 register
Cannot write x0 register
Cannot write x0 register
Cannot write x0 register
Cannot write x0 register
Cannot write x0 register
Cannot write x0 register
Cannot write x0 register
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1608.105 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'cpu_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/Branch_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Branch_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/Sev_segment_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sev_segment_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/data_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/registerFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registerFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.srcs/sim_1/new/cpu_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 32 for port 'immediate' [C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/CPU.v:64]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_div(n=250000)
Compiling module xil_defaultlib.clk_div(n=100000000)
Compiling module xil_defaultlib.program_ROM_default
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.registerFile
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.data_display
Compiling module xil_defaultlib.Sev_segment_display
Compiling module xil_defaultlib.Branch_Control
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.cpu_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_sim_behav -key {Behavioral:sim_1:Functional:cpu_sim} -tclbatch {cpu_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source cpu_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
diofskldfusfpd   147
not enabled
Cannot write x0 register
Cannot write x0 register
Cannot write x0 register
Cannot write x0 register
Cannot write x0 register
Cannot write x0 register
Cannot write x0 register
Cannot write x0 register
Cannot write x0 register
Cannot write x0 register
Cannot write x0 register
Cannot write x0 register
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1608.105 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'cpu_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/Branch_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Branch_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/Sev_segment_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sev_segment_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/data_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/registerFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registerFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.srcs/sim_1/new/cpu_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'cpu_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 32 for port 'immediate' [C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/CPU.v:64]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_div(n=250000)
Compiling module xil_defaultlib.clk_div(n=100000000)
Compiling module xil_defaultlib.program_ROM_default
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.registerFile
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.data_display
Compiling module xil_defaultlib.Sev_segment_display
Compiling module xil_defaultlib.Branch_Control
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.cpu_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
diofskldfusfpd   147
not enabled
Cannot write x0 register
Cannot write x0 register
Cannot write x0 register
Cannot write x0 register
Cannot write x0 register
Cannot write x0 register
Cannot write x0 register
Cannot write x0 register
Cannot write x0 register
Cannot write x0 register
Cannot write x0 register
Cannot write x0 register
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1608.105 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'cpu_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'cpu_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 32 for port 'immediate' [C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/CPU.v:64]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
diofskldfusfpd   147
not enabled
Cannot write x0 register
Cannot write x0 register
Cannot write x0 register
Cannot write x0 register
Cannot write x0 register
Cannot write x0 register
Cannot write x0 register
Cannot write x0 register
Cannot write x0 register
Cannot write x0 register
Cannot write x0 register
Cannot write x0 register
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1608.105 ; gain = 0.000
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'cpu_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/Branch_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Branch_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/Sev_segment_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sev_segment_display
ERROR: [VRFC 10-1280] procedural assignment to a non-register sel is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/Sev_segment_display.v:19]
ERROR: [VRFC 10-1280] procedural assignment to a non-register sel is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/Sev_segment_display.v:20]
ERROR: [VRFC 10-1280] procedural assignment to a non-register sel is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/Sev_segment_display.v:21]
ERROR: [VRFC 10-8530] module 'Sev_segment_display' is ignored due to previous errors [C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/Sev_segment_display.v:14]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 8
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Fri May 17 20:54:59 2024] Launched synth_1...
Run output will be captured here: C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Fri May 17 20:57:36 2024] Launched synth_1...
Run output will be captured here: C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.runs/synth_1

launch_runs synth_1 -jobs 8
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Fri May 17 20:58:04 2024] Launched synth_1...
Run output will be captured here: C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Fri May 17 20:59:11 2024] Launched synth_1...
Run output will be captured here: C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Fri May 17 21:00:08 2024] Launched impl_1...
Run output will be captured here: C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1160] Copying file C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.runs/synth_1/CPU.dcp to C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.srcs/utils_1/imports/synth_1 and adding it to utils fileset
launch_runs synth_1 -jobs 8
[Fri May 17 21:01:34 2024] Launched synth_1...
Run output will be captured here: C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'cpu_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/Branch_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Branch_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/Sev_segment_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sev_segment_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/data_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/registerFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registerFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.srcs/sim_1/new/cpu_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log"
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'programCounter' on this module [C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.srcs/sim_1/new/cpu_sim.v:31]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'elaborate' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_runs synth_1 -jobs 8
[Fri May 17 21:02:26 2024] Launched synth_1...
Run output will be captured here: C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Fri May 17 21:04:23 2024] Launched synth_1...
Run output will be captured here: C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Fri May 17 21:05:22 2024] Launched impl_1...
Run output will be captured here: C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri May 17 21:06:30 2024] Launched impl_1...
Run output will be captured here: C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.1
  **** Build date : Apr 18 2022 at 16:02:36
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.1.0
  ****** Build date   : Apr 12 2022-21:12:08
    **** Build number : 2022.1.1649790728
      ** Copyright 2017-2024 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1608.105 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B9A71CA
open_hw_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3330.078 ; gain = 1721.973
set_property PROGRAM.FILE {C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.runs/impl_1/CPU.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.runs/impl_1/CPU.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.srcs/utils_1/imports/synth_1/CPU.dcp with file C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.runs/synth_1/CPU.dcp
launch_runs synth_1 -jobs 8
[Fri May 17 21:21:54 2024] Launched synth_1...
Run output will be captured here: C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Fri May 17 21:23:01 2024] Launched impl_1...
Run output will be captured here: C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri May 17 21:24:13 2024] Launched impl_1...
Run output will be captured here: C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.runs/impl_1/CPU.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.srcs/utils_1/imports/synth_1/CPU.dcp with file C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.runs/synth_1/CPU.dcp
launch_runs synth_1 -jobs 8
[Fri May 17 21:29:42 2024] Launched synth_1...
Run output will be captured here: C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Fri May 17 21:30:49 2024] Launched impl_1...
Run output will be captured here: C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri May 17 21:32:12 2024] Launched impl_1...
Run output will be captured here: C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.runs/impl_1/CPU.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.runs/impl_1/CPU.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.runs/impl_1/CPU.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.runs/impl_1/CPU.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.runs/impl_1/CPU.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.runs/impl_1/CPU.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.runs/impl_1/CPU.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'cpu_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/Branch_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Branch_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/Sev_segment_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sev_segment_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/data_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/registerFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registerFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.srcs/sim_1/new/cpu_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 32 for port 'immediate' [C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/CPU.v:65]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_div(n=250000)
Compiling module xil_defaultlib.clk_div(n=100000000)
Compiling module xil_defaultlib.program_ROM_default
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.registerFile
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.data_display
Compiling module xil_defaultlib.Sev_segment_display
Compiling module xil_defaultlib.Branch_Control
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.cpu_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_sim_behav -key {Behavioral:sim_1:Functional:cpu_sim} -tclbatch {cpu_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source cpu_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
diofskldfusfpd   147
not enabled
not enabled
Cannot write x0 register
Cannot write x0 register
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 3388.801 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'cpu_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/Branch_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Branch_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/Sev_segment_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sev_segment_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/data_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/registerFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registerFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.srcs/sim_1/new/cpu_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'cpu_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 32 for port 'immediate' [C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/CPU.v:65]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_div(n=250000)
Compiling module xil_defaultlib.clk_div(n=100000000)
Compiling module xil_defaultlib.program_ROM_default
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.registerFile
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.data_display
Compiling module xil_defaultlib.Sev_segment_display
Compiling module xil_defaultlib.Branch_Control
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.cpu_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
diofskldfusfpd   147
not enabled
not enabled
Cannot write x0 register
Cannot write x0 register
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 3400.930 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'cpu_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/Branch_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Branch_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/Sev_segment_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sev_segment_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/data_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/registerFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registerFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.srcs/sim_1/new/cpu_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 32 for port 'immediate' [C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/CPU.v:65]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_div(n=250000)
Compiling module xil_defaultlib.clk_div(n=100000000)
Compiling module xil_defaultlib.program_ROM_default
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.registerFile
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.data_display
Compiling module xil_defaultlib.Sev_segment_display
Compiling module xil_defaultlib.Branch_Control
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.cpu_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_sim_behav -key {Behavioral:sim_1:Functional:cpu_sim} -tclbatch {cpu_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source cpu_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
diofskldfusfpd   147
not enabled
not enabled
Cannot write x0 register
Cannot write x0 register
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 3401.930 ; gain = 0.570
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.srcs/utils_1/imports/synth_1/CPU.dcp with file C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.runs/synth_1/CPU.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.runs/synth_1

launch_runs synth_1 -jobs 8
[Fri May 17 22:41:42 2024] Launched synth_1...
Run output will be captured here: C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Fri May 17 22:42:49 2024] Launched impl_1...
Run output will be captured here: C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri May 17 22:44:07 2024] Launched impl_1...
Run output will be captured here: C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.runs/impl_1/CPU.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.srcs/utils_1/imports/synth_1/CPU.dcp with file C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.runs/synth_1/CPU.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.runs/synth_1

launch_runs synth_1 -jobs 8
[Fri May 17 22:50:05 2024] Launched synth_1...
Run output will be captured here: C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Fri May 17 22:51:18 2024] Launched impl_1...
Run output will be captured here: C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri May 17 22:52:43 2024] Launched impl_1...
Run output will be captured here: C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.runs/impl_1/CPU.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.srcs/utils_1/imports/synth_1/CPU.dcp with file C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.runs/synth_1/CPU.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri May 17 22:58:58 2024] Launched synth_1...
Run output will be captured here: C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.runs/synth_1/runme.log
[Fri May 17 22:58:58 2024] Launched impl_1...
Run output will be captured here: C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.runs/impl_1/CPU.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.srcs/utils_1/imports/synth_1/CPU.dcp with file C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.runs/synth_1/CPU.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.runs/synth_1

launch_runs synth_1 -jobs 8
[Fri May 17 23:12:01 2024] Launched synth_1...
Run output will be captured here: C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.runs/synth_1

launch_runs synth_1 -jobs 8
[Fri May 17 23:12:27 2024] Launched synth_1...
Run output will be captured here: C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.runs/synth_1

launch_runs synth_1 -jobs 8
[Fri May 17 23:14:15 2024] Launched synth_1...
Run output will be captured here: C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Fri May 17 23:15:10 2024] Launched impl_1...
Run output will be captured here: C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri May 17 23:16:17 2024] Launched impl_1...
Run output will be captured here: C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.runs/impl_1/CPU.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.srcs/utils_1/imports/synth_1/CPU.dcp with file C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.runs/synth_1/CPU.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri May 17 23:22:37 2024] Launched synth_1...
Run output will be captured here: C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.runs/synth_1/runme.log
[Fri May 17 23:22:37 2024] Launched impl_1...
Run output will be captured here: C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/mohamedabdelfatah572/Downloads/RISC_V_CPU/RISC_V_CPU/RISC_V_CPU.runs/impl_1/CPU.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri May 17 23:30:41 2024...
