(pcb /home/pablo/Universidad/Varios/Cybertech/Cybertech2.dsn
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "4.0.1-3.201512221401+6198~38~ubuntu15.10.1-stable")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (rect pcb 140202 -46129.6 250492 -105454)
    )
    (via "Via[0-1]_1100:1000_um")
    (rule
      (width 500)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component w_conn_misc:A4990
      (place DRV1 211518 -71310.5 front 180 (PN A4990))
    )
    (component Connect:bornier6
      (place P1 152400 -77216 front 270 (PN CONN_01X06))
    )
    (component Pin_Headers:Pin_Header_Straight_1x03
      (place P3 229235 -79565.5 front 180 (PN CONN_01X03))
      (place P4 235458 -79756 front 180 (PN CONN_01X03))
    )
    (component Pin_Headers:Pin_Header_Straight_1x10
      (place P5 222377 -89789 front 180 (PN CONN_01X10))
    )
    (component "arduino_shields:ARDUINO MEGA SHIELD"
      (place SHIELD1 148501 -105004 front 0 (PN ARDUINO_MEGA_SHIELD))
    )
    (component "Connect:PINHEAD1-3"
      (place U1 165862 -67373.5 front 270 (PN LM7805))
    )
  )
  (library
    (image w_conn_misc:A4990
      (outline (path signal 150  -1270 -1270  -1270 13970))
      (outline (path signal 150  -1270 13970  19050 13970))
      (outline (path signal 150  19050 13970  19050 -1270))
      (outline (path signal 150  -1270 -1270  19050 -1270))
      (pin Rect[A]Pad_1524x1524_um 8 17780 0)
      (pin Rect[A]Pad_1524x1524_um 7 15240 0)
      (pin Rect[A]Pad_1524x1524_um 6 12700 0)
      (pin Rect[A]Pad_1524x1524_um 5 10160 0)
      (pin Rect[A]Pad_1524x1524_um 4 7620 0)
      (pin Rect[A]Pad_1524x1524_um 3 5080 0)
      (pin Rect[A]Pad_1524x1524_um 2 2540 0)
      (pin Rect[A]Pad_1524x1524_um 1 0 0)
      (pin Rect[A]Pad_1524x1524_um 16 17780 12700)
      (pin Rect[A]Pad_1524x1524_um 15 15240 12700)
      (pin Rect[A]Pad_1524x1524_um 14 12700 12700)
      (pin Rect[A]Pad_1524x1524_um 13 10160 12700)
      (pin Rect[A]Pad_1524x1524_um 12 7620 12700)
      (pin Rect[A]Pad_1524x1524_um 11 5080 12700)
      (pin Rect[A]Pad_1524x1524_um 9 0 12700)
      (pin Rect[A]Pad_1524x1524_um 10 2540 12700)
    )
    (image Connect:bornier6
      (outline (path signal 150  -15240 3810  -15240 -3810))
      (outline (path signal 150  15240 -3810  15240 3810))
      (outline (path signal 150  -15240 -2540  15240 -2540))
      (outline (path signal 150  -15240 3810  15240 3810))
      (outline (path signal 150  -15240 -3810  15240 -3810))
      (pin Round[A]Pad_3810_um 2 -7620 0)
      (pin Round[A]Pad_3810_um 3 -2540 0)
      (pin Rect[A]Pad_3810x3810_um 1 -12700 0)
      (pin Round[A]Pad_3810_um 4 2540 0)
      (pin Round[A]Pad_3810_um 5 7620 0)
      (pin Round[A]Pad_3810_um 6 12700 0)
    )
    (image Pin_Headers:Pin_Header_Straight_1x03
      (outline (path signal 50  -1750 1750  -1750 -6850))
      (outline (path signal 50  1750 1750  1750 -6850))
      (outline (path signal 50  -1750 1750  1750 1750))
      (outline (path signal 50  -1750 -6850  1750 -6850))
      (outline (path signal 150  -1270 -1270  -1270 -6350))
      (outline (path signal 150  -1270 -6350  1270 -6350))
      (outline (path signal 150  1270 -6350  1270 -1270))
      (outline (path signal 150  1550 1550  1550 0))
      (outline (path signal 150  1270 -1270  -1270 -1270))
      (outline (path signal 150  -1550 0  -1550 1550))
      (outline (path signal 150  -1550 1550  1550 1550))
      (pin Rect[A]Pad_2032x1727.2_um 1 0 0)
      (pin Oval[A]Pad_2032x1727.2_um 2 0 -2540)
      (pin Oval[A]Pad_2032x1727.2_um 3 0 -5080)
    )
    (image Pin_Headers:Pin_Header_Straight_1x10
      (outline (path signal 50  -1750 1750  -1750 -24650))
      (outline (path signal 50  1750 1750  1750 -24650))
      (outline (path signal 50  -1750 1750  1750 1750))
      (outline (path signal 50  -1750 -24650  1750 -24650))
      (outline (path signal 150  1270 -1270  1270 -24130))
      (outline (path signal 150  1270 -24130  -1270 -24130))
      (outline (path signal 150  -1270 -24130  -1270 -1270))
      (outline (path signal 150  1550 1550  1550 0))
      (outline (path signal 150  1270 -1270  -1270 -1270))
      (outline (path signal 150  -1550 0  -1550 1550))
      (outline (path signal 150  -1550 1550  1550 1550))
      (pin Rect[A]Pad_2032x1727.2_um 1 0 0)
      (pin Oval[A]Pad_2032x1727.2_um 2 0 -2540)
      (pin Oval[A]Pad_2032x1727.2_um 3 0 -5080)
      (pin Oval[A]Pad_2032x1727.2_um 4 0 -7620)
      (pin Oval[A]Pad_2032x1727.2_um 5 0 -10160)
      (pin Oval[A]Pad_2032x1727.2_um 6 0 -12700)
      (pin Oval[A]Pad_2032x1727.2_um 7 0 -15240)
      (pin Oval[A]Pad_2032x1727.2_um 8 0 -17780)
      (pin Oval[A]Pad_2032x1727.2_um 9 0 -20320)
      (pin Oval[A]Pad_2032x1727.2_um 10 0 -22860)
    )
    (image "arduino_shields:ARDUINO MEGA SHIELD"
      (outline (path signal 381  99060 0  0 0))
      (outline (path signal 381  97790 53340  0 53340))
      (outline (path signal 381  99060 40640  99060 52070))
      (outline (path signal 381  99060 52070  97790 53340))
      (outline (path signal 381  0 0  0 53340))
      (outline (path signal 381  99060 40640  101600 38100))
      (outline (path signal 381  101600 38100  101600 5080))
      (outline (path signal 381  101600 5080  99060 2540))
      (outline (path signal 381  99060 2540  99060 0))
      (pin Oval[A]Pad_2540x1524_um (rotate 90) 14 68580 50800)
      (pin Oval[A]Pad_2540x1524_um (rotate 90) 15 71120 50800)
      (pin Oval[A]Pad_2540x1524_um (rotate 90) 16 73660 50800)
      (pin Oval[A]Pad_2540x1524_um (rotate 90) 17 76200 50800)
      (pin Oval[A]Pad_2540x1524_um (rotate 90) 18 78740 50800)
      (pin Oval[A]Pad_2540x1524_um (rotate 90) 19 81280 50800)
      (pin Oval[A]Pad_2540x1524_um (rotate 90) 20 83820 50800)
      (pin Oval[A]Pad_2540x1524_um (rotate 90) 21 86360 50800)
      (pin Oval[A]Pad_2540x1524_um (rotate 90) AD15 91440 2540)
      (pin Oval[A]Pad_2540x1524_um (rotate 90) AD14 88900 2540)
      (pin Oval[A]Pad_2540x1524_um (rotate 90) AD13 86360 2540)
      (pin Oval[A]Pad_2540x1524_um (rotate 90) AD12 83820 2540)
      (pin Oval[A]Pad_2540x1524_um (rotate 90) AD8 73660 2540)
      (pin Oval[A]Pad_2540x1524_um (rotate 90) AD7 68580 2540)
      (pin Oval[A]Pad_2540x1524_um (rotate 90) AD6 66040 2540)
      (pin Oval[A]Pad_2540x1524_um (rotate 90) AD9 76200 2540)
      (pin Oval[A]Pad_2540x1524_um (rotate 90) AD10 78740 2540)
      (pin Oval[A]Pad_2540x1524_um (rotate 90) AD11 81280 2540)
      (pin Oval[A]Pad_2540x1524_um (rotate 90) AD5 63500 2540)
      (pin Oval[A]Pad_2540x1524_um (rotate 90) AD4 60960 2540)
      (pin Oval[A]Pad_2540x1524_um (rotate 90) AD3 58420 2540)
      (pin Oval[A]Pad_2540x1524_um (rotate 90) AD0 50800 2540)
      (pin Oval[A]Pad_2540x1524_um (rotate 90) AD1 53340 2540)
      (pin Oval[A]Pad_2540x1524_um (rotate 90) AD2 55880 2540)
      (pin Oval[A]Pad_2540x1524_um (rotate 90) V_IN 45720 2540)
      (pin Oval[A]Pad_2540x1524_um (rotate 90) GND2 43180 2540)
      (pin Oval[A]Pad_2540x1524_um (rotate 90) GND1 40640 2540)
      (pin Oval[A]Pad_2540x1524_um (rotate 90) 3V3 35560 2540)
      (pin Oval[A]Pad_2540x1524_um (rotate 90) RST 33020 2540)
      (pin Oval[A]Pad_2540x1524_um (rotate 90) 0 63500 50800)
      (pin Oval[A]Pad_2540x1524_um (rotate 90) 1 60960 50800)
      (pin Oval[A]Pad_2540x1524_um (rotate 90) 2 58420 50800)
      (pin Oval[A]Pad_2540x1524_um (rotate 90) 3 55880 50800)
      (pin Oval[A]Pad_2540x1524_um (rotate 90) 4 53340 50800)
      (pin Oval[A]Pad_2540x1524_um (rotate 90) 5 50800 50800)
      (pin Oval[A]Pad_2540x1524_um (rotate 90) 6 48260 50800)
      (pin Oval[A]Pad_2540x1524_um (rotate 90) 7 45720 50800)
      (pin Oval[A]Pad_2540x1524_um (rotate 90) 8 41656 50800)
      (pin Oval[A]Pad_2540x1524_um (rotate 90) 9 39116 50800)
      (pin Oval[A]Pad_2540x1524_um (rotate 90) 10 36576 50800)
      (pin Oval[A]Pad_2540x1524_um (rotate 90) 11 34036 50800)
      (pin Oval[A]Pad_2540x1524_um (rotate 90) 12 31496 50800)
      (pin Oval[A]Pad_2540x1524_um (rotate 90) 13 28956 50800)
      (pin Oval[A]Pad_2540x1524_um (rotate 90) GND3 26416 50800)
      (pin Oval[A]Pad_2540x1524_um (rotate 90) AREF 23876 50800)
      (pin Oval[A]Pad_2540x1524_um (rotate 90) 5V 38100 2540)
      (pin Round[A]Pad_3937_um (rotate 90) @1 96520 2540)
      (pin Round[A]Pad_3937_um (rotate 90) @2 90170 50800)
      (pin Round[A]Pad_3937_um (rotate 90) @3 15240 50800)
      (pin Round[A]Pad_3937_um (rotate 90) @4 13970 2540)
      (pin Round[A]Pad_1524_um 22 93980 48260)
      (pin Round[A]Pad_1524_um 23 96520 48260)
      (pin Round[A]Pad_1524_um 24 93980 45720)
      (pin Round[A]Pad_1524_um 25 96520 45720)
      (pin Round[A]Pad_1524_um 26 93980 43180)
      (pin Round[A]Pad_1524_um 27 96520 43180)
      (pin Round[A]Pad_1524_um 28 93980 40640)
      (pin Round[A]Pad_1524_um 29 96520 40640)
      (pin Round[A]Pad_1524_um 5V_4 93980 50800)
      (pin Round[A]Pad_1524_um 5V_5 96520 50800)
      (pin Round[A]Pad_1524_um 31 96520 38100)
      (pin Round[A]Pad_1524_um 30 93980 38100)
      (pin Round[A]Pad_1524_um 32 93980 35560)
      (pin Round[A]Pad_1524_um 33 96520 35560)
      (pin Round[A]Pad_1524_um 34 93980 33020)
      (pin Round[A]Pad_1524_um 35 96520 33020)
      (pin Round[A]Pad_1524_um 36 93980 30480)
      (pin Round[A]Pad_1524_um 37 96520 30480)
      (pin Round[A]Pad_1524_um 38 93980 27940)
      (pin Round[A]Pad_1524_um 39 96520 27940)
      (pin Round[A]Pad_1524_um 40 93980 25400)
      (pin Round[A]Pad_1524_um 41 96520 25400)
      (pin Round[A]Pad_1524_um 42 93980 22860)
      (pin Round[A]Pad_1524_um 43 96520 22860)
      (pin Round[A]Pad_1524_um 44 93980 20320)
      (pin Round[A]Pad_1524_um 45 96520 20320)
      (pin Round[A]Pad_1524_um 46 93980 17780)
      (pin Round[A]Pad_1524_um 47 96520 17780)
      (pin Round[A]Pad_1524_um 48 93980 15240)
      (pin Round[A]Pad_1524_um 49 96520 15240)
      (pin Round[A]Pad_1524_um 50 93980 12700)
      (pin Round[A]Pad_1524_um 51 96520 12700)
      (pin Round[A]Pad_1524_um 52 93980 10160)
      (pin Round[A]Pad_1524_um 53 96520 10160)
      (pin Round[A]Pad_1524_um GND4 93980 7620)
      (pin Round[A]Pad_1524_um GND5 96520 7620)
    )
    (image "Connect:PINHEAD1-3"
      (outline (path signal 150  -3810 3175  -3810 -3175))
      (outline (path signal 150  3810 3175  3810 -3175))
      (outline (path signal 150  3810 1270  -3810 1270))
      (outline (path signal 150  -3810 3175  3810 3175))
      (outline (path signal 150  3810 -3175  -3810 -3175))
      (pin Oval[A]Pad_1506.22x3014.98_um 1 -2540 0)
      (pin Oval[A]Pad_1506.22x3014.98_um 2 0 0)
      (pin Oval[A]Pad_1506.22x3014.98_um 3 2540 0)
    )
    (padstack Round[A]Pad_1524_um
      (shape (circle F.Cu 1524))
      (shape (circle B.Cu 1524))
      (attach off)
    )
    (padstack Round[A]Pad_3810_um
      (shape (circle F.Cu 3810))
      (shape (circle B.Cu 3810))
      (attach off)
    )
    (padstack Round[A]Pad_3937_um
      (shape (circle F.Cu 3937))
      (shape (circle B.Cu 3937))
      (attach off)
    )
    (padstack Oval[A]Pad_1506.22x3014.98_um
      (shape (path F.Cu 1506.22  0 -754.38  0 754.38))
      (shape (path B.Cu 1506.22  0 -754.38  0 754.38))
      (attach off)
    )
    (padstack Oval[A]Pad_2540x1524_um
      (shape (path F.Cu 1524  -508 0  508 0))
      (shape (path B.Cu 1524  -508 0  508 0))
      (attach off)
    )
    (padstack Oval[A]Pad_2032x1727.2_um
      (shape (path F.Cu 1727.2  -152.4 0  152.4 0))
      (shape (path B.Cu 1727.2  -152.4 0  152.4 0))
      (attach off)
    )
    (padstack Rect[A]Pad_2032x1727.2_um
      (shape (rect F.Cu -1016 -863.6 1016 863.6))
      (shape (rect B.Cu -1016 -863.6 1016 863.6))
      (attach off)
    )
    (padstack Rect[A]Pad_3810x3810_um
      (shape (rect F.Cu -1905 -1905 1905 1905))
      (shape (rect B.Cu -1905 -1905 1905 1905))
      (attach off)
    )
    (padstack Rect[A]Pad_1524x1524_um
      (shape (rect F.Cu -762 -762 762 762))
      (shape (rect B.Cu -762 -762 762 762))
      (attach off)
    )
    (padstack "Via[0-1]_1100:1000_um"
      (shape (circle F.Cu 1100))
      (shape (circle B.Cu 1100))
      (attach off)
    )
  )
  (network
    (net GND
      (pins DRV1-8 DRV1-16 P3-2 P4-2 P5-9 SHIELD1-GND2 SHIELD1-GND1 SHIELD1-GND3 SHIELD1-GND4
        SHIELD1-GND5 U1-2)
    )
    (net "Net-(DRV1-Pad7)"
      (pins DRV1-7 SHIELD1-5)
    )
    (net "Net-(DRV1-Pad6)"
      (pins DRV1-6 SHIELD1-4)
    )
    (net "Net-(DRV1-Pad5)"
      (pins DRV1-5 SHIELD1-3)
    )
    (net "Net-(DRV1-Pad4)"
      (pins DRV1-4 SHIELD1-2)
    )
    (net "Net-(DRV1-Pad3)"
      (pins DRV1-3 P3-3 P4-3 P5-10 U1-3)
    )
    (net "Net-(DRV1-Pad2)"
      (pins DRV1-2)
    )
    (net "Net-(DRV1-Pad1)"
      (pins DRV1-1)
    )
    (net "Net-(DRV1-Pad15)"
      (pins DRV1-15 P1-1 U1-1)
    )
    (net "Net-(DRV1-Pad14)"
      (pins DRV1-14)
    )
    (net "Net-(DRV1-Pad13)"
      (pins DRV1-13)
    )
    (net "Net-(DRV1-Pad12)"
      (pins DRV1-12 P1-6)
    )
    (net "Net-(DRV1-Pad11)"
      (pins DRV1-11 P1-5)
    )
    (net "Net-(DRV1-Pad9)"
      (pins DRV1-9 P1-3)
    )
    (net "Net-(DRV1-Pad10)"
      (pins DRV1-10 P1-4)
    )
    (net "Net-(P1-Pad2)"
      (pins P1-2)
    )
    (net "Net-(P3-Pad1)"
      (pins P3-1 SHIELD1-AD8)
    )
    (net "Net-(P4-Pad1)"
      (pins P4-1 SHIELD1-AD9)
    )
    (net "Net-(P5-Pad1)"
      (pins P5-1 SHIELD1-AD7)
    )
    (net "Net-(P5-Pad2)"
      (pins P5-2 SHIELD1-AD6)
    )
    (net "Net-(P5-Pad3)"
      (pins P5-3 SHIELD1-AD5)
    )
    (net "Net-(P5-Pad4)"
      (pins P5-4 SHIELD1-AD4)
    )
    (net "Net-(P5-Pad5)"
      (pins P5-5 SHIELD1-AD3)
    )
    (net "Net-(P5-Pad6)"
      (pins P5-6 SHIELD1-AD2)
    )
    (net "Net-(P5-Pad7)"
      (pins P5-7 SHIELD1-AD1)
    )
    (net "Net-(P5-Pad8)"
      (pins P5-8 SHIELD1-AD0)
    )
    (net "Net-(SHIELD1-Pad14)"
      (pins SHIELD1-14)
    )
    (net "Net-(SHIELD1-Pad15)"
      (pins SHIELD1-15)
    )
    (net "Net-(SHIELD1-Pad16)"
      (pins SHIELD1-16)
    )
    (net "Net-(SHIELD1-Pad17)"
      (pins SHIELD1-17)
    )
    (net "Net-(SHIELD1-Pad18)"
      (pins SHIELD1-18)
    )
    (net "Net-(SHIELD1-Pad19)"
      (pins SHIELD1-19)
    )
    (net "Net-(SHIELD1-Pad20)"
      (pins SHIELD1-20)
    )
    (net "Net-(SHIELD1-Pad21)"
      (pins SHIELD1-21)
    )
    (net "Net-(SHIELD1-PadAD15)"
      (pins SHIELD1-AD15)
    )
    (net "Net-(SHIELD1-PadAD14)"
      (pins SHIELD1-AD14)
    )
    (net "Net-(SHIELD1-PadAD13)"
      (pins SHIELD1-AD13)
    )
    (net "Net-(SHIELD1-PadAD12)"
      (pins SHIELD1-AD12)
    )
    (net "Net-(SHIELD1-PadAD10)"
      (pins SHIELD1-AD10)
    )
    (net "Net-(SHIELD1-PadAD11)"
      (pins SHIELD1-AD11)
    )
    (net "Net-(SHIELD1-PadV_IN)"
      (pins SHIELD1-V_IN)
    )
    (net "Net-(SHIELD1-Pad3V3)"
      (pins SHIELD1-3V3)
    )
    (net "Net-(SHIELD1-PadRST)"
      (pins SHIELD1-RST)
    )
    (net "Net-(SHIELD1-Pad0)"
      (pins SHIELD1-0)
    )
    (net "Net-(SHIELD1-Pad1)"
      (pins SHIELD1-1)
    )
    (net "Net-(SHIELD1-Pad6)"
      (pins SHIELD1-6)
    )
    (net "Net-(SHIELD1-Pad7)"
      (pins SHIELD1-7)
    )
    (net "Net-(SHIELD1-Pad8)"
      (pins SHIELD1-8)
    )
    (net "Net-(SHIELD1-Pad9)"
      (pins SHIELD1-9)
    )
    (net "Net-(SHIELD1-Pad10)"
      (pins SHIELD1-10)
    )
    (net "Net-(SHIELD1-Pad11)"
      (pins SHIELD1-11)
    )
    (net "Net-(SHIELD1-Pad12)"
      (pins SHIELD1-12)
    )
    (net "Net-(SHIELD1-Pad13)"
      (pins SHIELD1-13)
    )
    (net "Net-(SHIELD1-PadAREF)"
      (pins SHIELD1-AREF)
    )
    (net "Net-(SHIELD1-Pad5V)"
      (pins SHIELD1-5V)
    )
    (net "Net-(SHIELD1-Pad22)"
      (pins SHIELD1-22)
    )
    (net "Net-(SHIELD1-Pad23)"
      (pins SHIELD1-23)
    )
    (net "Net-(SHIELD1-Pad24)"
      (pins SHIELD1-24)
    )
    (net "Net-(SHIELD1-Pad25)"
      (pins SHIELD1-25)
    )
    (net "Net-(SHIELD1-Pad26)"
      (pins SHIELD1-26)
    )
    (net "Net-(SHIELD1-Pad27)"
      (pins SHIELD1-27)
    )
    (net "Net-(SHIELD1-Pad28)"
      (pins SHIELD1-28)
    )
    (net "Net-(SHIELD1-Pad29)"
      (pins SHIELD1-29)
    )
    (net "Net-(SHIELD1-Pad5V_4)"
      (pins SHIELD1-5V_4)
    )
    (net "Net-(SHIELD1-Pad5V_5)"
      (pins SHIELD1-5V_5)
    )
    (net "Net-(SHIELD1-Pad31)"
      (pins SHIELD1-31)
    )
    (net "Net-(SHIELD1-Pad30)"
      (pins SHIELD1-30)
    )
    (net "Net-(SHIELD1-Pad32)"
      (pins SHIELD1-32)
    )
    (net "Net-(SHIELD1-Pad33)"
      (pins SHIELD1-33)
    )
    (net "Net-(SHIELD1-Pad34)"
      (pins SHIELD1-34)
    )
    (net "Net-(SHIELD1-Pad35)"
      (pins SHIELD1-35)
    )
    (net "Net-(SHIELD1-Pad36)"
      (pins SHIELD1-36)
    )
    (net "Net-(SHIELD1-Pad37)"
      (pins SHIELD1-37)
    )
    (net "Net-(SHIELD1-Pad38)"
      (pins SHIELD1-38)
    )
    (net "Net-(SHIELD1-Pad39)"
      (pins SHIELD1-39)
    )
    (net "Net-(SHIELD1-Pad40)"
      (pins SHIELD1-40)
    )
    (net "Net-(SHIELD1-Pad41)"
      (pins SHIELD1-41)
    )
    (net "Net-(SHIELD1-Pad42)"
      (pins SHIELD1-42)
    )
    (net "Net-(SHIELD1-Pad43)"
      (pins SHIELD1-43)
    )
    (net "Net-(SHIELD1-Pad44)"
      (pins SHIELD1-44)
    )
    (net "Net-(SHIELD1-Pad45)"
      (pins SHIELD1-45)
    )
    (net "Net-(SHIELD1-Pad46)"
      (pins SHIELD1-46)
    )
    (net "Net-(SHIELD1-Pad47)"
      (pins SHIELD1-47)
    )
    (net "Net-(SHIELD1-Pad48)"
      (pins SHIELD1-48)
    )
    (net "Net-(SHIELD1-Pad49)"
      (pins SHIELD1-49)
    )
    (net "Net-(SHIELD1-Pad50)"
      (pins SHIELD1-50)
    )
    (net "Net-(SHIELD1-Pad51)"
      (pins SHIELD1-51)
    )
    (net "Net-(SHIELD1-Pad52)"
      (pins SHIELD1-52)
    )
    (net "Net-(SHIELD1-Pad53)"
      (pins SHIELD1-53)
    )
    (class kicad_default "" GND "Net-(DRV1-Pad1)" "Net-(DRV1-Pad10)" "Net-(DRV1-Pad11)"
      "Net-(DRV1-Pad12)" "Net-(DRV1-Pad13)" "Net-(DRV1-Pad14)" "Net-(DRV1-Pad15)"
      "Net-(DRV1-Pad2)" "Net-(DRV1-Pad3)" "Net-(DRV1-Pad4)" "Net-(DRV1-Pad5)"
      "Net-(DRV1-Pad6)" "Net-(DRV1-Pad7)" "Net-(DRV1-Pad9)" "Net-(P1-Pad2)"
      "Net-(P3-Pad1)" "Net-(P4-Pad1)" "Net-(P5-Pad1)" "Net-(P5-Pad2)" "Net-(P5-Pad3)"
      "Net-(P5-Pad4)" "Net-(P5-Pad5)" "Net-(P5-Pad6)" "Net-(P5-Pad7)" "Net-(P5-Pad8)"
      "Net-(SHIELD1-Pad0)" "Net-(SHIELD1-Pad1)" "Net-(SHIELD1-Pad10)" "Net-(SHIELD1-Pad11)"
      "Net-(SHIELD1-Pad12)" "Net-(SHIELD1-Pad13)" "Net-(SHIELD1-Pad14)" "Net-(SHIELD1-Pad15)"
      "Net-(SHIELD1-Pad16)" "Net-(SHIELD1-Pad17)" "Net-(SHIELD1-Pad18)" "Net-(SHIELD1-Pad19)"
      "Net-(SHIELD1-Pad20)" "Net-(SHIELD1-Pad21)" "Net-(SHIELD1-Pad22)" "Net-(SHIELD1-Pad23)"
      "Net-(SHIELD1-Pad24)" "Net-(SHIELD1-Pad25)" "Net-(SHIELD1-Pad26)" "Net-(SHIELD1-Pad27)"
      "Net-(SHIELD1-Pad28)" "Net-(SHIELD1-Pad29)" "Net-(SHIELD1-Pad30)" "Net-(SHIELD1-Pad31)"
      "Net-(SHIELD1-Pad32)" "Net-(SHIELD1-Pad33)" "Net-(SHIELD1-Pad34)" "Net-(SHIELD1-Pad35)"
      "Net-(SHIELD1-Pad36)" "Net-(SHIELD1-Pad37)" "Net-(SHIELD1-Pad38)" "Net-(SHIELD1-Pad39)"
      "Net-(SHIELD1-Pad3V3)" "Net-(SHIELD1-Pad40)" "Net-(SHIELD1-Pad41)" "Net-(SHIELD1-Pad42)"
      "Net-(SHIELD1-Pad43)" "Net-(SHIELD1-Pad44)" "Net-(SHIELD1-Pad45)" "Net-(SHIELD1-Pad46)"
      "Net-(SHIELD1-Pad47)" "Net-(SHIELD1-Pad48)" "Net-(SHIELD1-Pad49)" "Net-(SHIELD1-Pad50)"
      "Net-(SHIELD1-Pad51)" "Net-(SHIELD1-Pad52)" "Net-(SHIELD1-Pad53)" "Net-(SHIELD1-Pad5V)"
      "Net-(SHIELD1-Pad5V_4)" "Net-(SHIELD1-Pad5V_5)" "Net-(SHIELD1-Pad6)"
      "Net-(SHIELD1-Pad7)" "Net-(SHIELD1-Pad8)" "Net-(SHIELD1-Pad9)" "Net-(SHIELD1-PadAD10)"
      "Net-(SHIELD1-PadAD11)" "Net-(SHIELD1-PadAD12)" "Net-(SHIELD1-PadAD13)"
      "Net-(SHIELD1-PadAD14)" "Net-(SHIELD1-PadAD15)" "Net-(SHIELD1-PadAREF)"
      "Net-(SHIELD1-PadRST)" "Net-(SHIELD1-PadV_IN)"
      (circuit
        (use_via Via[0-1]_1100:1000_um)
      )
      (rule
        (width 500)
        (clearance 200.1)
      )
    )
  )
  (wiring
  )
)
