Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\zainf\Documents\FYS4220\projects\nios2_system.qsys --synthesis=VHDL --output-directory=C:\Users\zainf\Documents\FYS4220\projects\nios2_system\synthesis --family="MAX 10" --part=10M50DAF484C7G
Progress: Loading projects/nios2_system.qsys
Progress: Reading input file
Progress: Adding cpu [altera_nios2_gen2 18.1]
Progress: Parameterizing module cpu
Progress: Adding jtag_uart [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart
Progress: Adding onchip_mem [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_mem
Progress: Adding pio_irq [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_irq
Progress: Adding pio_led [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_led
Progress: Adding pio_sw [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_sw
Progress: Adding spi [altera_avalon_spi 18.1]
Progress: Parameterizing module spi
Progress: Adding sys_clk [clock_source 18.1]
Progress: Parameterizing module sys_clk
Progress: Adding sys_clk_timer [altera_avalon_timer 18.1]
Progress: Parameterizing module sys_clk_timer
Progress: Adding uart_basic [uart_basic 1.0]
Progress: Parameterizing module uart_basic
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios2_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: nios2_system.pio_irq: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios2_system.pio_sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios2_system: Generating nios2_system "nios2_system" for QUARTUS_SYNTH
Info: cpu: "nios2_system" instantiated altera_nios2_gen2 "cpu"
Info: jtag_uart: Starting RTL generation for module 'nios2_system_jtag_uart'
Info: jtag_uart:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios2_system_jtag_uart --dir=C:/Users/zainf/AppData/Local/Temp/alt9315_894511445404951175.dir/0003_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/zainf/AppData/Local/Temp/alt9315_894511445404951175.dir/0003_jtag_uart_gen//nios2_system_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'nios2_system_jtag_uart'
Info: jtag_uart: "nios2_system" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: onchip_mem: Starting RTL generation for module 'nios2_system_onchip_mem'
Info: onchip_mem:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios2_system_onchip_mem --dir=C:/Users/zainf/AppData/Local/Temp/alt9315_894511445404951175.dir/0004_onchip_mem_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/zainf/AppData/Local/Temp/alt9315_894511445404951175.dir/0004_onchip_mem_gen//nios2_system_onchip_mem_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_mem: Done RTL generation for module 'nios2_system_onchip_mem'
Info: onchip_mem: "nios2_system" instantiated altera_avalon_onchip_memory2 "onchip_mem"
Info: pio_irq: Starting RTL generation for module 'nios2_system_pio_irq'
Info: pio_irq:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2_system_pio_irq --dir=C:/Users/zainf/AppData/Local/Temp/alt9315_894511445404951175.dir/0005_pio_irq_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/zainf/AppData/Local/Temp/alt9315_894511445404951175.dir/0005_pio_irq_gen//nios2_system_pio_irq_component_configuration.pl  --do_build_sim=0  ]
Info: pio_irq: Done RTL generation for module 'nios2_system_pio_irq'
Info: pio_irq: "nios2_system" instantiated altera_avalon_pio "pio_irq"
Info: pio_led: Starting RTL generation for module 'nios2_system_pio_led'
Info: pio_led:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2_system_pio_led --dir=C:/Users/zainf/AppData/Local/Temp/alt9315_894511445404951175.dir/0006_pio_led_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/zainf/AppData/Local/Temp/alt9315_894511445404951175.dir/0006_pio_led_gen//nios2_system_pio_led_component_configuration.pl  --do_build_sim=0  ]
Info: pio_led: Done RTL generation for module 'nios2_system_pio_led'
Info: pio_led: "nios2_system" instantiated altera_avalon_pio "pio_led"
Info: pio_sw: Starting RTL generation for module 'nios2_system_pio_sw'
Info: pio_sw:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2_system_pio_sw --dir=C:/Users/zainf/AppData/Local/Temp/alt9315_894511445404951175.dir/0007_pio_sw_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/zainf/AppData/Local/Temp/alt9315_894511445404951175.dir/0007_pio_sw_gen//nios2_system_pio_sw_component_configuration.pl  --do_build_sim=0  ]
Info: pio_sw: Done RTL generation for module 'nios2_system_pio_sw'
Info: pio_sw: "nios2_system" instantiated altera_avalon_pio "pio_sw"
Info: spi: Starting RTL generation for module 'nios2_system_spi'
Info: spi:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi/generate_rtl.pl --name=nios2_system_spi --dir=C:/Users/zainf/AppData/Local/Temp/alt9315_894511445404951175.dir/0008_spi_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/zainf/AppData/Local/Temp/alt9315_894511445404951175.dir/0008_spi_gen//nios2_system_spi_component_configuration.pl  --do_build_sim=0  ]
Info: spi: Done RTL generation for module 'nios2_system_spi'
Info: spi: "nios2_system" instantiated altera_avalon_spi "spi"
Info: sys_clk_timer: Starting RTL generation for module 'nios2_system_sys_clk_timer'
Info: sys_clk_timer:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=nios2_system_sys_clk_timer --dir=C:/Users/zainf/AppData/Local/Temp/alt9315_894511445404951175.dir/0009_sys_clk_timer_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/zainf/AppData/Local/Temp/alt9315_894511445404951175.dir/0009_sys_clk_timer_gen//nios2_system_sys_clk_timer_component_configuration.pl  --do_build_sim=0  ]
Info: sys_clk_timer: Done RTL generation for module 'nios2_system_sys_clk_timer'
Info: sys_clk_timer: "nios2_system" instantiated altera_avalon_timer "sys_clk_timer"
Info: uart_basic: "nios2_system" instantiated uart_basic "uart_basic"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "nios2_system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "nios2_system" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "nios2_system" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'nios2_system_cpu_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=nios2_system_cpu_cpu --dir=C:/Users/zainf/AppData/Local/Temp/alt9315_894511445404951175.dir/0013_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/zainf/AppData/Local/Temp/alt9315_894511445404951175.dir/0013_cpu_gen//nios2_system_cpu_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2022.11.19 18:21:32 (*) Starting Nios II generation
Info: cpu: # 2022.11.19 18:21:32 (*)   Checking for plaintext license.
Info: cpu: # 2022.11.19 18:21:32 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/
Info: cpu: # 2022.11.19 18:21:32 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2022.11.19 18:21:32 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2022.11.19 18:21:32 (*)   Plaintext license not found.
Info: cpu: # 2022.11.19 18:21:32 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2022.11.19 18:21:32 (*)   Elaborating CPU configuration settings
Info: cpu: # 2022.11.19 18:21:32 (*)   Creating all objects for CPU
Info: cpu: # 2022.11.19 18:21:33 (*)   Generating RTL from CPU objects
Info: cpu: # 2022.11.19 18:21:33 (*)   Creating plain-text RTL
Info: cpu: # 2022.11.19 18:21:34 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'nios2_system_cpu_cpu'
Info: cpu: "cpu" instantiated altera_nios2_gen2_unit "cpu"
Info: cpu_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "cpu_data_master_translator"
Info: jtag_uart_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_avalon_jtag_slave_translator"
Info: cpu_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "cpu_data_master_agent"
Info: jtag_uart_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_avalon_jtag_slave_agent"
Info: jtag_uart_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file C:/Users/zainf/Documents/FYS4220/projects/nios2_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/zainf/Documents/FYS4220/projects/nios2_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/zainf/Documents/FYS4220/projects/nios2_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: nios2_system: Done "nios2_system" with 32 modules, 54 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
