// Design a module that assigns the output to the input
module wire_assign( input in, output out );
// assign out to in
wire_assign( in, out );

// Design a module that adds the input to the output
module wire_add( input in, output out );
// add in to out
wire_add( in, out );

// Design a module that multiplies the input by the output
module wire_mul( input in1, input in2, output out );
// multiply in1 by in2 and put the result in out
wire_mul( in1, in2, out );

// Design a module that divides the input by the output
module wire_div( input in, output out );
// divide in by out
wire_div( in, out );

// Design a module that multiplies two inputs
module wire_mul2( input in1, input in2, output out );
// multiply in1 by in2 and put the result in out
wire_mul2(endmodule
