// Seed: 2595274293
module module_0 (
    module_0,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_4;
endmodule
module module_1 #(
    parameter id_8 = 32'd64,
    parameter id_9 = 32'd43
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    _id_8,
    _id_9
);
  inout wire _id_9;
  inout wire _id_8;
  output wire id_7;
  output logic [7:0] id_6;
  module_0 modCall_1 (
      id_2,
      id_5,
      id_2
  );
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_6[id_8] = !id_3;
  assign id_6[id_9] = id_8;
  wire id_10;
endmodule
