# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_2.ip_user_files/bd/base_zynq/ip/base_zynq_axi_bram_ctrl_0_0/sim/base_zynq_axi_bram_ctrl_0_0.vhd" \
"../../../../project_2.ip_user_files/bd/base_zynq/ip/base_zynq_rst_ps7_0_50M_0/sim/base_zynq_rst_ps7_0_50M_0.vhd" \
"../../../../project_2.ip_user_files/bd/base_zynq/ip/base_zynq_axi_bram_ctrl_0_1/sim/base_zynq_axi_bram_ctrl_0_1.vhd" \
"../../../../project_2.ip_user_files/bd/base_zynq/ip/base_zynq_axi_dma_0_0/sim/base_zynq_axi_dma_0_0.vhd" \
"../../../../project_2.ip_user_files/bd/base_zynq/sim/base_zynq.vhd" \
"../../../../project_2.ip_user_files/bd/base_zynq/ipshared/1f12/hdl/myip_v1_1_M00_AXIS.vhd" \
"../../../../project_2.ip_user_files/bd/base_zynq/ipshared/1f12/hdl/myip_v1_1_S00_AXIS.vhd" \
"../../../../project_2.ip_user_files/bd/base_zynq/ipshared/1f12/hdl/myip_v1_1.vhd" \
"../../../../project_2.ip_user_files/bd/base_zynq/ip/base_zynq_myip_0_0/sim/base_zynq_myip_0_0.vhd" \
"../../../../project_2.srcs/sources_1/bd/base_zynq/hdl/base_zynq_wrapper.vhd" \

# Do not sort compile order
nosort
