<?xml version="1.0" encoding="UTF-8"?>
<jvgen name="alt_dspbuilder_delay" family="Cyclone" style="SUPERSET"
    fixed-name="false" temporary="false">
    <instance version="17.1" decorated-name="alt_dspbuilder_delay_GNCY3KEQXH">
        <generic name="WIDTH" value="24"/>
        <generic name="DELAY" value="1"/>
        <generic name="CLOCKPHASE" value="1"/>
        <generic name="USE_INIT" value="0"/>
        <generic name="BITPATTERN" value="000000010000000000000000"/>
        <port name="aclr" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="clock" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="ena" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="input" dir="Input"
            vhdl-type="std_logic_vector(24-1 downto 0)" width="24" lowerbound="0"/>
        <port name="output" dir="Output"
            vhdl-type="std_logic_vector(24-1 downto 0)" width="24" lowerbound="0"/>
        <port name="sclr" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_delay_GNCY3KEQXH.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_SDelay.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_SInitDelay.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_sAltrPropagate.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_sAltrBitPropagate.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_vecseq.vhd"/>
    </instance>
    <instance version="17.1" decorated-name="alt_dspbuilder_delay_GNIDQK4WDH">
        <generic name="WIDTH" value="17"/>
        <generic name="DELAY" value="1"/>
        <generic name="CLOCKPHASE" value="1"/>
        <generic name="USE_INIT" value="0"/>
        <generic name="BITPATTERN" value="10000000000000000"/>
        <port name="aclr" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="clock" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="ena" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="input" dir="Input"
            vhdl-type="std_logic_vector(17-1 downto 0)" width="17" lowerbound="0"/>
        <port name="output" dir="Output"
            vhdl-type="std_logic_vector(17-1 downto 0)" width="17" lowerbound="0"/>
        <port name="sclr" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_delay_GNIDQK4WDH.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_SDelay.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_SInitDelay.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_sAltrPropagate.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_sAltrBitPropagate.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_vecseq.vhd"/>
    </instance>
    <instance version="17.1" decorated-name="alt_dspbuilder_delay_GN3E5TB7KU">
        <generic name="WIDTH" value="16"/>
        <generic name="DELAY" value="1"/>
        <generic name="CLOCKPHASE" value="1"/>
        <generic name="USE_INIT" value="0"/>
        <generic name="BITPATTERN" value="0000000100000000"/>
        <port name="aclr" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="clock" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="ena" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="input" dir="Input"
            vhdl-type="std_logic_vector(16-1 downto 0)" width="16" lowerbound="0"/>
        <port name="output" dir="Output"
            vhdl-type="std_logic_vector(16-1 downto 0)" width="16" lowerbound="0"/>
        <port name="sclr" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_delay_GN3E5TB7KU.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_SDelay.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_SInitDelay.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_sAltrPropagate.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_sAltrBitPropagate.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_vecseq.vhd"/>
    </instance>
    <instance version="17.1" decorated-name="alt_dspbuilder_delay_GNTBDM57LR">
        <generic name="WIDTH" value="1"/>
        <generic name="DELAY" value="2"/>
        <generic name="CLOCKPHASE" value="1"/>
        <generic name="USE_INIT" value="0"/>
        <generic name="BITPATTERN" value="1"/>
        <port name="aclr" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="clock" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="ena" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="input" dir="Input"
            vhdl-type="std_logic_vector(1-1 downto 0)" width="1" lowerbound="0"/>
        <port name="output" dir="Output"
            vhdl-type="std_logic_vector(1-1 downto 0)" width="1" lowerbound="0"/>
        <port name="sclr" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_delay_GNTBDM57LR.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_SDelay.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_SInitDelay.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_sAltrPropagate.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_sAltrBitPropagate.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_vecseq.vhd"/>
    </instance>
    <instance version="17.1" decorated-name="alt_dspbuilder_delay_GNGQ56ZS4N">
        <generic name="WIDTH" value="1"/>
        <generic name="DELAY" value="1"/>
        <generic name="CLOCKPHASE" value="1"/>
        <generic name="USE_INIT" value="0"/>
        <generic name="BITPATTERN" value="1"/>
        <port name="aclr" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="clock" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="ena" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="input" dir="Input"
            vhdl-type="std_logic_vector(1-1 downto 0)" width="1" lowerbound="0"/>
        <port name="output" dir="Output"
            vhdl-type="std_logic_vector(1-1 downto 0)" width="1" lowerbound="0"/>
        <port name="sclr" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_delay_GNGQ56ZS4N.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_SDelay.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_SInitDelay.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_sAltrPropagate.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_sAltrBitPropagate.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_vecseq.vhd"/>
    </instance>
    <instance version="17.1" decorated-name="alt_dspbuilder_delay_GNNQSQIG3K">
        <generic name="WIDTH" value="1"/>
        <generic name="DELAY" value="3"/>
        <generic name="CLOCKPHASE" value="1"/>
        <generic name="USE_INIT" value="0"/>
        <generic name="BITPATTERN" value="1"/>
        <port name="aclr" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="clock" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="ena" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="input" dir="Input"
            vhdl-type="std_logic_vector(1-1 downto 0)" width="1" lowerbound="0"/>
        <port name="output" dir="Output"
            vhdl-type="std_logic_vector(1-1 downto 0)" width="1" lowerbound="0"/>
        <port name="sclr" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_delay_GNNQSQIG3K.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_SDelay.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_SInitDelay.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_sAltrPropagate.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_sAltrBitPropagate.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_vecseq.vhd"/>
    </instance>
    <instance version="17.1" decorated-name="alt_dspbuilder_delay_GNUACQWN66">
        <generic name="WIDTH" value="10"/>
        <generic name="DELAY" value="4"/>
        <generic name="CLOCKPHASE" value="1"/>
        <generic name="USE_INIT" value="0"/>
        <generic name="BITPATTERN" value="0000000001"/>
        <port name="aclr" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="clock" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="ena" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="input" dir="Input"
            vhdl-type="std_logic_vector(10-1 downto 0)" width="10" lowerbound="0"/>
        <port name="output" dir="Output"
            vhdl-type="std_logic_vector(10-1 downto 0)" width="10" lowerbound="0"/>
        <port name="sclr" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_delay_GNUACQWN66.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_SDelay.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_SInitDelay.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_sAltrPropagate.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_sAltrBitPropagate.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_vecseq.vhd"/>
    </instance>
    <instance version="17.1" decorated-name="alt_dspbuilder_delay_GNQBXYU75H">
        <generic name="WIDTH" value="1"/>
        <generic name="DELAY" value="4"/>
        <generic name="CLOCKPHASE" value="1"/>
        <generic name="USE_INIT" value="0"/>
        <generic name="BITPATTERN" value="1"/>
        <port name="aclr" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="clock" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="ena" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="input" dir="Input"
            vhdl-type="std_logic_vector(1-1 downto 0)" width="1" lowerbound="0"/>
        <port name="output" dir="Output"
            vhdl-type="std_logic_vector(1-1 downto 0)" width="1" lowerbound="0"/>
        <port name="sclr" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_delay_GNQBXYU75H.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_SDelay.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_SInitDelay.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_sAltrPropagate.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_sAltrBitPropagate.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_vecseq.vhd"/>
    </instance>
    <instance version="17.1" decorated-name="alt_dspbuilder_delay_GN53FGQEY3">
        <generic name="WIDTH" value="8"/>
        <generic name="DELAY" value="1"/>
        <generic name="CLOCKPHASE" value="1"/>
        <generic name="USE_INIT" value="0"/>
        <generic name="BITPATTERN" value="00000001"/>
        <port name="aclr" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="clock" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="ena" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="input" dir="Input"
            vhdl-type="std_logic_vector(8-1 downto 0)" width="8" lowerbound="0"/>
        <port name="output" dir="Output"
            vhdl-type="std_logic_vector(8-1 downto 0)" width="8" lowerbound="0"/>
        <port name="sclr" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_delay_GN53FGQEY3.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_SDelay.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_SInitDelay.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_sAltrPropagate.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_sAltrBitPropagate.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_vecseq.vhd"/>
    </instance>
    <instance version="17.1" decorated-name="alt_dspbuilder_delay_GNAM6PTFR4">
        <generic name="WIDTH" value="10"/>
        <generic name="DELAY" value="1"/>
        <generic name="CLOCKPHASE" value="1"/>
        <generic name="USE_INIT" value="0"/>
        <generic name="BITPATTERN" value="0000000001"/>
        <port name="aclr" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="clock" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="ena" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="input" dir="Input"
            vhdl-type="std_logic_vector(10-1 downto 0)" width="10" lowerbound="0"/>
        <port name="output" dir="Output"
            vhdl-type="std_logic_vector(10-1 downto 0)" width="10" lowerbound="0"/>
        <port name="sclr" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_delay_GNAM6PTFR4.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_SDelay.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_SInitDelay.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_sAltrPropagate.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_sAltrBitPropagate.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_vecseq.vhd"/>
    </instance>
    <instance version="17.1" decorated-name="alt_dspbuilder_delay_GNF54IOIE4">
        <generic name="WIDTH" value="16"/>
        <generic name="DELAY" value="1"/>
        <generic name="CLOCKPHASE" value="1"/>
        <generic name="USE_INIT" value="0"/>
        <generic name="BITPATTERN" value="0000000000000000"/>
        <port name="aclr" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="clock" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="ena" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="input" dir="Input"
            vhdl-type="std_logic_vector(16-1 downto 0)" width="16" lowerbound="0"/>
        <port name="output" dir="Output"
            vhdl-type="std_logic_vector(16-1 downto 0)" width="16" lowerbound="0"/>
        <port name="sclr" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_delay_GNF54IOIE4.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_SDelay.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_SInitDelay.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_sAltrPropagate.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_sAltrBitPropagate.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_vecseq.vhd"/>
    </instance>
    <instance version="17.1" decorated-name="alt_dspbuilder_delay_GNKPK2IWBA">
        <generic name="WIDTH" value="11"/>
        <generic name="DELAY" value="1"/>
        <generic name="CLOCKPHASE" value="1"/>
        <generic name="USE_INIT" value="0"/>
        <generic name="BITPATTERN" value="00000000001"/>
        <port name="aclr" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="clock" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="ena" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="input" dir="Input"
            vhdl-type="std_logic_vector(11-1 downto 0)" width="11" lowerbound="0"/>
        <port name="output" dir="Output"
            vhdl-type="std_logic_vector(11-1 downto 0)" width="11" lowerbound="0"/>
        <port name="sclr" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_delay_GNKPK2IWBA.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_SDelay.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_SInitDelay.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_sAltrPropagate.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_sAltrBitPropagate.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_vecseq.vhd"/>
    </instance>
    <instance version="17.1" decorated-name="alt_dspbuilder_delay_GNG36NZ2PG">
        <generic name="WIDTH" value="16"/>
        <generic name="DELAY" value="1"/>
        <generic name="CLOCKPHASE" value="1"/>
        <generic name="USE_INIT" value="0"/>
        <generic name="BITPATTERN" value="0000000000000001"/>
        <port name="aclr" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="clock" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="ena" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="input" dir="Input"
            vhdl-type="std_logic_vector(16-1 downto 0)" width="16" lowerbound="0"/>
        <port name="output" dir="Output"
            vhdl-type="std_logic_vector(16-1 downto 0)" width="16" lowerbound="0"/>
        <port name="sclr" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_delay_GNG36NZ2PG.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_SDelay.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_SInitDelay.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_sAltrPropagate.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_sAltrBitPropagate.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_vecseq.vhd"/>
    </instance>
    <instance version="17.1" decorated-name="alt_dspbuilder_delay_GNIBRIOGPR">
        <generic name="WIDTH" value="8"/>
        <generic name="DELAY" value="5"/>
        <generic name="CLOCKPHASE" value="1"/>
        <generic name="USE_INIT" value="0"/>
        <generic name="BITPATTERN" value="00000001"/>
        <port name="aclr" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="clock" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="ena" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="input" dir="Input"
            vhdl-type="std_logic_vector(8-1 downto 0)" width="8" lowerbound="0"/>
        <port name="output" dir="Output"
            vhdl-type="std_logic_vector(8-1 downto 0)" width="8" lowerbound="0"/>
        <port name="sclr" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_delay_GNIBRIOGPR.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_SDelay.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_SInitDelay.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_sAltrPropagate.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_sAltrBitPropagate.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_vecseq.vhd"/>
    </instance>
    <supersetport name="output" dir="Output"
        vhdl-type="std_logic_vector(width-1 downto 0)" lowerbound="0"/>
    <supersetport name="input" dir="Input"
        vhdl-type="std_logic_vector(width-1 downto 0)" lowerbound="0"/>
    <supersetport name="sclr" dir="Input" vhdl-type="std_logic" lowerbound="0"/>
    <supersetport name="aclr" dir="Input" vhdl-type="std_logic" lowerbound="0"/>
    <supersetport name="ena" dir="Input" vhdl-type="std_logic" lowerbound="0"/>
    <supersetport name="clock" dir="Input" vhdl-type="std_logic" lowerbound="0"/>
    <parameter-static name="WIDTH" default="8" type="POSITIVE"/>
    <parameter-static name="DELAY" default="1" type="POSITIVE"/>
    <parameter-static name="CLOCKPHASE" default="1" type="STRING"/>
    <parameter-static name="USE_INIT" default="0" type="NATURAL"/>
    <parameter-static name="BITPATTERN" default="00000001" type="STRING"/>
</jvgen>
