Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Oct 14 15:49:43 2022
| Host         : DESKTOP-FKMFD8S running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file timer_60s_control_sets_placed.rpt
| Design       : timer_60s
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    36 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     5 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               7 |            4 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              72 |           20 |
| Yes          | No                    | No                     |               4 |            1 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               1 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------+---------------+-------------------------------+------------------+----------------+--------------+
|      Clock Signal      | Enable Signal |        Set/Reset Signal       | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------+---------------+-------------------------------+------------------+----------------+--------------+
|  clkgen_1s/clk         | en_IBUF       | my_counter0/rco1_out          |                1 |              1 |         1.00 |
|  clkgen_50hz/CLK       |               | display_i_1_n_0               |                1 |              1 |         1.00 |
|  clkin_IBUF_BUFG       |               |                               |                2 |              2 |         1.00 |
|  clkgen_50hz/CLK       |               |                               |                1 |              2 |         2.00 |
|  my_counter0/rco_reg_0 |               |                               |                1 |              3 |         3.00 |
|  clkgen_1s/clk         | en_IBUF       |                               |                1 |              4 |         4.00 |
|  clkgen_50hz/CLK       |               | rst_IBUF                      |                3 |              7 |         2.33 |
|  clkin_IBUF_BUFG       |               | clkgen_1s/clkcount[0]_i_1_n_0 |                8 |             32 |         4.00 |
|  clkin_IBUF_BUFG       |               | clkgen_50hz/clear             |                8 |             32 |         4.00 |
+------------------------+---------------+-------------------------------+------------------+----------------+--------------+


