// Seed: 1920817310
`define pp_6 0
`define pp_7 0
`define pp_8 0
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout id_6;
  input id_5;
  inout id_4;
  input id_3;
  inout id_2;
  input id_1;
  assign id_4[1] = 1;
endmodule
module module_1;
  logic id_6;
  type_9 id_7 (
      .id_0(id_3),
      .id_1(id_1),
      .id_2(id_1[1==1]),
      .id_3(1),
      .id_4(id_6),
      .id_5(id_3),
      .id_6(id_1),
      .id_7(id_1)
  );
endmodule
