

================================================================
== Vitis HLS Report for 'conv2d'
================================================================
* Date:           Tue Feb 17 12:08:19 2026

* Version:        2025.2 (Build 6295257 on Nov 14 2025)
* Project:        hls_component
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   912528|   912528|  9.125 ms|  9.125 ms|  912529|  912529|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+-------------------+
        |                                                                                             |                                                                                  |  Latency (cycles) |   Latency (absolute)  |  Interval |      Pipeline     |
        |                                           Instance                                          |                                      Module                                      |   min   |   max   |    min    |    max    | min | max |        Type       |
        +---------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+-------------------+
        |grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286                   |conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8                   |     1365|     1365|  13.650 us|  13.650 us|    0|    0|  loop pipeline stp|
        |grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293                                   |conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3                                   |     6139|     6139|  61.390 us|  61.390 us|    0|    0|  loop pipeline stp|
        |grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315             |conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19             |      411|      411|   4.110 us|   4.110 us|    0|    0|  loop pipeline stp|
        |grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322  |conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92  |    52291|    52291|   0.523 ms|   0.523 ms|    0|    0|  loop pipeline stp|
        |grp_conv2d_Pipeline_VITIS_LOOP_137_22_VITIS_LOOP_138_23_VITIS_LOOP_139_24_fu_334             |conv2d_Pipeline_VITIS_LOOP_137_22_VITIS_LOOP_138_23_VITIS_LOOP_139_24             |      404|      404|   4.040 us|   4.040 us|    0|    0|  loop pipeline stp|
        |grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340                                                 |conv2d_Pipeline_VITIS_LOOP_155_26                                                 |     2415|     2415|  24.150 us|  24.150 us|    0|    0|  loop pipeline stp|
        +---------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+-------------------+

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_37_1    |    49208|    49208|      6151|          -|          -|     8|        no|
        |- VITIS_LOOP_85_11   |   836848|   836848|     52303|          -|          -|    16|        no|
        |- VITIS_LOOP_151_25  |    24280|    24280|      2428|          -|          -|    10|        no|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1286|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        4|   12|    7594|   7877|    -|
|Memory           |       30|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       0|   1065|    -|
|Register         |        -|    -|    1727|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       34|   12|    9321|  10228|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       12|    5|       8|     19|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+----+------+------+-----+
    |                                           Instance                                          |                                      Module                                      | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +---------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+----+------+------+-----+
    |control_s_axi_U                                                                              |control_s_axi                                                                     |        0|   0|   316|   552|    0|
    |grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315             |conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19             |        0|   0|   641|   765|    0|
    |grp_conv2d_Pipeline_VITIS_LOOP_137_22_VITIS_LOOP_138_23_VITIS_LOOP_139_24_fu_334             |conv2d_Pipeline_VITIS_LOOP_137_22_VITIS_LOOP_138_23_VITIS_LOOP_139_24             |        0|   0|   163|   391|    0|
    |grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340                                                 |conv2d_Pipeline_VITIS_LOOP_155_26                                                 |        0|   0|   322|   330|    0|
    |grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293                                   |conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3                                   |        0|   1|  2123|  1229|    0|
    |grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286                   |conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8                   |        0|   4|   676|   736|    0|
    |grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322  |conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92  |        0|   2|  1052|  1184|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U67                                                           |fadd_32ns_32ns_32_5_full_dsp_1                                                    |        0|   2|   205|   390|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U69                                                              |fcmp_32ns_32ns_1_2_no_dsp_1                                                       |        0|   0|     0|     0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U70                                                              |fcmp_32ns_32ns_1_2_no_dsp_1                                                       |        0|   0|     0|     0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U71                                                              |fcmp_32ns_32ns_1_2_no_dsp_1                                                       |        0|   0|     0|     0|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U68                                                            |fmul_32ns_32ns_32_4_max_dsp_1                                                     |        0|   3|   143|   321|    0|
    |gmem0_m_axi_U                                                                                |gmem0_m_axi                                                                       |        2|   0|   671|   657|    0|
    |gmem1_m_axi_U                                                                                |gmem1_m_axi                                                                       |        2|   0|   671|   657|    0|
    |gmem2_m_axi_U                                                                                |gmem2_m_axi                                                                       |        0|   0|   611|   665|    0|
    +---------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+----+------+------+-----+
    |Total                                                                                        |                                                                                  |        4|  12|  7594|  7877|    0|
    +---------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory    |          Module         | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    |conv1_out_U    |conv1_out_RAM_AUTO_1R1W  |        8|  0|   0|    0|  2704|   32|     1|        86528|
    |conv1_out_1_U  |conv1_out_RAM_AUTO_1R1W  |        8|  0|   0|    0|  2704|   32|     1|        86528|
    |conv2_out_U    |conv2_out_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1056|   32|     1|        33792|
    |conv2_out_1_U  |conv2_out_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1056|   32|     1|        33792|
    |pool1_out_U    |pool1_out_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1352|   32|     1|        43264|
    |pool2_out_U    |pool2_out_RAM_AUTO_1R1W  |        1|  0|   0|    0|   400|   32|     1|        12800|
    |fc_in_U        |pool2_out_RAM_AUTO_1R1W  |        1|  0|   0|    0|   400|   32|     1|        12800|
    +---------------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total          |                         |       30|  0|   0|    0|  9672|  224|     7|       309504|
    +---------------+-------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln151_1_fu_622_p2  |         +|   0|  0|  71|          64|           7|
    |add_ln151_2_fu_755_p2  |         +|   0|  0|  13|           4|           1|
    |add_ln151_3_fu_743_p2  |         +|   0|  0|  12|          12|           9|
    |add_ln151_fu_719_p2    |         +|   0|  0|  71|          64|          13|
    |add_ln153_fu_765_p2    |         +|   0|  0|  70|          63|          63|
    |add_ln37_1_fu_385_p2   |         +|   0|  0|  15|           8|           5|
    |add_ln37_fu_397_p2     |         +|   0|  0|  13|           4|           1|
    |add_ln41_1_fu_407_p2   |         +|   0|  0|  70|          63|          63|
    |add_ln41_2_fu_460_p2   |         +|   0|  0|  14|           9|           9|
    |add_ln41_fu_469_p2     |         +|   0|  0|  71|          64|          64|
    |add_ln46_1_fu_501_p2   |         +|   0|  0|  70|          63|           2|
    |add_ln46_2_fu_508_p2   |         +|   0|  0|  70|          63|           2|
    |add_ln46_3_fu_515_p2   |         +|   0|  0|  70|          63|           3|
    |add_ln46_4_fu_522_p2   |         +|   0|  0|  70|          63|           3|
    |add_ln46_5_fu_529_p2   |         +|   0|  0|  70|          63|           3|
    |add_ln46_6_fu_536_p2   |         +|   0|  0|  70|          63|           3|
    |add_ln46_7_fu_543_p2   |         +|   0|  0|  70|          63|           4|
    |add_ln46_fu_494_p2     |         +|   0|  0|  70|          63|           1|
    |add_ln85_1_fu_587_p2   |         +|   0|  0|  13|           5|           1|
    |add_ln85_2_fu_575_p2   |         +|   0|  0|  15|           8|           4|
    |add_ln85_fu_550_p2     |         +|   0|  0|  71|          64|           6|
    |add_ln89_1_fu_699_p2   |         +|   0|  0|  71|          64|          64|
    |add_ln89_2_fu_597_p2   |         +|   0|  0|  70|          63|          63|
    |add_ln89_3_fu_684_p2   |         +|   0|  0|  13|          13|          13|
    |add_ln89_fu_690_p2     |         +|   0|  0|  13|          13|           9|
    |icmp_ln151_fu_749_p2   |      icmp|   0|  0|  13|           4|           4|
    |icmp_ln37_fu_391_p2    |      icmp|   0|  0|  13|           4|           5|
    |icmp_ln85_fu_581_p2    |      icmp|   0|  0|  14|           5|           6|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|1286|        1102|         431|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+-----+-----------+-----+-----------+
    |         Name         | LUT | Input Size| Bits| Total Bits|
    +----------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm             |  209|         48|    1|         48|
    |conv1_out_1_address0  |   14|          3|   12|         36|
    |conv1_out_1_ce0       |   14|          3|    1|          3|
    |conv1_out_1_ce1       |    9|          2|    1|          2|
    |conv1_out_1_we0       |    9|          2|    1|          2|
    |conv1_out_address0    |   14|          3|   12|         36|
    |conv1_out_ce0         |   14|          3|    1|          3|
    |conv1_out_ce1         |    9|          2|    1|          2|
    |conv1_out_we0         |    9|          2|    1|          2|
    |conv2_out_1_address0  |   14|          3|   11|         33|
    |conv2_out_1_ce0       |   14|          3|    1|          3|
    |conv2_out_1_ce1       |    9|          2|    1|          2|
    |conv2_out_1_we0       |    9|          2|    1|          2|
    |conv2_out_address0    |   14|          3|   11|         33|
    |conv2_out_ce0         |   14|          3|    1|          3|
    |conv2_out_ce1         |    9|          2|    1|          2|
    |conv2_out_we0         |    9|          2|    1|          2|
    |fc_in_address0        |   14|          3|    9|         27|
    |fc_in_ce0             |   14|          3|    1|          3|
    |fc_in_we0             |    9|          2|    1|          2|
    |gmem0_0_ARVALID       |    9|          2|    1|          2|
    |gmem0_0_RREADY        |    9|          2|    1|          2|
    |gmem1_0_ARADDR        |   37|          7|   64|        448|
    |gmem1_0_ARLEN         |   25|          5|   32|        160|
    |gmem1_0_ARVALID       |   25|          5|    1|          5|
    |gmem1_0_RREADY        |   25|          5|    1|          5|
    |gmem1_blk_n_AR        |    9|          2|    1|          2|
    |gmem1_blk_n_R         |    9|          2|    1|          2|
    |gmem2_blk_n_AW        |    9|          2|    1|          2|
    |gmem2_blk_n_B         |    9|          2|    1|          2|
    |gmem2_blk_n_W         |    9|          2|    1|          2|
    |grp_fu_1035_ce        |   20|          4|    1|          4|
    |grp_fu_1035_p0        |   20|          4|   32|        128|
    |grp_fu_1035_p1        |   20|          4|   32|        128|
    |grp_fu_1039_ce        |   20|          4|    1|          4|
    |grp_fu_1039_p0        |   20|          4|   32|        128|
    |grp_fu_1039_p1        |   20|          4|   32|        128|
    |grp_fu_1043_ce        |   25|          5|    1|          5|
    |grp_fu_1043_opcode    |   25|          5|    5|         25|
    |grp_fu_1043_p0        |   25|          5|   32|        160|
    |grp_fu_1043_p1        |   25|          5|   32|        160|
    |grp_fu_1047_ce        |   14|          3|    1|          3|
    |grp_fu_1047_opcode    |   14|          3|    5|         15|
    |grp_fu_1047_p0        |   14|          3|   32|         96|
    |grp_fu_1047_p1        |   14|          3|   32|         96|
    |grp_fu_1051_ce        |   14|          3|    1|          3|
    |grp_fu_1051_opcode    |   14|          3|    5|         15|
    |grp_fu_1051_p0        |   14|          3|   32|         96|
    |grp_fu_1051_p1        |   14|          3|   32|         96|
    |o_fu_226              |    9|          2|    4|          8|
    |oc_1_fu_218           |    9|          2|    5|         10|
    |oc_fu_178             |    9|          2|    4|          8|
    |phi_mul182_fu_214     |    9|          2|    8|         16|
    |phi_mul199_fu_222     |    9|          2|   12|         24|
    |phi_mul_fu_174        |    9|          2|    8|         16|
    |pool1_out_address0    |   14|          3|   11|         33|
    |pool1_out_ce0         |   14|          3|    1|          3|
    |pool1_out_we0         |    9|          2|    1|          2|
    |pool2_out_address0    |   14|          3|    9|         27|
    |pool2_out_ce0         |   14|          3|    1|          3|
    |pool2_out_we0         |    9|          2|    1|          2|
    +----------------------+-----+-----------+-----+-----------+
    |Total                 | 1065|        228|  580|       2320|
    +----------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                                   Name                                                   | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln41_2_reg_885                                                                                        |   7|   0|    9|          2|
    |add_ln46_1_reg_905                                                                                        |  63|   0|   63|          0|
    |add_ln46_2_reg_910                                                                                        |  63|   0|   63|          0|
    |add_ln46_3_reg_915                                                                                        |  63|   0|   63|          0|
    |add_ln46_4_reg_920                                                                                        |  63|   0|   63|          0|
    |add_ln46_5_reg_925                                                                                        |  63|   0|   63|          0|
    |add_ln46_6_reg_930                                                                                        |  63|   0|   63|          0|
    |add_ln46_7_reg_935                                                                                        |  63|   0|   63|          0|
    |add_ln46_reg_900                                                                                          |  63|   0|   63|          0|
    |add_ln89_reg_991                                                                                          |   8|   0|   13|          5|
    |ap_CS_fsm                                                                                                 |  47|   0|   47|          0|
    |bias_read_reg_822                                                                                         |  64|   0|   64|          0|
    |bitcast_ln41_reg_890                                                                                      |  32|   0|   32|          0|
    |bitcast_ln89_reg_1001                                                                                     |  32|   0|   32|          0|
    |gmem1_addr_10_reg_1024                                                                                    |  64|   0|   64|          0|
    |gmem1_addr_9_reg_959                                                                                      |  64|   0|   64|          0|
    |gmem1_addr_reg_865                                                                                        |  64|   0|   64|          0|
    |gmem2_addr_reg_984                                                                                        |  64|   0|   64|          0|
    |grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_ap_start_reg             |   1|   0|    1|          0|
    |grp_conv2d_Pipeline_VITIS_LOOP_137_22_VITIS_LOOP_138_23_VITIS_LOOP_139_24_fu_334_ap_start_reg             |   1|   0|    1|          0|
    |grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_ap_start_reg                                                 |   1|   0|    1|          0|
    |grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_ap_start_reg                                   |   1|   0|    1|          0|
    |grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_ap_start_reg                   |   1|   0|    1|          0|
    |grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_ap_start_reg  |   1|   0|    1|          0|
    |input_r_read_reg_835                                                                                      |  64|   0|   64|          0|
    |o_fu_226                                                                                                  |   4|   0|    4|          0|
    |oc_1_fu_218                                                                                               |   5|   0|    5|          0|
    |oc_2_reg_856                                                                                              |   4|   0|    4|          0|
    |oc_3_reg_950                                                                                              |   5|   0|    5|          0|
    |oc_fu_178                                                                                                 |   4|   0|    4|          0|
    |output_r_read_reg_817                                                                                     |  64|   0|   64|          0|
    |phi_mul182_fu_214                                                                                         |   8|   0|    8|          0|
    |phi_mul182_load_reg_945                                                                                   |   8|   0|    8|          0|
    |phi_mul199_fu_222                                                                                         |  12|   0|   12|          0|
    |phi_mul199_load_reg_1016                                                                                  |  12|   0|   12|          0|
    |phi_mul_fu_174                                                                                            |   8|   0|    8|          0|
    |phi_mul_load_reg_851                                                                                      |   8|   0|    8|          0|
    |reg_351                                                                                                   |  32|   0|   32|          0|
    |sext_ln151_reg_1011                                                                                       |  63|   0|   63|          0|
    |sext_ln37_reg_846                                                                                         |  63|   0|   63|          0|
    |sext_ln85_reg_940                                                                                         |  63|   0|   63|          0|
    |sum_reg_1030                                                                                              |  32|   0|   32|          0|
    |trunc_ln151_1_reg_979                                                                                     |  62|   0|   62|          0|
    |trunc_ln1_reg_895                                                                                         |  62|   0|   62|          0|
    |trunc_ln3_reg_1006                                                                                        |  62|   0|   62|          0|
    |trunc_ln7_reg_996                                                                                         |  62|   0|   62|          0|
    |weights_read_reg_828                                                                                      |  64|   0|   64|          0|
    +----------------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                                     |1727|   0| 1734|          7|
    +----------------------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|        conv2d|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|        conv2d|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|        conv2d|  return value|
|m_axi_gmem0_AWVALID    |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWREADY    |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWADDR     |  out|   64|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWID       |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWLEN      |  out|    8|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWSIZE     |  out|    3|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWBURST    |  out|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWLOCK     |  out|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWCACHE    |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWPROT     |  out|    3|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWQOS      |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWREGION   |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWUSER     |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WVALID     |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WREADY     |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WDATA      |  out|   32|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WSTRB      |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WLAST      |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WID        |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WUSER      |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARVALID    |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARREADY    |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARADDR     |  out|   64|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARID       |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARLEN      |  out|    8|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARSIZE     |  out|    3|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARBURST    |  out|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARLOCK     |  out|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARCACHE    |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARPROT     |  out|    3|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARQOS      |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARREGION   |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARUSER     |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RVALID     |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RREADY     |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RDATA      |   in|   32|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RLAST      |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RID        |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RUSER      |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RRESP      |   in|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_BVALID     |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_BREADY     |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_BRESP      |   in|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_BID        |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_BUSER      |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem1_AWVALID    |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWREADY    |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWADDR     |  out|   64|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWID       |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWLEN      |  out|    8|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWSIZE     |  out|    3|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWBURST    |  out|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWLOCK     |  out|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWCACHE    |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWPROT     |  out|    3|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWQOS      |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWREGION   |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWUSER     |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WVALID     |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WREADY     |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WDATA      |  out|   32|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WSTRB      |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WLAST      |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WID        |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WUSER      |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARVALID    |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARREADY    |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARADDR     |  out|   64|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARID       |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARLEN      |  out|    8|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARSIZE     |  out|    3|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARBURST    |  out|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARLOCK     |  out|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARCACHE    |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARPROT     |  out|    3|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARQOS      |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARREGION   |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARUSER     |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RVALID     |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RREADY     |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RDATA      |   in|   32|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RLAST      |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RID        |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RUSER      |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RRESP      |   in|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_BVALID     |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_BREADY     |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_BRESP      |   in|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_BID        |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_BUSER      |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem2_AWVALID    |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWREADY    |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWADDR     |  out|   64|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWID       |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWLEN      |  out|    8|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWSIZE     |  out|    3|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWBURST    |  out|    2|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWLOCK     |  out|    2|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWCACHE    |  out|    4|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWPROT     |  out|    3|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWQOS      |  out|    4|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWREGION   |  out|    4|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWUSER     |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_WVALID     |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_WREADY     |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_WDATA      |  out|   32|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_WSTRB      |  out|    4|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_WLAST      |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_WID        |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_WUSER      |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARVALID    |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARREADY    |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARADDR     |  out|   64|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARID       |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARLEN      |  out|    8|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARSIZE     |  out|    3|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARBURST    |  out|    2|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARLOCK     |  out|    2|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARCACHE    |  out|    4|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARPROT     |  out|    3|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARQOS      |  out|    4|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARREGION   |  out|    4|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARUSER     |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_RVALID     |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_RREADY     |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_RDATA      |   in|   32|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_RLAST      |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_RID        |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_RUSER      |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_RRESP      |   in|    2|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_BVALID     |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_BREADY     |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_BRESP      |   in|    2|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_BID        |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_BUSER      |   in|    1|       m_axi|         gmem2|       pointer|
+-----------------------+-----+-----+------------+--------------+--------------+

