# do mp1_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying /software/quartus-std-18.1/modelsim_ae/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+/home/nylogan2/Desktop/cs411/mp1/mp1/setup/hdl {/home/nylogan2/Desktop/cs411/mp1/mp1/setup/hdl/regfile.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:49:43 on Jan 20,2022
# vlog -reportprogress 300 -sv -work work "+incdir+/home/nylogan2/Desktop/cs411/mp1/mp1/setup/hdl" /home/nylogan2/Desktop/cs411/mp1/mp1/setup/hdl/regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 16:49:44 on Jan 20,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/nylogan2/Desktop/cs411/mp1/mp1/setup/hdl {/home/nylogan2/Desktop/cs411/mp1/mp1/setup/hdl/mp1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:49:44 on Jan 20,2022
# vlog -reportprogress 300 -sv -work work "+incdir+/home/nylogan2/Desktop/cs411/mp1/mp1/setup/hdl" /home/nylogan2/Desktop/cs411/mp1/mp1/setup/hdl/mp1.sv 
# -- Compiling module mp1
# 
# Top level modules:
# 	mp1
# End time: 16:49:44 on Jan 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+/home/nylogan2/Desktop/cs411/mp1/mp1/setup/hdl {/home/nylogan2/Desktop/cs411/mp1/mp1/setup/hdl/mp1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:49:44 on Jan 20,2022
# vlog -reportprogress 300 -sv -work work "+incdir+/home/nylogan2/Desktop/cs411/mp1/mp1/setup/hdl" /home/nylogan2/Desktop/cs411/mp1/mp1/setup/hdl/mp1.sv 
# -- Compiling module mp1
# 
# Top level modules:
# 	mp1
# End time: 16:49:44 on Jan 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L arriaii_hssi_ver -L arriaii_pcie_hip_ver -L arriaii_ver -L rtl_work -L work -voptargs="+acc"  mp1_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L arriaii_hssi_ver -L arriaii_pcie_hip_ver -L arriaii_ver -L rtl_work -L work -voptargs=""+acc"" mp1_tb 
# Start time: 16:49:44 on Jan 20,2022
# ** Error: (vsim-3170) Could not find 'mp1_tb'.
#         Searched libraries:
#             /software/quartus-std-18.1/modelsim_ae/altera/verilog/altera
#             /software/quartus-std-18.1/modelsim_ae/altera/verilog/220model
#             /software/quartus-std-18.1/modelsim_ae/altera/verilog/sgate
#             /software/quartus-std-18.1/modelsim_ae/altera/verilog/altera_mf
#             /software/quartus-std-18.1/modelsim_ae/altera/verilog/altera_lnsim
#             /software/quartus-std-18.1/modelsim_ae/altera/verilog/arriaii_hssi
#             /software/quartus-std-18.1/modelsim_ae/altera/verilog/arriaii_pcie_hip
#             /software/quartus-std-18.1/modelsim_ae/altera/verilog/arriaii
#             /home/nylogan2/Desktop/cs411/mp1/mp1/simulation/modelsim/rtl_work
#             /home/nylogan2/Desktop/cs411/mp1/mp1/simulation/modelsim/rtl_work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./mp1_run_msim_rtl_verilog.do PAUSED at line 13
