/*
 * Copyright (C) 2016 Marvell Technology Group Ltd.
 *
 * This file is dual-licensed: you can use it either under the terms
 * of the GPLv2 or the X11 license, at your option. Note that this dual
 * licensing only applies to this file, and not this project as a
 * whole.
 *
 *  a) This library is free software; you can redistribute it and/or
 *     modify it under the terms of the GNU General Public License as
 *     published by the Free Software Foundation; either version 2 of the
 *     License, or (at your option) any later version.
 *
 *     This library is distributed in the hope that it will be useful,
 *     but WITHOUT ANY WARRANTY; without even the implied warranty of
 *     MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 *     GNU General Public License for more details.
 *
 * Or, alternatively,
 *
 *  b) Permission is hereby granted, free of charge, to any person
 *     obtaining a copy of this software and associated documentation
 *     files (the "Software"), to deal in the Software without
 *     restriction, including without limitation the rights to use,
 *     copy, modify, merge, publish, distribute, sublicense, and/or
 *     sell copies of the Software, and to permit persons to whom the
 *     Software is furnished to do so, subject to the following
 *     conditions:
 *
 *     The above copyright notice and this permission notice shall be
 *     included in all copies or substantial portions of the Software.
 *
 *     THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
 *     EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES
 *     OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
 *     NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT
 *     HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
 *     WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
 *     FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
 *     OTHER DEALINGS IN THE SOFTWARE.
 */

/*
 * Device Tree file for Marvell Armada AP806.
 */

#include "armada-ap806.dtsi"

/ {
	model = "Marvell Armada AP806-Z1 Quad";
	compatible = "marvell,armada-ap806-quad", "marvell,armada-ap806";

	cpus {
		#address-cells = <1>;
		#size-cells = <0>;

		cpu@000 {
			device_type = "cpu";
			compatible = "arm,cortex-a72", "arm,armv8";
			reg = <0x000>;
			enable-method = "psci";
		};
		cpu@100 {
			device_type = "cpu";
			compatible = "arm,cortex-a72", "arm,armv8";
			reg = <0x100>;
			enable-method = "psci";
		};
		cpu@200 {
			device_type = "cpu";
			compatible = "arm,cortex-a72", "arm,armv8";
			reg = <0x200>;
			enable-method = "psci";
		};
		cpu@300 {
			device_type = "cpu";
			compatible = "arm,cortex-a72", "arm,armv8";
			reg = <0x300>;
			enable-method = "psci";
		};
	};

	ap806 {
		config-space {
			pic: interrupt-controller@3f0100 {
				/* Override A0 pic settings to match Z1 spec. */
				int-en-pol = <1>;
				interrupts = <GIC_PPI 12 IRQ_TYPE_LEVEL_HIGH>;
			};

			/* For SPI, I2C, and Serial units override the clock */
			spi0: spi@510600 {
				clocks = <&ringclk 2>;
			};

			i2c0: i2c@511000 {
				clocks = <&ringclk 2>;
			};

			serial@512000 {
				clocks = <&ringclk 2>;
			};

			serial@512100 {
				clocks = <&ringclk 2>;

			};
			/* Add clock node for AP-806-Z SoC
			** The Z1 revision use different driver than A0 revision
			*/
			coreclk: clk@0x6F8204 {
				compatible = "marvell,armada-ap806-core-clock";
				reg = <0x6F8204 0x04>;
				#clock-cells = <1>;
				clock-output-names = "ddr", "ring", "cpu";
			};

			ringclk: clk@0x6F8250 {
				compatible = "marvell,armada-ap806-ring-clock";
				reg = <0x6F8250 0x04>;
				#clock-cells = <1>;
				clock-output-names = "ring-0", "ring-2", "ring-3", "ring-4", "ring-5";
				clocks = <&coreclk 1>;
			};
			xor0@400000 {
				compatible = "marvell,mv-xor-v2-z1";
			};

			xor1@420000 {
				compatible = "marvell,mv-xor-v2-z1";
			};

			xor2@440000 {
				compatible = "marvell,mv-xor-v2-z1";
			};

			xor3@460000 {
				compatible = "marvell,mv-xor-v2-z1";
			};
		};
	};
};

