#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Jun  3 15:56:25 2024
# Process ID: 21092
# Current directory: C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5508 C:\Users\Half Blood Prince\Desktop\Multi-Cycle-MIPS-Basic-IO2\Multi-Cycle-MIPS-Basic-IO.xpr
# Log file: C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/vivado.log
# Journal file: C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Applications/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 719.445 ; gain = 83.508
update_compile_order -fileset sources_1
set_property -name {xsim.simulate.runtime} -value {10000ns} -objects [get_filesets sim_1]
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench_IO_NEXYS_A7_100T' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim/TestIO.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim/ProgramFile1.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim/ProgramFile2.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim/ProgramFile1.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim/ProgramFile2.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_IO_NEXYS_A7_100T_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2458] undeclared symbol Add_Overflow, assumed default net type wire [C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/ALU.sv:13]
INFO: [VRFC 10-2458] undeclared symbol Add_Sign, assumed default net type wire [C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/ALU.sv:13]
INFO: [VRFC 10-2458] undeclared symbol Add_Carry, assumed default net type wire [C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/ALU.sv:13]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/ALUcontrol.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUcontrol
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/new/CLA32.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/new/CLA4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/new/CLA4_Marked.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA4_Marked
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/sources_1/new/CLK_DIV.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLK_div
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/new/DataPath_NEXYS_A7_100T.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath_NEXYS_A7_100T
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/DataRegister.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataRegister
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/new/Decoder_NEXYS_A7_100T.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder_NEXYS_A7_100T
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/Extender.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extender
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/sources_1/imports/new/IO.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/InstructionRegister.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionRegister
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/new/MIPS_NEXYS_A7_100T.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_NEXYS_A7_100T
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/MUX2X1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2X1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/MUX2X32.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2X32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/MUX2X5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2X5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/new/MUX3X32_Data.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3X32_Data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/new/MUX4X32_Data.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX4X32_Data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/new/MUX4X32_PC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX4X32_PC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/MUX6X32.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX6X32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/sources_1/imports/new/MUX7SEG.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX7SEG
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/new/MemoryDecoder_NEXYS_A7_100T.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MemoryDecoder_NEXYS_A7_100T
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/new/Memory_IO.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory_IO
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/ProgramCounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/RegisterFile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/Shifter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shifter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/new/Top_IO_NEXYS_A7_100T.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_IO_NEXYS_A7_100T
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sim_1/new/TestBench_IO_NEXYS_A7_100T.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench_IO_NEXYS_A7_100T
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 809.676 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim'
"xelab -wto caae246dfcdc4a1daf81e3e04cb1552d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_IO_NEXYS_A7_100T_behav xil_defaultlib.TestBench_IO_NEXYS_A7_100T xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Applications/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto caae246dfcdc4a1daf81e3e04cb1552d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_IO_NEXYS_A7_100T_behav xil_defaultlib.TestBench_IO_NEXYS_A7_100T xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_ALU_sv
Compiling module xil_defaultlib.CLK_div(N=1)
Compiling module xil_defaultlib.Decoder_NEXYS_A7_100T
Compiling module xil_defaultlib.InstructionRegister
Compiling module xil_defaultlib.DataRegister
Compiling module xil_defaultlib.MUX2X32
Compiling module xil_defaultlib.Extender
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.MUX4X32_PC
Compiling module xil_defaultlib.MUX2X5
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.MUX3X32_Data
Compiling module xil_defaultlib.MUX4X32_Data
Compiling module xil_defaultlib.ALUcontrol
Compiling module xil_defaultlib.CLA4
Compiling module xil_defaultlib.CLA4_Marked
Compiling module xil_defaultlib.CLA32
Compiling module xil_defaultlib.MUX2X1
Compiling module xil_defaultlib.Shifter
Compiling module xil_defaultlib.MUX6X32
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataPath_NEXYS_A7_100T
Compiling module xil_defaultlib.MIPS_NEXYS_A7_100T
Compiling module xil_defaultlib.Memory_IO
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.MUX7SEG
Compiling module xil_defaultlib.MemoryDecoder_NEXYS_A7_100T
Compiling module xil_defaultlib.Top_IO_NEXYS_A7_100T
Compiling module xil_defaultlib.TestBench_IO_NEXYS_A7_100T
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_IO_NEXYS_A7_100T_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_IO_NEXYS_A7_100T_behav -key {Behavioral:sim_1:Functional:TestBench_IO_NEXYS_A7_100T} -tclbatch {TestBench_IO_NEXYS_A7_100T.tcl} -view {{C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/TestBench_IO_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException (See C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/vivado_pid21092.debug)
open_wave_config {C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/TestBench_IO_behav.wcfg}
WARNING: Simulation object /TestBench_IO/clk was not found in the design.
WARNING: Simulation object /TestBench_IO/reset was not found in the design.
WARNING: Simulation object /TestBench_IO/buttonL was not found in the design.
WARNING: Simulation object /TestBench_IO/buttonR was not found in the design.
WARNING: Simulation object /TestBench_IO/switch was not found in the design.
WARNING: Simulation object /TestBench_IO/AN was not found in the design.
WARNING: Simulation object /TestBench_IO/A2G was not found in the design.
WARNING: Simulation object /TestBench_IO/top_IO/MemoryDecoder/digit was not found in the design.
WARNING: Simulation object /TestBench_IO/top_IO/MemoryDecoder/mux7seg/current_digit was not found in the design.
WARNING: Simulation object /TestBench_IO/top_IO/MemoryDecoder/mux7seg/refresh_counter was not found in the design.
WARNING: Simulation object /TestBench_IO/top_IO/MemoryDecoder/pReadData was not found in the design.
WARNING: Simulation object /TestBench_IO/top_IO/MemoryDecoder/MemReadData was not found in the design.
WARNING: Simulation object /TestBench_IO/top_IO/MemoryDecoder/ReadData was not found in the design.
WARNING: Simulation object /TestBench_IO/top_IO/MemoryDecoder/ReadData_select was not found in the design.
source TestBench_IO_NEXYS_A7_100T.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 873.984 ; gain = 61.133
ERROR: [Common 17-39] 'xsim' failed due to earlier errors.

ERROR: [USF-XSim-62] 'simulate' step failed with errors. Please check the Tcl console or log files for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 873.984 ; gain = 64.309
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench_IO_NEXYS_A7_100T' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim/TestIO.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim/ProgramFile1.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim/ProgramFile2.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim/ProgramFile1.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim/ProgramFile2.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_IO_NEXYS_A7_100T_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2458] undeclared symbol Add_Overflow, assumed default net type wire [C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/ALU.sv:13]
INFO: [VRFC 10-2458] undeclared symbol Add_Sign, assumed default net type wire [C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/ALU.sv:13]
INFO: [VRFC 10-2458] undeclared symbol Add_Carry, assumed default net type wire [C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/ALU.sv:13]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/ALUcontrol.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUcontrol
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/new/CLA32.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/new/CLA4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/new/CLA4_Marked.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA4_Marked
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/sources_1/new/CLK_DIV.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLK_div
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/new/DataPath_NEXYS_A7_100T.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath_NEXYS_A7_100T
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/DataRegister.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataRegister
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/new/Decoder_NEXYS_A7_100T.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder_NEXYS_A7_100T
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/Extender.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extender
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/sources_1/imports/new/IO.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/InstructionRegister.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionRegister
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/new/MIPS_NEXYS_A7_100T.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_NEXYS_A7_100T
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/MUX2X1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2X1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/MUX2X32.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2X32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/MUX2X5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2X5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/new/MUX3X32_Data.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3X32_Data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/new/MUX4X32_Data.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX4X32_Data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/new/MUX4X32_PC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX4X32_PC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/MUX6X32.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX6X32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/sources_1/imports/new/MUX7SEG.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX7SEG
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/new/MemoryDecoder_NEXYS_A7_100T.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MemoryDecoder_NEXYS_A7_100T
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/new/Memory_IO.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory_IO
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/ProgramCounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/RegisterFile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/Shifter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shifter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/new/Top_IO_NEXYS_A7_100T.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_IO_NEXYS_A7_100T
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sim_1/new/TestBench_IO_NEXYS_A7_100T.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench_IO_NEXYS_A7_100T
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 913.363 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim'
"xelab -wto caae246dfcdc4a1daf81e3e04cb1552d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_IO_NEXYS_A7_100T_behav xil_defaultlib.TestBench_IO_NEXYS_A7_100T xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Applications/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto caae246dfcdc4a1daf81e3e04cb1552d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_IO_NEXYS_A7_100T_behav xil_defaultlib.TestBench_IO_NEXYS_A7_100T xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_ALU_sv
Compiling module xil_defaultlib.CLK_div(N=2)
Compiling module xil_defaultlib.Decoder_NEXYS_A7_100T
Compiling module xil_defaultlib.InstructionRegister
Compiling module xil_defaultlib.DataRegister
Compiling module xil_defaultlib.MUX2X32
Compiling module xil_defaultlib.Extender
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.MUX4X32_PC
Compiling module xil_defaultlib.MUX2X5
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.MUX3X32_Data
Compiling module xil_defaultlib.MUX4X32_Data
Compiling module xil_defaultlib.ALUcontrol
Compiling module xil_defaultlib.CLA4
Compiling module xil_defaultlib.CLA4_Marked
Compiling module xil_defaultlib.CLA32
Compiling module xil_defaultlib.MUX2X1
Compiling module xil_defaultlib.Shifter
Compiling module xil_defaultlib.MUX6X32
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataPath_NEXYS_A7_100T
Compiling module xil_defaultlib.MIPS_NEXYS_A7_100T
Compiling module xil_defaultlib.Memory_IO
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.MUX7SEG
Compiling module xil_defaultlib.MemoryDecoder_NEXYS_A7_100T
Compiling module xil_defaultlib.Top_IO_NEXYS_A7_100T
Compiling module xil_defaultlib.TestBench_IO_NEXYS_A7_100T
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_IO_NEXYS_A7_100T_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_IO_NEXYS_A7_100T_behav -key {Behavioral:sim_1:Functional:TestBench_IO_NEXYS_A7_100T} -tclbatch {TestBench_IO_NEXYS_A7_100T.tcl} -view {{C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/TestBench_IO_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config {C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/TestBench_IO_behav.wcfg}
WARNING: Simulation object /TestBench_IO/clk was not found in the design.
WARNING: Simulation object /TestBench_IO/reset was not found in the design.
WARNING: Simulation object /TestBench_IO/buttonL was not found in the design.
WARNING: Simulation object /TestBench_IO/buttonR was not found in the design.
WARNING: Simulation object /TestBench_IO/switch was not found in the design.
WARNING: Simulation object /TestBench_IO/AN was not found in the design.
WARNING: Simulation object /TestBench_IO/A2G was not found in the design.
WARNING: Simulation object /TestBench_IO/top_IO/MemoryDecoder/digit was not found in the design.
WARNING: Simulation object /TestBench_IO/top_IO/MemoryDecoder/mux7seg/current_digit was not found in the design.
WARNING: Simulation object /TestBench_IO/top_IO/MemoryDecoder/mux7seg/refresh_counter was not found in the design.
WARNING: Simulation object /TestBench_IO/top_IO/MemoryDecoder/pReadData was not found in the design.
WARNING: Simulation object /TestBench_IO/top_IO/MemoryDecoder/MemReadData was not found in the design.
WARNING: Simulation object /TestBench_IO/top_IO/MemoryDecoder/ReadData was not found in the design.
WARNING: Simulation object /TestBench_IO/top_IO/MemoryDecoder/ReadData_select was not found in the design.
source TestBench_IO_NEXYS_A7_100T.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_IO_NEXYS_A7_100T_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 913.363 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench_IO_NEXYS_A7_100T' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim/TestIO.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim/ProgramFile1.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim/ProgramFile2.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim/ProgramFile1.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim/ProgramFile2.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_IO_NEXYS_A7_100T_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim'
"xelab -wto caae246dfcdc4a1daf81e3e04cb1552d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_IO_NEXYS_A7_100T_behav xil_defaultlib.TestBench_IO_NEXYS_A7_100T xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Applications/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto caae246dfcdc4a1daf81e3e04cb1552d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_IO_NEXYS_A7_100T_behav xil_defaultlib.TestBench_IO_NEXYS_A7_100T xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 913.363 ; gain = 0.000
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/TestBench_IO_NEXYS_A7_100T/top_nexys/MemoryDecoder_Nexys/digit}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/TestBench_IO_NEXYS_A7_100T/top_nexys/MemoryDecoder_Nexys/mux7seg/reset}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/TestBench_IO_NEXYS_A7_100T/top_nexys/MemoryDecoder_Nexys/mux7seg/current_digit}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/TestBench_IO_NEXYS_A7_100T/top_nexys/MemoryDecoder_Nexys/mux7seg/current_digit}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/TestBench_IO_NEXYS_A7_100T/top_nexys/MemoryDecoder_Nexys/mux7seg/clk}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench_IO_NEXYS_A7_100T' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim/TestIO.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim/ProgramFile1.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim/ProgramFile2.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim/ProgramFile1.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim/ProgramFile2.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_IO_NEXYS_A7_100T_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim'
"xelab -wto caae246dfcdc4a1daf81e3e04cb1552d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_IO_NEXYS_A7_100T_behav xil_defaultlib.TestBench_IO_NEXYS_A7_100T xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Applications/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto caae246dfcdc4a1daf81e3e04cb1552d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_IO_NEXYS_A7_100T_behav xil_defaultlib.TestBench_IO_NEXYS_A7_100T xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 913.363 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Jun  3 16:05:13 2024] Launched synth_1...
Run output will be captured here: C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.runs/synth_1/runme.log
[Mon Jun  3 16:05:14 2024] Launched impl_1...
Run output will be captured here: C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Jun  3 16:13:02 2024] Launched synth_1...
Run output will be captured here: C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.runs/synth_1/runme.log
[Mon Jun  3 16:13:02 2024] Launched impl_1...
Run output will be captured here: C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-13:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 976.641 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292ABF435A
set_property PROGRAM.FILE {C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.runs/impl_1/Top_IO_NEXYS_A7_100T.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.runs/impl_1/Top_IO_NEXYS_A7_100T.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
update_compile_order -fileset sources_1
route_design
ERROR: [Common 17-53] User Exception: No open design. Please open an elaborated, synthesized or implemented design before executing this command.
open_run impl_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 2544.977 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 75 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.227 . Memory (MB): peak = 3232.617 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.233 . Memory (MB): peak = 3232.617 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3232.617 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 60 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 12 instances
  RAM64M => RAM64M (RAMD64E(x4)): 40 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 8 instances

open_run: Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 3651.168 ; gain = 1359.586
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: e9100894 ConstDB: 0 ShapeSum: 1e055ba4 RouteDB: 7ae7ffa3

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 84890d5e

Time (s): cpu = 00:00:35 ; elapsed = 00:00:42 . Memory (MB): peak = 3766.992 ; gain = 84.430
Post Restoration Checksum: NetGraph: ce2c5f41 NumContArr: 6a40cd8a Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1386d2ccb

Time (s): cpu = 00:00:35 ; elapsed = 00:00:43 . Memory (MB): peak = 3766.992 ; gain = 84.430

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1386d2ccb

Time (s): cpu = 00:00:35 ; elapsed = 00:00:43 . Memory (MB): peak = 3766.992 ; gain = 84.430

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1386d2ccb

Time (s): cpu = 00:00:35 ; elapsed = 00:00:43 . Memory (MB): peak = 3766.992 ; gain = 84.430

Phase 2.4 Timing Verification

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 1876e6e69

Time (s): cpu = 00:00:36 ; elapsed = 00:00:44 . Memory (MB): peak = 3766.992 ; gain = 84.430
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.458 | TNS=-5.197 | WHS=0.052  | THS=0.000  |

Phase 2.4 Timing Verification | Checksum: 1876e6e69

Time (s): cpu = 00:00:36 ; elapsed = 00:00:44 . Memory (MB): peak = 3766.992 ; gain = 84.430
 Number of Nodes with overlaps = 0

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 13e5f1e81

Time (s): cpu = 00:00:37 ; elapsed = 00:00:46 . Memory (MB): peak = 3766.992 ; gain = 84.430
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.546 | TNS=-12.438| WHS=-0.102 | THS=-2.435 |

Phase 2 Router Initialization | Checksum: fc6d0466

Time (s): cpu = 00:00:37 ; elapsed = 00:00:46 . Memory (MB): peak = 3766.992 ; gain = 84.430

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.436523 %
  Global Horizontal Routing Utilization  = 0.432722 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 132eae64d

Time (s): cpu = 00:00:37 ; elapsed = 00:00:46 . Memory (MB): peak = 3766.992 ; gain = 84.430

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.537 | TNS=-11.924| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 2506b933b

Time (s): cpu = 00:00:37 ; elapsed = 00:00:47 . Memory (MB): peak = 3766.992 ; gain = 84.430

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 246
 Number of Nodes with overlaps = 147
 Number of Nodes with overlaps = 106
 Number of Nodes with overlaps = 86
 Number of Nodes with overlaps = 62
 Number of Nodes with overlaps = 31
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.414 | TNS=-1.458 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 23324d0d6

Time (s): cpu = 00:00:40 ; elapsed = 00:00:52 . Memory (MB): peak = 3766.992 ; gain = 84.430

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 137
 Number of Nodes with overlaps = 79
 Number of Nodes with overlaps = 38
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.111 | TNS=-0.877 | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 1582f3fa4

Time (s): cpu = 00:00:42 ; elapsed = 00:00:56 . Memory (MB): peak = 3766.992 ; gain = 84.430

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 126
 Number of Nodes with overlaps = 50
 Number of Nodes with overlaps = 39
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.209 | TNS=-0.860 | WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: 1e3e963c6

Time (s): cpu = 00:00:45 ; elapsed = 00:01:01 . Memory (MB): peak = 3766.992 ; gain = 84.430
Phase 4 Rip-up And Reroute | Checksum: 1e3e963c6

Time (s): cpu = 00:00:45 ; elapsed = 00:01:01 . Memory (MB): peak = 3766.992 ; gain = 84.430

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 15e790288

Time (s): cpu = 00:00:45 ; elapsed = 00:01:01 . Memory (MB): peak = 3766.992 ; gain = 84.430
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.031 | TNS=-0.058 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 246ab151c

Time (s): cpu = 00:00:45 ; elapsed = 00:01:01 . Memory (MB): peak = 3766.992 ; gain = 84.430

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 246ab151c

Time (s): cpu = 00:00:45 ; elapsed = 00:01:01 . Memory (MB): peak = 3766.992 ; gain = 84.430
Phase 5 Delay and Skew Optimization | Checksum: 246ab151c

Time (s): cpu = 00:00:45 ; elapsed = 00:01:01 . Memory (MB): peak = 3766.992 ; gain = 84.430

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1ef726ffd

Time (s): cpu = 00:00:45 ; elapsed = 00:01:01 . Memory (MB): peak = 3766.992 ; gain = 84.430
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.017  | TNS=0.000  | WHS=0.052  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1ef726ffd

Time (s): cpu = 00:00:45 ; elapsed = 00:01:01 . Memory (MB): peak = 3766.992 ; gain = 84.430
Phase 6 Post Hold Fix | Checksum: 1ef726ffd

Time (s): cpu = 00:00:45 ; elapsed = 00:01:01 . Memory (MB): peak = 3766.992 ; gain = 84.430

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.441093 %
  Global Horizontal Routing Utilization  = 0.441034 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 208e40a5a

Time (s): cpu = 00:00:45 ; elapsed = 00:01:01 . Memory (MB): peak = 3766.992 ; gain = 84.430

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 208e40a5a

Time (s): cpu = 00:00:45 ; elapsed = 00:01:01 . Memory (MB): peak = 3766.992 ; gain = 84.430

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 23df29bfb

Time (s): cpu = 00:00:46 ; elapsed = 00:01:02 . Memory (MB): peak = 3766.992 ; gain = 84.430

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.017  | TNS=0.000  | WHS=0.052  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 23df29bfb

Time (s): cpu = 00:00:46 ; elapsed = 00:01:02 . Memory (MB): peak = 3766.992 ; gain = 84.430
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:46 ; elapsed = 00:01:02 . Memory (MB): peak = 3766.992 ; gain = 84.430

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:47 ; elapsed = 00:01:03 . Memory (MB): peak = 3766.992 ; gain = 106.988
report_timing_summary
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Jun  3 16:27:32 2024
| Host         : DESKTOP-Severus-Snape running 64-bit major release  (build 9200)
| Command      : report_timing_summary
| Design       : Top_IO_NEXYS_A7_100T
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: reset (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mips/DEC/FSM_onehot_CurrentState_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mips/DEC/FSM_onehot_CurrentState_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mips/DEC/FSM_onehot_CurrentState_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mips/DEC/FSM_onehot_CurrentState_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mips/DEC/FSM_onehot_CurrentState_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mips/DEC/FSM_onehot_CurrentState_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mips/DEC/FSM_onehot_CurrentState_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mips/DEC/FSM_onehot_CurrentState_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mips/DEC/FSM_onehot_CurrentState_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mips/DEC/FSM_onehot_CurrentState_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mips/DEC/FSM_onehot_CurrentState_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mips/DEC/FSM_onehot_CurrentState_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mips/DEC/FSM_onehot_CurrentState_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mips/DEC/FSM_onehot_CurrentState_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mips/DEC/FSM_onehot_CurrentState_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mips/DEC/FSM_onehot_CurrentState_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mips/DEC/FSM_onehot_CurrentState_reg[9]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: mips/DP/Data_A/CurrentData_reg[0]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: mips/DP/Data_A/CurrentData_reg[10]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: mips/DP/Data_A/CurrentData_reg[11]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: mips/DP/Data_A/CurrentData_reg[12]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: mips/DP/Data_A/CurrentData_reg[13]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: mips/DP/Data_A/CurrentData_reg[14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: mips/DP/Data_A/CurrentData_reg[15]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: mips/DP/Data_A/CurrentData_reg[16]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: mips/DP/Data_A/CurrentData_reg[17]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: mips/DP/Data_A/CurrentData_reg[18]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: mips/DP/Data_A/CurrentData_reg[19]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: mips/DP/Data_A/CurrentData_reg[1]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: mips/DP/Data_A/CurrentData_reg[20]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: mips/DP/Data_A/CurrentData_reg[21]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: mips/DP/Data_A/CurrentData_reg[22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: mips/DP/Data_A/CurrentData_reg[23]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: mips/DP/Data_A/CurrentData_reg[24]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: mips/DP/Data_A/CurrentData_reg[25]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: mips/DP/Data_A/CurrentData_reg[26]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: mips/DP/Data_A/CurrentData_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mips/DP/Data_A/CurrentData_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: mips/DP/Data_A/CurrentData_reg[29]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: mips/DP/Data_A/CurrentData_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mips/DP/Data_A/CurrentData_reg[30]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: mips/DP/Data_A/CurrentData_reg[3]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: mips/DP/Data_A/CurrentData_reg[4]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: mips/DP/Data_A/CurrentData_reg[5]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: mips/DP/Data_A/CurrentData_reg[6]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: mips/DP/Data_A/CurrentData_reg[7]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: mips/DP/Data_A/CurrentData_reg[8]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: mips/DP/Data_A/CurrentData_reg[9]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: mips/DP/Data_B/CurrentData_reg[0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: mips/DP/Data_B/CurrentData_reg[10]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: mips/DP/Data_B/CurrentData_reg[11]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: mips/DP/Data_B/CurrentData_reg[12]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: mips/DP/Data_B/CurrentData_reg[13]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: mips/DP/Data_B/CurrentData_reg[14]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: mips/DP/Data_B/CurrentData_reg[15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: mips/DP/Data_B/CurrentData_reg[16]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: mips/DP/Data_B/CurrentData_reg[17]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: mips/DP/Data_B/CurrentData_reg[18]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: mips/DP/Data_B/CurrentData_reg[19]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: mips/DP/Data_B/CurrentData_reg[1]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: mips/DP/Data_B/CurrentData_reg[20]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: mips/DP/Data_B/CurrentData_reg[21]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: mips/DP/Data_B/CurrentData_reg[22]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: mips/DP/Data_B/CurrentData_reg[23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: mips/DP/Data_B/CurrentData_reg[24]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: mips/DP/Data_B/CurrentData_reg[25]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: mips/DP/Data_B/CurrentData_reg[26]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: mips/DP/Data_B/CurrentData_reg[27]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: mips/DP/Data_B/CurrentData_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mips/DP/Data_B/CurrentData_reg[29]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: mips/DP/Data_B/CurrentData_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: mips/DP/Data_B/CurrentData_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mips/DP/Data_B/CurrentData_reg[31]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: mips/DP/Data_B/CurrentData_reg[3]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: mips/DP/Data_B/CurrentData_reg[4]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: mips/DP/Data_B/CurrentData_reg[5]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: mips/DP/Data_B/CurrentData_reg[6]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: mips/DP/Data_B/CurrentData_reg[7]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: mips/DP/Data_B/CurrentData_reg[8]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: mips/DP/Data_B/CurrentData_reg[9]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: mips/DP/IR/CurrentInstruction_reg[0]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: mips/DP/IR/CurrentInstruction_reg[10]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: mips/DP/IR/CurrentInstruction_reg[11]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: mips/DP/IR/CurrentInstruction_reg[12]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: mips/DP/IR/CurrentInstruction_reg[13]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: mips/DP/IR/CurrentInstruction_reg[14]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: mips/DP/IR/CurrentInstruction_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mips/DP/IR/CurrentInstruction_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mips/DP/IR/CurrentInstruction_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mips/DP/IR/CurrentInstruction_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mips/DP/IR/CurrentInstruction_reg[19]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: mips/DP/IR/CurrentInstruction_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mips/DP/IR/CurrentInstruction_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mips/DP/IR/CurrentInstruction_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mips/DP/IR/CurrentInstruction_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mips/DP/IR/CurrentInstruction_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mips/DP/IR/CurrentInstruction_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mips/DP/IR/CurrentInstruction_reg[25]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: mips/DP/IR/CurrentInstruction_reg[2]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: mips/DP/IR/CurrentInstruction_reg[3]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: mips/DP/IR/CurrentInstruction_reg[4]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: mips/DP/IR/CurrentInstruction_reg[5]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: mips/DP/IR/CurrentInstruction_reg[6]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: mips/DP/IR/CurrentInstruction_reg[7]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: mips/DP/IR/CurrentInstruction_reg[8]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: mips/DP/IR/CurrentInstruction_reg[9]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: mips/DP/PC_/PC_reg[0]_C/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: mips/DP/PC_/PC_reg[0]_LDC/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: mips/DP/PC_/PC_reg[0]_P/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: mips/DP/PC_/PC_reg[10]_C/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: mips/DP/PC_/PC_reg[10]_LDC/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: mips/DP/PC_/PC_reg[10]_P/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: mips/DP/PC_/PC_reg[11]_C/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: mips/DP/PC_/PC_reg[11]_LDC/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: mips/DP/PC_/PC_reg[11]_P/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: mips/DP/PC_/PC_reg[12]_C/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: mips/DP/PC_/PC_reg[12]_LDC/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: mips/DP/PC_/PC_reg[12]_P/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: mips/DP/PC_/PC_reg[13]_C/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: mips/DP/PC_/PC_reg[13]_LDC/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: mips/DP/PC_/PC_reg[13]_P/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: mips/DP/PC_/PC_reg[14]_C/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: mips/DP/PC_/PC_reg[14]_LDC/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: mips/DP/PC_/PC_reg[14]_P/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: mips/DP/PC_/PC_reg[15]_C/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: mips/DP/PC_/PC_reg[15]_LDC/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: mips/DP/PC_/PC_reg[15]_P/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: mips/DP/PC_/PC_reg[16]_C/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: mips/DP/PC_/PC_reg[16]_LDC/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: mips/DP/PC_/PC_reg[16]_P/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: mips/DP/PC_/PC_reg[17]_C/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: mips/DP/PC_/PC_reg[17]_LDC/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: mips/DP/PC_/PC_reg[17]_P/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: mips/DP/PC_/PC_reg[18]_C/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: mips/DP/PC_/PC_reg[18]_LDC/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: mips/DP/PC_/PC_reg[18]_P/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: mips/DP/PC_/PC_reg[19]_C/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: mips/DP/PC_/PC_reg[19]_LDC/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: mips/DP/PC_/PC_reg[19]_P/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: mips/DP/PC_/PC_reg[1]_C/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: mips/DP/PC_/PC_reg[1]_LDC/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: mips/DP/PC_/PC_reg[1]_P/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: mips/DP/PC_/PC_reg[20]_C/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: mips/DP/PC_/PC_reg[20]_LDC/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: mips/DP/PC_/PC_reg[20]_P/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: mips/DP/PC_/PC_reg[21]_C/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: mips/DP/PC_/PC_reg[21]_LDC/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: mips/DP/PC_/PC_reg[21]_P/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: mips/DP/PC_/PC_reg[22]_C/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: mips/DP/PC_/PC_reg[22]_LDC/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: mips/DP/PC_/PC_reg[22]_P/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: mips/DP/PC_/PC_reg[23]_C/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: mips/DP/PC_/PC_reg[23]_LDC/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: mips/DP/PC_/PC_reg[23]_P/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: mips/DP/PC_/PC_reg[24]_C/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: mips/DP/PC_/PC_reg[24]_LDC/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: mips/DP/PC_/PC_reg[24]_P/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: mips/DP/PC_/PC_reg[25]_C/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: mips/DP/PC_/PC_reg[25]_LDC/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: mips/DP/PC_/PC_reg[25]_P/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: mips/DP/PC_/PC_reg[26]_C/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: mips/DP/PC_/PC_reg[26]_LDC/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: mips/DP/PC_/PC_reg[26]_P/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: mips/DP/PC_/PC_reg[27]_C/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: mips/DP/PC_/PC_reg[27]_LDC/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: mips/DP/PC_/PC_reg[27]_P/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mips/DP/PC_/PC_reg[28]_C/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mips/DP/PC_/PC_reg[28]_LDC/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mips/DP/PC_/PC_reg[28]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: mips/DP/PC_/PC_reg[29]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: mips/DP/PC_/PC_reg[29]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: mips/DP/PC_/PC_reg[29]_P/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: mips/DP/PC_/PC_reg[2]_C/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: mips/DP/PC_/PC_reg[2]_LDC/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: mips/DP/PC_/PC_reg[2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mips/DP/PC_/PC_reg[30]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mips/DP/PC_/PC_reg[30]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mips/DP/PC_/PC_reg[30]_P/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: mips/DP/PC_/PC_reg[3]_C/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: mips/DP/PC_/PC_reg[3]_LDC/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: mips/DP/PC_/PC_reg[3]_P/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: mips/DP/PC_/PC_reg[4]_C/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: mips/DP/PC_/PC_reg[4]_LDC/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: mips/DP/PC_/PC_reg[4]_P/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: mips/DP/PC_/PC_reg[5]_C/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: mips/DP/PC_/PC_reg[5]_LDC/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: mips/DP/PC_/PC_reg[5]_P/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: mips/DP/PC_/PC_reg[6]_C/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: mips/DP/PC_/PC_reg[6]_LDC/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: mips/DP/PC_/PC_reg[6]_P/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: mips/DP/PC_/PC_reg[7]_C/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: mips/DP/PC_/PC_reg[7]_LDC/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: mips/DP/PC_/PC_reg[7]_P/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: mips/DP/PC_/PC_reg[8]_C/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: mips/DP/PC_/PC_reg[8]_LDC/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: mips/DP/PC_/PC_reg[8]_P/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: mips/DP/PC_/PC_reg[9]_C/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: mips/DP/PC_/PC_reg[9]_LDC/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: mips/DP/PC_/PC_reg[9]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mips/DP/get_PreviousALUresult/CurrentData_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mips/DP/get_PreviousALUresult/CurrentData_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mips/DP/get_PreviousALUresult/CurrentData_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mips/DP/get_PreviousALUresult/CurrentData_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mips/DP/get_PreviousALUresult/CurrentData_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mips/DP/get_PreviousALUresult/CurrentData_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mips/DP/get_PreviousALUresult/CurrentData_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mips/DP/get_PreviousALUresult/CurrentData_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mips/DP/get_PreviousALUresult/CurrentData_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mips/DP/get_PreviousALUresult/CurrentData_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mips/DP/get_PreviousALUresult/CurrentData_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mips/DP/get_PreviousALUresult/CurrentData_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mips/DP/get_PreviousALUresult/CurrentData_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mips/DP/get_PreviousALUresult/CurrentData_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mips/DP/get_PreviousALUresult/CurrentData_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mips/DP/get_PreviousALUresult/CurrentData_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mips/DP/get_PreviousALUresult/CurrentData_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mips/DP/get_PreviousALUresult/CurrentData_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mips/DP/get_PreviousALUresult/CurrentData_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mips/DP/get_PreviousALUresult/CurrentData_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mips/DP/get_PreviousALUresult/CurrentData_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mips/DP/get_PreviousALUresult/CurrentData_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mips/DP/get_PreviousALUresult/CurrentData_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mips/DP/get_PreviousALUresult/CurrentData_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mips/DP/get_PreviousALUresult/CurrentData_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mips/DP/get_PreviousALUresult/CurrentData_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mips/DP/get_PreviousALUresult/CurrentData_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mips/DP/get_PreviousALUresult/CurrentData_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mips/DP/get_PreviousALUresult/CurrentData_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mips/DP/get_PreviousALUresult/CurrentData_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mips/DP/get_PreviousALUresult/CurrentData_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mips/DP/get_PreviousALUresult/CurrentData_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 32 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.014        0.000                      0                 2744        0.052        0.000                      0                 2744        3.750        0.000                       0                   604  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.085        0.000                      0                 2680        0.052        0.000                      0                 2680        3.750        0.000                       0                   604  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              0.014        0.000                      0                   64        0.711        0.000                      0                   64  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (required time - arrival time)
  Source:                 mips/DEC/FSM_onehot_CurrentState_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/DP/RF/RegFile_reg_r2_0_31_18_23/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.315ns  (logic 1.958ns (21.021%)  route 7.357ns (78.979%))
  Logic Levels:           11  (LUT2=2 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 14.921 - 10.000 ) 
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=603, routed)         1.610     5.212    mips/DEC/clk
    SLICE_X9Y124         FDCE                                         r  mips/DEC/FSM_onehot_CurrentState_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y124         FDCE (Prop_fdce_C_Q)         0.419     5.631 r  mips/DEC/FSM_onehot_CurrentState_reg[9]/Q
                         net (fo=74, routed)          0.891     6.523    mips/DEC/FSM_onehot_CurrentState_reg_n_0_[9]
    SLICE_X9Y127         LUT2 (Prop_lut2_I1_O)        0.299     6.822 r  mips/DEC/CurrentData[28]_i_11/O
                         net (fo=6, routed)           0.665     7.487    mips/DEC/CurrentData[28]_i_11_n_0
    SLICE_X9Y128         LUT6 (Prop_lut6_I5_O)        0.124     7.611 r  mips/DEC/CurrentData[28]_i_8/O
                         net (fo=83, routed)          1.321     8.932    mips/DP/Data_A/CurrentData[24]_i_11_2
    SLICE_X6Y124         LUT5 (Prop_lut5_I4_O)        0.124     9.056 f  mips/DP/Data_A/CurrentData[9]_i_5/O
                         net (fo=4, routed)           0.310     9.366    mips/DP/Data_A/CurrentData[9]_i_5_n_0
    SLICE_X6Y124         LUT4 (Prop_lut4_I2_O)        0.124     9.490 r  mips/DP/Data_A/CurrentData[28]_i_23/O
                         net (fo=1, routed)           0.597    10.087    mips/DEC/CurrentData[28]_i_14_1
    SLICE_X7Y125         LUT6 (Prop_lut6_I1_O)        0.124    10.211 r  mips/DEC/CurrentData[28]_i_20/O
                         net (fo=3, routed)           0.965    11.176    mips/DEC/CurrentData[28]_i_20_n_0
    SLICE_X8Y130         LUT6 (Prop_lut6_I2_O)        0.124    11.300 r  mips/DEC/CurrentData[28]_i_14/O
                         net (fo=5, routed)           0.462    11.762    mips/DEC/CurrentData[28]_i_14_n_0
    SLICE_X10Y129        LUT6 (Prop_lut6_I1_O)        0.124    11.886 r  mips/DEC/CurrentData[28]_i_7/O
                         net (fo=7, routed)           0.355    12.241    mips/DEC/CurrentData[28]_i_7_n_0
    SLICE_X11Y129        LUT6 (Prop_lut6_I3_O)        0.124    12.365 r  mips/DEC/RegFile_reg_r1_0_31_0_5_i_17/O
                         net (fo=1, routed)           0.290    12.655    mips/DEC/RegFile_reg_r1_0_31_0_5_i_17_n_0
    SLICE_X11Y128        LUT6 (Prop_lut6_I5_O)        0.124    12.779 f  mips/DEC/RegFile_reg_r1_0_31_0_5_i_14/O
                         net (fo=1, routed)           0.151    12.930    mips/DEC/RegFile_reg_r1_0_31_0_5_i_14_n_0
    SLICE_X11Y128        LUT6 (Prop_lut6_I5_O)        0.124    13.054 r  mips/DEC/RegFile_reg_r1_0_31_0_5_i_13/O
                         net (fo=1, routed)           0.412    13.466    mips/DEC/DP/RegWriteEn0
    SLICE_X11Y127        LUT2 (Prop_lut2_I0_O)        0.124    13.590 r  mips/DEC/RegFile_reg_r1_0_31_0_5_i_1/O
                         net (fo=96, routed)          0.936    14.527    mips/DP/RF/RegFile_reg_r2_0_31_18_23/WE
    SLICE_X10Y121        RAMD32                                       r  mips/DP/RF/RegFile_reg_r2_0_31_18_23/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=603, routed)         1.499    14.921    mips/DP/RF/RegFile_reg_r2_0_31_18_23/WCLK
    SLICE_X10Y121        RAMD32                                       r  mips/DP/RF/RegFile_reg_r2_0_31_18_23/RAMA/CLK
                         clock pessimism              0.259    15.180    
                         clock uncertainty           -0.035    15.145    
    SLICE_X10Y121        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    14.612    mips/DP/RF/RegFile_reg_r2_0_31_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         14.612    
                         arrival time                         -14.527    
  -------------------------------------------------------------------
                         slack                                  0.085    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 MemoryDecoder_Nexys/mux7seg/refresh_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MemoryDecoder_Nexys/mux7seg/current_digit_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.226ns (53.296%)  route 0.198ns (46.704%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=603, routed)         0.605     1.524    MemoryDecoder_Nexys/mux7seg/clk
    SLICE_X3Y99          FDCE                                         r  MemoryDecoder_Nexys/mux7seg/refresh_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDCE (Prop_fdce_C_Q)         0.141     1.665 r  MemoryDecoder_Nexys/mux7seg/refresh_counter_reg[2]/Q
                         net (fo=14, routed)          0.198     1.863    MemoryDecoder_Nexys/mux7seg/sel0[6]
    SLICE_X1Y101         MUXF7 (Prop_muxf7_S_O)       0.085     1.948 r  MemoryDecoder_Nexys/mux7seg/current_digit_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.948    MemoryDecoder_Nexys/mux7seg/current_digit_reg[0]_i_1_n_0
    SLICE_X1Y101         FDCE                                         r  MemoryDecoder_Nexys/mux7seg/current_digit_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=603, routed)         0.872     2.037    MemoryDecoder_Nexys/mux7seg/clk
    SLICE_X1Y101         FDCE                                         r  MemoryDecoder_Nexys/mux7seg/current_digit_reg[0]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X1Y101         FDCE (Hold_fdce_C_D)         0.105     1.896    MemoryDecoder_Nexys/mux7seg/current_digit_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.052    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y108    MemoryDecoder_Nexys/Memory_IO/memory_reg_128_191_15_17/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X10Y122   mips/DP/RF/RegFile_reg_r2_0_31_24_29/RAMC/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.014ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.711ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.014ns  (required time - arrival time)
  Source:                 mips/DEC/FSM_onehot_CurrentState_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/DP/PC_/PC_reg[30]_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.506ns  (logic 1.958ns (20.598%)  route 7.548ns (79.402%))
  Logic Levels:           11  (LUT2=1 LUT4=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=603, routed)         1.610     5.212    mips/DEC/clk
    SLICE_X9Y124         FDCE                                         r  mips/DEC/FSM_onehot_CurrentState_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y124         FDCE (Prop_fdce_C_Q)         0.419     5.631 r  mips/DEC/FSM_onehot_CurrentState_reg[9]/Q
                         net (fo=74, routed)          0.891     6.523    mips/DEC/FSM_onehot_CurrentState_reg_n_0_[9]
    SLICE_X9Y127         LUT2 (Prop_lut2_I1_O)        0.299     6.822 r  mips/DEC/CurrentData[28]_i_11/O
                         net (fo=6, routed)           0.665     7.487    mips/DEC/CurrentData[28]_i_11_n_0
    SLICE_X9Y128         LUT6 (Prop_lut6_I5_O)        0.124     7.611 r  mips/DEC/CurrentData[28]_i_8/O
                         net (fo=83, routed)          1.321     8.932    mips/DP/Data_A/CurrentData[24]_i_11_2
    SLICE_X6Y124         LUT5 (Prop_lut5_I4_O)        0.124     9.056 f  mips/DP/Data_A/CurrentData[9]_i_5/O
                         net (fo=4, routed)           0.310     9.366    mips/DP/Data_A/CurrentData[9]_i_5_n_0
    SLICE_X6Y124         LUT4 (Prop_lut4_I2_O)        0.124     9.490 r  mips/DP/Data_A/CurrentData[28]_i_23/O
                         net (fo=1, routed)           0.597    10.087    mips/DEC/CurrentData[28]_i_14_1
    SLICE_X7Y125         LUT6 (Prop_lut6_I1_O)        0.124    10.211 r  mips/DEC/CurrentData[28]_i_20/O
                         net (fo=3, routed)           0.965    11.176    mips/DEC/CurrentData[28]_i_20_n_0
    SLICE_X8Y130         LUT6 (Prop_lut6_I2_O)        0.124    11.300 r  mips/DEC/CurrentData[28]_i_14/O
                         net (fo=5, routed)           0.462    11.762    mips/DEC/CurrentData[28]_i_14_n_0
    SLICE_X10Y129        LUT6 (Prop_lut6_I1_O)        0.124    11.886 r  mips/DEC/CurrentData[28]_i_7/O
                         net (fo=7, routed)           0.798    12.685    mips/DEC/CurrentData[28]_i_7_n_0
    SLICE_X12Y123        LUT6 (Prop_lut6_I0_O)        0.124    12.809 r  mips/DEC/CurrentData[30]_i_3/O
                         net (fo=1, routed)           0.294    13.103    mips/DEC/CurrentData[30]_i_3_n_0
    SLICE_X13Y124        LUT6 (Prop_lut6_I0_O)        0.124    13.227 r  mips/DEC/CurrentData[30]_i_2/O
                         net (fo=2, routed)           0.443    13.670    mips/DEC/ALUresult[30]
    SLICE_X13Y125        LUT6 (Prop_lut6_I0_O)        0.124    13.794 r  mips/DEC/PC_reg[30]_LDC_i_3/O
                         net (fo=2, routed)           0.163    13.957    mips/DEC/PC_reg[30]_LDC_i_3_n_0
    SLICE_X13Y125        LUT6 (Prop_lut6_I1_O)        0.124    14.081 f  mips/DEC/PC_reg[30]_LDC_i_2/O
                         net (fo=2, routed)           0.637    14.718    mips/DP/PC_/PC_reg[30]_C_0
    SLICE_X13Y125        FDCE                                         f  mips/DP/PC_/PC_reg[30]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=603, routed)         1.491    14.913    mips/DP/PC_/clk
    SLICE_X13Y125        FDCE                                         r  mips/DP/PC_/PC_reg[30]_C/C
                         clock pessimism              0.259    15.172    
                         clock uncertainty           -0.035    15.137    
    SLICE_X13Y125        FDCE (Recov_fdce_C_CLR)     -0.405    14.732    mips/DP/PC_/PC_reg[30]_C
  -------------------------------------------------------------------
                         required time                         14.732    
                         arrival time                         -14.718    
  -------------------------------------------------------------------
                         slack                                  0.014    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.711ns  (arrival time - required time)
  Source:                 mips/DP/get_PreviousALUresult/CurrentData_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/DP/PC_/PC_reg[29]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.231ns (35.349%)  route 0.422ns (64.651%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=603, routed)         0.562     1.481    mips/DP/get_PreviousALUresult/clk
    SLICE_X11Y131        FDCE                                         r  mips/DP/get_PreviousALUresult/CurrentData_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y131        FDCE (Prop_fdce_C_Q)         0.141     1.622 f  mips/DP/get_PreviousALUresult/CurrentData_reg[29]/Q
                         net (fo=3, routed)           0.230     1.853    mips/DEC/O3[29]
    SLICE_X10Y132        LUT6 (Prop_lut6_I1_O)        0.045     1.898 f  mips/DEC/PC_reg[29]_LDC_i_3/O
                         net (fo=2, routed)           0.066     1.964    mips/DEC/PC_reg[29]_LDC_i_3_n_0
    SLICE_X10Y132        LUT6 (Prop_lut6_I0_O)        0.045     2.009 f  mips/DEC/PC_reg[29]_LDC_i_1/O
                         net (fo=2, routed)           0.126     2.135    mips/DP/PC_/PC_reg[29]_P_2
    SLICE_X10Y131        FDPE                                         f  mips/DP/PC_/PC_reg[29]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=603, routed)         0.831     1.996    mips/DP/PC_/clk
    SLICE_X10Y131        FDPE                                         r  mips/DP/PC_/PC_reg[29]_P/C
                         clock pessimism             -0.501     1.494    
    SLICE_X10Y131        FDPE (Remov_fdpe_C_PRE)     -0.071     1.423    mips/DP/PC_/PC_reg[29]_P
  -------------------------------------------------------------------
                         required time                         -1.423    
                         arrival time                           2.135    
  -------------------------------------------------------------------
                         slack                                  0.711    





close_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Jun  3 16:36:25 2024] Launched synth_1...
Run output will be captured here: C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.runs/synth_1/runme.log
[Mon Jun  3 16:36:25 2024] Launched impl_1...
Run output will be captured here: C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-13:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 3766.992 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292ABF435A
set_property PROGRAM.FILE {C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.runs/impl_1/Top_IO_NEXYS_A7_100T.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.runs/impl_1/Top_IO_NEXYS_A7_100T.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Jun  3 16:45:48 2024] Launched impl_1...
Run output will be captured here: C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-13:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3766.992 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292ABF435A
set_property PROGRAM.FILE {C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.runs/impl_1/Top_IO_NEXYS_A7_100T.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.runs/impl_1/Top_IO_NEXYS_A7_100T.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.runs/impl_1/Top_IO_NEXYS_A7_100T.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run impl_1
launch_runs impl_1 -jobs 4
[Mon Jun  3 16:48:46 2024] Launched impl_1...
Run output will be captured here: C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.runs/impl_1/runme.log
reset_run impl_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Process appears to be on host 'DESKTOP-SEVERUS' and cannot be killed from host 'DESKTOP-Severus-Snape'

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Jun  3 16:49:26 2024] Launched impl_1...
Run output will be captured here: C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.runs/impl_1/runme.log
reset_run impl_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

reset_run synth_1
launch_runs synth_1 -jobs 4
[Mon Jun  3 16:49:45 2024] Launched synth_1...
Run output will be captured here: C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Mon Jun  3 16:51:33 2024] Launched impl_1...
Run output will be captured here: C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Jun  3 16:53:51 2024] Launched impl_1...
Run output will be captured here: C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-13:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 3766.992 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292ABF435A
set_property PROGRAM.FILE {C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.runs/impl_1/Top_IO_NEXYS_A7_100T.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.runs/impl_1/Top_IO_NEXYS_A7_100T.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Jun  3 16:58:09 2024] Launched impl_1...
Run output will be captured here: C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-13:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 3766.992 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292ABF435A
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 3766.992 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 67 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.315 . Memory (MB): peak = 3766.992 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.315 . Memory (MB): peak = 3766.992 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3766.992 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 60 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 12 instances
  RAM64M => RAM64M (RAMD64E(x4)): 40 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 8 instances

open_run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 3766.992 ; gain = 0.000
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.runs/impl_1/Top_IO_NEXYS_A7_100T.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
close_design
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Half Blood Prince\Desktop\Multi-Cycle-MIPS-Basic-IO2\Multi-Cycle-MIPS-Basic-IO.srcs\sources_1\new\Top_IO_NEXYS_A7_100T.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Half Blood Prince\Desktop\Multi-Cycle-MIPS-Basic-IO2\Multi-Cycle-MIPS-Basic-IO.srcs\sim_1\new\TestBench_IO_NEXYS_A7_100T.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Half Blood Prince\Desktop\Multi-Cycle-MIPS-Basic-IO2\Multi-Cycle-MIPS-Basic-IO.srcs\sources_1\imports\sources_1\new\CLK_DIV.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Half Blood Prince\Desktop\Multi-Cycle-MIPS-Basic-IO2\Multi-Cycle-MIPS-Basic-IO.srcs\sources_1\new\Top_IO_NEXYS_A7_100T.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Half Blood Prince\Desktop\Multi-Cycle-MIPS-Basic-IO2\Multi-Cycle-MIPS-Basic-IO.srcs\sim_1\new\TestBench_IO_NEXYS_A7_100T.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Half Blood Prince\Desktop\Multi-Cycle-MIPS-Basic-IO2\Multi-Cycle-MIPS-Basic-IO.srcs\sources_1\imports\sources_1\new\CLK_DIV.sv:]
ERROR: [Common 17-180] Spawn failed: No error
set_property STEPS.SYNTH_DESIGN.ARGS.FSM_EXTRACTION off [get_runs synth_1]
set_property STEPS.SYNTH_DESIGN.ARGS.NO_LC true [get_runs synth_1]
set_property STEPS.SYNTH_DESIGN.ARGS.NO_SRLEXTRACT true [get_runs synth_1]
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jun  3 17:02:02 2024...
