Classic Timing Analyzer report for InfraHard
Fri Oct 18 14:56:21 2019
Quartus II 64-Bit Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. Clock Hold: 'clock'
  8. tco
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                     ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------+----------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                       ; To                         ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------+----------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A                                      ; None          ; 7.116 ns                         ; Control:controle|Estado[1] ; state[1]                   ; clock      ; --       ; 0            ;
; Clock Setup: 'clock'         ; N/A                                      ; None          ; 117.87 MHz ( period = 8.484 ns ) ; Control:controle|state[2]  ; Control:controle|Estado[2] ; clock      ; clock    ; 0            ;
; Clock Hold: 'clock'          ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; Control:controle|Estado[3] ; Control:controle|state[0]  ; clock      ; clock    ; 36           ;
; Total number of failed paths ;                                          ;               ;                                  ;                            ;                            ;            ;          ; 36           ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------+----------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                          ;
+-------+----------------------------------+---------------------------+----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From                      ; To                         ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+---------------------------+----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 117.87 MHz ( period = 8.484 ns ) ; Control:controle|state[2] ; Control:controle|Estado[2] ; clock      ; clock    ; None                        ; None                      ; 0.520 ns                ;
; N/A   ; 118.09 MHz ( period = 8.468 ns ) ; Control:controle|state[6] ; Control:controle|Estado[6] ; clock      ; clock    ; None                        ; None                      ; 0.511 ns                ;
; N/A   ; 122.67 MHz ( period = 8.152 ns ) ; Control:controle|state[0] ; Control:controle|Estado[0] ; clock      ; clock    ; None                        ; None                      ; 0.519 ns                ;
; N/A   ; 123.49 MHz ( period = 8.098 ns ) ; Control:controle|state[4] ; Control:controle|Estado[4] ; clock      ; clock    ; None                        ; None                      ; 0.429 ns                ;
; N/A   ; 123.58 MHz ( period = 8.092 ns ) ; Control:controle|state[1] ; Control:controle|Estado[1] ; clock      ; clock    ; None                        ; None                      ; 0.427 ns                ;
; N/A   ; 123.79 MHz ( period = 8.078 ns ) ; Control:controle|state[3] ; Control:controle|Estado[3] ; clock      ; clock    ; None                        ; None                      ; 0.418 ns                ;
+-------+----------------------------------+---------------------------+----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clock'                                                                                                                                                                                            ;
+------------------------------------------+----------------------------+---------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                       ; To                        ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+----------------------------+---------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; Control:controle|Estado[3] ; Control:controle|state[0] ; clock      ; clock    ; None                       ; None                       ; 1.124 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:controle|Estado[1] ; Control:controle|state[0] ; clock      ; clock    ; None                       ; None                       ; 1.215 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:controle|Estado[0] ; Control:controle|state[0] ; clock      ; clock    ; None                       ; None                       ; 1.208 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:controle|Estado[3] ; Control:controle|state[4] ; clock      ; clock    ; None                       ; None                       ; 1.362 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:controle|Estado[3] ; Control:controle|state[1] ; clock      ; clock    ; None                       ; None                       ; 1.379 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:controle|Estado[3] ; Control:controle|state[6] ; clock      ; clock    ; None                       ; None                       ; 1.508 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:controle|Estado[4] ; Control:controle|state[0] ; clock      ; clock    ; None                       ; None                       ; 1.382 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:controle|Estado[3] ; Control:controle|state[3] ; clock      ; clock    ; None                       ; None                       ; 1.408 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:controle|Estado[6] ; Control:controle|state[0] ; clock      ; clock    ; None                       ; None                       ; 1.387 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:controle|Estado[1] ; Control:controle|state[1] ; clock      ; clock    ; None                       ; None                       ; 1.442 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:controle|Estado[1] ; Control:controle|state[4] ; clock      ; clock    ; None                       ; None                       ; 1.448 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:controle|Estado[3] ; Control:controle|state[2] ; clock      ; clock    ; None                       ; None                       ; 1.551 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:controle|Estado[0] ; Control:controle|state[4] ; clock      ; clock    ; None                       ; None                       ; 1.441 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:controle|Estado[0] ; Control:controle|state[1] ; clock      ; clock    ; None                       ; None                       ; 1.456 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:controle|Estado[4] ; Control:controle|state[6] ; clock      ; clock    ; None                       ; None                       ; 1.620 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:controle|Estado[0] ; Control:controle|state[6] ; clock      ; clock    ; None                       ; None                       ; 1.586 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:controle|Estado[4] ; Control:controle|state[3] ; clock      ; clock    ; None                       ; None                       ; 1.522 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:controle|Estado[0] ; Control:controle|state[3] ; clock      ; clock    ; None                       ; None                       ; 1.485 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:controle|Estado[2] ; Control:controle|state[0] ; clock      ; clock    ; None                       ; None                       ; 1.500 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:controle|Estado[4] ; Control:controle|state[2] ; clock      ; clock    ; None                       ; None                       ; 1.662 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:controle|Estado[0] ; Control:controle|state[2] ; clock      ; clock    ; None                       ; None                       ; 1.626 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:controle|Estado[6] ; Control:controle|state[3] ; clock      ; clock    ; None                       ; None                       ; 1.579 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:controle|Estado[4] ; Control:controle|state[4] ; clock      ; clock    ; None                       ; None                       ; 1.619 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:controle|Estado[6] ; Control:controle|state[4] ; clock      ; clock    ; None                       ; None                       ; 1.620 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:controle|Estado[2] ; Control:controle|state[6] ; clock      ; clock    ; None                       ; None                       ; 1.724 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:controle|Estado[1] ; Control:controle|state[3] ; clock      ; clock    ; None                       ; None                       ; 1.624 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:controle|Estado[1] ; Control:controle|state[6] ; clock      ; clock    ; None                       ; None                       ; 1.737 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:controle|Estado[6] ; Control:controle|state[1] ; clock      ; clock    ; None                       ; None                       ; 1.637 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:controle|Estado[4] ; Control:controle|state[1] ; clock      ; clock    ; None                       ; None                       ; 1.638 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:controle|Estado[2] ; Control:controle|state[2] ; clock      ; clock    ; None                       ; None                       ; 1.764 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:controle|Estado[1] ; Control:controle|state[2] ; clock      ; clock    ; None                       ; None                       ; 1.772 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:controle|Estado[2] ; Control:controle|state[4] ; clock      ; clock    ; None                       ; None                       ; 1.734 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:controle|Estado[2] ; Control:controle|state[1] ; clock      ; clock    ; None                       ; None                       ; 1.735 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:controle|Estado[2] ; Control:controle|state[3] ; clock      ; clock    ; None                       ; None                       ; 1.765 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:controle|Estado[6] ; Control:controle|state[6] ; clock      ; clock    ; None                       ; None                       ; 1.895 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:controle|Estado[6] ; Control:controle|state[2] ; clock      ; clock    ; None                       ; None                       ; 1.934 ns                 ;
+------------------------------------------+----------------------------+---------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------+
; tco                                                                                    ;
+-------+--------------+------------+----------------------------+----------+------------+
; Slack ; Required tco ; Actual tco ; From                       ; To       ; From Clock ;
+-------+--------------+------------+----------------------------+----------+------------+
; N/A   ; None         ; 7.116 ns   ; Control:controle|Estado[1] ; state[1] ; clock      ;
; N/A   ; None         ; 6.960 ns   ; Control:controle|Estado[2] ; state[2] ; clock      ;
; N/A   ; None         ; 6.856 ns   ; Control:controle|Estado[6] ; state[6] ; clock      ;
; N/A   ; None         ; 6.570 ns   ; Control:controle|Estado[4] ; state[4] ; clock      ;
; N/A   ; None         ; 6.509 ns   ; Control:controle|Estado[0] ; state[0] ; clock      ;
; N/A   ; None         ; 6.481 ns   ; Control:controle|Estado[4] ; state[5] ; clock      ;
; N/A   ; None         ; 6.248 ns   ; Control:controle|Estado[3] ; state[3] ; clock      ;
+-------+--------------+------------+----------------------------+----------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version
    Info: Processing started: Fri Oct 18 14:56:21 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off InfraHard -c InfraHard --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "Control:controle|state[0]" is a latch
    Warning: Node "Control:controle|state[2]" is a latch
    Warning: Node "Control:controle|state[6]" is a latch
    Warning: Node "Control:controle|state[4]" is a latch
    Warning: Node "Control:controle|state[1]" is a latch
    Warning: Node "Control:controle|state[3]" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Warning: Found 7 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "Control:controle|WideOr41~0" as buffer
    Info: Detected ripple clock "Control:controle|Estado[3]" as buffer
    Info: Detected ripple clock "Control:controle|Estado[1]" as buffer
    Info: Detected ripple clock "Control:controle|Estado[6]" as buffer
    Info: Detected ripple clock "Control:controle|Estado[4]" as buffer
    Info: Detected ripple clock "Control:controle|Estado[2]" as buffer
    Info: Detected ripple clock "Control:controle|Estado[0]" as buffer
Info: Clock "clock" has Internal fmax of 117.87 MHz between source register "Control:controle|state[2]" and destination register "Control:controle|Estado[2]" (period= 8.484 ns)
    Info: + Longest register to register delay is 0.520 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X22_Y11_N4; Fanout = 1; REG Node = 'Control:controle|state[2]'
        Info: 2: + IC(0.211 ns) + CELL(0.309 ns) = 0.520 ns; Loc. = LCFF_X22_Y11_N7; Fanout = 8; REG Node = 'Control:controle|Estado[2]'
        Info: Total cell delay = 0.309 ns ( 59.42 % )
        Info: Total interconnect delay = 0.211 ns ( 40.58 % )
    Info: - Smallest clock skew is -3.632 ns
        Info: + Shortest clock path from clock "clock" to destination register is 2.990 ns
            Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AB6; Fanout = 6; CLK Node = 'clock'
            Info: 2: + IC(1.515 ns) + CELL(0.618 ns) = 2.990 ns; Loc. = LCFF_X22_Y11_N7; Fanout = 8; REG Node = 'Control:controle|Estado[2]'
            Info: Total cell delay = 1.475 ns ( 49.33 % )
            Info: Total interconnect delay = 1.515 ns ( 50.67 % )
        Info: - Longest clock path from clock "clock" to source register is 6.622 ns
            Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AB6; Fanout = 6; CLK Node = 'clock'
            Info: 2: + IC(1.515 ns) + CELL(0.712 ns) = 3.084 ns; Loc. = LCFF_X22_Y11_N21; Fanout = 9; REG Node = 'Control:controle|Estado[4]'
            Info: 3: + IC(0.634 ns) + CELL(0.378 ns) = 4.096 ns; Loc. = LCCOMB_X22_Y12_N8; Fanout = 1; COMB Node = 'Control:controle|WideOr41~0'
            Info: 4: + IC(1.449 ns) + CELL(0.000 ns) = 5.545 ns; Loc. = CLKCTRL_G14; Fanout = 6; COMB Node = 'Control:controle|WideOr41~0clkctrl'
            Info: 5: + IC(0.923 ns) + CELL(0.154 ns) = 6.622 ns; Loc. = LCCOMB_X22_Y11_N4; Fanout = 1; REG Node = 'Control:controle|state[2]'
            Info: Total cell delay = 2.101 ns ( 31.73 % )
            Info: Total interconnect delay = 4.521 ns ( 68.27 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 0.090 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 36 non-operational path(s) clocked by clock "clock" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "Control:controle|Estado[3]" and destination pin or register "Control:controle|state[0]" for clock "clock" (Hold time is 2.287 ns)
    Info: + Largest clock skew is 3.505 ns
        Info: + Longest clock path from clock "clock" to destination register is 6.495 ns
            Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AB6; Fanout = 6; CLK Node = 'clock'
            Info: 2: + IC(1.515 ns) + CELL(0.712 ns) = 3.084 ns; Loc. = LCFF_X22_Y11_N21; Fanout = 9; REG Node = 'Control:controle|Estado[4]'
            Info: 3: + IC(0.634 ns) + CELL(0.378 ns) = 4.096 ns; Loc. = LCCOMB_X22_Y12_N8; Fanout = 1; COMB Node = 'Control:controle|WideOr41~0'
            Info: 4: + IC(1.449 ns) + CELL(0.000 ns) = 5.545 ns; Loc. = CLKCTRL_G14; Fanout = 6; COMB Node = 'Control:controle|WideOr41~0clkctrl'
            Info: 5: + IC(0.897 ns) + CELL(0.053 ns) = 6.495 ns; Loc. = LCCOMB_X22_Y12_N24; Fanout = 1; REG Node = 'Control:controle|state[0]'
            Info: Total cell delay = 2.000 ns ( 30.79 % )
            Info: Total interconnect delay = 4.495 ns ( 69.21 % )
        Info: - Shortest clock path from clock "clock" to source register is 2.990 ns
            Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AB6; Fanout = 6; CLK Node = 'clock'
            Info: 2: + IC(1.515 ns) + CELL(0.618 ns) = 2.990 ns; Loc. = LCFF_X22_Y11_N17; Fanout = 8; REG Node = 'Control:controle|Estado[3]'
            Info: Total cell delay = 1.475 ns ( 49.33 % )
            Info: Total interconnect delay = 1.515 ns ( 50.67 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 1.124 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y11_N17; Fanout = 8; REG Node = 'Control:controle|Estado[3]'
        Info: 2: + IC(0.617 ns) + CELL(0.053 ns) = 0.670 ns; Loc. = LCCOMB_X22_Y12_N18; Fanout = 1; COMB Node = 'Control:controle|Selector21~0'
        Info: 3: + IC(0.229 ns) + CELL(0.225 ns) = 1.124 ns; Loc. = LCCOMB_X22_Y12_N24; Fanout = 1; REG Node = 'Control:controle|state[0]'
        Info: Total cell delay = 0.278 ns ( 24.73 % )
        Info: Total interconnect delay = 0.846 ns ( 75.27 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tco from clock "clock" to destination pin "state[1]" through register "Control:controle|Estado[1]" is 7.116 ns
    Info: + Longest clock path from clock "clock" to source register is 2.990 ns
        Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AB6; Fanout = 6; CLK Node = 'clock'
        Info: 2: + IC(1.515 ns) + CELL(0.618 ns) = 2.990 ns; Loc. = LCFF_X22_Y11_N1; Fanout = 8; REG Node = 'Control:controle|Estado[1]'
        Info: Total cell delay = 1.475 ns ( 49.33 % )
        Info: Total interconnect delay = 1.515 ns ( 50.67 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 4.032 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y11_N1; Fanout = 8; REG Node = 'Control:controle|Estado[1]'
        Info: 2: + IC(1.898 ns) + CELL(2.134 ns) = 4.032 ns; Loc. = PIN_T6; Fanout = 0; PIN Node = 'state[1]'
        Info: Total cell delay = 2.134 ns ( 52.93 % )
        Info: Total interconnect delay = 1.898 ns ( 47.07 % )
Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 10 warnings
    Info: Peak virtual memory: 4367 megabytes
    Info: Processing ended: Fri Oct 18 14:56:22 2019
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


