
Hafnon.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000a342  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         000002c6  00802000  0000a342  0000a3d6  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          000003ee  008022c6  008022c6  0000a69c  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  0000a69c  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  0000a6cc  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000690  00000000  00000000  0000a710  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   0000d7aa  00000000  00000000  0000ada0  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00004c13  00000000  00000000  0001854a  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   000075cb  00000000  00000000  0001d15d  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00001900  00000000  00000000  00024728  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00006d45  00000000  00000000  00026028  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00003296  00000000  00000000  0002cd6d  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000580  00000000  00000000  00030003  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 9f 01 	jmp	0x33e	; 0x33e <__ctors_end>
       4:	0c 94 be 01 	jmp	0x37c	; 0x37c <__bad_interrupt>
       8:	0c 94 be 01 	jmp	0x37c	; 0x37c <__bad_interrupt>
       c:	0c 94 be 01 	jmp	0x37c	; 0x37c <__bad_interrupt>
      10:	0c 94 be 01 	jmp	0x37c	; 0x37c <__bad_interrupt>
      14:	0c 94 be 01 	jmp	0x37c	; 0x37c <__bad_interrupt>
      18:	0c 94 be 01 	jmp	0x37c	; 0x37c <__bad_interrupt>
      1c:	0c 94 be 01 	jmp	0x37c	; 0x37c <__bad_interrupt>
      20:	0c 94 be 01 	jmp	0x37c	; 0x37c <__bad_interrupt>
      24:	0c 94 be 01 	jmp	0x37c	; 0x37c <__bad_interrupt>
      28:	0c 94 70 44 	jmp	0x88e0	; 0x88e0 <__vector_10>
      2c:	0c 94 be 01 	jmp	0x37c	; 0x37c <__bad_interrupt>
      30:	0c 94 be 01 	jmp	0x37c	; 0x37c <__bad_interrupt>
      34:	0c 94 be 01 	jmp	0x37c	; 0x37c <__bad_interrupt>
      38:	0c 94 be 01 	jmp	0x37c	; 0x37c <__bad_interrupt>
      3c:	0c 94 be 01 	jmp	0x37c	; 0x37c <__bad_interrupt>
      40:	0c 94 be 01 	jmp	0x37c	; 0x37c <__bad_interrupt>
      44:	0c 94 be 01 	jmp	0x37c	; 0x37c <__bad_interrupt>
      48:	0c 94 be 01 	jmp	0x37c	; 0x37c <__bad_interrupt>
      4c:	0c 94 be 01 	jmp	0x37c	; 0x37c <__bad_interrupt>
      50:	0c 94 54 3d 	jmp	0x7aa8	; 0x7aa8 <__vector_20>
      54:	0c 94 be 01 	jmp	0x37c	; 0x37c <__bad_interrupt>
      58:	0c 94 be 01 	jmp	0x37c	; 0x37c <__bad_interrupt>
      5c:	0c 94 be 01 	jmp	0x37c	; 0x37c <__bad_interrupt>
      60:	0c 94 be 01 	jmp	0x37c	; 0x37c <__bad_interrupt>
      64:	0c 94 be 01 	jmp	0x37c	; 0x37c <__bad_interrupt>
      68:	0c 94 be 01 	jmp	0x37c	; 0x37c <__bad_interrupt>
      6c:	0c 94 be 01 	jmp	0x37c	; 0x37c <__bad_interrupt>
      70:	0c 94 be 01 	jmp	0x37c	; 0x37c <__bad_interrupt>
      74:	0c 94 be 01 	jmp	0x37c	; 0x37c <__bad_interrupt>
      78:	0c 94 be 01 	jmp	0x37c	; 0x37c <__bad_interrupt>
      7c:	0c 94 be 01 	jmp	0x37c	; 0x37c <__bad_interrupt>
      80:	0c 94 be 01 	jmp	0x37c	; 0x37c <__bad_interrupt>
      84:	0c 94 be 01 	jmp	0x37c	; 0x37c <__bad_interrupt>
      88:	0c 94 be 01 	jmp	0x37c	; 0x37c <__bad_interrupt>
      8c:	0c 94 be 01 	jmp	0x37c	; 0x37c <__bad_interrupt>
      90:	0c 94 be 01 	jmp	0x37c	; 0x37c <__bad_interrupt>
      94:	0c 94 be 01 	jmp	0x37c	; 0x37c <__bad_interrupt>
      98:	0c 94 be 01 	jmp	0x37c	; 0x37c <__bad_interrupt>
      9c:	0c 94 be 01 	jmp	0x37c	; 0x37c <__bad_interrupt>
      a0:	0c 94 be 01 	jmp	0x37c	; 0x37c <__bad_interrupt>
      a4:	0c 94 be 01 	jmp	0x37c	; 0x37c <__bad_interrupt>
      a8:	0c 94 be 01 	jmp	0x37c	; 0x37c <__bad_interrupt>
      ac:	0c 94 50 2c 	jmp	0x58a0	; 0x58a0 <__vector_43>
      b0:	0c 94 be 01 	jmp	0x37c	; 0x37c <__bad_interrupt>
      b4:	0c 94 be 01 	jmp	0x37c	; 0x37c <__bad_interrupt>
      b8:	0c 94 be 01 	jmp	0x37c	; 0x37c <__bad_interrupt>
      bc:	0c 94 65 42 	jmp	0x84ca	; 0x84ca <__vector_47>
      c0:	0c 94 be 01 	jmp	0x37c	; 0x37c <__bad_interrupt>
      c4:	0c 94 f4 40 	jmp	0x81e8	; 0x81e8 <__vector_49>
      c8:	0c 94 84 41 	jmp	0x8308	; 0x8308 <__vector_50>
      cc:	0c 94 07 42 	jmp	0x840e	; 0x840e <__vector_51>
      d0:	0c 94 34 43 	jmp	0x8668	; 0x8668 <__vector_52>
      d4:	0c 94 be 01 	jmp	0x37c	; 0x37c <__bad_interrupt>
      d8:	0c 94 be 01 	jmp	0x37c	; 0x37c <__bad_interrupt>
      dc:	0c 94 be 01 	jmp	0x37c	; 0x37c <__bad_interrupt>
      e0:	0c 94 be 01 	jmp	0x37c	; 0x37c <__bad_interrupt>
      e4:	0c 94 be 01 	jmp	0x37c	; 0x37c <__bad_interrupt>
      e8:	0c 94 be 01 	jmp	0x37c	; 0x37c <__bad_interrupt>
      ec:	0c 94 be 01 	jmp	0x37c	; 0x37c <__bad_interrupt>
      f0:	0c 94 be 01 	jmp	0x37c	; 0x37c <__bad_interrupt>
      f4:	0c 94 be 01 	jmp	0x37c	; 0x37c <__bad_interrupt>
      f8:	0c 94 be 01 	jmp	0x37c	; 0x37c <__bad_interrupt>
      fc:	0c 94 be 01 	jmp	0x37c	; 0x37c <__bad_interrupt>
     100:	0c 94 15 2d 	jmp	0x5a2a	; 0x5a2a <__vector_64>
     104:	0c 94 be 01 	jmp	0x37c	; 0x37c <__bad_interrupt>
     108:	0c 94 07 2c 	jmp	0x580e	; 0x580e <__vector_66>
     10c:	0c 94 be 01 	jmp	0x37c	; 0x37c <__bad_interrupt>
     110:	0c 94 be 01 	jmp	0x37c	; 0x37c <__bad_interrupt>
     114:	0c 94 be 01 	jmp	0x37c	; 0x37c <__bad_interrupt>
     118:	0c 94 be 01 	jmp	0x37c	; 0x37c <__bad_interrupt>
     11c:	0c 94 be 01 	jmp	0x37c	; 0x37c <__bad_interrupt>
     120:	0c 94 be 01 	jmp	0x37c	; 0x37c <__bad_interrupt>
     124:	0c 94 be 01 	jmp	0x37c	; 0x37c <__bad_interrupt>
     128:	0c 94 be 01 	jmp	0x37c	; 0x37c <__bad_interrupt>
     12c:	0c 94 be 01 	jmp	0x37c	; 0x37c <__bad_interrupt>
     130:	0c 94 be 01 	jmp	0x37c	; 0x37c <__bad_interrupt>
     134:	0c 94 c4 20 	jmp	0x4188	; 0x4188 <__vector_77>
     138:	0c 94 be 01 	jmp	0x37c	; 0x37c <__bad_interrupt>
     13c:	0c 94 be 01 	jmp	0x37c	; 0x37c <__bad_interrupt>
     140:	0c 94 be 01 	jmp	0x37c	; 0x37c <__bad_interrupt>
     144:	0c 94 be 01 	jmp	0x37c	; 0x37c <__bad_interrupt>
     148:	0c 94 be 01 	jmp	0x37c	; 0x37c <__bad_interrupt>
     14c:	0c 94 be 01 	jmp	0x37c	; 0x37c <__bad_interrupt>
     150:	0c 94 be 01 	jmp	0x37c	; 0x37c <__bad_interrupt>
     154:	0c 94 be 01 	jmp	0x37c	; 0x37c <__bad_interrupt>
     158:	0c 94 be 01 	jmp	0x37c	; 0x37c <__bad_interrupt>
     15c:	0c 94 be 01 	jmp	0x37c	; 0x37c <__bad_interrupt>
     160:	0c 94 be 01 	jmp	0x37c	; 0x37c <__bad_interrupt>
     164:	0c 94 be 01 	jmp	0x37c	; 0x37c <__bad_interrupt>
     168:	0c 94 be 01 	jmp	0x37c	; 0x37c <__bad_interrupt>
     16c:	0c 94 be 01 	jmp	0x37c	; 0x37c <__bad_interrupt>
     170:	0c 94 be 01 	jmp	0x37c	; 0x37c <__bad_interrupt>
     174:	0c 94 be 01 	jmp	0x37c	; 0x37c <__bad_interrupt>
     178:	0c 94 be 01 	jmp	0x37c	; 0x37c <__bad_interrupt>
     17c:	0c 94 be 01 	jmp	0x37c	; 0x37c <__bad_interrupt>
     180:	0c 94 be 01 	jmp	0x37c	; 0x37c <__bad_interrupt>
     184:	0c 94 be 01 	jmp	0x37c	; 0x37c <__bad_interrupt>
     188:	0c 94 be 01 	jmp	0x37c	; 0x37c <__bad_interrupt>
     18c:	0c 94 be 01 	jmp	0x37c	; 0x37c <__bad_interrupt>
     190:	0c 94 be 01 	jmp	0x37c	; 0x37c <__bad_interrupt>
     194:	0c 94 be 01 	jmp	0x37c	; 0x37c <__bad_interrupt>
     198:	0c 94 be 01 	jmp	0x37c	; 0x37c <__bad_interrupt>
     19c:	0c 94 be 01 	jmp	0x37c	; 0x37c <__bad_interrupt>
     1a0:	0c 94 be 01 	jmp	0x37c	; 0x37c <__bad_interrupt>
     1a4:	0c 94 be 01 	jmp	0x37c	; 0x37c <__bad_interrupt>
     1a8:	0c 94 be 01 	jmp	0x37c	; 0x37c <__bad_interrupt>
     1ac:	0c 94 be 01 	jmp	0x37c	; 0x37c <__bad_interrupt>
     1b0:	0c 94 13 26 	jmp	0x4c26	; 0x4c26 <__vector_108>
     1b4:	0c 94 be 01 	jmp	0x37c	; 0x37c <__bad_interrupt>
     1b8:	0c 94 be 01 	jmp	0x37c	; 0x37c <__bad_interrupt>
     1bc:	0c 94 be 01 	jmp	0x37c	; 0x37c <__bad_interrupt>
     1c0:	0c 94 be 01 	jmp	0x37c	; 0x37c <__bad_interrupt>
     1c4:	0c 94 be 01 	jmp	0x37c	; 0x37c <__bad_interrupt>
     1c8:	0c 94 be 01 	jmp	0x37c	; 0x37c <__bad_interrupt>
     1cc:	0c 94 be 01 	jmp	0x37c	; 0x37c <__bad_interrupt>
     1d0:	0c 94 be 01 	jmp	0x37c	; 0x37c <__bad_interrupt>
     1d4:	0c 94 be 01 	jmp	0x37c	; 0x37c <__bad_interrupt>
     1d8:	0c 94 be 01 	jmp	0x37c	; 0x37c <__bad_interrupt>
     1dc:	0c 94 be 01 	jmp	0x37c	; 0x37c <__bad_interrupt>
     1e0:	0c 94 be 01 	jmp	0x37c	; 0x37c <__bad_interrupt>
     1e4:	0c 94 be 01 	jmp	0x37c	; 0x37c <__bad_interrupt>
     1e8:	0c 94 be 01 	jmp	0x37c	; 0x37c <__bad_interrupt>
     1ec:	0c 94 be 01 	jmp	0x37c	; 0x37c <__bad_interrupt>
     1f0:	0c 94 be 01 	jmp	0x37c	; 0x37c <__bad_interrupt>
     1f4:	0c 94 be 01 	jmp	0x37c	; 0x37c <__bad_interrupt>
     1f8:	0c 94 be 01 	jmp	0x37c	; 0x37c <__bad_interrupt>
     1fc:	ce 10       	cpse	r12, r14
     1fe:	4f 13       	cpse	r20, r31
     200:	ce 10       	cpse	r12, r14
     202:	ea 10       	cpse	r14, r10
     204:	4f 13       	cpse	r20, r31
     206:	ce 10       	cpse	r12, r14
     208:	ea 10       	cpse	r14, r10
     20a:	4f 13       	cpse	r20, r31
     20c:	4f 13       	cpse	r20, r31
     20e:	4f 13       	cpse	r20, r31
     210:	4f 13       	cpse	r20, r31
     212:	ea 10       	cpse	r14, r10
     214:	77 12       	cpse	r7, r23
     216:	c0 12       	cpse	r12, r16
     218:	b2 10       	cpse	r11, r2
     21a:	4b 11       	cpse	r20, r11
     21c:	40 14       	cp	r4, r0
     21e:	43 14       	cp	r4, r3
     220:	46 14       	cp	r4, r6
     222:	65 14       	cp	r6, r5
     224:	84 14       	cp	r8, r4
     226:	a3 14       	cp	r10, r3
     228:	c2 14       	cp	r12, r2
     22a:	d0 14       	cp	r13, r0
     22c:	de 14       	cp	r13, r14
     22e:	ec 14       	cp	r14, r12
     230:	0b 15       	cp	r16, r11
     232:	2a 15       	cp	r18, r10
     234:	68 15       	cp	r22, r8
     236:	87 15       	cp	r24, r7
     238:	8a 15       	cp	r24, r10
     23a:	a9 15       	cp	r26, r9
     23c:	b7 15       	cp	r27, r7
     23e:	c5 15       	cp	r28, r5
     240:	d3 15       	cp	r29, r3
     242:	9d 17       	cp	r25, r29
     244:	d6 15       	cp	r29, r6
     246:	d9 15       	cp	r29, r9
     248:	f8 15       	cp	r31, r8
     24a:	9d 17       	cp	r25, r29
     24c:	17 16       	cp	r1, r23
     24e:	36 16       	cp	r3, r22
     250:	55 16       	cp	r5, r21
     252:	74 16       	cp	r7, r20
     254:	49 15       	cp	r20, r9
     256:	8e 16       	cp	r8, r30
     258:	a8 16       	cp	r10, r24
     25a:	7d 17       	cp	r23, r29
     25c:	b8 16       	cp	r11, r24
     25e:	dc 16       	cp	r13, r28
     260:	00 17       	cp	r16, r16
     262:	24 17       	cp	r18, r20
     264:	48 17       	cp	r20, r24
     266:	6c 17       	cp	r22, r28
     268:	80 16       	cp	r8, r16
     26a:	9d 17       	cp	r25, r29
     26c:	8a 17       	cp	r24, r26
     26e:	8d 17       	cp	r24, r29
     270:	90 17       	cp	r25, r16
     272:	d4 17       	cp	r29, r20
     274:	e2 17       	cp	r30, r18
     276:	f0 17       	cp	r31, r16
     278:	06 18       	sub	r0, r6
     27a:	1c 18       	sub	r1, r12
     27c:	32 18       	sub	r3, r2
     27e:	48 18       	sub	r4, r8
     280:	4b 18       	sub	r4, r11
     282:	4e 18       	sub	r4, r14
     284:	51 18       	sub	r5, r1
     286:	67 18       	sub	r6, r7
     288:	7d 18       	sub	r7, r13
     28a:	a9 18       	sub	r10, r9
     28c:	bf 18       	sub	r11, r15
     28e:	2a 19       	sub	r18, r10
     290:	40 19       	sub	r20, r0
     292:	43 19       	sub	r20, r3
     294:	46 19       	sub	r20, r6
     296:	65 19       	sub	r22, r5
     298:	78 1a       	sub	r7, r24
     29a:	68 19       	sub	r22, r8
     29c:	72 19       	sub	r23, r2
     29e:	88 19       	sub	r24, r8
     2a0:	78 1a       	sub	r7, r24
     2a2:	9e 19       	sub	r25, r14
     2a4:	b4 19       	sub	r27, r4
     2a6:	ca 19       	sub	r28, r10
     2a8:	e0 19       	sub	r30, r0
     2aa:	93 18       	sub	r9, r3
     2ac:	78 1a       	sub	r7, r24
     2ae:	78 1a       	sub	r7, r24
     2b0:	e3 19       	sub	r30, r3
     2b2:	78 1a       	sub	r7, r24
     2b4:	78 1a       	sub	r7, r24
     2b6:	78 1a       	sub	r7, r24
     2b8:	78 1a       	sub	r7, r24
     2ba:	78 1a       	sub	r7, r24
     2bc:	78 1a       	sub	r7, r24
     2be:	78 1a       	sub	r7, r24
     2c0:	78 1a       	sub	r7, r24
     2c2:	e6 19       	sub	r30, r6
     2c4:	10 1a       	sub	r1, r16
     2c6:	75 1a       	sub	r7, r21
     2c8:	05 24       	eor	r0, r5
     2ca:	ff 24       	eor	r15, r15
     2cc:	63 25       	eor	r22, r3
     2ce:	d3 23       	and	r29, r19
     2d0:	d9 22       	and	r13, r25
     2d2:	6f 23       	and	r22, r31
     2d4:	a1 23       	and	r26, r17
     2d6:	cd 24       	eor	r12, r13
     2d8:	31 25       	eor	r19, r1
     2da:	3d 23       	and	r19, r29
     2dc:	9b 24       	eor	r9, r11
     2de:	69 24       	eor	r6, r9
     2e0:	0b 23       	and	r16, r27
     2e2:	95 25       	eor	r25, r5
     2e4:	37 24       	eor	r3, r7
     2e6:	c7 25       	eor	r28, r7
     2e8:	b6 2f       	mov	r27, r22
     2ea:	bf 2f       	mov	r27, r31
     2ec:	d2 2f       	mov	r29, r18
     2ee:	e5 2f       	mov	r30, r21
     2f0:	f8 2f       	mov	r31, r24
     2f2:	0b 30       	cpi	r16, 0x0B	; 11
     2f4:	15 30       	cpi	r17, 0x05	; 5
     2f6:	1f 30       	cpi	r17, 0x0F	; 15
     2f8:	29 30       	cpi	r18, 0x09	; 9
     2fa:	33 30       	cpi	r19, 0x03	; 3
     2fc:	3d 30       	cpi	r19, 0x0D	; 13
     2fe:	47 30       	cpi	r20, 0x07	; 7
     300:	51 30       	cpi	r21, 0x01	; 1
     302:	d7 30       	cpi	r29, 0x07	; 7
     304:	d7 30       	cpi	r29, 0x07	; 7
     306:	d7 30       	cpi	r29, 0x07	; 7
     308:	d7 30       	cpi	r29, 0x07	; 7
     30a:	a0 47       	sbci	r26, 0x70	; 112
     30c:	a8 47       	sbci	r26, 0x78	; 120
     30e:	b1 47       	sbci	r27, 0x71	; 113
     310:	b8 47       	sbci	r27, 0x78	; 120
     312:	bf 47       	sbci	r27, 0x7F	; 127
     314:	c6 47       	sbci	r28, 0x76	; 118
     316:	cd 47       	sbci	r28, 0x7D	; 125
     318:	d4 47       	sbci	r29, 0x74	; 116
     31a:	db 47       	sbci	r29, 0x7B	; 123
     31c:	4b 48       	sbci	r20, 0x8B	; 139
     31e:	52 48       	sbci	r21, 0x82	; 130
     320:	a5 48       	sbci	r26, 0x85	; 133
     322:	a5 48       	sbci	r26, 0x85	; 133
     324:	a5 48       	sbci	r26, 0x85	; 133
     326:	a5 48       	sbci	r26, 0x85	; 133
     328:	59 48       	sbci	r21, 0x89	; 137
     32a:	60 48       	sbci	r22, 0x80	; 128
     32c:	67 48       	sbci	r22, 0x87	; 135
     32e:	6e 48       	sbci	r22, 0x8E	; 142
     330:	76 48       	sbci	r23, 0x86	; 134
     332:	7f 48       	sbci	r23, 0x8F	; 143
     334:	87 48       	sbci	r24, 0x87	; 135
     336:	90 48       	sbci	r25, 0x80	; 128
     338:	97 48       	sbci	r25, 0x87	; 135
     33a:	9e 48       	sbci	r25, 0x8E	; 142
     33c:	e2 47       	sbci	r30, 0x72	; 114

0000033e <__ctors_end>:
     33e:	11 24       	eor	r1, r1
     340:	1f be       	out	0x3f, r1	; 63
     342:	cf ef       	ldi	r28, 0xFF	; 255
     344:	cd bf       	out	0x3d, r28	; 61
     346:	df e2       	ldi	r29, 0x2F	; 47
     348:	de bf       	out	0x3e, r29	; 62

0000034a <__do_copy_data>:
     34a:	12 e2       	ldi	r17, 0x22	; 34
     34c:	a0 e0       	ldi	r26, 0x00	; 0
     34e:	b0 e2       	ldi	r27, 0x20	; 32
     350:	e2 e4       	ldi	r30, 0x42	; 66
     352:	f3 ea       	ldi	r31, 0xA3	; 163
     354:	00 e0       	ldi	r16, 0x00	; 0
     356:	0b bf       	out	0x3b, r16	; 59
     358:	02 c0       	rjmp	.+4      	; 0x35e <__do_copy_data+0x14>
     35a:	07 90       	elpm	r0, Z+
     35c:	0d 92       	st	X+, r0
     35e:	a6 3c       	cpi	r26, 0xC6	; 198
     360:	b1 07       	cpc	r27, r17
     362:	d9 f7       	brne	.-10     	; 0x35a <__do_copy_data+0x10>

00000364 <__do_clear_bss>:
     364:	26 e2       	ldi	r18, 0x26	; 38
     366:	a6 ec       	ldi	r26, 0xC6	; 198
     368:	b2 e2       	ldi	r27, 0x22	; 34
     36a:	01 c0       	rjmp	.+2      	; 0x36e <.do_clear_bss_start>

0000036c <.do_clear_bss_loop>:
     36c:	1d 92       	st	X+, r1

0000036e <.do_clear_bss_start>:
     36e:	a4 3b       	cpi	r26, 0xB4	; 180
     370:	b2 07       	cpc	r27, r18
     372:	e1 f7       	brne	.-8      	; 0x36c <.do_clear_bss_loop>
     374:	0e 94 e0 30 	call	0x61c0	; 0x61c0 <main>
     378:	0c 94 9f 51 	jmp	0xa33e	; 0xa33e <_exit>

0000037c <__bad_interrupt>:
     37c:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000380 <ledYellowOn>:
static uint8_t sounder_enabled = 1;
static uint8_t IO_enabled = 1;


void  ledYellowOn(void)
{
     380:	cf 93       	push	r28
     382:	df 93       	push	r29
     384:	cd b7       	in	r28, 0x3d	; 61
     386:	de b7       	in	r29, 0x3e	; 62
	LED_PORT.OUTCLR = LED_RED;
     388:	80 e0       	ldi	r24, 0x00	; 0
     38a:	96 e0       	ldi	r25, 0x06	; 6
     38c:	20 e2       	ldi	r18, 0x20	; 32
     38e:	fc 01       	movw	r30, r24
     390:	26 83       	std	Z+6, r18	; 0x06
	LED_PORT.OUTSET = LED_BLUE;
     392:	80 e0       	ldi	r24, 0x00	; 0
     394:	96 e0       	ldi	r25, 0x06	; 6
     396:	20 e8       	ldi	r18, 0x80	; 128
     398:	fc 01       	movw	r30, r24
     39a:	25 83       	std	Z+5, r18	; 0x05
	LED_PORT.OUTCLR = LED_GREEN;
     39c:	80 e0       	ldi	r24, 0x00	; 0
     39e:	96 e0       	ldi	r25, 0x06	; 6
     3a0:	20 e4       	ldi	r18, 0x40	; 64
     3a2:	fc 01       	movw	r30, r24
     3a4:	26 83       	std	Z+6, r18	; 0x06
}
     3a6:	00 00       	nop
     3a8:	df 91       	pop	r29
     3aa:	cf 91       	pop	r28
     3ac:	08 95       	ret

000003ae <ledBlueOn>:


void  ledBlueOn(void)
{
     3ae:	cf 93       	push	r28
     3b0:	df 93       	push	r29
     3b2:	cd b7       	in	r28, 0x3d	; 61
     3b4:	de b7       	in	r29, 0x3e	; 62
	LED_PORT.OUTSET = LED_RED;
     3b6:	80 e0       	ldi	r24, 0x00	; 0
     3b8:	96 e0       	ldi	r25, 0x06	; 6
     3ba:	20 e2       	ldi	r18, 0x20	; 32
     3bc:	fc 01       	movw	r30, r24
     3be:	25 83       	std	Z+5, r18	; 0x05
	LED_PORT.OUTCLR = LED_BLUE;
     3c0:	80 e0       	ldi	r24, 0x00	; 0
     3c2:	96 e0       	ldi	r25, 0x06	; 6
     3c4:	20 e8       	ldi	r18, 0x80	; 128
     3c6:	fc 01       	movw	r30, r24
     3c8:	26 83       	std	Z+6, r18	; 0x06
	LED_PORT.OUTSET = LED_GREEN;
     3ca:	80 e0       	ldi	r24, 0x00	; 0
     3cc:	96 e0       	ldi	r25, 0x06	; 6
     3ce:	20 e4       	ldi	r18, 0x40	; 64
     3d0:	fc 01       	movw	r30, r24
     3d2:	25 83       	std	Z+5, r18	; 0x05
}
     3d4:	00 00       	nop
     3d6:	df 91       	pop	r29
     3d8:	cf 91       	pop	r28
     3da:	08 95       	ret

000003dc <ledRedOn>:


void  ledRedOn(void)
{
     3dc:	cf 93       	push	r28
     3de:	df 93       	push	r29
     3e0:	cd b7       	in	r28, 0x3d	; 61
     3e2:	de b7       	in	r29, 0x3e	; 62
	LED_PORT.OUTCLR = LED_RED;
     3e4:	80 e0       	ldi	r24, 0x00	; 0
     3e6:	96 e0       	ldi	r25, 0x06	; 6
     3e8:	20 e2       	ldi	r18, 0x20	; 32
     3ea:	fc 01       	movw	r30, r24
     3ec:	26 83       	std	Z+6, r18	; 0x06
	LED_PORT.OUTSET = LED_BLUE;
     3ee:	80 e0       	ldi	r24, 0x00	; 0
     3f0:	96 e0       	ldi	r25, 0x06	; 6
     3f2:	20 e8       	ldi	r18, 0x80	; 128
     3f4:	fc 01       	movw	r30, r24
     3f6:	25 83       	std	Z+5, r18	; 0x05
	LED_PORT.OUTSET = LED_GREEN;
     3f8:	80 e0       	ldi	r24, 0x00	; 0
     3fa:	96 e0       	ldi	r25, 0x06	; 6
     3fc:	20 e4       	ldi	r18, 0x40	; 64
     3fe:	fc 01       	movw	r30, r24
     400:	25 83       	std	Z+5, r18	; 0x05
}
     402:	00 00       	nop
     404:	df 91       	pop	r29
     406:	cf 91       	pop	r28
     408:	08 95       	ret

0000040a <ledBlueGreenOn>:

void  ledBlueGreenOn(void)
{
     40a:	cf 93       	push	r28
     40c:	df 93       	push	r29
     40e:	cd b7       	in	r28, 0x3d	; 61
     410:	de b7       	in	r29, 0x3e	; 62
	LED_PORT.OUTSET = LED_RED;
     412:	80 e0       	ldi	r24, 0x00	; 0
     414:	96 e0       	ldi	r25, 0x06	; 6
     416:	20 e2       	ldi	r18, 0x20	; 32
     418:	fc 01       	movw	r30, r24
     41a:	25 83       	std	Z+5, r18	; 0x05
	LED_PORT.OUTCLR = LED_BLUE;
     41c:	80 e0       	ldi	r24, 0x00	; 0
     41e:	96 e0       	ldi	r25, 0x06	; 6
     420:	20 e8       	ldi	r18, 0x80	; 128
     422:	fc 01       	movw	r30, r24
     424:	26 83       	std	Z+6, r18	; 0x06
	LED_PORT.OUTCLR = LED_GREEN;
     426:	80 e0       	ldi	r24, 0x00	; 0
     428:	96 e0       	ldi	r25, 0x06	; 6
     42a:	20 e4       	ldi	r18, 0x40	; 64
     42c:	fc 01       	movw	r30, r24
     42e:	26 83       	std	Z+6, r18	; 0x06
}
     430:	00 00       	nop
     432:	df 91       	pop	r29
     434:	cf 91       	pop	r28
     436:	08 95       	ret

00000438 <ledBlueRedOn>:

void ledBlueRedOn(void)
{
     438:	cf 93       	push	r28
     43a:	df 93       	push	r29
     43c:	cd b7       	in	r28, 0x3d	; 61
     43e:	de b7       	in	r29, 0x3e	; 62
	LED_PORT.OUTCLR = LED_RED;
     440:	80 e0       	ldi	r24, 0x00	; 0
     442:	96 e0       	ldi	r25, 0x06	; 6
     444:	20 e2       	ldi	r18, 0x20	; 32
     446:	fc 01       	movw	r30, r24
     448:	26 83       	std	Z+6, r18	; 0x06
	LED_PORT.OUTCLR = LED_BLUE;
     44a:	80 e0       	ldi	r24, 0x00	; 0
     44c:	96 e0       	ldi	r25, 0x06	; 6
     44e:	20 e8       	ldi	r18, 0x80	; 128
     450:	fc 01       	movw	r30, r24
     452:	26 83       	std	Z+6, r18	; 0x06
	LED_PORT.OUTSET = LED_GREEN;	
     454:	80 e0       	ldi	r24, 0x00	; 0
     456:	96 e0       	ldi	r25, 0x06	; 6
     458:	20 e4       	ldi	r18, 0x40	; 64
     45a:	fc 01       	movw	r30, r24
     45c:	25 83       	std	Z+5, r18	; 0x05
}
     45e:	00 00       	nop
     460:	df 91       	pop	r29
     462:	cf 91       	pop	r28
     464:	08 95       	ret

00000466 <ledOff>:

void ledOff(void)
{
     466:	cf 93       	push	r28
     468:	df 93       	push	r29
     46a:	cd b7       	in	r28, 0x3d	; 61
     46c:	de b7       	in	r29, 0x3e	; 62
	LED_PORT.OUTSET = LED_RED;
     46e:	80 e0       	ldi	r24, 0x00	; 0
     470:	96 e0       	ldi	r25, 0x06	; 6
     472:	20 e2       	ldi	r18, 0x20	; 32
     474:	fc 01       	movw	r30, r24
     476:	25 83       	std	Z+5, r18	; 0x05
	LED_PORT.OUTSET = LED_BLUE;
     478:	80 e0       	ldi	r24, 0x00	; 0
     47a:	96 e0       	ldi	r25, 0x06	; 6
     47c:	20 e8       	ldi	r18, 0x80	; 128
     47e:	fc 01       	movw	r30, r24
     480:	25 83       	std	Z+5, r18	; 0x05
	LED_PORT.OUTSET = LED_GREEN;
     482:	80 e0       	ldi	r24, 0x00	; 0
     484:	96 e0       	ldi	r25, 0x06	; 6
     486:	20 e4       	ldi	r18, 0x40	; 64
     488:	fc 01       	movw	r30, r24
     48a:	25 83       	std	Z+5, r18	; 0x05
}
     48c:	00 00       	nop
     48e:	df 91       	pop	r29
     490:	cf 91       	pop	r28
     492:	08 95       	ret

00000494 <sounderOn>:

//PD2
void sounderOn(void)
{
     494:	cf 93       	push	r28
     496:	df 93       	push	r29
     498:	cd b7       	in	r28, 0x3d	; 61
     49a:	de b7       	in	r29, 0x3e	; 62
	SOUNDER_PORT.OUTSET = SOUNDER_PIN;
     49c:	80 e6       	ldi	r24, 0x60	; 96
     49e:	96 e0       	ldi	r25, 0x06	; 6
     4a0:	24 e0       	ldi	r18, 0x04	; 4
     4a2:	fc 01       	movw	r30, r24
     4a4:	25 83       	std	Z+5, r18	; 0x05
}
     4a6:	00 00       	nop
     4a8:	df 91       	pop	r29
     4aa:	cf 91       	pop	r28
     4ac:	08 95       	ret

000004ae <sounderOff>:

void sounderOff(void)
{
     4ae:	cf 93       	push	r28
     4b0:	df 93       	push	r29
     4b2:	cd b7       	in	r28, 0x3d	; 61
     4b4:	de b7       	in	r29, 0x3e	; 62
	SOUNDER_PORT.OUTCLR = SOUNDER_PIN;
     4b6:	80 e6       	ldi	r24, 0x60	; 96
     4b8:	96 e0       	ldi	r25, 0x06	; 6
     4ba:	24 e0       	ldi	r18, 0x04	; 4
     4bc:	fc 01       	movw	r30, r24
     4be:	26 83       	std	Z+6, r18	; 0x06
}
     4c0:	00 00       	nop
     4c2:	df 91       	pop	r29
     4c4:	cf 91       	pop	r28
     4c6:	08 95       	ret

000004c8 <outputOn>:

//PD0
void outputOn(void)
{
     4c8:	cf 93       	push	r28
     4ca:	df 93       	push	r29
     4cc:	cd b7       	in	r28, 0x3d	; 61
     4ce:	de b7       	in	r29, 0x3e	; 62
	if(CPiD_HW_flag) /* Thoralite */
     4d0:	80 91 ac 22 	lds	r24, 0x22AC	; 0x8022ac <CPiD_HW_flag>
     4d4:	88 23       	and	r24, r24
     4d6:	29 f0       	breq	.+10     	; 0x4e2 <outputOn+0x1a>
	{
		OUTPUT_PORT.OUTSET = OUTPUT_PIN;
     4d8:	80 e6       	ldi	r24, 0x60	; 96
     4da:	96 e0       	ldi	r25, 0x06	; 6
     4dc:	21 e0       	ldi	r18, 0x01	; 1
     4de:	fc 01       	movw	r30, r24
     4e0:	25 83       	std	Z+5, r18	; 0x05
	}
}
     4e2:	00 00       	nop
     4e4:	df 91       	pop	r29
     4e6:	cf 91       	pop	r28
     4e8:	08 95       	ret

000004ea <outputOff>:

void outputOff(void)
{
     4ea:	cf 93       	push	r28
     4ec:	df 93       	push	r29
     4ee:	cd b7       	in	r28, 0x3d	; 61
     4f0:	de b7       	in	r29, 0x3e	; 62
	if(CPiD_HW_flag) /* Thoralite */
     4f2:	80 91 ac 22 	lds	r24, 0x22AC	; 0x8022ac <CPiD_HW_flag>
     4f6:	88 23       	and	r24, r24
     4f8:	29 f0       	breq	.+10     	; 0x504 <outputOff+0x1a>
	{
		OUTPUT_PORT.OUTCLR = OUTPUT_PIN;
     4fa:	80 e6       	ldi	r24, 0x60	; 96
     4fc:	96 e0       	ldi	r25, 0x06	; 6
     4fe:	21 e0       	ldi	r18, 0x01	; 1
     500:	fc 01       	movw	r30, r24
     502:	26 83       	std	Z+6, r18	; 0x06
	}
}
     504:	00 00       	nop
     506:	df 91       	pop	r29
     508:	cf 91       	pop	r28
     50a:	08 95       	ret

0000050c <GPOoutputOff>:

// Sets relay to it's default value
void GPOoutputOff(uint8_t active_state)
{
     50c:	cf 93       	push	r28
     50e:	df 93       	push	r29
     510:	1f 92       	push	r1
     512:	cd b7       	in	r28, 0x3d	; 61
     514:	de b7       	in	r29, 0x3e	; 62
     516:	89 83       	std	Y+1, r24	; 0x01
	if(CPiD_HW_flag) /* Thoralite */
     518:	80 91 ac 22 	lds	r24, 0x22AC	; 0x8022ac <CPiD_HW_flag>
     51c:	88 23       	and	r24, r24
     51e:	71 f0       	breq	.+28     	; 0x53c <GPOoutputOff+0x30>
	{
		// normally open relay
		if(GPO_ACTIVE_OPEN == active_state)
     520:	89 81       	ldd	r24, Y+1	; 0x01
     522:	88 23       	and	r24, r24
     524:	31 f4       	brne	.+12     	; 0x532 <GPOoutputOff+0x26>
		{
			GPO_PORT.OUTCLR = GPO_PIN;
     526:	80 ea       	ldi	r24, 0xA0	; 160
     528:	96 e0       	ldi	r25, 0x06	; 6
     52a:	20 e8       	ldi	r18, 0x80	; 128
     52c:	fc 01       	movw	r30, r24
     52e:	26 83       	std	Z+6, r18	; 0x06
		else  // normally closed relay
		{
			GPO_PORT.OUTSET = GPO_PIN;
		}
	}
}
     530:	05 c0       	rjmp	.+10     	; 0x53c <GPOoutputOff+0x30>
		{
			GPO_PORT.OUTCLR = GPO_PIN;
		}
		else  // normally closed relay
		{
			GPO_PORT.OUTSET = GPO_PIN;
     532:	80 ea       	ldi	r24, 0xA0	; 160
     534:	96 e0       	ldi	r25, 0x06	; 6
     536:	20 e8       	ldi	r18, 0x80	; 128
     538:	fc 01       	movw	r30, r24
     53a:	25 83       	std	Z+5, r18	; 0x05
		}
	}
}
     53c:	00 00       	nop
     53e:	0f 90       	pop	r0
     540:	df 91       	pop	r29
     542:	cf 91       	pop	r28
     544:	08 95       	ret

00000546 <alarmExpired>:

// this function is called when alarm duration is expired.
void alarmExpired(void)
{
     546:	cf 93       	push	r28
     548:	df 93       	push	r29
     54a:	cd b7       	in	r28, 0x3d	; 61
     54c:	de b7       	in	r29, 0x3e	; 62
	// enables frequency locking during mode 6 detection
	enable_freq_lock = 1;
     54e:	81 e0       	ldi	r24, 0x01	; 1
     550:	80 93 04 20 	sts	0x2004, r24	; 0x802004 <enable_freq_lock>
	
	// One of these GPO feature could be selected so clear the 
	// value if so.
	processGpoPin(GPO_PRI_SOUND_OUTPUT, GPO_CLEAR);
     554:	60 e0       	ldi	r22, 0x00	; 0
     556:	80 e0       	ldi	r24, 0x00	; 0
     558:	0e 94 2f 37 	call	0x6e5e	; 0x6e5e <processGpoPin>
	processGpoPin(GPO_PRI_NO_SOUND_OUTPUT, GPO_CLEAR);
     55c:	60 e0       	ldi	r22, 0x00	; 0
     55e:	81 e0       	ldi	r24, 0x01	; 1
     560:	0e 94 2f 37 	call	0x6e5e	; 0x6e5e <processGpoPin>
	processGpoPin(GPO_SEC_OUTPUT, GPO_CLEAR);
     564:	60 e0       	ldi	r22, 0x00	; 0
     566:	82 e0       	ldi	r24, 0x02	; 2
     568:	0e 94 2f 37 	call	0x6e5e	; 0x6e5e <processGpoPin>

	ledOff();
     56c:	0e 94 33 02 	call	0x466	; 0x466 <ledOff>
	sounderOff();
     570:	0e 94 57 02 	call	0x4ae	; 0x4ae <sounderOff>
	outputOff();
     574:	0e 94 75 02 	call	0x4ea	; 0x4ea <outputOff>

	if(current_mode == DEACT_VERIFY)
     578:	80 91 c9 22 	lds	r24, 0x22C9	; 0x8022c9 <current_mode>
     57c:	83 30       	cpi	r24, 0x03	; 3
     57e:	11 f4       	brne	.+4      	; 0x584 <alarmExpired+0x3e>
	{
		ledBlueOn();
     580:	0e 94 d7 01 	call	0x3ae	; 0x3ae <ledBlueOn>
	
	
		// Send the Alarm msg , this will also result in suppressing of ping msg as timer is refreshed.
		// Send only if the it has been enabled
		
	if (alarmCount < 255)
     584:	80 91 fb 24 	lds	r24, 0x24FB	; 0x8024fb <alarmCount>
     588:	90 91 fc 24 	lds	r25, 0x24FC	; 0x8024fc <alarmCount+0x1>
     58c:	8f 3f       	cpi	r24, 0xFF	; 255
     58e:	91 05       	cpc	r25, r1
     590:	50 f4       	brcc	.+20     	; 0x5a6 <alarmExpired+0x60>
	{
		alarmCount = alarmCount + 1;
     592:	80 91 fb 24 	lds	r24, 0x24FB	; 0x8024fb <alarmCount>
     596:	90 91 fc 24 	lds	r25, 0x24FC	; 0x8024fc <alarmCount+0x1>
     59a:	01 96       	adiw	r24, 0x01	; 1
     59c:	80 93 fb 24 	sts	0x24FB, r24	; 0x8024fb <alarmCount>
     5a0:	90 93 fc 24 	sts	0x24FC, r25	; 0x8024fc <alarmCount+0x1>
     5a4:	04 c0       	rjmp	.+8      	; 0x5ae <alarmExpired+0x68>
	}
	else
	{
		alarmCount = 0;
     5a6:	10 92 fb 24 	sts	0x24FB, r1	; 0x8024fb <alarmCount>
     5aa:	10 92 fc 24 	sts	0x24FC, r1	; 0x8024fc <alarmCount+0x1>
		alarmCountNCR = 0;
	}
	*/	
	// This is to send Soft Allarm
	// NCR mode enabled
	if( 1 == flag_config_enable_alarm)
     5ae:	80 91 d9 25 	lds	r24, 0x25D9	; 0x8025d9 <flag_config_enable_alarm>
     5b2:	81 30       	cpi	r24, 0x01	; 1
     5b4:	91 f4       	brne	.+36     	; 0x5da <alarmExpired+0x94>
	{
		// To take care of Back to Back Alarm Ping msg
		GTimer_Stop(send_alarm_ping_handler);
     5b6:	80 91 af 22 	lds	r24, 0x22AF	; 0x8022af <send_alarm_ping_handler>
     5ba:	0e 94 00 26 	call	0x4c00	; 0x4c00 <GTimer_Stop>
		flag_send_alarm_ping_handler = 3;
     5be:	83 e0       	ldi	r24, 0x03	; 3
     5c0:	80 93 d6 25 	sts	0x25D6, r24	; 0x8025d6 <flag_send_alarm_ping_handler>
		//flag_send_end_alarm = 0;
		// No need to send the Alarm Ping if the Alarm is being sent
		if (0 != alarm_ping_time)
     5c4:	80 91 f9 24 	lds	r24, 0x24F9	; 0x8024f9 <alarm_ping_time>
     5c8:	88 23       	and	r24, r24
     5ca:	39 f0       	breq	.+14     	; 0x5da <alarmExpired+0x94>
		{
			GTimer_Refresh(send_alarm_ping_handler, alarm_ping_time);
     5cc:	90 91 f9 24 	lds	r25, 0x24F9	; 0x8024f9 <alarm_ping_time>
     5d0:	80 91 af 22 	lds	r24, 0x22AF	; 0x8022af <send_alarm_ping_handler>
     5d4:	69 2f       	mov	r22, r25
     5d6:	0e 94 bc 22 	call	0x4578	; 0x4578 <GTimer_Refresh>
		}			
	
	}
		
}
     5da:	00 00       	nop
     5dc:	df 91       	pop	r29
     5de:	cf 91       	pop	r28
     5e0:	08 95       	ret

000005e2 <BlinkingExpired>:


// this function is called when mis-tuning occurs
void BlinkingExpired(void)
{
     5e2:	cf 93       	push	r28
     5e4:	df 93       	push	r29
     5e6:	cd b7       	in	r28, 0x3d	; 61
     5e8:	de b7       	in	r29, 0x3e	; 62
	static uint8_t  flag = 0;
	
	if (flag)
     5ea:	80 91 cc 22 	lds	r24, 0x22CC	; 0x8022cc <flag.5351>
     5ee:	88 23       	and	r24, r24
     5f0:	29 f0       	breq	.+10     	; 0x5fc <BlinkingExpired+0x1a>
	{
		ledOff();
     5f2:	0e 94 33 02 	call	0x466	; 0x466 <ledOff>
		flag=0;
     5f6:	10 92 cc 22 	sts	0x22CC, r1	; 0x8022cc <flag.5351>
     5fa:	05 c0       	rjmp	.+10     	; 0x606 <BlinkingExpired+0x24>
	}
	else
	{
		ledRedOn();
     5fc:	0e 94 ee 01 	call	0x3dc	; 0x3dc <ledRedOn>
		flag=1;
     600:	81 e0       	ldi	r24, 0x01	; 1
     602:	80 93 cc 22 	sts	0x22CC, r24	; 0x8022cc <flag.5351>
	}

	GTimer_Refresh(blinkingHandle_solt,G_TIMER_500mS);
     606:	80 91 c7 22 	lds	r24, 0x22C7	; 0x8022c7 <blinkingHandle_solt>
     60a:	61 e0       	ldi	r22, 0x01	; 1
     60c:	0e 94 bc 22 	call	0x4578	; 0x4578 <GTimer_Refresh>
}
     610:	00 00       	nop
     612:	df 91       	pop	r29
     614:	cf 91       	pop	r28
     616:	08 95       	ret

00000618 <DefaultBlinkingExpired>:

// This is used to toggle the blue LED used to indicate the unit
// is using default configuration settings
void DefaultBlinkingExpired(void)
{
     618:	cf 93       	push	r28
     61a:	df 93       	push	r29
     61c:	cd b7       	in	r28, 0x3d	; 61
     61e:	de b7       	in	r29, 0x3e	; 62
	static uint8_t  flag = 0;
	
	if (flag)
     620:	80 91 cd 22 	lds	r24, 0x22CD	; 0x8022cd <flag.5355>
     624:	88 23       	and	r24, r24
     626:	29 f0       	breq	.+10     	; 0x632 <DefaultBlinkingExpired+0x1a>
	{
		ledOff();
     628:	0e 94 33 02 	call	0x466	; 0x466 <ledOff>
		flag=0;
     62c:	10 92 cd 22 	sts	0x22CD, r1	; 0x8022cd <flag.5355>
     630:	05 c0       	rjmp	.+10     	; 0x63c <DefaultBlinkingExpired+0x24>
	}
	else
	{
		ledBlueOn();
     632:	0e 94 d7 01 	call	0x3ae	; 0x3ae <ledBlueOn>
		flag=1;
     636:	81 e0       	ldi	r24, 0x01	; 1
     638:	80 93 cd 22 	sts	0x22CD, r24	; 0x8022cd <flag.5355>
	}

	GTimer_Refresh(defaultBlinkingHandle,G_TIMER_500mS);
     63c:	80 91 c8 22 	lds	r24, 0x22C8	; 0x8022c8 <defaultBlinkingHandle>
     640:	61 e0       	ldi	r22, 0x01	; 1
     642:	0e 94 bc 22 	call	0x4578	; 0x4578 <GTimer_Refresh>
}
     646:	00 00       	nop
     648:	df 91       	pop	r29
     64a:	cf 91       	pop	r28
     64c:	08 95       	ret

0000064e <alarmInit>:

// initialize sounder, led and output gpios
void alarmInit(uint8_t deact_mode, uint8_t enable, uint8_t IO)
{
     64e:	cf 93       	push	r28
     650:	df 93       	push	r29
     652:	00 d0       	rcall	.+0      	; 0x654 <alarmInit+0x6>
     654:	1f 92       	push	r1
     656:	cd b7       	in	r28, 0x3d	; 61
     658:	de b7       	in	r29, 0x3e	; 62
     65a:	89 83       	std	Y+1, r24	; 0x01
     65c:	6a 83       	std	Y+2, r22	; 0x02
     65e:	4b 83       	std	Y+3, r20	; 0x03
	// disable sounder led, alarm output 
	SOUNDER_PORT.OUTCLR = SOUNDER_PIN;
     660:	80 e6       	ldi	r24, 0x60	; 96
     662:	96 e0       	ldi	r25, 0x06	; 6
     664:	24 e0       	ldi	r18, 0x04	; 4
     666:	fc 01       	movw	r30, r24
     668:	26 83       	std	Z+6, r18	; 0x06
	SOUNDER_PORT.DIRSET = SOUNDER_PIN;
     66a:	80 e6       	ldi	r24, 0x60	; 96
     66c:	96 e0       	ldi	r25, 0x06	; 6
     66e:	24 e0       	ldi	r18, 0x04	; 4
     670:	fc 01       	movw	r30, r24
     672:	21 83       	std	Z+1, r18	; 0x01
	
	if(CPiD_HW_flag) /* Thoralite */
     674:	80 91 ac 22 	lds	r24, 0x22AC	; 0x8022ac <CPiD_HW_flag>
     678:	88 23       	and	r24, r24
     67a:	51 f0       	breq	.+20     	; 0x690 <alarmInit+0x42>
	{
		OUTPUT_PORT.OUTCLR = OUTPUT_PIN;
     67c:	80 e6       	ldi	r24, 0x60	; 96
     67e:	96 e0       	ldi	r25, 0x06	; 6
     680:	21 e0       	ldi	r18, 0x01	; 1
     682:	fc 01       	movw	r30, r24
     684:	26 83       	std	Z+6, r18	; 0x06
		OUTPUT_PORT.DIRSET = OUTPUT_PIN;
     686:	80 e6       	ldi	r24, 0x60	; 96
     688:	96 e0       	ldi	r25, 0x06	; 6
     68a:	21 e0       	ldi	r18, 0x01	; 1
     68c:	fc 01       	movw	r30, r24
     68e:	21 83       	std	Z+1, r18	; 0x01
	}

	LED_PORT.OUTSET = LED_RED;
     690:	80 e0       	ldi	r24, 0x00	; 0
     692:	96 e0       	ldi	r25, 0x06	; 6
     694:	20 e2       	ldi	r18, 0x20	; 32
     696:	fc 01       	movw	r30, r24
     698:	25 83       	std	Z+5, r18	; 0x05
	LED_PORT.DIRSET = LED_RED;
     69a:	80 e0       	ldi	r24, 0x00	; 0
     69c:	96 e0       	ldi	r25, 0x06	; 6
     69e:	20 e2       	ldi	r18, 0x20	; 32
     6a0:	fc 01       	movw	r30, r24
     6a2:	21 83       	std	Z+1, r18	; 0x01

	LED_PORT.OUTSET = LED_BLUE;
     6a4:	80 e0       	ldi	r24, 0x00	; 0
     6a6:	96 e0       	ldi	r25, 0x06	; 6
     6a8:	20 e8       	ldi	r18, 0x80	; 128
     6aa:	fc 01       	movw	r30, r24
     6ac:	25 83       	std	Z+5, r18	; 0x05
	LED_PORT.DIRSET = LED_BLUE;
     6ae:	80 e0       	ldi	r24, 0x00	; 0
     6b0:	96 e0       	ldi	r25, 0x06	; 6
     6b2:	20 e8       	ldi	r18, 0x80	; 128
     6b4:	fc 01       	movw	r30, r24
     6b6:	21 83       	std	Z+1, r18	; 0x01

	LED_PORT.OUTSET = LED_GREEN;
     6b8:	80 e0       	ldi	r24, 0x00	; 0
     6ba:	96 e0       	ldi	r25, 0x06	; 6
     6bc:	20 e4       	ldi	r18, 0x40	; 64
     6be:	fc 01       	movw	r30, r24
     6c0:	25 83       	std	Z+5, r18	; 0x05
	LED_PORT.DIRSET = LED_GREEN;
     6c2:	80 e0       	ldi	r24, 0x00	; 0
     6c4:	96 e0       	ldi	r25, 0x06	; 6
     6c6:	20 e4       	ldi	r18, 0x40	; 64
     6c8:	fc 01       	movw	r30, r24
     6ca:	21 83       	std	Z+1, r18	; 0x01
		ledBlueOn();
	}
#endif

	// set handlers for all flashing indications
	alarmHandle_solt = GTimer_RegisterCB(&alarmExpired);
     6cc:	83 ea       	ldi	r24, 0xA3	; 163
     6ce:	92 e0       	ldi	r25, 0x02	; 2
     6d0:	0e 94 65 22 	call	0x44ca	; 0x44ca <GTimer_RegisterCB>
     6d4:	80 93 c6 22 	sts	0x22C6, r24	; 0x8022c6 <__data_end>
	blinkingHandle_solt = GTimer_RegisterCB(&BlinkingExpired);
     6d8:	81 ef       	ldi	r24, 0xF1	; 241
     6da:	92 e0       	ldi	r25, 0x02	; 2
     6dc:	0e 94 65 22 	call	0x44ca	; 0x44ca <GTimer_RegisterCB>
     6e0:	80 93 c7 22 	sts	0x22C7, r24	; 0x8022c7 <blinkingHandle_solt>
	defaultBlinkingHandle = GTimer_RegisterCB(&DefaultBlinkingExpired);
     6e4:	8c e0       	ldi	r24, 0x0C	; 12
     6e6:	93 e0       	ldi	r25, 0x03	; 3
     6e8:	0e 94 65 22 	call	0x44ca	; 0x44ca <GTimer_RegisterCB>
     6ec:	80 93 c8 22 	sts	0x22C8, r24	; 0x8022c8 <defaultBlinkingHandle>

	current_mode=deact_mode;
     6f0:	89 81       	ldd	r24, Y+1	; 0x01
     6f2:	80 93 c9 22 	sts	0x22C9, r24	; 0x8022c9 <current_mode>
	interlock_state = enable;
     6f6:	8a 81       	ldd	r24, Y+2	; 0x02
     6f8:	80 93 ca 22 	sts	0x22CA, r24	; 0x8022ca <interlock_state>
			
	// Initialize the GPO feature selected		
	if(IO == GPO_DISABLE_SOUNDER)
     6fc:	8b 81       	ldd	r24, Y+3	; 0x03
     6fe:	81 30       	cpi	r24, 0x01	; 1
     700:	31 f4       	brne	.+12     	; 0x70e <alarmInit+0xc0>
	{
		sounder_enabled = 0;
     702:	10 92 05 20 	sts	0x2005, r1	; 0x802005 <sounder_enabled>
		IO_enabled = 1;
     706:	81 e0       	ldi	r24, 0x01	; 1
     708:	80 93 06 20 	sts	0x2006, r24	; 0x802006 <IO_enabled>
	else // enable both sounder and IO
	{
		sounder_enabled = 1;
		IO_enabled = 1;		
	}
}
     70c:	0f c0       	rjmp	.+30     	; 0x72c <alarmInit+0xde>
	if(IO == GPO_DISABLE_SOUNDER)
	{
		sounder_enabled = 0;
		IO_enabled = 1;
	}
	else if(IO == GPO_DISABLE_IO)
     70e:	8b 81       	ldd	r24, Y+3	; 0x03
     710:	82 30       	cpi	r24, 0x02	; 2
     712:	31 f4       	brne	.+12     	; 0x720 <alarmInit+0xd2>
	{
		sounder_enabled = 1;
     714:	81 e0       	ldi	r24, 0x01	; 1
     716:	80 93 05 20 	sts	0x2005, r24	; 0x802005 <sounder_enabled>
		IO_enabled = 0;		
     71a:	10 92 06 20 	sts	0x2006, r1	; 0x802006 <IO_enabled>
	else // enable both sounder and IO
	{
		sounder_enabled = 1;
		IO_enabled = 1;		
	}
}
     71e:	06 c0       	rjmp	.+12     	; 0x72c <alarmInit+0xde>
		sounder_enabled = 1;
		IO_enabled = 0;		
	}
	else // enable both sounder and IO
	{
		sounder_enabled = 1;
     720:	81 e0       	ldi	r24, 0x01	; 1
     722:	80 93 05 20 	sts	0x2005, r24	; 0x802005 <sounder_enabled>
		IO_enabled = 1;		
     726:	81 e0       	ldi	r24, 0x01	; 1
     728:	80 93 06 20 	sts	0x2006, r24	; 0x802006 <IO_enabled>
	}
}
     72c:	00 00       	nop
     72e:	23 96       	adiw	r28, 0x03	; 3
     730:	cd bf       	out	0x3d, r28	; 61
     732:	de bf       	out	0x3e, r29	; 62
     734:	df 91       	pop	r29
     736:	cf 91       	pop	r28
     738:	08 95       	ret

0000073a <startAlarm>:

// start to alarm when detecting a tag
// loop also indicate the weather the alarm is from secondary or primary antenna
// loop = 0 indicate primary loop = 1 indicate secondary
void startAlarm(uint8_t loop)
{
     73a:	cf 93       	push	r28
     73c:	df 93       	push	r29
     73e:	1f 92       	push	r1
     740:	cd b7       	in	r28, 0x3d	; 61
     742:	de b7       	in	r29, 0x3e	; 62
     744:	89 83       	std	Y+1, r24	; 0x01
	loop_alarm = loop;
     746:	89 81       	ldd	r24, Y+1	; 0x01
     748:	80 93 cb 22 	sts	0x22CB, r24	; 0x8022cb <loop_alarm>
	
	if(loop == 0)
     74c:	89 81       	ldd	r24, Y+1	; 0x01
     74e:	88 23       	and	r24, r24
     750:	59 f4       	brne	.+22     	; 0x768 <startAlarm+0x2e>
	{
		ledRedOn();
     752:	0e 94 ee 01 	call	0x3dc	; 0x3dc <ledRedOn>
		processGpoPin(GPO_PRI_SOUND_OUTPUT, GPO_SET);
     756:	61 e0       	ldi	r22, 0x01	; 1
     758:	80 e0       	ldi	r24, 0x00	; 0
     75a:	0e 94 2f 37 	call	0x6e5e	; 0x6e5e <processGpoPin>
		processGpoPin(GPO_PRI_NO_SOUND_OUTPUT, GPO_SET);
     75e:	61 e0       	ldi	r22, 0x01	; 1
     760:	81 e0       	ldi	r24, 0x01	; 1
     762:	0e 94 2f 37 	call	0x6e5e	; 0x6e5e <processGpoPin>
     766:	06 c0       	rjmp	.+12     	; 0x774 <startAlarm+0x3a>
	else
	{
#if 0 // keep for testing purposes to indicate the secondary loop
		LED_PORT.OUTCLR = LED_GREEN;
#endif
		ledRedOn();
     768:	0e 94 ee 01 	call	0x3dc	; 0x3dc <ledRedOn>
		// put code here for 2nd TX alarm for GPO feature
		processGpoPin(GPO_SEC_OUTPUT, GPO_SET);
     76c:	61 e0       	ldi	r22, 0x01	; 1
     76e:	82 e0       	ldi	r24, 0x02	; 2
     770:	0e 94 2f 37 	call	0x6e5e	; 0x6e5e <processGpoPin>
	}
	
	if(sounder_enabled)
     774:	80 91 05 20 	lds	r24, 0x2005	; 0x802005 <sounder_enabled>
     778:	88 23       	and	r24, r24
     77a:	11 f0       	breq	.+4      	; 0x780 <startAlarm+0x46>
	{
		sounderOn();
     77c:	0e 94 4a 02 	call	0x494	; 0x494 <sounderOn>
	}
	
	if((loop == 0) || (IO_enabled))
     780:	89 81       	ldd	r24, Y+1	; 0x01
     782:	88 23       	and	r24, r24
     784:	21 f0       	breq	.+8      	; 0x78e <startAlarm+0x54>
     786:	80 91 06 20 	lds	r24, 0x2006	; 0x802006 <IO_enabled>
     78a:	88 23       	and	r24, r24
     78c:	11 f0       	breq	.+4      	; 0x792 <startAlarm+0x58>
	{
		outputOn();
     78e:	0e 94 64 02 	call	0x4c8	; 0x4c8 <outputOn>
	// In case of higher tag rates the 500 ms alarm expiration is too short, in order that the alarm should expire when the tag is removed from the field
	// we need longer alarm duration.
	// 500 ms duration was chosen so that the precipitation of hight deference between Alarm Detect and Deactivation in mode 6 is less
	// but in case of hard tag the the 500 ms alarm will expire before in case of higher detection rate before the start of next detection cycle. 
	// All this when this flag is enabled: Indicates the higher Tag rate is enabled
	if (1 == flag_enable_hard_tag_indicator)
     792:	80 91 da 25 	lds	r24, 0x25DA	; 0x8025da <flag_enable_hard_tag_indicator>
     796:	81 30       	cpi	r24, 0x01	; 1
     798:	09 f0       	breq	.+2      	; 0x79c <startAlarm+0x62>
     79a:	ad c0       	rjmp	.+346    	; 0x8f6 <startAlarm+0x1bc>
	{ // Have different timing here dependent on TAG rate and Mode 
	  // the conditions are not combined just for the sake of readability	
		if(config_parameters.deact_frame_rate == FRAME_144HZ)
     79c:	80 91 1d 26 	lds	r24, 0x261D	; 0x80261d <config_parameters+0x14>
     7a0:	90 91 1e 26 	lds	r25, 0x261E	; 0x80261e <config_parameters+0x15>
     7a4:	89 2b       	or	r24, r25
     7a6:	09 f0       	breq	.+2      	; 0x7aa <startAlarm+0x70>
     7a8:	42 c0       	rjmp	.+132    	; 0x82e <startAlarm+0xf4>
		{
			// Only for Mode 6 and Tag alarm rate the code is changed
			if ((16 == tags_before_alarm) && (DEACT_MODE6 == config_parameters.mode_ind))
     7aa:	80 91 dd 25 	lds	r24, 0x25DD	; 0x8025dd <tags_before_alarm>
     7ae:	80 31       	cpi	r24, 0x10	; 16
     7b0:	c1 f4       	brne	.+48     	; 0x7e2 <startAlarm+0xa8>
     7b2:	80 91 25 26 	lds	r24, 0x2625	; 0x802625 <config_parameters+0x1c>
     7b6:	90 91 26 26 	lds	r25, 0x2626	; 0x802626 <config_parameters+0x1d>
     7ba:	02 97       	sbiw	r24, 0x02	; 2
     7bc:	91 f4       	brne	.+36     	; 0x7e2 <startAlarm+0xa8>
			{
				if (config_parameters.enable_tx_2)
     7be:	80 91 11 26 	lds	r24, 0x2611	; 0x802611 <config_parameters+0x8>
     7c2:	90 91 12 26 	lds	r25, 0x2612	; 0x802612 <config_parameters+0x9>
     7c6:	89 2b       	or	r24, r25
     7c8:	31 f0       	breq	.+12     	; 0x7d6 <startAlarm+0x9c>
				{
					GTimer_Refresh(alarmHandle_solt, G_TIMER_2S);
     7ca:	80 91 c6 22 	lds	r24, 0x22C6	; 0x8022c6 <__data_end>
     7ce:	6e e0       	ldi	r22, 0x0E	; 14
     7d0:	0e 94 bc 22 	call	0x4578	; 0x4578 <GTimer_Refresh>
		if(config_parameters.deact_frame_rate == FRAME_144HZ)
		{
			// Only for Mode 6 and Tag alarm rate the code is changed
			if ((16 == tags_before_alarm) && (DEACT_MODE6 == config_parameters.mode_ind))
			{
				if (config_parameters.enable_tx_2)
     7d4:	9f c0       	rjmp	.+318    	; 0x914 <startAlarm+0x1da>
					GTimer_Refresh(alarmHandle_solt, G_TIMER_2S);
					// 1500 does not works
					//GTimer_Refresh(alarmHandle_solt, G_TIMER_1500mS);
				} else
				{
					GTimer_Refresh(alarmHandle_solt, G_TIMER_1S);
     7d6:	80 91 c6 22 	lds	r24, 0x22C6	; 0x8022c6 <__data_end>
     7da:	60 e0       	ldi	r22, 0x00	; 0
     7dc:	0e 94 bc 22 	call	0x4578	; 0x4578 <GTimer_Refresh>
		if(config_parameters.deact_frame_rate == FRAME_144HZ)
		{
			// Only for Mode 6 and Tag alarm rate the code is changed
			if ((16 == tags_before_alarm) && (DEACT_MODE6 == config_parameters.mode_ind))
			{
				if (config_parameters.enable_tx_2)
     7e0:	99 c0       	rjmp	.+306    	; 0x914 <startAlarm+0x1da>
					GTimer_Refresh(alarmHandle_solt, G_TIMER_1S);
				}
				
			} else 
			{
				if(current_mode == DEACT_MODE4)
     7e2:	80 91 c9 22 	lds	r24, 0x22C9	; 0x8022c9 <current_mode>
     7e6:	88 23       	and	r24, r24
     7e8:	e1 f4       	brne	.+56     	; 0x822 <startAlarm+0xe8>
				{
					if ( 16 ==  tags_before_alarm)
     7ea:	80 91 dd 25 	lds	r24, 0x25DD	; 0x8025dd <tags_before_alarm>
     7ee:	80 31       	cpi	r24, 0x10	; 16
     7f0:	91 f4       	brne	.+36     	; 0x816 <startAlarm+0xdc>
					{
						if (config_parameters.enable_tx_2)
     7f2:	80 91 11 26 	lds	r24, 0x2611	; 0x802611 <config_parameters+0x8>
     7f6:	90 91 12 26 	lds	r25, 0x2612	; 0x802612 <config_parameters+0x9>
     7fa:	89 2b       	or	r24, r25
     7fc:	31 f0       	breq	.+12     	; 0x80a <startAlarm+0xd0>
						{
							//GTimer_Refresh(alarmHandle_solt, G_TIMER_1500mS);
							GTimer_Refresh(alarmHandle_solt, G_TIMER_2S);				
     7fe:	80 91 c6 22 	lds	r24, 0x22C6	; 0x8022c6 <__data_end>
     802:	6e e0       	ldi	r22, 0x0E	; 14
     804:	0e 94 bc 22 	call	0x4578	; 0x4578 <GTimer_Refresh>
     808:	85 c0       	rjmp	.+266    	; 0x914 <startAlarm+0x1da>
						} else
						{
							//GTimer_Refresh(alarmHandle_solt, G_TIMER_1S);
							GTimer_Refresh(alarmHandle_solt, G_TIMER_1500mS);						
     80a:	80 91 c6 22 	lds	r24, 0x22C6	; 0x8022c6 <__data_end>
     80e:	63 e0       	ldi	r22, 0x03	; 3
     810:	0e 94 bc 22 	call	0x4578	; 0x4578 <GTimer_Refresh>
     814:	7f c0       	rjmp	.+254    	; 0x914 <startAlarm+0x1da>
						}
						
					} else
					{
					  GTimer_Refresh(alarmHandle_solt, G_TIMER_500mS);
     816:	80 91 c6 22 	lds	r24, 0x22C6	; 0x8022c6 <__data_end>
     81a:	61 e0       	ldi	r22, 0x01	; 1
     81c:	0e 94 bc 22 	call	0x4578	; 0x4578 <GTimer_Refresh>
     820:	79 c0       	rjmp	.+242    	; 0x914 <startAlarm+0x1da>
					}					
					
				}
				else  // all other mode 1/2 second alarm period
				{
					GTimer_Refresh(alarmHandle_solt, G_TIMER_600mS);
     822:	80 91 c6 22 	lds	r24, 0x22C6	; 0x8022c6 <__data_end>
     826:	67 e0       	ldi	r22, 0x07	; 7
     828:	0e 94 bc 22 	call	0x4578	; 0x4578 <GTimer_Refresh>
     82c:	73 c0       	rjmp	.+230    	; 0x914 <startAlarm+0x1da>
				}
			}		
		} else
		{  // 10 Hz Tag rate	
			
			if (( 16 == tags_before_alarm) && (config_parameters.enable_tx_2))
     82e:	80 91 dd 25 	lds	r24, 0x25DD	; 0x8025dd <tags_before_alarm>
     832:	80 31       	cpi	r24, 0x10	; 16
     834:	61 f4       	brne	.+24     	; 0x84e <startAlarm+0x114>
     836:	80 91 11 26 	lds	r24, 0x2611	; 0x802611 <config_parameters+0x8>
     83a:	90 91 12 26 	lds	r25, 0x2612	; 0x802612 <config_parameters+0x9>
     83e:	89 2b       	or	r24, r25
     840:	31 f0       	breq	.+12     	; 0x84e <startAlarm+0x114>
			{
				GTimer_Refresh(alarmHandle_solt, G_TIMER_5S);
     842:	80 91 c6 22 	lds	r24, 0x22C6	; 0x8022c6 <__data_end>
     846:	6b e0       	ldi	r22, 0x0B	; 11
     848:	0e 94 bc 22 	call	0x4578	; 0x4578 <GTimer_Refresh>
     84c:	63 c0       	rjmp	.+198    	; 0x914 <startAlarm+0x1da>
			} else if ((( 16 == tags_before_alarm) && (!config_parameters.enable_tx_2) )|| (( 8 == tags_before_alarm) && (config_parameters.enable_tx_2) ))
     84e:	80 91 dd 25 	lds	r24, 0x25DD	; 0x8025dd <tags_before_alarm>
     852:	80 31       	cpi	r24, 0x10	; 16
     854:	31 f4       	brne	.+12     	; 0x862 <startAlarm+0x128>
     856:	80 91 11 26 	lds	r24, 0x2611	; 0x802611 <config_parameters+0x8>
     85a:	90 91 12 26 	lds	r25, 0x2612	; 0x802612 <config_parameters+0x9>
     85e:	89 2b       	or	r24, r25
     860:	51 f0       	breq	.+20     	; 0x876 <startAlarm+0x13c>
     862:	80 91 dd 25 	lds	r24, 0x25DD	; 0x8025dd <tags_before_alarm>
     866:	88 30       	cpi	r24, 0x08	; 8
     868:	61 f4       	brne	.+24     	; 0x882 <startAlarm+0x148>
     86a:	80 91 11 26 	lds	r24, 0x2611	; 0x802611 <config_parameters+0x8>
     86e:	90 91 12 26 	lds	r25, 0x2612	; 0x802612 <config_parameters+0x9>
     872:	89 2b       	or	r24, r25
     874:	31 f0       	breq	.+12     	; 0x882 <startAlarm+0x148>
			{
				GTimer_Refresh(alarmHandle_solt, G_TIMER_2S);
     876:	80 91 c6 22 	lds	r24, 0x22C6	; 0x8022c6 <__data_end>
     87a:	6e e0       	ldi	r22, 0x0E	; 14
     87c:	0e 94 bc 22 	call	0x4578	; 0x4578 <GTimer_Refresh>
     880:	49 c0       	rjmp	.+146    	; 0x914 <startAlarm+0x1da>
			} else if ((( 8 == tags_before_alarm) && (!config_parameters.enable_tx_2) )|| (( 4 == tags_before_alarm) && (config_parameters.enable_tx_2) ))
     882:	80 91 dd 25 	lds	r24, 0x25DD	; 0x8025dd <tags_before_alarm>
     886:	88 30       	cpi	r24, 0x08	; 8
     888:	31 f4       	brne	.+12     	; 0x896 <startAlarm+0x15c>
     88a:	80 91 11 26 	lds	r24, 0x2611	; 0x802611 <config_parameters+0x8>
     88e:	90 91 12 26 	lds	r25, 0x2612	; 0x802612 <config_parameters+0x9>
     892:	89 2b       	or	r24, r25
     894:	51 f0       	breq	.+20     	; 0x8aa <startAlarm+0x170>
     896:	80 91 dd 25 	lds	r24, 0x25DD	; 0x8025dd <tags_before_alarm>
     89a:	84 30       	cpi	r24, 0x04	; 4
     89c:	61 f4       	brne	.+24     	; 0x8b6 <startAlarm+0x17c>
     89e:	80 91 11 26 	lds	r24, 0x2611	; 0x802611 <config_parameters+0x8>
     8a2:	90 91 12 26 	lds	r25, 0x2612	; 0x802612 <config_parameters+0x9>
     8a6:	89 2b       	or	r24, r25
     8a8:	31 f0       	breq	.+12     	; 0x8b6 <startAlarm+0x17c>
			{
				GTimer_Refresh(alarmHandle_solt, G_TIMER_1500mS);
     8aa:	80 91 c6 22 	lds	r24, 0x22C6	; 0x8022c6 <__data_end>
     8ae:	63 e0       	ldi	r22, 0x03	; 3
     8b0:	0e 94 bc 22 	call	0x4578	; 0x4578 <GTimer_Refresh>
     8b4:	2f c0       	rjmp	.+94     	; 0x914 <startAlarm+0x1da>
			}else if (( 2 == tags_before_alarm) && (config_parameters.enable_tx_2) )
     8b6:	80 91 dd 25 	lds	r24, 0x25DD	; 0x8025dd <tags_before_alarm>
     8ba:	82 30       	cpi	r24, 0x02	; 2
     8bc:	61 f4       	brne	.+24     	; 0x8d6 <startAlarm+0x19c>
     8be:	80 91 11 26 	lds	r24, 0x2611	; 0x802611 <config_parameters+0x8>
     8c2:	90 91 12 26 	lds	r25, 0x2612	; 0x802612 <config_parameters+0x9>
     8c6:	89 2b       	or	r24, r25
     8c8:	31 f0       	breq	.+12     	; 0x8d6 <startAlarm+0x19c>
			{
				GTimer_Refresh(alarmHandle_solt, G_TIMER_1S);
     8ca:	80 91 c6 22 	lds	r24, 0x22C6	; 0x8022c6 <__data_end>
     8ce:	60 e0       	ldi	r22, 0x00	; 0
     8d0:	0e 94 bc 22 	call	0x4578	; 0x4578 <GTimer_Refresh>
     8d4:	1f c0       	rjmp	.+62     	; 0x914 <startAlarm+0x1da>
			} else
			{
				if(current_mode == DEACT_MODE4)
     8d6:	80 91 c9 22 	lds	r24, 0x22C9	; 0x8022c9 <current_mode>
     8da:	88 23       	and	r24, r24
     8dc:	31 f4       	brne	.+12     	; 0x8ea <startAlarm+0x1b0>
				{
					GTimer_Refresh(alarmHandle_solt, G_TIMER_500mS);
     8de:	80 91 c6 22 	lds	r24, 0x22C6	; 0x8022c6 <__data_end>
     8e2:	61 e0       	ldi	r22, 0x01	; 1
     8e4:	0e 94 bc 22 	call	0x4578	; 0x4578 <GTimer_Refresh>
     8e8:	15 c0       	rjmp	.+42     	; 0x914 <startAlarm+0x1da>
				}
				else  // all other mode 1/2 second alarm period
				{
					GTimer_Refresh(alarmHandle_solt, G_TIMER_600mS);
     8ea:	80 91 c6 22 	lds	r24, 0x22C6	; 0x8022c6 <__data_end>
     8ee:	67 e0       	ldi	r22, 0x07	; 7
     8f0:	0e 94 bc 22 	call	0x4578	; 0x4578 <GTimer_Refresh>
     8f4:	0f c0       	rjmp	.+30     	; 0x914 <startAlarm+0x1da>
		} 
	
	} else  // All have Same Alarm timing if we have not enabled Hard tag indicator Flag
	{
		//GTimer_Refresh(alarmHandle_solt, G_TIMER_1500mS);
		if(current_mode == DEACT_MODE4)
     8f6:	80 91 c9 22 	lds	r24, 0x22C9	; 0x8022c9 <current_mode>
     8fa:	88 23       	and	r24, r24
     8fc:	31 f4       	brne	.+12     	; 0x90a <startAlarm+0x1d0>
		{
			GTimer_Refresh(alarmHandle_solt, G_TIMER_500mS);
     8fe:	80 91 c6 22 	lds	r24, 0x22C6	; 0x8022c6 <__data_end>
     902:	61 e0       	ldi	r22, 0x01	; 1
     904:	0e 94 bc 22 	call	0x4578	; 0x4578 <GTimer_Refresh>
     908:	05 c0       	rjmp	.+10     	; 0x914 <startAlarm+0x1da>
			//GTimer_Refresh(alarmHandle_solt, G_TIMER_600mS);
		}
		else  // all other mode 1/2 second alarm period
		{
			GTimer_Refresh(alarmHandle_solt, G_TIMER_600mS);
     90a:	80 91 c6 22 	lds	r24, 0x22C6	; 0x8022c6 <__data_end>
     90e:	67 e0       	ldi	r22, 0x07	; 7
     910:	0e 94 bc 22 	call	0x4578	; 0x4578 <GTimer_Refresh>
		}

	}
	
	// This is to send Soft Allarm only if this is enabled by sending the NCR mode enabled ZIRCON_CONFIG_DISABLE_STATUS by NCR
	if( 1 == flag_config_enable_alarm)
     914:	80 91 d9 25 	lds	r24, 0x25D9	; 0x8025d9 <flag_config_enable_alarm>
     918:	81 30       	cpi	r24, 0x01	; 1
     91a:	09 f0       	breq	.+2      	; 0x91e <startAlarm+0x1e4>
     91c:	45 c0       	rjmp	.+138    	; 0x9a8 <startAlarm+0x26e>
	{
		if(0 == flag_send_end_alarm)
     91e:	80 91 d8 25 	lds	r24, 0x25D8	; 0x8025d8 <flag_send_end_alarm>
     922:	88 23       	and	r24, r24
     924:	09 f0       	breq	.+2      	; 0x928 <startAlarm+0x1ee>
     926:	3e c0       	rjmp	.+124    	; 0x9a4 <startAlarm+0x26a>
		{
			// NCR wants the alarm count to increment at the start alarm 08/05/2015
			if (alarmCountNCR < 15)
     928:	80 91 fd 24 	lds	r24, 0x24FD	; 0x8024fd <alarmCountNCR>
     92c:	90 91 fe 24 	lds	r25, 0x24FE	; 0x8024fe <alarmCountNCR+0x1>
     930:	0f 97       	sbiw	r24, 0x0f	; 15
     932:	50 f4       	brcc	.+20     	; 0x948 <startAlarm+0x20e>
			{
				alarmCountNCR = alarmCountNCR + 1;
     934:	80 91 fd 24 	lds	r24, 0x24FD	; 0x8024fd <alarmCountNCR>
     938:	90 91 fe 24 	lds	r25, 0x24FE	; 0x8024fe <alarmCountNCR+0x1>
     93c:	01 96       	adiw	r24, 0x01	; 1
     93e:	80 93 fd 24 	sts	0x24FD, r24	; 0x8024fd <alarmCountNCR>
     942:	90 93 fe 24 	sts	0x24FE, r25	; 0x8024fe <alarmCountNCR+0x1>
     946:	04 c0       	rjmp	.+8      	; 0x950 <startAlarm+0x216>
			}
			else
			{
				alarmCountNCR = 0;
     948:	10 92 fd 24 	sts	0x24FD, r1	; 0x8024fd <alarmCountNCR>
     94c:	10 92 fe 24 	sts	0x24FE, r1	; 0x8024fe <alarmCountNCR+0x1>
			}
			
			// 1 will indicate alarm caused by Primary flag and 2 will indicate alarm caused by secondary flag
			// We can send this information also up in future
			if (0 == loop_alarm)
     950:	80 91 cb 22 	lds	r24, 0x22CB	; 0x8022cb <loop_alarm>
     954:	88 23       	and	r24, r24
     956:	21 f4       	brne	.+8      	; 0x960 <startAlarm+0x226>
			{
				flag_send_end_alarm = 1;	
     958:	81 e0       	ldi	r24, 0x01	; 1
     95a:	80 93 d8 25 	sts	0x25D8, r24	; 0x8025d8 <flag_send_end_alarm>
     95e:	03 c0       	rjmp	.+6      	; 0x966 <startAlarm+0x22c>
			} else
			{
				flag_send_end_alarm = 2;				
     960:	82 e0       	ldi	r24, 0x02	; 2
     962:	80 93 d8 25 	sts	0x25D8, r24	; 0x8025d8 <flag_send_end_alarm>
			}
			
			alarmRefreshCount = 0; // one it has send this it should reset to zero, since it indicates the duration of last tag seen
     966:	10 92 ff 24 	sts	0x24FF, r1	; 0x8024ff <alarmRefreshCount>
     96a:	10 92 00 25 	sts	0x2500, r1	; 0x802500 <alarmRefreshCount+0x1>

			alarmAccumulatedTime = 0;
     96e:	10 92 01 25 	sts	0x2501, r1	; 0x802501 <alarmAccumulatedTime>
     972:	10 92 02 25 	sts	0x2502, r1	; 0x802502 <alarmAccumulatedTime+0x1>
     976:	10 92 03 25 	sts	0x2503, r1	; 0x802503 <alarmAccumulatedTime+0x2>
     97a:	10 92 04 25 	sts	0x2504, r1	; 0x802504 <alarmAccumulatedTime+0x3>
			// To take care of Back to Back Alarm Ping msg
			GTimer_Stop(send_alarm_ping_handler);
     97e:	80 91 af 22 	lds	r24, 0x22AF	; 0x8022af <send_alarm_ping_handler>
     982:	0e 94 00 26 	call	0x4c00	; 0x4c00 <GTimer_Stop>
			flag_send_alarm_ping_handler = 2; // Will indicate start of alarm 3 will indicate alarm stop
     986:	82 e0       	ldi	r24, 0x02	; 2
     988:	80 93 d6 25 	sts	0x25D6, r24	; 0x8025d6 <flag_send_alarm_ping_handler>
			// No need to send the Alarm Ping if the Alarm is being sent
			if (0 != alarm_ping_time)
     98c:	80 91 f9 24 	lds	r24, 0x24F9	; 0x8024f9 <alarm_ping_time>
     990:	88 23       	and	r24, r24
     992:	51 f0       	breq	.+20     	; 0x9a8 <startAlarm+0x26e>
			{
				GTimer_Refresh(send_alarm_ping_handler, alarm_ping_time);
     994:	90 91 f9 24 	lds	r25, 0x24F9	; 0x8024f9 <alarm_ping_time>
     998:	80 91 af 22 	lds	r24, 0x22AF	; 0x8022af <send_alarm_ping_handler>
     99c:	69 2f       	mov	r22, r25
     99e:	0e 94 bc 22 	call	0x4578	; 0x4578 <GTimer_Refresh>
		{
			IncrementAlarmRate();
		}		
	}

}
     9a2:	02 c0       	rjmp	.+4      	; 0x9a8 <startAlarm+0x26e>
			{
				GTimer_Refresh(send_alarm_ping_handler, alarm_ping_time);
			}			
		} else
		{
			IncrementAlarmRate();
     9a4:	0e 94 5e 05 	call	0xabc	; 0xabc <IncrementAlarmRate>
		}		
	}

}
     9a8:	00 00       	nop
     9aa:	0f 90       	pop	r0
     9ac:	df 91       	pop	r29
     9ae:	cf 91       	pop	r28
     9b0:	08 95       	ret

000009b2 <interlockLEDOn>:

//turn on led when interlock timer expired
void interlockLEDOn(void)
{
     9b2:	cf 93       	push	r28
     9b4:	df 93       	push	r29
     9b6:	cd b7       	in	r28, 0x3d	; 61
     9b8:	de b7       	in	r29, 0x3e	; 62
	//make sure the alarm timer is stopped when interlock timer expired 
	GTimer_Stop(alarmHandle_solt);
     9ba:	80 91 c6 22 	lds	r24, 0x22C6	; 0x8022c6 <__data_end>
     9be:	0e 94 00 26 	call	0x4c00	; 0x4c00 <GTimer_Stop>
	// Ping Alarm Handel stop
	//GTimer_Stop(pingAlarmHandle_solt);
	ledOff();
     9c2:	0e 94 33 02 	call	0x466	; 0x466 <ledOff>
	ledYellowOn();
     9c6:	0e 94 c0 01 	call	0x380	; 0x380 <ledYellowOn>
}
     9ca:	00 00       	nop
     9cc:	df 91       	pop	r29
     9ce:	cf 91       	pop	r28
     9d0:	08 95       	ret

000009d2 <interlockLEDOff>:


// turn off the led when interlock is active
void interlockLEDOff(void)
{
     9d2:	cf 93       	push	r28
     9d4:	df 93       	push	r29
     9d6:	cd b7       	in	r28, 0x3d	; 61
     9d8:	de b7       	in	r29, 0x3e	; 62
	ledOff();
     9da:	0e 94 33 02 	call	0x466	; 0x466 <ledOff>

	if(current_mode == DEACT_VERIFY)
     9de:	80 91 c9 22 	lds	r24, 0x22C9	; 0x8022c9 <current_mode>
     9e2:	83 30       	cpi	r24, 0x03	; 3
     9e4:	11 f4       	brne	.+4      	; 0x9ea <interlockLEDOff+0x18>
	{
		ledBlueOn();
     9e6:	0e 94 d7 01 	call	0x3ae	; 0x3ae <ledBlueOn>
	}
}
     9ea:	00 00       	nop
     9ec:	df 91       	pop	r29
     9ee:	cf 91       	pop	r28
     9f0:	08 95       	ret

000009f2 <misTuningBlinking>:


void misTuningBlinking(void)
{
     9f2:	cf 93       	push	r28
     9f4:	df 93       	push	r29
     9f6:	cd b7       	in	r28, 0x3d	; 61
     9f8:	de b7       	in	r29, 0x3e	; 62
	GTimer_Refresh(blinkingHandle_solt,G_TIMER_500mS);
     9fa:	80 91 c7 22 	lds	r24, 0x22C7	; 0x8022c7 <blinkingHandle_solt>
     9fe:	61 e0       	ldi	r22, 0x01	; 1
     a00:	0e 94 bc 22 	call	0x4578	; 0x4578 <GTimer_Refresh>
}
     a04:	00 00       	nop
     a06:	df 91       	pop	r29
     a08:	cf 91       	pop	r28
     a0a:	08 95       	ret

00000a0c <misTuningBlinkingOff>:

void misTuningBlinkingOff(void)
{
     a0c:	cf 93       	push	r28
     a0e:	df 93       	push	r29
     a10:	cd b7       	in	r28, 0x3d	; 61
     a12:	de b7       	in	r29, 0x3e	; 62
	GTimer_Stop(blinkingHandle_solt);
     a14:	80 91 c7 22 	lds	r24, 0x22C7	; 0x8022c7 <blinkingHandle_solt>
     a18:	0e 94 00 26 	call	0x4c00	; 0x4c00 <GTimer_Stop>
	ledOff();
     a1c:	0e 94 33 02 	call	0x466	; 0x466 <ledOff>
	
	if(interlock_state)
     a20:	80 91 ca 22 	lds	r24, 0x22CA	; 0x8022ca <interlock_state>
     a24:	88 23       	and	r24, r24
     a26:	19 f0       	breq	.+6      	; 0xa2e <misTuningBlinkingOff+0x22>
	{
		ledYellowOn();
     a28:	0e 94 c0 01 	call	0x380	; 0x380 <ledYellowOn>
	}
	else if(DEACT_VERIFY == current_mode)
	{
		ledBlueOn();
	}
}
     a2c:	06 c0       	rjmp	.+12     	; 0xa3a <misTuningBlinkingOff+0x2e>
	
	if(interlock_state)
	{
		ledYellowOn();
	}
	else if(DEACT_VERIFY == current_mode)
     a2e:	80 91 c9 22 	lds	r24, 0x22C9	; 0x8022c9 <current_mode>
     a32:	83 30       	cpi	r24, 0x03	; 3
     a34:	11 f4       	brne	.+4      	; 0xa3a <misTuningBlinkingOff+0x2e>
	{
		ledBlueOn();
     a36:	0e 94 d7 01 	call	0x3ae	; 0x3ae <ledBlueOn>
	}
}
     a3a:	00 00       	nop
     a3c:	df 91       	pop	r29
     a3e:	cf 91       	pop	r28
     a40:	08 95       	ret

00000a42 <defaultConfigBlinking>:

void defaultConfigBlinking(void)
{
     a42:	cf 93       	push	r28
     a44:	df 93       	push	r29
     a46:	cd b7       	in	r28, 0x3d	; 61
     a48:	de b7       	in	r29, 0x3e	; 62
	GTimer_Refresh(defaultBlinkingHandle,G_TIMER_500mS);
     a4a:	80 91 c8 22 	lds	r24, 0x22C8	; 0x8022c8 <defaultBlinkingHandle>
     a4e:	61 e0       	ldi	r22, 0x01	; 1
     a50:	0e 94 bc 22 	call	0x4578	; 0x4578 <GTimer_Refresh>
}
     a54:	00 00       	nop
     a56:	df 91       	pop	r29
     a58:	cf 91       	pop	r28
     a5a:	08 95       	ret

00000a5c <defaultConfigBlinkingOff>:

void defaultConfigBlinkingOff(uint8_t interlock_status)
{
     a5c:	cf 93       	push	r28
     a5e:	df 93       	push	r29
     a60:	1f 92       	push	r1
     a62:	cd b7       	in	r28, 0x3d	; 61
     a64:	de b7       	in	r29, 0x3e	; 62
     a66:	89 83       	std	Y+1, r24	; 0x01
	GTimer_Stop(defaultBlinkingHandle);
     a68:	80 91 c8 22 	lds	r24, 0x22C8	; 0x8022c8 <defaultBlinkingHandle>
     a6c:	0e 94 00 26 	call	0x4c00	; 0x4c00 <GTimer_Stop>
	ledOff();
     a70:	0e 94 33 02 	call	0x466	; 0x466 <ledOff>
	
#if THREE_TYPE_TUNING
	// If this is the case then probably it has to be Auto tuned
	if ( (0Xff == nvm_eeprom_read_byte(EEPROM_ZIRCON_RESET_STORE) ) && (TYPE_AUTO_TUNE_RESET == getConfigInfo(CONFIG_TUNE_ONPOWERUP) ) )
     a74:	82 e3       	ldi	r24, 0x32	; 50
     a76:	90 e0       	ldi	r25, 0x00	; 0
     a78:	0e 94 50 39 	call	0x72a0	; 0x72a0 <nvm_eeprom_read_byte>
     a7c:	8f 3f       	cpi	r24, 0xFF	; 255
     a7e:	49 f4       	brne	.+18     	; 0xa92 <defaultConfigBlinkingOff+0x36>
     a80:	88 e0       	ldi	r24, 0x08	; 8
     a82:	90 e0       	ldi	r25, 0x00	; 0
     a84:	0e 94 80 47 	call	0x8f00	; 0x8f00 <getConfigInfo>
     a88:	89 2b       	or	r24, r25
     a8a:	19 f4       	brne	.+6      	; 0xa92 <defaultConfigBlinkingOff+0x36>
	{
		ledBlueGreenOn();
     a8c:	0e 94 05 02 	call	0x40a	; 0x40a <ledBlueGreenOn>
     a90:	0c c0       	rjmp	.+24     	; 0xaaa <defaultConfigBlinkingOff+0x4e>
	}
	else
	{
		if(/*interlock_state*/interlock_status)
     a92:	89 81       	ldd	r24, Y+1	; 0x01
     a94:	88 23       	and	r24, r24
     a96:	19 f0       	breq	.+6      	; 0xa9e <defaultConfigBlinkingOff+0x42>
		{
			ledYellowOn();
     a98:	0e 94 c0 01 	call	0x380	; 0x380 <ledYellowOn>
     a9c:	06 c0       	rjmp	.+12     	; 0xaaa <defaultConfigBlinkingOff+0x4e>
		}
		else if(DEACT_VERIFY == current_mode)
     a9e:	80 91 c9 22 	lds	r24, 0x22C9	; 0x8022c9 <current_mode>
     aa2:	83 30       	cpi	r24, 0x03	; 3
     aa4:	11 f4       	brne	.+4      	; 0xaaa <defaultConfigBlinkingOff+0x4e>
		{
			ledBlueOn();
     aa6:	0e 94 d7 01 	call	0x3ae	; 0x3ae <ledBlueOn>
	else if(DEACT_VERIFY == current_mode)
	{
		ledBlueOn();
	}
#endif	
	GTimer_unRegisterCB(defaultBlinkingHandle);
     aaa:	80 91 c8 22 	lds	r24, 0x22C8	; 0x8022c8 <defaultBlinkingHandle>
     aae:	0e 94 9b 22 	call	0x4536	; 0x4536 <GTimer_unRegisterCB>
}
     ab2:	00 00       	nop
     ab4:	0f 90       	pop	r0
     ab6:	df 91       	pop	r29
     ab8:	cf 91       	pop	r28
     aba:	08 95       	ret

00000abc <IncrementAlarmRate>:
// the idea is that this no should indicate as to how much time duration it has seen the last tag in the field
// it is more representative of interval of time rather then duration e.g 1 may indicate any thing between 0 to .5 second
// 2 .5 to 1 second , 3 1 to 1 seconds etc.
// The no denotes range based on Time accumulated during each Frame 
void IncrementAlarmRate(void)
{
     abc:	cf 93       	push	r28
     abe:	df 93       	push	r29
     ac0:	cd b7       	in	r28, 0x3d	; 61
     ac2:	de b7       	in	r29, 0x3e	; 62

		if (  (100 <= alarmAccumulatedTime) && ( 500 >= alarmAccumulatedTime) )
     ac4:	80 91 01 25 	lds	r24, 0x2501	; 0x802501 <alarmAccumulatedTime>
     ac8:	90 91 02 25 	lds	r25, 0x2502	; 0x802502 <alarmAccumulatedTime+0x1>
     acc:	a0 91 03 25 	lds	r26, 0x2503	; 0x802503 <alarmAccumulatedTime+0x2>
     ad0:	b0 91 04 25 	lds	r27, 0x2504	; 0x802504 <alarmAccumulatedTime+0x3>
     ad4:	84 36       	cpi	r24, 0x64	; 100
     ad6:	91 05       	cpc	r25, r1
     ad8:	a1 05       	cpc	r26, r1
     ada:	b1 05       	cpc	r27, r1
     adc:	a0 f0       	brcs	.+40     	; 0xb06 <IncrementAlarmRate+0x4a>
     ade:	80 91 01 25 	lds	r24, 0x2501	; 0x802501 <alarmAccumulatedTime>
     ae2:	90 91 02 25 	lds	r25, 0x2502	; 0x802502 <alarmAccumulatedTime+0x1>
     ae6:	a0 91 03 25 	lds	r26, 0x2503	; 0x802503 <alarmAccumulatedTime+0x2>
     aea:	b0 91 04 25 	lds	r27, 0x2504	; 0x802504 <alarmAccumulatedTime+0x3>
     aee:	85 3f       	cpi	r24, 0xF5	; 245
     af0:	91 40       	sbci	r25, 0x01	; 1
     af2:	a1 05       	cpc	r26, r1
     af4:	b1 05       	cpc	r27, r1
     af6:	38 f4       	brcc	.+14     	; 0xb06 <IncrementAlarmRate+0x4a>
		{
			alarmRefreshCount = 1;
     af8:	81 e0       	ldi	r24, 0x01	; 1
     afa:	90 e0       	ldi	r25, 0x00	; 0
     afc:	80 93 ff 24 	sts	0x24FF, r24	; 0x8024ff <alarmRefreshCount>
     b00:	90 93 00 25 	sts	0x2500, r25	; 0x802500 <alarmRefreshCount+0x1>
     b04:	c1 c1       	rjmp	.+898    	; 0xe88 <IncrementAlarmRate+0x3cc>
		}else if ((500 < alarmAccumulatedTime) && ( 1000 >= alarmAccumulatedTime) )
     b06:	80 91 01 25 	lds	r24, 0x2501	; 0x802501 <alarmAccumulatedTime>
     b0a:	90 91 02 25 	lds	r25, 0x2502	; 0x802502 <alarmAccumulatedTime+0x1>
     b0e:	a0 91 03 25 	lds	r26, 0x2503	; 0x802503 <alarmAccumulatedTime+0x2>
     b12:	b0 91 04 25 	lds	r27, 0x2504	; 0x802504 <alarmAccumulatedTime+0x3>
     b16:	85 3f       	cpi	r24, 0xF5	; 245
     b18:	91 40       	sbci	r25, 0x01	; 1
     b1a:	a1 05       	cpc	r26, r1
     b1c:	b1 05       	cpc	r27, r1
     b1e:	a0 f0       	brcs	.+40     	; 0xb48 <IncrementAlarmRate+0x8c>
     b20:	80 91 01 25 	lds	r24, 0x2501	; 0x802501 <alarmAccumulatedTime>
     b24:	90 91 02 25 	lds	r25, 0x2502	; 0x802502 <alarmAccumulatedTime+0x1>
     b28:	a0 91 03 25 	lds	r26, 0x2503	; 0x802503 <alarmAccumulatedTime+0x2>
     b2c:	b0 91 04 25 	lds	r27, 0x2504	; 0x802504 <alarmAccumulatedTime+0x3>
     b30:	89 3e       	cpi	r24, 0xE9	; 233
     b32:	93 40       	sbci	r25, 0x03	; 3
     b34:	a1 05       	cpc	r26, r1
     b36:	b1 05       	cpc	r27, r1
     b38:	38 f4       	brcc	.+14     	; 0xb48 <IncrementAlarmRate+0x8c>
		{
			alarmRefreshCount = 2;
     b3a:	82 e0       	ldi	r24, 0x02	; 2
     b3c:	90 e0       	ldi	r25, 0x00	; 0
     b3e:	80 93 ff 24 	sts	0x24FF, r24	; 0x8024ff <alarmRefreshCount>
     b42:	90 93 00 25 	sts	0x2500, r25	; 0x802500 <alarmRefreshCount+0x1>
     b46:	a0 c1       	rjmp	.+832    	; 0xe88 <IncrementAlarmRate+0x3cc>
		}else if ((1000 < alarmAccumulatedTime) && ( 2000 >= alarmAccumulatedTime) )
     b48:	80 91 01 25 	lds	r24, 0x2501	; 0x802501 <alarmAccumulatedTime>
     b4c:	90 91 02 25 	lds	r25, 0x2502	; 0x802502 <alarmAccumulatedTime+0x1>
     b50:	a0 91 03 25 	lds	r26, 0x2503	; 0x802503 <alarmAccumulatedTime+0x2>
     b54:	b0 91 04 25 	lds	r27, 0x2504	; 0x802504 <alarmAccumulatedTime+0x3>
     b58:	89 3e       	cpi	r24, 0xE9	; 233
     b5a:	93 40       	sbci	r25, 0x03	; 3
     b5c:	a1 05       	cpc	r26, r1
     b5e:	b1 05       	cpc	r27, r1
     b60:	a0 f0       	brcs	.+40     	; 0xb8a <IncrementAlarmRate+0xce>
     b62:	80 91 01 25 	lds	r24, 0x2501	; 0x802501 <alarmAccumulatedTime>
     b66:	90 91 02 25 	lds	r25, 0x2502	; 0x802502 <alarmAccumulatedTime+0x1>
     b6a:	a0 91 03 25 	lds	r26, 0x2503	; 0x802503 <alarmAccumulatedTime+0x2>
     b6e:	b0 91 04 25 	lds	r27, 0x2504	; 0x802504 <alarmAccumulatedTime+0x3>
     b72:	81 3d       	cpi	r24, 0xD1	; 209
     b74:	97 40       	sbci	r25, 0x07	; 7
     b76:	a1 05       	cpc	r26, r1
     b78:	b1 05       	cpc	r27, r1
     b7a:	38 f4       	brcc	.+14     	; 0xb8a <IncrementAlarmRate+0xce>
		{
			alarmRefreshCount = 3;
     b7c:	83 e0       	ldi	r24, 0x03	; 3
     b7e:	90 e0       	ldi	r25, 0x00	; 0
     b80:	80 93 ff 24 	sts	0x24FF, r24	; 0x8024ff <alarmRefreshCount>
     b84:	90 93 00 25 	sts	0x2500, r25	; 0x802500 <alarmRefreshCount+0x1>
     b88:	7f c1       	rjmp	.+766    	; 0xe88 <IncrementAlarmRate+0x3cc>
		}else if ( (2000 < alarmAccumulatedTime) && ( 3000 >= alarmAccumulatedTime) )
     b8a:	80 91 01 25 	lds	r24, 0x2501	; 0x802501 <alarmAccumulatedTime>
     b8e:	90 91 02 25 	lds	r25, 0x2502	; 0x802502 <alarmAccumulatedTime+0x1>
     b92:	a0 91 03 25 	lds	r26, 0x2503	; 0x802503 <alarmAccumulatedTime+0x2>
     b96:	b0 91 04 25 	lds	r27, 0x2504	; 0x802504 <alarmAccumulatedTime+0x3>
     b9a:	81 3d       	cpi	r24, 0xD1	; 209
     b9c:	97 40       	sbci	r25, 0x07	; 7
     b9e:	a1 05       	cpc	r26, r1
     ba0:	b1 05       	cpc	r27, r1
     ba2:	a0 f0       	brcs	.+40     	; 0xbcc <IncrementAlarmRate+0x110>
     ba4:	80 91 01 25 	lds	r24, 0x2501	; 0x802501 <alarmAccumulatedTime>
     ba8:	90 91 02 25 	lds	r25, 0x2502	; 0x802502 <alarmAccumulatedTime+0x1>
     bac:	a0 91 03 25 	lds	r26, 0x2503	; 0x802503 <alarmAccumulatedTime+0x2>
     bb0:	b0 91 04 25 	lds	r27, 0x2504	; 0x802504 <alarmAccumulatedTime+0x3>
     bb4:	89 3b       	cpi	r24, 0xB9	; 185
     bb6:	9b 40       	sbci	r25, 0x0B	; 11
     bb8:	a1 05       	cpc	r26, r1
     bba:	b1 05       	cpc	r27, r1
     bbc:	38 f4       	brcc	.+14     	; 0xbcc <IncrementAlarmRate+0x110>
		{
			alarmRefreshCount = 4;
     bbe:	84 e0       	ldi	r24, 0x04	; 4
     bc0:	90 e0       	ldi	r25, 0x00	; 0
     bc2:	80 93 ff 24 	sts	0x24FF, r24	; 0x8024ff <alarmRefreshCount>
     bc6:	90 93 00 25 	sts	0x2500, r25	; 0x802500 <alarmRefreshCount+0x1>
     bca:	5e c1       	rjmp	.+700    	; 0xe88 <IncrementAlarmRate+0x3cc>
		}else if ( (3000 < alarmAccumulatedTime) && ( 4000 >= alarmAccumulatedTime)  )
     bcc:	80 91 01 25 	lds	r24, 0x2501	; 0x802501 <alarmAccumulatedTime>
     bd0:	90 91 02 25 	lds	r25, 0x2502	; 0x802502 <alarmAccumulatedTime+0x1>
     bd4:	a0 91 03 25 	lds	r26, 0x2503	; 0x802503 <alarmAccumulatedTime+0x2>
     bd8:	b0 91 04 25 	lds	r27, 0x2504	; 0x802504 <alarmAccumulatedTime+0x3>
     bdc:	89 3b       	cpi	r24, 0xB9	; 185
     bde:	9b 40       	sbci	r25, 0x0B	; 11
     be0:	a1 05       	cpc	r26, r1
     be2:	b1 05       	cpc	r27, r1
     be4:	a0 f0       	brcs	.+40     	; 0xc0e <IncrementAlarmRate+0x152>
     be6:	80 91 01 25 	lds	r24, 0x2501	; 0x802501 <alarmAccumulatedTime>
     bea:	90 91 02 25 	lds	r25, 0x2502	; 0x802502 <alarmAccumulatedTime+0x1>
     bee:	a0 91 03 25 	lds	r26, 0x2503	; 0x802503 <alarmAccumulatedTime+0x2>
     bf2:	b0 91 04 25 	lds	r27, 0x2504	; 0x802504 <alarmAccumulatedTime+0x3>
     bf6:	81 3a       	cpi	r24, 0xA1	; 161
     bf8:	9f 40       	sbci	r25, 0x0F	; 15
     bfa:	a1 05       	cpc	r26, r1
     bfc:	b1 05       	cpc	r27, r1
     bfe:	38 f4       	brcc	.+14     	; 0xc0e <IncrementAlarmRate+0x152>
		{
			alarmRefreshCount = 5;
     c00:	85 e0       	ldi	r24, 0x05	; 5
     c02:	90 e0       	ldi	r25, 0x00	; 0
     c04:	80 93 ff 24 	sts	0x24FF, r24	; 0x8024ff <alarmRefreshCount>
     c08:	90 93 00 25 	sts	0x2500, r25	; 0x802500 <alarmRefreshCount+0x1>
     c0c:	3d c1       	rjmp	.+634    	; 0xe88 <IncrementAlarmRate+0x3cc>
		}else if ( (4000 < alarmAccumulatedTime) && ( 5000 >= alarmAccumulatedTime)  )
     c0e:	80 91 01 25 	lds	r24, 0x2501	; 0x802501 <alarmAccumulatedTime>
     c12:	90 91 02 25 	lds	r25, 0x2502	; 0x802502 <alarmAccumulatedTime+0x1>
     c16:	a0 91 03 25 	lds	r26, 0x2503	; 0x802503 <alarmAccumulatedTime+0x2>
     c1a:	b0 91 04 25 	lds	r27, 0x2504	; 0x802504 <alarmAccumulatedTime+0x3>
     c1e:	81 3a       	cpi	r24, 0xA1	; 161
     c20:	9f 40       	sbci	r25, 0x0F	; 15
     c22:	a1 05       	cpc	r26, r1
     c24:	b1 05       	cpc	r27, r1
     c26:	a0 f0       	brcs	.+40     	; 0xc50 <IncrementAlarmRate+0x194>
     c28:	80 91 01 25 	lds	r24, 0x2501	; 0x802501 <alarmAccumulatedTime>
     c2c:	90 91 02 25 	lds	r25, 0x2502	; 0x802502 <alarmAccumulatedTime+0x1>
     c30:	a0 91 03 25 	lds	r26, 0x2503	; 0x802503 <alarmAccumulatedTime+0x2>
     c34:	b0 91 04 25 	lds	r27, 0x2504	; 0x802504 <alarmAccumulatedTime+0x3>
     c38:	89 38       	cpi	r24, 0x89	; 137
     c3a:	93 41       	sbci	r25, 0x13	; 19
     c3c:	a1 05       	cpc	r26, r1
     c3e:	b1 05       	cpc	r27, r1
     c40:	38 f4       	brcc	.+14     	; 0xc50 <IncrementAlarmRate+0x194>
		{
			alarmRefreshCount = 6;
     c42:	86 e0       	ldi	r24, 0x06	; 6
     c44:	90 e0       	ldi	r25, 0x00	; 0
     c46:	80 93 ff 24 	sts	0x24FF, r24	; 0x8024ff <alarmRefreshCount>
     c4a:	90 93 00 25 	sts	0x2500, r25	; 0x802500 <alarmRefreshCount+0x1>
     c4e:	1c c1       	rjmp	.+568    	; 0xe88 <IncrementAlarmRate+0x3cc>
		}else if ( (5000 < alarmAccumulatedTime) && ( 6000 >= alarmAccumulatedTime) )
     c50:	80 91 01 25 	lds	r24, 0x2501	; 0x802501 <alarmAccumulatedTime>
     c54:	90 91 02 25 	lds	r25, 0x2502	; 0x802502 <alarmAccumulatedTime+0x1>
     c58:	a0 91 03 25 	lds	r26, 0x2503	; 0x802503 <alarmAccumulatedTime+0x2>
     c5c:	b0 91 04 25 	lds	r27, 0x2504	; 0x802504 <alarmAccumulatedTime+0x3>
     c60:	89 38       	cpi	r24, 0x89	; 137
     c62:	93 41       	sbci	r25, 0x13	; 19
     c64:	a1 05       	cpc	r26, r1
     c66:	b1 05       	cpc	r27, r1
     c68:	a0 f0       	brcs	.+40     	; 0xc92 <IncrementAlarmRate+0x1d6>
     c6a:	80 91 01 25 	lds	r24, 0x2501	; 0x802501 <alarmAccumulatedTime>
     c6e:	90 91 02 25 	lds	r25, 0x2502	; 0x802502 <alarmAccumulatedTime+0x1>
     c72:	a0 91 03 25 	lds	r26, 0x2503	; 0x802503 <alarmAccumulatedTime+0x2>
     c76:	b0 91 04 25 	lds	r27, 0x2504	; 0x802504 <alarmAccumulatedTime+0x3>
     c7a:	81 37       	cpi	r24, 0x71	; 113
     c7c:	97 41       	sbci	r25, 0x17	; 23
     c7e:	a1 05       	cpc	r26, r1
     c80:	b1 05       	cpc	r27, r1
     c82:	38 f4       	brcc	.+14     	; 0xc92 <IncrementAlarmRate+0x1d6>
		{
			alarmRefreshCount = 7;
     c84:	87 e0       	ldi	r24, 0x07	; 7
     c86:	90 e0       	ldi	r25, 0x00	; 0
     c88:	80 93 ff 24 	sts	0x24FF, r24	; 0x8024ff <alarmRefreshCount>
     c8c:	90 93 00 25 	sts	0x2500, r25	; 0x802500 <alarmRefreshCount+0x1>
     c90:	fb c0       	rjmp	.+502    	; 0xe88 <IncrementAlarmRate+0x3cc>
		}else if ( (6000 < alarmAccumulatedTime) && ( 7000 >= alarmAccumulatedTime)  )
     c92:	80 91 01 25 	lds	r24, 0x2501	; 0x802501 <alarmAccumulatedTime>
     c96:	90 91 02 25 	lds	r25, 0x2502	; 0x802502 <alarmAccumulatedTime+0x1>
     c9a:	a0 91 03 25 	lds	r26, 0x2503	; 0x802503 <alarmAccumulatedTime+0x2>
     c9e:	b0 91 04 25 	lds	r27, 0x2504	; 0x802504 <alarmAccumulatedTime+0x3>
     ca2:	81 37       	cpi	r24, 0x71	; 113
     ca4:	97 41       	sbci	r25, 0x17	; 23
     ca6:	a1 05       	cpc	r26, r1
     ca8:	b1 05       	cpc	r27, r1
     caa:	a0 f0       	brcs	.+40     	; 0xcd4 <IncrementAlarmRate+0x218>
     cac:	80 91 01 25 	lds	r24, 0x2501	; 0x802501 <alarmAccumulatedTime>
     cb0:	90 91 02 25 	lds	r25, 0x2502	; 0x802502 <alarmAccumulatedTime+0x1>
     cb4:	a0 91 03 25 	lds	r26, 0x2503	; 0x802503 <alarmAccumulatedTime+0x2>
     cb8:	b0 91 04 25 	lds	r27, 0x2504	; 0x802504 <alarmAccumulatedTime+0x3>
     cbc:	89 35       	cpi	r24, 0x59	; 89
     cbe:	9b 41       	sbci	r25, 0x1B	; 27
     cc0:	a1 05       	cpc	r26, r1
     cc2:	b1 05       	cpc	r27, r1
     cc4:	38 f4       	brcc	.+14     	; 0xcd4 <IncrementAlarmRate+0x218>
		{
			alarmRefreshCount = 8;
     cc6:	88 e0       	ldi	r24, 0x08	; 8
     cc8:	90 e0       	ldi	r25, 0x00	; 0
     cca:	80 93 ff 24 	sts	0x24FF, r24	; 0x8024ff <alarmRefreshCount>
     cce:	90 93 00 25 	sts	0x2500, r25	; 0x802500 <alarmRefreshCount+0x1>
     cd2:	da c0       	rjmp	.+436    	; 0xe88 <IncrementAlarmRate+0x3cc>
		}else if ( (7000 < alarmAccumulatedTime) && ( 8000 >= alarmAccumulatedTime)  )
     cd4:	80 91 01 25 	lds	r24, 0x2501	; 0x802501 <alarmAccumulatedTime>
     cd8:	90 91 02 25 	lds	r25, 0x2502	; 0x802502 <alarmAccumulatedTime+0x1>
     cdc:	a0 91 03 25 	lds	r26, 0x2503	; 0x802503 <alarmAccumulatedTime+0x2>
     ce0:	b0 91 04 25 	lds	r27, 0x2504	; 0x802504 <alarmAccumulatedTime+0x3>
     ce4:	89 35       	cpi	r24, 0x59	; 89
     ce6:	9b 41       	sbci	r25, 0x1B	; 27
     ce8:	a1 05       	cpc	r26, r1
     cea:	b1 05       	cpc	r27, r1
     cec:	a0 f0       	brcs	.+40     	; 0xd16 <IncrementAlarmRate+0x25a>
     cee:	80 91 01 25 	lds	r24, 0x2501	; 0x802501 <alarmAccumulatedTime>
     cf2:	90 91 02 25 	lds	r25, 0x2502	; 0x802502 <alarmAccumulatedTime+0x1>
     cf6:	a0 91 03 25 	lds	r26, 0x2503	; 0x802503 <alarmAccumulatedTime+0x2>
     cfa:	b0 91 04 25 	lds	r27, 0x2504	; 0x802504 <alarmAccumulatedTime+0x3>
     cfe:	81 34       	cpi	r24, 0x41	; 65
     d00:	9f 41       	sbci	r25, 0x1F	; 31
     d02:	a1 05       	cpc	r26, r1
     d04:	b1 05       	cpc	r27, r1
     d06:	38 f4       	brcc	.+14     	; 0xd16 <IncrementAlarmRate+0x25a>
		{
			alarmRefreshCount = 9;
     d08:	89 e0       	ldi	r24, 0x09	; 9
     d0a:	90 e0       	ldi	r25, 0x00	; 0
     d0c:	80 93 ff 24 	sts	0x24FF, r24	; 0x8024ff <alarmRefreshCount>
     d10:	90 93 00 25 	sts	0x2500, r25	; 0x802500 <alarmRefreshCount+0x1>
     d14:	b9 c0       	rjmp	.+370    	; 0xe88 <IncrementAlarmRate+0x3cc>
		}else if ( (8000 < alarmAccumulatedTime) && ( 9000 >= alarmAccumulatedTime)  )  // up to 9 second 
     d16:	80 91 01 25 	lds	r24, 0x2501	; 0x802501 <alarmAccumulatedTime>
     d1a:	90 91 02 25 	lds	r25, 0x2502	; 0x802502 <alarmAccumulatedTime+0x1>
     d1e:	a0 91 03 25 	lds	r26, 0x2503	; 0x802503 <alarmAccumulatedTime+0x2>
     d22:	b0 91 04 25 	lds	r27, 0x2504	; 0x802504 <alarmAccumulatedTime+0x3>
     d26:	81 34       	cpi	r24, 0x41	; 65
     d28:	9f 41       	sbci	r25, 0x1F	; 31
     d2a:	a1 05       	cpc	r26, r1
     d2c:	b1 05       	cpc	r27, r1
     d2e:	a0 f0       	brcs	.+40     	; 0xd58 <IncrementAlarmRate+0x29c>
     d30:	80 91 01 25 	lds	r24, 0x2501	; 0x802501 <alarmAccumulatedTime>
     d34:	90 91 02 25 	lds	r25, 0x2502	; 0x802502 <alarmAccumulatedTime+0x1>
     d38:	a0 91 03 25 	lds	r26, 0x2503	; 0x802503 <alarmAccumulatedTime+0x2>
     d3c:	b0 91 04 25 	lds	r27, 0x2504	; 0x802504 <alarmAccumulatedTime+0x3>
     d40:	89 32       	cpi	r24, 0x29	; 41
     d42:	93 42       	sbci	r25, 0x23	; 35
     d44:	a1 05       	cpc	r26, r1
     d46:	b1 05       	cpc	r27, r1
     d48:	38 f4       	brcc	.+14     	; 0xd58 <IncrementAlarmRate+0x29c>
		{
			alarmRefreshCount = 10; //A 
     d4a:	8a e0       	ldi	r24, 0x0A	; 10
     d4c:	90 e0       	ldi	r25, 0x00	; 0
     d4e:	80 93 ff 24 	sts	0x24FF, r24	; 0x8024ff <alarmRefreshCount>
     d52:	90 93 00 25 	sts	0x2500, r25	; 0x802500 <alarmRefreshCount+0x1>
     d56:	98 c0       	rjmp	.+304    	; 0xe88 <IncrementAlarmRate+0x3cc>
		}else if ((9000 < alarmAccumulatedTime) && ( 10000 >= alarmAccumulatedTime)  )  // up to 10 seconds 
     d58:	80 91 01 25 	lds	r24, 0x2501	; 0x802501 <alarmAccumulatedTime>
     d5c:	90 91 02 25 	lds	r25, 0x2502	; 0x802502 <alarmAccumulatedTime+0x1>
     d60:	a0 91 03 25 	lds	r26, 0x2503	; 0x802503 <alarmAccumulatedTime+0x2>
     d64:	b0 91 04 25 	lds	r27, 0x2504	; 0x802504 <alarmAccumulatedTime+0x3>
     d68:	89 32       	cpi	r24, 0x29	; 41
     d6a:	93 42       	sbci	r25, 0x23	; 35
     d6c:	a1 05       	cpc	r26, r1
     d6e:	b1 05       	cpc	r27, r1
     d70:	a0 f0       	brcs	.+40     	; 0xd9a <IncrementAlarmRate+0x2de>
     d72:	80 91 01 25 	lds	r24, 0x2501	; 0x802501 <alarmAccumulatedTime>
     d76:	90 91 02 25 	lds	r25, 0x2502	; 0x802502 <alarmAccumulatedTime+0x1>
     d7a:	a0 91 03 25 	lds	r26, 0x2503	; 0x802503 <alarmAccumulatedTime+0x2>
     d7e:	b0 91 04 25 	lds	r27, 0x2504	; 0x802504 <alarmAccumulatedTime+0x3>
     d82:	81 31       	cpi	r24, 0x11	; 17
     d84:	97 42       	sbci	r25, 0x27	; 39
     d86:	a1 05       	cpc	r26, r1
     d88:	b1 05       	cpc	r27, r1
     d8a:	38 f4       	brcc	.+14     	; 0xd9a <IncrementAlarmRate+0x2de>
		{
			alarmRefreshCount = 11; //B
     d8c:	8b e0       	ldi	r24, 0x0B	; 11
     d8e:	90 e0       	ldi	r25, 0x00	; 0
     d90:	80 93 ff 24 	sts	0x24FF, r24	; 0x8024ff <alarmRefreshCount>
     d94:	90 93 00 25 	sts	0x2500, r25	; 0x802500 <alarmRefreshCount+0x1>
     d98:	77 c0       	rjmp	.+238    	; 0xe88 <IncrementAlarmRate+0x3cc>
		} else if ( (10000 < alarmAccumulatedTime) && ( 30000 >= alarmAccumulatedTime)  ) //up to 30 second  
     d9a:	80 91 01 25 	lds	r24, 0x2501	; 0x802501 <alarmAccumulatedTime>
     d9e:	90 91 02 25 	lds	r25, 0x2502	; 0x802502 <alarmAccumulatedTime+0x1>
     da2:	a0 91 03 25 	lds	r26, 0x2503	; 0x802503 <alarmAccumulatedTime+0x2>
     da6:	b0 91 04 25 	lds	r27, 0x2504	; 0x802504 <alarmAccumulatedTime+0x3>
     daa:	81 31       	cpi	r24, 0x11	; 17
     dac:	97 42       	sbci	r25, 0x27	; 39
     dae:	a1 05       	cpc	r26, r1
     db0:	b1 05       	cpc	r27, r1
     db2:	a0 f0       	brcs	.+40     	; 0xddc <IncrementAlarmRate+0x320>
     db4:	80 91 01 25 	lds	r24, 0x2501	; 0x802501 <alarmAccumulatedTime>
     db8:	90 91 02 25 	lds	r25, 0x2502	; 0x802502 <alarmAccumulatedTime+0x1>
     dbc:	a0 91 03 25 	lds	r26, 0x2503	; 0x802503 <alarmAccumulatedTime+0x2>
     dc0:	b0 91 04 25 	lds	r27, 0x2504	; 0x802504 <alarmAccumulatedTime+0x3>
     dc4:	81 33       	cpi	r24, 0x31	; 49
     dc6:	95 47       	sbci	r25, 0x75	; 117
     dc8:	a1 05       	cpc	r26, r1
     dca:	b1 05       	cpc	r27, r1
     dcc:	38 f4       	brcc	.+14     	; 0xddc <IncrementAlarmRate+0x320>
		{
			alarmRefreshCount = 12; //C
     dce:	8c e0       	ldi	r24, 0x0C	; 12
     dd0:	90 e0       	ldi	r25, 0x00	; 0
     dd2:	80 93 ff 24 	sts	0x24FF, r24	; 0x8024ff <alarmRefreshCount>
     dd6:	90 93 00 25 	sts	0x2500, r25	; 0x802500 <alarmRefreshCount+0x1>
     dda:	56 c0       	rjmp	.+172    	; 0xe88 <IncrementAlarmRate+0x3cc>
		}else if ( (30000 < alarmAccumulatedTime) && ( 60000 >= alarmAccumulatedTime)  )  //up to  1 minute 
     ddc:	80 91 01 25 	lds	r24, 0x2501	; 0x802501 <alarmAccumulatedTime>
     de0:	90 91 02 25 	lds	r25, 0x2502	; 0x802502 <alarmAccumulatedTime+0x1>
     de4:	a0 91 03 25 	lds	r26, 0x2503	; 0x802503 <alarmAccumulatedTime+0x2>
     de8:	b0 91 04 25 	lds	r27, 0x2504	; 0x802504 <alarmAccumulatedTime+0x3>
     dec:	81 33       	cpi	r24, 0x31	; 49
     dee:	95 47       	sbci	r25, 0x75	; 117
     df0:	a1 05       	cpc	r26, r1
     df2:	b1 05       	cpc	r27, r1
     df4:	a0 f0       	brcs	.+40     	; 0xe1e <IncrementAlarmRate+0x362>
     df6:	80 91 01 25 	lds	r24, 0x2501	; 0x802501 <alarmAccumulatedTime>
     dfa:	90 91 02 25 	lds	r25, 0x2502	; 0x802502 <alarmAccumulatedTime+0x1>
     dfe:	a0 91 03 25 	lds	r26, 0x2503	; 0x802503 <alarmAccumulatedTime+0x2>
     e02:	b0 91 04 25 	lds	r27, 0x2504	; 0x802504 <alarmAccumulatedTime+0x3>
     e06:	81 36       	cpi	r24, 0x61	; 97
     e08:	9a 4e       	sbci	r25, 0xEA	; 234
     e0a:	a1 05       	cpc	r26, r1
     e0c:	b1 05       	cpc	r27, r1
     e0e:	38 f4       	brcc	.+14     	; 0xe1e <IncrementAlarmRate+0x362>
		{
			alarmRefreshCount = 13; //D
     e10:	8d e0       	ldi	r24, 0x0D	; 13
     e12:	90 e0       	ldi	r25, 0x00	; 0
     e14:	80 93 ff 24 	sts	0x24FF, r24	; 0x8024ff <alarmRefreshCount>
     e18:	90 93 00 25 	sts	0x2500, r25	; 0x802500 <alarmRefreshCount+0x1>
     e1c:	35 c0       	rjmp	.+106    	; 0xe88 <IncrementAlarmRate+0x3cc>
		}else if ( (60000 < alarmAccumulatedTime) && ( 300000 >= alarmAccumulatedTime)  ) // up to 5 minute    
     e1e:	80 91 01 25 	lds	r24, 0x2501	; 0x802501 <alarmAccumulatedTime>
     e22:	90 91 02 25 	lds	r25, 0x2502	; 0x802502 <alarmAccumulatedTime+0x1>
     e26:	a0 91 03 25 	lds	r26, 0x2503	; 0x802503 <alarmAccumulatedTime+0x2>
     e2a:	b0 91 04 25 	lds	r27, 0x2504	; 0x802504 <alarmAccumulatedTime+0x3>
     e2e:	81 36       	cpi	r24, 0x61	; 97
     e30:	9a 4e       	sbci	r25, 0xEA	; 234
     e32:	a1 05       	cpc	r26, r1
     e34:	b1 05       	cpc	r27, r1
     e36:	a0 f0       	brcs	.+40     	; 0xe60 <IncrementAlarmRate+0x3a4>
     e38:	80 91 01 25 	lds	r24, 0x2501	; 0x802501 <alarmAccumulatedTime>
     e3c:	90 91 02 25 	lds	r25, 0x2502	; 0x802502 <alarmAccumulatedTime+0x1>
     e40:	a0 91 03 25 	lds	r26, 0x2503	; 0x802503 <alarmAccumulatedTime+0x2>
     e44:	b0 91 04 25 	lds	r27, 0x2504	; 0x802504 <alarmAccumulatedTime+0x3>
     e48:	81 3e       	cpi	r24, 0xE1	; 225
     e4a:	93 49       	sbci	r25, 0x93	; 147
     e4c:	a4 40       	sbci	r26, 0x04	; 4
     e4e:	b1 05       	cpc	r27, r1
     e50:	38 f4       	brcc	.+14     	; 0xe60 <IncrementAlarmRate+0x3a4>
		{
			alarmRefreshCount = 14; //E
     e52:	8e e0       	ldi	r24, 0x0E	; 14
     e54:	90 e0       	ldi	r25, 0x00	; 0
     e56:	80 93 ff 24 	sts	0x24FF, r24	; 0x8024ff <alarmRefreshCount>
     e5a:	90 93 00 25 	sts	0x2500, r25	; 0x802500 <alarmRefreshCount+0x1>
     e5e:	14 c0       	rjmp	.+40     	; 0xe88 <IncrementAlarmRate+0x3cc>
		}else  if (300000 < alarmAccumulatedTime)     // greater then 5 minute 
     e60:	80 91 01 25 	lds	r24, 0x2501	; 0x802501 <alarmAccumulatedTime>
     e64:	90 91 02 25 	lds	r25, 0x2502	; 0x802502 <alarmAccumulatedTime+0x1>
     e68:	a0 91 03 25 	lds	r26, 0x2503	; 0x802503 <alarmAccumulatedTime+0x2>
     e6c:	b0 91 04 25 	lds	r27, 0x2504	; 0x802504 <alarmAccumulatedTime+0x3>
     e70:	81 3e       	cpi	r24, 0xE1	; 225
     e72:	93 49       	sbci	r25, 0x93	; 147
     e74:	a4 40       	sbci	r26, 0x04	; 4
     e76:	b1 05       	cpc	r27, r1
     e78:	38 f0       	brcs	.+14     	; 0xe88 <IncrementAlarmRate+0x3cc>
		{
			alarmRefreshCount = 15;
     e7a:	8f e0       	ldi	r24, 0x0F	; 15
     e7c:	90 e0       	ldi	r25, 0x00	; 0
     e7e:	80 93 ff 24 	sts	0x24FF, r24	; 0x8024ff <alarmRefreshCount>
     e82:	90 93 00 25 	sts	0x2500, r25	; 0x802500 <alarmRefreshCount+0x1>
		}
	
     e86:	00 c0       	rjmp	.+0      	; 0xe88 <IncrementAlarmRate+0x3cc>
     e88:	00 00       	nop
     e8a:	df 91       	pop	r29
     e8c:	cf 91       	pop	r28
     e8e:	08 95       	ret

00000e90 <adc_init>:
}

void dac_disable(void)
{
	DAC.CTRLA &=~(DAC_ENABLE_bm);
}
     e90:	cf 93       	push	r28
     e92:	df 93       	push	r29
     e94:	00 d0       	rcall	.+0      	; 0xe96 <adc_init+0x6>
     e96:	cd b7       	in	r28, 0x3d	; 61
     e98:	de b7       	in	r29, 0x3e	; 62
     e9a:	61 e2       	ldi	r22, 0x21	; 33
     e9c:	70 e0       	ldi	r23, 0x00	; 0
     e9e:	82 e0       	ldi	r24, 0x02	; 2
     ea0:	0e 94 56 46 	call	0x8cac	; 0x8cac <nvm_read_byte>
     ea4:	88 2f       	mov	r24, r24
     ea6:	90 e0       	ldi	r25, 0x00	; 0
     ea8:	89 83       	std	Y+1, r24	; 0x01
     eaa:	9a 83       	std	Y+2, r25	; 0x02
     eac:	89 81       	ldd	r24, Y+1	; 0x01
     eae:	9a 81       	ldd	r25, Y+2	; 0x02
     eb0:	98 2f       	mov	r25, r24
     eb2:	88 27       	eor	r24, r24
     eb4:	89 83       	std	Y+1, r24	; 0x01
     eb6:	9a 83       	std	Y+2, r25	; 0x02
     eb8:	60 e2       	ldi	r22, 0x20	; 32
     eba:	70 e0       	ldi	r23, 0x00	; 0
     ebc:	82 e0       	ldi	r24, 0x02	; 2
     ebe:	0e 94 56 46 	call	0x8cac	; 0x8cac <nvm_read_byte>
     ec2:	28 2f       	mov	r18, r24
     ec4:	30 e0       	ldi	r19, 0x00	; 0
     ec6:	89 81       	ldd	r24, Y+1	; 0x01
     ec8:	9a 81       	ldd	r25, Y+2	; 0x02
     eca:	82 2b       	or	r24, r18
     ecc:	93 2b       	or	r25, r19
     ece:	89 83       	std	Y+1, r24	; 0x01
     ed0:	9a 83       	std	Y+2, r25	; 0x02
     ed2:	80 e0       	ldi	r24, 0x00	; 0
     ed4:	92 e0       	ldi	r25, 0x02	; 2
     ed6:	29 81       	ldd	r18, Y+1	; 0x01
     ed8:	3a 81       	ldd	r19, Y+2	; 0x02
     eda:	fc 01       	movw	r30, r24
     edc:	24 87       	std	Z+12, r18	; 0x0c
     ede:	35 87       	std	Z+13, r19	; 0x0d
     ee0:	80 e0       	ldi	r24, 0x00	; 0
     ee2:	92 e0       	ldi	r25, 0x02	; 2
     ee4:	fc 01       	movw	r30, r24
     ee6:	11 82       	std	Z+1, r1	; 0x01
     ee8:	80 e0       	ldi	r24, 0x00	; 0
     eea:	92 e0       	ldi	r25, 0x02	; 2
     eec:	20 e2       	ldi	r18, 0x20	; 32
     eee:	fc 01       	movw	r30, r24
     ef0:	22 83       	std	Z+2, r18	; 0x02
     ef2:	80 e0       	ldi	r24, 0x00	; 0
     ef4:	92 e0       	ldi	r25, 0x02	; 2
     ef6:	23 e0       	ldi	r18, 0x03	; 3
     ef8:	fc 01       	movw	r30, r24
     efa:	24 83       	std	Z+4, r18	; 0x04
     efc:	81 e2       	ldi	r24, 0x21	; 33
     efe:	92 e0       	ldi	r25, 0x02	; 2
     f00:	28 e0       	ldi	r18, 0x08	; 8
     f02:	fc 01       	movw	r30, r24
     f04:	20 83       	st	Z, r18
     f06:	80 e2       	ldi	r24, 0x20	; 32
     f08:	92 e0       	ldi	r25, 0x02	; 2
     f0a:	21 e0       	ldi	r18, 0x01	; 1
     f0c:	fc 01       	movw	r30, r24
     f0e:	20 83       	st	Z, r18
     f10:	80 e0       	ldi	r24, 0x00	; 0
     f12:	92 e0       	ldi	r25, 0x02	; 2
     f14:	21 e0       	ldi	r18, 0x01	; 1
     f16:	fc 01       	movw	r30, r24
     f18:	20 83       	st	Z, r18
     f1a:	00 00       	nop
     f1c:	0f 90       	pop	r0
     f1e:	0f 90       	pop	r0
     f20:	df 91       	pop	r29
     f22:	cf 91       	pop	r28
     f24:	08 95       	ret

00000f26 <adc_enable>:
     f26:	cf 93       	push	r28
     f28:	df 93       	push	r29
     f2a:	cd b7       	in	r28, 0x3d	; 61
     f2c:	de b7       	in	r29, 0x3e	; 62
     f2e:	80 e0       	ldi	r24, 0x00	; 0
     f30:	92 e0       	ldi	r25, 0x02	; 2
     f32:	20 e0       	ldi	r18, 0x00	; 0
     f34:	32 e0       	ldi	r19, 0x02	; 2
     f36:	f9 01       	movw	r30, r18
     f38:	20 81       	ld	r18, Z
     f3a:	21 60       	ori	r18, 0x01	; 1
     f3c:	fc 01       	movw	r30, r24
     f3e:	20 83       	st	Z, r18
     f40:	00 00       	nop
     f42:	df 91       	pop	r29
     f44:	cf 91       	pop	r28
     f46:	08 95       	ret

00000f48 <adc_disable>:
     f48:	cf 93       	push	r28
     f4a:	df 93       	push	r29
     f4c:	cd b7       	in	r28, 0x3d	; 61
     f4e:	de b7       	in	r29, 0x3e	; 62
     f50:	80 e0       	ldi	r24, 0x00	; 0
     f52:	92 e0       	ldi	r25, 0x02	; 2
     f54:	20 e0       	ldi	r18, 0x00	; 0
     f56:	32 e0       	ldi	r19, 0x02	; 2
     f58:	f9 01       	movw	r30, r18
     f5a:	20 81       	ld	r18, Z
     f5c:	2e 7f       	andi	r18, 0xFE	; 254
     f5e:	fc 01       	movw	r30, r24
     f60:	20 83       	st	Z, r18
     f62:	00 00       	nop
     f64:	df 91       	pop	r29
     f66:	cf 91       	pop	r28
     f68:	08 95       	ret

00000f6a <adc0_start>:
     f6a:	cf 93       	push	r28
     f6c:	df 93       	push	r29
     f6e:	cd b7       	in	r28, 0x3d	; 61
     f70:	de b7       	in	r29, 0x3e	; 62
     f72:	80 e0       	ldi	r24, 0x00	; 0
     f74:	92 e0       	ldi	r25, 0x02	; 2
     f76:	20 e0       	ldi	r18, 0x00	; 0
     f78:	32 e0       	ldi	r19, 0x02	; 2
     f7a:	f9 01       	movw	r30, r18
     f7c:	20 81       	ld	r18, Z
     f7e:	24 60       	ori	r18, 0x04	; 4
     f80:	fc 01       	movw	r30, r24
     f82:	20 83       	st	Z, r18
     f84:	00 00       	nop
     f86:	df 91       	pop	r29
     f88:	cf 91       	pop	r28
     f8a:	08 95       	ret

00000f8c <dac_init>:
     f8c:	cf 93       	push	r28
     f8e:	df 93       	push	r29
     f90:	cd b7       	in	r28, 0x3d	; 61
     f92:	de b7       	in	r29, 0x3e	; 62
     f94:	80 e2       	ldi	r24, 0x20	; 32
     f96:	93 e0       	ldi	r25, 0x03	; 3
     f98:	26 e0       	ldi	r18, 0x06	; 6
     f9a:	fc 01       	movw	r30, r24
     f9c:	20 87       	std	Z+8, r18	; 0x08
     f9e:	80 e2       	ldi	r24, 0x20	; 32
     fa0:	93 e0       	ldi	r25, 0x03	; 3
     fa2:	25 ec       	ldi	r18, 0xC5	; 197
     fa4:	fc 01       	movw	r30, r24
     fa6:	21 87       	std	Z+9, r18	; 0x09
     fa8:	80 e2       	ldi	r24, 0x20	; 32
     faa:	93 e0       	ldi	r25, 0x03	; 3
     fac:	26 e0       	ldi	r18, 0x06	; 6
     fae:	fc 01       	movw	r30, r24
     fb0:	22 87       	std	Z+10, r18	; 0x0a
     fb2:	80 e2       	ldi	r24, 0x20	; 32
     fb4:	93 e0       	ldi	r25, 0x03	; 3
     fb6:	25 ec       	ldi	r18, 0xC5	; 197
     fb8:	fc 01       	movw	r30, r24
     fba:	23 87       	std	Z+11, r18	; 0x0b
     fbc:	80 e2       	ldi	r24, 0x20	; 32
     fbe:	93 e0       	ldi	r25, 0x03	; 3
     fc0:	2d e0       	ldi	r18, 0x0D	; 13
     fc2:	fc 01       	movw	r30, r24
     fc4:	20 83       	st	Z, r18
     fc6:	80 e2       	ldi	r24, 0x20	; 32
     fc8:	93 e0       	ldi	r25, 0x03	; 3
     fca:	20 e4       	ldi	r18, 0x40	; 64
     fcc:	fc 01       	movw	r30, r24
     fce:	21 83       	std	Z+1, r18	; 0x01
     fd0:	80 e2       	ldi	r24, 0x20	; 32
     fd2:	93 e0       	ldi	r25, 0x03	; 3
     fd4:	29 e0       	ldi	r18, 0x09	; 9
     fd6:	fc 01       	movw	r30, r24
     fd8:	22 83       	std	Z+2, r18	; 0x02
     fda:	10 92 74 26 	sts	0x2674, r1	; 0x802674 <gDACIndexLoaded>
     fde:	10 92 77 26 	sts	0x2677, r1	; 0x802677 <pulseNumber>
     fe2:	10 92 3f 26 	sts	0x263F, r1	; 0x80263f <frameRateChanged>
     fe6:	00 00       	nop
     fe8:	df 91       	pop	r29
     fea:	cf 91       	pop	r28
     fec:	08 95       	ret

00000fee <dac_write_data>:

// Change TX freq by writing new value into ADC
void dac_write_data(uint8_t enable)
{
     fee:	cf 93       	push	r28
     ff0:	df 93       	push	r29
     ff2:	cd b7       	in	r28, 0x3d	; 61
     ff4:	de b7       	in	r29, 0x3e	; 62
     ff6:	62 97       	sbiw	r28, 0x12	; 18
     ff8:	cd bf       	out	0x3d, r28	; 61
     ffa:	de bf       	out	0x3e, r29	; 62
     ffc:	8a 8b       	std	Y+18, r24	; 0x12
	uint8_t freq_index = 0;
     ffe:	19 82       	std	Y+1, r1	; 0x01
#if SEQ_FREQ

#if REV_FREQ
	uint8_t seq_freq_index[] = {15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0};
#else
	uint8_t seq_freq_index[] = {0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15};
    1000:	80 e1       	ldi	r24, 0x10	; 16
    1002:	e6 eb       	ldi	r30, 0xB6	; 182
    1004:	f2 e2       	ldi	r31, 0x22	; 34
    1006:	de 01       	movw	r26, r28
    1008:	12 96       	adiw	r26, 0x02	; 2
    100a:	01 90       	ld	r0, Z+
    100c:	0d 92       	st	X+, r0
    100e:	8a 95       	dec	r24
    1010:	e1 f7       	brne	.-8      	; 0x100a <dac_write_data+0x1c>

#else
	uint8_t intl_freq_index[] = {0,8,1,9,2,10,3,11,4,12,5,13,6,14,7,15};
#endif

	if(enable == 2)
    1012:	8a 89       	ldd	r24, Y+18	; 0x12
    1014:	82 30       	cpi	r24, 0x02	; 2
    1016:	69 f4       	brne	.+26     	; 0x1032 <dac_write_data+0x44>
	{
		if(gDACIndexLoaded > 0)
    1018:	80 91 74 26 	lds	r24, 0x2674	; 0x802674 <gDACIndexLoaded>
    101c:	88 23       	and	r24, r24
    101e:	31 f0       	breq	.+12     	; 0x102c <dac_write_data+0x3e>
		{
			gDACIndexLoaded--;
    1020:	80 91 74 26 	lds	r24, 0x2674	; 0x802674 <gDACIndexLoaded>
    1024:	81 50       	subi	r24, 0x01	; 1
    1026:	80 93 74 26 	sts	0x2674, r24	; 0x802674 <gDACIndexLoaded>
    102a:	03 c0       	rjmp	.+6      	; 0x1032 <dac_write_data+0x44>
		}
		else
		{
			gDACIndexLoaded = 15;
    102c:	8f e0       	ldi	r24, 0x0F	; 15
    102e:	80 93 74 26 	sts	0x2674, r24	; 0x802674 <gDACIndexLoaded>
		}
	}

#if SEQ_FREQ	
	freq_index = seq_freq_index[gDACIndexLoaded];
    1032:	80 91 74 26 	lds	r24, 0x2674	; 0x802674 <gDACIndexLoaded>
    1036:	88 2f       	mov	r24, r24
    1038:	90 e0       	ldi	r25, 0x00	; 0
    103a:	9e 01       	movw	r18, r28
    103c:	2e 5f       	subi	r18, 0xFE	; 254
    103e:	3f 4f       	sbci	r19, 0xFF	; 255
    1040:	82 0f       	add	r24, r18
    1042:	93 1f       	adc	r25, r19
    1044:	fc 01       	movw	r30, r24
    1046:	80 81       	ld	r24, Z
    1048:	89 83       	std	Y+1, r24	; 0x01
	freq_index = intl_freq_index[gDACIndexLoaded];
#endif
	
	// Sandeep
	// Load the DAC with new value
	do { } while ( !( DAC.STATUS & DAC_CH0) );
    104a:	80 e2       	ldi	r24, 0x20	; 32
    104c:	93 e0       	ldi	r25, 0x03	; 3
    104e:	fc 01       	movw	r30, r24
    1050:	85 81       	ldd	r24, Z+5	; 0x05
    1052:	88 2f       	mov	r24, r24
    1054:	90 e0       	ldi	r25, 0x00	; 0
    1056:	81 70       	andi	r24, 0x01	; 1
    1058:	99 27       	eor	r25, r25
    105a:	89 2b       	or	r24, r25
    105c:	b1 f3       	breq	.-20     	; 0x104a <dac_write_data+0x5c>
		
	if((enable == 1) || (enable == 2))
    105e:	8a 89       	ldd	r24, Y+18	; 0x12
    1060:	81 30       	cpi	r24, 0x01	; 1
    1062:	19 f0       	breq	.+6      	; 0x106a <dac_write_data+0x7c>
    1064:	8a 89       	ldd	r24, Y+18	; 0x12
    1066:	82 30       	cpi	r24, 0x02	; 2
    1068:	01 f5       	brne	.+64     	; 0x10aa <dac_write_data+0xbc>
	{
		//load DAC with current TX freq 
		DAC.CH0DATA = gFrequencyTable[freq_index];
    106a:	80 e2       	ldi	r24, 0x20	; 32
    106c:	93 e0       	ldi	r25, 0x03	; 3
    106e:	40 91 75 26 	lds	r20, 0x2675	; 0x802675 <gFrequencyTable>
    1072:	50 91 76 26 	lds	r21, 0x2676	; 0x802676 <gFrequencyTable+0x1>
    1076:	29 81       	ldd	r18, Y+1	; 0x01
    1078:	22 2f       	mov	r18, r18
    107a:	30 e0       	ldi	r19, 0x00	; 0
    107c:	22 0f       	add	r18, r18
    107e:	33 1f       	adc	r19, r19
    1080:	24 0f       	add	r18, r20
    1082:	35 1f       	adc	r19, r21
    1084:	f9 01       	movw	r30, r18
    1086:	20 81       	ld	r18, Z
    1088:	31 81       	ldd	r19, Z+1	; 0x01
    108a:	fc 01       	movw	r30, r24
    108c:	20 8f       	std	Z+24, r18	; 0x18
    108e:	31 8f       	std	Z+25, r19	; 0x19
		
		// load next freq into DDS or DAC voltage
		if ( (NO_OF_FREQUENCY_TABLE_VALUES - 1)  == gDACIndexLoaded) 
    1090:	80 91 74 26 	lds	r24, 0x2674	; 0x802674 <gDACIndexLoaded>
    1094:	8f 30       	cpi	r24, 0x0F	; 15
    1096:	19 f4       	brne	.+6      	; 0x109e <dac_write_data+0xb0>
		{
			gDACIndexLoaded = 0;
    1098:	10 92 74 26 	sts	0x2674, r1	; 0x802674 <gDACIndexLoaded>
	{
		//load DAC with current TX freq 
		DAC.CH0DATA = gFrequencyTable[freq_index];
		
		// load next freq into DDS or DAC voltage
		if ( (NO_OF_FREQUENCY_TABLE_VALUES - 1)  == gDACIndexLoaded) 
    109c:	0b c0       	rjmp	.+22     	; 0x10b4 <dac_write_data+0xc6>
		{
			gDACIndexLoaded = 0;
		} 
		else 
		{
			gDACIndexLoaded = gDACIndexLoaded + 1;
    109e:	80 91 74 26 	lds	r24, 0x2674	; 0x802674 <gDACIndexLoaded>
    10a2:	8f 5f       	subi	r24, 0xFF	; 255
    10a4:	80 93 74 26 	sts	0x2674, r24	; 0x802674 <gDACIndexLoaded>
	{
		//load DAC with current TX freq 
		DAC.CH0DATA = gFrequencyTable[freq_index];
		
		// load next freq into DDS or DAC voltage
		if ( (NO_OF_FREQUENCY_TABLE_VALUES - 1)  == gDACIndexLoaded) 
    10a8:	05 c0       	rjmp	.+10     	; 0x10b4 <dac_write_data+0xc6>
			gDACIndexLoaded = gDACIndexLoaded + 1;
		}
	}
	else // disable VCO
	{
		DAC.CH0DATA = 0x0000;
    10aa:	80 e2       	ldi	r24, 0x20	; 32
    10ac:	93 e0       	ldi	r25, 0x03	; 3
    10ae:	fc 01       	movw	r30, r24
    10b0:	10 8e       	std	Z+24, r1	; 0x18
    10b2:	11 8e       	std	Z+25, r1	; 0x19
	}
}
    10b4:	00 00       	nop
    10b6:	62 96       	adiw	r28, 0x12	; 18
    10b8:	cd bf       	out	0x3d, r28	; 61
    10ba:	de bf       	out	0x3e, r29	; 62
    10bc:	df 91       	pop	r29
    10be:	cf 91       	pop	r28
    10c0:	08 95       	ret

000010c2 <dac_VPA_adj>:

void dac_VPA_adj(uint16_t dac_value)
{
    10c2:	cf 93       	push	r28
    10c4:	df 93       	push	r29
    10c6:	00 d0       	rcall	.+0      	; 0x10c8 <dac_VPA_adj+0x6>
    10c8:	cd b7       	in	r28, 0x3d	; 61
    10ca:	de b7       	in	r29, 0x3e	; 62
    10cc:	89 83       	std	Y+1, r24	; 0x01
    10ce:	9a 83       	std	Y+2, r25	; 0x02
	// Wait until the last DAC is processed before writing the next
	do { } while ( !( DAC.STATUS & DAC_CH1) );
    10d0:	80 e2       	ldi	r24, 0x20	; 32
    10d2:	93 e0       	ldi	r25, 0x03	; 3
    10d4:	fc 01       	movw	r30, r24
    10d6:	85 81       	ldd	r24, Z+5	; 0x05
    10d8:	88 2f       	mov	r24, r24
    10da:	90 e0       	ldi	r25, 0x00	; 0
    10dc:	82 70       	andi	r24, 0x02	; 2
    10de:	99 27       	eor	r25, r25
    10e0:	89 2b       	or	r24, r25
    10e2:	b1 f3       	breq	.-20     	; 0x10d0 <dac_VPA_adj+0xe>
	
	DAC.CH1DATA = dac_value;
    10e4:	80 e2       	ldi	r24, 0x20	; 32
    10e6:	93 e0       	ldi	r25, 0x03	; 3
    10e8:	29 81       	ldd	r18, Y+1	; 0x01
    10ea:	3a 81       	ldd	r19, Y+2	; 0x02
    10ec:	fc 01       	movw	r30, r24
    10ee:	22 8f       	std	Z+26, r18	; 0x1a
    10f0:	33 8f       	std	Z+27, r19	; 0x1b
}
    10f2:	00 00       	nop
    10f4:	0f 90       	pop	r0
    10f6:	0f 90       	pop	r0
    10f8:	df 91       	pop	r29
    10fa:	cf 91       	pop	r28
    10fc:	08 95       	ret

000010fe <startAutoTune>:

extern volatile uint8_t start_intlk_timer;

// global function
void startAutoTune(uint8_t autotune, uint8_t tuning_mode)
{
    10fe:	cf 93       	push	r28
    1100:	df 93       	push	r29
    1102:	cd b7       	in	r28, 0x3d	; 61
    1104:	de b7       	in	r29, 0x3e	; 62
    1106:	28 97       	sbiw	r28, 0x08	; 8
    1108:	cd bf       	out	0x3d, r28	; 61
    110a:	de bf       	out	0x3e, r29	; 62
    110c:	8f 83       	std	Y+7, r24	; 0x07
    110e:	68 87       	std	Y+8, r22	; 0x08
	uint8_t return_status;
	uint16_t current_diff = 0;
    1110:	1a 82       	std	Y+2, r1	; 0x02
    1112:	1b 82       	std	Y+3, r1	; 0x03
	uint8_t intlk_signal_state = 0;
    1114:	1c 82       	std	Y+4, r1	; 0x04
	uint8_t temp_frame_rate = 0;
    1116:	1d 82       	std	Y+5, r1	; 0x05
#if RAIL_DISCHARGE
	uint8_t vpa_result = 0;
    1118:	19 82       	std	Y+1, r1	; 0x01
#endif

	// start TX/RX cycle to allow autotuning measurements
	// setup ADC and timers
	adc_init();
    111a:	0e 94 48 07 	call	0xe90	; 0xe90 <adc_init>
	adc_enable();
    111e:	0e 94 93 07 	call	0xf26	; 0xf26 <adc_enable>
		
	// Read the first time byte for the auto tune structure, and if the 
	// first time used, set to default values and store in eeprom.
	return_status = nvm_eeprom_read_byte(EEPROM_ZIRCON_USER_DEF_AUTOTUNE);
    1122:	86 e2       	ldi	r24, 0x26	; 38
    1124:	90 e0       	ldi	r25, 0x00	; 0
    1126:	0e 94 50 39 	call	0x72a0	; 0x72a0 <nvm_eeprom_read_byte>
    112a:	8e 83       	std	Y+6, r24	; 0x06
	if(return_status != 0x01)
    112c:	8e 81       	ldd	r24, Y+6	; 0x06
    112e:	81 30       	cpi	r24, 0x01	; 1
    1130:	f9 f0       	breq	.+62     	; 0x1170 <startAutoTune+0x72>
	{
		higher_peak.first_time_flag = 0x01;
    1132:	81 e0       	ldi	r24, 0x01	; 1
    1134:	80 93 ea 22 	sts	0x22EA, r24	; 0x8022ea <higher_peak>
		higher_peak.vpa_setting = 19;
    1138:	83 e1       	ldi	r24, 0x13	; 19
    113a:	80 93 f1 22 	sts	0x22F1, r24	; 0x8022f1 <higher_peak+0x7>
		higher_peak.frame_rate = FRAME_144HZ;
    113e:	10 92 f0 22 	sts	0x22F0, r1	; 0x8022f0 <higher_peak+0x6>
		higher_peak.manual_value = 0;
    1142:	10 92 ed 22 	sts	0x22ED, r1	; 0x8022ed <higher_peak+0x3>
    1146:	10 92 ee 22 	sts	0x22EE, r1	; 0x8022ee <higher_peak+0x4>
		higher_peak.peak_value = 0;
    114a:	10 92 eb 22 	sts	0x22EB, r1	; 0x8022eb <higher_peak+0x1>
    114e:	10 92 ec 22 	sts	0x22EC, r1	; 0x8022ec <higher_peak+0x2>
		higher_peak.peak_position = 0;
    1152:	10 92 f2 22 	sts	0x22F2, r1	; 0x8022f2 <higher_peak+0x8>
		higher_peak.relay_position = 0x00;
    1156:	10 92 f3 22 	sts	0x22F3, r1	; 0x8022f3 <higher_peak+0x9>
		higher_peak.mistune_flag = 0x00;
    115a:	10 92 ef 22 	sts	0x22EF, r1	; 0x8022ef <higher_peak+0x5>
		nvm_eeprom_erase_and_write_buffer(EEPROM_ZIRCON_USER_DEF_AUTOTUNE,
    115e:	4a e0       	ldi	r20, 0x0A	; 10
    1160:	50 e0       	ldi	r21, 0x00	; 0
    1162:	6a ee       	ldi	r22, 0xEA	; 234
    1164:	72 e2       	ldi	r23, 0x22	; 34
    1166:	86 e2       	ldi	r24, 0x26	; 38
    1168:	90 e0       	ldi	r25, 0x00	; 0
    116a:	0e 94 ca 39 	call	0x7394	; 0x7394 <nvm_eeprom_erase_and_write_buffer>
    116e:	08 c0       	rjmp	.+16     	; 0x1180 <startAutoTune+0x82>
							&higher_peak, sizeof(profileStructType));
	}
	else // get stored auto tune structure
	{
		nvm_eeprom_read_buffer(EEPROM_ZIRCON_USER_DEF_AUTOTUNE,
    1170:	4a e0       	ldi	r20, 0x0A	; 10
    1172:	50 e0       	ldi	r21, 0x00	; 0
    1174:	6a ee       	ldi	r22, 0xEA	; 234
    1176:	72 e2       	ldi	r23, 0x22	; 34
    1178:	86 e2       	ldi	r24, 0x26	; 38
    117a:	90 e0       	ldi	r25, 0x00	; 0
    117c:	0e 94 6b 39 	call	0x72d6	; 0x72d6 <nvm_eeprom_read_buffer>
								&higher_peak, sizeof(profileStructType));
	}
	
	temp_frame_rate = config_parameters.deact_frame_rate;
    1180:	80 91 1d 26 	lds	r24, 0x261D	; 0x80261d <config_parameters+0x14>
    1184:	90 91 1e 26 	lds	r25, 0x261E	; 0x80261e <config_parameters+0x15>
    1188:	8d 83       	std	Y+5, r24	; 0x05
	setFrameRate(FRAME_144HZ);
    118a:	80 e0       	ldi	r24, 0x00	; 0
    118c:	90 e0       	ldi	r25, 0x00	; 0
    118e:	0e 94 54 29 	call	0x52a8	; 0x52a8 <setFrameRate>
	
	// This is the default mode for auto and manual tuning
	setDeactMode(DEACT_MODE6, TX2_DISABLE);
    1192:	60 e0       	ldi	r22, 0x00	; 0
    1194:	82 e0       	ldi	r24, 0x02	; 2
    1196:	0e 94 b9 26 	call	0x4d72	; 0x4d72 <setDeactMode>
	
#if EVOLVESTORE
	// Only allow manual tuning after the reset when initially
	// enabling the nightsave feature.
	if(config_parameters.nightsave)
    119a:	80 91 29 26 	lds	r24, 0x2629	; 0x802629 <config_parameters+0x20>
    119e:	90 91 2a 26 	lds	r25, 0x262A	; 0x80262a <config_parameters+0x21>
    11a2:	89 2b       	or	r24, r25
    11a4:	19 f0       	breq	.+6      	; 0x11ac <startAutoTune+0xae>
	{
		autotune_flag = 0;
    11a6:	10 92 e6 22 	sts	0x22E6, r1	; 0x8022e6 <autotune_flag>
    11aa:	03 c0       	rjmp	.+6      	; 0x11b2 <startAutoTune+0xb4>
	}
	else
	{
		autotune_flag = autotune;
    11ac:	8f 81       	ldd	r24, Y+7	; 0x07
    11ae:	80 93 e6 22 	sts	0x22E6, r24	; 0x8022e6 <autotune_flag>
	}
#else
	autotune_flag = autotune;
#endif

	autotune_dms_flag = 0;
    11b2:	10 92 e7 22 	sts	0x22E7, r1	; 0x8022e7 <autotune_dms_flag>
	autotune_overvolt_flag = 0;
    11b6:	10 92 e8 22 	sts	0x22E8, r1	; 0x8022e8 <autotune_overvolt_flag>
	autotune_dmsOV_flag = 0;
    11ba:	10 92 e9 22 	sts	0x22E9, r1	; 0x8022e9 <autotune_dmsOV_flag>
	
	switch(tuning_mode)
    11be:	88 85       	ldd	r24, Y+8	; 0x08
    11c0:	88 2f       	mov	r24, r24
    11c2:	90 e0       	ldi	r25, 0x00	; 0
    11c4:	81 30       	cpi	r24, 0x01	; 1
    11c6:	91 05       	cpc	r25, r1
    11c8:	a1 f0       	breq	.+40     	; 0x11f2 <startAutoTune+0xf4>
    11ca:	82 30       	cpi	r24, 0x02	; 2
    11cc:	91 05       	cpc	r25, r1
    11ce:	1c f4       	brge	.+6      	; 0x11d6 <startAutoTune+0xd8>
    11d0:	89 2b       	or	r24, r25
    11d2:	39 f0       	breq	.+14     	; 0x11e2 <startAutoTune+0xe4>
    11d4:	5f c0       	rjmp	.+190    	; 0x1294 <startAutoTune+0x196>
    11d6:	82 30       	cpi	r24, 0x02	; 2
    11d8:	91 05       	cpc	r25, r1
    11da:	b1 f0       	breq	.+44     	; 0x1208 <startAutoTune+0x10a>
    11dc:	03 97       	sbiw	r24, 0x03	; 3
    11de:	b9 f1       	breq	.+110    	; 0x124e <startAutoTune+0x150>
    11e0:	59 c0       	rjmp	.+178    	; 0x1294 <startAutoTune+0x196>
	{
		case NORMAL_MODE:
			return_status = setVPA_Level(19, FRAME_144HZ);
    11e2:	60 e0       	ldi	r22, 0x00	; 0
    11e4:	70 e0       	ldi	r23, 0x00	; 0
    11e6:	83 e1       	ldi	r24, 0x13	; 19
    11e8:	90 e0       	ldi	r25, 0x00	; 0
    11ea:	0e 94 1e 2a 	call	0x543c	; 0x543c <setVPA_Level>
    11ee:	8e 83       	std	Y+6, r24	; 0x06
		break;
    11f0:	51 c0       	rjmp	.+162    	; 0x1294 <startAutoTune+0x196>
		
		case DMS_MODE:
			autotune_dms_flag = 1;
    11f2:	81 e0       	ldi	r24, 0x01	; 1
    11f4:	80 93 e7 22 	sts	0x22E7, r24	; 0x8022e7 <autotune_dms_flag>
			return_status = setVPA_Level(19, FRAME_144HZ);
    11f8:	60 e0       	ldi	r22, 0x00	; 0
    11fa:	70 e0       	ldi	r23, 0x00	; 0
    11fc:	83 e1       	ldi	r24, 0x13	; 19
    11fe:	90 e0       	ldi	r25, 0x00	; 0
    1200:	0e 94 1e 2a 	call	0x543c	; 0x543c <setVPA_Level>
    1204:	8e 83       	std	Y+6, r24	; 0x06
		break;
    1206:	46 c0       	rjmp	.+140    	; 0x1294 <startAutoTune+0x196>
		
		case OVERVOLT_MODE:
			autotune_overvolt_flag = 1;
    1208:	81 e0       	ldi	r24, 0x01	; 1
    120a:	80 93 e8 22 	sts	0x22E8, r24	; 0x8022e8 <autotune_overvolt_flag>
			if((config_parameters.mode_ind == DEACT_VERIFY) || (config_parameters.mode_ind == DEACT_MODE4))  //changed for sending deactivation message
    120e:	80 91 25 26 	lds	r24, 0x2625	; 0x802625 <config_parameters+0x1c>
    1212:	90 91 26 26 	lds	r25, 0x2626	; 0x802626 <config_parameters+0x1d>
    1216:	03 97       	sbiw	r24, 0x03	; 3
    1218:	31 f0       	breq	.+12     	; 0x1226 <startAutoTune+0x128>
    121a:	80 91 25 26 	lds	r24, 0x2625	; 0x802625 <config_parameters+0x1c>
    121e:	90 91 26 26 	lds	r25, 0x2626	; 0x802626 <config_parameters+0x1d>
    1222:	89 2b       	or	r24, r25
    1224:	51 f4       	brne	.+20     	; 0x123a <startAutoTune+0x13c>
			{
				return_status = setVPA_Level(config_parameters.config_detect_level, FRAME_144HZ);
    1226:	80 91 33 26 	lds	r24, 0x2633	; 0x802633 <config_parameters+0x2a>
    122a:	90 91 34 26 	lds	r25, 0x2634	; 0x802634 <config_parameters+0x2b>
    122e:	60 e0       	ldi	r22, 0x00	; 0
    1230:	70 e0       	ldi	r23, 0x00	; 0
    1232:	0e 94 1e 2a 	call	0x543c	; 0x543c <setVPA_Level>
    1236:	8e 83       	std	Y+6, r24	; 0x06
			}
			else
			{
				return_status = setVPA_Level(config_parameters.tx_power, FRAME_144HZ);
			}
		break;
    1238:	2d c0       	rjmp	.+90     	; 0x1294 <startAutoTune+0x196>
			{
				return_status = setVPA_Level(config_parameters.config_detect_level, FRAME_144HZ);
			}
			else
			{
				return_status = setVPA_Level(config_parameters.tx_power, FRAME_144HZ);
    123a:	80 91 1f 26 	lds	r24, 0x261F	; 0x80261f <config_parameters+0x16>
    123e:	90 91 20 26 	lds	r25, 0x2620	; 0x802620 <config_parameters+0x17>
    1242:	60 e0       	ldi	r22, 0x00	; 0
    1244:	70 e0       	ldi	r23, 0x00	; 0
    1246:	0e 94 1e 2a 	call	0x543c	; 0x543c <setVPA_Level>
    124a:	8e 83       	std	Y+6, r24	; 0x06
			}
		break;
    124c:	23 c0       	rjmp	.+70     	; 0x1294 <startAutoTune+0x196>
		
		case DMS_OV_MODE:
			autotune_dmsOV_flag = 1;
    124e:	81 e0       	ldi	r24, 0x01	; 1
    1250:	80 93 e9 22 	sts	0x22E9, r24	; 0x8022e9 <autotune_dmsOV_flag>
			if((config_parameters.mode_ind == DEACT_VERIFY) || (config_parameters.mode_ind == DEACT_MODE4))  //changed for sending deactivation message
    1254:	80 91 25 26 	lds	r24, 0x2625	; 0x802625 <config_parameters+0x1c>
    1258:	90 91 26 26 	lds	r25, 0x2626	; 0x802626 <config_parameters+0x1d>
    125c:	03 97       	sbiw	r24, 0x03	; 3
    125e:	31 f0       	breq	.+12     	; 0x126c <startAutoTune+0x16e>
    1260:	80 91 25 26 	lds	r24, 0x2625	; 0x802625 <config_parameters+0x1c>
    1264:	90 91 26 26 	lds	r25, 0x2626	; 0x802626 <config_parameters+0x1d>
    1268:	89 2b       	or	r24, r25
    126a:	51 f4       	brne	.+20     	; 0x1280 <startAutoTune+0x182>
			{
				return_status = setVPA_Level(config_parameters.config_detect_level, FRAME_144HZ);
    126c:	80 91 33 26 	lds	r24, 0x2633	; 0x802633 <config_parameters+0x2a>
    1270:	90 91 34 26 	lds	r25, 0x2634	; 0x802634 <config_parameters+0x2b>
    1274:	60 e0       	ldi	r22, 0x00	; 0
    1276:	70 e0       	ldi	r23, 0x00	; 0
    1278:	0e 94 1e 2a 	call	0x543c	; 0x543c <setVPA_Level>
    127c:	8e 83       	std	Y+6, r24	; 0x06
			}
			else
			{
				return_status = setVPA_Level(config_parameters.tx_power, FRAME_144HZ);
			}
		break;
    127e:	09 c0       	rjmp	.+18     	; 0x1292 <startAutoTune+0x194>
			{
				return_status = setVPA_Level(config_parameters.config_detect_level, FRAME_144HZ);
			}
			else
			{
				return_status = setVPA_Level(config_parameters.tx_power, FRAME_144HZ);
    1280:	80 91 1f 26 	lds	r24, 0x261F	; 0x80261f <config_parameters+0x16>
    1284:	90 91 20 26 	lds	r25, 0x2620	; 0x802620 <config_parameters+0x17>
    1288:	60 e0       	ldi	r22, 0x00	; 0
    128a:	70 e0       	ldi	r23, 0x00	; 0
    128c:	0e 94 1e 2a 	call	0x543c	; 0x543c <setVPA_Level>
    1290:	8e 83       	std	Y+6, r24	; 0x06
			}
		break;
    1292:	00 00       	nop
	// used for mode 6. Set the VPA to 19.
//	temp_frame_rate = config_parameters.deact_frame_rate;
//	setFrameRate(higher_peak.frame_rate);

#if SEQ_FREQ		
	gDACIndexLoaded = MID_RANGE_FREQ; // set for mid of tag band
    1294:	87 e0       	ldi	r24, 0x07	; 7
    1296:	80 93 74 26 	sts	0x2674, r24	; 0x802674 <gDACIndexLoaded>
#endif
	
	// Enable TX/RX cycle measurement and set auto tune flag
	// to either autotune or manual tuning. This is recv by 
	// the caller (autotune).	
	autotune_timing_flag = 1;
    129a:	81 e0       	ldi	r24, 0x01	; 1
    129c:	80 93 ce 22 	sts	0x22CE, r24	; 0x8022ce <autotune_timing_flag>
	// For autotune, initialize the "higher_peak" to relay's lowest 
	// position and set peak_value and peak_position to zero.
	// For manual mode, get relay position from eeprom and set 
	// relay. Be sure to used the same VPA, TX PW and frame rate
	// used match a proper replacement for the stored ant current.
	if(autotune)
    12a0:	8f 81       	ldd	r24, Y+7	; 0x07
    12a2:	88 23       	and	r24, r24
    12a4:	79 f0       	breq	.+30     	; 0x12c4 <startAutoTune+0x1c6>
	{
		higher_peak.peak_value = 0;
    12a6:	10 92 eb 22 	sts	0x22EB, r1	; 0x8022eb <higher_peak+0x1>
    12aa:	10 92 ec 22 	sts	0x22EC, r1	; 0x8022ec <higher_peak+0x2>
		higher_peak.peak_position = 0;
    12ae:	10 92 f2 22 	sts	0x22F2, r1	; 0x8022f2 <higher_peak+0x8>
		higher_peak.relay_position = 0x00;
    12b2:	10 92 f3 22 	sts	0x22F3, r1	; 0x8022f3 <higher_peak+0x9>
		
		return_status = adj_AutoTune(higher_peak.relay_position, AUTO_STATE_MEAS);			
    12b6:	80 91 f3 22 	lds	r24, 0x22F3	; 0x8022f3 <higher_peak+0x9>
    12ba:	61 e0       	ldi	r22, 0x01	; 1
    12bc:	0e 94 d5 0c 	call	0x19aa	; 0x19aa <adj_AutoTune>
    12c0:	8e 83       	std	Y+6, r24	; 0x06
    12c2:	08 c0       	rjmp	.+16     	; 0x12d4 <startAutoTune+0x1d6>
	}
	else // manual tuning override
	{
		return_status = adj_AutoTune(config_parameters.ant_tune_relays, AUTO_STATE_MEAS);
    12c4:	80 91 13 26 	lds	r24, 0x2613	; 0x802613 <config_parameters+0xa>
    12c8:	90 91 14 26 	lds	r25, 0x2614	; 0x802614 <config_parameters+0xb>
    12cc:	61 e0       	ldi	r22, 0x01	; 1
    12ce:	0e 94 d5 0c 	call	0x19aa	; 0x19aa <adj_AutoTune>
    12d2:	8e 83       	std	Y+6, r24	; 0x06
	}
		
	SET_AUTO_STATE(AUTO_STATE_MEAS);
    12d4:	81 e0       	ldi	r24, 0x01	; 1
    12d6:	80 93 b0 26 	sts	0x26B0, r24	; 0x8026b0 <gAutoState>
		
#if USE_DDS
	ad9833_set_frequency_abs(0, gFrequencyTable[gDACIndexLoaded]);
#else
	dac_write_data(1);
    12da:	81 e0       	ldi	r24, 0x01	; 1
    12dc:	0e 94 f7 07 	call	0xfee	; 0xfee <dac_write_data>
#endif

#if SEQ_FREQ
	gDACIndexLoaded = MID_RANGE_FREQ; // set for mid of tag band
    12e0:	87 e0       	ldi	r24, 0x07	; 7
    12e2:	80 93 74 26 	sts	0x2674, r24	; 0x802674 <gDACIndexLoaded>
#else
	gDACIndexLoaded = 14;
#endif

	// start auto/manual tuning
	frame_timer_start();
    12e6:	0e 94 67 45 	call	0x8ace	; 0x8ace <frame_timer_start>
	// after auto tuning is completed, start setting system back to operational 
	// state
	while(1)
	{
#if ENABLE_WD_TICKLE
		WDT_Reset();
    12ea:	a8 95       	wdr
#endif	
		if(GET_AUTO_STATE(AUTO_STATE_COMP))
    12ec:	80 91 b0 26 	lds	r24, 0x26B0	; 0x8026b0 <gAutoState>
    12f0:	84 30       	cpi	r24, 0x04	; 4
    12f2:	d9 f7       	brne	.-10     	; 0x12ea <startAutoTune+0x1ec>
		{
			adc_disable(); // only use during auto/manual tuning
    12f4:	0e 94 a4 07 	call	0xf48	; 0xf48 <adc_disable>
			// There could be a condition when the interlock signals are coming in
			// at a fast pace where the VPA rail is charged higher than the
			// threshold voltage. In these cases TX/RX frame may not start.
			// To fixed this issue discharge the rail a little bit lower than
			// the deactivation normal VPA rail.
			if((config_parameters.mode_ind == DEACT_MODE6) || 
    12f8:	80 91 25 26 	lds	r24, 0x2625	; 0x802625 <config_parameters+0x1c>
    12fc:	90 91 26 26 	lds	r25, 0x2626	; 0x802626 <config_parameters+0x1d>
    1300:	02 97       	sbiw	r24, 0x02	; 2
    1302:	31 f0       	breq	.+12     	; 0x1310 <startAutoTune+0x212>
				(config_parameters.mode_ind == DEACT_MODE5))
    1304:	80 91 25 26 	lds	r24, 0x2625	; 0x802625 <config_parameters+0x1c>
    1308:	90 91 26 26 	lds	r25, 0x2626	; 0x802626 <config_parameters+0x1d>
			// There could be a condition when the interlock signals are coming in
			// at a fast pace where the VPA rail is charged higher than the
			// threshold voltage. In these cases TX/RX frame may not start.
			// To fixed this issue discharge the rail a little bit lower than
			// the deactivation normal VPA rail.
			if((config_parameters.mode_ind == DEACT_MODE6) || 
    130c:	01 97       	sbiw	r24, 0x01	; 1
    130e:	61 f4       	brne	.+24     	; 0x1328 <startAutoTune+0x22a>
				(config_parameters.mode_ind == DEACT_MODE5))
			{
				setVPA_Level(config_parameters.tx_power, 
    1310:	20 91 1d 26 	lds	r18, 0x261D	; 0x80261d <config_parameters+0x14>
    1314:	30 91 1e 26 	lds	r19, 0x261E	; 0x80261e <config_parameters+0x15>
    1318:	80 91 1f 26 	lds	r24, 0x261F	; 0x80261f <config_parameters+0x16>
    131c:	90 91 20 26 	lds	r25, 0x2620	; 0x802620 <config_parameters+0x17>
    1320:	b9 01       	movw	r22, r18
    1322:	0e 94 1e 2a 	call	0x543c	; 0x543c <setVPA_Level>
    1326:	0b c0       	rjmp	.+22     	; 0x133e <startAutoTune+0x240>
				             config_parameters.deact_frame_rate);
			}
			else // verify and 4 mode.
			{
				setVPA_Level(config_parameters.config_detect_level, 
    1328:	20 91 1d 26 	lds	r18, 0x261D	; 0x80261d <config_parameters+0x14>
    132c:	30 91 1e 26 	lds	r19, 0x261E	; 0x80261e <config_parameters+0x15>
    1330:	80 91 33 26 	lds	r24, 0x2633	; 0x802633 <config_parameters+0x2a>
    1334:	90 91 34 26 	lds	r25, 0x2634	; 0x802634 <config_parameters+0x2b>
    1338:	b9 01       	movw	r22, r18
    133a:	0e 94 1e 2a 	call	0x543c	; 0x543c <setVPA_Level>
				             config_parameters.deact_frame_rate);
			}
			vpa_result = PORTA.IN;
    133e:	80 e0       	ldi	r24, 0x00	; 0
    1340:	96 e0       	ldi	r25, 0x06	; 6
    1342:	fc 01       	movw	r30, r24
    1344:	80 85       	ldd	r24, Z+8	; 0x08
    1346:	89 83       	std	Y+1, r24	; 0x01
			if((vpa_result & (VPA_MAX_PIN)) == 0)
    1348:	89 81       	ldd	r24, Y+1	; 0x01
    134a:	88 2f       	mov	r24, r24
    134c:	90 e0       	ldi	r25, 0x00	; 0
    134e:	88 70       	andi	r24, 0x08	; 8
    1350:	99 27       	eor	r25, r25
    1352:	89 2b       	or	r24, r25
    1354:	d9 f4       	brne	.+54     	; 0x138c <startAutoTune+0x28e>
			{
				pwm_stop();
    1356:	0e 94 c2 45 	call	0x8b84	; 0x8b84 <pwm_stop>
				TX_ENABLE_N_PORT.OUTSET = TX_ENABLE_N_PIN; /* Thoralite */
    135a:	80 e8       	ldi	r24, 0x80	; 128
    135c:	96 e0       	ldi	r25, 0x06	; 6
    135e:	21 e0       	ldi	r18, 0x01	; 1
    1360:	fc 01       	movw	r30, r24
    1362:	25 83       	std	Z+5, r18	; 0x05
				while((vpa_result & (VPA_MAX_PIN)) == 0)
    1364:	05 c0       	rjmp	.+10     	; 0x1370 <startAutoTune+0x272>
				{
					vpa_result = PORTA.IN;
    1366:	80 e0       	ldi	r24, 0x00	; 0
    1368:	96 e0       	ldi	r25, 0x06	; 6
    136a:	fc 01       	movw	r30, r24
    136c:	80 85       	ldd	r24, Z+8	; 0x08
    136e:	89 83       	std	Y+1, r24	; 0x01
			vpa_result = PORTA.IN;
			if((vpa_result & (VPA_MAX_PIN)) == 0)
			{
				pwm_stop();
				TX_ENABLE_N_PORT.OUTSET = TX_ENABLE_N_PIN; /* Thoralite */
				while((vpa_result & (VPA_MAX_PIN)) == 0)
    1370:	89 81       	ldd	r24, Y+1	; 0x01
    1372:	88 2f       	mov	r24, r24
    1374:	90 e0       	ldi	r25, 0x00	; 0
    1376:	88 70       	andi	r24, 0x08	; 8
    1378:	99 27       	eor	r25, r25
    137a:	89 2b       	or	r24, r25
    137c:	a1 f3       	breq	.-24     	; 0x1366 <startAutoTune+0x268>
				{
					vpa_result = PORTA.IN;
				}
				TX_ENABLE_N_PORT.OUTCLR = TX_ENABLE_N_PIN; /* Thoralite */
    137e:	80 e8       	ldi	r24, 0x80	; 128
    1380:	96 e0       	ldi	r25, 0x06	; 6
    1382:	21 e0       	ldi	r18, 0x01	; 1
    1384:	fc 01       	movw	r30, r24
    1386:	26 83       	std	Z+6, r18	; 0x06
				gDACIndexLoaded = 0;
    1388:	10 92 74 26 	sts	0x2674, r1	; 0x802674 <gDACIndexLoaded>
			}
			// end of discharge code /////////////////////////////// 
#endif
			config_parameters.deact_frame_rate = temp_frame_rate;
    138c:	8d 81       	ldd	r24, Y+5	; 0x05
    138e:	88 2f       	mov	r24, r24
    1390:	90 e0       	ldi	r25, 0x00	; 0
    1392:	80 93 1d 26 	sts	0x261D, r24	; 0x80261d <config_parameters+0x14>
    1396:	90 93 1e 26 	sts	0x261E, r25	; 0x80261e <config_parameters+0x15>
			if (DEACT_MODE4 ==config_parameters.mode_ind )  //change for sending deactivation message
    139a:	80 91 25 26 	lds	r24, 0x2625	; 0x802625 <config_parameters+0x1c>
    139e:	90 91 26 26 	lds	r25, 0x2626	; 0x802626 <config_parameters+0x1d>
    13a2:	89 2b       	or	r24, r25
    13a4:	49 f4       	brne	.+18     	; 0x13b8 <startAutoTune+0x2ba>
			{
				setDeactMode(DEACT_VERIFY, config_parameters.enable_tx_2); 
    13a6:	80 91 11 26 	lds	r24, 0x2611	; 0x802611 <config_parameters+0x8>
    13aa:	90 91 12 26 	lds	r25, 0x2612	; 0x802612 <config_parameters+0x9>
    13ae:	68 2f       	mov	r22, r24
    13b0:	83 e0       	ldi	r24, 0x03	; 3
    13b2:	0e 94 b9 26 	call	0x4d72	; 0x4d72 <setDeactMode>
    13b6:	0c c0       	rjmp	.+24     	; 0x13d0 <startAutoTune+0x2d2>
			}
			else
			{
				setDeactMode(config_parameters.mode_ind, config_parameters.enable_tx_2);
    13b8:	80 91 11 26 	lds	r24, 0x2611	; 0x802611 <config_parameters+0x8>
    13bc:	90 91 12 26 	lds	r25, 0x2612	; 0x802612 <config_parameters+0x9>
    13c0:	28 2f       	mov	r18, r24
    13c2:	80 91 25 26 	lds	r24, 0x2625	; 0x802625 <config_parameters+0x1c>
    13c6:	90 91 26 26 	lds	r25, 0x2626	; 0x802626 <config_parameters+0x1d>
    13ca:	62 2f       	mov	r22, r18
    13cc:	0e 94 b9 26 	call	0x4d72	; 0x4d72 <setDeactMode>
			}
			
			setFrameRate(config_parameters.deact_frame_rate);
    13d0:	80 91 1d 26 	lds	r24, 0x261D	; 0x80261d <config_parameters+0x14>
    13d4:	90 91 1e 26 	lds	r25, 0x261E	; 0x80261e <config_parameters+0x15>
    13d8:	0e 94 54 29 	call	0x52a8	; 0x52a8 <setFrameRate>
				
			// if interlock is not enabled start TX/RX cycle (frame timer)
			if(!(config_parameters.intlk_enable))
    13dc:	80 91 23 26 	lds	r24, 0x2623	; 0x802623 <config_parameters+0x1a>
    13e0:	90 91 24 26 	lds	r25, 0x2624	; 0x802624 <config_parameters+0x1b>
    13e4:	89 2b       	or	r24, r25
    13e6:	19 f4       	brne	.+6      	; 0x13ee <startAutoTune+0x2f0>
			{
				frame_timer_start();
    13e8:	0e 94 67 45 	call	0x8ace	; 0x8ace <frame_timer_start>
    13ec:	19 c0       	rjmp	.+50     	; 0x1420 <startAutoTune+0x322>
			else // if autotune_verify_started == 0 then ???  // interlock enabled
			{
				// This should fix the issue with starting the frame when
				// the interlock signal is grounded during power up.
				// Take care of Soft InterLock also				
				intlk_signal_state = PORTE.IN;
    13ee:	80 e8       	ldi	r24, 0x80	; 128
    13f0:	96 e0       	ldi	r25, 0x06	; 6
    13f2:	fc 01       	movw	r30, r24
    13f4:	80 85       	ldd	r24, Z+8	; 0x08
    13f6:	8c 83       	std	Y+4, r24	; 0x04
				if(((intlk_signal_state & (INTERLOCK_PIN)) == 0) ||
    13f8:	8c 81       	ldd	r24, Y+4	; 0x04
    13fa:	88 2f       	mov	r24, r24
    13fc:	90 e0       	ldi	r25, 0x00	; 0
    13fe:	84 70       	andi	r24, 0x04	; 4
    1400:	99 27       	eor	r25, r25
    1402:	89 2b       	or	r24, r25
    1404:	31 f0       	breq	.+12     	; 0x1412 <startAutoTune+0x314>
				(SOFT_INTERLOCK_DISABLE != config_parameters.config_soft_interlock))
    1406:	80 91 3b 26 	lds	r24, 0x263B	; 0x80263b <config_parameters+0x32>
    140a:	90 91 3c 26 	lds	r25, 0x263C	; 0x80263c <config_parameters+0x33>
			{
				// This should fix the issue with starting the frame when
				// the interlock signal is grounded during power up.
				// Take care of Soft InterLock also				
				intlk_signal_state = PORTE.IN;
				if(((intlk_signal_state & (INTERLOCK_PIN)) == 0) ||
    140e:	89 2b       	or	r24, r25
    1410:	39 f0       	breq	.+14     	; 0x1420 <startAutoTune+0x322>
				(SOFT_INTERLOCK_DISABLE != config_parameters.config_soft_interlock))
				{
					processInterlock();
    1412:	0e 94 2d 2b 	call	0x565a	; 0x565a <processInterlock>
					start_intlk_timer = 1;  // enable level monitoring in idle loop
    1416:	81 e0       	ldi	r24, 0x01	; 1
    1418:	80 93 d5 25 	sts	0x25D5, r24	; 0x8025d5 <start_intlk_timer>
					frame_timer_start();
    141c:	0e 94 67 45 	call	0x8ace	; 0x8ace <frame_timer_start>
				}
			}
				
			// stop further auto tune processing in timing loop
			autotune_timing_flag = 0; 
    1420:	10 92 ce 22 	sts	0x22CE, r1	; 0x8022ce <autotune_timing_flag>
				
			if(autotune_verify_started)
    1424:	80 91 d0 22 	lds	r24, 0x22D0	; 0x8022d0 <autotune_verify_started>
    1428:	88 23       	and	r24, r24
    142a:	09 f4       	brne	.+2      	; 0x142e <startAutoTune+0x330>
    142c:	3e c0       	rjmp	.+124    	; 0x14aa <startAutoTune+0x3ac>
				// compare the ant tune current found during the initial auto tuning to
				// the value just computed (peak value) and if less find the different.
				// If the difference indicates a 50% reduction in antenna current, set 
				// the mistune LED, if not restart the timer for the  next verify 
				// session. 
				if((manual_current) < (higher_peak.peak_value))
    142e:	20 91 eb 22 	lds	r18, 0x22EB	; 0x8022eb <higher_peak+0x1>
    1432:	30 91 ec 22 	lds	r19, 0x22EC	; 0x8022ec <higher_peak+0x2>
    1436:	80 91 f4 22 	lds	r24, 0x22F4	; 0x8022f4 <manual_current>
    143a:	90 91 f5 22 	lds	r25, 0x22F5	; 0x8022f5 <manual_current+0x1>
    143e:	82 17       	cp	r24, r18
    1440:	93 07       	cpc	r25, r19
    1442:	60 f5       	brcc	.+88     	; 0x149c <startAutoTune+0x39e>
				{
					current_diff =
						((higher_peak.peak_value)-(manual_current));
    1444:	20 91 eb 22 	lds	r18, 0x22EB	; 0x8022eb <higher_peak+0x1>
    1448:	30 91 ec 22 	lds	r19, 0x22EC	; 0x8022ec <higher_peak+0x2>
    144c:	80 91 f4 22 	lds	r24, 0x22F4	; 0x8022f4 <manual_current>
    1450:	90 91 f5 22 	lds	r25, 0x22F5	; 0x8022f5 <manual_current+0x1>
				// If the difference indicates a 50% reduction in antenna current, set 
				// the mistune LED, if not restart the timer for the  next verify 
				// session. 
				if((manual_current) < (higher_peak.peak_value))
				{
					current_diff =
    1454:	a9 01       	movw	r20, r18
    1456:	48 1b       	sub	r20, r24
    1458:	59 0b       	sbc	r21, r25
    145a:	ca 01       	movw	r24, r20
    145c:	8a 83       	std	Y+2, r24	; 0x02
    145e:	9b 83       	std	Y+3, r25	; 0x03
						((higher_peak.peak_value)-(manual_current));
								
					if(current_diff > ((higher_peak.peak_value)/2))
    1460:	80 91 eb 22 	lds	r24, 0x22EB	; 0x8022eb <higher_peak+0x1>
    1464:	90 91 ec 22 	lds	r25, 0x22EC	; 0x8022ec <higher_peak+0x2>
    1468:	9c 01       	movw	r18, r24
    146a:	36 95       	lsr	r19
    146c:	27 95       	ror	r18
    146e:	8a 81       	ldd	r24, Y+2	; 0x02
    1470:	9b 81       	ldd	r25, Y+3	; 0x03
    1472:	28 17       	cp	r18, r24
    1474:	39 07       	cpc	r19, r25
    1476:	60 f4       	brcc	.+24     	; 0x1490 <startAutoTune+0x392>
					{
						// set mistune indication and LED
						config_parameters.ant_tune_mistune_ind = 1;
    1478:	81 e0       	ldi	r24, 0x01	; 1
    147a:	90 e0       	ldi	r25, 0x00	; 0
    147c:	80 93 19 26 	sts	0x2619, r24	; 0x802619 <config_parameters+0x10>
    1480:	90 93 1a 26 	sts	0x261A, r25	; 0x80261a <config_parameters+0x11>
						buildStatusPayload(PAYLOAD_MISS_TUNED);
    1484:	86 e0       	ldi	r24, 0x06	; 6
    1486:	0e 94 9a 2f 	call	0x5f34	; 0x5f34 <buildStatusPayload>
						misTuningBlinking();
    148a:	0e 94 f9 04 	call	0x9f2	; 0x9f2 <misTuningBlinking>
    148e:	0b c0       	rjmp	.+22     	; 0x14a6 <startAutoTune+0x3a8>
					}
					else //current is lower than initial autotune, but within tolerate
					{
						// reset timer for next verify tuning session
						GTimer_Refresh(autotune_verify_handler, G_TIMER_1H);
    1490:	80 91 3d 20 	lds	r24, 0x203D	; 0x80203d <autotune_verify_handler>
    1494:	6c e0       	ldi	r22, 0x0C	; 12
    1496:	0e 94 bc 22 	call	0x4578	; 0x4578 <GTimer_Refresh>
    149a:	05 c0       	rjmp	.+10     	; 0x14a6 <startAutoTune+0x3a8>
				}
				else // current is either the same or greater
				{
					// auto tuning is good (no mistune) restart timer for next 
					// verify tuning session
					GTimer_Refresh(autotune_verify_handler, G_TIMER_1H);
    149c:	80 91 3d 20 	lds	r24, 0x203D	; 0x80203d <autotune_verify_handler>
    14a0:	6c e0       	ldi	r22, 0x0C	; 12
    14a2:	0e 94 bc 22 	call	0x4578	; 0x4578 <GTimer_Refresh>
					//GTimer_Refresh(autotune_verify_handler, G_TIMER_30S);
				}
					
				autotune_verify_started = 0;
    14a6:	10 92 d0 22 	sts	0x22D0, r1	; 0x8022d0 <autotune_verify_started>
			}
				
			break;
    14aa:	00 00       	nop
		}
	}			
}
    14ac:	00 00       	nop
    14ae:	28 96       	adiw	r28, 0x08	; 8
    14b0:	cd bf       	out	0x3d, r28	; 61
    14b2:	de bf       	out	0x3e, r29	; 62
    14b4:	df 91       	pop	r29
    14b6:	cf 91       	pop	r28
    14b8:	08 95       	ret

000014ba <measureAutoTune>:


// global function
void measureAutoTune(void)
{
    14ba:	cf 93       	push	r28
    14bc:	df 93       	push	r29
    14be:	cd b7       	in	r28, 0x3d	; 61
    14c0:	de b7       	in	r29, 0x3e	; 62
	
	// During this state, ant current measurements and made and 
	// stored in an array
	// This test also locks out TX/RX cycles from being measured 
	// and stored while the previous 10 samples are being processed. 
	if(GET_AUTO_STATE(AUTO_STATE_MEAS))
    14c2:	80 91 b0 26 	lds	r24, 0x26B0	; 0x8026b0 <gAutoState>
    14c6:	81 30       	cpi	r24, 0x01	; 1
    14c8:	09 f0       	breq	.+2      	; 0x14cc <measureAutoTune+0x12>
    14ca:	40 c0       	rjmp	.+128    	; 0x154c <measureAutoTune+0x92>
	{
		autotune_settle_counter++;
    14cc:	80 91 f6 22 	lds	r24, 0x22F6	; 0x8022f6 <autotune_settle_counter.5385>
    14d0:	8f 5f       	subi	r24, 0xFF	; 255
    14d2:	80 93 f6 22 	sts	0x22F6, r24	; 0x8022f6 <autotune_settle_counter.5385>
		
		// Allow the new relay setting to settle for 20 TX/RX cycles
		// before taking samples
		if(autotune_settle_counter > AUTO_SETTLE_TIME)
    14d6:	80 91 f6 22 	lds	r24, 0x22F6	; 0x8022f6 <autotune_settle_counter.5385>
    14da:	85 31       	cpi	r24, 0x15	; 21
    14dc:	b8 f1       	brcs	.+110    	; 0x154c <measureAutoTune+0x92>
		{
			// Take 10 ant current samples and store away
			if(meas_array_index < AUTO_SAMPLE_TIME)
    14de:	80 91 f7 22 	lds	r24, 0x22F7	; 0x8022f7 <meas_array_index.5386>
    14e2:	8a 30       	cpi	r24, 0x0A	; 10
    14e4:	50 f5       	brcc	.+84     	; 0x153a <measureAutoTune+0x80>
			{
#if 0
				TEST_PORT.OUTTGL = TEST_PIN;
#endif
				adc0_start();
    14e6:	0e 94 b5 07 	call	0xf6a	; 0xf6a <adc0_start>
				
				do { } while ( !( ADC.INTFLAGS & ADC_CH0IF_bm) );	
    14ea:	80 e0       	ldi	r24, 0x00	; 0
    14ec:	92 e0       	ldi	r25, 0x02	; 2
    14ee:	fc 01       	movw	r30, r24
    14f0:	86 81       	ldd	r24, Z+6	; 0x06
    14f2:	88 2f       	mov	r24, r24
    14f4:	90 e0       	ldi	r25, 0x00	; 0
    14f6:	81 70       	andi	r24, 0x01	; 1
    14f8:	99 27       	eor	r25, r25
    14fa:	89 2b       	or	r24, r25
    14fc:	b1 f3       	breq	.-20     	; 0x14ea <measureAutoTune+0x30>
				autotune_meas_array[meas_array_index++] = ADC.CH0RES;
    14fe:	80 91 f7 22 	lds	r24, 0x22F7	; 0x8022f7 <meas_array_index.5386>
    1502:	91 e0       	ldi	r25, 0x01	; 1
    1504:	98 0f       	add	r25, r24
    1506:	90 93 f7 22 	sts	0x22F7, r25	; 0x8022f7 <meas_array_index.5386>
    150a:	88 2f       	mov	r24, r24
    150c:	90 e0       	ldi	r25, 0x00	; 0
    150e:	20 e0       	ldi	r18, 0x00	; 0
    1510:	32 e0       	ldi	r19, 0x02	; 2
    1512:	f9 01       	movw	r30, r18
    1514:	20 89       	ldd	r18, Z+16	; 0x10
    1516:	31 89       	ldd	r19, Z+17	; 0x11
    1518:	88 0f       	add	r24, r24
    151a:	99 1f       	adc	r25, r25
    151c:	8e 52       	subi	r24, 0x2E	; 46
    151e:	9d 4d       	sbci	r25, 0xDD	; 221
    1520:	fc 01       	movw	r30, r24
    1522:	20 83       	st	Z, r18
    1524:	31 83       	std	Z+1, r19	; 0x01
				ADC.INTFLAGS |= ADC_CH0IF_bm;	
    1526:	80 e0       	ldi	r24, 0x00	; 0
    1528:	92 e0       	ldi	r25, 0x02	; 2
    152a:	20 e0       	ldi	r18, 0x00	; 0
    152c:	32 e0       	ldi	r19, 0x02	; 2
    152e:	f9 01       	movw	r30, r18
    1530:	26 81       	ldd	r18, Z+6	; 0x06
    1532:	21 60       	ori	r18, 0x01	; 1
    1534:	fc 01       	movw	r30, r24
    1536:	26 83       	std	Z+6, r18	; 0x06
				autotune_settle_counter = 0;
				compareAutoTune();
			}
		}
	}
}
    1538:	09 c0       	rjmp	.+18     	; 0x154c <measureAutoTune+0x92>
				ADC.INTFLAGS |= ADC_CH0IF_bm;	
			}
			else // Send 10 samples to be averaged and compare to highest 
			     // peak found so far
			{
				SET_AUTO_STATE(AUTO_STATE_COMPARE);
    153a:	82 e0       	ldi	r24, 0x02	; 2
    153c:	80 93 b0 26 	sts	0x26B0, r24	; 0x8026b0 <gAutoState>
				meas_array_index = 0;
    1540:	10 92 f7 22 	sts	0x22F7, r1	; 0x8022f7 <meas_array_index.5386>
				autotune_settle_counter = 0;
    1544:	10 92 f6 22 	sts	0x22F6, r1	; 0x8022f6 <autotune_settle_counter.5385>
				compareAutoTune();
    1548:	0e 94 c0 0a 	call	0x1580	; 0x1580 <compareAutoTune>
			}
		}
	}
}
    154c:	00 00       	nop
    154e:	df 91       	pop	r29
    1550:	cf 91       	pop	r28
    1552:	08 95       	ret

00001554 <verifyTuning>:


// auto tune verification is activated from expired timer
// (call back function)
void verifyTuning(void)
{
    1554:	cf 93       	push	r28
    1556:	df 93       	push	r29
    1558:	cd b7       	in	r28, 0x3d	; 61
    155a:	de b7       	in	r29, 0x3e	; 62
	autotune_verify_flag = AUTOTUNE_VERIFY_EXECUTE;	
    155c:	81 e0       	ldi	r24, 0x01	; 1
    155e:	80 93 cf 22 	sts	0x22CF, r24	; 0x8022cf <autotune_verify_flag>
}
    1562:	00 00       	nop
    1564:	df 91       	pop	r29
    1566:	cf 91       	pop	r28
    1568:	08 95       	ret

0000156a <verifyovervolt>:

void verifyovervolt(void)
{
    156a:	cf 93       	push	r28
    156c:	df 93       	push	r29
    156e:	cd b7       	in	r28, 0x3d	; 61
    1570:	de b7       	in	r29, 0x3e	; 62
	autotune_overvoltmeas_flag = 1;
    1572:	81 e0       	ldi	r24, 0x01	; 1
    1574:	80 93 d1 22 	sts	0x22D1, r24	; 0x8022d1 <autotune_overvoltmeas_flag>
}
    1578:	00 00       	nop
    157a:	df 91       	pop	r29
    157c:	cf 91       	pop	r28
    157e:	08 95       	ret

00001580 <compareAutoTune>:
** Effected IO/HW: eeprom updates with new ant current, VPA level and TX PW 
**					for manual mode
**
*/
static void compareAutoTune(void)
{
    1580:	cf 93       	push	r28
    1582:	df 93       	push	r29
    1584:	cd b7       	in	r28, 0x3d	; 61
    1586:	de b7       	in	r29, 0x3e	; 62
    1588:	2a 97       	sbiw	r28, 0x0a	; 10
    158a:	cd bf       	out	0x3d, r28	; 61
    158c:	de bf       	out	0x3e, r29	; 62
	uint8_t i, return_status;
	unsigned long auto_tune_sum;
	uint16_t calc_crc = 0;
    158e:	19 86       	std	Y+9, r1	; 0x09
    1590:	1a 86       	std	Y+10, r1	; 0x0a
	uint16_t overvolt_current = 0;
    1592:	1e 82       	std	Y+6, r1	; 0x06
    1594:	1f 82       	std	Y+7, r1	; 0x07

	// start process ant samples if compare state.	
	if(GET_AUTO_STATE(AUTO_STATE_COMPARE))
    1596:	80 91 b0 26 	lds	r24, 0x26B0	; 0x8026b0 <gAutoState>
    159a:	82 30       	cpi	r24, 0x02	; 2
    159c:	09 f0       	breq	.+2      	; 0x15a0 <compareAutoTune+0x20>
    159e:	fe c1       	rjmp	.+1020   	; 0x199c <compareAutoTune+0x41c>
	{	
		auto_tune_sum = 0;
    15a0:	1a 82       	std	Y+2, r1	; 0x02
    15a2:	1b 82       	std	Y+3, r1	; 0x03
    15a4:	1c 82       	std	Y+4, r1	; 0x04
    15a6:	1d 82       	std	Y+5, r1	; 0x05
		SET_AUTO_STATE(AUTO_STATE_ADJ);
    15a8:	83 e0       	ldi	r24, 0x03	; 3
    15aa:	80 93 b0 26 	sts	0x26B0, r24	; 0x8026b0 <gAutoState>
				
		for(i=0; i<AUTO_SAMPLE_TIME; i++)
    15ae:	19 82       	std	Y+1, r1	; 0x01
    15b0:	1c c0       	rjmp	.+56     	; 0x15ea <compareAutoTune+0x6a>
		{
			auto_tune_sum += autotune_meas_array[i];
    15b2:	89 81       	ldd	r24, Y+1	; 0x01
    15b4:	88 2f       	mov	r24, r24
    15b6:	90 e0       	ldi	r25, 0x00	; 0
    15b8:	88 0f       	add	r24, r24
    15ba:	99 1f       	adc	r25, r25
    15bc:	8e 52       	subi	r24, 0x2E	; 46
    15be:	9d 4d       	sbci	r25, 0xDD	; 221
    15c0:	fc 01       	movw	r30, r24
    15c2:	80 81       	ld	r24, Z
    15c4:	91 81       	ldd	r25, Z+1	; 0x01
    15c6:	cc 01       	movw	r24, r24
    15c8:	a0 e0       	ldi	r26, 0x00	; 0
    15ca:	b0 e0       	ldi	r27, 0x00	; 0
    15cc:	2a 81       	ldd	r18, Y+2	; 0x02
    15ce:	3b 81       	ldd	r19, Y+3	; 0x03
    15d0:	4c 81       	ldd	r20, Y+4	; 0x04
    15d2:	5d 81       	ldd	r21, Y+5	; 0x05
    15d4:	82 0f       	add	r24, r18
    15d6:	93 1f       	adc	r25, r19
    15d8:	a4 1f       	adc	r26, r20
    15da:	b5 1f       	adc	r27, r21
    15dc:	8a 83       	std	Y+2, r24	; 0x02
    15de:	9b 83       	std	Y+3, r25	; 0x03
    15e0:	ac 83       	std	Y+4, r26	; 0x04
    15e2:	bd 83       	std	Y+5, r27	; 0x05
	if(GET_AUTO_STATE(AUTO_STATE_COMPARE))
	{	
		auto_tune_sum = 0;
		SET_AUTO_STATE(AUTO_STATE_ADJ);
				
		for(i=0; i<AUTO_SAMPLE_TIME; i++)
    15e4:	89 81       	ldd	r24, Y+1	; 0x01
    15e6:	8f 5f       	subi	r24, 0xFF	; 255
    15e8:	89 83       	std	Y+1, r24	; 0x01
    15ea:	89 81       	ldd	r24, Y+1	; 0x01
    15ec:	8a 30       	cpi	r24, 0x0A	; 10
    15ee:	08 f3       	brcs	.-62     	; 0x15b2 <compareAutoTune+0x32>
			auto_tune_sum += autotune_meas_array[i];
		}
		
		// if auto tune is selected, compared new value with old highest 
		// value and if higher, rewrite with new value.
		if(autotune_flag)
    15f0:	80 91 e6 22 	lds	r24, 0x22E6	; 0x8022e6 <autotune_flag>
    15f4:	88 23       	and	r24, r24
    15f6:	09 f4       	brne	.+2      	; 0x15fa <compareAutoTune+0x7a>
    15f8:	76 c0       	rjmp	.+236    	; 0x16e6 <compareAutoTune+0x166>
		{
			if((auto_tune_sum/AUTO_SAMPLE_TIME) > higher_peak.peak_value)
    15fa:	8a 81       	ldd	r24, Y+2	; 0x02
    15fc:	9b 81       	ldd	r25, Y+3	; 0x03
    15fe:	ac 81       	ldd	r26, Y+4	; 0x04
    1600:	bd 81       	ldd	r27, Y+5	; 0x05
    1602:	2a e0       	ldi	r18, 0x0A	; 10
    1604:	30 e0       	ldi	r19, 0x00	; 0
    1606:	40 e0       	ldi	r20, 0x00	; 0
    1608:	50 e0       	ldi	r21, 0x00	; 0
    160a:	bc 01       	movw	r22, r24
    160c:	cd 01       	movw	r24, r26
    160e:	0e 94 bc 50 	call	0xa178	; 0xa178 <__udivmodsi4>
    1612:	da 01       	movw	r26, r20
    1614:	c9 01       	movw	r24, r18
    1616:	9c 01       	movw	r18, r24
    1618:	ad 01       	movw	r20, r26
    161a:	80 91 eb 22 	lds	r24, 0x22EB	; 0x8022eb <higher_peak+0x1>
    161e:	90 91 ec 22 	lds	r25, 0x22EC	; 0x8022ec <higher_peak+0x2>
    1622:	cc 01       	movw	r24, r24
    1624:	a0 e0       	ldi	r26, 0x00	; 0
    1626:	b0 e0       	ldi	r27, 0x00	; 0
    1628:	82 17       	cp	r24, r18
    162a:	93 07       	cpc	r25, r19
    162c:	a4 07       	cpc	r26, r20
    162e:	b5 07       	cpc	r27, r21
    1630:	b0 f4       	brcc	.+44     	; 0x165e <compareAutoTune+0xde>
			{
				higher_peak.peak_value = auto_tune_sum/AUTO_SAMPLE_TIME;
    1632:	8a 81       	ldd	r24, Y+2	; 0x02
    1634:	9b 81       	ldd	r25, Y+3	; 0x03
    1636:	ac 81       	ldd	r26, Y+4	; 0x04
    1638:	bd 81       	ldd	r27, Y+5	; 0x05
    163a:	2a e0       	ldi	r18, 0x0A	; 10
    163c:	30 e0       	ldi	r19, 0x00	; 0
    163e:	40 e0       	ldi	r20, 0x00	; 0
    1640:	50 e0       	ldi	r21, 0x00	; 0
    1642:	bc 01       	movw	r22, r24
    1644:	cd 01       	movw	r24, r26
    1646:	0e 94 bc 50 	call	0xa178	; 0xa178 <__udivmodsi4>
    164a:	da 01       	movw	r26, r20
    164c:	c9 01       	movw	r24, r18
    164e:	80 93 eb 22 	sts	0x22EB, r24	; 0x8022eb <higher_peak+0x1>
    1652:	90 93 ec 22 	sts	0x22EC, r25	; 0x8022ec <higher_peak+0x2>
				higher_peak.peak_position = higher_peak.relay_position;
    1656:	80 91 f3 22 	lds	r24, 0x22F3	; 0x8022f3 <higher_peak+0x9>
    165a:	80 93 f2 22 	sts	0x22F2, r24	; 0x8022f2 <higher_peak+0x8>
			}
			
			++higher_peak.relay_position;
    165e:	80 91 f3 22 	lds	r24, 0x22F3	; 0x8022f3 <higher_peak+0x9>
    1662:	8f 5f       	subi	r24, 0xFF	; 255
    1664:	80 93 f3 22 	sts	0x22F3, r24	; 0x8022f3 <higher_peak+0x9>
			
			// Still more relay positions to compare
			if(higher_peak.relay_position < NUM_RELAY_POSITIONS)
    1668:	80 91 f3 22 	lds	r24, 0x22F3	; 0x8022f3 <higher_peak+0x9>
    166c:	80 32       	cpi	r24, 0x20	; 32
    166e:	38 f4       	brcc	.+14     	; 0x167e <compareAutoTune+0xfe>
			{
				return_status = adj_AutoTune(higher_peak.relay_position, AUTO_STATE_ADJ);
    1670:	80 91 f3 22 	lds	r24, 0x22F3	; 0x8022f3 <higher_peak+0x9>
    1674:	63 e0       	ldi	r22, 0x03	; 3
    1676:	0e 94 d5 0c 	call	0x19aa	; 0x19aa <adj_AutoTune>
    167a:	88 87       	std	Y+8, r24	; 0x08
			
			return_status = adj_AutoTune(config_parameters.ant_tune_relays, AUTO_STATE_COMP);
			SET_AUTO_STATE(AUTO_STATE_COMP);
		}
	}		
}	
    167c:	8f c1       	rjmp	.+798    	; 0x199c <compareAutoTune+0x41c>
			{
				return_status = adj_AutoTune(higher_peak.relay_position, AUTO_STATE_ADJ);
			}
			else  // Completed all 32 positions, mark auto tuning for completion
			{
				nvm_eeprom_erase_and_write_buffer(EEPROM_ZIRCON_USER_DEF_AUTOTUNE, 
    167e:	4a e0       	ldi	r20, 0x0A	; 10
    1680:	50 e0       	ldi	r21, 0x00	; 0
    1682:	6a ee       	ldi	r22, 0xEA	; 234
    1684:	72 e2       	ldi	r23, 0x22	; 34
    1686:	86 e2       	ldi	r24, 0x26	; 38
    1688:	90 e0       	ldi	r25, 0x00	; 0
    168a:	0e 94 ca 39 	call	0x7394	; 0x7394 <nvm_eeprom_erase_and_write_buffer>
									&higher_peak, sizeof(profileStructType));

				config_parameters.ant_tune_current = higher_peak.peak_value;
    168e:	80 91 eb 22 	lds	r24, 0x22EB	; 0x8022eb <higher_peak+0x1>
    1692:	90 91 ec 22 	lds	r25, 0x22EC	; 0x8022ec <higher_peak+0x2>
    1696:	80 93 15 26 	sts	0x2615, r24	; 0x802615 <config_parameters+0xc>
    169a:	90 93 16 26 	sts	0x2616, r25	; 0x802616 <config_parameters+0xd>
				config_parameters.ant_tune_relays = higher_peak.peak_position;
    169e:	80 91 f2 22 	lds	r24, 0x22F2	; 0x8022f2 <higher_peak+0x8>
    16a2:	88 2f       	mov	r24, r24
    16a4:	90 e0       	ldi	r25, 0x00	; 0
    16a6:	80 93 13 26 	sts	0x2613, r24	; 0x802613 <config_parameters+0xa>
    16aa:	90 93 14 26 	sts	0x2614, r25	; 0x802614 <config_parameters+0xb>
				nvm_eeprom_erase_and_write_buffer(EEPROM_ZIRCON_CONFIG_ANT_TUNE_RELAYS, &config_parameters.ant_tune_relays, 2); // just copy the Data from EEPROM
    16ae:	42 e0       	ldi	r20, 0x02	; 2
    16b0:	50 e0       	ldi	r21, 0x00	; 0
    16b2:	63 e1       	ldi	r22, 0x13	; 19
    16b4:	76 e2       	ldi	r23, 0x26	; 38
    16b6:	88 e0       	ldi	r24, 0x08	; 8
    16b8:	90 e0       	ldi	r25, 0x00	; 0
    16ba:	0e 94 ca 39 	call	0x7394	; 0x7394 <nvm_eeprom_erase_and_write_buffer>
				// calculate the new crc value
				calc_crc =  calculateCrcEeprom();
    16be:	0e 94 47 20 	call	0x408e	; 0x408e <calculateCrcEeprom>
    16c2:	89 87       	std	Y+9, r24	; 0x09
    16c4:	9a 87       	std	Y+10, r25	; 0x0a
				// write it back
				nvm_eeprom_erase_and_write_buffer(EEPROM_ZIRCON_CONFIG_CRC, &calc_crc, 2) ;// EEPROM_ZIRCON_CONFIG_CRC, &eeprom_crc, 2
    16c6:	ce 01       	movw	r24, r28
    16c8:	09 96       	adiw	r24, 0x09	; 9
    16ca:	42 e0       	ldi	r20, 0x02	; 2
    16cc:	50 e0       	ldi	r21, 0x00	; 0
    16ce:	bc 01       	movw	r22, r24
    16d0:	80 e0       	ldi	r24, 0x00	; 0
    16d2:	90 e0       	ldi	r25, 0x00	; 0
    16d4:	0e 94 ca 39 	call	0x7394	; 0x7394 <nvm_eeprom_erase_and_write_buffer>
				return_status = adj_AutoTune(higher_peak.peak_position, AUTO_STATE_COMP);
    16d8:	80 91 f2 22 	lds	r24, 0x22F2	; 0x8022f2 <higher_peak+0x8>
    16dc:	64 e0       	ldi	r22, 0x04	; 4
    16de:	0e 94 d5 0c 	call	0x19aa	; 0x19aa <adj_AutoTune>
    16e2:	88 87       	std	Y+8, r24	; 0x08
			
			return_status = adj_AutoTune(config_parameters.ant_tune_relays, AUTO_STATE_COMP);
			SET_AUTO_STATE(AUTO_STATE_COMP);
		}
	}		
}	
    16e4:	5b c1       	rjmp	.+694    	; 0x199c <compareAutoTune+0x41c>
		else  // manual tuning
		{
			// For this mode the results from the tuning are used to measure for a mistune
			// condition. This is done through the DMS tool via a 10 ten timer. If a 
			// mistune condition is detected, a flashing red LED will occur.
			if(autotune_dms_flag)
    16e6:	80 91 e7 22 	lds	r24, 0x22E7	; 0x8022e7 <autotune_dms_flag>
    16ea:	88 23       	and	r24, r24
    16ec:	b9 f1       	breq	.+110    	; 0x175c <compareAutoTune+0x1dc>
			{
				autotune_dms_flag = 0;
    16ee:	10 92 e7 22 	sts	0x22E7, r1	; 0x8022e7 <autotune_dms_flag>
				
				config_parameters.ant_tune_current = auto_tune_sum/AUTO_SAMPLE_TIME;
    16f2:	8a 81       	ldd	r24, Y+2	; 0x02
    16f4:	9b 81       	ldd	r25, Y+3	; 0x03
    16f6:	ac 81       	ldd	r26, Y+4	; 0x04
    16f8:	bd 81       	ldd	r27, Y+5	; 0x05
    16fa:	2a e0       	ldi	r18, 0x0A	; 10
    16fc:	30 e0       	ldi	r19, 0x00	; 0
    16fe:	40 e0       	ldi	r20, 0x00	; 0
    1700:	50 e0       	ldi	r21, 0x00	; 0
    1702:	bc 01       	movw	r22, r24
    1704:	cd 01       	movw	r24, r26
    1706:	0e 94 bc 50 	call	0xa178	; 0xa178 <__udivmodsi4>
    170a:	da 01       	movw	r26, r20
    170c:	c9 01       	movw	r24, r18
    170e:	80 93 15 26 	sts	0x2615, r24	; 0x802615 <config_parameters+0xc>
    1712:	90 93 16 26 	sts	0x2616, r25	; 0x802616 <config_parameters+0xd>
				
				// If antenna signal strength fall to 50% of original value a mistune 
				// condition is reported using the red flashing LED.
				if((config_parameters.ant_tune_current) < ((higher_peak.peak_value)/2))
    1716:	20 91 15 26 	lds	r18, 0x2615	; 0x802615 <config_parameters+0xc>
    171a:	30 91 16 26 	lds	r19, 0x2616	; 0x802616 <config_parameters+0xd>
    171e:	80 91 eb 22 	lds	r24, 0x22EB	; 0x8022eb <higher_peak+0x1>
    1722:	90 91 ec 22 	lds	r25, 0x22EC	; 0x8022ec <higher_peak+0x2>
    1726:	96 95       	lsr	r25
    1728:	87 95       	ror	r24
    172a:	28 17       	cp	r18, r24
    172c:	39 07       	cpc	r19, r25
    172e:	60 f4       	brcc	.+24     	; 0x1748 <compareAutoTune+0x1c8>
				{
					config_parameters.ant_tune_mistune_ind = 1;
    1730:	81 e0       	ldi	r24, 0x01	; 1
    1732:	90 e0       	ldi	r25, 0x00	; 0
    1734:	80 93 19 26 	sts	0x2619, r24	; 0x802619 <config_parameters+0x10>
    1738:	90 93 1a 26 	sts	0x261A, r25	; 0x80261a <config_parameters+0x11>
					buildStatusPayload(PAYLOAD_MISS_TUNED);
    173c:	86 e0       	ldi	r24, 0x06	; 6
    173e:	0e 94 9a 2f 	call	0x5f34	; 0x5f34 <buildStatusPayload>
					misTuningBlinking();
    1742:	0e 94 f9 04 	call	0x9f2	; 0x9f2 <misTuningBlinking>
    1746:	1f c1       	rjmp	.+574    	; 0x1986 <compareAutoTune+0x406>
				}
				else
				{
					config_parameters.ant_tune_mistune_ind = 0;
    1748:	10 92 19 26 	sts	0x2619, r1	; 0x802619 <config_parameters+0x10>
    174c:	10 92 1a 26 	sts	0x261A, r1	; 0x80261a <config_parameters+0x11>
					buildStatusPayload(PAYLOAD_TUNED);
    1750:	87 e0       	ldi	r24, 0x07	; 7
    1752:	0e 94 9a 2f 	call	0x5f34	; 0x5f34 <buildStatusPayload>
					misTuningBlinkingOff();
    1756:	0e 94 06 05 	call	0xa0c	; 0xa0c <misTuningBlinkingOff>
    175a:	15 c1       	rjmp	.+554    	; 0x1986 <compareAutoTune+0x406>
			}
			// This test for a overvoltage condition during normal operation after 
			// a given time period. If a overvoltage is detected a red flashing LED
			// indicates a overvoltage and the VPA level is reduce by one and the 
			// the overvoltage test iteration re-occurs 
			else if(autotune_overvolt_flag)
    175c:	80 91 e8 22 	lds	r24, 0x22E8	; 0x8022e8 <autotune_overvolt_flag>
    1760:	88 23       	and	r24, r24
    1762:	09 f4       	brne	.+2      	; 0x1766 <compareAutoTune+0x1e6>
    1764:	bb c0       	rjmp	.+374    	; 0x18dc <compareAutoTune+0x35c>
			{
				autotune_overvolt_flag = 0;
    1766:	10 92 e8 22 	sts	0x22E8, r1	; 0x8022e8 <autotune_overvolt_flag>
				
				overvolt_current = auto_tune_sum/AUTO_SAMPLE_TIME;
    176a:	8a 81       	ldd	r24, Y+2	; 0x02
    176c:	9b 81       	ldd	r25, Y+3	; 0x03
    176e:	ac 81       	ldd	r26, Y+4	; 0x04
    1770:	bd 81       	ldd	r27, Y+5	; 0x05
    1772:	2a e0       	ldi	r18, 0x0A	; 10
    1774:	30 e0       	ldi	r19, 0x00	; 0
    1776:	40 e0       	ldi	r20, 0x00	; 0
    1778:	50 e0       	ldi	r21, 0x00	; 0
    177a:	bc 01       	movw	r22, r24
    177c:	cd 01       	movw	r24, r26
    177e:	0e 94 bc 50 	call	0xa178	; 0xa178 <__udivmodsi4>
    1782:	da 01       	movw	r26, r20
    1784:	c9 01       	movw	r24, r18
    1786:	8e 83       	std	Y+6, r24	; 0x06
    1788:	9f 83       	std	Y+7, r25	; 0x07
				
				// test for over voltage
				if(overvolt_current > OV_THRESHOLD) // need to find over voltage level in place of 3000
    178a:	8e 81       	ldd	r24, Y+6	; 0x06
    178c:	9f 81       	ldd	r25, Y+7	; 0x07
    178e:	89 39       	cpi	r24, 0x99	; 153
    1790:	98 40       	sbci	r25, 0x08	; 8
    1792:	08 f4       	brcc	.+2      	; 0x1796 <compareAutoTune+0x216>
    1794:	9b c0       	rjmp	.+310    	; 0x18cc <compareAutoTune+0x34c>
				{
					config_parameters.ant_fault = 1;
    1796:	81 e0       	ldi	r24, 0x01	; 1
    1798:	90 e0       	ldi	r25, 0x00	; 0
    179a:	80 93 17 26 	sts	0x2617, r24	; 0x802617 <config_parameters+0xe>
    179e:	90 93 18 26 	sts	0x2618, r25	; 0x802618 <config_parameters+0xf>
					buildStatusPayload(PAYLOAD_VOLTAGE_OVER);
    17a2:	88 e0       	ldi	r24, 0x08	; 8
    17a4:	0e 94 9a 2f 	call	0x5f34	; 0x5f34 <buildStatusPayload>
					// turn on over voltage indication (LED) (keep on until reset)
					misTuningBlinking();
    17a8:	0e 94 f9 04 	call	0x9f2	; 0x9f2 <misTuningBlinking>
					
					// decrease VPA rail by 1, store in EEprom (check for default value?)
					// recal CRC for eeprom
					if(config_parameters.tx_power > 0)
    17ac:	80 91 1f 26 	lds	r24, 0x261F	; 0x80261f <config_parameters+0x16>
    17b0:	90 91 20 26 	lds	r25, 0x2620	; 0x802620 <config_parameters+0x17>
    17b4:	89 2b       	or	r24, r25
    17b6:	49 f0       	breq	.+18     	; 0x17ca <compareAutoTune+0x24a>
					{
						--(config_parameters.tx_power);
    17b8:	80 91 1f 26 	lds	r24, 0x261F	; 0x80261f <config_parameters+0x16>
    17bc:	90 91 20 26 	lds	r25, 0x2620	; 0x802620 <config_parameters+0x17>
    17c0:	01 97       	sbiw	r24, 0x01	; 1
    17c2:	80 93 1f 26 	sts	0x261F, r24	; 0x80261f <config_parameters+0x16>
    17c6:	90 93 20 26 	sts	0x2620, r25	; 0x802620 <config_parameters+0x17>
					}
					
					// Make sure to set the MS-bit before storing value in eeprom if it's a default
					// value.
					if (config_parameters.hi_low_ind)
    17ca:	80 91 27 26 	lds	r24, 0x2627	; 0x802627 <config_parameters+0x1e>
    17ce:	90 91 28 26 	lds	r25, 0x2628	; 0x802628 <config_parameters+0x1f>
    17d2:	89 2b       	or	r24, r25
    17d4:	91 f1       	breq	.+100    	; 0x183a <compareAutoTune+0x2ba>
					{
						config_parameters.config_hi_power = config_parameters.tx_power;
    17d6:	80 91 1f 26 	lds	r24, 0x261F	; 0x80261f <config_parameters+0x16>
    17da:	90 91 20 26 	lds	r25, 0x2620	; 0x802620 <config_parameters+0x17>
    17de:	80 93 37 26 	sts	0x2637, r24	; 0x802637 <config_parameters+0x2e>
    17e2:	90 93 38 26 	sts	0x2638, r25	; 0x802638 <config_parameters+0x2f>
						if (DEFAULT_TX_POWER_HI == config_parameters.tx_power )
    17e6:	80 91 1f 26 	lds	r24, 0x261F	; 0x80261f <config_parameters+0x16>
    17ea:	90 91 20 26 	lds	r25, 0x2620	; 0x802620 <config_parameters+0x17>
    17ee:	46 97       	sbiw	r24, 0x16	; 22
    17f0:	d9 f4       	brne	.+54     	; 0x1828 <compareAutoTune+0x2a8>
						{
							Set_bits(config_parameters.config_hi_power, DISPLAY_DEFAULT_DMS);
    17f2:	80 91 37 26 	lds	r24, 0x2637	; 0x802637 <config_parameters+0x2e>
    17f6:	90 91 38 26 	lds	r25, 0x2638	; 0x802638 <config_parameters+0x2f>
    17fa:	90 68       	ori	r25, 0x80	; 128
    17fc:	80 93 37 26 	sts	0x2637, r24	; 0x802637 <config_parameters+0x2e>
    1800:	90 93 38 26 	sts	0x2638, r25	; 0x802638 <config_parameters+0x2f>
							nvm_eeprom_erase_and_write_buffer(EEPROM_ZIRCON_CONFIG_HI_POWER, &config_parameters.config_hi_power, 2);// Write 2 byte  data to EEPROM
    1804:	42 e0       	ldi	r20, 0x02	; 2
    1806:	50 e0       	ldi	r21, 0x00	; 0
    1808:	67 e3       	ldi	r22, 0x37	; 55
    180a:	76 e2       	ldi	r23, 0x26	; 38
    180c:	80 e1       	ldi	r24, 0x10	; 16
    180e:	90 e0       	ldi	r25, 0x00	; 0
    1810:	0e 94 ca 39 	call	0x7394	; 0x7394 <nvm_eeprom_erase_and_write_buffer>
							Clr_bits(config_parameters.config_hi_power, DISPLAY_DEFAULT_DMS);
    1814:	80 91 37 26 	lds	r24, 0x2637	; 0x802637 <config_parameters+0x2e>
    1818:	90 91 38 26 	lds	r25, 0x2638	; 0x802638 <config_parameters+0x2f>
    181c:	9f 77       	andi	r25, 0x7F	; 127
    181e:	80 93 37 26 	sts	0x2637, r24	; 0x802637 <config_parameters+0x2e>
    1822:	90 93 38 26 	sts	0x2638, r25	; 0x802638 <config_parameters+0x2f>
    1826:	3a c0       	rjmp	.+116    	; 0x189c <compareAutoTune+0x31c>
						}
						else
						{
							nvm_eeprom_erase_and_write_buffer(EEPROM_ZIRCON_CONFIG_HI_POWER, &config_parameters.config_hi_power, 2);
    1828:	42 e0       	ldi	r20, 0x02	; 2
    182a:	50 e0       	ldi	r21, 0x00	; 0
    182c:	67 e3       	ldi	r22, 0x37	; 55
    182e:	76 e2       	ldi	r23, 0x26	; 38
    1830:	80 e1       	ldi	r24, 0x10	; 16
    1832:	90 e0       	ldi	r25, 0x00	; 0
    1834:	0e 94 ca 39 	call	0x7394	; 0x7394 <nvm_eeprom_erase_and_write_buffer>
    1838:	31 c0       	rjmp	.+98     	; 0x189c <compareAutoTune+0x31c>
						}
					}
					else
					{
						config_parameters.config_lo_power = config_parameters.tx_power;
    183a:	80 91 1f 26 	lds	r24, 0x261F	; 0x80261f <config_parameters+0x16>
    183e:	90 91 20 26 	lds	r25, 0x2620	; 0x802620 <config_parameters+0x17>
    1842:	80 93 39 26 	sts	0x2639, r24	; 0x802639 <config_parameters+0x30>
    1846:	90 93 3a 26 	sts	0x263A, r25	; 0x80263a <config_parameters+0x31>
						if (DEFAULT_TX_POWER_LO == config_parameters.tx_power )
    184a:	80 91 1f 26 	lds	r24, 0x261F	; 0x80261f <config_parameters+0x16>
    184e:	90 91 20 26 	lds	r25, 0x2620	; 0x802620 <config_parameters+0x17>
    1852:	08 97       	sbiw	r24, 0x08	; 8
    1854:	d9 f4       	brne	.+54     	; 0x188c <compareAutoTune+0x30c>
						{
							Set_bits(config_parameters.config_lo_power, DISPLAY_DEFAULT_DMS);
    1856:	80 91 39 26 	lds	r24, 0x2639	; 0x802639 <config_parameters+0x30>
    185a:	90 91 3a 26 	lds	r25, 0x263A	; 0x80263a <config_parameters+0x31>
    185e:	90 68       	ori	r25, 0x80	; 128
    1860:	80 93 39 26 	sts	0x2639, r24	; 0x802639 <config_parameters+0x30>
    1864:	90 93 3a 26 	sts	0x263A, r25	; 0x80263a <config_parameters+0x31>
							nvm_eeprom_erase_and_write_buffer(EEPROM_ZIRCON_CONFIG_LO_POWER, &config_parameters.config_lo_power, 2);// Write 2 byte  data to EEPROM
    1868:	42 e0       	ldi	r20, 0x02	; 2
    186a:	50 e0       	ldi	r21, 0x00	; 0
    186c:	69 e3       	ldi	r22, 0x39	; 57
    186e:	76 e2       	ldi	r23, 0x26	; 38
    1870:	82 e2       	ldi	r24, 0x22	; 34
    1872:	90 e0       	ldi	r25, 0x00	; 0
    1874:	0e 94 ca 39 	call	0x7394	; 0x7394 <nvm_eeprom_erase_and_write_buffer>
							Clr_bits(config_parameters.tx_power, DISPLAY_DEFAULT_DMS);
    1878:	80 91 1f 26 	lds	r24, 0x261F	; 0x80261f <config_parameters+0x16>
    187c:	90 91 20 26 	lds	r25, 0x2620	; 0x802620 <config_parameters+0x17>
    1880:	9f 77       	andi	r25, 0x7F	; 127
    1882:	80 93 1f 26 	sts	0x261F, r24	; 0x80261f <config_parameters+0x16>
    1886:	90 93 20 26 	sts	0x2620, r25	; 0x802620 <config_parameters+0x17>
    188a:	08 c0       	rjmp	.+16     	; 0x189c <compareAutoTune+0x31c>
						}
						else
						{
							nvm_eeprom_erase_and_write_buffer(EEPROM_ZIRCON_CONFIG_LO_POWER, &config_parameters.config_lo_power, 2);
    188c:	42 e0       	ldi	r20, 0x02	; 2
    188e:	50 e0       	ldi	r21, 0x00	; 0
    1890:	69 e3       	ldi	r22, 0x39	; 57
    1892:	76 e2       	ldi	r23, 0x26	; 38
    1894:	82 e2       	ldi	r24, 0x22	; 34
    1896:	90 e0       	ldi	r25, 0x00	; 0
    1898:	0e 94 ca 39 	call	0x7394	; 0x7394 <nvm_eeprom_erase_and_write_buffer>
						}
					}
					
					calc_crc =  calculateCrcEeprom();
    189c:	0e 94 47 20 	call	0x408e	; 0x408e <calculateCrcEeprom>
    18a0:	89 87       	std	Y+9, r24	; 0x09
    18a2:	9a 87       	std	Y+10, r25	; 0x0a
					nvm_eeprom_erase_and_write_buffer(EEPROM_ZIRCON_CONFIG_CRC, &calc_crc, 2) ;// EEPROM_ZIRCON_CONFIG_CRC, &eeprom_crc, 2
    18a4:	ce 01       	movw	r24, r28
    18a6:	09 96       	adiw	r24, 0x09	; 9
    18a8:	42 e0       	ldi	r20, 0x02	; 2
    18aa:	50 e0       	ldi	r21, 0x00	; 0
    18ac:	bc 01       	movw	r22, r24
    18ae:	80 e0       	ldi	r24, 0x00	; 0
    18b0:	90 e0       	ldi	r25, 0x00	; 0
    18b2:	0e 94 ca 39 	call	0x7394	; 0x7394 <nvm_eeprom_erase_and_write_buffer>
							
					// Start next measurement for overvoltage (set flag for main() )
					if(config_parameters.tx_power > 0)
    18b6:	80 91 1f 26 	lds	r24, 0x261F	; 0x80261f <config_parameters+0x16>
    18ba:	90 91 20 26 	lds	r25, 0x2620	; 0x802620 <config_parameters+0x17>
    18be:	89 2b       	or	r24, r25
    18c0:	09 f4       	brne	.+2      	; 0x18c4 <compareAutoTune+0x344>
    18c2:	61 c0       	rjmp	.+194    	; 0x1986 <compareAutoTune+0x406>
					{
						autotune_overvoltmeas_flag = 1;
    18c4:	81 e0       	ldi	r24, 0x01	; 1
    18c6:	80 93 d1 22 	sts	0x22D1, r24	; 0x8022d1 <autotune_overvoltmeas_flag>
    18ca:	5d c0       	rjmp	.+186    	; 0x1986 <compareAutoTune+0x406>
						
					}
				}
				else  // no overvoltage condition
				{
					config_parameters.ant_fault = 0;
    18cc:	10 92 17 26 	sts	0x2617, r1	; 0x802617 <config_parameters+0xe>
    18d0:	10 92 18 26 	sts	0x2618, r1	; 0x802618 <config_parameters+0xf>
					buildStatusPayload(PAYLOAD_VOLTAGE_NORMAL);
    18d4:	89 e0       	ldi	r24, 0x09	; 9
    18d6:	0e 94 9a 2f 	call	0x5f34	; 0x5f34 <buildStatusPayload>
    18da:	55 c0       	rjmp	.+170    	; 0x1986 <compareAutoTune+0x406>
				}
				
			}
			// This is used to test for an overvoltage condition during a DMS session.
			else if(autotune_dmsOV_flag)
    18dc:	80 91 e9 22 	lds	r24, 0x22E9	; 0x8022e9 <autotune_dmsOV_flag>
    18e0:	88 23       	and	r24, r24
    18e2:	69 f1       	breq	.+90     	; 0x193e <compareAutoTune+0x3be>
			{
				autotune_dmsOV_flag = 0;
    18e4:	10 92 e9 22 	sts	0x22E9, r1	; 0x8022e9 <autotune_dmsOV_flag>
				
				overvolt_current = auto_tune_sum/AUTO_SAMPLE_TIME;
    18e8:	8a 81       	ldd	r24, Y+2	; 0x02
    18ea:	9b 81       	ldd	r25, Y+3	; 0x03
    18ec:	ac 81       	ldd	r26, Y+4	; 0x04
    18ee:	bd 81       	ldd	r27, Y+5	; 0x05
    18f0:	2a e0       	ldi	r18, 0x0A	; 10
    18f2:	30 e0       	ldi	r19, 0x00	; 0
    18f4:	40 e0       	ldi	r20, 0x00	; 0
    18f6:	50 e0       	ldi	r21, 0x00	; 0
    18f8:	bc 01       	movw	r22, r24
    18fa:	cd 01       	movw	r24, r26
    18fc:	0e 94 bc 50 	call	0xa178	; 0xa178 <__udivmodsi4>
    1900:	da 01       	movw	r26, r20
    1902:	c9 01       	movw	r24, r18
    1904:	8e 83       	std	Y+6, r24	; 0x06
    1906:	9f 83       	std	Y+7, r25	; 0x07
								
				// test for over voltage
				if(overvolt_current > OV_THRESHOLD) // need to find over voltage level in place of 3000
    1908:	8e 81       	ldd	r24, Y+6	; 0x06
    190a:	9f 81       	ldd	r25, Y+7	; 0x07
    190c:	89 39       	cpi	r24, 0x99	; 153
    190e:	98 40       	sbci	r25, 0x08	; 8
    1910:	60 f0       	brcs	.+24     	; 0x192a <compareAutoTune+0x3aa>
				{
					config_parameters.ant_fault = 1;
    1912:	81 e0       	ldi	r24, 0x01	; 1
    1914:	90 e0       	ldi	r25, 0x00	; 0
    1916:	80 93 17 26 	sts	0x2617, r24	; 0x802617 <config_parameters+0xe>
    191a:	90 93 18 26 	sts	0x2618, r25	; 0x802618 <config_parameters+0xf>
					buildStatusPayload(PAYLOAD_VOLTAGE_OVER);
    191e:	88 e0       	ldi	r24, 0x08	; 8
    1920:	0e 94 9a 2f 	call	0x5f34	; 0x5f34 <buildStatusPayload>
					misTuningBlinking();
    1924:	0e 94 f9 04 	call	0x9f2	; 0x9f2 <misTuningBlinking>
    1928:	2e c0       	rjmp	.+92     	; 0x1986 <compareAutoTune+0x406>
				}
				else
				{
					config_parameters.ant_fault = 0;
    192a:	10 92 17 26 	sts	0x2617, r1	; 0x802617 <config_parameters+0xe>
    192e:	10 92 18 26 	sts	0x2618, r1	; 0x802618 <config_parameters+0xf>
					buildStatusPayload(PAYLOAD_VOLTAGE_NORMAL);
    1932:	89 e0       	ldi	r24, 0x09	; 9
    1934:	0e 94 9a 2f 	call	0x5f34	; 0x5f34 <buildStatusPayload>
					misTuningBlinkingOff();
    1938:	0e 94 06 05 	call	0xa0c	; 0xa0c <misTuningBlinkingOff>
    193c:	24 c0       	rjmp	.+72     	; 0x1986 <compareAutoTune+0x406>
			}
			else  // manual tuning setting 
			{
				// write new current value, TW PW, VPA and frame rate to reproduce
				// the conditions of the measurement.
				config_parameters.ant_tune_current = auto_tune_sum/AUTO_SAMPLE_TIME;
    193e:	8a 81       	ldd	r24, Y+2	; 0x02
    1940:	9b 81       	ldd	r25, Y+3	; 0x03
    1942:	ac 81       	ldd	r26, Y+4	; 0x04
    1944:	bd 81       	ldd	r27, Y+5	; 0x05
    1946:	2a e0       	ldi	r18, 0x0A	; 10
    1948:	30 e0       	ldi	r19, 0x00	; 0
    194a:	40 e0       	ldi	r20, 0x00	; 0
    194c:	50 e0       	ldi	r21, 0x00	; 0
    194e:	bc 01       	movw	r22, r24
    1950:	cd 01       	movw	r24, r26
    1952:	0e 94 bc 50 	call	0xa178	; 0xa178 <__udivmodsi4>
    1956:	da 01       	movw	r26, r20
    1958:	c9 01       	movw	r24, r18
    195a:	80 93 15 26 	sts	0x2615, r24	; 0x802615 <config_parameters+0xc>
    195e:	90 93 16 26 	sts	0x2616, r25	; 0x802616 <config_parameters+0xd>
				manual_current = auto_tune_sum/AUTO_SAMPLE_TIME;
    1962:	8a 81       	ldd	r24, Y+2	; 0x02
    1964:	9b 81       	ldd	r25, Y+3	; 0x03
    1966:	ac 81       	ldd	r26, Y+4	; 0x04
    1968:	bd 81       	ldd	r27, Y+5	; 0x05
    196a:	2a e0       	ldi	r18, 0x0A	; 10
    196c:	30 e0       	ldi	r19, 0x00	; 0
    196e:	40 e0       	ldi	r20, 0x00	; 0
    1970:	50 e0       	ldi	r21, 0x00	; 0
    1972:	bc 01       	movw	r22, r24
    1974:	cd 01       	movw	r24, r26
    1976:	0e 94 bc 50 	call	0xa178	; 0xa178 <__udivmodsi4>
    197a:	da 01       	movw	r26, r20
    197c:	c9 01       	movw	r24, r18
    197e:	80 93 f4 22 	sts	0x22F4, r24	; 0x8022f4 <manual_current>
    1982:	90 93 f5 22 	sts	0x22F5, r25	; 0x8022f5 <manual_current+0x1>
				nvm_eeprom_erase_and_write_buffer(EEPROM_ZIRCON_USER_DEF_AUTOTUNE, 
											&higher_peak, sizeof(profileStructType));
#endif
			}
			
			return_status = adj_AutoTune(config_parameters.ant_tune_relays, AUTO_STATE_COMP);
    1986:	80 91 13 26 	lds	r24, 0x2613	; 0x802613 <config_parameters+0xa>
    198a:	90 91 14 26 	lds	r25, 0x2614	; 0x802614 <config_parameters+0xb>
    198e:	64 e0       	ldi	r22, 0x04	; 4
    1990:	0e 94 d5 0c 	call	0x19aa	; 0x19aa <adj_AutoTune>
    1994:	88 87       	std	Y+8, r24	; 0x08
			SET_AUTO_STATE(AUTO_STATE_COMP);
    1996:	84 e0       	ldi	r24, 0x04	; 4
    1998:	80 93 b0 26 	sts	0x26B0, r24	; 0x8026b0 <gAutoState>
		}
	}		
}	
    199c:	00 00       	nop
    199e:	2a 96       	adiw	r28, 0x0a	; 10
    19a0:	cd bf       	out	0x3d, r28	; 61
    19a2:	de bf       	out	0x3e, r29	; 62
    19a4:	df 91       	pop	r29
    19a6:	cf 91       	pop	r28
    19a8:	08 95       	ret

000019aa <adj_AutoTune>:
**
** Effected IO/HW:
**
*/
static uint8_t adj_AutoTune(uint8_t adj_results, uint8_t autotune_state)
{
    19aa:	cf 93       	push	r28
    19ac:	df 93       	push	r29
    19ae:	00 d0       	rcall	.+0      	; 0x19b0 <adj_AutoTune+0x6>
    19b0:	00 d0       	rcall	.+0      	; 0x19b2 <adj_AutoTune+0x8>
    19b2:	cd b7       	in	r28, 0x3d	; 61
    19b4:	de b7       	in	r29, 0x3e	; 62
    19b6:	8b 83       	std	Y+3, r24	; 0x03
    19b8:	6c 83       	std	Y+4, r22	; 0x04
	uint8_t i;
	uint8_t return_status = AUTO_FAIL;
    19ba:	1a 82       	std	Y+2, r1	; 0x02
	
	// Make sure the incoming relay bit map is within range (0-31) + 1 for
	// final setting.
	if((adj_results >= 0) && (adj_results < NUM_RELAY_POSITIONS+1))
    19bc:	8b 81       	ldd	r24, Y+3	; 0x03
    19be:	81 32       	cpi	r24, 0x21	; 33
    19c0:	08 f0       	brcs	.+2      	; 0x19c4 <adj_AutoTune+0x1a>
    19c2:	98 c0       	rjmp	.+304    	; 0x1af4 <adj_AutoTune+0x14a>
	{
		for(i=0; i<NUM_RELAY_GPIO; i++) // transverse all bit positions in bit map
    19c4:	19 82       	std	Y+1, r1	; 0x01
    19c6:	76 c0       	rjmp	.+236    	; 0x1ab4 <adj_AutoTune+0x10a>
		{
			// Shift each bit to LS positions and evaluate for set/clear condition 
			// for each relay position
			if((adj_results >> i) & RELAY_MASK) 
    19c8:	8b 81       	ldd	r24, Y+3	; 0x03
    19ca:	88 2f       	mov	r24, r24
    19cc:	90 e0       	ldi	r25, 0x00	; 0
    19ce:	29 81       	ldd	r18, Y+1	; 0x01
    19d0:	22 2f       	mov	r18, r18
    19d2:	30 e0       	ldi	r19, 0x00	; 0
    19d4:	02 c0       	rjmp	.+4      	; 0x19da <adj_AutoTune+0x30>
    19d6:	95 95       	asr	r25
    19d8:	87 95       	ror	r24
    19da:	2a 95       	dec	r18
    19dc:	e2 f7       	brpl	.-8      	; 0x19d6 <adj_AutoTune+0x2c>
    19de:	81 70       	andi	r24, 0x01	; 1
    19e0:	99 27       	eor	r25, r25
    19e2:	89 2b       	or	r24, r25
    19e4:	91 f1       	breq	.+100    	; 0x1a4a <adj_AutoTune+0xa0>
			{
				switch(i) // set the relay position
    19e6:	89 81       	ldd	r24, Y+1	; 0x01
    19e8:	88 2f       	mov	r24, r24
    19ea:	90 e0       	ldi	r25, 0x00	; 0
    19ec:	82 30       	cpi	r24, 0x02	; 2
    19ee:	91 05       	cpc	r25, r1
    19f0:	d1 f0       	breq	.+52     	; 0x1a26 <adj_AutoTune+0x7c>
    19f2:	83 30       	cpi	r24, 0x03	; 3
    19f4:	91 05       	cpc	r25, r1
    19f6:	2c f4       	brge	.+10     	; 0x1a02 <adj_AutoTune+0x58>
    19f8:	00 97       	sbiw	r24, 0x00	; 0
    19fa:	49 f0       	breq	.+18     	; 0x1a0e <adj_AutoTune+0x64>
    19fc:	01 97       	sbiw	r24, 0x01	; 1
    19fe:	69 f0       	breq	.+26     	; 0x1a1a <adj_AutoTune+0x70>
					case 3: TUNE_RELAY3_PORT.OUTSET = TUNE_RELAY3_PIN; break;
			
					case 4: TUNE_RELAY4_PORT.OUTSET = TUNE_RELAY4_PIN; break;
			
					default:
					break;
    1a00:	56 c0       	rjmp	.+172    	; 0x1aae <adj_AutoTune+0x104>
		{
			// Shift each bit to LS positions and evaluate for set/clear condition 
			// for each relay position
			if((adj_results >> i) & RELAY_MASK) 
			{
				switch(i) // set the relay position
    1a02:	83 30       	cpi	r24, 0x03	; 3
    1a04:	91 05       	cpc	r25, r1
    1a06:	a9 f0       	breq	.+42     	; 0x1a32 <adj_AutoTune+0x88>
    1a08:	04 97       	sbiw	r24, 0x04	; 4
    1a0a:	c9 f0       	breq	.+50     	; 0x1a3e <adj_AutoTune+0x94>
					case 3: TUNE_RELAY3_PORT.OUTSET = TUNE_RELAY3_PIN; break;
			
					case 4: TUNE_RELAY4_PORT.OUTSET = TUNE_RELAY4_PIN; break;
			
					default:
					break;
    1a0c:	50 c0       	rjmp	.+160    	; 0x1aae <adj_AutoTune+0x104>
			// for each relay position
			if((adj_results >> i) & RELAY_MASK) 
			{
				switch(i) // set the relay position
				{
					case 0: TUNE_RELAY0_PORT.OUTSET = TUNE_RELAY0_PIN; break;
    1a0e:	80 ea       	ldi	r24, 0xA0	; 160
    1a10:	96 e0       	ldi	r25, 0x06	; 6
    1a12:	21 e0       	ldi	r18, 0x01	; 1
    1a14:	fc 01       	movw	r30, r24
    1a16:	25 83       	std	Z+5, r18	; 0x05
    1a18:	4a c0       	rjmp	.+148    	; 0x1aae <adj_AutoTune+0x104>
			
					case 1: TUNE_RELAY1_PORT.OUTSET = TUNE_RELAY1_PIN; break;
    1a1a:	80 ea       	ldi	r24, 0xA0	; 160
    1a1c:	96 e0       	ldi	r25, 0x06	; 6
    1a1e:	22 e0       	ldi	r18, 0x02	; 2
    1a20:	fc 01       	movw	r30, r24
    1a22:	25 83       	std	Z+5, r18	; 0x05
    1a24:	44 c0       	rjmp	.+136    	; 0x1aae <adj_AutoTune+0x104>
			
					case 2: TUNE_RELAY2_PORT.OUTSET = TUNE_RELAY2_PIN; break;
    1a26:	80 ea       	ldi	r24, 0xA0	; 160
    1a28:	96 e0       	ldi	r25, 0x06	; 6
    1a2a:	24 e0       	ldi	r18, 0x04	; 4
    1a2c:	fc 01       	movw	r30, r24
    1a2e:	25 83       	std	Z+5, r18	; 0x05
    1a30:	3e c0       	rjmp	.+124    	; 0x1aae <adj_AutoTune+0x104>
			
					case 3: TUNE_RELAY3_PORT.OUTSET = TUNE_RELAY3_PIN; break;
    1a32:	80 ea       	ldi	r24, 0xA0	; 160
    1a34:	96 e0       	ldi	r25, 0x06	; 6
    1a36:	28 e0       	ldi	r18, 0x08	; 8
    1a38:	fc 01       	movw	r30, r24
    1a3a:	25 83       	std	Z+5, r18	; 0x05
    1a3c:	38 c0       	rjmp	.+112    	; 0x1aae <adj_AutoTune+0x104>
			
					case 4: TUNE_RELAY4_PORT.OUTSET = TUNE_RELAY4_PIN; break;
    1a3e:	80 ea       	ldi	r24, 0xA0	; 160
    1a40:	96 e0       	ldi	r25, 0x06	; 6
    1a42:	20 e1       	ldi	r18, 0x10	; 16
    1a44:	fc 01       	movw	r30, r24
    1a46:	25 83       	std	Z+5, r18	; 0x05
    1a48:	32 c0       	rjmp	.+100    	; 0x1aae <adj_AutoTune+0x104>
					break;
				}
			}
			else
			{
				switch(i) // clear the relay position
    1a4a:	89 81       	ldd	r24, Y+1	; 0x01
    1a4c:	88 2f       	mov	r24, r24
    1a4e:	90 e0       	ldi	r25, 0x00	; 0
    1a50:	82 30       	cpi	r24, 0x02	; 2
    1a52:	91 05       	cpc	r25, r1
    1a54:	d1 f0       	breq	.+52     	; 0x1a8a <adj_AutoTune+0xe0>
    1a56:	83 30       	cpi	r24, 0x03	; 3
    1a58:	91 05       	cpc	r25, r1
    1a5a:	2c f4       	brge	.+10     	; 0x1a66 <adj_AutoTune+0xbc>
    1a5c:	00 97       	sbiw	r24, 0x00	; 0
    1a5e:	49 f0       	breq	.+18     	; 0x1a72 <adj_AutoTune+0xc8>
    1a60:	01 97       	sbiw	r24, 0x01	; 1
    1a62:	69 f0       	breq	.+26     	; 0x1a7e <adj_AutoTune+0xd4>
					case 3: TUNE_RELAY3_PORT.OUTCLR = TUNE_RELAY3_PIN; break;
				
					case 4: TUNE_RELAY4_PORT.OUTCLR = TUNE_RELAY4_PIN; break;
				
					default:
					break;
    1a64:	24 c0       	rjmp	.+72     	; 0x1aae <adj_AutoTune+0x104>
					break;
				}
			}
			else
			{
				switch(i) // clear the relay position
    1a66:	83 30       	cpi	r24, 0x03	; 3
    1a68:	91 05       	cpc	r25, r1
    1a6a:	a9 f0       	breq	.+42     	; 0x1a96 <adj_AutoTune+0xec>
    1a6c:	04 97       	sbiw	r24, 0x04	; 4
    1a6e:	c9 f0       	breq	.+50     	; 0x1aa2 <adj_AutoTune+0xf8>
					case 3: TUNE_RELAY3_PORT.OUTCLR = TUNE_RELAY3_PIN; break;
				
					case 4: TUNE_RELAY4_PORT.OUTCLR = TUNE_RELAY4_PIN; break;
				
					default:
					break;
    1a70:	1e c0       	rjmp	.+60     	; 0x1aae <adj_AutoTune+0x104>
			}
			else
			{
				switch(i) // clear the relay position
				{
					case 0: TUNE_RELAY0_PORT.OUTCLR = TUNE_RELAY0_PIN; break;
    1a72:	80 ea       	ldi	r24, 0xA0	; 160
    1a74:	96 e0       	ldi	r25, 0x06	; 6
    1a76:	21 e0       	ldi	r18, 0x01	; 1
    1a78:	fc 01       	movw	r30, r24
    1a7a:	26 83       	std	Z+6, r18	; 0x06
    1a7c:	18 c0       	rjmp	.+48     	; 0x1aae <adj_AutoTune+0x104>
				
					case 1: TUNE_RELAY1_PORT.OUTCLR = TUNE_RELAY1_PIN; break;
    1a7e:	80 ea       	ldi	r24, 0xA0	; 160
    1a80:	96 e0       	ldi	r25, 0x06	; 6
    1a82:	22 e0       	ldi	r18, 0x02	; 2
    1a84:	fc 01       	movw	r30, r24
    1a86:	26 83       	std	Z+6, r18	; 0x06
    1a88:	12 c0       	rjmp	.+36     	; 0x1aae <adj_AutoTune+0x104>
				
					case 2: TUNE_RELAY2_PORT.OUTCLR = TUNE_RELAY2_PIN; break;
    1a8a:	80 ea       	ldi	r24, 0xA0	; 160
    1a8c:	96 e0       	ldi	r25, 0x06	; 6
    1a8e:	24 e0       	ldi	r18, 0x04	; 4
    1a90:	fc 01       	movw	r30, r24
    1a92:	26 83       	std	Z+6, r18	; 0x06
    1a94:	0c c0       	rjmp	.+24     	; 0x1aae <adj_AutoTune+0x104>
				
					case 3: TUNE_RELAY3_PORT.OUTCLR = TUNE_RELAY3_PIN; break;
    1a96:	80 ea       	ldi	r24, 0xA0	; 160
    1a98:	96 e0       	ldi	r25, 0x06	; 6
    1a9a:	28 e0       	ldi	r18, 0x08	; 8
    1a9c:	fc 01       	movw	r30, r24
    1a9e:	26 83       	std	Z+6, r18	; 0x06
    1aa0:	06 c0       	rjmp	.+12     	; 0x1aae <adj_AutoTune+0x104>
				
					case 4: TUNE_RELAY4_PORT.OUTCLR = TUNE_RELAY4_PIN; break;
    1aa2:	80 ea       	ldi	r24, 0xA0	; 160
    1aa4:	96 e0       	ldi	r25, 0x06	; 6
    1aa6:	20 e1       	ldi	r18, 0x10	; 16
    1aa8:	fc 01       	movw	r30, r24
    1aaa:	26 83       	std	Z+6, r18	; 0x06
    1aac:	00 00       	nop
	
	// Make sure the incoming relay bit map is within range (0-31) + 1 for
	// final setting.
	if((adj_results >= 0) && (adj_results < NUM_RELAY_POSITIONS+1))
	{
		for(i=0; i<NUM_RELAY_GPIO; i++) // transverse all bit positions in bit map
    1aae:	89 81       	ldd	r24, Y+1	; 0x01
    1ab0:	8f 5f       	subi	r24, 0xFF	; 255
    1ab2:	89 83       	std	Y+1, r24	; 0x01
    1ab4:	89 81       	ldd	r24, Y+1	; 0x01
    1ab6:	85 30       	cpi	r24, 0x05	; 5
    1ab8:	08 f4       	brcc	.+2      	; 0x1abc <adj_AutoTune+0x112>
    1aba:	86 cf       	rjmp	.-244    	; 0x19c8 <adj_AutoTune+0x1e>
					break;
				}
			}
		}
	
		if(autotune_state == AUTO_STATE_COMP)
    1abc:	8c 81       	ldd	r24, Y+4	; 0x04
    1abe:	84 30       	cpi	r24, 0x04	; 4
    1ac0:	99 f4       	brne	.+38     	; 0x1ae8 <adj_AutoTune+0x13e>
		{
			pwm_stop(); 
    1ac2:	0e 94 c2 45 	call	0x8b84	; 0x8b84 <pwm_stop>
			FRAME_TIMER.INTCTRLA = TC_OVFINTLVL_OFF_gc;
    1ac6:	80 e4       	ldi	r24, 0x40	; 64
    1ac8:	98 e0       	ldi	r25, 0x08	; 8
    1aca:	fc 01       	movw	r30, r24
    1acc:	16 82       	std	Z+6, r1	; 0x06
			FRAME_TIMER.INTFLAGS = 0xff;
    1ace:	80 e4       	ldi	r24, 0x40	; 64
    1ad0:	98 e0       	ldi	r25, 0x08	; 8
    1ad2:	2f ef       	ldi	r18, 0xFF	; 255
    1ad4:	fc 01       	movw	r30, r24
    1ad6:	24 87       	std	Z+12, r18	; 0x0c

			frame_timer_stop();
    1ad8:	0e 94 76 45 	call	0x8aec	; 0x8aec <frame_timer_stop>
			autotune_timing_flag = 0;
    1adc:	10 92 ce 22 	sts	0x22CE, r1	; 0x8022ce <autotune_timing_flag>
		
			SET_AUTO_STATE(AUTO_STATE_COMP);
    1ae0:	84 e0       	ldi	r24, 0x04	; 4
    1ae2:	80 93 b0 26 	sts	0x26B0, r24	; 0x8026b0 <gAutoState>
    1ae6:	03 c0       	rjmp	.+6      	; 0x1aee <adj_AutoTune+0x144>
		}
		else
		{
			SET_AUTO_STATE(AUTO_STATE_MEAS);
    1ae8:	81 e0       	ldi	r24, 0x01	; 1
    1aea:	80 93 b0 26 	sts	0x26B0, r24	; 0x8026b0 <gAutoState>
		}
		
		return_status = AUTO_SUCCESS;
    1aee:	81 e0       	ldi	r24, 0x01	; 1
    1af0:	8a 83       	std	Y+2, r24	; 0x02
    1af2:	01 c0       	rjmp	.+2      	; 0x1af6 <adj_AutoTune+0x14c>
	}
	else
	{
		return_status = AUTO_FAIL;
    1af4:	1a 82       	std	Y+2, r1	; 0x02
	}
	
	return(return_status);	
    1af6:	8a 81       	ldd	r24, Y+2	; 0x02
}
    1af8:	24 96       	adiw	r28, 0x04	; 4
    1afa:	cd bf       	out	0x3d, r28	; 61
    1afc:	de bf       	out	0x3e, r29	; 62
    1afe:	df 91       	pop	r29
    1b00:	cf 91       	pop	r28
    1b02:	08 95       	ret

00001b04 <crcTableGen>:
// Parameters:	none
//
// Note: only support CRC16 with seed == 0, for now (Type not used)
// ------------------------------------------------------------------------
void crcTableGen(void)
{
    1b04:	cf 93       	push	r28
    1b06:	df 93       	push	r29
    1b08:	cd b7       	in	r28, 0x3d	; 61
    1b0a:	de b7       	in	r29, 0x3e	; 62
    1b0c:	26 97       	sbiw	r28, 0x06	; 6
    1b0e:	cd bf       	out	0x3d, r28	; 61
    1b10:	de bf       	out	0x3e, r29	; 62
	int i, j;
	unsigned short k;

	for (i = 0; i < 256; i++) {                     // loop through all table entries
    1b12:	19 82       	std	Y+1, r1	; 0x01
    1b14:	1a 82       	std	Y+2, r1	; 0x02
    1b16:	39 c0       	rjmp	.+114    	; 0x1b8a <crcTableGen+0x86>
	k = i;                                      // temp for crc calculation
    1b18:	89 81       	ldd	r24, Y+1	; 0x01
    1b1a:	9a 81       	ldd	r25, Y+2	; 0x02
    1b1c:	8d 83       	std	Y+5, r24	; 0x05
    1b1e:	9e 83       	std	Y+6, r25	; 0x06
	for (j = 8; j; j--) {                       // loop through bits
    1b20:	88 e0       	ldi	r24, 0x08	; 8
    1b22:	90 e0       	ldi	r25, 0x00	; 0
    1b24:	8b 83       	std	Y+3, r24	; 0x03
    1b26:	9c 83       	std	Y+4, r25	; 0x04
    1b28:	1c c0       	rjmp	.+56     	; 0x1b62 <crcTableGen+0x5e>
	if (k & 0x0001) {                       // shift or shift and xor with poly
    1b2a:	8d 81       	ldd	r24, Y+5	; 0x05
    1b2c:	9e 81       	ldd	r25, Y+6	; 0x06
    1b2e:	81 70       	andi	r24, 0x01	; 1
    1b30:	99 27       	eor	r25, r25
    1b32:	89 2b       	or	r24, r25
    1b34:	59 f0       	breq	.+22     	; 0x1b4c <crcTableGen+0x48>
	k = (k >> 1) ^ 0xA001;
    1b36:	8d 81       	ldd	r24, Y+5	; 0x05
    1b38:	9e 81       	ldd	r25, Y+6	; 0x06
    1b3a:	96 95       	lsr	r25
    1b3c:	87 95       	ror	r24
    1b3e:	21 e0       	ldi	r18, 0x01	; 1
    1b40:	82 27       	eor	r24, r18
    1b42:	20 ea       	ldi	r18, 0xA0	; 160
    1b44:	92 27       	eor	r25, r18
    1b46:	8d 83       	std	Y+5, r24	; 0x05
    1b48:	9e 83       	std	Y+6, r25	; 0x06
    1b4a:	06 c0       	rjmp	.+12     	; 0x1b58 <crcTableGen+0x54>
} else {
	k >>= 1;
    1b4c:	8d 81       	ldd	r24, Y+5	; 0x05
    1b4e:	9e 81       	ldd	r25, Y+6	; 0x06
    1b50:	96 95       	lsr	r25
    1b52:	87 95       	ror	r24
    1b54:	8d 83       	std	Y+5, r24	; 0x05
    1b56:	9e 83       	std	Y+6, r25	; 0x06
	int i, j;
	unsigned short k;

	for (i = 0; i < 256; i++) {                     // loop through all table entries
	k = i;                                      // temp for crc calculation
	for (j = 8; j; j--) {                       // loop through bits
    1b58:	8b 81       	ldd	r24, Y+3	; 0x03
    1b5a:	9c 81       	ldd	r25, Y+4	; 0x04
    1b5c:	01 97       	sbiw	r24, 0x01	; 1
    1b5e:	8b 83       	std	Y+3, r24	; 0x03
    1b60:	9c 83       	std	Y+4, r25	; 0x04
    1b62:	8b 81       	ldd	r24, Y+3	; 0x03
    1b64:	9c 81       	ldd	r25, Y+4	; 0x04
    1b66:	89 2b       	or	r24, r25
    1b68:	01 f7       	brne	.-64     	; 0x1b2a <crcTableGen+0x26>
	k = (k >> 1) ^ 0xA001;
} else {
	k >>= 1;
}
        }
        crcTable[i] =  k;                           // store entry
    1b6a:	89 81       	ldd	r24, Y+1	; 0x01
    1b6c:	9a 81       	ldd	r25, Y+2	; 0x02
    1b6e:	88 0f       	add	r24, r24
    1b70:	99 1f       	adc	r25, r25
    1b72:	88 50       	subi	r24, 0x08	; 8
    1b74:	9d 4d       	sbci	r25, 0xDD	; 221
    1b76:	2d 81       	ldd	r18, Y+5	; 0x05
    1b78:	3e 81       	ldd	r19, Y+6	; 0x06
    1b7a:	fc 01       	movw	r30, r24
    1b7c:	20 83       	st	Z, r18
    1b7e:	31 83       	std	Z+1, r19	; 0x01
void crcTableGen(void)
{
	int i, j;
	unsigned short k;

	for (i = 0; i < 256; i++) {                     // loop through all table entries
    1b80:	89 81       	ldd	r24, Y+1	; 0x01
    1b82:	9a 81       	ldd	r25, Y+2	; 0x02
    1b84:	01 96       	adiw	r24, 0x01	; 1
    1b86:	89 83       	std	Y+1, r24	; 0x01
    1b88:	9a 83       	std	Y+2, r25	; 0x02
    1b8a:	89 81       	ldd	r24, Y+1	; 0x01
    1b8c:	9a 81       	ldd	r25, Y+2	; 0x02
    1b8e:	8f 3f       	cpi	r24, 0xFF	; 255
    1b90:	91 05       	cpc	r25, r1
    1b92:	11 f2       	breq	.-124    	; 0x1b18 <crcTableGen+0x14>
    1b94:	0c f2       	brlt	.-126    	; 0x1b18 <crcTableGen+0x14>
        crcTable[i] =  k;                           // store entry
    }
    
    // print CRC table for validation
//	crcTablePrint();
}
    1b96:	00 00       	nop
    1b98:	26 96       	adiw	r28, 0x06	; 6
    1b9a:	cd bf       	out	0x3d, r28	; 61
    1b9c:	de bf       	out	0x3e, r29	; 62
    1b9e:	df 91       	pop	r29
    1ba0:	cf 91       	pop	r28
    1ba2:	08 95       	ret

00001ba4 <CalculateCRC>:
// 
// Note: only support CRC16 with seed == 0, for now (Type not used)
// ------------------------------------------------------------------------
unsigned short CalculateCRC(unsigned short Type,
	unsigned char *pData, unsigned short len, unsigned short crc)
{
    1ba4:	cf 93       	push	r28
    1ba6:	df 93       	push	r29
    1ba8:	cd b7       	in	r28, 0x3d	; 61
    1baa:	de b7       	in	r29, 0x3e	; 62
    1bac:	28 97       	sbiw	r28, 0x08	; 8
    1bae:	cd bf       	out	0x3d, r28	; 61
    1bb0:	de bf       	out	0x3e, r29	; 62
    1bb2:	89 83       	std	Y+1, r24	; 0x01
    1bb4:	9a 83       	std	Y+2, r25	; 0x02
    1bb6:	6b 83       	std	Y+3, r22	; 0x03
    1bb8:	7c 83       	std	Y+4, r23	; 0x04
    1bba:	4d 83       	std	Y+5, r20	; 0x05
    1bbc:	5e 83       	std	Y+6, r21	; 0x06
    1bbe:	2f 83       	std	Y+7, r18	; 0x07
    1bc0:	38 87       	std	Y+8, r19	; 0x08
    if (!bHasTable)
    1bc2:	90 91 f8 24 	lds	r25, 0x24F8	; 0x8024f8 <bHasTable>
    1bc6:	81 e0       	ldi	r24, 0x01	; 1
    1bc8:	89 27       	eor	r24, r25
    1bca:	88 23       	and	r24, r24
    1bcc:	29 f1       	breq	.+74     	; 0x1c18 <CalculateCRC+0x74>
    {
	crcTableGen();			// Generate table entries
    1bce:	0e 94 82 0d 	call	0x1b04	; 0x1b04 <crcTableGen>
	bHasTable = true;
    1bd2:	81 e0       	ldi	r24, 0x01	; 1
    1bd4:	80 93 f8 24 	sts	0x24F8, r24	; 0x8024f8 <bHasTable>
    }
    
    while (len--) {
    1bd8:	1f c0       	rjmp	.+62     	; 0x1c18 <CalculateCRC+0x74>
        crc = crcTable[(crc ^ *pData++) & 0xFF] ^ (crc >> 8);
    1bda:	8b 81       	ldd	r24, Y+3	; 0x03
    1bdc:	9c 81       	ldd	r25, Y+4	; 0x04
    1bde:	9c 01       	movw	r18, r24
    1be0:	2f 5f       	subi	r18, 0xFF	; 255
    1be2:	3f 4f       	sbci	r19, 0xFF	; 255
    1be4:	2b 83       	std	Y+3, r18	; 0x03
    1be6:	3c 83       	std	Y+4, r19	; 0x04
    1be8:	fc 01       	movw	r30, r24
    1bea:	80 81       	ld	r24, Z
    1bec:	28 2f       	mov	r18, r24
    1bee:	30 e0       	ldi	r19, 0x00	; 0
    1bf0:	8f 81       	ldd	r24, Y+7	; 0x07
    1bf2:	98 85       	ldd	r25, Y+8	; 0x08
    1bf4:	82 27       	eor	r24, r18
    1bf6:	93 27       	eor	r25, r19
    1bf8:	99 27       	eor	r25, r25
    1bfa:	88 0f       	add	r24, r24
    1bfc:	99 1f       	adc	r25, r25
    1bfe:	88 50       	subi	r24, 0x08	; 8
    1c00:	9d 4d       	sbci	r25, 0xDD	; 221
    1c02:	fc 01       	movw	r30, r24
    1c04:	20 81       	ld	r18, Z
    1c06:	31 81       	ldd	r19, Z+1	; 0x01
    1c08:	8f 81       	ldd	r24, Y+7	; 0x07
    1c0a:	98 85       	ldd	r25, Y+8	; 0x08
    1c0c:	89 2f       	mov	r24, r25
    1c0e:	99 27       	eor	r25, r25
    1c10:	82 27       	eor	r24, r18
    1c12:	93 27       	eor	r25, r19
    1c14:	8f 83       	std	Y+7, r24	; 0x07
    1c16:	98 87       	std	Y+8, r25	; 0x08
    {
	crcTableGen();			// Generate table entries
	bHasTable = true;
    }
    
    while (len--) {
    1c18:	8d 81       	ldd	r24, Y+5	; 0x05
    1c1a:	9e 81       	ldd	r25, Y+6	; 0x06
    1c1c:	9c 01       	movw	r18, r24
    1c1e:	21 50       	subi	r18, 0x01	; 1
    1c20:	31 09       	sbc	r19, r1
    1c22:	2d 83       	std	Y+5, r18	; 0x05
    1c24:	3e 83       	std	Y+6, r19	; 0x06
    1c26:	89 2b       	or	r24, r25
    1c28:	c1 f6       	brne	.-80     	; 0x1bda <CalculateCRC+0x36>
        crc = crcTable[(crc ^ *pData++) & 0xFF] ^ (crc >> 8);
    }

    return crc;
    1c2a:	8f 81       	ldd	r24, Y+7	; 0x07
    1c2c:	98 85       	ldd	r25, Y+8	; 0x08
}
    1c2e:	28 96       	adiw	r28, 0x08	; 8
    1c30:	cd bf       	out	0x3d, r28	; 61
    1c32:	de bf       	out	0x3e, r29	; 62
    1c34:	df 91       	pop	r29
    1c36:	cf 91       	pop	r28
    1c38:	08 95       	ret

00001c3a <SerFEPTask>:
 *	based on the function SerFEPTask in Evolve by J.S. Pawulack
 *	
 *******************************************************************/

uint8_t SerFEPTask()
{
    1c3a:	cf 93       	push	r28
    1c3c:	df 93       	push	r29
    1c3e:	cd b7       	in	r28, 0x3d	; 61
    1c40:	de b7       	in	r29, 0x3e	; 62
    1c42:	2a 97       	sbiw	r28, 0x0a	; 10
    1c44:	cd bf       	out	0x3d, r28	; 61
    1c46:	de bf       	out	0x3e, r29	; 62

	unsigned short BufCRC, CalCRC;
	int m_frameLen = 0;
    1c48:	1b 82       	std	Y+3, r1	; 0x03
    1c4a:	1c 82       	std	Y+4, r1	; 0x04
	int i = 0, headerGood = 0; 
    1c4c:	1d 82       	std	Y+5, r1	; 0x05
    1c4e:	1e 82       	std	Y+6, r1	; 0x06
    1c50:	1f 82       	std	Y+7, r1	; 0x07
    1c52:	18 86       	std	Y+8, r1	; 0x08
	//uint8_t messageBufferIn_Check[7];
	//uint8_t messageBufferIn_Check_Data[40], size_data = 0;		

// Reset the Buffer

	memset(&messageBufferIn[0],0, sizeof(messageBufferIn));
    1c54:	44 e3       	ldi	r20, 0x34	; 52
    1c56:	50 e0       	ldi	r21, 0x00	; 0
    1c58:	60 e0       	ldi	r22, 0x00	; 0
    1c5a:	70 e0       	ldi	r23, 0x00	; 0
    1c5c:	80 e4       	ldi	r24, 0x40	; 64
    1c5e:	96 e2       	ldi	r25, 0x26	; 38
    1c60:	0e 94 57 51 	call	0xa2ae	; 0xa2ae <memset>
	// Imp : We may have to adjust the timings for the DMS clock to increase the time out
	// using RTC_PRESCALER_DIV1024_gc for the slowest possible time out
	do
	{
		// Wait until RTC is not busy.
	} while ( RTC.STATUS & RTC_SYNCBUSY_bm );
    1c64:	80 e0       	ldi	r24, 0x00	; 0
    1c66:	94 e0       	ldi	r25, 0x04	; 4
    1c68:	fc 01       	movw	r30, r24
    1c6a:	81 81       	ldd	r24, Z+1	; 0x01
    1c6c:	88 2f       	mov	r24, r24
    1c6e:	90 e0       	ldi	r25, 0x00	; 0
    1c70:	81 70       	andi	r24, 0x01	; 1
    1c72:	99 27       	eor	r25, r25
    1c74:	89 2b       	or	r24, r25
    1c76:	b1 f7       	brne	.-20     	; 0x1c64 <SerFEPTask+0x2a>
	rtc_interlock_timer_stop();
    1c78:	0e 94 1d 46 	call	0x8c3a	; 0x8c3a <rtc_interlock_timer_stop>
	do
	{
		// Wait until RTC is not busy.
	} while ( RTC.STATUS & RTC_SYNCBUSY_bm );
    1c7c:	80 e0       	ldi	r24, 0x00	; 0
    1c7e:	94 e0       	ldi	r25, 0x04	; 4
    1c80:	fc 01       	movw	r30, r24
    1c82:	81 81       	ldd	r24, Z+1	; 0x01
    1c84:	88 2f       	mov	r24, r24
    1c86:	90 e0       	ldi	r25, 0x00	; 0
    1c88:	81 70       	andi	r24, 0x01	; 1
    1c8a:	99 27       	eor	r25, r25
    1c8c:	89 2b       	or	r24, r25
    1c8e:	b1 f7       	brne	.-20     	; 0x1c7c <SerFEPTask+0x42>
	rtc_interlock_timer_init(DMS_PERIOD , RTC_PRESCALER_DIV1024_gc, DMS_RTC_USAGE);
    1c90:	41 e0       	ldi	r20, 0x01	; 1
    1c92:	67 e0       	ldi	r22, 0x07	; 7
    1c94:	8f ef       	ldi	r24, 0xFF	; 255
    1c96:	9f ef       	ldi	r25, 0xFF	; 255
    1c98:	0e 94 d8 45 	call	0x8bb0	; 0x8bb0 <rtc_interlock_timer_init>
	
	bAborted = DMS_DISCONNECT_INDICATION_DEFAULT;
    1c9c:	10 92 d4 25 	sts	0x25D4, r1	; 0x8025d4 <bAborted>

	while (!bAborted)
    1ca0:	1d c1       	rjmp	.+570    	; 0x1edc <SerFEPTask+0x2a2>
	{
#if ENABLE_WD_TICKLE
		WDT_Reset();
    1ca2:	a8 95       	wdr
#endif
		// collect all the 52 bytes and the process
		i = 0;
    1ca4:	1d 82       	std	Y+5, r1	; 0x05
    1ca6:	1e 82       	std	Y+6, r1	; 0x06
		do
		{
			// Wait until RTC is not busy.
		} while ( RTC.STATUS & RTC_SYNCBUSY_bm );
    1ca8:	80 e0       	ldi	r24, 0x00	; 0
    1caa:	94 e0       	ldi	r25, 0x04	; 4
    1cac:	fc 01       	movw	r30, r24
    1cae:	81 81       	ldd	r24, Z+1	; 0x01
    1cb0:	88 2f       	mov	r24, r24
    1cb2:	90 e0       	ldi	r25, 0x00	; 0
    1cb4:	81 70       	andi	r24, 0x01	; 1
    1cb6:	99 27       	eor	r25, r25
    1cb8:	89 2b       	or	r24, r25
    1cba:	b1 f7       	brne	.-20     	; 0x1ca8 <SerFEPTask+0x6e>
		rtc_interlock_timer_start();
    1cbc:	0e 94 05 46 	call	0x8c0a	; 0x8c0a <rtc_interlock_timer_start>

	    do
		{
			// Start the timer
			//rtc_interlock_timer_start(); // If things dont work
			messageBufferIn[i] = dms_rs232_getchar_block_timer(); // using time based blocking now
    1cc0:	0e 94 f8 3c 	call	0x79f0	; 0x79f0 <dms_rs232_getchar_block_timer>
    1cc4:	28 2f       	mov	r18, r24
    1cc6:	8d 81       	ldd	r24, Y+5	; 0x05
    1cc8:	9e 81       	ldd	r25, Y+6	; 0x06
    1cca:	80 5c       	subi	r24, 0xC0	; 192
    1ccc:	99 4d       	sbci	r25, 0xD9	; 217
    1cce:	fc 01       	movw	r30, r24
    1cd0:	20 83       	st	Z, r18
			//messageBufferIn[i] = dms_rs232_getchar(); // If things dont work
			// Stop the timer
			//rtc_interlock_timer_stop(); // If things dont work 
			
			// This indicates start of new packet
			if (  (0X7E == messageBufferIn[i])  && (0 == i) && ( !bAborted ) )
    1cd2:	8d 81       	ldd	r24, Y+5	; 0x05
    1cd4:	9e 81       	ldd	r25, Y+6	; 0x06
    1cd6:	80 5c       	subi	r24, 0xC0	; 192
    1cd8:	99 4d       	sbci	r25, 0xD9	; 217
    1cda:	fc 01       	movw	r30, r24
    1cdc:	80 81       	ld	r24, Z
    1cde:	8e 37       	cpi	r24, 0x7E	; 126
    1ce0:	09 f0       	breq	.+2      	; 0x1ce4 <SerFEPTask+0xaa>
    1ce2:	79 c0       	rjmp	.+242    	; 0x1dd6 <SerFEPTask+0x19c>
    1ce4:	8d 81       	ldd	r24, Y+5	; 0x05
    1ce6:	9e 81       	ldd	r25, Y+6	; 0x06
    1ce8:	89 2b       	or	r24, r25
    1cea:	09 f0       	breq	.+2      	; 0x1cee <SerFEPTask+0xb4>
    1cec:	74 c0       	rjmp	.+232    	; 0x1dd6 <SerFEPTask+0x19c>
    1cee:	80 91 d4 25 	lds	r24, 0x25D4	; 0x8025d4 <bAborted>
    1cf2:	88 23       	and	r24, r24
    1cf4:	09 f0       	breq	.+2      	; 0x1cf8 <SerFEPTask+0xbe>
    1cf6:	6f c0       	rjmp	.+222    	; 0x1dd6 <SerFEPTask+0x19c>
				// Attention Joe
				// From the Emereld Exerciser  I am seeing two 7E at the start that is the reason I am changing the
				// Index from 1 to 0 even though the first index has been read
				// See if we have to revert back ??? 
				
				for( i = 1; i < ( sizeof(MessageHeader) ); i++ )
    1cf8:	81 e0       	ldi	r24, 0x01	; 1
    1cfa:	90 e0       	ldi	r25, 0x00	; 0
    1cfc:	8d 83       	std	Y+5, r24	; 0x05
    1cfe:	9e 83       	std	Y+6, r25	; 0x06
    1d00:	0e c0       	rjmp	.+28     	; 0x1d1e <SerFEPTask+0xe4>
				{
					//rtc_interlock_timer_start();  // If things dont work
					messageBufferIn[i] = dms_rs232_getchar_block_timer(); // using time based blocking now
    1d02:	0e 94 f8 3c 	call	0x79f0	; 0x79f0 <dms_rs232_getchar_block_timer>
    1d06:	28 2f       	mov	r18, r24
    1d08:	8d 81       	ldd	r24, Y+5	; 0x05
    1d0a:	9e 81       	ldd	r25, Y+6	; 0x06
    1d0c:	80 5c       	subi	r24, 0xC0	; 192
    1d0e:	99 4d       	sbci	r25, 0xD9	; 217
    1d10:	fc 01       	movw	r30, r24
    1d12:	20 83       	st	Z, r18
				// Attention Joe
				// From the Emereld Exerciser  I am seeing two 7E at the start that is the reason I am changing the
				// Index from 1 to 0 even though the first index has been read
				// See if we have to revert back ??? 
				
				for( i = 1; i < ( sizeof(MessageHeader) ); i++ )
    1d14:	8d 81       	ldd	r24, Y+5	; 0x05
    1d16:	9e 81       	ldd	r25, Y+6	; 0x06
    1d18:	01 96       	adiw	r24, 0x01	; 1
    1d1a:	8d 83       	std	Y+5, r24	; 0x05
    1d1c:	9e 83       	std	Y+6, r25	; 0x06
    1d1e:	8d 81       	ldd	r24, Y+5	; 0x05
    1d20:	9e 81       	ldd	r25, Y+6	; 0x06
    1d22:	0a 97       	sbiw	r24, 0x0a	; 10
    1d24:	70 f3       	brcs	.-36     	; 0x1d02 <SerFEPTask+0xc8>
				}
						

				// Calculate the CRC of the header to see if it good enough
						
				if (pInMsg->HostEndianType == 0xFF)
    1d26:	80 91 41 20 	lds	r24, 0x2041	; 0x802041 <pInMsg>
    1d2a:	90 91 42 20 	lds	r25, 0x2042	; 0x802042 <pInMsg+0x1>
    1d2e:	fc 01       	movw	r30, r24
    1d30:	81 81       	ldd	r24, Z+1	; 0x01
    1d32:	8f 3f       	cpi	r24, 0xFF	; 255
    1d34:	d1 f4       	brne	.+52     	; 0x1d6a <SerFEPTask+0x130>
				{
					// big Endian
					BufCRC =   Le16(pInMsg->HeaderCRC);    // These defines are not working so using Le16 ntohs(pInMsg->HeaderCRC);
    1d36:	80 91 41 20 	lds	r24, 0x2041	; 0x802041 <pInMsg>
    1d3a:	90 91 42 20 	lds	r25, 0x2042	; 0x802042 <pInMsg+0x1>
    1d3e:	fc 01       	movw	r30, r24
    1d40:	80 85       	ldd	r24, Z+8	; 0x08
    1d42:	91 85       	ldd	r25, Z+9	; 0x09
    1d44:	98 27       	eor	r25, r24
    1d46:	89 27       	eor	r24, r25
    1d48:	98 27       	eor	r25, r24
    1d4a:	89 83       	std	Y+1, r24	; 0x01
    1d4c:	9a 83       	std	Y+2, r25	; 0x02
					// mFrame length is the total no of bytes we should expect
					m_frameLen = Le16(pInMsg->Len)  + sizeof(MessageHeader);  // ntohs(pInMsg->Len) These defines are not working so using Le16
    1d4e:	80 91 41 20 	lds	r24, 0x2041	; 0x802041 <pInMsg>
    1d52:	90 91 42 20 	lds	r25, 0x2042	; 0x802042 <pInMsg+0x1>
    1d56:	fc 01       	movw	r30, r24
    1d58:	86 81       	ldd	r24, Z+6	; 0x06
    1d5a:	97 81       	ldd	r25, Z+7	; 0x07
    1d5c:	98 27       	eor	r25, r24
    1d5e:	89 27       	eor	r24, r25
    1d60:	98 27       	eor	r25, r24
    1d62:	0a 96       	adiw	r24, 0x0a	; 10
    1d64:	8b 83       	std	Y+3, r24	; 0x03
    1d66:	9c 83       	std	Y+4, r25	; 0x04
    1d68:	13 c0       	rjmp	.+38     	; 0x1d90 <SerFEPTask+0x156>
				}
				else
				{
					BufCRC = pInMsg->HeaderCRC;
    1d6a:	80 91 41 20 	lds	r24, 0x2041	; 0x802041 <pInMsg>
    1d6e:	90 91 42 20 	lds	r25, 0x2042	; 0x802042 <pInMsg+0x1>
    1d72:	fc 01       	movw	r30, r24
    1d74:	80 85       	ldd	r24, Z+8	; 0x08
    1d76:	91 85       	ldd	r25, Z+9	; 0x09
    1d78:	89 83       	std	Y+1, r24	; 0x01
    1d7a:	9a 83       	std	Y+2, r25	; 0x02
					m_frameLen = pInMsg->Len + sizeof(MessageHeader);
    1d7c:	80 91 41 20 	lds	r24, 0x2041	; 0x802041 <pInMsg>
    1d80:	90 91 42 20 	lds	r25, 0x2042	; 0x802042 <pInMsg+0x1>
    1d84:	fc 01       	movw	r30, r24
    1d86:	86 81       	ldd	r24, Z+6	; 0x06
    1d88:	97 81       	ldd	r25, Z+7	; 0x07
    1d8a:	0a 96       	adiw	r24, 0x0a	; 10
    1d8c:	8b 83       	std	Y+3, r24	; 0x03
    1d8e:	9c 83       	std	Y+4, r25	; 0x04
				}
				//TestCode-->memcpy(&messageBufferIn_Check[0], ( (unsigned char *) pInMsg + 1) ,(sizeof(MessageHeader) - 3) );
				CalCRC = CalculateCRC(CRC16_WORD, (unsigned char *)pInMsg + 1, (sizeof(MessageHeader) - 3), 0x00);
    1d90:	80 91 41 20 	lds	r24, 0x2041	; 0x802041 <pInMsg>
    1d94:	90 91 42 20 	lds	r25, 0x2042	; 0x802042 <pInMsg+0x1>
    1d98:	01 96       	adiw	r24, 0x01	; 1
    1d9a:	20 e0       	ldi	r18, 0x00	; 0
    1d9c:	30 e0       	ldi	r19, 0x00	; 0
    1d9e:	47 e0       	ldi	r20, 0x07	; 7
    1da0:	50 e0       	ldi	r21, 0x00	; 0
    1da2:	bc 01       	movw	r22, r24
    1da4:	81 e0       	ldi	r24, 0x01	; 1
    1da6:	90 ea       	ldi	r25, 0xA0	; 160
    1da8:	0e 94 d2 0d 	call	0x1ba4	; 0x1ba4 <CalculateCRC>
    1dac:	89 87       	std	Y+9, r24	; 0x09
    1dae:	9a 87       	std	Y+10, r25	; 0x0a
						
				//check header CRC
				if (CalCRC != BufCRC)
    1db0:	29 85       	ldd	r18, Y+9	; 0x09
    1db2:	3a 85       	ldd	r19, Y+10	; 0x0a
    1db4:	89 81       	ldd	r24, Y+1	; 0x01
    1db6:	9a 81       	ldd	r25, Y+2	; 0x02
    1db8:	28 17       	cp	r18, r24
    1dba:	39 07       	cpc	r19, r25
    1dbc:	39 f0       	breq	.+14     	; 0x1dcc <SerFEPTask+0x192>
				{
					// Not good header or msg
							
					i = 0;
    1dbe:	1d 82       	std	Y+5, r1	; 0x05
    1dc0:	1e 82       	std	Y+6, r1	; 0x06
					// NAK Emerald Message if data CRC mismatch
					// Send a generic NACK
					// this is the place we send ZIRCON_GENERIC_NACK
					// and break
					FormatAndSendSpecficCMD(ZIRCON_GENERIC_NACK);
    1dc2:	87 e1       	ldi	r24, 0x17	; 23
    1dc4:	9d e3       	ldi	r25, 0x3D	; 61
    1dc6:	0e 94 f2 1b 	call	0x37e4	; 0x37e4 <FormatAndSendSpecficCMD>
				}
				//TestCode-->memcpy(&messageBufferIn_Check[0], ( (unsigned char *) pInMsg + 1) ,(sizeof(MessageHeader) - 3) );
				CalCRC = CalculateCRC(CRC16_WORD, (unsigned char *)pInMsg + 1, (sizeof(MessageHeader) - 3), 0x00);
						
				//check header CRC
				if (CalCRC != BufCRC)
    1dca:	11 c0       	rjmp	.+34     	; 0x1dee <SerFEPTask+0x1b4>
				{
					// header CRC matches. Got a valid header. Remember target
					// we can proceed to next stage
					// break the loop.
					// Nothing to do here
					headerGood  = 1;
    1dcc:	81 e0       	ldi	r24, 0x01	; 1
    1dce:	90 e0       	ldi	r25, 0x00	; 0
    1dd0:	8f 83       	std	Y+7, r24	; 0x07
    1dd2:	98 87       	std	Y+8, r25	; 0x08
				}
				//TestCode-->memcpy(&messageBufferIn_Check[0], ( (unsigned char *) pInMsg + 1) ,(sizeof(MessageHeader) - 3) );
				CalCRC = CalculateCRC(CRC16_WORD, (unsigned char *)pInMsg + 1, (sizeof(MessageHeader) - 3), 0x00);
						
				//check header CRC
				if (CalCRC != BufCRC)
    1dd4:	0c c0       	rjmp	.+24     	; 0x1dee <SerFEPTask+0x1b4>
			}
			else
			{
				// collect the remaining 52- size of header characters

				if (headerGood)
    1dd6:	8f 81       	ldd	r24, Y+7	; 0x07
    1dd8:	98 85       	ldd	r25, Y+8	; 0x08
    1dda:	89 2b       	or	r24, r25
    1ddc:	31 f0       	breq	.+12     	; 0x1dea <SerFEPTask+0x1b0>
				{
					i = i + 1;
    1dde:	8d 81       	ldd	r24, Y+5	; 0x05
    1de0:	9e 81       	ldd	r25, Y+6	; 0x06
    1de2:	01 96       	adiw	r24, 0x01	; 1
    1de4:	8d 83       	std	Y+5, r24	; 0x05
    1de6:	9e 83       	std	Y+6, r25	; 0x06
    1de8:	02 c0       	rjmp	.+4      	; 0x1dee <SerFEPTask+0x1b4>
				}
				else
				{
					i = 0;	
    1dea:	1d 82       	std	Y+5, r1	; 0x05
    1dec:	1e 82       	std	Y+6, r1	; 0x06
				}
				 		
			}
						
		}while ( (i < 52) && (!bAborted) );
    1dee:	8d 81       	ldd	r24, Y+5	; 0x05
    1df0:	9e 81       	ldd	r25, Y+6	; 0x06
    1df2:	c4 97       	sbiw	r24, 0x34	; 52
    1df4:	2c f4       	brge	.+10     	; 0x1e00 <SerFEPTask+0x1c6>
    1df6:	80 91 d4 25 	lds	r24, 0x25D4	; 0x8025d4 <bAborted>
    1dfa:	88 23       	and	r24, r24
    1dfc:	09 f4       	brne	.+2      	; 0x1e00 <SerFEPTask+0x1c6>
    1dfe:	60 cf       	rjmp	.-320    	; 0x1cc0 <SerFEPTask+0x86>
		
		//---> No Need rtc_interlock_timer_start();
		i = 0;  // get ready for the next msg
    1e00:	1d 82       	std	Y+5, r1	; 0x05
    1e02:	1e 82       	std	Y+6, r1	; 0x06
		headerGood  = 0;  // set the flag back to zero
    1e04:	1f 82       	std	Y+7, r1	; 0x07
    1e06:	18 86       	std	Y+8, r1	; 0x08
		// Now map it to the structure for analysis
		// Header size is nine
		// Change the Endianness based on the Endian Byte

		//if we're here...the headers checked out
		if (pInMsg->HostEndianType == 0xFF) //if BigEndian
    1e08:	80 91 41 20 	lds	r24, 0x2041	; 0x802041 <pInMsg>
    1e0c:	90 91 42 20 	lds	r25, 0x2042	; 0x802042 <pInMsg+0x1>
    1e10:	fc 01       	movw	r30, r24
    1e12:	81 81       	ldd	r24, Z+1	; 0x01
    1e14:	8f 3f       	cpi	r24, 0xFF	; 255
    1e16:	29 f4       	brne	.+10     	; 0x1e22 <SerFEPTask+0x1e8>
		{
			ChangeEmeraldEndian(messageBufferIn, 0x80); //change to internal Little Endian
    1e18:	60 e8       	ldi	r22, 0x80	; 128
    1e1a:	80 e4       	ldi	r24, 0x40	; 64
    1e1c:	96 e2       	ldi	r25, 0x26	; 38
    1e1e:	0e 94 96 13 	call	0x272c	; 0x272c <ChangeEmeraldEndian>
		}
		
		// Since the size will be fixed it always pays to do quick check  it is 
		// as per the emerald data capture verified by Joe Extended header ((32 + 2 + 2) - 36 ) + Data Payload ((2 + 2 + 2) = 6) = 42
		
		if ( 42  == (pInMsg->Len) )
    1e22:	80 91 41 20 	lds	r24, 0x2041	; 0x802041 <pInMsg>
    1e26:	90 91 42 20 	lds	r25, 0x2042	; 0x802042 <pInMsg+0x1>
    1e2a:	fc 01       	movw	r30, r24
    1e2c:	86 81       	ldd	r24, Z+6	; 0x06
    1e2e:	97 81       	ldd	r25, Z+7	; 0x07
    1e30:	8a 97       	sbiw	r24, 0x2a	; 42
    1e32:	09 f0       	breq	.+2      	; 0x1e36 <SerFEPTask+0x1fc>
    1e34:	43 c0       	rjmp	.+134    	; 0x1ebc <SerFEPTask+0x282>
		{
			BufCRC = pInMsg->DataCRC;	
    1e36:	80 91 41 20 	lds	r24, 0x2041	; 0x802041 <pInMsg>
    1e3a:	90 91 42 20 	lds	r25, 0x2042	; 0x802042 <pInMsg+0x1>
    1e3e:	fc 01       	movw	r30, r24
    1e40:	82 85       	ldd	r24, Z+10	; 0x0a
    1e42:	93 85       	ldd	r25, Z+11	; 0x0b
    1e44:	89 83       	std	Y+1, r24	; 0x01
    1e46:	9a 83       	std	Y+2, r25	; 0x02
			//TestCode--> size_data = m_frameLen - sizeof(MessageHeader) - 2 ; 
			//TestCode--> memcpy(&messageBufferIn_Check_Data[0], ((unsigned char *)&(pInMsg->DataCRC)) + 2,size_data); 
			//TestCode-->CalCRC = CalculateCRC(CRC16_WORD, &messageBufferIn_Check_Data[0], size_data,0x00);

			CalCRC = CalculateCRC(CRC16_WORD, ((unsigned char *)&(pInMsg->DataCRC)) + 2, m_frameLen - sizeof(MessageHeader) - 2, 0x00);
    1e48:	8b 81       	ldd	r24, Y+3	; 0x03
    1e4a:	9c 81       	ldd	r25, Y+4	; 0x04
    1e4c:	ac 01       	movw	r20, r24
    1e4e:	4c 50       	subi	r20, 0x0C	; 12
    1e50:	51 09       	sbc	r21, r1
    1e52:	80 91 41 20 	lds	r24, 0x2041	; 0x802041 <pInMsg>
    1e56:	90 91 42 20 	lds	r25, 0x2042	; 0x802042 <pInMsg+0x1>
    1e5a:	0a 96       	adiw	r24, 0x0a	; 10
    1e5c:	02 96       	adiw	r24, 0x02	; 2
    1e5e:	20 e0       	ldi	r18, 0x00	; 0
    1e60:	30 e0       	ldi	r19, 0x00	; 0
    1e62:	bc 01       	movw	r22, r24
    1e64:	81 e0       	ldi	r24, 0x01	; 1
    1e66:	90 ea       	ldi	r25, 0xA0	; 160
    1e68:	0e 94 d2 0d 	call	0x1ba4	; 0x1ba4 <CalculateCRC>
    1e6c:	89 87       	std	Y+9, r24	; 0x09
    1e6e:	9a 87       	std	Y+10, r25	; 0x0a
			
			if ( CalCRC == BufCRC)
    1e70:	29 85       	ldd	r18, Y+9	; 0x09
    1e72:	3a 85       	ldd	r19, Y+10	; 0x0a
    1e74:	89 81       	ldd	r24, Y+1	; 0x01
    1e76:	9a 81       	ldd	r25, Y+2	; 0x02
    1e78:	28 17       	cp	r18, r24
    1e7a:	39 07       	cpc	r19, r25
    1e7c:	d1 f4       	brne	.+52     	; 0x1eb2 <SerFEPTask+0x278>
			{
				// Good packet
				// copy the data into out buffer since most of it is not changed
				memcpy(messageBufferOut, messageBufferIn, sizeof(DMSMessage));
    1e7e:	84 e3       	ldi	r24, 0x34	; 52
    1e80:	e0 e4       	ldi	r30, 0x40	; 64
    1e82:	f6 e2       	ldi	r31, 0x26	; 38
    1e84:	a8 e7       	ldi	r26, 0x78	; 120
    1e86:	b6 e2       	ldi	r27, 0x26	; 38
    1e88:	01 90       	ld	r0, Z+
    1e8a:	0d 92       	st	X+, r0
    1e8c:	8a 95       	dec	r24
    1e8e:	e1 f7       	brne	.-8      	; 0x1e88 <SerFEPTask+0x24e>
				// data field will be changed in get functions , and other fields will be changed in ACK and nAK functions.
				
				// When testing the Ccode, mask out the MSBit. This will allow the evolve reader to send set ACKs
				// to the CPiD (this device). Evolve sets this bit for any return ACK messages.
				if ( ZIRCON_SET_SYSCONFIG == ((pInMsg->CCode) & 0x7fff)) 
    1e90:	80 91 41 20 	lds	r24, 0x2041	; 0x802041 <pInMsg>
    1e94:	90 91 42 20 	lds	r25, 0x2042	; 0x802042 <pInMsg+0x1>
    1e98:	fc 01       	movw	r30, r24
    1e9a:	84 a5       	ldd	r24, Z+44	; 0x2c
    1e9c:	95 a5       	ldd	r25, Z+45	; 0x2d
    1e9e:	9f 77       	andi	r25, 0x7F	; 127
    1ea0:	81 15       	cp	r24, r1
    1ea2:	96 40       	sbci	r25, 0x06	; 6
    1ea4:	19 f4       	brne	.+6      	; 0x1eac <SerFEPTask+0x272>
				{
					// Set the parameters in the EEPROM
					// Get the parameters from the EEPROM
					ProcessSETPCODE();
    1ea6:	0e 94 a8 17 	call	0x2f50	; 0x2f50 <ProcessSETPCODE>
    1eaa:	0c c0       	rjmp	.+24     	; 0x1ec4 <SerFEPTask+0x28a>
				} 
				else
				{
					// GET is less a problem 
					// Get the parameters from the EEPROM
					ProcessGETPCODE();
    1eac:	0e 94 0c 14 	call	0x2818	; 0x2818 <ProcessGETPCODE>
    1eb0:	09 c0       	rjmp	.+18     	; 0x1ec4 <SerFEPTask+0x28a>
			} 
			else
			{
				// Bad Packet
				// Generic NAck
				FormatAndSendSpecficCMD(ZIRCON_GENERIC_NACK);
    1eb2:	87 e1       	ldi	r24, 0x17	; 23
    1eb4:	9d e3       	ldi	r25, 0x3D	; 61
    1eb6:	0e 94 f2 1b 	call	0x37e4	; 0x37e4 <FormatAndSendSpecficCMD>
    1eba:	04 c0       	rjmp	.+8      	; 0x1ec4 <SerFEPTask+0x28a>
		} 
		else
		{
			// It is a bad packet
			// generic NACK
			FormatAndSendSpecficCMD(ZIRCON_GENERIC_NACK);		
    1ebc:	87 e1       	ldi	r24, 0x17	; 23
    1ebe:	9d e3       	ldi	r25, 0x3D	; 61
    1ec0:	0e 94 f2 1b 	call	0x37e4	; 0x37e4 <FormatAndSendSpecficCMD>

		// Stop at this point
		do
		{
			// Wait until RTC is not busy.
		} while ( RTC.STATUS & RTC_SYNCBUSY_bm );
    1ec4:	80 e0       	ldi	r24, 0x00	; 0
    1ec6:	94 e0       	ldi	r25, 0x04	; 4
    1ec8:	fc 01       	movw	r30, r24
    1eca:	81 81       	ldd	r24, Z+1	; 0x01
    1ecc:	88 2f       	mov	r24, r24
    1ece:	90 e0       	ldi	r25, 0x00	; 0
    1ed0:	81 70       	andi	r24, 0x01	; 1
    1ed2:	99 27       	eor	r25, r25
    1ed4:	89 2b       	or	r24, r25
    1ed6:	b1 f7       	brne	.-20     	; 0x1ec4 <SerFEPTask+0x28a>
		rtc_interlock_timer_stop();
    1ed8:	0e 94 1d 46 	call	0x8c3a	; 0x8c3a <rtc_interlock_timer_stop>
	} while ( RTC.STATUS & RTC_SYNCBUSY_bm );
	rtc_interlock_timer_init(DMS_PERIOD , RTC_PRESCALER_DIV1024_gc, DMS_RTC_USAGE);
	
	bAborted = DMS_DISCONNECT_INDICATION_DEFAULT;

	while (!bAborted)
    1edc:	80 91 d4 25 	lds	r24, 0x25D4	; 0x8025d4 <bAborted>
    1ee0:	88 23       	and	r24, r24
    1ee2:	09 f4       	brne	.+2      	; 0x1ee6 <SerFEPTask+0x2ac>
    1ee4:	de ce       	rjmp	.-580    	; 0x1ca2 <SerFEPTask+0x68>
		} while ( RTC.STATUS & RTC_SYNCBUSY_bm );
		rtc_interlock_timer_stop();
		
	} // End do of while !bAborted

	return 0;
    1ee6:	80 e0       	ldi	r24, 0x00	; 0

}
    1ee8:	2a 96       	adiw	r28, 0x0a	; 10
    1eea:	cd bf       	out	0x3d, r28	; 61
    1eec:	de bf       	out	0x3e, r29	; 62
    1eee:	df 91       	pop	r29
    1ef0:	cf 91       	pop	r28
    1ef2:	08 95       	ret

00001ef4 <fixEmeraldHeader>:
 *
 *  RETURNS: 	0 if successful, -1 otherwise
 *
 *******************************************************************/
void fixEmeraldHeader(unsigned char* buf, unsigned char newEndian)
{
    1ef4:	cf 93       	push	r28
    1ef6:	df 93       	push	r29
    1ef8:	cd b7       	in	r28, 0x3d	; 61
    1efa:	de b7       	in	r29, 0x3e	; 62
    1efc:	27 97       	sbiw	r28, 0x07	; 7
    1efe:	cd bf       	out	0x3d, r28	; 61
    1f00:	de bf       	out	0x3e, r29	; 62
    1f02:	8d 83       	std	Y+5, r24	; 0x05
    1f04:	9e 83       	std	Y+6, r25	; 0x06
    1f06:	6f 83       	std	Y+7, r22	; 0x07
	unsigned short crcVal;
	//unsigned short oldEndian = reinterpret_cast<pMessageHeader>(buf)->HostEndianType;
	unsigned short oldEndian = ((pMessageHeader)(buf))->HostEndianType;
    1f08:	8d 81       	ldd	r24, Y+5	; 0x05
    1f0a:	9e 81       	ldd	r25, Y+6	; 0x06
    1f0c:	fc 01       	movw	r30, r24
    1f0e:	81 81       	ldd	r24, Z+1	; 0x01
    1f10:	88 2f       	mov	r24, r24
    1f12:	90 e0       	ldi	r25, 0x00	; 0
    1f14:	89 83       	std	Y+1, r24	; 0x01
    1f16:	9a 83       	std	Y+2, r25	; 0x02
	
	if((oldEndian == 0xFF && (newEndian == 0x00 || newEndian == 0x80))//Big to Little
    1f18:	89 81       	ldd	r24, Y+1	; 0x01
    1f1a:	9a 81       	ldd	r25, Y+2	; 0x02
    1f1c:	8f 3f       	cpi	r24, 0xFF	; 255
    1f1e:	91 05       	cpc	r25, r1
    1f20:	31 f4       	brne	.+12     	; 0x1f2e <fixEmeraldHeader+0x3a>
    1f22:	8f 81       	ldd	r24, Y+7	; 0x07
    1f24:	88 23       	and	r24, r24
    1f26:	79 f0       	breq	.+30     	; 0x1f46 <fixEmeraldHeader+0x52>
    1f28:	8f 81       	ldd	r24, Y+7	; 0x07
    1f2a:	80 38       	cpi	r24, 0x80	; 128
    1f2c:	61 f0       	breq	.+24     	; 0x1f46 <fixEmeraldHeader+0x52>
	   || ((oldEndian == 0x00 || oldEndian == 0x80) && newEndian == 0xFF)) //or Little to Big
    1f2e:	89 81       	ldd	r24, Y+1	; 0x01
    1f30:	9a 81       	ldd	r25, Y+2	; 0x02
    1f32:	89 2b       	or	r24, r25
    1f34:	29 f0       	breq	.+10     	; 0x1f40 <fixEmeraldHeader+0x4c>
    1f36:	89 81       	ldd	r24, Y+1	; 0x01
    1f38:	9a 81       	ldd	r25, Y+2	; 0x02
    1f3a:	80 38       	cpi	r24, 0x80	; 128
    1f3c:	91 05       	cpc	r25, r1
    1f3e:	a9 f4       	brne	.+42     	; 0x1f6a <fixEmeraldHeader+0x76>
    1f40:	8f 81       	ldd	r24, Y+7	; 0x07
    1f42:	8f 3f       	cpi	r24, 0xFF	; 255
    1f44:	91 f4       	brne	.+36     	; 0x1f6a <fixEmeraldHeader+0x76>
	{
		((pMessageHeader)(buf))->HostEndianType = newEndian; //change HostEndianType
    1f46:	8d 81       	ldd	r24, Y+5	; 0x05
    1f48:	9e 81       	ldd	r25, Y+6	; 0x06
    1f4a:	2f 81       	ldd	r18, Y+7	; 0x07
    1f4c:	fc 01       	movw	r30, r24
    1f4e:	21 83       	std	Z+1, r18	; 0x01
		((pMessageHeader)(buf))->Len
		= bswap16(((pMessageHeader)(buf))->Len); //swap the len
    1f50:	8d 81       	ldd	r24, Y+5	; 0x05
    1f52:	9e 81       	ldd	r25, Y+6	; 0x06
    1f54:	fc 01       	movw	r30, r24
    1f56:	86 81       	ldd	r24, Z+6	; 0x06
    1f58:	97 81       	ldd	r25, Z+7	; 0x07
    1f5a:	38 2f       	mov	r19, r24
    1f5c:	29 2f       	mov	r18, r25
    1f5e:	8d 81       	ldd	r24, Y+5	; 0x05
    1f60:	9e 81       	ldd	r25, Y+6	; 0x06
    1f62:	fc 01       	movw	r30, r24
    1f64:	26 83       	std	Z+6, r18	; 0x06
    1f66:	37 83       	std	Z+7, r19	; 0x07
    1f68:	05 c0       	rjmp	.+10     	; 0x1f74 <fixEmeraldHeader+0x80>
		
	}//end if
	else //Little to InternalLittle or InternalLittle to Little
	{
		((pMessageHeader)(buf))->HostEndianType = newEndian; //change HostEndianType
    1f6a:	8d 81       	ldd	r24, Y+5	; 0x05
    1f6c:	9e 81       	ldd	r25, Y+6	; 0x06
    1f6e:	2f 81       	ldd	r18, Y+7	; 0x07
    1f70:	fc 01       	movw	r30, r24
    1f72:	21 83       	std	Z+1, r18	; 0x01
	}//end else

	crcVal = CalculateCRC(CRC16_WORD, buf + 1, (sizeof(MessageHeader) - 3), 0x00);
    1f74:	8d 81       	ldd	r24, Y+5	; 0x05
    1f76:	9e 81       	ldd	r25, Y+6	; 0x06
    1f78:	01 96       	adiw	r24, 0x01	; 1
    1f7a:	20 e0       	ldi	r18, 0x00	; 0
    1f7c:	30 e0       	ldi	r19, 0x00	; 0
    1f7e:	47 e0       	ldi	r20, 0x07	; 7
    1f80:	50 e0       	ldi	r21, 0x00	; 0
    1f82:	bc 01       	movw	r22, r24
    1f84:	81 e0       	ldi	r24, 0x01	; 1
    1f86:	90 ea       	ldi	r25, 0xA0	; 160
    1f88:	0e 94 d2 0d 	call	0x1ba4	; 0x1ba4 <CalculateCRC>
    1f8c:	8b 83       	std	Y+3, r24	; 0x03
    1f8e:	9c 83       	std	Y+4, r25	; 0x04
	((pMessageHeader)(buf))->HeaderCRC = (newEndian == 0xFF ? bswap16(crcVal) : crcVal);
    1f90:	8f 81       	ldd	r24, Y+7	; 0x07
    1f92:	8f 3f       	cpi	r24, 0xFF	; 255
    1f94:	31 f4       	brne	.+12     	; 0x1fa2 <fixEmeraldHeader+0xae>
    1f96:	8b 81       	ldd	r24, Y+3	; 0x03
    1f98:	9c 81       	ldd	r25, Y+4	; 0x04
    1f9a:	98 27       	eor	r25, r24
    1f9c:	89 27       	eor	r24, r25
    1f9e:	98 27       	eor	r25, r24
    1fa0:	02 c0       	rjmp	.+4      	; 0x1fa6 <fixEmeraldHeader+0xb2>
    1fa2:	8b 81       	ldd	r24, Y+3	; 0x03
    1fa4:	9c 81       	ldd	r25, Y+4	; 0x04
    1fa6:	2d 81       	ldd	r18, Y+5	; 0x05
    1fa8:	3e 81       	ldd	r19, Y+6	; 0x06
    1faa:	f9 01       	movw	r30, r18
    1fac:	80 87       	std	Z+8, r24	; 0x08
    1fae:	91 87       	std	Z+9, r25	; 0x09
}
    1fb0:	00 00       	nop
    1fb2:	27 96       	adiw	r28, 0x07	; 7
    1fb4:	cd bf       	out	0x3d, r28	; 61
    1fb6:	de bf       	out	0x3e, r29	; 62
    1fb8:	df 91       	pop	r29
    1fba:	cf 91       	pop	r28
    1fbc:	08 95       	ret

00001fbe <fixEmeraldMessage>:
 *
 *  RETURNS: 	Nothing
 *
 *******************************************************************/
void fixEmeraldMessage(unsigned char *buf, unsigned char newEndian, unsigned char oldEndian)
{
    1fbe:	ef 92       	push	r14
    1fc0:	ff 92       	push	r15
    1fc2:	0f 93       	push	r16
    1fc4:	1f 93       	push	r17
    1fc6:	cf 93       	push	r28
    1fc8:	df 93       	push	r29
    1fca:	cd b7       	in	r28, 0x3d	; 61
    1fcc:	de b7       	in	r29, 0x3e	; 62
    1fce:	aa 97       	sbiw	r28, 0x2a	; 42
    1fd0:	cd bf       	out	0x3d, r28	; 61
    1fd2:	de bf       	out	0x3e, r29	; 62
    1fd4:	8f a3       	std	Y+39, r24	; 0x27
    1fd6:	98 a7       	std	Y+40, r25	; 0x28
    1fd8:	69 a7       	std	Y+41, r22	; 0x29
    1fda:	4a a7       	std	Y+42, r20	; 0x2a
	unsigned short elementLen;
	unsigned char* pData;
	unsigned short crcVal;
	unsigned short lenToCRC;
	//unsigned short payloadLen = reinterpret_cast<pMessageHeader>(buf)->Len;
	unsigned short payloadLen = ((pMessageHeader)(buf))->Len;
    1fdc:	8f a1       	ldd	r24, Y+39	; 0x27
    1fde:	98 a5       	ldd	r25, Y+40	; 0x28
    1fe0:	fc 01       	movw	r30, r24
    1fe2:	86 81       	ldd	r24, Z+6	; 0x06
    1fe4:	97 81       	ldd	r25, Z+7	; 0x07
    1fe6:	89 87       	std	Y+9, r24	; 0x09
    1fe8:	9a 87       	std	Y+10, r25	; 0x0a
	
	//make payloadLen into Little Endian if Big
	payloadLen = ((pMessageHeader)(buf))->HostEndianType == 0xFF ? bswap16(payloadLen) : payloadLen;
    1fea:	8f a1       	ldd	r24, Y+39	; 0x27
    1fec:	98 a5       	ldd	r25, Y+40	; 0x28
    1fee:	fc 01       	movw	r30, r24
    1ff0:	81 81       	ldd	r24, Z+1	; 0x01
    1ff2:	8f 3f       	cpi	r24, 0xFF	; 255
    1ff4:	31 f4       	brne	.+12     	; 0x2002 <fixEmeraldMessage+0x44>
    1ff6:	89 85       	ldd	r24, Y+9	; 0x09
    1ff8:	9a 85       	ldd	r25, Y+10	; 0x0a
    1ffa:	98 27       	eor	r25, r24
    1ffc:	89 27       	eor	r24, r25
    1ffe:	98 27       	eor	r25, r24
    2000:	02 c0       	rjmp	.+4      	; 0x2006 <fixEmeraldMessage+0x48>
    2002:	89 85       	ldd	r24, Y+9	; 0x09
    2004:	9a 85       	ldd	r25, Y+10	; 0x0a
    2006:	89 87       	std	Y+9, r24	; 0x09
    2008:	9a 87       	std	Y+10, r25	; 0x0a
	numBytesLeft = payloadLen - sizeof(EmeraldExtHeader);
    200a:	89 85       	ldd	r24, Y+9	; 0x09
    200c:	9a 85       	ldd	r25, Y+10	; 0x0a
    200e:	84 97       	sbiw	r24, 0x24	; 36
    2010:	89 83       	std	Y+1, r24	; 0x01
    2012:	9a 83       	std	Y+2, r25	; 0x02

	if((oldEndian == 0xFF && (newEndian == 0x00 || newEndian == 0x80))//Big to Little
    2014:	8a a5       	ldd	r24, Y+42	; 0x2a
    2016:	8f 3f       	cpi	r24, 0xFF	; 255
    2018:	31 f4       	brne	.+12     	; 0x2026 <fixEmeraldMessage+0x68>
    201a:	89 a5       	ldd	r24, Y+41	; 0x29
    201c:	88 23       	and	r24, r24
    201e:	61 f0       	breq	.+24     	; 0x2038 <fixEmeraldMessage+0x7a>
    2020:	89 a5       	ldd	r24, Y+41	; 0x29
    2022:	80 38       	cpi	r24, 0x80	; 128
    2024:	49 f0       	breq	.+18     	; 0x2038 <fixEmeraldMessage+0x7a>
	   || ((oldEndian == 0x00 || oldEndian == 0x80) && newEndian == 0xFF)) //or Little to Big
    2026:	8a a5       	ldd	r24, Y+42	; 0x2a
    2028:	88 23       	and	r24, r24
    202a:	19 f0       	breq	.+6      	; 0x2032 <fixEmeraldMessage+0x74>
    202c:	8a a5       	ldd	r24, Y+42	; 0x2a
    202e:	80 38       	cpi	r24, 0x80	; 128
    2030:	79 f4       	brne	.+30     	; 0x2050 <fixEmeraldMessage+0x92>
    2032:	89 a5       	ldd	r24, Y+41	; 0x29
    2034:	8f 3f       	cpi	r24, 0xFF	; 255
    2036:	61 f4       	brne	.+24     	; 0x2050 <fixEmeraldMessage+0x92>
	{
		((pEmeraldMessage)buf)->extheader.CCode =
		bswap16(((pEmeraldMessage)(buf))->extheader.CCode); //so always swap
    2038:	8f a1       	ldd	r24, Y+39	; 0x27
    203a:	98 a5       	ldd	r25, Y+40	; 0x28
    203c:	fc 01       	movw	r30, r24
    203e:	84 a5       	ldd	r24, Z+44	; 0x2c
    2040:	95 a5       	ldd	r25, Z+45	; 0x2d
    2042:	38 2f       	mov	r19, r24
    2044:	29 2f       	mov	r18, r25
	numBytesLeft = payloadLen - sizeof(EmeraldExtHeader);

	if((oldEndian == 0xFF && (newEndian == 0x00 || newEndian == 0x80))//Big to Little
	   || ((oldEndian == 0x00 || oldEndian == 0x80) && newEndian == 0xFF)) //or Little to Big
	{
		((pEmeraldMessage)buf)->extheader.CCode =
    2046:	8f a1       	ldd	r24, Y+39	; 0x27
    2048:	98 a5       	ldd	r25, Y+40	; 0x28
    204a:	fc 01       	movw	r30, r24
    204c:	24 a7       	std	Z+44, r18	; 0x2c
    204e:	35 a7       	std	Z+45, r19	; 0x2d
		bswap16(((pEmeraldMessage)(buf))->extheader.CCode); //so always swap
	}

	if((oldEndian == 0xFF && (newEndian == 0x00 || newEndian == 0x80))//Big to Little
    2050:	8a a5       	ldd	r24, Y+42	; 0x2a
    2052:	8f 3f       	cpi	r24, 0xFF	; 255
    2054:	31 f4       	brne	.+12     	; 0x2062 <fixEmeraldMessage+0xa4>
    2056:	89 a5       	ldd	r24, Y+41	; 0x29
    2058:	88 23       	and	r24, r24
    205a:	71 f0       	breq	.+28     	; 0x2078 <fixEmeraldMessage+0xba>
    205c:	89 a5       	ldd	r24, Y+41	; 0x29
    205e:	80 38       	cpi	r24, 0x80	; 128
    2060:	59 f0       	breq	.+22     	; 0x2078 <fixEmeraldMessage+0xba>
	   || ((oldEndian == 0x00 || oldEndian == 0x80) && newEndian == 0xFF)) //or Little to Big
    2062:	8a a5       	ldd	r24, Y+42	; 0x2a
    2064:	88 23       	and	r24, r24
    2066:	21 f0       	breq	.+8      	; 0x2070 <fixEmeraldMessage+0xb2>
    2068:	8a a5       	ldd	r24, Y+42	; 0x2a
    206a:	80 38       	cpi	r24, 0x80	; 128
    206c:	09 f0       	breq	.+2      	; 0x2070 <fixEmeraldMessage+0xb2>
    206e:	1d c3       	rjmp	.+1594   	; 0x26aa <fixEmeraldMessage+0x6ec>
    2070:	89 a5       	ldd	r24, Y+41	; 0x29
    2072:	8f 3f       	cpi	r24, 0xFF	; 255
    2074:	09 f0       	breq	.+2      	; 0x2078 <fixEmeraldMessage+0xba>
    2076:	19 c3       	rjmp	.+1586   	; 0x26aa <fixEmeraldMessage+0x6ec>
	{
		pData = buf + sizeof(EmeraldMessage); //point to first PCODE
    2078:	8f a1       	ldd	r24, Y+39	; 0x27
    207a:	98 a5       	ldd	r25, Y+40	; 0x28
    207c:	8e 96       	adiw	r24, 0x2e	; 46
    207e:	8f 83       	std	Y+7, r24	; 0x07
    2080:	98 87       	std	Y+8, r25	; 0x08

		while(numBytesLeft > 0)	//crawl through the data
    2082:	0d c3       	rjmp	.+1562   	; 0x269e <fixEmeraldMessage+0x6e0>
		{
			parameterCode = oldEndian == 0xFF ? bswap16(*(unsigned short*)pData) : *(unsigned short*)pData;	//swap the PCODE
    2084:	8a a5       	ldd	r24, Y+42	; 0x2a
    2086:	8f 3f       	cpi	r24, 0xFF	; 255
    2088:	49 f4       	brne	.+18     	; 0x209c <fixEmeraldMessage+0xde>
    208a:	8f 81       	ldd	r24, Y+7	; 0x07
    208c:	98 85       	ldd	r25, Y+8	; 0x08
    208e:	fc 01       	movw	r30, r24
    2090:	80 81       	ld	r24, Z
    2092:	91 81       	ldd	r25, Z+1	; 0x01
    2094:	98 27       	eor	r25, r24
    2096:	89 27       	eor	r24, r25
    2098:	98 27       	eor	r25, r24
    209a:	05 c0       	rjmp	.+10     	; 0x20a6 <fixEmeraldMessage+0xe8>
    209c:	8f 81       	ldd	r24, Y+7	; 0x07
    209e:	98 85       	ldd	r25, Y+8	; 0x08
    20a0:	fc 01       	movw	r30, r24
    20a2:	80 81       	ld	r24, Z
    20a4:	91 81       	ldd	r25, Z+1	; 0x01
    20a6:	8b 87       	std	Y+11, r24	; 0x0b
    20a8:	9c 87       	std	Y+12, r25	; 0x0c
			swappedParameterCode = bswap16(*(unsigned short*)pData); //swap the PCODE
    20aa:	8f 81       	ldd	r24, Y+7	; 0x07
    20ac:	98 85       	ldd	r25, Y+8	; 0x08
    20ae:	fc 01       	movw	r30, r24
    20b0:	80 81       	ld	r24, Z
    20b2:	91 81       	ldd	r25, Z+1	; 0x01
    20b4:	98 27       	eor	r25, r24
    20b6:	89 27       	eor	r24, r25
    20b8:	98 27       	eor	r25, r24
    20ba:	8f 8b       	std	Y+23, r24	; 0x17
    20bc:	98 8f       	std	Y+24, r25	; 0x18
			memcpy(pData, (void*)&swappedParameterCode, sizeof(unsigned short)); //copy back to buf
    20be:	2f 89       	ldd	r18, Y+23	; 0x17
    20c0:	38 8d       	ldd	r19, Y+24	; 0x18
    20c2:	8f 81       	ldd	r24, Y+7	; 0x07
    20c4:	98 85       	ldd	r25, Y+8	; 0x08
    20c6:	fc 01       	movw	r30, r24
    20c8:	20 83       	st	Z, r18
    20ca:	31 83       	std	Z+1, r19	; 0x01
			numBytesLeft -= sizeof(unsigned short);	//decrement data count
    20cc:	89 81       	ldd	r24, Y+1	; 0x01
    20ce:	9a 81       	ldd	r25, Y+2	; 0x02
    20d0:	02 97       	sbiw	r24, 0x02	; 2
    20d2:	89 83       	std	Y+1, r24	; 0x01
    20d4:	9a 83       	std	Y+2, r25	; 0x02
			pData += sizeof(unsigned short); //point to TCODE
    20d6:	8f 81       	ldd	r24, Y+7	; 0x07
    20d8:	98 85       	ldd	r25, Y+8	; 0x08
    20da:	02 96       	adiw	r24, 0x02	; 2
    20dc:	8f 83       	std	Y+7, r24	; 0x07
    20de:	98 87       	std	Y+8, r25	; 0x08
			{
				//yes
				continue; //skip to top of loop
			}
*/
			typeCode = oldEndian == 0xFF ? bswap16(*(unsigned short*)pData) : *(unsigned short*)pData;//make sure it's Little
    20e0:	8a a5       	ldd	r24, Y+42	; 0x2a
    20e2:	8f 3f       	cpi	r24, 0xFF	; 255
    20e4:	49 f4       	brne	.+18     	; 0x20f8 <fixEmeraldMessage+0x13a>
    20e6:	8f 81       	ldd	r24, Y+7	; 0x07
    20e8:	98 85       	ldd	r25, Y+8	; 0x08
    20ea:	fc 01       	movw	r30, r24
    20ec:	80 81       	ld	r24, Z
    20ee:	91 81       	ldd	r25, Z+1	; 0x01
    20f0:	98 27       	eor	r25, r24
    20f2:	89 27       	eor	r24, r25
    20f4:	98 27       	eor	r25, r24
    20f6:	05 c0       	rjmp	.+10     	; 0x2102 <fixEmeraldMessage+0x144>
    20f8:	8f 81       	ldd	r24, Y+7	; 0x07
    20fa:	98 85       	ldd	r25, Y+8	; 0x08
    20fc:	fc 01       	movw	r30, r24
    20fe:	80 81       	ld	r24, Z
    2100:	91 81       	ldd	r25, Z+1	; 0x01
    2102:	8d 87       	std	Y+13, r24	; 0x0d
    2104:	9e 87       	std	Y+14, r25	; 0x0e
			swappedTypeCode = bswap16(*(unsigned short*)pData);	//swap it
    2106:	8f 81       	ldd	r24, Y+7	; 0x07
    2108:	98 85       	ldd	r25, Y+8	; 0x08
    210a:	fc 01       	movw	r30, r24
    210c:	80 81       	ld	r24, Z
    210e:	91 81       	ldd	r25, Z+1	; 0x01
    2110:	98 27       	eor	r25, r24
    2112:	89 27       	eor	r24, r25
    2114:	98 27       	eor	r25, r24
    2116:	8d 8b       	std	Y+21, r24	; 0x15
    2118:	9e 8b       	std	Y+22, r25	; 0x16
			memcpy(pData, (void*)&swappedTypeCode, sizeof(unsigned short));	//copy back to buf
    211a:	2d 89       	ldd	r18, Y+21	; 0x15
    211c:	3e 89       	ldd	r19, Y+22	; 0x16
    211e:	8f 81       	ldd	r24, Y+7	; 0x07
    2120:	98 85       	ldd	r25, Y+8	; 0x08
    2122:	fc 01       	movw	r30, r24
    2124:	20 83       	st	Z, r18
    2126:	31 83       	std	Z+1, r19	; 0x01
			numBytesLeft -= sizeof(unsigned short);	//decrement data count
    2128:	89 81       	ldd	r24, Y+1	; 0x01
    212a:	9a 81       	ldd	r25, Y+2	; 0x02
    212c:	02 97       	sbiw	r24, 0x02	; 2
    212e:	89 83       	std	Y+1, r24	; 0x01
    2130:	9a 83       	std	Y+2, r25	; 0x02
			pData += sizeof(unsigned short); // point to data value
    2132:	8f 81       	ldd	r24, Y+7	; 0x07
    2134:	98 85       	ldd	r25, Y+8	; 0x08
    2136:	02 96       	adiw	r24, 0x02	; 2
    2138:	8f 83       	std	Y+7, r24	; 0x07
    213a:	98 87       	std	Y+8, r25	; 0x08

			switch(typeCode)
    213c:	8d 85       	ldd	r24, Y+13	; 0x0d
    213e:	9e 85       	ldd	r25, Y+14	; 0x0e
    2140:	cc 01       	movw	r24, r24
    2142:	a0 e0       	ldi	r26, 0x00	; 0
    2144:	b0 e0       	ldi	r27, 0x00	; 0
    2146:	40 e0       	ldi	r20, 0x00	; 0
    2148:	50 e0       	ldi	r21, 0x00	; 0
    214a:	2f e0       	ldi	r18, 0x0F	; 15
    214c:	30 e0       	ldi	r19, 0x00	; 0
    214e:	84 1b       	sub	r24, r20
    2150:	95 0b       	sbc	r25, r21
    2152:	28 17       	cp	r18, r24
    2154:	39 07       	cpc	r19, r25
    2156:	08 f4       	brcc	.+2      	; 0x215a <fixEmeraldMessage+0x19c>
    2158:	a2 c2       	rjmp	.+1348   	; 0x269e <fixEmeraldMessage+0x6e0>
    215a:	82 50       	subi	r24, 0x02	; 2
    215c:	9f 4f       	sbci	r25, 0xFF	; 255
    215e:	fc 01       	movw	r30, r24
    2160:	0c 94 de 50 	jmp	0xa1bc	; 0xa1bc <__tablejump2__>
			{
			
			case emerald_array:	//this is the # of elements
				swappedShortValue = bswap16(*(unsigned short*)pData);
    2164:	8f 81       	ldd	r24, Y+7	; 0x07
    2166:	98 85       	ldd	r25, Y+8	; 0x08
    2168:	fc 01       	movw	r30, r24
    216a:	80 81       	ld	r24, Z
    216c:	91 81       	ldd	r25, Z+1	; 0x01
    216e:	98 27       	eor	r25, r24
    2170:	89 27       	eor	r24, r25
    2172:	98 27       	eor	r25, r24
    2174:	89 8f       	std	Y+25, r24	; 0x19
    2176:	9a 8f       	std	Y+26, r25	; 0x1a
				memcpy((void*)pData, (void*)&swappedShortValue, sizeof(unsigned short));//copy back
    2178:	29 8d       	ldd	r18, Y+25	; 0x19
    217a:	3a 8d       	ldd	r19, Y+26	; 0x1a
    217c:	8f 81       	ldd	r24, Y+7	; 0x07
    217e:	98 85       	ldd	r25, Y+8	; 0x08
    2180:	fc 01       	movw	r30, r24
    2182:	20 83       	st	Z, r18
    2184:	31 83       	std	Z+1, r19	; 0x01
				numBytesLeft -= sizeof(unsigned short);	//decrement byte count
    2186:	89 81       	ldd	r24, Y+1	; 0x01
    2188:	9a 81       	ldd	r25, Y+2	; 0x02
    218a:	02 97       	sbiw	r24, 0x02	; 2
    218c:	89 83       	std	Y+1, r24	; 0x01
    218e:	9a 83       	std	Y+2, r25	; 0x02
				pData += sizeof(unsigned short); //point to next PCODE
    2190:	8f 81       	ldd	r24, Y+7	; 0x07
    2192:	98 85       	ldd	r25, Y+8	; 0x08
    2194:	02 96       	adiw	r24, 0x02	; 2
    2196:	8f 83       	std	Y+7, r24	; 0x07
    2198:	98 87       	std	Y+8, r25	; 0x08
				break;
    219a:	81 c2       	rjmp	.+1282   	; 0x269e <fixEmeraldMessage+0x6e0>

			case u16:
			case s16:
			case boolean:
				swappedShortValue = bswap16(*(unsigned short*)pData);
    219c:	8f 81       	ldd	r24, Y+7	; 0x07
    219e:	98 85       	ldd	r25, Y+8	; 0x08
    21a0:	fc 01       	movw	r30, r24
    21a2:	80 81       	ld	r24, Z
    21a4:	91 81       	ldd	r25, Z+1	; 0x01
    21a6:	98 27       	eor	r25, r24
    21a8:	89 27       	eor	r24, r25
    21aa:	98 27       	eor	r25, r24
    21ac:	89 8f       	std	Y+25, r24	; 0x19
    21ae:	9a 8f       	std	Y+26, r25	; 0x1a
				memcpy((void*)pData, (void*)&swappedShortValue, sizeof(unsigned short));//copy back
    21b0:	29 8d       	ldd	r18, Y+25	; 0x19
    21b2:	3a 8d       	ldd	r19, Y+26	; 0x1a
    21b4:	8f 81       	ldd	r24, Y+7	; 0x07
    21b6:	98 85       	ldd	r25, Y+8	; 0x08
    21b8:	fc 01       	movw	r30, r24
    21ba:	20 83       	st	Z, r18
    21bc:	31 83       	std	Z+1, r19	; 0x01
				numBytesLeft -= sizeof(unsigned short);	//decrement byte count
    21be:	89 81       	ldd	r24, Y+1	; 0x01
    21c0:	9a 81       	ldd	r25, Y+2	; 0x02
    21c2:	02 97       	sbiw	r24, 0x02	; 2
    21c4:	89 83       	std	Y+1, r24	; 0x01
    21c6:	9a 83       	std	Y+2, r25	; 0x02
				pData += sizeof(unsigned short); //point to next PCODE
    21c8:	8f 81       	ldd	r24, Y+7	; 0x07
    21ca:	98 85       	ldd	r25, Y+8	; 0x08
    21cc:	02 96       	adiw	r24, 0x02	; 2
    21ce:	8f 83       	std	Y+7, r24	; 0x07
    21d0:	98 87       	std	Y+8, r25	; 0x08
				break;
    21d2:	65 c2       	rjmp	.+1226   	; 0x269e <fixEmeraldMessage+0x6e0>

			case u32:
			case s32:
			case dt:
				memcpy((void*)&longDataValue, (void*)pData, sizeof(unsigned long));	//do it this due to align issues
    21d4:	8f 81       	ldd	r24, Y+7	; 0x07
    21d6:	98 85       	ldd	r25, Y+8	; 0x08
    21d8:	fc 01       	movw	r30, r24
    21da:	80 81       	ld	r24, Z
    21dc:	91 81       	ldd	r25, Z+1	; 0x01
    21de:	a2 81       	ldd	r26, Z+2	; 0x02
    21e0:	b3 81       	ldd	r27, Z+3	; 0x03
    21e2:	8f 8f       	std	Y+31, r24	; 0x1f
    21e4:	98 a3       	std	Y+32, r25	; 0x20
    21e6:	a9 a3       	std	Y+33, r26	; 0x21
    21e8:	ba a3       	std	Y+34, r27	; 0x22
			        swappedLongValue = bswap32(longDataValue);
    21ea:	8f 8d       	ldd	r24, Y+31	; 0x1f
    21ec:	98 a1       	ldd	r25, Y+32	; 0x20
    21ee:	a9 a1       	ldd	r26, Y+33	; 0x21
    21f0:	ba a1       	ldd	r27, Y+34	; 0x22
    21f2:	2b 2f       	mov	r18, r27
    21f4:	33 27       	eor	r19, r19
    21f6:	44 27       	eor	r20, r20
    21f8:	55 27       	eor	r21, r21
    21fa:	8f 8d       	ldd	r24, Y+31	; 0x1f
    21fc:	98 a1       	ldd	r25, Y+32	; 0x20
    21fe:	a9 a1       	ldd	r26, Y+33	; 0x21
    2200:	ba a1       	ldd	r27, Y+34	; 0x22
    2202:	cd 01       	movw	r24, r26
    2204:	aa 27       	eor	r26, r26
    2206:	bb 27       	eor	r27, r27
    2208:	ba 2f       	mov	r27, r26
    220a:	a9 2f       	mov	r26, r25
    220c:	98 2f       	mov	r25, r24
    220e:	88 27       	eor	r24, r24
    2210:	aa 27       	eor	r26, r26
    2212:	bb 27       	eor	r27, r27
    2214:	82 2b       	or	r24, r18
    2216:	93 2b       	or	r25, r19
    2218:	a4 2b       	or	r26, r20
    221a:	b5 2b       	or	r27, r21
    221c:	9c 01       	movw	r18, r24
    221e:	ad 01       	movw	r20, r26
    2220:	44 27       	eor	r20, r20
    2222:	55 27       	eor	r21, r21
    2224:	8f 8d       	ldd	r24, Y+31	; 0x1f
    2226:	98 a1       	ldd	r25, Y+32	; 0x20
    2228:	a9 a1       	ldd	r26, Y+33	; 0x21
    222a:	ba a1       	ldd	r27, Y+34	; 0x22
    222c:	aa 27       	eor	r26, r26
    222e:	bb 27       	eor	r27, r27
    2230:	e9 2e       	mov	r14, r25
    2232:	fa 2e       	mov	r15, r26
    2234:	0b 2f       	mov	r16, r27
    2236:	11 27       	eor	r17, r17
    2238:	8f 8d       	ldd	r24, Y+31	; 0x1f
    223a:	98 a1       	ldd	r25, Y+32	; 0x20
    223c:	a9 a1       	ldd	r26, Y+33	; 0x21
    223e:	ba a1       	ldd	r27, Y+34	; 0x22
    2240:	ba 2f       	mov	r27, r26
    2242:	a9 2f       	mov	r26, r25
    2244:	98 2f       	mov	r25, r24
    2246:	88 27       	eor	r24, r24
    2248:	aa 27       	eor	r26, r26
    224a:	bb 27       	eor	r27, r27
    224c:	8e 29       	or	r24, r14
    224e:	9f 29       	or	r25, r15
    2250:	a0 2b       	or	r26, r16
    2252:	b1 2b       	or	r27, r17
    2254:	dc 01       	movw	r26, r24
    2256:	99 27       	eor	r25, r25
    2258:	88 27       	eor	r24, r24
    225a:	82 2b       	or	r24, r18
    225c:	93 2b       	or	r25, r19
    225e:	a4 2b       	or	r26, r20
    2260:	b5 2b       	or	r27, r21
    2262:	8b a3       	std	Y+35, r24	; 0x23
    2264:	9c a3       	std	Y+36, r25	; 0x24
    2266:	ad a3       	std	Y+37, r26	; 0x25
    2268:	be a3       	std	Y+38, r27	; 0x26
				memcpy((void*)pData, (void*)&swappedLongValue, sizeof(unsigned long));	//copy back
    226a:	8b a1       	ldd	r24, Y+35	; 0x23
    226c:	9c a1       	ldd	r25, Y+36	; 0x24
    226e:	ad a1       	ldd	r26, Y+37	; 0x25
    2270:	be a1       	ldd	r27, Y+38	; 0x26
    2272:	2f 81       	ldd	r18, Y+7	; 0x07
    2274:	38 85       	ldd	r19, Y+8	; 0x08
    2276:	f9 01       	movw	r30, r18
    2278:	80 83       	st	Z, r24
    227a:	91 83       	std	Z+1, r25	; 0x01
    227c:	a2 83       	std	Z+2, r26	; 0x02
    227e:	b3 83       	std	Z+3, r27	; 0x03
				numBytesLeft -= sizeof(unsigned long); //decrement byte count
    2280:	89 81       	ldd	r24, Y+1	; 0x01
    2282:	9a 81       	ldd	r25, Y+2	; 0x02
    2284:	04 97       	sbiw	r24, 0x04	; 4
    2286:	89 83       	std	Y+1, r24	; 0x01
    2288:	9a 83       	std	Y+2, r25	; 0x02
				pData += sizeof(unsigned long);	//point to next PCODE
    228a:	8f 81       	ldd	r24, Y+7	; 0x07
    228c:	98 85       	ldd	r25, Y+8	; 0x08
    228e:	04 96       	adiw	r24, 0x04	; 4
    2290:	8f 83       	std	Y+7, r24	; 0x07
    2292:	98 87       	std	Y+8, r25	; 0x08
				break;
    2294:	04 c2       	rjmp	.+1032   	; 0x269e <fixEmeraldMessage+0x6e0>

			case array:
				extendedTCode = oldEndian == 0xFF ? bswap16(*(unsigned short*)pData) : *(unsigned short*)pData;	//extended TCODE
    2296:	8a a5       	ldd	r24, Y+42	; 0x2a
    2298:	8f 3f       	cpi	r24, 0xFF	; 255
    229a:	49 f4       	brne	.+18     	; 0x22ae <fixEmeraldMessage+0x2f0>
    229c:	8f 81       	ldd	r24, Y+7	; 0x07
    229e:	98 85       	ldd	r25, Y+8	; 0x08
    22a0:	fc 01       	movw	r30, r24
    22a2:	80 81       	ld	r24, Z
    22a4:	91 81       	ldd	r25, Z+1	; 0x01
    22a6:	98 27       	eor	r25, r24
    22a8:	89 27       	eor	r24, r25
    22aa:	98 27       	eor	r25, r24
    22ac:	05 c0       	rjmp	.+10     	; 0x22b8 <fixEmeraldMessage+0x2fa>
    22ae:	8f 81       	ldd	r24, Y+7	; 0x07
    22b0:	98 85       	ldd	r25, Y+8	; 0x08
    22b2:	fc 01       	movw	r30, r24
    22b4:	80 81       	ld	r24, Z
    22b6:	91 81       	ldd	r25, Z+1	; 0x01
    22b8:	8f 87       	std	Y+15, r24	; 0x0f
    22ba:	98 8b       	std	Y+16, r25	; 0x10
				swappedTypeCode = bswap16(*(unsigned short*)pData);	//swap extTCODE
    22bc:	8f 81       	ldd	r24, Y+7	; 0x07
    22be:	98 85       	ldd	r25, Y+8	; 0x08
    22c0:	fc 01       	movw	r30, r24
    22c2:	80 81       	ld	r24, Z
    22c4:	91 81       	ldd	r25, Z+1	; 0x01
    22c6:	98 27       	eor	r25, r24
    22c8:	89 27       	eor	r24, r25
    22ca:	98 27       	eor	r25, r24
    22cc:	8d 8b       	std	Y+21, r24	; 0x15
    22ce:	9e 8b       	std	Y+22, r25	; 0x16
				memcpy((void*)pData, (void*)&swappedTypeCode, sizeof(unsigned short));
    22d0:	2d 89       	ldd	r18, Y+21	; 0x15
    22d2:	3e 89       	ldd	r19, Y+22	; 0x16
    22d4:	8f 81       	ldd	r24, Y+7	; 0x07
    22d6:	98 85       	ldd	r25, Y+8	; 0x08
    22d8:	fc 01       	movw	r30, r24
    22da:	20 83       	st	Z, r18
    22dc:	31 83       	std	Z+1, r19	; 0x01
				pData += sizeof(unsigned short); //point to extended lenCode
    22de:	8f 81       	ldd	r24, Y+7	; 0x07
    22e0:	98 85       	ldd	r25, Y+8	; 0x08
    22e2:	02 96       	adiw	r24, 0x02	; 2
    22e4:	8f 83       	std	Y+7, r24	; 0x07
    22e6:	98 87       	std	Y+8, r25	; 0x08
				numBytesLeft -= sizeof(unsigned short);	//decrement byte count
    22e8:	89 81       	ldd	r24, Y+1	; 0x01
    22ea:	9a 81       	ldd	r25, Y+2	; 0x02
    22ec:	02 97       	sbiw	r24, 0x02	; 2
    22ee:	89 83       	std	Y+1, r24	; 0x01
    22f0:	9a 83       	std	Y+2, r25	; 0x02

				elementLen = oldEndian == 0xFF ? bswap16(*(unsigned short*)pData) : *(unsigned short*)pData;
    22f2:	8a a5       	ldd	r24, Y+42	; 0x2a
    22f4:	8f 3f       	cpi	r24, 0xFF	; 255
    22f6:	49 f4       	brne	.+18     	; 0x230a <fixEmeraldMessage+0x34c>
    22f8:	8f 81       	ldd	r24, Y+7	; 0x07
    22fa:	98 85       	ldd	r25, Y+8	; 0x08
    22fc:	fc 01       	movw	r30, r24
    22fe:	80 81       	ld	r24, Z
    2300:	91 81       	ldd	r25, Z+1	; 0x01
    2302:	98 27       	eor	r25, r24
    2304:	89 27       	eor	r24, r25
    2306:	98 27       	eor	r25, r24
    2308:	05 c0       	rjmp	.+10     	; 0x2314 <fixEmeraldMessage+0x356>
    230a:	8f 81       	ldd	r24, Y+7	; 0x07
    230c:	98 85       	ldd	r25, Y+8	; 0x08
    230e:	fc 01       	movw	r30, r24
    2310:	80 81       	ld	r24, Z
    2312:	91 81       	ldd	r25, Z+1	; 0x01
    2314:	8d 83       	std	Y+5, r24	; 0x05
    2316:	9e 83       	std	Y+6, r25	; 0x06

				lengthCode = bswap16(*(unsigned short*)pData); //swap extlen code
    2318:	8f 81       	ldd	r24, Y+7	; 0x07
    231a:	98 85       	ldd	r25, Y+8	; 0x08
    231c:	fc 01       	movw	r30, r24
    231e:	80 81       	ld	r24, Z
    2320:	91 81       	ldd	r25, Z+1	; 0x01
    2322:	98 27       	eor	r25, r24
    2324:	89 27       	eor	r24, r25
    2326:	98 27       	eor	r25, r24
    2328:	8b 8f       	std	Y+27, r24	; 0x1b
    232a:	9c 8f       	std	Y+28, r25	; 0x1c
				memcpy((void*)pData, (void*)&lengthCode, sizeof(unsigned short));
    232c:	2b 8d       	ldd	r18, Y+27	; 0x1b
    232e:	3c 8d       	ldd	r19, Y+28	; 0x1c
    2330:	8f 81       	ldd	r24, Y+7	; 0x07
    2332:	98 85       	ldd	r25, Y+8	; 0x08
    2334:	fc 01       	movw	r30, r24
    2336:	20 83       	st	Z, r18
    2338:	31 83       	std	Z+1, r19	; 0x01
				pData += sizeof(unsigned short); //point to start of data
    233a:	8f 81       	ldd	r24, Y+7	; 0x07
    233c:	98 85       	ldd	r25, Y+8	; 0x08
    233e:	02 96       	adiw	r24, 0x02	; 2
    2340:	8f 83       	std	Y+7, r24	; 0x07
    2342:	98 87       	std	Y+8, r25	; 0x08
				numBytesLeft -= sizeof(unsigned short);	//decrement byte count
    2344:	89 81       	ldd	r24, Y+1	; 0x01
    2346:	9a 81       	ldd	r25, Y+2	; 0x02
    2348:	02 97       	sbiw	r24, 0x02	; 2
    234a:	89 83       	std	Y+1, r24	; 0x01
    234c:	9a 83       	std	Y+2, r25	; 0x02

				if(extendedTCode == u8 || extendedTCode == s8 || extendedTCode == boolean) //if u8 or s8...just increment the pointer
    234e:	8f 85       	ldd	r24, Y+15	; 0x0f
    2350:	98 89       	ldd	r25, Y+16	; 0x10
    2352:	41 97       	sbiw	r24, 0x11	; 17
    2354:	41 f0       	breq	.+16     	; 0x2366 <fixEmeraldMessage+0x3a8>
    2356:	8f 85       	ldd	r24, Y+15	; 0x0f
    2358:	98 89       	ldd	r25, Y+16	; 0x10
    235a:	42 97       	sbiw	r24, 0x12	; 18
    235c:	21 f0       	breq	.+8      	; 0x2366 <fixEmeraldMessage+0x3a8>
    235e:	8f 85       	ldd	r24, Y+15	; 0x0f
    2360:	98 89       	ldd	r25, Y+16	; 0x10
    2362:	89 2b       	or	r24, r25
    2364:	f1 f4       	brne	.+60     	; 0x23a2 <fixEmeraldMessage+0x3e4>
				{
				    if (elementLen & 0x01)	// pad byte
    2366:	8d 81       	ldd	r24, Y+5	; 0x05
    2368:	9e 81       	ldd	r25, Y+6	; 0x06
    236a:	81 70       	andi	r24, 0x01	; 1
    236c:	99 27       	eor	r25, r25
    236e:	89 2b       	or	r24, r25
    2370:	29 f0       	breq	.+10     	; 0x237c <fixEmeraldMessage+0x3be>
					elementLen++;
    2372:	8d 81       	ldd	r24, Y+5	; 0x05
    2374:	9e 81       	ldd	r25, Y+6	; 0x06
    2376:	01 96       	adiw	r24, 0x01	; 1
    2378:	8d 83       	std	Y+5, r24	; 0x05
    237a:	9e 83       	std	Y+6, r25	; 0x06
				    
				    pData += elementLen; //go to next PCODE
    237c:	2f 81       	ldd	r18, Y+7	; 0x07
    237e:	38 85       	ldd	r19, Y+8	; 0x08
    2380:	8d 81       	ldd	r24, Y+5	; 0x05
    2382:	9e 81       	ldd	r25, Y+6	; 0x06
    2384:	82 0f       	add	r24, r18
    2386:	93 1f       	adc	r25, r19
    2388:	8f 83       	std	Y+7, r24	; 0x07
    238a:	98 87       	std	Y+8, r25	; 0x08
				    numBytesLeft -= elementLen;	//decrement byte counter
    238c:	29 81       	ldd	r18, Y+1	; 0x01
    238e:	3a 81       	ldd	r19, Y+2	; 0x02
    2390:	8d 81       	ldd	r24, Y+5	; 0x05
    2392:	9e 81       	ldd	r25, Y+6	; 0x06
    2394:	a9 01       	movw	r20, r18
    2396:	48 1b       	sub	r20, r24
    2398:	59 0b       	sbc	r21, r25
    239a:	ca 01       	movw	r24, r20
    239c:	89 83       	std	Y+1, r24	; 0x01
    239e:	9a 83       	std	Y+2, r25	; 0x02
				    break; //out of case array:
    23a0:	7e c1       	rjmp	.+764    	; 0x269e <fixEmeraldMessage+0x6e0>
				}//e	nd if

				for (i=0; i<elementLen; i++)
    23a2:	1b 82       	std	Y+3, r1	; 0x03
    23a4:	1c 82       	std	Y+4, r1	; 0x04
    23a6:	9a c0       	rjmp	.+308    	; 0x24dc <fixEmeraldMessage+0x51e>
				{
					switch(extendedTCode)
    23a8:	8f 85       	ldd	r24, Y+15	; 0x0f
    23aa:	98 89       	ldd	r25, Y+16	; 0x10
    23ac:	85 30       	cpi	r24, 0x05	; 5
    23ae:	91 05       	cpc	r25, r1
    23b0:	79 f0       	breq	.+30     	; 0x23d0 <fixEmeraldMessage+0x412>
    23b2:	86 30       	cpi	r24, 0x06	; 6
    23b4:	91 05       	cpc	r25, r1
    23b6:	30 f4       	brcc	.+12     	; 0x23c4 <fixEmeraldMessage+0x406>
    23b8:	82 30       	cpi	r24, 0x02	; 2
    23ba:	91 05       	cpc	r25, r1
    23bc:	49 f0       	breq	.+18     	; 0x23d0 <fixEmeraldMessage+0x412>
    23be:	03 97       	sbiw	r24, 0x03	; 3
    23c0:	39 f1       	breq	.+78     	; 0x2410 <fixEmeraldMessage+0x452>
					    pData += sizeof(EVT_RECORD);
					    numBytesLeft -= sizeof(EVT_RECORD);
*/					    break;

					default:
						break;
    23c2:	87 c0       	rjmp	.+270    	; 0x24d2 <fixEmeraldMessage+0x514>
				    break; //out of case array:
				}//e	nd if

				for (i=0; i<elementLen; i++)
				{
					switch(extendedTCode)
    23c4:	86 30       	cpi	r24, 0x06	; 6
    23c6:	91 05       	cpc	r25, r1
    23c8:	19 f1       	breq	.+70     	; 0x2410 <fixEmeraldMessage+0x452>
    23ca:	0b 97       	sbiw	r24, 0x0b	; 11
    23cc:	09 f1       	breq	.+66     	; 0x2410 <fixEmeraldMessage+0x452>
					    pData += sizeof(EVT_RECORD);
					    numBytesLeft -= sizeof(EVT_RECORD);
*/					    break;

					default:
						break;
    23ce:	81 c0       	rjmp	.+258    	; 0x24d2 <fixEmeraldMessage+0x514>
				{
					switch(extendedTCode)
					{
					case u16:
					case s16:
					    memcpy((void*)&shortDataValue, (void*)pData, sizeof(unsigned short));
    23d0:	8f 81       	ldd	r24, Y+7	; 0x07
    23d2:	98 85       	ldd	r25, Y+8	; 0x08
    23d4:	fc 01       	movw	r30, r24
    23d6:	80 81       	ld	r24, Z
    23d8:	91 81       	ldd	r25, Z+1	; 0x01
    23da:	8d 8f       	std	Y+29, r24	; 0x1d
    23dc:	9e 8f       	std	Y+30, r25	; 0x1e
					    swappedShortValue = bswap16(shortDataValue);
    23de:	8d 8d       	ldd	r24, Y+29	; 0x1d
    23e0:	9e 8d       	ldd	r25, Y+30	; 0x1e
    23e2:	98 27       	eor	r25, r24
    23e4:	89 27       	eor	r24, r25
    23e6:	98 27       	eor	r25, r24
    23e8:	89 8f       	std	Y+25, r24	; 0x19
    23ea:	9a 8f       	std	Y+26, r25	; 0x1a
					    memcpy((void*)pData, (void*)&swappedShortValue, sizeof(unsigned short));
    23ec:	29 8d       	ldd	r18, Y+25	; 0x19
    23ee:	3a 8d       	ldd	r19, Y+26	; 0x1a
    23f0:	8f 81       	ldd	r24, Y+7	; 0x07
    23f2:	98 85       	ldd	r25, Y+8	; 0x08
    23f4:	fc 01       	movw	r30, r24
    23f6:	20 83       	st	Z, r18
    23f8:	31 83       	std	Z+1, r19	; 0x01

					    pData += sizeof(unsigned short);
    23fa:	8f 81       	ldd	r24, Y+7	; 0x07
    23fc:	98 85       	ldd	r25, Y+8	; 0x08
    23fe:	02 96       	adiw	r24, 0x02	; 2
    2400:	8f 83       	std	Y+7, r24	; 0x07
    2402:	98 87       	std	Y+8, r25	; 0x08
					    numBytesLeft -= sizeof(unsigned short);
    2404:	89 81       	ldd	r24, Y+1	; 0x01
    2406:	9a 81       	ldd	r25, Y+2	; 0x02
    2408:	02 97       	sbiw	r24, 0x02	; 2
    240a:	89 83       	std	Y+1, r24	; 0x01
    240c:	9a 83       	std	Y+2, r25	; 0x02
					    break;
    240e:	61 c0       	rjmp	.+194    	; 0x24d2 <fixEmeraldMessage+0x514>

					case u32:
					case s32:
					case dt:
					    memcpy((void*)&longDataValue, (void*)pData, sizeof(unsigned long));
    2410:	8f 81       	ldd	r24, Y+7	; 0x07
    2412:	98 85       	ldd	r25, Y+8	; 0x08
    2414:	fc 01       	movw	r30, r24
    2416:	80 81       	ld	r24, Z
    2418:	91 81       	ldd	r25, Z+1	; 0x01
    241a:	a2 81       	ldd	r26, Z+2	; 0x02
    241c:	b3 81       	ldd	r27, Z+3	; 0x03
    241e:	8f 8f       	std	Y+31, r24	; 0x1f
    2420:	98 a3       	std	Y+32, r25	; 0x20
    2422:	a9 a3       	std	Y+33, r26	; 0x21
    2424:	ba a3       	std	Y+34, r27	; 0x22
					    swappedLongValue = bswap32(longDataValue);
    2426:	8f 8d       	ldd	r24, Y+31	; 0x1f
    2428:	98 a1       	ldd	r25, Y+32	; 0x20
    242a:	a9 a1       	ldd	r26, Y+33	; 0x21
    242c:	ba a1       	ldd	r27, Y+34	; 0x22
    242e:	2b 2f       	mov	r18, r27
    2430:	33 27       	eor	r19, r19
    2432:	44 27       	eor	r20, r20
    2434:	55 27       	eor	r21, r21
    2436:	8f 8d       	ldd	r24, Y+31	; 0x1f
    2438:	98 a1       	ldd	r25, Y+32	; 0x20
    243a:	a9 a1       	ldd	r26, Y+33	; 0x21
    243c:	ba a1       	ldd	r27, Y+34	; 0x22
    243e:	cd 01       	movw	r24, r26
    2440:	aa 27       	eor	r26, r26
    2442:	bb 27       	eor	r27, r27
    2444:	ba 2f       	mov	r27, r26
    2446:	a9 2f       	mov	r26, r25
    2448:	98 2f       	mov	r25, r24
    244a:	88 27       	eor	r24, r24
    244c:	aa 27       	eor	r26, r26
    244e:	bb 27       	eor	r27, r27
    2450:	82 2b       	or	r24, r18
    2452:	93 2b       	or	r25, r19
    2454:	a4 2b       	or	r26, r20
    2456:	b5 2b       	or	r27, r21
    2458:	9c 01       	movw	r18, r24
    245a:	ad 01       	movw	r20, r26
    245c:	44 27       	eor	r20, r20
    245e:	55 27       	eor	r21, r21
    2460:	8f 8d       	ldd	r24, Y+31	; 0x1f
    2462:	98 a1       	ldd	r25, Y+32	; 0x20
    2464:	a9 a1       	ldd	r26, Y+33	; 0x21
    2466:	ba a1       	ldd	r27, Y+34	; 0x22
    2468:	aa 27       	eor	r26, r26
    246a:	bb 27       	eor	r27, r27
    246c:	e9 2e       	mov	r14, r25
    246e:	fa 2e       	mov	r15, r26
    2470:	0b 2f       	mov	r16, r27
    2472:	11 27       	eor	r17, r17
    2474:	8f 8d       	ldd	r24, Y+31	; 0x1f
    2476:	98 a1       	ldd	r25, Y+32	; 0x20
    2478:	a9 a1       	ldd	r26, Y+33	; 0x21
    247a:	ba a1       	ldd	r27, Y+34	; 0x22
    247c:	ba 2f       	mov	r27, r26
    247e:	a9 2f       	mov	r26, r25
    2480:	98 2f       	mov	r25, r24
    2482:	88 27       	eor	r24, r24
    2484:	aa 27       	eor	r26, r26
    2486:	bb 27       	eor	r27, r27
    2488:	8e 29       	or	r24, r14
    248a:	9f 29       	or	r25, r15
    248c:	a0 2b       	or	r26, r16
    248e:	b1 2b       	or	r27, r17
    2490:	dc 01       	movw	r26, r24
    2492:	99 27       	eor	r25, r25
    2494:	88 27       	eor	r24, r24
    2496:	82 2b       	or	r24, r18
    2498:	93 2b       	or	r25, r19
    249a:	a4 2b       	or	r26, r20
    249c:	b5 2b       	or	r27, r21
    249e:	8b a3       	std	Y+35, r24	; 0x23
    24a0:	9c a3       	std	Y+36, r25	; 0x24
    24a2:	ad a3       	std	Y+37, r26	; 0x25
    24a4:	be a3       	std	Y+38, r27	; 0x26
					    memcpy((void*)pData, (void*)&swappedLongValue, sizeof(unsigned long));
    24a6:	8b a1       	ldd	r24, Y+35	; 0x23
    24a8:	9c a1       	ldd	r25, Y+36	; 0x24
    24aa:	ad a1       	ldd	r26, Y+37	; 0x25
    24ac:	be a1       	ldd	r27, Y+38	; 0x26
    24ae:	2f 81       	ldd	r18, Y+7	; 0x07
    24b0:	38 85       	ldd	r19, Y+8	; 0x08
    24b2:	f9 01       	movw	r30, r18
    24b4:	80 83       	st	Z, r24
    24b6:	91 83       	std	Z+1, r25	; 0x01
    24b8:	a2 83       	std	Z+2, r26	; 0x02
    24ba:	b3 83       	std	Z+3, r27	; 0x03

					    pData += sizeof(unsigned long);
    24bc:	8f 81       	ldd	r24, Y+7	; 0x07
    24be:	98 85       	ldd	r25, Y+8	; 0x08
    24c0:	04 96       	adiw	r24, 0x04	; 4
    24c2:	8f 83       	std	Y+7, r24	; 0x07
    24c4:	98 87       	std	Y+8, r25	; 0x08
					    numBytesLeft -= sizeof(unsigned long);
    24c6:	89 81       	ldd	r24, Y+1	; 0x01
    24c8:	9a 81       	ldd	r25, Y+2	; 0x02
    24ca:	04 97       	sbiw	r24, 0x04	; 4
    24cc:	89 83       	std	Y+1, r24	; 0x01
    24ce:	9a 83       	std	Y+2, r25	; 0x02
					    break;
    24d0:	00 00       	nop
				    pData += elementLen; //go to next PCODE
				    numBytesLeft -= elementLen;	//decrement byte counter
				    break; //out of case array:
				}//e	nd if

				for (i=0; i<elementLen; i++)
    24d2:	8b 81       	ldd	r24, Y+3	; 0x03
    24d4:	9c 81       	ldd	r25, Y+4	; 0x04
    24d6:	01 96       	adiw	r24, 0x01	; 1
    24d8:	8b 83       	std	Y+3, r24	; 0x03
    24da:	9c 83       	std	Y+4, r25	; 0x04
    24dc:	2b 81       	ldd	r18, Y+3	; 0x03
    24de:	3c 81       	ldd	r19, Y+4	; 0x04
    24e0:	8d 81       	ldd	r24, Y+5	; 0x05
    24e2:	9e 81       	ldd	r25, Y+6	; 0x06
    24e4:	28 17       	cp	r18, r24
    24e6:	39 07       	cpc	r19, r25
    24e8:	08 f4       	brcc	.+2      	; 0x24ec <fixEmeraldMessage+0x52e>
    24ea:	5e cf       	rjmp	.-324    	; 0x23a8 <fixEmeraldMessage+0x3ea>
					default:
						break;
						
					}//end switch(extendedTCode)
				}//end for
				break;
    24ec:	d8 c0       	rjmp	.+432    	; 0x269e <fixEmeraldMessage+0x6e0>

			case str: //don't need to swap string...just the extTCode, then increment pointer
				lengthCode = oldEndian == 0xFF ? bswap16(*(unsigned short*)pData) : *(unsigned short*)pData;	//swap
    24ee:	8a a5       	ldd	r24, Y+42	; 0x2a
    24f0:	8f 3f       	cpi	r24, 0xFF	; 255
    24f2:	49 f4       	brne	.+18     	; 0x2506 <fixEmeraldMessage+0x548>
    24f4:	8f 81       	ldd	r24, Y+7	; 0x07
    24f6:	98 85       	ldd	r25, Y+8	; 0x08
    24f8:	fc 01       	movw	r30, r24
    24fa:	80 81       	ld	r24, Z
    24fc:	91 81       	ldd	r25, Z+1	; 0x01
    24fe:	98 27       	eor	r25, r24
    2500:	89 27       	eor	r24, r25
    2502:	98 27       	eor	r25, r24
    2504:	05 c0       	rjmp	.+10     	; 0x2510 <fixEmeraldMessage+0x552>
    2506:	8f 81       	ldd	r24, Y+7	; 0x07
    2508:	98 85       	ldd	r25, Y+8	; 0x08
    250a:	fc 01       	movw	r30, r24
    250c:	80 81       	ld	r24, Z
    250e:	91 81       	ldd	r25, Z+1	; 0x01
    2510:	8b 8f       	std	Y+27, r24	; 0x1b
    2512:	9c 8f       	std	Y+28, r25	; 0x1c
				swappedShortValue = bswap16(lengthCode);
    2514:	8b 8d       	ldd	r24, Y+27	; 0x1b
    2516:	9c 8d       	ldd	r25, Y+28	; 0x1c
    2518:	98 27       	eor	r25, r24
    251a:	89 27       	eor	r24, r25
    251c:	98 27       	eor	r25, r24
    251e:	89 8f       	std	Y+25, r24	; 0x19
    2520:	9a 8f       	std	Y+26, r25	; 0x1a
				memcpy((void*)pData, (void*)&swappedShortValue, sizeof(unsigned short)); //copy back
    2522:	29 8d       	ldd	r18, Y+25	; 0x19
    2524:	3a 8d       	ldd	r19, Y+26	; 0x1a
    2526:	8f 81       	ldd	r24, Y+7	; 0x07
    2528:	98 85       	ldd	r25, Y+8	; 0x08
    252a:	fc 01       	movw	r30, r24
    252c:	20 83       	st	Z, r18
    252e:	31 83       	std	Z+1, r19	; 0x01
				pData += sizeof(unsigned short); //point to beginning of string
    2530:	8f 81       	ldd	r24, Y+7	; 0x07
    2532:	98 85       	ldd	r25, Y+8	; 0x08
    2534:	02 96       	adiw	r24, 0x02	; 2
    2536:	8f 83       	std	Y+7, r24	; 0x07
    2538:	98 87       	std	Y+8, r25	; 0x08
				numBytesLeft -= sizeof(unsigned short);	//decrement data count
    253a:	89 81       	ldd	r24, Y+1	; 0x01
    253c:	9a 81       	ldd	r25, Y+2	; 0x02
    253e:	02 97       	sbiw	r24, 0x02	; 2
    2540:	89 83       	std	Y+1, r24	; 0x01
    2542:	9a 83       	std	Y+2, r25	; 0x02
				if (lengthCode & 0x01)	// pad byte
    2544:	8b 8d       	ldd	r24, Y+27	; 0x1b
    2546:	9c 8d       	ldd	r25, Y+28	; 0x1c
    2548:	81 70       	andi	r24, 0x01	; 1
    254a:	99 27       	eor	r25, r25
    254c:	89 2b       	or	r24, r25
    254e:	29 f0       	breq	.+10     	; 0x255a <fixEmeraldMessage+0x59c>
				    lengthCode++;
    2550:	8b 8d       	ldd	r24, Y+27	; 0x1b
    2552:	9c 8d       	ldd	r25, Y+28	; 0x1c
    2554:	01 96       	adiw	r24, 0x01	; 1
    2556:	8b 8f       	std	Y+27, r24	; 0x1b
    2558:	9c 8f       	std	Y+28, r25	; 0x1c
				
				pData += lengthCode; //increment pointer to end of string
    255a:	8b 8d       	ldd	r24, Y+27	; 0x1b
    255c:	9c 8d       	ldd	r25, Y+28	; 0x1c
    255e:	2f 81       	ldd	r18, Y+7	; 0x07
    2560:	38 85       	ldd	r19, Y+8	; 0x08
    2562:	82 0f       	add	r24, r18
    2564:	93 1f       	adc	r25, r19
    2566:	8f 83       	std	Y+7, r24	; 0x07
    2568:	98 87       	std	Y+8, r25	; 0x08
				numBytesLeft -= lengthCode;
    256a:	29 81       	ldd	r18, Y+1	; 0x01
    256c:	3a 81       	ldd	r19, Y+2	; 0x02
    256e:	8b 8d       	ldd	r24, Y+27	; 0x1b
    2570:	9c 8d       	ldd	r25, Y+28	; 0x1c
    2572:	a9 01       	movw	r20, r18
    2574:	48 1b       	sub	r20, r24
    2576:	59 0b       	sbc	r21, r25
    2578:	ca 01       	movw	r24, r20
    257a:	89 83       	std	Y+1, r24	; 0x01
    257c:	9a 83       	std	Y+2, r25	; 0x02
				break;
    257e:	8f c0       	rjmp	.+286    	; 0x269e <fixEmeraldMessage+0x6e0>

			case unicodestr:
				lengthCode = oldEndian == 0xFF ? bswap16(*(unsigned short*)pData) : *(unsigned short*)pData;
    2580:	8a a5       	ldd	r24, Y+42	; 0x2a
    2582:	8f 3f       	cpi	r24, 0xFF	; 255
    2584:	49 f4       	brne	.+18     	; 0x2598 <fixEmeraldMessage+0x5da>
    2586:	8f 81       	ldd	r24, Y+7	; 0x07
    2588:	98 85       	ldd	r25, Y+8	; 0x08
    258a:	fc 01       	movw	r30, r24
    258c:	80 81       	ld	r24, Z
    258e:	91 81       	ldd	r25, Z+1	; 0x01
    2590:	98 27       	eor	r25, r24
    2592:	89 27       	eor	r24, r25
    2594:	98 27       	eor	r25, r24
    2596:	05 c0       	rjmp	.+10     	; 0x25a2 <fixEmeraldMessage+0x5e4>
    2598:	8f 81       	ldd	r24, Y+7	; 0x07
    259a:	98 85       	ldd	r25, Y+8	; 0x08
    259c:	fc 01       	movw	r30, r24
    259e:	80 81       	ld	r24, Z
    25a0:	91 81       	ldd	r25, Z+1	; 0x01
    25a2:	8b 8f       	std	Y+27, r24	; 0x1b
    25a4:	9c 8f       	std	Y+28, r25	; 0x1c
				numBytesLeft -= sizeof(unsigned short);	//decrement data count
    25a6:	89 81       	ldd	r24, Y+1	; 0x01
    25a8:	9a 81       	ldd	r25, Y+2	; 0x02
    25aa:	02 97       	sbiw	r24, 0x02	; 2
    25ac:	89 83       	std	Y+1, r24	; 0x01
    25ae:	9a 83       	std	Y+2, r25	; 0x02

				if(((lengthCode > 0) && (numBytesLeft > 0) && ((oldEndian == 0xFF) && (newEndian == 0x00 || newEndian == 0x80)))//Big to Little
    25b0:	8b 8d       	ldd	r24, Y+27	; 0x1b
    25b2:	9c 8d       	ldd	r25, Y+28	; 0x1c
    25b4:	89 2b       	or	r24, r25
    25b6:	71 f0       	breq	.+28     	; 0x25d4 <fixEmeraldMessage+0x616>
    25b8:	89 81       	ldd	r24, Y+1	; 0x01
    25ba:	9a 81       	ldd	r25, Y+2	; 0x02
    25bc:	18 16       	cp	r1, r24
    25be:	19 06       	cpc	r1, r25
    25c0:	4c f4       	brge	.+18     	; 0x25d4 <fixEmeraldMessage+0x616>
    25c2:	8a a5       	ldd	r24, Y+42	; 0x2a
    25c4:	8f 3f       	cpi	r24, 0xFF	; 255
    25c6:	31 f4       	brne	.+12     	; 0x25d4 <fixEmeraldMessage+0x616>
    25c8:	89 a5       	ldd	r24, Y+41	; 0x29
    25ca:	88 23       	and	r24, r24
    25cc:	71 f0       	breq	.+28     	; 0x25ea <fixEmeraldMessage+0x62c>
    25ce:	89 a5       	ldd	r24, Y+41	; 0x29
    25d0:	80 38       	cpi	r24, 0x80	; 128
    25d2:	59 f0       	breq	.+22     	; 0x25ea <fixEmeraldMessage+0x62c>
				|| ((oldEndian == 0x00 || oldEndian == 0x80) && (newEndian == 0xFF))) //or Little to Big
    25d4:	8a a5       	ldd	r24, Y+42	; 0x2a
    25d6:	88 23       	and	r24, r24
    25d8:	21 f0       	breq	.+8      	; 0x25e2 <fixEmeraldMessage+0x624>
    25da:	8a a5       	ldd	r24, Y+42	; 0x2a
    25dc:	80 38       	cpi	r24, 0x80	; 128
    25de:	09 f0       	breq	.+2      	; 0x25e2 <fixEmeraldMessage+0x624>
    25e0:	4b c0       	rjmp	.+150    	; 0x2678 <fixEmeraldMessage+0x6ba>
    25e2:	89 a5       	ldd	r24, Y+41	; 0x29
    25e4:	8f 3f       	cpi	r24, 0xFF	; 255
    25e6:	09 f0       	breq	.+2      	; 0x25ea <fixEmeraldMessage+0x62c>
    25e8:	47 c0       	rjmp	.+142    	; 0x2678 <fixEmeraldMessage+0x6ba>
				{
					swappedShortValue = bswap16(*(unsigned short*)pData);
    25ea:	8f 81       	ldd	r24, Y+7	; 0x07
    25ec:	98 85       	ldd	r25, Y+8	; 0x08
    25ee:	fc 01       	movw	r30, r24
    25f0:	80 81       	ld	r24, Z
    25f2:	91 81       	ldd	r25, Z+1	; 0x01
    25f4:	98 27       	eor	r25, r24
    25f6:	89 27       	eor	r24, r25
    25f8:	98 27       	eor	r25, r24
    25fa:	89 8f       	std	Y+25, r24	; 0x19
    25fc:	9a 8f       	std	Y+26, r25	; 0x1a
					memcpy((void*)pData, (void*)&swappedShortValue, sizeof(unsigned short)); //copy back
    25fe:	29 8d       	ldd	r18, Y+25	; 0x19
    2600:	3a 8d       	ldd	r19, Y+26	; 0x1a
    2602:	8f 81       	ldd	r24, Y+7	; 0x07
    2604:	98 85       	ldd	r25, Y+8	; 0x08
    2606:	fc 01       	movw	r30, r24
    2608:	20 83       	st	Z, r18
    260a:	31 83       	std	Z+1, r19	; 0x01
					pData += sizeof(unsigned short); //point to beginning of string
    260c:	8f 81       	ldd	r24, Y+7	; 0x07
    260e:	98 85       	ldd	r25, Y+8	; 0x08
    2610:	02 96       	adiw	r24, 0x02	; 2
    2612:	8f 83       	std	Y+7, r24	; 0x07
    2614:	98 87       	std	Y+8, r25	; 0x08

				        elementLen = (lengthCode >> 1);	//number of Unicode chars == number of Unicode bytes / 2
    2616:	8b 8d       	ldd	r24, Y+27	; 0x1b
    2618:	9c 8d       	ldd	r25, Y+28	; 0x1c
    261a:	96 95       	lsr	r25
    261c:	87 95       	ror	r24
    261e:	8d 83       	std	Y+5, r24	; 0x05
    2620:	9e 83       	std	Y+6, r25	; 0x06
					for (i=0; i<elementLen; i++)
    2622:	1b 82       	std	Y+3, r1	; 0x03
    2624:	1c 82       	std	Y+4, r1	; 0x04
    2626:	20 c0       	rjmp	.+64     	; 0x2668 <fixEmeraldMessage+0x6aa>
					{
						shortDataValue = bswap16(*(unsigned short*)pData); //swap
    2628:	8f 81       	ldd	r24, Y+7	; 0x07
    262a:	98 85       	ldd	r25, Y+8	; 0x08
    262c:	fc 01       	movw	r30, r24
    262e:	80 81       	ld	r24, Z
    2630:	91 81       	ldd	r25, Z+1	; 0x01
    2632:	98 27       	eor	r25, r24
    2634:	89 27       	eor	r24, r25
    2636:	98 27       	eor	r25, r24
    2638:	8d 8f       	std	Y+29, r24	; 0x1d
    263a:	9e 8f       	std	Y+30, r25	; 0x1e
						memcpy((void*)pData, (void*)&shortDataValue, sizeof(unsigned short)); //copy back
    263c:	2d 8d       	ldd	r18, Y+29	; 0x1d
    263e:	3e 8d       	ldd	r19, Y+30	; 0x1e
    2640:	8f 81       	ldd	r24, Y+7	; 0x07
    2642:	98 85       	ldd	r25, Y+8	; 0x08
    2644:	fc 01       	movw	r30, r24
    2646:	20 83       	st	Z, r18
    2648:	31 83       	std	Z+1, r19	; 0x01
						pData += sizeof(unsigned short); //increment pointer
    264a:	8f 81       	ldd	r24, Y+7	; 0x07
    264c:	98 85       	ldd	r25, Y+8	; 0x08
    264e:	02 96       	adiw	r24, 0x02	; 2
    2650:	8f 83       	std	Y+7, r24	; 0x07
    2652:	98 87       	std	Y+8, r25	; 0x08
						numBytesLeft -= sizeof(unsigned short);	//decrement data count
    2654:	89 81       	ldd	r24, Y+1	; 0x01
    2656:	9a 81       	ldd	r25, Y+2	; 0x02
    2658:	02 97       	sbiw	r24, 0x02	; 2
    265a:	89 83       	std	Y+1, r24	; 0x01
    265c:	9a 83       	std	Y+2, r25	; 0x02
					swappedShortValue = bswap16(*(unsigned short*)pData);
					memcpy((void*)pData, (void*)&swappedShortValue, sizeof(unsigned short)); //copy back
					pData += sizeof(unsigned short); //point to beginning of string

				        elementLen = (lengthCode >> 1);	//number of Unicode chars == number of Unicode bytes / 2
					for (i=0; i<elementLen; i++)
    265e:	8b 81       	ldd	r24, Y+3	; 0x03
    2660:	9c 81       	ldd	r25, Y+4	; 0x04
    2662:	01 96       	adiw	r24, 0x01	; 1
    2664:	8b 83       	std	Y+3, r24	; 0x03
    2666:	9c 83       	std	Y+4, r25	; 0x04
    2668:	2b 81       	ldd	r18, Y+3	; 0x03
    266a:	3c 81       	ldd	r19, Y+4	; 0x04
    266c:	8d 81       	ldd	r24, Y+5	; 0x05
    266e:	9e 81       	ldd	r25, Y+6	; 0x06
    2670:	28 17       	cp	r18, r24
    2672:	39 07       	cpc	r19, r25
    2674:	c8 f2       	brcs	.-78     	; 0x2628 <fixEmeraldMessage+0x66a>

			case unicodestr:
				lengthCode = oldEndian == 0xFF ? bswap16(*(unsigned short*)pData) : *(unsigned short*)pData;
				numBytesLeft -= sizeof(unsigned short);	//decrement data count

				if(((lengthCode > 0) && (numBytesLeft > 0) && ((oldEndian == 0xFF) && (newEndian == 0x00 || newEndian == 0x80)))//Big to Little
    2676:	12 c0       	rjmp	.+36     	; 0x269c <fixEmeraldMessage+0x6de>
						numBytesLeft -= sizeof(unsigned short);	//decrement data count
					}//end for
				}//end if
				else //we're not swapping
				{
					pData += lengthCode; //just increment the pointer
    2678:	8b 8d       	ldd	r24, Y+27	; 0x1b
    267a:	9c 8d       	ldd	r25, Y+28	; 0x1c
    267c:	2f 81       	ldd	r18, Y+7	; 0x07
    267e:	38 85       	ldd	r19, Y+8	; 0x08
    2680:	82 0f       	add	r24, r18
    2682:	93 1f       	adc	r25, r19
    2684:	8f 83       	std	Y+7, r24	; 0x07
    2686:	98 87       	std	Y+8, r25	; 0x08
					numBytesLeft -= lengthCode;
    2688:	29 81       	ldd	r18, Y+1	; 0x01
    268a:	3a 81       	ldd	r19, Y+2	; 0x02
    268c:	8b 8d       	ldd	r24, Y+27	; 0x1b
    268e:	9c 8d       	ldd	r25, Y+28	; 0x1c
    2690:	a9 01       	movw	r20, r18
    2692:	48 1b       	sub	r20, r24
    2694:	59 0b       	sbc	r21, r25
    2696:	ca 01       	movw	r24, r20
    2698:	89 83       	std	Y+1, r24	; 0x01
    269a:	9a 83       	std	Y+2, r25	; 0x02
				}//end else
				break;
    269c:	00 00       	nop
	if((oldEndian == 0xFF && (newEndian == 0x00 || newEndian == 0x80))//Big to Little
	   || ((oldEndian == 0x00 || oldEndian == 0x80) && newEndian == 0xFF)) //or Little to Big
	{
		pData = buf + sizeof(EmeraldMessage); //point to first PCODE

		while(numBytesLeft > 0)	//crawl through the data
    269e:	89 81       	ldd	r24, Y+1	; 0x01
    26a0:	9a 81       	ldd	r25, Y+2	; 0x02
    26a2:	18 16       	cp	r1, r24
    26a4:	19 06       	cpc	r1, r25
    26a6:	0c f4       	brge	.+2      	; 0x26aa <fixEmeraldMessage+0x6ec>
    26a8:	ed cc       	rjmp	.-1574   	; 0x2084 <fixEmeraldMessage+0xc6>
			}//end switch
		}//end while
	}//end if

	//if we're here...we swapped everything we needsd to swap find len of data to CRC
	lenToCRC = ((pMessageHeader)(buf))->HostEndianType == 0xFF 
    26aa:	8f a1       	ldd	r24, Y+39	; 0x27
    26ac:	98 a5       	ldd	r25, Y+40	; 0x28
    26ae:	fc 01       	movw	r30, r24
    26b0:	81 81       	ldd	r24, Z+1	; 0x01
    26b2:	8f 3f       	cpi	r24, 0xFF	; 255
    26b4:	51 f4       	brne	.+20     	; 0x26ca <fixEmeraldMessage+0x70c>
			   ? bswap16(((pMessageHeader)(buf))->Len) - sizeof(unsigned short)
    26b6:	8f a1       	ldd	r24, Y+39	; 0x27
    26b8:	98 a5       	ldd	r25, Y+40	; 0x28
    26ba:	fc 01       	movw	r30, r24
    26bc:	86 81       	ldd	r24, Z+6	; 0x06
    26be:	97 81       	ldd	r25, Z+7	; 0x07
    26c0:	98 27       	eor	r25, r24
    26c2:	89 27       	eor	r24, r25
    26c4:	98 27       	eor	r25, r24
			}//end switch
		}//end while
	}//end if

	//if we're here...we swapped everything we needsd to swap find len of data to CRC
	lenToCRC = ((pMessageHeader)(buf))->HostEndianType == 0xFF 
    26c6:	02 97       	sbiw	r24, 0x02	; 2
    26c8:	06 c0       	rjmp	.+12     	; 0x26d6 <fixEmeraldMessage+0x718>
			   ? bswap16(((pMessageHeader)(buf))->Len) - sizeof(unsigned short)
			   : ((pMessageHeader)(buf))->Len - sizeof(unsigned short);
    26ca:	8f a1       	ldd	r24, Y+39	; 0x27
    26cc:	98 a5       	ldd	r25, Y+40	; 0x28
    26ce:	fc 01       	movw	r30, r24
    26d0:	86 81       	ldd	r24, Z+6	; 0x06
    26d2:	97 81       	ldd	r25, Z+7	; 0x07
			}//end switch
		}//end while
	}//end if

	//if we're here...we swapped everything we needsd to swap find len of data to CRC
	lenToCRC = ((pMessageHeader)(buf))->HostEndianType == 0xFF 
    26d4:	02 97       	sbiw	r24, 0x02	; 2
    26d6:	89 8b       	std	Y+17, r24	; 0x11
    26d8:	9a 8b       	std	Y+18, r25	; 0x12
			   ? bswap16(((pMessageHeader)(buf))->Len) - sizeof(unsigned short)
			   : ((pMessageHeader)(buf))->Len - sizeof(unsigned short);

	crcVal = CalculateCRC(CRC16_WORD,
    26da:	8f a1       	ldd	r24, Y+39	; 0x27
    26dc:	98 a5       	ldd	r25, Y+40	; 0x28
    26de:	0c 96       	adiw	r24, 0x0c	; 12
    26e0:	49 89       	ldd	r20, Y+17	; 0x11
    26e2:	5a 89       	ldd	r21, Y+18	; 0x12
    26e4:	20 e0       	ldi	r18, 0x00	; 0
    26e6:	30 e0       	ldi	r19, 0x00	; 0
    26e8:	bc 01       	movw	r22, r24
    26ea:	81 e0       	ldi	r24, 0x01	; 1
    26ec:	90 ea       	ldi	r25, 0xA0	; 160
    26ee:	0e 94 d2 0d 	call	0x1ba4	; 0x1ba4 <CalculateCRC>
    26f2:	8b 8b       	std	Y+19, r24	; 0x13
    26f4:	9c 8b       	std	Y+20, r25	; 0x14
						  (unsigned char*)(buf + sizeof(MessageHeader) + sizeof(unsigned short)),
						  lenToCRC, 0x00);

	((pEmeraldMessage)(buf))->extheader.DataCRC =  newEndian == 0xFF ? bswap16(crcVal) : crcVal; //make sure it's swapped if necessary
    26f6:	89 a5       	ldd	r24, Y+41	; 0x29
    26f8:	8f 3f       	cpi	r24, 0xFF	; 255
    26fa:	31 f4       	brne	.+12     	; 0x2708 <fixEmeraldMessage+0x74a>
    26fc:	8b 89       	ldd	r24, Y+19	; 0x13
    26fe:	9c 89       	ldd	r25, Y+20	; 0x14
    2700:	98 27       	eor	r25, r24
    2702:	89 27       	eor	r24, r25
    2704:	98 27       	eor	r25, r24
    2706:	02 c0       	rjmp	.+4      	; 0x270c <fixEmeraldMessage+0x74e>
    2708:	8b 89       	ldd	r24, Y+19	; 0x13
    270a:	9c 89       	ldd	r25, Y+20	; 0x14
    270c:	2f a1       	ldd	r18, Y+39	; 0x27
    270e:	38 a5       	ldd	r19, Y+40	; 0x28
    2710:	f9 01       	movw	r30, r18
    2712:	82 87       	std	Z+10, r24	; 0x0a
    2714:	93 87       	std	Z+11, r25	; 0x0b
}
    2716:	00 00       	nop
    2718:	aa 96       	adiw	r28, 0x2a	; 42
    271a:	cd bf       	out	0x3d, r28	; 61
    271c:	de bf       	out	0x3e, r29	; 62
    271e:	df 91       	pop	r29
    2720:	cf 91       	pop	r28
    2722:	1f 91       	pop	r17
    2724:	0f 91       	pop	r16
    2726:	ff 90       	pop	r15
    2728:	ef 90       	pop	r14
    272a:	08 95       	ret

0000272c <ChangeEmeraldEndian>:

 *  RETURNS: 	Nothing // Important Funtion Reused
 *
 *******************************************************************/
uint16_t ChangeEmeraldEndian(unsigned char* buf, unsigned char newEndian)
{
    272c:	cf 93       	push	r28
    272e:	df 93       	push	r29
    2730:	cd b7       	in	r28, 0x3d	; 61
    2732:	de b7       	in	r29, 0x3e	; 62
    2734:	28 97       	sbiw	r28, 0x08	; 8
    2736:	cd bf       	out	0x3d, r28	; 61
    2738:	de bf       	out	0x3e, r29	; 62
    273a:	8e 83       	std	Y+6, r24	; 0x06
    273c:	9f 83       	std	Y+7, r25	; 0x07
    273e:	68 87       	std	Y+8, r22	; 0x08
	unsigned short crcVal;
	//unsigned char oldEndian = reinterpret_cast<pMessageHeader>(buf)->HostEndianType;
	//unsigned short Len = reinterpret_cast<pMessageHeader>(buf)->Len;
	unsigned char oldEndian = ((pMessageHeader)(buf))->HostEndianType;
    2740:	8e 81       	ldd	r24, Y+6	; 0x06
    2742:	9f 81       	ldd	r25, Y+7	; 0x07
    2744:	fc 01       	movw	r30, r24
    2746:	81 81       	ldd	r24, Z+1	; 0x01
    2748:	89 83       	std	Y+1, r24	; 0x01
	unsigned short Len = ((pMessageHeader)(buf))->Len;
    274a:	8e 81       	ldd	r24, Y+6	; 0x06
    274c:	9f 81       	ldd	r25, Y+7	; 0x07
    274e:	fc 01       	movw	r30, r24
    2750:	86 81       	ldd	r24, Z+6	; 0x06
    2752:	97 81       	ldd	r25, Z+7	; 0x07
    2754:	8a 83       	std	Y+2, r24	; 0x02
    2756:	9b 83       	std	Y+3, r25	; 0x03


	if(oldEndian == newEndian) //are we sure we need to change?
    2758:	99 81       	ldd	r25, Y+1	; 0x01
    275a:	88 85       	ldd	r24, Y+8	; 0x08
    275c:	98 17       	cp	r25, r24
    275e:	19 f4       	brne	.+6      	; 0x2766 <ChangeEmeraldEndian+0x3a>
	{
		//no change
		return 0;
    2760:	80 e0       	ldi	r24, 0x00	; 0
    2762:	90 e0       	ldi	r25, 0x00	; 0
    2764:	53 c0       	rjmp	.+166    	; 0x280c <ChangeEmeraldEndian+0xe0>
	}//end if

	//if we're here...we want to change the endian-ness of the message
	fixEmeraldHeader(buf, newEndian);
    2766:	8e 81       	ldd	r24, Y+6	; 0x06
    2768:	9f 81       	ldd	r25, Y+7	; 0x07
    276a:	68 85       	ldd	r22, Y+8	; 0x08
    276c:	0e 94 7a 0f 	call	0x1ef4	; 0x1ef4 <fixEmeraldHeader>

	if((oldEndian == 0xFF && (newEndian == 0x00 || newEndian == 0x80))//Big to Little
    2770:	89 81       	ldd	r24, Y+1	; 0x01
    2772:	8f 3f       	cpi	r24, 0xFF	; 255
    2774:	31 f4       	brne	.+12     	; 0x2782 <ChangeEmeraldEndian+0x56>
    2776:	88 85       	ldd	r24, Y+8	; 0x08
    2778:	88 23       	and	r24, r24
    277a:	61 f0       	breq	.+24     	; 0x2794 <ChangeEmeraldEndian+0x68>
    277c:	88 85       	ldd	r24, Y+8	; 0x08
    277e:	80 38       	cpi	r24, 0x80	; 128
    2780:	49 f0       	breq	.+18     	; 0x2794 <ChangeEmeraldEndian+0x68>
	   || ((oldEndian == 0x00 || oldEndian == 0x80) && newEndian == 0xFF)) //or Little to Big
    2782:	89 81       	ldd	r24, Y+1	; 0x01
    2784:	88 23       	and	r24, r24
    2786:	19 f0       	breq	.+6      	; 0x278e <ChangeEmeraldEndian+0x62>
    2788:	89 81       	ldd	r24, Y+1	; 0x01
    278a:	80 38       	cpi	r24, 0x80	; 128
    278c:	51 f4       	brne	.+20     	; 0x27a2 <ChangeEmeraldEndian+0x76>
    278e:	88 85       	ldd	r24, Y+8	; 0x08
    2790:	8f 3f       	cpi	r24, 0xFF	; 255
    2792:	39 f4       	brne	.+14     	; 0x27a2 <ChangeEmeraldEndian+0x76>
	{
		fixEmeraldMessage(buf, newEndian, oldEndian);
    2794:	8e 81       	ldd	r24, Y+6	; 0x06
    2796:	9f 81       	ldd	r25, Y+7	; 0x07
    2798:	49 81       	ldd	r20, Y+1	; 0x01
    279a:	68 85       	ldd	r22, Y+8	; 0x08
    279c:	0e 94 df 0f 	call	0x1fbe	; 0x1fbe <fixEmeraldMessage>
    27a0:	33 c0       	rjmp	.+102    	; 0x2808 <ChangeEmeraldEndian+0xdc>
	}//end if
	else
	{//we're staying the same, but stuff could have changed in the data field. Calc new CRC
		Len = newEndian == 0xFF ? bswap16(Len) : Len;
    27a2:	88 85       	ldd	r24, Y+8	; 0x08
    27a4:	8f 3f       	cpi	r24, 0xFF	; 255
    27a6:	31 f4       	brne	.+12     	; 0x27b4 <ChangeEmeraldEndian+0x88>
    27a8:	8a 81       	ldd	r24, Y+2	; 0x02
    27aa:	9b 81       	ldd	r25, Y+3	; 0x03
    27ac:	98 27       	eor	r25, r24
    27ae:	89 27       	eor	r24, r25
    27b0:	98 27       	eor	r25, r24
    27b2:	02 c0       	rjmp	.+4      	; 0x27b8 <ChangeEmeraldEndian+0x8c>
    27b4:	8a 81       	ldd	r24, Y+2	; 0x02
    27b6:	9b 81       	ldd	r25, Y+3	; 0x03
    27b8:	8a 83       	std	Y+2, r24	; 0x02
    27ba:	9b 83       	std	Y+3, r25	; 0x03
		crcVal = CalculateCRC(CRC16_WORD,
							  (unsigned char*)(buf + sizeof(MessageHeader)) + sizeof(unsigned short),
							  Len - sizeof(unsigned short),
    27bc:	8a 81       	ldd	r24, Y+2	; 0x02
    27be:	9b 81       	ldd	r25, Y+3	; 0x03
    27c0:	ac 01       	movw	r20, r24
    27c2:	42 50       	subi	r20, 0x02	; 2
    27c4:	51 09       	sbc	r21, r1
		fixEmeraldMessage(buf, newEndian, oldEndian);
	}//end if
	else
	{//we're staying the same, but stuff could have changed in the data field. Calc new CRC
		Len = newEndian == 0xFF ? bswap16(Len) : Len;
		crcVal = CalculateCRC(CRC16_WORD,
    27c6:	8e 81       	ldd	r24, Y+6	; 0x06
    27c8:	9f 81       	ldd	r25, Y+7	; 0x07
    27ca:	0c 96       	adiw	r24, 0x0c	; 12
    27cc:	20 e0       	ldi	r18, 0x00	; 0
    27ce:	30 e0       	ldi	r19, 0x00	; 0
    27d0:	bc 01       	movw	r22, r24
    27d2:	81 e0       	ldi	r24, 0x01	; 1
    27d4:	90 ea       	ldi	r25, 0xA0	; 160
    27d6:	0e 94 d2 0d 	call	0x1ba4	; 0x1ba4 <CalculateCRC>
    27da:	8c 83       	std	Y+4, r24	; 0x04
    27dc:	9d 83       	std	Y+5, r25	; 0x05
							  (unsigned char*)(buf + sizeof(MessageHeader)) + sizeof(unsigned short),
							  Len - sizeof(unsigned short),
							  0x00);

		crcVal = newEndian == 0xFF ? bswap16(crcVal) : crcVal;
    27de:	88 85       	ldd	r24, Y+8	; 0x08
    27e0:	8f 3f       	cpi	r24, 0xFF	; 255
    27e2:	31 f4       	brne	.+12     	; 0x27f0 <ChangeEmeraldEndian+0xc4>
    27e4:	8c 81       	ldd	r24, Y+4	; 0x04
    27e6:	9d 81       	ldd	r25, Y+5	; 0x05
    27e8:	98 27       	eor	r25, r24
    27ea:	89 27       	eor	r24, r25
    27ec:	98 27       	eor	r25, r24
    27ee:	02 c0       	rjmp	.+4      	; 0x27f4 <ChangeEmeraldEndian+0xc8>
    27f0:	8c 81       	ldd	r24, Y+4	; 0x04
    27f2:	9d 81       	ldd	r25, Y+5	; 0x05
    27f4:	8c 83       	std	Y+4, r24	; 0x04
    27f6:	9d 83       	std	Y+5, r25	; 0x05
		memcpy((void*)&((pEmeraldMessage)(buf))->extheader.DataCRC, //copy back to extheader
    27f8:	8e 81       	ldd	r24, Y+6	; 0x06
    27fa:	9f 81       	ldd	r25, Y+7	; 0x07
    27fc:	0a 96       	adiw	r24, 0x0a	; 10
    27fe:	2c 81       	ldd	r18, Y+4	; 0x04
    2800:	3d 81       	ldd	r19, Y+5	; 0x05
    2802:	fc 01       	movw	r30, r24
    2804:	20 83       	st	Z, r18
    2806:	31 83       	std	Z+1, r19	; 0x01
			   (void*)&crcVal,
			   sizeof(unsigned short));
	}//end else

	return 0;
    2808:	80 e0       	ldi	r24, 0x00	; 0
    280a:	90 e0       	ldi	r25, 0x00	; 0
}
    280c:	28 96       	adiw	r28, 0x08	; 8
    280e:	cd bf       	out	0x3d, r28	; 61
    2810:	de bf       	out	0x3e, r29	; 62
    2812:	df 91       	pop	r29
    2814:	cf 91       	pop	r28
    2816:	08 95       	ret

00002818 <ProcessGETPCODE>:
 *  RETURNS: 	Nothing
 *
 *******************************************************************/

void ProcessGETPCODE(void)
{
    2818:	0f 93       	push	r16
    281a:	1f 93       	push	r17
    281c:	cf 93       	push	r28
    281e:	df 93       	push	r29
    2820:	00 d0       	rcall	.+0      	; 0x2822 <ProcessGETPCODE+0xa>
    2822:	00 d0       	rcall	.+0      	; 0x2824 <ProcessGETPCODE+0xc>
    2824:	cd b7       	in	r28, 0x3d	; 61
    2826:	de b7       	in	r29, 0x3e	; 62
	//uint16_t iCCode = 0;
	uint16_t iPCode =  0;
    2828:	19 82       	std	Y+1, r1	; 0x01
    282a:	1a 82       	std	Y+2, r1	; 0x02
#if SERIAL_NUM
	uint16_t temp = 0;
    282c:	1b 82       	std	Y+3, r1	; 0x03
    282e:	1c 82       	std	Y+4, r1	; 0x04
#endif

	memset(&(pOutMsg->DataValue), 0, sizeof(pOutMsg->DataValue));
    2830:	80 91 3f 20 	lds	r24, 0x203F	; 0x80203f <pOutMsg>
    2834:	90 91 40 20 	lds	r25, 0x2040	; 0x802040 <pOutMsg+0x1>
    2838:	c2 96       	adiw	r24, 0x32	; 50
    283a:	42 e0       	ldi	r20, 0x02	; 2
    283c:	50 e0       	ldi	r21, 0x00	; 0
    283e:	60 e0       	ldi	r22, 0x00	; 0
    2840:	70 e0       	ldi	r23, 0x00	; 0
    2842:	0e 94 57 51 	call	0xa2ae	; 0xa2ae <memset>
	//iCCode = pOutMsg->CCode;
	iPCode =  pOutMsg->PCode;
    2846:	80 91 3f 20 	lds	r24, 0x203F	; 0x80203f <pOutMsg>
    284a:	90 91 40 20 	lds	r25, 0x2040	; 0x802040 <pOutMsg+0x1>
    284e:	fc 01       	movw	r30, r24
    2850:	86 a5       	ldd	r24, Z+46	; 0x2e
    2852:	97 a5       	ldd	r25, Z+47	; 0x2f
    2854:	89 83       	std	Y+1, r24	; 0x01
    2856:	9a 83       	std	Y+2, r25	; 0x02
		
	
	switch( iPCode )
    2858:	89 81       	ldd	r24, Y+1	; 0x01
    285a:	9a 81       	ldd	r25, Y+2	; 0x02
    285c:	cc 01       	movw	r24, r24
    285e:	a0 e0       	ldi	r26, 0x00	; 0
    2860:	b0 e0       	ldi	r27, 0x00	; 0
    2862:	40 e0       	ldi	r20, 0x00	; 0
    2864:	5d e3       	ldi	r21, 0x3D	; 61
    2866:	2a e2       	ldi	r18, 0x2A	; 42
    2868:	30 e0       	ldi	r19, 0x00	; 0
    286a:	84 1b       	sub	r24, r20
    286c:	95 0b       	sbc	r25, r21
    286e:	28 17       	cp	r18, r24
    2870:	39 07       	cpc	r19, r25
    2872:	08 f4       	brcc	.+2      	; 0x2876 <ProcessGETPCODE+0x5e>
    2874:	62 c3       	rjmp	.+1732   	; 0x2f3a <ProcessGETPCODE+0x722>
    2876:	82 5f       	subi	r24, 0xF2	; 242
    2878:	9e 4f       	sbci	r25, 0xFE	; 254
    287a:	fc 01       	movw	r30, r24
    287c:	0c 94 de 50 	jmp	0xa1bc	; 0xa1bc <__tablejump2__>
	{
		case	ZIRCON_CONFIG_TECHID_LOW :
			
			NakMessage();		
    2880:	0e 94 32 1b 	call	0x3664	; 0x3664 <NakMessage>
		
		break;
    2884:	5c c3       	rjmp	.+1720   	; 0x2f3e <ProcessGETPCODE+0x726>
		case	ZIRCON_CONFIG_TECHID_HIGH:
			
			NakMessage();
    2886:	0e 94 32 1b 	call	0x3664	; 0x3664 <NakMessage>
		
		break;
    288a:	59 c3       	rjmp	.+1714   	; 0x2f3e <ProcessGETPCODE+0x726>
		case	ZIRCON_CONFIG_INTLK_DURATION:

			nvm_eeprom_read_buffer(EEPROM_ZIRCON_CONFIG_INTLK_DURATION, &config_parameters.intlk_duration, 2); // just copy the Data from EEPROM			
    288c:	42 e0       	ldi	r20, 0x02	; 2
    288e:	50 e0       	ldi	r21, 0x00	; 0
    2890:	6d e0       	ldi	r22, 0x0D	; 13
    2892:	76 e2       	ldi	r23, 0x26	; 38
    2894:	82 e0       	ldi	r24, 0x02	; 2
    2896:	90 e0       	ldi	r25, 0x00	; 0
    2898:	0e 94 6b 39 	call	0x72d6	; 0x72d6 <nvm_eeprom_read_buffer>
			pOutMsg->DataValue = config_parameters.intlk_duration;
    289c:	80 91 3f 20 	lds	r24, 0x203F	; 0x80203f <pOutMsg>
    28a0:	90 91 40 20 	lds	r25, 0x2040	; 0x802040 <pOutMsg+0x1>
    28a4:	20 91 0d 26 	lds	r18, 0x260D	; 0x80260d <config_parameters+0x4>
    28a8:	30 91 0e 26 	lds	r19, 0x260E	; 0x80260e <config_parameters+0x5>
    28ac:	fc 01       	movw	r30, r24
    28ae:	22 ab       	std	Z+50, r18	; 0x32
    28b0:	33 ab       	std	Z+51, r19	; 0x33
			ProcessACK();
    28b2:	0e 94 91 1a 	call	0x3522	; 0x3522 <ProcessACK>
			Clr_bits(config_parameters.intlk_duration, (DISPLAY_DEFAULT_DMS | DISPLAY_GREY_OUT_DMS));
    28b6:	80 91 0d 26 	lds	r24, 0x260D	; 0x80260d <config_parameters+0x4>
    28ba:	90 91 0e 26 	lds	r25, 0x260E	; 0x80260e <config_parameters+0x5>
    28be:	9f 73       	andi	r25, 0x3F	; 63
    28c0:	80 93 0d 26 	sts	0x260D, r24	; 0x80260d <config_parameters+0x4>
    28c4:	90 93 0e 26 	sts	0x260E, r25	; 0x80260e <config_parameters+0x5>

		break;
    28c8:	3a c3       	rjmp	.+1652   	; 0x2f3e <ProcessGETPCODE+0x726>
		case	ZIRCON_CONFIG_TAGBAND:

			nvm_eeprom_read_buffer(EEPROM_ZIRCON_CONFIG_TAGBAND, &config_parameters.deact_tagband, 2); // just copy the Data from EEPROM		
    28ca:	42 e0       	ldi	r20, 0x02	; 2
    28cc:	50 e0       	ldi	r21, 0x00	; 0
    28ce:	6f e0       	ldi	r22, 0x0F	; 15
    28d0:	76 e2       	ldi	r23, 0x26	; 38
    28d2:	84 e0       	ldi	r24, 0x04	; 4
    28d4:	90 e0       	ldi	r25, 0x00	; 0
    28d6:	0e 94 6b 39 	call	0x72d6	; 0x72d6 <nvm_eeprom_read_buffer>
			pOutMsg->DataValue = config_parameters.deact_tagband;
    28da:	80 91 3f 20 	lds	r24, 0x203F	; 0x80203f <pOutMsg>
    28de:	90 91 40 20 	lds	r25, 0x2040	; 0x802040 <pOutMsg+0x1>
    28e2:	20 91 0f 26 	lds	r18, 0x260F	; 0x80260f <config_parameters+0x6>
    28e6:	30 91 10 26 	lds	r19, 0x2610	; 0x802610 <config_parameters+0x7>
    28ea:	fc 01       	movw	r30, r24
    28ec:	22 ab       	std	Z+50, r18	; 0x32
    28ee:	33 ab       	std	Z+51, r19	; 0x33
			ProcessACK();
    28f0:	0e 94 91 1a 	call	0x3522	; 0x3522 <ProcessACK>
			Clr_bits(config_parameters.deact_tagband, (DISPLAY_DEFAULT_DMS | DISPLAY_GREY_OUT_DMS));
    28f4:	80 91 0f 26 	lds	r24, 0x260F	; 0x80260f <config_parameters+0x6>
    28f8:	90 91 10 26 	lds	r25, 0x2610	; 0x802610 <config_parameters+0x7>
    28fc:	9f 73       	andi	r25, 0x3F	; 63
    28fe:	80 93 0f 26 	sts	0x260F, r24	; 0x80260f <config_parameters+0x6>
    2902:	90 93 10 26 	sts	0x2610, r25	; 0x802610 <config_parameters+0x7>
		
		break;
    2906:	1b c3       	rjmp	.+1590   	; 0x2f3e <ProcessGETPCODE+0x726>
		case	ZIRCON_CONFIG_ENABLE_TX2:

			nvm_eeprom_read_buffer(EEPROM_ZIRCON_CONFIG_ENABLE_TX2, &config_parameters.enable_tx_2, 2); // just copy the Data from EEPROM			
    2908:	42 e0       	ldi	r20, 0x02	; 2
    290a:	50 e0       	ldi	r21, 0x00	; 0
    290c:	61 e1       	ldi	r22, 0x11	; 17
    290e:	76 e2       	ldi	r23, 0x26	; 38
    2910:	86 e0       	ldi	r24, 0x06	; 6
    2912:	90 e0       	ldi	r25, 0x00	; 0
    2914:	0e 94 6b 39 	call	0x72d6	; 0x72d6 <nvm_eeprom_read_buffer>
			pOutMsg->DataValue = config_parameters.enable_tx_2;
    2918:	80 91 3f 20 	lds	r24, 0x203F	; 0x80203f <pOutMsg>
    291c:	90 91 40 20 	lds	r25, 0x2040	; 0x802040 <pOutMsg+0x1>
    2920:	20 91 11 26 	lds	r18, 0x2611	; 0x802611 <config_parameters+0x8>
    2924:	30 91 12 26 	lds	r19, 0x2612	; 0x802612 <config_parameters+0x9>
    2928:	fc 01       	movw	r30, r24
    292a:	22 ab       	std	Z+50, r18	; 0x32
    292c:	33 ab       	std	Z+51, r19	; 0x33
			ProcessACK();
    292e:	0e 94 91 1a 	call	0x3522	; 0x3522 <ProcessACK>
			Clr_bits(config_parameters.enable_tx_2, (DISPLAY_DEFAULT_DMS | DISPLAY_GREY_OUT_DMS));
    2932:	80 91 11 26 	lds	r24, 0x2611	; 0x802611 <config_parameters+0x8>
    2936:	90 91 12 26 	lds	r25, 0x2612	; 0x802612 <config_parameters+0x9>
    293a:	9f 73       	andi	r25, 0x3F	; 63
    293c:	80 93 11 26 	sts	0x2611, r24	; 0x802611 <config_parameters+0x8>
    2940:	90 93 12 26 	sts	0x2612, r25	; 0x802612 <config_parameters+0x9>

		break;
    2944:	fc c2       	rjmp	.+1528   	; 0x2f3e <ProcessGETPCODE+0x726>
		case	ZIRCON_CONFIG_ANT_TUNE_RELAYS:

			nvm_eeprom_read_buffer(EEPROM_ZIRCON_CONFIG_ANT_TUNE_RELAYS, &config_parameters.ant_tune_relays, 2); // just copy the Data from EEPROM			
    2946:	42 e0       	ldi	r20, 0x02	; 2
    2948:	50 e0       	ldi	r21, 0x00	; 0
    294a:	63 e1       	ldi	r22, 0x13	; 19
    294c:	76 e2       	ldi	r23, 0x26	; 38
    294e:	88 e0       	ldi	r24, 0x08	; 8
    2950:	90 e0       	ldi	r25, 0x00	; 0
    2952:	0e 94 6b 39 	call	0x72d6	; 0x72d6 <nvm_eeprom_read_buffer>
			pOutMsg->DataValue = config_parameters.ant_tune_relays;
    2956:	80 91 3f 20 	lds	r24, 0x203F	; 0x80203f <pOutMsg>
    295a:	90 91 40 20 	lds	r25, 0x2040	; 0x802040 <pOutMsg+0x1>
    295e:	20 91 13 26 	lds	r18, 0x2613	; 0x802613 <config_parameters+0xa>
    2962:	30 91 14 26 	lds	r19, 0x2614	; 0x802614 <config_parameters+0xb>
    2966:	fc 01       	movw	r30, r24
    2968:	22 ab       	std	Z+50, r18	; 0x32
    296a:	33 ab       	std	Z+51, r19	; 0x33
			ProcessACK();
    296c:	0e 94 91 1a 	call	0x3522	; 0x3522 <ProcessACK>
			Clr_bits(config_parameters.ant_tune_relays, (DISPLAY_DEFAULT_DMS | DISPLAY_GREY_OUT_DMS));
    2970:	80 91 13 26 	lds	r24, 0x2613	; 0x802613 <config_parameters+0xa>
    2974:	90 91 14 26 	lds	r25, 0x2614	; 0x802614 <config_parameters+0xb>
    2978:	9f 73       	andi	r25, 0x3F	; 63
    297a:	80 93 13 26 	sts	0x2613, r24	; 0x802613 <config_parameters+0xa>
    297e:	90 93 14 26 	sts	0x2614, r25	; 0x802614 <config_parameters+0xb>

		break;
    2982:	dd c2       	rjmp	.+1466   	; 0x2f3e <ProcessGETPCODE+0x726>
		case	ZIRCON_CONFIG_ANT_TUNE_CURRENT:

			// This is not to be stored in EEPROM but obtained from Local variable
			// send this value
			pOutMsg->DataValue =  config_parameters.ant_tune_current ;
    2984:	80 91 3f 20 	lds	r24, 0x203F	; 0x80203f <pOutMsg>
    2988:	90 91 40 20 	lds	r25, 0x2040	; 0x802040 <pOutMsg+0x1>
    298c:	20 91 15 26 	lds	r18, 0x2615	; 0x802615 <config_parameters+0xc>
    2990:	30 91 16 26 	lds	r19, 0x2616	; 0x802616 <config_parameters+0xd>
    2994:	fc 01       	movw	r30, r24
    2996:	22 ab       	std	Z+50, r18	; 0x32
    2998:	33 ab       	std	Z+51, r19	; 0x33
			ProcessACK();
    299a:	0e 94 91 1a 	call	0x3522	; 0x3522 <ProcessACK>
		
		break;
    299e:	cf c2       	rjmp	.+1438   	; 0x2f3e <ProcessGETPCODE+0x726>
		case	ZIRCON_CONFIG_ANT_FAULT:
		
			// This is a dynamic value so no need to write to eeprom
			//nvm_eeprom_read_buffer(EEPROM_ZIRCON_CONFIG_ANT_FAULT, &config_parameters.ant_fault, 2); // just copy the Data from EEPROM			
			pOutMsg->DataValue =  config_parameters.ant_fault;
    29a0:	80 91 3f 20 	lds	r24, 0x203F	; 0x80203f <pOutMsg>
    29a4:	90 91 40 20 	lds	r25, 0x2040	; 0x802040 <pOutMsg+0x1>
    29a8:	20 91 17 26 	lds	r18, 0x2617	; 0x802617 <config_parameters+0xe>
    29ac:	30 91 18 26 	lds	r19, 0x2618	; 0x802618 <config_parameters+0xf>
    29b0:	fc 01       	movw	r30, r24
    29b2:	22 ab       	std	Z+50, r18	; 0x32
    29b4:	33 ab       	std	Z+51, r19	; 0x33
			ProcessACK();
    29b6:	0e 94 91 1a 	call	0x3522	; 0x3522 <ProcessACK>
		
		break;
    29ba:	c1 c2       	rjmp	.+1410   	; 0x2f3e <ProcessGETPCODE+0x726>
		case	ZIRCON_CONFIG_ANT_TUNE_MISTUNE_IND:

			pOutMsg->DataValue = config_parameters.ant_tune_mistune_ind ; 
    29bc:	80 91 3f 20 	lds	r24, 0x203F	; 0x80203f <pOutMsg>
    29c0:	90 91 40 20 	lds	r25, 0x2040	; 0x802040 <pOutMsg+0x1>
    29c4:	20 91 19 26 	lds	r18, 0x2619	; 0x802619 <config_parameters+0x10>
    29c8:	30 91 1a 26 	lds	r19, 0x261A	; 0x80261a <config_parameters+0x11>
    29cc:	fc 01       	movw	r30, r24
    29ce:	22 ab       	std	Z+50, r18	; 0x32
    29d0:	33 ab       	std	Z+51, r19	; 0x33
			ProcessACK();
    29d2:	0e 94 91 1a 	call	0x3522	; 0x3522 <ProcessACK>

		break;
    29d6:	b3 c2       	rjmp	.+1382   	; 0x2f3e <ProcessGETPCODE+0x726>
		case	ZIRCON_CONFIG_ANT_TUNE_ONPOWERUP:

			nvm_eeprom_read_buffer(EEPROM_ZIRCON_CONFIG_ANT_TUNE_ONPOWERUP, &config_parameters.ant_tune_onpowerup, 2); // just copy the Data from EEPROM			
    29d8:	42 e0       	ldi	r20, 0x02	; 2
    29da:	50 e0       	ldi	r21, 0x00	; 0
    29dc:	6b e1       	ldi	r22, 0x1B	; 27
    29de:	76 e2       	ldi	r23, 0x26	; 38
    29e0:	8c e0       	ldi	r24, 0x0C	; 12
    29e2:	90 e0       	ldi	r25, 0x00	; 0
    29e4:	0e 94 6b 39 	call	0x72d6	; 0x72d6 <nvm_eeprom_read_buffer>
			pOutMsg->DataValue = config_parameters.ant_tune_onpowerup;
    29e8:	80 91 3f 20 	lds	r24, 0x203F	; 0x80203f <pOutMsg>
    29ec:	90 91 40 20 	lds	r25, 0x2040	; 0x802040 <pOutMsg+0x1>
    29f0:	20 91 1b 26 	lds	r18, 0x261B	; 0x80261b <config_parameters+0x12>
    29f4:	30 91 1c 26 	lds	r19, 0x261C	; 0x80261c <config_parameters+0x13>
    29f8:	fc 01       	movw	r30, r24
    29fa:	22 ab       	std	Z+50, r18	; 0x32
    29fc:	33 ab       	std	Z+51, r19	; 0x33
			ProcessACK();
    29fe:	0e 94 91 1a 	call	0x3522	; 0x3522 <ProcessACK>
			Clr_bits(config_parameters.ant_tune_onpowerup, (DISPLAY_DEFAULT_DMS | DISPLAY_GREY_OUT_DMS));			
    2a02:	80 91 1b 26 	lds	r24, 0x261B	; 0x80261b <config_parameters+0x12>
    2a06:	90 91 1c 26 	lds	r25, 0x261C	; 0x80261c <config_parameters+0x13>
    2a0a:	9f 73       	andi	r25, 0x3F	; 63
    2a0c:	80 93 1b 26 	sts	0x261B, r24	; 0x80261b <config_parameters+0x12>
    2a10:	90 93 1c 26 	sts	0x261C, r25	; 0x80261c <config_parameters+0x13>

		break;
    2a14:	94 c2       	rjmp	.+1320   	; 0x2f3e <ProcessGETPCODE+0x726>
		case	ZIRCON_CONFIG_FRAME_RATE:
				
			nvm_eeprom_read_buffer(EEPROM_ZIRCON_CONFIG_FRAME_RATE, &config_parameters.deact_frame_rate, 2); // just copy the Data from EEPROM			
    2a16:	42 e0       	ldi	r20, 0x02	; 2
    2a18:	50 e0       	ldi	r21, 0x00	; 0
    2a1a:	6d e1       	ldi	r22, 0x1D	; 29
    2a1c:	76 e2       	ldi	r23, 0x26	; 38
    2a1e:	8e e0       	ldi	r24, 0x0E	; 14
    2a20:	90 e0       	ldi	r25, 0x00	; 0
    2a22:	0e 94 6b 39 	call	0x72d6	; 0x72d6 <nvm_eeprom_read_buffer>
			pOutMsg->DataValue = config_parameters.deact_frame_rate;
    2a26:	80 91 3f 20 	lds	r24, 0x203F	; 0x80203f <pOutMsg>
    2a2a:	90 91 40 20 	lds	r25, 0x2040	; 0x802040 <pOutMsg+0x1>
    2a2e:	20 91 1d 26 	lds	r18, 0x261D	; 0x80261d <config_parameters+0x14>
    2a32:	30 91 1e 26 	lds	r19, 0x261E	; 0x80261e <config_parameters+0x15>
    2a36:	fc 01       	movw	r30, r24
    2a38:	22 ab       	std	Z+50, r18	; 0x32
    2a3a:	33 ab       	std	Z+51, r19	; 0x33
			ProcessACK();
    2a3c:	0e 94 91 1a 	call	0x3522	; 0x3522 <ProcessACK>
			Clr_bits(config_parameters.deact_frame_rate, (DISPLAY_DEFAULT_DMS | DISPLAY_GREY_OUT_DMS));		
    2a40:	80 91 1d 26 	lds	r24, 0x261D	; 0x80261d <config_parameters+0x14>
    2a44:	90 91 1e 26 	lds	r25, 0x261E	; 0x80261e <config_parameters+0x15>
    2a48:	9f 73       	andi	r25, 0x3F	; 63
    2a4a:	80 93 1d 26 	sts	0x261D, r24	; 0x80261d <config_parameters+0x14>
    2a4e:	90 93 1e 26 	sts	0x261E, r25	; 0x80261e <config_parameters+0x15>

		break;
    2a52:	75 c2       	rjmp	.+1258   	; 0x2f3e <ProcessGETPCODE+0x726>
		case	ZIRCON_CONFIG_HI_POWER:

			nvm_eeprom_read_buffer(EEPROM_ZIRCON_CONFIG_HI_POWER, &config_parameters.config_hi_power, 2); // just copy the Data from EEPROM			
    2a54:	42 e0       	ldi	r20, 0x02	; 2
    2a56:	50 e0       	ldi	r21, 0x00	; 0
    2a58:	67 e3       	ldi	r22, 0x37	; 55
    2a5a:	76 e2       	ldi	r23, 0x26	; 38
    2a5c:	80 e1       	ldi	r24, 0x10	; 16
    2a5e:	90 e0       	ldi	r25, 0x00	; 0
    2a60:	0e 94 6b 39 	call	0x72d6	; 0x72d6 <nvm_eeprom_read_buffer>
			pOutMsg->DataValue = config_parameters.config_hi_power;
    2a64:	80 91 3f 20 	lds	r24, 0x203F	; 0x80203f <pOutMsg>
    2a68:	90 91 40 20 	lds	r25, 0x2040	; 0x802040 <pOutMsg+0x1>
    2a6c:	20 91 37 26 	lds	r18, 0x2637	; 0x802637 <config_parameters+0x2e>
    2a70:	30 91 38 26 	lds	r19, 0x2638	; 0x802638 <config_parameters+0x2f>
    2a74:	fc 01       	movw	r30, r24
    2a76:	22 ab       	std	Z+50, r18	; 0x32
    2a78:	33 ab       	std	Z+51, r19	; 0x33
			ProcessACK();
    2a7a:	0e 94 91 1a 	call	0x3522	; 0x3522 <ProcessACK>
			Clr_bits(config_parameters.config_hi_power, (DISPLAY_DEFAULT_DMS | DISPLAY_GREY_OUT_DMS));
    2a7e:	80 91 37 26 	lds	r24, 0x2637	; 0x802637 <config_parameters+0x2e>
    2a82:	90 91 38 26 	lds	r25, 0x2638	; 0x802638 <config_parameters+0x2f>
    2a86:	9f 73       	andi	r25, 0x3F	; 63
    2a88:	80 93 37 26 	sts	0x2637, r24	; 0x802637 <config_parameters+0x2e>
    2a8c:	90 93 38 26 	sts	0x2638, r25	; 0x802638 <config_parameters+0x2f>

		break;
    2a90:	56 c2       	rjmp	.+1196   	; 0x2f3e <ProcessGETPCODE+0x726>
		case	ZIRCON_CONFIG_LO_POWER:

		nvm_eeprom_read_buffer(EEPROM_ZIRCON_CONFIG_LO_POWER, &config_parameters.config_lo_power, 2); // just copy the Data from EEPROM
    2a92:	42 e0       	ldi	r20, 0x02	; 2
    2a94:	50 e0       	ldi	r21, 0x00	; 0
    2a96:	69 e3       	ldi	r22, 0x39	; 57
    2a98:	76 e2       	ldi	r23, 0x26	; 38
    2a9a:	82 e2       	ldi	r24, 0x22	; 34
    2a9c:	90 e0       	ldi	r25, 0x00	; 0
    2a9e:	0e 94 6b 39 	call	0x72d6	; 0x72d6 <nvm_eeprom_read_buffer>
		pOutMsg->DataValue = config_parameters.config_lo_power;
    2aa2:	80 91 3f 20 	lds	r24, 0x203F	; 0x80203f <pOutMsg>
    2aa6:	90 91 40 20 	lds	r25, 0x2040	; 0x802040 <pOutMsg+0x1>
    2aaa:	20 91 39 26 	lds	r18, 0x2639	; 0x802639 <config_parameters+0x30>
    2aae:	30 91 3a 26 	lds	r19, 0x263A	; 0x80263a <config_parameters+0x31>
    2ab2:	fc 01       	movw	r30, r24
    2ab4:	22 ab       	std	Z+50, r18	; 0x32
    2ab6:	33 ab       	std	Z+51, r19	; 0x33
		ProcessACK();
    2ab8:	0e 94 91 1a 	call	0x3522	; 0x3522 <ProcessACK>
		Clr_bits(config_parameters.config_lo_power, (DISPLAY_DEFAULT_DMS | DISPLAY_GREY_OUT_DMS));
    2abc:	80 91 39 26 	lds	r24, 0x2639	; 0x802639 <config_parameters+0x30>
    2ac0:	90 91 3a 26 	lds	r25, 0x263A	; 0x80263a <config_parameters+0x31>
    2ac4:	9f 73       	andi	r25, 0x3F	; 63
    2ac6:	80 93 39 26 	sts	0x2639, r24	; 0x802639 <config_parameters+0x30>
    2aca:	90 93 3a 26 	sts	0x263A, r25	; 0x80263a <config_parameters+0x31>

		break;
    2ace:	37 c2       	rjmp	.+1134   	; 0x2f3e <ProcessGETPCODE+0x726>
		case	ZIRCON_CONFIG_TAG_RATE:

			nvm_eeprom_read_buffer(EEPROM_ZIRCON_CONFIG_TAG_RATE, &config_parameters.tag_rate, 2); // just copy the Data from EEPROM			
    2ad0:	42 e0       	ldi	r20, 0x02	; 2
    2ad2:	50 e0       	ldi	r21, 0x00	; 0
    2ad4:	61 e2       	ldi	r22, 0x21	; 33
    2ad6:	76 e2       	ldi	r23, 0x26	; 38
    2ad8:	82 e1       	ldi	r24, 0x12	; 18
    2ada:	90 e0       	ldi	r25, 0x00	; 0
    2adc:	0e 94 6b 39 	call	0x72d6	; 0x72d6 <nvm_eeprom_read_buffer>
			pOutMsg->DataValue = config_parameters.tag_rate;
    2ae0:	80 91 3f 20 	lds	r24, 0x203F	; 0x80203f <pOutMsg>
    2ae4:	90 91 40 20 	lds	r25, 0x2040	; 0x802040 <pOutMsg+0x1>
    2ae8:	20 91 21 26 	lds	r18, 0x2621	; 0x802621 <config_parameters+0x18>
    2aec:	30 91 22 26 	lds	r19, 0x2622	; 0x802622 <config_parameters+0x19>
    2af0:	fc 01       	movw	r30, r24
    2af2:	22 ab       	std	Z+50, r18	; 0x32
    2af4:	33 ab       	std	Z+51, r19	; 0x33
			ProcessACK();
    2af6:	0e 94 91 1a 	call	0x3522	; 0x3522 <ProcessACK>
			Clr_bits(config_parameters.tag_rate, (DISPLAY_DEFAULT_DMS | DISPLAY_GREY_OUT_DMS));
    2afa:	80 91 21 26 	lds	r24, 0x2621	; 0x802621 <config_parameters+0x18>
    2afe:	90 91 22 26 	lds	r25, 0x2622	; 0x802622 <config_parameters+0x19>
    2b02:	9f 73       	andi	r25, 0x3F	; 63
    2b04:	80 93 21 26 	sts	0x2621, r24	; 0x802621 <config_parameters+0x18>
    2b08:	90 93 22 26 	sts	0x2622, r25	; 0x802622 <config_parameters+0x19>

		break;
    2b0c:	18 c2       	rjmp	.+1072   	; 0x2f3e <ProcessGETPCODE+0x726>
		case	ZIRCON_CONFIG_RESET:
		
			// ERROR Reset is a set command
			NakMessage();
    2b0e:	0e 94 32 1b 	call	0x3664	; 0x3664 <NakMessage>
				
		break;
    2b12:	15 c2       	rjmp	.+1066   	; 0x2f3e <ProcessGETPCODE+0x726>

#if INTERLOCK_CHOICE
			pOutMsg->DataValue = config_parameters.intlk_enable ;
			ProcessACK();
#else
			nvm_eeprom_read_buffer(EEPROM_ZIRCON_CONFIG_INTERLOCK, &config_parameters.intlk_enable, 2); // just copy the Data from EEPROM
    2b14:	42 e0       	ldi	r20, 0x02	; 2
    2b16:	50 e0       	ldi	r21, 0x00	; 0
    2b18:	63 e2       	ldi	r22, 0x23	; 35
    2b1a:	76 e2       	ldi	r23, 0x26	; 38
    2b1c:	80 e2       	ldi	r24, 0x20	; 32
    2b1e:	90 e0       	ldi	r25, 0x00	; 0
    2b20:	0e 94 6b 39 	call	0x72d6	; 0x72d6 <nvm_eeprom_read_buffer>
			pOutMsg->DataValue = config_parameters.intlk_enable;			
    2b24:	80 91 3f 20 	lds	r24, 0x203F	; 0x80203f <pOutMsg>
    2b28:	90 91 40 20 	lds	r25, 0x2040	; 0x802040 <pOutMsg+0x1>
    2b2c:	20 91 23 26 	lds	r18, 0x2623	; 0x802623 <config_parameters+0x1a>
    2b30:	30 91 24 26 	lds	r19, 0x2624	; 0x802624 <config_parameters+0x1b>
    2b34:	fc 01       	movw	r30, r24
    2b36:	22 ab       	std	Z+50, r18	; 0x32
    2b38:	33 ab       	std	Z+51, r19	; 0x33
			ProcessACK();
    2b3a:	0e 94 91 1a 	call	0x3522	; 0x3522 <ProcessACK>
			Clr_bits(config_parameters.intlk_enable, (DISPLAY_DEFAULT_DMS | DISPLAY_GREY_OUT_DMS));
    2b3e:	80 91 23 26 	lds	r24, 0x2623	; 0x802623 <config_parameters+0x1a>
    2b42:	90 91 24 26 	lds	r25, 0x2624	; 0x802624 <config_parameters+0x1b>
    2b46:	9f 73       	andi	r25, 0x3F	; 63
    2b48:	80 93 23 26 	sts	0x2623, r24	; 0x802623 <config_parameters+0x1a>
    2b4c:	90 93 24 26 	sts	0x2624, r25	; 0x802624 <config_parameters+0x1b>
#endif

		break;
    2b50:	f6 c1       	rjmp	.+1004   	; 0x2f3e <ProcessGETPCODE+0x726>
		case	ZIRCON_CONFIG_MODE_IND:

			pOutMsg->DataValue = config_parameters.mode_ind ;
    2b52:	80 91 3f 20 	lds	r24, 0x203F	; 0x80203f <pOutMsg>
    2b56:	90 91 40 20 	lds	r25, 0x2040	; 0x802040 <pOutMsg+0x1>
    2b5a:	20 91 25 26 	lds	r18, 0x2625	; 0x802625 <config_parameters+0x1c>
    2b5e:	30 91 26 26 	lds	r19, 0x2626	; 0x802626 <config_parameters+0x1d>
    2b62:	fc 01       	movw	r30, r24
    2b64:	22 ab       	std	Z+50, r18	; 0x32
    2b66:	33 ab       	std	Z+51, r19	; 0x33
			ProcessACK();
    2b68:	0e 94 91 1a 	call	0x3522	; 0x3522 <ProcessACK>

		break;
    2b6c:	e8 c1       	rjmp	.+976    	; 0x2f3e <ProcessGETPCODE+0x726>
		case	ZIRCON_CONFIG_HI_LO_IND:

			pOutMsg->DataValue = config_parameters.hi_low_ind;
    2b6e:	80 91 3f 20 	lds	r24, 0x203F	; 0x80203f <pOutMsg>
    2b72:	90 91 40 20 	lds	r25, 0x2040	; 0x802040 <pOutMsg+0x1>
    2b76:	20 91 27 26 	lds	r18, 0x2627	; 0x802627 <config_parameters+0x1e>
    2b7a:	30 91 28 26 	lds	r19, 0x2628	; 0x802628 <config_parameters+0x1f>
    2b7e:	fc 01       	movw	r30, r24
    2b80:	22 ab       	std	Z+50, r18	; 0x32
    2b82:	33 ab       	std	Z+51, r19	; 0x33
			ProcessACK();
    2b84:	0e 94 91 1a 	call	0x3522	; 0x3522 <ProcessACK>

		break;
    2b88:	da c1       	rjmp	.+948    	; 0x2f3e <ProcessGETPCODE+0x726>
#if EVOLVESTORE
		// Read NightSave status and return one in the payload if the feature is enabled
		// and zero if disabled.
		case	ZIRCON_CONFIG_NIGHTSAVE:

			pOutMsg->DataValue = config_parameters.nightsave; // EvolveStore nightsave
    2b8a:	80 91 3f 20 	lds	r24, 0x203F	; 0x80203f <pOutMsg>
    2b8e:	90 91 40 20 	lds	r25, 0x2040	; 0x802040 <pOutMsg+0x1>
    2b92:	20 91 29 26 	lds	r18, 0x2629	; 0x802629 <config_parameters+0x20>
    2b96:	30 91 2a 26 	lds	r19, 0x262A	; 0x80262a <config_parameters+0x21>
    2b9a:	fc 01       	movw	r30, r24
    2b9c:	22 ab       	std	Z+50, r18	; 0x32
    2b9e:	33 ab       	std	Z+51, r19	; 0x33
			ProcessACK();
    2ba0:	0e 94 91 1a 	call	0x3522	; 0x3522 <ProcessACK>

		break;
    2ba4:	cc c1       	rjmp	.+920    	; 0x2f3e <ProcessGETPCODE+0x726>
#endif
		case	ZIRCON_CONFIG_PING:
		
			// No parameters needed just a command
			// Send a ACK 
			ProcessACK( );
    2ba6:	0e 94 91 1a 	call	0x3522	; 0x3522 <ProcessACK>
				
		break;
    2baa:	c9 c1       	rjmp	.+914    	; 0x2f3e <ProcessGETPCODE+0x726>
				//nvm_eeprom_read_byte();
//		break;
		case	ZIRCON_CONFIG_DEFAULT:
		
			// Error it is a set Commands
			NakMessage();
    2bac:	0e 94 32 1b 	call	0x3664	; 0x3664 <NakMessage>
		break;
    2bb0:	c6 c1       	rjmp	.+908    	; 0x2f3e <ProcessGETPCODE+0x726>
		case	ZIRCON_CONFIG_GPI:

			nvm_eeprom_read_buffer(EEPROM_ZIRCON_CONFIG_GPI, &config_parameters.config_gpi, 2); // just copy the Data from EEPROM			
    2bb2:	42 e0       	ldi	r20, 0x02	; 2
    2bb4:	50 e0       	ldi	r21, 0x00	; 0
    2bb6:	6b e2       	ldi	r22, 0x2B	; 43
    2bb8:	76 e2       	ldi	r23, 0x26	; 38
    2bba:	84 e1       	ldi	r24, 0x14	; 20
    2bbc:	90 e0       	ldi	r25, 0x00	; 0
    2bbe:	0e 94 6b 39 	call	0x72d6	; 0x72d6 <nvm_eeprom_read_buffer>
			pOutMsg->DataValue = config_parameters.config_gpi ;
    2bc2:	80 91 3f 20 	lds	r24, 0x203F	; 0x80203f <pOutMsg>
    2bc6:	90 91 40 20 	lds	r25, 0x2040	; 0x802040 <pOutMsg+0x1>
    2bca:	20 91 2b 26 	lds	r18, 0x262B	; 0x80262b <config_parameters+0x22>
    2bce:	30 91 2c 26 	lds	r19, 0x262C	; 0x80262c <config_parameters+0x23>
    2bd2:	fc 01       	movw	r30, r24
    2bd4:	22 ab       	std	Z+50, r18	; 0x32
    2bd6:	33 ab       	std	Z+51, r19	; 0x33
			ProcessACK();
    2bd8:	0e 94 91 1a 	call	0x3522	; 0x3522 <ProcessACK>
			Clr_bits(config_parameters.config_gpi, (DISPLAY_DEFAULT_DMS | DISPLAY_GREY_OUT_DMS));
    2bdc:	80 91 2b 26 	lds	r24, 0x262B	; 0x80262b <config_parameters+0x22>
    2be0:	90 91 2c 26 	lds	r25, 0x262C	; 0x80262c <config_parameters+0x23>
    2be4:	9f 73       	andi	r25, 0x3F	; 63
    2be6:	80 93 2b 26 	sts	0x262B, r24	; 0x80262b <config_parameters+0x22>
    2bea:	90 93 2c 26 	sts	0x262C, r25	; 0x80262c <config_parameters+0x23>

		break;
    2bee:	a7 c1       	rjmp	.+846    	; 0x2f3e <ProcessGETPCODE+0x726>
		case	ZIRCON_CONFIG_GPO:

			nvm_eeprom_read_buffer(EEPROM_ZIRCON_CONFIG_GPO, &config_parameters.config_gpo, 2); // just copy the Data from EEPROM
    2bf0:	42 e0       	ldi	r20, 0x02	; 2
    2bf2:	50 e0       	ldi	r21, 0x00	; 0
    2bf4:	6d e2       	ldi	r22, 0x2D	; 45
    2bf6:	76 e2       	ldi	r23, 0x26	; 38
    2bf8:	86 e1       	ldi	r24, 0x16	; 22
    2bfa:	90 e0       	ldi	r25, 0x00	; 0
    2bfc:	0e 94 6b 39 	call	0x72d6	; 0x72d6 <nvm_eeprom_read_buffer>
			pOutMsg->DataValue = config_parameters.config_gpo;
    2c00:	80 91 3f 20 	lds	r24, 0x203F	; 0x80203f <pOutMsg>
    2c04:	90 91 40 20 	lds	r25, 0x2040	; 0x802040 <pOutMsg+0x1>
    2c08:	20 91 2d 26 	lds	r18, 0x262D	; 0x80262d <config_parameters+0x24>
    2c0c:	30 91 2e 26 	lds	r19, 0x262E	; 0x80262e <config_parameters+0x25>
    2c10:	fc 01       	movw	r30, r24
    2c12:	22 ab       	std	Z+50, r18	; 0x32
    2c14:	33 ab       	std	Z+51, r19	; 0x33
			ProcessACK();
    2c16:	0e 94 91 1a 	call	0x3522	; 0x3522 <ProcessACK>
			Clr_bits(config_parameters.config_gpo, (DISPLAY_DEFAULT_DMS | DISPLAY_GREY_OUT_DMS));
    2c1a:	80 91 2d 26 	lds	r24, 0x262D	; 0x80262d <config_parameters+0x24>
    2c1e:	90 91 2e 26 	lds	r25, 0x262E	; 0x80262e <config_parameters+0x25>
    2c22:	9f 73       	andi	r25, 0x3F	; 63
    2c24:	80 93 2d 26 	sts	0x262D, r24	; 0x80262d <config_parameters+0x24>
    2c28:	90 93 2e 26 	sts	0x262E, r25	; 0x80262e <config_parameters+0x25>

		break;
    2c2c:	88 c1       	rjmp	.+784    	; 0x2f3e <ProcessGETPCODE+0x726>
		case	ZIRCON_CONFIG_PRI_HOLDOFF:
		
			nvm_eeprom_read_buffer(EEPROM_ZIRCON_CONFIG_PRI_HOLDOFF, &config_parameters.config_pri_hold_off, 2); // just copy the Data from EEPROM			
    2c2e:	42 e0       	ldi	r20, 0x02	; 2
    2c30:	50 e0       	ldi	r21, 0x00	; 0
    2c32:	6f e2       	ldi	r22, 0x2F	; 47
    2c34:	76 e2       	ldi	r23, 0x26	; 38
    2c36:	88 e1       	ldi	r24, 0x18	; 24
    2c38:	90 e0       	ldi	r25, 0x00	; 0
    2c3a:	0e 94 6b 39 	call	0x72d6	; 0x72d6 <nvm_eeprom_read_buffer>
			pOutMsg->DataValue = config_parameters.config_pri_hold_off;
    2c3e:	80 91 3f 20 	lds	r24, 0x203F	; 0x80203f <pOutMsg>
    2c42:	90 91 40 20 	lds	r25, 0x2040	; 0x802040 <pOutMsg+0x1>
    2c46:	20 91 2f 26 	lds	r18, 0x262F	; 0x80262f <config_parameters+0x26>
    2c4a:	30 91 30 26 	lds	r19, 0x2630	; 0x802630 <config_parameters+0x27>
    2c4e:	fc 01       	movw	r30, r24
    2c50:	22 ab       	std	Z+50, r18	; 0x32
    2c52:	33 ab       	std	Z+51, r19	; 0x33
			ProcessACK();
    2c54:	0e 94 91 1a 	call	0x3522	; 0x3522 <ProcessACK>
			Clr_bits(config_parameters.config_pri_hold_off, (DISPLAY_DEFAULT_DMS | DISPLAY_GREY_OUT_DMS));
    2c58:	80 91 2f 26 	lds	r24, 0x262F	; 0x80262f <config_parameters+0x26>
    2c5c:	90 91 30 26 	lds	r25, 0x2630	; 0x802630 <config_parameters+0x27>
    2c60:	9f 73       	andi	r25, 0x3F	; 63
    2c62:	80 93 2f 26 	sts	0x262F, r24	; 0x80262f <config_parameters+0x26>
    2c66:	90 93 30 26 	sts	0x2630, r25	; 0x802630 <config_parameters+0x27>

		break;
    2c6a:	69 c1       	rjmp	.+722    	; 0x2f3e <ProcessGETPCODE+0x726>
		case	ZIRCON_CONFIG_SEC_HOLDOFF:
		
			nvm_eeprom_read_buffer(EEPROM_ZIRCON_CONFIG_SEC_HOLDOFF, &config_parameters.config_sec_hold_off, 2); // just copy the Data from EEPROM			
    2c6c:	42 e0       	ldi	r20, 0x02	; 2
    2c6e:	50 e0       	ldi	r21, 0x00	; 0
    2c70:	61 e3       	ldi	r22, 0x31	; 49
    2c72:	76 e2       	ldi	r23, 0x26	; 38
    2c74:	8a e1       	ldi	r24, 0x1A	; 26
    2c76:	90 e0       	ldi	r25, 0x00	; 0
    2c78:	0e 94 6b 39 	call	0x72d6	; 0x72d6 <nvm_eeprom_read_buffer>
			pOutMsg->DataValue = config_parameters.config_sec_hold_off;
    2c7c:	80 91 3f 20 	lds	r24, 0x203F	; 0x80203f <pOutMsg>
    2c80:	90 91 40 20 	lds	r25, 0x2040	; 0x802040 <pOutMsg+0x1>
    2c84:	20 91 31 26 	lds	r18, 0x2631	; 0x802631 <config_parameters+0x28>
    2c88:	30 91 32 26 	lds	r19, 0x2632	; 0x802632 <config_parameters+0x29>
    2c8c:	fc 01       	movw	r30, r24
    2c8e:	22 ab       	std	Z+50, r18	; 0x32
    2c90:	33 ab       	std	Z+51, r19	; 0x33
			ProcessACK();
    2c92:	0e 94 91 1a 	call	0x3522	; 0x3522 <ProcessACK>
			Clr_bits(config_parameters.config_sec_hold_off, (DISPLAY_DEFAULT_DMS | DISPLAY_GREY_OUT_DMS));
    2c96:	80 91 31 26 	lds	r24, 0x2631	; 0x802631 <config_parameters+0x28>
    2c9a:	90 91 32 26 	lds	r25, 0x2632	; 0x802632 <config_parameters+0x29>
    2c9e:	9f 73       	andi	r25, 0x3F	; 63
    2ca0:	80 93 31 26 	sts	0x2631, r24	; 0x802631 <config_parameters+0x28>
    2ca4:	90 93 32 26 	sts	0x2632, r25	; 0x802632 <config_parameters+0x29>

		break;		
    2ca8:	4a c1       	rjmp	.+660    	; 0x2f3e <ProcessGETPCODE+0x726>
		case	ZIRCON_CONFIG_DET_TX_POWER:

			nvm_eeprom_read_buffer(EEPROM_ZIRCON_CONFIG_DET_TX_POWER, &config_parameters.config_detect_level, 2); // just copy the Data from EEPROM			
    2caa:	42 e0       	ldi	r20, 0x02	; 2
    2cac:	50 e0       	ldi	r21, 0x00	; 0
    2cae:	63 e3       	ldi	r22, 0x33	; 51
    2cb0:	76 e2       	ldi	r23, 0x26	; 38
    2cb2:	8c e1       	ldi	r24, 0x1C	; 28
    2cb4:	90 e0       	ldi	r25, 0x00	; 0
    2cb6:	0e 94 6b 39 	call	0x72d6	; 0x72d6 <nvm_eeprom_read_buffer>
			pOutMsg->DataValue = config_parameters.config_detect_level;		
    2cba:	80 91 3f 20 	lds	r24, 0x203F	; 0x80203f <pOutMsg>
    2cbe:	90 91 40 20 	lds	r25, 0x2040	; 0x802040 <pOutMsg+0x1>
    2cc2:	20 91 33 26 	lds	r18, 0x2633	; 0x802633 <config_parameters+0x2a>
    2cc6:	30 91 34 26 	lds	r19, 0x2634	; 0x802634 <config_parameters+0x2b>
    2cca:	fc 01       	movw	r30, r24
    2ccc:	22 ab       	std	Z+50, r18	; 0x32
    2cce:	33 ab       	std	Z+51, r19	; 0x33
			ProcessACK();
    2cd0:	0e 94 91 1a 	call	0x3522	; 0x3522 <ProcessACK>
			Clr_bits(config_parameters.config_detect_level, (DISPLAY_DEFAULT_DMS | DISPLAY_GREY_OUT_DMS));
    2cd4:	80 91 33 26 	lds	r24, 0x2633	; 0x802633 <config_parameters+0x2a>
    2cd8:	90 91 34 26 	lds	r25, 0x2634	; 0x802634 <config_parameters+0x2b>
    2cdc:	9f 73       	andi	r25, 0x3F	; 63
    2cde:	80 93 33 26 	sts	0x2633, r24	; 0x802633 <config_parameters+0x2a>
    2ce2:	90 93 34 26 	sts	0x2634, r25	; 0x802634 <config_parameters+0x2b>

		break;
    2ce6:	2b c1       	rjmp	.+598    	; 0x2f3e <ProcessGETPCODE+0x726>
		case	ZIRCON_CONFIG_FIRMWARE_VERSION:

			pOutMsg->DataValue = FIRMWARE_VERSION;
    2ce8:	80 91 3f 20 	lds	r24, 0x203F	; 0x80203f <pOutMsg>
    2cec:	90 91 40 20 	lds	r25, 0x2040	; 0x802040 <pOutMsg+0x1>
    2cf0:	2a e8       	ldi	r18, 0x8A	; 138
    2cf2:	31 e0       	ldi	r19, 0x01	; 1
    2cf4:	fc 01       	movw	r30, r24
    2cf6:	22 ab       	std	Z+50, r18	; 0x32
    2cf8:	33 ab       	std	Z+51, r19	; 0x33
			ProcessACK();
    2cfa:	0e 94 91 1a 	call	0x3522	; 0x3522 <ProcessACK>

		break;
    2cfe:	1f c1       	rjmp	.+574    	; 0x2f3e <ProcessGETPCODE+0x726>
		case ZIRCON_CONFIG_BOARD_TYPE:  /* Thoralite */

			pOutMsg->DataValue = CPiD_HW_flag; // CPiD=1, Thoralite=0
    2d00:	80 91 3f 20 	lds	r24, 0x203F	; 0x80203f <pOutMsg>
    2d04:	90 91 40 20 	lds	r25, 0x2040	; 0x802040 <pOutMsg+0x1>
    2d08:	20 91 ac 22 	lds	r18, 0x22AC	; 0x8022ac <CPiD_HW_flag>
    2d0c:	22 2f       	mov	r18, r18
    2d0e:	30 e0       	ldi	r19, 0x00	; 0
    2d10:	fc 01       	movw	r30, r24
    2d12:	22 ab       	std	Z+50, r18	; 0x32
    2d14:	33 ab       	std	Z+51, r19	; 0x33
			ProcessACK();
    2d16:	0e 94 91 1a 	call	0x3522	; 0x3522 <ProcessACK>

		break;
    2d1a:	11 c1       	rjmp	.+546    	; 0x2f3e <ProcessGETPCODE+0x726>
#if EVOLVESTORE
		// Return the 32 bit device serial number. There needs to be two calls
		// for HI and LO address because payload is only 16 bits.
		case ZIRCON_CONFIG_DEVICE_ID_LO:

			pOutMsg->DataValue = DEVICE_ID.DEVID2 | (DEVICE_ID.DEVID1 << 8);
    2d1c:	80 91 3f 20 	lds	r24, 0x203F	; 0x80203f <pOutMsg>
    2d20:	90 91 40 20 	lds	r25, 0x2040	; 0x802040 <pOutMsg+0x1>
    2d24:	20 e9       	ldi	r18, 0x90	; 144
    2d26:	30 e0       	ldi	r19, 0x00	; 0
    2d28:	f9 01       	movw	r30, r18
    2d2a:	22 81       	ldd	r18, Z+2	; 0x02
    2d2c:	42 2f       	mov	r20, r18
    2d2e:	50 e0       	ldi	r21, 0x00	; 0
    2d30:	20 e9       	ldi	r18, 0x90	; 144
    2d32:	30 e0       	ldi	r19, 0x00	; 0
    2d34:	f9 01       	movw	r30, r18
    2d36:	21 81       	ldd	r18, Z+1	; 0x01
    2d38:	22 2f       	mov	r18, r18
    2d3a:	30 e0       	ldi	r19, 0x00	; 0
    2d3c:	32 2f       	mov	r19, r18
    2d3e:	22 27       	eor	r18, r18
    2d40:	24 2b       	or	r18, r20
    2d42:	35 2b       	or	r19, r21
    2d44:	fc 01       	movw	r30, r24
    2d46:	22 ab       	std	Z+50, r18	; 0x32
    2d48:	33 ab       	std	Z+51, r19	; 0x33
			ProcessACK();
    2d4a:	0e 94 91 1a 	call	0x3522	; 0x3522 <ProcessACK>

		break;
    2d4e:	f7 c0       	rjmp	.+494    	; 0x2f3e <ProcessGETPCODE+0x726>
		
		case ZIRCON_CONFIG_DEVICE_ID_HI:

			pOutMsg->DataValue = DEVICE_ID.DEVID0;
    2d50:	80 91 3f 20 	lds	r24, 0x203F	; 0x80203f <pOutMsg>
    2d54:	90 91 40 20 	lds	r25, 0x2040	; 0x802040 <pOutMsg+0x1>
    2d58:	20 e9       	ldi	r18, 0x90	; 144
    2d5a:	30 e0       	ldi	r19, 0x00	; 0
    2d5c:	f9 01       	movw	r30, r18
    2d5e:	20 81       	ld	r18, Z
    2d60:	22 2f       	mov	r18, r18
    2d62:	30 e0       	ldi	r19, 0x00	; 0
    2d64:	fc 01       	movw	r30, r24
    2d66:	22 ab       	std	Z+50, r18	; 0x32
    2d68:	33 ab       	std	Z+51, r19	; 0x33
			ProcessACK();
    2d6a:	0e 94 91 1a 	call	0x3522	; 0x3522 <ProcessACK>

		break;
    2d6e:	e7 c0       	rjmp	.+462    	; 0x2f3e <ProcessGETPCODE+0x726>
#if SERIAL_NUM
		case ZIRCON_CONFIG_SERIAL_NUM0:
			temp = nvm_read_byte(NVM_CMD_READ_CALIB_ROW_gc, (offsetof(NVM_PROD_SIGNATURES_t, LOTNUM1)));
    2d70:	69 e0       	ldi	r22, 0x09	; 9
    2d72:	70 e0       	ldi	r23, 0x00	; 0
    2d74:	82 e0       	ldi	r24, 0x02	; 2
    2d76:	0e 94 56 46 	call	0x8cac	; 0x8cac <nvm_read_byte>
    2d7a:	88 2f       	mov	r24, r24
    2d7c:	90 e0       	ldi	r25, 0x00	; 0
    2d7e:	8b 83       	std	Y+3, r24	; 0x03
    2d80:	9c 83       	std	Y+4, r25	; 0x04
			temp <<= 8;
    2d82:	8b 81       	ldd	r24, Y+3	; 0x03
    2d84:	9c 81       	ldd	r25, Y+4	; 0x04
    2d86:	98 2f       	mov	r25, r24
    2d88:	88 27       	eor	r24, r24
    2d8a:	8b 83       	std	Y+3, r24	; 0x03
    2d8c:	9c 83       	std	Y+4, r25	; 0x04
			pOutMsg->DataValue = (nvm_read_byte(NVM_CMD_READ_CALIB_ROW_gc, (offsetof(NVM_PROD_SIGNATURES_t, LOTNUM0)))) | temp;
    2d8e:	00 91 3f 20 	lds	r16, 0x203F	; 0x80203f <pOutMsg>
    2d92:	10 91 40 20 	lds	r17, 0x2040	; 0x802040 <pOutMsg+0x1>
    2d96:	68 e0       	ldi	r22, 0x08	; 8
    2d98:	70 e0       	ldi	r23, 0x00	; 0
    2d9a:	82 e0       	ldi	r24, 0x02	; 2
    2d9c:	0e 94 56 46 	call	0x8cac	; 0x8cac <nvm_read_byte>
    2da0:	28 2f       	mov	r18, r24
    2da2:	30 e0       	ldi	r19, 0x00	; 0
    2da4:	8b 81       	ldd	r24, Y+3	; 0x03
    2da6:	9c 81       	ldd	r25, Y+4	; 0x04
    2da8:	82 2b       	or	r24, r18
    2daa:	93 2b       	or	r25, r19
    2dac:	f8 01       	movw	r30, r16
    2dae:	82 ab       	std	Z+50, r24	; 0x32
    2db0:	93 ab       	std	Z+51, r25	; 0x33
			ProcessACK();
    2db2:	0e 94 91 1a 	call	0x3522	; 0x3522 <ProcessACK>
		break;
    2db6:	c3 c0       	rjmp	.+390    	; 0x2f3e <ProcessGETPCODE+0x726>
		
		case ZIRCON_CONFIG_SERIAL_NUM1:
			temp = nvm_read_byte(NVM_CMD_READ_CALIB_ROW_gc, (offsetof(NVM_PROD_SIGNATURES_t, LOTNUM3)));
    2db8:	6b e0       	ldi	r22, 0x0B	; 11
    2dba:	70 e0       	ldi	r23, 0x00	; 0
    2dbc:	82 e0       	ldi	r24, 0x02	; 2
    2dbe:	0e 94 56 46 	call	0x8cac	; 0x8cac <nvm_read_byte>
    2dc2:	88 2f       	mov	r24, r24
    2dc4:	90 e0       	ldi	r25, 0x00	; 0
    2dc6:	8b 83       	std	Y+3, r24	; 0x03
    2dc8:	9c 83       	std	Y+4, r25	; 0x04
			temp <<= 8;
    2dca:	8b 81       	ldd	r24, Y+3	; 0x03
    2dcc:	9c 81       	ldd	r25, Y+4	; 0x04
    2dce:	98 2f       	mov	r25, r24
    2dd0:	88 27       	eor	r24, r24
    2dd2:	8b 83       	std	Y+3, r24	; 0x03
    2dd4:	9c 83       	std	Y+4, r25	; 0x04
			pOutMsg->DataValue = (nvm_read_byte(NVM_CMD_READ_CALIB_ROW_gc, (offsetof(NVM_PROD_SIGNATURES_t, LOTNUM2)))) | temp;
    2dd6:	00 91 3f 20 	lds	r16, 0x203F	; 0x80203f <pOutMsg>
    2dda:	10 91 40 20 	lds	r17, 0x2040	; 0x802040 <pOutMsg+0x1>
    2dde:	6a e0       	ldi	r22, 0x0A	; 10
    2de0:	70 e0       	ldi	r23, 0x00	; 0
    2de2:	82 e0       	ldi	r24, 0x02	; 2
    2de4:	0e 94 56 46 	call	0x8cac	; 0x8cac <nvm_read_byte>
    2de8:	28 2f       	mov	r18, r24
    2dea:	30 e0       	ldi	r19, 0x00	; 0
    2dec:	8b 81       	ldd	r24, Y+3	; 0x03
    2dee:	9c 81       	ldd	r25, Y+4	; 0x04
    2df0:	82 2b       	or	r24, r18
    2df2:	93 2b       	or	r25, r19
    2df4:	f8 01       	movw	r30, r16
    2df6:	82 ab       	std	Z+50, r24	; 0x32
    2df8:	93 ab       	std	Z+51, r25	; 0x33
			ProcessACK();
    2dfa:	0e 94 91 1a 	call	0x3522	; 0x3522 <ProcessACK>
		break;
    2dfe:	9f c0       	rjmp	.+318    	; 0x2f3e <ProcessGETPCODE+0x726>
		
		case ZIRCON_CONFIG_SERIAL_NUM2:
			temp = nvm_read_byte(NVM_CMD_READ_CALIB_ROW_gc, (offsetof(NVM_PROD_SIGNATURES_t, LOTNUM5)));
    2e00:	6d e0       	ldi	r22, 0x0D	; 13
    2e02:	70 e0       	ldi	r23, 0x00	; 0
    2e04:	82 e0       	ldi	r24, 0x02	; 2
    2e06:	0e 94 56 46 	call	0x8cac	; 0x8cac <nvm_read_byte>
    2e0a:	88 2f       	mov	r24, r24
    2e0c:	90 e0       	ldi	r25, 0x00	; 0
    2e0e:	8b 83       	std	Y+3, r24	; 0x03
    2e10:	9c 83       	std	Y+4, r25	; 0x04
			temp <<= 8;
    2e12:	8b 81       	ldd	r24, Y+3	; 0x03
    2e14:	9c 81       	ldd	r25, Y+4	; 0x04
    2e16:	98 2f       	mov	r25, r24
    2e18:	88 27       	eor	r24, r24
    2e1a:	8b 83       	std	Y+3, r24	; 0x03
    2e1c:	9c 83       	std	Y+4, r25	; 0x04
			pOutMsg->DataValue = (nvm_read_byte(NVM_CMD_READ_CALIB_ROW_gc, (offsetof(NVM_PROD_SIGNATURES_t, LOTNUM4)))) | temp;
    2e1e:	00 91 3f 20 	lds	r16, 0x203F	; 0x80203f <pOutMsg>
    2e22:	10 91 40 20 	lds	r17, 0x2040	; 0x802040 <pOutMsg+0x1>
    2e26:	6c e0       	ldi	r22, 0x0C	; 12
    2e28:	70 e0       	ldi	r23, 0x00	; 0
    2e2a:	82 e0       	ldi	r24, 0x02	; 2
    2e2c:	0e 94 56 46 	call	0x8cac	; 0x8cac <nvm_read_byte>
    2e30:	28 2f       	mov	r18, r24
    2e32:	30 e0       	ldi	r19, 0x00	; 0
    2e34:	8b 81       	ldd	r24, Y+3	; 0x03
    2e36:	9c 81       	ldd	r25, Y+4	; 0x04
    2e38:	82 2b       	or	r24, r18
    2e3a:	93 2b       	or	r25, r19
    2e3c:	f8 01       	movw	r30, r16
    2e3e:	82 ab       	std	Z+50, r24	; 0x32
    2e40:	93 ab       	std	Z+51, r25	; 0x33
			ProcessACK();
    2e42:	0e 94 91 1a 	call	0x3522	; 0x3522 <ProcessACK>
		break;
    2e46:	7b c0       	rjmp	.+246    	; 0x2f3e <ProcessGETPCODE+0x726>
		
		case ZIRCON_CONFIG_SERIAL_NUM3:
			temp = nvm_read_byte(NVM_CMD_READ_CALIB_ROW_gc, (offsetof(NVM_PROD_SIGNATURES_t, COORDX0)));
    2e48:	62 e1       	ldi	r22, 0x12	; 18
    2e4a:	70 e0       	ldi	r23, 0x00	; 0
    2e4c:	82 e0       	ldi	r24, 0x02	; 2
    2e4e:	0e 94 56 46 	call	0x8cac	; 0x8cac <nvm_read_byte>
    2e52:	88 2f       	mov	r24, r24
    2e54:	90 e0       	ldi	r25, 0x00	; 0
    2e56:	8b 83       	std	Y+3, r24	; 0x03
    2e58:	9c 83       	std	Y+4, r25	; 0x04
			temp <<= 8;
    2e5a:	8b 81       	ldd	r24, Y+3	; 0x03
    2e5c:	9c 81       	ldd	r25, Y+4	; 0x04
    2e5e:	98 2f       	mov	r25, r24
    2e60:	88 27       	eor	r24, r24
    2e62:	8b 83       	std	Y+3, r24	; 0x03
    2e64:	9c 83       	std	Y+4, r25	; 0x04
			pOutMsg->DataValue = (nvm_read_byte(NVM_CMD_READ_CALIB_ROW_gc, (offsetof(NVM_PROD_SIGNATURES_t, WAFNUM)))) | temp;
    2e66:	00 91 3f 20 	lds	r16, 0x203F	; 0x80203f <pOutMsg>
    2e6a:	10 91 40 20 	lds	r17, 0x2040	; 0x802040 <pOutMsg+0x1>
    2e6e:	60 e1       	ldi	r22, 0x10	; 16
    2e70:	70 e0       	ldi	r23, 0x00	; 0
    2e72:	82 e0       	ldi	r24, 0x02	; 2
    2e74:	0e 94 56 46 	call	0x8cac	; 0x8cac <nvm_read_byte>
    2e78:	28 2f       	mov	r18, r24
    2e7a:	30 e0       	ldi	r19, 0x00	; 0
    2e7c:	8b 81       	ldd	r24, Y+3	; 0x03
    2e7e:	9c 81       	ldd	r25, Y+4	; 0x04
    2e80:	82 2b       	or	r24, r18
    2e82:	93 2b       	or	r25, r19
    2e84:	f8 01       	movw	r30, r16
    2e86:	82 ab       	std	Z+50, r24	; 0x32
    2e88:	93 ab       	std	Z+51, r25	; 0x33
			ProcessACK();
    2e8a:	0e 94 91 1a 	call	0x3522	; 0x3522 <ProcessACK>
		break;
    2e8e:	57 c0       	rjmp	.+174    	; 0x2f3e <ProcessGETPCODE+0x726>
		
		case ZIRCON_CONFIG_SERIAL_NUM4:
			temp = nvm_read_byte(NVM_CMD_READ_CALIB_ROW_gc, (offsetof(NVM_PROD_SIGNATURES_t, COORDY0)));
    2e90:	64 e1       	ldi	r22, 0x14	; 20
    2e92:	70 e0       	ldi	r23, 0x00	; 0
    2e94:	82 e0       	ldi	r24, 0x02	; 2
    2e96:	0e 94 56 46 	call	0x8cac	; 0x8cac <nvm_read_byte>
    2e9a:	88 2f       	mov	r24, r24
    2e9c:	90 e0       	ldi	r25, 0x00	; 0
    2e9e:	8b 83       	std	Y+3, r24	; 0x03
    2ea0:	9c 83       	std	Y+4, r25	; 0x04
			temp <<= 8;
    2ea2:	8b 81       	ldd	r24, Y+3	; 0x03
    2ea4:	9c 81       	ldd	r25, Y+4	; 0x04
    2ea6:	98 2f       	mov	r25, r24
    2ea8:	88 27       	eor	r24, r24
    2eaa:	8b 83       	std	Y+3, r24	; 0x03
    2eac:	9c 83       	std	Y+4, r25	; 0x04
			pOutMsg->DataValue = (nvm_read_byte(NVM_CMD_READ_CALIB_ROW_gc, (offsetof(NVM_PROD_SIGNATURES_t, COORDX1)))) | temp;
    2eae:	00 91 3f 20 	lds	r16, 0x203F	; 0x80203f <pOutMsg>
    2eb2:	10 91 40 20 	lds	r17, 0x2040	; 0x802040 <pOutMsg+0x1>
    2eb6:	63 e1       	ldi	r22, 0x13	; 19
    2eb8:	70 e0       	ldi	r23, 0x00	; 0
    2eba:	82 e0       	ldi	r24, 0x02	; 2
    2ebc:	0e 94 56 46 	call	0x8cac	; 0x8cac <nvm_read_byte>
    2ec0:	28 2f       	mov	r18, r24
    2ec2:	30 e0       	ldi	r19, 0x00	; 0
    2ec4:	8b 81       	ldd	r24, Y+3	; 0x03
    2ec6:	9c 81       	ldd	r25, Y+4	; 0x04
    2ec8:	82 2b       	or	r24, r18
    2eca:	93 2b       	or	r25, r19
    2ecc:	f8 01       	movw	r30, r16
    2ece:	82 ab       	std	Z+50, r24	; 0x32
    2ed0:	93 ab       	std	Z+51, r25	; 0x33
			ProcessACK();
    2ed2:	0e 94 91 1a 	call	0x3522	; 0x3522 <ProcessACK>
		break;
    2ed6:	33 c0       	rjmp	.+102    	; 0x2f3e <ProcessGETPCODE+0x726>
		
		case ZIRCON_CONFIG_SERIAL_NUM5:
			pOutMsg->DataValue = nvm_read_byte(NVM_CMD_READ_CALIB_ROW_gc, (offsetof(NVM_PROD_SIGNATURES_t, COORDY1)));
    2ed8:	00 91 3f 20 	lds	r16, 0x203F	; 0x80203f <pOutMsg>
    2edc:	10 91 40 20 	lds	r17, 0x2040	; 0x802040 <pOutMsg+0x1>
    2ee0:	65 e1       	ldi	r22, 0x15	; 21
    2ee2:	70 e0       	ldi	r23, 0x00	; 0
    2ee4:	82 e0       	ldi	r24, 0x02	; 2
    2ee6:	0e 94 56 46 	call	0x8cac	; 0x8cac <nvm_read_byte>
    2eea:	88 2f       	mov	r24, r24
    2eec:	90 e0       	ldi	r25, 0x00	; 0
    2eee:	f8 01       	movw	r30, r16
    2ef0:	82 ab       	std	Z+50, r24	; 0x32
    2ef2:	93 ab       	std	Z+51, r25	; 0x33
			ProcessACK();
    2ef4:	0e 94 91 1a 	call	0x3522	; 0x3522 <ProcessACK>
		break;
    2ef8:	22 c0       	rjmp	.+68     	; 0x2f3e <ProcessGETPCODE+0x726>
#endif
#endif
		case	ZIRCON_CONFIG_STATUS:
		pOutMsg->DataValue = buildStatusPayload(PAYLOAD_GET_STATUS);
    2efa:	00 91 3f 20 	lds	r16, 0x203F	; 0x80203f <pOutMsg>
    2efe:	10 91 40 20 	lds	r17, 0x2040	; 0x802040 <pOutMsg+0x1>
    2f02:	80 e0       	ldi	r24, 0x00	; 0
    2f04:	0e 94 9a 2f 	call	0x5f34	; 0x5f34 <buildStatusPayload>
    2f08:	f8 01       	movw	r30, r16
    2f0a:	82 ab       	std	Z+50, r24	; 0x32
    2f0c:	93 ab       	std	Z+51, r25	; 0x33
		ProcessACK();
    2f0e:	0e 94 91 1a 	call	0x3522	; 0x3522 <ProcessACK>
		break;
    2f12:	15 c0       	rjmp	.+42     	; 0x2f3e <ProcessGETPCODE+0x726>

		case	ZIRCON_CONFIG_SOFT_INTERLOCK:
		// Error it is a set Commands
		NakMessage();
    2f14:	0e 94 32 1b 	call	0x3664	; 0x3664 <NakMessage>
		break;
    2f18:	12 c0       	rjmp	.+36     	; 0x2f3e <ProcessGETPCODE+0x726>

		case	ZIRCON_CONFIG_DISABLE_STATUS:
		// Error it is a set Commands
		NakMessage();
    2f1a:	0e 94 32 1b 	call	0x3664	; 0x3664 <NakMessage>
		break;
    2f1e:	0f c0       	rjmp	.+30     	; 0x2f3e <ProcessGETPCODE+0x726>

		case	ZIRCON_CONFIG_ALARM_PING:
		pOutMsg->DataValue = buildStatusPayload(PAYLOAD_GET_ALARM_PING);
    2f20:	00 91 3f 20 	lds	r16, 0x203F	; 0x80203f <pOutMsg>
    2f24:	10 91 40 20 	lds	r17, 0x2040	; 0x802040 <pOutMsg+0x1>
    2f28:	82 e1       	ldi	r24, 0x12	; 18
    2f2a:	0e 94 9a 2f 	call	0x5f34	; 0x5f34 <buildStatusPayload>
    2f2e:	f8 01       	movw	r30, r16
    2f30:	82 ab       	std	Z+50, r24	; 0x32
    2f32:	93 ab       	std	Z+51, r25	; 0x33
		ProcessACK();
    2f34:	0e 94 91 1a 	call	0x3522	; 0x3522 <ProcessACK>
		break;
    2f38:	02 c0       	rjmp	.+4      	; 0x2f3e <ProcessGETPCODE+0x726>
		
		default:	
			// send a nack
			NakMessage();
    2f3a:	0e 94 32 1b 	call	0x3664	; 0x3664 <NakMessage>
	}
}
    2f3e:	00 00       	nop
    2f40:	24 96       	adiw	r28, 0x04	; 4
    2f42:	cd bf       	out	0x3d, r28	; 61
    2f44:	de bf       	out	0x3e, r29	; 62
    2f46:	df 91       	pop	r29
    2f48:	cf 91       	pop	r28
    2f4a:	1f 91       	pop	r17
    2f4c:	0f 91       	pop	r16
    2f4e:	08 95       	ret

00002f50 <ProcessSETPCODE>:
 *  RETURNS: 	Nothing
 *
 *******************************************************************/

void ProcessSETPCODE(void)
{
    2f50:	0f 93       	push	r16
    2f52:	1f 93       	push	r17
    2f54:	cf 93       	push	r28
    2f56:	df 93       	push	r29
    2f58:	cd b7       	in	r28, 0x3d	; 61
    2f5a:	de b7       	in	r29, 0x3e	; 62
    2f5c:	26 97       	sbiw	r28, 0x06	; 6
    2f5e:	cd bf       	out	0x3d, r28	; 61
    2f60:	de bf       	out	0x3e, r29	; 62
	uint16_t calc_crc = 0 ;
    2f62:	1d 82       	std	Y+5, r1	; 0x05
    2f64:	1e 82       	std	Y+6, r1	; 0x06
	//uint16_t iCCode = 0;
	uint16_t iPCode = 0;
    2f66:	1b 82       	std	Y+3, r1	; 0x03
    2f68:	1c 82       	std	Y+4, r1	; 0x04
	uint16_t counterValue = 0;
    2f6a:	19 82       	std	Y+1, r1	; 0x01
    2f6c:	1a 82       	std	Y+2, r1	; 0x02

	//iCCode = pInMsg->CCode;
	iPCode = pInMsg->PCode;
    2f6e:	80 91 41 20 	lds	r24, 0x2041	; 0x802041 <pInMsg>
    2f72:	90 91 42 20 	lds	r25, 0x2042	; 0x802042 <pInMsg+0x1>
    2f76:	fc 01       	movw	r30, r24
    2f78:	86 a5       	ldd	r24, Z+46	; 0x2e
    2f7a:	97 a5       	ldd	r25, Z+47	; 0x2f
    2f7c:	8b 83       	std	Y+3, r24	; 0x03
    2f7e:	9c 83       	std	Y+4, r25	; 0x04

	switch(iPCode)
    2f80:	8b 81       	ldd	r24, Y+3	; 0x03
    2f82:	9c 81       	ldd	r25, Y+4	; 0x04
    2f84:	cc 01       	movw	r24, r24
    2f86:	a0 e0       	ldi	r26, 0x00	; 0
    2f88:	b0 e0       	ldi	r27, 0x00	; 0
    2f8a:	40 e0       	ldi	r20, 0x00	; 0
    2f8c:	5d e3       	ldi	r21, 0x3D	; 61
    2f8e:	2a e2       	ldi	r18, 0x2A	; 42
    2f90:	30 e0       	ldi	r19, 0x00	; 0
    2f92:	84 1b       	sub	r24, r20
    2f94:	95 0b       	sbc	r25, r21
    2f96:	28 17       	cp	r18, r24
    2f98:	39 07       	cpc	r19, r25
    2f9a:	08 f4       	brcc	.+2      	; 0x2f9e <ProcessSETPCODE+0x4e>
    2f9c:	a9 c2       	rjmp	.+1362   	; 0x34f0 <__stack+0x4f1>
    2f9e:	87 5c       	subi	r24, 0xC7	; 199
    2fa0:	9e 4f       	sbci	r25, 0xFE	; 254
    2fa2:	fc 01       	movw	r30, r24
    2fa4:	0c 94 de 50 	jmp	0xa1bc	; 0xa1bc <__tablejump2__>
	{
		case	ZIRCON_CONFIG_TECHID_LOW :
		
			// As of now this has no relevance
			//MAPPED_EEPROM_START
			config_parameters.techid_low =  pInMsg->DataValue ;// assignee the value from data pay lode
    2fa8:	80 91 41 20 	lds	r24, 0x2041	; 0x802041 <pInMsg>
    2fac:	90 91 42 20 	lds	r25, 0x2042	; 0x802042 <pInMsg+0x1>
    2fb0:	fc 01       	movw	r30, r24
    2fb2:	82 a9       	ldd	r24, Z+50	; 0x32
    2fb4:	93 a9       	ldd	r25, Z+51	; 0x33
    2fb6:	80 93 09 26 	sts	0x2609, r24	; 0x802609 <config_parameters>
    2fba:	90 93 0a 26 	sts	0x260A, r25	; 0x80260a <config_parameters+0x1>
			ProcessACK();		
    2fbe:	0e 94 91 1a 	call	0x3522	; 0x3522 <ProcessACK>
		
		break;
    2fc2:	99 c2       	rjmp	.+1330   	; 0x34f6 <__stack+0x4f7>
		case	ZIRCON_CONFIG_TECHID_HIGH:
		
			// As of now this has no relevance
			config_parameters.techid_high = pInMsg->DataValue  ;// assignee the value from data pay lode
    2fc4:	80 91 41 20 	lds	r24, 0x2041	; 0x802041 <pInMsg>
    2fc8:	90 91 42 20 	lds	r25, 0x2042	; 0x802042 <pInMsg+0x1>
    2fcc:	fc 01       	movw	r30, r24
    2fce:	82 a9       	ldd	r24, Z+50	; 0x32
    2fd0:	93 a9       	ldd	r25, Z+51	; 0x33
    2fd2:	80 93 0b 26 	sts	0x260B, r24	; 0x80260b <config_parameters+0x2>
    2fd6:	90 93 0c 26 	sts	0x260C, r25	; 0x80260c <config_parameters+0x3>
			ProcessACK();
    2fda:	0e 94 91 1a 	call	0x3522	; 0x3522 <ProcessACK>

		break;
    2fde:	8b c2       	rjmp	.+1302   	; 0x34f6 <__stack+0x4f7>
		case	ZIRCON_CONFIG_INTLK_DURATION:

			// 2 bytes
			config_parameters.intlk_duration = pInMsg->DataValue;			
    2fe0:	80 91 41 20 	lds	r24, 0x2041	; 0x802041 <pInMsg>
    2fe4:	90 91 42 20 	lds	r25, 0x2042	; 0x802042 <pInMsg+0x1>
    2fe8:	fc 01       	movw	r30, r24
    2fea:	82 a9       	ldd	r24, Z+50	; 0x32
    2fec:	93 a9       	ldd	r25, Z+51	; 0x33
    2fee:	80 93 0d 26 	sts	0x260D, r24	; 0x80260d <config_parameters+0x4>
    2ff2:	90 93 0e 26 	sts	0x260E, r25	; 0x80260e <config_parameters+0x5>
			nvm_eeprom_erase_and_write_buffer(EEPROM_ZIRCON_CONFIG_INTLK_DURATION, &config_parameters.intlk_duration, 2);// Write 2 byte  data to EEPROM
    2ff6:	42 e0       	ldi	r20, 0x02	; 2
    2ff8:	50 e0       	ldi	r21, 0x00	; 0
    2ffa:	6d e0       	ldi	r22, 0x0D	; 13
    2ffc:	76 e2       	ldi	r23, 0x26	; 38
    2ffe:	82 e0       	ldi	r24, 0x02	; 2
    3000:	90 e0       	ldi	r25, 0x00	; 0
    3002:	0e 94 ca 39 	call	0x7394	; 0x7394 <nvm_eeprom_erase_and_write_buffer>
			ProcessACK();
    3006:	0e 94 91 1a 	call	0x3522	; 0x3522 <ProcessACK>

		break;
    300a:	75 c2       	rjmp	.+1258   	; 0x34f6 <__stack+0x4f7>
		case	ZIRCON_CONFIG_TAGBAND:

			config_parameters.deact_tagband = pInMsg->DataValue;
    300c:	80 91 41 20 	lds	r24, 0x2041	; 0x802041 <pInMsg>
    3010:	90 91 42 20 	lds	r25, 0x2042	; 0x802042 <pInMsg+0x1>
    3014:	fc 01       	movw	r30, r24
    3016:	82 a9       	ldd	r24, Z+50	; 0x32
    3018:	93 a9       	ldd	r25, Z+51	; 0x33
    301a:	80 93 0f 26 	sts	0x260F, r24	; 0x80260f <config_parameters+0x6>
    301e:	90 93 10 26 	sts	0x2610, r25	; 0x802610 <config_parameters+0x7>
			nvm_eeprom_erase_and_write_buffer(EEPROM_ZIRCON_CONFIG_TAGBAND, &config_parameters.deact_tagband, 2);// Write 2 byte  data to EEPROM
    3022:	42 e0       	ldi	r20, 0x02	; 2
    3024:	50 e0       	ldi	r21, 0x00	; 0
    3026:	6f e0       	ldi	r22, 0x0F	; 15
    3028:	76 e2       	ldi	r23, 0x26	; 38
    302a:	84 e0       	ldi	r24, 0x04	; 4
    302c:	90 e0       	ldi	r25, 0x00	; 0
    302e:	0e 94 ca 39 	call	0x7394	; 0x7394 <nvm_eeprom_erase_and_write_buffer>
			ProcessACK();
    3032:	0e 94 91 1a 	call	0x3522	; 0x3522 <ProcessACK>

		break;
    3036:	5f c2       	rjmp	.+1214   	; 0x34f6 <__stack+0x4f7>
		case	ZIRCON_CONFIG_ENABLE_TX2:

			config_parameters.enable_tx_2 =  pInMsg->DataValue;
    3038:	80 91 41 20 	lds	r24, 0x2041	; 0x802041 <pInMsg>
    303c:	90 91 42 20 	lds	r25, 0x2042	; 0x802042 <pInMsg+0x1>
    3040:	fc 01       	movw	r30, r24
    3042:	82 a9       	ldd	r24, Z+50	; 0x32
    3044:	93 a9       	ldd	r25, Z+51	; 0x33
    3046:	80 93 11 26 	sts	0x2611, r24	; 0x802611 <config_parameters+0x8>
    304a:	90 93 12 26 	sts	0x2612, r25	; 0x802612 <config_parameters+0x9>
			nvm_eeprom_erase_and_write_buffer(EEPROM_ZIRCON_CONFIG_ENABLE_TX2, &config_parameters.enable_tx_2, 2);// Write 2 byte  data to EEPROM
    304e:	42 e0       	ldi	r20, 0x02	; 2
    3050:	50 e0       	ldi	r21, 0x00	; 0
    3052:	61 e1       	ldi	r22, 0x11	; 17
    3054:	76 e2       	ldi	r23, 0x26	; 38
    3056:	86 e0       	ldi	r24, 0x06	; 6
    3058:	90 e0       	ldi	r25, 0x00	; 0
    305a:	0e 94 ca 39 	call	0x7394	; 0x7394 <nvm_eeprom_erase_and_write_buffer>
			ProcessACK();
    305e:	0e 94 91 1a 	call	0x3522	; 0x3522 <ProcessACK>

		break;
    3062:	49 c2       	rjmp	.+1170   	; 0x34f6 <__stack+0x4f7>
		case	ZIRCON_CONFIG_ANT_TUNE_RELAYS:

			config_parameters.ant_tune_relays = pInMsg->DataValue;
    3064:	80 91 41 20 	lds	r24, 0x2041	; 0x802041 <pInMsg>
    3068:	90 91 42 20 	lds	r25, 0x2042	; 0x802042 <pInMsg+0x1>
    306c:	fc 01       	movw	r30, r24
    306e:	82 a9       	ldd	r24, Z+50	; 0x32
    3070:	93 a9       	ldd	r25, Z+51	; 0x33
    3072:	80 93 13 26 	sts	0x2613, r24	; 0x802613 <config_parameters+0xa>
    3076:	90 93 14 26 	sts	0x2614, r25	; 0x802614 <config_parameters+0xb>
			nvm_eeprom_erase_and_write_buffer(EEPROM_ZIRCON_CONFIG_ANT_TUNE_RELAYS, &config_parameters.ant_tune_relays, 2);// Write 2 byte  data to EEPROM
    307a:	42 e0       	ldi	r20, 0x02	; 2
    307c:	50 e0       	ldi	r21, 0x00	; 0
    307e:	63 e1       	ldi	r22, 0x13	; 19
    3080:	76 e2       	ldi	r23, 0x26	; 38
    3082:	88 e0       	ldi	r24, 0x08	; 8
    3084:	90 e0       	ldi	r25, 0x00	; 0
    3086:	0e 94 ca 39 	call	0x7394	; 0x7394 <nvm_eeprom_erase_and_write_buffer>
			ProcessACK();
    308a:	0e 94 91 1a 	call	0x3522	; 0x3522 <ProcessACK>

		break;
    308e:	33 c2       	rjmp	.+1126   	; 0x34f6 <__stack+0x4f7>
		case	ZIRCON_CONFIG_ANT_TUNE_CURRENT:
			NakMessage();
    3090:	0e 94 32 1b 	call	0x3664	; 0x3664 <NakMessage>
		break;
    3094:	30 c2       	rjmp	.+1120   	; 0x34f6 <__stack+0x4f7>
		case	ZIRCON_CONFIG_ANT_FAULT:

			// Changed from ZIRCON_CONFIG_ANT_TUNE_OVERRIDE to ZIRCON_CONFIG_ANT_FAULT
			// Error
			NakMessage();
    3096:	0e 94 32 1b 	call	0x3664	; 0x3664 <NakMessage>

		break;
    309a:	2d c2       	rjmp	.+1114   	; 0x34f6 <__stack+0x4f7>
		case	ZIRCON_CONFIG_ANT_TUNE_MISTUNE_IND:
			// Error
			NakMessage();
    309c:	0e 94 32 1b 	call	0x3664	; 0x3664 <NakMessage>

		break;
    30a0:	2a c2       	rjmp	.+1108   	; 0x34f6 <__stack+0x4f7>
		case	ZIRCON_CONFIG_ANT_TUNE_ONPOWERUP:

			config_parameters.ant_tune_onpowerup =  pInMsg->DataValue;
    30a2:	80 91 41 20 	lds	r24, 0x2041	; 0x802041 <pInMsg>
    30a6:	90 91 42 20 	lds	r25, 0x2042	; 0x802042 <pInMsg+0x1>
    30aa:	fc 01       	movw	r30, r24
    30ac:	82 a9       	ldd	r24, Z+50	; 0x32
    30ae:	93 a9       	ldd	r25, Z+51	; 0x33
    30b0:	80 93 1b 26 	sts	0x261B, r24	; 0x80261b <config_parameters+0x12>
    30b4:	90 93 1c 26 	sts	0x261C, r25	; 0x80261c <config_parameters+0x13>
			nvm_eeprom_erase_and_write_buffer(EEPROM_ZIRCON_CONFIG_ANT_TUNE_ONPOWERUP, &config_parameters.ant_tune_onpowerup, 2);// Write 2 byte  data to EEPROM
    30b8:	42 e0       	ldi	r20, 0x02	; 2
    30ba:	50 e0       	ldi	r21, 0x00	; 0
    30bc:	6b e1       	ldi	r22, 0x1B	; 27
    30be:	76 e2       	ldi	r23, 0x26	; 38
    30c0:	8c e0       	ldi	r24, 0x0C	; 12
    30c2:	90 e0       	ldi	r25, 0x00	; 0
    30c4:	0e 94 ca 39 	call	0x7394	; 0x7394 <nvm_eeprom_erase_and_write_buffer>
			ProcessACK();
    30c8:	0e 94 91 1a 	call	0x3522	; 0x3522 <ProcessACK>

		break;
    30cc:	14 c2       	rjmp	.+1064   	; 0x34f6 <__stack+0x4f7>
		case	ZIRCON_CONFIG_FRAME_RATE:

			config_parameters.deact_frame_rate = pInMsg->DataValue;
    30ce:	80 91 41 20 	lds	r24, 0x2041	; 0x802041 <pInMsg>
    30d2:	90 91 42 20 	lds	r25, 0x2042	; 0x802042 <pInMsg+0x1>
    30d6:	fc 01       	movw	r30, r24
    30d8:	82 a9       	ldd	r24, Z+50	; 0x32
    30da:	93 a9       	ldd	r25, Z+51	; 0x33
    30dc:	80 93 1d 26 	sts	0x261D, r24	; 0x80261d <config_parameters+0x14>
    30e0:	90 93 1e 26 	sts	0x261E, r25	; 0x80261e <config_parameters+0x15>
			nvm_eeprom_erase_and_write_buffer(EEPROM_ZIRCON_CONFIG_FRAME_RATE, &config_parameters.deact_frame_rate, 2);// Write 2 byte  data to EEPROM
    30e4:	42 e0       	ldi	r20, 0x02	; 2
    30e6:	50 e0       	ldi	r21, 0x00	; 0
    30e8:	6d e1       	ldi	r22, 0x1D	; 29
    30ea:	76 e2       	ldi	r23, 0x26	; 38
    30ec:	8e e0       	ldi	r24, 0x0E	; 14
    30ee:	90 e0       	ldi	r25, 0x00	; 0
    30f0:	0e 94 ca 39 	call	0x7394	; 0x7394 <nvm_eeprom_erase_and_write_buffer>
			ProcessACK();
    30f4:	0e 94 91 1a 	call	0x3522	; 0x3522 <ProcessACK>

		break;
    30f8:	fe c1       	rjmp	.+1020   	; 0x34f6 <__stack+0x4f7>
		case	ZIRCON_CONFIG_HI_POWER:

			config_parameters.config_hi_power =  pInMsg->DataValue;
    30fa:	80 91 41 20 	lds	r24, 0x2041	; 0x802041 <pInMsg>
    30fe:	90 91 42 20 	lds	r25, 0x2042	; 0x802042 <pInMsg+0x1>
    3102:	fc 01       	movw	r30, r24
    3104:	82 a9       	ldd	r24, Z+50	; 0x32
    3106:	93 a9       	ldd	r25, Z+51	; 0x33
    3108:	80 93 37 26 	sts	0x2637, r24	; 0x802637 <config_parameters+0x2e>
    310c:	90 93 38 26 	sts	0x2638, r25	; 0x802638 <config_parameters+0x2f>
			nvm_eeprom_erase_and_write_buffer(EEPROM_ZIRCON_CONFIG_HI_POWER, &config_parameters.config_hi_power, 2);// Write 2 byte  data to EEPROM
    3110:	42 e0       	ldi	r20, 0x02	; 2
    3112:	50 e0       	ldi	r21, 0x00	; 0
    3114:	67 e3       	ldi	r22, 0x37	; 55
    3116:	76 e2       	ldi	r23, 0x26	; 38
    3118:	80 e1       	ldi	r24, 0x10	; 16
    311a:	90 e0       	ldi	r25, 0x00	; 0
    311c:	0e 94 ca 39 	call	0x7394	; 0x7394 <nvm_eeprom_erase_and_write_buffer>
			ProcessACK();
    3120:	0e 94 91 1a 	call	0x3522	; 0x3522 <ProcessACK>

		break;
    3124:	e8 c1       	rjmp	.+976    	; 0x34f6 <__stack+0x4f7>
		case	ZIRCON_CONFIG_LO_POWER:

		config_parameters.config_lo_power =  pInMsg->DataValue;
    3126:	80 91 41 20 	lds	r24, 0x2041	; 0x802041 <pInMsg>
    312a:	90 91 42 20 	lds	r25, 0x2042	; 0x802042 <pInMsg+0x1>
    312e:	fc 01       	movw	r30, r24
    3130:	82 a9       	ldd	r24, Z+50	; 0x32
    3132:	93 a9       	ldd	r25, Z+51	; 0x33
    3134:	80 93 39 26 	sts	0x2639, r24	; 0x802639 <config_parameters+0x30>
    3138:	90 93 3a 26 	sts	0x263A, r25	; 0x80263a <config_parameters+0x31>
		nvm_eeprom_erase_and_write_buffer(EEPROM_ZIRCON_CONFIG_LO_POWER, &config_parameters.config_lo_power, 2);// Write 2 byte  data to EEPROM
    313c:	42 e0       	ldi	r20, 0x02	; 2
    313e:	50 e0       	ldi	r21, 0x00	; 0
    3140:	69 e3       	ldi	r22, 0x39	; 57
    3142:	76 e2       	ldi	r23, 0x26	; 38
    3144:	82 e2       	ldi	r24, 0x22	; 34
    3146:	90 e0       	ldi	r25, 0x00	; 0
    3148:	0e 94 ca 39 	call	0x7394	; 0x7394 <nvm_eeprom_erase_and_write_buffer>
			ProcessACK();
    314c:	0e 94 91 1a 	call	0x3522	; 0x3522 <ProcessACK>

		break;
    3150:	d2 c1       	rjmp	.+932    	; 0x34f6 <__stack+0x4f7>
		case	ZIRCON_CONFIG_TAG_RATE:
			
			config_parameters.tag_rate =  pInMsg->DataValue;
    3152:	80 91 41 20 	lds	r24, 0x2041	; 0x802041 <pInMsg>
    3156:	90 91 42 20 	lds	r25, 0x2042	; 0x802042 <pInMsg+0x1>
    315a:	fc 01       	movw	r30, r24
    315c:	82 a9       	ldd	r24, Z+50	; 0x32
    315e:	93 a9       	ldd	r25, Z+51	; 0x33
    3160:	80 93 21 26 	sts	0x2621, r24	; 0x802621 <config_parameters+0x18>
    3164:	90 93 22 26 	sts	0x2622, r25	; 0x802622 <config_parameters+0x19>
			nvm_eeprom_erase_and_write_buffer(EEPROM_ZIRCON_CONFIG_TAG_RATE, &config_parameters.tag_rate, 2);// Write 2 byte  data to EEPROM
    3168:	42 e0       	ldi	r20, 0x02	; 2
    316a:	50 e0       	ldi	r21, 0x00	; 0
    316c:	61 e2       	ldi	r22, 0x21	; 33
    316e:	76 e2       	ldi	r23, 0x26	; 38
    3170:	82 e1       	ldi	r24, 0x12	; 18
    3172:	90 e0       	ldi	r25, 0x00	; 0
    3174:	0e 94 ca 39 	call	0x7394	; 0x7394 <nvm_eeprom_erase_and_write_buffer>
			ProcessACK();
    3178:	0e 94 91 1a 	call	0x3522	; 0x3522 <ProcessACK>
			
		break;
    317c:	bc c1       	rjmp	.+888    	; 0x34f6 <__stack+0x4f7>
		case	ZIRCON_CONFIG_RESET:

			config_parameters.config_reset_condition = pInMsg->DataValue;
    317e:	80 91 41 20 	lds	r24, 0x2041	; 0x802041 <pInMsg>
    3182:	90 91 42 20 	lds	r25, 0x2042	; 0x802042 <pInMsg+0x1>
    3186:	fc 01       	movw	r30, r24
    3188:	82 a9       	ldd	r24, Z+50	; 0x32
    318a:	93 a9       	ldd	r25, Z+51	; 0x33
    318c:	80 93 35 26 	sts	0x2635, r24	; 0x802635 <config_parameters+0x2c>
    3190:	90 93 36 26 	sts	0x2636, r25	; 0x802636 <config_parameters+0x2d>
			ProcessACK();
    3194:	0e 94 91 1a 	call	0x3522	; 0x3522 <ProcessACK>
			
			if( RESET_SUPPRESS_AUTOTUNE == config_parameters.config_reset_condition )
    3198:	80 91 35 26 	lds	r24, 0x2635	; 0x802635 <config_parameters+0x2c>
    319c:	90 91 36 26 	lds	r25, 0x2636	; 0x802636 <config_parameters+0x2d>
    31a0:	01 97       	sbiw	r24, 0x01	; 1
    31a2:	b1 f4       	brne	.+44     	; 0x31d0 <__stack+0x1d1>
			{
				nvm_eeprom_erase_and_write_buffer(EEPROM_ZIRCON_CONFIG_RESET_CONDITION, &config_parameters.config_reset_condition, 2);// Write 2 byte  data to EEPROM
    31a4:	42 e0       	ldi	r20, 0x02	; 2
    31a6:	50 e0       	ldi	r21, 0x00	; 0
    31a8:	65 e3       	ldi	r22, 0x35	; 53
    31aa:	76 e2       	ldi	r23, 0x26	; 38
    31ac:	8e e1       	ldi	r24, 0x1E	; 30
    31ae:	90 e0       	ldi	r25, 0x00	; 0
    31b0:	0e 94 ca 39 	call	0x7394	; 0x7394 <nvm_eeprom_erase_and_write_buffer>
				// calculate the new crc value
				calc_crc =  calculateCrcEeprom();
    31b4:	0e 94 47 20 	call	0x408e	; 0x408e <calculateCrcEeprom>
    31b8:	8d 83       	std	Y+5, r24	; 0x05
    31ba:	9e 83       	std	Y+6, r25	; 0x06
				// write it back
				nvm_eeprom_erase_and_write_buffer(EEPROM_ZIRCON_CONFIG_CRC, &calc_crc, 2);// EEPROM_ZIRCON_CONFIG_CRC, &eeprom_crc, 2
    31bc:	ce 01       	movw	r24, r28
    31be:	05 96       	adiw	r24, 0x05	; 5
    31c0:	42 e0       	ldi	r20, 0x02	; 2
    31c2:	50 e0       	ldi	r21, 0x00	; 0
    31c4:	bc 01       	movw	r22, r24
    31c6:	80 e0       	ldi	r24, 0x00	; 0
    31c8:	90 e0       	ldi	r25, 0x00	; 0
    31ca:	0e 94 ca 39 	call	0x7394	; 0x7394 <nvm_eeprom_erase_and_write_buffer>
    31ce:	3e c0       	rjmp	.+124    	; 0x324c <__stack+0x24d>
				
			} else if( RESET_WITH_DELAY == config_parameters.config_reset_condition )
    31d0:	80 91 35 26 	lds	r24, 0x2635	; 0x802635 <config_parameters+0x2c>
    31d4:	90 91 36 26 	lds	r25, 0x2636	; 0x802636 <config_parameters+0x2d>
    31d8:	04 97       	sbiw	r24, 0x04	; 4
    31da:	c1 f5       	brne	.+112    	; 0x324c <__stack+0x24d>
			{
				do
				{
					// Wait until RTC is not busy.
				} while ( INTERLOCK_TIMER.STATUS & RTC_SYNCBUSY_bm );
    31dc:	80 e0       	ldi	r24, 0x00	; 0
    31de:	94 e0       	ldi	r25, 0x04	; 4
    31e0:	fc 01       	movw	r30, r24
    31e2:	81 81       	ldd	r24, Z+1	; 0x01
    31e4:	88 2f       	mov	r24, r24
    31e6:	90 e0       	ldi	r25, 0x00	; 0
    31e8:	81 70       	andi	r24, 0x01	; 1
    31ea:	99 27       	eor	r25, r25
    31ec:	89 2b       	or	r24, r25
    31ee:	b1 f7       	brne	.-20     	; 0x31dc <__stack+0x1dd>
				rtc_interlock_timer_stop();
    31f0:	0e 94 1d 46 	call	0x8c3a	; 0x8c3a <rtc_interlock_timer_stop>
				do
				{
					// Wait until RTC is not busy.
				} while ( INTERLOCK_TIMER.STATUS & RTC_SYNCBUSY_bm );
    31f4:	80 e0       	ldi	r24, 0x00	; 0
    31f6:	94 e0       	ldi	r25, 0x04	; 4
    31f8:	fc 01       	movw	r30, r24
    31fa:	81 81       	ldd	r24, Z+1	; 0x01
    31fc:	88 2f       	mov	r24, r24
    31fe:	90 e0       	ldi	r25, 0x00	; 0
    3200:	81 70       	andi	r24, 0x01	; 1
    3202:	99 27       	eor	r25, r25
    3204:	89 2b       	or	r24, r25
    3206:	b1 f7       	brne	.-20     	; 0x31f4 <__stack+0x1f5>
				rtc_interlock_timer_init(DMS_PERIOD , RTC_PRESCALER_DIV1024_gc, DMS_RTC_USAGE);
    3208:	41 e0       	ldi	r20, 0x01	; 1
    320a:	67 e0       	ldi	r22, 0x07	; 7
    320c:	8f ef       	ldi	r24, 0xFF	; 255
    320e:	9f ef       	ldi	r25, 0xFF	; 255
    3210:	0e 94 d8 45 	call	0x8bb0	; 0x8bb0 <rtc_interlock_timer_init>
				do
				{
					// Wait until RTC is not busy.
				} while ( INTERLOCK_TIMER.STATUS & RTC_SYNCBUSY_bm );
    3214:	80 e0       	ldi	r24, 0x00	; 0
    3216:	94 e0       	ldi	r25, 0x04	; 4
    3218:	fc 01       	movw	r30, r24
    321a:	81 81       	ldd	r24, Z+1	; 0x01
    321c:	88 2f       	mov	r24, r24
    321e:	90 e0       	ldi	r25, 0x00	; 0
    3220:	81 70       	andi	r24, 0x01	; 1
    3222:	99 27       	eor	r25, r25
    3224:	89 2b       	or	r24, r25
    3226:	b1 f7       	brne	.-20     	; 0x3214 <__stack+0x215>
				rtc_interlock_timer_start();
    3228:	0e 94 05 46 	call	0x8c0a	; 0x8c0a <rtc_interlock_timer_start>
				counterValue = 0;
    322c:	19 82       	std	Y+1, r1	; 0x01
    322e:	1a 82       	std	Y+2, r1	; 0x02
				while ( counterValue < DMS_RESET_TIMEOUT )
    3230:	08 c0       	rjmp	.+16     	; 0x3242 <__stack+0x243>
				{
					counterValue = INTERLOCK_TIMER.CNT;
    3232:	80 e0       	ldi	r24, 0x00	; 0
    3234:	94 e0       	ldi	r25, 0x04	; 4
    3236:	fc 01       	movw	r30, r24
    3238:	80 85       	ldd	r24, Z+8	; 0x08
    323a:	91 85       	ldd	r25, Z+9	; 0x09
    323c:	89 83       	std	Y+1, r24	; 0x01
    323e:	9a 83       	std	Y+2, r25	; 0x02
#if ENABLE_WD_TICKLE
					WDT_Reset();
    3240:	a8 95       	wdr
				{
					// Wait until RTC is not busy.
				} while ( INTERLOCK_TIMER.STATUS & RTC_SYNCBUSY_bm );
				rtc_interlock_timer_start();
				counterValue = 0;
				while ( counterValue < DMS_RESET_TIMEOUT )
    3242:	89 81       	ldd	r24, Y+1	; 0x01
    3244:	9a 81       	ldd	r25, Y+2	; 0x02
    3246:	8a 3f       	cpi	r24, 0xFA	; 250
    3248:	91 05       	cpc	r25, r1
    324a:	98 f3       	brcs	.-26     	; 0x3232 <__stack+0x233>
					WDT_Reset();
#endif
				}
			}
			//ProcessACK();
			bAborted = DMS_DISCONNECT_INDICATION_RESET;
    324c:	81 e0       	ldi	r24, 0x01	; 1
    324e:	80 93 d4 25 	sts	0x25D4, r24	; 0x8025d4 <bAborted>
				
		break;
    3252:	51 c1       	rjmp	.+674    	; 0x34f6 <__stack+0x4f7>
		case	ZIRCON_CONFIG_INTERLOCK:

#if INTERLOCK_CHOICE
			NakMessage();			
#else						
			config_parameters.intlk_enable =  pInMsg->DataValue;
    3254:	80 91 41 20 	lds	r24, 0x2041	; 0x802041 <pInMsg>
    3258:	90 91 42 20 	lds	r25, 0x2042	; 0x802042 <pInMsg+0x1>
    325c:	fc 01       	movw	r30, r24
    325e:	82 a9       	ldd	r24, Z+50	; 0x32
    3260:	93 a9       	ldd	r25, Z+51	; 0x33
    3262:	80 93 23 26 	sts	0x2623, r24	; 0x802623 <config_parameters+0x1a>
    3266:	90 93 24 26 	sts	0x2624, r25	; 0x802624 <config_parameters+0x1b>
			nvm_eeprom_erase_and_write_buffer(EEPROM_ZIRCON_CONFIG_INTERLOCK, &config_parameters.intlk_enable, 2);// Write 2 byte  data to EEPROM
    326a:	42 e0       	ldi	r20, 0x02	; 2
    326c:	50 e0       	ldi	r21, 0x00	; 0
    326e:	63 e2       	ldi	r22, 0x23	; 35
    3270:	76 e2       	ldi	r23, 0x26	; 38
    3272:	80 e2       	ldi	r24, 0x20	; 32
    3274:	90 e0       	ldi	r25, 0x00	; 0
    3276:	0e 94 ca 39 	call	0x7394	; 0x7394 <nvm_eeprom_erase_and_write_buffer>
			ProcessACK();
    327a:	0e 94 91 1a 	call	0x3522	; 0x3522 <ProcessACK>
#endif

		break;
    327e:	3b c1       	rjmp	.+630    	; 0x34f6 <__stack+0x4f7>
		case	ZIRCON_CONFIG_MODE_IND:

			NakMessage();
    3280:	0e 94 32 1b 	call	0x3664	; 0x3664 <NakMessage>

		break;
    3284:	38 c1       	rjmp	.+624    	; 0x34f6 <__stack+0x4f7>
		case	ZIRCON_CONFIG_HI_LO_IND:

			NakMessage();
    3286:	0e 94 32 1b 	call	0x3664	; 0x3664 <NakMessage>

		break;
    328a:	35 c1       	rjmp	.+618    	; 0x34f6 <__stack+0x4f7>
		// power cycle this feature becomes disabled. The first time this
		// set a flag is set in eeprom to allow the feature after the first
		// reset.
		case	ZIRCON_CONFIG_NIGHTSAVE:  // EvolveStore

			config_parameters.nightsave =  pInMsg->DataValue;
    328c:	80 91 41 20 	lds	r24, 0x2041	; 0x802041 <pInMsg>
    3290:	90 91 42 20 	lds	r25, 0x2042	; 0x802042 <pInMsg+0x1>
    3294:	fc 01       	movw	r30, r24
    3296:	82 a9       	ldd	r24, Z+50	; 0x32
    3298:	93 a9       	ldd	r25, Z+51	; 0x33
    329a:	80 93 29 26 	sts	0x2629, r24	; 0x802629 <config_parameters+0x20>
    329e:	90 93 2a 26 	sts	0x262A, r25	; 0x80262a <config_parameters+0x21>
			if(config_parameters.nightsave)
    32a2:	80 91 29 26 	lds	r24, 0x2629	; 0x802629 <config_parameters+0x20>
    32a6:	90 91 2a 26 	lds	r25, 0x262A	; 0x80262a <config_parameters+0x21>
    32aa:	89 2b       	or	r24, r25
    32ac:	31 f0       	breq	.+12     	; 0x32ba <__stack+0x2bb>
			{
				nvm_eeprom_write_byte(EEPROM_ZIRCON_NIGHTSAVE, 0x01);
    32ae:	61 e0       	ldi	r22, 0x01	; 1
    32b0:	84 e3       	ldi	r24, 0x34	; 52
    32b2:	90 e0       	ldi	r25, 0x00	; 0
    32b4:	0e 94 90 39 	call	0x7320	; 0x7320 <nvm_eeprom_write_byte>
    32b8:	05 c0       	rjmp	.+10     	; 0x32c4 <__stack+0x2c5>
			}
			else
			{
				nvm_eeprom_write_byte(EEPROM_ZIRCON_NIGHTSAVE, 0xff);
    32ba:	6f ef       	ldi	r22, 0xFF	; 255
    32bc:	84 e3       	ldi	r24, 0x34	; 52
    32be:	90 e0       	ldi	r25, 0x00	; 0
    32c0:	0e 94 90 39 	call	0x7320	; 0x7320 <nvm_eeprom_write_byte>
			}

			ProcessACK();
    32c4:	0e 94 91 1a 	call	0x3522	; 0x3522 <ProcessACK>

		break;
    32c8:	16 c1       	rjmp	.+556    	; 0x34f6 <__stack+0x4f7>

		case	ZIRCON_CONFIG_PING:
		
			// No parameters needed just a command
			//Error
			NakMessage();
    32ca:	0e 94 32 1b 	call	0x3664	; 0x3664 <NakMessage>

		break;
    32ce:	13 c1       	rjmp	.+550    	; 0x34f6 <__stack+0x4f7>
			//nvm_eeprom_write_byte(, uint8_t value);
//		break;
		case	ZIRCON_CONFIG_DEFAULT:
		
			// Just a command no parameters needed
			nvm_eeprom_write_byte(EEPROM_ZIRCON_RESET_STORE, 0xFF);
    32d0:	6f ef       	ldi	r22, 0xFF	; 255
    32d2:	82 e3       	ldi	r24, 0x32	; 50
    32d4:	90 e0       	ldi	r25, 0x00	; 0
    32d6:	0e 94 90 39 	call	0x7320	; 0x7320 <nvm_eeprom_write_byte>
			setDefaultValues();
    32da:	0e 94 60 46 	call	0x8cc0	; 0x8cc0 <setDefaultValues>
			ProcessACK();
    32de:	0e 94 91 1a 	call	0x3522	; 0x3522 <ProcessACK>

		break;
    32e2:	09 c1       	rjmp	.+530    	; 0x34f6 <__stack+0x4f7>
		case	ZIRCON_CONFIG_GPI:

			config_parameters.config_gpi = pInMsg->DataValue;
    32e4:	80 91 41 20 	lds	r24, 0x2041	; 0x802041 <pInMsg>
    32e8:	90 91 42 20 	lds	r25, 0x2042	; 0x802042 <pInMsg+0x1>
    32ec:	fc 01       	movw	r30, r24
    32ee:	82 a9       	ldd	r24, Z+50	; 0x32
    32f0:	93 a9       	ldd	r25, Z+51	; 0x33
    32f2:	80 93 2b 26 	sts	0x262B, r24	; 0x80262b <config_parameters+0x22>
    32f6:	90 93 2c 26 	sts	0x262C, r25	; 0x80262c <config_parameters+0x23>
			nvm_eeprom_erase_and_write_buffer(EEPROM_ZIRCON_CONFIG_GPI, &config_parameters.config_gpi, 2);// Write 2 byte  data to EEPROM
    32fa:	42 e0       	ldi	r20, 0x02	; 2
    32fc:	50 e0       	ldi	r21, 0x00	; 0
    32fe:	6b e2       	ldi	r22, 0x2B	; 43
    3300:	76 e2       	ldi	r23, 0x26	; 38
    3302:	84 e1       	ldi	r24, 0x14	; 20
    3304:	90 e0       	ldi	r25, 0x00	; 0
    3306:	0e 94 ca 39 	call	0x7394	; 0x7394 <nvm_eeprom_erase_and_write_buffer>
			//bAborted = 1; // for testing GPI and GPO functionality could have a value of 3
			ProcessACK();
    330a:	0e 94 91 1a 	call	0x3522	; 0x3522 <ProcessACK>

		break;
    330e:	f3 c0       	rjmp	.+486    	; 0x34f6 <__stack+0x4f7>
		case	ZIRCON_CONFIG_GPO:

			config_parameters.config_gpo =  pInMsg->DataValue;
    3310:	80 91 41 20 	lds	r24, 0x2041	; 0x802041 <pInMsg>
    3314:	90 91 42 20 	lds	r25, 0x2042	; 0x802042 <pInMsg+0x1>
    3318:	fc 01       	movw	r30, r24
    331a:	82 a9       	ldd	r24, Z+50	; 0x32
    331c:	93 a9       	ldd	r25, Z+51	; 0x33
    331e:	80 93 2d 26 	sts	0x262D, r24	; 0x80262d <config_parameters+0x24>
    3322:	90 93 2e 26 	sts	0x262E, r25	; 0x80262e <config_parameters+0x25>
			nvm_eeprom_erase_and_write_buffer(EEPROM_ZIRCON_CONFIG_GPO, &config_parameters.config_gpo, 2);// Write 2 byte  data to EEPROM
    3326:	42 e0       	ldi	r20, 0x02	; 2
    3328:	50 e0       	ldi	r21, 0x00	; 0
    332a:	6d e2       	ldi	r22, 0x2D	; 45
    332c:	76 e2       	ldi	r23, 0x26	; 38
    332e:	86 e1       	ldi	r24, 0x16	; 22
    3330:	90 e0       	ldi	r25, 0x00	; 0
    3332:	0e 94 ca 39 	call	0x7394	; 0x7394 <nvm_eeprom_erase_and_write_buffer>
			//bAborted = 1; // for testing GPI and GPO functionality could have a value of 3
			ProcessACK();
    3336:	0e 94 91 1a 	call	0x3522	; 0x3522 <ProcessACK>

		break;
    333a:	dd c0       	rjmp	.+442    	; 0x34f6 <__stack+0x4f7>
		case	ZIRCON_CONFIG_PRI_HOLDOFF:

			config_parameters.config_pri_hold_off =  pInMsg->DataValue;
    333c:	80 91 41 20 	lds	r24, 0x2041	; 0x802041 <pInMsg>
    3340:	90 91 42 20 	lds	r25, 0x2042	; 0x802042 <pInMsg+0x1>
    3344:	fc 01       	movw	r30, r24
    3346:	82 a9       	ldd	r24, Z+50	; 0x32
    3348:	93 a9       	ldd	r25, Z+51	; 0x33
    334a:	80 93 2f 26 	sts	0x262F, r24	; 0x80262f <config_parameters+0x26>
    334e:	90 93 30 26 	sts	0x2630, r25	; 0x802630 <config_parameters+0x27>
			nvm_eeprom_erase_and_write_buffer(EEPROM_ZIRCON_CONFIG_PRI_HOLDOFF, &config_parameters.config_pri_hold_off, 2);// Write 2 byte  data to EEPROM
    3352:	42 e0       	ldi	r20, 0x02	; 2
    3354:	50 e0       	ldi	r21, 0x00	; 0
    3356:	6f e2       	ldi	r22, 0x2F	; 47
    3358:	76 e2       	ldi	r23, 0x26	; 38
    335a:	88 e1       	ldi	r24, 0x18	; 24
    335c:	90 e0       	ldi	r25, 0x00	; 0
    335e:	0e 94 ca 39 	call	0x7394	; 0x7394 <nvm_eeprom_erase_and_write_buffer>
			ProcessACK();
    3362:	0e 94 91 1a 	call	0x3522	; 0x3522 <ProcessACK>

		break;
    3366:	c7 c0       	rjmp	.+398    	; 0x34f6 <__stack+0x4f7>
		case	ZIRCON_CONFIG_SEC_HOLDOFF:

			config_parameters. config_sec_hold_off =  pInMsg->DataValue;
    3368:	80 91 41 20 	lds	r24, 0x2041	; 0x802041 <pInMsg>
    336c:	90 91 42 20 	lds	r25, 0x2042	; 0x802042 <pInMsg+0x1>
    3370:	fc 01       	movw	r30, r24
    3372:	82 a9       	ldd	r24, Z+50	; 0x32
    3374:	93 a9       	ldd	r25, Z+51	; 0x33
    3376:	80 93 31 26 	sts	0x2631, r24	; 0x802631 <config_parameters+0x28>
    337a:	90 93 32 26 	sts	0x2632, r25	; 0x802632 <config_parameters+0x29>
			nvm_eeprom_erase_and_write_buffer(EEPROM_ZIRCON_CONFIG_SEC_HOLDOFF, &config_parameters. config_sec_hold_off, 2);// Write 2 byte  data to EEPROM
    337e:	42 e0       	ldi	r20, 0x02	; 2
    3380:	50 e0       	ldi	r21, 0x00	; 0
    3382:	61 e3       	ldi	r22, 0x31	; 49
    3384:	76 e2       	ldi	r23, 0x26	; 38
    3386:	8a e1       	ldi	r24, 0x1A	; 26
    3388:	90 e0       	ldi	r25, 0x00	; 0
    338a:	0e 94 ca 39 	call	0x7394	; 0x7394 <nvm_eeprom_erase_and_write_buffer>
			ProcessACK();
    338e:	0e 94 91 1a 	call	0x3522	; 0x3522 <ProcessACK>

		break;
    3392:	b1 c0       	rjmp	.+354    	; 0x34f6 <__stack+0x4f7>
		case	ZIRCON_CONFIG_DET_TX_POWER:

			config_parameters.config_detect_level =  pInMsg->DataValue;
    3394:	80 91 41 20 	lds	r24, 0x2041	; 0x802041 <pInMsg>
    3398:	90 91 42 20 	lds	r25, 0x2042	; 0x802042 <pInMsg+0x1>
    339c:	fc 01       	movw	r30, r24
    339e:	82 a9       	ldd	r24, Z+50	; 0x32
    33a0:	93 a9       	ldd	r25, Z+51	; 0x33
    33a2:	80 93 33 26 	sts	0x2633, r24	; 0x802633 <config_parameters+0x2a>
    33a6:	90 93 34 26 	sts	0x2634, r25	; 0x802634 <config_parameters+0x2b>
			nvm_eeprom_erase_and_write_buffer(EEPROM_ZIRCON_CONFIG_DET_TX_POWER, &config_parameters.config_detect_level, 2);// Write 2 byte  data to EEPROM
    33aa:	42 e0       	ldi	r20, 0x02	; 2
    33ac:	50 e0       	ldi	r21, 0x00	; 0
    33ae:	63 e3       	ldi	r22, 0x33	; 51
    33b0:	76 e2       	ldi	r23, 0x26	; 38
    33b2:	8c e1       	ldi	r24, 0x1C	; 28
    33b4:	90 e0       	ldi	r25, 0x00	; 0
    33b6:	0e 94 ca 39 	call	0x7394	; 0x7394 <nvm_eeprom_erase_and_write_buffer>
			ProcessACK();
    33ba:	0e 94 91 1a 	call	0x3522	; 0x3522 <ProcessACK>

		break;
    33be:	9b c0       	rjmp	.+310    	; 0x34f6 <__stack+0x4f7>
//		break;
		case	ZIRCON_CONFIG_FIRMWARE_VERSION:
		
			// No parameters needed just a command
			//Error
			NakMessage();
    33c0:	0e 94 32 1b 	call	0x3664	; 0x3664 <NakMessage>

		break;
    33c4:	98 c0       	rjmp	.+304    	; 0x34f6 <__stack+0x4f7>

		case	ZIRCON_CONFIG_STATUS:
			// Error it is a get Commands
			NakMessage();
    33c6:	0e 94 32 1b 	call	0x3664	; 0x3664 <NakMessage>
		break;
    33ca:	95 c0       	rjmp	.+298    	; 0x34f6 <__stack+0x4f7>
			// a. The one used by NCR by using the 0X7F (Disable soft Interlock ) and 0X7A (Enable soft Interlock), This method was chosen
			// since the response time was needed to be around 200 ms, with this method it is approx 100 ms, (But we should claim it to be below 200 ms )
			// b. Using DMS interface (first send 0X7E to connect) and send ZIRCON_CONFIG_SOFT_INTERLOCK with different payload, 0 : Disable interlock
			// 1: Enable Interlock, 2: Enable Time based interlock.
			// This is one way
			config_parameters.config_soft_interlock =  pInMsg->DataValue;
    33cc:	80 91 41 20 	lds	r24, 0x2041	; 0x802041 <pInMsg>
    33d0:	90 91 42 20 	lds	r25, 0x2042	; 0x802042 <pInMsg+0x1>
    33d4:	fc 01       	movw	r30, r24
    33d6:	82 a9       	ldd	r24, Z+50	; 0x32
    33d8:	93 a9       	ldd	r25, Z+51	; 0x33
    33da:	80 93 3b 26 	sts	0x263B, r24	; 0x80263b <config_parameters+0x32>
    33de:	90 93 3c 26 	sts	0x263C, r25	; 0x80263c <config_parameters+0x33>
			// This will send the pay load in the ack msg , only Disable interlock need to have a payload indicating the status of the CPiD
			if ( SOFT_INTERLOCK_DISABLE == config_parameters.config_soft_interlock)
    33e2:	80 91 3b 26 	lds	r24, 0x263B	; 0x80263b <config_parameters+0x32>
    33e6:	90 91 3c 26 	lds	r25, 0x263C	; 0x80263c <config_parameters+0x33>
    33ea:	89 2b       	or	r24, r25
    33ec:	59 f4       	brne	.+22     	; 0x3404 <__stack+0x405>
			{
				pOutMsg->DataValue = buildStatusPayload(PAYLOAD_GET_STATUS);
    33ee:	00 91 3f 20 	lds	r16, 0x203F	; 0x80203f <pOutMsg>
    33f2:	10 91 40 20 	lds	r17, 0x2040	; 0x802040 <pOutMsg+0x1>
    33f6:	80 e0       	ldi	r24, 0x00	; 0
    33f8:	0e 94 9a 2f 	call	0x5f34	; 0x5f34 <buildStatusPayload>
    33fc:	f8 01       	movw	r30, r16
    33fe:	82 ab       	std	Z+50, r24	; 0x32
    3400:	93 ab       	std	Z+51, r25	; 0x33
    3402:	0b c0       	rjmp	.+22     	; 0x341a <__stack+0x41b>
			} else
			{
				pOutMsg->DataValue = config_parameters.config_soft_interlock;
    3404:	80 91 3f 20 	lds	r24, 0x203F	; 0x80203f <pOutMsg>
    3408:	90 91 40 20 	lds	r25, 0x2040	; 0x802040 <pOutMsg+0x1>
    340c:	20 91 3b 26 	lds	r18, 0x263B	; 0x80263b <config_parameters+0x32>
    3410:	30 91 3c 26 	lds	r19, 0x263C	; 0x80263c <config_parameters+0x33>
    3414:	fc 01       	movw	r30, r24
    3416:	22 ab       	std	Z+50, r18	; 0x32
    3418:	33 ab       	std	Z+51, r19	; 0x33
			
			}
			ProcessACK();
    341a:	0e 94 91 1a 	call	0x3522	; 0x3522 <ProcessACK>
		break;
    341e:	6b c0       	rjmp	.+214    	; 0x34f6 <__stack+0x4f7>

		case	ZIRCON_CONFIG_DISABLE_STATUS:

			// Disable the Status Ping 
			GTimer_unRegisterCB(send_ping_handler);
    3420:	80 91 ad 22 	lds	r24, 0x22AD	; 0x8022ad <send_ping_handler>
    3424:	0e 94 9b 22 	call	0x4536	; 0x4536 <GTimer_unRegisterCB>
			send_ping_handler = 0xff;
    3428:	8f ef       	ldi	r24, 0xFF	; 255
    342a:	80 93 ad 22 	sts	0x22AD, r24	; 0x8022ad <send_ping_handler>
			// Indicate that CPiD has received the command
			// Review set this mask to 0X0100, set if you are using higher detection rate 
			// and want to sync the start and end of alarm msg to the sound of alarm. 
			if (0X0100 & pInMsg->DataValue)
    342e:	80 91 41 20 	lds	r24, 0x2041	; 0x802041 <pInMsg>
    3432:	90 91 42 20 	lds	r25, 0x2042	; 0x802042 <pInMsg+0x1>
    3436:	fc 01       	movw	r30, r24
    3438:	82 a9       	ldd	r24, Z+50	; 0x32
    343a:	93 a9       	ldd	r25, Z+51	; 0x33
    343c:	88 27       	eor	r24, r24
    343e:	91 70       	andi	r25, 0x01	; 1
    3440:	89 2b       	or	r24, r25
    3442:	19 f0       	breq	.+6      	; 0x344a <__stack+0x44b>
			{
				flag_enable_hard_tag_indicator = 1;	
    3444:	81 e0       	ldi	r24, 0x01	; 1
    3446:	80 93 da 25 	sts	0x25DA, r24	; 0x8025da <flag_enable_hard_tag_indicator>
			}
			// Currently we are using 0 through 6 future we may use these bits
			// add to interface doc
			config_parameters.config_enable_alarm = (0x00FF & pInMsg->DataValue);
    344a:	80 91 41 20 	lds	r24, 0x2041	; 0x802041 <pInMsg>
    344e:	90 91 42 20 	lds	r25, 0x2042	; 0x802042 <pInMsg+0x1>
    3452:	fc 01       	movw	r30, r24
    3454:	82 a9       	ldd	r24, Z+50	; 0x32
    3456:	93 a9       	ldd	r25, Z+51	; 0x33
    3458:	99 27       	eor	r25, r25
    345a:	80 93 3d 26 	sts	0x263D, r24	; 0x80263d <config_parameters+0x34>
    345e:	90 93 3e 26 	sts	0x263E, r25	; 0x80263e <config_parameters+0x35>
			// Register How often then we have to call it
			// only if the data value is non zero
			// alarm_ping_time duration after which the alarm ping has to be sent
			switch(config_parameters.config_enable_alarm)
    3462:	80 91 3d 26 	lds	r24, 0x263D	; 0x80263d <config_parameters+0x34>
    3466:	90 91 3e 26 	lds	r25, 0x263E	; 0x80263e <config_parameters+0x35>
    346a:	83 30       	cpi	r24, 0x03	; 3
    346c:	91 05       	cpc	r25, r1
    346e:	d1 f0       	breq	.+52     	; 0x34a4 <__stack+0x4a5>
    3470:	84 30       	cpi	r24, 0x04	; 4
    3472:	91 05       	cpc	r25, r1
    3474:	30 f4       	brcc	.+12     	; 0x3482 <__stack+0x483>
    3476:	81 30       	cpi	r24, 0x01	; 1
    3478:	91 05       	cpc	r25, r1
    347a:	61 f0       	breq	.+24     	; 0x3494 <__stack+0x495>
    347c:	02 97       	sbiw	r24, 0x02	; 2
    347e:	71 f0       	breq	.+28     	; 0x349c <__stack+0x49d>
    3480:	21 c0       	rjmp	.+66     	; 0x34c4 <__stack+0x4c5>
    3482:	85 30       	cpi	r24, 0x05	; 5
    3484:	91 05       	cpc	r25, r1
    3486:	b1 f0       	breq	.+44     	; 0x34b4 <__stack+0x4b5>
    3488:	85 30       	cpi	r24, 0x05	; 5
    348a:	91 05       	cpc	r25, r1
    348c:	78 f0       	brcs	.+30     	; 0x34ac <__stack+0x4ad>
    348e:	06 97       	sbiw	r24, 0x06	; 6
    3490:	a9 f0       	breq	.+42     	; 0x34bc <__stack+0x4bd>
    3492:	18 c0       	rjmp	.+48     	; 0x34c4 <__stack+0x4c5>
			{
				case 1:
				alarm_ping_time = G_TIMER_15S;
    3494:	8d e0       	ldi	r24, 0x0D	; 13
    3496:	80 93 f9 24 	sts	0x24F9, r24	; 0x8024f9 <alarm_ping_time>
				break;
    349a:	17 c0       	rjmp	.+46     	; 0x34ca <__stack+0x4cb>
				case 2:
				alarm_ping_time = G_TIMER_30S;
    349c:	8a e0       	ldi	r24, 0x0A	; 10
    349e:	80 93 f9 24 	sts	0x24F9, r24	; 0x8024f9 <alarm_ping_time>
				break;
    34a2:	13 c0       	rjmp	.+38     	; 0x34ca <__stack+0x4cb>
				case 3:
				alarm_ping_time = G_TIMER_1M;
    34a4:	86 e0       	ldi	r24, 0x06	; 6
    34a6:	80 93 f9 24 	sts	0x24F9, r24	; 0x8024f9 <alarm_ping_time>
				break;
    34aa:	0f c0       	rjmp	.+30     	; 0x34ca <__stack+0x4cb>
				case 4:
				alarm_ping_time = G_TIMER_2M;
    34ac:	85 e0       	ldi	r24, 0x05	; 5
    34ae:	80 93 f9 24 	sts	0x24F9, r24	; 0x8024f9 <alarm_ping_time>
				break;
    34b2:	0b c0       	rjmp	.+22     	; 0x34ca <__stack+0x4cb>
				case 5:
				alarm_ping_time = G_TIMER_15M;
    34b4:	8f e0       	ldi	r24, 0x0F	; 15
    34b6:	80 93 f9 24 	sts	0x24F9, r24	; 0x8024f9 <alarm_ping_time>
				break;
    34ba:	07 c0       	rjmp	.+14     	; 0x34ca <__stack+0x4cb>
				case 6:
				alarm_ping_time = G_TIMER_30M;
    34bc:	89 e0       	ldi	r24, 0x09	; 9
    34be:	80 93 f9 24 	sts	0x24F9, r24	; 0x8024f9 <alarm_ping_time>
				break;
    34c2:	03 c0       	rjmp	.+6      	; 0x34ca <__stack+0x4cb>
				default:
				alarm_ping_time = 0; // This is not  G_TIMER_1S which is defined as 0 but is this is set to zero then we will only send alarm
    34c4:	10 92 f9 24 	sts	0x24F9, r1	; 0x8024f9 <alarm_ping_time>
				break;
    34c8:	00 00       	nop
			}
			
			// Done for testing  1 minute problem reported by NCR left by mistake in 1.9R
			// alarm_ping_time = G_TIMER_1M;
			// This is for enabling the NCR behavior to start accepting the Soft interlock and Start and end of alarm
			flag_config_enable_alarm = 1;
    34ca:	81 e0       	ldi	r24, 0x01	; 1
    34cc:	80 93 d9 25 	sts	0x25D9, r24	; 0x8025d9 <flag_config_enable_alarm>
		
			// Register the alarm ping as soon as you see the Msg
			if(send_alarm_ping_handler == 0xff)
    34d0:	80 91 af 22 	lds	r24, 0x22AF	; 0x8022af <send_alarm_ping_handler>
    34d4:	8f 3f       	cpi	r24, 0xFF	; 255
    34d6:	31 f4       	brne	.+12     	; 0x34e4 <__stack+0x4e5>
			{
				send_alarm_ping_handler = GTimer_RegisterCB(&sendAlarmPing);
    34d8:	84 e8       	ldi	r24, 0x84	; 132
    34da:	9f e2       	ldi	r25, 0x2F	; 47
    34dc:	0e 94 65 22 	call	0x44ca	; 0x44ca <GTimer_RegisterCB>
    34e0:	80 93 af 22 	sts	0x22AF, r24	; 0x8022af <send_alarm_ping_handler>
			}
		
			ProcessACK();
    34e4:	0e 94 91 1a 	call	0x3522	; 0x3522 <ProcessACK>
		break;
    34e8:	06 c0       	rjmp	.+12     	; 0x34f6 <__stack+0x4f7>

		case	ZIRCON_CONFIG_ALARM_PING:
			// Error it is a get Commands
			NakMessage();
    34ea:	0e 94 32 1b 	call	0x3664	; 0x3664 <NakMessage>
		break;
    34ee:	03 c0       	rjmp	.+6      	; 0x34f6 <__stack+0x4f7>
		default:
		
			// Send a nack
			NakMessage();
    34f0:	0e 94 32 1b 	call	0x3664	; 0x3664 <NakMessage>

		break;
    34f4:	00 00       	nop
		
	}
	// calculate the new crc value
	calc_crc =  calculateCrcEeprom();
    34f6:	0e 94 47 20 	call	0x408e	; 0x408e <calculateCrcEeprom>
    34fa:	8d 83       	std	Y+5, r24	; 0x05
    34fc:	9e 83       	std	Y+6, r25	; 0x06
	// write it back
	nvm_eeprom_erase_and_write_buffer(EEPROM_ZIRCON_CONFIG_CRC, &calc_crc, 2);// EEPROM_ZIRCON_CONFIG_CRC, &eeprom_crc, 2
    34fe:	ce 01       	movw	r24, r28
    3500:	05 96       	adiw	r24, 0x05	; 5
    3502:	42 e0       	ldi	r20, 0x02	; 2
    3504:	50 e0       	ldi	r21, 0x00	; 0
    3506:	bc 01       	movw	r22, r24
    3508:	80 e0       	ldi	r24, 0x00	; 0
    350a:	90 e0       	ldi	r25, 0x00	; 0
    350c:	0e 94 ca 39 	call	0x7394	; 0x7394 <nvm_eeprom_erase_and_write_buffer>

}
    3510:	00 00       	nop
    3512:	26 96       	adiw	r28, 0x06	; 6
    3514:	cd bf       	out	0x3d, r28	; 61
    3516:	de bf       	out	0x3e, r29	; 62
    3518:	df 91       	pop	r29
    351a:	cf 91       	pop	r28
    351c:	1f 91       	pop	r17
    351e:	0f 91       	pop	r16
    3520:	08 95       	ret

00003522 <ProcessACK>:
 *  RETURNS: 	Nothing
 *
 *******************************************************************/

void ProcessACK(void)
{
    3522:	0f 93       	push	r16
    3524:	1f 93       	push	r17
    3526:	cf 93       	push	r28
    3528:	df 93       	push	r29
    352a:	cd b7       	in	r28, 0x3d	; 61
    352c:	de b7       	in	r29, 0x3e	; 62
	
// ACK is always of 52 bytes
	
	if ((pOutMsg->HostEndianType == 0xFF))
    352e:	80 91 3f 20 	lds	r24, 0x203F	; 0x80203f <pOutMsg>
    3532:	90 91 40 20 	lds	r25, 0x2040	; 0x802040 <pOutMsg+0x1>
    3536:	fc 01       	movw	r30, r24
    3538:	81 81       	ldd	r24, Z+1	; 0x01
    353a:	8f 3f       	cpi	r24, 0xFF	; 255
    353c:	79 f4       	brne	.+30     	; 0x355c <ProcessACK+0x3a>
	{
		// Convert header to Little Endian message first (data will be ignored)
		pOutMsg->Len = htons(sizeof(ExtHeader) + sizeof(DataPayload));
    353e:	80 91 3f 20 	lds	r24, 0x203F	; 0x80203f <pOutMsg>
    3542:	90 91 40 20 	lds	r25, 0x2040	; 0x802040 <pOutMsg+0x1>
    3546:	2a e2       	ldi	r18, 0x2A	; 42
    3548:	30 e0       	ldi	r19, 0x00	; 0
    354a:	fc 01       	movw	r30, r24
    354c:	26 83       	std	Z+6, r18	; 0x06
    354e:	37 83       	std	Z+7, r19	; 0x07
		ChangeEmeraldEndian(messageBufferOut, 0x80);
    3550:	60 e8       	ldi	r22, 0x80	; 128
    3552:	88 e7       	ldi	r24, 0x78	; 120
    3554:	96 e2       	ldi	r25, 0x26	; 38
    3556:	0e 94 96 13 	call	0x272c	; 0x272c <ChangeEmeraldEndian>
    355a:	09 c0       	rjmp	.+18     	; 0x356e <ProcessACK+0x4c>
	}
	else
	{
		// not an HostFEP or is in Little Endian
		pOutMsg->Len = (sizeof(ExtHeader) + sizeof(DataPayload));	//ignore data
    355c:	80 91 3f 20 	lds	r24, 0x203F	; 0x80203f <pOutMsg>
    3560:	90 91 40 20 	lds	r25, 0x2040	; 0x802040 <pOutMsg+0x1>
    3564:	2a e2       	ldi	r18, 0x2A	; 42
    3566:	30 e0       	ldi	r19, 0x00	; 0
    3568:	fc 01       	movw	r30, r24
    356a:	26 83       	std	Z+6, r18	; 0x06
    356c:	37 83       	std	Z+7, r19	; 0x07
	}
	
    pOutMsg->DestAddress = DMS_ADDRESS;
    356e:	80 91 3f 20 	lds	r24, 0x203F	; 0x80203f <pOutMsg>
    3572:	90 91 40 20 	lds	r25, 0x2040	; 0x802040 <pOutMsg+0x1>
    3576:	2f ef       	ldi	r18, 0xFF	; 255
    3578:	fc 01       	movw	r30, r24
    357a:	22 83       	std	Z+2, r18	; 0x02
    pOutMsg->SourceAddress = THORITE_ADDRESS;
    357c:	80 91 3f 20 	lds	r24, 0x203F	; 0x80203f <pOutMsg>
    3580:	90 91 40 20 	lds	r25, 0x2040	; 0x802040 <pOutMsg+0x1>
    3584:	fc 01       	movw	r30, r24
    3586:	13 82       	std	Z+3, r1	; 0x03
    pOutMsg->CCode |= BIT_CCODE_REPLY;		// it is a response
    3588:	80 91 3f 20 	lds	r24, 0x203F	; 0x80203f <pOutMsg>
    358c:	90 91 40 20 	lds	r25, 0x2040	; 0x802040 <pOutMsg+0x1>
    3590:	20 91 3f 20 	lds	r18, 0x203F	; 0x80203f <pOutMsg>
    3594:	30 91 40 20 	lds	r19, 0x2040	; 0x802040 <pOutMsg+0x1>
    3598:	f9 01       	movw	r30, r18
    359a:	24 a5       	ldd	r18, Z+44	; 0x2c
    359c:	35 a5       	ldd	r19, Z+45	; 0x2d
    359e:	30 68       	ori	r19, 0x80	; 128
    35a0:	fc 01       	movw	r30, r24
    35a2:	24 a7       	std	Z+44, r18	; 0x2c
    35a4:	35 a7       	std	Z+45, r19	; 0x2d
    pOutMsg->Sequence |= BIT_SEQ_ACK;	//it is a ACK
    35a6:	80 91 3f 20 	lds	r24, 0x203F	; 0x80203f <pOutMsg>
    35aa:	90 91 40 20 	lds	r25, 0x2040	; 0x802040 <pOutMsg+0x1>
    35ae:	20 91 3f 20 	lds	r18, 0x203F	; 0x80203f <pOutMsg>
    35b2:	30 91 40 20 	lds	r19, 0x2040	; 0x802040 <pOutMsg+0x1>
    35b6:	f9 01       	movw	r30, r18
    35b8:	24 81       	ldd	r18, Z+4	; 0x04
    35ba:	20 68       	ori	r18, 0x80	; 128
    35bc:	fc 01       	movw	r30, r24
    35be:	24 83       	std	Z+4, r18	; 0x04
    iLen = sizeof(DMSMessage); // the length of data that is to be sent
    35c0:	84 e3       	ldi	r24, 0x34	; 52
    35c2:	90 e0       	ldi	r25, 0x00	; 0
    35c4:	80 93 b1 26 	sts	0x26B1, r24	; 0x8026b1 <iLen>
    35c8:	90 93 b2 26 	sts	0x26B2, r25	; 0x8026b2 <iLen+0x1>
	
	// Calculate the CRC
	pOutMsg->HeaderCRC = CalculateCRC(CRC16_WORD, (unsigned char *)(pOutMsg + 1), (sizeof(MessageHeader) - 3), 0x00);  // Sandeep Confirm this from Joe
    35cc:	00 91 3f 20 	lds	r16, 0x203F	; 0x80203f <pOutMsg>
    35d0:	10 91 40 20 	lds	r17, 0x2040	; 0x802040 <pOutMsg+0x1>
    35d4:	80 91 3f 20 	lds	r24, 0x203F	; 0x80203f <pOutMsg>
    35d8:	90 91 40 20 	lds	r25, 0x2040	; 0x802040 <pOutMsg+0x1>
    35dc:	c4 96       	adiw	r24, 0x34	; 52
    35de:	20 e0       	ldi	r18, 0x00	; 0
    35e0:	30 e0       	ldi	r19, 0x00	; 0
    35e2:	47 e0       	ldi	r20, 0x07	; 7
    35e4:	50 e0       	ldi	r21, 0x00	; 0
    35e6:	bc 01       	movw	r22, r24
    35e8:	81 e0       	ldi	r24, 0x01	; 1
    35ea:	90 ea       	ldi	r25, 0xA0	; 160
    35ec:	0e 94 d2 0d 	call	0x1ba4	; 0x1ba4 <CalculateCRC>
    35f0:	f8 01       	movw	r30, r16
    35f2:	80 87       	std	Z+8, r24	; 0x08
    35f4:	91 87       	std	Z+9, r25	; 0x09
	pOutMsg->DataCRC = CalculateCRC(CRC16_WORD, (unsigned char *)&(pOutMsg->DataCRC) + 2, pOutMsg->Len - 2, 0x00); // Confirm this from Joe	
    35f6:	00 91 3f 20 	lds	r16, 0x203F	; 0x80203f <pOutMsg>
    35fa:	10 91 40 20 	lds	r17, 0x2040	; 0x802040 <pOutMsg+0x1>
    35fe:	80 91 3f 20 	lds	r24, 0x203F	; 0x80203f <pOutMsg>
    3602:	90 91 40 20 	lds	r25, 0x2040	; 0x802040 <pOutMsg+0x1>
    3606:	fc 01       	movw	r30, r24
    3608:	86 81       	ldd	r24, Z+6	; 0x06
    360a:	97 81       	ldd	r25, Z+7	; 0x07
    360c:	ac 01       	movw	r20, r24
    360e:	42 50       	subi	r20, 0x02	; 2
    3610:	51 09       	sbc	r21, r1
    3612:	80 91 3f 20 	lds	r24, 0x203F	; 0x80203f <pOutMsg>
    3616:	90 91 40 20 	lds	r25, 0x2040	; 0x802040 <pOutMsg+0x1>
    361a:	0a 96       	adiw	r24, 0x0a	; 10
    361c:	02 96       	adiw	r24, 0x02	; 2
    361e:	20 e0       	ldi	r18, 0x00	; 0
    3620:	30 e0       	ldi	r19, 0x00	; 0
    3622:	bc 01       	movw	r22, r24
    3624:	81 e0       	ldi	r24, 0x01	; 1
    3626:	90 ea       	ldi	r25, 0xA0	; 160
    3628:	0e 94 d2 0d 	call	0x1ba4	; 0x1ba4 <CalculateCRC>
    362c:	f8 01       	movw	r30, r16
    362e:	82 87       	std	Z+10, r24	; 0x0a
    3630:	93 87       	std	Z+11, r25	; 0x0b

	if (pOutMsg->HostEndianType == 0x80)	//did message come in as Big?
    3632:	80 91 3f 20 	lds	r24, 0x203F	; 0x80203f <pOutMsg>
    3636:	90 91 40 20 	lds	r25, 0x2040	; 0x802040 <pOutMsg+0x1>
    363a:	fc 01       	movw	r30, r24
    363c:	81 81       	ldd	r24, Z+1	; 0x01
    363e:	80 38       	cpi	r24, 0x80	; 128
    3640:	29 f4       	brne	.+10     	; 0x364c <ProcessACK+0x12a>
	{
		//yes
		ChangeEmeraldEndian(messageBufferOut, 0xFF); //change back to Big Endian
    3642:	6f ef       	ldi	r22, 0xFF	; 255
    3644:	88 e7       	ldi	r24, 0x78	; 120
    3646:	96 e2       	ldi	r25, 0x26	; 38
    3648:	0e 94 96 13 	call	0x272c	; 0x272c <ChangeEmeraldEndian>
	}//end if

	// SendMessage(m_frameBufOut, returnMessageHeader.len);
	dms_rs232_send_data_length( iLen );
    364c:	80 91 b1 26 	lds	r24, 0x26B1	; 0x8026b1 <iLen>
    3650:	90 91 b2 26 	lds	r25, 0x26B2	; 0x8026b2 <iLen+0x1>
    3654:	0e 94 36 3d 	call	0x7a6c	; 0x7a6c <dms_rs232_send_data_length>

}
    3658:	00 00       	nop
    365a:	df 91       	pop	r29
    365c:	cf 91       	pop	r28
    365e:	1f 91       	pop	r17
    3660:	0f 91       	pop	r16
    3662:	08 95       	ret

00003664 <NakMessage>:
 *  DESCRIPTION:
 *	return an Nak message to originator
 *
 *******************************************************************/
void NakMessage(void)
{
    3664:	0f 93       	push	r16
    3666:	1f 93       	push	r17
    3668:	cf 93       	push	r28
    366a:	df 93       	push	r29
    366c:	cd b7       	in	r28, 0x3d	; 61
    366e:	de b7       	in	r29, 0x3e	; 62
    
    //build the response Frame (in Little Endian) from the partial Received Frame
    //Note: CCode may be invalid because extheader might have been corrupted
 
    memset(&(pOutMsg->DataCRC), 0,  sizeof(ExtHeader));
    3670:	80 91 3f 20 	lds	r24, 0x203F	; 0x80203f <pOutMsg>
    3674:	90 91 40 20 	lds	r25, 0x2040	; 0x802040 <pOutMsg+0x1>
    3678:	0a 96       	adiw	r24, 0x0a	; 10
    367a:	44 e2       	ldi	r20, 0x24	; 36
    367c:	50 e0       	ldi	r21, 0x00	; 0
    367e:	60 e0       	ldi	r22, 0x00	; 0
    3680:	70 e0       	ldi	r23, 0x00	; 0
    3682:	0e 94 57 51 	call	0xa2ae	; 0xa2ae <memset>
	pOutMsg->CCode = pInMsg->CCode;
    3686:	80 91 3f 20 	lds	r24, 0x203F	; 0x80203f <pOutMsg>
    368a:	90 91 40 20 	lds	r25, 0x2040	; 0x802040 <pOutMsg+0x1>
    368e:	20 91 41 20 	lds	r18, 0x2041	; 0x802041 <pInMsg>
    3692:	30 91 42 20 	lds	r19, 0x2042	; 0x802042 <pInMsg+0x1>
    3696:	f9 01       	movw	r30, r18
    3698:	24 a5       	ldd	r18, Z+44	; 0x2c
    369a:	35 a5       	ldd	r19, Z+45	; 0x2d
    369c:	fc 01       	movw	r30, r24
    369e:	24 a7       	std	Z+44, r18	; 0x2c
    36a0:	35 a7       	std	Z+45, r19	; 0x2d
	
    if ((pOutMsg->HostEndianType == 0xFF))
    36a2:	80 91 3f 20 	lds	r24, 0x203F	; 0x80203f <pOutMsg>
    36a6:	90 91 40 20 	lds	r25, 0x2040	; 0x802040 <pOutMsg+0x1>
    36aa:	fc 01       	movw	r30, r24
    36ac:	81 81       	ldd	r24, Z+1	; 0x01
    36ae:	8f 3f       	cpi	r24, 0xFF	; 255
    36b0:	79 f4       	brne	.+30     	; 0x36d0 <NakMessage+0x6c>
    {
		// Convert header to Little Endian message first (data will be ignored)
		pOutMsg->Len = htons(sizeof(ExtHeader));
    36b2:	80 91 3f 20 	lds	r24, 0x203F	; 0x80203f <pOutMsg>
    36b6:	90 91 40 20 	lds	r25, 0x2040	; 0x802040 <pOutMsg+0x1>
    36ba:	24 e2       	ldi	r18, 0x24	; 36
    36bc:	30 e0       	ldi	r19, 0x00	; 0
    36be:	fc 01       	movw	r30, r24
    36c0:	26 83       	std	Z+6, r18	; 0x06
    36c2:	37 83       	std	Z+7, r19	; 0x07
		ChangeEmeraldEndian(messageBufferOut, 0x80);
    36c4:	60 e8       	ldi	r22, 0x80	; 128
    36c6:	88 e7       	ldi	r24, 0x78	; 120
    36c8:	96 e2       	ldi	r25, 0x26	; 38
    36ca:	0e 94 96 13 	call	0x272c	; 0x272c <ChangeEmeraldEndian>
    36ce:	09 c0       	rjmp	.+18     	; 0x36e2 <NakMessage+0x7e>
    }
    else
    {
		// not an HostFEP or is in Little Endian
		pOutMsg->Len = sizeof(ExtHeader);	//ignore data
    36d0:	80 91 3f 20 	lds	r24, 0x203F	; 0x80203f <pOutMsg>
    36d4:	90 91 40 20 	lds	r25, 0x2040	; 0x802040 <pOutMsg+0x1>
    36d8:	24 e2       	ldi	r18, 0x24	; 36
    36da:	30 e0       	ldi	r19, 0x00	; 0
    36dc:	fc 01       	movw	r30, r24
    36de:	26 83       	std	Z+6, r18	; 0x06
    36e0:	37 83       	std	Z+7, r19	; 0x07
    }
    pOutMsg->DestAddress = DMS_ADDRESS;
    36e2:	80 91 3f 20 	lds	r24, 0x203F	; 0x80203f <pOutMsg>
    36e6:	90 91 40 20 	lds	r25, 0x2040	; 0x802040 <pOutMsg+0x1>
    36ea:	2f ef       	ldi	r18, 0xFF	; 255
    36ec:	fc 01       	movw	r30, r24
    36ee:	22 83       	std	Z+2, r18	; 0x02
    pOutMsg->SourceAddress = THORITE_ADDRESS;
    36f0:	80 91 3f 20 	lds	r24, 0x203F	; 0x80203f <pOutMsg>
    36f4:	90 91 40 20 	lds	r25, 0x2040	; 0x802040 <pOutMsg+0x1>
    36f8:	fc 01       	movw	r30, r24
    36fa:	13 82       	std	Z+3, r1	; 0x03
    pOutMsg->CCode |= BIT_CCODE_REPLY;		// it is a response
    36fc:	80 91 3f 20 	lds	r24, 0x203F	; 0x80203f <pOutMsg>
    3700:	90 91 40 20 	lds	r25, 0x2040	; 0x802040 <pOutMsg+0x1>
    3704:	20 91 3f 20 	lds	r18, 0x203F	; 0x80203f <pOutMsg>
    3708:	30 91 40 20 	lds	r19, 0x2040	; 0x802040 <pOutMsg+0x1>
    370c:	f9 01       	movw	r30, r18
    370e:	24 a5       	ldd	r18, Z+44	; 0x2c
    3710:	35 a5       	ldd	r19, Z+45	; 0x2d
    3712:	30 68       	ori	r19, 0x80	; 128
    3714:	fc 01       	movw	r30, r24
    3716:	24 a7       	std	Z+44, r18	; 0x2c
    3718:	35 a7       	std	Z+45, r19	; 0x2d
    pOutMsg->Sequence &= ~BIT_SEQ_ACK;		// it is a NAK Imp Note Nak is a command in sequence 
    371a:	80 91 3f 20 	lds	r24, 0x203F	; 0x80203f <pOutMsg>
    371e:	90 91 40 20 	lds	r25, 0x2040	; 0x802040 <pOutMsg+0x1>
    3722:	20 91 3f 20 	lds	r18, 0x203F	; 0x80203f <pOutMsg>
    3726:	30 91 40 20 	lds	r19, 0x2040	; 0x802040 <pOutMsg+0x1>
    372a:	f9 01       	movw	r30, r18
    372c:	24 81       	ldd	r18, Z+4	; 0x04
    372e:	2f 77       	andi	r18, 0x7F	; 127
    3730:	fc 01       	movw	r30, r24
    3732:	24 83       	std	Z+4, r18	; 0x04
    iLen = pOutMsg->Len + sizeof(MessageHeader);
    3734:	80 91 3f 20 	lds	r24, 0x203F	; 0x80203f <pOutMsg>
    3738:	90 91 40 20 	lds	r25, 0x2040	; 0x802040 <pOutMsg+0x1>
    373c:	fc 01       	movw	r30, r24
    373e:	86 81       	ldd	r24, Z+6	; 0x06
    3740:	97 81       	ldd	r25, Z+7	; 0x07
    3742:	0a 96       	adiw	r24, 0x0a	; 10
    3744:	80 93 b1 26 	sts	0x26B1, r24	; 0x8026b1 <iLen>
    3748:	90 93 b2 26 	sts	0x26B2, r25	; 0x8026b2 <iLen+0x1>


    // calculate the CRC
	pOutMsg->HeaderCRC = CalculateCRC(CRC16_WORD, (unsigned char *)(pOutMsg + 1), (sizeof(MessageHeader) - 3), 0x00);  // Sandeep Confirm this from Joe
    374c:	00 91 3f 20 	lds	r16, 0x203F	; 0x80203f <pOutMsg>
    3750:	10 91 40 20 	lds	r17, 0x2040	; 0x802040 <pOutMsg+0x1>
    3754:	80 91 3f 20 	lds	r24, 0x203F	; 0x80203f <pOutMsg>
    3758:	90 91 40 20 	lds	r25, 0x2040	; 0x802040 <pOutMsg+0x1>
    375c:	c4 96       	adiw	r24, 0x34	; 52
    375e:	20 e0       	ldi	r18, 0x00	; 0
    3760:	30 e0       	ldi	r19, 0x00	; 0
    3762:	47 e0       	ldi	r20, 0x07	; 7
    3764:	50 e0       	ldi	r21, 0x00	; 0
    3766:	bc 01       	movw	r22, r24
    3768:	81 e0       	ldi	r24, 0x01	; 1
    376a:	90 ea       	ldi	r25, 0xA0	; 160
    376c:	0e 94 d2 0d 	call	0x1ba4	; 0x1ba4 <CalculateCRC>
    3770:	f8 01       	movw	r30, r16
    3772:	80 87       	std	Z+8, r24	; 0x08
    3774:	91 87       	std	Z+9, r25	; 0x09
	pOutMsg->DataCRC = CalculateCRC(CRC16_WORD, (unsigned char *)&(pOutMsg->DataCRC) + 2, pOutMsg->Len - 2, 0x00); // Confirm this from Joe
    3776:	00 91 3f 20 	lds	r16, 0x203F	; 0x80203f <pOutMsg>
    377a:	10 91 40 20 	lds	r17, 0x2040	; 0x802040 <pOutMsg+0x1>
    377e:	80 91 3f 20 	lds	r24, 0x203F	; 0x80203f <pOutMsg>
    3782:	90 91 40 20 	lds	r25, 0x2040	; 0x802040 <pOutMsg+0x1>
    3786:	fc 01       	movw	r30, r24
    3788:	86 81       	ldd	r24, Z+6	; 0x06
    378a:	97 81       	ldd	r25, Z+7	; 0x07
    378c:	ac 01       	movw	r20, r24
    378e:	42 50       	subi	r20, 0x02	; 2
    3790:	51 09       	sbc	r21, r1
    3792:	80 91 3f 20 	lds	r24, 0x203F	; 0x80203f <pOutMsg>
    3796:	90 91 40 20 	lds	r25, 0x2040	; 0x802040 <pOutMsg+0x1>
    379a:	0a 96       	adiw	r24, 0x0a	; 10
    379c:	02 96       	adiw	r24, 0x02	; 2
    379e:	20 e0       	ldi	r18, 0x00	; 0
    37a0:	30 e0       	ldi	r19, 0x00	; 0
    37a2:	bc 01       	movw	r22, r24
    37a4:	81 e0       	ldi	r24, 0x01	; 1
    37a6:	90 ea       	ldi	r25, 0xA0	; 160
    37a8:	0e 94 d2 0d 	call	0x1ba4	; 0x1ba4 <CalculateCRC>
    37ac:	f8 01       	movw	r30, r16
    37ae:	82 87       	std	Z+10, r24	; 0x0a
    37b0:	93 87       	std	Z+11, r25	; 0x0b
	// restore Endian
    if( pOutMsg->HostEndianType == 0x80 )	//did message come in as Big?
    37b2:	80 91 3f 20 	lds	r24, 0x203F	; 0x80203f <pOutMsg>
    37b6:	90 91 40 20 	lds	r25, 0x2040	; 0x802040 <pOutMsg+0x1>
    37ba:	fc 01       	movw	r30, r24
    37bc:	81 81       	ldd	r24, Z+1	; 0x01
    37be:	80 38       	cpi	r24, 0x80	; 128
    37c0:	29 f4       	brne	.+10     	; 0x37cc <NakMessage+0x168>
    {
		//restore to Big Endian for Host Message only
		ChangeEmeraldEndian(messageBufferOut, 0xFF); //change back to Big Endian
    37c2:	6f ef       	ldi	r22, 0xFF	; 255
    37c4:	88 e7       	ldi	r24, 0x78	; 120
    37c6:	96 e2       	ldi	r25, 0x26	; 38
    37c8:	0e 94 96 13 	call	0x272c	; 0x272c <ChangeEmeraldEndian>
    }//end if
	
    // Send NAK message
   // SendMessage(m_frameBufOut, iLen);
    dms_rs232_send_data_length( iLen );
    37cc:	80 91 b1 26 	lds	r24, 0x26B1	; 0x8026b1 <iLen>
    37d0:	90 91 b2 26 	lds	r25, 0x26B2	; 0x8026b2 <iLen+0x1>
    37d4:	0e 94 36 3d 	call	0x7a6c	; 0x7a6c <dms_rs232_send_data_length>
}
    37d8:	00 00       	nop
    37da:	df 91       	pop	r29
    37dc:	cf 91       	pop	r28
    37de:	1f 91       	pop	r17
    37e0:	0f 91       	pop	r16
    37e2:	08 95       	ret

000037e4 <FormatAndSendSpecficCMD>:
 *
 *******************************************************************/


void FormatAndSendSpecficCMD(uint16_t cmd)
{
    37e4:	0f 93       	push	r16
    37e6:	1f 93       	push	r17
    37e8:	cf 93       	push	r28
    37ea:	df 93       	push	r29
    37ec:	00 d0       	rcall	.+0      	; 0x37ee <FormatAndSendSpecficCMD+0xa>
    37ee:	cd b7       	in	r28, 0x3d	; 61
    37f0:	de b7       	in	r29, 0x3e	; 62
    37f2:	89 83       	std	Y+1, r24	; 0x01
    37f4:	9a 83       	std	Y+2, r25	; 0x02
	//TestCode-->uint8_t messageBufferIn_Check1[7];
	//TestCode-->uint8_t size_msghedder;
	
	
	switch(cmd)
    37f6:	89 81       	ldd	r24, Y+1	; 0x01
    37f8:	9a 81       	ldd	r25, Y+2	; 0x02
    37fa:	8f 31       	cpi	r24, 0x1F	; 31
    37fc:	2d e3       	ldi	r18, 0x3D	; 61
    37fe:	92 07       	cpc	r25, r18
    3800:	09 f4       	brne	.+2      	; 0x3804 <FormatAndSendSpecficCMD+0x20>
    3802:	58 c1       	rjmp	.+688    	; 0x3ab4 <FormatAndSendSpecficCMD+0x2d0>
    3804:	80 32       	cpi	r24, 0x20	; 32
    3806:	ed e3       	ldi	r30, 0x3D	; 61
    3808:	9e 07       	cpc	r25, r30
    380a:	48 f4       	brcc	.+18     	; 0x381e <FormatAndSendSpecficCMD+0x3a>
    380c:	83 31       	cpi	r24, 0x13	; 19
    380e:	fd e3       	ldi	r31, 0x3D	; 61
    3810:	9f 07       	cpc	r25, r31
    3812:	a1 f0       	breq	.+40     	; 0x383c <FormatAndSendSpecficCMD+0x58>
    3814:	87 31       	cpi	r24, 0x17	; 23
    3816:	9d 43       	sbci	r25, 0x3D	; 61
    3818:	09 f4       	brne	.+2      	; 0x381c <FormatAndSendSpecficCMD+0x38>
    381a:	b2 c0       	rjmp	.+356    	; 0x3980 <FormatAndSendSpecficCMD+0x19c>
    381c:	e6 c3       	rjmp	.+1996   	; 0x3fea <FormatAndSendSpecficCMD+0x806>
    381e:	8a 32       	cpi	r24, 0x2A	; 42
    3820:	ed e3       	ldi	r30, 0x3D	; 61
    3822:	9e 07       	cpc	r25, r30
    3824:	09 f4       	brne	.+2      	; 0x3828 <FormatAndSendSpecficCMD+0x44>
    3826:	95 c2       	rjmp	.+1322   	; 0x3d52 <FormatAndSendSpecficCMD+0x56e>
    3828:	8b 32       	cpi	r24, 0x2B	; 43
    382a:	fd e3       	ldi	r31, 0x3D	; 61
    382c:	9f 07       	cpc	r25, r31
    382e:	09 f4       	brne	.+2      	; 0x3832 <FormatAndSendSpecficCMD+0x4e>
    3830:	36 c3       	rjmp	.+1644   	; 0x3e9e <FormatAndSendSpecficCMD+0x6ba>
    3832:	88 32       	cpi	r24, 0x28	; 40
    3834:	9d 43       	sbci	r25, 0x3D	; 61
    3836:	09 f4       	brne	.+2      	; 0x383a <FormatAndSendSpecficCMD+0x56>
    3838:	d4 c1       	rjmp	.+936    	; 0x3be2 <FormatAndSendSpecficCMD+0x3fe>
    383a:	d7 c3       	rjmp	.+1966   	; 0x3fea <FormatAndSendSpecficCMD+0x806>
	{
		case	ZIRCON_CONFIG_CONNECT :
		
			memset(&messageBufferOut[0],0 ,sizeof(messageBufferOut));
    383c:	44 e3       	ldi	r20, 0x34	; 52
    383e:	50 e0       	ldi	r21, 0x00	; 0
    3840:	60 e0       	ldi	r22, 0x00	; 0
    3842:	70 e0       	ldi	r23, 0x00	; 0
    3844:	88 e7       	ldi	r24, 0x78	; 120
    3846:	96 e2       	ldi	r25, 0x26	; 38
    3848:	0e 94 57 51 	call	0xa2ae	; 0xa2ae <memset>
			// AN ACK to connect
			pOutMsg->StartFlag = 0x7E;		
    384c:	80 91 3f 20 	lds	r24, 0x203F	; 0x80203f <pOutMsg>
    3850:	90 91 40 20 	lds	r25, 0x2040	; 0x802040 <pOutMsg+0x1>
    3854:	2e e7       	ldi	r18, 0x7E	; 126
    3856:	fc 01       	movw	r30, r24
    3858:	20 83       	st	Z, r18
			// at this point We dont know the Endianness we will have to figure that out
#if EVOLVESTORE
			pOutMsg->DestAddress = EVOLVE_SELF_ADDRESS; // DMS_ADDRESS;
    385a:	80 91 3f 20 	lds	r24, 0x203F	; 0x80203f <pOutMsg>
    385e:	90 91 40 20 	lds	r25, 0x2040	; 0x802040 <pOutMsg+0x1>
    3862:	2f e0       	ldi	r18, 0x0F	; 15
    3864:	fc 01       	movw	r30, r24
    3866:	22 83       	std	Z+2, r18	; 0x02
#else
			pOutMsg->DestAddress = DMS_ADDRESS;
#endif	
			//pOutMsg->DestAddress = DMS_ADDRESS;
			pOutMsg->SourceAddress = THORITE_ADDRESS;
    3868:	80 91 3f 20 	lds	r24, 0x203F	; 0x80203f <pOutMsg>
    386c:	90 91 40 20 	lds	r25, 0x2040	; 0x802040 <pOutMsg+0x1>
    3870:	fc 01       	movw	r30, r24
    3872:	13 82       	std	Z+3, r1	; 0x03
			globalSequence = 0; // Connect will zero the sequence no.
    3874:	10 92 fa 24 	sts	0x24FA, r1	; 0x8024fa <globalSequence>
			pOutMsg->Sequence = globalSequence;
    3878:	80 91 3f 20 	lds	r24, 0x203F	; 0x80203f <pOutMsg>
    387c:	90 91 40 20 	lds	r25, 0x2040	; 0x802040 <pOutMsg+0x1>
    3880:	20 91 fa 24 	lds	r18, 0x24FA	; 0x8024fa <globalSequence>
    3884:	fc 01       	movw	r30, r24
    3886:	24 83       	std	Z+4, r18	; 0x04
			pOutMsg->Sequence |= BIT_SEQ_ACK;	//it is a ACK Sequence no is zero at this point
    3888:	80 91 3f 20 	lds	r24, 0x203F	; 0x80203f <pOutMsg>
    388c:	90 91 40 20 	lds	r25, 0x2040	; 0x802040 <pOutMsg+0x1>
    3890:	20 91 3f 20 	lds	r18, 0x203F	; 0x80203f <pOutMsg>
    3894:	30 91 40 20 	lds	r19, 0x2040	; 0x802040 <pOutMsg+0x1>
    3898:	f9 01       	movw	r30, r18
    389a:	24 81       	ldd	r18, Z+4	; 0x04
    389c:	20 68       	ori	r18, 0x80	; 128
    389e:	fc 01       	movw	r30, r24
    38a0:	24 83       	std	Z+4, r18	; 0x04
#if EVOLVESTORE
			pOutMsg->Type = 0xE0; // Only one Type 0X0E
    38a2:	80 91 3f 20 	lds	r24, 0x203F	; 0x80203f <pOutMsg>
    38a6:	90 91 40 20 	lds	r25, 0x2040	; 0x802040 <pOutMsg+0x1>
    38aa:	20 ee       	ldi	r18, 0xE0	; 224
    38ac:	fc 01       	movw	r30, r24
    38ae:	25 83       	std	Z+5, r18	; 0x05
#else
			pOutMsg->Type = 0x0E; // Only one Type 0X0E
#endif
			pOutMsg->CCode = BIT_CCODE_REPLY | ZIRCON_SET_SYSCONFIG;		// it is a response
    38b0:	80 91 3f 20 	lds	r24, 0x203F	; 0x80203f <pOutMsg>
    38b4:	90 91 40 20 	lds	r25, 0x2040	; 0x802040 <pOutMsg+0x1>
    38b8:	20 e0       	ldi	r18, 0x00	; 0
    38ba:	36 e8       	ldi	r19, 0x86	; 134
    38bc:	fc 01       	movw	r30, r24
    38be:	24 a7       	std	Z+44, r18	; 0x2c
    38c0:	35 a7       	std	Z+45, r19	; 0x2d
			pOutMsg->Len = (sizeof(ExtHeader) + sizeof(DataPayload));
    38c2:	80 91 3f 20 	lds	r24, 0x203F	; 0x80203f <pOutMsg>
    38c6:	90 91 40 20 	lds	r25, 0x2040	; 0x802040 <pOutMsg+0x1>
    38ca:	2a e2       	ldi	r18, 0x2A	; 42
    38cc:	30 e0       	ldi	r19, 0x00	; 0
    38ce:	fc 01       	movw	r30, r24
    38d0:	26 83       	std	Z+6, r18	; 0x06
    38d2:	37 83       	std	Z+7, r19	; 0x07
			pOutMsg->PCode = ZIRCON_CONFIG_CONNECT;
    38d4:	80 91 3f 20 	lds	r24, 0x203F	; 0x80203f <pOutMsg>
    38d8:	90 91 40 20 	lds	r25, 0x2040	; 0x802040 <pOutMsg+0x1>
    38dc:	23 e1       	ldi	r18, 0x13	; 19
    38de:	3d e3       	ldi	r19, 0x3D	; 61
    38e0:	fc 01       	movw	r30, r24
    38e2:	26 a7       	std	Z+46, r18	; 0x2e
    38e4:	37 a7       	std	Z+47, r19	; 0x2f
			pOutMsg->TCode = u16; //  always unsigned 16
    38e6:	80 91 3f 20 	lds	r24, 0x203F	; 0x80203f <pOutMsg>
    38ea:	90 91 40 20 	lds	r25, 0x2040	; 0x802040 <pOutMsg+0x1>
    38ee:	22 e0       	ldi	r18, 0x02	; 2
    38f0:	30 e0       	ldi	r19, 0x00	; 0
    38f2:	fc 01       	movw	r30, r24
    38f4:	20 ab       	std	Z+48, r18	; 0x30
    38f6:	31 ab       	std	Z+49, r19	; 0x31
#if EVOLVESTORE
			// build the bit mapped payload for EvolveStore
			pOutMsg->DataValue = buildStatusPayload(PAYLOAD_GET_STATUS);
    38f8:	00 91 3f 20 	lds	r16, 0x203F	; 0x80203f <pOutMsg>
    38fc:	10 91 40 20 	lds	r17, 0x2040	; 0x802040 <pOutMsg+0x1>
    3900:	80 e0       	ldi	r24, 0x00	; 0
    3902:	0e 94 9a 2f 	call	0x5f34	; 0x5f34 <buildStatusPayload>
    3906:	f8 01       	movw	r30, r16
    3908:	82 ab       	std	Z+50, r24	; 0x32
    390a:	93 ab       	std	Z+51, r25	; 0x33
#else
			pOutMsg->DataValue = ZIRCON_CONFIG_CONNECT;
#endif
			
			iLen = sizeof(DMSMessage); // the length of data that is to be sent
    390c:	84 e3       	ldi	r24, 0x34	; 52
    390e:	90 e0       	ldi	r25, 0x00	; 0
    3910:	80 93 b1 26 	sts	0x26B1, r24	; 0x8026b1 <iLen>
    3914:	90 93 b2 26 	sts	0x26B2, r25	; 0x8026b2 <iLen+0x1>
			// Calculate the CRC
			//size_msghedder = (sizeof(MessageHeader) - 3);
			// This is Test Code
			//memcpy(&messageBufferIn_Check1[0], ((unsigned char *)  pOutMsg + 1) ,(sizeof(MessageHeader) - 3));
			pOutMsg->HeaderCRC = CalculateCRC(CRC16_WORD, ((unsigned char *) pOutMsg + 1), (sizeof(MessageHeader) - 3), 0x00);  // Sandeep Confirm this from Joe
    3918:	00 91 3f 20 	lds	r16, 0x203F	; 0x80203f <pOutMsg>
    391c:	10 91 40 20 	lds	r17, 0x2040	; 0x802040 <pOutMsg+0x1>
    3920:	80 91 3f 20 	lds	r24, 0x203F	; 0x80203f <pOutMsg>
    3924:	90 91 40 20 	lds	r25, 0x2040	; 0x802040 <pOutMsg+0x1>
    3928:	01 96       	adiw	r24, 0x01	; 1
    392a:	20 e0       	ldi	r18, 0x00	; 0
    392c:	30 e0       	ldi	r19, 0x00	; 0
    392e:	47 e0       	ldi	r20, 0x07	; 7
    3930:	50 e0       	ldi	r21, 0x00	; 0
    3932:	bc 01       	movw	r22, r24
    3934:	81 e0       	ldi	r24, 0x01	; 1
    3936:	90 ea       	ldi	r25, 0xA0	; 160
    3938:	0e 94 d2 0d 	call	0x1ba4	; 0x1ba4 <CalculateCRC>
    393c:	f8 01       	movw	r30, r16
    393e:	80 87       	std	Z+8, r24	; 0x08
    3940:	91 87       	std	Z+9, r25	; 0x09
			pOutMsg->DataCRC = CalculateCRC(CRC16_WORD, (unsigned char *)&(pOutMsg->DataCRC) + 2, pOutMsg->Len - 2, 0x00); // Confirm this from Joe
    3942:	00 91 3f 20 	lds	r16, 0x203F	; 0x80203f <pOutMsg>
    3946:	10 91 40 20 	lds	r17, 0x2040	; 0x802040 <pOutMsg+0x1>
    394a:	80 91 3f 20 	lds	r24, 0x203F	; 0x80203f <pOutMsg>
    394e:	90 91 40 20 	lds	r25, 0x2040	; 0x802040 <pOutMsg+0x1>
    3952:	fc 01       	movw	r30, r24
    3954:	86 81       	ldd	r24, Z+6	; 0x06
    3956:	97 81       	ldd	r25, Z+7	; 0x07
    3958:	ac 01       	movw	r20, r24
    395a:	42 50       	subi	r20, 0x02	; 2
    395c:	51 09       	sbc	r21, r1
    395e:	80 91 3f 20 	lds	r24, 0x203F	; 0x80203f <pOutMsg>
    3962:	90 91 40 20 	lds	r25, 0x2040	; 0x802040 <pOutMsg+0x1>
    3966:	0a 96       	adiw	r24, 0x0a	; 10
    3968:	02 96       	adiw	r24, 0x02	; 2
    396a:	20 e0       	ldi	r18, 0x00	; 0
    396c:	30 e0       	ldi	r19, 0x00	; 0
    396e:	bc 01       	movw	r22, r24
    3970:	81 e0       	ldi	r24, 0x01	; 1
    3972:	90 ea       	ldi	r25, 0xA0	; 160
    3974:	0e 94 d2 0d 	call	0x1ba4	; 0x1ba4 <CalculateCRC>
    3978:	f8 01       	movw	r30, r16
    397a:	82 87       	std	Z+10, r24	; 0x0a
    397c:	93 87       	std	Z+11, r25	; 0x0b
				
		break;
    397e:	35 c3       	rjmp	.+1642   	; 0x3fea <FormatAndSendSpecficCMD+0x806>
			// Assume that all the data may also be corrupt
			// A generic NACK is always in response to a command so we may be knowing some parameters
			// copy the data into out buffer since most of it is not changed
			// but this could arise in  case when the command received is corrupted

			memset(&messageBufferOut[0],0 ,sizeof(messageBufferOut));
    3980:	44 e3       	ldi	r20, 0x34	; 52
    3982:	50 e0       	ldi	r21, 0x00	; 0
    3984:	60 e0       	ldi	r22, 0x00	; 0
    3986:	70 e0       	ldi	r23, 0x00	; 0
    3988:	88 e7       	ldi	r24, 0x78	; 120
    398a:	96 e2       	ldi	r25, 0x26	; 38
    398c:	0e 94 57 51 	call	0xa2ae	; 0xa2ae <memset>
			// at this point We don't know the Endianness we will have to figure that out
			pOutMsg->StartFlag = 0x7E;	
    3990:	80 91 3f 20 	lds	r24, 0x203F	; 0x80203f <pOutMsg>
    3994:	90 91 40 20 	lds	r25, 0x2040	; 0x802040 <pOutMsg+0x1>
    3998:	2e e7       	ldi	r18, 0x7E	; 126
    399a:	fc 01       	movw	r30, r24
    399c:	20 83       	st	Z, r18
			pOutMsg->HostEndianType = 0x00;
    399e:	80 91 3f 20 	lds	r24, 0x203F	; 0x80203f <pOutMsg>
    39a2:	90 91 40 20 	lds	r25, 0x2040	; 0x802040 <pOutMsg+0x1>
    39a6:	fc 01       	movw	r30, r24
    39a8:	11 82       	std	Z+1, r1	; 0x01
			pOutMsg->PCode = ZIRCON_GENERIC_NACK;
    39aa:	80 91 3f 20 	lds	r24, 0x203F	; 0x80203f <pOutMsg>
    39ae:	90 91 40 20 	lds	r25, 0x2040	; 0x802040 <pOutMsg+0x1>
    39b2:	27 e1       	ldi	r18, 0x17	; 23
    39b4:	3d e3       	ldi	r19, 0x3D	; 61
    39b6:	fc 01       	movw	r30, r24
    39b8:	26 a7       	std	Z+46, r18	; 0x2e
    39ba:	37 a7       	std	Z+47, r19	; 0x2f
			pOutMsg->CCode = BIT_CCODE_REPLY | ZIRCON_SET_SYSCONFIG;		// it is a response
    39bc:	80 91 3f 20 	lds	r24, 0x203F	; 0x80203f <pOutMsg>
    39c0:	90 91 40 20 	lds	r25, 0x2040	; 0x802040 <pOutMsg+0x1>
    39c4:	20 e0       	ldi	r18, 0x00	; 0
    39c6:	36 e8       	ldi	r19, 0x86	; 134
    39c8:	fc 01       	movw	r30, r24
    39ca:	24 a7       	std	Z+44, r18	; 0x2c
    39cc:	35 a7       	std	Z+45, r19	; 0x2d
				// not an HostFEP or is in Little Endian
				pOutMsg->Len = sizeof(ExtHeader);	//ignore data
			}
			*/
			// Since the Payload will be corrupted
			pOutMsg->Len = (sizeof(ExtHeader) + sizeof(DataPayload));
    39ce:	80 91 3f 20 	lds	r24, 0x203F	; 0x80203f <pOutMsg>
    39d2:	90 91 40 20 	lds	r25, 0x2040	; 0x802040 <pOutMsg+0x1>
    39d6:	2a e2       	ldi	r18, 0x2A	; 42
    39d8:	30 e0       	ldi	r19, 0x00	; 0
    39da:	fc 01       	movw	r30, r24
    39dc:	26 83       	std	Z+6, r18	; 0x06
    39de:	37 83       	std	Z+7, r19	; 0x07
#if EVOLVESTORE
			pOutMsg->DestAddress = EVOLVE_SELF_ADDRESS;
    39e0:	80 91 3f 20 	lds	r24, 0x203F	; 0x80203f <pOutMsg>
    39e4:	90 91 40 20 	lds	r25, 0x2040	; 0x802040 <pOutMsg+0x1>
    39e8:	2f e0       	ldi	r18, 0x0F	; 15
    39ea:	fc 01       	movw	r30, r24
    39ec:	22 83       	std	Z+2, r18	; 0x02
#else			
			pOutMsg->DestAddress = DMS_ADDRESS;
#endif
			pOutMsg->SourceAddress = THORITE_ADDRESS;
    39ee:	80 91 3f 20 	lds	r24, 0x203F	; 0x80203f <pOutMsg>
    39f2:	90 91 40 20 	lds	r25, 0x2040	; 0x802040 <pOutMsg+0x1>
    39f6:	fc 01       	movw	r30, r24
    39f8:	13 82       	std	Z+3, r1	; 0x03
			//pOutMsg->CCode |= BIT_CCODE_REPLY;		// it is a response
			pOutMsg->Sequence &= ~BIT_SEQ_ACK;		// it is a NAK Imp Note Nak is a command in sequence
    39fa:	80 91 3f 20 	lds	r24, 0x203F	; 0x80203f <pOutMsg>
    39fe:	90 91 40 20 	lds	r25, 0x2040	; 0x802040 <pOutMsg+0x1>
    3a02:	20 91 3f 20 	lds	r18, 0x203F	; 0x80203f <pOutMsg>
    3a06:	30 91 40 20 	lds	r19, 0x2040	; 0x802040 <pOutMsg+0x1>
    3a0a:	f9 01       	movw	r30, r18
    3a0c:	24 81       	ldd	r18, Z+4	; 0x04
    3a0e:	2f 77       	andi	r18, 0x7F	; 127
    3a10:	fc 01       	movw	r30, r24
    3a12:	24 83       	std	Z+4, r18	; 0x04
			// sachin asked for this change to remove the NACK bit, DMS does not work properly with this change
			//pOutMsg->Sequence |= BIT_SEQ_ACK;  
#if EVOLVESTORE
			pOutMsg->Type = 0xE0; // Only one Type 0X0E
    3a14:	80 91 3f 20 	lds	r24, 0x203F	; 0x80203f <pOutMsg>
    3a18:	90 91 40 20 	lds	r25, 0x2040	; 0x802040 <pOutMsg+0x1>
    3a1c:	20 ee       	ldi	r18, 0xE0	; 224
    3a1e:	fc 01       	movw	r30, r24
    3a20:	25 83       	std	Z+5, r18	; 0x05
#else
			pOutMsg->Type = 0x0E;
#endif
			// T Code is always u16
			pOutMsg->TCode = u16; //  always unsigned 16
    3a22:	80 91 3f 20 	lds	r24, 0x203F	; 0x80203f <pOutMsg>
    3a26:	90 91 40 20 	lds	r25, 0x2040	; 0x802040 <pOutMsg+0x1>
    3a2a:	22 e0       	ldi	r18, 0x02	; 2
    3a2c:	30 e0       	ldi	r19, 0x00	; 0
    3a2e:	fc 01       	movw	r30, r24
    3a30:	20 ab       	std	Z+48, r18	; 0x30
    3a32:	31 ab       	std	Z+49, r19	; 0x31
			iLen = pOutMsg->Len + sizeof(MessageHeader);
    3a34:	80 91 3f 20 	lds	r24, 0x203F	; 0x80203f <pOutMsg>
    3a38:	90 91 40 20 	lds	r25, 0x2040	; 0x802040 <pOutMsg+0x1>
    3a3c:	fc 01       	movw	r30, r24
    3a3e:	86 81       	ldd	r24, Z+6	; 0x06
    3a40:	97 81       	ldd	r25, Z+7	; 0x07
    3a42:	0a 96       	adiw	r24, 0x0a	; 10
    3a44:	80 93 b1 26 	sts	0x26B1, r24	; 0x8026b1 <iLen>
    3a48:	90 93 b2 26 	sts	0x26B2, r25	; 0x8026b2 <iLen+0x1>
			
			// calculate the CRC
			pOutMsg->HeaderCRC = CalculateCRC(CRC16_WORD, (unsigned char *)(pOutMsg + 1), (sizeof(MessageHeader) - 3), 0x00);  // Sandeep Confirm this from Joe
    3a4c:	00 91 3f 20 	lds	r16, 0x203F	; 0x80203f <pOutMsg>
    3a50:	10 91 40 20 	lds	r17, 0x2040	; 0x802040 <pOutMsg+0x1>
    3a54:	80 91 3f 20 	lds	r24, 0x203F	; 0x80203f <pOutMsg>
    3a58:	90 91 40 20 	lds	r25, 0x2040	; 0x802040 <pOutMsg+0x1>
    3a5c:	c4 96       	adiw	r24, 0x34	; 52
    3a5e:	20 e0       	ldi	r18, 0x00	; 0
    3a60:	30 e0       	ldi	r19, 0x00	; 0
    3a62:	47 e0       	ldi	r20, 0x07	; 7
    3a64:	50 e0       	ldi	r21, 0x00	; 0
    3a66:	bc 01       	movw	r22, r24
    3a68:	81 e0       	ldi	r24, 0x01	; 1
    3a6a:	90 ea       	ldi	r25, 0xA0	; 160
    3a6c:	0e 94 d2 0d 	call	0x1ba4	; 0x1ba4 <CalculateCRC>
    3a70:	f8 01       	movw	r30, r16
    3a72:	80 87       	std	Z+8, r24	; 0x08
    3a74:	91 87       	std	Z+9, r25	; 0x09
			pOutMsg->DataCRC = CalculateCRC(CRC16_WORD, (unsigned char *)&(pOutMsg->DataCRC) + 2, pOutMsg->Len - 2, 0x00); // Confirm this from Joe
    3a76:	00 91 3f 20 	lds	r16, 0x203F	; 0x80203f <pOutMsg>
    3a7a:	10 91 40 20 	lds	r17, 0x2040	; 0x802040 <pOutMsg+0x1>
    3a7e:	80 91 3f 20 	lds	r24, 0x203F	; 0x80203f <pOutMsg>
    3a82:	90 91 40 20 	lds	r25, 0x2040	; 0x802040 <pOutMsg+0x1>
    3a86:	fc 01       	movw	r30, r24
    3a88:	86 81       	ldd	r24, Z+6	; 0x06
    3a8a:	97 81       	ldd	r25, Z+7	; 0x07
    3a8c:	ac 01       	movw	r20, r24
    3a8e:	42 50       	subi	r20, 0x02	; 2
    3a90:	51 09       	sbc	r21, r1
    3a92:	80 91 3f 20 	lds	r24, 0x203F	; 0x80203f <pOutMsg>
    3a96:	90 91 40 20 	lds	r25, 0x2040	; 0x802040 <pOutMsg+0x1>
    3a9a:	0a 96       	adiw	r24, 0x0a	; 10
    3a9c:	02 96       	adiw	r24, 0x02	; 2
    3a9e:	20 e0       	ldi	r18, 0x00	; 0
    3aa0:	30 e0       	ldi	r19, 0x00	; 0
    3aa2:	bc 01       	movw	r22, r24
    3aa4:	81 e0       	ldi	r24, 0x01	; 1
    3aa6:	90 ea       	ldi	r25, 0xA0	; 160
    3aa8:	0e 94 d2 0d 	call	0x1ba4	; 0x1ba4 <CalculateCRC>
    3aac:	f8 01       	movw	r30, r16
    3aae:	82 87       	std	Z+10, r24	; 0x0a
    3ab0:	93 87       	std	Z+11, r25	; 0x0b
				//restore to Big Endian for Host Message only
				ChangeEmeraldEndian(messageBufferOut, 0xFF); //change back to Big Endian
			}//end if
			*/
				
		break;
    3ab2:	9b c2       	rjmp	.+1334   	; 0x3fea <FormatAndSendSpecficCMD+0x806>
#if EVOLVESTORE
		// This is the status message sent to the Evolve reader every 15 seconds. The
		// payload of this message is a bit mapped status.
		case	ZIRCON_CONFIG_STATUS :

			memset(&messageBufferOut[0],0 ,sizeof(messageBufferOut));
    3ab4:	44 e3       	ldi	r20, 0x34	; 52
    3ab6:	50 e0       	ldi	r21, 0x00	; 0
    3ab8:	60 e0       	ldi	r22, 0x00	; 0
    3aba:	70 e0       	ldi	r23, 0x00	; 0
    3abc:	88 e7       	ldi	r24, 0x78	; 120
    3abe:	96 e2       	ldi	r25, 0x26	; 38
    3ac0:	0e 94 57 51 	call	0xa2ae	; 0xa2ae <memset>
			// AN ACK to connect
			pOutMsg->StartFlag = 0x7E;
    3ac4:	80 91 3f 20 	lds	r24, 0x203F	; 0x80203f <pOutMsg>
    3ac8:	90 91 40 20 	lds	r25, 0x2040	; 0x802040 <pOutMsg+0x1>
    3acc:	2e e7       	ldi	r18, 0x7E	; 126
    3ace:	fc 01       	movw	r30, r24
    3ad0:	20 83       	st	Z, r18
			// at this point We dont know the Endianness we will have to figure that out
			pOutMsg->HostEndianType = 0x00;
    3ad2:	80 91 3f 20 	lds	r24, 0x203F	; 0x80203f <pOutMsg>
    3ad6:	90 91 40 20 	lds	r25, 0x2040	; 0x802040 <pOutMsg+0x1>
    3ada:	fc 01       	movw	r30, r24
    3adc:	11 82       	std	Z+1, r1	; 0x01
			pOutMsg->DestAddress = EVOLVE_SELF_ADDRESS; // THORITE_ADDRESS;  //DMS_ADDRESS;
    3ade:	80 91 3f 20 	lds	r24, 0x203F	; 0x80203f <pOutMsg>
    3ae2:	90 91 40 20 	lds	r25, 0x2040	; 0x802040 <pOutMsg+0x1>
    3ae6:	2f e0       	ldi	r18, 0x0F	; 15
    3ae8:	fc 01       	movw	r30, r24
    3aea:	22 83       	std	Z+2, r18	; 0x02
			pOutMsg->SourceAddress = THORITE_ADDRESS;
    3aec:	80 91 3f 20 	lds	r24, 0x203F	; 0x80203f <pOutMsg>
    3af0:	90 91 40 20 	lds	r25, 0x2040	; 0x802040 <pOutMsg+0x1>
    3af4:	fc 01       	movw	r30, r24
    3af6:	13 82       	std	Z+3, r1	; 0x03
			pOutMsg->Sequence = 0; // Sequence no is zero at this point
    3af8:	80 91 3f 20 	lds	r24, 0x203F	; 0x80203f <pOutMsg>
    3afc:	90 91 40 20 	lds	r25, 0x2040	; 0x802040 <pOutMsg+0x1>
    3b00:	fc 01       	movw	r30, r24
    3b02:	14 82       	std	Z+4, r1	; 0x04
			//pOutMsg->Sequence |= BIT_SEQ_ACK;	//it is a ACK Sequence no is zero at this point
			//pOutMsg->Type = 0x0E; // Only one Type 0X0E
			pOutMsg->Type = 0xE0; // Only one Type 0X0E
    3b04:	80 91 3f 20 	lds	r24, 0x203F	; 0x80203f <pOutMsg>
    3b08:	90 91 40 20 	lds	r25, 0x2040	; 0x802040 <pOutMsg+0x1>
    3b0c:	20 ee       	ldi	r18, 0xE0	; 224
    3b0e:	fc 01       	movw	r30, r24
    3b10:	25 83       	std	Z+5, r18	; 0x05
			pOutMsg->CCode = ZIRCON_GET_SYSCONFIG;		// it is a response
    3b12:	80 91 3f 20 	lds	r24, 0x203F	; 0x80203f <pOutMsg>
    3b16:	90 91 40 20 	lds	r25, 0x2040	; 0x802040 <pOutMsg+0x1>
    3b1a:	21 e0       	ldi	r18, 0x01	; 1
    3b1c:	36 e0       	ldi	r19, 0x06	; 6
    3b1e:	fc 01       	movw	r30, r24
    3b20:	24 a7       	std	Z+44, r18	; 0x2c
    3b22:	35 a7       	std	Z+45, r19	; 0x2d
			pOutMsg->Len = (sizeof(ExtHeader) + sizeof(DataPayload));
    3b24:	80 91 3f 20 	lds	r24, 0x203F	; 0x80203f <pOutMsg>
    3b28:	90 91 40 20 	lds	r25, 0x2040	; 0x802040 <pOutMsg+0x1>
    3b2c:	2a e2       	ldi	r18, 0x2A	; 42
    3b2e:	30 e0       	ldi	r19, 0x00	; 0
    3b30:	fc 01       	movw	r30, r24
    3b32:	26 83       	std	Z+6, r18	; 0x06
    3b34:	37 83       	std	Z+7, r19	; 0x07
			pOutMsg->PCode = ZIRCON_CONFIG_STATUS;
    3b36:	80 91 3f 20 	lds	r24, 0x203F	; 0x80203f <pOutMsg>
    3b3a:	90 91 40 20 	lds	r25, 0x2040	; 0x802040 <pOutMsg+0x1>
    3b3e:	2f e1       	ldi	r18, 0x1F	; 31
    3b40:	3d e3       	ldi	r19, 0x3D	; 61
    3b42:	fc 01       	movw	r30, r24
    3b44:	26 a7       	std	Z+46, r18	; 0x2e
    3b46:	37 a7       	std	Z+47, r19	; 0x2f
			pOutMsg->TCode = u16; //  always unsigned 16
    3b48:	80 91 3f 20 	lds	r24, 0x203F	; 0x80203f <pOutMsg>
    3b4c:	90 91 40 20 	lds	r25, 0x2040	; 0x802040 <pOutMsg+0x1>
    3b50:	22 e0       	ldi	r18, 0x02	; 2
    3b52:	30 e0       	ldi	r19, 0x00	; 0
    3b54:	fc 01       	movw	r30, r24
    3b56:	20 ab       	std	Z+48, r18	; 0x30
    3b58:	31 ab       	std	Z+49, r19	; 0x31
			// Test
			pOutMsg->DataValue = buildStatusPayload(PAYLOAD_GET_STATUS);
    3b5a:	00 91 3f 20 	lds	r16, 0x203F	; 0x80203f <pOutMsg>
    3b5e:	10 91 40 20 	lds	r17, 0x2040	; 0x802040 <pOutMsg+0x1>
    3b62:	80 e0       	ldi	r24, 0x00	; 0
    3b64:	0e 94 9a 2f 	call	0x5f34	; 0x5f34 <buildStatusPayload>
    3b68:	f8 01       	movw	r30, r16
    3b6a:	82 ab       	std	Z+50, r24	; 0x32
    3b6c:	93 ab       	std	Z+51, r25	; 0x33

			iLen = sizeof(DMSMessage); // the length of data that is to be sent
    3b6e:	84 e3       	ldi	r24, 0x34	; 52
    3b70:	90 e0       	ldi	r25, 0x00	; 0
    3b72:	80 93 b1 26 	sts	0x26B1, r24	; 0x8026b1 <iLen>
    3b76:	90 93 b2 26 	sts	0x26B2, r25	; 0x8026b2 <iLen+0x1>
			// Calculate the CRC
			//size_msghedder = (sizeof(MessageHeader) - 3);
			// This is Test Code
			//memcpy(&messageBufferIn_Check1[0], ((unsigned char *)  pOutMsg + 1) ,(sizeof(MessageHeader) - 3));
			pOutMsg->HeaderCRC = CalculateCRC(CRC16_WORD, ((unsigned char *) pOutMsg + 1), (sizeof(MessageHeader) - 3), 0x00);  // Sandeep Confirm this from Joe
    3b7a:	00 91 3f 20 	lds	r16, 0x203F	; 0x80203f <pOutMsg>
    3b7e:	10 91 40 20 	lds	r17, 0x2040	; 0x802040 <pOutMsg+0x1>
    3b82:	80 91 3f 20 	lds	r24, 0x203F	; 0x80203f <pOutMsg>
    3b86:	90 91 40 20 	lds	r25, 0x2040	; 0x802040 <pOutMsg+0x1>
    3b8a:	01 96       	adiw	r24, 0x01	; 1
    3b8c:	20 e0       	ldi	r18, 0x00	; 0
    3b8e:	30 e0       	ldi	r19, 0x00	; 0
    3b90:	47 e0       	ldi	r20, 0x07	; 7
    3b92:	50 e0       	ldi	r21, 0x00	; 0
    3b94:	bc 01       	movw	r22, r24
    3b96:	81 e0       	ldi	r24, 0x01	; 1
    3b98:	90 ea       	ldi	r25, 0xA0	; 160
    3b9a:	0e 94 d2 0d 	call	0x1ba4	; 0x1ba4 <CalculateCRC>
    3b9e:	f8 01       	movw	r30, r16
    3ba0:	80 87       	std	Z+8, r24	; 0x08
    3ba2:	91 87       	std	Z+9, r25	; 0x09
			pOutMsg->DataCRC = CalculateCRC(CRC16_WORD, (unsigned char *)&(pOutMsg->DataCRC) + 2, pOutMsg->Len - 2, 0x00); // Confirm this from Joe
    3ba4:	00 91 3f 20 	lds	r16, 0x203F	; 0x80203f <pOutMsg>
    3ba8:	10 91 40 20 	lds	r17, 0x2040	; 0x802040 <pOutMsg+0x1>
    3bac:	80 91 3f 20 	lds	r24, 0x203F	; 0x80203f <pOutMsg>
    3bb0:	90 91 40 20 	lds	r25, 0x2040	; 0x802040 <pOutMsg+0x1>
    3bb4:	fc 01       	movw	r30, r24
    3bb6:	86 81       	ldd	r24, Z+6	; 0x06
    3bb8:	97 81       	ldd	r25, Z+7	; 0x07
    3bba:	ac 01       	movw	r20, r24
    3bbc:	42 50       	subi	r20, 0x02	; 2
    3bbe:	51 09       	sbc	r21, r1
    3bc0:	80 91 3f 20 	lds	r24, 0x203F	; 0x80203f <pOutMsg>
    3bc4:	90 91 40 20 	lds	r25, 0x2040	; 0x802040 <pOutMsg+0x1>
    3bc8:	0a 96       	adiw	r24, 0x0a	; 10
    3bca:	02 96       	adiw	r24, 0x02	; 2
    3bcc:	20 e0       	ldi	r18, 0x00	; 0
    3bce:	30 e0       	ldi	r19, 0x00	; 0
    3bd0:	bc 01       	movw	r22, r24
    3bd2:	81 e0       	ldi	r24, 0x01	; 1
    3bd4:	90 ea       	ldi	r25, 0xA0	; 160
    3bd6:	0e 94 d2 0d 	call	0x1ba4	; 0x1ba4 <CalculateCRC>
    3bda:	f8 01       	movw	r30, r16
    3bdc:	82 87       	std	Z+10, r24	; 0x0a
    3bde:	93 87       	std	Z+11, r25	; 0x0b

		break;
    3be0:	04 c2       	rjmp	.+1032   	; 0x3fea <FormatAndSendSpecficCMD+0x806>
		case	ZIRCON_CONFIG_SOFT_INTERLOCK :

			memset(&messageBufferOut[0],0 ,sizeof(messageBufferOut));
    3be2:	44 e3       	ldi	r20, 0x34	; 52
    3be4:	50 e0       	ldi	r21, 0x00	; 0
    3be6:	60 e0       	ldi	r22, 0x00	; 0
    3be8:	70 e0       	ldi	r23, 0x00	; 0
    3bea:	88 e7       	ldi	r24, 0x78	; 120
    3bec:	96 e2       	ldi	r25, 0x26	; 38
    3bee:	0e 94 57 51 	call	0xa2ae	; 0xa2ae <memset>
			// AN ACK to connect
			pOutMsg->StartFlag = 0x7E;
    3bf2:	80 91 3f 20 	lds	r24, 0x203F	; 0x80203f <pOutMsg>
    3bf6:	90 91 40 20 	lds	r25, 0x2040	; 0x802040 <pOutMsg+0x1>
    3bfa:	2e e7       	ldi	r18, 0x7E	; 126
    3bfc:	fc 01       	movw	r30, r24
    3bfe:	20 83       	st	Z, r18
			// at this point We dont know the Endianness we will have to figure that out
			pOutMsg->HostEndianType = 0x00;
    3c00:	80 91 3f 20 	lds	r24, 0x203F	; 0x80203f <pOutMsg>
    3c04:	90 91 40 20 	lds	r25, 0x2040	; 0x802040 <pOutMsg+0x1>
    3c08:	fc 01       	movw	r30, r24
    3c0a:	11 82       	std	Z+1, r1	; 0x01
			pOutMsg->DestAddress = EVOLVE_SELF_ADDRESS; // THORITE_ADDRESS;  //DMS_ADDRESS;
    3c0c:	80 91 3f 20 	lds	r24, 0x203F	; 0x80203f <pOutMsg>
    3c10:	90 91 40 20 	lds	r25, 0x2040	; 0x802040 <pOutMsg+0x1>
    3c14:	2f e0       	ldi	r18, 0x0F	; 15
    3c16:	fc 01       	movw	r30, r24
    3c18:	22 83       	std	Z+2, r18	; 0x02
			pOutMsg->SourceAddress = THORITE_ADDRESS;
    3c1a:	80 91 3f 20 	lds	r24, 0x203F	; 0x80203f <pOutMsg>
    3c1e:	90 91 40 20 	lds	r25, 0x2040	; 0x802040 <pOutMsg+0x1>
    3c22:	fc 01       	movw	r30, r24
    3c24:	13 82       	std	Z+3, r1	; 0x03
			pOutMsg->Sequence = globalSequence; // Sequence no is zero at this point
    3c26:	80 91 3f 20 	lds	r24, 0x203F	; 0x80203f <pOutMsg>
    3c2a:	90 91 40 20 	lds	r25, 0x2040	; 0x802040 <pOutMsg+0x1>
    3c2e:	20 91 fa 24 	lds	r18, 0x24FA	; 0x8024fa <globalSequence>
    3c32:	fc 01       	movw	r30, r24
    3c34:	24 83       	std	Z+4, r18	; 0x04
			pOutMsg->Sequence |= BIT_SEQ_ACK;	//it is a ACK Sequence no is zero at this point
    3c36:	80 91 3f 20 	lds	r24, 0x203F	; 0x80203f <pOutMsg>
    3c3a:	90 91 40 20 	lds	r25, 0x2040	; 0x802040 <pOutMsg+0x1>
    3c3e:	20 91 3f 20 	lds	r18, 0x203F	; 0x80203f <pOutMsg>
    3c42:	30 91 40 20 	lds	r19, 0x2040	; 0x802040 <pOutMsg+0x1>
    3c46:	f9 01       	movw	r30, r18
    3c48:	24 81       	ldd	r18, Z+4	; 0x04
    3c4a:	20 68       	ori	r18, 0x80	; 128
    3c4c:	fc 01       	movw	r30, r24
    3c4e:	24 83       	std	Z+4, r18	; 0x04
			//pOutMsg->Type = 0x0E; // Only one Type 0X0E
			pOutMsg->Type = 0xE0; // Only one Type 0X0E
    3c50:	80 91 3f 20 	lds	r24, 0x203F	; 0x80203f <pOutMsg>
    3c54:	90 91 40 20 	lds	r25, 0x2040	; 0x802040 <pOutMsg+0x1>
    3c58:	20 ee       	ldi	r18, 0xE0	; 224
    3c5a:	fc 01       	movw	r30, r24
    3c5c:	25 83       	std	Z+5, r18	; 0x05
			pOutMsg->CCode = BIT_CCODE_REPLY | ZIRCON_SET_SYSCONFIG;		// it is a response
    3c5e:	80 91 3f 20 	lds	r24, 0x203F	; 0x80203f <pOutMsg>
    3c62:	90 91 40 20 	lds	r25, 0x2040	; 0x802040 <pOutMsg+0x1>
    3c66:	20 e0       	ldi	r18, 0x00	; 0
    3c68:	36 e8       	ldi	r19, 0x86	; 134
    3c6a:	fc 01       	movw	r30, r24
    3c6c:	24 a7       	std	Z+44, r18	; 0x2c
    3c6e:	35 a7       	std	Z+45, r19	; 0x2d
			pOutMsg->Len = (sizeof(ExtHeader) + sizeof(DataPayload));
    3c70:	80 91 3f 20 	lds	r24, 0x203F	; 0x80203f <pOutMsg>
    3c74:	90 91 40 20 	lds	r25, 0x2040	; 0x802040 <pOutMsg+0x1>
    3c78:	2a e2       	ldi	r18, 0x2A	; 42
    3c7a:	30 e0       	ldi	r19, 0x00	; 0
    3c7c:	fc 01       	movw	r30, r24
    3c7e:	26 83       	std	Z+6, r18	; 0x06
    3c80:	37 83       	std	Z+7, r19	; 0x07
			pOutMsg->PCode = ZIRCON_CONFIG_SOFT_INTERLOCK;
    3c82:	80 91 3f 20 	lds	r24, 0x203F	; 0x80203f <pOutMsg>
    3c86:	90 91 40 20 	lds	r25, 0x2040	; 0x802040 <pOutMsg+0x1>
    3c8a:	28 e2       	ldi	r18, 0x28	; 40
    3c8c:	3d e3       	ldi	r19, 0x3D	; 61
    3c8e:	fc 01       	movw	r30, r24
    3c90:	26 a7       	std	Z+46, r18	; 0x2e
    3c92:	37 a7       	std	Z+47, r19	; 0x2f
			pOutMsg->TCode = u16; //  always unsigned 16
    3c94:	80 91 3f 20 	lds	r24, 0x203F	; 0x80203f <pOutMsg>
    3c98:	90 91 40 20 	lds	r25, 0x2040	; 0x802040 <pOutMsg+0x1>
    3c9c:	22 e0       	ldi	r18, 0x02	; 2
    3c9e:	30 e0       	ldi	r19, 0x00	; 0
    3ca0:	fc 01       	movw	r30, r24
    3ca2:	20 ab       	std	Z+48, r18	; 0x30
    3ca4:	31 ab       	std	Z+49, r19	; 0x31
			// it will be SOFT_INTERLOCK_DISABLE if 0x7F is received and SOFT_INTERLOCK_ENABLE is received 0X7A
			if( SOFT_INTERLOCK_DISABLE == config_parameters.config_soft_interlock)
    3ca6:	80 91 3b 26 	lds	r24, 0x263B	; 0x80263b <config_parameters+0x32>
    3caa:	90 91 3c 26 	lds	r25, 0x263C	; 0x80263c <config_parameters+0x33>
    3cae:	89 2b       	or	r24, r25
    3cb0:	59 f4       	brne	.+22     	; 0x3cc8 <FormatAndSendSpecficCMD+0x4e4>
			{
				pOutMsg->DataValue = buildStatusPayload(PAYLOAD_GET_STATUS);
    3cb2:	00 91 3f 20 	lds	r16, 0x203F	; 0x80203f <pOutMsg>
    3cb6:	10 91 40 20 	lds	r17, 0x2040	; 0x802040 <pOutMsg+0x1>
    3cba:	80 e0       	ldi	r24, 0x00	; 0
    3cbc:	0e 94 9a 2f 	call	0x5f34	; 0x5f34 <buildStatusPayload>
    3cc0:	f8 01       	movw	r30, r16
    3cc2:	82 ab       	std	Z+50, r24	; 0x32
    3cc4:	93 ab       	std	Z+51, r25	; 0x33
    3cc6:	0b c0       	rjmp	.+22     	; 0x3cde <FormatAndSendSpecficCMD+0x4fa>
			}
			else
			{
				pOutMsg->DataValue = config_parameters.config_soft_interlock;
    3cc8:	80 91 3f 20 	lds	r24, 0x203F	; 0x80203f <pOutMsg>
    3ccc:	90 91 40 20 	lds	r25, 0x2040	; 0x802040 <pOutMsg+0x1>
    3cd0:	20 91 3b 26 	lds	r18, 0x263B	; 0x80263b <config_parameters+0x32>
    3cd4:	30 91 3c 26 	lds	r19, 0x263C	; 0x80263c <config_parameters+0x33>
    3cd8:	fc 01       	movw	r30, r24
    3cda:	22 ab       	std	Z+50, r18	; 0x32
    3cdc:	33 ab       	std	Z+51, r19	; 0x33
			}
		
			iLen = sizeof(DMSMessage); // the length of data that is to be sent
    3cde:	84 e3       	ldi	r24, 0x34	; 52
    3ce0:	90 e0       	ldi	r25, 0x00	; 0
    3ce2:	80 93 b1 26 	sts	0x26B1, r24	; 0x8026b1 <iLen>
    3ce6:	90 93 b2 26 	sts	0x26B2, r25	; 0x8026b2 <iLen+0x1>
			// Calculate the CRC
			//size_msghedder = (sizeof(MessageHeader) - 3);
			// This is Test Code
			//memcpy(&messageBufferIn_Check1[0], ((unsigned char *)  pOutMsg + 1) ,(sizeof(MessageHeader) - 3));
			pOutMsg->HeaderCRC = CalculateCRC(CRC16_WORD, ((unsigned char *) pOutMsg + 1), (sizeof(MessageHeader) - 3), 0x00);  // Sandeep Confirm this from Joe
    3cea:	00 91 3f 20 	lds	r16, 0x203F	; 0x80203f <pOutMsg>
    3cee:	10 91 40 20 	lds	r17, 0x2040	; 0x802040 <pOutMsg+0x1>
    3cf2:	80 91 3f 20 	lds	r24, 0x203F	; 0x80203f <pOutMsg>
    3cf6:	90 91 40 20 	lds	r25, 0x2040	; 0x802040 <pOutMsg+0x1>
    3cfa:	01 96       	adiw	r24, 0x01	; 1
    3cfc:	20 e0       	ldi	r18, 0x00	; 0
    3cfe:	30 e0       	ldi	r19, 0x00	; 0
    3d00:	47 e0       	ldi	r20, 0x07	; 7
    3d02:	50 e0       	ldi	r21, 0x00	; 0
    3d04:	bc 01       	movw	r22, r24
    3d06:	81 e0       	ldi	r24, 0x01	; 1
    3d08:	90 ea       	ldi	r25, 0xA0	; 160
    3d0a:	0e 94 d2 0d 	call	0x1ba4	; 0x1ba4 <CalculateCRC>
    3d0e:	f8 01       	movw	r30, r16
    3d10:	80 87       	std	Z+8, r24	; 0x08
    3d12:	91 87       	std	Z+9, r25	; 0x09
			pOutMsg->DataCRC = CalculateCRC(CRC16_WORD, (unsigned char *)&(pOutMsg->DataCRC) + 2, pOutMsg->Len - 2, 0x00); // Confirm this from Joe
    3d14:	00 91 3f 20 	lds	r16, 0x203F	; 0x80203f <pOutMsg>
    3d18:	10 91 40 20 	lds	r17, 0x2040	; 0x802040 <pOutMsg+0x1>
    3d1c:	80 91 3f 20 	lds	r24, 0x203F	; 0x80203f <pOutMsg>
    3d20:	90 91 40 20 	lds	r25, 0x2040	; 0x802040 <pOutMsg+0x1>
    3d24:	fc 01       	movw	r30, r24
    3d26:	86 81       	ldd	r24, Z+6	; 0x06
    3d28:	97 81       	ldd	r25, Z+7	; 0x07
    3d2a:	ac 01       	movw	r20, r24
    3d2c:	42 50       	subi	r20, 0x02	; 2
    3d2e:	51 09       	sbc	r21, r1
    3d30:	80 91 3f 20 	lds	r24, 0x203F	; 0x80203f <pOutMsg>
    3d34:	90 91 40 20 	lds	r25, 0x2040	; 0x802040 <pOutMsg+0x1>
    3d38:	0a 96       	adiw	r24, 0x0a	; 10
    3d3a:	02 96       	adiw	r24, 0x02	; 2
    3d3c:	20 e0       	ldi	r18, 0x00	; 0
    3d3e:	30 e0       	ldi	r19, 0x00	; 0
    3d40:	bc 01       	movw	r22, r24
    3d42:	81 e0       	ldi	r24, 0x01	; 1
    3d44:	90 ea       	ldi	r25, 0xA0	; 160
    3d46:	0e 94 d2 0d 	call	0x1ba4	; 0x1ba4 <CalculateCRC>
    3d4a:	f8 01       	movw	r30, r16
    3d4c:	82 87       	std	Z+10, r24	; 0x0a
    3d4e:	93 87       	std	Z+11, r25	; 0x0b

		break;
    3d50:	4c c1       	rjmp	.+664    	; 0x3fea <FormatAndSendSpecficCMD+0x806>
		case	ZIRCON_CONFIG_ALARM_PING :

			memset(&messageBufferOut[0],0 ,sizeof(messageBufferOut));
    3d52:	44 e3       	ldi	r20, 0x34	; 52
    3d54:	50 e0       	ldi	r21, 0x00	; 0
    3d56:	60 e0       	ldi	r22, 0x00	; 0
    3d58:	70 e0       	ldi	r23, 0x00	; 0
    3d5a:	88 e7       	ldi	r24, 0x78	; 120
    3d5c:	96 e2       	ldi	r25, 0x26	; 38
    3d5e:	0e 94 57 51 	call	0xa2ae	; 0xa2ae <memset>
			// AN ACK to connect
			pOutMsg->StartFlag = 0x7E;
    3d62:	80 91 3f 20 	lds	r24, 0x203F	; 0x80203f <pOutMsg>
    3d66:	90 91 40 20 	lds	r25, 0x2040	; 0x802040 <pOutMsg+0x1>
    3d6a:	2e e7       	ldi	r18, 0x7E	; 126
    3d6c:	fc 01       	movw	r30, r24
    3d6e:	20 83       	st	Z, r18
			// at this point We dont know the Endianness we will have to figure that out
			pOutMsg->HostEndianType = 0x00;
    3d70:	80 91 3f 20 	lds	r24, 0x203F	; 0x80203f <pOutMsg>
    3d74:	90 91 40 20 	lds	r25, 0x2040	; 0x802040 <pOutMsg+0x1>
    3d78:	fc 01       	movw	r30, r24
    3d7a:	11 82       	std	Z+1, r1	; 0x01
			pOutMsg->DestAddress = EVOLVE_SELF_ADDRESS; // THORITE_ADDRESS;  //DMS_ADDRESS;
    3d7c:	80 91 3f 20 	lds	r24, 0x203F	; 0x80203f <pOutMsg>
    3d80:	90 91 40 20 	lds	r25, 0x2040	; 0x802040 <pOutMsg+0x1>
    3d84:	2f e0       	ldi	r18, 0x0F	; 15
    3d86:	fc 01       	movw	r30, r24
    3d88:	22 83       	std	Z+2, r18	; 0x02
			pOutMsg->SourceAddress = THORITE_ADDRESS;
    3d8a:	80 91 3f 20 	lds	r24, 0x203F	; 0x80203f <pOutMsg>
    3d8e:	90 91 40 20 	lds	r25, 0x2040	; 0x802040 <pOutMsg+0x1>
    3d92:	fc 01       	movw	r30, r24
    3d94:	13 82       	std	Z+3, r1	; 0x03
			pOutMsg->Sequence = globalSequence; // Sequence no is zero at this point
    3d96:	80 91 3f 20 	lds	r24, 0x203F	; 0x80203f <pOutMsg>
    3d9a:	90 91 40 20 	lds	r25, 0x2040	; 0x802040 <pOutMsg+0x1>
    3d9e:	20 91 fa 24 	lds	r18, 0x24FA	; 0x8024fa <globalSequence>
    3da2:	fc 01       	movw	r30, r24
    3da4:	24 83       	std	Z+4, r18	; 0x04
			pOutMsg->Sequence |= BIT_SEQ_ACK;	//it is a ACK Sequence no is zero at this point
    3da6:	80 91 3f 20 	lds	r24, 0x203F	; 0x80203f <pOutMsg>
    3daa:	90 91 40 20 	lds	r25, 0x2040	; 0x802040 <pOutMsg+0x1>
    3dae:	20 91 3f 20 	lds	r18, 0x203F	; 0x80203f <pOutMsg>
    3db2:	30 91 40 20 	lds	r19, 0x2040	; 0x802040 <pOutMsg+0x1>
    3db6:	f9 01       	movw	r30, r18
    3db8:	24 81       	ldd	r18, Z+4	; 0x04
    3dba:	20 68       	ori	r18, 0x80	; 128
    3dbc:	fc 01       	movw	r30, r24
    3dbe:	24 83       	std	Z+4, r18	; 0x04
			//pOutMsg->Type = 0x0E; // Only one Type 0X0E
			pOutMsg->Type = 0xE0; // Only one Type 0X0E
    3dc0:	80 91 3f 20 	lds	r24, 0x203F	; 0x80203f <pOutMsg>
    3dc4:	90 91 40 20 	lds	r25, 0x2040	; 0x802040 <pOutMsg+0x1>
    3dc8:	20 ee       	ldi	r18, 0xE0	; 224
    3dca:	fc 01       	movw	r30, r24
    3dcc:	25 83       	std	Z+5, r18	; 0x05
			pOutMsg->CCode = ZIRCON_GET_SYSCONFIG;		// it is a response
    3dce:	80 91 3f 20 	lds	r24, 0x203F	; 0x80203f <pOutMsg>
    3dd2:	90 91 40 20 	lds	r25, 0x2040	; 0x802040 <pOutMsg+0x1>
    3dd6:	21 e0       	ldi	r18, 0x01	; 1
    3dd8:	36 e0       	ldi	r19, 0x06	; 6
    3dda:	fc 01       	movw	r30, r24
    3ddc:	24 a7       	std	Z+44, r18	; 0x2c
    3dde:	35 a7       	std	Z+45, r19	; 0x2d
			pOutMsg->Len = (sizeof(ExtHeader) + sizeof(DataPayload));
    3de0:	80 91 3f 20 	lds	r24, 0x203F	; 0x80203f <pOutMsg>
    3de4:	90 91 40 20 	lds	r25, 0x2040	; 0x802040 <pOutMsg+0x1>
    3de8:	2a e2       	ldi	r18, 0x2A	; 42
    3dea:	30 e0       	ldi	r19, 0x00	; 0
    3dec:	fc 01       	movw	r30, r24
    3dee:	26 83       	std	Z+6, r18	; 0x06
    3df0:	37 83       	std	Z+7, r19	; 0x07
			pOutMsg->PCode = ZIRCON_CONFIG_ALARM_PING;
    3df2:	80 91 3f 20 	lds	r24, 0x203F	; 0x80203f <pOutMsg>
    3df6:	90 91 40 20 	lds	r25, 0x2040	; 0x802040 <pOutMsg+0x1>
    3dfa:	2a e2       	ldi	r18, 0x2A	; 42
    3dfc:	3d e3       	ldi	r19, 0x3D	; 61
    3dfe:	fc 01       	movw	r30, r24
    3e00:	26 a7       	std	Z+46, r18	; 0x2e
    3e02:	37 a7       	std	Z+47, r19	; 0x2f
			pOutMsg->TCode = u16; //  always unsigned 16
    3e04:	80 91 3f 20 	lds	r24, 0x203F	; 0x80203f <pOutMsg>
    3e08:	90 91 40 20 	lds	r25, 0x2040	; 0x802040 <pOutMsg+0x1>
    3e0c:	22 e0       	ldi	r18, 0x02	; 2
    3e0e:	30 e0       	ldi	r19, 0x00	; 0
    3e10:	fc 01       	movw	r30, r24
    3e12:	20 ab       	std	Z+48, r18	; 0x30
    3e14:	31 ab       	std	Z+49, r19	; 0x31
			// Test
			pOutMsg->DataValue = buildStatusPayload(PAYLOAD_GET_ALARM_PING);
    3e16:	00 91 3f 20 	lds	r16, 0x203F	; 0x80203f <pOutMsg>
    3e1a:	10 91 40 20 	lds	r17, 0x2040	; 0x802040 <pOutMsg+0x1>
    3e1e:	82 e1       	ldi	r24, 0x12	; 18
    3e20:	0e 94 9a 2f 	call	0x5f34	; 0x5f34 <buildStatusPayload>
    3e24:	f8 01       	movw	r30, r16
    3e26:	82 ab       	std	Z+50, r24	; 0x32
    3e28:	93 ab       	std	Z+51, r25	; 0x33

			iLen = sizeof(DMSMessage); // the length of data that is to be sent
    3e2a:	84 e3       	ldi	r24, 0x34	; 52
    3e2c:	90 e0       	ldi	r25, 0x00	; 0
    3e2e:	80 93 b1 26 	sts	0x26B1, r24	; 0x8026b1 <iLen>
    3e32:	90 93 b2 26 	sts	0x26B2, r25	; 0x8026b2 <iLen+0x1>
			// Calculate the CRC
			//size_msghedder = (sizeof(MessageHeader) - 3);
			// This is Test Code
			//memcpy(&messageBufferIn_Check1[0], ((unsigned char *)  pOutMsg + 1) ,(sizeof(MessageHeader) - 3));
			pOutMsg->HeaderCRC = CalculateCRC(CRC16_WORD, ((unsigned char *) pOutMsg + 1), (sizeof(MessageHeader) - 3), 0x00);  // Sandeep Confirm this from Joe
    3e36:	00 91 3f 20 	lds	r16, 0x203F	; 0x80203f <pOutMsg>
    3e3a:	10 91 40 20 	lds	r17, 0x2040	; 0x802040 <pOutMsg+0x1>
    3e3e:	80 91 3f 20 	lds	r24, 0x203F	; 0x80203f <pOutMsg>
    3e42:	90 91 40 20 	lds	r25, 0x2040	; 0x802040 <pOutMsg+0x1>
    3e46:	01 96       	adiw	r24, 0x01	; 1
    3e48:	20 e0       	ldi	r18, 0x00	; 0
    3e4a:	30 e0       	ldi	r19, 0x00	; 0
    3e4c:	47 e0       	ldi	r20, 0x07	; 7
    3e4e:	50 e0       	ldi	r21, 0x00	; 0
    3e50:	bc 01       	movw	r22, r24
    3e52:	81 e0       	ldi	r24, 0x01	; 1
    3e54:	90 ea       	ldi	r25, 0xA0	; 160
    3e56:	0e 94 d2 0d 	call	0x1ba4	; 0x1ba4 <CalculateCRC>
    3e5a:	f8 01       	movw	r30, r16
    3e5c:	80 87       	std	Z+8, r24	; 0x08
    3e5e:	91 87       	std	Z+9, r25	; 0x09
			pOutMsg->DataCRC = CalculateCRC(CRC16_WORD, (unsigned char *)&(pOutMsg->DataCRC) + 2, pOutMsg->Len - 2, 0x00); // Confirm this from Joe
    3e60:	00 91 3f 20 	lds	r16, 0x203F	; 0x80203f <pOutMsg>
    3e64:	10 91 40 20 	lds	r17, 0x2040	; 0x802040 <pOutMsg+0x1>
    3e68:	80 91 3f 20 	lds	r24, 0x203F	; 0x80203f <pOutMsg>
    3e6c:	90 91 40 20 	lds	r25, 0x2040	; 0x802040 <pOutMsg+0x1>
    3e70:	fc 01       	movw	r30, r24
    3e72:	86 81       	ldd	r24, Z+6	; 0x06
    3e74:	97 81       	ldd	r25, Z+7	; 0x07
    3e76:	ac 01       	movw	r20, r24
    3e78:	42 50       	subi	r20, 0x02	; 2
    3e7a:	51 09       	sbc	r21, r1
    3e7c:	80 91 3f 20 	lds	r24, 0x203F	; 0x80203f <pOutMsg>
    3e80:	90 91 40 20 	lds	r25, 0x2040	; 0x802040 <pOutMsg+0x1>
    3e84:	0a 96       	adiw	r24, 0x0a	; 10
    3e86:	02 96       	adiw	r24, 0x02	; 2
    3e88:	20 e0       	ldi	r18, 0x00	; 0
    3e8a:	30 e0       	ldi	r19, 0x00	; 0
    3e8c:	bc 01       	movw	r22, r24
    3e8e:	81 e0       	ldi	r24, 0x01	; 1
    3e90:	90 ea       	ldi	r25, 0xA0	; 160
    3e92:	0e 94 d2 0d 	call	0x1ba4	; 0x1ba4 <CalculateCRC>
    3e96:	f8 01       	movw	r30, r16
    3e98:	82 87       	std	Z+10, r24	; 0x0a
    3e9a:	93 87       	std	Z+11, r25	; 0x0b

		break;
    3e9c:	a6 c0       	rjmp	.+332    	; 0x3fea <FormatAndSendSpecficCMD+0x806>
		
		case ZIRCON_CONFIG_DEACT_EVENT: 
			memset(&messageBufferOut[0],0 ,sizeof(messageBufferOut));
    3e9e:	44 e3       	ldi	r20, 0x34	; 52
    3ea0:	50 e0       	ldi	r21, 0x00	; 0
    3ea2:	60 e0       	ldi	r22, 0x00	; 0
    3ea4:	70 e0       	ldi	r23, 0x00	; 0
    3ea6:	88 e7       	ldi	r24, 0x78	; 120
    3ea8:	96 e2       	ldi	r25, 0x26	; 38
    3eaa:	0e 94 57 51 	call	0xa2ae	; 0xa2ae <memset>
			// AN ACK to connect
			pOutMsg->StartFlag = 0x7E;
    3eae:	80 91 3f 20 	lds	r24, 0x203F	; 0x80203f <pOutMsg>
    3eb2:	90 91 40 20 	lds	r25, 0x2040	; 0x802040 <pOutMsg+0x1>
    3eb6:	2e e7       	ldi	r18, 0x7E	; 126
    3eb8:	fc 01       	movw	r30, r24
    3eba:	20 83       	st	Z, r18
			// at this point We dont know the Endianness we will have to figure that out
			pOutMsg->HostEndianType = 0x00;
    3ebc:	80 91 3f 20 	lds	r24, 0x203F	; 0x80203f <pOutMsg>
    3ec0:	90 91 40 20 	lds	r25, 0x2040	; 0x802040 <pOutMsg+0x1>
    3ec4:	fc 01       	movw	r30, r24
    3ec6:	11 82       	std	Z+1, r1	; 0x01
			pOutMsg->DestAddress = EVOLVE_SELF_ADDRESS; // THORITE_ADDRESS;  //DMS_ADDRESS;
    3ec8:	80 91 3f 20 	lds	r24, 0x203F	; 0x80203f <pOutMsg>
    3ecc:	90 91 40 20 	lds	r25, 0x2040	; 0x802040 <pOutMsg+0x1>
    3ed0:	2f e0       	ldi	r18, 0x0F	; 15
    3ed2:	fc 01       	movw	r30, r24
    3ed4:	22 83       	std	Z+2, r18	; 0x02
			pOutMsg->SourceAddress = THORITE_ADDRESS;
    3ed6:	80 91 3f 20 	lds	r24, 0x203F	; 0x80203f <pOutMsg>
    3eda:	90 91 40 20 	lds	r25, 0x2040	; 0x802040 <pOutMsg+0x1>
    3ede:	fc 01       	movw	r30, r24
    3ee0:	13 82       	std	Z+3, r1	; 0x03
			pOutMsg->Sequence = globalSequence; // Sequence no is zero at this point
    3ee2:	80 91 3f 20 	lds	r24, 0x203F	; 0x80203f <pOutMsg>
    3ee6:	90 91 40 20 	lds	r25, 0x2040	; 0x802040 <pOutMsg+0x1>
    3eea:	20 91 fa 24 	lds	r18, 0x24FA	; 0x8024fa <globalSequence>
    3eee:	fc 01       	movw	r30, r24
    3ef0:	24 83       	std	Z+4, r18	; 0x04
			pOutMsg->Sequence |= BIT_SEQ_ACK;	//it is a ACK Sequence no is zero at this point
    3ef2:	80 91 3f 20 	lds	r24, 0x203F	; 0x80203f <pOutMsg>
    3ef6:	90 91 40 20 	lds	r25, 0x2040	; 0x802040 <pOutMsg+0x1>
    3efa:	20 91 3f 20 	lds	r18, 0x203F	; 0x80203f <pOutMsg>
    3efe:	30 91 40 20 	lds	r19, 0x2040	; 0x802040 <pOutMsg+0x1>
    3f02:	f9 01       	movw	r30, r18
    3f04:	24 81       	ldd	r18, Z+4	; 0x04
    3f06:	20 68       	ori	r18, 0x80	; 128
    3f08:	fc 01       	movw	r30, r24
    3f0a:	24 83       	std	Z+4, r18	; 0x04
			//pOutMsg->Type = 0x0E; // Only one Type 0X0E
			pOutMsg->Type = 0xE0; // Only one Type 0X0E
    3f0c:	80 91 3f 20 	lds	r24, 0x203F	; 0x80203f <pOutMsg>
    3f10:	90 91 40 20 	lds	r25, 0x2040	; 0x802040 <pOutMsg+0x1>
    3f14:	20 ee       	ldi	r18, 0xE0	; 224
    3f16:	fc 01       	movw	r30, r24
    3f18:	25 83       	std	Z+5, r18	; 0x05
			pOutMsg->CCode = ZIRCON_GET_SYSCONFIG;		// it is a response
    3f1a:	80 91 3f 20 	lds	r24, 0x203F	; 0x80203f <pOutMsg>
    3f1e:	90 91 40 20 	lds	r25, 0x2040	; 0x802040 <pOutMsg+0x1>
    3f22:	21 e0       	ldi	r18, 0x01	; 1
    3f24:	36 e0       	ldi	r19, 0x06	; 6
    3f26:	fc 01       	movw	r30, r24
    3f28:	24 a7       	std	Z+44, r18	; 0x2c
    3f2a:	35 a7       	std	Z+45, r19	; 0x2d
			pOutMsg->Len = (sizeof(ExtHeader) + sizeof(DataPayload));
    3f2c:	80 91 3f 20 	lds	r24, 0x203F	; 0x80203f <pOutMsg>
    3f30:	90 91 40 20 	lds	r25, 0x2040	; 0x802040 <pOutMsg+0x1>
    3f34:	2a e2       	ldi	r18, 0x2A	; 42
    3f36:	30 e0       	ldi	r19, 0x00	; 0
    3f38:	fc 01       	movw	r30, r24
    3f3a:	26 83       	std	Z+6, r18	; 0x06
    3f3c:	37 83       	std	Z+7, r19	; 0x07
			pOutMsg->PCode = ZIRCON_CONFIG_DEACT_EVENT;
    3f3e:	80 91 3f 20 	lds	r24, 0x203F	; 0x80203f <pOutMsg>
    3f42:	90 91 40 20 	lds	r25, 0x2040	; 0x802040 <pOutMsg+0x1>
    3f46:	2b e2       	ldi	r18, 0x2B	; 43
    3f48:	3d e3       	ldi	r19, 0x3D	; 61
    3f4a:	fc 01       	movw	r30, r24
    3f4c:	26 a7       	std	Z+46, r18	; 0x2e
    3f4e:	37 a7       	std	Z+47, r19	; 0x2f
			pOutMsg->TCode = u16; //  always unsigned 16
    3f50:	80 91 3f 20 	lds	r24, 0x203F	; 0x80203f <pOutMsg>
    3f54:	90 91 40 20 	lds	r25, 0x2040	; 0x802040 <pOutMsg+0x1>
    3f58:	22 e0       	ldi	r18, 0x02	; 2
    3f5a:	30 e0       	ldi	r19, 0x00	; 0
    3f5c:	fc 01       	movw	r30, r24
    3f5e:	20 ab       	std	Z+48, r18	; 0x30
    3f60:	31 ab       	std	Z+49, r19	; 0x31
			// Test
			pOutMsg->DataValue = buildStatusPayload(PAYLOAD_GET_ALARM_PING);
    3f62:	00 91 3f 20 	lds	r16, 0x203F	; 0x80203f <pOutMsg>
    3f66:	10 91 40 20 	lds	r17, 0x2040	; 0x802040 <pOutMsg+0x1>
    3f6a:	82 e1       	ldi	r24, 0x12	; 18
    3f6c:	0e 94 9a 2f 	call	0x5f34	; 0x5f34 <buildStatusPayload>
    3f70:	f8 01       	movw	r30, r16
    3f72:	82 ab       	std	Z+50, r24	; 0x32
    3f74:	93 ab       	std	Z+51, r25	; 0x33

			iLen = sizeof(DMSMessage); // the length of data that is to be sent
    3f76:	84 e3       	ldi	r24, 0x34	; 52
    3f78:	90 e0       	ldi	r25, 0x00	; 0
    3f7a:	80 93 b1 26 	sts	0x26B1, r24	; 0x8026b1 <iLen>
    3f7e:	90 93 b2 26 	sts	0x26B2, r25	; 0x8026b2 <iLen+0x1>
			// Calculate the CRC
			//size_msghedder = (sizeof(MessageHeader) - 3);
			// This is Test Code
			//memcpy(&messageBufferIn_Check1[0], ((unsigned char *)  pOutMsg + 1) ,(sizeof(MessageHeader) - 3));
			pOutMsg->HeaderCRC = CalculateCRC(CRC16_WORD, ((unsigned char *) pOutMsg + 1), (sizeof(MessageHeader) - 3), 0x00);  // Sandeep Confirm this from Joe
    3f82:	00 91 3f 20 	lds	r16, 0x203F	; 0x80203f <pOutMsg>
    3f86:	10 91 40 20 	lds	r17, 0x2040	; 0x802040 <pOutMsg+0x1>
    3f8a:	80 91 3f 20 	lds	r24, 0x203F	; 0x80203f <pOutMsg>
    3f8e:	90 91 40 20 	lds	r25, 0x2040	; 0x802040 <pOutMsg+0x1>
    3f92:	01 96       	adiw	r24, 0x01	; 1
    3f94:	20 e0       	ldi	r18, 0x00	; 0
    3f96:	30 e0       	ldi	r19, 0x00	; 0
    3f98:	47 e0       	ldi	r20, 0x07	; 7
    3f9a:	50 e0       	ldi	r21, 0x00	; 0
    3f9c:	bc 01       	movw	r22, r24
    3f9e:	81 e0       	ldi	r24, 0x01	; 1
    3fa0:	90 ea       	ldi	r25, 0xA0	; 160
    3fa2:	0e 94 d2 0d 	call	0x1ba4	; 0x1ba4 <CalculateCRC>
    3fa6:	f8 01       	movw	r30, r16
    3fa8:	80 87       	std	Z+8, r24	; 0x08
    3faa:	91 87       	std	Z+9, r25	; 0x09
			pOutMsg->DataCRC = CalculateCRC(CRC16_WORD, (unsigned char *)&(pOutMsg->DataCRC) + 2, pOutMsg->Len - 2, 0x00); // Confirm this from Joe
    3fac:	00 91 3f 20 	lds	r16, 0x203F	; 0x80203f <pOutMsg>
    3fb0:	10 91 40 20 	lds	r17, 0x2040	; 0x802040 <pOutMsg+0x1>
    3fb4:	80 91 3f 20 	lds	r24, 0x203F	; 0x80203f <pOutMsg>
    3fb8:	90 91 40 20 	lds	r25, 0x2040	; 0x802040 <pOutMsg+0x1>
    3fbc:	fc 01       	movw	r30, r24
    3fbe:	86 81       	ldd	r24, Z+6	; 0x06
    3fc0:	97 81       	ldd	r25, Z+7	; 0x07
    3fc2:	ac 01       	movw	r20, r24
    3fc4:	42 50       	subi	r20, 0x02	; 2
    3fc6:	51 09       	sbc	r21, r1
    3fc8:	80 91 3f 20 	lds	r24, 0x203F	; 0x80203f <pOutMsg>
    3fcc:	90 91 40 20 	lds	r25, 0x2040	; 0x802040 <pOutMsg+0x1>
    3fd0:	0a 96       	adiw	r24, 0x0a	; 10
    3fd2:	02 96       	adiw	r24, 0x02	; 2
    3fd4:	20 e0       	ldi	r18, 0x00	; 0
    3fd6:	30 e0       	ldi	r19, 0x00	; 0
    3fd8:	bc 01       	movw	r22, r24
    3fda:	81 e0       	ldi	r24, 0x01	; 1
    3fdc:	90 ea       	ldi	r25, 0xA0	; 160
    3fde:	0e 94 d2 0d 	call	0x1ba4	; 0x1ba4 <CalculateCRC>
    3fe2:	f8 01       	movw	r30, r16
    3fe4:	82 87       	std	Z+10, r24	; 0x0a
    3fe6:	93 87       	std	Z+11, r25	; 0x0b
			
		break;
    3fe8:	00 00       	nop
#endif	
	} // End of switch command
	
	if( pOutMsg->HostEndianType == 0x00 )	//did message come in as Big?
    3fea:	80 91 3f 20 	lds	r24, 0x203F	; 0x80203f <pOutMsg>
    3fee:	90 91 40 20 	lds	r25, 0x2040	; 0x802040 <pOutMsg+0x1>
    3ff2:	fc 01       	movw	r30, r24
    3ff4:	81 81       	ldd	r24, Z+1	; 0x01
    3ff6:	88 23       	and	r24, r24
    3ff8:	29 f4       	brne	.+10     	; 0x4004 <FormatAndSendSpecficCMD+0x820>
	{
		//restore to Big Endian for Host Message only
		ChangeEmeraldEndian(messageBufferOut, 0xFF); //change back to Big Endian
    3ffa:	6f ef       	ldi	r22, 0xFF	; 255
    3ffc:	88 e7       	ldi	r24, 0x78	; 120
    3ffe:	96 e2       	ldi	r25, 0x26	; 38
    4000:	0e 94 96 13 	call	0x272c	; 0x272c <ChangeEmeraldEndian>
	}//end if
	
	// Increment the sequence no. it should be mod 127
	if (globalSequence < 128)
    4004:	80 91 fa 24 	lds	r24, 0x24FA	; 0x8024fa <globalSequence>
    4008:	88 23       	and	r24, r24
    400a:	34 f0       	brlt	.+12     	; 0x4018 <FormatAndSendSpecficCMD+0x834>
	{
		globalSequence = globalSequence + 1;
    400c:	80 91 fa 24 	lds	r24, 0x24FA	; 0x8024fa <globalSequence>
    4010:	8f 5f       	subi	r24, 0xFF	; 255
    4012:	80 93 fa 24 	sts	0x24FA, r24	; 0x8024fa <globalSequence>
    4016:	02 c0       	rjmp	.+4      	; 0x401c <FormatAndSendSpecficCMD+0x838>
	}else
	{
		globalSequence = 0;
    4018:	10 92 fa 24 	sts	0x24FA, r1	; 0x8024fa <globalSequence>
	}
		
	// Send Out the msg
	dms_rs232_send_data_length( iLen );
    401c:	80 91 b1 26 	lds	r24, 0x26B1	; 0x8026b1 <iLen>
    4020:	90 91 b2 26 	lds	r25, 0x26B2	; 0x8026b2 <iLen+0x1>
    4024:	0e 94 36 3d 	call	0x7a6c	; 0x7a6c <dms_rs232_send_data_length>
}
    4028:	00 00       	nop
    402a:	0f 90       	pop	r0
    402c:	0f 90       	pop	r0
    402e:	df 91       	pop	r29
    4030:	cf 91       	pop	r28
    4032:	1f 91       	pop	r17
    4034:	0f 91       	pop	r16
    4036:	08 95       	ret

00004038 <verifyCRC>:
 *  RETURNS: 	Nothing
 *
 *******************************************************************/

uint8_t verifyCRC(void)
{
    4038:	cf 93       	push	r28
    403a:	df 93       	push	r29
    403c:	cd b7       	in	r28, 0x3d	; 61
    403e:	de b7       	in	r29, 0x3e	; 62
    4040:	25 97       	sbiw	r28, 0x05	; 5
    4042:	cd bf       	out	0x3d, r28	; 61
    4044:	de bf       	out	0x3e, r29	; 62
	uint8_t retValue = 0;
    4046:	19 82       	std	Y+1, r1	; 0x01
	uint16_t eeprom_crc = 0, calc_crc = 0;
    4048:	1c 82       	std	Y+4, r1	; 0x04
    404a:	1d 82       	std	Y+5, r1	; 0x05
    404c:	1a 82       	std	Y+2, r1	; 0x02
    404e:	1b 82       	std	Y+3, r1	; 0x03
	
	nvm_eeprom_read_buffer(EEPROM_ZIRCON_CONFIG_CRC, &eeprom_crc, 2); // just copy the CRC
    4050:	ce 01       	movw	r24, r28
    4052:	04 96       	adiw	r24, 0x04	; 4
    4054:	42 e0       	ldi	r20, 0x02	; 2
    4056:	50 e0       	ldi	r21, 0x00	; 0
    4058:	bc 01       	movw	r22, r24
    405a:	80 e0       	ldi	r24, 0x00	; 0
    405c:	90 e0       	ldi	r25, 0x00	; 0
    405e:	0e 94 6b 39 	call	0x72d6	; 0x72d6 <nvm_eeprom_read_buffer>
	
	calc_crc =  calculateCrcEeprom();
    4062:	0e 94 47 20 	call	0x408e	; 0x408e <calculateCrcEeprom>
    4066:	8a 83       	std	Y+2, r24	; 0x02
    4068:	9b 83       	std	Y+3, r25	; 0x03
	
	if (calc_crc == eeprom_crc )
    406a:	8c 81       	ldd	r24, Y+4	; 0x04
    406c:	9d 81       	ldd	r25, Y+5	; 0x05
    406e:	2a 81       	ldd	r18, Y+2	; 0x02
    4070:	3b 81       	ldd	r19, Y+3	; 0x03
    4072:	28 17       	cp	r18, r24
    4074:	39 07       	cpc	r19, r25
    4076:	19 f4       	brne	.+6      	; 0x407e <verifyCRC+0x46>
	{
		retValue = 1;
    4078:	81 e0       	ldi	r24, 0x01	; 1
    407a:	89 83       	std	Y+1, r24	; 0x01
    407c:	01 c0       	rjmp	.+2      	; 0x4080 <verifyCRC+0x48>
	} 
	else
	{
		retValue = 0;
    407e:	19 82       	std	Y+1, r1	; 0x01
	}
	
	return retValue;
    4080:	89 81       	ldd	r24, Y+1	; 0x01
	
}
    4082:	25 96       	adiw	r28, 0x05	; 5
    4084:	cd bf       	out	0x3d, r28	; 61
    4086:	de bf       	out	0x3e, r29	; 62
    4088:	df 91       	pop	r29
    408a:	cf 91       	pop	r28
    408c:	08 95       	ret

0000408e <calculateCrcEeprom>:
 *  RETURNS: 	Nothing
 *
 *******************************************************************/

inline uint16_t calculateCrcEeprom(void)
{
    408e:	cf 93       	push	r28
    4090:	df 93       	push	r29
    4092:	cd b7       	in	r28, 0x3d	; 61
    4094:	de b7       	in	r29, 0x3e	; 62
    4096:	a4 97       	sbiw	r28, 0x24	; 36
    4098:	cd bf       	out	0x3d, r28	; 61
    409a:	de bf       	out	0x3e, r29	; 62
	uint16_t eeprom_crc = 0;
    409c:	19 82       	std	Y+1, r1	; 0x01
    409e:	1a 82       	std	Y+2, r1	; 0x02
	uint8_t eepromBuffer[EEPROM_ZIRCON_CONFIG_END - 2];
		
	nvm_eeprom_read_buffer(EEPROM_ZIRCON_CONFIG_INTLK_DURATION, &eepromBuffer[0], (EEPROM_ZIRCON_CONFIG_END - 2)); // just copy the buffer
    40a0:	ce 01       	movw	r24, r28
    40a2:	03 96       	adiw	r24, 0x03	; 3
    40a4:	42 e2       	ldi	r20, 0x22	; 34
    40a6:	50 e0       	ldi	r21, 0x00	; 0
    40a8:	bc 01       	movw	r22, r24
    40aa:	82 e0       	ldi	r24, 0x02	; 2
    40ac:	90 e0       	ldi	r25, 0x00	; 0
    40ae:	0e 94 6b 39 	call	0x72d6	; 0x72d6 <nvm_eeprom_read_buffer>
	// Prototypeeeprom_crc = CalculateCRC( unsigned short Type,unsigned char *pData, unsigned short Len, unsigned short CRC1 );
	eeprom_crc = CalculateCRC(CRC16_WORD, (unsigned char *)&eepromBuffer[0], sizeof(eepromBuffer), 0x00);
    40b2:	ce 01       	movw	r24, r28
    40b4:	03 96       	adiw	r24, 0x03	; 3
    40b6:	20 e0       	ldi	r18, 0x00	; 0
    40b8:	30 e0       	ldi	r19, 0x00	; 0
    40ba:	42 e2       	ldi	r20, 0x22	; 34
    40bc:	50 e0       	ldi	r21, 0x00	; 0
    40be:	bc 01       	movw	r22, r24
    40c0:	81 e0       	ldi	r24, 0x01	; 1
    40c2:	90 ea       	ldi	r25, 0xA0	; 160
    40c4:	0e 94 d2 0d 	call	0x1ba4	; 0x1ba4 <CalculateCRC>
    40c8:	89 83       	std	Y+1, r24	; 0x01
    40ca:	9a 83       	std	Y+2, r25	; 0x02
	
	return eeprom_crc;
    40cc:	89 81       	ldd	r24, Y+1	; 0x01
    40ce:	9a 81       	ldd	r25, Y+2	; 0x02
}
    40d0:	a4 96       	adiw	r28, 0x24	; 36
    40d2:	cd bf       	out	0x3d, r28	; 61
    40d4:	de bf       	out	0x3e, r29	; 62
    40d6:	df 91       	pop	r29
    40d8:	cf 91       	pop	r28
    40da:	08 95       	ret

000040dc <xmega_freq_cntr_init>:
	
	return_value =  ( gFrequencyTable[0] - gFrequencyTable[15] ) / ( gFrequencyCount[0] - gFrequencyCount[15] ) ;
	
	
	return return_value;
}
    40dc:	cf 93       	push	r28
    40de:	df 93       	push	r29
    40e0:	cd b7       	in	r28, 0x3d	; 61
    40e2:	de b7       	in	r29, 0x3e	; 62
    40e4:	80 e8       	ldi	r24, 0x80	; 128
    40e6:	91 e0       	ldi	r25, 0x01	; 1
    40e8:	23 e6       	ldi	r18, 0x63	; 99
    40ea:	fc 01       	movw	r30, r24
    40ec:	20 83       	st	Z, r18
    40ee:	80 e8       	ldi	r24, 0x80	; 128
    40f0:	91 e0       	ldi	r25, 0x01	; 1
    40f2:	20 ed       	ldi	r18, 0xD0	; 208
    40f4:	fc 01       	movw	r30, r24
    40f6:	21 83       	std	Z+1, r18	; 0x01
    40f8:	80 e4       	ldi	r24, 0x40	; 64
    40fa:	99 e0       	ldi	r25, 0x09	; 9
    40fc:	28 e0       	ldi	r18, 0x08	; 8
    40fe:	fc 01       	movw	r30, r24
    4100:	20 83       	st	Z, r18
    4102:	80 e4       	ldi	r24, 0x40	; 64
    4104:	99 e0       	ldi	r25, 0x09	; 9
    4106:	29 e2       	ldi	r18, 0x29	; 41
    4108:	fc 01       	movw	r30, r24
    410a:	23 83       	std	Z+3, r18	; 0x03
    410c:	80 e4       	ldi	r24, 0x40	; 64
    410e:	99 e0       	ldi	r25, 0x09	; 9
    4110:	20 e1       	ldi	r18, 0x10	; 16
    4112:	fc 01       	movw	r30, r24
    4114:	21 83       	std	Z+1, r18	; 0x01
    4116:	00 00       	nop
    4118:	df 91       	pop	r29
    411a:	cf 91       	pop	r28
    411c:	08 95       	ret

0000411e <xmega_freq_cntr_start_meas>:
    411e:	cf 93       	push	r28
    4120:	df 93       	push	r29
    4122:	cd b7       	in	r28, 0x3d	; 61
    4124:	de b7       	in	r29, 0x3e	; 62
    4126:	80 e4       	ldi	r24, 0x40	; 64
    4128:	99 e0       	ldi	r25, 0x09	; 9
    412a:	fc 01       	movw	r30, r24
    412c:	10 a2       	std	Z+32, r1	; 0x20
    412e:	80 e4       	ldi	r24, 0x40	; 64
    4130:	99 e0       	ldi	r25, 0x09	; 9
    4132:	fc 01       	movw	r30, r24
    4134:	11 a2       	std	Z+33, r1	; 0x21
    4136:	10 92 05 25 	sts	0x2505, r1	; 0x802505 <ic_result>
    413a:	10 92 06 25 	sts	0x2506, r1	; 0x802506 <ic_result+0x1>
    413e:	8c e4       	ldi	r24, 0x4C	; 76
    4140:	99 e0       	ldi	r25, 0x09	; 9
    4142:	2c e4       	ldi	r18, 0x4C	; 76
    4144:	39 e0       	ldi	r19, 0x09	; 9
    4146:	f9 01       	movw	r30, r18
    4148:	20 81       	ld	r18, Z
    414a:	21 60       	ori	r18, 0x01	; 1
    414c:	fc 01       	movw	r30, r24
    414e:	20 83       	st	Z, r18
    4150:	8c e0       	ldi	r24, 0x0C	; 12
    4152:	99 e0       	ldi	r25, 0x09	; 9
    4154:	2c e0       	ldi	r18, 0x0C	; 12
    4156:	39 e0       	ldi	r19, 0x09	; 9
    4158:	f9 01       	movw	r30, r18
    415a:	20 81       	ld	r18, Z
    415c:	21 60       	ori	r18, 0x01	; 1
    415e:	fc 01       	movw	r30, r24
    4160:	20 83       	st	Z, r18
    4162:	80 e0       	ldi	r24, 0x00	; 0
    4164:	99 e0       	ldi	r25, 0x09	; 9
    4166:	fc 01       	movw	r30, r24
    4168:	10 a2       	std	Z+32, r1	; 0x20
    416a:	11 a2       	std	Z+33, r1	; 0x21
    416c:	80 e0       	ldi	r24, 0x00	; 0
    416e:	99 e0       	ldi	r25, 0x09	; 9
    4170:	22 e0       	ldi	r18, 0x02	; 2
    4172:	fc 01       	movw	r30, r24
    4174:	26 83       	std	Z+6, r18	; 0x06
    4176:	80 e0       	ldi	r24, 0x00	; 0
    4178:	99 e0       	ldi	r25, 0x09	; 9
    417a:	21 e0       	ldi	r18, 0x01	; 1
    417c:	fc 01       	movw	r30, r24
    417e:	20 83       	st	Z, r18
    4180:	00 00       	nop
    4182:	df 91       	pop	r29
    4184:	cf 91       	pop	r28
    4186:	08 95       	ret

00004188 <__vector_77>:
    4188:	1f 92       	push	r1
    418a:	0f 92       	push	r0
    418c:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
    4190:	0f 92       	push	r0
    4192:	11 24       	eor	r1, r1
    4194:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
    4198:	0f 92       	push	r0
    419a:	2f 93       	push	r18
    419c:	3f 93       	push	r19
    419e:	8f 93       	push	r24
    41a0:	9f 93       	push	r25
    41a2:	ef 93       	push	r30
    41a4:	ff 93       	push	r31
    41a6:	cf 93       	push	r28
    41a8:	df 93       	push	r29
    41aa:	cd b7       	in	r28, 0x3d	; 61
    41ac:	de b7       	in	r29, 0x3e	; 62
    41ae:	80 e0       	ldi	r24, 0x00	; 0
    41b0:	99 e0       	ldi	r25, 0x09	; 9
    41b2:	20 e0       	ldi	r18, 0x00	; 0
    41b4:	39 e0       	ldi	r19, 0x09	; 9
    41b6:	f9 01       	movw	r30, r18
    41b8:	20 81       	ld	r18, Z
    41ba:	20 7f       	andi	r18, 0xF0	; 240
    41bc:	fc 01       	movw	r30, r24
    41be:	20 83       	st	Z, r18
    41c0:	8c e4       	ldi	r24, 0x4C	; 76
    41c2:	99 e0       	ldi	r25, 0x09	; 9
    41c4:	fc 01       	movw	r30, r24
    41c6:	80 81       	ld	r24, Z
    41c8:	88 2f       	mov	r24, r24
    41ca:	90 e0       	ldi	r25, 0x00	; 0
    41cc:	81 70       	andi	r24, 0x01	; 1
    41ce:	99 27       	eor	r25, r25
    41d0:	89 2b       	or	r24, r25
    41d2:	39 f0       	breq	.+14     	; 0x41e2 <__vector_77+0x5a>
    41d4:	8f ef       	ldi	r24, 0xFF	; 255
    41d6:	9f ef       	ldi	r25, 0xFF	; 255
    41d8:	80 93 05 25 	sts	0x2505, r24	; 0x802505 <ic_result>
    41dc:	90 93 06 25 	sts	0x2506, r25	; 0x802506 <ic_result+0x1>
    41e0:	14 c0       	rjmp	.+40     	; 0x420a <__vector_77+0x82>
    41e2:	80 e4       	ldi	r24, 0x40	; 64
    41e4:	99 e0       	ldi	r25, 0x09	; 9
    41e6:	fc 01       	movw	r30, r24
    41e8:	80 a1       	ldd	r24, Z+32	; 0x20
    41ea:	28 2f       	mov	r18, r24
    41ec:	30 e0       	ldi	r19, 0x00	; 0
    41ee:	80 e4       	ldi	r24, 0x40	; 64
    41f0:	99 e0       	ldi	r25, 0x09	; 9
    41f2:	fc 01       	movw	r30, r24
    41f4:	81 a1       	ldd	r24, Z+33	; 0x21
    41f6:	88 2f       	mov	r24, r24
    41f8:	90 e0       	ldi	r25, 0x00	; 0
    41fa:	98 2f       	mov	r25, r24
    41fc:	88 27       	eor	r24, r24
    41fe:	82 0f       	add	r24, r18
    4200:	93 1f       	adc	r25, r19
    4202:	80 93 05 25 	sts	0x2505, r24	; 0x802505 <ic_result>
    4206:	90 93 06 25 	sts	0x2506, r25	; 0x802506 <ic_result+0x1>
    420a:	00 00       	nop
    420c:	df 91       	pop	r29
    420e:	cf 91       	pop	r28
    4210:	ff 91       	pop	r31
    4212:	ef 91       	pop	r30
    4214:	9f 91       	pop	r25
    4216:	8f 91       	pop	r24
    4218:	3f 91       	pop	r19
    421a:	2f 91       	pop	r18
    421c:	0f 90       	pop	r0
    421e:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
    4222:	0f 90       	pop	r0
    4224:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
    4228:	0f 90       	pop	r0
    422a:	1f 90       	pop	r1
    422c:	18 95       	reti

0000422e <compare_frequency_and_set_new_voltage>:
    422e:	cf 93       	push	r28
    4230:	df 93       	push	r29
    4232:	cd b7       	in	r28, 0x3d	; 61
    4234:	de b7       	in	r29, 0x3e	; 62
    4236:	27 97       	sbiw	r28, 0x07	; 7
    4238:	cd bf       	out	0x3d, r28	; 61
    423a:	de bf       	out	0x3e, r29	; 62
    423c:	8f 83       	std	Y+7, r24	; 0x07
    423e:	19 82       	std	Y+1, r1	; 0x01
    4240:	1b 82       	std	Y+3, r1	; 0x03
    4242:	1c 82       	std	Y+4, r1	; 0x04
    4244:	1d 82       	std	Y+5, r1	; 0x05
    4246:	1e 82       	std	Y+6, r1	; 0x06
    4248:	81 e0       	ldi	r24, 0x01	; 1
    424a:	8a 83       	std	Y+2, r24	; 0x02
    424c:	20 91 ac 26 	lds	r18, 0x26AC	; 0x8026ac <gFrequencyCount>
    4250:	30 91 ad 26 	lds	r19, 0x26AD	; 0x8026ad <gFrequencyCount+0x1>
    4254:	8f 81       	ldd	r24, Y+7	; 0x07
    4256:	88 2f       	mov	r24, r24
    4258:	90 e0       	ldi	r25, 0x00	; 0
    425a:	88 0f       	add	r24, r24
    425c:	99 1f       	adc	r25, r25
    425e:	82 0f       	add	r24, r18
    4260:	93 1f       	adc	r25, r19
    4262:	fc 01       	movw	r30, r24
    4264:	20 81       	ld	r18, Z
    4266:	31 81       	ldd	r19, Z+1	; 0x01
    4268:	80 91 05 25 	lds	r24, 0x2505	; 0x802505 <ic_result>
    426c:	90 91 06 25 	lds	r25, 0x2506	; 0x802506 <ic_result+0x1>
    4270:	a9 01       	movw	r20, r18
    4272:	48 1b       	sub	r20, r24
    4274:	59 0b       	sbc	r21, r25
    4276:	ca 01       	movw	r24, r20
    4278:	8b 83       	std	Y+3, r24	; 0x03
    427a:	9c 83       	std	Y+4, r25	; 0x04
    427c:	8b 81       	ldd	r24, Y+3	; 0x03
    427e:	9c 81       	ldd	r25, Y+4	; 0x04
    4280:	99 23       	and	r25, r25
    4282:	1c f4       	brge	.+6      	; 0x428a <compare_frequency_and_set_new_voltage+0x5c>
    4284:	91 95       	neg	r25
    4286:	81 95       	neg	r24
    4288:	91 09       	sbc	r25, r1
    428a:	03 97       	sbiw	r24, 0x03	; 3
    428c:	0c f4       	brge	.+2      	; 0x4290 <compare_frequency_and_set_new_voltage+0x62>
    428e:	59 c0       	rjmp	.+178    	; 0x4342 <compare_frequency_and_set_new_voltage+0x114>
    4290:	8b 81       	ldd	r24, Y+3	; 0x03
    4292:	9c 81       	ldd	r25, Y+4	; 0x04
    4294:	99 23       	and	r25, r25
    4296:	1c f4       	brge	.+6      	; 0x429e <compare_frequency_and_set_new_voltage+0x70>
    4298:	91 95       	neg	r25
    429a:	81 95       	neg	r24
    429c:	91 09       	sbc	r25, r1
    429e:	9c 01       	movw	r18, r24
    42a0:	80 91 07 25 	lds	r24, 0x2507	; 0x802507 <prev_difference>
    42a4:	90 91 08 25 	lds	r25, 0x2508	; 0x802508 <prev_difference+0x1>
    42a8:	28 17       	cp	r18, r24
    42aa:	39 07       	cpc	r19, r25
    42ac:	49 f0       	breq	.+18     	; 0x42c0 <compare_frequency_and_set_new_voltage+0x92>
    42ae:	8b 81       	ldd	r24, Y+3	; 0x03
    42b0:	9c 81       	ldd	r25, Y+4	; 0x04
    42b2:	8b 3f       	cpi	r24, 0xFB	; 251
    42b4:	9f 4f       	sbci	r25, 0xFF	; 255
    42b6:	3c f0       	brlt	.+14     	; 0x42c6 <compare_frequency_and_set_new_voltage+0x98>
    42b8:	8b 81       	ldd	r24, Y+3	; 0x03
    42ba:	9c 81       	ldd	r25, Y+4	; 0x04
    42bc:	06 97       	sbiw	r24, 0x06	; 6
    42be:	1c f4       	brge	.+6      	; 0x42c6 <compare_frequency_and_set_new_voltage+0x98>
    42c0:	81 e0       	ldi	r24, 0x01	; 1
    42c2:	89 83       	std	Y+1, r24	; 0x01
    42c4:	02 c0       	rjmp	.+4      	; 0x42ca <compare_frequency_and_set_new_voltage+0x9c>
    42c6:	82 e0       	ldi	r24, 0x02	; 2
    42c8:	89 83       	std	Y+1, r24	; 0x01
    42ca:	20 91 75 26 	lds	r18, 0x2675	; 0x802675 <gFrequencyTable>
    42ce:	30 91 76 26 	lds	r19, 0x2676	; 0x802676 <gFrequencyTable+0x1>
    42d2:	8f 81       	ldd	r24, Y+7	; 0x07
    42d4:	88 2f       	mov	r24, r24
    42d6:	90 e0       	ldi	r25, 0x00	; 0
    42d8:	88 0f       	add	r24, r24
    42da:	99 1f       	adc	r25, r25
    42dc:	82 0f       	add	r24, r18
    42de:	93 1f       	adc	r25, r19
    42e0:	fc 01       	movw	r30, r24
    42e2:	80 81       	ld	r24, Z
    42e4:	91 81       	ldd	r25, Z+1	; 0x01
    42e6:	29 81       	ldd	r18, Y+1	; 0x01
    42e8:	42 2f       	mov	r20, r18
    42ea:	50 e0       	ldi	r21, 0x00	; 0
    42ec:	2b 81       	ldd	r18, Y+3	; 0x03
    42ee:	3c 81       	ldd	r19, Y+4	; 0x04
    42f0:	42 9f       	mul	r20, r18
    42f2:	b0 01       	movw	r22, r0
    42f4:	43 9f       	mul	r20, r19
    42f6:	70 0d       	add	r23, r0
    42f8:	52 9f       	mul	r21, r18
    42fa:	70 0d       	add	r23, r0
    42fc:	11 24       	eor	r1, r1
    42fe:	9b 01       	movw	r18, r22
    4300:	82 0f       	add	r24, r18
    4302:	93 1f       	adc	r25, r19
    4304:	8d 83       	std	Y+5, r24	; 0x05
    4306:	9e 83       	std	Y+6, r25	; 0x06
    4308:	20 91 75 26 	lds	r18, 0x2675	; 0x802675 <gFrequencyTable>
    430c:	30 91 76 26 	lds	r19, 0x2676	; 0x802676 <gFrequencyTable+0x1>
    4310:	8f 81       	ldd	r24, Y+7	; 0x07
    4312:	88 2f       	mov	r24, r24
    4314:	90 e0       	ldi	r25, 0x00	; 0
    4316:	88 0f       	add	r24, r24
    4318:	99 1f       	adc	r25, r25
    431a:	82 0f       	add	r24, r18
    431c:	93 1f       	adc	r25, r19
    431e:	2d 81       	ldd	r18, Y+5	; 0x05
    4320:	3e 81       	ldd	r19, Y+6	; 0x06
    4322:	fc 01       	movw	r30, r24
    4324:	20 83       	st	Z, r18
    4326:	31 83       	std	Z+1, r19	; 0x01
    4328:	8b 81       	ldd	r24, Y+3	; 0x03
    432a:	9c 81       	ldd	r25, Y+4	; 0x04
    432c:	99 23       	and	r25, r25
    432e:	1c f4       	brge	.+6      	; 0x4336 <compare_frequency_and_set_new_voltage+0x108>
    4330:	91 95       	neg	r25
    4332:	81 95       	neg	r24
    4334:	91 09       	sbc	r25, r1
    4336:	80 93 07 25 	sts	0x2507, r24	; 0x802507 <prev_difference>
    433a:	90 93 08 25 	sts	0x2508, r25	; 0x802508 <prev_difference+0x1>
    433e:	1a 82       	std	Y+2, r1	; 0x02
    4340:	02 c0       	rjmp	.+4      	; 0x4346 <compare_frequency_and_set_new_voltage+0x118>
    4342:	81 e0       	ldi	r24, 0x01	; 1
    4344:	8a 83       	std	Y+2, r24	; 0x02
    4346:	8a 81       	ldd	r24, Y+2	; 0x02
    4348:	27 96       	adiw	r28, 0x07	; 7
    434a:	cd bf       	out	0x3d, r28	; 61
    434c:	de bf       	out	0x3e, r29	; 62
    434e:	df 91       	pop	r29
    4350:	cf 91       	pop	r28
    4352:	08 95       	ret

00004354 <measure_and_correct_frequency>:


// Compare the frequency and set new voltages

void measure_and_correct_frequency( void )
{
    4354:	cf 93       	push	r28
    4356:	df 93       	push	r29
    4358:	00 d0       	rcall	.+0      	; 0x435a <measure_and_correct_frequency+0x6>
    435a:	cd b7       	in	r28, 0x3d	; 61
    435c:	de b7       	in	r29, 0x3e	; 62

	uint8_t i = 0;
    435e:	19 82       	std	Y+1, r1	; 0x01
	int8_t done = 0;
    4360:	1a 82       	std	Y+2, r1	; 0x02
	
	// Initializes XMEGA timer/counters and Event System
	
	xmega_freq_cntr_init();				
    4362:	0e 94 6e 20 	call	0x40dc	; 0x40dc <xmega_freq_cntr_init>
	
	// for each frequency measure and set the value correctly 
	// for the time being there are 16 of them
	
	for (i = 0; i < NO_OF_FREQUENCY_TABLE_VALUES ; i++ )
    4366:	19 82       	std	Y+1, r1	; 0x01
    4368:	3d c0       	rjmp	.+122    	; 0x43e4 <measure_and_correct_frequency+0x90>
	{
		
		done = 0;
    436a:	1a 82       	std	Y+2, r1	; 0x02
		while( done < MAX_ALLOWED  )
    436c:	35 c0       	rjmp	.+106    	; 0x43d8 <measure_and_correct_frequency+0x84>
		{
		
			// Sandeep
			// Load the DAC with new value
			do { } while ( !( DAC.STATUS & DAC_CH0) );
    436e:	80 e2       	ldi	r24, 0x20	; 32
    4370:	93 e0       	ldi	r25, 0x03	; 3
    4372:	fc 01       	movw	r30, r24
    4374:	85 81       	ldd	r24, Z+5	; 0x05
    4376:	88 2f       	mov	r24, r24
    4378:	90 e0       	ldi	r25, 0x00	; 0
    437a:	81 70       	andi	r24, 0x01	; 1
    437c:	99 27       	eor	r25, r25
    437e:	89 2b       	or	r24, r25
    4380:	b1 f3       	breq	.-20     	; 0x436e <measure_and_correct_frequency+0x1a>
			DAC.CH0DATA = gFrequencyTable[i]; // Load the initial Value
    4382:	80 e2       	ldi	r24, 0x20	; 32
    4384:	93 e0       	ldi	r25, 0x03	; 3
    4386:	40 91 75 26 	lds	r20, 0x2675	; 0x802675 <gFrequencyTable>
    438a:	50 91 76 26 	lds	r21, 0x2676	; 0x802676 <gFrequencyTable+0x1>
    438e:	29 81       	ldd	r18, Y+1	; 0x01
    4390:	22 2f       	mov	r18, r18
    4392:	30 e0       	ldi	r19, 0x00	; 0
    4394:	22 0f       	add	r18, r18
    4396:	33 1f       	adc	r19, r19
    4398:	24 0f       	add	r18, r20
    439a:	35 1f       	adc	r19, r21
    439c:	f9 01       	movw	r30, r18
    439e:	20 81       	ld	r18, Z
    43a0:	31 81       	ldd	r19, Z+1	; 0x01
    43a2:	fc 01       	movw	r30, r24
    43a4:	20 8f       	std	Z+24, r18	; 0x18
    43a6:	31 8f       	std	Z+25, r19	; 0x19


			xmega_freq_cntr_start_meas();	// take a frequency measurement
    43a8:	0e 94 8f 20 	call	0x411e	; 0x411e <xmega_freq_cntr_start_meas>

			// More User Application code		
			while( 0 == ic_result ){
    43ac:	00 00       	nop
    43ae:	80 91 05 25 	lds	r24, 0x2505	; 0x802505 <ic_result>
    43b2:	90 91 06 25 	lds	r25, 0x2506	; 0x802506 <ic_result+0x1>
    43b6:	89 2b       	or	r24, r25
    43b8:	d1 f3       	breq	.-12     	; 0x43ae <measure_and_correct_frequency+0x5a>
			// to be measured.
		
		
			// Now correct it after measuring if it has deviated
		
			if ( !compare_frequency_and_set_new_voltage(i) ) {
    43ba:	89 81       	ldd	r24, Y+1	; 0x01
    43bc:	0e 94 17 21 	call	0x422e	; 0x422e <compare_frequency_and_set_new_voltage>
    43c0:	88 23       	and	r24, r24
    43c2:	21 f4       	brne	.+8      	; 0x43cc <measure_and_correct_frequency+0x78>
				
				done = done + 1;
    43c4:	8a 81       	ldd	r24, Y+2	; 0x02
    43c6:	8f 5f       	subi	r24, 0xFF	; 255
    43c8:	8a 83       	std	Y+2, r24	; 0x02
    43ca:	02 c0       	rjmp	.+4      	; 0x43d0 <measure_and_correct_frequency+0x7c>
			
			} else {
				
				done = MAX_ALLOWED; // get out of the loop since the value matched within tolerance.
    43cc:	8a e0       	ldi	r24, 0x0A	; 10
    43ce:	8a 83       	std	Y+2, r24	; 0x02
			}
			
		
			ic_result = 0;
    43d0:	10 92 05 25 	sts	0x2505, r1	; 0x802505 <ic_result>
    43d4:	10 92 06 25 	sts	0x2506, r1	; 0x802506 <ic_result+0x1>
	
	for (i = 0; i < NO_OF_FREQUENCY_TABLE_VALUES ; i++ )
	{
		
		done = 0;
		while( done < MAX_ALLOWED  )
    43d8:	8a 81       	ldd	r24, Y+2	; 0x02
    43da:	8a 30       	cpi	r24, 0x0A	; 10
    43dc:	44 f2       	brlt	.-112    	; 0x436e <measure_and_correct_frequency+0x1a>
	xmega_freq_cntr_init();				
	
	// for each frequency measure and set the value correctly 
	// for the time being there are 16 of them
	
	for (i = 0; i < NO_OF_FREQUENCY_TABLE_VALUES ; i++ )
    43de:	89 81       	ldd	r24, Y+1	; 0x01
    43e0:	8f 5f       	subi	r24, 0xFF	; 255
    43e2:	89 83       	std	Y+1, r24	; 0x01
    43e4:	89 81       	ldd	r24, Y+1	; 0x01
    43e6:	80 31       	cpi	r24, 0x10	; 16
    43e8:	08 f4       	brcc	.+2      	; 0x43ec <measure_and_correct_frequency+0x98>
    43ea:	bf cf       	rjmp	.-130    	; 0x436a <measure_and_correct_frequency+0x16>
		} // end of While 1
	
	}	
	
	// Set frequency Index back to zero
	gDACIndexLoaded = 0;
    43ec:	10 92 74 26 	sts	0x2674, r1	; 0x802674 <gDACIndexLoaded>
}	
    43f0:	00 00       	nop
    43f2:	0f 90       	pop	r0
    43f4:	0f 90       	pop	r0
    43f6:	df 91       	pop	r29
    43f8:	cf 91       	pop	r28
    43fa:	08 95       	ret

000043fc <Gtimer_Idle>:
}

void GTimerStartCounter(void)
{
	GTIMER.CTRLA = TC_CLKSEL_DIV1024_gc;
}
    43fc:	cf 93       	push	r28
    43fe:	df 93       	push	r29
    4400:	cd b7       	in	r28, 0x3d	; 61
    4402:	de b7       	in	r29, 0x3e	; 62
    4404:	00 00       	nop
    4406:	df 91       	pop	r29
    4408:	cf 91       	pop	r28
    440a:	08 95       	ret

0000440c <GTimer_Initial>:
    440c:	cf 93       	push	r28
    440e:	df 93       	push	r29
    4410:	1f 92       	push	r1
    4412:	cd b7       	in	r28, 0x3d	; 61
    4414:	de b7       	in	r29, 0x3e	; 62
    4416:	80 e0       	ldi	r24, 0x00	; 0
    4418:	9b e0       	ldi	r25, 0x0B	; 11
    441a:	fc 01       	movw	r30, r24
    441c:	10 82       	st	Z, r1
    441e:	80 e0       	ldi	r24, 0x00	; 0
    4420:	9b e0       	ldi	r25, 0x0B	; 11
    4422:	27 e2       	ldi	r18, 0x27	; 39
    4424:	39 e0       	ldi	r19, 0x09	; 9
    4426:	fc 01       	movw	r30, r24
    4428:	26 a3       	std	Z+38, r18	; 0x26
    442a:	37 a3       	std	Z+39, r19	; 0x27
    442c:	80 e0       	ldi	r24, 0x00	; 0
    442e:	9b e0       	ldi	r25, 0x0B	; 11
    4430:	fc 01       	movw	r30, r24
    4432:	10 a2       	std	Z+32, r1	; 0x20
    4434:	11 a2       	std	Z+33, r1	; 0x21
    4436:	80 e0       	ldi	r24, 0x00	; 0
    4438:	9b e0       	ldi	r25, 0x0B	; 11
    443a:	21 e0       	ldi	r18, 0x01	; 1
    443c:	fc 01       	movw	r30, r24
    443e:	26 83       	std	Z+6, r18	; 0x06
    4440:	80 e0       	ldi	r24, 0x00	; 0
    4442:	9b e0       	ldi	r25, 0x0B	; 11
    4444:	fc 01       	movw	r30, r24
    4446:	11 82       	std	Z+1, r1	; 0x01
    4448:	19 82       	std	Y+1, r1	; 0x01
    444a:	32 c0       	rjmp	.+100    	; 0x44b0 <GTimer_Initial+0xa4>
    444c:	89 81       	ldd	r24, Y+1	; 0x01
    444e:	88 2f       	mov	r24, r24
    4450:	90 e0       	ldi	r25, 0x00	; 0
    4452:	88 0f       	add	r24, r24
    4454:	99 1f       	adc	r25, r25
    4456:	87 5f       	subi	r24, 0xF7	; 247
    4458:	9a 4d       	sbci	r25, 0xDA	; 218
    445a:	2e ef       	ldi	r18, 0xFE	; 254
    445c:	31 e2       	ldi	r19, 0x21	; 33
    445e:	fc 01       	movw	r30, r24
    4460:	20 83       	st	Z, r18
    4462:	31 83       	std	Z+1, r19	; 0x01
    4464:	89 81       	ldd	r24, Y+1	; 0x01
    4466:	88 2f       	mov	r24, r24
    4468:	90 e0       	ldi	r25, 0x00	; 0
    446a:	88 0f       	add	r24, r24
    446c:	99 1f       	adc	r25, r25
    446e:	88 0f       	add	r24, r24
    4470:	99 1f       	adc	r25, r25
    4472:	87 5d       	subi	r24, 0xD7	; 215
    4474:	9a 4d       	sbci	r25, 0xDA	; 218
    4476:	fc 01       	movw	r30, r24
    4478:	10 82       	st	Z, r1
    447a:	11 82       	std	Z+1, r1	; 0x01
    447c:	12 82       	std	Z+2, r1	; 0x02
    447e:	13 82       	std	Z+3, r1	; 0x03
    4480:	89 81       	ldd	r24, Y+1	; 0x01
    4482:	88 2f       	mov	r24, r24
    4484:	90 e0       	ldi	r25, 0x00	; 0
    4486:	87 59       	subi	r24, 0x97	; 151
    4488:	9a 4d       	sbci	r25, 0xDA	; 218
    448a:	fc 01       	movw	r30, r24
    448c:	10 82       	st	Z, r1
    448e:	89 81       	ldd	r24, Y+1	; 0x01
    4490:	88 2f       	mov	r24, r24
    4492:	90 e0       	ldi	r25, 0x00	; 0
    4494:	88 0f       	add	r24, r24
    4496:	99 1f       	adc	r25, r25
    4498:	88 0f       	add	r24, r24
    449a:	99 1f       	adc	r25, r25
    449c:	87 58       	subi	r24, 0x87	; 135
    449e:	9a 4d       	sbci	r25, 0xDA	; 218
    44a0:	fc 01       	movw	r30, r24
    44a2:	10 82       	st	Z, r1
    44a4:	11 82       	std	Z+1, r1	; 0x01
    44a6:	12 82       	std	Z+2, r1	; 0x02
    44a8:	13 82       	std	Z+3, r1	; 0x03
    44aa:	89 81       	ldd	r24, Y+1	; 0x01
    44ac:	8f 5f       	subi	r24, 0xFF	; 255
    44ae:	89 83       	std	Y+1, r24	; 0x01
    44b0:	89 81       	ldd	r24, Y+1	; 0x01
    44b2:	80 31       	cpi	r24, 0x10	; 16
    44b4:	58 f2       	brcs	.-106    	; 0x444c <GTimer_Initial+0x40>
    44b6:	80 e0       	ldi	r24, 0x00	; 0
    44b8:	9b e0       	ldi	r25, 0x0B	; 11
    44ba:	27 e0       	ldi	r18, 0x07	; 7
    44bc:	fc 01       	movw	r30, r24
    44be:	20 83       	st	Z, r18
    44c0:	00 00       	nop
    44c2:	0f 90       	pop	r0
    44c4:	df 91       	pop	r29
    44c6:	cf 91       	pop	r28
    44c8:	08 95       	ret

000044ca <GTimer_RegisterCB>:


// Initialize the general timer, and register the callback function, 
// that function will be called when time interrupt occurs
uint8_t GTimer_RegisterCB(GTimerCB FunCB)
{
    44ca:	cf 93       	push	r28
    44cc:	df 93       	push	r29
    44ce:	00 d0       	rcall	.+0      	; 0x44d0 <GTimer_RegisterCB+0x6>
    44d0:	1f 92       	push	r1
    44d2:	cd b7       	in	r28, 0x3d	; 61
    44d4:	de b7       	in	r29, 0x3e	; 62
    44d6:	8a 83       	std	Y+2, r24	; 0x02
    44d8:	9b 83       	std	Y+3, r25	; 0x03
	uint8_t i;
	
	// Find empty slot and register callback function
	for(i=0;i<G_TIMER_MAX_SLOT;i++)
    44da:	19 82       	std	Y+1, r1	; 0x01
    44dc:	22 c0       	rjmp	.+68     	; 0x4522 <GTimer_RegisterCB+0x58>
	{
		if(TimerState[i] == GTIMER_EMPTY)
    44de:	89 81       	ldd	r24, Y+1	; 0x01
    44e0:	88 2f       	mov	r24, r24
    44e2:	90 e0       	ldi	r25, 0x00	; 0
    44e4:	87 59       	subi	r24, 0x97	; 151
    44e6:	9a 4d       	sbci	r25, 0xDA	; 218
    44e8:	fc 01       	movw	r30, r24
    44ea:	80 81       	ld	r24, Z
    44ec:	88 23       	and	r24, r24
    44ee:	b1 f4       	brne	.+44     	; 0x451c <GTimer_RegisterCB+0x52>
		{
			TimerCB[i] = FunCB;
    44f0:	89 81       	ldd	r24, Y+1	; 0x01
    44f2:	88 2f       	mov	r24, r24
    44f4:	90 e0       	ldi	r25, 0x00	; 0
    44f6:	88 0f       	add	r24, r24
    44f8:	99 1f       	adc	r25, r25
    44fa:	87 5f       	subi	r24, 0xF7	; 247
    44fc:	9a 4d       	sbci	r25, 0xDA	; 218
    44fe:	2a 81       	ldd	r18, Y+2	; 0x02
    4500:	3b 81       	ldd	r19, Y+3	; 0x03
    4502:	fc 01       	movw	r30, r24
    4504:	20 83       	st	Z, r18
    4506:	31 83       	std	Z+1, r19	; 0x01
			TimerState[i] = GTIMER_STOP;
    4508:	89 81       	ldd	r24, Y+1	; 0x01
    450a:	88 2f       	mov	r24, r24
    450c:	90 e0       	ldi	r25, 0x00	; 0
    450e:	87 59       	subi	r24, 0x97	; 151
    4510:	9a 4d       	sbci	r25, 0xDA	; 218
    4512:	21 e0       	ldi	r18, 0x01	; 1
    4514:	fc 01       	movw	r30, r24
    4516:	20 83       	st	Z, r18
			return i;
    4518:	89 81       	ldd	r24, Y+1	; 0x01
    451a:	07 c0       	rjmp	.+14     	; 0x452a <GTimer_RegisterCB+0x60>
uint8_t GTimer_RegisterCB(GTimerCB FunCB)
{
	uint8_t i;
	
	// Find empty slot and register callback function
	for(i=0;i<G_TIMER_MAX_SLOT;i++)
    451c:	89 81       	ldd	r24, Y+1	; 0x01
    451e:	8f 5f       	subi	r24, 0xFF	; 255
    4520:	89 83       	std	Y+1, r24	; 0x01
    4522:	89 81       	ldd	r24, Y+1	; 0x01
    4524:	80 31       	cpi	r24, 0x10	; 16
    4526:	d8 f2       	brcs	.-74     	; 0x44de <GTimer_RegisterCB+0x14>
		}
	}
		
	// Can not find an empty slot for register, so return the 
	// 0xff for failure register	
	return 0xFF;	
    4528:	8f ef       	ldi	r24, 0xFF	; 255
}
    452a:	23 96       	adiw	r28, 0x03	; 3
    452c:	cd bf       	out	0x3d, r28	; 61
    452e:	de bf       	out	0x3e, r29	; 62
    4530:	df 91       	pop	r29
    4532:	cf 91       	pop	r28
    4534:	08 95       	ret

00004536 <GTimer_unRegisterCB>:


void GTimer_unRegisterCB(uint8_t TimeSlot)
{
    4536:	cf 93       	push	r28
    4538:	df 93       	push	r29
    453a:	1f 92       	push	r1
    453c:	cd b7       	in	r28, 0x3d	; 61
    453e:	de b7       	in	r29, 0x3e	; 62
    4540:	89 83       	std	Y+1, r24	; 0x01
	if(TimeSlot < G_TIMER_MAX_SLOT)
    4542:	89 81       	ldd	r24, Y+1	; 0x01
    4544:	80 31       	cpi	r24, 0x10	; 16
    4546:	98 f4       	brcc	.+38     	; 0x456e <GTimer_unRegisterCB+0x38>
	{
		TimerState[TimeSlot] = GTIMER_EMPTY;
    4548:	89 81       	ldd	r24, Y+1	; 0x01
    454a:	88 2f       	mov	r24, r24
    454c:	90 e0       	ldi	r25, 0x00	; 0
    454e:	87 59       	subi	r24, 0x97	; 151
    4550:	9a 4d       	sbci	r25, 0xDA	; 218
    4552:	fc 01       	movw	r30, r24
    4554:	10 82       	st	Z, r1
		TimerCB[TimeSlot] = Gtimer_Idle;
    4556:	89 81       	ldd	r24, Y+1	; 0x01
    4558:	88 2f       	mov	r24, r24
    455a:	90 e0       	ldi	r25, 0x00	; 0
    455c:	88 0f       	add	r24, r24
    455e:	99 1f       	adc	r25, r25
    4560:	87 5f       	subi	r24, 0xF7	; 247
    4562:	9a 4d       	sbci	r25, 0xDA	; 218
    4564:	2e ef       	ldi	r18, 0xFE	; 254
    4566:	31 e2       	ldi	r19, 0x21	; 33
    4568:	fc 01       	movw	r30, r24
    456a:	20 83       	st	Z, r18
    456c:	31 83       	std	Z+1, r19	; 0x01
	}
}
    456e:	00 00       	nop
    4570:	0f 90       	pop	r0
    4572:	df 91       	pop	r29
    4574:	cf 91       	pop	r28
    4576:	08 95       	ret

00004578 <GTimer_Refresh>:

// refresh the timer, update the new interrupt time, and start the timer
void GTimer_Refresh(uint8_t TimeSlot, uint8_t TimeExpire)
{
    4578:	cf 93       	push	r28
    457a:	df 93       	push	r29
    457c:	00 d0       	rcall	.+0      	; 0x457e <GTimer_Refresh+0x6>
    457e:	cd b7       	in	r28, 0x3d	; 61
    4580:	de b7       	in	r29, 0x3e	; 62
    4582:	89 83       	std	Y+1, r24	; 0x01
    4584:	6a 83       	std	Y+2, r22	; 0x02
	switch(TimeExpire){
    4586:	8a 81       	ldd	r24, Y+2	; 0x02
    4588:	88 2f       	mov	r24, r24
    458a:	90 e0       	ldi	r25, 0x00	; 0
    458c:	09 2e       	mov	r0, r25
    458e:	00 0c       	add	r0, r0
    4590:	aa 0b       	sbc	r26, r26
    4592:	bb 0b       	sbc	r27, r27
    4594:	40 e0       	ldi	r20, 0x00	; 0
    4596:	50 e0       	ldi	r21, 0x00	; 0
    4598:	2f e0       	ldi	r18, 0x0F	; 15
    459a:	30 e0       	ldi	r19, 0x00	; 0
    459c:	84 1b       	sub	r24, r20
    459e:	95 0b       	sbc	r25, r21
    45a0:	28 17       	cp	r18, r24
    45a2:	39 07       	cpc	r19, r25
    45a4:	08 f4       	brcc	.+2      	; 0x45a8 <GTimer_Refresh+0x30>
    45a6:	26 c3       	rjmp	.+1612   	; 0x4bf4 <GTimer_Refresh+0x67c>
    45a8:	8c 59       	subi	r24, 0x9C	; 156
    45aa:	9e 4f       	sbci	r25, 0xFE	; 254
    45ac:	fc 01       	movw	r30, r24
    45ae:	0c 94 de 50 	jmp	0xa1bc	; 0xa1bc <__tablejump2__>
		
		case G_TIMER_10H:
			TimerState[TimeSlot] = GTIMER_STOP;
    45b2:	89 81       	ldd	r24, Y+1	; 0x01
    45b4:	88 2f       	mov	r24, r24
    45b6:	90 e0       	ldi	r25, 0x00	; 0
    45b8:	87 59       	subi	r24, 0x97	; 151
    45ba:	9a 4d       	sbci	r25, 0xDA	; 218
    45bc:	21 e0       	ldi	r18, 0x01	; 1
    45be:	fc 01       	movw	r30, r24
    45c0:	20 83       	st	Z, r18
			TimerCnt[TimeSlot] = 0;
    45c2:	89 81       	ldd	r24, Y+1	; 0x01
    45c4:	88 2f       	mov	r24, r24
    45c6:	90 e0       	ldi	r25, 0x00	; 0
    45c8:	88 0f       	add	r24, r24
    45ca:	99 1f       	adc	r25, r25
    45cc:	88 0f       	add	r24, r24
    45ce:	99 1f       	adc	r25, r25
    45d0:	87 5d       	subi	r24, 0xD7	; 215
    45d2:	9a 4d       	sbci	r25, 0xDA	; 218
    45d4:	fc 01       	movw	r30, r24
    45d6:	10 82       	st	Z, r1
    45d8:	11 82       	std	Z+1, r1	; 0x01
    45da:	12 82       	std	Z+2, r1	; 0x02
    45dc:	13 82       	std	Z+3, r1	; 0x03
			TimerExpired[TimeSlot] = 360000;	//100ms*360000 = 10 hours
    45de:	89 81       	ldd	r24, Y+1	; 0x01
    45e0:	88 2f       	mov	r24, r24
    45e2:	90 e0       	ldi	r25, 0x00	; 0
    45e4:	88 0f       	add	r24, r24
    45e6:	99 1f       	adc	r25, r25
    45e8:	88 0f       	add	r24, r24
    45ea:	99 1f       	adc	r25, r25
    45ec:	9c 01       	movw	r18, r24
    45ee:	27 58       	subi	r18, 0x87	; 135
    45f0:	3a 4d       	sbci	r19, 0xDA	; 218
    45f2:	80 e4       	ldi	r24, 0x40	; 64
    45f4:	9e e7       	ldi	r25, 0x7E	; 126
    45f6:	a5 e0       	ldi	r26, 0x05	; 5
    45f8:	b0 e0       	ldi	r27, 0x00	; 0
    45fa:	f9 01       	movw	r30, r18
    45fc:	80 83       	st	Z, r24
    45fe:	91 83       	std	Z+1, r25	; 0x01
    4600:	a2 83       	std	Z+2, r26	; 0x02
    4602:	b3 83       	std	Z+3, r27	; 0x03
			TimerState[TimeSlot] = GTIMER_RUN;
    4604:	89 81       	ldd	r24, Y+1	; 0x01
    4606:	88 2f       	mov	r24, r24
    4608:	90 e0       	ldi	r25, 0x00	; 0
    460a:	87 59       	subi	r24, 0x97	; 151
    460c:	9a 4d       	sbci	r25, 0xDA	; 218
    460e:	22 e0       	ldi	r18, 0x02	; 2
    4610:	fc 01       	movw	r30, r24
    4612:	20 83       	st	Z, r18
		break;
    4614:	ee c2       	rjmp	.+1500   	; 0x4bf2 <GTimer_Refresh+0x67a>
		
		case G_TIMER_1H:
			TimerState[TimeSlot] = GTIMER_STOP;
    4616:	89 81       	ldd	r24, Y+1	; 0x01
    4618:	88 2f       	mov	r24, r24
    461a:	90 e0       	ldi	r25, 0x00	; 0
    461c:	87 59       	subi	r24, 0x97	; 151
    461e:	9a 4d       	sbci	r25, 0xDA	; 218
    4620:	21 e0       	ldi	r18, 0x01	; 1
    4622:	fc 01       	movw	r30, r24
    4624:	20 83       	st	Z, r18
			TimerCnt[TimeSlot] = 0;
    4626:	89 81       	ldd	r24, Y+1	; 0x01
    4628:	88 2f       	mov	r24, r24
    462a:	90 e0       	ldi	r25, 0x00	; 0
    462c:	88 0f       	add	r24, r24
    462e:	99 1f       	adc	r25, r25
    4630:	88 0f       	add	r24, r24
    4632:	99 1f       	adc	r25, r25
    4634:	87 5d       	subi	r24, 0xD7	; 215
    4636:	9a 4d       	sbci	r25, 0xDA	; 218
    4638:	fc 01       	movw	r30, r24
    463a:	10 82       	st	Z, r1
    463c:	11 82       	std	Z+1, r1	; 0x01
    463e:	12 82       	std	Z+2, r1	; 0x02
    4640:	13 82       	std	Z+3, r1	; 0x03
			TimerExpired[TimeSlot] = 36000;	//100ms*36000 = 1 hours
    4642:	89 81       	ldd	r24, Y+1	; 0x01
    4644:	88 2f       	mov	r24, r24
    4646:	90 e0       	ldi	r25, 0x00	; 0
    4648:	88 0f       	add	r24, r24
    464a:	99 1f       	adc	r25, r25
    464c:	88 0f       	add	r24, r24
    464e:	99 1f       	adc	r25, r25
    4650:	9c 01       	movw	r18, r24
    4652:	27 58       	subi	r18, 0x87	; 135
    4654:	3a 4d       	sbci	r19, 0xDA	; 218
    4656:	80 ea       	ldi	r24, 0xA0	; 160
    4658:	9c e8       	ldi	r25, 0x8C	; 140
    465a:	a0 e0       	ldi	r26, 0x00	; 0
    465c:	b0 e0       	ldi	r27, 0x00	; 0
    465e:	f9 01       	movw	r30, r18
    4660:	80 83       	st	Z, r24
    4662:	91 83       	std	Z+1, r25	; 0x01
    4664:	a2 83       	std	Z+2, r26	; 0x02
    4666:	b3 83       	std	Z+3, r27	; 0x03
			TimerState[TimeSlot] = GTIMER_RUN;
    4668:	89 81       	ldd	r24, Y+1	; 0x01
    466a:	88 2f       	mov	r24, r24
    466c:	90 e0       	ldi	r25, 0x00	; 0
    466e:	87 59       	subi	r24, 0x97	; 151
    4670:	9a 4d       	sbci	r25, 0xDA	; 218
    4672:	22 e0       	ldi	r18, 0x02	; 2
    4674:	fc 01       	movw	r30, r24
    4676:	20 83       	st	Z, r18
		break;		
    4678:	bc c2       	rjmp	.+1400   	; 0x4bf2 <GTimer_Refresh+0x67a>
		
		case G_TIMER_30M:
			TimerState[TimeSlot] = GTIMER_STOP;
    467a:	89 81       	ldd	r24, Y+1	; 0x01
    467c:	88 2f       	mov	r24, r24
    467e:	90 e0       	ldi	r25, 0x00	; 0
    4680:	87 59       	subi	r24, 0x97	; 151
    4682:	9a 4d       	sbci	r25, 0xDA	; 218
    4684:	21 e0       	ldi	r18, 0x01	; 1
    4686:	fc 01       	movw	r30, r24
    4688:	20 83       	st	Z, r18
			TimerCnt[TimeSlot] = 0;
    468a:	89 81       	ldd	r24, Y+1	; 0x01
    468c:	88 2f       	mov	r24, r24
    468e:	90 e0       	ldi	r25, 0x00	; 0
    4690:	88 0f       	add	r24, r24
    4692:	99 1f       	adc	r25, r25
    4694:	88 0f       	add	r24, r24
    4696:	99 1f       	adc	r25, r25
    4698:	87 5d       	subi	r24, 0xD7	; 215
    469a:	9a 4d       	sbci	r25, 0xDA	; 218
    469c:	fc 01       	movw	r30, r24
    469e:	10 82       	st	Z, r1
    46a0:	11 82       	std	Z+1, r1	; 0x01
    46a2:	12 82       	std	Z+2, r1	; 0x02
    46a4:	13 82       	std	Z+3, r1	; 0x03
			TimerExpired[TimeSlot] = 18000;	//100ms*18000 = 30 mins
    46a6:	89 81       	ldd	r24, Y+1	; 0x01
    46a8:	88 2f       	mov	r24, r24
    46aa:	90 e0       	ldi	r25, 0x00	; 0
    46ac:	88 0f       	add	r24, r24
    46ae:	99 1f       	adc	r25, r25
    46b0:	88 0f       	add	r24, r24
    46b2:	99 1f       	adc	r25, r25
    46b4:	9c 01       	movw	r18, r24
    46b6:	27 58       	subi	r18, 0x87	; 135
    46b8:	3a 4d       	sbci	r19, 0xDA	; 218
    46ba:	80 e5       	ldi	r24, 0x50	; 80
    46bc:	96 e4       	ldi	r25, 0x46	; 70
    46be:	a0 e0       	ldi	r26, 0x00	; 0
    46c0:	b0 e0       	ldi	r27, 0x00	; 0
    46c2:	f9 01       	movw	r30, r18
    46c4:	80 83       	st	Z, r24
    46c6:	91 83       	std	Z+1, r25	; 0x01
    46c8:	a2 83       	std	Z+2, r26	; 0x02
    46ca:	b3 83       	std	Z+3, r27	; 0x03
			TimerState[TimeSlot] = GTIMER_RUN;
    46cc:	89 81       	ldd	r24, Y+1	; 0x01
    46ce:	88 2f       	mov	r24, r24
    46d0:	90 e0       	ldi	r25, 0x00	; 0
    46d2:	87 59       	subi	r24, 0x97	; 151
    46d4:	9a 4d       	sbci	r25, 0xDA	; 218
    46d6:	22 e0       	ldi	r18, 0x02	; 2
    46d8:	fc 01       	movw	r30, r24
    46da:	20 83       	st	Z, r18
		break;
    46dc:	8a c2       	rjmp	.+1300   	; 0x4bf2 <GTimer_Refresh+0x67a>
		
		case G_TIMER_2M:
			TimerState[TimeSlot] = GTIMER_STOP;
    46de:	89 81       	ldd	r24, Y+1	; 0x01
    46e0:	88 2f       	mov	r24, r24
    46e2:	90 e0       	ldi	r25, 0x00	; 0
    46e4:	87 59       	subi	r24, 0x97	; 151
    46e6:	9a 4d       	sbci	r25, 0xDA	; 218
    46e8:	21 e0       	ldi	r18, 0x01	; 1
    46ea:	fc 01       	movw	r30, r24
    46ec:	20 83       	st	Z, r18
			TimerCnt[TimeSlot] = 0;
    46ee:	89 81       	ldd	r24, Y+1	; 0x01
    46f0:	88 2f       	mov	r24, r24
    46f2:	90 e0       	ldi	r25, 0x00	; 0
    46f4:	88 0f       	add	r24, r24
    46f6:	99 1f       	adc	r25, r25
    46f8:	88 0f       	add	r24, r24
    46fa:	99 1f       	adc	r25, r25
    46fc:	87 5d       	subi	r24, 0xD7	; 215
    46fe:	9a 4d       	sbci	r25, 0xDA	; 218
    4700:	fc 01       	movw	r30, r24
    4702:	10 82       	st	Z, r1
    4704:	11 82       	std	Z+1, r1	; 0x01
    4706:	12 82       	std	Z+2, r1	; 0x02
    4708:	13 82       	std	Z+3, r1	; 0x03
			TimerExpired[TimeSlot] = 1200;	//100ms*1200 = 2m
    470a:	89 81       	ldd	r24, Y+1	; 0x01
    470c:	88 2f       	mov	r24, r24
    470e:	90 e0       	ldi	r25, 0x00	; 0
    4710:	88 0f       	add	r24, r24
    4712:	99 1f       	adc	r25, r25
    4714:	88 0f       	add	r24, r24
    4716:	99 1f       	adc	r25, r25
    4718:	9c 01       	movw	r18, r24
    471a:	27 58       	subi	r18, 0x87	; 135
    471c:	3a 4d       	sbci	r19, 0xDA	; 218
    471e:	80 eb       	ldi	r24, 0xB0	; 176
    4720:	94 e0       	ldi	r25, 0x04	; 4
    4722:	a0 e0       	ldi	r26, 0x00	; 0
    4724:	b0 e0       	ldi	r27, 0x00	; 0
    4726:	f9 01       	movw	r30, r18
    4728:	80 83       	st	Z, r24
    472a:	91 83       	std	Z+1, r25	; 0x01
    472c:	a2 83       	std	Z+2, r26	; 0x02
    472e:	b3 83       	std	Z+3, r27	; 0x03
			TimerState[TimeSlot] = GTIMER_RUN;
    4730:	89 81       	ldd	r24, Y+1	; 0x01
    4732:	88 2f       	mov	r24, r24
    4734:	90 e0       	ldi	r25, 0x00	; 0
    4736:	87 59       	subi	r24, 0x97	; 151
    4738:	9a 4d       	sbci	r25, 0xDA	; 218
    473a:	22 e0       	ldi	r18, 0x02	; 2
    473c:	fc 01       	movw	r30, r24
    473e:	20 83       	st	Z, r18
		break;
    4740:	58 c2       	rjmp	.+1200   	; 0x4bf2 <GTimer_Refresh+0x67a>
		
		case G_TIMER_1M:
			TimerState[TimeSlot] = GTIMER_STOP;
    4742:	89 81       	ldd	r24, Y+1	; 0x01
    4744:	88 2f       	mov	r24, r24
    4746:	90 e0       	ldi	r25, 0x00	; 0
    4748:	87 59       	subi	r24, 0x97	; 151
    474a:	9a 4d       	sbci	r25, 0xDA	; 218
    474c:	21 e0       	ldi	r18, 0x01	; 1
    474e:	fc 01       	movw	r30, r24
    4750:	20 83       	st	Z, r18
			TimerCnt[TimeSlot] = 0;
    4752:	89 81       	ldd	r24, Y+1	; 0x01
    4754:	88 2f       	mov	r24, r24
    4756:	90 e0       	ldi	r25, 0x00	; 0
    4758:	88 0f       	add	r24, r24
    475a:	99 1f       	adc	r25, r25
    475c:	88 0f       	add	r24, r24
    475e:	99 1f       	adc	r25, r25
    4760:	87 5d       	subi	r24, 0xD7	; 215
    4762:	9a 4d       	sbci	r25, 0xDA	; 218
    4764:	fc 01       	movw	r30, r24
    4766:	10 82       	st	Z, r1
    4768:	11 82       	std	Z+1, r1	; 0x01
    476a:	12 82       	std	Z+2, r1	; 0x02
    476c:	13 82       	std	Z+3, r1	; 0x03
			TimerExpired[TimeSlot] = 600 ;//600;	//100ms*600 = 1m
    476e:	89 81       	ldd	r24, Y+1	; 0x01
    4770:	88 2f       	mov	r24, r24
    4772:	90 e0       	ldi	r25, 0x00	; 0
    4774:	88 0f       	add	r24, r24
    4776:	99 1f       	adc	r25, r25
    4778:	88 0f       	add	r24, r24
    477a:	99 1f       	adc	r25, r25
    477c:	9c 01       	movw	r18, r24
    477e:	27 58       	subi	r18, 0x87	; 135
    4780:	3a 4d       	sbci	r19, 0xDA	; 218
    4782:	88 e5       	ldi	r24, 0x58	; 88
    4784:	92 e0       	ldi	r25, 0x02	; 2
    4786:	a0 e0       	ldi	r26, 0x00	; 0
    4788:	b0 e0       	ldi	r27, 0x00	; 0
    478a:	f9 01       	movw	r30, r18
    478c:	80 83       	st	Z, r24
    478e:	91 83       	std	Z+1, r25	; 0x01
    4790:	a2 83       	std	Z+2, r26	; 0x02
    4792:	b3 83       	std	Z+3, r27	; 0x03
			TimerState[TimeSlot] = GTIMER_RUN;		
    4794:	89 81       	ldd	r24, Y+1	; 0x01
    4796:	88 2f       	mov	r24, r24
    4798:	90 e0       	ldi	r25, 0x00	; 0
    479a:	87 59       	subi	r24, 0x97	; 151
    479c:	9a 4d       	sbci	r25, 0xDA	; 218
    479e:	22 e0       	ldi	r18, 0x02	; 2
    47a0:	fc 01       	movw	r30, r24
    47a2:	20 83       	st	Z, r18
		break;
    47a4:	26 c2       	rjmp	.+1100   	; 0x4bf2 <GTimer_Refresh+0x67a>
		
		case G_TIMER_1500mS:
			TimerState[TimeSlot] = GTIMER_STOP;
    47a6:	89 81       	ldd	r24, Y+1	; 0x01
    47a8:	88 2f       	mov	r24, r24
    47aa:	90 e0       	ldi	r25, 0x00	; 0
    47ac:	87 59       	subi	r24, 0x97	; 151
    47ae:	9a 4d       	sbci	r25, 0xDA	; 218
    47b0:	21 e0       	ldi	r18, 0x01	; 1
    47b2:	fc 01       	movw	r30, r24
    47b4:	20 83       	st	Z, r18
			TimerCnt[TimeSlot] = 0;
    47b6:	89 81       	ldd	r24, Y+1	; 0x01
    47b8:	88 2f       	mov	r24, r24
    47ba:	90 e0       	ldi	r25, 0x00	; 0
    47bc:	88 0f       	add	r24, r24
    47be:	99 1f       	adc	r25, r25
    47c0:	88 0f       	add	r24, r24
    47c2:	99 1f       	adc	r25, r25
    47c4:	87 5d       	subi	r24, 0xD7	; 215
    47c6:	9a 4d       	sbci	r25, 0xDA	; 218
    47c8:	fc 01       	movw	r30, r24
    47ca:	10 82       	st	Z, r1
    47cc:	11 82       	std	Z+1, r1	; 0x01
    47ce:	12 82       	std	Z+2, r1	; 0x02
    47d0:	13 82       	std	Z+3, r1	; 0x03
			TimerExpired[TimeSlot] = 15;	//100ms*20 = 2s
    47d2:	89 81       	ldd	r24, Y+1	; 0x01
    47d4:	88 2f       	mov	r24, r24
    47d6:	90 e0       	ldi	r25, 0x00	; 0
    47d8:	88 0f       	add	r24, r24
    47da:	99 1f       	adc	r25, r25
    47dc:	88 0f       	add	r24, r24
    47de:	99 1f       	adc	r25, r25
    47e0:	9c 01       	movw	r18, r24
    47e2:	27 58       	subi	r18, 0x87	; 135
    47e4:	3a 4d       	sbci	r19, 0xDA	; 218
    47e6:	8f e0       	ldi	r24, 0x0F	; 15
    47e8:	90 e0       	ldi	r25, 0x00	; 0
    47ea:	a0 e0       	ldi	r26, 0x00	; 0
    47ec:	b0 e0       	ldi	r27, 0x00	; 0
    47ee:	f9 01       	movw	r30, r18
    47f0:	80 83       	st	Z, r24
    47f2:	91 83       	std	Z+1, r25	; 0x01
    47f4:	a2 83       	std	Z+2, r26	; 0x02
    47f6:	b3 83       	std	Z+3, r27	; 0x03
			TimerState[TimeSlot] = GTIMER_RUN;
    47f8:	89 81       	ldd	r24, Y+1	; 0x01
    47fa:	88 2f       	mov	r24, r24
    47fc:	90 e0       	ldi	r25, 0x00	; 0
    47fe:	87 59       	subi	r24, 0x97	; 151
    4800:	9a 4d       	sbci	r25, 0xDA	; 218
    4802:	22 e0       	ldi	r18, 0x02	; 2
    4804:	fc 01       	movw	r30, r24
    4806:	20 83       	st	Z, r18
		break;				
    4808:	f4 c1       	rjmp	.+1000   	; 0x4bf2 <GTimer_Refresh+0x67a>
		
		case G_TIMER_1S:
			TimerState[TimeSlot] = GTIMER_STOP;
    480a:	89 81       	ldd	r24, Y+1	; 0x01
    480c:	88 2f       	mov	r24, r24
    480e:	90 e0       	ldi	r25, 0x00	; 0
    4810:	87 59       	subi	r24, 0x97	; 151
    4812:	9a 4d       	sbci	r25, 0xDA	; 218
    4814:	21 e0       	ldi	r18, 0x01	; 1
    4816:	fc 01       	movw	r30, r24
    4818:	20 83       	st	Z, r18
			TimerCnt[TimeSlot] = 0;
    481a:	89 81       	ldd	r24, Y+1	; 0x01
    481c:	88 2f       	mov	r24, r24
    481e:	90 e0       	ldi	r25, 0x00	; 0
    4820:	88 0f       	add	r24, r24
    4822:	99 1f       	adc	r25, r25
    4824:	88 0f       	add	r24, r24
    4826:	99 1f       	adc	r25, r25
    4828:	87 5d       	subi	r24, 0xD7	; 215
    482a:	9a 4d       	sbci	r25, 0xDA	; 218
    482c:	fc 01       	movw	r30, r24
    482e:	10 82       	st	Z, r1
    4830:	11 82       	std	Z+1, r1	; 0x01
    4832:	12 82       	std	Z+2, r1	; 0x02
    4834:	13 82       	std	Z+3, r1	; 0x03
			TimerExpired[TimeSlot] = 10;	//100ms*10 = 1s
    4836:	89 81       	ldd	r24, Y+1	; 0x01
    4838:	88 2f       	mov	r24, r24
    483a:	90 e0       	ldi	r25, 0x00	; 0
    483c:	88 0f       	add	r24, r24
    483e:	99 1f       	adc	r25, r25
    4840:	88 0f       	add	r24, r24
    4842:	99 1f       	adc	r25, r25
    4844:	9c 01       	movw	r18, r24
    4846:	27 58       	subi	r18, 0x87	; 135
    4848:	3a 4d       	sbci	r19, 0xDA	; 218
    484a:	8a e0       	ldi	r24, 0x0A	; 10
    484c:	90 e0       	ldi	r25, 0x00	; 0
    484e:	a0 e0       	ldi	r26, 0x00	; 0
    4850:	b0 e0       	ldi	r27, 0x00	; 0
    4852:	f9 01       	movw	r30, r18
    4854:	80 83       	st	Z, r24
    4856:	91 83       	std	Z+1, r25	; 0x01
    4858:	a2 83       	std	Z+2, r26	; 0x02
    485a:	b3 83       	std	Z+3, r27	; 0x03
			TimerState[TimeSlot] = GTIMER_RUN;
    485c:	89 81       	ldd	r24, Y+1	; 0x01
    485e:	88 2f       	mov	r24, r24
    4860:	90 e0       	ldi	r25, 0x00	; 0
    4862:	87 59       	subi	r24, 0x97	; 151
    4864:	9a 4d       	sbci	r25, 0xDA	; 218
    4866:	22 e0       	ldi	r18, 0x02	; 2
    4868:	fc 01       	movw	r30, r24
    486a:	20 83       	st	Z, r18
		break;
    486c:	c2 c1       	rjmp	.+900    	; 0x4bf2 <GTimer_Refresh+0x67a>
		
		case G_TIMER_2S:
			TimerState[TimeSlot] = GTIMER_STOP;
    486e:	89 81       	ldd	r24, Y+1	; 0x01
    4870:	88 2f       	mov	r24, r24
    4872:	90 e0       	ldi	r25, 0x00	; 0
    4874:	87 59       	subi	r24, 0x97	; 151
    4876:	9a 4d       	sbci	r25, 0xDA	; 218
    4878:	21 e0       	ldi	r18, 0x01	; 1
    487a:	fc 01       	movw	r30, r24
    487c:	20 83       	st	Z, r18
			TimerCnt[TimeSlot] = 0;
    487e:	89 81       	ldd	r24, Y+1	; 0x01
    4880:	88 2f       	mov	r24, r24
    4882:	90 e0       	ldi	r25, 0x00	; 0
    4884:	88 0f       	add	r24, r24
    4886:	99 1f       	adc	r25, r25
    4888:	88 0f       	add	r24, r24
    488a:	99 1f       	adc	r25, r25
    488c:	87 5d       	subi	r24, 0xD7	; 215
    488e:	9a 4d       	sbci	r25, 0xDA	; 218
    4890:	fc 01       	movw	r30, r24
    4892:	10 82       	st	Z, r1
    4894:	11 82       	std	Z+1, r1	; 0x01
    4896:	12 82       	std	Z+2, r1	; 0x02
    4898:	13 82       	std	Z+3, r1	; 0x03
			TimerExpired[TimeSlot] = 20;	//100ms*10 = 1s
    489a:	89 81       	ldd	r24, Y+1	; 0x01
    489c:	88 2f       	mov	r24, r24
    489e:	90 e0       	ldi	r25, 0x00	; 0
    48a0:	88 0f       	add	r24, r24
    48a2:	99 1f       	adc	r25, r25
    48a4:	88 0f       	add	r24, r24
    48a6:	99 1f       	adc	r25, r25
    48a8:	9c 01       	movw	r18, r24
    48aa:	27 58       	subi	r18, 0x87	; 135
    48ac:	3a 4d       	sbci	r19, 0xDA	; 218
    48ae:	84 e1       	ldi	r24, 0x14	; 20
    48b0:	90 e0       	ldi	r25, 0x00	; 0
    48b2:	a0 e0       	ldi	r26, 0x00	; 0
    48b4:	b0 e0       	ldi	r27, 0x00	; 0
    48b6:	f9 01       	movw	r30, r18
    48b8:	80 83       	st	Z, r24
    48ba:	91 83       	std	Z+1, r25	; 0x01
    48bc:	a2 83       	std	Z+2, r26	; 0x02
    48be:	b3 83       	std	Z+3, r27	; 0x03
			TimerState[TimeSlot] = GTIMER_RUN;
    48c0:	89 81       	ldd	r24, Y+1	; 0x01
    48c2:	88 2f       	mov	r24, r24
    48c4:	90 e0       	ldi	r25, 0x00	; 0
    48c6:	87 59       	subi	r24, 0x97	; 151
    48c8:	9a 4d       	sbci	r25, 0xDA	; 218
    48ca:	22 e0       	ldi	r18, 0x02	; 2
    48cc:	fc 01       	movw	r30, r24
    48ce:	20 83       	st	Z, r18
		break;
    48d0:	90 c1       	rjmp	.+800    	; 0x4bf2 <GTimer_Refresh+0x67a>
		
		case G_TIMER_5S:
			TimerState[TimeSlot] = GTIMER_STOP;
    48d2:	89 81       	ldd	r24, Y+1	; 0x01
    48d4:	88 2f       	mov	r24, r24
    48d6:	90 e0       	ldi	r25, 0x00	; 0
    48d8:	87 59       	subi	r24, 0x97	; 151
    48da:	9a 4d       	sbci	r25, 0xDA	; 218
    48dc:	21 e0       	ldi	r18, 0x01	; 1
    48de:	fc 01       	movw	r30, r24
    48e0:	20 83       	st	Z, r18
			TimerCnt[TimeSlot] = 0;
    48e2:	89 81       	ldd	r24, Y+1	; 0x01
    48e4:	88 2f       	mov	r24, r24
    48e6:	90 e0       	ldi	r25, 0x00	; 0
    48e8:	88 0f       	add	r24, r24
    48ea:	99 1f       	adc	r25, r25
    48ec:	88 0f       	add	r24, r24
    48ee:	99 1f       	adc	r25, r25
    48f0:	87 5d       	subi	r24, 0xD7	; 215
    48f2:	9a 4d       	sbci	r25, 0xDA	; 218
    48f4:	fc 01       	movw	r30, r24
    48f6:	10 82       	st	Z, r1
    48f8:	11 82       	std	Z+1, r1	; 0x01
    48fa:	12 82       	std	Z+2, r1	; 0x02
    48fc:	13 82       	std	Z+3, r1	; 0x03
			TimerExpired[TimeSlot] = 50;	//100ms*50 = 5s
    48fe:	89 81       	ldd	r24, Y+1	; 0x01
    4900:	88 2f       	mov	r24, r24
    4902:	90 e0       	ldi	r25, 0x00	; 0
    4904:	88 0f       	add	r24, r24
    4906:	99 1f       	adc	r25, r25
    4908:	88 0f       	add	r24, r24
    490a:	99 1f       	adc	r25, r25
    490c:	9c 01       	movw	r18, r24
    490e:	27 58       	subi	r18, 0x87	; 135
    4910:	3a 4d       	sbci	r19, 0xDA	; 218
    4912:	82 e3       	ldi	r24, 0x32	; 50
    4914:	90 e0       	ldi	r25, 0x00	; 0
    4916:	a0 e0       	ldi	r26, 0x00	; 0
    4918:	b0 e0       	ldi	r27, 0x00	; 0
    491a:	f9 01       	movw	r30, r18
    491c:	80 83       	st	Z, r24
    491e:	91 83       	std	Z+1, r25	; 0x01
    4920:	a2 83       	std	Z+2, r26	; 0x02
    4922:	b3 83       	std	Z+3, r27	; 0x03
			TimerState[TimeSlot] = GTIMER_RUN;
    4924:	89 81       	ldd	r24, Y+1	; 0x01
    4926:	88 2f       	mov	r24, r24
    4928:	90 e0       	ldi	r25, 0x00	; 0
    492a:	87 59       	subi	r24, 0x97	; 151
    492c:	9a 4d       	sbci	r25, 0xDA	; 218
    492e:	22 e0       	ldi	r18, 0x02	; 2
    4930:	fc 01       	movw	r30, r24
    4932:	20 83       	st	Z, r18
		break;		
    4934:	5e c1       	rjmp	.+700    	; 0x4bf2 <GTimer_Refresh+0x67a>
			
		case G_TIMER_30S:
			TimerState[TimeSlot] = GTIMER_STOP;
    4936:	89 81       	ldd	r24, Y+1	; 0x01
    4938:	88 2f       	mov	r24, r24
    493a:	90 e0       	ldi	r25, 0x00	; 0
    493c:	87 59       	subi	r24, 0x97	; 151
    493e:	9a 4d       	sbci	r25, 0xDA	; 218
    4940:	21 e0       	ldi	r18, 0x01	; 1
    4942:	fc 01       	movw	r30, r24
    4944:	20 83       	st	Z, r18
			TimerCnt[TimeSlot] = 0;
    4946:	89 81       	ldd	r24, Y+1	; 0x01
    4948:	88 2f       	mov	r24, r24
    494a:	90 e0       	ldi	r25, 0x00	; 0
    494c:	88 0f       	add	r24, r24
    494e:	99 1f       	adc	r25, r25
    4950:	88 0f       	add	r24, r24
    4952:	99 1f       	adc	r25, r25
    4954:	87 5d       	subi	r24, 0xD7	; 215
    4956:	9a 4d       	sbci	r25, 0xDA	; 218
    4958:	fc 01       	movw	r30, r24
    495a:	10 82       	st	Z, r1
    495c:	11 82       	std	Z+1, r1	; 0x01
    495e:	12 82       	std	Z+2, r1	; 0x02
    4960:	13 82       	std	Z+3, r1	; 0x03
			TimerExpired[TimeSlot] = 300;	//100ms*300 = 30s
    4962:	89 81       	ldd	r24, Y+1	; 0x01
    4964:	88 2f       	mov	r24, r24
    4966:	90 e0       	ldi	r25, 0x00	; 0
    4968:	88 0f       	add	r24, r24
    496a:	99 1f       	adc	r25, r25
    496c:	88 0f       	add	r24, r24
    496e:	99 1f       	adc	r25, r25
    4970:	9c 01       	movw	r18, r24
    4972:	27 58       	subi	r18, 0x87	; 135
    4974:	3a 4d       	sbci	r19, 0xDA	; 218
    4976:	8c e2       	ldi	r24, 0x2C	; 44
    4978:	91 e0       	ldi	r25, 0x01	; 1
    497a:	a0 e0       	ldi	r26, 0x00	; 0
    497c:	b0 e0       	ldi	r27, 0x00	; 0
    497e:	f9 01       	movw	r30, r18
    4980:	80 83       	st	Z, r24
    4982:	91 83       	std	Z+1, r25	; 0x01
    4984:	a2 83       	std	Z+2, r26	; 0x02
    4986:	b3 83       	std	Z+3, r27	; 0x03
			TimerState[TimeSlot] = GTIMER_RUN;
    4988:	89 81       	ldd	r24, Y+1	; 0x01
    498a:	88 2f       	mov	r24, r24
    498c:	90 e0       	ldi	r25, 0x00	; 0
    498e:	87 59       	subi	r24, 0x97	; 151
    4990:	9a 4d       	sbci	r25, 0xDA	; 218
    4992:	22 e0       	ldi	r18, 0x02	; 2
    4994:	fc 01       	movw	r30, r24
    4996:	20 83       	st	Z, r18
		break;
    4998:	2c c1       	rjmp	.+600    	; 0x4bf2 <GTimer_Refresh+0x67a>
			
		case G_TIMER_600mS:
			TimerState[TimeSlot] = GTIMER_STOP;
    499a:	89 81       	ldd	r24, Y+1	; 0x01
    499c:	88 2f       	mov	r24, r24
    499e:	90 e0       	ldi	r25, 0x00	; 0
    49a0:	87 59       	subi	r24, 0x97	; 151
    49a2:	9a 4d       	sbci	r25, 0xDA	; 218
    49a4:	21 e0       	ldi	r18, 0x01	; 1
    49a6:	fc 01       	movw	r30, r24
    49a8:	20 83       	st	Z, r18
			TimerCnt[TimeSlot] = 0;
    49aa:	89 81       	ldd	r24, Y+1	; 0x01
    49ac:	88 2f       	mov	r24, r24
    49ae:	90 e0       	ldi	r25, 0x00	; 0
    49b0:	88 0f       	add	r24, r24
    49b2:	99 1f       	adc	r25, r25
    49b4:	88 0f       	add	r24, r24
    49b6:	99 1f       	adc	r25, r25
    49b8:	87 5d       	subi	r24, 0xD7	; 215
    49ba:	9a 4d       	sbci	r25, 0xDA	; 218
    49bc:	fc 01       	movw	r30, r24
    49be:	10 82       	st	Z, r1
    49c0:	11 82       	std	Z+1, r1	; 0x01
    49c2:	12 82       	std	Z+2, r1	; 0x02
    49c4:	13 82       	std	Z+3, r1	; 0x03
			TimerExpired[TimeSlot] = 6;	//100ms*10 = 1s
    49c6:	89 81       	ldd	r24, Y+1	; 0x01
    49c8:	88 2f       	mov	r24, r24
    49ca:	90 e0       	ldi	r25, 0x00	; 0
    49cc:	88 0f       	add	r24, r24
    49ce:	99 1f       	adc	r25, r25
    49d0:	88 0f       	add	r24, r24
    49d2:	99 1f       	adc	r25, r25
    49d4:	9c 01       	movw	r18, r24
    49d6:	27 58       	subi	r18, 0x87	; 135
    49d8:	3a 4d       	sbci	r19, 0xDA	; 218
    49da:	86 e0       	ldi	r24, 0x06	; 6
    49dc:	90 e0       	ldi	r25, 0x00	; 0
    49de:	a0 e0       	ldi	r26, 0x00	; 0
    49e0:	b0 e0       	ldi	r27, 0x00	; 0
    49e2:	f9 01       	movw	r30, r18
    49e4:	80 83       	st	Z, r24
    49e6:	91 83       	std	Z+1, r25	; 0x01
    49e8:	a2 83       	std	Z+2, r26	; 0x02
    49ea:	b3 83       	std	Z+3, r27	; 0x03
			TimerState[TimeSlot] = GTIMER_RUN;
    49ec:	89 81       	ldd	r24, Y+1	; 0x01
    49ee:	88 2f       	mov	r24, r24
    49f0:	90 e0       	ldi	r25, 0x00	; 0
    49f2:	87 59       	subi	r24, 0x97	; 151
    49f4:	9a 4d       	sbci	r25, 0xDA	; 218
    49f6:	22 e0       	ldi	r18, 0x02	; 2
    49f8:	fc 01       	movw	r30, r24
    49fa:	20 83       	st	Z, r18
		break;
    49fc:	fa c0       	rjmp	.+500    	; 0x4bf2 <GTimer_Refresh+0x67a>
			
		case G_TIMER_500mS:
			TimerState[TimeSlot] = GTIMER_STOP;
    49fe:	89 81       	ldd	r24, Y+1	; 0x01
    4a00:	88 2f       	mov	r24, r24
    4a02:	90 e0       	ldi	r25, 0x00	; 0
    4a04:	87 59       	subi	r24, 0x97	; 151
    4a06:	9a 4d       	sbci	r25, 0xDA	; 218
    4a08:	21 e0       	ldi	r18, 0x01	; 1
    4a0a:	fc 01       	movw	r30, r24
    4a0c:	20 83       	st	Z, r18
			TimerCnt[TimeSlot] = 0;
    4a0e:	89 81       	ldd	r24, Y+1	; 0x01
    4a10:	88 2f       	mov	r24, r24
    4a12:	90 e0       	ldi	r25, 0x00	; 0
    4a14:	88 0f       	add	r24, r24
    4a16:	99 1f       	adc	r25, r25
    4a18:	88 0f       	add	r24, r24
    4a1a:	99 1f       	adc	r25, r25
    4a1c:	87 5d       	subi	r24, 0xD7	; 215
    4a1e:	9a 4d       	sbci	r25, 0xDA	; 218
    4a20:	fc 01       	movw	r30, r24
    4a22:	10 82       	st	Z, r1
    4a24:	11 82       	std	Z+1, r1	; 0x01
    4a26:	12 82       	std	Z+2, r1	; 0x02
    4a28:	13 82       	std	Z+3, r1	; 0x03
			TimerExpired[TimeSlot] = 5;		//100ms*5 = 500ms
    4a2a:	89 81       	ldd	r24, Y+1	; 0x01
    4a2c:	88 2f       	mov	r24, r24
    4a2e:	90 e0       	ldi	r25, 0x00	; 0
    4a30:	88 0f       	add	r24, r24
    4a32:	99 1f       	adc	r25, r25
    4a34:	88 0f       	add	r24, r24
    4a36:	99 1f       	adc	r25, r25
    4a38:	9c 01       	movw	r18, r24
    4a3a:	27 58       	subi	r18, 0x87	; 135
    4a3c:	3a 4d       	sbci	r19, 0xDA	; 218
    4a3e:	85 e0       	ldi	r24, 0x05	; 5
    4a40:	90 e0       	ldi	r25, 0x00	; 0
    4a42:	a0 e0       	ldi	r26, 0x00	; 0
    4a44:	b0 e0       	ldi	r27, 0x00	; 0
    4a46:	f9 01       	movw	r30, r18
    4a48:	80 83       	st	Z, r24
    4a4a:	91 83       	std	Z+1, r25	; 0x01
    4a4c:	a2 83       	std	Z+2, r26	; 0x02
    4a4e:	b3 83       	std	Z+3, r27	; 0x03
			TimerState[TimeSlot] = GTIMER_RUN;
    4a50:	89 81       	ldd	r24, Y+1	; 0x01
    4a52:	88 2f       	mov	r24, r24
    4a54:	90 e0       	ldi	r25, 0x00	; 0
    4a56:	87 59       	subi	r24, 0x97	; 151
    4a58:	9a 4d       	sbci	r25, 0xDA	; 218
    4a5a:	22 e0       	ldi	r18, 0x02	; 2
    4a5c:	fc 01       	movw	r30, r24
    4a5e:	20 83       	st	Z, r18
		break;
    4a60:	c8 c0       	rjmp	.+400    	; 0x4bf2 <GTimer_Refresh+0x67a>
			
		case G_TIMER_200mS:
			TimerState[TimeSlot] = GTIMER_STOP;
    4a62:	89 81       	ldd	r24, Y+1	; 0x01
    4a64:	88 2f       	mov	r24, r24
    4a66:	90 e0       	ldi	r25, 0x00	; 0
    4a68:	87 59       	subi	r24, 0x97	; 151
    4a6a:	9a 4d       	sbci	r25, 0xDA	; 218
    4a6c:	21 e0       	ldi	r18, 0x01	; 1
    4a6e:	fc 01       	movw	r30, r24
    4a70:	20 83       	st	Z, r18
			TimerCnt[TimeSlot] = 0;
    4a72:	89 81       	ldd	r24, Y+1	; 0x01
    4a74:	88 2f       	mov	r24, r24
    4a76:	90 e0       	ldi	r25, 0x00	; 0
    4a78:	88 0f       	add	r24, r24
    4a7a:	99 1f       	adc	r25, r25
    4a7c:	88 0f       	add	r24, r24
    4a7e:	99 1f       	adc	r25, r25
    4a80:	87 5d       	subi	r24, 0xD7	; 215
    4a82:	9a 4d       	sbci	r25, 0xDA	; 218
    4a84:	fc 01       	movw	r30, r24
    4a86:	10 82       	st	Z, r1
    4a88:	11 82       	std	Z+1, r1	; 0x01
    4a8a:	12 82       	std	Z+2, r1	; 0x02
    4a8c:	13 82       	std	Z+3, r1	; 0x03
			TimerExpired[TimeSlot] = 2;		//100ms*1 = 100ms
    4a8e:	89 81       	ldd	r24, Y+1	; 0x01
    4a90:	88 2f       	mov	r24, r24
    4a92:	90 e0       	ldi	r25, 0x00	; 0
    4a94:	88 0f       	add	r24, r24
    4a96:	99 1f       	adc	r25, r25
    4a98:	88 0f       	add	r24, r24
    4a9a:	99 1f       	adc	r25, r25
    4a9c:	9c 01       	movw	r18, r24
    4a9e:	27 58       	subi	r18, 0x87	; 135
    4aa0:	3a 4d       	sbci	r19, 0xDA	; 218
    4aa2:	82 e0       	ldi	r24, 0x02	; 2
    4aa4:	90 e0       	ldi	r25, 0x00	; 0
    4aa6:	a0 e0       	ldi	r26, 0x00	; 0
    4aa8:	b0 e0       	ldi	r27, 0x00	; 0
    4aaa:	f9 01       	movw	r30, r18
    4aac:	80 83       	st	Z, r24
    4aae:	91 83       	std	Z+1, r25	; 0x01
    4ab0:	a2 83       	std	Z+2, r26	; 0x02
    4ab2:	b3 83       	std	Z+3, r27	; 0x03
			TimerState[TimeSlot] = GTIMER_RUN;
    4ab4:	89 81       	ldd	r24, Y+1	; 0x01
    4ab6:	88 2f       	mov	r24, r24
    4ab8:	90 e0       	ldi	r25, 0x00	; 0
    4aba:	87 59       	subi	r24, 0x97	; 151
    4abc:	9a 4d       	sbci	r25, 0xDA	; 218
    4abe:	22 e0       	ldi	r18, 0x02	; 2
    4ac0:	fc 01       	movw	r30, r24
    4ac2:	20 83       	st	Z, r18
		break;			
    4ac4:	96 c0       	rjmp	.+300    	; 0x4bf2 <GTimer_Refresh+0x67a>
			
		case G_TIMER_100mS:
			TimerState[TimeSlot] = GTIMER_STOP;
    4ac6:	89 81       	ldd	r24, Y+1	; 0x01
    4ac8:	88 2f       	mov	r24, r24
    4aca:	90 e0       	ldi	r25, 0x00	; 0
    4acc:	87 59       	subi	r24, 0x97	; 151
    4ace:	9a 4d       	sbci	r25, 0xDA	; 218
    4ad0:	21 e0       	ldi	r18, 0x01	; 1
    4ad2:	fc 01       	movw	r30, r24
    4ad4:	20 83       	st	Z, r18
			TimerCnt[TimeSlot] = 0;
    4ad6:	89 81       	ldd	r24, Y+1	; 0x01
    4ad8:	88 2f       	mov	r24, r24
    4ada:	90 e0       	ldi	r25, 0x00	; 0
    4adc:	88 0f       	add	r24, r24
    4ade:	99 1f       	adc	r25, r25
    4ae0:	88 0f       	add	r24, r24
    4ae2:	99 1f       	adc	r25, r25
    4ae4:	87 5d       	subi	r24, 0xD7	; 215
    4ae6:	9a 4d       	sbci	r25, 0xDA	; 218
    4ae8:	fc 01       	movw	r30, r24
    4aea:	10 82       	st	Z, r1
    4aec:	11 82       	std	Z+1, r1	; 0x01
    4aee:	12 82       	std	Z+2, r1	; 0x02
    4af0:	13 82       	std	Z+3, r1	; 0x03
			TimerExpired[TimeSlot] = 1;		//100ms*1 = 100ms
    4af2:	89 81       	ldd	r24, Y+1	; 0x01
    4af4:	88 2f       	mov	r24, r24
    4af6:	90 e0       	ldi	r25, 0x00	; 0
    4af8:	88 0f       	add	r24, r24
    4afa:	99 1f       	adc	r25, r25
    4afc:	88 0f       	add	r24, r24
    4afe:	99 1f       	adc	r25, r25
    4b00:	9c 01       	movw	r18, r24
    4b02:	27 58       	subi	r18, 0x87	; 135
    4b04:	3a 4d       	sbci	r19, 0xDA	; 218
    4b06:	81 e0       	ldi	r24, 0x01	; 1
    4b08:	90 e0       	ldi	r25, 0x00	; 0
    4b0a:	a0 e0       	ldi	r26, 0x00	; 0
    4b0c:	b0 e0       	ldi	r27, 0x00	; 0
    4b0e:	f9 01       	movw	r30, r18
    4b10:	80 83       	st	Z, r24
    4b12:	91 83       	std	Z+1, r25	; 0x01
    4b14:	a2 83       	std	Z+2, r26	; 0x02
    4b16:	b3 83       	std	Z+3, r27	; 0x03
			TimerState[TimeSlot] = GTIMER_RUN;
    4b18:	89 81       	ldd	r24, Y+1	; 0x01
    4b1a:	88 2f       	mov	r24, r24
    4b1c:	90 e0       	ldi	r25, 0x00	; 0
    4b1e:	87 59       	subi	r24, 0x97	; 151
    4b20:	9a 4d       	sbci	r25, 0xDA	; 218
    4b22:	22 e0       	ldi	r18, 0x02	; 2
    4b24:	fc 01       	movw	r30, r24
    4b26:	20 83       	st	Z, r18
		break;
    4b28:	64 c0       	rjmp	.+200    	; 0x4bf2 <GTimer_Refresh+0x67a>
#if EVOLVESTORE
		case G_TIMER_15S:
			TimerState[TimeSlot] = GTIMER_STOP;
    4b2a:	89 81       	ldd	r24, Y+1	; 0x01
    4b2c:	88 2f       	mov	r24, r24
    4b2e:	90 e0       	ldi	r25, 0x00	; 0
    4b30:	87 59       	subi	r24, 0x97	; 151
    4b32:	9a 4d       	sbci	r25, 0xDA	; 218
    4b34:	21 e0       	ldi	r18, 0x01	; 1
    4b36:	fc 01       	movw	r30, r24
    4b38:	20 83       	st	Z, r18
			TimerCnt[TimeSlot] = 0;
    4b3a:	89 81       	ldd	r24, Y+1	; 0x01
    4b3c:	88 2f       	mov	r24, r24
    4b3e:	90 e0       	ldi	r25, 0x00	; 0
    4b40:	88 0f       	add	r24, r24
    4b42:	99 1f       	adc	r25, r25
    4b44:	88 0f       	add	r24, r24
    4b46:	99 1f       	adc	r25, r25
    4b48:	87 5d       	subi	r24, 0xD7	; 215
    4b4a:	9a 4d       	sbci	r25, 0xDA	; 218
    4b4c:	fc 01       	movw	r30, r24
    4b4e:	10 82       	st	Z, r1
    4b50:	11 82       	std	Z+1, r1	; 0x01
    4b52:	12 82       	std	Z+2, r1	; 0x02
    4b54:	13 82       	std	Z+3, r1	; 0x03
			TimerExpired[TimeSlot] = 150;	//100ms*150 = 15s
    4b56:	89 81       	ldd	r24, Y+1	; 0x01
    4b58:	88 2f       	mov	r24, r24
    4b5a:	90 e0       	ldi	r25, 0x00	; 0
    4b5c:	88 0f       	add	r24, r24
    4b5e:	99 1f       	adc	r25, r25
    4b60:	88 0f       	add	r24, r24
    4b62:	99 1f       	adc	r25, r25
    4b64:	9c 01       	movw	r18, r24
    4b66:	27 58       	subi	r18, 0x87	; 135
    4b68:	3a 4d       	sbci	r19, 0xDA	; 218
    4b6a:	86 e9       	ldi	r24, 0x96	; 150
    4b6c:	90 e0       	ldi	r25, 0x00	; 0
    4b6e:	a0 e0       	ldi	r26, 0x00	; 0
    4b70:	b0 e0       	ldi	r27, 0x00	; 0
    4b72:	f9 01       	movw	r30, r18
    4b74:	80 83       	st	Z, r24
    4b76:	91 83       	std	Z+1, r25	; 0x01
    4b78:	a2 83       	std	Z+2, r26	; 0x02
    4b7a:	b3 83       	std	Z+3, r27	; 0x03
			TimerState[TimeSlot] = GTIMER_RUN;
    4b7c:	89 81       	ldd	r24, Y+1	; 0x01
    4b7e:	88 2f       	mov	r24, r24
    4b80:	90 e0       	ldi	r25, 0x00	; 0
    4b82:	87 59       	subi	r24, 0x97	; 151
    4b84:	9a 4d       	sbci	r25, 0xDA	; 218
    4b86:	22 e0       	ldi	r18, 0x02	; 2
    4b88:	fc 01       	movw	r30, r24
    4b8a:	20 83       	st	Z, r18
		break;
    4b8c:	32 c0       	rjmp	.+100    	; 0x4bf2 <GTimer_Refresh+0x67a>
#endif
		case G_TIMER_15M:
		TimerState[TimeSlot] = GTIMER_STOP;
    4b8e:	89 81       	ldd	r24, Y+1	; 0x01
    4b90:	88 2f       	mov	r24, r24
    4b92:	90 e0       	ldi	r25, 0x00	; 0
    4b94:	87 59       	subi	r24, 0x97	; 151
    4b96:	9a 4d       	sbci	r25, 0xDA	; 218
    4b98:	21 e0       	ldi	r18, 0x01	; 1
    4b9a:	fc 01       	movw	r30, r24
    4b9c:	20 83       	st	Z, r18
		TimerCnt[TimeSlot] = 0;
    4b9e:	89 81       	ldd	r24, Y+1	; 0x01
    4ba0:	88 2f       	mov	r24, r24
    4ba2:	90 e0       	ldi	r25, 0x00	; 0
    4ba4:	88 0f       	add	r24, r24
    4ba6:	99 1f       	adc	r25, r25
    4ba8:	88 0f       	add	r24, r24
    4baa:	99 1f       	adc	r25, r25
    4bac:	87 5d       	subi	r24, 0xD7	; 215
    4bae:	9a 4d       	sbci	r25, 0xDA	; 218
    4bb0:	fc 01       	movw	r30, r24
    4bb2:	10 82       	st	Z, r1
    4bb4:	11 82       	std	Z+1, r1	; 0x01
    4bb6:	12 82       	std	Z+2, r1	; 0x02
    4bb8:	13 82       	std	Z+3, r1	; 0x03
		TimerExpired[TimeSlot] = 9000;	//100ms*9000 = 15 mins
    4bba:	89 81       	ldd	r24, Y+1	; 0x01
    4bbc:	88 2f       	mov	r24, r24
    4bbe:	90 e0       	ldi	r25, 0x00	; 0
    4bc0:	88 0f       	add	r24, r24
    4bc2:	99 1f       	adc	r25, r25
    4bc4:	88 0f       	add	r24, r24
    4bc6:	99 1f       	adc	r25, r25
    4bc8:	9c 01       	movw	r18, r24
    4bca:	27 58       	subi	r18, 0x87	; 135
    4bcc:	3a 4d       	sbci	r19, 0xDA	; 218
    4bce:	88 e2       	ldi	r24, 0x28	; 40
    4bd0:	93 e2       	ldi	r25, 0x23	; 35
    4bd2:	a0 e0       	ldi	r26, 0x00	; 0
    4bd4:	b0 e0       	ldi	r27, 0x00	; 0
    4bd6:	f9 01       	movw	r30, r18
    4bd8:	80 83       	st	Z, r24
    4bda:	91 83       	std	Z+1, r25	; 0x01
    4bdc:	a2 83       	std	Z+2, r26	; 0x02
    4bde:	b3 83       	std	Z+3, r27	; 0x03
		TimerState[TimeSlot] = GTIMER_RUN;
    4be0:	89 81       	ldd	r24, Y+1	; 0x01
    4be2:	88 2f       	mov	r24, r24
    4be4:	90 e0       	ldi	r25, 0x00	; 0
    4be6:	87 59       	subi	r24, 0x97	; 151
    4be8:	9a 4d       	sbci	r25, 0xDA	; 218
    4bea:	22 e0       	ldi	r18, 0x02	; 2
    4bec:	fc 01       	movw	r30, r24
    4bee:	20 83       	st	Z, r18
		break;
    4bf0:	00 00       	nop
					
		}
		
	return;
    4bf2:	00 00       	nop
    4bf4:	00 00       	nop
}
    4bf6:	0f 90       	pop	r0
    4bf8:	0f 90       	pop	r0
    4bfa:	df 91       	pop	r29
    4bfc:	cf 91       	pop	r28
    4bfe:	08 95       	ret

00004c00 <GTimer_Stop>:

//stop the timer 
void GTimer_Stop(uint8_t TimeSlot)
{
    4c00:	cf 93       	push	r28
    4c02:	df 93       	push	r29
    4c04:	1f 92       	push	r1
    4c06:	cd b7       	in	r28, 0x3d	; 61
    4c08:	de b7       	in	r29, 0x3e	; 62
    4c0a:	89 83       	std	Y+1, r24	; 0x01
	TimerState[TimeSlot] = GTIMER_STOP;
    4c0c:	89 81       	ldd	r24, Y+1	; 0x01
    4c0e:	88 2f       	mov	r24, r24
    4c10:	90 e0       	ldi	r25, 0x00	; 0
    4c12:	87 59       	subi	r24, 0x97	; 151
    4c14:	9a 4d       	sbci	r25, 0xDA	; 218
    4c16:	21 e0       	ldi	r18, 0x01	; 1
    4c18:	fc 01       	movw	r30, r24
    4c1a:	20 83       	st	Z, r18
	return;
    4c1c:	00 00       	nop
}
    4c1e:	0f 90       	pop	r0
    4c20:	df 91       	pop	r29
    4c22:	cf 91       	pop	r28
    4c24:	08 95       	ret

00004c26 <__vector_108>:


//time interrupt, the registered callback function will be called
ISR(GTIMER_ISR_VECT)  // CCA
{	
    4c26:	1f 92       	push	r1
    4c28:	0f 92       	push	r0
    4c2a:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
    4c2e:	0f 92       	push	r0
    4c30:	11 24       	eor	r1, r1
    4c32:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
    4c36:	0f 92       	push	r0
    4c38:	2f 93       	push	r18
    4c3a:	3f 93       	push	r19
    4c3c:	4f 93       	push	r20
    4c3e:	5f 93       	push	r21
    4c40:	6f 93       	push	r22
    4c42:	7f 93       	push	r23
    4c44:	8f 93       	push	r24
    4c46:	9f 93       	push	r25
    4c48:	af 93       	push	r26
    4c4a:	bf 93       	push	r27
    4c4c:	ef 93       	push	r30
    4c4e:	ff 93       	push	r31
    4c50:	cf 93       	push	r28
    4c52:	df 93       	push	r29
    4c54:	1f 92       	push	r1
    4c56:	cd b7       	in	r28, 0x3d	; 61
    4c58:	de b7       	in	r29, 0x3e	; 62
	uint8_t i;
	
	GTIMER.CTRLA = TC_CLKSEL_OFF_gc;
    4c5a:	80 e0       	ldi	r24, 0x00	; 0
    4c5c:	9b e0       	ldi	r25, 0x0B	; 11
    4c5e:	fc 01       	movw	r30, r24
    4c60:	10 82       	st	Z, r1
	GTIMER.CNT = 0x00; // reset the counter
    4c62:	80 e0       	ldi	r24, 0x00	; 0
    4c64:	9b e0       	ldi	r25, 0x0B	; 11
    4c66:	fc 01       	movw	r30, r24
    4c68:	10 a2       	std	Z+32, r1	; 0x20
    4c6a:	11 a2       	std	Z+33, r1	; 0x21
	
	for(i=0;i<G_TIMER_MAX_SLOT;i++)
    4c6c:	19 82       	std	Y+1, r1	; 0x01
    4c6e:	5f c0       	rjmp	.+190    	; 0x4d2e <__vector_108+0x108>
	{
		if(TimerState[i] == GTIMER_RUN)
    4c70:	89 81       	ldd	r24, Y+1	; 0x01
    4c72:	88 2f       	mov	r24, r24
    4c74:	90 e0       	ldi	r25, 0x00	; 0
    4c76:	87 59       	subi	r24, 0x97	; 151
    4c78:	9a 4d       	sbci	r25, 0xDA	; 218
    4c7a:	fc 01       	movw	r30, r24
    4c7c:	80 81       	ld	r24, Z
    4c7e:	82 30       	cpi	r24, 0x02	; 2
    4c80:	09 f0       	breq	.+2      	; 0x4c84 <__vector_108+0x5e>
    4c82:	52 c0       	rjmp	.+164    	; 0x4d28 <__vector_108+0x102>
		{
			TimerCnt[i]++;
    4c84:	89 81       	ldd	r24, Y+1	; 0x01
    4c86:	28 2f       	mov	r18, r24
    4c88:	30 e0       	ldi	r19, 0x00	; 0
    4c8a:	c9 01       	movw	r24, r18
    4c8c:	88 0f       	add	r24, r24
    4c8e:	99 1f       	adc	r25, r25
    4c90:	88 0f       	add	r24, r24
    4c92:	99 1f       	adc	r25, r25
    4c94:	87 5d       	subi	r24, 0xD7	; 215
    4c96:	9a 4d       	sbci	r25, 0xDA	; 218
    4c98:	fc 01       	movw	r30, r24
    4c9a:	80 81       	ld	r24, Z
    4c9c:	91 81       	ldd	r25, Z+1	; 0x01
    4c9e:	a2 81       	ldd	r26, Z+2	; 0x02
    4ca0:	b3 81       	ldd	r27, Z+3	; 0x03
    4ca2:	01 96       	adiw	r24, 0x01	; 1
    4ca4:	a1 1d       	adc	r26, r1
    4ca6:	b1 1d       	adc	r27, r1
    4ca8:	22 0f       	add	r18, r18
    4caa:	33 1f       	adc	r19, r19
    4cac:	22 0f       	add	r18, r18
    4cae:	33 1f       	adc	r19, r19
    4cb0:	27 5d       	subi	r18, 0xD7	; 215
    4cb2:	3a 4d       	sbci	r19, 0xDA	; 218
    4cb4:	f9 01       	movw	r30, r18
    4cb6:	80 83       	st	Z, r24
    4cb8:	91 83       	std	Z+1, r25	; 0x01
    4cba:	a2 83       	std	Z+2, r26	; 0x02
    4cbc:	b3 83       	std	Z+3, r27	; 0x03
			if(TimerCnt[i]>=TimerExpired[i])
    4cbe:	89 81       	ldd	r24, Y+1	; 0x01
    4cc0:	88 2f       	mov	r24, r24
    4cc2:	90 e0       	ldi	r25, 0x00	; 0
    4cc4:	88 0f       	add	r24, r24
    4cc6:	99 1f       	adc	r25, r25
    4cc8:	88 0f       	add	r24, r24
    4cca:	99 1f       	adc	r25, r25
    4ccc:	87 5d       	subi	r24, 0xD7	; 215
    4cce:	9a 4d       	sbci	r25, 0xDA	; 218
    4cd0:	fc 01       	movw	r30, r24
    4cd2:	20 81       	ld	r18, Z
    4cd4:	31 81       	ldd	r19, Z+1	; 0x01
    4cd6:	42 81       	ldd	r20, Z+2	; 0x02
    4cd8:	53 81       	ldd	r21, Z+3	; 0x03
    4cda:	89 81       	ldd	r24, Y+1	; 0x01
    4cdc:	88 2f       	mov	r24, r24
    4cde:	90 e0       	ldi	r25, 0x00	; 0
    4ce0:	88 0f       	add	r24, r24
    4ce2:	99 1f       	adc	r25, r25
    4ce4:	88 0f       	add	r24, r24
    4ce6:	99 1f       	adc	r25, r25
    4ce8:	87 58       	subi	r24, 0x87	; 135
    4cea:	9a 4d       	sbci	r25, 0xDA	; 218
    4cec:	fc 01       	movw	r30, r24
    4cee:	80 81       	ld	r24, Z
    4cf0:	91 81       	ldd	r25, Z+1	; 0x01
    4cf2:	a2 81       	ldd	r26, Z+2	; 0x02
    4cf4:	b3 81       	ldd	r27, Z+3	; 0x03
    4cf6:	28 17       	cp	r18, r24
    4cf8:	39 07       	cpc	r19, r25
    4cfa:	4a 07       	cpc	r20, r26
    4cfc:	5b 07       	cpc	r21, r27
    4cfe:	a0 f0       	brcs	.+40     	; 0x4d28 <__vector_108+0x102>
			{
				TimerState[i] = GTIMER_STOP;
    4d00:	89 81       	ldd	r24, Y+1	; 0x01
    4d02:	88 2f       	mov	r24, r24
    4d04:	90 e0       	ldi	r25, 0x00	; 0
    4d06:	87 59       	subi	r24, 0x97	; 151
    4d08:	9a 4d       	sbci	r25, 0xDA	; 218
    4d0a:	21 e0       	ldi	r18, 0x01	; 1
    4d0c:	fc 01       	movw	r30, r24
    4d0e:	20 83       	st	Z, r18
				TimerCB[i]();
    4d10:	89 81       	ldd	r24, Y+1	; 0x01
    4d12:	88 2f       	mov	r24, r24
    4d14:	90 e0       	ldi	r25, 0x00	; 0
    4d16:	88 0f       	add	r24, r24
    4d18:	99 1f       	adc	r25, r25
    4d1a:	87 5f       	subi	r24, 0xF7	; 247
    4d1c:	9a 4d       	sbci	r25, 0xDA	; 218
    4d1e:	fc 01       	movw	r30, r24
    4d20:	80 81       	ld	r24, Z
    4d22:	91 81       	ldd	r25, Z+1	; 0x01
    4d24:	fc 01       	movw	r30, r24
    4d26:	09 95       	icall
	uint8_t i;
	
	GTIMER.CTRLA = TC_CLKSEL_OFF_gc;
	GTIMER.CNT = 0x00; // reset the counter
	
	for(i=0;i<G_TIMER_MAX_SLOT;i++)
    4d28:	89 81       	ldd	r24, Y+1	; 0x01
    4d2a:	8f 5f       	subi	r24, 0xFF	; 255
    4d2c:	89 83       	std	Y+1, r24	; 0x01
    4d2e:	89 81       	ldd	r24, Y+1	; 0x01
    4d30:	80 31       	cpi	r24, 0x10	; 16
    4d32:	08 f4       	brcc	.+2      	; 0x4d36 <__vector_108+0x110>
    4d34:	9d cf       	rjmp	.-198    	; 0x4c70 <__vector_108+0x4a>
				TimerCB[i]();
			}
		}
	}
	
	GTIMER.CTRLA = TC_CLKSEL_DIV1024_gc;
    4d36:	80 e0       	ldi	r24, 0x00	; 0
    4d38:	9b e0       	ldi	r25, 0x0B	; 11
    4d3a:	27 e0       	ldi	r18, 0x07	; 7
    4d3c:	fc 01       	movw	r30, r24
    4d3e:	20 83       	st	Z, r18
}
    4d40:	00 00       	nop
    4d42:	0f 90       	pop	r0
    4d44:	df 91       	pop	r29
    4d46:	cf 91       	pop	r28
    4d48:	ff 91       	pop	r31
    4d4a:	ef 91       	pop	r30
    4d4c:	bf 91       	pop	r27
    4d4e:	af 91       	pop	r26
    4d50:	9f 91       	pop	r25
    4d52:	8f 91       	pop	r24
    4d54:	7f 91       	pop	r23
    4d56:	6f 91       	pop	r22
    4d58:	5f 91       	pop	r21
    4d5a:	4f 91       	pop	r20
    4d5c:	3f 91       	pop	r19
    4d5e:	2f 91       	pop	r18
    4d60:	0f 90       	pop	r0
    4d62:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
    4d66:	0f 90       	pop	r0
    4d68:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
    4d6c:	0f 90       	pop	r0
    4d6e:	1f 90       	pop	r1
    4d70:	18 95       	reti

00004d72 <setDeactMode>:
}

void setRX_ISR(uint16_t rx_isr_ticks)
{
	//ModeParaStruct.rx_isr_delay_time = rx_isr_ticks;
}
    4d72:	cf 93       	push	r28
    4d74:	df 93       	push	r29
    4d76:	00 d0       	rcall	.+0      	; 0x4d78 <setDeactMode+0x6>
    4d78:	cd b7       	in	r28, 0x3d	; 61
    4d7a:	de b7       	in	r29, 0x3e	; 62
    4d7c:	89 83       	std	Y+1, r24	; 0x01
    4d7e:	6a 83       	std	Y+2, r22	; 0x02
    4d80:	80 91 ac 22 	lds	r24, 0x22AC	; 0x8022ac <CPiD_HW_flag>
    4d84:	88 23       	and	r24, r24
    4d86:	09 f4       	brne	.+2      	; 0x4d8a <setDeactMode+0x18>
    4d88:	1a 82       	std	Y+2, r1	; 0x02
    4d8a:	89 81       	ldd	r24, Y+1	; 0x01
    4d8c:	88 2f       	mov	r24, r24
    4d8e:	90 e0       	ldi	r25, 0x00	; 0
    4d90:	81 30       	cpi	r24, 0x01	; 1
    4d92:	91 05       	cpc	r25, r1
    4d94:	09 f4       	brne	.+2      	; 0x4d98 <setDeactMode+0x26>
    4d96:	f7 c0       	rjmp	.+494    	; 0x4f86 <setDeactMode+0x214>
    4d98:	82 30       	cpi	r24, 0x02	; 2
    4d9a:	91 05       	cpc	r25, r1
    4d9c:	1c f4       	brge	.+6      	; 0x4da4 <setDeactMode+0x32>
    4d9e:	89 2b       	or	r24, r25
    4da0:	49 f0       	breq	.+18     	; 0x4db4 <setDeactMode+0x42>
    4da2:	41 c2       	rjmp	.+1154   	; 0x5226 <setDeactMode+0x4b4>
    4da4:	82 30       	cpi	r24, 0x02	; 2
    4da6:	91 05       	cpc	r25, r1
    4da8:	09 f4       	brne	.+2      	; 0x4dac <setDeactMode+0x3a>
    4daa:	91 c1       	rjmp	.+802    	; 0x50ce <setDeactMode+0x35c>
    4dac:	03 97       	sbiw	r24, 0x03	; 3
    4dae:	09 f4       	brne	.+2      	; 0x4db2 <setDeactMode+0x40>
    4db0:	9c c0       	rjmp	.+312    	; 0x4eea <setDeactMode+0x178>
    4db2:	39 c2       	rjmp	.+1138   	; 0x5226 <setDeactMode+0x4b4>
    4db4:	8a 81       	ldd	r24, Y+2	; 0x02
    4db6:	88 23       	and	r24, r24
    4db8:	a1 f5       	brne	.+104    	; 0x4e22 <setDeactMode+0xb0>
    4dba:	88 ec       	ldi	r24, 0xC8	; 200
    4dbc:	92 e3       	ldi	r25, 0x32	; 50
    4dbe:	80 93 b9 25 	sts	0x25B9, r24	; 0x8025b9 <ModeParaStruct>
    4dc2:	90 93 ba 25 	sts	0x25BA, r25	; 0x8025ba <ModeParaStruct+0x1>
    4dc6:	80 91 1d 26 	lds	r24, 0x261D	; 0x80261d <config_parameters+0x14>
    4dca:	90 91 1e 26 	lds	r25, 0x261E	; 0x80261e <config_parameters+0x15>
    4dce:	89 2b       	or	r24, r25
    4dd0:	69 f4       	brne	.+26     	; 0x4dec <setDeactMode+0x7a>
    4dd2:	8c e3       	ldi	r24, 0x3C	; 60
    4dd4:	90 e0       	ldi	r25, 0x00	; 0
    4dd6:	80 93 bb 25 	sts	0x25BB, r24	; 0x8025bb <ModeParaStruct+0x2>
    4dda:	90 93 bc 25 	sts	0x25BC, r25	; 0x8025bc <ModeParaStruct+0x3>
    4dde:	86 e4       	ldi	r24, 0x46	; 70
    4de0:	90 e0       	ldi	r25, 0x00	; 0
    4de2:	80 93 bd 25 	sts	0x25BD, r24	; 0x8025bd <ModeParaStruct+0x4>
    4de6:	90 93 be 25 	sts	0x25BE, r25	; 0x8025be <ModeParaStruct+0x5>
    4dea:	0c c0       	rjmp	.+24     	; 0x4e04 <setDeactMode+0x92>
    4dec:	84 e0       	ldi	r24, 0x04	; 4
    4dee:	90 e0       	ldi	r25, 0x00	; 0
    4df0:	80 93 bb 25 	sts	0x25BB, r24	; 0x8025bb <ModeParaStruct+0x2>
    4df4:	90 93 bc 25 	sts	0x25BC, r25	; 0x8025bc <ModeParaStruct+0x3>
    4df8:	88 e2       	ldi	r24, 0x28	; 40
    4dfa:	90 e0       	ldi	r25, 0x00	; 0
    4dfc:	80 93 bd 25 	sts	0x25BD, r24	; 0x8025bd <ModeParaStruct+0x4>
    4e00:	90 93 be 25 	sts	0x25BE, r25	; 0x8025be <ModeParaStruct+0x5>
    4e04:	80 91 2f 26 	lds	r24, 0x262F	; 0x80262f <config_parameters+0x26>
    4e08:	90 91 30 26 	lds	r25, 0x2630	; 0x802630 <config_parameters+0x27>
    4e0c:	80 93 bf 25 	sts	0x25BF, r24	; 0x8025bf <ModeParaStruct+0x6>
    4e10:	90 93 c0 25 	sts	0x25C0, r25	; 0x8025c0 <ModeParaStruct+0x7>
    4e14:	88 ec       	ldi	r24, 0xC8	; 200
    4e16:	90 e0       	ldi	r25, 0x00	; 0
    4e18:	80 93 c1 25 	sts	0x25C1, r24	; 0x8025c1 <ModeParaStruct+0x8>
    4e1c:	90 93 c2 25 	sts	0x25C2, r25	; 0x8025c2 <ModeParaStruct+0x9>
    4e20:	58 c0       	rjmp	.+176    	; 0x4ed2 <setDeactMode+0x160>
    4e22:	80 91 ac 22 	lds	r24, 0x22AC	; 0x8022ac <CPiD_HW_flag>
    4e26:	88 23       	and	r24, r24
    4e28:	09 f4       	brne	.+2      	; 0x4e2c <setDeactMode+0xba>
    4e2a:	53 c0       	rjmp	.+166    	; 0x4ed2 <setDeactMode+0x160>
    4e2c:	88 ec       	ldi	r24, 0xC8	; 200
    4e2e:	92 e3       	ldi	r25, 0x32	; 50
    4e30:	80 93 b9 25 	sts	0x25B9, r24	; 0x8025b9 <ModeParaStruct>
    4e34:	90 93 ba 25 	sts	0x25BA, r25	; 0x8025ba <ModeParaStruct+0x1>
    4e38:	80 91 1d 26 	lds	r24, 0x261D	; 0x80261d <config_parameters+0x14>
    4e3c:	90 91 1e 26 	lds	r25, 0x261E	; 0x80261e <config_parameters+0x15>
    4e40:	89 2b       	or	r24, r25
    4e42:	c9 f4       	brne	.+50     	; 0x4e76 <setDeactMode+0x104>
    4e44:	8c e3       	ldi	r24, 0x3C	; 60
    4e46:	90 e0       	ldi	r25, 0x00	; 0
    4e48:	80 93 bb 25 	sts	0x25BB, r24	; 0x8025bb <ModeParaStruct+0x2>
    4e4c:	90 93 bc 25 	sts	0x25BC, r25	; 0x8025bc <ModeParaStruct+0x3>
    4e50:	86 e4       	ldi	r24, 0x46	; 70
    4e52:	90 e0       	ldi	r25, 0x00	; 0
    4e54:	80 93 bd 25 	sts	0x25BD, r24	; 0x8025bd <ModeParaStruct+0x4>
    4e58:	90 93 be 25 	sts	0x25BE, r25	; 0x8025be <ModeParaStruct+0x5>
    4e5c:	8c e3       	ldi	r24, 0x3C	; 60
    4e5e:	90 e0       	ldi	r25, 0x00	; 0
    4e60:	80 93 c5 25 	sts	0x25C5, r24	; 0x8025c5 <ModeParaStruct+0xc>
    4e64:	90 93 c6 25 	sts	0x25C6, r25	; 0x8025c6 <ModeParaStruct+0xd>
    4e68:	86 e4       	ldi	r24, 0x46	; 70
    4e6a:	90 e0       	ldi	r25, 0x00	; 0
    4e6c:	80 93 c7 25 	sts	0x25C7, r24	; 0x8025c7 <ModeParaStruct+0xe>
    4e70:	90 93 c8 25 	sts	0x25C8, r25	; 0x8025c8 <ModeParaStruct+0xf>
    4e74:	18 c0       	rjmp	.+48     	; 0x4ea6 <setDeactMode+0x134>
    4e76:	84 e0       	ldi	r24, 0x04	; 4
    4e78:	90 e0       	ldi	r25, 0x00	; 0
    4e7a:	80 93 bb 25 	sts	0x25BB, r24	; 0x8025bb <ModeParaStruct+0x2>
    4e7e:	90 93 bc 25 	sts	0x25BC, r25	; 0x8025bc <ModeParaStruct+0x3>
    4e82:	88 e2       	ldi	r24, 0x28	; 40
    4e84:	90 e0       	ldi	r25, 0x00	; 0
    4e86:	80 93 bd 25 	sts	0x25BD, r24	; 0x8025bd <ModeParaStruct+0x4>
    4e8a:	90 93 be 25 	sts	0x25BE, r25	; 0x8025be <ModeParaStruct+0x5>
    4e8e:	84 e0       	ldi	r24, 0x04	; 4
    4e90:	90 e0       	ldi	r25, 0x00	; 0
    4e92:	80 93 c5 25 	sts	0x25C5, r24	; 0x8025c5 <ModeParaStruct+0xc>
    4e96:	90 93 c6 25 	sts	0x25C6, r25	; 0x8025c6 <ModeParaStruct+0xd>
    4e9a:	88 e2       	ldi	r24, 0x28	; 40
    4e9c:	90 e0       	ldi	r25, 0x00	; 0
    4e9e:	80 93 c7 25 	sts	0x25C7, r24	; 0x8025c7 <ModeParaStruct+0xe>
    4ea2:	90 93 c8 25 	sts	0x25C8, r25	; 0x8025c8 <ModeParaStruct+0xf>
    4ea6:	80 91 2f 26 	lds	r24, 0x262F	; 0x80262f <config_parameters+0x26>
    4eaa:	90 91 30 26 	lds	r25, 0x2630	; 0x802630 <config_parameters+0x27>
    4eae:	80 93 bf 25 	sts	0x25BF, r24	; 0x8025bf <ModeParaStruct+0x6>
    4eb2:	90 93 c0 25 	sts	0x25C0, r25	; 0x8025c0 <ModeParaStruct+0x7>
    4eb6:	88 ec       	ldi	r24, 0xC8	; 200
    4eb8:	90 e0       	ldi	r25, 0x00	; 0
    4eba:	80 93 c1 25 	sts	0x25C1, r24	; 0x8025c1 <ModeParaStruct+0x8>
    4ebe:	90 93 c2 25 	sts	0x25C2, r25	; 0x8025c2 <ModeParaStruct+0x9>
    4ec2:	80 91 31 26 	lds	r24, 0x2631	; 0x802631 <config_parameters+0x28>
    4ec6:	90 91 32 26 	lds	r25, 0x2632	; 0x802632 <config_parameters+0x29>
    4eca:	80 93 c9 25 	sts	0x25C9, r24	; 0x8025c9 <ModeParaStruct+0x10>
    4ece:	90 93 ca 25 	sts	0x25CA, r25	; 0x8025ca <ModeParaStruct+0x11>
    4ed2:	20 91 1d 26 	lds	r18, 0x261D	; 0x80261d <config_parameters+0x14>
    4ed6:	30 91 1e 26 	lds	r19, 0x261E	; 0x80261e <config_parameters+0x15>
    4eda:	80 91 33 26 	lds	r24, 0x2633	; 0x802633 <config_parameters+0x2a>
    4ede:	90 91 34 26 	lds	r25, 0x2634	; 0x802634 <config_parameters+0x2b>
    4ee2:	b9 01       	movw	r22, r18
    4ee4:	0e 94 1e 2a 	call	0x543c	; 0x543c <setVPA_Level>
    4ee8:	9e c1       	rjmp	.+828    	; 0x5226 <setDeactMode+0x4b4>
    4eea:	8a 81       	ldd	r24, Y+2	; 0x02
    4eec:	88 23       	and	r24, r24
    4eee:	09 f0       	breq	.+2      	; 0x4ef2 <setDeactMode+0x180>
    4ef0:	95 c1       	rjmp	.+810    	; 0x521c <setDeactMode+0x4aa>
    4ef2:	88 ec       	ldi	r24, 0xC8	; 200
    4ef4:	92 e3       	ldi	r25, 0x32	; 50
    4ef6:	80 93 b9 25 	sts	0x25B9, r24	; 0x8025b9 <ModeParaStruct>
    4efa:	90 93 ba 25 	sts	0x25BA, r25	; 0x8025ba <ModeParaStruct+0x1>
    4efe:	80 91 1d 26 	lds	r24, 0x261D	; 0x80261d <config_parameters+0x14>
    4f02:	90 91 1e 26 	lds	r25, 0x261E	; 0x80261e <config_parameters+0x15>
    4f06:	89 2b       	or	r24, r25
    4f08:	c1 f4       	brne	.+48     	; 0x4f3a <setDeactMode+0x1c8>
    4f0a:	82 e0       	ldi	r24, 0x02	; 2
    4f0c:	90 e0       	ldi	r25, 0x00	; 0
    4f0e:	80 93 bb 25 	sts	0x25BB, r24	; 0x8025bb <ModeParaStruct+0x2>
    4f12:	90 93 bc 25 	sts	0x25BC, r25	; 0x8025bc <ModeParaStruct+0x3>
    4f16:	86 e4       	ldi	r24, 0x46	; 70
    4f18:	90 e0       	ldi	r25, 0x00	; 0
    4f1a:	80 93 bd 25 	sts	0x25BD, r24	; 0x8025bd <ModeParaStruct+0x4>
    4f1e:	90 93 be 25 	sts	0x25BE, r25	; 0x8025be <ModeParaStruct+0x5>
    4f22:	20 91 1d 26 	lds	r18, 0x261D	; 0x80261d <config_parameters+0x14>
    4f26:	30 91 1e 26 	lds	r19, 0x261E	; 0x80261e <config_parameters+0x15>
    4f2a:	80 91 33 26 	lds	r24, 0x2633	; 0x802633 <config_parameters+0x2a>
    4f2e:	90 91 34 26 	lds	r25, 0x2634	; 0x802634 <config_parameters+0x2b>
    4f32:	b9 01       	movw	r22, r18
    4f34:	0e 94 1e 2a 	call	0x543c	; 0x543c <setVPA_Level>
    4f38:	17 c0       	rjmp	.+46     	; 0x4f68 <setDeactMode+0x1f6>
    4f3a:	82 e0       	ldi	r24, 0x02	; 2
    4f3c:	90 e0       	ldi	r25, 0x00	; 0
    4f3e:	80 93 bb 25 	sts	0x25BB, r24	; 0x8025bb <ModeParaStruct+0x2>
    4f42:	90 93 bc 25 	sts	0x25BC, r25	; 0x8025bc <ModeParaStruct+0x3>
    4f46:	8c eb       	ldi	r24, 0xBC	; 188
    4f48:	92 e0       	ldi	r25, 0x02	; 2
    4f4a:	80 93 bd 25 	sts	0x25BD, r24	; 0x8025bd <ModeParaStruct+0x4>
    4f4e:	90 93 be 25 	sts	0x25BE, r25	; 0x8025be <ModeParaStruct+0x5>
    4f52:	20 91 1d 26 	lds	r18, 0x261D	; 0x80261d <config_parameters+0x14>
    4f56:	30 91 1e 26 	lds	r19, 0x261E	; 0x80261e <config_parameters+0x15>
    4f5a:	80 91 33 26 	lds	r24, 0x2633	; 0x802633 <config_parameters+0x2a>
    4f5e:	90 91 34 26 	lds	r25, 0x2634	; 0x802634 <config_parameters+0x2b>
    4f62:	b9 01       	movw	r22, r18
    4f64:	0e 94 1e 2a 	call	0x543c	; 0x543c <setVPA_Level>
    4f68:	80 91 2f 26 	lds	r24, 0x262F	; 0x80262f <config_parameters+0x26>
    4f6c:	90 91 30 26 	lds	r25, 0x2630	; 0x802630 <config_parameters+0x27>
    4f70:	80 93 bf 25 	sts	0x25BF, r24	; 0x8025bf <ModeParaStruct+0x6>
    4f74:	90 93 c0 25 	sts	0x25C0, r25	; 0x8025c0 <ModeParaStruct+0x7>
    4f78:	88 e2       	ldi	r24, 0x28	; 40
    4f7a:	90 e0       	ldi	r25, 0x00	; 0
    4f7c:	80 93 c1 25 	sts	0x25C1, r24	; 0x8025c1 <ModeParaStruct+0x8>
    4f80:	90 93 c2 25 	sts	0x25C2, r25	; 0x8025c2 <ModeParaStruct+0x9>
    4f84:	4b c1       	rjmp	.+662    	; 0x521c <setDeactMode+0x4aa>
    4f86:	8a 81       	ldd	r24, Y+2	; 0x02
    4f88:	88 23       	and	r24, r24
    4f8a:	e9 f5       	brne	.+122    	; 0x5006 <setDeactMode+0x294>
    4f8c:	88 ec       	ldi	r24, 0xC8	; 200
    4f8e:	92 e3       	ldi	r25, 0x32	; 50
    4f90:	80 93 b9 25 	sts	0x25B9, r24	; 0x8025b9 <ModeParaStruct>
    4f94:	90 93 ba 25 	sts	0x25BA, r25	; 0x8025ba <ModeParaStruct+0x1>
    4f98:	80 91 1d 26 	lds	r24, 0x261D	; 0x80261d <config_parameters+0x14>
    4f9c:	90 91 1e 26 	lds	r25, 0x261E	; 0x80261e <config_parameters+0x15>
    4fa0:	89 2b       	or	r24, r25
    4fa2:	69 f4       	brne	.+26     	; 0x4fbe <setDeactMode+0x24c>
    4fa4:	87 e9       	ldi	r24, 0x97	; 151
    4fa6:	90 e0       	ldi	r25, 0x00	; 0
    4fa8:	80 93 bb 25 	sts	0x25BB, r24	; 0x8025bb <ModeParaStruct+0x2>
    4fac:	90 93 bc 25 	sts	0x25BC, r25	; 0x8025bc <ModeParaStruct+0x3>
    4fb0:	8c eb       	ldi	r24, 0xBC	; 188
    4fb2:	92 e0       	ldi	r25, 0x02	; 2
    4fb4:	80 93 bd 25 	sts	0x25BD, r24	; 0x8025bd <ModeParaStruct+0x4>
    4fb8:	90 93 be 25 	sts	0x25BE, r25	; 0x8025be <ModeParaStruct+0x5>
    4fbc:	0c c0       	rjmp	.+24     	; 0x4fd6 <setDeactMode+0x264>
    4fbe:	85 e0       	ldi	r24, 0x05	; 5
    4fc0:	90 e0       	ldi	r25, 0x00	; 0
    4fc2:	80 93 bb 25 	sts	0x25BB, r24	; 0x8025bb <ModeParaStruct+0x2>
    4fc6:	90 93 bc 25 	sts	0x25BC, r25	; 0x8025bc <ModeParaStruct+0x3>
    4fca:	88 e2       	ldi	r24, 0x28	; 40
    4fcc:	90 e0       	ldi	r25, 0x00	; 0
    4fce:	80 93 bd 25 	sts	0x25BD, r24	; 0x8025bd <ModeParaStruct+0x4>
    4fd2:	90 93 be 25 	sts	0x25BE, r25	; 0x8025be <ModeParaStruct+0x5>
    4fd6:	8c e0       	ldi	r24, 0x0C	; 12
    4fd8:	90 e0       	ldi	r25, 0x00	; 0
    4fda:	80 93 bf 25 	sts	0x25BF, r24	; 0x8025bf <ModeParaStruct+0x6>
    4fde:	90 93 c0 25 	sts	0x25C0, r25	; 0x8025c0 <ModeParaStruct+0x7>
    4fe2:	88 ec       	ldi	r24, 0xC8	; 200
    4fe4:	90 e0       	ldi	r25, 0x00	; 0
    4fe6:	80 93 c1 25 	sts	0x25C1, r24	; 0x8025c1 <ModeParaStruct+0x8>
    4fea:	90 93 c2 25 	sts	0x25C2, r25	; 0x8025c2 <ModeParaStruct+0x9>
    4fee:	20 91 1d 26 	lds	r18, 0x261D	; 0x80261d <config_parameters+0x14>
    4ff2:	30 91 1e 26 	lds	r19, 0x261E	; 0x80261e <config_parameters+0x15>
    4ff6:	80 91 1f 26 	lds	r24, 0x261F	; 0x80261f <config_parameters+0x16>
    4ffa:	90 91 20 26 	lds	r25, 0x2620	; 0x802620 <config_parameters+0x17>
    4ffe:	b9 01       	movw	r22, r18
    5000:	0e 94 1e 2a 	call	0x543c	; 0x543c <setVPA_Level>
    5004:	0d c1       	rjmp	.+538    	; 0x5220 <setDeactMode+0x4ae>
    5006:	80 91 ac 22 	lds	r24, 0x22AC	; 0x8022ac <CPiD_HW_flag>
    500a:	88 23       	and	r24, r24
    500c:	09 f4       	brne	.+2      	; 0x5010 <setDeactMode+0x29e>
    500e:	08 c1       	rjmp	.+528    	; 0x5220 <setDeactMode+0x4ae>
    5010:	88 ec       	ldi	r24, 0xC8	; 200
    5012:	92 e3       	ldi	r25, 0x32	; 50
    5014:	80 93 b9 25 	sts	0x25B9, r24	; 0x8025b9 <ModeParaStruct>
    5018:	90 93 ba 25 	sts	0x25BA, r25	; 0x8025ba <ModeParaStruct+0x1>
    501c:	80 91 1d 26 	lds	r24, 0x261D	; 0x80261d <config_parameters+0x14>
    5020:	90 91 1e 26 	lds	r25, 0x261E	; 0x80261e <config_parameters+0x15>
    5024:	89 2b       	or	r24, r25
    5026:	c9 f4       	brne	.+50     	; 0x505a <setDeactMode+0x2e8>
    5028:	87 e9       	ldi	r24, 0x97	; 151
    502a:	90 e0       	ldi	r25, 0x00	; 0
    502c:	80 93 bb 25 	sts	0x25BB, r24	; 0x8025bb <ModeParaStruct+0x2>
    5030:	90 93 bc 25 	sts	0x25BC, r25	; 0x8025bc <ModeParaStruct+0x3>
    5034:	8c eb       	ldi	r24, 0xBC	; 188
    5036:	92 e0       	ldi	r25, 0x02	; 2
    5038:	80 93 bd 25 	sts	0x25BD, r24	; 0x8025bd <ModeParaStruct+0x4>
    503c:	90 93 be 25 	sts	0x25BE, r25	; 0x8025be <ModeParaStruct+0x5>
    5040:	87 e9       	ldi	r24, 0x97	; 151
    5042:	90 e0       	ldi	r25, 0x00	; 0
    5044:	80 93 c5 25 	sts	0x25C5, r24	; 0x8025c5 <ModeParaStruct+0xc>
    5048:	90 93 c6 25 	sts	0x25C6, r25	; 0x8025c6 <ModeParaStruct+0xd>
    504c:	8c eb       	ldi	r24, 0xBC	; 188
    504e:	92 e0       	ldi	r25, 0x02	; 2
    5050:	80 93 c7 25 	sts	0x25C7, r24	; 0x8025c7 <ModeParaStruct+0xe>
    5054:	90 93 c8 25 	sts	0x25C8, r25	; 0x8025c8 <ModeParaStruct+0xf>
    5058:	18 c0       	rjmp	.+48     	; 0x508a <setDeactMode+0x318>
    505a:	85 e0       	ldi	r24, 0x05	; 5
    505c:	90 e0       	ldi	r25, 0x00	; 0
    505e:	80 93 bb 25 	sts	0x25BB, r24	; 0x8025bb <ModeParaStruct+0x2>
    5062:	90 93 bc 25 	sts	0x25BC, r25	; 0x8025bc <ModeParaStruct+0x3>
    5066:	88 e2       	ldi	r24, 0x28	; 40
    5068:	90 e0       	ldi	r25, 0x00	; 0
    506a:	80 93 bd 25 	sts	0x25BD, r24	; 0x8025bd <ModeParaStruct+0x4>
    506e:	90 93 be 25 	sts	0x25BE, r25	; 0x8025be <ModeParaStruct+0x5>
    5072:	85 e0       	ldi	r24, 0x05	; 5
    5074:	90 e0       	ldi	r25, 0x00	; 0
    5076:	80 93 c5 25 	sts	0x25C5, r24	; 0x8025c5 <ModeParaStruct+0xc>
    507a:	90 93 c6 25 	sts	0x25C6, r25	; 0x8025c6 <ModeParaStruct+0xd>
    507e:	88 e2       	ldi	r24, 0x28	; 40
    5080:	90 e0       	ldi	r25, 0x00	; 0
    5082:	80 93 c7 25 	sts	0x25C7, r24	; 0x8025c7 <ModeParaStruct+0xe>
    5086:	90 93 c8 25 	sts	0x25C8, r25	; 0x8025c8 <ModeParaStruct+0xf>
    508a:	80 91 2f 26 	lds	r24, 0x262F	; 0x80262f <config_parameters+0x26>
    508e:	90 91 30 26 	lds	r25, 0x2630	; 0x802630 <config_parameters+0x27>
    5092:	80 93 bf 25 	sts	0x25BF, r24	; 0x8025bf <ModeParaStruct+0x6>
    5096:	90 93 c0 25 	sts	0x25C0, r25	; 0x8025c0 <ModeParaStruct+0x7>
    509a:	88 ec       	ldi	r24, 0xC8	; 200
    509c:	90 e0       	ldi	r25, 0x00	; 0
    509e:	80 93 c1 25 	sts	0x25C1, r24	; 0x8025c1 <ModeParaStruct+0x8>
    50a2:	90 93 c2 25 	sts	0x25C2, r25	; 0x8025c2 <ModeParaStruct+0x9>
    50a6:	80 91 31 26 	lds	r24, 0x2631	; 0x802631 <config_parameters+0x28>
    50aa:	90 91 32 26 	lds	r25, 0x2632	; 0x802632 <config_parameters+0x29>
    50ae:	80 93 c9 25 	sts	0x25C9, r24	; 0x8025c9 <ModeParaStruct+0x10>
    50b2:	90 93 ca 25 	sts	0x25CA, r25	; 0x8025ca <ModeParaStruct+0x11>
    50b6:	20 91 1d 26 	lds	r18, 0x261D	; 0x80261d <config_parameters+0x14>
    50ba:	30 91 1e 26 	lds	r19, 0x261E	; 0x80261e <config_parameters+0x15>
    50be:	80 91 1f 26 	lds	r24, 0x261F	; 0x80261f <config_parameters+0x16>
    50c2:	90 91 20 26 	lds	r25, 0x2620	; 0x802620 <config_parameters+0x17>
    50c6:	b9 01       	movw	r22, r18
    50c8:	0e 94 1e 2a 	call	0x543c	; 0x543c <setVPA_Level>
    50cc:	a9 c0       	rjmp	.+338    	; 0x5220 <setDeactMode+0x4ae>
    50ce:	8a 81       	ldd	r24, Y+2	; 0x02
    50d0:	88 23       	and	r24, r24
    50d2:	09 f0       	breq	.+2      	; 0x50d6 <setDeactMode+0x364>
    50d4:	3f c0       	rjmp	.+126    	; 0x5154 <setDeactMode+0x3e2>
    50d6:	88 ec       	ldi	r24, 0xC8	; 200
    50d8:	92 e3       	ldi	r25, 0x32	; 50
    50da:	80 93 b9 25 	sts	0x25B9, r24	; 0x8025b9 <ModeParaStruct>
    50de:	90 93 ba 25 	sts	0x25BA, r25	; 0x8025ba <ModeParaStruct+0x1>
    50e2:	80 91 1d 26 	lds	r24, 0x261D	; 0x80261d <config_parameters+0x14>
    50e6:	90 91 1e 26 	lds	r25, 0x261E	; 0x80261e <config_parameters+0x15>
    50ea:	89 2b       	or	r24, r25
    50ec:	69 f4       	brne	.+26     	; 0x5108 <setDeactMode+0x396>
    50ee:	87 e9       	ldi	r24, 0x97	; 151
    50f0:	90 e0       	ldi	r25, 0x00	; 0
    50f2:	80 93 bb 25 	sts	0x25BB, r24	; 0x8025bb <ModeParaStruct+0x2>
    50f6:	90 93 bc 25 	sts	0x25BC, r25	; 0x8025bc <ModeParaStruct+0x3>
    50fa:	86 e4       	ldi	r24, 0x46	; 70
    50fc:	90 e0       	ldi	r25, 0x00	; 0
    50fe:	80 93 bd 25 	sts	0x25BD, r24	; 0x8025bd <ModeParaStruct+0x4>
    5102:	90 93 be 25 	sts	0x25BE, r25	; 0x8025be <ModeParaStruct+0x5>
    5106:	0c c0       	rjmp	.+24     	; 0x5120 <setDeactMode+0x3ae>
    5108:	85 e0       	ldi	r24, 0x05	; 5
    510a:	90 e0       	ldi	r25, 0x00	; 0
    510c:	80 93 bb 25 	sts	0x25BB, r24	; 0x8025bb <ModeParaStruct+0x2>
    5110:	90 93 bc 25 	sts	0x25BC, r25	; 0x8025bc <ModeParaStruct+0x3>
    5114:	88 e2       	ldi	r24, 0x28	; 40
    5116:	90 e0       	ldi	r25, 0x00	; 0
    5118:	80 93 bd 25 	sts	0x25BD, r24	; 0x8025bd <ModeParaStruct+0x4>
    511c:	90 93 be 25 	sts	0x25BE, r25	; 0x8025be <ModeParaStruct+0x5>
    5120:	80 91 2f 26 	lds	r24, 0x262F	; 0x80262f <config_parameters+0x26>
    5124:	90 91 30 26 	lds	r25, 0x2630	; 0x802630 <config_parameters+0x27>
    5128:	80 93 bf 25 	sts	0x25BF, r24	; 0x8025bf <ModeParaStruct+0x6>
    512c:	90 93 c0 25 	sts	0x25C0, r25	; 0x8025c0 <ModeParaStruct+0x7>
    5130:	88 ec       	ldi	r24, 0xC8	; 200
    5132:	90 e0       	ldi	r25, 0x00	; 0
    5134:	80 93 c1 25 	sts	0x25C1, r24	; 0x8025c1 <ModeParaStruct+0x8>
    5138:	90 93 c2 25 	sts	0x25C2, r25	; 0x8025c2 <ModeParaStruct+0x9>
    513c:	20 91 1d 26 	lds	r18, 0x261D	; 0x80261d <config_parameters+0x14>
    5140:	30 91 1e 26 	lds	r19, 0x261E	; 0x80261e <config_parameters+0x15>
    5144:	80 91 1f 26 	lds	r24, 0x261F	; 0x80261f <config_parameters+0x16>
    5148:	90 91 20 26 	lds	r25, 0x2620	; 0x802620 <config_parameters+0x17>
    514c:	b9 01       	movw	r22, r18
    514e:	0e 94 1e 2a 	call	0x543c	; 0x543c <setVPA_Level>
    5152:	68 c0       	rjmp	.+208    	; 0x5224 <setDeactMode+0x4b2>
    5154:	80 91 ac 22 	lds	r24, 0x22AC	; 0x8022ac <CPiD_HW_flag>
    5158:	88 23       	and	r24, r24
    515a:	09 f4       	brne	.+2      	; 0x515e <setDeactMode+0x3ec>
    515c:	63 c0       	rjmp	.+198    	; 0x5224 <setDeactMode+0x4b2>
    515e:	88 ec       	ldi	r24, 0xC8	; 200
    5160:	92 e3       	ldi	r25, 0x32	; 50
    5162:	80 93 b9 25 	sts	0x25B9, r24	; 0x8025b9 <ModeParaStruct>
    5166:	90 93 ba 25 	sts	0x25BA, r25	; 0x8025ba <ModeParaStruct+0x1>
    516a:	80 91 1d 26 	lds	r24, 0x261D	; 0x80261d <config_parameters+0x14>
    516e:	90 91 1e 26 	lds	r25, 0x261E	; 0x80261e <config_parameters+0x15>
    5172:	89 2b       	or	r24, r25
    5174:	c9 f4       	brne	.+50     	; 0x51a8 <setDeactMode+0x436>
    5176:	87 e9       	ldi	r24, 0x97	; 151
    5178:	90 e0       	ldi	r25, 0x00	; 0
    517a:	80 93 bb 25 	sts	0x25BB, r24	; 0x8025bb <ModeParaStruct+0x2>
    517e:	90 93 bc 25 	sts	0x25BC, r25	; 0x8025bc <ModeParaStruct+0x3>
    5182:	86 e4       	ldi	r24, 0x46	; 70
    5184:	90 e0       	ldi	r25, 0x00	; 0
    5186:	80 93 bd 25 	sts	0x25BD, r24	; 0x8025bd <ModeParaStruct+0x4>
    518a:	90 93 be 25 	sts	0x25BE, r25	; 0x8025be <ModeParaStruct+0x5>
    518e:	86 e4       	ldi	r24, 0x46	; 70
    5190:	90 e0       	ldi	r25, 0x00	; 0
    5192:	80 93 c5 25 	sts	0x25C5, r24	; 0x8025c5 <ModeParaStruct+0xc>
    5196:	90 93 c6 25 	sts	0x25C6, r25	; 0x8025c6 <ModeParaStruct+0xd>
    519a:	86 e4       	ldi	r24, 0x46	; 70
    519c:	90 e0       	ldi	r25, 0x00	; 0
    519e:	80 93 c7 25 	sts	0x25C7, r24	; 0x8025c7 <ModeParaStruct+0xe>
    51a2:	90 93 c8 25 	sts	0x25C8, r25	; 0x8025c8 <ModeParaStruct+0xf>
    51a6:	18 c0       	rjmp	.+48     	; 0x51d8 <setDeactMode+0x466>
    51a8:	85 e0       	ldi	r24, 0x05	; 5
    51aa:	90 e0       	ldi	r25, 0x00	; 0
    51ac:	80 93 bb 25 	sts	0x25BB, r24	; 0x8025bb <ModeParaStruct+0x2>
    51b0:	90 93 bc 25 	sts	0x25BC, r25	; 0x8025bc <ModeParaStruct+0x3>
    51b4:	88 e2       	ldi	r24, 0x28	; 40
    51b6:	90 e0       	ldi	r25, 0x00	; 0
    51b8:	80 93 bd 25 	sts	0x25BD, r24	; 0x8025bd <ModeParaStruct+0x4>
    51bc:	90 93 be 25 	sts	0x25BE, r25	; 0x8025be <ModeParaStruct+0x5>
    51c0:	85 e0       	ldi	r24, 0x05	; 5
    51c2:	90 e0       	ldi	r25, 0x00	; 0
    51c4:	80 93 c5 25 	sts	0x25C5, r24	; 0x8025c5 <ModeParaStruct+0xc>
    51c8:	90 93 c6 25 	sts	0x25C6, r25	; 0x8025c6 <ModeParaStruct+0xd>
    51cc:	88 e2       	ldi	r24, 0x28	; 40
    51ce:	90 e0       	ldi	r25, 0x00	; 0
    51d0:	80 93 c7 25 	sts	0x25C7, r24	; 0x8025c7 <ModeParaStruct+0xe>
    51d4:	90 93 c8 25 	sts	0x25C8, r25	; 0x8025c8 <ModeParaStruct+0xf>
    51d8:	80 91 2f 26 	lds	r24, 0x262F	; 0x80262f <config_parameters+0x26>
    51dc:	90 91 30 26 	lds	r25, 0x2630	; 0x802630 <config_parameters+0x27>
    51e0:	80 93 bf 25 	sts	0x25BF, r24	; 0x8025bf <ModeParaStruct+0x6>
    51e4:	90 93 c0 25 	sts	0x25C0, r25	; 0x8025c0 <ModeParaStruct+0x7>
    51e8:	88 ec       	ldi	r24, 0xC8	; 200
    51ea:	90 e0       	ldi	r25, 0x00	; 0
    51ec:	80 93 c1 25 	sts	0x25C1, r24	; 0x8025c1 <ModeParaStruct+0x8>
    51f0:	90 93 c2 25 	sts	0x25C2, r25	; 0x8025c2 <ModeParaStruct+0x9>
    51f4:	80 91 31 26 	lds	r24, 0x2631	; 0x802631 <config_parameters+0x28>
    51f8:	90 91 32 26 	lds	r25, 0x2632	; 0x802632 <config_parameters+0x29>
    51fc:	80 93 c9 25 	sts	0x25C9, r24	; 0x8025c9 <ModeParaStruct+0x10>
    5200:	90 93 ca 25 	sts	0x25CA, r25	; 0x8025ca <ModeParaStruct+0x11>
    5204:	20 91 1d 26 	lds	r18, 0x261D	; 0x80261d <config_parameters+0x14>
    5208:	30 91 1e 26 	lds	r19, 0x261E	; 0x80261e <config_parameters+0x15>
    520c:	80 91 1f 26 	lds	r24, 0x261F	; 0x80261f <config_parameters+0x16>
    5210:	90 91 20 26 	lds	r25, 0x2620	; 0x802620 <config_parameters+0x17>
    5214:	b9 01       	movw	r22, r18
    5216:	0e 94 1e 2a 	call	0x543c	; 0x543c <setVPA_Level>
    521a:	04 c0       	rjmp	.+8      	; 0x5224 <setDeactMode+0x4b2>
    521c:	00 00       	nop
    521e:	03 c0       	rjmp	.+6      	; 0x5226 <setDeactMode+0x4b4>
    5220:	00 00       	nop
    5222:	01 c0       	rjmp	.+2      	; 0x5226 <setDeactMode+0x4b4>
    5224:	00 00       	nop
    5226:	00 00       	nop
    5228:	0f 90       	pop	r0
    522a:	0f 90       	pop	r0
    522c:	df 91       	pop	r29
    522e:	cf 91       	pop	r28
    5230:	08 95       	ret

00005232 <setTagBand>:
    5232:	cf 93       	push	r28
    5234:	df 93       	push	r29
    5236:	00 d0       	rcall	.+0      	; 0x5238 <setTagBand+0x6>
    5238:	cd b7       	in	r28, 0x3d	; 61
    523a:	de b7       	in	r29, 0x3e	; 62
    523c:	8a 83       	std	Y+2, r24	; 0x02
    523e:	8a 81       	ldd	r24, Y+2	; 0x02
    5240:	89 30       	cpi	r24, 0x09	; 9
    5242:	f8 f4       	brcc	.+62     	; 0x5282 <setTagBand+0x50>
    5244:	8a 81       	ldd	r24, Y+2	; 0x02
    5246:	88 2f       	mov	r24, r24
    5248:	90 e0       	ldi	r25, 0x00	; 0
    524a:	88 0f       	add	r24, r24
    524c:	99 1f       	adc	r25, r25
    524e:	8d 59       	subi	r24, 0x9D	; 157
    5250:	9e 4d       	sbci	r25, 0xDE	; 222
    5252:	fc 01       	movw	r30, r24
    5254:	80 81       	ld	r24, Z
    5256:	91 81       	ldd	r25, Z+1	; 0x01
    5258:	80 93 75 26 	sts	0x2675, r24	; 0x802675 <gFrequencyTable>
    525c:	90 93 76 26 	sts	0x2676, r25	; 0x802676 <gFrequencyTable+0x1>
    5260:	8a 81       	ldd	r24, Y+2	; 0x02
    5262:	88 2f       	mov	r24, r24
    5264:	90 e0       	ldi	r25, 0x00	; 0
    5266:	88 0f       	add	r24, r24
    5268:	99 1f       	adc	r25, r25
    526a:	8b 56       	subi	r24, 0x6B	; 107
    526c:	9d 4d       	sbci	r25, 0xDD	; 221
    526e:	fc 01       	movw	r30, r24
    5270:	80 81       	ld	r24, Z
    5272:	91 81       	ldd	r25, Z+1	; 0x01
    5274:	80 93 ac 26 	sts	0x26AC, r24	; 0x8026ac <gFrequencyCount>
    5278:	90 93 ad 26 	sts	0x26AD, r25	; 0x8026ad <gFrequencyCount+0x1>
    527c:	81 e0       	ldi	r24, 0x01	; 1
    527e:	89 83       	std	Y+1, r24	; 0x01
    5280:	0d c0       	rjmp	.+26     	; 0x529c <setTagBand+0x6a>
    5282:	83 e4       	ldi	r24, 0x43	; 67
    5284:	90 e2       	ldi	r25, 0x20	; 32
    5286:	80 93 75 26 	sts	0x2675, r24	; 0x802675 <gFrequencyTable>
    528a:	90 93 76 26 	sts	0x2676, r25	; 0x802676 <gFrequencyTable+0x1>
    528e:	85 e7       	ldi	r24, 0x75	; 117
    5290:	91 e2       	ldi	r25, 0x21	; 33
    5292:	80 93 ac 26 	sts	0x26AC, r24	; 0x8026ac <gFrequencyCount>
    5296:	90 93 ad 26 	sts	0x26AD, r25	; 0x8026ad <gFrequencyCount+0x1>
    529a:	19 82       	std	Y+1, r1	; 0x01
    529c:	89 81       	ldd	r24, Y+1	; 0x01
    529e:	0f 90       	pop	r0
    52a0:	0f 90       	pop	r0
    52a2:	df 91       	pop	r29
    52a4:	cf 91       	pop	r28
    52a6:	08 95       	ret

000052a8 <setFrameRate>:
    52a8:	cf 93       	push	r28
    52aa:	df 93       	push	r29
    52ac:	00 d0       	rcall	.+0      	; 0x52ae <setFrameRate+0x6>
    52ae:	cd b7       	in	r28, 0x3d	; 61
    52b0:	de b7       	in	r29, 0x3e	; 62
    52b2:	89 83       	std	Y+1, r24	; 0x01
    52b4:	9a 83       	std	Y+2, r25	; 0x02
    52b6:	89 81       	ldd	r24, Y+1	; 0x01
    52b8:	9a 81       	ldd	r25, Y+2	; 0x02
    52ba:	89 2b       	or	r24, r25
    52bc:	51 f4       	brne	.+20     	; 0x52d2 <setFrameRate+0x2a>
    52be:	63 e0       	ldi	r22, 0x03	; 3
    52c0:	8c ef       	ldi	r24, 0xFC	; 252
    52c2:	98 ea       	ldi	r25, 0xA8	; 168
    52c4:	0e 94 3f 45 	call	0x8a7e	; 0x8a7e <frame_timer_init>
    52c8:	10 92 1d 26 	sts	0x261D, r1	; 0x80261d <config_parameters+0x14>
    52cc:	10 92 1e 26 	sts	0x261E, r1	; 0x80261e <config_parameters+0x15>
    52d0:	19 c0       	rjmp	.+50     	; 0x5304 <setFrameRate+0x5c>
    52d2:	89 81       	ldd	r24, Y+1	; 0x01
    52d4:	9a 81       	ldd	r25, Y+2	; 0x02
    52d6:	01 97       	sbiw	r24, 0x01	; 1
    52d8:	61 f4       	brne	.+24     	; 0x52f2 <setFrameRate+0x4a>
    52da:	65 e0       	ldi	r22, 0x05	; 5
    52dc:	8c e7       	ldi	r24, 0x7C	; 124
    52de:	92 e9       	ldi	r25, 0x92	; 146
    52e0:	0e 94 3f 45 	call	0x8a7e	; 0x8a7e <frame_timer_init>
    52e4:	81 e0       	ldi	r24, 0x01	; 1
    52e6:	90 e0       	ldi	r25, 0x00	; 0
    52e8:	80 93 1d 26 	sts	0x261D, r24	; 0x80261d <config_parameters+0x14>
    52ec:	90 93 1e 26 	sts	0x261E, r25	; 0x80261e <config_parameters+0x15>
    52f0:	09 c0       	rjmp	.+18     	; 0x5304 <setFrameRate+0x5c>
    52f2:	65 e0       	ldi	r22, 0x05	; 5
    52f4:	88 e5       	ldi	r24, 0x58	; 88
    52f6:	90 e3       	ldi	r25, 0x30	; 48
    52f8:	0e 94 3f 45 	call	0x8a7e	; 0x8a7e <frame_timer_init>
    52fc:	10 92 1d 26 	sts	0x261D, r1	; 0x80261d <config_parameters+0x14>
    5300:	10 92 1e 26 	sts	0x261E, r1	; 0x80261e <config_parameters+0x15>
    5304:	00 00       	nop
    5306:	0f 90       	pop	r0
    5308:	0f 90       	pop	r0
    530a:	df 91       	pop	r29
    530c:	cf 91       	pop	r28
    530e:	08 95       	ret

00005310 <configInterlock>:
    5310:	cf 93       	push	r28
    5312:	df 93       	push	r29
    5314:	cd b7       	in	r28, 0x3d	; 61
    5316:	de b7       	in	r29, 0x3e	; 62
    5318:	28 97       	sbiw	r28, 0x08	; 8
    531a:	cd bf       	out	0x3d, r28	; 61
    531c:	de bf       	out	0x3e, r29	; 62
    531e:	8b 83       	std	Y+3, r24	; 0x03
    5320:	9c 83       	std	Y+4, r25	; 0x04
    5322:	6d 83       	std	Y+5, r22	; 0x05
    5324:	7e 83       	std	Y+6, r23	; 0x06
    5326:	4f 83       	std	Y+7, r20	; 0x07
    5328:	28 87       	std	Y+8, r18	; 0x08
    532a:	80 91 ac 22 	lds	r24, 0x22AC	; 0x8022ac <CPiD_HW_flag>
    532e:	88 23       	and	r24, r24
    5330:	99 f1       	breq	.+102    	; 0x5398 <configInterlock+0x88>
    5332:	8d 81       	ldd	r24, Y+5	; 0x05
    5334:	9e 81       	ldd	r25, Y+6	; 0x06
    5336:	89 2b       	or	r24, r25
    5338:	c1 f0       	breq	.+48     	; 0x536a <configInterlock+0x5a>
    533a:	80 ec       	ldi	r24, 0xC0	; 192
    533c:	93 e0       	ldi	r25, 0x03	; 3
    533e:	89 83       	std	Y+1, r24	; 0x01
    5340:	9a 83       	std	Y+2, r25	; 0x02
    5342:	8b 81       	ldd	r24, Y+3	; 0x03
    5344:	9c 81       	ldd	r25, Y+4	; 0x04
    5346:	9c 01       	movw	r18, r24
    5348:	2e 5f       	subi	r18, 0xFE	; 254
    534a:	3f 4f       	sbci	r19, 0xFF	; 255
    534c:	89 81       	ldd	r24, Y+1	; 0x01
    534e:	9a 81       	ldd	r25, Y+2	; 0x02
    5350:	28 9f       	mul	r18, r24
    5352:	f0 01       	movw	r30, r0
    5354:	29 9f       	mul	r18, r25
    5356:	f0 0d       	add	r31, r0
    5358:	38 9f       	mul	r19, r24
    535a:	f0 0d       	add	r31, r0
    535c:	11 24       	eor	r1, r1
    535e:	40 e0       	ldi	r20, 0x00	; 0
    5360:	67 e0       	ldi	r22, 0x07	; 7
    5362:	cf 01       	movw	r24, r30
    5364:	0e 94 d8 45 	call	0x8bb0	; 0x8bb0 <rtc_interlock_timer_init>
    5368:	17 c0       	rjmp	.+46     	; 0x5398 <configInterlock+0x88>
    536a:	80 e0       	ldi	r24, 0x00	; 0
    536c:	91 e0       	ldi	r25, 0x01	; 1
    536e:	89 83       	std	Y+1, r24	; 0x01
    5370:	9a 83       	std	Y+2, r25	; 0x02
    5372:	8b 81       	ldd	r24, Y+3	; 0x03
    5374:	9c 81       	ldd	r25, Y+4	; 0x04
    5376:	9c 01       	movw	r18, r24
    5378:	2f 5f       	subi	r18, 0xFF	; 255
    537a:	3f 4f       	sbci	r19, 0xFF	; 255
    537c:	89 81       	ldd	r24, Y+1	; 0x01
    537e:	9a 81       	ldd	r25, Y+2	; 0x02
    5380:	28 9f       	mul	r18, r24
    5382:	f0 01       	movw	r30, r0
    5384:	29 9f       	mul	r18, r25
    5386:	f0 0d       	add	r31, r0
    5388:	38 9f       	mul	r19, r24
    538a:	f0 0d       	add	r31, r0
    538c:	11 24       	eor	r1, r1
    538e:	40 e0       	ldi	r20, 0x00	; 0
    5390:	65 e0       	ldi	r22, 0x05	; 5
    5392:	cf 01       	movw	r24, r30
    5394:	0e 94 d8 45 	call	0x8bb0	; 0x8bb0 <rtc_interlock_timer_init>
    5398:	00 00       	nop
    539a:	28 96       	adiw	r28, 0x08	; 8
    539c:	cd bf       	out	0x3d, r28	; 61
    539e:	de bf       	out	0x3e, r29	; 62
    53a0:	df 91       	pop	r29
    53a2:	cf 91       	pop	r28
    53a4:	08 95       	ret

000053a6 <createJitter>:

void createJitter(uint8_t disable_jitter)
{
    53a6:	cf 93       	push	r28
    53a8:	df 93       	push	r29
    53aa:	00 d0       	rcall	.+0      	; 0x53ac <createJitter+0x6>
    53ac:	1f 92       	push	r1
    53ae:	cd b7       	in	r28, 0x3d	; 61
    53b0:	de b7       	in	r29, 0x3e	; 62
    53b2:	8b 83       	std	Y+3, r24	; 0x03
	uint16_t  myrand;
	
	// auto tuning can not have jitter active during session
	if(disable_jitter)
    53b4:	8b 81       	ldd	r24, Y+3	; 0x03
    53b6:	88 23       	and	r24, r24
    53b8:	29 f0       	breq	.+10     	; 0x53c4 <createJitter+0x1e>
	{
		ModeParaStruct.jitter = 0;
    53ba:	10 92 cf 25 	sts	0x25CF, r1	; 0x8025cf <ModeParaStruct+0x16>
    53be:	10 92 d0 25 	sts	0x25D0, r1	; 0x8025d0 <ModeParaStruct+0x17>
			myrand=rand()%12000; //12000;
			myrand+=300;
			ModeParaStruct.jitter = myrand;
		}
	}
}
    53c2:	35 c0       	rjmp	.+106    	; 0x542e <createJitter+0x88>
	{
		ModeParaStruct.jitter = 0;
	}
	else
	{	
		if(config_parameters.deact_frame_rate == FRAME_144HZ)
    53c4:	80 91 1d 26 	lds	r24, 0x261D	; 0x80261d <config_parameters+0x14>
    53c8:	90 91 1e 26 	lds	r25, 0x261E	; 0x80261e <config_parameters+0x15>
    53cc:	89 2b       	or	r24, r25
    53ce:	c1 f4       	brne	.+48     	; 0x5400 <createJitter+0x5a>
			// this frame jitter range is 100-400 us.
			// the jitter is used in rx_rail_chargeup()'s cycle timer.
			// in cycle timer:  100 us  = 300 ticks , 
			// range =100-400 us = 300 - 1200 ticks
			// srand(300);      
			myrand=0;
    53d0:	19 82       	std	Y+1, r1	; 0x01
    53d2:	1a 82       	std	Y+2, r1	; 0x02
			myrand=rand()%900; 	
    53d4:	0e 94 32 51 	call	0xa264	; 0xa264 <rand>
    53d8:	24 e8       	ldi	r18, 0x84	; 132
    53da:	33 e0       	ldi	r19, 0x03	; 3
    53dc:	b9 01       	movw	r22, r18
    53de:	0e 94 a8 50 	call	0xa150	; 0xa150 <__divmodhi4>
    53e2:	89 83       	std	Y+1, r24	; 0x01
    53e4:	9a 83       	std	Y+2, r25	; 0x02
			myrand+=300;
    53e6:	89 81       	ldd	r24, Y+1	; 0x01
    53e8:	9a 81       	ldd	r25, Y+2	; 0x02
    53ea:	84 5d       	subi	r24, 0xD4	; 212
    53ec:	9e 4f       	sbci	r25, 0xFE	; 254
    53ee:	89 83       	std	Y+1, r24	; 0x01
    53f0:	9a 83       	std	Y+2, r25	; 0x02
			ModeParaStruct.jitter = myrand;
    53f2:	89 81       	ldd	r24, Y+1	; 0x01
    53f4:	9a 81       	ldd	r25, Y+2	; 0x02
    53f6:	80 93 cf 25 	sts	0x25CF, r24	; 0x8025cf <ModeParaStruct+0x16>
    53fa:	90 93 d0 25 	sts	0x25D0, r25	; 0x8025d0 <ModeParaStruct+0x17>
			myrand=rand()%12000; //12000;
			myrand+=300;
			ModeParaStruct.jitter = myrand;
		}
	}
}
    53fe:	17 c0       	rjmp	.+46     	; 0x542e <createJitter+0x88>
			myrand+=300;
			ModeParaStruct.jitter = myrand;
		}
		else  // 10 Hz frame rate
		{
			myrand=0;
    5400:	19 82       	std	Y+1, r1	; 0x01
    5402:	1a 82       	std	Y+2, r1	; 0x02
			myrand=rand()%12000; //12000;
    5404:	0e 94 32 51 	call	0xa264	; 0xa264 <rand>
    5408:	20 ee       	ldi	r18, 0xE0	; 224
    540a:	3e e2       	ldi	r19, 0x2E	; 46
    540c:	b9 01       	movw	r22, r18
    540e:	0e 94 a8 50 	call	0xa150	; 0xa150 <__divmodhi4>
    5412:	89 83       	std	Y+1, r24	; 0x01
    5414:	9a 83       	std	Y+2, r25	; 0x02
			myrand+=300;
    5416:	89 81       	ldd	r24, Y+1	; 0x01
    5418:	9a 81       	ldd	r25, Y+2	; 0x02
    541a:	84 5d       	subi	r24, 0xD4	; 212
    541c:	9e 4f       	sbci	r25, 0xFE	; 254
    541e:	89 83       	std	Y+1, r24	; 0x01
    5420:	9a 83       	std	Y+2, r25	; 0x02
			ModeParaStruct.jitter = myrand;
    5422:	89 81       	ldd	r24, Y+1	; 0x01
    5424:	9a 81       	ldd	r25, Y+2	; 0x02
    5426:	80 93 cf 25 	sts	0x25CF, r24	; 0x8025cf <ModeParaStruct+0x16>
    542a:	90 93 d0 25 	sts	0x25D0, r25	; 0x8025d0 <ModeParaStruct+0x17>
		}
	}
}
    542e:	00 00       	nop
    5430:	23 96       	adiw	r28, 0x03	; 3
    5432:	cd bf       	out	0x3d, r28	; 61
    5434:	de bf       	out	0x3e, r29	; 62
    5436:	df 91       	pop	r29
    5438:	cf 91       	pop	r28
    543a:	08 95       	ret

0000543c <setVPA_Level>:

uint8_t setVPA_Level(uint16_t VPA_volt_level, uint16_t frame_rate)
{
    543c:	cf 93       	push	r28
    543e:	df 93       	push	r29
    5440:	cd b7       	in	r28, 0x3d	; 61
    5442:	de b7       	in	r29, 0x3e	; 62
    5444:	25 97       	sbiw	r28, 0x05	; 5
    5446:	cd bf       	out	0x3d, r28	; 61
    5448:	de bf       	out	0x3e, r29	; 62
    544a:	8a 83       	std	Y+2, r24	; 0x02
    544c:	9b 83       	std	Y+3, r25	; 0x03
    544e:	6c 83       	std	Y+4, r22	; 0x04
    5450:	7d 83       	std	Y+5, r23	; 0x05
	uint8_t return_status;

	if((VPA_volt_level >= 0) && (VPA_volt_level < MAX_VPA_SETTING))
    5452:	8a 81       	ldd	r24, Y+2	; 0x02
    5454:	9b 81       	ldd	r25, Y+3	; 0x03
    5456:	4b 97       	sbiw	r24, 0x1b	; 27
    5458:	e0 f5       	brcc	.+120    	; 0x54d2 <setVPA_Level+0x96>
	{
		if(frame_rate == FRAME_144HZ)
    545a:	8c 81       	ldd	r24, Y+4	; 0x04
    545c:	9d 81       	ldd	r25, Y+5	; 0x05
    545e:	89 2b       	or	r24, r25
    5460:	e1 f4       	brne	.+56     	; 0x549a <setVPA_Level+0x5e>
			// if the range is 0-7, the VPA Vcc is set for 3.3 volts and the 
			// PWM freq@duty cycle is 130KHz@33%. If the VPA range is 8-26, 
			// VPA Vcc is set to 12 volts and PWM freq@duty is 130KHz@25%
			// This is important to maintain a Vcc current draw during VPA rail 
			// charge up under 500ma and still have a reasonable changeup time.
			if(VPA_volt_level > 7)
    5462:	8a 81       	ldd	r24, Y+2	; 0x02
    5464:	9b 81       	ldd	r25, Y+3	; 0x03
    5466:	08 97       	sbiw	r24, 0x08	; 8
    5468:	60 f0       	brcs	.+24     	; 0x5482 <setVPA_Level+0x46>
			{
				// Clear deact pin to allow a 12v Vcc on VPA rail and
				// PWM duty cycle is set to 25% to reduce supply current draw
				DEACT_NOT_PORT.OUTCLR = DEACT_NOT_PIN;
    546a:	80 e4       	ldi	r24, 0x40	; 64
    546c:	96 e0       	ldi	r25, 0x06	; 6
    546e:	20 e2       	ldi	r18, 0x20	; 32
    5470:	fc 01       	movw	r30, r24
    5472:	26 83       	std	Z+6, r18	; 0x06
				pwm_duty_value = ((F_CPU / 130000) / 4) + 2;
    5474:	80 e3       	ldi	r24, 0x30	; 48
    5476:	90 e0       	ldi	r25, 0x00	; 0
    5478:	80 93 a7 22 	sts	0x22A7, r24	; 0x8022a7 <pwm_duty_value>
    547c:	90 93 a8 22 	sts	0x22A8, r25	; 0x8022a8 <pwm_duty_value+0x1>
    5480:	17 c0       	rjmp	.+46     	; 0x54b0 <setVPA_Level+0x74>
			}
			else
			{
				// Set deact pin to allow a 3.3v Vcc on VPA rail and
				// PWM duty cycle is set to 33% to reduce supply current draw
				DEACT_NOT_PORT.OUTSET = DEACT_NOT_PIN;
    5482:	80 e4       	ldi	r24, 0x40	; 64
    5484:	96 e0       	ldi	r25, 0x06	; 6
    5486:	20 e2       	ldi	r18, 0x20	; 32
    5488:	fc 01       	movw	r30, r24
    548a:	25 83       	std	Z+5, r18	; 0x05
				pwm_duty_value = ((F_CPU / 130000) / 3) + 2;
    548c:	8f e3       	ldi	r24, 0x3F	; 63
    548e:	90 e0       	ldi	r25, 0x00	; 0
    5490:	80 93 a7 22 	sts	0x22A7, r24	; 0x8022a7 <pwm_duty_value>
    5494:	90 93 a8 22 	sts	0x22A8, r25	; 0x8022a8 <pwm_duty_value+0x1>
    5498:	0b c0       	rjmp	.+22     	; 0x54b0 <setVPA_Level+0x74>
		{
			// PWM duty cycle is set to 33% to reduce supply current draw
			// and the charging voltage is 3.3 V for all 10 Hz settings
			// For 10 Hz we have about 95 mS to charge the rail.
			// Charge it slow to reduce the Vcc draw.
			DEACT_NOT_PORT.OUTSET = DEACT_NOT_PIN;
    549a:	80 e4       	ldi	r24, 0x40	; 64
    549c:	96 e0       	ldi	r25, 0x06	; 6
    549e:	20 e2       	ldi	r18, 0x20	; 32
    54a0:	fc 01       	movw	r30, r24
    54a2:	25 83       	std	Z+5, r18	; 0x05
			pwm_duty_value = ((F_CPU / 130000) / 3) + 2;
    54a4:	8f e3       	ldi	r24, 0x3F	; 63
    54a6:	90 e0       	ldi	r25, 0x00	; 0
    54a8:	80 93 a7 22 	sts	0x22A7, r24	; 0x8022a7 <pwm_duty_value>
    54ac:	90 93 a8 22 	sts	0x22A8, r25	; 0x8022a8 <pwm_duty_value+0x1>
		}
		
		VPA_value = VPA_volt_level;
    54b0:	8a 81       	ldd	r24, Y+2	; 0x02
    54b2:	80 93 d2 25 	sts	0x25D2, r24	; 0x8025d2 <VPA_value>
		
		dac_VPA_adj(gVPA_Adj_CE[VPA_volt_level]);
    54b6:	8a 81       	ldd	r24, Y+2	; 0x02
    54b8:	9b 81       	ldd	r25, Y+3	; 0x03
    54ba:	88 0f       	add	r24, r24
    54bc:	99 1f       	adc	r25, r25
    54be:	89 5f       	subi	r24, 0xF9	; 249
    54c0:	9f 4d       	sbci	r25, 0xDF	; 223
    54c2:	fc 01       	movw	r30, r24
    54c4:	80 81       	ld	r24, Z
    54c6:	91 81       	ldd	r25, Z+1	; 0x01
    54c8:	0e 94 61 08 	call	0x10c2	; 0x10c2 <dac_VPA_adj>
		
		return_status = VPA_ADJ_SUCCESS;
    54cc:	81 e0       	ldi	r24, 0x01	; 1
    54ce:	89 83       	std	Y+1, r24	; 0x01
    54d0:	01 c0       	rjmp	.+2      	; 0x54d4 <setVPA_Level+0x98>
	}
	else
	{
		return_status = VPA_ADJ_FAILED;
    54d2:	19 82       	std	Y+1, r1	; 0x01
	}
	
	return(return_status);
    54d4:	89 81       	ldd	r24, Y+1	; 0x01
}
    54d6:	25 96       	adiw	r28, 0x05	; 5
    54d8:	cd bf       	out	0x3d, r28	; 61
    54da:	de bf       	out	0x3e, r29	; 62
    54dc:	df 91       	pop	r29
    54de:	cf 91       	pop	r28
    54e0:	08 95       	ret

000054e2 <setAlarms>:

#if MODE_PROCESS
void setAlarms(uint8_t deact_mode, uint8_t deact_state, uint8_t loop)
{
    54e2:	cf 93       	push	r28
    54e4:	df 93       	push	r29
    54e6:	00 d0       	rcall	.+0      	; 0x54e8 <setAlarms+0x6>
    54e8:	1f 92       	push	r1
    54ea:	cd b7       	in	r28, 0x3d	; 61
    54ec:	de b7       	in	r29, 0x3e	; 62
    54ee:	89 83       	std	Y+1, r24	; 0x01
    54f0:	6a 83       	std	Y+2, r22	; 0x02
    54f2:	4b 83       	std	Y+3, r20	; 0x03
	switch(deact_mode)
    54f4:	89 81       	ldd	r24, Y+1	; 0x01
    54f6:	88 2f       	mov	r24, r24
    54f8:	90 e0       	ldi	r25, 0x00	; 0
    54fa:	81 30       	cpi	r24, 0x01	; 1
    54fc:	91 05       	cpc	r25, r1
    54fe:	09 f4       	brne	.+2      	; 0x5502 <setAlarms+0x20>
    5500:	a0 c0       	rjmp	.+320    	; 0x5642 <setAlarms+0x160>
    5502:	82 30       	cpi	r24, 0x02	; 2
    5504:	91 05       	cpc	r25, r1
    5506:	1c f4       	brge	.+6      	; 0x550e <setAlarms+0x2c>
    5508:	89 2b       	or	r24, r25
    550a:	49 f0       	breq	.+18     	; 0x551e <setAlarms+0x3c>
			}
				
			break;
	}

}
    550c:	9f c0       	rjmp	.+318    	; 0x564c <setAlarms+0x16a>
}

#if MODE_PROCESS
void setAlarms(uint8_t deact_mode, uint8_t deact_state, uint8_t loop)
{
	switch(deact_mode)
    550e:	82 30       	cpi	r24, 0x02	; 2
    5510:	91 05       	cpc	r25, r1
    5512:	09 f4       	brne	.+2      	; 0x5516 <setAlarms+0x34>
    5514:	7d c0       	rjmp	.+250    	; 0x5610 <setAlarms+0x12e>
    5516:	03 97       	sbiw	r24, 0x03	; 3
    5518:	09 f4       	brne	.+2      	; 0x551c <setAlarms+0x3a>
    551a:	76 c0       	rjmp	.+236    	; 0x5608 <setAlarms+0x126>
			}
				
			break;
	}

}
    551c:	97 c0       	rjmp	.+302    	; 0x564c <setAlarms+0x16a>
{
	switch(deact_mode)
	{
		case DEACT_MODE4:
			
			if(!mode4_lockout)
    551e:	80 91 d3 25 	lds	r24, 0x25D3	; 0x8025d3 <mode4_lockout>
    5522:	88 23       	and	r24, r24
    5524:	09 f0       	breq	.+2      	; 0x5528 <setAlarms+0x46>
    5526:	8f c0       	rjmp	.+286    	; 0x5646 <setAlarms+0x164>
			{	
				startAlarm(loop);
    5528:	8b 81       	ldd	r24, Y+3	; 0x03
    552a:	0e 94 9d 03 	call	0x73a	; 0x73a <startAlarm>
				
				enable_freq_lock = 0;
    552e:	10 92 04 20 	sts	0x2004, r1	; 0x802004 <enable_freq_lock>
				
				if(config_parameters.deact_frame_rate == FRAME_144HZ)
    5532:	80 91 1d 26 	lds	r24, 0x261D	; 0x80261d <config_parameters+0x14>
    5536:	90 91 1e 26 	lds	r25, 0x261E	; 0x80261e <config_parameters+0x15>
    553a:	89 2b       	or	r24, r25
    553c:	a9 f4       	brne	.+42     	; 0x5568 <setAlarms+0x86>
				{
#if 1  // taken out for better performance for mode 4 (144Hz) 2nd TX enabled.
					if(config_parameters.enable_tx_2)
    553e:	80 91 11 26 	lds	r24, 0x2611	; 0x802611 <config_parameters+0x8>
    5542:	90 91 12 26 	lds	r25, 0x2612	; 0x802612 <config_parameters+0x9>
    5546:	89 2b       	or	r24, r25
    5548:	11 f0       	breq	.+4      	; 0x554e <setAlarms+0x6c>
					{
						enable_freq_lock = 0;	
    554a:	10 92 04 20 	sts	0x2004, r1	; 0x802004 <enable_freq_lock>
					}
#endif					
					ModeParaStruct.rx_holdoff_time = DEACT_HOLDOFF_PER+5;
    554e:	8f e0       	ldi	r24, 0x0F	; 15
    5550:	90 e0       	ldi	r25, 0x00	; 0
    5552:	80 93 bf 25 	sts	0x25BF, r24	; 0x8025bf <ModeParaStruct+0x6>
    5556:	90 93 c0 25 	sts	0x25C0, r25	; 0x8025c0 <ModeParaStruct+0x7>
					ModeParaStruct.tx_pw = MODE4_DEACT_TX_PW;
    555a:	80 ef       	ldi	r24, 0xF0	; 240
    555c:	90 e0       	ldi	r25, 0x00	; 0
    555e:	80 93 bb 25 	sts	0x25BB, r24	; 0x8025bb <ModeParaStruct+0x2>
    5562:	90 93 bc 25 	sts	0x25BC, r25	; 0x8025bc <ModeParaStruct+0x3>
    5566:	0c c0       	rjmp	.+24     	; 0x5580 <setAlarms+0x9e>
				}
				else
				{
					ModeParaStruct.rx_holdoff_time = DEACT_HOLDOFF_PER+2;
    5568:	8c e0       	ldi	r24, 0x0C	; 12
    556a:	90 e0       	ldi	r25, 0x00	; 0
    556c:	80 93 bf 25 	sts	0x25BF, r24	; 0x8025bf <ModeParaStruct+0x6>
    5570:	90 93 c0 25 	sts	0x25C0, r25	; 0x8025c0 <ModeParaStruct+0x7>
					ModeParaStruct.tx_pw = MODE4_DEACT_TX_PW_10HZ;
    5574:	87 e0       	ldi	r24, 0x07	; 7
    5576:	90 e0       	ldi	r25, 0x00	; 0
    5578:	80 93 bb 25 	sts	0x25BB, r24	; 0x8025bb <ModeParaStruct+0x2>
    557c:	90 93 bc 25 	sts	0x25BC, r25	; 0x8025bc <ModeParaStruct+0x3>
				}
								
				setVPA_Level(config_parameters.tx_power, 
    5580:	20 91 1d 26 	lds	r18, 0x261D	; 0x80261d <config_parameters+0x14>
    5584:	30 91 1e 26 	lds	r19, 0x261E	; 0x80261e <config_parameters+0x15>
    5588:	80 91 1f 26 	lds	r24, 0x261F	; 0x80261f <config_parameters+0x16>
    558c:	90 91 20 26 	lds	r25, 0x2620	; 0x802620 <config_parameters+0x17>
    5590:	b9 01       	movw	r22, r18
    5592:	0e 94 1e 2a 	call	0x543c	; 0x543c <setVPA_Level>
				            config_parameters.deact_frame_rate);
							 
			
				
				if(mode4_timer_handler == 0xff)
    5596:	80 91 a9 22 	lds	r24, 0x22A9	; 0x8022a9 <mode4_timer_handler>
    559a:	8f 3f       	cpi	r24, 0xFF	; 255
    559c:	31 f4       	brne	.+12     	; 0x55aa <setAlarms+0xc8>
				{
					// callback function to return back to detection state
					mode4_timer_handler = GTimer_RegisterCB(&setDetectionMode4);
    559e:	8c e5       	ldi	r24, 0x5C	; 92
    55a0:	9b e2       	ldi	r25, 0x2B	; 43
    55a2:	0e 94 65 22 	call	0x44ca	; 0x44ca <GTimer_RegisterCB>
    55a6:	80 93 a9 22 	sts	0x22A9, r24	; 0x8022a9 <mode4_timer_handler>
				}
				
				if(mode4_timer_handler < G_TIMER_MAX_SLOT)
    55aa:	80 91 a9 22 	lds	r24, 0x22A9	; 0x8022a9 <mode4_timer_handler>
    55ae:	80 31       	cpi	r24, 0x10	; 16
    55b0:	08 f0       	brcs	.+2      	; 0x55b4 <setAlarms+0xd2>
    55b2:	49 c0       	rjmp	.+146    	; 0x5646 <setAlarms+0x164>
				{
					if(config_parameters.deact_frame_rate == FRAME_144HZ)
    55b4:	80 91 1d 26 	lds	r24, 0x261D	; 0x80261d <config_parameters+0x14>
    55b8:	90 91 1e 26 	lds	r25, 0x261E	; 0x80261e <config_parameters+0x15>
    55bc:	89 2b       	or	r24, r25
    55be:	91 f4       	brne	.+36     	; 0x55e4 <setAlarms+0x102>
					{
						if(!(config_parameters.enable_tx_2))
    55c0:	80 91 11 26 	lds	r24, 0x2611	; 0x802611 <config_parameters+0x8>
    55c4:	90 91 12 26 	lds	r25, 0x2612	; 0x802612 <config_parameters+0x9>
    55c8:	89 2b       	or	r24, r25
    55ca:	31 f4       	brne	.+12     	; 0x55d8 <setAlarms+0xf6>
						{
						GTimer_Refresh(mode4_timer_handler, G_TIMER_200mS);
    55cc:	80 91 a9 22 	lds	r24, 0x22A9	; 0x8022a9 <mode4_timer_handler>
    55d0:	68 e0       	ldi	r22, 0x08	; 8
    55d2:	0e 94 bc 22 	call	0x4578	; 0x4578 <GTimer_Refresh>
							GTimer_Refresh(mode4_timer_handler, G_TIMER_500mS);
						}
					}
				}
			}
			break;
    55d6:	37 c0       	rjmp	.+110    	; 0x5646 <setAlarms+0x164>
						GTimer_Refresh(mode4_timer_handler, G_TIMER_200mS);
						//GTimer_Refresh(mode4_timer_handler, G_TIMER_500mS);
						}
						else
						{
						GTimer_Refresh(mode4_timer_handler, G_TIMER_500mS);
    55d8:	80 91 a9 22 	lds	r24, 0x22A9	; 0x8022a9 <mode4_timer_handler>
    55dc:	61 e0       	ldi	r22, 0x01	; 1
    55de:	0e 94 bc 22 	call	0x4578	; 0x4578 <GTimer_Refresh>
							GTimer_Refresh(mode4_timer_handler, G_TIMER_500mS);
						}
					}
				}
			}
			break;
    55e2:	31 c0       	rjmp	.+98     	; 0x5646 <setAlarms+0x164>
						//GTimer_Refresh(mode4_timer_handler, G_TIMER_1S);
						}
					}
					else
					{
						if(!(config_parameters.enable_tx_2))
    55e4:	80 91 11 26 	lds	r24, 0x2611	; 0x802611 <config_parameters+0x8>
    55e8:	90 91 12 26 	lds	r25, 0x2612	; 0x802612 <config_parameters+0x9>
    55ec:	89 2b       	or	r24, r25
    55ee:	31 f4       	brne	.+12     	; 0x55fc <setAlarms+0x11a>
						{
							GTimer_Refresh(mode4_timer_handler, G_TIMER_200mS);
    55f0:	80 91 a9 22 	lds	r24, 0x22A9	; 0x8022a9 <mode4_timer_handler>
    55f4:	68 e0       	ldi	r22, 0x08	; 8
    55f6:	0e 94 bc 22 	call	0x4578	; 0x4578 <GTimer_Refresh>
							GTimer_Refresh(mode4_timer_handler, G_TIMER_500mS);
						}
					}
				}
			}
			break;
    55fa:	25 c0       	rjmp	.+74     	; 0x5646 <setAlarms+0x164>
						{
							GTimer_Refresh(mode4_timer_handler, G_TIMER_200mS);
						}
						else
						{
							GTimer_Refresh(mode4_timer_handler, G_TIMER_500mS);
    55fc:	80 91 a9 22 	lds	r24, 0x22A9	; 0x8022a9 <mode4_timer_handler>
    5600:	61 e0       	ldi	r22, 0x01	; 1
    5602:	0e 94 bc 22 	call	0x4578	; 0x4578 <GTimer_Refresh>
						}
					}
				}
			}
			break;
    5606:	1f c0       	rjmp	.+62     	; 0x5646 <setAlarms+0x164>
			
		case DEACT_VERIFY:
			startAlarm(loop);	
    5608:	8b 81       	ldd	r24, Y+3	; 0x03
    560a:	0e 94 9d 03 	call	0x73a	; 0x73a <startAlarm>
			break;	
    560e:	1e c0       	rjmp	.+60     	; 0x564c <setAlarms+0x16a>
		case DEACT_MODE5:
			//startAlarm();	// no tag response in mode 5 means no sounder/Led alarm 
			break;
	
		case DEACT_MODE6:
			startAlarm(loop);
    5610:	8b 81       	ldd	r24, Y+3	; 0x03
    5612:	0e 94 9d 03 	call	0x73a	; 0x73a <startAlarm>
			
			// disable the frequency locking for a more effective deactivation.
			// return back to frequency locking after the LED alarm is over
			enable_freq_lock = 0;
    5616:	10 92 04 20 	sts	0x2004, r1	; 0x802004 <enable_freq_lock>

			// set a timer to allow 500 ms of deactivation time before setting
			// back to detection state
			if(mode6_lockout_handler == 0xff)
    561a:	80 91 ab 22 	lds	r24, 0x22AB	; 0x8022ab <mode6_lockout_handler>
    561e:	8f 3f       	cpi	r24, 0xFF	; 255
    5620:	31 f4       	brne	.+12     	; 0x562e <setAlarms+0x14c>
			{
				// callback function to return back to detection state
				mode6_lockout_handler = GTimer_RegisterCB(&setLockoutMode6);
    5622:	85 ef       	ldi	r24, 0xF5	; 245
    5624:	9b e2       	ldi	r25, 0x2B	; 43
    5626:	0e 94 65 22 	call	0x44ca	; 0x44ca <GTimer_RegisterCB>
    562a:	80 93 ab 22 	sts	0x22AB, r24	; 0x8022ab <mode6_lockout_handler>
			}
			if(mode6_lockout_handler < G_TIMER_MAX_SLOT)
    562e:	80 91 ab 22 	lds	r24, 0x22AB	; 0x8022ab <mode6_lockout_handler>
    5632:	80 31       	cpi	r24, 0x10	; 16
    5634:	50 f4       	brcc	.+20     	; 0x564a <setAlarms+0x168>
			{
				GTimer_Refresh(mode6_lockout_handler, G_TIMER_500mS);  // 500 ms
    5636:	80 91 ab 22 	lds	r24, 0x22AB	; 0x8022ab <mode6_lockout_handler>
    563a:	61 e0       	ldi	r22, 0x01	; 1
    563c:	0e 94 bc 22 	call	0x4578	; 0x4578 <GTimer_Refresh>
			}
				
			break;
    5640:	04 c0       	rjmp	.+8      	; 0x564a <setAlarms+0x168>
			startAlarm(loop);	
			break;	
			
		case DEACT_MODE5:
			//startAlarm();	// no tag response in mode 5 means no sounder/Led alarm 
			break;
    5642:	00 00       	nop
    5644:	03 c0       	rjmp	.+6      	; 0x564c <setAlarms+0x16a>
							GTimer_Refresh(mode4_timer_handler, G_TIMER_500mS);
						}
					}
				}
			}
			break;
    5646:	00 00       	nop
    5648:	01 c0       	rjmp	.+2      	; 0x564c <setAlarms+0x16a>
			if(mode6_lockout_handler < G_TIMER_MAX_SLOT)
			{
				GTimer_Refresh(mode6_lockout_handler, G_TIMER_500mS);  // 500 ms
			}
				
			break;
    564a:	00 00       	nop
	}

}
    564c:	00 00       	nop
    564e:	23 96       	adiw	r28, 0x03	; 3
    5650:	cd bf       	out	0x3d, r28	; 61
    5652:	de bf       	out	0x3e, r29	; 62
    5654:	df 91       	pop	r29
    5656:	cf 91       	pop	r28
    5658:	08 95       	ret

0000565a <processInterlock>:
#endif

void processInterlock(void)
{
    565a:	cf 93       	push	r28
    565c:	df 93       	push	r29
    565e:	cd b7       	in	r28, 0x3d	; 61
    5660:	de b7       	in	r29, 0x3e	; 62
	interlockLEDOff();
    5662:	0e 94 e9 04 	call	0x9d2	; 0x9d2 <interlockLEDOff>
}
    5666:	00 00       	nop
    5668:	df 91       	pop	r29
    566a:	cf 91       	pop	r28
    566c:	08 95       	ret

0000566e <closeInterlock>:

void closeInterlock(void)
{
    566e:	cf 93       	push	r28
    5670:	df 93       	push	r29
    5672:	cd b7       	in	r28, 0x3d	; 61
    5674:	de b7       	in	r29, 0x3e	; 62
	interlockLEDOn();
    5676:	0e 94 d9 04 	call	0x9b2	; 0x9b2 <interlockLEDOn>
	if (DEACT_MODE4 ==config_parameters.mode_ind )  //change for sending deactivation message
    567a:	80 91 25 26 	lds	r24, 0x2625	; 0x802625 <config_parameters+0x1c>
    567e:	90 91 26 26 	lds	r25, 0x2626	; 0x802626 <config_parameters+0x1d>
    5682:	89 2b       	or	r24, r25
    5684:	49 f4       	brne	.+18     	; 0x5698 <closeInterlock+0x2a>
	{
		setDeactMode(DEACT_VERIFY, config_parameters.enable_tx_2);
    5686:	80 91 11 26 	lds	r24, 0x2611	; 0x802611 <config_parameters+0x8>
    568a:	90 91 12 26 	lds	r25, 0x2612	; 0x802612 <config_parameters+0x9>
    568e:	68 2f       	mov	r22, r24
    5690:	83 e0       	ldi	r24, 0x03	; 3
    5692:	0e 94 b9 26 	call	0x4d72	; 0x4d72 <setDeactMode>
	else
	{
		setDeactMode(config_parameters.mode_ind, config_parameters.enable_tx_2);
	}
	//setDeactMode(config_parameters.mode_ind, config_parameters.enable_tx_2);
}
    5696:	0c c0       	rjmp	.+24     	; 0x56b0 <closeInterlock+0x42>
	{
		setDeactMode(DEACT_VERIFY, config_parameters.enable_tx_2);
	}
	else
	{
		setDeactMode(config_parameters.mode_ind, config_parameters.enable_tx_2);
    5698:	80 91 11 26 	lds	r24, 0x2611	; 0x802611 <config_parameters+0x8>
    569c:	90 91 12 26 	lds	r25, 0x2612	; 0x802612 <config_parameters+0x9>
    56a0:	28 2f       	mov	r18, r24
    56a2:	80 91 25 26 	lds	r24, 0x2625	; 0x802625 <config_parameters+0x1c>
    56a6:	90 91 26 26 	lds	r25, 0x2626	; 0x802626 <config_parameters+0x1d>
    56aa:	62 2f       	mov	r22, r18
    56ac:	0e 94 b9 26 	call	0x4d72	; 0x4d72 <setDeactMode>
	}
	//setDeactMode(config_parameters.mode_ind, config_parameters.enable_tx_2);
}
    56b0:	00 00       	nop
    56b2:	df 91       	pop	r29
    56b4:	cf 91       	pop	r28
    56b6:	08 95       	ret

000056b8 <setDetectionMode4>:

#if MODE_PROCESS
// detection state callback function 
static void setDetectionMode4(void)
{
    56b8:	cf 93       	push	r28
    56ba:	df 93       	push	r29
    56bc:	1f 92       	push	r1
    56be:	cd b7       	in	r28, 0x3d	; 61
    56c0:	de b7       	in	r29, 0x3e	; 62
	setDeactMode(DEACT_VERIFY,0);
    56c2:	60 e0       	ldi	r22, 0x00	; 0
    56c4:	83 e0       	ldi	r24, 0x03	; 3
    56c6:	0e 94 b9 26 	call	0x4d72	; 0x4d72 <setDeactMode>
	//
//#if RAIL_DISCHARGE
	uint8_t vpa_result = 0;
    56ca:	19 82       	std	Y+1, r1	; 0x01
//#endif
	
	// return system back to detection TX PW, holdoff delay and VPA rail 
	// voltage
	mode4_lockout = 1;
    56cc:	81 e0       	ldi	r24, 0x01	; 1
    56ce:	80 93 d3 25 	sts	0x25D3, r24	; 0x8025d3 <mode4_lockout>
	//{
		//ModeParaStruct.tx_pw = MODE4_DET_TX_PW_10HZ;
		//ModeParaStruct.rx_holdoff_time = config_parameters.config_pri_hold_off;
	//}
	
	intertag_counter = 0;
    56d2:	10 92 d1 25 	sts	0x25D1, r1	; 0x8025d1 <intertag_counter>
	GTimer_unRegisterCB(mode4_timer_handler);
    56d6:	80 91 a9 22 	lds	r24, 0x22A9	; 0x8022a9 <mode4_timer_handler>
    56da:	0e 94 9b 22 	call	0x4536	; 0x4536 <GTimer_unRegisterCB>
	mode4_timer_handler = 0xff;
    56de:	8f ef       	ldi	r24, 0xFF	; 255
    56e0:	80 93 a9 22 	sts	0x22A9, r24	; 0x8022a9 <mode4_timer_handler>
	
	dac_write_data(2);
    56e4:	82 e0       	ldi	r24, 0x02	; 2
    56e6:	0e 94 f7 07 	call	0xfee	; 0xfee <dac_write_data>
	// There could be a condition when the interlock signals are coming in
	// at a fast pace where the VPA rail is charged higher than the
	// threshold voltage. In these cases TX/RX frame may not start.
	// To fixed this issue discharge the rail a little bit lower than
	// the deactivation normal VPA rail.
	if((config_parameters.mode_ind == DEACT_MODE6) ||
    56ea:	80 91 25 26 	lds	r24, 0x2625	; 0x802625 <config_parameters+0x1c>
    56ee:	90 91 26 26 	lds	r25, 0x2626	; 0x802626 <config_parameters+0x1d>
    56f2:	02 97       	sbiw	r24, 0x02	; 2
    56f4:	31 f0       	breq	.+12     	; 0x5702 <setDetectionMode4+0x4a>
	(config_parameters.mode_ind == DEACT_MODE5))
    56f6:	80 91 25 26 	lds	r24, 0x2625	; 0x802625 <config_parameters+0x1c>
    56fa:	90 91 26 26 	lds	r25, 0x2626	; 0x802626 <config_parameters+0x1d>
	// There could be a condition when the interlock signals are coming in
	// at a fast pace where the VPA rail is charged higher than the
	// threshold voltage. In these cases TX/RX frame may not start.
	// To fixed this issue discharge the rail a little bit lower than
	// the deactivation normal VPA rail.
	if((config_parameters.mode_ind == DEACT_MODE6) ||
    56fe:	01 97       	sbiw	r24, 0x01	; 1
    5700:	59 f4       	brne	.+22     	; 0x5718 <setDetectionMode4+0x60>
	(config_parameters.mode_ind == DEACT_MODE5))
	{
		setVPA_Level(config_parameters.tx_power, 
    5702:	20 91 1d 26 	lds	r18, 0x261D	; 0x80261d <config_parameters+0x14>
    5706:	30 91 1e 26 	lds	r19, 0x261E	; 0x80261e <config_parameters+0x15>
    570a:	80 91 1f 26 	lds	r24, 0x261F	; 0x80261f <config_parameters+0x16>
    570e:	90 91 20 26 	lds	r25, 0x2620	; 0x802620 <config_parameters+0x17>
    5712:	b9 01       	movw	r22, r18
    5714:	0e 94 1e 2a 	call	0x543c	; 0x543c <setVPA_Level>
	{
//		setVPA_Level(config_parameters.config_detect_level, 
//                   config_parameters.deact_frame_rate);
	}
	
	vpa_result = PORTA.IN;
    5718:	80 e0       	ldi	r24, 0x00	; 0
    571a:	96 e0       	ldi	r25, 0x06	; 6
    571c:	fc 01       	movw	r30, r24
    571e:	80 85       	ldd	r24, Z+8	; 0x08
    5720:	89 83       	std	Y+1, r24	; 0x01
	if((vpa_result & (VPA_MAX_PIN)) == 0)
    5722:	89 81       	ldd	r24, Y+1	; 0x01
    5724:	88 2f       	mov	r24, r24
    5726:	90 e0       	ldi	r25, 0x00	; 0
    5728:	88 70       	andi	r24, 0x08	; 8
    572a:	99 27       	eor	r25, r25
    572c:	89 2b       	or	r24, r25
    572e:	c9 f4       	brne	.+50     	; 0x5762 <setDetectionMode4+0xaa>
	{
#if 0
		TEST_PORT.OUTSET = TEST_PIN;
#endif
		pwm_stop();
    5730:	0e 94 c2 45 	call	0x8b84	; 0x8b84 <pwm_stop>
		TX_ENABLE_N_PORT.OUTSET = TX_ENABLE_N_PIN; /* Thoralite */
    5734:	80 e8       	ldi	r24, 0x80	; 128
    5736:	96 e0       	ldi	r25, 0x06	; 6
    5738:	21 e0       	ldi	r18, 0x01	; 1
    573a:	fc 01       	movw	r30, r24
    573c:	25 83       	std	Z+5, r18	; 0x05
		while((vpa_result & (VPA_MAX_PIN)) == 0)
    573e:	05 c0       	rjmp	.+10     	; 0x574a <setDetectionMode4+0x92>
		{
			vpa_result = PORTA.IN;
    5740:	80 e0       	ldi	r24, 0x00	; 0
    5742:	96 e0       	ldi	r25, 0x06	; 6
    5744:	fc 01       	movw	r30, r24
    5746:	80 85       	ldd	r24, Z+8	; 0x08
    5748:	89 83       	std	Y+1, r24	; 0x01
#if 0
		TEST_PORT.OUTSET = TEST_PIN;
#endif
		pwm_stop();
		TX_ENABLE_N_PORT.OUTSET = TX_ENABLE_N_PIN; /* Thoralite */
		while((vpa_result & (VPA_MAX_PIN)) == 0)
    574a:	89 81       	ldd	r24, Y+1	; 0x01
    574c:	88 2f       	mov	r24, r24
    574e:	90 e0       	ldi	r25, 0x00	; 0
    5750:	88 70       	andi	r24, 0x08	; 8
    5752:	99 27       	eor	r25, r25
    5754:	89 2b       	or	r24, r25
    5756:	a1 f3       	breq	.-24     	; 0x5740 <setDetectionMode4+0x88>
		{
			vpa_result = PORTA.IN;
		}
		TX_ENABLE_N_PORT.OUTCLR = TX_ENABLE_N_PIN; /* Thoralite */
    5758:	80 e8       	ldi	r24, 0x80	; 128
    575a:	96 e0       	ldi	r25, 0x06	; 6
    575c:	21 e0       	ldi	r18, 0x01	; 1
    575e:	fc 01       	movw	r30, r24
    5760:	26 83       	std	Z+6, r18	; 0x06
		//gDACIndexLoaded = 0;
	}
	// end of discharge code ///////////////////////////////
#endif

	dac_write_data(0);
    5762:	80 e0       	ldi	r24, 0x00	; 0
    5764:	0e 94 f7 07 	call	0xfee	; 0xfee <dac_write_data>

	// set detect/deact cycle lock out for one sec because of potential 
	// oscillation and unlock using call back function. 
	//mode4_lockout = 1;
	
	if(mode4_lockout_handler == 0xff)
    5768:	80 91 aa 22 	lds	r24, 0x22AA	; 0x8022aa <mode4_lockout_handler>
    576c:	8f 3f       	cpi	r24, 0xFF	; 255
    576e:	49 f4       	brne	.+18     	; 0x5782 <setDetectionMode4+0xca>
	{
		mode4_lockout_handler = GTimer_RegisterCB(&setLockoutMode4);
    5770:	8f ec       	ldi	r24, 0xCF	; 207
    5772:	9b e2       	ldi	r25, 0x2B	; 43
    5774:	0e 94 65 22 	call	0x44ca	; 0x44ca <GTimer_RegisterCB>
    5778:	80 93 aa 22 	sts	0x22AA, r24	; 0x8022aa <mode4_lockout_handler>
		flag_ready_to_send_deact_event = true;
    577c:	81 e0       	ldi	r24, 0x01	; 1
    577e:	80 93 e1 25 	sts	0x25E1, r24	; 0x8025e1 <flag_ready_to_send_deact_event>
	}
	if(mode4_lockout_handler < G_TIMER_MAX_SLOT)
    5782:	80 91 aa 22 	lds	r24, 0x22AA	; 0x8022aa <mode4_lockout_handler>
    5786:	80 31       	cpi	r24, 0x10	; 16
    5788:	28 f4       	brcc	.+10     	; 0x5794 <setDetectionMode4+0xdc>
	{
		GTimer_Refresh(mode4_lockout_handler, G_TIMER_100mS);
    578a:	80 91 aa 22 	lds	r24, 0x22AA	; 0x8022aa <mode4_lockout_handler>
    578e:	62 e0       	ldi	r22, 0x02	; 2
    5790:	0e 94 bc 22 	call	0x4578	; 0x4578 <GTimer_Refresh>
	}
	
}
    5794:	00 00       	nop
    5796:	0f 90       	pop	r0
    5798:	df 91       	pop	r29
    579a:	cf 91       	pop	r28
    579c:	08 95       	ret

0000579e <setLockoutMode4>:

static void setLockoutMode4(void)
{
    579e:	cf 93       	push	r28
    57a0:	df 93       	push	r29
    57a2:	cd b7       	in	r28, 0x3d	; 61
    57a4:	de b7       	in	r29, 0x3e	; 62
	// unlock detect/deact inhibit
	ModeParaStruct.rx_holdoff_time = config_parameters.config_pri_hold_off;
    57a6:	80 91 2f 26 	lds	r24, 0x262F	; 0x80262f <config_parameters+0x26>
    57aa:	90 91 30 26 	lds	r25, 0x2630	; 0x802630 <config_parameters+0x27>
    57ae:	80 93 bf 25 	sts	0x25BF, r24	; 0x8025bf <ModeParaStruct+0x6>
    57b2:	90 93 c0 25 	sts	0x25C0, r25	; 0x8025c0 <ModeParaStruct+0x7>
	//mode4_lockout = 0;
	GTimer_unRegisterCB(mode4_lockout_handler);
    57b6:	80 91 aa 22 	lds	r24, 0x22AA	; 0x8022aa <mode4_lockout_handler>
    57ba:	0e 94 9b 22 	call	0x4536	; 0x4536 <GTimer_unRegisterCB>
	mode4_lockout_handler = 0xff;
    57be:	8f ef       	ldi	r24, 0xFF	; 255
    57c0:	80 93 aa 22 	sts	0x22AA, r24	; 0x8022aa <mode4_lockout_handler>
	mode4_lockout = 0;
    57c4:	10 92 d3 25 	sts	0x25D3, r1	; 0x8025d3 <mode4_lockout>
	if (flag_ready_to_send_deact_event)
    57c8:	80 91 e1 25 	lds	r24, 0x25E1	; 0x8025e1 <flag_ready_to_send_deact_event>
    57cc:	88 23       	and	r24, r24
    57ce:	49 f0       	breq	.+18     	; 0x57e2 <setLockoutMode4+0x44>
	{
		GTimer_Refresh(send_ping_handler, G_TIMER_2S);
    57d0:	80 91 ad 22 	lds	r24, 0x22AD	; 0x8022ad <send_ping_handler>
    57d4:	6e e0       	ldi	r22, 0x0E	; 14
    57d6:	0e 94 bc 22 	call	0x4578	; 0x4578 <GTimer_Refresh>
		FormatAndSendSpecficCMD(ZIRCON_CONFIG_DEACT_EVENT);
    57da:	8b e2       	ldi	r24, 0x2B	; 43
    57dc:	9d e3       	ldi	r25, 0x3D	; 61
    57de:	0e 94 f2 1b 	call	0x37e4	; 0x37e4 <FormatAndSendSpecficCMD>
	
#if 0
	TEST_PORT.OUTCLR = TEST_PIN;
#endif

}
    57e2:	00 00       	nop
    57e4:	df 91       	pop	r29
    57e6:	cf 91       	pop	r28
    57e8:	08 95       	ret

000057ea <setLockoutMode6>:

static void setLockoutMode6(void)
{
    57ea:	cf 93       	push	r28
    57ec:	df 93       	push	r29
    57ee:	cd b7       	in	r28, 0x3d	; 61
    57f0:	de b7       	in	r29, 0x3e	; 62
	enable_freq_lock = 1;
    57f2:	81 e0       	ldi	r24, 0x01	; 1
    57f4:	80 93 04 20 	sts	0x2004, r24	; 0x802004 <enable_freq_lock>
	GTimer_unRegisterCB(mode6_lockout_handler);
    57f8:	80 91 ab 22 	lds	r24, 0x22AB	; 0x8022ab <mode6_lockout_handler>
    57fc:	0e 94 9b 22 	call	0x4536	; 0x4536 <GTimer_unRegisterCB>
	mode6_lockout_handler = 0xff;
    5800:	8f ef       	ldi	r24, 0xFF	; 255
    5802:	80 93 ab 22 	sts	0x22AB, r24	; 0x8022ab <mode6_lockout_handler>
}
    5806:	00 00       	nop
    5808:	df 91       	pop	r29
    580a:	cf 91       	pop	r28
    580c:	08 95       	ret

0000580e <__vector_66>:
** Effected IO/HW: GPO connected to the TX and RX gates are exercised (TX/RX cycles)
**					and PWM used for the DC/DC boost is disabled. 
**
*/
ISR(VPA_MAX_INT_vect)
{
    580e:	1f 92       	push	r1
    5810:	0f 92       	push	r0
    5812:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
    5816:	0f 92       	push	r0
    5818:	11 24       	eor	r1, r1
    581a:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
    581e:	0f 92       	push	r0
    5820:	2f 93       	push	r18
    5822:	3f 93       	push	r19
    5824:	4f 93       	push	r20
    5826:	5f 93       	push	r21
    5828:	6f 93       	push	r22
    582a:	7f 93       	push	r23
    582c:	8f 93       	push	r24
    582e:	9f 93       	push	r25
    5830:	af 93       	push	r26
    5832:	bf 93       	push	r27
    5834:	ef 93       	push	r30
    5836:	ff 93       	push	r31
    5838:	cf 93       	push	r28
    583a:	df 93       	push	r29
    583c:	cd b7       	in	r28, 0x3d	; 61
    583e:	de b7       	in	r29, 0x3e	; 62
	// Stop charging VPA rail and set frame counter used to ensure over 
	// charging does not occur.
	pwm_stop();
    5840:	0e 94 c2 45 	call	0x8b84	; 0x8b84 <pwm_stop>
	
	// Don't start the frame timer (TX/RX cycles) if auto tuning is active
	// and only if interlock is received or disabled. 
	// Also do not start the frame if the freq counter function is active.
#if EVOLVESTORE
	if((!autotune_timing_flag) && (TxRx_cycle_enable) &&
    5844:	80 91 ce 22 	lds	r24, 0x22CE	; 0x8022ce <autotune_timing_flag>
    5848:	88 23       	and	r24, r24
    584a:	81 f4       	brne	.+32     	; 0x586c <__vector_66+0x5e>
    584c:	80 91 07 26 	lds	r24, 0x2607	; 0x802607 <TxRx_cycle_enable>
    5850:	88 23       	and	r24, r24
    5852:	61 f0       	breq	.+24     	; 0x586c <__vector_66+0x5e>
		(!freq_counter_enabled) && (!(config_parameters.nightsave)))
    5854:	80 91 e0 25 	lds	r24, 0x25E0	; 0x8025e0 <freq_counter_enabled>
	
	// Don't start the frame timer (TX/RX cycles) if auto tuning is active
	// and only if interlock is received or disabled. 
	// Also do not start the frame if the freq counter function is active.
#if EVOLVESTORE
	if((!autotune_timing_flag) && (TxRx_cycle_enable) &&
    5858:	88 23       	and	r24, r24
    585a:	41 f4       	brne	.+16     	; 0x586c <__vector_66+0x5e>
		(!freq_counter_enabled) && (!(config_parameters.nightsave)))
    585c:	80 91 29 26 	lds	r24, 0x2629	; 0x802629 <config_parameters+0x20>
    5860:	90 91 2a 26 	lds	r25, 0x262A	; 0x80262a <config_parameters+0x21>
    5864:	89 2b       	or	r24, r25
    5866:	11 f4       	brne	.+4      	; 0x586c <__vector_66+0x5e>
#else
	if((!autotune_timing_flag) && (TxRx_cycle_enable) && (!freq_counter_enabled))
#endif
	{
		frame_timer_start(); // added for new charge up changes		
    5868:	0e 94 67 45 	call	0x8ace	; 0x8ace <frame_timer_start>
	}

	frame_counter = 0;	
    586c:	10 92 f8 25 	sts	0x25F8, r1	; 0x8025f8 <frame_counter>
}
    5870:	00 00       	nop
    5872:	df 91       	pop	r29
    5874:	cf 91       	pop	r28
    5876:	ff 91       	pop	r31
    5878:	ef 91       	pop	r30
    587a:	bf 91       	pop	r27
    587c:	af 91       	pop	r26
    587e:	9f 91       	pop	r25
    5880:	8f 91       	pop	r24
    5882:	7f 91       	pop	r23
    5884:	6f 91       	pop	r22
    5886:	5f 91       	pop	r21
    5888:	4f 91       	pop	r20
    588a:	3f 91       	pop	r19
    588c:	2f 91       	pop	r18
    588e:	0f 90       	pop	r0
    5890:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
    5894:	0f 90       	pop	r0
    5896:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
    589a:	0f 90       	pop	r0
    589c:	1f 90       	pop	r1
    589e:	18 95       	reti

000058a0 <__vector_43>:
**					the VPA monitor is received and rail is discharged if VPA rail
**					is larger then the new setting.
**
*/
ISR(INTERLOCK_INT_vect)
{
    58a0:	1f 92       	push	r1
    58a2:	0f 92       	push	r0
    58a4:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
    58a8:	0f 92       	push	r0
    58aa:	11 24       	eor	r1, r1
    58ac:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
    58b0:	0f 92       	push	r0
    58b2:	2f 93       	push	r18
    58b4:	3f 93       	push	r19
    58b6:	4f 93       	push	r20
    58b8:	5f 93       	push	r21
    58ba:	6f 93       	push	r22
    58bc:	7f 93       	push	r23
    58be:	8f 93       	push	r24
    58c0:	9f 93       	push	r25
    58c2:	af 93       	push	r26
    58c4:	bf 93       	push	r27
    58c6:	ef 93       	push	r30
    58c8:	ff 93       	push	r31
    58ca:	cf 93       	push	r28
    58cc:	df 93       	push	r29
    58ce:	1f 92       	push	r1
    58d0:	cd b7       	in	r28, 0x3d	; 61
    58d2:	de b7       	in	r29, 0x3e	; 62
	uint8_t vpa_result = 0;
    58d4:	19 82       	std	Y+1, r1	; 0x01

#if EVOLVESTORE
	// if nightsave is enabled do not allow a interlock signal to restart the frames.
	if(!(config_parameters.nightsave))
    58d6:	80 91 29 26 	lds	r24, 0x2629	; 0x802629 <config_parameters+0x20>
    58da:	90 91 2a 26 	lds	r25, 0x262A	; 0x80262a <config_parameters+0x21>
    58de:	89 2b       	or	r24, r25
    58e0:	09 f0       	breq	.+2      	; 0x58e4 <__vector_43+0x44>
    58e2:	8a c0       	rjmp	.+276    	; 0x59f8 <__vector_43+0x158>
	{
#endif
	// If the eeprom reset value was never cleared (0xff) (Auto tune was never done)
	// and auto tune mode is "AUTO TUNE" (enum=0) do not process interlock ISR. 
	// This would start TX/RX cycles when the system should be disabled.
	if((nvm_eeprom_read_byte(EEPROM_ZIRCON_RESET_STORE) != 0xff) || 
    58e4:	82 e3       	ldi	r24, 0x32	; 50
    58e6:	90 e0       	ldi	r25, 0x00	; 0
    58e8:	0e 94 50 39 	call	0x72a0	; 0x72a0 <nvm_eeprom_read_byte>
    58ec:	8f 3f       	cpi	r24, 0xFF	; 255
    58ee:	39 f4       	brne	.+14     	; 0x58fe <__vector_43+0x5e>
	   (config_parameters.ant_tune_onpowerup))
    58f0:	80 91 1b 26 	lds	r24, 0x261B	; 0x80261b <config_parameters+0x12>
    58f4:	90 91 1c 26 	lds	r25, 0x261C	; 0x80261c <config_parameters+0x13>
	{
#endif
	// If the eeprom reset value was never cleared (0xff) (Auto tune was never done)
	// and auto tune mode is "AUTO TUNE" (enum=0) do not process interlock ISR. 
	// This would start TX/RX cycles when the system should be disabled.
	if((nvm_eeprom_read_byte(EEPROM_ZIRCON_RESET_STORE) != 0xff) || 
    58f8:	89 2b       	or	r24, r25
    58fa:	09 f4       	brne	.+2      	; 0x58fe <__vector_43+0x5e>
    58fc:	7d c0       	rjmp	.+250    	; 0x59f8 <__vector_43+0x158>
#if 0
		TEST_PORT.OUTSET = TEST_PIN;
#endif
	
#if PWM_DURING_INTER
		SET_STATE(STATE_PROCESS);
    58fe:	85 e0       	ldi	r24, 0x05	; 5
    5900:	80 93 b3 26 	sts	0x26B3, r24	; 0x8026b3 <gState>
		pwm_stop();
    5904:	0e 94 c2 45 	call	0x8b84	; 0x8b84 <pwm_stop>
#endif
		// make sure all alarms are off before processing the interlock 
		// signal.
		ledOff();
    5908:	0e 94 33 02 	call	0x466	; 0x466 <ledOff>
		sounderOff();
    590c:	0e 94 57 02 	call	0x4ae	; 0x4ae <sounderOff>
		outputOff();
    5910:	0e 94 75 02 	call	0x4ea	; 0x4ea <outputOff>
	
		// initialize the GPO feature and active state selected by the 
		// DMS user. Only one of these features can be active at one time.
		processGpoPin(GPO_PRI_SOUND_OUTPUT, GPO_CLEAR);
    5914:	60 e0       	ldi	r22, 0x00	; 0
    5916:	80 e0       	ldi	r24, 0x00	; 0
    5918:	0e 94 2f 37 	call	0x6e5e	; 0x6e5e <processGpoPin>
		processGpoPin(GPO_PRI_NO_SOUND_OUTPUT, GPO_CLEAR);
    591c:	60 e0       	ldi	r22, 0x00	; 0
    591e:	81 e0       	ldi	r24, 0x01	; 1
    5920:	0e 94 2f 37 	call	0x6e5e	; 0x6e5e <processGpoPin>
		processGpoPin(GPO_SEC_OUTPUT, GPO_CLEAR);
    5924:	60 e0       	ldi	r22, 0x00	; 0
    5926:	82 e0       	ldi	r24, 0x02	; 2
    5928:	0e 94 2f 37 	call	0x6e5e	; 0x6e5e <processGpoPin>
		
		dac_write_data(2);
    592c:	82 e0       	ldi	r24, 0x02	; 2
    592e:	0e 94 f7 07 	call	0xfee	; 0xfee <dac_write_data>
		// There could be a condition when the interlock signals are coming in 
		// at a fast pace where the VPA rail is charged higher than the 
		// threshold voltage. In these cases TX/RX frame may not start.
		// To fixed this issue discharge the rail a little bit lower than 
		// the deactivation mode's normal VPA rail.
		if((config_parameters.mode_ind == DEACT_MODE6) ||
    5932:	80 91 25 26 	lds	r24, 0x2625	; 0x802625 <config_parameters+0x1c>
    5936:	90 91 26 26 	lds	r25, 0x2626	; 0x802626 <config_parameters+0x1d>
    593a:	02 97       	sbiw	r24, 0x02	; 2
    593c:	31 f0       	breq	.+12     	; 0x594a <__vector_43+0xaa>
		   (config_parameters.mode_ind == DEACT_MODE5))
    593e:	80 91 25 26 	lds	r24, 0x2625	; 0x802625 <config_parameters+0x1c>
    5942:	90 91 26 26 	lds	r25, 0x2626	; 0x802626 <config_parameters+0x1d>
		// There could be a condition when the interlock signals are coming in 
		// at a fast pace where the VPA rail is charged higher than the 
		// threshold voltage. In these cases TX/RX frame may not start.
		// To fixed this issue discharge the rail a little bit lower than 
		// the deactivation mode's normal VPA rail.
		if((config_parameters.mode_ind == DEACT_MODE6) ||
    5946:	01 97       	sbiw	r24, 0x01	; 1
    5948:	61 f4       	brne	.+24     	; 0x5962 <__vector_43+0xc2>
		   (config_parameters.mode_ind == DEACT_MODE5))
		{
			setVPA_Level(config_parameters.tx_power, 
    594a:	20 91 1d 26 	lds	r18, 0x261D	; 0x80261d <config_parameters+0x14>
    594e:	30 91 1e 26 	lds	r19, 0x261E	; 0x80261e <config_parameters+0x15>
    5952:	80 91 1f 26 	lds	r24, 0x261F	; 0x80261f <config_parameters+0x16>
    5956:	90 91 20 26 	lds	r25, 0x2620	; 0x802620 <config_parameters+0x17>
    595a:	b9 01       	movw	r22, r18
    595c:	0e 94 1e 2a 	call	0x543c	; 0x543c <setVPA_Level>
    5960:	0b c0       	rjmp	.+22     	; 0x5978 <__vector_43+0xd8>
			             config_parameters.deact_frame_rate);
		}
		else // verify and 4 mode.
		{
			setVPA_Level(config_parameters.config_detect_level, 
    5962:	20 91 1d 26 	lds	r18, 0x261D	; 0x80261d <config_parameters+0x14>
    5966:	30 91 1e 26 	lds	r19, 0x261E	; 0x80261e <config_parameters+0x15>
    596a:	80 91 33 26 	lds	r24, 0x2633	; 0x802633 <config_parameters+0x2a>
    596e:	90 91 34 26 	lds	r25, 0x2634	; 0x802634 <config_parameters+0x2b>
    5972:	b9 01       	movw	r22, r18
    5974:	0e 94 1e 2a 	call	0x543c	; 0x543c <setVPA_Level>
			             config_parameters.deact_frame_rate);
		}
	
		vpa_result = PORTA.IN;
    5978:	80 e0       	ldi	r24, 0x00	; 0
    597a:	96 e0       	ldi	r25, 0x06	; 6
    597c:	fc 01       	movw	r30, r24
    597e:	80 85       	ldd	r24, Z+8	; 0x08
    5980:	89 83       	std	Y+1, r24	; 0x01
		if((vpa_result & (VPA_MAX_PIN)) == 0)
    5982:	89 81       	ldd	r24, Y+1	; 0x01
    5984:	88 2f       	mov	r24, r24
    5986:	90 e0       	ldi	r25, 0x00	; 0
    5988:	88 70       	andi	r24, 0x08	; 8
    598a:	99 27       	eor	r25, r25
    598c:	89 2b       	or	r24, r25
    598e:	d9 f4       	brne	.+54     	; 0x59c6 <__vector_43+0x126>
		{
			pwm_stop();
    5990:	0e 94 c2 45 	call	0x8b84	; 0x8b84 <pwm_stop>
			TX_ENABLE_N_PORT.OUTSET = TX_ENABLE_N_PIN; /* Thoralite */
    5994:	80 e8       	ldi	r24, 0x80	; 128
    5996:	96 e0       	ldi	r25, 0x06	; 6
    5998:	21 e0       	ldi	r18, 0x01	; 1
    599a:	fc 01       	movw	r30, r24
    599c:	25 83       	std	Z+5, r18	; 0x05
			while((vpa_result & (VPA_MAX_PIN)) == 0)
    599e:	05 c0       	rjmp	.+10     	; 0x59aa <__vector_43+0x10a>
			{
				vpa_result = PORTA.IN;
    59a0:	80 e0       	ldi	r24, 0x00	; 0
    59a2:	96 e0       	ldi	r25, 0x06	; 6
    59a4:	fc 01       	movw	r30, r24
    59a6:	80 85       	ldd	r24, Z+8	; 0x08
    59a8:	89 83       	std	Y+1, r24	; 0x01
		vpa_result = PORTA.IN;
		if((vpa_result & (VPA_MAX_PIN)) == 0)
		{
			pwm_stop();
			TX_ENABLE_N_PORT.OUTSET = TX_ENABLE_N_PIN; /* Thoralite */
			while((vpa_result & (VPA_MAX_PIN)) == 0)
    59aa:	89 81       	ldd	r24, Y+1	; 0x01
    59ac:	88 2f       	mov	r24, r24
    59ae:	90 e0       	ldi	r25, 0x00	; 0
    59b0:	88 70       	andi	r24, 0x08	; 8
    59b2:	99 27       	eor	r25, r25
    59b4:	89 2b       	or	r24, r25
    59b6:	a1 f3       	breq	.-24     	; 0x59a0 <__vector_43+0x100>
			{
				vpa_result = PORTA.IN;
			}
			TX_ENABLE_N_PORT.OUTCLR = TX_ENABLE_N_PIN; /* Thoralite */
    59b8:	80 e8       	ldi	r24, 0x80	; 128
    59ba:	96 e0       	ldi	r25, 0x06	; 6
    59bc:	21 e0       	ldi	r18, 0x01	; 1
    59be:	fc 01       	movw	r30, r24
    59c0:	26 83       	std	Z+6, r18	; 0x06
			gDACIndexLoaded = 0;
    59c2:	10 92 74 26 	sts	0x2674, r1	; 0x802674 <gDACIndexLoaded>
		// end of discharge code ///////////////////////////////
#endif
	
		// Enable TX/RX cycle and start looking for the release of the
		// active low interlock signal before starting the interlock timer.
		TxRx_cycle_enable = 1;
    59c6:	81 e0       	ldi	r24, 0x01	; 1
    59c8:	80 93 07 26 	sts	0x2607, r24	; 0x802607 <TxRx_cycle_enable>
		start_intlk_timer = 1;
    59cc:	81 e0       	ldi	r24, 0x01	; 1
    59ce:	80 93 d5 25 	sts	0x25D5, r24	; 0x8025d5 <start_intlk_timer>
	
		// Process interlock indication.
		processInterlock();
    59d2:	0e 94 2d 2b 	call	0x565a	; 0x565a <processInterlock>
#endif

#if USE_DDS
		DDS_mclk_timer_start();
#endif
		vpa_result = PORTA.IN;
    59d6:	80 e0       	ldi	r24, 0x00	; 0
    59d8:	96 e0       	ldi	r25, 0x06	; 6
    59da:	fc 01       	movw	r30, r24
    59dc:	80 85       	ldd	r24, Z+8	; 0x08
    59de:	89 83       	std	Y+1, r24	; 0x01
		
		// If the VPA monitor signal is low do not start the PWM VPA
		// charging output. There could be an issue with the TX circuit
		// not allowing the VPA to drain off.
		if((vpa_result & (VPA_MAX_PIN)) == VPA_MAX_PIN)
    59e0:	89 81       	ldd	r24, Y+1	; 0x01
    59e2:	88 2f       	mov	r24, r24
    59e4:	90 e0       	ldi	r25, 0x00	; 0
    59e6:	88 70       	andi	r24, 0x08	; 8
    59e8:	99 27       	eor	r25, r25
    59ea:	89 2b       	or	r24, r25
    59ec:	19 f0       	breq	.+6      	; 0x59f4 <__vector_43+0x154>
		{
			pwm_start();
    59ee:	0e 94 a0 45 	call	0x8b40	; 0x8b40 <pwm_start>
#endif
	}
#if EVOLVESTORE
	}
#endif	
}
    59f2:	02 c0       	rjmp	.+4      	; 0x59f8 <__vector_43+0x158>
		{
			pwm_start();
		}
		else
		{
			pwm_stop();
    59f4:	0e 94 c2 45 	call	0x8b84	; 0x8b84 <pwm_stop>
#endif
	}
#if EVOLVESTORE
	}
#endif	
}
    59f8:	00 00       	nop
    59fa:	0f 90       	pop	r0
    59fc:	df 91       	pop	r29
    59fe:	cf 91       	pop	r28
    5a00:	ff 91       	pop	r31
    5a02:	ef 91       	pop	r30
    5a04:	bf 91       	pop	r27
    5a06:	af 91       	pop	r26
    5a08:	9f 91       	pop	r25
    5a0a:	8f 91       	pop	r24
    5a0c:	7f 91       	pop	r23
    5a0e:	6f 91       	pop	r22
    5a10:	5f 91       	pop	r21
    5a12:	4f 91       	pop	r20
    5a14:	3f 91       	pop	r19
    5a16:	2f 91       	pop	r18
    5a18:	0f 90       	pop	r0
    5a1a:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
    5a1e:	0f 90       	pop	r0
    5a20:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
    5a24:	0f 90       	pop	r0
    5a26:	1f 90       	pop	r1
    5a28:	18 95       	reti

00005a2a <__vector_64>:
**				3) counts consecutive frames at user selected rate
**					before issuing an alarm. 
**
*/
ISR(PIN_N_vect)
{
    5a2a:	1f 92       	push	r1
    5a2c:	0f 92       	push	r0
    5a2e:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
    5a32:	0f 92       	push	r0
    5a34:	11 24       	eor	r1, r1
    5a36:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
    5a3a:	0f 92       	push	r0
    5a3c:	2f 93       	push	r18
    5a3e:	3f 93       	push	r19
    5a40:	4f 93       	push	r20
    5a42:	5f 93       	push	r21
    5a44:	6f 93       	push	r22
    5a46:	7f 93       	push	r23
    5a48:	8f 93       	push	r24
    5a4a:	9f 93       	push	r25
    5a4c:	af 93       	push	r26
    5a4e:	bf 93       	push	r27
    5a50:	ef 93       	push	r30
    5a52:	ff 93       	push	r31
    5a54:	cf 93       	push	r28
    5a56:	df 93       	push	r29
    5a58:	cd b7       	in	r28, 0x3d	; 61
    5a5a:	de b7       	in	r29, 0x3e	; 62
	static uint8_t sec_tag_counter = 0;
	//static uint8_t alarm_ind_counter = 0;
	//uint8_t alarm_loop = 0;
		
	// Disable the receiver ISR and gate to RF switch
	TAG_N_PORT.INT0MASK &= (~TAG_N_PIN);
    5a5c:	80 e6       	ldi	r24, 0x60	; 96
    5a5e:	96 e0       	ldi	r25, 0x06	; 6
    5a60:	20 e6       	ldi	r18, 0x60	; 96
    5a62:	36 e0       	ldi	r19, 0x06	; 6
    5a64:	f9 01       	movw	r30, r18
    5a66:	22 85       	ldd	r18, Z+10	; 0x0a
    5a68:	2d 7f       	andi	r18, 0xFD	; 253
    5a6a:	fc 01       	movw	r30, r24
    5a6c:	22 87       	std	Z+10, r18	; 0x0a
	
	// No need to process a tag if in deactivation Mode 5
	if((!(config_parameters.mode_ind == DEACT_MODE5)) && (!autotune_timing_flag))
    5a6e:	80 91 25 26 	lds	r24, 0x2625	; 0x802625 <config_parameters+0x1c>
    5a72:	90 91 26 26 	lds	r25, 0x2626	; 0x802626 <config_parameters+0x1d>
    5a76:	01 97       	sbiw	r24, 0x01	; 1
    5a78:	09 f4       	brne	.+2      	; 0x5a7c <__vector_64+0x52>
    5a7a:	ae c1       	rjmp	.+860    	; 0x5dd8 <__vector_64+0x3ae>
    5a7c:	80 91 ce 22 	lds	r24, 0x22CE	; 0x8022ce <autotune_timing_flag>
    5a80:	88 23       	and	r24, r24
    5a82:	09 f0       	breq	.+2      	; 0x5a86 <__vector_64+0x5c>
    5a84:	a9 c1       	rjmp	.+850    	; 0x5dd8 <__vector_64+0x3ae>
	{
#if MODE_PROCESS	
		if(config_parameters.deact_frame_rate == FRAME_144HZ)
    5a86:	80 91 1d 26 	lds	r24, 0x261D	; 0x80261d <config_parameters+0x14>
    5a8a:	90 91 1e 26 	lds	r25, 0x261E	; 0x80261e <config_parameters+0x15>
    5a8e:	89 2b       	or	r24, r25
    5a90:	69 f4       	brne	.+26     	; 0x5aac <__vector_64+0x82>
		{	
			// Lock in a frequency only during detection	
			if((gDACIndexLoaded > 0) && (enable_freq_lock))
    5a92:	80 91 74 26 	lds	r24, 0x2674	; 0x802674 <gDACIndexLoaded>
    5a96:	88 23       	and	r24, r24
    5a98:	49 f0       	breq	.+18     	; 0x5aac <__vector_64+0x82>
    5a9a:	80 91 04 20 	lds	r24, 0x2004	; 0x802004 <enable_freq_lock>
    5a9e:	88 23       	and	r24, r24
    5aa0:	29 f0       	breq	.+10     	; 0x5aac <__vector_64+0x82>
			{
				gDACIndexLoaded--;
    5aa2:	80 91 74 26 	lds	r24, 0x2674	; 0x802674 <gDACIndexLoaded>
    5aa6:	81 50       	subi	r24, 0x01	; 1
    5aa8:	80 93 74 26 	sts	0x2674, r24	; 0x802674 <gDACIndexLoaded>
		}
#endif
		// Count consecutive tags and alarm only if the user defined number of tags have
		// been detected before issuing an alarm
		// This branch of code is used when the 2nd transmitter is disabled.
		if((!primary_ant_flag) && (!secondary_ant_flag))
    5aac:	80 91 f9 25 	lds	r24, 0x25F9	; 0x8025f9 <primary_ant_flag>
    5ab0:	88 23       	and	r24, r24
    5ab2:	09 f0       	breq	.+2      	; 0x5ab6 <__vector_64+0x8c>
    5ab4:	8d c0       	rjmp	.+282    	; 0x5bd0 <__vector_64+0x1a6>
    5ab6:	80 91 fa 25 	lds	r24, 0x25FA	; 0x8025fa <secondary_ant_flag>
    5aba:	88 23       	and	r24, r24
    5abc:	09 f0       	breq	.+2      	; 0x5ac0 <__vector_64+0x96>
    5abe:	88 c0       	rjmp	.+272    	; 0x5bd0 <__vector_64+0x1a6>
			if ((5 != pulseNumber) || (DEACT_MODE4 == config_parameters.mode_ind)
			 || (DEACT_VERIFY == config_parameters.mode_ind))
			{	
#endif		
				// Keep track of consecutive frames and create a starting point.
				if((last_alarm_count == 0) || ((last_alarm_count+1) == frame_counter_flag) ||
    5ac0:	80 91 e2 25 	lds	r24, 0x25E2	; 0x8025e2 <last_alarm_count.5432>
    5ac4:	90 91 e3 25 	lds	r25, 0x25E3	; 0x8025e3 <last_alarm_count.5432+0x1>
    5ac8:	a0 91 e4 25 	lds	r26, 0x25E4	; 0x8025e4 <last_alarm_count.5432+0x2>
    5acc:	b0 91 e5 25 	lds	r27, 0x25E5	; 0x8025e5 <last_alarm_count.5432+0x3>
    5ad0:	89 2b       	or	r24, r25
    5ad2:	8a 2b       	or	r24, r26
    5ad4:	8b 2b       	or	r24, r27
    5ad6:	89 f1       	breq	.+98     	; 0x5b3a <__vector_64+0x110>
    5ad8:	80 91 e2 25 	lds	r24, 0x25E2	; 0x8025e2 <last_alarm_count.5432>
    5adc:	90 91 e3 25 	lds	r25, 0x25E3	; 0x8025e3 <last_alarm_count.5432+0x1>
    5ae0:	a0 91 e4 25 	lds	r26, 0x25E4	; 0x8025e4 <last_alarm_count.5432+0x2>
    5ae4:	b0 91 e5 25 	lds	r27, 0x25E5	; 0x8025e5 <last_alarm_count.5432+0x3>
    5ae8:	9c 01       	movw	r18, r24
    5aea:	ad 01       	movw	r20, r26
    5aec:	2f 5f       	subi	r18, 0xFF	; 255
    5aee:	3f 4f       	sbci	r19, 0xFF	; 255
    5af0:	4f 4f       	sbci	r20, 0xFF	; 255
    5af2:	5f 4f       	sbci	r21, 0xFF	; 255
    5af4:	80 91 fb 25 	lds	r24, 0x25FB	; 0x8025fb <frame_counter_flag>
    5af8:	90 91 fc 25 	lds	r25, 0x25FC	; 0x8025fc <frame_counter_flag+0x1>
    5afc:	a0 91 fd 25 	lds	r26, 0x25FD	; 0x8025fd <frame_counter_flag+0x2>
    5b00:	b0 91 fe 25 	lds	r27, 0x25FE	; 0x8025fe <frame_counter_flag+0x3>
    5b04:	28 17       	cp	r18, r24
    5b06:	39 07       	cpc	r19, r25
    5b08:	4a 07       	cpc	r20, r26
    5b0a:	5b 07       	cpc	r21, r27
    5b0c:	b1 f0       	breq	.+44     	; 0x5b3a <__vector_64+0x110>
					(last_alarm_count == frame_counter_flag))
    5b0e:	20 91 e2 25 	lds	r18, 0x25E2	; 0x8025e2 <last_alarm_count.5432>
    5b12:	30 91 e3 25 	lds	r19, 0x25E3	; 0x8025e3 <last_alarm_count.5432+0x1>
    5b16:	40 91 e4 25 	lds	r20, 0x25E4	; 0x8025e4 <last_alarm_count.5432+0x2>
    5b1a:	50 91 e5 25 	lds	r21, 0x25E5	; 0x8025e5 <last_alarm_count.5432+0x3>
    5b1e:	80 91 fb 25 	lds	r24, 0x25FB	; 0x8025fb <frame_counter_flag>
    5b22:	90 91 fc 25 	lds	r25, 0x25FC	; 0x8025fc <frame_counter_flag+0x1>
    5b26:	a0 91 fd 25 	lds	r26, 0x25FD	; 0x8025fd <frame_counter_flag+0x2>
    5b2a:	b0 91 fe 25 	lds	r27, 0x25FE	; 0x8025fe <frame_counter_flag+0x3>
			if ((5 != pulseNumber) || (DEACT_MODE4 == config_parameters.mode_ind)
			 || (DEACT_VERIFY == config_parameters.mode_ind))
			{	
#endif		
				// Keep track of consecutive frames and create a starting point.
				if((last_alarm_count == 0) || ((last_alarm_count+1) == frame_counter_flag) ||
    5b2e:	28 17       	cp	r18, r24
    5b30:	39 07       	cpc	r19, r25
    5b32:	4a 07       	cpc	r20, r26
    5b34:	5b 07       	cpc	r21, r27
    5b36:	09 f0       	breq	.+2      	; 0x5b3a <__vector_64+0x110>
    5b38:	3f c0       	rjmp	.+126    	; 0x5bb8 <__vector_64+0x18e>
					(last_alarm_count == frame_counter_flag))
				{
					last_alarm_count = frame_counter_flag;
    5b3a:	80 91 fb 25 	lds	r24, 0x25FB	; 0x8025fb <frame_counter_flag>
    5b3e:	90 91 fc 25 	lds	r25, 0x25FC	; 0x8025fc <frame_counter_flag+0x1>
    5b42:	a0 91 fd 25 	lds	r26, 0x25FD	; 0x8025fd <frame_counter_flag+0x2>
    5b46:	b0 91 fe 25 	lds	r27, 0x25FE	; 0x8025fe <frame_counter_flag+0x3>
    5b4a:	80 93 e2 25 	sts	0x25E2, r24	; 0x8025e2 <last_alarm_count.5432>
    5b4e:	90 93 e3 25 	sts	0x25E3, r25	; 0x8025e3 <last_alarm_count.5432+0x1>
    5b52:	a0 93 e4 25 	sts	0x25E4, r26	; 0x8025e4 <last_alarm_count.5432+0x2>
    5b56:	b0 93 e5 25 	sts	0x25E5, r27	; 0x8025e5 <last_alarm_count.5432+0x3>
					
					// each time this gets enabled the count get set to 0 since we are trying to count frames without seeing the tag
					primary_tag_counter_without_tag = 0;
    5b5a:	10 92 db 25 	sts	0x25DB, r1	; 0x8025db <primary_tag_counter_without_tag>
					// Count consecutive tags detected on the primary loop, if the number 
					// exceeds the DMS tag response duration an alarm occurred.
					if((++pri_tag_counter) > (tags_before_alarm))
    5b5e:	80 91 e6 25 	lds	r24, 0x25E6	; 0x8025e6 <pri_tag_counter.5435>
    5b62:	8f 5f       	subi	r24, 0xFF	; 255
    5b64:	80 93 e6 25 	sts	0x25E6, r24	; 0x8025e6 <pri_tag_counter.5435>
    5b68:	90 91 e6 25 	lds	r25, 0x25E6	; 0x8025e6 <pri_tag_counter.5435>
    5b6c:	80 91 dd 25 	lds	r24, 0x25DD	; 0x8025dd <tags_before_alarm>
    5b70:	89 17       	cp	r24, r25
    5b72:	68 f5       	brcc	.+90     	; 0x5bce <__vector_64+0x1a4>
					{
						pri_tag_counter = 0;
    5b74:	10 92 e6 25 	sts	0x25E6, r1	; 0x8025e6 <pri_tag_counter.5435>
						last_alarm_count = 0;
    5b78:	10 92 e2 25 	sts	0x25E2, r1	; 0x8025e2 <last_alarm_count.5432>
    5b7c:	10 92 e3 25 	sts	0x25E3, r1	; 0x8025e3 <last_alarm_count.5432+0x1>
    5b80:	10 92 e4 25 	sts	0x25E4, r1	; 0x8025e4 <last_alarm_count.5432+0x2>
    5b84:	10 92 e5 25 	sts	0x25E5, r1	; 0x8025e5 <last_alarm_count.5432+0x3>
						frame_counter_flag = 0;
    5b88:	10 92 fb 25 	sts	0x25FB, r1	; 0x8025fb <frame_counter_flag>
    5b8c:	10 92 fc 25 	sts	0x25FC, r1	; 0x8025fc <frame_counter_flag+0x1>
    5b90:	10 92 fd 25 	sts	0x25FD, r1	; 0x8025fd <frame_counter_flag+0x2>
    5b94:	10 92 fe 25 	sts	0x25FE, r1	; 0x8025fe <frame_counter_flag+0x3>
						flag_ready_to_send_deact_event = 0;
    5b98:	10 92 e1 25 	sts	0x25E1, r1	; 0x8025e1 <flag_ready_to_send_deact_event>
						 GTimer_Refresh(send_ping_handler, G_TIMER_2S);
    5b9c:	80 91 ad 22 	lds	r24, 0x22AD	; 0x8022ad <send_ping_handler>
    5ba0:	6e e0       	ldi	r22, 0x0E	; 14
    5ba2:	0e 94 bc 22 	call	0x4578	; 0x4578 <GTimer_Refresh>
#if MODE_PROCESS
						setAlarms(config_parameters.mode_ind, DEACT_STATE, 0);
    5ba6:	80 91 25 26 	lds	r24, 0x2625	; 0x802625 <config_parameters+0x1c>
    5baa:	90 91 26 26 	lds	r25, 0x2626	; 0x802626 <config_parameters+0x1d>
    5bae:	40 e0       	ldi	r20, 0x00	; 0
    5bb0:	60 e0       	ldi	r22, 0x00	; 0
    5bb2:	0e 94 71 2a 	call	0x54e2	; 0x54e2 <setAlarms>
					
					// each time this gets enabled the count get set to 0 since we are trying to count frames without seeing the tag
					primary_tag_counter_without_tag = 0;
					// Count consecutive tags detected on the primary loop, if the number 
					// exceeds the DMS tag response duration an alarm occurred.
					if((++pri_tag_counter) > (tags_before_alarm))
    5bb6:	0b c0       	rjmp	.+22     	; 0x5bce <__vector_64+0x1a4>
						sounderOff();
						outputOff();
					}
#endif
#endif		
					pri_tag_counter = 0;
    5bb8:	10 92 e6 25 	sts	0x25E6, r1	; 0x8025e6 <pri_tag_counter.5435>
					last_alarm_count = 0;
    5bbc:	10 92 e2 25 	sts	0x25E2, r1	; 0x8025e2 <last_alarm_count.5432>
    5bc0:	10 92 e3 25 	sts	0x25E3, r1	; 0x8025e3 <last_alarm_count.5432+0x1>
    5bc4:	10 92 e4 25 	sts	0x25E4, r1	; 0x8025e4 <last_alarm_count.5432+0x2>
    5bc8:	10 92 e5 25 	sts	0x25E5, r1	; 0x8025e5 <last_alarm_count.5432+0x3>
			if ((5 != pulseNumber) || (DEACT_MODE4 == config_parameters.mode_ind)
			 || (DEACT_VERIFY == config_parameters.mode_ind))
			{	
#endif		
				// Keep track of consecutive frames and create a starting point.
				if((last_alarm_count == 0) || ((last_alarm_count+1) == frame_counter_flag) ||
    5bcc:	05 c1       	rjmp	.+522    	; 0x5dd8 <__vector_64+0x3ae>
    5bce:	04 c1       	rjmp	.+520    	; 0x5dd8 <__vector_64+0x3ae>
			} // If !Pulse No 
#endif
		}
		else  // 2nd TX enabled
		{
			if(primary_ant_flag)
    5bd0:	80 91 f9 25 	lds	r24, 0x25F9	; 0x8025f9 <primary_ant_flag>
    5bd4:	88 23       	and	r24, r24
    5bd6:	09 f4       	brne	.+2      	; 0x5bda <__vector_64+0x1b0>
    5bd8:	80 c0       	rjmp	.+256    	; 0x5cda <__vector_64+0x2b0>
			{
				if((pri_last_alarm_count == 0) || ((pri_last_alarm_count+1) == pri_frame_counter_flag) ||
    5bda:	80 91 e7 25 	lds	r24, 0x25E7	; 0x8025e7 <pri_last_alarm_count.5433>
    5bde:	90 91 e8 25 	lds	r25, 0x25E8	; 0x8025e8 <pri_last_alarm_count.5433+0x1>
    5be2:	a0 91 e9 25 	lds	r26, 0x25E9	; 0x8025e9 <pri_last_alarm_count.5433+0x2>
    5be6:	b0 91 ea 25 	lds	r27, 0x25EA	; 0x8025ea <pri_last_alarm_count.5433+0x3>
    5bea:	89 2b       	or	r24, r25
    5bec:	8a 2b       	or	r24, r26
    5bee:	8b 2b       	or	r24, r27
    5bf0:	81 f1       	breq	.+96     	; 0x5c52 <__vector_64+0x228>
    5bf2:	80 91 e7 25 	lds	r24, 0x25E7	; 0x8025e7 <pri_last_alarm_count.5433>
    5bf6:	90 91 e8 25 	lds	r25, 0x25E8	; 0x8025e8 <pri_last_alarm_count.5433+0x1>
    5bfa:	a0 91 e9 25 	lds	r26, 0x25E9	; 0x8025e9 <pri_last_alarm_count.5433+0x2>
    5bfe:	b0 91 ea 25 	lds	r27, 0x25EA	; 0x8025ea <pri_last_alarm_count.5433+0x3>
    5c02:	9c 01       	movw	r18, r24
    5c04:	ad 01       	movw	r20, r26
    5c06:	2f 5f       	subi	r18, 0xFF	; 255
    5c08:	3f 4f       	sbci	r19, 0xFF	; 255
    5c0a:	4f 4f       	sbci	r20, 0xFF	; 255
    5c0c:	5f 4f       	sbci	r21, 0xFF	; 255
    5c0e:	80 91 ff 25 	lds	r24, 0x25FF	; 0x8025ff <pri_frame_counter_flag>
    5c12:	90 91 00 26 	lds	r25, 0x2600	; 0x802600 <pri_frame_counter_flag+0x1>
    5c16:	a0 91 01 26 	lds	r26, 0x2601	; 0x802601 <pri_frame_counter_flag+0x2>
    5c1a:	b0 91 02 26 	lds	r27, 0x2602	; 0x802602 <pri_frame_counter_flag+0x3>
    5c1e:	28 17       	cp	r18, r24
    5c20:	39 07       	cpc	r19, r25
    5c22:	4a 07       	cpc	r20, r26
    5c24:	5b 07       	cpc	r21, r27
    5c26:	a9 f0       	breq	.+42     	; 0x5c52 <__vector_64+0x228>
					(pri_last_alarm_count == pri_frame_counter_flag))
    5c28:	20 91 e7 25 	lds	r18, 0x25E7	; 0x8025e7 <pri_last_alarm_count.5433>
    5c2c:	30 91 e8 25 	lds	r19, 0x25E8	; 0x8025e8 <pri_last_alarm_count.5433+0x1>
    5c30:	40 91 e9 25 	lds	r20, 0x25E9	; 0x8025e9 <pri_last_alarm_count.5433+0x2>
    5c34:	50 91 ea 25 	lds	r21, 0x25EA	; 0x8025ea <pri_last_alarm_count.5433+0x3>
    5c38:	80 91 ff 25 	lds	r24, 0x25FF	; 0x8025ff <pri_frame_counter_flag>
    5c3c:	90 91 00 26 	lds	r25, 0x2600	; 0x802600 <pri_frame_counter_flag+0x1>
    5c40:	a0 91 01 26 	lds	r26, 0x2601	; 0x802601 <pri_frame_counter_flag+0x2>
    5c44:	b0 91 02 26 	lds	r27, 0x2602	; 0x802602 <pri_frame_counter_flag+0x3>
		}
		else  // 2nd TX enabled
		{
			if(primary_ant_flag)
			{
				if((pri_last_alarm_count == 0) || ((pri_last_alarm_count+1) == pri_frame_counter_flag) ||
    5c48:	28 17       	cp	r18, r24
    5c4a:	39 07       	cpc	r19, r25
    5c4c:	4a 07       	cpc	r20, r26
    5c4e:	5b 07       	cpc	r21, r27
    5c50:	c9 f5       	brne	.+114    	; 0x5cc4 <__vector_64+0x29a>
					(pri_last_alarm_count == pri_frame_counter_flag))
				{
					pri_last_alarm_count = pri_frame_counter_flag;
    5c52:	80 91 ff 25 	lds	r24, 0x25FF	; 0x8025ff <pri_frame_counter_flag>
    5c56:	90 91 00 26 	lds	r25, 0x2600	; 0x802600 <pri_frame_counter_flag+0x1>
    5c5a:	a0 91 01 26 	lds	r26, 0x2601	; 0x802601 <pri_frame_counter_flag+0x2>
    5c5e:	b0 91 02 26 	lds	r27, 0x2602	; 0x802602 <pri_frame_counter_flag+0x3>
    5c62:	80 93 e7 25 	sts	0x25E7, r24	; 0x8025e7 <pri_last_alarm_count.5433>
    5c66:	90 93 e8 25 	sts	0x25E8, r25	; 0x8025e8 <pri_last_alarm_count.5433+0x1>
    5c6a:	a0 93 e9 25 	sts	0x25E9, r26	; 0x8025e9 <pri_last_alarm_count.5433+0x2>
    5c6e:	b0 93 ea 25 	sts	0x25EA, r27	; 0x8025ea <pri_last_alarm_count.5433+0x3>
					// each time this gets enabled the count get set to 0 since we are trying to count frames without seeing the tag
					primary_tag_counter_without_tag = 0;
    5c72:	10 92 db 25 	sts	0x25DB, r1	; 0x8025db <primary_tag_counter_without_tag>
					// Count tags on primary loop
					if((++pri_tag_counter) > (tags_before_alarm))
    5c76:	80 91 e6 25 	lds	r24, 0x25E6	; 0x8025e6 <pri_tag_counter.5435>
    5c7a:	8f 5f       	subi	r24, 0xFF	; 255
    5c7c:	80 93 e6 25 	sts	0x25E6, r24	; 0x8025e6 <pri_tag_counter.5435>
    5c80:	90 91 e6 25 	lds	r25, 0x25E6	; 0x8025e6 <pri_tag_counter.5435>
    5c84:	80 91 dd 25 	lds	r24, 0x25DD	; 0x8025dd <tags_before_alarm>
    5c88:	89 17       	cp	r24, r25
    5c8a:	08 f0       	brcs	.+2      	; 0x5c8e <__vector_64+0x264>
    5c8c:	a5 c0       	rjmp	.+330    	; 0x5dd8 <__vector_64+0x3ae>
					{
						pri_tag_counter = 0;
    5c8e:	10 92 e6 25 	sts	0x25E6, r1	; 0x8025e6 <pri_tag_counter.5435>
						pri_last_alarm_count = 0;
    5c92:	10 92 e7 25 	sts	0x25E7, r1	; 0x8025e7 <pri_last_alarm_count.5433>
    5c96:	10 92 e8 25 	sts	0x25E8, r1	; 0x8025e8 <pri_last_alarm_count.5433+0x1>
    5c9a:	10 92 e9 25 	sts	0x25E9, r1	; 0x8025e9 <pri_last_alarm_count.5433+0x2>
    5c9e:	10 92 ea 25 	sts	0x25EA, r1	; 0x8025ea <pri_last_alarm_count.5433+0x3>
						pri_frame_counter_flag = 0;
    5ca2:	10 92 ff 25 	sts	0x25FF, r1	; 0x8025ff <pri_frame_counter_flag>
    5ca6:	10 92 00 26 	sts	0x2600, r1	; 0x802600 <pri_frame_counter_flag+0x1>
    5caa:	10 92 01 26 	sts	0x2601, r1	; 0x802601 <pri_frame_counter_flag+0x2>
    5cae:	10 92 02 26 	sts	0x2602, r1	; 0x802602 <pri_frame_counter_flag+0x3>
#if MODE_PROCESS
						setAlarms(config_parameters.mode_ind, DEACT_STATE, 0);
    5cb2:	80 91 25 26 	lds	r24, 0x2625	; 0x802625 <config_parameters+0x1c>
    5cb6:	90 91 26 26 	lds	r25, 0x2626	; 0x802626 <config_parameters+0x1d>
    5cba:	40 e0       	ldi	r20, 0x00	; 0
    5cbc:	60 e0       	ldi	r22, 0x00	; 0
    5cbe:	0e 94 71 2a 	call	0x54e2	; 0x54e2 <setAlarms>
				{
					pri_last_alarm_count = pri_frame_counter_flag;
					// each time this gets enabled the count get set to 0 since we are trying to count frames without seeing the tag
					primary_tag_counter_without_tag = 0;
					// Count tags on primary loop
					if((++pri_tag_counter) > (tags_before_alarm))
    5cc2:	8a c0       	rjmp	.+276    	; 0x5dd8 <__vector_64+0x3ae>
						sounderOff();
						outputOff();
					}
#endif
#endif
					pri_tag_counter = 0;
    5cc4:	10 92 e6 25 	sts	0x25E6, r1	; 0x8025e6 <pri_tag_counter.5435>
					pri_last_alarm_count = 0;
    5cc8:	10 92 e7 25 	sts	0x25E7, r1	; 0x8025e7 <pri_last_alarm_count.5433>
    5ccc:	10 92 e8 25 	sts	0x25E8, r1	; 0x8025e8 <pri_last_alarm_count.5433+0x1>
    5cd0:	10 92 e9 25 	sts	0x25E9, r1	; 0x8025e9 <pri_last_alarm_count.5433+0x2>
    5cd4:	10 92 ea 25 	sts	0x25EA, r1	; 0x8025ea <pri_last_alarm_count.5433+0x3>
					sec_last_alarm_count = 0;
				}			
			}
		}
	}
}
    5cd8:	7f c0       	rjmp	.+254    	; 0x5dd8 <__vector_64+0x3ae>
					pri_last_alarm_count = 0;
				}
			}
			else  // secondary_ant_flag
			{
				if((sec_last_alarm_count == 0) || ((sec_last_alarm_count+1) == sec_frame_counter_flag) ||
    5cda:	80 91 eb 25 	lds	r24, 0x25EB	; 0x8025eb <sec_last_alarm_count.5434>
    5cde:	90 91 ec 25 	lds	r25, 0x25EC	; 0x8025ec <sec_last_alarm_count.5434+0x1>
    5ce2:	a0 91 ed 25 	lds	r26, 0x25ED	; 0x8025ed <sec_last_alarm_count.5434+0x2>
    5ce6:	b0 91 ee 25 	lds	r27, 0x25EE	; 0x8025ee <sec_last_alarm_count.5434+0x3>
    5cea:	89 2b       	or	r24, r25
    5cec:	8a 2b       	or	r24, r26
    5cee:	8b 2b       	or	r24, r27
    5cf0:	81 f1       	breq	.+96     	; 0x5d52 <__vector_64+0x328>
    5cf2:	80 91 eb 25 	lds	r24, 0x25EB	; 0x8025eb <sec_last_alarm_count.5434>
    5cf6:	90 91 ec 25 	lds	r25, 0x25EC	; 0x8025ec <sec_last_alarm_count.5434+0x1>
    5cfa:	a0 91 ed 25 	lds	r26, 0x25ED	; 0x8025ed <sec_last_alarm_count.5434+0x2>
    5cfe:	b0 91 ee 25 	lds	r27, 0x25EE	; 0x8025ee <sec_last_alarm_count.5434+0x3>
    5d02:	9c 01       	movw	r18, r24
    5d04:	ad 01       	movw	r20, r26
    5d06:	2f 5f       	subi	r18, 0xFF	; 255
    5d08:	3f 4f       	sbci	r19, 0xFF	; 255
    5d0a:	4f 4f       	sbci	r20, 0xFF	; 255
    5d0c:	5f 4f       	sbci	r21, 0xFF	; 255
    5d0e:	80 91 03 26 	lds	r24, 0x2603	; 0x802603 <sec_frame_counter_flag>
    5d12:	90 91 04 26 	lds	r25, 0x2604	; 0x802604 <sec_frame_counter_flag+0x1>
    5d16:	a0 91 05 26 	lds	r26, 0x2605	; 0x802605 <sec_frame_counter_flag+0x2>
    5d1a:	b0 91 06 26 	lds	r27, 0x2606	; 0x802606 <sec_frame_counter_flag+0x3>
    5d1e:	28 17       	cp	r18, r24
    5d20:	39 07       	cpc	r19, r25
    5d22:	4a 07       	cpc	r20, r26
    5d24:	5b 07       	cpc	r21, r27
    5d26:	a9 f0       	breq	.+42     	; 0x5d52 <__vector_64+0x328>
					(sec_last_alarm_count == sec_frame_counter_flag))
    5d28:	20 91 eb 25 	lds	r18, 0x25EB	; 0x8025eb <sec_last_alarm_count.5434>
    5d2c:	30 91 ec 25 	lds	r19, 0x25EC	; 0x8025ec <sec_last_alarm_count.5434+0x1>
    5d30:	40 91 ed 25 	lds	r20, 0x25ED	; 0x8025ed <sec_last_alarm_count.5434+0x2>
    5d34:	50 91 ee 25 	lds	r21, 0x25EE	; 0x8025ee <sec_last_alarm_count.5434+0x3>
    5d38:	80 91 03 26 	lds	r24, 0x2603	; 0x802603 <sec_frame_counter_flag>
    5d3c:	90 91 04 26 	lds	r25, 0x2604	; 0x802604 <sec_frame_counter_flag+0x1>
    5d40:	a0 91 05 26 	lds	r26, 0x2605	; 0x802605 <sec_frame_counter_flag+0x2>
    5d44:	b0 91 06 26 	lds	r27, 0x2606	; 0x802606 <sec_frame_counter_flag+0x3>
					pri_last_alarm_count = 0;
				}
			}
			else  // secondary_ant_flag
			{
				if((sec_last_alarm_count == 0) || ((sec_last_alarm_count+1) == sec_frame_counter_flag) ||
    5d48:	28 17       	cp	r18, r24
    5d4a:	39 07       	cpc	r19, r25
    5d4c:	4a 07       	cpc	r20, r26
    5d4e:	5b 07       	cpc	r21, r27
    5d50:	c1 f5       	brne	.+112    	; 0x5dc2 <__vector_64+0x398>
					(sec_last_alarm_count == sec_frame_counter_flag))
				{
					sec_last_alarm_count = sec_frame_counter_flag;
    5d52:	80 91 03 26 	lds	r24, 0x2603	; 0x802603 <sec_frame_counter_flag>
    5d56:	90 91 04 26 	lds	r25, 0x2604	; 0x802604 <sec_frame_counter_flag+0x1>
    5d5a:	a0 91 05 26 	lds	r26, 0x2605	; 0x802605 <sec_frame_counter_flag+0x2>
    5d5e:	b0 91 06 26 	lds	r27, 0x2606	; 0x802606 <sec_frame_counter_flag+0x3>
    5d62:	80 93 eb 25 	sts	0x25EB, r24	; 0x8025eb <sec_last_alarm_count.5434>
    5d66:	90 93 ec 25 	sts	0x25EC, r25	; 0x8025ec <sec_last_alarm_count.5434+0x1>
    5d6a:	a0 93 ed 25 	sts	0x25ED, r26	; 0x8025ed <sec_last_alarm_count.5434+0x2>
    5d6e:	b0 93 ee 25 	sts	0x25EE, r27	; 0x8025ee <sec_last_alarm_count.5434+0x3>
					// each time this gets enabled the count get set to 0 since we are trying to count frames without seeing the tag
					primary_tag_counter_without_tag = 0;
    5d72:	10 92 db 25 	sts	0x25DB, r1	; 0x8025db <primary_tag_counter_without_tag>
					// Count tags on the secondary loop
					if((++sec_tag_counter) > (tags_before_alarm))
    5d76:	80 91 ef 25 	lds	r24, 0x25EF	; 0x8025ef <sec_tag_counter.5436>
    5d7a:	8f 5f       	subi	r24, 0xFF	; 255
    5d7c:	80 93 ef 25 	sts	0x25EF, r24	; 0x8025ef <sec_tag_counter.5436>
    5d80:	90 91 ef 25 	lds	r25, 0x25EF	; 0x8025ef <sec_tag_counter.5436>
    5d84:	80 91 dd 25 	lds	r24, 0x25DD	; 0x8025dd <tags_before_alarm>
    5d88:	89 17       	cp	r24, r25
    5d8a:	30 f5       	brcc	.+76     	; 0x5dd8 <__vector_64+0x3ae>
					{
						sec_tag_counter = 0;
    5d8c:	10 92 ef 25 	sts	0x25EF, r1	; 0x8025ef <sec_tag_counter.5436>
						sec_last_alarm_count = 0;
    5d90:	10 92 eb 25 	sts	0x25EB, r1	; 0x8025eb <sec_last_alarm_count.5434>
    5d94:	10 92 ec 25 	sts	0x25EC, r1	; 0x8025ec <sec_last_alarm_count.5434+0x1>
    5d98:	10 92 ed 25 	sts	0x25ED, r1	; 0x8025ed <sec_last_alarm_count.5434+0x2>
    5d9c:	10 92 ee 25 	sts	0x25EE, r1	; 0x8025ee <sec_last_alarm_count.5434+0x3>
						sec_frame_counter_flag = 0;
    5da0:	10 92 03 26 	sts	0x2603, r1	; 0x802603 <sec_frame_counter_flag>
    5da4:	10 92 04 26 	sts	0x2604, r1	; 0x802604 <sec_frame_counter_flag+0x1>
    5da8:	10 92 05 26 	sts	0x2605, r1	; 0x802605 <sec_frame_counter_flag+0x2>
    5dac:	10 92 06 26 	sts	0x2606, r1	; 0x802606 <sec_frame_counter_flag+0x3>
#if MODE_PROCESS
						setAlarms(config_parameters.mode_ind, DEACT_STATE, 1);
    5db0:	80 91 25 26 	lds	r24, 0x2625	; 0x802625 <config_parameters+0x1c>
    5db4:	90 91 26 26 	lds	r25, 0x2626	; 0x802626 <config_parameters+0x1d>
    5db8:	41 e0       	ldi	r20, 0x01	; 1
    5dba:	60 e0       	ldi	r22, 0x00	; 0
    5dbc:	0e 94 71 2a 	call	0x54e2	; 0x54e2 <setAlarms>
				{
					sec_last_alarm_count = sec_frame_counter_flag;
					// each time this gets enabled the count get set to 0 since we are trying to count frames without seeing the tag
					primary_tag_counter_without_tag = 0;
					// Count tags on the secondary loop
					if((++sec_tag_counter) > (tags_before_alarm))
    5dc0:	0b c0       	rjmp	.+22     	; 0x5dd8 <__vector_64+0x3ae>
						sounderOff();
						outputOff();
					}
#endif
#endif				
					sec_tag_counter = 0;
    5dc2:	10 92 ef 25 	sts	0x25EF, r1	; 0x8025ef <sec_tag_counter.5436>
					sec_last_alarm_count = 0;
    5dc6:	10 92 eb 25 	sts	0x25EB, r1	; 0x8025eb <sec_last_alarm_count.5434>
    5dca:	10 92 ec 25 	sts	0x25EC, r1	; 0x8025ec <sec_last_alarm_count.5434+0x1>
    5dce:	10 92 ed 25 	sts	0x25ED, r1	; 0x8025ed <sec_last_alarm_count.5434+0x2>
    5dd2:	10 92 ee 25 	sts	0x25EE, r1	; 0x8025ee <sec_last_alarm_count.5434+0x3>
				}			
			}
		}
	}
}
    5dd6:	00 c0       	rjmp	.+0      	; 0x5dd8 <__vector_64+0x3ae>
    5dd8:	00 00       	nop
    5dda:	df 91       	pop	r29
    5ddc:	cf 91       	pop	r28
    5dde:	ff 91       	pop	r31
    5de0:	ef 91       	pop	r30
    5de2:	bf 91       	pop	r27
    5de4:	af 91       	pop	r26
    5de6:	9f 91       	pop	r25
    5de8:	8f 91       	pop	r24
    5dea:	7f 91       	pop	r23
    5dec:	6f 91       	pop	r22
    5dee:	5f 91       	pop	r21
    5df0:	4f 91       	pop	r20
    5df2:	3f 91       	pop	r19
    5df4:	2f 91       	pop	r18
    5df6:	0f 90       	pop	r0
    5df8:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
    5dfc:	0f 90       	pop	r0
    5dfe:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
    5e02:	0f 90       	pop	r0
    5e04:	1f 90       	pop	r1
    5e06:	18 95       	reti

00005e08 <resetErase>:
**
** Effected IO: None
**
*/
void resetErase(void)
{
    5e08:	cf 93       	push	r28
    5e0a:	df 93       	push	r29
    5e0c:	1f 92       	push	r1
    5e0e:	cd b7       	in	r28, 0x3d	; 61
    5e10:	de b7       	in	r29, 0x3e	; 62
	uint8_t intlk_signal_state = 0;
    5e12:	19 82       	std	Y+1, r1	; 0x01
	// Erase the RESET Byte
	nvm_eeprom_write_byte( EEPROM_ZIRCON_RESET_STORE, previorResetValue );
    5e14:	80 91 de 25 	lds	r24, 0x25DE	; 0x8025de <previorResetValue>
    5e18:	68 2f       	mov	r22, r24
    5e1a:	82 e3       	ldi	r24, 0x32	; 50
    5e1c:	90 e0       	ldi	r25, 0x00	; 0
    5e1e:	0e 94 90 39 	call	0x7320	; 0x7320 <nvm_eeprom_write_byte>
	// and stop the timer
	GTimer_Stop(resetHandle_slot);
    5e22:	80 91 b0 22 	lds	r24, 0x22B0	; 0x8022b0 <resetHandle_slot>
    5e26:	0e 94 00 26 	call	0x4c00	; 0x4c00 <GTimer_Stop>
	ledOff();
    5e2a:	0e 94 33 02 	call	0x466	; 0x466 <ledOff>
	reset_led_on = 0;
    5e2e:	10 92 df 25 	sts	0x25DF, r1	; 0x8025df <reset_led_on>
	
	// If this is the case the TX/RX cycles are disabled and auto tuning is needed. A teal LED wil be lit
	// to indicate this condition
	if ( (0Xff == nvm_eeprom_read_byte(EEPROM_ZIRCON_RESET_STORE) ) && (TYPE_AUTO_TUNE_RESET == getConfigInfo(CONFIG_TUNE_ONPOWERUP) ) )
    5e32:	82 e3       	ldi	r24, 0x32	; 50
    5e34:	90 e0       	ldi	r25, 0x00	; 0
    5e36:	0e 94 50 39 	call	0x72a0	; 0x72a0 <nvm_eeprom_read_byte>
    5e3a:	8f 3f       	cpi	r24, 0xFF	; 255
    5e3c:	89 f4       	brne	.+34     	; 0x5e60 <resetErase+0x58>
    5e3e:	88 e0       	ldi	r24, 0x08	; 8
    5e40:	90 e0       	ldi	r25, 0x00	; 0
    5e42:	0e 94 80 47 	call	0x8f00	; 0x8f00 <getConfigInfo>
    5e46:	89 2b       	or	r24, r25
    5e48:	59 f4       	brne	.+22     	; 0x5e60 <resetErase+0x58>
	{
		GTimer_unRegisterCB(autotune_overvolt_handler);
    5e4a:	80 91 3e 20 	lds	r24, 0x203E	; 0x80203e <autotune_overvolt_handler>
    5e4e:	0e 94 9b 22 	call	0x4536	; 0x4536 <GTimer_unRegisterCB>
		GTimer_unRegisterCB(autotune_verify_handler);
    5e52:	80 91 3d 20 	lds	r24, 0x203D	; 0x80203d <autotune_verify_handler>
    5e56:	0e 94 9b 22 	call	0x4536	; 0x4536 <GTimer_unRegisterCB>
		ledBlueGreenOn();
    5e5a:	0e 94 05 02 	call	0x40a	; 0x40a <ledBlueGreenOn>
    5e5e:	24 c0       	rjmp	.+72     	; 0x5ea8 <resetErase+0xa0>
	}
	else
	{
		intlk_signal_state = PORTE.IN;
    5e60:	80 e8       	ldi	r24, 0x80	; 128
    5e62:	96 e0       	ldi	r25, 0x06	; 6
    5e64:	fc 01       	movw	r30, r24
    5e66:	80 85       	ldd	r24, Z+8	; 0x08
    5e68:	89 83       	std	Y+1, r24	; 0x01

		// Check the if interlock is enabled and the interlock pin state is in non-active state (high).
		// Turn on the yellow LED if this is the case. 
		if(config_parameters.intlk_enable &&
    5e6a:	80 91 23 26 	lds	r24, 0x2623	; 0x802623 <config_parameters+0x1a>
    5e6e:	90 91 24 26 	lds	r25, 0x2624	; 0x802624 <config_parameters+0x1b>
    5e72:	89 2b       	or	r24, r25
    5e74:	81 f0       	breq	.+32     	; 0x5e96 <resetErase+0x8e>
		(((intlk_signal_state & (INTERLOCK_PIN)) == INTERLOCK_PIN) &&
    5e76:	89 81       	ldd	r24, Y+1	; 0x01
    5e78:	88 2f       	mov	r24, r24
    5e7a:	90 e0       	ldi	r25, 0x00	; 0
    5e7c:	84 70       	andi	r24, 0x04	; 4
    5e7e:	99 27       	eor	r25, r25
	{
		intlk_signal_state = PORTE.IN;

		// Check the if interlock is enabled and the interlock pin state is in non-active state (high).
		// Turn on the yellow LED if this is the case. 
		if(config_parameters.intlk_enable &&
    5e80:	89 2b       	or	r24, r25
    5e82:	49 f0       	breq	.+18     	; 0x5e96 <resetErase+0x8e>
		(((intlk_signal_state & (INTERLOCK_PIN)) == INTERLOCK_PIN) &&
		( SOFT_INTERLOCK_DISABLE == config_parameters.config_soft_interlock)))
    5e84:	80 91 3b 26 	lds	r24, 0x263B	; 0x80263b <config_parameters+0x32>
    5e88:	90 91 3c 26 	lds	r25, 0x263C	; 0x80263c <config_parameters+0x33>
		intlk_signal_state = PORTE.IN;

		// Check the if interlock is enabled and the interlock pin state is in non-active state (high).
		// Turn on the yellow LED if this is the case. 
		if(config_parameters.intlk_enable &&
		(((intlk_signal_state & (INTERLOCK_PIN)) == INTERLOCK_PIN) &&
    5e8c:	89 2b       	or	r24, r25
    5e8e:	19 f4       	brne	.+6      	; 0x5e96 <resetErase+0x8e>
		( SOFT_INTERLOCK_DISABLE == config_parameters.config_soft_interlock)))
		{
			ledYellowOn();
    5e90:	0e 94 c0 01 	call	0x380	; 0x380 <ledYellowOn>
    5e94:	09 c0       	rjmp	.+18     	; 0x5ea8 <resetErase+0xa0>
		}
		else if(DEACT_VERIFY == config_parameters.mode_ind)
    5e96:	80 91 25 26 	lds	r24, 0x2625	; 0x802625 <config_parameters+0x1c>
    5e9a:	90 91 26 26 	lds	r25, 0x2626	; 0x802626 <config_parameters+0x1d>
    5e9e:	03 97       	sbiw	r24, 0x03	; 3
    5ea0:	19 f4       	brne	.+6      	; 0x5ea8 <resetErase+0xa0>
		{
			ledBlueOn();
    5ea2:	0e 94 d7 01 	call	0x3ae	; 0x3ae <ledBlueOn>
		}
	}
}
    5ea6:	00 c0       	rjmp	.+0      	; 0x5ea8 <resetErase+0xa0>
    5ea8:	00 00       	nop
    5eaa:	0f 90       	pop	r0
    5eac:	df 91       	pop	r29
    5eae:	cf 91       	pop	r28
    5eb0:	08 95       	ret

00005eb2 <sendPing>:

#if EVOLVESTORE
// Enable the 5 second status ping when the host tasks start.
void sendPing(void)
{
    5eb2:	cf 93       	push	r28
    5eb4:	df 93       	push	r29
    5eb6:	cd b7       	in	r28, 0x3d	; 61
    5eb8:	de b7       	in	r29, 0x3e	; 62
#endif
	// This change was put back since there was communication failure in sending the ping for evolve
	// from inside the main while loop 10/23/2015 NCR changes
    //Statement not true unless the code below is put back was older comment  --> The sending part is now part of the main Loop

	cli();
    5eba:	f8 94       	cli
	// FormatAndSendSpecficCMD(ZIRCON_CONFIG_CONNECT);
     FormatAndSendSpecficCMD(ZIRCON_CONFIG_STATUS);
    5ebc:	8f e1       	ldi	r24, 0x1F	; 31
    5ebe:	9d e3       	ldi	r25, 0x3D	; 61
    5ec0:	0e 94 f2 1b 	call	0x37e4	; 0x37e4 <FormatAndSendSpecficCMD>
     // Put it inside the cli sei block
	 GTimer_Refresh(send_ping_handler, G_TIMER_2S);
    5ec4:	80 91 ad 22 	lds	r24, 0x22AD	; 0x8022ad <send_ping_handler>
    5ec8:	6e e0       	ldi	r22, 0x0E	; 14
    5eca:	0e 94 bc 22 	call	0x4578	; 0x4578 <GTimer_Refresh>
	sei();
    5ece:	78 94       	sei
	// from inside the main while loop 10/23/2015 NCR changes
	//flag_send_ping_handler = 1;
#if 0
	TEST_PORT.OUTCLR = TEST_PIN;
#endif
}
    5ed0:	00 00       	nop
    5ed2:	df 91       	pop	r29
    5ed4:	cf 91       	pop	r28
    5ed6:	08 95       	ret

00005ed8 <statusInhibit>:

// Re-enable the RS-232 port 1 second after EvolveStore sends
// the 0x7f connect flags. This will inhibit multiple status
// messages from being sent.
void statusInhibit(void)
{
    5ed8:	cf 93       	push	r28
    5eda:	df 93       	push	r29
    5edc:	cd b7       	in	r28, 0x3d	; 61
    5ede:	de b7       	in	r29, 0x3e	; 62
	memset(&messageBufferOut[0],0, sizeof(messageBufferOut));
    5ee0:	44 e3       	ldi	r20, 0x34	; 52
    5ee2:	50 e0       	ldi	r21, 0x00	; 0
    5ee4:	60 e0       	ldi	r22, 0x00	; 0
    5ee6:	70 e0       	ldi	r23, 0x00	; 0
    5ee8:	88 e7       	ldi	r24, 0x78	; 120
    5eea:	96 e2       	ldi	r25, 0x26	; 38
    5eec:	0e 94 57 51 	call	0xa2ae	; 0xa2ae <memset>
	if(1 == flag_status_inhibit_handler)
    5ef0:	80 91 d7 25 	lds	r24, 0x25D7	; 0x8025d7 <flag_status_inhibit_handler>
    5ef4:	81 30       	cpi	r24, 0x01	; 1
    5ef6:	21 f4       	brne	.+8      	; 0x5f00 <statusInhibit+0x28>
	{
		dms_rs232_init();
    5ef8:	0e 94 78 3c 	call	0x78f0	; 0x78f0 <dms_rs232_init>
		flag_status_inhibit_handler = 0;
    5efc:	10 92 d7 25 	sts	0x25D7, r1	; 0x8025d7 <flag_status_inhibit_handler>
	}
}
    5f00:	00 00       	nop
    5f02:	df 91       	pop	r29
    5f04:	cf 91       	pop	r28
    5f06:	08 95       	ret

00005f08 <sendAlarmPing>:

void sendAlarmPing(void)
{
    5f08:	cf 93       	push	r28
    5f0a:	df 93       	push	r29
    5f0c:	cd b7       	in	r28, 0x3d	; 61
    5f0e:	de b7       	in	r29, 0x3e	; 62
	// Sending the msg is part of the main loop now
	//	cli();
	//alarmPingType= 0;
	//	FormatAndSendSpecficCMD(ZIRCON_CONFIG_ALARM_PING);
	//	sei();
	flag_send_alarm_ping_handler  = 1;
    5f10:	81 e0       	ldi	r24, 0x01	; 1
    5f12:	80 93 d6 25 	sts	0x25D6, r24	; 0x8025d6 <flag_send_alarm_ping_handler>
	// Set this only if it is non zero
	if (0 != alarm_ping_time)
    5f16:	80 91 f9 24 	lds	r24, 0x24F9	; 0x8024f9 <alarm_ping_time>
    5f1a:	88 23       	and	r24, r24
    5f1c:	39 f0       	breq	.+14     	; 0x5f2c <sendAlarmPing+0x24>
	{
		GTimer_Refresh(send_alarm_ping_handler, alarm_ping_time);
    5f1e:	90 91 f9 24 	lds	r25, 0x24F9	; 0x8024f9 <alarm_ping_time>
    5f22:	80 91 af 22 	lds	r24, 0x22AF	; 0x8022af <send_alarm_ping_handler>
    5f26:	69 2f       	mov	r22, r25
    5f28:	0e 94 bc 22 	call	0x4578	; 0x4578 <GTimer_Refresh>
	}

}
    5f2c:	00 00       	nop
    5f2e:	df 91       	pop	r29
    5f30:	cf 91       	pop	r28
    5f32:	08 95       	ret

00005f34 <buildStatusPayload>:

// call this function to build and/or retrieve the bit mapped status payload in
// either the status ping or connect ACK message.
uint16_t buildStatusPayload(uint8_t status)
{
    5f34:	cf 93       	push	r28
    5f36:	df 93       	push	r29
    5f38:	1f 92       	push	r1
    5f3a:	cd b7       	in	r28, 0x3d	; 61
    5f3c:	de b7       	in	r29, 0x3e	; 62
    5f3e:	89 83       	std	Y+1, r24	; 0x01
	static uint16_t bitmappedPayload = 0;
	static uint16_t bitmappedPayloadAlarm = 0;
	static uint16_t temp = 0;
	static uint16_t temp1 = 0;
	
	switch(status)
    5f40:	89 81       	ldd	r24, Y+1	; 0x01
    5f42:	88 2f       	mov	r24, r24
    5f44:	90 e0       	ldi	r25, 0x00	; 0
    5f46:	09 2e       	mov	r0, r25
    5f48:	00 0c       	add	r0, r0
    5f4a:	aa 0b       	sbc	r26, r26
    5f4c:	bb 0b       	sbc	r27, r27
    5f4e:	41 e0       	ldi	r20, 0x01	; 1
    5f50:	50 e0       	ldi	r21, 0x00	; 0
    5f52:	20 e1       	ldi	r18, 0x10	; 16
    5f54:	30 e0       	ldi	r19, 0x00	; 0
    5f56:	84 1b       	sub	r24, r20
    5f58:	95 0b       	sbc	r25, r21
    5f5a:	28 17       	cp	r18, r24
    5f5c:	39 07       	cpc	r19, r25
    5f5e:	08 f4       	brcc	.+2      	; 0x5f62 <buildStatusPayload+0x2e>
    5f60:	aa c0       	rjmp	.+340    	; 0x60b6 <buildStatusPayload+0x182>
    5f62:	8c 58       	subi	r24, 0x8C	; 140
    5f64:	9e 4f       	sbci	r25, 0xFE	; 254
    5f66:	fc 01       	movw	r30, r24
    5f68:	0c 94 de 50 	jmp	0xa1bc	; 0xa1bc <__tablejump2__>
	{
		case PAYLOAD_CLEAR_STATUS:
			bitmappedPayload = 0x0000;
    5f6c:	10 92 f0 25 	sts	0x25F0, r1	; 0x8025f0 <bitmappedPayload.5453>
    5f70:	10 92 f1 25 	sts	0x25F1, r1	; 0x8025f1 <bitmappedPayload.5453+0x1>
			bitmappedPayloadAlarm = 0x0000;
    5f74:	10 92 f2 25 	sts	0x25F2, r1	; 0x8025f2 <bitmappedPayloadAlarm.5454>
    5f78:	10 92 f3 25 	sts	0x25F3, r1	; 0x8025f3 <bitmappedPayloadAlarm.5454+0x1>
		break;
    5f7c:	19 c1       	rjmp	.+562    	; 0x61b0 <buildStatusPayload+0x27c>
		
		// detection and deactivation is disabled
		case PAYLOAD_ENABLE_NIGHTSAVE:
			bitmappedPayload = bitmappedPayload | (0x0001);
    5f7e:	80 91 f0 25 	lds	r24, 0x25F0	; 0x8025f0 <bitmappedPayload.5453>
    5f82:	90 91 f1 25 	lds	r25, 0x25F1	; 0x8025f1 <bitmappedPayload.5453+0x1>
    5f86:	81 60       	ori	r24, 0x01	; 1
    5f88:	80 93 f0 25 	sts	0x25F0, r24	; 0x8025f0 <bitmappedPayload.5453>
    5f8c:	90 93 f1 25 	sts	0x25F1, r25	; 0x8025f1 <bitmappedPayload.5453+0x1>
			bitmappedPayloadAlarm = bitmappedPayloadAlarm | (0x0001);
    5f90:	80 91 f2 25 	lds	r24, 0x25F2	; 0x8025f2 <bitmappedPayloadAlarm.5454>
    5f94:	90 91 f3 25 	lds	r25, 0x25F3	; 0x8025f3 <bitmappedPayloadAlarm.5454+0x1>
    5f98:	81 60       	ori	r24, 0x01	; 1
    5f9a:	80 93 f2 25 	sts	0x25F2, r24	; 0x8025f2 <bitmappedPayloadAlarm.5454>
    5f9e:	90 93 f3 25 	sts	0x25F3, r25	; 0x8025f3 <bitmappedPayloadAlarm.5454+0x1>
		break;
    5fa2:	06 c1       	rjmp	.+524    	; 0x61b0 <buildStatusPayload+0x27c>
		
		// detection and deactivation is enabled
		case PAYLOAD_DISABLE_NIGHTSAVE:
			bitmappedPayload = bitmappedPayload & (~(0x0001));
    5fa4:	80 91 f0 25 	lds	r24, 0x25F0	; 0x8025f0 <bitmappedPayload.5453>
    5fa8:	90 91 f1 25 	lds	r25, 0x25F1	; 0x8025f1 <bitmappedPayload.5453+0x1>
    5fac:	8e 7f       	andi	r24, 0xFE	; 254
    5fae:	80 93 f0 25 	sts	0x25F0, r24	; 0x8025f0 <bitmappedPayload.5453>
    5fb2:	90 93 f1 25 	sts	0x25F1, r25	; 0x8025f1 <bitmappedPayload.5453+0x1>
			bitmappedPayloadAlarm = bitmappedPayloadAlarm & (~(0x0001));
    5fb6:	80 91 f2 25 	lds	r24, 0x25F2	; 0x8025f2 <bitmappedPayloadAlarm.5454>
    5fba:	90 91 f3 25 	lds	r25, 0x25F3	; 0x8025f3 <bitmappedPayloadAlarm.5454+0x1>
    5fbe:	8e 7f       	andi	r24, 0xFE	; 254
    5fc0:	80 93 f2 25 	sts	0x25F2, r24	; 0x8025f2 <bitmappedPayloadAlarm.5454>
    5fc4:	90 93 f3 25 	sts	0x25F3, r25	; 0x8025f3 <bitmappedPayloadAlarm.5454+0x1>
		break;
    5fc8:	f3 c0       	rjmp	.+486    	; 0x61b0 <buildStatusPayload+0x27c>
		
		// detection and deactivation is enabled
		case PAYLOAD_KEYSWITCH_ENABLE:
			bitmappedPayload = bitmappedPayload & (~(0x0002));
    5fca:	80 91 f0 25 	lds	r24, 0x25F0	; 0x8025f0 <bitmappedPayload.5453>
    5fce:	90 91 f1 25 	lds	r25, 0x25F1	; 0x8025f1 <bitmappedPayload.5453+0x1>
    5fd2:	8d 7f       	andi	r24, 0xFD	; 253
    5fd4:	80 93 f0 25 	sts	0x25F0, r24	; 0x8025f0 <bitmappedPayload.5453>
    5fd8:	90 93 f1 25 	sts	0x25F1, r25	; 0x8025f1 <bitmappedPayload.5453+0x1>
			bitmappedPayloadAlarm = bitmappedPayloadAlarm & (~(0x0002));
    5fdc:	80 91 f2 25 	lds	r24, 0x25F2	; 0x8025f2 <bitmappedPayloadAlarm.5454>
    5fe0:	90 91 f3 25 	lds	r25, 0x25F3	; 0x8025f3 <bitmappedPayloadAlarm.5454+0x1>
    5fe4:	8d 7f       	andi	r24, 0xFD	; 253
    5fe6:	80 93 f2 25 	sts	0x25F2, r24	; 0x8025f2 <bitmappedPayloadAlarm.5454>
    5fea:	90 93 f3 25 	sts	0x25F3, r25	; 0x8025f3 <bitmappedPayloadAlarm.5454+0x1>
		break;
    5fee:	e0 c0       	rjmp	.+448    	; 0x61b0 <buildStatusPayload+0x27c>
		
		// detection and deactivation is disabled
		case PAYLOAD_KEYSWITCH_DISABLE:
			bitmappedPayload = bitmappedPayload | (0x0002);
    5ff0:	80 91 f0 25 	lds	r24, 0x25F0	; 0x8025f0 <bitmappedPayload.5453>
    5ff4:	90 91 f1 25 	lds	r25, 0x25F1	; 0x8025f1 <bitmappedPayload.5453+0x1>
    5ff8:	82 60       	ori	r24, 0x02	; 2
    5ffa:	80 93 f0 25 	sts	0x25F0, r24	; 0x8025f0 <bitmappedPayload.5453>
    5ffe:	90 93 f1 25 	sts	0x25F1, r25	; 0x8025f1 <bitmappedPayload.5453+0x1>
			bitmappedPayloadAlarm = bitmappedPayloadAlarm | (0x0002);
    6002:	80 91 f2 25 	lds	r24, 0x25F2	; 0x8025f2 <bitmappedPayloadAlarm.5454>
    6006:	90 91 f3 25 	lds	r25, 0x25F3	; 0x8025f3 <bitmappedPayloadAlarm.5454+0x1>
    600a:	82 60       	ori	r24, 0x02	; 2
    600c:	80 93 f2 25 	sts	0x25F2, r24	; 0x8025f2 <bitmappedPayloadAlarm.5454>
    6010:	90 93 f3 25 	sts	0x25F3, r25	; 0x8025f3 <bitmappedPayloadAlarm.5454+0x1>
		break;
    6014:	cd c0       	rjmp	.+410    	; 0x61b0 <buildStatusPayload+0x27c>
		

		case PAYLOAD_MISS_TUNED:
		    // Will Require Evolve Changes since falling in Evolve for Evolve Store 
			//bitmappedPayload = bitmappedPayload | (0x0010);
			bitmappedPayloadAlarm = bitmappedPayloadAlarm | (0x0010);
    6016:	80 91 f2 25 	lds	r24, 0x25F2	; 0x8025f2 <bitmappedPayloadAlarm.5454>
    601a:	90 91 f3 25 	lds	r25, 0x25F3	; 0x8025f3 <bitmappedPayloadAlarm.5454+0x1>
    601e:	80 61       	ori	r24, 0x10	; 16
    6020:	80 93 f2 25 	sts	0x25F2, r24	; 0x8025f2 <bitmappedPayloadAlarm.5454>
    6024:	90 93 f3 25 	sts	0x25F3, r25	; 0x8025f3 <bitmappedPayloadAlarm.5454+0x1>
		break;
    6028:	c3 c0       	rjmp	.+390    	; 0x61b0 <buildStatusPayload+0x27c>
		
		case PAYLOAD_TUNED:
			// Will Require Evolve Changes since falling in Evolve for Evolve Store 
			//bitmappedPayload = bitmappedPayload & (~(0x0010));
			bitmappedPayloadAlarm = bitmappedPayloadAlarm & (~(0x0010));
    602a:	80 91 f2 25 	lds	r24, 0x25F2	; 0x8025f2 <bitmappedPayloadAlarm.5454>
    602e:	90 91 f3 25 	lds	r25, 0x25F3	; 0x8025f3 <bitmappedPayloadAlarm.5454+0x1>
    6032:	8f 7e       	andi	r24, 0xEF	; 239
    6034:	80 93 f2 25 	sts	0x25F2, r24	; 0x8025f2 <bitmappedPayloadAlarm.5454>
    6038:	90 93 f3 25 	sts	0x25F3, r25	; 0x8025f3 <bitmappedPayloadAlarm.5454+0x1>
		break;
    603c:	b9 c0       	rjmp	.+370    	; 0x61b0 <buildStatusPayload+0x27c>

		case PAYLOAD_VOLTAGE_OVER:
	        // Will Require Evolve Changes since falling in Evolve for Evolve Store 
			//bitmappedPayload = bitmappedPayload | (0x0020);
			bitmappedPayloadAlarm = bitmappedPayloadAlarm | (0x0020);
    603e:	80 91 f2 25 	lds	r24, 0x25F2	; 0x8025f2 <bitmappedPayloadAlarm.5454>
    6042:	90 91 f3 25 	lds	r25, 0x25F3	; 0x8025f3 <bitmappedPayloadAlarm.5454+0x1>
    6046:	80 62       	ori	r24, 0x20	; 32
    6048:	80 93 f2 25 	sts	0x25F2, r24	; 0x8025f2 <bitmappedPayloadAlarm.5454>
    604c:	90 93 f3 25 	sts	0x25F3, r25	; 0x8025f3 <bitmappedPayloadAlarm.5454+0x1>
		break;
    6050:	af c0       	rjmp	.+350    	; 0x61b0 <buildStatusPayload+0x27c>

		case PAYLOAD_VOLTAGE_NORMAL:
			// Will Require Evolve Changes since falling in Evolve for Evolve Store 
			//bitmappedPayload = bitmappedPayload & (~(0x0020));
			bitmappedPayloadAlarm = bitmappedPayloadAlarm & (~(0x0020));
    6052:	80 91 f2 25 	lds	r24, 0x25F2	; 0x8025f2 <bitmappedPayloadAlarm.5454>
    6056:	90 91 f3 25 	lds	r25, 0x25F3	; 0x8025f3 <bitmappedPayloadAlarm.5454+0x1>
    605a:	8f 7d       	andi	r24, 0xDF	; 223
    605c:	80 93 f2 25 	sts	0x25F2, r24	; 0x8025f2 <bitmappedPayloadAlarm.5454>
    6060:	90 93 f3 25 	sts	0x25F3, r25	; 0x8025f3 <bitmappedPayloadAlarm.5454+0x1>
		break;
    6064:	a5 c0       	rjmp	.+330    	; 0x61b0 <buildStatusPayload+0x27c>

		case PAYLOAD_INTERLOCK_ENABLED:
			// Will Require Evolve Changes since falling in Evolve for Evolve Store 
			//bitmappedPayload = bitmappedPayload | (0x0040);
			bitmappedPayloadAlarm = bitmappedPayloadAlarm | (0x0040);
    6066:	80 91 f2 25 	lds	r24, 0x25F2	; 0x8025f2 <bitmappedPayloadAlarm.5454>
    606a:	90 91 f3 25 	lds	r25, 0x25F3	; 0x8025f3 <bitmappedPayloadAlarm.5454+0x1>
    606e:	80 64       	ori	r24, 0x40	; 64
    6070:	80 93 f2 25 	sts	0x25F2, r24	; 0x8025f2 <bitmappedPayloadAlarm.5454>
    6074:	90 93 f3 25 	sts	0x25F3, r25	; 0x8025f3 <bitmappedPayloadAlarm.5454+0x1>
		break;
    6078:	9b c0       	rjmp	.+310    	; 0x61b0 <buildStatusPayload+0x27c>

		case PAYLOAD_INTERLOCK_DISABLED:
			// Will Require Evolve Changes since falling in Evolve for Evolve Store 
			//bitmappedPayload = bitmappedPayload & (~(0x0040));
			bitmappedPayloadAlarm = bitmappedPayloadAlarm & (~(0x0040));
    607a:	80 91 f2 25 	lds	r24, 0x25F2	; 0x8025f2 <bitmappedPayloadAlarm.5454>
    607e:	90 91 f3 25 	lds	r25, 0x25F3	; 0x8025f3 <bitmappedPayloadAlarm.5454+0x1>
    6082:	8f 7b       	andi	r24, 0xBF	; 191
    6084:	80 93 f2 25 	sts	0x25F2, r24	; 0x8025f2 <bitmappedPayloadAlarm.5454>
    6088:	90 93 f3 25 	sts	0x25F3, r25	; 0x8025f3 <bitmappedPayloadAlarm.5454+0x1>
		break;
    608c:	91 c0       	rjmp	.+290    	; 0x61b0 <buildStatusPayload+0x27c>

		case PAYLOAD_TX3_ENABLED:
			// Will Require Evolve Changes since falling in Evolve for Evolve Store 
			//bitmappedPayload = bitmappedPayload | (0x0080);
			bitmappedPayloadAlarm = bitmappedPayloadAlarm | (0x0080);
    608e:	80 91 f2 25 	lds	r24, 0x25F2	; 0x8025f2 <bitmappedPayloadAlarm.5454>
    6092:	90 91 f3 25 	lds	r25, 0x25F3	; 0x8025f3 <bitmappedPayloadAlarm.5454+0x1>
    6096:	80 68       	ori	r24, 0x80	; 128
    6098:	80 93 f2 25 	sts	0x25F2, r24	; 0x8025f2 <bitmappedPayloadAlarm.5454>
    609c:	90 93 f3 25 	sts	0x25F3, r25	; 0x8025f3 <bitmappedPayloadAlarm.5454+0x1>
		break;
    60a0:	87 c0       	rjmp	.+270    	; 0x61b0 <buildStatusPayload+0x27c>

		case PAYLOAD_TX3_DISABLED:
			// Will Require Evolve Changes since falling in Evolve for Evolve Store 
			//bitmappedPayload = bitmappedPayload & (~(0x0080));
			bitmappedPayloadAlarm = bitmappedPayloadAlarm & (~(0x0080));
    60a2:	80 91 f2 25 	lds	r24, 0x25F2	; 0x8025f2 <bitmappedPayloadAlarm.5454>
    60a6:	90 91 f3 25 	lds	r25, 0x25F3	; 0x8025f3 <bitmappedPayloadAlarm.5454+0x1>
    60aa:	8f 77       	andi	r24, 0x7F	; 127
    60ac:	80 93 f2 25 	sts	0x25F2, r24	; 0x8025f2 <bitmappedPayloadAlarm.5454>
    60b0:	90 93 f3 25 	sts	0x25F3, r25	; 0x8025f3 <bitmappedPayloadAlarm.5454+0x1>
		break;
    60b4:	7d c0       	rjmp	.+250    	; 0x61b0 <buildStatusPayload+0x27c>
			//bitmappedPayload = ((bitmappedPayload & (~(0x000C))) | (0x000C));
		break;

		default:
	
			if ( PAYLOAD_GET_STATUS == status)
    60b6:	89 81       	ldd	r24, Y+1	; 0x01
    60b8:	88 23       	and	r24, r24
    60ba:	29 f4       	brne	.+10     	; 0x60c6 <buildStatusPayload+0x192>
				//temp = alarmCount; // No of Alarms seen by the system
				//temp = temp << 8;
				//bitmappedPayload = ((bitmappedPayload & (~(0xFF00))) | (temp)) ;
				// We don't have to accumulate the count it will be reset once it reaches 255

				return(bitmappedPayload);
    60bc:	80 91 f0 25 	lds	r24, 0x25F0	; 0x8025f0 <bitmappedPayload.5453>
    60c0:	90 91 f1 25 	lds	r25, 0x25F1	; 0x8025f1 <bitmappedPayload.5453+0x1>
    60c4:	79 c0       	rjmp	.+242    	; 0x61b8 <buildStatusPayload+0x284>
			}
			else
			{
				temp = 0;
    60c6:	10 92 f4 25 	sts	0x25F4, r1	; 0x8025f4 <temp.5455>
    60ca:	10 92 f5 25 	sts	0x25F5, r1	; 0x8025f5 <temp.5455+0x1>
				temp = alarmCountNCR; // No of Alarm see by the system, for NCR Bit 12 15: Will indicate the TAG Count (0 to 15)
    60ce:	80 91 fd 24 	lds	r24, 0x24FD	; 0x8024fd <alarmCountNCR>
    60d2:	90 91 fe 24 	lds	r25, 0x24FE	; 0x8024fe <alarmCountNCR+0x1>
    60d6:	80 93 f4 25 	sts	0x25F4, r24	; 0x8025f4 <temp.5455>
    60da:	90 93 f5 25 	sts	0x25F5, r25	; 0x8025f5 <temp.5455+0x1>
				temp = temp << 12;  //  Changed for chris 08/05/2015 after talk with him temp << 8;
    60de:	80 91 f4 25 	lds	r24, 0x25F4	; 0x8025f4 <temp.5455>
    60e2:	90 91 f5 25 	lds	r25, 0x25F5	; 0x8025f5 <temp.5455+0x1>
    60e6:	98 2f       	mov	r25, r24
    60e8:	88 27       	eor	r24, r24
    60ea:	92 95       	swap	r25
    60ec:	90 7f       	andi	r25, 0xF0	; 240
    60ee:	80 93 f4 25 	sts	0x25F4, r24	; 0x8025f4 <temp.5455>
    60f2:	90 93 f5 25 	sts	0x25F5, r25	; 0x8025f5 <temp.5455+0x1>
				temp1 = 0;
    60f6:	10 92 f6 25 	sts	0x25F6, r1	; 0x8025f6 <temp1.5456>
    60fa:	10 92 f7 25 	sts	0x25F7, r1	; 0x8025f7 <temp1.5456+0x1>
				temp1 = alarmRefreshCount; //Bit 8-11: Will indicate relative duration the alive TAG is in the RF field (See table for the mapping of timings)
    60fe:	80 91 ff 24 	lds	r24, 0x24FF	; 0x8024ff <alarmRefreshCount>
    6102:	90 91 00 25 	lds	r25, 0x2500	; 0x802500 <alarmRefreshCount+0x1>
    6106:	80 93 f6 25 	sts	0x25F6, r24	; 0x8025f6 <temp1.5456>
    610a:	90 93 f7 25 	sts	0x25F7, r25	; 0x8025f7 <temp1.5456+0x1>
				temp1 = temp1 << 8;	// Changed for chris 08/05/2015 after talk with him  temp1 << 12;	 		
    610e:	80 91 f6 25 	lds	r24, 0x25F6	; 0x8025f6 <temp1.5456>
    6112:	90 91 f7 25 	lds	r25, 0x25F7	; 0x8025f7 <temp1.5456+0x1>
    6116:	98 2f       	mov	r25, r24
    6118:	88 27       	eor	r24, r24
    611a:	80 93 f6 25 	sts	0x25F6, r24	; 0x8025f6 <temp1.5456>
    611e:	90 93 f7 25 	sts	0x25F7, r25	; 0x8025f7 <temp1.5456+0x1>
				// We have to accumulate the alarm count as per NCR
				if ( 2 == flag_send_alarm_ping_handler)
    6122:	80 91 d6 25 	lds	r24, 0x25D6	; 0x8025d6 <flag_send_alarm_ping_handler>
    6126:	82 30       	cpi	r24, 0x02	; 2
    6128:	59 f4       	brne	.+22     	; 0x6140 <buildStatusPayload+0x20c>
				{ // Asynchronous msg start of alar,
					bitmappedPayloadAlarm = ((bitmappedPayloadAlarm & (~(0x000C))) | (0x0004));
    612a:	80 91 f2 25 	lds	r24, 0x25F2	; 0x8025f2 <bitmappedPayloadAlarm.5454>
    612e:	90 91 f3 25 	lds	r25, 0x25F3	; 0x8025f3 <bitmappedPayloadAlarm.5454+0x1>
    6132:	83 7f       	andi	r24, 0xF3	; 243
    6134:	84 60       	ori	r24, 0x04	; 4
    6136:	80 93 f2 25 	sts	0x25F2, r24	; 0x8025f2 <bitmappedPayloadAlarm.5454>
    613a:	90 93 f3 25 	sts	0x25F3, r25	; 0x8025f3 <bitmappedPayloadAlarm.5454+0x1>
    613e:	1c c0       	rjmp	.+56     	; 0x6178 <buildStatusPayload+0x244>
				} else if ( 3 == flag_send_alarm_ping_handler)
    6140:	80 91 d6 25 	lds	r24, 0x25D6	; 0x8025d6 <flag_send_alarm_ping_handler>
    6144:	83 30       	cpi	r24, 0x03	; 3
    6146:	79 f4       	brne	.+30     	; 0x6166 <buildStatusPayload+0x232>
				{
					// Asynchronous msg end of alarm
					bitmappedPayloadAlarm = ((bitmappedPayloadAlarm & (~(0x000C))) | (0x0008));
    6148:	80 91 f2 25 	lds	r24, 0x25F2	; 0x8025f2 <bitmappedPayloadAlarm.5454>
    614c:	90 91 f3 25 	lds	r25, 0x25F3	; 0x8025f3 <bitmappedPayloadAlarm.5454+0x1>
    6150:	83 7f       	andi	r24, 0xF3	; 243
    6152:	88 60       	ori	r24, 0x08	; 8
    6154:	80 93 f2 25 	sts	0x25F2, r24	; 0x8025f2 <bitmappedPayloadAlarm.5454>
    6158:	90 93 f3 25 	sts	0x25F3, r25	; 0x8025f3 <bitmappedPayloadAlarm.5454+0x1>
					alarmRefreshCount = 0; // one it has send this it should reset to zero, since it indicates the duration of last tag seen
    615c:	10 92 ff 24 	sts	0x24FF, r1	; 0x8024ff <alarmRefreshCount>
    6160:	10 92 00 25 	sts	0x2500, r1	; 0x802500 <alarmRefreshCount+0x1>
    6164:	09 c0       	rjmp	.+18     	; 0x6178 <buildStatusPayload+0x244>
				} else
				{   // synchronous msg just the Ping no alarm
					bitmappedPayloadAlarm = bitmappedPayloadAlarm & (~(0x000C)) ;
    6166:	80 91 f2 25 	lds	r24, 0x25F2	; 0x8025f2 <bitmappedPayloadAlarm.5454>
    616a:	90 91 f3 25 	lds	r25, 0x25F3	; 0x8025f3 <bitmappedPayloadAlarm.5454+0x1>
    616e:	83 7f       	andi	r24, 0xF3	; 243
    6170:	80 93 f2 25 	sts	0x25F2, r24	; 0x8025f2 <bitmappedPayloadAlarm.5454>
    6174:	90 93 f3 25 	sts	0x25F3, r25	; 0x8025f3 <bitmappedPayloadAlarm.5454+0x1>
				}
				// duration of last tag seen and and alarm count
				bitmappedPayloadAlarm = ((bitmappedPayloadAlarm & (~(0xFF00))) | (temp) | (temp1)) ;
    6178:	80 91 f2 25 	lds	r24, 0x25F2	; 0x8025f2 <bitmappedPayloadAlarm.5454>
    617c:	90 91 f3 25 	lds	r25, 0x25F3	; 0x8025f3 <bitmappedPayloadAlarm.5454+0x1>
    6180:	9c 01       	movw	r18, r24
    6182:	33 27       	eor	r19, r19
    6184:	80 91 f4 25 	lds	r24, 0x25F4	; 0x8025f4 <temp.5455>
    6188:	90 91 f5 25 	lds	r25, 0x25F5	; 0x8025f5 <temp.5455+0x1>
    618c:	28 2b       	or	r18, r24
    618e:	39 2b       	or	r19, r25
    6190:	80 91 f6 25 	lds	r24, 0x25F6	; 0x8025f6 <temp1.5456>
    6194:	90 91 f7 25 	lds	r25, 0x25F7	; 0x8025f7 <temp1.5456+0x1>
    6198:	82 2b       	or	r24, r18
    619a:	93 2b       	or	r25, r19
    619c:	80 93 f2 25 	sts	0x25F2, r24	; 0x8025f2 <bitmappedPayloadAlarm.5454>
    61a0:	90 93 f3 25 	sts	0x25F3, r25	; 0x8025f3 <bitmappedPayloadAlarm.5454+0x1>
				
				
				return(bitmappedPayloadAlarm);
    61a4:	80 91 f2 25 	lds	r24, 0x25F2	; 0x8025f2 <bitmappedPayloadAlarm.5454>
    61a8:	90 91 f3 25 	lds	r25, 0x25F3	; 0x8025f3 <bitmappedPayloadAlarm.5454+0x1>
    61ac:	05 c0       	rjmp	.+10     	; 0x61b8 <buildStatusPayload+0x284>
		break;
		
		case PAYLOAD_MODE_V:
			// Will Require Evolve Changes since falling in Evolve for Evolve Store 
			//bitmappedPayload = ((bitmappedPayload & (~(0x000C))) | (0x000C));
		break;
    61ae:	00 00       	nop
			}

		break;
	}
	
	return(bitmappedPayload);
    61b0:	80 91 f0 25 	lds	r24, 0x25F0	; 0x8025f0 <bitmappedPayload.5453>
    61b4:	90 91 f1 25 	lds	r25, 0x25F1	; 0x8025f1 <bitmappedPayload.5453+0x1>
}
    61b8:	0f 90       	pop	r0
    61ba:	df 91       	pop	r29
    61bc:	cf 91       	pop	r28
    61be:	08 95       	ret

000061c0 <main>:
**
** Effected IO: all GPIO pins are set to inputs during sleep mode
**
*/
int main(void)
{
    61c0:	ff 92       	push	r15
    61c2:	0f 93       	push	r16
    61c4:	1f 93       	push	r17
    61c6:	cf 93       	push	r28
    61c8:	df 93       	push	r29
    61ca:	cd b7       	in	r28, 0x3d	; 61
    61cc:	de b7       	in	r29, 0x3e	; 62
    61ce:	60 97       	sbiw	r28, 0x10	; 16
    61d0:	cd bf       	out	0x3d, r28	; 61
    61d2:	de bf       	out	0x3e, r29	; 62
	uint8_t return_value, i, IO_enabled;
#if PWM_DURING_INTER
	uint8_t vpa_result = 0;
    61d4:	1d 82       	std	Y+5, r1	; 0x05
#endif
	//uint8_t GPI_pin_state = 0;
	uint8_t intlk_signal_state = 0;
    61d6:	1e 82       	std	Y+6, r1	; 0x06
	uint8_t GPI_arm_switch = 0;
    61d8:	1b 82       	std	Y+3, r1	; 0x03
	uint8_t write_eeprom_flag = 1;
    61da:	81 e0       	ldi	r24, 0x01	; 1
    61dc:	8c 83       	std	Y+4, r24	; 0x04
	uint8_t startPattern[3] = {0x7E, 0x7E, 0X7E};
    61de:	8e e7       	ldi	r24, 0x7E	; 126
    61e0:	88 87       	std	Y+8, r24	; 0x08
    61e2:	8e e7       	ldi	r24, 0x7E	; 126
    61e4:	89 87       	std	Y+9, r24	; 0x09
    61e6:	8e e7       	ldi	r24, 0x7E	; 126
    61e8:	8a 87       	std	Y+10, r24	; 0x0a
#if EVOLVESTORE
	uint8_t EvolveStoreStartPattern[3] = {0x7f, 0x7f, 0X7f};
    61ea:	8f e7       	ldi	r24, 0x7F	; 127
    61ec:	8b 87       	std	Y+11, r24	; 0x0b
    61ee:	8f e7       	ldi	r24, 0x7F	; 127
    61f0:	8c 87       	std	Y+12, r24	; 0x0c
    61f2:	8f e7       	ldi	r24, 0x7F	; 127
    61f4:	8d 87       	std	Y+13, r24	; 0x0d
	uint8_t  SoftInterLockStartPattern[3] = {0x7a, 0x7a, 0X7a}; //test using ascii "z"
    61f6:	8a e7       	ldi	r24, 0x7A	; 122
    61f8:	8e 87       	std	Y+14, r24	; 0x0e
    61fa:	8a e7       	ldi	r24, 0x7A	; 122
    61fc:	8f 87       	std	Y+15, r24	; 0x0f
    61fe:	8a e7       	ldi	r24, 0x7A	; 122
    6200:	88 8b       	std	Y+16, r24	; 0x10
#endif
	
#if ENABLE_WD
	// Enable and set watchdog to expire in 8 secs
	// setting timeout for MAX for now until a timing study is made
	wdt_enable(WDT_PER_8KCLK_gc);
    6202:	88 ed       	ldi	r24, 0xD8	; 216
    6204:	9b e2       	ldi	r25, 0x2B	; 43
    6206:	08 b6       	in	r0, 0x38	; 56
    6208:	84 bf       	out	0x34, r24	; 52
    620a:	90 93 80 00 	sts	0x0080, r25	; 0x800080 <__TEXT_REGION_LENGTH__+0x700080>
    620e:	a8 95       	wdr
    6210:	08 be       	out	0x38, r0	; 56
#endif

	// Initialize RS232 Buffers for DMS session
	i = 0;
    6212:	19 82       	std	Y+1, r1	; 0x01
	memset(&messageBufferIn[0],0, sizeof(messageBufferIn));
    6214:	44 e3       	ldi	r20, 0x34	; 52
    6216:	50 e0       	ldi	r21, 0x00	; 0
    6218:	60 e0       	ldi	r22, 0x00	; 0
    621a:	70 e0       	ldi	r23, 0x00	; 0
    621c:	80 e4       	ldi	r24, 0x40	; 64
    621e:	96 e2       	ldi	r25, 0x26	; 38
    6220:	0e 94 57 51 	call	0xa2ae	; 0xa2ae <memset>
	memset(&messageBufferOut[0],0, sizeof(messageBufferOut));
    6224:	44 e3       	ldi	r20, 0x34	; 52
    6226:	50 e0       	ldi	r21, 0x00	; 0
    6228:	60 e0       	ldi	r22, 0x00	; 0
    622a:	70 e0       	ldi	r23, 0x00	; 0
    622c:	88 e7       	ldi	r24, 0x78	; 120
    622e:	96 e2       	ldi	r25, 0x26	; 38
    6230:	0e 94 57 51 	call	0xa2ae	; 0xa2ae <memset>
	
	// Initialize GPIO pins to there default states
	lowlevel_init();
    6234:	0e 94 bd 37 	call	0x6f7a	; 0x6f7a <lowlevel_init>
	
#if ENABLE_WD_TICKLE
	WDT_Reset();
    6238:	a8 95       	wdr
	
	// Check the eeprom CRC and if corrupted or non-existence (first time)
	// read dip switches and set default parameters. If CRC is good read
	// eeprom and populate config DB. This call also provides a profile
	// default setting for each mode for non-DMS users  
	set_parameters();
    623a:	0e 94 a7 46 	call	0x8d4e	; 0x8d4e <set_parameters>

	if(CPiD_HW_flag)  /* Thoralite */
    623e:	80 91 ac 22 	lds	r24, 0x22AC	; 0x8022ac <CPiD_HW_flag>
    6242:	88 23       	and	r24, r24
    6244:	21 f0       	breq	.+8      	; 0x624e <main+0x8e>
	{
		// Initialize the GPIO pins for user input features
		IO_enabled = initGPIO();
    6246:	0e 94 ee 36 	call	0x6ddc	; 0x6ddc <initGPIO>
    624a:	8a 83       	std	Y+2, r24	; 0x02
    624c:	02 c0       	rjmp	.+4      	; 0x6252 <main+0x92>
	}
	else
	{
		// Disable IO for Thoralite and don't initialize GPIO
		IO_enabled = GPO_DISABLE_IO;
    624e:	82 e0       	ldi	r24, 0x02	; 2
    6250:	8a 83       	std	Y+2, r24	; 0x02
	}
	
	// Indicate the unit is powered up via GPO pin if this feature
	// is selected
	processGpoPin(GPO_ON_OFF_OUTPUT, GPO_SET);
    6252:	61 e0       	ldi	r22, 0x01	; 1
    6254:	83 e0       	ldi	r24, 0x03	; 3
    6256:	0e 94 2f 37 	call	0x6e5e	; 0x6e5e <processGpoPin>
	
	// Interlock pin is set only if Interlock is Enabled (Thoralite)
	if (( 1 == config_parameters.intlk_enable) && (CPiD_HW_flag))
    625a:	80 91 23 26 	lds	r24, 0x2623	; 0x802623 <config_parameters+0x1a>
    625e:	90 91 24 26 	lds	r25, 0x2624	; 0x802624 <config_parameters+0x1b>
    6262:	01 97       	sbiw	r24, 0x01	; 1
    6264:	49 f4       	brne	.+18     	; 0x6278 <main+0xb8>
    6266:	80 91 ac 22 	lds	r24, 0x22AC	; 0x8022ac <CPiD_HW_flag>
    626a:	88 23       	and	r24, r24
    626c:	29 f0       	breq	.+10     	; 0x6278 <main+0xb8>
	{
		INTERLOCK_PORT.INT0MASK = INTERLOCK_PIN;
    626e:	80 e8       	ldi	r24, 0x80	; 128
    6270:	96 e0       	ldi	r25, 0x06	; 6
    6272:	24 e0       	ldi	r18, 0x04	; 4
    6274:	fc 01       	movw	r30, r24
    6276:	22 87       	std	Z+10, r18	; 0x0a
	}
	
	// Initialized PWM timer for DC/DC boost circuit and DACs for 
	// frequency generation and VPA rail voltage adjust.
	pwm_init();
    6278:	0e 94 87 45 	call	0x8b0e	; 0x8b0e <pwm_init>
	dac_init();
    627c:	0e 94 c6 07 	call	0xf8c	; 0xf8c <dac_init>

#if HALFNON
	ac_init();  // used to measure the battery level
#endif

	if(CPiD_HW_flag) /* Thoralite */
    6280:	80 91 ac 22 	lds	r24, 0x22AC	; 0x8022ac <CPiD_HW_flag>
    6284:	88 23       	and	r24, r24
    6286:	69 f0       	breq	.+26     	; 0x62a2 <main+0xe2>
	{
		// If the interlock dip switch is set (interlock enables) then
		// do not start the TX/RX cycle (frame timer) and wait for an
		// interlock signal.
		if(config_parameters.intlk_enable)
    6288:	80 91 23 26 	lds	r24, 0x2623	; 0x802623 <config_parameters+0x1a>
    628c:	90 91 24 26 	lds	r25, 0x2624	; 0x802624 <config_parameters+0x1b>
    6290:	89 2b       	or	r24, r25
    6292:	19 f0       	breq	.+6      	; 0x629a <main+0xda>
		{
			TxRx_cycle_enable = 0;
    6294:	10 92 07 26 	sts	0x2607, r1	; 0x802607 <TxRx_cycle_enable>
    6298:	07 c0       	rjmp	.+14     	; 0x62a8 <main+0xe8>
		}
		else
		{
			TxRx_cycle_enable = 1;
    629a:	81 e0       	ldi	r24, 0x01	; 1
    629c:	80 93 07 26 	sts	0x2607, r24	; 0x802607 <TxRx_cycle_enable>
    62a0:	03 c0       	rjmp	.+6      	; 0x62a8 <main+0xe8>
		}
	}
	else
	{
		TxRx_cycle_enable = 1;
    62a2:	81 e0       	ldi	r24, 0x01	; 1
    62a4:	80 93 07 26 	sts	0x2607, r24	; 0x802607 <TxRx_cycle_enable>
	}
	
	// Tag response duration set by the DMS tool and used to 
	// detect a certain number of consecutive tags 
	tags_before_alarm = getConfigInfo(CONFIG_TAG_RATE);
    62a8:	89 e1       	ldi	r24, 0x19	; 25
    62aa:	90 e0       	ldi	r25, 0x00	; 0
    62ac:	0e 94 80 47 	call	0x8f00	; 0x8f00 <getConfigInfo>
    62b0:	80 93 dd 25 	sts	0x25DD, r24	; 0x8025dd <tags_before_alarm>

	// Set frame rate, config the interlock time from the DMS, set the tag band
	// and the from the DMS. Also enable the 2nd TX if enables
	// by DMS. The deactivation mode is selected by the dip switches.
	setFrameRate(config_parameters.deact_frame_rate);
    62b4:	80 91 1d 26 	lds	r24, 0x261D	; 0x80261d <config_parameters+0x14>
    62b8:	90 91 1e 26 	lds	r25, 0x261E	; 0x80261e <config_parameters+0x15>
    62bc:	0e 94 54 29 	call	0x52a8	; 0x52a8 <setFrameRate>
	
	configInterlock(getConfigInfo(CONFIG_INTLK_DURATION), 
					getConfigInfo(CONFIG_INTLK_RANGE), 
					INTERLOCK_HARDWIRE, 
						config_parameters.intlk_enable);
    62c0:	80 91 23 26 	lds	r24, 0x2623	; 0x802623 <config_parameters+0x1a>
    62c4:	90 91 24 26 	lds	r25, 0x2624	; 0x802624 <config_parameters+0x1b>
	// Set frame rate, config the interlock time from the DMS, set the tag band
	// and the from the DMS. Also enable the 2nd TX if enables
	// by DMS. The deactivation mode is selected by the dip switches.
	setFrameRate(config_parameters.deact_frame_rate);
	
	configInterlock(getConfigInfo(CONFIG_INTLK_DURATION), 
    62c8:	f8 2e       	mov	r15, r24
    62ca:	81 e0       	ldi	r24, 0x01	; 1
    62cc:	90 e0       	ldi	r25, 0x00	; 0
    62ce:	0e 94 80 47 	call	0x8f00	; 0x8f00 <getConfigInfo>
    62d2:	8c 01       	movw	r16, r24
    62d4:	80 e0       	ldi	r24, 0x00	; 0
    62d6:	90 e0       	ldi	r25, 0x00	; 0
    62d8:	0e 94 80 47 	call	0x8f00	; 0x8f00 <getConfigInfo>
    62dc:	2f 2d       	mov	r18, r15
    62de:	41 e0       	ldi	r20, 0x01	; 1
    62e0:	b8 01       	movw	r22, r16
    62e2:	0e 94 88 29 	call	0x5310	; 0x5310 <configInterlock>
					getConfigInfo(CONFIG_INTLK_RANGE), 
					INTERLOCK_HARDWIRE, 
						config_parameters.intlk_enable);

	return_value = setTagBand(config_parameters.deact_tagband);
    62e6:	80 91 0f 26 	lds	r24, 0x260F	; 0x80260f <config_parameters+0x6>
    62ea:	90 91 10 26 	lds	r25, 0x2610	; 0x802610 <config_parameters+0x7>
    62ee:	0e 94 19 29 	call	0x5232	; 0x5232 <setTagBand>
    62f2:	8f 83       	std	Y+7, r24	; 0x07
	
	if (DEACT_MODE4 ==config_parameters.mode_ind )  //change for sending deactivation message
    62f4:	80 91 25 26 	lds	r24, 0x2625	; 0x802625 <config_parameters+0x1c>
    62f8:	90 91 26 26 	lds	r25, 0x2626	; 0x802626 <config_parameters+0x1d>
    62fc:	89 2b       	or	r24, r25
    62fe:	49 f4       	brne	.+18     	; 0x6312 <main+0x152>
	{
		setDeactMode(DEACT_VERIFY, config_parameters.enable_tx_2);
    6300:	80 91 11 26 	lds	r24, 0x2611	; 0x802611 <config_parameters+0x8>
    6304:	90 91 12 26 	lds	r25, 0x2612	; 0x802612 <config_parameters+0x9>
    6308:	68 2f       	mov	r22, r24
    630a:	83 e0       	ldi	r24, 0x03	; 3
    630c:	0e 94 b9 26 	call	0x4d72	; 0x4d72 <setDeactMode>
    6310:	0c c0       	rjmp	.+24     	; 0x632a <main+0x16a>
	}
	else
	{
		setDeactMode(config_parameters.mode_ind, config_parameters.enable_tx_2);
    6312:	80 91 11 26 	lds	r24, 0x2611	; 0x802611 <config_parameters+0x8>
    6316:	90 91 12 26 	lds	r25, 0x2612	; 0x802612 <config_parameters+0x9>
    631a:	28 2f       	mov	r18, r24
    631c:	80 91 25 26 	lds	r24, 0x2625	; 0x802625 <config_parameters+0x1c>
    6320:	90 91 26 26 	lds	r25, 0x2626	; 0x802626 <config_parameters+0x1d>
    6324:	62 2f       	mov	r22, r18
    6326:	0e 94 b9 26 	call	0x4d72	; 0x4d72 <setDeactMode>
	}
	
	///////////////////////////////////////////////////////////////////////////
	
	// Created the first frame jitter value (+/- 500us) for the TX/RX cycle
	createJitter(0);
    632a:	80 e0       	ldi	r24, 0x00	; 0
    632c:	0e 94 d3 29 	call	0x53a6	; 0x53a6 <createJitter>

	// Initialize timers and HW (sounder/LED/output) for alarming. Set the 
	// initial LED pattern for a given mode
	GTimer_Initial();
    6330:	0e 94 06 22 	call	0x440c	; 0x440c <GTimer_Initial>
	alarmInit(config_parameters.mode_ind, config_parameters.intlk_enable, IO_enabled);
    6334:	80 91 23 26 	lds	r24, 0x2623	; 0x802623 <config_parameters+0x1a>
    6338:	90 91 24 26 	lds	r25, 0x2624	; 0x802624 <config_parameters+0x1b>
    633c:	28 2f       	mov	r18, r24
    633e:	80 91 25 26 	lds	r24, 0x2625	; 0x802625 <config_parameters+0x1c>
    6342:	90 91 26 26 	lds	r25, 0x2626	; 0x802626 <config_parameters+0x1d>
    6346:	4a 81       	ldd	r20, Y+2	; 0x02
    6348:	62 2f       	mov	r22, r18
    634a:	0e 94 27 03 	call	0x64e	; 0x64e <alarmInit>
	ad9833_set_mode(AD_OFF);	
#else
	//dac_init();
#endif
#if ENABLE_WD_TICKLE
	WDT_Reset();
    634e:	a8 95       	wdr
#endif

	sei(); // enable interrupts
    6350:	78 94       	sei

	// Sandeep: this function is called at the start to correct and measures all the 16 frequencies 
	// for further operations 
	// Note: The success of this method lies in calibrating the frequency correctly the first time
	// as it will take less cycle to converge to good value.
	measure_and_correct_frequency( ) ;
    6352:	0e 94 aa 21 	call	0x4354	; 0x4354 <measure_and_correct_frequency>

#endif
#endif	
	
#if ENABLE_WD_TICKLE
	WDT_Reset();
    6356:	a8 95       	wdr
#endif
	
	// Start the timer and callback function for the auto tuning 
	// verification which occurs sometime after the system is running.
	if(autotune_verify_handler == 0xff)
    6358:	80 91 3d 20 	lds	r24, 0x203D	; 0x80203d <autotune_verify_handler>
    635c:	8f 3f       	cpi	r24, 0xFF	; 255
    635e:	31 f4       	brne	.+12     	; 0x636c <main+0x1ac>
	{
		autotune_verify_handler = GTimer_RegisterCB(&verifyTuning);
    6360:	8a ea       	ldi	r24, 0xAA	; 170
    6362:	9a e0       	ldi	r25, 0x0A	; 10
    6364:	0e 94 65 22 	call	0x44ca	; 0x44ca <GTimer_RegisterCB>
    6368:	80 93 3d 20 	sts	0x203D, r24	; 0x80203d <autotune_verify_handler>
	}
	if(autotune_verify_handler < G_TIMER_MAX_SLOT)
    636c:	80 91 3d 20 	lds	r24, 0x203D	; 0x80203d <autotune_verify_handler>
    6370:	80 31       	cpi	r24, 0x10	; 16
    6372:	28 f4       	brcc	.+10     	; 0x637e <main+0x1be>
	{
		GTimer_Refresh(autotune_verify_handler, G_TIMER_1H); // original 
    6374:	80 91 3d 20 	lds	r24, 0x203D	; 0x80203d <autotune_verify_handler>
    6378:	6c e0       	ldi	r22, 0x0C	; 12
    637a:	0e 94 bc 22 	call	0x4578	; 0x4578 <GTimer_Refresh>
		//GTimer_Refresh(autotune_verify_handler, G_TIMER_30S);
	}

	if(config_parameters.mode_ind != DEACT_VERIFY)
    637e:	80 91 25 26 	lds	r24, 0x2625	; 0x802625 <config_parameters+0x1c>
    6382:	90 91 26 26 	lds	r25, 0x2626	; 0x802626 <config_parameters+0x1d>
    6386:	03 97       	sbiw	r24, 0x03	; 3
    6388:	99 f0       	breq	.+38     	; 0x63b0 <main+0x1f0>
	{
		// Start the timer and callback function for the overvoltage
		// verification which occurs sometime after the system is running.	
		if(autotune_overvolt_handler == 0xff)
    638a:	80 91 3e 20 	lds	r24, 0x203E	; 0x80203e <autotune_overvolt_handler>
    638e:	8f 3f       	cpi	r24, 0xFF	; 255
    6390:	31 f4       	brne	.+12     	; 0x639e <main+0x1de>
		{
			autotune_overvolt_handler = GTimer_RegisterCB(&verifyovervolt);
    6392:	85 eb       	ldi	r24, 0xB5	; 181
    6394:	9a e0       	ldi	r25, 0x0A	; 10
    6396:	0e 94 65 22 	call	0x44ca	; 0x44ca <GTimer_RegisterCB>
    639a:	80 93 3e 20 	sts	0x203E, r24	; 0x80203e <autotune_overvolt_handler>
		}
		if(autotune_overvolt_handler < G_TIMER_MAX_SLOT)
    639e:	80 91 3e 20 	lds	r24, 0x203E	; 0x80203e <autotune_overvolt_handler>
    63a2:	80 31       	cpi	r24, 0x10	; 16
    63a4:	28 f4       	brcc	.+10     	; 0x63b0 <main+0x1f0>
		{
			GTimer_Refresh(autotune_overvolt_handler, G_TIMER_30S);
    63a6:	80 91 3e 20 	lds	r24, 0x203E	; 0x80203e <autotune_overvolt_handler>
    63aa:	6a e0       	ldi	r22, 0x0A	; 10
    63ac:	0e 94 bc 22 	call	0x4578	; 0x4578 <GTimer_Refresh>
	}

#if EVOLVESTORE
#if PING_ENABLE
	// setup the 15 second status ping timer
	if(send_ping_handler == 0xff)
    63b0:	80 91 ad 22 	lds	r24, 0x22AD	; 0x8022ad <send_ping_handler>
    63b4:	8f 3f       	cpi	r24, 0xFF	; 255
    63b6:	31 f4       	brne	.+12     	; 0x63c4 <main+0x204>
	{
		send_ping_handler = GTimer_RegisterCB(&sendPing);
    63b8:	89 e5       	ldi	r24, 0x59	; 89
    63ba:	9f e2       	ldi	r25, 0x2F	; 47
    63bc:	0e 94 65 22 	call	0x44ca	; 0x44ca <GTimer_RegisterCB>
    63c0:	80 93 ad 22 	sts	0x22AD, r24	; 0x8022ad <send_ping_handler>
	}
	if(send_ping_handler < G_TIMER_MAX_SLOT)
    63c4:	80 91 ad 22 	lds	r24, 0x22AD	; 0x8022ad <send_ping_handler>
    63c8:	80 31       	cpi	r24, 0x10	; 16
    63ca:	28 f4       	brcc	.+10     	; 0x63d6 <main+0x216>
	{
		GTimer_Refresh(send_ping_handler, G_TIMER_5S);
    63cc:	80 91 ad 22 	lds	r24, 0x22AD	; 0x8022ad <send_ping_handler>
    63d0:	6b e0       	ldi	r22, 0x0B	; 11
    63d2:	0e 94 bc 22 	call	0x4578	; 0x4578 <GTimer_Refresh>
		//GTimer_Refresh(send_ping_handler, G_TIMER_1M);
	}
#endif
	// setup the 1 second RS-232 inhibit after the 0x7f connect flags
	// are sent.
	if(status_inhibit_handler == 0xff)
    63d6:	80 91 ae 22 	lds	r24, 0x22AE	; 0x8022ae <status_inhibit_handler>
    63da:	8f 3f       	cpi	r24, 0xFF	; 255
    63dc:	31 f4       	brne	.+12     	; 0x63ea <main+0x22a>
	{
		status_inhibit_handler = GTimer_RegisterCB(&statusInhibit);
    63de:	8c e6       	ldi	r24, 0x6C	; 108
    63e0:	9f e2       	ldi	r25, 0x2F	; 47
    63e2:	0e 94 65 22 	call	0x44ca	; 0x44ca <GTimer_RegisterCB>
    63e6:	80 93 ae 22 	sts	0x22AE, r24	; 0x8022ae <status_inhibit_handler>
// If Three type Auto tuning
#if THREE_TYPE_TUNING

	// Logic for getting the tuning parameters without going through the auto tuning process
	// start either auto tuning or manual tuning according to DMS
	if ( RESET_SUPPRESS_AUTOTUNE == config_parameters.config_reset_condition )
    63ea:	80 91 35 26 	lds	r24, 0x2635	; 0x802635 <config_parameters+0x2c>
    63ee:	90 91 36 26 	lds	r25, 0x2636	; 0x802636 <config_parameters+0x2d>
    63f2:	01 97       	sbiw	r24, 0x01	; 1
    63f4:	69 f5       	brne	.+90     	; 0x6450 <main+0x290>
	{
		// In EEPROM it is already reseted
		config_parameters.config_reset_condition = RESET_NORMAL;
    63f6:	10 92 35 26 	sts	0x2635, r1	; 0x802635 <config_parameters+0x2c>
    63fa:	10 92 36 26 	sts	0x2636, r1	; 0x802636 <config_parameters+0x2d>
		// Manual Tuning
		if ( (TYPE_AUTO_TUNE_RESET != getConfigInfo(CONFIG_TUNE_ONPOWERUP) )  || (0Xff != nvm_eeprom_read_byte(EEPROM_ZIRCON_RESET_STORE) ) )
    63fe:	88 e0       	ldi	r24, 0x08	; 8
    6400:	90 e0       	ldi	r25, 0x00	; 0
    6402:	0e 94 80 47 	call	0x8f00	; 0x8f00 <getConfigInfo>
    6406:	89 2b       	or	r24, r25
    6408:	31 f4       	brne	.+12     	; 0x6416 <main+0x256>
    640a:	82 e3       	ldi	r24, 0x32	; 50
    640c:	90 e0       	ldi	r25, 0x00	; 0
    640e:	0e 94 50 39 	call	0x72a0	; 0x72a0 <nvm_eeprom_read_byte>
    6412:	8f 3f       	cpi	r24, 0xFF	; 255
    6414:	21 f0       	breq	.+8      	; 0x641e <main+0x25e>
		{
			//startAutoTune(0 , 1, 0);
			startAutoTune(MANUAL_TUNE, NORMAL_MODE);
    6416:	60 e0       	ldi	r22, 0x00	; 0
    6418:	80 e0       	ldi	r24, 0x00	; 0
    641a:	0e 94 7f 08 	call	0x10fe	; 0x10fe <startAutoTune>
		}
		if ( (0Xff == nvm_eeprom_read_byte(EEPROM_ZIRCON_RESET_STORE) ) && (TYPE_AUTO_TUNE_RESET == getConfigInfo(CONFIG_TUNE_ONPOWERUP) ) )
    641e:	82 e3       	ldi	r24, 0x32	; 50
    6420:	90 e0       	ldi	r25, 0x00	; 0
    6422:	0e 94 50 39 	call	0x72a0	; 0x72a0 <nvm_eeprom_read_byte>
    6426:	8f 3f       	cpi	r24, 0xFF	; 255
    6428:	09 f0       	breq	.+2      	; 0x642c <main+0x26c>
    642a:	8f c0       	rjmp	.+286    	; 0x654a <main+0x38a>
    642c:	88 e0       	ldi	r24, 0x08	; 8
    642e:	90 e0       	ldi	r25, 0x00	; 0
    6430:	0e 94 80 47 	call	0x8f00	; 0x8f00 <getConfigInfo>
    6434:	89 2b       	or	r24, r25
    6436:	09 f0       	breq	.+2      	; 0x643a <main+0x27a>
    6438:	88 c0       	rjmp	.+272    	; 0x654a <main+0x38a>
		{
			GTimer_unRegisterCB(autotune_overvolt_handler);
    643a:	80 91 3e 20 	lds	r24, 0x203E	; 0x80203e <autotune_overvolt_handler>
    643e:	0e 94 9b 22 	call	0x4536	; 0x4536 <GTimer_unRegisterCB>
			GTimer_unRegisterCB(autotune_verify_handler);
    6442:	80 91 3d 20 	lds	r24, 0x203D	; 0x80203d <autotune_verify_handler>
    6446:	0e 94 9b 22 	call	0x4536	; 0x4536 <GTimer_unRegisterCB>
			ledBlueGreenOn();
    644a:	0e 94 05 02 	call	0x40a	; 0x40a <ledBlueGreenOn>
    644e:	7d c0       	rjmp	.+250    	; 0x654a <main+0x38a>
		}
	}
	else
	{
		if ( TYPE_AUTO_TUNE_RESET == getConfigInfo(CONFIG_TUNE_ONPOWERUP) )
    6450:	88 e0       	ldi	r24, 0x08	; 8
    6452:	90 e0       	ldi	r25, 0x00	; 0
    6454:	0e 94 80 47 	call	0x8f00	; 0x8f00 <getConfigInfo>
    6458:	89 2b       	or	r24, r25
    645a:	09 f0       	breq	.+2      	; 0x645e <main+0x29e>
    645c:	67 c0       	rjmp	.+206    	; 0x652c <main+0x36c>
		{
			if ( 0 != (RST.STATUS & RST_EXTRF_bm) )
    645e:	88 e7       	ldi	r24, 0x78	; 120
    6460:	90 e0       	ldi	r25, 0x00	; 0
    6462:	fc 01       	movw	r30, r24
    6464:	80 81       	ld	r24, Z
    6466:	88 2f       	mov	r24, r24
    6468:	90 e0       	ldi	r25, 0x00	; 0
    646a:	82 70       	andi	r24, 0x02	; 2
    646c:	99 27       	eor	r25, r25
    646e:	89 2b       	or	r24, r25
    6470:	e1 f1       	breq	.+120    	; 0x64ea <main+0x32a>
			{
				previorResetValue = nvm_eeprom_read_byte(EEPROM_ZIRCON_RESET_STORE);
    6472:	82 e3       	ldi	r24, 0x32	; 50
    6474:	90 e0       	ldi	r25, 0x00	; 0
    6476:	0e 94 50 39 	call	0x72a0	; 0x72a0 <nvm_eeprom_read_byte>
    647a:	80 93 de 25 	sts	0x25DE, r24	; 0x8025de <previorResetValue>
				if ( 1 == previorResetValue)
    647e:	80 91 de 25 	lds	r24, 0x25DE	; 0x8025de <previorResetValue>
    6482:	81 30       	cpi	r24, 0x01	; 1
    6484:	61 f4       	brne	.+24     	; 0x649e <main+0x2de>
				{
					reset_led_on = 0;
    6486:	10 92 df 25 	sts	0x25DF, r1	; 0x8025df <reset_led_on>
					// Auto tune
					//startAutoTune(1 , 1, 0);
					//startAutoTune(PAR_AUTO_TUNE, 1, 0);
					startAutoTune(AUTO_TUNE, NORMAL_MODE);
    648a:	60 e0       	ldi	r22, 0x00	; 0
    648c:	81 e0       	ldi	r24, 0x01	; 1
    648e:	0e 94 7f 08 	call	0x10fe	; 0x10fe <startAutoTune>
					// clear the memory
					nvm_eeprom_write_byte(EEPROM_ZIRCON_RESET_STORE, 0X00);
    6492:	60 e0       	ldi	r22, 0x00	; 0
    6494:	82 e3       	ldi	r24, 0x32	; 50
    6496:	90 e0       	ldi	r25, 0x00	; 0
    6498:	0e 94 90 39 	call	0x7320	; 0x7320 <nvm_eeprom_write_byte>
    649c:	56 c0       	rjmp	.+172    	; 0x654a <main+0x38a>
				}
				else
				{
					//ledBlueOn();
					ledBlueRedOn();
    649e:	0e 94 1c 02 	call	0x438	; 0x438 <ledBlueRedOn>
					reset_led_on = 1;
    64a2:	81 e0       	ldi	r24, 0x01	; 1
    64a4:	80 93 df 25 	sts	0x25DF, r24	; 0x8025df <reset_led_on>
					// write to eeprom 1 will be cleared after 2 seconds
					nvm_eeprom_write_byte(EEPROM_ZIRCON_RESET_STORE, 0X01);
    64a8:	61 e0       	ldi	r22, 0x01	; 1
    64aa:	82 e3       	ldi	r24, 0x32	; 50
    64ac:	90 e0       	ldi	r25, 0x00	; 0
    64ae:	0e 94 90 39 	call	0x7320	; 0x7320 <nvm_eeprom_write_byte>
					// Register the erase function and start the timer
					if( 0xff == resetHandle_slot )
    64b2:	80 91 b0 22 	lds	r24, 0x22B0	; 0x8022b0 <resetHandle_slot>
    64b6:	8f 3f       	cpi	r24, 0xFF	; 255
    64b8:	31 f4       	brne	.+12     	; 0x64c6 <main+0x306>
					{
						resetHandle_slot = GTimer_RegisterCB(&resetErase);
    64ba:	84 e0       	ldi	r24, 0x04	; 4
    64bc:	9f e2       	ldi	r25, 0x2F	; 47
    64be:	0e 94 65 22 	call	0x44ca	; 0x44ca <GTimer_RegisterCB>
    64c2:	80 93 b0 22 	sts	0x22B0, r24	; 0x8022b0 <resetHandle_slot>
					}
					if( resetHandle_slot < G_TIMER_MAX_SLOT )
    64c6:	80 91 b0 22 	lds	r24, 0x22B0	; 0x8022b0 <resetHandle_slot>
    64ca:	80 31       	cpi	r24, 0x10	; 16
    64cc:	28 f4       	brcc	.+10     	; 0x64d8 <main+0x318>
					{
						GTimer_Refresh(resetHandle_slot, G_TIMER_500mS);
    64ce:	80 91 b0 22 	lds	r24, 0x22B0	; 0x8022b0 <resetHandle_slot>
    64d2:	61 e0       	ldi	r22, 0x01	; 1
    64d4:	0e 94 bc 22 	call	0x4578	; 0x4578 <GTimer_Refresh>
					}
					// Manual tune only if it ha been auto tuned earlier
					if ( 0Xff != previorResetValue )
    64d8:	80 91 de 25 	lds	r24, 0x25DE	; 0x8025de <previorResetValue>
    64dc:	8f 3f       	cpi	r24, 0xFF	; 255
    64de:	a9 f1       	breq	.+106    	; 0x654a <main+0x38a>
					{
						// startAutoTune(0 , 1, 0);
						//startAutoTune(PAR_MANUAL_TUNE, 1, 0);
						startAutoTune(MANUAL_TUNE, NORMAL_MODE);
    64e0:	60 e0       	ldi	r22, 0x00	; 0
    64e2:	80 e0       	ldi	r24, 0x00	; 0
    64e4:	0e 94 7f 08 	call	0x10fe	; 0x10fe <startAutoTune>
    64e8:	30 c0       	rjmp	.+96     	; 0x654a <main+0x38a>
			}
			else
			{
				// Manual tune
				// This will indicate that we have never pressed the reset button hence no attempt to tune ever
				if ( 0Xff != nvm_eeprom_read_byte(EEPROM_ZIRCON_RESET_STORE) )
    64ea:	82 e3       	ldi	r24, 0x32	; 50
    64ec:	90 e0       	ldi	r25, 0x00	; 0
    64ee:	0e 94 50 39 	call	0x72a0	; 0x72a0 <nvm_eeprom_read_byte>
    64f2:	8f 3f       	cpi	r24, 0xFF	; 255
    64f4:	21 f0       	breq	.+8      	; 0x64fe <main+0x33e>
				{
					// startAutoTune(0 , 1, 0);
					//startAutoTune(PAR_MANUAL_TUNE, 1, 0);
					startAutoTune(MANUAL_TUNE, NORMAL_MODE);
    64f6:	60 e0       	ldi	r22, 0x00	; 0
    64f8:	80 e0       	ldi	r24, 0x00	; 0
    64fa:	0e 94 7f 08 	call	0x10fe	; 0x10fe <startAutoTune>
				}
				// If this is the case then probably it has to be Auto tuned
				if ( (0Xff == nvm_eeprom_read_byte(EEPROM_ZIRCON_RESET_STORE) ) && (TYPE_AUTO_TUNE_RESET == getConfigInfo(CONFIG_TUNE_ONPOWERUP) ) )
    64fe:	82 e3       	ldi	r24, 0x32	; 50
    6500:	90 e0       	ldi	r25, 0x00	; 0
    6502:	0e 94 50 39 	call	0x72a0	; 0x72a0 <nvm_eeprom_read_byte>
    6506:	8f 3f       	cpi	r24, 0xFF	; 255
    6508:	01 f5       	brne	.+64     	; 0x654a <main+0x38a>
    650a:	88 e0       	ldi	r24, 0x08	; 8
    650c:	90 e0       	ldi	r25, 0x00	; 0
    650e:	0e 94 80 47 	call	0x8f00	; 0x8f00 <getConfigInfo>
    6512:	89 2b       	or	r24, r25
    6514:	d1 f4       	brne	.+52     	; 0x654a <main+0x38a>
				{
					GTimer_unRegisterCB(autotune_overvolt_handler);
    6516:	80 91 3e 20 	lds	r24, 0x203E	; 0x80203e <autotune_overvolt_handler>
    651a:	0e 94 9b 22 	call	0x4536	; 0x4536 <GTimer_unRegisterCB>
					GTimer_unRegisterCB(autotune_verify_handler);
    651e:	80 91 3d 20 	lds	r24, 0x203D	; 0x80203d <autotune_verify_handler>
    6522:	0e 94 9b 22 	call	0x4536	; 0x4536 <GTimer_unRegisterCB>
					ledBlueGreenOn();
    6526:	0e 94 05 02 	call	0x40a	; 0x40a <ledBlueGreenOn>
    652a:	0f c0       	rjmp	.+30     	; 0x654a <main+0x38a>
				}
			}
		
		} 
		else if ( TYPE_MANUAL_TUNE_ONLY == getConfigInfo(CONFIG_TUNE_ONPOWERUP) )
    652c:	88 e0       	ldi	r24, 0x08	; 8
    652e:	90 e0       	ldi	r25, 0x00	; 0
    6530:	0e 94 80 47 	call	0x8f00	; 0x8f00 <getConfigInfo>
    6534:	01 97       	sbiw	r24, 0x01	; 1
    6536:	29 f4       	brne	.+10     	; 0x6542 <main+0x382>
		{
			// Manualtune
			// startAutoTune(0, 1, 0);
			//startAutoTune(PAR_MANUAL_TUNE, 1, 0);
			startAutoTune(MANUAL_TUNE, NORMAL_MODE);
    6538:	60 e0       	ldi	r22, 0x00	; 0
    653a:	80 e0       	ldi	r24, 0x00	; 0
    653c:	0e 94 7f 08 	call	0x10fe	; 0x10fe <startAutoTune>
    6540:	04 c0       	rjmp	.+8      	; 0x654a <main+0x38a>
		else
		{
			// Autotune
			//startAutoTune(1, 1, 0);
			//startAutoTune(PAR_AUTO_TUNE, 1, 0);
			startAutoTune(AUTO_TUNE, NORMAL_MODE);
    6542:	60 e0       	ldi	r22, 0x00	; 0
    6544:	81 e0       	ldi	r24, 0x01	; 1
    6546:	0e 94 7f 08 	call	0x10fe	; 0x10fe <startAutoTune>
		}
	}

	RST.STATUS = RST_PORF_bm | RST_EXTRF_bm | RST_BORF_bm | RST_WDRF_bm |
    654a:	88 e7       	ldi	r24, 0x78	; 120
    654c:	90 e0       	ldi	r25, 0x00	; 0
    654e:	2f e7       	ldi	r18, 0x7F	; 127
    6550:	fc 01       	movw	r30, r24
    6552:	20 83       	st	Z, r18

// End if #else  for THREE_TYPE_TUNING
#endif

	// blink blue LED if all configuration parameters are at the default value.
	if(default_config_flag)
    6554:	80 91 b4 22 	lds	r24, 0x22B4	; 0x8022b4 <default_config_flag>
    6558:	88 23       	and	r24, r24
    655a:	b1 f0       	breq	.+44     	; 0x6588 <main+0x3c8>
	{
		if(default_config_handler == 0xff)
    655c:	80 91 b5 22 	lds	r24, 0x22B5	; 0x8022b5 <default_config_handler>
    6560:	8f 3f       	cpi	r24, 0xFF	; 255
    6562:	31 f4       	brne	.+12     	; 0x6570 <main+0x3b0>
		{
			default_config_handler = GTimer_RegisterCB(&disableConfigLED);
    6564:	88 e9       	ldi	r24, 0x98	; 152
    6566:	9d e4       	ldi	r25, 0x4D	; 77
    6568:	0e 94 65 22 	call	0x44ca	; 0x44ca <GTimer_RegisterCB>
    656c:	80 93 b5 22 	sts	0x22B5, r24	; 0x8022b5 <default_config_handler>
		}
		if(default_config_handler < G_TIMER_MAX_SLOT)
    6570:	80 91 b5 22 	lds	r24, 0x22B5	; 0x8022b5 <default_config_handler>
    6574:	80 31       	cpi	r24, 0x10	; 16
    6576:	28 f4       	brcc	.+10     	; 0x6582 <main+0x3c2>
		{
			GTimer_Refresh(default_config_handler, G_TIMER_5S);
    6578:	80 91 b5 22 	lds	r24, 0x22B5	; 0x8022b5 <default_config_handler>
    657c:	6b e0       	ldi	r22, 0x0B	; 11
    657e:	0e 94 bc 22 	call	0x4578	; 0x4578 <GTimer_Refresh>
		}
		
		defaultConfigBlinking();
    6582:	0e 94 21 05 	call	0xa42	; 0xa42 <defaultConfigBlinking>
    6586:	06 c0       	rjmp	.+12     	; 0x6594 <main+0x3d4>
	}
	else
	{
		if ( 0 == reset_led_on )
    6588:	80 91 df 25 	lds	r24, 0x25DF	; 0x8025df <reset_led_on>
    658c:	88 23       	and	r24, r24
    658e:	11 f4       	brne	.+4      	; 0x6594 <main+0x3d4>
		{
			disableConfigLED();
    6590:	0e 94 98 4d 	call	0x9b30	; 0x9b30 <disableConfigLED>
	
// Sleep if Hafnon HW else process data in main loop	
#if HALFNON
	SET_STATE(STATE_SLEEP);
#else
	SET_STATE(STATE_PROCESS);
    6594:	85 e0       	ldi	r24, 0x05	; 5
    6596:	80 93 b3 26 	sts	0x26B3, r24	; 0x8026b3 <gState>
#endif	

	gDACIndexLoaded = 0;  // set to the first transmit frequency
    659a:	10 92 74 26 	sts	0x2674, r1	; 0x802674 <gDACIndexLoaded>
	
	// disable DAC for compliance. This needs to be done in case the interlock is
	// enabled and jumper is not installed.
	dac_write_data(0);	
    659e:	80 e0       	ldi	r24, 0x00	; 0
    65a0:	0e 94 f7 07 	call	0xfee	; 0xfee <dac_write_data>
	
	dms_rs232_init( ); 
    65a4:	0e 94 78 3c 	call	0x78f0	; 0x78f0 <dms_rs232_init>
	// This is the idle loop when the system is not processing TX/RX frames which should 
	// be the majority of the frame rate time (4ms/7ms and 99ms/100ms)
    while(1) 
	{
#if ENABLE_WD_TICKLE
		WDT_Reset();
    65a8:	a8 95       	wdr
#endif
		if (GET_STATE(STATE_PROCESS))
    65aa:	80 91 b3 26 	lds	r24, 0x26B3	; 0x8026b3 <gState>
    65ae:	85 30       	cpi	r24, 0x05	; 5
    65b0:	d9 f7       	brne	.-10     	; 0x65a8 <main+0x3e8>
		{	
			// Need to making timing measurements to properly place resets 
			// and set the proper timeout period.
#if ENABLE_WD_TICKLE
			WDT_Reset();
    65b2:	a8 95       	wdr
#endif

#if EVOLVESTORE
			// Creating EvolveStore payload for nightsave status
			if(config_parameters.nightsave)
    65b4:	80 91 29 26 	lds	r24, 0x2629	; 0x802629 <config_parameters+0x20>
    65b8:	90 91 2a 26 	lds	r25, 0x262A	; 0x80262a <config_parameters+0x21>
    65bc:	89 2b       	or	r24, r25
    65be:	21 f0       	breq	.+8      	; 0x65c8 <main+0x408>
			{
				buildStatusPayload(PAYLOAD_ENABLE_NIGHTSAVE);
    65c0:	82 e0       	ldi	r24, 0x02	; 2
    65c2:	0e 94 9a 2f 	call	0x5f34	; 0x5f34 <buildStatusPayload>
    65c6:	03 c0       	rjmp	.+6      	; 0x65ce <main+0x40e>
			}
			else
			{
				buildStatusPayload(PAYLOAD_DISABLE_NIGHTSAVE);
    65c8:	83 e0       	ldi	r24, 0x03	; 3
    65ca:	0e 94 9a 2f 	call	0x5f34	; 0x5f34 <buildStatusPayload>
			}
	
			// Creating EvolveStore payload for keyswitch status
			if((GPI_SWITCH_INPUT == getConfigInfo(CONFIG_GPI_APP)) &&
    65ce:	82 e1       	ldi	r24, 0x12	; 18
    65d0:	90 e0       	ldi	r25, 0x00	; 0
    65d2:	0e 94 80 47 	call	0x8f00	; 0x8f00 <getConfigInfo>
    65d6:	02 97       	sbiw	r24, 0x02	; 2
    65d8:	41 f4       	brne	.+16     	; 0x65ea <main+0x42a>
			(GPI_activeState()))
    65da:	0e 94 74 37 	call	0x6ee8	; 0x6ee8 <GPI_activeState>
			{
				buildStatusPayload(PAYLOAD_DISABLE_NIGHTSAVE);
			}
	
			// Creating EvolveStore payload for keyswitch status
			if((GPI_SWITCH_INPUT == getConfigInfo(CONFIG_GPI_APP)) &&
    65de:	88 23       	and	r24, r24
    65e0:	21 f0       	breq	.+8      	; 0x65ea <main+0x42a>
			(GPI_activeState()))
			{
				buildStatusPayload(PAYLOAD_KEYSWITCH_DISABLE);
    65e2:	85 e0       	ldi	r24, 0x05	; 5
    65e4:	0e 94 9a 2f 	call	0x5f34	; 0x5f34 <buildStatusPayload>
    65e8:	03 c0       	rjmp	.+6      	; 0x65f0 <main+0x430>
			}
			else
			{
				buildStatusPayload(PAYLOAD_KEYSWITCH_ENABLE);
    65ea:	84 e0       	ldi	r24, 0x04	; 4
    65ec:	0e 94 9a 2f 	call	0x5f34	; 0x5f34 <buildStatusPayload>
			}

			if(config_parameters.nightsave)
    65f0:	80 91 29 26 	lds	r24, 0x2629	; 0x802629 <config_parameters+0x20>
    65f4:	90 91 2a 26 	lds	r25, 0x262A	; 0x80262a <config_parameters+0x21>
    65f8:	89 2b       	or	r24, r25
    65fa:	89 f1       	breq	.+98     	; 0x665e <main+0x49e>
			{
				setVPA_Level(0, config_parameters.deact_frame_rate);
    65fc:	80 91 1d 26 	lds	r24, 0x261D	; 0x80261d <config_parameters+0x14>
    6600:	90 91 1e 26 	lds	r25, 0x261E	; 0x80261e <config_parameters+0x15>
    6604:	bc 01       	movw	r22, r24
    6606:	80 e0       	ldi	r24, 0x00	; 0
    6608:	90 e0       	ldi	r25, 0x00	; 0
    660a:	0e 94 1e 2a 	call	0x543c	; 0x543c <setVPA_Level>
				// Disable alarm IO, PWM and interrupts before DMS session
				pwm_stop();
    660e:	0e 94 c2 45 	call	0x8b84	; 0x8b84 <pwm_stop>
				ledOff();
    6612:	0e 94 33 02 	call	0x466	; 0x466 <ledOff>
				sounderOff();
    6616:	0e 94 57 02 	call	0x4ae	; 0x4ae <sounderOff>
				outputOff();
    661a:	0e 94 75 02 	call	0x4ea	; 0x4ea <outputOff>
				frame_timer_stop();
    661e:	0e 94 76 45 	call	0x8aec	; 0x8aec <frame_timer_stop>
		
				GTimer_unRegisterCB(autotune_overvolt_handler);
    6622:	80 91 3e 20 	lds	r24, 0x203E	; 0x80203e <autotune_overvolt_handler>
    6626:	0e 94 9b 22 	call	0x4536	; 0x4536 <GTimer_unRegisterCB>
				autotune_overvolt_handler = 0xff;
    662a:	8f ef       	ldi	r24, 0xFF	; 255
    662c:	80 93 3e 20 	sts	0x203E, r24	; 0x80203e <autotune_overvolt_handler>
		
				GTimer_unRegisterCB(autotune_verify_handler);
    6630:	80 91 3d 20 	lds	r24, 0x203D	; 0x80203d <autotune_verify_handler>
    6634:	0e 94 9b 22 	call	0x4536	; 0x4536 <GTimer_unRegisterCB>
				autotune_verify_handler = 0xff;
    6638:	8f ef       	ldi	r24, 0xFF	; 255
    663a:	80 93 3d 20 	sts	0x203D, r24	; 0x80203d <autotune_verify_handler>
		
				do
				{
					// Wait until RTC is not busy.
				} while ( INTERLOCK_TIMER.STATUS & RTC_SYNCBUSY_bm );
    663e:	80 e0       	ldi	r24, 0x00	; 0
    6640:	94 e0       	ldi	r25, 0x04	; 4
    6642:	fc 01       	movw	r30, r24
    6644:	81 81       	ldd	r24, Z+1	; 0x01
    6646:	88 2f       	mov	r24, r24
    6648:	90 e0       	ldi	r25, 0x00	; 0
    664a:	81 70       	andi	r24, 0x01	; 1
    664c:	99 27       	eor	r25, r25
    664e:	89 2b       	or	r24, r25
    6650:	b1 f7       	brne	.-20     	; 0x663e <main+0x47e>
				rtc_interlock_timer_stop();
    6652:	0e 94 1d 46 	call	0x8c3a	; 0x8c3a <rtc_interlock_timer_stop>
				// In night save make sure soft Interlock is disabled
				config_parameters.config_soft_interlock = SOFT_INTERLOCK_DISABLE;				
    6656:	10 92 3b 26 	sts	0x263B, r1	; 0x80263b <config_parameters+0x32>
    665a:	10 92 3c 26 	sts	0x263C, r1	; 0x80263c <config_parameters+0x33>
			}
#endif // end evolveStore				
#if PWM_DURING_INTER
#if EVOLVESTORE
			if((!config_parameters.nightsave))
    665e:	80 91 29 26 	lds	r24, 0x2629	; 0x802629 <config_parameters+0x20>
    6662:	90 91 2a 26 	lds	r25, 0x262A	; 0x80262a <config_parameters+0x21>
    6666:	89 2b       	or	r24, r25
    6668:	49 f5       	brne	.+82     	; 0x66bc <main+0x4fc>
			{
#endif
			// If interlock is enabled and interlock pin is high (non-active state)
			// allow the VPA rail to continue to charge. This will allow the rail 
			// voltage to be at the defined level when interlock signal is received
			intlk_signal_state = PORTE.IN;
    666a:	80 e8       	ldi	r24, 0x80	; 128
    666c:	96 e0       	ldi	r25, 0x06	; 6
    666e:	fc 01       	movw	r30, r24
    6670:	80 85       	ldd	r24, Z+8	; 0x08
    6672:	8e 83       	std	Y+6, r24	; 0x06
			// Take Soft interlock into consideration
			if((((intlk_signal_state & (INTERLOCK_PIN)) == INTERLOCK_PIN) &&
    6674:	8e 81       	ldd	r24, Y+6	; 0x06
    6676:	88 2f       	mov	r24, r24
    6678:	90 e0       	ldi	r25, 0x00	; 0
    667a:	84 70       	andi	r24, 0x04	; 4
    667c:	99 27       	eor	r25, r25
    667e:	89 2b       	or	r24, r25
    6680:	e9 f0       	breq	.+58     	; 0x66bc <main+0x4fc>
			( SOFT_INTERLOCK_DISABLE == config_parameters.config_soft_interlock) ) &&
    6682:	80 91 3b 26 	lds	r24, 0x263B	; 0x80263b <config_parameters+0x32>
    6686:	90 91 3c 26 	lds	r25, 0x263C	; 0x80263c <config_parameters+0x33>
			// If interlock is enabled and interlock pin is high (non-active state)
			// allow the VPA rail to continue to charge. This will allow the rail 
			// voltage to be at the defined level when interlock signal is received
			intlk_signal_state = PORTE.IN;
			// Take Soft interlock into consideration
			if((((intlk_signal_state & (INTERLOCK_PIN)) == INTERLOCK_PIN) &&
    668a:	89 2b       	or	r24, r25
    668c:	b9 f4       	brne	.+46     	; 0x66bc <main+0x4fc>
			( SOFT_INTERLOCK_DISABLE == config_parameters.config_soft_interlock) ) &&
			(config_parameters.intlk_enable))
    668e:	80 91 23 26 	lds	r24, 0x2623	; 0x802623 <config_parameters+0x1a>
    6692:	90 91 24 26 	lds	r25, 0x2624	; 0x802624 <config_parameters+0x1b>
			// allow the VPA rail to continue to charge. This will allow the rail 
			// voltage to be at the defined level when interlock signal is received
			intlk_signal_state = PORTE.IN;
			// Take Soft interlock into consideration
			if((((intlk_signal_state & (INTERLOCK_PIN)) == INTERLOCK_PIN) &&
			( SOFT_INTERLOCK_DISABLE == config_parameters.config_soft_interlock) ) &&
    6696:	89 2b       	or	r24, r25
    6698:	89 f0       	breq	.+34     	; 0x66bc <main+0x4fc>
			(config_parameters.intlk_enable))
			{
				// keep the VPA rail charged up during interlock
				vpa_result = PORTA.IN;
    669a:	80 e0       	ldi	r24, 0x00	; 0
    669c:	96 e0       	ldi	r25, 0x06	; 6
    669e:	fc 01       	movw	r30, r24
    66a0:	80 85       	ldd	r24, Z+8	; 0x08
    66a2:	8d 83       	std	Y+5, r24	; 0x05
				
				// If the VPA monitor signal is low do not start the PWM VPA
				// charging output. There could be an issue with the TX circuit
				// not allowing the VPA to drain off.
				if((vpa_result & (VPA_MAX_PIN)) == VPA_MAX_PIN)
    66a4:	8d 81       	ldd	r24, Y+5	; 0x05
    66a6:	88 2f       	mov	r24, r24
    66a8:	90 e0       	ldi	r25, 0x00	; 0
    66aa:	88 70       	andi	r24, 0x08	; 8
    66ac:	99 27       	eor	r25, r25
    66ae:	89 2b       	or	r24, r25
    66b0:	19 f0       	breq	.+6      	; 0x66b8 <main+0x4f8>
				{
					pwm_start();
    66b2:	0e 94 a0 45 	call	0x8b40	; 0x8b40 <pwm_start>
    66b6:	02 c0       	rjmp	.+4      	; 0x66bc <main+0x4fc>
				}
				else
				{
					pwm_stop();
    66b8:	0e 94 c2 45 	call	0x8b84	; 0x8b84 <pwm_stop>
				TEST_PORT.OUTCLR = TEST_PIN;
#endif
			}
#endif			

			if(CPiD_HW_flag)  /* Thoralite */
    66bc:	80 91 ac 22 	lds	r24, 0x22AC	; 0x8022ac <CPiD_HW_flag>
    66c0:	88 23       	and	r24, r24
    66c2:	09 f4       	brne	.+2      	; 0x66c6 <main+0x506>
    66c4:	af c0       	rjmp	.+350    	; 0x6824 <main+0x664>
			{
				// If there is either a overvoltage (ant_fault) or mistune condition and this
				// feature is selected for the GPO, indication the condition to the user.
				// When the error clears, clear the active condition for the relay.
				if((config_parameters.ant_fault) || (config_parameters.ant_tune_mistune_ind))
    66c6:	80 91 17 26 	lds	r24, 0x2617	; 0x802617 <config_parameters+0xe>
    66ca:	90 91 18 26 	lds	r25, 0x2618	; 0x802618 <config_parameters+0xf>
    66ce:	89 2b       	or	r24, r25
    66d0:	31 f4       	brne	.+12     	; 0x66de <main+0x51e>
    66d2:	80 91 19 26 	lds	r24, 0x2619	; 0x802619 <config_parameters+0x10>
    66d6:	90 91 1a 26 	lds	r25, 0x261A	; 0x80261a <config_parameters+0x11>
    66da:	89 2b       	or	r24, r25
    66dc:	29 f0       	breq	.+10     	; 0x66e8 <main+0x528>
				{
					processGpoPin(GPO_ERROR_OUTPUT, GPO_SET);
    66de:	61 e0       	ldi	r22, 0x01	; 1
    66e0:	84 e0       	ldi	r24, 0x04	; 4
    66e2:	0e 94 2f 37 	call	0x6e5e	; 0x6e5e <processGpoPin>
    66e6:	04 c0       	rjmp	.+8      	; 0x66f0 <main+0x530>
				}
				else
				{
					processGpoPin(GPO_ERROR_OUTPUT, GPO_CLEAR);
    66e8:	60 e0       	ldi	r22, 0x00	; 0
    66ea:	84 e0       	ldi	r24, 0x04	; 4
    66ec:	0e 94 2f 37 	call	0x6e5e	; 0x6e5e <processGpoPin>
				}
				
				// Check for either force deactivation or keyswitch feature for
				// the GPI pin
				if(GPI_DEACT_INPUT == getConfigInfo(CONFIG_GPI_APP))
    66f0:	82 e1       	ldi	r24, 0x12	; 18
    66f2:	90 e0       	ldi	r25, 0x00	; 0
    66f4:	0e 94 80 47 	call	0x8f00	; 0x8f00 <getConfigInfo>
    66f8:	01 97       	sbiw	r24, 0x01	; 1
    66fa:	09 f0       	breq	.+2      	; 0x66fe <main+0x53e>
    66fc:	40 c0       	rjmp	.+128    	; 0x677e <main+0x5be>
				{
					//GPI_pin_state = PORTF.IN;
					//if((GPI_pin_state & (GPI_PIN)) == 0)  // active state
					if(GPI_activeState())
    66fe:	0e 94 74 37 	call	0x6ee8	; 0x6ee8 <GPI_activeState>
    6702:	88 23       	and	r24, r24
    6704:	09 f4       	brne	.+2      	; 0x6708 <main+0x548>
    6706:	8e c0       	rjmp	.+284    	; 0x6824 <main+0x664>
					{
						// We need to change to a mode which will deact tags
						// if in the verify mode
						if(config_parameters.mode_ind == DEACT_VERIFY)
    6708:	80 91 25 26 	lds	r24, 0x2625	; 0x802625 <config_parameters+0x1c>
    670c:	90 91 26 26 	lds	r25, 0x2626	; 0x802626 <config_parameters+0x1d>
    6710:	03 97       	sbiw	r24, 0x03	; 3
    6712:	59 f4       	brne	.+22     	; 0x672a <main+0x56a>
						{
							setDeactMode(DEACT_MODE6, config_parameters.enable_tx_2);
    6714:	80 91 11 26 	lds	r24, 0x2611	; 0x802611 <config_parameters+0x8>
    6718:	90 91 12 26 	lds	r25, 0x2612	; 0x802612 <config_parameters+0x9>
    671c:	68 2f       	mov	r22, r24
    671e:	82 e0       	ldi	r24, 0x02	; 2
    6720:	0e 94 b9 26 	call	0x4d72	; 0x4d72 <setDeactMode>
							GPI_mode_change = 1;
    6724:	81 e0       	ldi	r24, 0x01	; 1
    6726:	80 93 08 26 	sts	0x2608, r24	; 0x802608 <GPI_mode_change>
						}

						sounderOff();
    672a:	0e 94 57 02 	call	0x4ae	; 0x4ae <sounderOff>
						outputOff();
    672e:	0e 94 75 02 	call	0x4ea	; 0x4ea <outputOff>
						processInterlock();
    6732:	0e 94 2d 2b 	call	0x565a	; 0x565a <processInterlock>

						frame_timer_start();
    6736:	0e 94 67 45 	call	0x8ace	; 0x8ace <frame_timer_start>

						// if the interlock is enabled and the interlock pin is high or if the normal
						// operating mode is verify mode use the interlock timer to either disable
						// TX/RX cycles or restore the original deactivation mode
						intlk_signal_state = PORTE.IN;
    673a:	80 e8       	ldi	r24, 0x80	; 128
    673c:	96 e0       	ldi	r25, 0x06	; 6
    673e:	fc 01       	movw	r30, r24
    6740:	80 85       	ldd	r24, Z+8	; 0x08
    6742:	8e 83       	std	Y+6, r24	; 0x06
						if((((config_parameters.intlk_enable) &&
    6744:	80 91 23 26 	lds	r24, 0x2623	; 0x802623 <config_parameters+0x1a>
    6748:	90 91 24 26 	lds	r25, 0x2624	; 0x802624 <config_parameters+0x1b>
    674c:	89 2b       	or	r24, r25
    674e:	69 f0       	breq	.+26     	; 0x676a <main+0x5aa>
						(((intlk_signal_state & (INTERLOCK_PIN)) == INTERLOCK_PIN) &&
    6750:	8e 81       	ldd	r24, Y+6	; 0x06
    6752:	88 2f       	mov	r24, r24
    6754:	90 e0       	ldi	r25, 0x00	; 0
    6756:	84 70       	andi	r24, 0x04	; 4
    6758:	99 27       	eor	r25, r25

						// if the interlock is enabled and the interlock pin is high or if the normal
						// operating mode is verify mode use the interlock timer to either disable
						// TX/RX cycles or restore the original deactivation mode
						intlk_signal_state = PORTE.IN;
						if((((config_parameters.intlk_enable) &&
    675a:	89 2b       	or	r24, r25
    675c:	31 f0       	breq	.+12     	; 0x676a <main+0x5aa>
						(((intlk_signal_state & (INTERLOCK_PIN)) == INTERLOCK_PIN) &&
						( SOFT_INTERLOCK_DISABLE == config_parameters.config_soft_interlock))))
    675e:	80 91 3b 26 	lds	r24, 0x263B	; 0x80263b <config_parameters+0x32>
    6762:	90 91 3c 26 	lds	r25, 0x263C	; 0x80263c <config_parameters+0x33>
						// if the interlock is enabled and the interlock pin is high or if the normal
						// operating mode is verify mode use the interlock timer to either disable
						// TX/RX cycles or restore the original deactivation mode
						intlk_signal_state = PORTE.IN;
						if((((config_parameters.intlk_enable) &&
						(((intlk_signal_state & (INTERLOCK_PIN)) == INTERLOCK_PIN) &&
    6766:	89 2b       	or	r24, r25
    6768:	29 f0       	breq	.+10     	; 0x6774 <main+0x5b4>
						( SOFT_INTERLOCK_DISABLE == config_parameters.config_soft_interlock))))
						|| (GPI_mode_change))
    676a:	80 91 08 26 	lds	r24, 0x2608	; 0x802608 <GPI_mode_change>
    676e:	88 23       	and	r24, r24
    6770:	09 f4       	brne	.+2      	; 0x6774 <main+0x5b4>
    6772:	58 c0       	rjmp	.+176    	; 0x6824 <main+0x664>
						{
							rtc_interlock_timer_stop();
    6774:	0e 94 1d 46 	call	0x8c3a	; 0x8c3a <rtc_interlock_timer_stop>
							rtc_interlock_timer_start();
    6778:	0e 94 05 46 	call	0x8c0a	; 0x8c0a <rtc_interlock_timer_start>
    677c:	53 c0       	rjmp	.+166    	; 0x6824 <main+0x664>
						}
					}
				}
				else if(GPI_SWITCH_INPUT == getConfigInfo(CONFIG_GPI_APP))
    677e:	82 e1       	ldi	r24, 0x12	; 18
    6780:	90 e0       	ldi	r25, 0x00	; 0
    6782:	0e 94 80 47 	call	0x8f00	; 0x8f00 <getConfigInfo>
    6786:	02 97       	sbiw	r24, 0x02	; 2
    6788:	09 f0       	breq	.+2      	; 0x678c <main+0x5cc>
    678a:	4c c0       	rjmp	.+152    	; 0x6824 <main+0x664>
				{
					//GPI_pin_state = PORTF.IN;
					//if((GPI_pin_state & (GPI_PIN)) == 0)  // active state
					if(GPI_activeState())
    678c:	0e 94 74 37 	call	0x6ee8	; 0x6ee8 <GPI_activeState>
    6790:	88 23       	and	r24, r24
    6792:	19 f1       	breq	.+70     	; 0x67da <main+0x61a>
					{
						sounderOff();
    6794:	0e 94 57 02 	call	0x4ae	; 0x4ae <sounderOff>
						outputOff();
    6798:	0e 94 75 02 	call	0x4ea	; 0x4ea <outputOff>
						
						// If the output relay for GPO is active when the keyswitch is pressed
						// make sure to put relays back to non active state.
						if((GPO_PRI_SOUND_OUTPUT == getConfigInfo(CONFIG_GPO_APP)) ||
    679c:	84 e1       	ldi	r24, 0x14	; 20
    679e:	90 e0       	ldi	r25, 0x00	; 0
    67a0:	0e 94 80 47 	call	0x8f00	; 0x8f00 <getConfigInfo>
    67a4:	89 2b       	or	r24, r25
    67a6:	61 f0       	breq	.+24     	; 0x67c0 <main+0x600>
							(GPO_PRI_NO_SOUND_OUTPUT == getConfigInfo(CONFIG_GPO_APP)) ||
    67a8:	84 e1       	ldi	r24, 0x14	; 20
    67aa:	90 e0       	ldi	r25, 0x00	; 0
    67ac:	0e 94 80 47 	call	0x8f00	; 0x8f00 <getConfigInfo>
						sounderOff();
						outputOff();
						
						// If the output relay for GPO is active when the keyswitch is pressed
						// make sure to put relays back to non active state.
						if((GPO_PRI_SOUND_OUTPUT == getConfigInfo(CONFIG_GPO_APP)) ||
    67b0:	01 97       	sbiw	r24, 0x01	; 1
    67b2:	31 f0       	breq	.+12     	; 0x67c0 <main+0x600>
							(GPO_PRI_NO_SOUND_OUTPUT == getConfigInfo(CONFIG_GPO_APP)) ||
							(GPO_SEC_OUTPUT == getConfigInfo(CONFIG_GPO_APP)))
    67b4:	84 e1       	ldi	r24, 0x14	; 20
    67b6:	90 e0       	ldi	r25, 0x00	; 0
    67b8:	0e 94 80 47 	call	0x8f00	; 0x8f00 <getConfigInfo>
						outputOff();
						
						// If the output relay for GPO is active when the keyswitch is pressed
						// make sure to put relays back to non active state.
						if((GPO_PRI_SOUND_OUTPUT == getConfigInfo(CONFIG_GPO_APP)) ||
							(GPO_PRI_NO_SOUND_OUTPUT == getConfigInfo(CONFIG_GPO_APP)) ||
    67bc:	02 97       	sbiw	r24, 0x02	; 2
    67be:	31 f4       	brne	.+12     	; 0x67cc <main+0x60c>
							(GPO_SEC_OUTPUT == getConfigInfo(CONFIG_GPO_APP)))
						{
							GPOoutputOff(getConfigInfo(CONFIG_GPO_STATE));
    67c0:	85 e1       	ldi	r24, 0x15	; 21
    67c2:	90 e0       	ldi	r25, 0x00	; 0
    67c4:	0e 94 80 47 	call	0x8f00	; 0x8f00 <getConfigInfo>
    67c8:	0e 94 86 02 	call	0x50c	; 0x50c <GPOoutputOff>
						}
						
						frame_timer_stop();
    67cc:	0e 94 76 45 	call	0x8aec	; 0x8aec <frame_timer_stop>
						interlockLEDOn();
    67d0:	0e 94 d9 04 	call	0x9b2	; 0x9b2 <interlockLEDOn>
						GPI_arm_switch = 1;
    67d4:	81 e0       	ldi	r24, 0x01	; 1
    67d6:	8b 83       	std	Y+3, r24	; 0x03
    67d8:	25 c0       	rjmp	.+74     	; 0x6824 <main+0x664>
					}
					else
					{
						if(GPI_arm_switch)  // button was released
    67da:	8b 81       	ldd	r24, Y+3	; 0x03
    67dc:	88 23       	and	r24, r24
    67de:	11 f1       	breq	.+68     	; 0x6824 <main+0x664>
						{
							GPI_arm_switch = 0;
    67e0:	1b 82       	std	Y+3, r1	; 0x03
							
							intlk_signal_state = PORTE.IN;
    67e2:	80 e8       	ldi	r24, 0x80	; 128
    67e4:	96 e0       	ldi	r25, 0x06	; 6
    67e6:	fc 01       	movw	r30, r24
    67e8:	80 85       	ldd	r24, Z+8	; 0x08
    67ea:	8e 83       	std	Y+6, r24	; 0x06
							if(!((config_parameters.intlk_enable) &&
    67ec:	80 91 23 26 	lds	r24, 0x2623	; 0x802623 <config_parameters+0x1a>
    67f0:	90 91 24 26 	lds	r25, 0x2624	; 0x802624 <config_parameters+0x1b>
    67f4:	89 2b       	or	r24, r25
    67f6:	69 f0       	breq	.+26     	; 0x6812 <main+0x652>
							(((intlk_signal_state & (INTERLOCK_PIN)) == INTERLOCK_PIN) &&
    67f8:	8e 81       	ldd	r24, Y+6	; 0x06
    67fa:	88 2f       	mov	r24, r24
    67fc:	90 e0       	ldi	r25, 0x00	; 0
    67fe:	84 70       	andi	r24, 0x04	; 4
    6800:	99 27       	eor	r25, r25
						if(GPI_arm_switch)  // button was released
						{
							GPI_arm_switch = 0;
							
							intlk_signal_state = PORTE.IN;
							if(!((config_parameters.intlk_enable) &&
    6802:	89 2b       	or	r24, r25
    6804:	31 f0       	breq	.+12     	; 0x6812 <main+0x652>
							(((intlk_signal_state & (INTERLOCK_PIN)) == INTERLOCK_PIN) &&
							( SOFT_INTERLOCK_DISABLE == config_parameters.config_soft_interlock))))
    6806:	80 91 3b 26 	lds	r24, 0x263B	; 0x80263b <config_parameters+0x32>
    680a:	90 91 3c 26 	lds	r25, 0x263C	; 0x80263c <config_parameters+0x33>
						{
							GPI_arm_switch = 0;
							
							intlk_signal_state = PORTE.IN;
							if(!((config_parameters.intlk_enable) &&
							(((intlk_signal_state & (INTERLOCK_PIN)) == INTERLOCK_PIN) &&
    680e:	89 2b       	or	r24, r25
    6810:	29 f0       	breq	.+10     	; 0x681c <main+0x65c>
							( SOFT_INTERLOCK_DISABLE == config_parameters.config_soft_interlock))))
							{
								frame_timer_start();
    6812:	0e 94 67 45 	call	0x8ace	; 0x8ace <frame_timer_start>
								interlockLEDOff();
    6816:	0e 94 e9 04 	call	0x9d2	; 0x9d2 <interlockLEDOff>
    681a:	04 c0       	rjmp	.+8      	; 0x6824 <main+0x664>
							}
							else
							{
								frame_timer_stop();
    681c:	0e 94 76 45 	call	0x8aec	; 0x8aec <frame_timer_stop>
								interlockLEDOn();
    6820:	0e 94 d9 04 	call	0x9b2	; 0x9b2 <interlockLEDOn>
			}
			
			// An interlock signal has been received, wait for the signal to go high
			// before starting the interlock timer. This also allows some denouncing 
			// for mechanical switching
			if((start_intlk_timer) && (CPiD_HW_flag))  /* Thoralite */
    6824:	80 91 d5 25 	lds	r24, 0x25D5	; 0x8025d5 <start_intlk_timer>
    6828:	88 23       	and	r24, r24
    682a:	d1 f0       	breq	.+52     	; 0x6860 <main+0x6a0>
    682c:	80 91 ac 22 	lds	r24, 0x22AC	; 0x8022ac <CPiD_HW_flag>
    6830:	88 23       	and	r24, r24
    6832:	b1 f0       	breq	.+44     	; 0x6860 <main+0x6a0>
			{
#if 0
				TEST2_PORT.OUTSET = TEST2_PIN;
#endif
				intlk_signal_state = PORTE.IN;
    6834:	80 e8       	ldi	r24, 0x80	; 128
    6836:	96 e0       	ldi	r25, 0x06	; 6
    6838:	fc 01       	movw	r30, r24
    683a:	80 85       	ldd	r24, Z+8	; 0x08
    683c:	8e 83       	std	Y+6, r24	; 0x06
				if(((intlk_signal_state & (INTERLOCK_PIN)) == INTERLOCK_PIN) &&
    683e:	8e 81       	ldd	r24, Y+6	; 0x06
    6840:	88 2f       	mov	r24, r24
    6842:	90 e0       	ldi	r25, 0x00	; 0
    6844:	84 70       	andi	r24, 0x04	; 4
    6846:	99 27       	eor	r25, r25
    6848:	89 2b       	or	r24, r25
    684a:	51 f0       	breq	.+20     	; 0x6860 <main+0x6a0>
				(SOFT_INTERLOCK_DISABLE == config_parameters.config_soft_interlock))
    684c:	80 91 3b 26 	lds	r24, 0x263B	; 0x80263b <config_parameters+0x32>
    6850:	90 91 3c 26 	lds	r25, 0x263C	; 0x80263c <config_parameters+0x33>
			{
#if 0
				TEST2_PORT.OUTSET = TEST2_PIN;
#endif
				intlk_signal_state = PORTE.IN;
				if(((intlk_signal_state & (INTERLOCK_PIN)) == INTERLOCK_PIN) &&
    6854:	89 2b       	or	r24, r25
    6856:	21 f4       	brne	.+8      	; 0x6860 <main+0x6a0>
				(SOFT_INTERLOCK_DISABLE == config_parameters.config_soft_interlock))
				{
					start_intlk_timer = 0;
    6858:	10 92 d5 25 	sts	0x25D5, r1	; 0x8025d5 <start_intlk_timer>
					rtc_interlock_timer_start();
    685c:	0e 94 05 46 	call	0x8c0a	; 0x8c0a <rtc_interlock_timer_start>
#endif
			}
			
			// a scheduled tuning verification has occurred by the timer expiring
			// and exec a callback function to set this flag.	
			if(AUTOTUNE_VERIFY_EXECUTE == autotune_verify_flag)
    6860:	80 91 cf 22 	lds	r24, 0x22CF	; 0x8022cf <autotune_verify_flag>
    6864:	81 30       	cpi	r24, 0x01	; 1
    6866:	79 f5       	brne	.+94     	; 0x68c6 <main+0x706>
#if 0
				TEST_PORT.OUTSET = TEST_PIN;
#endif
				// if auto or manual tuning is selected by the DMS and the mode 
				// is not verify mode, start the verify tuning process.
				if(!(config_parameters.mode_ind == DEACT_VERIFY))
    6868:	80 91 25 26 	lds	r24, 0x2625	; 0x802625 <config_parameters+0x1c>
    686c:	90 91 26 26 	lds	r25, 0x2626	; 0x802626 <config_parameters+0x1d>
    6870:	03 97       	sbiw	r24, 0x03	; 3
    6872:	29 f1       	breq	.+74     	; 0x68be <main+0x6fe>
				{
					intlk_signal_state = PORTE.IN;
    6874:	80 e8       	ldi	r24, 0x80	; 128
    6876:	96 e0       	ldi	r25, 0x06	; 6
    6878:	fc 01       	movw	r30, r24
    687a:	80 85       	ldd	r24, Z+8	; 0x08
    687c:	8e 83       	std	Y+6, r24	; 0x06

					if((config_parameters.intlk_enable == 0) ||
    687e:	80 91 23 26 	lds	r24, 0x2623	; 0x802623 <config_parameters+0x1a>
    6882:	90 91 24 26 	lds	r25, 0x2624	; 0x802624 <config_parameters+0x1b>
    6886:	89 2b       	or	r24, r25
    6888:	99 f0       	breq	.+38     	; 0x68b0 <main+0x6f0>
					((config_parameters.intlk_enable) &&
    688a:	80 91 23 26 	lds	r24, 0x2623	; 0x802623 <config_parameters+0x1a>
    688e:	90 91 24 26 	lds	r25, 0x2624	; 0x802624 <config_parameters+0x1b>
				// is not verify mode, start the verify tuning process.
				if(!(config_parameters.mode_ind == DEACT_VERIFY))
				{
					intlk_signal_state = PORTE.IN;

					if((config_parameters.intlk_enable == 0) ||
    6892:	89 2b       	or	r24, r25
    6894:	a1 f0       	breq	.+40     	; 0x68be <main+0x6fe>
					((config_parameters.intlk_enable) &&
					(((intlk_signal_state & (INTERLOCK_PIN)) == 0) ||
    6896:	8e 81       	ldd	r24, Y+6	; 0x06
    6898:	88 2f       	mov	r24, r24
    689a:	90 e0       	ldi	r25, 0x00	; 0
    689c:	84 70       	andi	r24, 0x04	; 4
    689e:	99 27       	eor	r25, r25
				if(!(config_parameters.mode_ind == DEACT_VERIFY))
				{
					intlk_signal_state = PORTE.IN;

					if((config_parameters.intlk_enable == 0) ||
					((config_parameters.intlk_enable) &&
    68a0:	89 2b       	or	r24, r25
    68a2:	31 f0       	breq	.+12     	; 0x68b0 <main+0x6f0>
					(((intlk_signal_state & (INTERLOCK_PIN)) == 0) ||
					( SOFT_INTERLOCK_DISABLE != config_parameters.config_soft_interlock))))
    68a4:	80 91 3b 26 	lds	r24, 0x263B	; 0x80263b <config_parameters+0x32>
    68a8:	90 91 3c 26 	lds	r25, 0x263C	; 0x80263c <config_parameters+0x33>
				{
					intlk_signal_state = PORTE.IN;

					if((config_parameters.intlk_enable == 0) ||
					((config_parameters.intlk_enable) &&
					(((intlk_signal_state & (INTERLOCK_PIN)) == 0) ||
    68ac:	89 2b       	or	r24, r25
    68ae:	39 f0       	breq	.+14     	; 0x68be <main+0x6fe>
					( SOFT_INTERLOCK_DISABLE != config_parameters.config_soft_interlock))))
					{
						// signals auto tune to compare this measured value with the
						// originally started value
						autotune_verify_started = 1;
    68b0:	81 e0       	ldi	r24, 0x01	; 1
    68b2:	80 93 d0 22 	sts	0x22D0, r24	; 0x8022d0 <autotune_verify_started>
						startAutoTune(MANUAL_TUNE, NORMAL_MODE);
    68b6:	60 e0       	ldi	r22, 0x00	; 0
    68b8:	80 e0       	ldi	r24, 0x00	; 0
    68ba:	0e 94 7f 08 	call	0x10fe	; 0x10fe <startAutoTune>
				}
#if 0				
				TEST_PORT.OUTCLR = TEST_PIN;
#endif
				
				autotune_verify_flag = AUTOTUNE_VERIFY_FREQ_COUNTING;  // Execute the measure and correct frequency logic in the next session
    68be:	82 e0       	ldi	r24, 0x02	; 2
    68c0:	80 93 cf 22 	sts	0x22CF, r24	; 0x8022cf <autotune_verify_flag>
    68c4:	49 c0       	rjmp	.+146    	; 0x6958 <main+0x798>

			}
			else if(AUTOTUNE_VERIFY_FREQ_COUNTING == autotune_verify_flag)
    68c6:	80 91 cf 22 	lds	r24, 0x22CF	; 0x8022cf <autotune_verify_flag>
    68ca:	82 30       	cpi	r24, 0x02	; 2
    68cc:	09 f0       	breq	.+2      	; 0x68d0 <main+0x710>
    68ce:	44 c0       	rjmp	.+136    	; 0x6958 <main+0x798>
			{
				freq_counter_enabled = 1;
    68d0:	81 e0       	ldi	r24, 0x01	; 1
    68d2:	80 93 e0 25 	sts	0x25E0, r24	; 0x8025e0 <freq_counter_enabled>
				// Stop the frame timer since it will interferer with the auto tuning process
				frame_timer_stop();
    68d6:	0e 94 76 45 	call	0x8aec	; 0x8aec <frame_timer_stop>
#if 0
				TEST_PORT.OUTSET = TEST_PIN;				
#endif
				dac_write_data(2);
    68da:	82 e0       	ldi	r24, 0x02	; 2
    68dc:	0e 94 f7 07 	call	0xfee	; 0xfee <dac_write_data>
				// measure and correct frequency
				measure_and_correct_frequency( );
    68e0:	0e 94 aa 21 	call	0x4354	; 0x4354 <measure_and_correct_frequency>
#if 0
				TEST_PORT.OUTCLR = TEST_PIN;
#endif
				dac_write_data(0);
    68e4:	80 e0       	ldi	r24, 0x00	; 0
    68e6:	0e 94 f7 07 	call	0xfee	; 0xfee <dac_write_data>
				freq_counter_enabled = 0;
    68ea:	10 92 e0 25 	sts	0x25E0, r1	; 0x8025e0 <freq_counter_enabled>
				
				// reset flag for next session
				autotune_verify_flag = AUTOTUNE_VERIFY_RESET;
    68ee:	10 92 cf 22 	sts	0x22CF, r1	; 0x8022cf <autotune_verify_flag>
				// Reset the timer back to original values
				GTimer_Refresh(autotune_verify_handler, G_TIMER_1H);  // original
    68f2:	80 91 3d 20 	lds	r24, 0x203D	; 0x80203d <autotune_verify_handler>
    68f6:	6c e0       	ldi	r22, 0x0C	; 12
    68f8:	0e 94 bc 22 	call	0x4578	; 0x4578 <GTimer_Refresh>
				//GTimer_Refresh(autotune_verify_handler, G_TIMER_30S);
				// Start the frame timer again
				gDACIndexLoaded = 0;
    68fc:	10 92 74 26 	sts	0x2674, r1	; 0x802674 <gDACIndexLoaded>
				
				if(!(config_parameters.intlk_enable))
    6900:	80 91 23 26 	lds	r24, 0x2623	; 0x802623 <config_parameters+0x1a>
    6904:	90 91 24 26 	lds	r25, 0x2624	; 0x802624 <config_parameters+0x1b>
    6908:	89 2b       	or	r24, r25
    690a:	19 f4       	brne	.+6      	; 0x6912 <main+0x752>
				{
					frame_timer_start();
    690c:	0e 94 67 45 	call	0x8ace	; 0x8ace <frame_timer_start>
    6910:	23 c0       	rjmp	.+70     	; 0x6958 <main+0x798>
				}
				else // interlock enabled
				{
					// This should fix the issue with starting the frame when
					// the interlock signal is grounded during power up.
					intlk_signal_state = PORTE.IN;
    6912:	80 e8       	ldi	r24, 0x80	; 128
    6914:	96 e0       	ldi	r25, 0x06	; 6
    6916:	fc 01       	movw	r30, r24
    6918:	80 85       	ldd	r24, Z+8	; 0x08
    691a:	8e 83       	std	Y+6, r24	; 0x06
					if(((intlk_signal_state & (INTERLOCK_PIN)) == 0) ||
    691c:	8e 81       	ldd	r24, Y+6	; 0x06
    691e:	88 2f       	mov	r24, r24
    6920:	90 e0       	ldi	r25, 0x00	; 0
    6922:	84 70       	andi	r24, 0x04	; 4
    6924:	99 27       	eor	r25, r25
    6926:	89 2b       	or	r24, r25
    6928:	31 f0       	breq	.+12     	; 0x6936 <main+0x776>
					(SOFT_INTERLOCK_DISABLE != config_parameters.config_soft_interlock))
    692a:	80 91 3b 26 	lds	r24, 0x263B	; 0x80263b <config_parameters+0x32>
    692e:	90 91 3c 26 	lds	r25, 0x263C	; 0x80263c <config_parameters+0x33>
				else // interlock enabled
				{
					// This should fix the issue with starting the frame when
					// the interlock signal is grounded during power up.
					intlk_signal_state = PORTE.IN;
					if(((intlk_signal_state & (INTERLOCK_PIN)) == 0) ||
    6932:	89 2b       	or	r24, r25
    6934:	89 f0       	breq	.+34     	; 0x6958 <main+0x798>
					(SOFT_INTERLOCK_DISABLE != config_parameters.config_soft_interlock))
					{
						processInterlock();
    6936:	0e 94 2d 2b 	call	0x565a	; 0x565a <processInterlock>
						start_intlk_timer = 1;  // enable level monitoring in idle loop
    693a:	81 e0       	ldi	r24, 0x01	; 1
    693c:	80 93 d5 25 	sts	0x25D5, r24	; 0x8025d5 <start_intlk_timer>
						frame_timer_start();
    6940:	0e 94 67 45 	call	0x8ace	; 0x8ace <frame_timer_start>
						// If it is timed based Soft interlock
						if(SOFT_INTERLOCK_ENABLE_TIMED == config_parameters.config_soft_interlock)
    6944:	80 91 3b 26 	lds	r24, 0x263B	; 0x80263b <config_parameters+0x32>
    6948:	90 91 3c 26 	lds	r25, 0x263C	; 0x80263c <config_parameters+0x33>
    694c:	02 97       	sbiw	r24, 0x02	; 2
    694e:	21 f4       	brne	.+8      	; 0x6958 <main+0x798>
						{
							config_parameters.config_soft_interlock = SOFT_INTERLOCK_DISABLE;
    6950:	10 92 3b 26 	sts	0x263B, r1	; 0x80263b <config_parameters+0x32>
    6954:	10 92 3c 26 	sts	0x263C, r1	; 0x80263c <config_parameters+0x33>
			}
			
			// Perform overvoltage measurement.
			// Overvoltage is checked the first time within 30 seconds at power up.
			// After the first time it occurs every 30 minutes.
			if(autotune_overvoltmeas_flag)
    6958:	80 91 d1 22 	lds	r24, 0x22D1	; 0x8022d1 <autotune_overvoltmeas_flag>
    695c:	88 23       	and	r24, r24
    695e:	69 f1       	breq	.+90     	; 0x69ba <main+0x7fa>
			{
				intlk_signal_state = PORTE.IN;
    6960:	80 e8       	ldi	r24, 0x80	; 128
    6962:	96 e0       	ldi	r25, 0x06	; 6
    6964:	fc 01       	movw	r30, r24
    6966:	80 85       	ldd	r24, Z+8	; 0x08
    6968:	8e 83       	std	Y+6, r24	; 0x06
				if((config_parameters.intlk_enable == 0) ||
    696a:	80 91 23 26 	lds	r24, 0x2623	; 0x802623 <config_parameters+0x1a>
    696e:	90 91 24 26 	lds	r25, 0x2624	; 0x802624 <config_parameters+0x1b>
    6972:	89 2b       	or	r24, r25
    6974:	99 f0       	breq	.+38     	; 0x699c <main+0x7dc>
				((config_parameters.intlk_enable) &&
    6976:	80 91 23 26 	lds	r24, 0x2623	; 0x802623 <config_parameters+0x1a>
    697a:	90 91 24 26 	lds	r25, 0x2624	; 0x802624 <config_parameters+0x1b>
			// Overvoltage is checked the first time within 30 seconds at power up.
			// After the first time it occurs every 30 minutes.
			if(autotune_overvoltmeas_flag)
			{
				intlk_signal_state = PORTE.IN;
				if((config_parameters.intlk_enable == 0) ||
    697e:	89 2b       	or	r24, r25
    6980:	a9 f0       	breq	.+42     	; 0x69ac <main+0x7ec>
				((config_parameters.intlk_enable) &&
				(((intlk_signal_state & (INTERLOCK_PIN)) == 0) ||
    6982:	8e 81       	ldd	r24, Y+6	; 0x06
    6984:	88 2f       	mov	r24, r24
    6986:	90 e0       	ldi	r25, 0x00	; 0
    6988:	84 70       	andi	r24, 0x04	; 4
    698a:	99 27       	eor	r25, r25
			// After the first time it occurs every 30 minutes.
			if(autotune_overvoltmeas_flag)
			{
				intlk_signal_state = PORTE.IN;
				if((config_parameters.intlk_enable == 0) ||
				((config_parameters.intlk_enable) &&
    698c:	89 2b       	or	r24, r25
    698e:	31 f0       	breq	.+12     	; 0x699c <main+0x7dc>
				(((intlk_signal_state & (INTERLOCK_PIN)) == 0) ||
				( SOFT_INTERLOCK_DISABLE != config_parameters.config_soft_interlock))))
    6990:	80 91 3b 26 	lds	r24, 0x263B	; 0x80263b <config_parameters+0x32>
    6994:	90 91 3c 26 	lds	r25, 0x263C	; 0x80263c <config_parameters+0x33>
			if(autotune_overvoltmeas_flag)
			{
				intlk_signal_state = PORTE.IN;
				if((config_parameters.intlk_enable == 0) ||
				((config_parameters.intlk_enable) &&
				(((intlk_signal_state & (INTERLOCK_PIN)) == 0) ||
    6998:	89 2b       	or	r24, r25
    699a:	41 f0       	breq	.+16     	; 0x69ac <main+0x7ec>
				( SOFT_INTERLOCK_DISABLE != config_parameters.config_soft_interlock))))
				{
#if 0
					TEST_PORT.OUTSET = TEST_PIN;
#endif
					pwm_stop();
    699c:	0e 94 c2 45 	call	0x8b84	; 0x8b84 <pwm_stop>
					frame_timer_stop();
    69a0:	0e 94 76 45 	call	0x8aec	; 0x8aec <frame_timer_stop>
					//autotune_overvoltmeas_flag = 0;
					//GTimer_Refresh(autotune_overvolt_handler, G_TIMER_30M);
					//GTimer_Refresh(autotune_overvolt_handler, G_TIMER_30S);
					startAutoTune(MANUAL_TUNE, OVERVOLT_MODE);
    69a4:	62 e0       	ldi	r22, 0x02	; 2
    69a6:	80 e0       	ldi	r24, 0x00	; 0
    69a8:	0e 94 7f 08 	call	0x10fe	; 0x10fe <startAutoTune>
#if 0
					TEST_PORT.OUTCLR = TEST_PIN;
#endif
				}
				
				autotune_overvoltmeas_flag = 0;
    69ac:	10 92 d1 22 	sts	0x22D1, r1	; 0x8022d1 <autotune_overvoltmeas_flag>
				GTimer_Refresh(autotune_overvolt_handler, G_TIMER_30M);
    69b0:	80 91 3e 20 	lds	r24, 0x203E	; 0x80203e <autotune_overvolt_handler>
    69b4:	69 e0       	ldi	r22, 0x09	; 9
    69b6:	0e 94 bc 22 	call	0x4578	; 0x4578 <GTimer_Refresh>
			// since we assume that DMS is trying to communicate
			// So please implement all your functionality inside
			// this if and not inside the else part.
			// it will again be in non blocking read state after the DMS task is over.
#if EVOLVESTORE
			if (( 0x7E != messageBufferIn[0] ) &&  (0x7f/*0x7A*/ != messageBufferIn[0]) &&  (0x7A != messageBufferIn[0]))
    69ba:	80 91 40 26 	lds	r24, 0x2640	; 0x802640 <messageBufferIn>
    69be:	8e 37       	cpi	r24, 0x7E	; 126
    69c0:	69 f0       	breq	.+26     	; 0x69dc <main+0x81c>
    69c2:	80 91 40 26 	lds	r24, 0x2640	; 0x802640 <messageBufferIn>
    69c6:	8f 37       	cpi	r24, 0x7F	; 127
    69c8:	49 f0       	breq	.+18     	; 0x69dc <main+0x81c>
    69ca:	80 91 40 26 	lds	r24, 0x2640	; 0x802640 <messageBufferIn>
    69ce:	8a 37       	cpi	r24, 0x7A	; 122
    69d0:	29 f0       	breq	.+10     	; 0x69dc <main+0x81c>
#else
			if ( 0x7E != messageBufferIn[0] )
#endif
			{
				messageBufferIn[0] = dms_rs232_getchar_non_block();
    69d2:	0e 94 2b 3d 	call	0x7a56	; 0x7a56 <dms_rs232_getchar_non_block>
    69d6:	80 93 40 26 	sts	0x2640, r24	; 0x802640 <messageBufferIn>
    69da:	9e c1       	rjmp	.+828    	; 0x6d18 <main+0xb58>
			{
#if 0
				TEST_PORT.OUTTGL = TEST_PIN;
#endif
				// go into blocking mode
				messageBufferIn[i] = dms_rs232_getchar();
    69dc:	89 81       	ldd	r24, Y+1	; 0x01
    69de:	08 2f       	mov	r16, r24
    69e0:	10 e0       	ldi	r17, 0x00	; 0
    69e2:	0e 94 e6 3c 	call	0x79cc	; 0x79cc <dms_rs232_getchar>
    69e6:	28 2f       	mov	r18, r24
    69e8:	c8 01       	movw	r24, r16
    69ea:	80 5c       	subi	r24, 0xC0	; 192
    69ec:	99 4d       	sbci	r25, 0xD9	; 217
    69ee:	fc 01       	movw	r30, r24
    69f0:	20 83       	st	Z, r18
							
				if ( 0  == ( memcmp( messageBufferIn, startPattern, sizeof(startPattern) ) ) )
    69f2:	ce 01       	movw	r24, r28
    69f4:	08 96       	adiw	r24, 0x08	; 8
    69f6:	43 e0       	ldi	r20, 0x03	; 3
    69f8:	50 e0       	ldi	r21, 0x00	; 0
    69fa:	bc 01       	movw	r22, r24
    69fc:	80 e4       	ldi	r24, 0x40	; 64
    69fe:	96 e2       	ldi	r25, 0x26	; 38
    6a00:	0e 94 41 51 	call	0xa282	; 0xa282 <memcmp>
    6a04:	89 2b       	or	r24, r25
    6a06:	09 f0       	breq	.+2      	; 0x6a0a <main+0x84a>
    6a08:	dc c0       	rjmp	.+440    	; 0x6bc2 <main+0xa02>
				{
					// Disable alarm IO, PWM and interrupts before DMS session
					pwm_stop();
    6a0a:	0e 94 c2 45 	call	0x8b84	; 0x8b84 <pwm_stop>
					ledOff();
    6a0e:	0e 94 33 02 	call	0x466	; 0x466 <ledOff>
					sounderOff();
    6a12:	0e 94 57 02 	call	0x4ae	; 0x4ae <sounderOff>
					outputOff();
    6a16:	0e 94 75 02 	call	0x4ea	; 0x4ea <outputOff>
					frame_timer_stop();
    6a1a:	0e 94 76 45 	call	0x8aec	; 0x8aec <frame_timer_stop>
					// Disable the soft interlock
					config_parameters.config_soft_interlock = SOFT_INTERLOCK_DISABLE;
    6a1e:	10 92 3b 26 	sts	0x263B, r1	; 0x80263b <config_parameters+0x32>
    6a22:	10 92 3c 26 	sts	0x263C, r1	; 0x80263c <config_parameters+0x33>
					
					GTimer_unRegisterCB(autotune_overvolt_handler);
    6a26:	80 91 3e 20 	lds	r24, 0x203E	; 0x80203e <autotune_overvolt_handler>
    6a2a:	0e 94 9b 22 	call	0x4536	; 0x4536 <GTimer_unRegisterCB>
					autotune_overvolt_handler = 0xff;
    6a2e:	8f ef       	ldi	r24, 0xFF	; 255
    6a30:	80 93 3e 20 	sts	0x203E, r24	; 0x80203e <autotune_overvolt_handler>
					
					do
					{
						// Wait until RTC is not busy.
					} while ( INTERLOCK_TIMER.STATUS & RTC_SYNCBUSY_bm );
    6a34:	80 e0       	ldi	r24, 0x00	; 0
    6a36:	94 e0       	ldi	r25, 0x04	; 4
    6a38:	fc 01       	movw	r30, r24
    6a3a:	81 81       	ldd	r24, Z+1	; 0x01
    6a3c:	88 2f       	mov	r24, r24
    6a3e:	90 e0       	ldi	r25, 0x00	; 0
    6a40:	81 70       	andi	r24, 0x01	; 1
    6a42:	99 27       	eor	r25, r25
    6a44:	89 2b       	or	r24, r25
    6a46:	b1 f7       	brne	.-20     	; 0x6a34 <main+0x874>
					rtc_interlock_timer_stop();
    6a48:	0e 94 1d 46 	call	0x8c3a	; 0x8c3a <rtc_interlock_timer_stop>
					
					// Moved writes to the EEprom here to reduce the chance of reverting
					// back to default config if reset button is rapidly pressed
					// This fixes Defect #69
					// This is done only once for each power cycle.
					if(write_eeprom_flag)
    6a4c:	8c 81       	ldd	r24, Y+4	; 0x04
    6a4e:	88 23       	and	r24, r24
    6a50:	19 f0       	breq	.+6      	; 0x6a58 <main+0x898>
					{
						write_eeprom_flag = 0;
    6a52:	1c 82       	std	Y+4, r1	; 0x04
						writeConfigValuestForDMSToEEPROM();					
    6a54:	0e 94 ca 4d 	call	0x9b94	; 0x9b94 <writeConfigValuestForDMSToEEPROM>
					}
							
					cli();
    6a58:	f8 94       	cli
					bAborted = DMS_DISCONNECT_INDICATION_DEFAULT;
    6a5a:	10 92 d4 25 	sts	0x25D4, r1	; 0x8025d4 <bAborted>
					// First ACK the Start Command
					FormatAndSendSpecficCMD(ZIRCON_CONFIG_CONNECT);
    6a5e:	83 e1       	ldi	r24, 0x13	; 19
    6a60:	9d e3       	ldi	r25, 0x3D	; 61
    6a62:	0e 94 f2 1b 	call	0x37e4	; 0x37e4 <FormatAndSendSpecficCMD>
					// Go into DMS processing state Name of the function is smiler to the one used in Evolve
					// of it is easy to change the protocol if needed
					SerFEPTask();
    6a66:	0e 94 1d 0e 	call	0x1c3a	; 0x1c3a <SerFEPTask>

					if ( ( ( NO_RESET_EXIT_DMS_MODE != config_parameters.config_reset_condition ) &&
    6a6a:	80 91 35 26 	lds	r24, 0x2635	; 0x802635 <config_parameters+0x2c>
    6a6e:	90 91 36 26 	lds	r25, 0x2636	; 0x802636 <config_parameters+0x2d>
    6a72:	02 97       	sbiw	r24, 0x02	; 2
    6a74:	31 f0       	breq	.+12     	; 0x6a82 <main+0x8c2>
					( RESET_INDICATOR != config_parameters.config_reset_condition ) ) ||
    6a76:	80 91 35 26 	lds	r24, 0x2635	; 0x802635 <config_parameters+0x2c>
    6a7a:	90 91 36 26 	lds	r25, 0x2636	; 0x802636 <config_parameters+0x2d>
					FormatAndSendSpecficCMD(ZIRCON_CONFIG_CONNECT);
					// Go into DMS processing state Name of the function is smiler to the one used in Evolve
					// of it is easy to change the protocol if needed
					SerFEPTask();

					if ( ( ( NO_RESET_EXIT_DMS_MODE != config_parameters.config_reset_condition ) &&
    6a7e:	03 97       	sbiw	r24, 0x03	; 3
    6a80:	21 f4       	brne	.+8      	; 0x6a8a <main+0x8ca>
					( RESET_INDICATOR != config_parameters.config_reset_condition ) ) ||
					( DMS_DISCONNECT_INDICATION_NOCOM == bAborted ) )
    6a82:	80 91 d4 25 	lds	r24, 0x25D4	; 0x8025d4 <bAborted>
					// Go into DMS processing state Name of the function is smiler to the one used in Evolve
					// of it is easy to change the protocol if needed
					SerFEPTask();

					if ( ( ( NO_RESET_EXIT_DMS_MODE != config_parameters.config_reset_condition ) &&
					( RESET_INDICATOR != config_parameters.config_reset_condition ) ) ||
    6a86:	82 30       	cpi	r24, 0x02	; 2
    6a88:	19 f4       	brne	.+6      	; 0x6a90 <main+0x8d0>
					( DMS_DISCONNECT_INDICATION_NOCOM == bAborted ) )
					{
						// no need to enable the interrupts as it will get enabled on restart
						software_reset();
    6a8a:	0e 94 ae 48 	call	0x915c	; 0x915c <software_reset>
    6a8e:	44 c1       	rjmp	.+648    	; 0x6d18 <main+0xb58>
					else  // this is the path to DMS tuning
					{
						do
						{
							// Wait until RTC is not busy.
						} while ( RTC.STATUS & RTC_SYNCBUSY_bm );
    6a90:	80 e0       	ldi	r24, 0x00	; 0
    6a92:	94 e0       	ldi	r25, 0x04	; 4
    6a94:	fc 01       	movw	r30, r24
    6a96:	81 81       	ldd	r24, Z+1	; 0x01
    6a98:	88 2f       	mov	r24, r24
    6a9a:	90 e0       	ldi	r25, 0x00	; 0
    6a9c:	81 70       	andi	r24, 0x01	; 1
    6a9e:	99 27       	eor	r25, r25
    6aa0:	89 2b       	or	r24, r25
    6aa2:	b1 f7       	brne	.-20     	; 0x6a90 <main+0x8d0>
						rtc_interlock_timer_stop();
    6aa4:	0e 94 1d 46 	call	0x8c3a	; 0x8c3a <rtc_interlock_timer_stop>
						do
						{
							// Wait until RTC is not busy.
						} while ( RTC.STATUS & RTC_SYNCBUSY_bm );
    6aa8:	80 e0       	ldi	r24, 0x00	; 0
    6aaa:	94 e0       	ldi	r25, 0x04	; 4
    6aac:	fc 01       	movw	r30, r24
    6aae:	81 81       	ldd	r24, Z+1	; 0x01
    6ab0:	88 2f       	mov	r24, r24
    6ab2:	90 e0       	ldi	r25, 0x00	; 0
    6ab4:	81 70       	andi	r24, 0x01	; 1
    6ab6:	99 27       	eor	r25, r25
    6ab8:	89 2b       	or	r24, r25
    6aba:	b1 f7       	brne	.-20     	; 0x6aa8 <main+0x8e8>
						// Set the rtc_interlock timer back to its original settings

						configInterlock(getConfigInfo(CONFIG_INTLK_DURATION),
						getConfigInfo(CONFIG_INTLK_RANGE),
						INTERLOCK_HARDWIRE,
						config_parameters.intlk_enable);
    6abc:	80 91 23 26 	lds	r24, 0x2623	; 0x802623 <config_parameters+0x1a>
    6ac0:	90 91 24 26 	lds	r25, 0x2624	; 0x802624 <config_parameters+0x1b>
						{
							// Wait until RTC is not busy.
						} while ( RTC.STATUS & RTC_SYNCBUSY_bm );
						// Set the rtc_interlock timer back to its original settings

						configInterlock(getConfigInfo(CONFIG_INTLK_DURATION),
    6ac4:	f8 2e       	mov	r15, r24
    6ac6:	81 e0       	ldi	r24, 0x01	; 1
    6ac8:	90 e0       	ldi	r25, 0x00	; 0
    6aca:	0e 94 80 47 	call	0x8f00	; 0x8f00 <getConfigInfo>
    6ace:	8c 01       	movw	r16, r24
    6ad0:	80 e0       	ldi	r24, 0x00	; 0
    6ad2:	90 e0       	ldi	r25, 0x00	; 0
    6ad4:	0e 94 80 47 	call	0x8f00	; 0x8f00 <getConfigInfo>
    6ad8:	2f 2d       	mov	r18, r15
    6ada:	41 e0       	ldi	r20, 0x01	; 1
    6adc:	b8 01       	movw	r22, r16
    6ade:	0e 94 88 29 	call	0x5310	; 0x5310 <configInterlock>
						getConfigInfo(CONFIG_INTLK_RANGE),
						INTERLOCK_HARDWIRE,
						config_parameters.intlk_enable);
						// Initialize RS232 Buffers for DMS session
						i = 0;
    6ae2:	19 82       	std	Y+1, r1	; 0x01
						memset(&messageBufferIn[0],0, sizeof(messageBufferIn));
    6ae4:	44 e3       	ldi	r20, 0x34	; 52
    6ae6:	50 e0       	ldi	r21, 0x00	; 0
    6ae8:	60 e0       	ldi	r22, 0x00	; 0
    6aea:	70 e0       	ldi	r23, 0x00	; 0
    6aec:	80 e4       	ldi	r24, 0x40	; 64
    6aee:	96 e2       	ldi	r25, 0x26	; 38
    6af0:	0e 94 57 51 	call	0xa2ae	; 0xa2ae <memset>
						memset(&messageBufferOut[0],0, sizeof(messageBufferOut));
    6af4:	44 e3       	ldi	r20, 0x34	; 52
    6af6:	50 e0       	ldi	r21, 0x00	; 0
    6af8:	60 e0       	ldi	r22, 0x00	; 0
    6afa:	70 e0       	ldi	r23, 0x00	; 0
    6afc:	88 e7       	ldi	r24, 0x78	; 120
    6afe:	96 e2       	ldi	r25, 0x26	; 38
    6b00:	0e 94 57 51 	call	0xa2ae	; 0xa2ae <memset>

						sei(); // enable interrupts
    6b04:	78 94       	sei
								
// Three type of auto tuning
#if THREE_TYPE_TUNING
						if( ( RESET_INDICATOR == config_parameters.config_reset_condition )  &&
    6b06:	80 91 35 26 	lds	r24, 0x2635	; 0x802635 <config_parameters+0x2c>
    6b0a:	90 91 36 26 	lds	r25, 0x2636	; 0x802636 <config_parameters+0x2d>
    6b0e:	03 97       	sbiw	r24, 0x03	; 3
    6b10:	a1 f4       	brne	.+40     	; 0x6b3a <main+0x97a>
						( (TYPE_AUTO_TUNE_RESET != getConfigInfo(CONFIG_TUNE_ONPOWERUP) )  ||
    6b12:	88 e0       	ldi	r24, 0x08	; 8
    6b14:	90 e0       	ldi	r25, 0x00	; 0
    6b16:	0e 94 80 47 	call	0x8f00	; 0x8f00 <getConfigInfo>

						sei(); // enable interrupts
								
// Three type of auto tuning
#if THREE_TYPE_TUNING
						if( ( RESET_INDICATOR == config_parameters.config_reset_condition )  &&
    6b1a:	89 2b       	or	r24, r25
    6b1c:	31 f4       	brne	.+12     	; 0x6b2a <main+0x96a>
						( (TYPE_AUTO_TUNE_RESET != getConfigInfo(CONFIG_TUNE_ONPOWERUP) )  ||
						(0Xff != nvm_eeprom_read_byte(EEPROM_ZIRCON_RESET_STORE) ) ) )
    6b1e:	82 e3       	ldi	r24, 0x32	; 50
    6b20:	90 e0       	ldi	r25, 0x00	; 0
    6b22:	0e 94 50 39 	call	0x72a0	; 0x72a0 <nvm_eeprom_read_byte>
						sei(); // enable interrupts
								
// Three type of auto tuning
#if THREE_TYPE_TUNING
						if( ( RESET_INDICATOR == config_parameters.config_reset_condition )  &&
						( (TYPE_AUTO_TUNE_RESET != getConfigInfo(CONFIG_TUNE_ONPOWERUP) )  ||
    6b26:	8f 3f       	cpi	r24, 0xFF	; 255
    6b28:	41 f0       	breq	.+16     	; 0x6b3a <main+0x97a>
						(0Xff != nvm_eeprom_read_byte(EEPROM_ZIRCON_RESET_STORE) ) ) )
						{
							// We want the Manual Tuning to start in  DMS mode
							startAutoTune(MANUAL_TUNE, DMS_MODE);
    6b2a:	61 e0       	ldi	r22, 0x01	; 1
    6b2c:	80 e0       	ldi	r24, 0x00	; 0
    6b2e:	0e 94 7f 08 	call	0x10fe	; 0x10fe <startAutoTune>
							startAutoTune(MANUAL_TUNE, DMS_OV_MODE);
    6b32:	63 e0       	ldi	r22, 0x03	; 3
    6b34:	80 e0       	ldi	r24, 0x00	; 0
    6b36:	0e 94 7f 08 	call	0x10fe	; 0x10fe <startAutoTune>
						}

						// Set the initial LED pattern for a given mode
						// Yellow light has priority over blue verify mode LED
						if ( (0Xff == nvm_eeprom_read_byte(EEPROM_ZIRCON_RESET_STORE) ) && (TYPE_AUTO_TUNE_RESET == getConfigInfo(CONFIG_TUNE_ONPOWERUP) ) )
    6b3a:	82 e3       	ldi	r24, 0x32	; 50
    6b3c:	90 e0       	ldi	r25, 0x00	; 0
    6b3e:	0e 94 50 39 	call	0x72a0	; 0x72a0 <nvm_eeprom_read_byte>
    6b42:	8f 3f       	cpi	r24, 0xFF	; 255
    6b44:	49 f4       	brne	.+18     	; 0x6b58 <main+0x998>
    6b46:	88 e0       	ldi	r24, 0x08	; 8
    6b48:	90 e0       	ldi	r25, 0x00	; 0
    6b4a:	0e 94 80 47 	call	0x8f00	; 0x8f00 <getConfigInfo>
    6b4e:	89 2b       	or	r24, r25
    6b50:	19 f4       	brne	.+6      	; 0x6b58 <main+0x998>
						{
							ledBlueGreenOn();
    6b52:	0e 94 05 02 	call	0x40a	; 0x40a <ledBlueGreenOn>
    6b56:	e0 c0       	rjmp	.+448    	; 0x6d18 <main+0xb58>
						{
							// Set the initial LED pattern for a given mode
							// Yellow light has priority over blue verify mode LED
							// also start frame timer if interlock is enabled, but
							// pin is low or interlock is disabled.
							if((config_parameters.intlk_enable) && (CPiD_HW_flag)) /* Thoralite */
    6b58:	80 91 23 26 	lds	r24, 0x2623	; 0x802623 <config_parameters+0x1a>
    6b5c:	90 91 24 26 	lds	r25, 0x2624	; 0x802624 <config_parameters+0x1b>
    6b60:	89 2b       	or	r24, r25
    6b62:	21 f1       	breq	.+72     	; 0x6bac <main+0x9ec>
    6b64:	80 91 ac 22 	lds	r24, 0x22AC	; 0x8022ac <CPiD_HW_flag>
    6b68:	88 23       	and	r24, r24
    6b6a:	01 f1       	breq	.+64     	; 0x6bac <main+0x9ec>
							{
								intlk_signal_state = PORTE.IN;
    6b6c:	80 e8       	ldi	r24, 0x80	; 128
    6b6e:	96 e0       	ldi	r25, 0x06	; 6
    6b70:	fc 01       	movw	r30, r24
    6b72:	80 85       	ldd	r24, Z+8	; 0x08
    6b74:	8e 83       	std	Y+6, r24	; 0x06
								if(((intlk_signal_state & (INTERLOCK_PIN)) == 0) ||
    6b76:	8e 81       	ldd	r24, Y+6	; 0x06
    6b78:	88 2f       	mov	r24, r24
    6b7a:	90 e0       	ldi	r25, 0x00	; 0
    6b7c:	84 70       	andi	r24, 0x04	; 4
    6b7e:	99 27       	eor	r25, r25
    6b80:	89 2b       	or	r24, r25
    6b82:	31 f0       	breq	.+12     	; 0x6b90 <main+0x9d0>
								( SOFT_INTERLOCK_DISABLE != config_parameters.config_soft_interlock))
    6b84:	80 91 3b 26 	lds	r24, 0x263B	; 0x80263b <config_parameters+0x32>
    6b88:	90 91 3c 26 	lds	r25, 0x263C	; 0x80263c <config_parameters+0x33>
							// also start frame timer if interlock is enabled, but
							// pin is low or interlock is disabled.
							if((config_parameters.intlk_enable) && (CPiD_HW_flag)) /* Thoralite */
							{
								intlk_signal_state = PORTE.IN;
								if(((intlk_signal_state & (INTERLOCK_PIN)) == 0) ||
    6b8c:	89 2b       	or	r24, r25
    6b8e:	59 f0       	breq	.+22     	; 0x6ba6 <main+0x9e6>
								( SOFT_INTERLOCK_DISABLE != config_parameters.config_soft_interlock))
								{
									if(DEACT_VERIFY == config_parameters.mode_ind)
    6b90:	80 91 25 26 	lds	r24, 0x2625	; 0x802625 <config_parameters+0x1c>
    6b94:	90 91 26 26 	lds	r25, 0x2626	; 0x802626 <config_parameters+0x1d>
    6b98:	03 97       	sbiw	r24, 0x03	; 3
    6b9a:	11 f4       	brne	.+4      	; 0x6ba0 <main+0x9e0>
									{
										ledBlueOn();
    6b9c:	0e 94 d7 01 	call	0x3ae	; 0x3ae <ledBlueOn>
									}
			
									frame_timer_start();
    6ba0:	0e 94 67 45 	call	0x8ace	; 0x8ace <frame_timer_start>
							// also start frame timer if interlock is enabled, but
							// pin is low or interlock is disabled.
							if((config_parameters.intlk_enable) && (CPiD_HW_flag)) /* Thoralite */
							{
								intlk_signal_state = PORTE.IN;
								if(((intlk_signal_state & (INTERLOCK_PIN)) == 0) ||
    6ba4:	b9 c0       	rjmp	.+370    	; 0x6d18 <main+0xb58>
			
									frame_timer_start();
								}
								else
								{
									ledYellowOn();
    6ba6:	0e 94 c0 01 	call	0x380	; 0x380 <ledYellowOn>
							// also start frame timer if interlock is enabled, but
							// pin is low or interlock is disabled.
							if((config_parameters.intlk_enable) && (CPiD_HW_flag)) /* Thoralite */
							{
								intlk_signal_state = PORTE.IN;
								if(((intlk_signal_state & (INTERLOCK_PIN)) == 0) ||
    6baa:	b6 c0       	rjmp	.+364    	; 0x6d18 <main+0xb58>
									ledYellowOn();
								}
							}
							else
							{
								if(DEACT_VERIFY == config_parameters.mode_ind)
    6bac:	80 91 25 26 	lds	r24, 0x2625	; 0x802625 <config_parameters+0x1c>
    6bb0:	90 91 26 26 	lds	r25, 0x2626	; 0x802626 <config_parameters+0x1d>
    6bb4:	03 97       	sbiw	r24, 0x03	; 3
    6bb6:	11 f4       	brne	.+4      	; 0x6bbc <main+0x9fc>
								{
									ledBlueOn();
    6bb8:	0e 94 d7 01 	call	0x3ae	; 0x3ae <ledBlueOn>
								}
		
								frame_timer_start();
    6bbc:	0e 94 67 45 	call	0x8ace	; 0x8ace <frame_timer_start>
    6bc0:	ab c0       	rjmp	.+342    	; 0x6d18 <main+0xb58>
// end of else if THREE_TYPE_TUNING
#endif
					}
				}
#if EVOLVESTORE
				else if(( 0  == (memcmp(messageBufferIn, EvolveStoreStartPattern, sizeof(EvolveStoreStartPattern)))))
    6bc2:	ce 01       	movw	r24, r28
    6bc4:	0b 96       	adiw	r24, 0x0b	; 11
    6bc6:	43 e0       	ldi	r20, 0x03	; 3
    6bc8:	50 e0       	ldi	r21, 0x00	; 0
    6bca:	bc 01       	movw	r22, r24
    6bcc:	80 e4       	ldi	r24, 0x40	; 64
    6bce:	96 e2       	ldi	r25, 0x26	; 38
    6bd0:	0e 94 41 51 	call	0xa282	; 0xa282 <memcmp>
    6bd4:	89 2b       	or	r24, r25
    6bd6:	09 f0       	breq	.+2      	; 0x6bda <main+0xa1a>
    6bd8:	42 c0       	rjmp	.+132    	; 0x6c5e <main+0xa9e>
				{
					cli();
    6bda:	f8 94       	cli
					pwm_stop();
    6bdc:	0e 94 c2 45 	call	0x8b84	; 0x8b84 <pwm_stop>
					//	send_alarm_ping_handler = GTimer_RegisterCB(&sendAlarmPing);
					//}
					//----------------------------------------------------------------
					// For test
					// Will have to keep tis as we will have to stop the Ping as soon as we get this
					GTimer_unRegisterCB(send_ping_handler);
    6be0:	80 91 ad 22 	lds	r24, 0x22AD	; 0x8022ad <send_ping_handler>
    6be4:	0e 94 9b 22 	call	0x4536	; 0x4536 <GTimer_unRegisterCB>
					send_ping_handler = 0xff;
    6be8:	8f ef       	ldi	r24, 0xFF	; 255
    6bea:	80 93 ad 22 	sts	0x22AD, r24	; 0x8022ad <send_ping_handler>
					
					// Stop the Alarm ping as soon as you see disable
					// Registration happens when ZIRCON_CONFIG_DISABLE_STATUS is seen
					GTimer_Stop(send_alarm_ping_handler);
    6bee:	80 91 af 22 	lds	r24, 0x22AF	; 0x8022af <send_alarm_ping_handler>
    6bf2:	0e 94 00 26 	call	0x4c00	; 0x4c00 <GTimer_Stop>
#if 0
					TEST_PORT.OUTSET = TEST_PIN;
#endif
					memset(&messageBufferIn[0],0, sizeof(messageBufferIn));
    6bf6:	44 e3       	ldi	r20, 0x34	; 52
    6bf8:	50 e0       	ldi	r21, 0x00	; 0
    6bfa:	60 e0       	ldi	r22, 0x00	; 0
    6bfc:	70 e0       	ldi	r23, 0x00	; 0
    6bfe:	80 e4       	ldi	r24, 0x40	; 64
    6c00:	96 e2       	ldi	r25, 0x26	; 38
    6c02:	0e 94 57 51 	call	0xa2ae	; 0xa2ae <memset>
					// a. The one used by NCR by using the 0X7F (Disable soft Interlock ) and 0X7A (Enable soft Interlock), This method was chosen
					// since the response time was needed to be around 200 ms, with this method it is approx 100 ms, (But we should claim it to be below 200 ms )
					// b. Using DMS interface (first send 0X7E to connect) and send ZIRCON_CONFIG_SOFT_INTERLOCK with different payload, 0 : Disable interlock
					// 1: Enable Interlock, 2: Enable Time based interlock.
					// Disable the soft interlock
					config_parameters.config_soft_interlock = SOFT_INTERLOCK_DISABLE;
    6c06:	10 92 3b 26 	sts	0x263B, r1	; 0x80263b <config_parameters+0x32>
    6c0a:	10 92 3c 26 	sts	0x263C, r1	; 0x80263c <config_parameters+0x33>
					// This flag is set when we receive disable status msg
					// NCR mode	
					if( 1 == flag_config_enable_alarm)
    6c0e:	80 91 d9 25 	lds	r24, 0x25D9	; 0x8025d9 <flag_config_enable_alarm>
    6c12:	81 30       	cpi	r24, 0x01	; 1
    6c14:	79 f4       	brne	.+30     	; 0x6c34 <main+0xa74>
					{
						sounderOff();
    6c16:	0e 94 57 02 	call	0x4ae	; 0x4ae <sounderOff>
						interlockLEDOn();
    6c1a:	0e 94 d9 04 	call	0x9b2	; 0x9b2 <interlockLEDOn>
						frame_timer_stop();
    6c1e:	0e 94 76 45 	call	0x8aec	; 0x8aec <frame_timer_stop>
						outputOff();
    6c22:	0e 94 75 02 	call	0x4ea	; 0x4ea <outputOff>
						start_intlk_timer = 0;  // enable level monitoring in idle loop
    6c26:	10 92 d5 25 	sts	0x25D5, r1	; 0x8025d5 <start_intlk_timer>
						FormatAndSendSpecficCMD(ZIRCON_CONFIG_SOFT_INTERLOCK);
    6c2a:	88 e2       	ldi	r24, 0x28	; 40
    6c2c:	9d e3       	ldi	r25, 0x3D	; 61
    6c2e:	0e 94 f2 1b 	call	0x37e4	; 0x37e4 <FormatAndSendSpecficCMD>
    6c32:	04 c0       	rjmp	.+8      	; 0x6c3c <main+0xa7c>

					} else
					{
						FormatAndSendSpecficCMD(ZIRCON_CONFIG_CONNECT);
    6c34:	83 e1       	ldi	r24, 0x13	; 19
    6c36:	9d e3       	ldi	r25, 0x3D	; 61
    6c38:	0e 94 f2 1b 	call	0x37e4	; 0x37e4 <FormatAndSendSpecficCMD>
					}
					//  Reset in the inhipit handeler memset(&messageBufferOut[0],0, sizeof(messageBufferOut));
					dms_rs232_disable();
    6c3c:	0e 94 b1 3c 	call	0x7962	; 0x7962 <dms_rs232_disable>
					flag_status_inhibit_handler = 1; // in case we dont start dms in the 100 ms handler because it will be low priority in the latest code
    6c40:	81 e0       	ldi	r24, 0x01	; 1
    6c42:	80 93 d7 25 	sts	0x25D7, r24	; 0x8025d7 <flag_status_inhibit_handler>
#if 0
					TEST_PORT.OUTCLR = TEST_PIN;
#endif

					sei();
    6c46:	78 94       	sei
					
					if(status_inhibit_handler < G_TIMER_MAX_SLOT)
    6c48:	80 91 ae 22 	lds	r24, 0x22AE	; 0x8022ae <status_inhibit_handler>
    6c4c:	80 31       	cpi	r24, 0x10	; 16
    6c4e:	08 f0       	brcs	.+2      	; 0x6c52 <main+0xa92>
    6c50:	63 c0       	rjmp	.+198    	; 0x6d18 <main+0xb58>
					{
						// G_TIMER_1S replaced by G_TIMER_100mS G_TIMER_200mS
						GTimer_Refresh(status_inhibit_handler, G_TIMER_100mS);
    6c52:	80 91 ae 22 	lds	r24, 0x22AE	; 0x8022ae <status_inhibit_handler>
    6c56:	62 e0       	ldi	r22, 0x02	; 2
    6c58:	0e 94 bc 22 	call	0x4578	; 0x4578 <GTimer_Refresh>
    6c5c:	5d c0       	rjmp	.+186    	; 0x6d18 <main+0xb58>
					}
#if 0
					TEST_PORT.OUTCLR = TEST_PIN;
#endif
				} else if(( 0  == (memcmp(messageBufferIn, SoftInterLockStartPattern, sizeof(SoftInterLockStartPattern)))))
    6c5e:	ce 01       	movw	r24, r28
    6c60:	0e 96       	adiw	r24, 0x0e	; 14
    6c62:	43 e0       	ldi	r20, 0x03	; 3
    6c64:	50 e0       	ldi	r21, 0x00	; 0
    6c66:	bc 01       	movw	r22, r24
    6c68:	80 e4       	ldi	r24, 0x40	; 64
    6c6a:	96 e2       	ldi	r25, 0x26	; 38
    6c6c:	0e 94 41 51 	call	0xa282	; 0xa282 <memcmp>
    6c70:	89 2b       	or	r24, r25
    6c72:	09 f0       	breq	.+2      	; 0x6c76 <main+0xab6>
    6c74:	41 c0       	rjmp	.+130    	; 0x6cf8 <main+0xb38>
				{
					cli();
    6c76:	f8 94       	cli
					pwm_stop();
    6c78:	0e 94 c2 45 	call	0x8b84	; 0x8b84 <pwm_stop>
#if 0
					TEST_PORT.OUTSET = TEST_PIN;
#endif
					memset(&messageBufferIn[0],0, sizeof(messageBufferIn));
    6c7c:	44 e3       	ldi	r20, 0x34	; 52
    6c7e:	50 e0       	ldi	r21, 0x00	; 0
    6c80:	60 e0       	ldi	r22, 0x00	; 0
    6c82:	70 e0       	ldi	r23, 0x00	; 0
    6c84:	80 e4       	ldi	r24, 0x40	; 64
    6c86:	96 e2       	ldi	r25, 0x26	; 38
    6c88:	0e 94 57 51 	call	0xa2ae	; 0xa2ae <memset>
					// since the response time was needed to be around 200 ms, with this method it is approx 100 ms, (But we should claim it to be below 200 ms )
					// b. Using DMS interface (first send 0X7E to connect) and send ZIRCON_CONFIG_SOFT_INTERLOCK with different payload, 0 : Disable interlock
					// 1: Enable Interlock, 2: Enable Time based interlock.
					// Disable the soft interlock
					// Enable Soft Interlock
					config_parameters.config_soft_interlock = SOFT_INTERLOCK_ENABLE;
    6c8c:	81 e0       	ldi	r24, 0x01	; 1
    6c8e:	90 e0       	ldi	r25, 0x00	; 0
    6c90:	80 93 3b 26 	sts	0x263B, r24	; 0x80263b <config_parameters+0x32>
    6c94:	90 93 3c 26 	sts	0x263C, r25	; 0x80263c <config_parameters+0x33>
					FormatAndSendSpecficCMD(ZIRCON_CONFIG_SOFT_INTERLOCK);
    6c98:	88 e2       	ldi	r24, 0x28	; 40
    6c9a:	9d e3       	ldi	r25, 0x3D	; 61
    6c9c:	0e 94 f2 1b 	call	0x37e4	; 0x37e4 <FormatAndSendSpecficCMD>
					//  Reset in the inhipit handeler memset(&messageBufferOut[0],0, sizeof(messageBufferOut));
					dms_rs232_disable();
    6ca0:	0e 94 b1 3c 	call	0x7962	; 0x7962 <dms_rs232_disable>
					flag_status_inhibit_handler = 1; // in case we dont start dms in the 100 ms handler because it will be low priority in the latest code
    6ca4:	81 e0       	ldi	r24, 0x01	; 1
    6ca6:	80 93 d7 25 	sts	0x25D7, r24	; 0x8025d7 <flag_status_inhibit_handler>
#if 0
					TEST_PORT.OUTCLR = TEST_PIN;
#endif
					// start the timer only if you see a non zero time
					if( (send_alarm_ping_handler < G_TIMER_MAX_SLOT) && (0 != alarm_ping_time))
    6caa:	80 91 af 22 	lds	r24, 0x22AF	; 0x8022af <send_alarm_ping_handler>
    6cae:	80 31       	cpi	r24, 0x10	; 16
    6cb0:	58 f4       	brcc	.+22     	; 0x6cc8 <main+0xb08>
    6cb2:	80 91 f9 24 	lds	r24, 0x24F9	; 0x8024f9 <alarm_ping_time>
    6cb6:	88 23       	and	r24, r24
    6cb8:	39 f0       	breq	.+14     	; 0x6cc8 <main+0xb08>
					{
						GTimer_Refresh(send_alarm_ping_handler, alarm_ping_time);
    6cba:	90 91 f9 24 	lds	r25, 0x24F9	; 0x8024f9 <alarm_ping_time>
    6cbe:	80 91 af 22 	lds	r24, 0x22AF	; 0x8022af <send_alarm_ping_handler>
    6cc2:	69 2f       	mov	r22, r25
    6cc4:	0e 94 bc 22 	call	0x4578	; 0x4578 <GTimer_Refresh>
					}
					
					processInterlock();
    6cc8:	0e 94 2d 2b 	call	0x565a	; 0x565a <processInterlock>
					start_intlk_timer = 1;  // enable level monitoring in idle loop
    6ccc:	81 e0       	ldi	r24, 0x01	; 1
    6cce:	80 93 d5 25 	sts	0x25D5, r24	; 0x8025d5 <start_intlk_timer>
					// Set frame rate to its original value for start
					setFrameRate(config_parameters.deact_frame_rate);
    6cd2:	80 91 1d 26 	lds	r24, 0x261D	; 0x80261d <config_parameters+0x14>
    6cd6:	90 91 1e 26 	lds	r25, 0x261E	; 0x80261e <config_parameters+0x15>
    6cda:	0e 94 54 29 	call	0x52a8	; 0x52a8 <setFrameRate>
					frame_timer_start();
    6cde:	0e 94 67 45 	call	0x8ace	; 0x8ace <frame_timer_start>
					sei();
    6ce2:	78 94       	sei
					// Enable the interlock
					
					if(status_inhibit_handler < G_TIMER_MAX_SLOT)
    6ce4:	80 91 ae 22 	lds	r24, 0x22AE	; 0x8022ae <status_inhibit_handler>
    6ce8:	80 31       	cpi	r24, 0x10	; 16
    6cea:	b0 f4       	brcc	.+44     	; 0x6d18 <main+0xb58>
					{
						// G_TIMER_1S replaced by G_TIMER_100mS   G_TIMER_200mS
						GTimer_Refresh(status_inhibit_handler, G_TIMER_100mS);
    6cec:	80 91 ae 22 	lds	r24, 0x22AE	; 0x8022ae <status_inhibit_handler>
    6cf0:	62 e0       	ldi	r22, 0x02	; 2
    6cf2:	0e 94 bc 22 	call	0x4578	; 0x4578 <GTimer_Refresh>
    6cf6:	10 c0       	rjmp	.+32     	; 0x6d18 <main+0xb58>
#endif
				}
#endif
				else
				{
					if(i > 2)
    6cf8:	89 81       	ldd	r24, Y+1	; 0x01
    6cfa:	83 30       	cpi	r24, 0x03	; 3
    6cfc:	50 f0       	brcs	.+20     	; 0x6d12 <main+0xb52>
					{
						memset(&messageBufferIn[0],0, sizeof(messageBufferIn));
    6cfe:	44 e3       	ldi	r20, 0x34	; 52
    6d00:	50 e0       	ldi	r21, 0x00	; 0
    6d02:	60 e0       	ldi	r22, 0x00	; 0
    6d04:	70 e0       	ldi	r23, 0x00	; 0
    6d06:	80 e4       	ldi	r24, 0x40	; 64
    6d08:	96 e2       	ldi	r25, 0x26	; 38
    6d0a:	0e 94 57 51 	call	0xa2ae	; 0xa2ae <memset>
						i = 0;
    6d0e:	19 82       	std	Y+1, r1	; 0x01
    6d10:	03 c0       	rjmp	.+6      	; 0x6d18 <main+0xb58>
					}
					else
					{
						i = i + 1;
    6d12:	89 81       	ldd	r24, Y+1	; 0x01
    6d14:	8f 5f       	subi	r24, 0xFF	; 255
    6d16:	89 83       	std	Y+1, r24	; 0x01
				}
							
			} //end of else 0X7e

			// Send all the Ping messages here , there flags are set in there respective ISR
			if(flag_send_alarm_ping_handler)
    6d18:	80 91 d6 25 	lds	r24, 0x25D6	; 0x8025d6 <flag_send_alarm_ping_handler>
    6d1c:	88 23       	and	r24, r24
    6d1e:	09 f4       	brne	.+2      	; 0x6d22 <main+0xb62>
    6d20:	43 cc       	rjmp	.-1914   	; 0x65a8 <main+0x3e8>
			{
				cli();
    6d22:	f8 94       	cli
				FormatAndSendSpecficCMD(ZIRCON_CONFIG_ALARM_PING);
    6d24:	8a e2       	ldi	r24, 0x2A	; 42
    6d26:	9d e3       	ldi	r25, 0x3D	; 61
    6d28:	0e 94 f2 1b 	call	0x37e4	; 0x37e4 <FormatAndSendSpecficCMD>
				// Until we have sent the previous end alarm dont let the next start alarm over write the msg
				if( 3 == flag_send_alarm_ping_handler)
    6d2c:	80 91 d6 25 	lds	r24, 0x25D6	; 0x8025d6 <flag_send_alarm_ping_handler>
    6d30:	83 30       	cpi	r24, 0x03	; 3
    6d32:	11 f4       	brne	.+4      	; 0x6d38 <main+0xb78>
				{
					flag_send_end_alarm = 0;
    6d34:	10 92 d8 25 	sts	0x25D8, r1	; 0x8025d8 <flag_send_end_alarm>
				}	
				flag_send_alarm_ping_handler = 0;
    6d38:	10 92 d6 25 	sts	0x25D6, r1	; 0x8025d6 <flag_send_alarm_ping_handler>
				sei();
    6d3c:	78 94       	sei
		{
			prepare_for_sleep();
			enter_sleep();
		}
#endif
	}	
    6d3e:	34 cc       	rjmp	.-1944   	; 0x65a8 <main+0x3e8>

00006d40 <clk_24MHZ_using_16MHZ_external>:
}

// This function creates the 24 MHz clock using an external 16 MHz OSC. This is more accurate
// then using the internal 2 MHz clock. This is what is currently being used.  
void clk_24MHZ_using_16MHZ_external(void)
{
    6d40:	cf 93       	push	r28
    6d42:	df 93       	push	r29
    6d44:	cd b7       	in	r28, 0x3d	; 61
    6d46:	de b7       	in	r29, 0x3e	; 62
	OSC.XOSCCTRL |= OSC_FRQRANGE_12TO16_gc |  OSC_XOSCSEL_XTAL_16KCLK_gc; //  OSC_XOSCSEL_EXTCLK_gc; //OSC_XOSCSEL_32KHz_gc;
    6d48:	80 e5       	ldi	r24, 0x50	; 80
    6d4a:	90 e0       	ldi	r25, 0x00	; 0
    6d4c:	20 e5       	ldi	r18, 0x50	; 80
    6d4e:	30 e0       	ldi	r19, 0x00	; 0
    6d50:	f9 01       	movw	r30, r18
    6d52:	22 81       	ldd	r18, Z+2	; 0x02
    6d54:	2b 6c       	ori	r18, 0xCB	; 203
    6d56:	fc 01       	movw	r30, r24
    6d58:	22 83       	std	Z+2, r18	; 0x02
	
	OSC.CTRL |= OSC_XOSCEN_bm;
    6d5a:	80 e5       	ldi	r24, 0x50	; 80
    6d5c:	90 e0       	ldi	r25, 0x00	; 0
    6d5e:	20 e5       	ldi	r18, 0x50	; 80
    6d60:	30 e0       	ldi	r19, 0x00	; 0
    6d62:	f9 01       	movw	r30, r18
    6d64:	20 81       	ld	r18, Z
    6d66:	28 60       	ori	r18, 0x08	; 8
    6d68:	fc 01       	movw	r30, r24
    6d6a:	20 83       	st	Z, r18
	
	while ((OSC.STATUS & OSC_XOSCRDY_bm) == 0);
    6d6c:	00 00       	nop
    6d6e:	80 e5       	ldi	r24, 0x50	; 80
    6d70:	90 e0       	ldi	r25, 0x00	; 0
    6d72:	fc 01       	movw	r30, r24
    6d74:	81 81       	ldd	r24, Z+1	; 0x01
    6d76:	88 2f       	mov	r24, r24
    6d78:	90 e0       	ldi	r25, 0x00	; 0
    6d7a:	88 70       	andi	r24, 0x08	; 8
    6d7c:	99 27       	eor	r25, r25
    6d7e:	89 2b       	or	r24, r25
    6d80:	b1 f3       	breq	.-20     	; 0x6d6e <clk_24MHZ_using_16MHZ_external+0x2e>
	
	OSC.PLLCTRL = (OSC_PLLSRC_XOSC_gc | OSC_PLLDIV_bm | (( 3 & OSC_PLLFAC_gm) << OSC_PLLFAC_gp));
    6d82:	80 e5       	ldi	r24, 0x50	; 80
    6d84:	90 e0       	ldi	r25, 0x00	; 0
    6d86:	23 ee       	ldi	r18, 0xE3	; 227
    6d88:	fc 01       	movw	r30, r24
    6d8a:	25 83       	std	Z+5, r18	; 0x05
	
	OSC.CTRL |= OSC_PLLEN_bm;
    6d8c:	80 e5       	ldi	r24, 0x50	; 80
    6d8e:	90 e0       	ldi	r25, 0x00	; 0
    6d90:	20 e5       	ldi	r18, 0x50	; 80
    6d92:	30 e0       	ldi	r19, 0x00	; 0
    6d94:	f9 01       	movw	r30, r18
    6d96:	20 81       	ld	r18, Z
    6d98:	20 61       	ori	r18, 0x10	; 16
    6d9a:	fc 01       	movw	r30, r24
    6d9c:	20 83       	st	Z, r18
	
	// set peripheral clock domains to F_CPU with no pre-scaling
	//--->CLK.PSCTRL = CLK_PSADIV_1_gc | CLK_PSBCDIV_2_2_gc ;
	ccp_write_io((void*)&CLK.PSCTRL, (CLK_PSADIV_1_gc | CLK_PSBCDIV_1_1_gc));
    6d9e:	60 e0       	ldi	r22, 0x00	; 0
    6da0:	81 e4       	ldi	r24, 0x41	; 65
    6da2:	90 e0       	ldi	r25, 0x00	; 0
    6da4:	0e 94 38 46 	call	0x8c70	; 0x8c70 <ccp_write_io>
	
	// wait until PLL is ready
	while ((OSC.STATUS & OSC_PLLRDY_bm) == 0);
    6da8:	00 00       	nop
    6daa:	80 e5       	ldi	r24, 0x50	; 80
    6dac:	90 e0       	ldi	r25, 0x00	; 0
    6dae:	fc 01       	movw	r30, r24
    6db0:	81 81       	ldd	r24, Z+1	; 0x01
    6db2:	88 2f       	mov	r24, r24
    6db4:	90 e0       	ldi	r25, 0x00	; 0
    6db6:	80 71       	andi	r24, 0x10	; 16
    6db8:	99 27       	eor	r25, r25
    6dba:	89 2b       	or	r24, r25
    6dbc:	b1 f3       	breq	.-20     	; 0x6daa <clk_24MHZ_using_16MHZ_external+0x6a>

	// change to PLL
	ccp_write_io((void*)&CLK_CTRL, ((CLK.CTRL & ~CLK_SCLKSEL_gm) | CLK_SCLKSEL_PLL_gc));
    6dbe:	80 e4       	ldi	r24, 0x40	; 64
    6dc0:	90 e0       	ldi	r25, 0x00	; 0
    6dc2:	fc 01       	movw	r30, r24
    6dc4:	80 81       	ld	r24, Z
    6dc6:	88 7f       	andi	r24, 0xF8	; 248
    6dc8:	84 60       	ori	r24, 0x04	; 4
    6dca:	68 2f       	mov	r22, r24
    6dcc:	80 e4       	ldi	r24, 0x40	; 64
    6dce:	90 e0       	ldi	r25, 0x00	; 0
    6dd0:	0e 94 38 46 	call	0x8c70	; 0x8c70 <ccp_write_io>
	
	
	// For testing to see if 16 MHZ clock is working
	//ccp_write_io((void*)&CLK_CTRL, ((CLK.CTRL & ~CLK_SCLKSEL_gm) |  CLK_SCLKSEL_XOSC_gc));
	
}
    6dd4:	00 00       	nop
    6dd6:	df 91       	pop	r29
    6dd8:	cf 91       	pop	r28
    6dda:	08 95       	ret

00006ddc <initGPIO>:

// Initializes the GPIO during power up.
uint8_t initGPIO(void)
{
    6ddc:	cf 93       	push	r28
    6dde:	df 93       	push	r29
    6de0:	1f 92       	push	r1
    6de2:	cd b7       	in	r28, 0x3d	; 61
    6de4:	de b7       	in	r29, 0x3e	; 62
	uint8_t io_enabled_flag = 0;
    6de6:	19 82       	std	Y+1, r1	; 0x01
	
	if(CPiD_HW_flag) /* Thoralite */
    6de8:	80 91 ac 22 	lds	r24, 0x22AC	; 0x8022ac <CPiD_HW_flag>
    6dec:	88 23       	and	r24, r24
    6dee:	91 f1       	breq	.+100    	; 0x6e54 <initGPIO+0x78>
	{
		// initialize GPO pin to active state
		switch(getConfigInfo(CONFIG_GPO_STATE))
    6df0:	85 e1       	ldi	r24, 0x15	; 21
    6df2:	90 e0       	ldi	r25, 0x00	; 0
    6df4:	0e 94 80 47 	call	0x8f00	; 0x8f00 <getConfigInfo>
    6df8:	00 97       	sbiw	r24, 0x00	; 0
    6dfa:	19 f0       	breq	.+6      	; 0x6e02 <initGPIO+0x26>
    6dfc:	01 97       	sbiw	r24, 0x01	; 1
    6dfe:	39 f0       	breq	.+14     	; 0x6e0e <initGPIO+0x32>
			case GPO_ACTIVE_CLOSE:
				GPO_PORT.OUTSET = GPO_PIN;
			break;
			
			default:
			break;
    6e00:	0c c0       	rjmp	.+24     	; 0x6e1a <initGPIO+0x3e>
	{
		// initialize GPO pin to active state
		switch(getConfigInfo(CONFIG_GPO_STATE))
		{
			case GPO_ACTIVE_OPEN:
				GPO_PORT.OUTCLR = GPO_PIN;
    6e02:	80 ea       	ldi	r24, 0xA0	; 160
    6e04:	96 e0       	ldi	r25, 0x06	; 6
    6e06:	20 e8       	ldi	r18, 0x80	; 128
    6e08:	fc 01       	movw	r30, r24
    6e0a:	26 83       	std	Z+6, r18	; 0x06
			break;
    6e0c:	06 c0       	rjmp	.+12     	; 0x6e1a <initGPIO+0x3e>
			
			case GPO_ACTIVE_CLOSE:
				GPO_PORT.OUTSET = GPO_PIN;
    6e0e:	80 ea       	ldi	r24, 0xA0	; 160
    6e10:	96 e0       	ldi	r25, 0x06	; 6
    6e12:	20 e8       	ldi	r18, 0x80	; 128
    6e14:	fc 01       	movw	r30, r24
    6e16:	25 83       	std	Z+5, r18	; 0x05
			break;
    6e18:	00 00       	nop
			default:
			break;
		}
		
		// Set direction for both GPI and GPO pins
		GPI_PORT.DIRCLR = GPI_PIN;
    6e1a:	80 ea       	ldi	r24, 0xA0	; 160
    6e1c:	96 e0       	ldi	r25, 0x06	; 6
    6e1e:	20 e4       	ldi	r18, 0x40	; 64
    6e20:	fc 01       	movw	r30, r24
    6e22:	22 83       	std	Z+2, r18	; 0x02
		GPO_PORT.DIRSET = GPO_PIN;
    6e24:	80 ea       	ldi	r24, 0xA0	; 160
    6e26:	96 e0       	ldi	r25, 0x06	; 6
    6e28:	20 e8       	ldi	r18, 0x80	; 128
    6e2a:	fc 01       	movw	r30, r24
    6e2c:	21 83       	std	Z+1, r18	; 0x01
		
		// This determines if the sounder should be disabled/enabled.
		// This status id sent back to the caller and used during the
		// alarm initialization period.
		if(GPO_PRI_NO_SOUND_OUTPUT == getConfigInfo(CONFIG_GPO_APP))
    6e2e:	84 e1       	ldi	r24, 0x14	; 20
    6e30:	90 e0       	ldi	r25, 0x00	; 0
    6e32:	0e 94 80 47 	call	0x8f00	; 0x8f00 <getConfigInfo>
    6e36:	01 97       	sbiw	r24, 0x01	; 1
    6e38:	19 f4       	brne	.+6      	; 0x6e40 <initGPIO+0x64>
		{
			io_enabled_flag = GPO_DISABLE_SOUNDER;
    6e3a:	81 e0       	ldi	r24, 0x01	; 1
    6e3c:	89 83       	std	Y+1, r24	; 0x01
    6e3e:	08 c0       	rjmp	.+16     	; 0x6e50 <initGPIO+0x74>
		}
		else if(GPO_SEC_OUTPUT == getConfigInfo(CONFIG_GPO_APP))
    6e40:	84 e1       	ldi	r24, 0x14	; 20
    6e42:	90 e0       	ldi	r25, 0x00	; 0
    6e44:	0e 94 80 47 	call	0x8f00	; 0x8f00 <getConfigInfo>
    6e48:	02 97       	sbiw	r24, 0x02	; 2
    6e4a:	11 f4       	brne	.+4      	; 0x6e50 <initGPIO+0x74>
		{
			io_enabled_flag = GPO_DISABLE_IO;
    6e4c:	82 e0       	ldi	r24, 0x02	; 2
    6e4e:	89 83       	std	Y+1, r24	; 0x01
		}
		
		return(io_enabled_flag);
    6e50:	89 81       	ldd	r24, Y+1	; 0x01
    6e52:	01 c0       	rjmp	.+2      	; 0x6e56 <initGPIO+0x7a>
	}
	else
	{
		return(GPO_DISABLE_IO);
    6e54:	82 e0       	ldi	r24, 0x02	; 2
	}
}
    6e56:	0f 90       	pop	r0
    6e58:	df 91       	pop	r29
    6e5a:	cf 91       	pop	r28
    6e5c:	08 95       	ret

00006e5e <processGpoPin>:

// This function decides which GPO feature is selected (only one can be selected
// at a given time) and sets/clears the active state from the selected feature
void processGpoPin(uint8_t feature_select, uint8_t active_state)
{
    6e5e:	0f 93       	push	r16
    6e60:	1f 93       	push	r17
    6e62:	cf 93       	push	r28
    6e64:	df 93       	push	r29
    6e66:	00 d0       	rcall	.+0      	; 0x6e68 <processGpoPin+0xa>
    6e68:	cd b7       	in	r28, 0x3d	; 61
    6e6a:	de b7       	in	r29, 0x3e	; 62
    6e6c:	89 83       	std	Y+1, r24	; 0x01
    6e6e:	6a 83       	std	Y+2, r22	; 0x02
	if((feature_select == getConfigInfo(CONFIG_GPO_APP)) && (CPiD_HW_flag))
    6e70:	89 81       	ldd	r24, Y+1	; 0x01
    6e72:	08 2f       	mov	r16, r24
    6e74:	10 e0       	ldi	r17, 0x00	; 0
    6e76:	84 e1       	ldi	r24, 0x14	; 20
    6e78:	90 e0       	ldi	r25, 0x00	; 0
    6e7a:	0e 94 80 47 	call	0x8f00	; 0x8f00 <getConfigInfo>
    6e7e:	08 17       	cp	r16, r24
    6e80:	19 07       	cpc	r17, r25
    6e82:	51 f5       	brne	.+84     	; 0x6ed8 <processGpoPin+0x7a>
    6e84:	80 91 ac 22 	lds	r24, 0x22AC	; 0x8022ac <CPiD_HW_flag>
    6e88:	88 23       	and	r24, r24
    6e8a:	31 f1       	breq	.+76     	; 0x6ed8 <processGpoPin+0x7a>
	{
		if(active_state)  // active state
    6e8c:	8a 81       	ldd	r24, Y+2	; 0x02
    6e8e:	88 23       	and	r24, r24
    6e90:	91 f0       	breq	.+36     	; 0x6eb6 <processGpoPin+0x58>
		{
			if(GPO_ACTIVE_OPEN == getConfigInfo(CONFIG_GPO_STATE))
    6e92:	85 e1       	ldi	r24, 0x15	; 21
    6e94:	90 e0       	ldi	r25, 0x00	; 0
    6e96:	0e 94 80 47 	call	0x8f00	; 0x8f00 <getConfigInfo>
    6e9a:	89 2b       	or	r24, r25
    6e9c:	31 f4       	brne	.+12     	; 0x6eaa <processGpoPin+0x4c>
			{
				GPO_PORT.OUTSET = GPO_PIN;
    6e9e:	80 ea       	ldi	r24, 0xA0	; 160
    6ea0:	96 e0       	ldi	r25, 0x06	; 6
    6ea2:	20 e8       	ldi	r18, 0x80	; 128
    6ea4:	fc 01       	movw	r30, r24
    6ea6:	25 83       	std	Z+5, r18	; 0x05
			{
				GPO_PORT.OUTSET = GPO_PIN;
			}			
		}
	}
}
    6ea8:	17 c0       	rjmp	.+46     	; 0x6ed8 <processGpoPin+0x7a>
			{
				GPO_PORT.OUTSET = GPO_PIN;
			}
			else 
			{
				GPO_PORT.OUTCLR = GPO_PIN;
    6eaa:	80 ea       	ldi	r24, 0xA0	; 160
    6eac:	96 e0       	ldi	r25, 0x06	; 6
    6eae:	20 e8       	ldi	r18, 0x80	; 128
    6eb0:	fc 01       	movw	r30, r24
    6eb2:	26 83       	std	Z+6, r18	; 0x06
			{
				GPO_PORT.OUTSET = GPO_PIN;
			}			
		}
	}
}
    6eb4:	11 c0       	rjmp	.+34     	; 0x6ed8 <processGpoPin+0x7a>
				GPO_PORT.OUTCLR = GPO_PIN;
			}
		}
		else  // inactive state
		{
			if(GPO_ACTIVE_OPEN == getConfigInfo(CONFIG_GPO_STATE))
    6eb6:	85 e1       	ldi	r24, 0x15	; 21
    6eb8:	90 e0       	ldi	r25, 0x00	; 0
    6eba:	0e 94 80 47 	call	0x8f00	; 0x8f00 <getConfigInfo>
    6ebe:	89 2b       	or	r24, r25
    6ec0:	31 f4       	brne	.+12     	; 0x6ece <processGpoPin+0x70>
			{
				GPO_PORT.OUTCLR = GPO_PIN;
    6ec2:	80 ea       	ldi	r24, 0xA0	; 160
    6ec4:	96 e0       	ldi	r25, 0x06	; 6
    6ec6:	20 e8       	ldi	r18, 0x80	; 128
    6ec8:	fc 01       	movw	r30, r24
    6eca:	26 83       	std	Z+6, r18	; 0x06
			{
				GPO_PORT.OUTSET = GPO_PIN;
			}			
		}
	}
}
    6ecc:	05 c0       	rjmp	.+10     	; 0x6ed8 <processGpoPin+0x7a>
			{
				GPO_PORT.OUTCLR = GPO_PIN;
			}
			else 
			{
				GPO_PORT.OUTSET = GPO_PIN;
    6ece:	80 ea       	ldi	r24, 0xA0	; 160
    6ed0:	96 e0       	ldi	r25, 0x06	; 6
    6ed2:	20 e8       	ldi	r18, 0x80	; 128
    6ed4:	fc 01       	movw	r30, r24
    6ed6:	25 83       	std	Z+5, r18	; 0x05
			}			
		}
	}
}
    6ed8:	00 00       	nop
    6eda:	0f 90       	pop	r0
    6edc:	0f 90       	pop	r0
    6ede:	df 91       	pop	r29
    6ee0:	cf 91       	pop	r28
    6ee2:	1f 91       	pop	r17
    6ee4:	0f 91       	pop	r16
    6ee6:	08 95       	ret

00006ee8 <GPI_activeState>:

// This function detects the state of the input pin by physically checking
// the pin level and then decoding the active state of the input pin.
// This returns whether the input is active or not. 
uint8_t GPI_activeState(void)
{
    6ee8:	cf 93       	push	r28
    6eea:	df 93       	push	r29
    6eec:	00 d0       	rcall	.+0      	; 0x6eee <GPI_activeState+0x6>
    6eee:	cd b7       	in	r28, 0x3d	; 61
    6ef0:	de b7       	in	r29, 0x3e	; 62
	uint8_t GPI_pin_state = 0;
    6ef2:	1a 82       	std	Y+2, r1	; 0x02
	uint8_t active_state = GPI_NONACTIVE;
    6ef4:	19 82       	std	Y+1, r1	; 0x01
	
	GPI_pin_state = PORTF.IN;
    6ef6:	80 ea       	ldi	r24, 0xA0	; 160
    6ef8:	96 e0       	ldi	r25, 0x06	; 6
    6efa:	fc 01       	movw	r30, r24
    6efc:	80 85       	ldd	r24, Z+8	; 0x08
    6efe:	8a 83       	std	Y+2, r24	; 0x02

	if(GPI_ACTIVE_LOW_STATE == getConfigInfo(CONFIG_GPI_STATE))
    6f00:	83 e1       	ldi	r24, 0x13	; 19
    6f02:	90 e0       	ldi	r25, 0x00	; 0
    6f04:	0e 94 80 47 	call	0x8f00	; 0x8f00 <getConfigInfo>
    6f08:	89 2b       	or	r24, r25
    6f0a:	51 f4       	brne	.+20     	; 0x6f20 <GPI_activeState+0x38>
	{
		if((GPI_pin_state & (GPI_PIN)) == 0)
    6f0c:	8a 81       	ldd	r24, Y+2	; 0x02
    6f0e:	88 2f       	mov	r24, r24
    6f10:	90 e0       	ldi	r25, 0x00	; 0
    6f12:	80 74       	andi	r24, 0x40	; 64
    6f14:	99 27       	eor	r25, r25
    6f16:	89 2b       	or	r24, r25
    6f18:	91 f4       	brne	.+36     	; 0x6f3e <GPI_activeState+0x56>
		{
			active_state = GPI_ACTIVE;
    6f1a:	81 e0       	ldi	r24, 0x01	; 1
    6f1c:	89 83       	std	Y+1, r24	; 0x01
    6f1e:	0f c0       	rjmp	.+30     	; 0x6f3e <GPI_activeState+0x56>
		}
	}
	else if(GPI_ACTIVE_HIGH_STATE == getConfigInfo(CONFIG_GPI_STATE))
    6f20:	83 e1       	ldi	r24, 0x13	; 19
    6f22:	90 e0       	ldi	r25, 0x00	; 0
    6f24:	0e 94 80 47 	call	0x8f00	; 0x8f00 <getConfigInfo>
    6f28:	01 97       	sbiw	r24, 0x01	; 1
    6f2a:	49 f4       	brne	.+18     	; 0x6f3e <GPI_activeState+0x56>
	{
		if((GPI_pin_state & (GPI_PIN)) == GPI_PIN)
    6f2c:	8a 81       	ldd	r24, Y+2	; 0x02
    6f2e:	88 2f       	mov	r24, r24
    6f30:	90 e0       	ldi	r25, 0x00	; 0
    6f32:	80 74       	andi	r24, 0x40	; 64
    6f34:	99 27       	eor	r25, r25
    6f36:	89 2b       	or	r24, r25
    6f38:	11 f0       	breq	.+4      	; 0x6f3e <GPI_activeState+0x56>
		{
			active_state = GPI_ACTIVE;
    6f3a:	81 e0       	ldi	r24, 0x01	; 1
    6f3c:	89 83       	std	Y+1, r24	; 0x01
		}
	}
	
	return(active_state);
    6f3e:	89 81       	ldd	r24, Y+1	; 0x01
}
    6f40:	0f 90       	pop	r0
    6f42:	0f 90       	pop	r0
    6f44:	df 91       	pop	r29
    6f46:	cf 91       	pop	r28
    6f48:	08 95       	ret

00006f4a <findHardwareType>:

static uint8_t findHardwareType(void)
{
    6f4a:	cf 93       	push	r28
    6f4c:	df 93       	push	r29
    6f4e:	1f 92       	push	r1
    6f50:	cd b7       	in	r28, 0x3d	; 61
    6f52:	de b7       	in	r29, 0x3e	; 62
	uint8_t hardware_type = PORTC.IN;
    6f54:	80 e4       	ldi	r24, 0x40	; 64
    6f56:	96 e0       	ldi	r25, 0x06	; 6
    6f58:	fc 01       	movw	r30, r24
    6f5a:	80 85       	ldd	r24, Z+8	; 0x08
    6f5c:	89 83       	std	Y+1, r24	; 0x01
	
	if((hardware_type & (HW_TYPE_PIN)) == HW_TYPE_PIN)
    6f5e:	89 81       	ldd	r24, Y+1	; 0x01
    6f60:	88 2f       	mov	r24, r24
    6f62:	90 e0       	ldi	r25, 0x00	; 0
    6f64:	84 70       	andi	r24, 0x04	; 4
    6f66:	99 27       	eor	r25, r25
    6f68:	89 2b       	or	r24, r25
    6f6a:	11 f0       	breq	.+4      	; 0x6f70 <findHardwareType+0x26>
	{
		return(CPID_HW);
    6f6c:	81 e0       	ldi	r24, 0x01	; 1
    6f6e:	01 c0       	rjmp	.+2      	; 0x6f72 <findHardwareType+0x28>
	}
	else
	{
		return(LITE_HW);
    6f70:	80 e0       	ldi	r24, 0x00	; 0
	}
}
    6f72:	0f 90       	pop	r0
    6f74:	df 91       	pop	r29
    6f76:	cf 91       	pop	r28
    6f78:	08 95       	ret

00006f7a <lowlevel_init>:

void lowlevel_init(void)
{
    6f7a:	cf 93       	push	r28
    6f7c:	df 93       	push	r29
    6f7e:	cd b7       	in	r28, 0x3d	; 61
    6f80:	de b7       	in	r29, 0x3e	; 62
	// enable power saving features of EEPROM and Flash controler
	//ccp_write_io((void*)&NVM.CTRLB, (NVM_EPRM_bm | NVM_FPRM_bm));
	
	//clk_24MHZ_using_2MHZ_internal();
	clk_24MHZ_using_16MHZ_external();	
    6f82:	0e 94 a0 36 	call	0x6d40	; 0x6d40 <clk_24MHZ_using_16MHZ_external>
	
	// enable 32KHz RC	
	OSC.CTRL |= OSC_RC32KEN_bm;
    6f86:	80 e5       	ldi	r24, 0x50	; 80
    6f88:	90 e0       	ldi	r25, 0x00	; 0
    6f8a:	20 e5       	ldi	r18, 0x50	; 80
    6f8c:	30 e0       	ldi	r19, 0x00	; 0
    6f8e:	f9 01       	movw	r30, r18
    6f90:	20 81       	ld	r18, Z
    6f92:	24 60       	ori	r18, 0x04	; 4
    6f94:	fc 01       	movw	r30, r24
    6f96:	20 83       	st	Z, r18
	
	// wait for RC to stabilize
	while ((OSC.STATUS & OSC_RC32KRDY_bm) == 0);
    6f98:	00 00       	nop
    6f9a:	80 e5       	ldi	r24, 0x50	; 80
    6f9c:	90 e0       	ldi	r25, 0x00	; 0
    6f9e:	fc 01       	movw	r30, r24
    6fa0:	81 81       	ldd	r24, Z+1	; 0x01
    6fa2:	88 2f       	mov	r24, r24
    6fa4:	90 e0       	ldi	r25, 0x00	; 0
    6fa6:	84 70       	andi	r24, 0x04	; 4
    6fa8:	99 27       	eor	r25, r25
    6faa:	89 2b       	or	r24, r25
    6fac:	b1 f3       	breq	.-20     	; 0x6f9a <lowlevel_init+0x20>
	
	// enable the 32 KHz output of the 32KHz RC (as opposed to the 1.024 KHz output)
	CLK.RTCCTRL = (CLK_RTCSRC_RCOSC32_gc | CLK_RTCEN_bm);
    6fae:	80 e4       	ldi	r24, 0x40	; 64
    6fb0:	90 e0       	ldi	r25, 0x00	; 0
    6fb2:	2d e0       	ldi	r18, 0x0D	; 13
    6fb4:	fc 01       	movw	r30, r24
    6fb6:	23 83       	std	Z+3, r18	; 0x03

	// Thoralite ////////////////////////////////////////////
	HW_TYPE_PORT.DIRCLR = HW_TYPE_PIN;
    6fb8:	80 e4       	ldi	r24, 0x40	; 64
    6fba:	96 e0       	ldi	r25, 0x06	; 6
    6fbc:	24 e0       	ldi	r18, 0x04	; 4
    6fbe:	fc 01       	movw	r30, r24
    6fc0:	22 83       	std	Z+2, r18	; 0x02
	HW_TYPE_PORT.HW_TYPE_PINCTRL = PORT_OPC_PULLUP_gc;
    6fc2:	80 e4       	ldi	r24, 0x40	; 64
    6fc4:	96 e0       	ldi	r25, 0x06	; 6
    6fc6:	28 e1       	ldi	r18, 0x18	; 24
    6fc8:	fc 01       	movw	r30, r24
    6fca:	22 8b       	std	Z+18, r18	; 0x12
	
	CPiD_HW_flag = findHardwareType();
    6fcc:	0e 94 a5 37 	call	0x6f4a	; 0x6f4a <findHardwareType>
    6fd0:	80 93 ac 22 	sts	0x22AC, r24	; 0x8022ac <CPiD_HW_flag>
	// Setup MCLK for the DDS to output pin
	MCLK_PORT.DIRSET = MCLK_PIN;
#endif

	// Sandeep FREQ_COUNTERPORT
	FREQCOUNT_PORT.DIRCLR   = FREQCOUNT_PIN;
    6fd4:	80 e4       	ldi	r24, 0x40	; 64
    6fd6:	96 e0       	ldi	r25, 0x06	; 6
    6fd8:	28 e0       	ldi	r18, 0x08	; 8
    6fda:	fc 01       	movw	r30, r24
    6fdc:	22 83       	std	Z+2, r18	; 0x02
	
	if(CPiD_HW_flag)  /* Thoralite */
    6fde:	80 91 ac 22 	lds	r24, 0x22AC	; 0x8022ac <CPiD_HW_flag>
    6fe2:	88 23       	and	r24, r24
    6fe4:	79 f0       	breq	.+30     	; 0x7004 <lowlevel_init+0x8a>
	{
		// setup input for interlock signal, pullup (active low) and turn on interrupt
		// for Interlock_n pin
		INTERLOCK_PORT.DIRCLR = INTERLOCK_PIN;
    6fe6:	80 e8       	ldi	r24, 0x80	; 128
    6fe8:	96 e0       	ldi	r25, 0x06	; 6
    6fea:	24 e0       	ldi	r18, 0x04	; 4
    6fec:	fc 01       	movw	r30, r24
    6fee:	22 83       	std	Z+2, r18	; 0x02
		INTERLOCK_PORT.INTERLOCK_PINCTRL = (PORT_OPC_PULLUP_gc | PORT_ISC_FALLING_gc);
    6ff0:	80 e8       	ldi	r24, 0x80	; 128
    6ff2:	96 e0       	ldi	r25, 0x06	; 6
    6ff4:	2a e1       	ldi	r18, 0x1A	; 26
    6ff6:	fc 01       	movw	r30, r24
    6ff8:	22 8b       	std	Z+18, r18	; 0x12
		INTERLOCK_PORT.INTCTRL = (PORT_INT0LVL_LO_gc);
    6ffa:	80 e8       	ldi	r24, 0x80	; 128
    6ffc:	96 e0       	ldi	r25, 0x06	; 6
    6ffe:	21 e0       	ldi	r18, 0x01	; 1
    7000:	fc 01       	movw	r30, r24
    7002:	21 87       	std	Z+9, r18	; 0x09
	}
	
	// setup input for VPA max signal and turn on interrupt for VPA_MAX pin 
	// and pullup (active low)
	VPA_MAX_PORT.DIRCLR = VPA_MAX_PIN;
    7004:	80 e0       	ldi	r24, 0x00	; 0
    7006:	96 e0       	ldi	r25, 0x06	; 6
    7008:	28 e0       	ldi	r18, 0x08	; 8
    700a:	fc 01       	movw	r30, r24
    700c:	22 83       	std	Z+2, r18	; 0x02
	VPA_MAX_PORT.VPA_MAX_PINCTRL = (PORT_OPC_PULLUP_gc | PORT_ISC_FALLING_gc);
    700e:	80 e0       	ldi	r24, 0x00	; 0
    7010:	96 e0       	ldi	r25, 0x06	; 6
    7012:	2a e1       	ldi	r18, 0x1A	; 26
    7014:	fc 01       	movw	r30, r24
    7016:	23 8b       	std	Z+19, r18	; 0x13
	// Change the prioity from HI to MED because it maybe effecting the timing of the cycle timer		
	VPA_MAX_PORT.INTCTRL = (PORT_INT0LVL_HI_gc);
    7018:	80 e0       	ldi	r24, 0x00	; 0
    701a:	96 e0       	ldi	r25, 0x06	; 6
    701c:	23 e0       	ldi	r18, 0x03	; 3
    701e:	fc 01       	movw	r30, r24
    7020:	21 87       	std	Z+9, r18	; 0x09
	//VPA_MAX_PORT.INTCTRL = (PORT_INT0LVL_MED_gc);
	VPA_MAX_PORT.INT0MASK = VPA_MAX_PIN;
    7022:	80 e0       	ldi	r24, 0x00	; 0
    7024:	96 e0       	ldi	r25, 0x06	; 6
    7026:	28 e0       	ldi	r18, 0x08	; 8
    7028:	fc 01       	movw	r30, r24
    702a:	22 87       	std	Z+10, r18	; 0x0a
	
#if 1
	// NEW: This pin detects a tag from the receiver (active low)
	TAG_N_PORT.DIRCLR = TAG_N_PIN;
    702c:	80 e6       	ldi	r24, 0x60	; 96
    702e:	96 e0       	ldi	r25, 0x06	; 6
    7030:	22 e0       	ldi	r18, 0x02	; 2
    7032:	fc 01       	movw	r30, r24
    7034:	22 83       	std	Z+2, r18	; 0x02
	TAG_N_PORT.TAG_N_PINCTRL = (PORT_OPC_PULLUP_gc | PORT_ISC_FALLING_gc);
    7036:	80 e6       	ldi	r24, 0x60	; 96
    7038:	96 e0       	ldi	r25, 0x06	; 6
    703a:	2a e1       	ldi	r18, 0x1A	; 26
    703c:	fc 01       	movw	r30, r24
    703e:	21 8b       	std	Z+17, r18	; 0x11
	TAG_N_PORT.INTCTRL = (PORT_INT0LVL_HI_gc);
    7040:	80 e6       	ldi	r24, 0x60	; 96
    7042:	96 e0       	ldi	r25, 0x06	; 6
    7044:	23 e0       	ldi	r18, 0x03	; 3
    7046:	fc 01       	movw	r30, r24
    7048:	21 87       	std	Z+9, r18	; 0x09
	
	// setup outputs  (JRG VPA switcher), first invert, then set using a clear
#if OLD_PWM_HW
	PWM_PORT.PWM_OUT_PINCTRL = 0x40;
#endif
	PWM_PORT.OUTCLR = PWM_OUT;
    704a:	80 e4       	ldi	r24, 0x40	; 64
    704c:	96 e0       	ldi	r25, 0x06	; 6
    704e:	21 e0       	ldi	r18, 0x01	; 1
    7050:	fc 01       	movw	r30, r24
    7052:	26 83       	std	Z+6, r18	; 0x06
	PWM_PORT.DIRSET = PWM_OUT;
    7054:	80 e4       	ldi	r24, 0x40	; 64
    7056:	96 e0       	ldi	r25, 0x06	; 6
    7058:	21 e0       	ldi	r18, 0x01	; 1
    705a:	fc 01       	movw	r30, r24
    705c:	21 83       	std	Z+1, r18	; 0x01
	
	//DAC output for frequency counter
	DAC_PORT.DIRSET = DAC_OUTPUT;
    705e:	80 e2       	ldi	r24, 0x20	; 32
    7060:	96 e0       	ldi	r25, 0x06	; 6
    7062:	24 e0       	ldi	r18, 0x04	; 4
    7064:	fc 01       	movw	r30, r24
    7066:	21 83       	std	Z+1, r18	; 0x01
	DAC_PORT.DAC_OUTPUT_PINCTRL = PORT_OPC_PULLDOWN_gc;
    7068:	80 e2       	ldi	r24, 0x20	; 32
    706a:	96 e0       	ldi	r25, 0x06	; 6
    706c:	20 e1       	ldi	r18, 0x10	; 16
    706e:	fc 01       	movw	r30, r24
    7070:	22 8b       	std	Z+18, r18	; 0x12
	
	// DAC output for VPA rail adj
	DAC_PORT.DIRSET = DAC1_OUTPUT;
    7072:	80 e2       	ldi	r24, 0x20	; 32
    7074:	96 e0       	ldi	r25, 0x06	; 6
    7076:	28 e0       	ldi	r18, 0x08	; 8
    7078:	fc 01       	movw	r30, r24
    707a:	21 83       	std	Z+1, r18	; 0x01
	DAC_PORT.DAC1_OUTPUT_PINCTRL = PORT_OPC_PULLDOWN_gc;
    707c:	80 e2       	ldi	r24, 0x20	; 32
    707e:	96 e0       	ldi	r25, 0x06	; 6
    7080:	20 e1       	ldi	r18, 0x10	; 16
    7082:	fc 01       	movw	r30, r24
    7084:	23 8b       	std	Z+19, r18	; 0x13
	
	DDS_SPI_PORT.OUTSET = DDS_NCS;
    7086:	80 e4       	ldi	r24, 0x40	; 64
    7088:	96 e0       	ldi	r25, 0x06	; 6
    708a:	20 e1       	ldi	r18, 0x10	; 16
    708c:	fc 01       	movw	r30, r24
    708e:	25 83       	std	Z+5, r18	; 0x05
	DDS_SPI_PORT.DIRSET = (DDS_MOSI | DDS_NCS | DDS_SCK);
    7090:	80 e4       	ldi	r24, 0x40	; 64
    7092:	96 e0       	ldi	r25, 0x06	; 6
    7094:	20 eb       	ldi	r18, 0xB0	; 176
    7096:	fc 01       	movw	r30, r24
    7098:	21 83       	std	Z+1, r18	; 0x01
	HOST_SPI_PORT.DIRSET = HOST_MISO;
#endif
	
	
	// JRG transmit enable gate signal changed to active high (6us)
	TX_ENABLE_N_PORT.OUTCLR = TX_ENABLE_N_PIN;
    709a:	80 e8       	ldi	r24, 0x80	; 128
    709c:	96 e0       	ldi	r25, 0x06	; 6
    709e:	21 e0       	ldi	r18, 0x01	; 1
    70a0:	fc 01       	movw	r30, r24
    70a2:	26 83       	std	Z+6, r18	; 0x06
	TX_ENABLE_N_PORT.PIN0CTRL = PORT_OPC_PULLDOWN_gc;
    70a4:	80 e8       	ldi	r24, 0x80	; 128
    70a6:	96 e0       	ldi	r25, 0x06	; 6
    70a8:	20 e1       	ldi	r18, 0x10	; 16
    70aa:	fc 01       	movw	r30, r24
    70ac:	20 8b       	std	Z+16, r18	; 0x10
#if !HALFNON
	if(CPiD_HW_flag) /* Thoralite */
    70ae:	80 91 ac 22 	lds	r24, 0x22AC	; 0x8022ac <CPiD_HW_flag>
    70b2:	88 23       	and	r24, r24
    70b4:	51 f0       	breq	.+20     	; 0x70ca <lowlevel_init+0x150>
	{
		TX2_ENABLE_N_PORT.OUTCLR = TX2_ENABLE_N_PIN;
    70b6:	80 e6       	ldi	r24, 0x60	; 96
    70b8:	96 e0       	ldi	r25, 0x06	; 6
    70ba:	20 e1       	ldi	r18, 0x10	; 16
    70bc:	fc 01       	movw	r30, r24
    70be:	26 83       	std	Z+6, r18	; 0x06
		TX2_ENABLE_N_PORT.DIRSET = TX2_ENABLE_N_PIN;
    70c0:	80 e6       	ldi	r24, 0x60	; 96
    70c2:	96 e0       	ldi	r25, 0x06	; 6
    70c4:	20 e1       	ldi	r18, 0x10	; 16
    70c6:	fc 01       	movw	r30, r24
    70c8:	21 83       	std	Z+1, r18	; 0x01
	// JRG active low receiver enable gate signal (10us)
	RX_ENABLE_N_PORT.OUTSET = RX_ENABLE_N_PIN;
	RX_ENABLE_N_PORT.DIRSET = RX_ENABLE_N_PIN;
#else  // Thorite HW
	// JRG active high receiver enable gate signal (10us)
	RX_ENABLE_N_PORT.OUTCLR = RX_ENABLE_N_PIN;
    70ca:	80 e8       	ldi	r24, 0x80	; 128
    70cc:	96 e0       	ldi	r25, 0x06	; 6
    70ce:	22 e0       	ldi	r18, 0x02	; 2
    70d0:	fc 01       	movw	r30, r24
    70d2:	26 83       	std	Z+6, r18	; 0x06
	RX_ENABLE_N_PORT.DIRSET = RX_ENABLE_N_PIN;
    70d4:	80 e8       	ldi	r24, 0x80	; 128
    70d6:	96 e0       	ldi	r25, 0x06	; 6
    70d8:	22 e0       	ldi	r18, 0x02	; 2
    70da:	fc 01       	movw	r30, r24
    70dc:	21 83       	std	Z+1, r18	; 0x01
	if(CPiD_HW_flag) /* Thoralite */
    70de:	80 91 ac 22 	lds	r24, 0x22AC	; 0x8022ac <CPiD_HW_flag>
    70e2:	88 23       	and	r24, r24
    70e4:	51 f0       	breq	.+20     	; 0x70fa <lowlevel_init+0x180>
	{
		RX2_ENABLE_N_PORT.OUTCLR = RX2_ENABLE_N_PIN;
    70e6:	80 e8       	ldi	r24, 0x80	; 128
    70e8:	96 e0       	ldi	r25, 0x06	; 6
    70ea:	22 e0       	ldi	r18, 0x02	; 2
    70ec:	fc 01       	movw	r30, r24
    70ee:	26 83       	std	Z+6, r18	; 0x06
		RX2_ENABLE_N_PORT.DIRSET = RX2_ENABLE_N_PIN;
    70f0:	80 e8       	ldi	r24, 0x80	; 128
    70f2:	96 e0       	ldi	r25, 0x06	; 6
    70f4:	22 e0       	ldi	r18, 0x02	; 2
    70f6:	fc 01       	movw	r30, r24
    70f8:	21 83       	std	Z+1, r18	; 0x01
	RX_EN_PORT.DIRSET = RX_EN_PIN;
#endif
	
	// This active low pin adjusts the Vcc applied to the VPA rail.
	// When high the Vcc is 3.3v, when low the Vcc is 12v
	DEACT_NOT_PORT.OUTSET = DEACT_NOT_PIN;
    70fa:	80 e4       	ldi	r24, 0x40	; 64
    70fc:	96 e0       	ldi	r25, 0x06	; 6
    70fe:	20 e2       	ldi	r18, 0x20	; 32
    7100:	fc 01       	movw	r30, r24
    7102:	25 83       	std	Z+5, r18	; 0x05
	DEACT_NOT_PORT.DIRSET = DEACT_NOT_PIN;
    7104:	80 e4       	ldi	r24, 0x40	; 64
    7106:	96 e0       	ldi	r25, 0x06	; 6
    7108:	20 e2       	ldi	r18, 0x20	; 32
    710a:	fc 01       	movw	r30, r24
    710c:	21 83       	std	Z+1, r18	; 0x01
	
#if 1
	// Set relay default value to close only the LS relay 
	TUNE_RELAY0_PORT.OUTCLR = TUNE_RELAY0_PIN;
    710e:	80 ea       	ldi	r24, 0xA0	; 160
    7110:	96 e0       	ldi	r25, 0x06	; 6
    7112:	21 e0       	ldi	r18, 0x01	; 1
    7114:	fc 01       	movw	r30, r24
    7116:	26 83       	std	Z+6, r18	; 0x06
	TUNE_RELAY0_PORT.DIRSET = TUNE_RELAY0_PIN;
    7118:	80 ea       	ldi	r24, 0xA0	; 160
    711a:	96 e0       	ldi	r25, 0x06	; 6
    711c:	21 e0       	ldi	r18, 0x01	; 1
    711e:	fc 01       	movw	r30, r24
    7120:	21 83       	std	Z+1, r18	; 0x01
	
	TUNE_RELAY1_PORT.OUTCLR = TUNE_RELAY1_PIN;
    7122:	80 ea       	ldi	r24, 0xA0	; 160
    7124:	96 e0       	ldi	r25, 0x06	; 6
    7126:	22 e0       	ldi	r18, 0x02	; 2
    7128:	fc 01       	movw	r30, r24
    712a:	26 83       	std	Z+6, r18	; 0x06
	TUNE_RELAY1_PORT.DIRSET = TUNE_RELAY1_PIN;
    712c:	80 ea       	ldi	r24, 0xA0	; 160
    712e:	96 e0       	ldi	r25, 0x06	; 6
    7130:	22 e0       	ldi	r18, 0x02	; 2
    7132:	fc 01       	movw	r30, r24
    7134:	21 83       	std	Z+1, r18	; 0x01
	
	TUNE_RELAY2_PORT.OUTCLR = TUNE_RELAY2_PIN;
    7136:	80 ea       	ldi	r24, 0xA0	; 160
    7138:	96 e0       	ldi	r25, 0x06	; 6
    713a:	24 e0       	ldi	r18, 0x04	; 4
    713c:	fc 01       	movw	r30, r24
    713e:	26 83       	std	Z+6, r18	; 0x06
	TUNE_RELAY2_PORT.DIRSET = TUNE_RELAY2_PIN;
    7140:	80 ea       	ldi	r24, 0xA0	; 160
    7142:	96 e0       	ldi	r25, 0x06	; 6
    7144:	24 e0       	ldi	r18, 0x04	; 4
    7146:	fc 01       	movw	r30, r24
    7148:	21 83       	std	Z+1, r18	; 0x01
	
	TUNE_RELAY3_PORT.OUTCLR = TUNE_RELAY3_PIN;
    714a:	80 ea       	ldi	r24, 0xA0	; 160
    714c:	96 e0       	ldi	r25, 0x06	; 6
    714e:	28 e0       	ldi	r18, 0x08	; 8
    7150:	fc 01       	movw	r30, r24
    7152:	26 83       	std	Z+6, r18	; 0x06
	TUNE_RELAY3_PORT.DIRSET = TUNE_RELAY3_PIN;
    7154:	80 ea       	ldi	r24, 0xA0	; 160
    7156:	96 e0       	ldi	r25, 0x06	; 6
    7158:	28 e0       	ldi	r18, 0x08	; 8
    715a:	fc 01       	movw	r30, r24
    715c:	21 83       	std	Z+1, r18	; 0x01
	
	TUNE_RELAY4_PORT.OUTCLR = TUNE_RELAY4_PIN;
    715e:	80 ea       	ldi	r24, 0xA0	; 160
    7160:	96 e0       	ldi	r25, 0x06	; 6
    7162:	20 e1       	ldi	r18, 0x10	; 16
    7164:	fc 01       	movw	r30, r24
    7166:	26 83       	std	Z+6, r18	; 0x06
	TUNE_RELAY4_PORT.DIRSET = TUNE_RELAY4_PIN;
    7168:	80 ea       	ldi	r24, 0xA0	; 160
    716a:	96 e0       	ldi	r25, 0x06	; 6
    716c:	20 e1       	ldi	r18, 0x10	; 16
    716e:	fc 01       	movw	r30, r24
    7170:	21 83       	std	Z+1, r18	; 0x01
#endif	

	ADC_REF_PORT.DIRCLR = ADC_REF_PIN;
    7172:	80 e0       	ldi	r24, 0x00	; 0
    7174:	96 e0       	ldi	r25, 0x06	; 6
    7176:	21 e0       	ldi	r18, 0x01	; 1
    7178:	fc 01       	movw	r30, r24
    717a:	22 83       	std	Z+2, r18	; 0x02
	
	FCC_CE_SW_PORT.DIRCLR = FCC_CE_SW_PIN;
    717c:	80 e2       	ldi	r24, 0x20	; 32
    717e:	96 e0       	ldi	r25, 0x06	; 6
    7180:	20 e1       	ldi	r18, 0x10	; 16
    7182:	fc 01       	movw	r30, r24
    7184:	22 83       	std	Z+2, r18	; 0x02
	MODE_SEL0_SW_PORT.DIRCLR = MODE_SEL0_SW_PIN;
    7186:	80 e2       	ldi	r24, 0x20	; 32
    7188:	96 e0       	ldi	r25, 0x06	; 6
    718a:	20 e2       	ldi	r18, 0x20	; 32
    718c:	fc 01       	movw	r30, r24
    718e:	22 83       	std	Z+2, r18	; 0x02
	MODE_SEL1_SW_PORT.DIRCLR = MODE_SEL1_SW_PIN;
    7190:	80 e2       	ldi	r24, 0x20	; 32
    7192:	96 e0       	ldi	r25, 0x06	; 6
    7194:	20 e4       	ldi	r18, 0x40	; 64
    7196:	fc 01       	movw	r30, r24
    7198:	22 83       	std	Z+2, r18	; 0x02
	INTLK_EN_SW_PORT.DIRCLR = INTLK_EN_SW_PIN;
    719a:	80 e2       	ldi	r24, 0x20	; 32
    719c:	96 e0       	ldi	r25, 0x06	; 6
    719e:	20 e8       	ldi	r18, 0x80	; 128
    71a0:	fc 01       	movw	r30, r24
    71a2:	22 83       	std	Z+2, r18	; 0x02

	TEST_PORT.OUTCLR = TEST_PIN;
    71a4:	80 e4       	ldi	r24, 0x40	; 64
    71a6:	96 e0       	ldi	r25, 0x06	; 6
    71a8:	20 e1       	ldi	r18, 0x10	; 16
    71aa:	fc 01       	movw	r30, r24
    71ac:	26 83       	std	Z+6, r18	; 0x06
	TEST_PORT.DIRSET = TEST_PIN;
    71ae:	80 e4       	ldi	r24, 0x40	; 64
    71b0:	96 e0       	ldi	r25, 0x06	; 6
    71b2:	20 e1       	ldi	r18, 0x10	; 16
    71b4:	fc 01       	movw	r30, r24
    71b6:	21 83       	std	Z+1, r18	; 0x01
	TEST2_PORT.OUTCLR = TEST2_PIN;
    71b8:	80 e0       	ldi	r24, 0x00	; 0
    71ba:	96 e0       	ldi	r25, 0x06	; 6
    71bc:	24 e0       	ldi	r18, 0x04	; 4
    71be:	fc 01       	movw	r30, r24
    71c0:	26 83       	std	Z+6, r18	; 0x06
	TEST2_PORT.DIRSET = TEST2_PIN;
    71c2:	80 e0       	ldi	r24, 0x00	; 0
    71c4:	96 e0       	ldi	r25, 0x06	; 6
    71c6:	24 e0       	ldi	r18, 0x04	; 4
    71c8:	fc 01       	movw	r30, r24
    71ca:	21 83       	std	Z+1, r18	; 0x01

	AC_PORT.AC_POS_PINCTRL = PORT_ISC_INPUT_DISABLE_gc;
#endif

	// enable all interrupt levels in the PMIC
	PMIC.CTRL |= (PMIC_HILVLEN_bm | PMIC_MEDLVLEN_bm | PMIC_LOLVLEN_bm);
    71cc:	80 ea       	ldi	r24, 0xA0	; 160
    71ce:	90 e0       	ldi	r25, 0x00	; 0
    71d0:	20 ea       	ldi	r18, 0xA0	; 160
    71d2:	30 e0       	ldi	r19, 0x00	; 0
    71d4:	f9 01       	movw	r30, r18
    71d6:	22 81       	ldd	r18, Z+2	; 0x02
    71d8:	27 60       	ori	r18, 0x07	; 7
    71da:	fc 01       	movw	r30, r24
    71dc:	22 83       	std	Z+2, r18	; 0x02

	//SET_STATE(STATE_SLEEP);
}
    71de:	00 00       	nop
    71e0:	df 91       	pop	r29
    71e2:	cf 91       	pop	r28
    71e4:	08 95       	ret

000071e6 <nvm_wait_until_ready>:
 * This function is blocking and waits for any NVM access to finish.
 * Use this function before any NVM accesses, if you are not certain that
 * any previous operations are finished yet.
 */
static inline void nvm_wait_until_ready( void )
{
    71e6:	cf 93       	push	r28
    71e8:	df 93       	push	r29
    71ea:	cd b7       	in	r28, 0x3d	; 61
    71ec:	de b7       	in	r29, 0x3e	; 62
	do {
		// Block execution while waiting for the NVM to be ready
	} while ((NVM.STATUS & NVM_NVMBUSY_bm) == NVM_NVMBUSY_bm);
    71ee:	80 ec       	ldi	r24, 0xC0	; 192
    71f0:	91 e0       	ldi	r25, 0x01	; 1
    71f2:	fc 01       	movw	r30, r24
    71f4:	87 85       	ldd	r24, Z+15	; 0x0f
    71f6:	88 23       	and	r24, r24
    71f8:	d4 f3       	brlt	.-12     	; 0x71ee <nvm_wait_until_ready+0x8>
}
    71fa:	00 00       	nop
    71fc:	df 91       	pop	r29
    71fe:	cf 91       	pop	r28
    7200:	08 95       	ret

00007202 <nvm_exec>:
 *
 * \note The correct NVM command must be set in the NVM.CMD register before
 *       calling this function.
 */
static inline void nvm_exec(void)
{
    7202:	cf 93       	push	r28
    7204:	df 93       	push	r29
    7206:	cd b7       	in	r28, 0x3d	; 61
    7208:	de b7       	in	r29, 0x3e	; 62
	ccp_write_io((uint8_t *)&NVM.CTRLA, NVM_CMDEX_bm);
    720a:	61 e0       	ldi	r22, 0x01	; 1
    720c:	8b ec       	ldi	r24, 0xCB	; 203
    720e:	91 e0       	ldi	r25, 0x01	; 1
    7210:	0e 94 38 46 	call	0x8c70	; 0x8c70 <ccp_write_io>
}
    7214:	00 00       	nop
    7216:	df 91       	pop	r29
    7218:	cf 91       	pop	r28
    721a:	08 95       	ret

0000721c <nvm_issue_command>:
 *       before this function is called.
 *
 * \param nvm_command NVM Command to execute.
 */
static inline void nvm_issue_command(NVM_CMD_t nvm_command)
{
    721c:	cf 93       	push	r28
    721e:	df 93       	push	r29
    7220:	00 d0       	rcall	.+0      	; 0x7222 <nvm_issue_command+0x6>
    7222:	cd b7       	in	r28, 0x3d	; 61
    7224:	de b7       	in	r29, 0x3e	; 62
    7226:	8a 83       	std	Y+2, r24	; 0x02
	uint8_t old_cmd;

	old_cmd = NVM.CMD;
    7228:	80 ec       	ldi	r24, 0xC0	; 192
    722a:	91 e0       	ldi	r25, 0x01	; 1
    722c:	fc 01       	movw	r30, r24
    722e:	82 85       	ldd	r24, Z+10	; 0x0a
    7230:	89 83       	std	Y+1, r24	; 0x01
	NVM.CMD = nvm_command;
    7232:	80 ec       	ldi	r24, 0xC0	; 192
    7234:	91 e0       	ldi	r25, 0x01	; 1
    7236:	2a 81       	ldd	r18, Y+2	; 0x02
    7238:	fc 01       	movw	r30, r24
    723a:	22 87       	std	Z+10, r18	; 0x0a
	ccp_write_io((uint8_t *)&NVM.CTRLA, NVM_CMDEX_bm);
    723c:	61 e0       	ldi	r22, 0x01	; 1
    723e:	8b ec       	ldi	r24, 0xCB	; 203
    7240:	91 e0       	ldi	r25, 0x01	; 1
    7242:	0e 94 38 46 	call	0x8c70	; 0x8c70 <ccp_write_io>
	NVM.CMD = old_cmd;
    7246:	80 ec       	ldi	r24, 0xC0	; 192
    7248:	91 e0       	ldi	r25, 0x01	; 1
    724a:	29 81       	ldd	r18, Y+1	; 0x01
    724c:	fc 01       	movw	r30, r24
    724e:	22 87       	std	Z+10, r18	; 0x0a
}
    7250:	00 00       	nop
    7252:	0f 90       	pop	r0
    7254:	0f 90       	pop	r0
    7256:	df 91       	pop	r29
    7258:	cf 91       	pop	r28
    725a:	08 95       	ret

0000725c <eeprom_enable_mapping>:
 *
 *  \note This disables IO-mapped access to EEPROM, although page erase and
 *        write operations still needs to be done through IO register.
 */
static inline void eeprom_enable_mapping(void)
{
    725c:	cf 93       	push	r28
    725e:	df 93       	push	r29
    7260:	cd b7       	in	r28, 0x3d	; 61
    7262:	de b7       	in	r29, 0x3e	; 62
#if !XMEGA_E
	NVM_CTRLB = NVM_CTRLB | NVM_EEMAPEN_bm;
    7264:	8c ec       	ldi	r24, 0xCC	; 204
    7266:	91 e0       	ldi	r25, 0x01	; 1
    7268:	2c ec       	ldi	r18, 0xCC	; 204
    726a:	31 e0       	ldi	r19, 0x01	; 1
    726c:	f9 01       	movw	r30, r18
    726e:	20 81       	ld	r18, Z
    7270:	28 60       	ori	r18, 0x08	; 8
    7272:	fc 01       	movw	r30, r24
    7274:	20 83       	st	Z, r18
#endif
}
    7276:	00 00       	nop
    7278:	df 91       	pop	r29
    727a:	cf 91       	pop	r28
    727c:	08 95       	ret

0000727e <eeprom_disable_mapping>:
 *
 *  This macro disables mapping of EEPROM into data space.
 *  IO mapped access is now enabled.
 */
static inline void eeprom_disable_mapping(void)
{
    727e:	cf 93       	push	r28
    7280:	df 93       	push	r29
    7282:	cd b7       	in	r28, 0x3d	; 61
    7284:	de b7       	in	r29, 0x3e	; 62
#if !XMEGA_E
	NVM_CTRLB = NVM_CTRLB & ~NVM_EEMAPEN_bm;
    7286:	8c ec       	ldi	r24, 0xCC	; 204
    7288:	91 e0       	ldi	r25, 0x01	; 1
    728a:	2c ec       	ldi	r18, 0xCC	; 204
    728c:	31 e0       	ldi	r19, 0x01	; 1
    728e:	f9 01       	movw	r30, r18
    7290:	20 81       	ld	r18, Z
    7292:	27 7f       	andi	r18, 0xF7	; 247
    7294:	fc 01       	movw	r30, r24
    7296:	20 83       	st	Z, r18
#endif
}
    7298:	00 00       	nop
    729a:	df 91       	pop	r29
    729c:	cf 91       	pop	r28
    729e:	08 95       	ret

000072a0 <nvm_eeprom_read_byte>:
 * \param  addr       EEPROM address, between 0 and EEPROM_SIZE
 *
 *  \return  Byte value read from EEPROM.
 */
uint8_t nvm_eeprom_read_byte(eeprom_addr_t addr)
{
    72a0:	cf 93       	push	r28
    72a2:	df 93       	push	r29
    72a4:	00 d0       	rcall	.+0      	; 0x72a6 <nvm_eeprom_read_byte+0x6>
    72a6:	1f 92       	push	r1
    72a8:	cd b7       	in	r28, 0x3d	; 61
    72aa:	de b7       	in	r29, 0x3e	; 62
    72ac:	8a 83       	std	Y+2, r24	; 0x02
    72ae:	9b 83       	std	Y+3, r25	; 0x03
	uint8_t data;
	Assert(addr <= EEPROM_SIZE);

	/* Wait until NVM is ready */
	nvm_wait_until_ready();
    72b0:	0e 94 f3 38 	call	0x71e6	; 0x71e6 <nvm_wait_until_ready>
	eeprom_enable_mapping();
    72b4:	0e 94 2e 39 	call	0x725c	; 0x725c <eeprom_enable_mapping>
	data = *(uint8_t*)(addr + MAPPED_EEPROM_START),
    72b8:	8a 81       	ldd	r24, Y+2	; 0x02
    72ba:	9b 81       	ldd	r25, Y+3	; 0x03
    72bc:	90 5f       	subi	r25, 0xF0	; 240
    72be:	fc 01       	movw	r30, r24
    72c0:	80 81       	ld	r24, Z
    72c2:	89 83       	std	Y+1, r24	; 0x01
	eeprom_disable_mapping();
    72c4:	0e 94 3f 39 	call	0x727e	; 0x727e <eeprom_disable_mapping>
	return data;
    72c8:	89 81       	ldd	r24, Y+1	; 0x01
}
    72ca:	23 96       	adiw	r28, 0x03	; 3
    72cc:	cd bf       	out	0x3d, r28	; 61
    72ce:	de bf       	out	0x3e, r29	; 62
    72d0:	df 91       	pop	r29
    72d2:	cf 91       	pop	r28
    72d4:	08 95       	ret

000072d6 <nvm_eeprom_read_buffer>:
 * \param address   the address to where to read
 * \param buf       pointer to the data
 * \param len       the number of bytes to read
 */
void nvm_eeprom_read_buffer(eeprom_addr_t address, void *buf, uint16_t len)
{
    72d6:	cf 93       	push	r28
    72d8:	df 93       	push	r29
    72da:	cd b7       	in	r28, 0x3d	; 61
    72dc:	de b7       	in	r29, 0x3e	; 62
    72de:	26 97       	sbiw	r28, 0x06	; 6
    72e0:	cd bf       	out	0x3d, r28	; 61
    72e2:	de bf       	out	0x3e, r29	; 62
    72e4:	89 83       	std	Y+1, r24	; 0x01
    72e6:	9a 83       	std	Y+2, r25	; 0x02
    72e8:	6b 83       	std	Y+3, r22	; 0x03
    72ea:	7c 83       	std	Y+4, r23	; 0x04
    72ec:	4d 83       	std	Y+5, r20	; 0x05
    72ee:	5e 83       	std	Y+6, r21	; 0x06
	nvm_wait_until_ready();
    72f0:	0e 94 f3 38 	call	0x71e6	; 0x71e6 <nvm_wait_until_ready>
	eeprom_enable_mapping();
    72f4:	0e 94 2e 39 	call	0x725c	; 0x725c <eeprom_enable_mapping>
	memcpy( buf,(void*)(address+MAPPED_EEPROM_START), len );
    72f8:	89 81       	ldd	r24, Y+1	; 0x01
    72fa:	9a 81       	ldd	r25, Y+2	; 0x02
    72fc:	90 5f       	subi	r25, 0xF0	; 240
    72fe:	bc 01       	movw	r22, r24
    7300:	2d 81       	ldd	r18, Y+5	; 0x05
    7302:	3e 81       	ldd	r19, Y+6	; 0x06
    7304:	8b 81       	ldd	r24, Y+3	; 0x03
    7306:	9c 81       	ldd	r25, Y+4	; 0x04
    7308:	a9 01       	movw	r20, r18
    730a:	0e 94 4e 51 	call	0xa29c	; 0xa29c <memcpy>
	eeprom_disable_mapping();
    730e:	0e 94 3f 39 	call	0x727e	; 0x727e <eeprom_disable_mapping>
}
    7312:	00 00       	nop
    7314:	26 96       	adiw	r28, 0x06	; 6
    7316:	cd bf       	out	0x3d, r28	; 61
    7318:	de bf       	out	0x3e, r29	; 62
    731a:	df 91       	pop	r29
    731c:	cf 91       	pop	r28
    731e:	08 95       	ret

00007320 <nvm_eeprom_write_byte>:
 *
 * \param  address    EEPROM address (max EEPROM_SIZE)
 * \param  value      Byte value to write to EEPROM.
 */
void nvm_eeprom_write_byte(eeprom_addr_t address, uint8_t value)
{
    7320:	cf 93       	push	r28
    7322:	df 93       	push	r29
    7324:	00 d0       	rcall	.+0      	; 0x7326 <nvm_eeprom_write_byte+0x6>
    7326:	00 d0       	rcall	.+0      	; 0x7328 <nvm_eeprom_write_byte+0x8>
    7328:	cd b7       	in	r28, 0x3d	; 61
    732a:	de b7       	in	r29, 0x3e	; 62
    732c:	8a 83       	std	Y+2, r24	; 0x02
    732e:	9b 83       	std	Y+3, r25	; 0x03
    7330:	6c 83       	std	Y+4, r22	; 0x04

	Assert(address <= EEPROM_SIZE);
	/*  Flush buffer to make sure no unintentional data is written and load
	 *  the "Page Load" command into the command register.
	 */
	old_cmd = NVM.CMD;
    7332:	80 ec       	ldi	r24, 0xC0	; 192
    7334:	91 e0       	ldi	r25, 0x01	; 1
    7336:	fc 01       	movw	r30, r24
    7338:	82 85       	ldd	r24, Z+10	; 0x0a
    733a:	89 83       	std	Y+1, r24	; 0x01
	nvm_eeprom_flush_buffer();
    733c:	0e 94 26 3a 	call	0x744c	; 0x744c <nvm_eeprom_flush_buffer>
	// Wait until NVM is ready
	nvm_wait_until_ready();
    7340:	0e 94 f3 38 	call	0x71e6	; 0x71e6 <nvm_wait_until_ready>
	nvm_eeprom_load_byte_to_buffer(address, value);
    7344:	8a 81       	ldd	r24, Y+2	; 0x02
    7346:	6c 81       	ldd	r22, Y+4	; 0x04
    7348:	0e 94 41 3a 	call	0x7482	; 0x7482 <nvm_eeprom_load_byte_to_buffer>

	// Set address to write to
	NVM.ADDR2 = 0x00;
    734c:	80 ec       	ldi	r24, 0xC0	; 192
    734e:	91 e0       	ldi	r25, 0x01	; 1
    7350:	fc 01       	movw	r30, r24
    7352:	12 82       	std	Z+2, r1	; 0x02
	NVM.ADDR1 = (address >> 8) & 0xFF;
    7354:	80 ec       	ldi	r24, 0xC0	; 192
    7356:	91 e0       	ldi	r25, 0x01	; 1
    7358:	2a 81       	ldd	r18, Y+2	; 0x02
    735a:	3b 81       	ldd	r19, Y+3	; 0x03
    735c:	23 2f       	mov	r18, r19
    735e:	33 27       	eor	r19, r19
    7360:	fc 01       	movw	r30, r24
    7362:	21 83       	std	Z+1, r18	; 0x01
	NVM.ADDR0 = address & 0xFF;
    7364:	80 ec       	ldi	r24, 0xC0	; 192
    7366:	91 e0       	ldi	r25, 0x01	; 1
    7368:	2a 81       	ldd	r18, Y+2	; 0x02
    736a:	fc 01       	movw	r30, r24
    736c:	20 83       	st	Z, r18

	/*  Issue EEPROM Atomic Write (Erase&Write) command. Load command, write
	 *  the protection signature and execute command.
	 */
	NVM.CMD = NVM_CMD_ERASE_WRITE_EEPROM_PAGE_gc;
    736e:	80 ec       	ldi	r24, 0xC0	; 192
    7370:	91 e0       	ldi	r25, 0x01	; 1
    7372:	25 e3       	ldi	r18, 0x35	; 53
    7374:	fc 01       	movw	r30, r24
    7376:	22 87       	std	Z+10, r18	; 0x0a
	nvm_exec();
    7378:	0e 94 01 39 	call	0x7202	; 0x7202 <nvm_exec>
	NVM.CMD = old_cmd;
    737c:	80 ec       	ldi	r24, 0xC0	; 192
    737e:	91 e0       	ldi	r25, 0x01	; 1
    7380:	29 81       	ldd	r18, Y+1	; 0x01
    7382:	fc 01       	movw	r30, r24
    7384:	22 87       	std	Z+10, r18	; 0x0a
}
    7386:	00 00       	nop
    7388:	24 96       	adiw	r28, 0x04	; 4
    738a:	cd bf       	out	0x3d, r28	; 61
    738c:	de bf       	out	0x3e, r29	; 62
    738e:	df 91       	pop	r29
    7390:	cf 91       	pop	r28
    7392:	08 95       	ret

00007394 <nvm_eeprom_erase_and_write_buffer>:
 * \param address   the address to where to write
 * \param buf       pointer to the data
 * \param len       the number of bytes to write
 */
void nvm_eeprom_erase_and_write_buffer(eeprom_addr_t address, const void *buf, uint16_t len)
{
    7394:	cf 93       	push	r28
    7396:	df 93       	push	r29
    7398:	cd b7       	in	r28, 0x3d	; 61
    739a:	de b7       	in	r29, 0x3e	; 62
    739c:	26 97       	sbiw	r28, 0x06	; 6
    739e:	cd bf       	out	0x3d, r28	; 61
    73a0:	de bf       	out	0x3e, r29	; 62
    73a2:	89 83       	std	Y+1, r24	; 0x01
    73a4:	9a 83       	std	Y+2, r25	; 0x02
    73a6:	6b 83       	std	Y+3, r22	; 0x03
    73a8:	7c 83       	std	Y+4, r23	; 0x04
    73aa:	4d 83       	std	Y+5, r20	; 0x05
    73ac:	5e 83       	std	Y+6, r21	; 0x06
	while (len) {
    73ae:	42 c0       	rjmp	.+132    	; 0x7434 <nvm_eeprom_erase_and_write_buffer+0xa0>
		if (((address%EEPROM_PAGE_SIZE)==0) && (len>=EEPROM_PAGE_SIZE)) {
    73b0:	89 81       	ldd	r24, Y+1	; 0x01
    73b2:	9a 81       	ldd	r25, Y+2	; 0x02
    73b4:	8f 71       	andi	r24, 0x1F	; 31
    73b6:	99 27       	eor	r25, r25
    73b8:	89 2b       	or	r24, r25
    73ba:	21 f5       	brne	.+72     	; 0x7404 <nvm_eeprom_erase_and_write_buffer+0x70>
    73bc:	8d 81       	ldd	r24, Y+5	; 0x05
    73be:	9e 81       	ldd	r25, Y+6	; 0x06
    73c0:	80 97       	sbiw	r24, 0x20	; 32
    73c2:	00 f1       	brcs	.+64     	; 0x7404 <nvm_eeprom_erase_and_write_buffer+0x70>
			// A full page can be written
			nvm_eeprom_load_page_to_buffer((uint8_t*)buf);
    73c4:	8b 81       	ldd	r24, Y+3	; 0x03
    73c6:	9c 81       	ldd	r25, Y+4	; 0x04
    73c8:	0e 94 5b 3a 	call	0x74b6	; 0x74b6 <nvm_eeprom_load_page_to_buffer>
			nvm_eeprom_atomic_write_page(address/EEPROM_PAGE_SIZE);
    73cc:	89 81       	ldd	r24, Y+1	; 0x01
    73ce:	9a 81       	ldd	r25, Y+2	; 0x02
    73d0:	96 95       	lsr	r25
    73d2:	87 95       	ror	r24
    73d4:	92 95       	swap	r25
    73d6:	82 95       	swap	r24
    73d8:	8f 70       	andi	r24, 0x0F	; 15
    73da:	89 27       	eor	r24, r25
    73dc:	9f 70       	andi	r25, 0x0F	; 15
    73de:	89 27       	eor	r24, r25
    73e0:	0e 94 81 3a 	call	0x7502	; 0x7502 <nvm_eeprom_atomic_write_page>
			address += EEPROM_PAGE_SIZE;
    73e4:	89 81       	ldd	r24, Y+1	; 0x01
    73e6:	9a 81       	ldd	r25, Y+2	; 0x02
    73e8:	80 96       	adiw	r24, 0x20	; 32
    73ea:	89 83       	std	Y+1, r24	; 0x01
    73ec:	9a 83       	std	Y+2, r25	; 0x02
			buf = (uint8_t*)buf + EEPROM_PAGE_SIZE;
    73ee:	8b 81       	ldd	r24, Y+3	; 0x03
    73f0:	9c 81       	ldd	r25, Y+4	; 0x04
    73f2:	80 96       	adiw	r24, 0x20	; 32
    73f4:	8b 83       	std	Y+3, r24	; 0x03
    73f6:	9c 83       	std	Y+4, r25	; 0x04
			len -= EEPROM_PAGE_SIZE;
    73f8:	8d 81       	ldd	r24, Y+5	; 0x05
    73fa:	9e 81       	ldd	r25, Y+6	; 0x06
    73fc:	80 97       	sbiw	r24, 0x20	; 32
    73fe:	8d 83       	std	Y+5, r24	; 0x05
    7400:	9e 83       	std	Y+6, r25	; 0x06
    7402:	18 c0       	rjmp	.+48     	; 0x7434 <nvm_eeprom_erase_and_write_buffer+0xa0>
		} else {
			nvm_eeprom_write_byte(address++, *(uint8_t*)buf);
    7404:	8b 81       	ldd	r24, Y+3	; 0x03
    7406:	9c 81       	ldd	r25, Y+4	; 0x04
    7408:	fc 01       	movw	r30, r24
    740a:	40 81       	ld	r20, Z
    740c:	89 81       	ldd	r24, Y+1	; 0x01
    740e:	9a 81       	ldd	r25, Y+2	; 0x02
    7410:	9c 01       	movw	r18, r24
    7412:	2f 5f       	subi	r18, 0xFF	; 255
    7414:	3f 4f       	sbci	r19, 0xFF	; 255
    7416:	29 83       	std	Y+1, r18	; 0x01
    7418:	3a 83       	std	Y+2, r19	; 0x02
    741a:	64 2f       	mov	r22, r20
    741c:	0e 94 90 39 	call	0x7320	; 0x7320 <nvm_eeprom_write_byte>
			buf = (uint8_t*)buf + 1;
    7420:	8b 81       	ldd	r24, Y+3	; 0x03
    7422:	9c 81       	ldd	r25, Y+4	; 0x04
    7424:	01 96       	adiw	r24, 0x01	; 1
    7426:	8b 83       	std	Y+3, r24	; 0x03
    7428:	9c 83       	std	Y+4, r25	; 0x04
			len--;
    742a:	8d 81       	ldd	r24, Y+5	; 0x05
    742c:	9e 81       	ldd	r25, Y+6	; 0x06
    742e:	01 97       	sbiw	r24, 0x01	; 1
    7430:	8d 83       	std	Y+5, r24	; 0x05
    7432:	9e 83       	std	Y+6, r25	; 0x06
 * \param buf       pointer to the data
 * \param len       the number of bytes to write
 */
void nvm_eeprom_erase_and_write_buffer(eeprom_addr_t address, const void *buf, uint16_t len)
{
	while (len) {
    7434:	8d 81       	ldd	r24, Y+5	; 0x05
    7436:	9e 81       	ldd	r25, Y+6	; 0x06
    7438:	89 2b       	or	r24, r25
    743a:	09 f0       	breq	.+2      	; 0x743e <nvm_eeprom_erase_and_write_buffer+0xaa>
    743c:	b9 cf       	rjmp	.-142    	; 0x73b0 <nvm_eeprom_erase_and_write_buffer+0x1c>
			nvm_eeprom_write_byte(address++, *(uint8_t*)buf);
			buf = (uint8_t*)buf + 1;
			len--;
		}
	}
}
    743e:	00 00       	nop
    7440:	26 96       	adiw	r28, 0x06	; 6
    7442:	cd bf       	out	0x3d, r28	; 61
    7444:	de bf       	out	0x3e, r29	; 62
    7446:	df 91       	pop	r29
    7448:	cf 91       	pop	r28
    744a:	08 95       	ret

0000744c <nvm_eeprom_flush_buffer>:
 *
 * \note An EEPROM write operations will automatically flush the buffer for you.
 * \note The function does not preserve the value of the NVM.CMD register
 */
void nvm_eeprom_flush_buffer(void)
{
    744c:	cf 93       	push	r28
    744e:	df 93       	push	r29
    7450:	cd b7       	in	r28, 0x3d	; 61
    7452:	de b7       	in	r29, 0x3e	; 62
	// Wait until NVM is ready
	nvm_wait_until_ready();
    7454:	0e 94 f3 38 	call	0x71e6	; 0x71e6 <nvm_wait_until_ready>

	// Flush EEPROM page buffer if necessary
	if ((NVM.STATUS & NVM_EELOAD_bm) != 0) {
    7458:	80 ec       	ldi	r24, 0xC0	; 192
    745a:	91 e0       	ldi	r25, 0x01	; 1
    745c:	fc 01       	movw	r30, r24
    745e:	87 85       	ldd	r24, Z+15	; 0x0f
    7460:	88 2f       	mov	r24, r24
    7462:	90 e0       	ldi	r25, 0x00	; 0
    7464:	82 70       	andi	r24, 0x02	; 2
    7466:	99 27       	eor	r25, r25
    7468:	89 2b       	or	r24, r25
    746a:	39 f0       	breq	.+14     	; 0x747a <nvm_eeprom_flush_buffer+0x2e>
		NVM.CMD = NVM_CMD_ERASE_EEPROM_BUFFER_gc;
    746c:	80 ec       	ldi	r24, 0xC0	; 192
    746e:	91 e0       	ldi	r25, 0x01	; 1
    7470:	26 e3       	ldi	r18, 0x36	; 54
    7472:	fc 01       	movw	r30, r24
    7474:	22 87       	std	Z+10, r18	; 0x0a
		nvm_exec();
    7476:	0e 94 01 39 	call	0x7202	; 0x7202 <nvm_exec>
	}
}
    747a:	00 00       	nop
    747c:	df 91       	pop	r29
    747e:	cf 91       	pop	r28
    7480:	08 95       	ret

00007482 <nvm_eeprom_load_byte_to_buffer>:
 *
 * \param  byte_addr EEPROM Byte address, between 0 and EEPROM_PAGE_SIZE.
 * \param  value     Byte value to write to buffer.
 */
void nvm_eeprom_load_byte_to_buffer(uint8_t byte_addr, uint8_t value)
{
    7482:	cf 93       	push	r28
    7484:	df 93       	push	r29
    7486:	00 d0       	rcall	.+0      	; 0x7488 <nvm_eeprom_load_byte_to_buffer+0x6>
    7488:	cd b7       	in	r28, 0x3d	; 61
    748a:	de b7       	in	r29, 0x3e	; 62
    748c:	89 83       	std	Y+1, r24	; 0x01
    748e:	6a 83       	std	Y+2, r22	; 0x02
	// Wait until NVM is ready
	nvm_wait_until_ready();
    7490:	0e 94 f3 38 	call	0x71e6	; 0x71e6 <nvm_wait_until_ready>

	eeprom_enable_mapping();
    7494:	0e 94 2e 39 	call	0x725c	; 0x725c <eeprom_enable_mapping>
	*(uint8_t*)(byte_addr + MAPPED_EEPROM_START) = value;
    7498:	89 81       	ldd	r24, Y+1	; 0x01
    749a:	88 2f       	mov	r24, r24
    749c:	90 e0       	ldi	r25, 0x00	; 0
    749e:	90 5f       	subi	r25, 0xF0	; 240
    74a0:	2a 81       	ldd	r18, Y+2	; 0x02
    74a2:	fc 01       	movw	r30, r24
    74a4:	20 83       	st	Z, r18
	eeprom_disable_mapping();
    74a6:	0e 94 3f 39 	call	0x727e	; 0x727e <eeprom_disable_mapping>
}
    74aa:	00 00       	nop
    74ac:	0f 90       	pop	r0
    74ae:	0f 90       	pop	r0
    74b0:	df 91       	pop	r29
    74b2:	cf 91       	pop	r28
    74b4:	08 95       	ret

000074b6 <nvm_eeprom_load_page_to_buffer>:
 *       EEPROM write page operation.
 *
 * \param  values   Pointer to SRAM buffer containing an entire page.
 */
void nvm_eeprom_load_page_to_buffer(const uint8_t *values)
{
    74b6:	cf 93       	push	r28
    74b8:	df 93       	push	r29
    74ba:	00 d0       	rcall	.+0      	; 0x74bc <nvm_eeprom_load_page_to_buffer+0x6>
    74bc:	1f 92       	push	r1
    74be:	cd b7       	in	r28, 0x3d	; 61
    74c0:	de b7       	in	r29, 0x3e	; 62
    74c2:	8a 83       	std	Y+2, r24	; 0x02
    74c4:	9b 83       	std	Y+3, r25	; 0x03
	// Wait until NVM is ready
	nvm_wait_until_ready();
    74c6:	0e 94 f3 38 	call	0x71e6	; 0x71e6 <nvm_wait_until_ready>

	// Load multiple bytes into page buffer
	uint8_t i;
	for (i = 0; i < EEPROM_PAGE_SIZE; ++i) {
    74ca:	19 82       	std	Y+1, r1	; 0x01
    74cc:	10 c0       	rjmp	.+32     	; 0x74ee <nvm_eeprom_load_page_to_buffer+0x38>
		nvm_eeprom_load_byte_to_buffer(i, *values);
    74ce:	8a 81       	ldd	r24, Y+2	; 0x02
    74d0:	9b 81       	ldd	r25, Y+3	; 0x03
    74d2:	fc 01       	movw	r30, r24
    74d4:	80 81       	ld	r24, Z
    74d6:	68 2f       	mov	r22, r24
    74d8:	89 81       	ldd	r24, Y+1	; 0x01
    74da:	0e 94 41 3a 	call	0x7482	; 0x7482 <nvm_eeprom_load_byte_to_buffer>
		++values;
    74de:	8a 81       	ldd	r24, Y+2	; 0x02
    74e0:	9b 81       	ldd	r25, Y+3	; 0x03
    74e2:	01 96       	adiw	r24, 0x01	; 1
    74e4:	8a 83       	std	Y+2, r24	; 0x02
    74e6:	9b 83       	std	Y+3, r25	; 0x03
	// Wait until NVM is ready
	nvm_wait_until_ready();

	// Load multiple bytes into page buffer
	uint8_t i;
	for (i = 0; i < EEPROM_PAGE_SIZE; ++i) {
    74e8:	89 81       	ldd	r24, Y+1	; 0x01
    74ea:	8f 5f       	subi	r24, 0xFF	; 255
    74ec:	89 83       	std	Y+1, r24	; 0x01
    74ee:	89 81       	ldd	r24, Y+1	; 0x01
    74f0:	80 32       	cpi	r24, 0x20	; 32
    74f2:	68 f3       	brcs	.-38     	; 0x74ce <nvm_eeprom_load_page_to_buffer+0x18>
		nvm_eeprom_load_byte_to_buffer(i, *values);
		++values;
	}
}
    74f4:	00 00       	nop
    74f6:	23 96       	adiw	r28, 0x03	; 3
    74f8:	cd bf       	out	0x3d, r28	; 61
    74fa:	de bf       	out	0x3e, r29	; 62
    74fc:	df 91       	pop	r29
    74fe:	cf 91       	pop	r28
    7500:	08 95       	ret

00007502 <nvm_eeprom_atomic_write_page>:
 * locations that have not been loaded will be left untouched in EEPROM.
 *
 * \param  page_addr  EEPROM Page address, between 0 and EEPROM_SIZE/EEPROM_PAGE_SIZE
 */
void nvm_eeprom_atomic_write_page(uint8_t page_addr)
{
    7502:	cf 93       	push	r28
    7504:	df 93       	push	r29
    7506:	00 d0       	rcall	.+0      	; 0x7508 <nvm_eeprom_atomic_write_page+0x6>
    7508:	1f 92       	push	r1
    750a:	cd b7       	in	r28, 0x3d	; 61
    750c:	de b7       	in	r29, 0x3e	; 62
    750e:	8b 83       	std	Y+3, r24	; 0x03
	// Wait until NVM is ready
	nvm_wait_until_ready();
    7510:	0e 94 f3 38 	call	0x71e6	; 0x71e6 <nvm_wait_until_ready>

	// Calculate page address
	uint16_t address = (uint16_t)(page_addr * EEPROM_PAGE_SIZE);
    7514:	8b 81       	ldd	r24, Y+3	; 0x03
    7516:	88 2f       	mov	r24, r24
    7518:	90 e0       	ldi	r25, 0x00	; 0
    751a:	88 0f       	add	r24, r24
    751c:	99 1f       	adc	r25, r25
    751e:	82 95       	swap	r24
    7520:	92 95       	swap	r25
    7522:	90 7f       	andi	r25, 0xF0	; 240
    7524:	98 27       	eor	r25, r24
    7526:	80 7f       	andi	r24, 0xF0	; 240
    7528:	98 27       	eor	r25, r24
    752a:	89 83       	std	Y+1, r24	; 0x01
    752c:	9a 83       	std	Y+2, r25	; 0x02

	Assert(address <= EEPROM_SIZE);

	// Set address
	NVM.ADDR2 = 0x00;
    752e:	80 ec       	ldi	r24, 0xC0	; 192
    7530:	91 e0       	ldi	r25, 0x01	; 1
    7532:	fc 01       	movw	r30, r24
    7534:	12 82       	std	Z+2, r1	; 0x02
	NVM.ADDR1 = (address >> 8) & 0xFF;
    7536:	80 ec       	ldi	r24, 0xC0	; 192
    7538:	91 e0       	ldi	r25, 0x01	; 1
    753a:	29 81       	ldd	r18, Y+1	; 0x01
    753c:	3a 81       	ldd	r19, Y+2	; 0x02
    753e:	23 2f       	mov	r18, r19
    7540:	33 27       	eor	r19, r19
    7542:	fc 01       	movw	r30, r24
    7544:	21 83       	std	Z+1, r18	; 0x01
	NVM.ADDR0 = address & 0xFF;
    7546:	80 ec       	ldi	r24, 0xC0	; 192
    7548:	91 e0       	ldi	r25, 0x01	; 1
    754a:	29 81       	ldd	r18, Y+1	; 0x01
    754c:	fc 01       	movw	r30, r24
    754e:	20 83       	st	Z, r18

	// Issue EEPROM Atomic Write (Erase&Write) command
	nvm_issue_command(NVM_CMD_ERASE_WRITE_EEPROM_PAGE_gc);
    7550:	85 e3       	ldi	r24, 0x35	; 53
    7552:	0e 94 0e 39 	call	0x721c	; 0x721c <nvm_issue_command>
}
    7556:	00 00       	nop
    7558:	23 96       	adiw	r28, 0x03	; 3
    755a:	cd bf       	out	0x3d, r28	; 61
    755c:	de bf       	out	0x3e, r29	; 62
    755e:	df 91       	pop	r29
    7560:	cf 91       	pop	r28
    7562:	08 95       	ret

00007564 <usart_set_baudrate>:
	// Enable the transmission
	DMS_RS232.CTRLB |= USART_TXEN_bm;
	// Enable the receiver
	DMS_RS232.CTRLB |= USART_RXEN_bm;

}
    7564:	ef 92       	push	r14
    7566:	ff 92       	push	r15
    7568:	0f 93       	push	r16
    756a:	1f 93       	push	r17
    756c:	cf 93       	push	r28
    756e:	df 93       	push	r29
    7570:	cd b7       	in	r28, 0x3d	; 61
    7572:	de b7       	in	r29, 0x3e	; 62
    7574:	6e 97       	sbiw	r28, 0x1e	; 30
    7576:	cd bf       	out	0x3d, r28	; 61
    7578:	de bf       	out	0x3e, r29	; 62
    757a:	1a 82       	std	Y+2, r1	; 0x02
    757c:	80 e0       	ldi	r24, 0x00	; 0
    757e:	96 e3       	ldi	r25, 0x36	; 54
    7580:	ae e6       	ldi	r26, 0x6E	; 110
    7582:	b1 e0       	ldi	r27, 0x01	; 1
    7584:	8f 8b       	std	Y+23, r24	; 0x17
    7586:	98 8f       	std	Y+24, r25	; 0x18
    7588:	a9 8f       	std	Y+25, r26	; 0x19
    758a:	ba 8f       	std	Y+26, r27	; 0x1a
    758c:	80 e0       	ldi	r24, 0x00	; 0
    758e:	92 ec       	ldi	r25, 0xC2	; 194
    7590:	a1 e0       	ldi	r26, 0x01	; 1
    7592:	b0 e0       	ldi	r27, 0x00	; 0
    7594:	8b 8b       	std	Y+19, r24	; 0x13
    7596:	9c 8b       	std	Y+20, r25	; 0x14
    7598:	ad 8b       	std	Y+21, r26	; 0x15
    759a:	be 8b       	std	Y+22, r27	; 0x16
    759c:	8f 89       	ldd	r24, Y+23	; 0x17
    759e:	98 8d       	ldd	r25, Y+24	; 0x18
    75a0:	a9 8d       	ldd	r26, Y+25	; 0x19
    75a2:	ba 8d       	ldd	r27, Y+26	; 0x1a
    75a4:	68 94       	set
    75a6:	12 f8       	bld	r1, 2
    75a8:	b6 95       	lsr	r27
    75aa:	a7 95       	ror	r26
    75ac:	97 95       	ror	r25
    75ae:	87 95       	ror	r24
    75b0:	16 94       	lsr	r1
    75b2:	d1 f7       	brne	.-12     	; 0x75a8 <usart_set_baudrate+0x44>
    75b4:	8f 87       	std	Y+15, r24	; 0x0f
    75b6:	98 8b       	std	Y+16, r25	; 0x10
    75b8:	a9 8b       	std	Y+17, r26	; 0x11
    75ba:	ba 8b       	std	Y+18, r27	; 0x12
    75bc:	8f 89       	ldd	r24, Y+23	; 0x17
    75be:	98 8d       	ldd	r25, Y+24	; 0x18
    75c0:	a9 8d       	ldd	r26, Y+25	; 0x19
    75c2:	ba 8d       	ldd	r27, Y+26	; 0x1a
    75c4:	07 2e       	mov	r0, r23
    75c6:	76 e1       	ldi	r23, 0x16	; 22
    75c8:	b6 95       	lsr	r27
    75ca:	a7 95       	ror	r26
    75cc:	97 95       	ror	r25
    75ce:	87 95       	ror	r24
    75d0:	7a 95       	dec	r23
    75d2:	d1 f7       	brne	.-12     	; 0x75c8 <usart_set_baudrate+0x64>
    75d4:	70 2d       	mov	r23, r0
    75d6:	8b 87       	std	Y+11, r24	; 0x0b
    75d8:	9c 87       	std	Y+12, r25	; 0x0c
    75da:	ad 87       	std	Y+13, r26	; 0x0d
    75dc:	be 87       	std	Y+14, r27	; 0x0e
    75de:	80 eb       	ldi	r24, 0xB0	; 176
    75e0:	98 e0       	ldi	r25, 0x08	; 8
    75e2:	fc 01       	movw	r30, r24
    75e4:	84 81       	ldd	r24, Z+4	; 0x04
    75e6:	88 2f       	mov	r24, r24
    75e8:	90 e0       	ldi	r25, 0x00	; 0
    75ea:	84 70       	andi	r24, 0x04	; 4
    75ec:	99 27       	eor	r25, r25
    75ee:	89 2b       	or	r24, r25
    75f0:	c1 f4       	brne	.+48     	; 0x7622 <usart_set_baudrate+0xbe>
    75f2:	8f 85       	ldd	r24, Y+15	; 0x0f
    75f4:	98 89       	ldd	r25, Y+16	; 0x10
    75f6:	a9 89       	ldd	r26, Y+17	; 0x11
    75f8:	ba 89       	ldd	r27, Y+18	; 0x12
    75fa:	b6 95       	lsr	r27
    75fc:	a7 95       	ror	r26
    75fe:	97 95       	ror	r25
    7600:	87 95       	ror	r24
    7602:	8f 87       	std	Y+15, r24	; 0x0f
    7604:	98 8b       	std	Y+16, r25	; 0x10
    7606:	a9 8b       	std	Y+17, r26	; 0x11
    7608:	ba 8b       	std	Y+18, r27	; 0x12
    760a:	8b 85       	ldd	r24, Y+11	; 0x0b
    760c:	9c 85       	ldd	r25, Y+12	; 0x0c
    760e:	ad 85       	ldd	r26, Y+13	; 0x0d
    7610:	be 85       	ldd	r27, Y+14	; 0x0e
    7612:	b6 95       	lsr	r27
    7614:	a7 95       	ror	r26
    7616:	97 95       	ror	r25
    7618:	87 95       	ror	r24
    761a:	8b 87       	std	Y+11, r24	; 0x0b
    761c:	9c 87       	std	Y+12, r25	; 0x0c
    761e:	ad 87       	std	Y+13, r26	; 0x0d
    7620:	be 87       	std	Y+14, r27	; 0x0e
    7622:	2b 89       	ldd	r18, Y+19	; 0x13
    7624:	3c 89       	ldd	r19, Y+20	; 0x14
    7626:	4d 89       	ldd	r20, Y+21	; 0x15
    7628:	5e 89       	ldd	r21, Y+22	; 0x16
    762a:	8f 85       	ldd	r24, Y+15	; 0x0f
    762c:	98 89       	ldd	r25, Y+16	; 0x10
    762e:	a9 89       	ldd	r26, Y+17	; 0x11
    7630:	ba 89       	ldd	r27, Y+18	; 0x12
    7632:	82 17       	cp	r24, r18
    7634:	93 07       	cpc	r25, r19
    7636:	a4 07       	cpc	r26, r20
    7638:	b5 07       	cpc	r27, r21
    763a:	68 f0       	brcs	.+26     	; 0x7656 <usart_set_baudrate+0xf2>
    763c:	2b 89       	ldd	r18, Y+19	; 0x13
    763e:	3c 89       	ldd	r19, Y+20	; 0x14
    7640:	4d 89       	ldd	r20, Y+21	; 0x15
    7642:	5e 89       	ldd	r21, Y+22	; 0x16
    7644:	8b 85       	ldd	r24, Y+11	; 0x0b
    7646:	9c 85       	ldd	r25, Y+12	; 0x0c
    7648:	ad 85       	ldd	r26, Y+13	; 0x0d
    764a:	be 85       	ldd	r27, Y+14	; 0x0e
    764c:	28 17       	cp	r18, r24
    764e:	39 07       	cpc	r19, r25
    7650:	4a 07       	cpc	r20, r26
    7652:	5b 07       	cpc	r21, r27
    7654:	10 f4       	brcc	.+4      	; 0x765a <usart_set_baudrate+0xf6>
    7656:	1a 82       	std	Y+2, r1	; 0x02
    7658:	40 c1       	rjmp	.+640    	; 0x78da <usart_set_baudrate+0x376>
    765a:	80 eb       	ldi	r24, 0xB0	; 176
    765c:	98 e0       	ldi	r25, 0x08	; 8
    765e:	fc 01       	movw	r30, r24
    7660:	84 81       	ldd	r24, Z+4	; 0x04
    7662:	88 2f       	mov	r24, r24
    7664:	90 e0       	ldi	r25, 0x00	; 0
    7666:	84 70       	andi	r24, 0x04	; 4
    7668:	99 27       	eor	r25, r25
    766a:	89 2b       	or	r24, r25
    766c:	61 f4       	brne	.+24     	; 0x7686 <usart_set_baudrate+0x122>
    766e:	8b 89       	ldd	r24, Y+19	; 0x13
    7670:	9c 89       	ldd	r25, Y+20	; 0x14
    7672:	ad 89       	ldd	r26, Y+21	; 0x15
    7674:	be 89       	ldd	r27, Y+22	; 0x16
    7676:	88 0f       	add	r24, r24
    7678:	99 1f       	adc	r25, r25
    767a:	aa 1f       	adc	r26, r26
    767c:	bb 1f       	adc	r27, r27
    767e:	8b 8b       	std	Y+19, r24	; 0x13
    7680:	9c 8b       	std	Y+20, r25	; 0x14
    7682:	ad 8b       	std	Y+21, r26	; 0x15
    7684:	be 8b       	std	Y+22, r27	; 0x16
    7686:	8f ef       	ldi	r24, 0xFF	; 255
    7688:	90 e0       	ldi	r25, 0x00	; 0
    768a:	a0 e0       	ldi	r26, 0x00	; 0
    768c:	b0 e0       	ldi	r27, 0x00	; 0
    768e:	8f 83       	std	Y+7, r24	; 0x07
    7690:	98 87       	std	Y+8, r25	; 0x08
    7692:	a9 87       	std	Y+9, r26	; 0x09
    7694:	ba 87       	std	Y+10, r27	; 0x0a
    7696:	8f 89       	ldd	r24, Y+23	; 0x17
    7698:	98 8d       	ldd	r25, Y+24	; 0x18
    769a:	a9 8d       	ldd	r26, Y+25	; 0x19
    769c:	ba 8d       	ldd	r27, Y+26	; 0x1a
    769e:	2b 89       	ldd	r18, Y+19	; 0x13
    76a0:	3c 89       	ldd	r19, Y+20	; 0x14
    76a2:	4d 89       	ldd	r20, Y+21	; 0x15
    76a4:	5e 89       	ldd	r21, Y+22	; 0x16
    76a6:	bc 01       	movw	r22, r24
    76a8:	cd 01       	movw	r24, r26
    76aa:	0e 94 bc 50 	call	0xa178	; 0xa178 <__udivmodsi4>
    76ae:	da 01       	movw	r26, r20
    76b0:	c9 01       	movw	r24, r18
    76b2:	8b 8f       	std	Y+27, r24	; 0x1b
    76b4:	9c 8f       	std	Y+28, r25	; 0x1c
    76b6:	ad 8f       	std	Y+29, r26	; 0x1d
    76b8:	be 8f       	std	Y+30, r27	; 0x1e
    76ba:	89 ef       	ldi	r24, 0xF9	; 249
    76bc:	89 83       	std	Y+1, r24	; 0x01
    76be:	28 c0       	rjmp	.+80     	; 0x7710 <usart_set_baudrate+0x1ac>
    76c0:	2b 8d       	ldd	r18, Y+27	; 0x1b
    76c2:	3c 8d       	ldd	r19, Y+28	; 0x1c
    76c4:	4d 8d       	ldd	r20, Y+29	; 0x1d
    76c6:	5e 8d       	ldd	r21, Y+30	; 0x1e
    76c8:	8f 81       	ldd	r24, Y+7	; 0x07
    76ca:	98 85       	ldd	r25, Y+8	; 0x08
    76cc:	a9 85       	ldd	r26, Y+9	; 0x09
    76ce:	ba 85       	ldd	r27, Y+10	; 0x0a
    76d0:	28 17       	cp	r18, r24
    76d2:	39 07       	cpc	r19, r25
    76d4:	4a 07       	cpc	r20, r26
    76d6:	5b 07       	cpc	r21, r27
    76d8:	f8 f0       	brcs	.+62     	; 0x7718 <usart_set_baudrate+0x1b4>
    76da:	8f 81       	ldd	r24, Y+7	; 0x07
    76dc:	98 85       	ldd	r25, Y+8	; 0x08
    76de:	a9 85       	ldd	r26, Y+9	; 0x09
    76e0:	ba 85       	ldd	r27, Y+10	; 0x0a
    76e2:	88 0f       	add	r24, r24
    76e4:	99 1f       	adc	r25, r25
    76e6:	aa 1f       	adc	r26, r26
    76e8:	bb 1f       	adc	r27, r27
    76ea:	8f 83       	std	Y+7, r24	; 0x07
    76ec:	98 87       	std	Y+8, r25	; 0x08
    76ee:	a9 87       	std	Y+9, r26	; 0x09
    76f0:	ba 87       	std	Y+10, r27	; 0x0a
    76f2:	89 81       	ldd	r24, Y+1	; 0x01
    76f4:	8d 3f       	cpi	r24, 0xFD	; 253
    76f6:	4c f4       	brge	.+18     	; 0x770a <usart_set_baudrate+0x1a6>
    76f8:	8f 81       	ldd	r24, Y+7	; 0x07
    76fa:	98 85       	ldd	r25, Y+8	; 0x08
    76fc:	a9 85       	ldd	r26, Y+9	; 0x09
    76fe:	ba 85       	ldd	r27, Y+10	; 0x0a
    7700:	81 60       	ori	r24, 0x01	; 1
    7702:	8f 83       	std	Y+7, r24	; 0x07
    7704:	98 87       	std	Y+8, r25	; 0x08
    7706:	a9 87       	std	Y+9, r26	; 0x09
    7708:	ba 87       	std	Y+10, r27	; 0x0a
    770a:	89 81       	ldd	r24, Y+1	; 0x01
    770c:	8f 5f       	subi	r24, 0xFF	; 255
    770e:	89 83       	std	Y+1, r24	; 0x01
    7710:	89 81       	ldd	r24, Y+1	; 0x01
    7712:	87 30       	cpi	r24, 0x07	; 7
    7714:	ac f2       	brlt	.-86     	; 0x76c0 <usart_set_baudrate+0x15c>
    7716:	01 c0       	rjmp	.+2      	; 0x771a <usart_set_baudrate+0x1b6>
    7718:	00 00       	nop
    771a:	89 81       	ldd	r24, Y+1	; 0x01
    771c:	88 23       	and	r24, r24
    771e:	0c f0       	brlt	.+2      	; 0x7722 <usart_set_baudrate+0x1be>
    7720:	8a c0       	rjmp	.+276    	; 0x7836 <usart_set_baudrate+0x2d2>
    7722:	8b 89       	ldd	r24, Y+19	; 0x13
    7724:	9c 89       	ldd	r25, Y+20	; 0x14
    7726:	ad 89       	ldd	r26, Y+21	; 0x15
    7728:	be 89       	ldd	r27, Y+22	; 0x16
    772a:	88 0f       	add	r24, r24
    772c:	99 1f       	adc	r25, r25
    772e:	aa 1f       	adc	r26, r26
    7730:	bb 1f       	adc	r27, r27
    7732:	88 0f       	add	r24, r24
    7734:	99 1f       	adc	r25, r25
    7736:	aa 1f       	adc	r26, r26
    7738:	bb 1f       	adc	r27, r27
    773a:	88 0f       	add	r24, r24
    773c:	99 1f       	adc	r25, r25
    773e:	aa 1f       	adc	r26, r26
    7740:	bb 1f       	adc	r27, r27
    7742:	9c 01       	movw	r18, r24
    7744:	ad 01       	movw	r20, r26
    7746:	8f 89       	ldd	r24, Y+23	; 0x17
    7748:	98 8d       	ldd	r25, Y+24	; 0x18
    774a:	a9 8d       	ldd	r26, Y+25	; 0x19
    774c:	ba 8d       	ldd	r27, Y+26	; 0x1a
    774e:	82 1b       	sub	r24, r18
    7750:	93 0b       	sbc	r25, r19
    7752:	a4 0b       	sbc	r26, r20
    7754:	b5 0b       	sbc	r27, r21
    7756:	8f 8b       	std	Y+23, r24	; 0x17
    7758:	98 8f       	std	Y+24, r25	; 0x18
    775a:	a9 8f       	std	Y+25, r26	; 0x19
    775c:	ba 8f       	std	Y+26, r27	; 0x1a
    775e:	89 81       	ldd	r24, Y+1	; 0x01
    7760:	8e 3f       	cpi	r24, 0xFE	; 254
    7762:	94 f5       	brge	.+100    	; 0x77c8 <usart_set_baudrate+0x264>
    7764:	89 81       	ldd	r24, Y+1	; 0x01
    7766:	08 2e       	mov	r0, r24
    7768:	00 0c       	add	r0, r0
    776a:	99 0b       	sbc	r25, r25
    776c:	2d ef       	ldi	r18, 0xFD	; 253
    776e:	3f ef       	ldi	r19, 0xFF	; 255
    7770:	28 1b       	sub	r18, r24
    7772:	39 0b       	sbc	r19, r25
    7774:	8f 89       	ldd	r24, Y+23	; 0x17
    7776:	98 8d       	ldd	r25, Y+24	; 0x18
    7778:	a9 8d       	ldd	r26, Y+25	; 0x19
    777a:	ba 8d       	ldd	r27, Y+26	; 0x1a
    777c:	7c 01       	movw	r14, r24
    777e:	8d 01       	movw	r16, r26
    7780:	04 c0       	rjmp	.+8      	; 0x778a <usart_set_baudrate+0x226>
    7782:	ee 0c       	add	r14, r14
    7784:	ff 1c       	adc	r15, r15
    7786:	00 1f       	adc	r16, r16
    7788:	11 1f       	adc	r17, r17
    778a:	2a 95       	dec	r18
    778c:	d2 f7       	brpl	.-12     	; 0x7782 <usart_set_baudrate+0x21e>
    778e:	a8 01       	movw	r20, r16
    7790:	97 01       	movw	r18, r14
    7792:	8b 89       	ldd	r24, Y+19	; 0x13
    7794:	9c 89       	ldd	r25, Y+20	; 0x14
    7796:	ad 89       	ldd	r26, Y+21	; 0x15
    7798:	be 89       	ldd	r27, Y+22	; 0x16
    779a:	b6 95       	lsr	r27
    779c:	a7 95       	ror	r26
    779e:	97 95       	ror	r25
    77a0:	87 95       	ror	r24
    77a2:	82 0f       	add	r24, r18
    77a4:	93 1f       	adc	r25, r19
    77a6:	a4 1f       	adc	r26, r20
    77a8:	b5 1f       	adc	r27, r21
    77aa:	2b 89       	ldd	r18, Y+19	; 0x13
    77ac:	3c 89       	ldd	r19, Y+20	; 0x14
    77ae:	4d 89       	ldd	r20, Y+21	; 0x15
    77b0:	5e 89       	ldd	r21, Y+22	; 0x16
    77b2:	bc 01       	movw	r22, r24
    77b4:	cd 01       	movw	r24, r26
    77b6:	0e 94 bc 50 	call	0xa178	; 0xa178 <__udivmodsi4>
    77ba:	da 01       	movw	r26, r20
    77bc:	c9 01       	movw	r24, r18
    77be:	8b 83       	std	Y+3, r24	; 0x03
    77c0:	9c 83       	std	Y+4, r25	; 0x04
    77c2:	ad 83       	std	Y+5, r26	; 0x05
    77c4:	be 83       	std	Y+6, r27	; 0x06
    77c6:	70 c0       	rjmp	.+224    	; 0x78a8 <usart_set_baudrate+0x344>
    77c8:	89 81       	ldd	r24, Y+1	; 0x01
    77ca:	08 2e       	mov	r0, r24
    77cc:	00 0c       	add	r0, r0
    77ce:	99 0b       	sbc	r25, r25
    77d0:	9c 01       	movw	r18, r24
    77d2:	2d 5f       	subi	r18, 0xFD	; 253
    77d4:	3f 4f       	sbci	r19, 0xFF	; 255
    77d6:	8b 89       	ldd	r24, Y+19	; 0x13
    77d8:	9c 89       	ldd	r25, Y+20	; 0x14
    77da:	ad 89       	ldd	r26, Y+21	; 0x15
    77dc:	be 89       	ldd	r27, Y+22	; 0x16
    77de:	04 c0       	rjmp	.+8      	; 0x77e8 <usart_set_baudrate+0x284>
    77e0:	88 0f       	add	r24, r24
    77e2:	99 1f       	adc	r25, r25
    77e4:	aa 1f       	adc	r26, r26
    77e6:	bb 1f       	adc	r27, r27
    77e8:	2a 95       	dec	r18
    77ea:	d2 f7       	brpl	.-12     	; 0x77e0 <usart_set_baudrate+0x27c>
    77ec:	8b 8b       	std	Y+19, r24	; 0x13
    77ee:	9c 8b       	std	Y+20, r25	; 0x14
    77f0:	ad 8b       	std	Y+21, r26	; 0x15
    77f2:	be 8b       	std	Y+22, r27	; 0x16
    77f4:	8b 89       	ldd	r24, Y+19	; 0x13
    77f6:	9c 89       	ldd	r25, Y+20	; 0x14
    77f8:	ad 89       	ldd	r26, Y+21	; 0x15
    77fa:	be 89       	ldd	r27, Y+22	; 0x16
    77fc:	9c 01       	movw	r18, r24
    77fe:	ad 01       	movw	r20, r26
    7800:	56 95       	lsr	r21
    7802:	47 95       	ror	r20
    7804:	37 95       	ror	r19
    7806:	27 95       	ror	r18
    7808:	8f 89       	ldd	r24, Y+23	; 0x17
    780a:	98 8d       	ldd	r25, Y+24	; 0x18
    780c:	a9 8d       	ldd	r26, Y+25	; 0x19
    780e:	ba 8d       	ldd	r27, Y+26	; 0x1a
    7810:	82 0f       	add	r24, r18
    7812:	93 1f       	adc	r25, r19
    7814:	a4 1f       	adc	r26, r20
    7816:	b5 1f       	adc	r27, r21
    7818:	2b 89       	ldd	r18, Y+19	; 0x13
    781a:	3c 89       	ldd	r19, Y+20	; 0x14
    781c:	4d 89       	ldd	r20, Y+21	; 0x15
    781e:	5e 89       	ldd	r21, Y+22	; 0x16
    7820:	bc 01       	movw	r22, r24
    7822:	cd 01       	movw	r24, r26
    7824:	0e 94 bc 50 	call	0xa178	; 0xa178 <__udivmodsi4>
    7828:	da 01       	movw	r26, r20
    782a:	c9 01       	movw	r24, r18
    782c:	8b 83       	std	Y+3, r24	; 0x03
    782e:	9c 83       	std	Y+4, r25	; 0x04
    7830:	ad 83       	std	Y+5, r26	; 0x05
    7832:	be 83       	std	Y+6, r27	; 0x06
    7834:	39 c0       	rjmp	.+114    	; 0x78a8 <usart_set_baudrate+0x344>
    7836:	89 81       	ldd	r24, Y+1	; 0x01
    7838:	08 2e       	mov	r0, r24
    783a:	00 0c       	add	r0, r0
    783c:	99 0b       	sbc	r25, r25
    783e:	9c 01       	movw	r18, r24
    7840:	2d 5f       	subi	r18, 0xFD	; 253
    7842:	3f 4f       	sbci	r19, 0xFF	; 255
    7844:	8b 89       	ldd	r24, Y+19	; 0x13
    7846:	9c 89       	ldd	r25, Y+20	; 0x14
    7848:	ad 89       	ldd	r26, Y+21	; 0x15
    784a:	be 89       	ldd	r27, Y+22	; 0x16
    784c:	04 c0       	rjmp	.+8      	; 0x7856 <usart_set_baudrate+0x2f2>
    784e:	88 0f       	add	r24, r24
    7850:	99 1f       	adc	r25, r25
    7852:	aa 1f       	adc	r26, r26
    7854:	bb 1f       	adc	r27, r27
    7856:	2a 95       	dec	r18
    7858:	d2 f7       	brpl	.-12     	; 0x784e <usart_set_baudrate+0x2ea>
    785a:	8b 8b       	std	Y+19, r24	; 0x13
    785c:	9c 8b       	std	Y+20, r25	; 0x14
    785e:	ad 8b       	std	Y+21, r26	; 0x15
    7860:	be 8b       	std	Y+22, r27	; 0x16
    7862:	8b 89       	ldd	r24, Y+19	; 0x13
    7864:	9c 89       	ldd	r25, Y+20	; 0x14
    7866:	ad 89       	ldd	r26, Y+21	; 0x15
    7868:	be 89       	ldd	r27, Y+22	; 0x16
    786a:	9c 01       	movw	r18, r24
    786c:	ad 01       	movw	r20, r26
    786e:	56 95       	lsr	r21
    7870:	47 95       	ror	r20
    7872:	37 95       	ror	r19
    7874:	27 95       	ror	r18
    7876:	8f 89       	ldd	r24, Y+23	; 0x17
    7878:	98 8d       	ldd	r25, Y+24	; 0x18
    787a:	a9 8d       	ldd	r26, Y+25	; 0x19
    787c:	ba 8d       	ldd	r27, Y+26	; 0x1a
    787e:	82 0f       	add	r24, r18
    7880:	93 1f       	adc	r25, r19
    7882:	a4 1f       	adc	r26, r20
    7884:	b5 1f       	adc	r27, r21
    7886:	2b 89       	ldd	r18, Y+19	; 0x13
    7888:	3c 89       	ldd	r19, Y+20	; 0x14
    788a:	4d 89       	ldd	r20, Y+21	; 0x15
    788c:	5e 89       	ldd	r21, Y+22	; 0x16
    788e:	bc 01       	movw	r22, r24
    7890:	cd 01       	movw	r24, r26
    7892:	0e 94 bc 50 	call	0xa178	; 0xa178 <__udivmodsi4>
    7896:	da 01       	movw	r26, r20
    7898:	c9 01       	movw	r24, r18
    789a:	01 97       	sbiw	r24, 0x01	; 1
    789c:	a1 09       	sbc	r26, r1
    789e:	b1 09       	sbc	r27, r1
    78a0:	8b 83       	std	Y+3, r24	; 0x03
    78a2:	9c 83       	std	Y+4, r25	; 0x04
    78a4:	ad 83       	std	Y+5, r26	; 0x05
    78a6:	be 83       	std	Y+6, r27	; 0x06
    78a8:	20 eb       	ldi	r18, 0xB0	; 176
    78aa:	38 e0       	ldi	r19, 0x08	; 8
    78ac:	8b 81       	ldd	r24, Y+3	; 0x03
    78ae:	9c 81       	ldd	r25, Y+4	; 0x04
    78b0:	ad 81       	ldd	r26, Y+5	; 0x05
    78b2:	be 81       	ldd	r27, Y+6	; 0x06
    78b4:	89 2f       	mov	r24, r25
    78b6:	9a 2f       	mov	r25, r26
    78b8:	ab 2f       	mov	r26, r27
    78ba:	bb 27       	eor	r27, r27
    78bc:	98 2f       	mov	r25, r24
    78be:	9f 70       	andi	r25, 0x0F	; 15
    78c0:	89 81       	ldd	r24, Y+1	; 0x01
    78c2:	82 95       	swap	r24
    78c4:	80 7f       	andi	r24, 0xF0	; 240
    78c6:	89 2b       	or	r24, r25
    78c8:	f9 01       	movw	r30, r18
    78ca:	87 83       	std	Z+7, r24	; 0x07
    78cc:	80 eb       	ldi	r24, 0xB0	; 176
    78ce:	98 e0       	ldi	r25, 0x08	; 8
    78d0:	2b 81       	ldd	r18, Y+3	; 0x03
    78d2:	fc 01       	movw	r30, r24
    78d4:	26 83       	std	Z+6, r18	; 0x06
    78d6:	81 e0       	ldi	r24, 0x01	; 1
    78d8:	8a 83       	std	Y+2, r24	; 0x02
    78da:	8a 81       	ldd	r24, Y+2	; 0x02
    78dc:	6e 96       	adiw	r28, 0x1e	; 30
    78de:	cd bf       	out	0x3d, r28	; 61
    78e0:	de bf       	out	0x3e, r29	; 62
    78e2:	df 91       	pop	r29
    78e4:	cf 91       	pop	r28
    78e6:	1f 91       	pop	r17
    78e8:	0f 91       	pop	r16
    78ea:	ff 90       	pop	r15
    78ec:	ef 90       	pop	r14
    78ee:	08 95       	ret

000078f0 <dms_rs232_init>:
    78f0:	cf 93       	push	r28
    78f2:	df 93       	push	r29
    78f4:	cd b7       	in	r28, 0x3d	; 61
    78f6:	de b7       	in	r29, 0x3e	; 62
    78f8:	80 e4       	ldi	r24, 0x40	; 64
    78fa:	96 e0       	ldi	r25, 0x06	; 6
    78fc:	20 e8       	ldi	r18, 0x80	; 128
    78fe:	fc 01       	movw	r30, r24
    7900:	25 83       	std	Z+5, r18	; 0x05
    7902:	80 e4       	ldi	r24, 0x40	; 64
    7904:	96 e0       	ldi	r25, 0x06	; 6
    7906:	20 e8       	ldi	r18, 0x80	; 128
    7908:	fc 01       	movw	r30, r24
    790a:	21 83       	std	Z+1, r18	; 0x01
    790c:	80 e4       	ldi	r24, 0x40	; 64
    790e:	96 e0       	ldi	r25, 0x06	; 6
    7910:	20 e4       	ldi	r18, 0x40	; 64
    7912:	fc 01       	movw	r30, r24
    7914:	22 83       	std	Z+2, r18	; 0x02
    7916:	80 eb       	ldi	r24, 0xB0	; 176
    7918:	98 e0       	ldi	r25, 0x08	; 8
    791a:	20 eb       	ldi	r18, 0xB0	; 176
    791c:	38 e0       	ldi	r19, 0x08	; 8
    791e:	f9 01       	movw	r30, r18
    7920:	25 81       	ldd	r18, Z+5	; 0x05
    7922:	2f 73       	andi	r18, 0x3F	; 63
    7924:	fc 01       	movw	r30, r24
    7926:	25 83       	std	Z+5, r18	; 0x05
    7928:	80 eb       	ldi	r24, 0xB0	; 176
    792a:	98 e0       	ldi	r25, 0x08	; 8
    792c:	2b e0       	ldi	r18, 0x0B	; 11
    792e:	fc 01       	movw	r30, r24
    7930:	25 83       	std	Z+5, r18	; 0x05
    7932:	0e 94 b2 3a 	call	0x7564	; 0x7564 <usart_set_baudrate>
    7936:	80 eb       	ldi	r24, 0xB0	; 176
    7938:	98 e0       	ldi	r25, 0x08	; 8
    793a:	20 eb       	ldi	r18, 0xB0	; 176
    793c:	38 e0       	ldi	r19, 0x08	; 8
    793e:	f9 01       	movw	r30, r18
    7940:	24 81       	ldd	r18, Z+4	; 0x04
    7942:	28 60       	ori	r18, 0x08	; 8
    7944:	fc 01       	movw	r30, r24
    7946:	24 83       	std	Z+4, r18	; 0x04
    7948:	80 eb       	ldi	r24, 0xB0	; 176
    794a:	98 e0       	ldi	r25, 0x08	; 8
    794c:	20 eb       	ldi	r18, 0xB0	; 176
    794e:	38 e0       	ldi	r19, 0x08	; 8
    7950:	f9 01       	movw	r30, r18
    7952:	24 81       	ldd	r18, Z+4	; 0x04
    7954:	20 61       	ori	r18, 0x10	; 16
    7956:	fc 01       	movw	r30, r24
    7958:	24 83       	std	Z+4, r18	; 0x04
    795a:	00 00       	nop
    795c:	df 91       	pop	r29
    795e:	cf 91       	pop	r28
    7960:	08 95       	ret

00007962 <dms_rs232_disable>:
// Used Function
void dms_rs232_disable(void)
{
    7962:	cf 93       	push	r28
    7964:	df 93       	push	r29
    7966:	cd b7       	in	r28, 0x3d	; 61
    7968:	de b7       	in	r29, 0x3e	; 62
	// Disable the transmission
	DMS_RS232.CTRLB &= ~USART_TXEN_bm;
    796a:	80 eb       	ldi	r24, 0xB0	; 176
    796c:	98 e0       	ldi	r25, 0x08	; 8
    796e:	20 eb       	ldi	r18, 0xB0	; 176
    7970:	38 e0       	ldi	r19, 0x08	; 8
    7972:	f9 01       	movw	r30, r18
    7974:	24 81       	ldd	r18, Z+4	; 0x04
    7976:	27 7f       	andi	r18, 0xF7	; 247
    7978:	fc 01       	movw	r30, r24
    797a:	24 83       	std	Z+4, r18	; 0x04
	// Disable the receiver
	DMS_RS232.CTRLB &= ~USART_RXEN_bm;
    797c:	80 eb       	ldi	r24, 0xB0	; 176
    797e:	98 e0       	ldi	r25, 0x08	; 8
    7980:	20 eb       	ldi	r18, 0xB0	; 176
    7982:	38 e0       	ldi	r19, 0x08	; 8
    7984:	f9 01       	movw	r30, r18
    7986:	24 81       	ldd	r18, Z+4	; 0x04
    7988:	2f 7e       	andi	r18, 0xEF	; 239
    798a:	fc 01       	movw	r30, r24
    798c:	24 83       	std	Z+4, r18	; 0x04
}
    798e:	00 00       	nop
    7990:	df 91       	pop	r29
    7992:	cf 91       	pop	r28
    7994:	08 95       	ret

00007996 <dms_rs232_putchar>:
 *
 * \return STATUS_OK
 */
// Used Function
enum status_code dms_rs232_putchar(uint8_t c)
{
    7996:	cf 93       	push	r28
    7998:	df 93       	push	r29
    799a:	1f 92       	push	r1
    799c:	cd b7       	in	r28, 0x3d	; 61
    799e:	de b7       	in	r29, 0x3e	; 62
    79a0:	89 83       	std	Y+1, r24	; 0x01
	while ( (DMS_RS232.STATUS & USART_DREIF_bm ) == 0) {
    79a2:	00 00       	nop
    79a4:	80 eb       	ldi	r24, 0xB0	; 176
    79a6:	98 e0       	ldi	r25, 0x08	; 8
    79a8:	fc 01       	movw	r30, r24
    79aa:	81 81       	ldd	r24, Z+1	; 0x01
    79ac:	88 2f       	mov	r24, r24
    79ae:	90 e0       	ldi	r25, 0x00	; 0
    79b0:	80 72       	andi	r24, 0x20	; 32
    79b2:	99 27       	eor	r25, r25
    79b4:	89 2b       	or	r24, r25
    79b6:	b1 f3       	breq	.-20     	; 0x79a4 <dms_rs232_putchar+0xe>
	}
	
	DMS_RS232.DATA = c;
    79b8:	80 eb       	ldi	r24, 0xB0	; 176
    79ba:	98 e0       	ldi	r25, 0x08	; 8
    79bc:	29 81       	ldd	r18, Y+1	; 0x01
    79be:	fc 01       	movw	r30, r24
    79c0:	20 83       	st	Z, r18
	return STATUS_OK;
    79c2:	80 e0       	ldi	r24, 0x00	; 0
}
    79c4:	0f 90       	pop	r0
    79c6:	df 91       	pop	r29
    79c8:	cf 91       	pop	r28
    79ca:	08 95       	ret

000079cc <dms_rs232_getchar>:
// 3. Non Blocking : to be used in the main to get the first char from the DMS

// Used Function
// 1. Blocking getchar : original
uint8_t dms_rs232_getchar(void)
{
    79cc:	cf 93       	push	r28
    79ce:	df 93       	push	r29
    79d0:	cd b7       	in	r28, 0x3d	; 61
    79d2:	de b7       	in	r29, 0x3e	; 62
	while ( (DMS_RS232.STATUS & USART_RXCIF_bm) == 0 ) {		
    79d4:	00 00       	nop
    79d6:	80 eb       	ldi	r24, 0xB0	; 176
    79d8:	98 e0       	ldi	r25, 0x08	; 8
    79da:	fc 01       	movw	r30, r24
    79dc:	81 81       	ldd	r24, Z+1	; 0x01
    79de:	88 23       	and	r24, r24
    79e0:	d4 f7       	brge	.-12     	; 0x79d6 <dms_rs232_getchar+0xa>
	}
	
	return (DMS_RS232.DATA);
    79e2:	80 eb       	ldi	r24, 0xB0	; 176
    79e4:	98 e0       	ldi	r25, 0x08	; 8
    79e6:	fc 01       	movw	r30, r24
    79e8:	80 81       	ld	r24, Z
}
    79ea:	df 91       	pop	r29
    79ec:	cf 91       	pop	r28
    79ee:	08 95       	ret

000079f0 <dms_rs232_getchar_block_timer>:

// Used Function
// 2. Blocking With timer : to be used inside the DMS interface
uint8_t dms_rs232_getchar_block_timer(void)
{
    79f0:	cf 93       	push	r28
    79f2:	df 93       	push	r29
    79f4:	00 d0       	rcall	.+0      	; 0x79f6 <dms_rs232_getchar_block_timer+0x6>
    79f6:	cd b7       	in	r28, 0x3d	; 61
    79f8:	de b7       	in	r29, 0x3e	; 62
	uint16_t counterValue = 0;
    79fa:	19 82       	std	Y+1, r1	; 0x01
    79fc:	1a 82       	std	Y+2, r1	; 0x02

	while ( (DMS_RS232.STATUS & USART_RXCIF_bm) == 0 ) {
    79fe:	1c c0       	rjmp	.+56     	; 0x7a38 <dms_rs232_getchar_block_timer+0x48>
		
		counterValue = INTERLOCK_TIMER.CNT ;
    7a00:	80 e0       	ldi	r24, 0x00	; 0
    7a02:	94 e0       	ldi	r25, 0x04	; 4
    7a04:	fc 01       	movw	r30, r24
    7a06:	80 85       	ldd	r24, Z+8	; 0x08
    7a08:	91 85       	ldd	r25, Z+9	; 0x09
    7a0a:	89 83       	std	Y+1, r24	; 0x01
    7a0c:	9a 83       	std	Y+2, r25	; 0x02
		if ( counterValue >  DMS_TIMEOUT)
    7a0e:	89 81       	ldd	r24, Y+1	; 0x01
    7a10:	9a 81       	ldd	r25, Y+2	; 0x02
    7a12:	89 38       	cpi	r24, 0x89	; 137
    7a14:	93 41       	sbci	r25, 0x13	; 19
    7a16:	80 f0       	brcs	.+32     	; 0x7a38 <dms_rs232_getchar_block_timer+0x48>
		{
			bAborted = DMS_DISCONNECT_INDICATION_NOCOM; // If the time out occurs we want to abort the session
    7a18:	82 e0       	ldi	r24, 0x02	; 2
    7a1a:	80 93 d4 25 	sts	0x25D4, r24	; 0x8025d4 <bAborted>
			do
			{
				// Wait until RTC is not busy.
			} while ( RTC.STATUS & RTC_SYNCBUSY_bm );			
    7a1e:	80 e0       	ldi	r24, 0x00	; 0
    7a20:	94 e0       	ldi	r25, 0x04	; 4
    7a22:	fc 01       	movw	r30, r24
    7a24:	81 81       	ldd	r24, Z+1	; 0x01
    7a26:	88 2f       	mov	r24, r24
    7a28:	90 e0       	ldi	r25, 0x00	; 0
    7a2a:	81 70       	andi	r24, 0x01	; 1
    7a2c:	99 27       	eor	r25, r25
    7a2e:	89 2b       	or	r24, r25
    7a30:	b1 f7       	brne	.-20     	; 0x7a1e <dms_rs232_getchar_block_timer+0x2e>
			rtc_interlock_timer_stop();
    7a32:	0e 94 1d 46 	call	0x8c3a	; 0x8c3a <rtc_interlock_timer_stop>
			break; // Break the loop
    7a36:	06 c0       	rjmp	.+12     	; 0x7a44 <dms_rs232_getchar_block_timer+0x54>
// 2. Blocking With timer : to be used inside the DMS interface
uint8_t dms_rs232_getchar_block_timer(void)
{
	uint16_t counterValue = 0;

	while ( (DMS_RS232.STATUS & USART_RXCIF_bm) == 0 ) {
    7a38:	80 eb       	ldi	r24, 0xB0	; 176
    7a3a:	98 e0       	ldi	r25, 0x08	; 8
    7a3c:	fc 01       	movw	r30, r24
    7a3e:	81 81       	ldd	r24, Z+1	; 0x01
    7a40:	88 23       	and	r24, r24
    7a42:	f4 f6       	brge	.-68     	; 0x7a00 <dms_rs232_getchar_block_timer+0x10>
			rtc_interlock_timer_stop();
			break; // Break the loop
		}
	}
	
	return (DMS_RS232.DATA);
    7a44:	80 eb       	ldi	r24, 0xB0	; 176
    7a46:	98 e0       	ldi	r25, 0x08	; 8
    7a48:	fc 01       	movw	r30, r24
    7a4a:	80 81       	ld	r24, Z
}
    7a4c:	0f 90       	pop	r0
    7a4e:	0f 90       	pop	r0
    7a50:	df 91       	pop	r29
    7a52:	cf 91       	pop	r28
    7a54:	08 95       	ret

00007a56 <dms_rs232_getchar_non_block>:

// Used Function
// 3. Non Blocking : to be used in the main to get the first char from the DMS
uint8_t dms_rs232_getchar_non_block(void)
{	
    7a56:	cf 93       	push	r28
    7a58:	df 93       	push	r29
    7a5a:	cd b7       	in	r28, 0x3d	; 61
    7a5c:	de b7       	in	r29, 0x3e	; 62
	return (DMS_RS232.DATA);
    7a5e:	80 eb       	ldi	r24, 0xB0	; 176
    7a60:	98 e0       	ldi	r25, 0x08	; 8
    7a62:	fc 01       	movw	r30, r24
    7a64:	80 81       	ld	r24, Z
}
    7a66:	df 91       	pop	r29
    7a68:	cf 91       	pop	r28
    7a6a:	08 95       	ret

00007a6c <dms_rs232_send_data_length>:
}
*/
// One of the function used

void dms_rs232_send_data_length( uint8_t tx_length )
{
    7a6c:	cf 93       	push	r28
    7a6e:	df 93       	push	r29
    7a70:	00 d0       	rcall	.+0      	; 0x7a72 <dms_rs232_send_data_length+0x6>
    7a72:	cd b7       	in	r28, 0x3d	; 61
    7a74:	de b7       	in	r29, 0x3e	; 62
    7a76:	8a 83       	std	Y+2, r24	; 0x02
	/*
	for (i = 0; i < COM_BUF_SIZE ; i++) {
		dms_rs232_putchar(messageBufferOut[i]);
	}
	*/
	for (i = 0; i < tx_length ; i++) {
    7a78:	19 82       	std	Y+1, r1	; 0x01
    7a7a:	0c c0       	rjmp	.+24     	; 0x7a94 <dms_rs232_send_data_length+0x28>
		dms_rs232_putchar(messageBufferOut[i]);
    7a7c:	89 81       	ldd	r24, Y+1	; 0x01
    7a7e:	88 2f       	mov	r24, r24
    7a80:	90 e0       	ldi	r25, 0x00	; 0
    7a82:	88 58       	subi	r24, 0x88	; 136
    7a84:	99 4d       	sbci	r25, 0xD9	; 217
    7a86:	fc 01       	movw	r30, r24
    7a88:	80 81       	ld	r24, Z
    7a8a:	0e 94 cb 3c 	call	0x7996	; 0x7996 <dms_rs232_putchar>
	/*
	for (i = 0; i < COM_BUF_SIZE ; i++) {
		dms_rs232_putchar(messageBufferOut[i]);
	}
	*/
	for (i = 0; i < tx_length ; i++) {
    7a8e:	89 81       	ldd	r24, Y+1	; 0x01
    7a90:	8f 5f       	subi	r24, 0xFF	; 255
    7a92:	89 83       	std	Y+1, r24	; 0x01
    7a94:	99 81       	ldd	r25, Y+1	; 0x01
    7a96:	8a 81       	ldd	r24, Y+2	; 0x02
    7a98:	98 17       	cp	r25, r24
    7a9a:	80 f3       	brcs	.-32     	; 0x7a7c <dms_rs232_send_data_length+0x10>
		dms_rs232_putchar(messageBufferOut[i]);
	}

}
    7a9c:	00 00       	nop
    7a9e:	0f 90       	pop	r0
    7aa0:	0f 90       	pop	r0
    7aa2:	df 91       	pop	r29
    7aa4:	cf 91       	pop	r28
    7aa6:	08 95       	ret

00007aa8 <__vector_20>:
** Effected IO/HW: VPA rail charging PWM is enabled if continuous charging
**					is under 14ms (HW protection)
**
*/
ISR(TC_FRAME_vect)
{
    7aa8:	1f 92       	push	r1
    7aaa:	0f 92       	push	r0
    7aac:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
    7ab0:	0f 92       	push	r0
    7ab2:	11 24       	eor	r1, r1
    7ab4:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
    7ab8:	0f 92       	push	r0
    7aba:	2f 93       	push	r18
    7abc:	3f 93       	push	r19
    7abe:	4f 93       	push	r20
    7ac0:	5f 93       	push	r21
    7ac2:	6f 93       	push	r22
    7ac4:	7f 93       	push	r23
    7ac6:	8f 93       	push	r24
    7ac8:	9f 93       	push	r25
    7aca:	af 93       	push	r26
    7acc:	bf 93       	push	r27
    7ace:	ef 93       	push	r30
    7ad0:	ff 93       	push	r31
    7ad2:	cf 93       	push	r28
    7ad4:	df 93       	push	r29
    7ad6:	1f 92       	push	r1
    7ad8:	cd b7       	in	r28, 0x3d	; 61
    7ada:	de b7       	in	r29, 0x3e	; 62
	uint8_t vpa_result = 0;
    7adc:	19 82       	std	Y+1, r1	; 0x01

	if((config_parameters.deact_frame_rate == FRAME_10HZ) && (!autotune_timing_flag))
    7ade:	80 91 1d 26 	lds	r24, 0x261D	; 0x80261d <config_parameters+0x14>
    7ae2:	90 91 1e 26 	lds	r25, 0x261E	; 0x80261e <config_parameters+0x15>
    7ae6:	01 97       	sbiw	r24, 0x01	; 1
    7ae8:	31 f4       	brne	.+12     	; 0x7af6 <__vector_20+0x4e>
    7aea:	80 91 ce 22 	lds	r24, 0x22CE	; 0x8022ce <autotune_timing_flag>
    7aee:	88 23       	and	r24, r24
    7af0:	11 f4       	brne	.+4      	; 0x7af6 <__vector_20+0x4e>
	{
		// set the first frequency before executing 16 TX/RX blasts
		gDACIndexLoaded = 0;
    7af2:	10 92 74 26 	sts	0x2674, r1	; 0x802674 <gDACIndexLoaded>
//	if(config_parameters.deact_frame_rate == FRAME_144HZ)
//	{
//		dac_write_data(1);
//	}

	if(!autotune_timing_flag)
    7af6:	80 91 ce 22 	lds	r24, 0x22CE	; 0x8022ce <autotune_timing_flag>
    7afa:	88 23       	and	r24, r24
    7afc:	81 f4       	brne	.+32     	; 0x7b1e <__vector_20+0x76>
	{
		createJitter(0);
    7afe:	80 e0       	ldi	r24, 0x00	; 0
    7b00:	0e 94 d3 29 	call	0x53a6	; 0x53a6 <createJitter>
		TAG_N_PORT.INT0MASK &= (~TAG_N_PIN);
    7b04:	80 e6       	ldi	r24, 0x60	; 96
    7b06:	96 e0       	ldi	r25, 0x06	; 6
    7b08:	20 e6       	ldi	r18, 0x60	; 96
    7b0a:	36 e0       	ldi	r19, 0x06	; 6
    7b0c:	f9 01       	movw	r30, r18
    7b0e:	22 85       	ldd	r18, Z+10	; 0x0a
    7b10:	2d 7f       	andi	r18, 0xFD	; 253
    7b12:	fc 01       	movw	r30, r24
    7b14:	22 87       	std	Z+10, r18	; 0x0a

		// Start next frame, charge VPA rail and set state to charge
		SET_STATE(STATE_CHARGE);
    7b16:	81 e0       	ldi	r24, 0x01	; 1
    7b18:	80 93 b3 26 	sts	0x26B3, r24	; 0x8026b3 <gState>
    7b1c:	06 c0       	rjmp	.+12     	; 0x7b2a <__vector_20+0x82>
	}
	else
	{
		// disable jitter during auto tuning
		createJitter(1);
    7b1e:	81 e0       	ldi	r24, 0x01	; 1
    7b20:	0e 94 d3 29 	call	0x53a6	; 0x53a6 <createJitter>
		SET_STATE(STATE_AUTOTUNE);
    7b24:	86 e0       	ldi	r24, 0x06	; 6
    7b26:	80 93 b3 26 	sts	0x26B3, r24	; 0x8026b3 <gState>
	}	
	// If the PWM is not active start charging the VPA rail, else if 
	// the frame counter is greater than zero (been charging for two 
	// frames 14ms) stop PWM
	// If both conditions are not met, the PWM has been active for 7ms
	if(PWM_TIMER.CTRLA == TC_CLKSEL_OFF_gc)
    7b2a:	80 e0       	ldi	r24, 0x00	; 0
    7b2c:	98 e0       	ldi	r25, 0x08	; 8
    7b2e:	fc 01       	movw	r30, r24
    7b30:	80 81       	ld	r24, Z
    7b32:	88 23       	and	r24, r24
    7b34:	91 f4       	brne	.+36     	; 0x7b5a <__vector_20+0xb2>
	{
		vpa_result = PORTA.IN;
    7b36:	80 e0       	ldi	r24, 0x00	; 0
    7b38:	96 e0       	ldi	r25, 0x06	; 6
    7b3a:	fc 01       	movw	r30, r24
    7b3c:	80 85       	ldd	r24, Z+8	; 0x08
    7b3e:	89 83       	std	Y+1, r24	; 0x01
		
		// If the VPA monitor signal is low do not start the PWM VPA
		// charging output. There could be an issue with the TX circuit
		// not allowing the VPA to drain off.
		if((vpa_result & (VPA_MAX_PIN)) == VPA_MAX_PIN)
    7b40:	89 81       	ldd	r24, Y+1	; 0x01
    7b42:	88 2f       	mov	r24, r24
    7b44:	90 e0       	ldi	r25, 0x00	; 0
    7b46:	88 70       	andi	r24, 0x08	; 8
    7b48:	99 27       	eor	r25, r25
    7b4a:	89 2b       	or	r24, r25
    7b4c:	19 f0       	breq	.+6      	; 0x7b54 <__vector_20+0xac>
		{
			pwm_start();
    7b4e:	0e 94 a0 45 	call	0x8b40	; 0x8b40 <pwm_start>
    7b52:	11 c0       	rjmp	.+34     	; 0x7b76 <__vector_20+0xce>
		}
		else
		{
			pwm_stop();
    7b54:	0e 94 c2 45 	call	0x8b84	; 0x8b84 <pwm_stop>
    7b58:	0e c0       	rjmp	.+28     	; 0x7b76 <__vector_20+0xce>
		}
	}
	else if(frame_counter > 0)
    7b5a:	80 91 f8 25 	lds	r24, 0x25F8	; 0x8025f8 <frame_counter>
    7b5e:	88 23       	and	r24, r24
    7b60:	29 f0       	breq	.+10     	; 0x7b6c <__vector_20+0xc4>
	{
		pwm_stop();
    7b62:	0e 94 c2 45 	call	0x8b84	; 0x8b84 <pwm_stop>
		frame_counter = 0;
    7b66:	10 92 f8 25 	sts	0x25F8, r1	; 0x8025f8 <frame_counter>
    7b6a:	05 c0       	rjmp	.+10     	; 0x7b76 <__vector_20+0xce>
	}
	else
	{
		frame_counter++;
    7b6c:	80 91 f8 25 	lds	r24, 0x25F8	; 0x8025f8 <frame_counter>
    7b70:	8f 5f       	subi	r24, 0xFF	; 255
    7b72:	80 93 f8 25 	sts	0x25F8, r24	; 0x8025f8 <frame_counter>
		RX_EN_PORT.OUTSET = RX_EN_PIN; // enable RX rail voltage
	}
#endif

#if ENABLE_WD_TICKLE
	WDT_Reset();
    7b76:	a8 95       	wdr
#endif
	// if the frame timer has started and the dms is not restarted restart it here
	// this will also help us to DMS start quickly as we just need to delay the by less then 5 ms
	// to eat up all the 52 bytes. and this timer is 7 ms timer
	if(1 == flag_status_inhibit_handler)
    7b78:	80 91 d7 25 	lds	r24, 0x25D7	; 0x8025d7 <flag_status_inhibit_handler>
    7b7c:	81 30       	cpi	r24, 0x01	; 1
    7b7e:	21 f4       	brne	.+8      	; 0x7b88 <__vector_20+0xe0>
	{
		dms_rs232_init();
    7b80:	0e 94 78 3c 	call	0x78f0	; 0x78f0 <dms_rs232_init>
		flag_status_inhibit_handler = 0;
    7b84:	10 92 d7 25 	sts	0x25D7, r1	; 0x8025d7 <flag_status_inhibit_handler>
	}
	toggleLoops();
    7b88:	0e 94 e3 3d 	call	0x7bc6	; 0x7bc6 <toggleLoops>
	clearCycleTimer();
    7b8c:	0e 94 47 44 	call	0x888e	; 0x888e <clearCycleTimer>
	rx_rail_chargeup();
    7b90:	0e 94 97 40 	call	0x812e	; 0x812e <rx_rail_chargeup>
}
    7b94:	00 00       	nop
    7b96:	0f 90       	pop	r0
    7b98:	df 91       	pop	r29
    7b9a:	cf 91       	pop	r28
    7b9c:	ff 91       	pop	r31
    7b9e:	ef 91       	pop	r30
    7ba0:	bf 91       	pop	r27
    7ba2:	af 91       	pop	r26
    7ba4:	9f 91       	pop	r25
    7ba6:	8f 91       	pop	r24
    7ba8:	7f 91       	pop	r23
    7baa:	6f 91       	pop	r22
    7bac:	5f 91       	pop	r21
    7bae:	4f 91       	pop	r20
    7bb0:	3f 91       	pop	r19
    7bb2:	2f 91       	pop	r18
    7bb4:	0f 90       	pop	r0
    7bb6:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
    7bba:	0f 90       	pop	r0
    7bbc:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
    7bc0:	0f 90       	pop	r0
    7bc2:	1f 90       	pop	r1
    7bc4:	18 95       	reti

00007bc6 <toggleLoops>:
// This function decides which transmitter is active at a certain 
// time frame. This is important when the 2nd TX is enabled to allow
// an interleaving between both transmitters. When the 2nd TX is 
// disabled only the primary loop is selected.
static void toggleLoops(void)
{
    7bc6:	cf 93       	push	r28
    7bc8:	df 93       	push	r29
    7bca:	cd b7       	in	r28, 0x3d	; 61
    7bcc:	de b7       	in	r29, 0x3e	; 62
	static uint8_t toggle_flag = 1;
	
	// 2nd TX is enabled, find the active transmitter for this 
	// frame.
	if((config_parameters.enable_tx_2) && (!autotune_timing_flag) &&
    7bce:	80 91 11 26 	lds	r24, 0x2611	; 0x802611 <config_parameters+0x8>
    7bd2:	90 91 12 26 	lds	r25, 0x2612	; 0x802612 <config_parameters+0x9>
    7bd6:	89 2b       	or	r24, r25
    7bd8:	09 f4       	brne	.+2      	; 0x7bdc <toggleLoops+0x16>
    7bda:	5f c0       	rjmp	.+190    	; 0x7c9a <toggleLoops+0xd4>
    7bdc:	80 91 ce 22 	lds	r24, 0x22CE	; 0x8022ce <autotune_timing_flag>
    7be0:	88 23       	and	r24, r24
    7be2:	09 f0       	breq	.+2      	; 0x7be6 <toggleLoops+0x20>
    7be4:	5a c0       	rjmp	.+180    	; 0x7c9a <toggleLoops+0xd4>
    7be6:	80 91 ac 22 	lds	r24, 0x22AC	; 0x8022ac <CPiD_HW_flag>
    7bea:	88 23       	and	r24, r24
    7bec:	09 f4       	brne	.+2      	; 0x7bf0 <toggleLoops+0x2a>
    7bee:	55 c0       	rjmp	.+170    	; 0x7c9a <toggleLoops+0xd4>
		(CPiD_HW_flag))
	{
		// The primary transmitter is selected
		if(toggle_flag)
    7bf0:	80 91 b3 22 	lds	r24, 0x22B3	; 0x8022b3 <toggle_flag.5333>
    7bf4:	88 23       	and	r24, r24
    7bf6:	41 f1       	breq	.+80     	; 0x7c48 <toggleLoops+0x82>
		{
			secondary_ant_flag = 0;
    7bf8:	10 92 fa 25 	sts	0x25FA, r1	; 0x8025fa <secondary_ant_flag>
			primary_ant_flag = 1;
    7bfc:	81 e0       	ldi	r24, 0x01	; 1
    7bfe:	80 93 f9 25 	sts	0x25F9, r24	; 0x8025f9 <primary_ant_flag>
			
			// This counter is used to track consecutive alarms
			// to help prevent false alarms from environment
			if(++pri_frame_counter_flag == 0xffffffff)
    7c02:	80 91 ff 25 	lds	r24, 0x25FF	; 0x8025ff <pri_frame_counter_flag>
    7c06:	90 91 00 26 	lds	r25, 0x2600	; 0x802600 <pri_frame_counter_flag+0x1>
    7c0a:	a0 91 01 26 	lds	r26, 0x2601	; 0x802601 <pri_frame_counter_flag+0x2>
    7c0e:	b0 91 02 26 	lds	r27, 0x2602	; 0x802602 <pri_frame_counter_flag+0x3>
    7c12:	01 96       	adiw	r24, 0x01	; 1
    7c14:	a1 1d       	adc	r26, r1
    7c16:	b1 1d       	adc	r27, r1
    7c18:	80 93 ff 25 	sts	0x25FF, r24	; 0x8025ff <pri_frame_counter_flag>
    7c1c:	90 93 00 26 	sts	0x2600, r25	; 0x802600 <pri_frame_counter_flag+0x1>
    7c20:	a0 93 01 26 	sts	0x2601, r26	; 0x802601 <pri_frame_counter_flag+0x2>
    7c24:	b0 93 02 26 	sts	0x2602, r27	; 0x802602 <pri_frame_counter_flag+0x3>
    7c28:	8f 3f       	cpi	r24, 0xFF	; 255
    7c2a:	9f 4f       	sbci	r25, 0xFF	; 255
    7c2c:	af 4f       	sbci	r26, 0xFF	; 255
    7c2e:	bf 4f       	sbci	r27, 0xFF	; 255
    7c30:	41 f4       	brne	.+16     	; 0x7c42 <toggleLoops+0x7c>
			{
				pri_frame_counter_flag = 0;
    7c32:	10 92 ff 25 	sts	0x25FF, r1	; 0x8025ff <pri_frame_counter_flag>
    7c36:	10 92 00 26 	sts	0x2600, r1	; 0x802600 <pri_frame_counter_flag+0x1>
    7c3a:	10 92 01 26 	sts	0x2601, r1	; 0x802601 <pri_frame_counter_flag+0x2>
    7c3e:	10 92 02 26 	sts	0x2602, r1	; 0x802602 <pri_frame_counter_flag+0x3>
			}
			
			toggle_flag = 0;
    7c42:	10 92 b3 22 	sts	0x22B3, r1	; 0x8022b3 <toggle_flag.5333>
	// frame.
	if((config_parameters.enable_tx_2) && (!autotune_timing_flag) &&
		(CPiD_HW_flag))
	{
		// The primary transmitter is selected
		if(toggle_flag)
    7c46:	50 c0       	rjmp	.+160    	; 0x7ce8 <toggleLoops+0x122>
			
			
		}
		else // Secondary transmitter is selected
		{
			primary_ant_flag = 0;
    7c48:	10 92 f9 25 	sts	0x25F9, r1	; 0x8025f9 <primary_ant_flag>
			secondary_ant_flag = 1;
    7c4c:	81 e0       	ldi	r24, 0x01	; 1
    7c4e:	80 93 fa 25 	sts	0x25FA, r24	; 0x8025fa <secondary_ant_flag>
			
			// This counter is used to track consecutive alarms
			// to help prevent false alarms from environment			
			if(++sec_frame_counter_flag == 0xffffffff)
    7c52:	80 91 03 26 	lds	r24, 0x2603	; 0x802603 <sec_frame_counter_flag>
    7c56:	90 91 04 26 	lds	r25, 0x2604	; 0x802604 <sec_frame_counter_flag+0x1>
    7c5a:	a0 91 05 26 	lds	r26, 0x2605	; 0x802605 <sec_frame_counter_flag+0x2>
    7c5e:	b0 91 06 26 	lds	r27, 0x2606	; 0x802606 <sec_frame_counter_flag+0x3>
    7c62:	01 96       	adiw	r24, 0x01	; 1
    7c64:	a1 1d       	adc	r26, r1
    7c66:	b1 1d       	adc	r27, r1
    7c68:	80 93 03 26 	sts	0x2603, r24	; 0x802603 <sec_frame_counter_flag>
    7c6c:	90 93 04 26 	sts	0x2604, r25	; 0x802604 <sec_frame_counter_flag+0x1>
    7c70:	a0 93 05 26 	sts	0x2605, r26	; 0x802605 <sec_frame_counter_flag+0x2>
    7c74:	b0 93 06 26 	sts	0x2606, r27	; 0x802606 <sec_frame_counter_flag+0x3>
    7c78:	8f 3f       	cpi	r24, 0xFF	; 255
    7c7a:	9f 4f       	sbci	r25, 0xFF	; 255
    7c7c:	af 4f       	sbci	r26, 0xFF	; 255
    7c7e:	bf 4f       	sbci	r27, 0xFF	; 255
    7c80:	41 f4       	brne	.+16     	; 0x7c92 <toggleLoops+0xcc>
			{
				sec_frame_counter_flag = 0;
    7c82:	10 92 03 26 	sts	0x2603, r1	; 0x802603 <sec_frame_counter_flag>
    7c86:	10 92 04 26 	sts	0x2604, r1	; 0x802604 <sec_frame_counter_flag+0x1>
    7c8a:	10 92 05 26 	sts	0x2605, r1	; 0x802605 <sec_frame_counter_flag+0x2>
    7c8e:	10 92 06 26 	sts	0x2606, r1	; 0x802606 <sec_frame_counter_flag+0x3>
			}			
			
			toggle_flag = 1;
    7c92:	81 e0       	ldi	r24, 0x01	; 1
    7c94:	80 93 b3 22 	sts	0x22B3, r24	; 0x8022b3 <toggle_flag.5333>
	// frame.
	if((config_parameters.enable_tx_2) && (!autotune_timing_flag) &&
		(CPiD_HW_flag))
	{
		// The primary transmitter is selected
		if(toggle_flag)
    7c98:	27 c0       	rjmp	.+78     	; 0x7ce8 <toggleLoops+0x122>
			toggle_flag = 1;
		}
	}
	else // Only primary transmitter is used
	{
		primary_ant_flag = 0;
    7c9a:	10 92 f9 25 	sts	0x25F9, r1	; 0x8025f9 <primary_ant_flag>
		secondary_ant_flag = 0;
    7c9e:	10 92 fa 25 	sts	0x25FA, r1	; 0x8025fa <secondary_ant_flag>
		pulseNumber++;
		pulseNumber = pulseNumber % 6;
#else
		// This counter is used to track consecutive alarms
		// to help prevent false alarms from environment
		if(++frame_counter_flag == 0xffffffff)
    7ca2:	80 91 fb 25 	lds	r24, 0x25FB	; 0x8025fb <frame_counter_flag>
    7ca6:	90 91 fc 25 	lds	r25, 0x25FC	; 0x8025fc <frame_counter_flag+0x1>
    7caa:	a0 91 fd 25 	lds	r26, 0x25FD	; 0x8025fd <frame_counter_flag+0x2>
    7cae:	b0 91 fe 25 	lds	r27, 0x25FE	; 0x8025fe <frame_counter_flag+0x3>
    7cb2:	01 96       	adiw	r24, 0x01	; 1
    7cb4:	a1 1d       	adc	r26, r1
    7cb6:	b1 1d       	adc	r27, r1
    7cb8:	80 93 fb 25 	sts	0x25FB, r24	; 0x8025fb <frame_counter_flag>
    7cbc:	90 93 fc 25 	sts	0x25FC, r25	; 0x8025fc <frame_counter_flag+0x1>
    7cc0:	a0 93 fd 25 	sts	0x25FD, r26	; 0x8025fd <frame_counter_flag+0x2>
    7cc4:	b0 93 fe 25 	sts	0x25FE, r27	; 0x8025fe <frame_counter_flag+0x3>
    7cc8:	8f 3f       	cpi	r24, 0xFF	; 255
    7cca:	9f 4f       	sbci	r25, 0xFF	; 255
    7ccc:	af 4f       	sbci	r26, 0xFF	; 255
    7cce:	bf 4f       	sbci	r27, 0xFF	; 255
    7cd0:	41 f4       	brne	.+16     	; 0x7ce2 <toggleLoops+0x11c>
		{
			frame_counter_flag = 0;
    7cd2:	10 92 fb 25 	sts	0x25FB, r1	; 0x8025fb <frame_counter_flag>
    7cd6:	10 92 fc 25 	sts	0x25FC, r1	; 0x8025fc <frame_counter_flag+0x1>
    7cda:	10 92 fd 25 	sts	0x25FD, r1	; 0x8025fd <frame_counter_flag+0x2>
    7cde:	10 92 fe 25 	sts	0x25FE, r1	; 0x8025fe <frame_counter_flag+0x3>
		}
		
		toggle_flag = 1;
    7ce2:	81 e0       	ldi	r24, 0x01	; 1
    7ce4:	80 93 b3 22 	sts	0x22B3, r24	; 0x8022b3 <toggle_flag.5333>

#endif
	}
//  Only for Mode 6 we should have this 
	
	if((DEACT_MODE6 == config_parameters.mode_ind) && (!autotune_timing_flag) && (FRAME_10HZ != config_parameters.deact_frame_rate) )
    7ce8:	80 91 25 26 	lds	r24, 0x2625	; 0x802625 <config_parameters+0x1c>
    7cec:	90 91 26 26 	lds	r25, 0x2626	; 0x802626 <config_parameters+0x1d>
    7cf0:	02 97       	sbiw	r24, 0x02	; 2
    7cf2:	09 f0       	breq	.+2      	; 0x7cf6 <toggleLoops+0x130>
    7cf4:	e1 c0       	rjmp	.+450    	; 0x7eb8 <toggleLoops+0x2f2>
    7cf6:	80 91 ce 22 	lds	r24, 0x22CE	; 0x8022ce <autotune_timing_flag>
    7cfa:	88 23       	and	r24, r24
    7cfc:	09 f0       	breq	.+2      	; 0x7d00 <toggleLoops+0x13a>
    7cfe:	dc c0       	rjmp	.+440    	; 0x7eb8 <toggleLoops+0x2f2>
    7d00:	80 91 1d 26 	lds	r24, 0x261D	; 0x80261d <config_parameters+0x14>
    7d04:	90 91 1e 26 	lds	r25, 0x261E	; 0x80261e <config_parameters+0x15>
    7d08:	01 97       	sbiw	r24, 0x01	; 1
    7d0a:	09 f4       	brne	.+2      	; 0x7d0e <toggleLoops+0x148>
    7d0c:	d5 c0       	rjmp	.+426    	; 0x7eb8 <toggleLoops+0x2f2>
	{
		// We have to add 40 ms delay only when we are in Primary
		// toggel_flag is set to 1 only when the primary antenna is being used
		if (1 == toggle_flag)
    7d0e:	80 91 b3 22 	lds	r24, 0x22B3	; 0x8022b3 <toggle_flag.5333>
    7d12:	81 30       	cpi	r24, 0x01	; 1
    7d14:	09 f0       	breq	.+2      	; 0x7d18 <toggleLoops+0x152>
    7d16:	60 c0       	rjmp	.+192    	; 0x7dd8 <toggleLoops+0x212>
		{		
			pulseNumber++;
    7d18:	80 91 77 26 	lds	r24, 0x2677	; 0x802677 <pulseNumber>
    7d1c:	8f 5f       	subi	r24, 0xFF	; 255
    7d1e:	80 93 77 26 	sts	0x2677, r24	; 0x802677 <pulseNumber>
			pulseNumber = pulseNumber % 6;
    7d22:	20 91 77 26 	lds	r18, 0x2677	; 0x802677 <pulseNumber>
    7d26:	8b ea       	ldi	r24, 0xAB	; 171
    7d28:	28 9f       	mul	r18, r24
    7d2a:	81 2d       	mov	r24, r1
    7d2c:	11 24       	eor	r1, r1
    7d2e:	98 2f       	mov	r25, r24
    7d30:	96 95       	lsr	r25
    7d32:	96 95       	lsr	r25
    7d34:	89 2f       	mov	r24, r25
    7d36:	88 0f       	add	r24, r24
    7d38:	89 0f       	add	r24, r25
    7d3a:	88 0f       	add	r24, r24
    7d3c:	92 2f       	mov	r25, r18
    7d3e:	98 1b       	sub	r25, r24
    7d40:	90 93 77 26 	sts	0x2677, r25	; 0x802677 <pulseNumber>
			
			if (5 == pulseNumber)
    7d44:	80 91 77 26 	lds	r24, 0x2677	; 0x802677 <pulseNumber>
    7d48:	85 30       	cpi	r24, 0x05	; 5
    7d4a:	11 f5       	brne	.+68     	; 0x7d90 <toggleLoops+0x1ca>
			{
				setFrameRate(FRAME_DELAY_40MS);
    7d4c:	82 e0       	ldi	r24, 0x02	; 2
    7d4e:	90 e0       	ldi	r25, 0x00	; 0
    7d50:	0e 94 54 29 	call	0x52a8	; 0x52a8 <setFrameRate>
				frame_timer_start();
    7d54:	0e 94 67 45 	call	0x8ace	; 0x8ace <frame_timer_start>
				frameRateChanged = 1;
    7d58:	81 e0       	ldi	r24, 0x01	; 1
    7d5a:	80 93 3f 26 	sts	0x263F, r24	; 0x80263f <frameRateChanged>
				// To accumulate time elapsed
				if (0 != flag_send_end_alarm)
    7d5e:	80 91 d8 25 	lds	r24, 0x25D8	; 0x8025d8 <flag_send_end_alarm>
    7d62:	88 23       	and	r24, r24
    7d64:	09 f4       	brne	.+2      	; 0x7d68 <toggleLoops+0x1a2>
    7d66:	5b c0       	rjmp	.+182    	; 0x7e1e <toggleLoops+0x258>
				{
					alarmAccumulatedTime = alarmAccumulatedTime + 40; // Add 40 ms each time				
    7d68:	80 91 01 25 	lds	r24, 0x2501	; 0x802501 <alarmAccumulatedTime>
    7d6c:	90 91 02 25 	lds	r25, 0x2502	; 0x802502 <alarmAccumulatedTime+0x1>
    7d70:	a0 91 03 25 	lds	r26, 0x2503	; 0x802503 <alarmAccumulatedTime+0x2>
    7d74:	b0 91 04 25 	lds	r27, 0x2504	; 0x802504 <alarmAccumulatedTime+0x3>
    7d78:	88 96       	adiw	r24, 0x28	; 40
    7d7a:	a1 1d       	adc	r26, r1
    7d7c:	b1 1d       	adc	r27, r1
    7d7e:	80 93 01 25 	sts	0x2501, r24	; 0x802501 <alarmAccumulatedTime>
    7d82:	90 93 02 25 	sts	0x2502, r25	; 0x802502 <alarmAccumulatedTime+0x1>
    7d86:	a0 93 03 25 	sts	0x2503, r26	; 0x802503 <alarmAccumulatedTime+0x2>
    7d8a:	b0 93 04 25 	sts	0x2504, r27	; 0x802504 <alarmAccumulatedTime+0x3>
    7d8e:	47 c0       	rjmp	.+142    	; 0x7e1e <toggleLoops+0x258>
				}
				 
			} else
			{   
				// Reset the frame rate to 144 after the frame rate was changed 
				if (frameRateChanged)
    7d90:	80 91 3f 26 	lds	r24, 0x263F	; 0x80263f <frameRateChanged>
    7d94:	88 23       	and	r24, r24
    7d96:	41 f0       	breq	.+16     	; 0x7da8 <toggleLoops+0x1e2>
				{
					setFrameRate(FRAME_144HZ);
    7d98:	80 e0       	ldi	r24, 0x00	; 0
    7d9a:	90 e0       	ldi	r25, 0x00	; 0
    7d9c:	0e 94 54 29 	call	0x52a8	; 0x52a8 <setFrameRate>
					frame_timer_start();
    7da0:	0e 94 67 45 	call	0x8ace	; 0x8ace <frame_timer_start>
					frameRateChanged = 0;
    7da4:	10 92 3f 26 	sts	0x263F, r1	; 0x80263f <frameRateChanged>
				}
				// To accumulate time elapsed
				if (0 != flag_send_end_alarm)
    7da8:	80 91 d8 25 	lds	r24, 0x25D8	; 0x8025d8 <flag_send_end_alarm>
    7dac:	88 23       	and	r24, r24
    7dae:	b9 f1       	breq	.+110    	; 0x7e1e <toggleLoops+0x258>
				{
					alarmAccumulatedTime = alarmAccumulatedTime + 7; // Add 7 ms each time
    7db0:	80 91 01 25 	lds	r24, 0x2501	; 0x802501 <alarmAccumulatedTime>
    7db4:	90 91 02 25 	lds	r25, 0x2502	; 0x802502 <alarmAccumulatedTime+0x1>
    7db8:	a0 91 03 25 	lds	r26, 0x2503	; 0x802503 <alarmAccumulatedTime+0x2>
    7dbc:	b0 91 04 25 	lds	r27, 0x2504	; 0x802504 <alarmAccumulatedTime+0x3>
    7dc0:	07 96       	adiw	r24, 0x07	; 7
    7dc2:	a1 1d       	adc	r26, r1
    7dc4:	b1 1d       	adc	r27, r1
    7dc6:	80 93 01 25 	sts	0x2501, r24	; 0x802501 <alarmAccumulatedTime>
    7dca:	90 93 02 25 	sts	0x2502, r25	; 0x802502 <alarmAccumulatedTime+0x1>
    7dce:	a0 93 03 25 	sts	0x2503, r26	; 0x802503 <alarmAccumulatedTime+0x2>
    7dd2:	b0 93 04 25 	sts	0x2504, r27	; 0x802504 <alarmAccumulatedTime+0x3>
    7dd6:	23 c0       	rjmp	.+70     	; 0x7e1e <toggleLoops+0x258>
							
			}
		} else
		{
				// Reset the frame rate to 144 after the frame rate was changed
				if (frameRateChanged)
    7dd8:	80 91 3f 26 	lds	r24, 0x263F	; 0x80263f <frameRateChanged>
    7ddc:	88 23       	and	r24, r24
    7dde:	41 f0       	breq	.+16     	; 0x7df0 <toggleLoops+0x22a>
				{
					setFrameRate(FRAME_144HZ);
    7de0:	80 e0       	ldi	r24, 0x00	; 0
    7de2:	90 e0       	ldi	r25, 0x00	; 0
    7de4:	0e 94 54 29 	call	0x52a8	; 0x52a8 <setFrameRate>
					frame_timer_start();
    7de8:	0e 94 67 45 	call	0x8ace	; 0x8ace <frame_timer_start>
					frameRateChanged = 0;
    7dec:	10 92 3f 26 	sts	0x263F, r1	; 0x80263f <frameRateChanged>
				}
				// To accumulate time elapsed
				if (0 != flag_send_end_alarm)
    7df0:	80 91 d8 25 	lds	r24, 0x25D8	; 0x8025d8 <flag_send_end_alarm>
    7df4:	88 23       	and	r24, r24
    7df6:	99 f0       	breq	.+38     	; 0x7e1e <toggleLoops+0x258>
				{
					alarmAccumulatedTime = alarmAccumulatedTime + 7; // Add 7 ms each time
    7df8:	80 91 01 25 	lds	r24, 0x2501	; 0x802501 <alarmAccumulatedTime>
    7dfc:	90 91 02 25 	lds	r25, 0x2502	; 0x802502 <alarmAccumulatedTime+0x1>
    7e00:	a0 91 03 25 	lds	r26, 0x2503	; 0x802503 <alarmAccumulatedTime+0x2>
    7e04:	b0 91 04 25 	lds	r27, 0x2504	; 0x802504 <alarmAccumulatedTime+0x3>
    7e08:	07 96       	adiw	r24, 0x07	; 7
    7e0a:	a1 1d       	adc	r26, r1
    7e0c:	b1 1d       	adc	r27, r1
    7e0e:	80 93 01 25 	sts	0x2501, r24	; 0x802501 <alarmAccumulatedTime>
    7e12:	90 93 02 25 	sts	0x2502, r25	; 0x802502 <alarmAccumulatedTime+0x1>
    7e16:	a0 93 03 25 	sts	0x2503, r26	; 0x802503 <alarmAccumulatedTime+0x2>
    7e1a:	b0 93 04 25 	sts	0x2504, r27	; 0x802504 <alarmAccumulatedTime+0x3>
				}	
		}
		
		// Only in the case of Tag rate of 16 we have to do this since the duration to see TAG  16 time exceeds the alarm duration 500 ms
		// In all other cases it is good 
		if ((1 == flag_enable_hard_tag_indicator) && (16 == tags_before_alarm))
    7e1e:	80 91 da 25 	lds	r24, 0x25DA	; 0x8025da <flag_enable_hard_tag_indicator>
    7e22:	81 30       	cpi	r24, 0x01	; 1
    7e24:	09 f0       	breq	.+2      	; 0x7e28 <toggleLoops+0x262>
    7e26:	41 c0       	rjmp	.+130    	; 0x7eaa <toggleLoops+0x2e4>
    7e28:	80 91 dd 25 	lds	r24, 0x25DD	; 0x8025dd <tags_before_alarm>
    7e2c:	80 31       	cpi	r24, 0x10	; 16
    7e2e:	e9 f5       	brne	.+122    	; 0x7eaa <toggleLoops+0x2e4>
		{
			if (1 == flag_send_end_alarm) // Indicates Primary alarm
    7e30:	80 91 d8 25 	lds	r24, 0x25D8	; 0x8025d8 <flag_send_end_alarm>
    7e34:	81 30       	cpi	r24, 0x01	; 1
    7e36:	c1 f4       	brne	.+48     	; 0x7e68 <toggleLoops+0x2a2>
			{
				// Count the no of frames seen without the TAG being present in the field so as to disable 
				// The alarm, Only done when alarm time is long
				primary_tag_counter_without_tag = primary_tag_counter_without_tag + 1; // Add 7 ms each time			
    7e38:	80 91 db 25 	lds	r24, 0x25DB	; 0x8025db <primary_tag_counter_without_tag>
    7e3c:	8f 5f       	subi	r24, 0xFF	; 255
    7e3e:	80 93 db 25 	sts	0x25DB, r24	; 0x8025db <primary_tag_counter_without_tag>
				if ( primary_tag_counter_without_tag >  (2 * tags_before_alarm))
    7e42:	80 91 db 25 	lds	r24, 0x25DB	; 0x8025db <primary_tag_counter_without_tag>
    7e46:	28 2f       	mov	r18, r24
    7e48:	30 e0       	ldi	r19, 0x00	; 0
    7e4a:	80 91 dd 25 	lds	r24, 0x25DD	; 0x8025dd <tags_before_alarm>
    7e4e:	88 2f       	mov	r24, r24
    7e50:	90 e0       	ldi	r25, 0x00	; 0
    7e52:	88 0f       	add	r24, r24
    7e54:	99 1f       	adc	r25, r25
    7e56:	82 17       	cp	r24, r18
    7e58:	93 07       	cpc	r25, r19
    7e5a:	64 f5       	brge	.+88     	; 0x7eb4 <toggleLoops+0x2ee>
				{
					GTimer_Refresh(alarmHandle_solt, G_TIMER_100mS);		
    7e5c:	80 91 c6 22 	lds	r24, 0x22C6	; 0x8022c6 <__data_end>
    7e60:	62 e0       	ldi	r22, 0x02	; 2
    7e62:	0e 94 bc 22 	call	0x4578	; 0x4578 <GTimer_Refresh>
		
		// Only in the case of Tag rate of 16 we have to do this since the duration to see TAG  16 time exceeds the alarm duration 500 ms
		// In all other cases it is good 
		if ((1 == flag_enable_hard_tag_indicator) && (16 == tags_before_alarm))
		{
			if (1 == flag_send_end_alarm) // Indicates Primary alarm
    7e66:	26 c0       	rjmp	.+76     	; 0x7eb4 <toggleLoops+0x2ee>
				if ( primary_tag_counter_without_tag >  (2 * tags_before_alarm))
				{
					GTimer_Refresh(alarmHandle_solt, G_TIMER_100mS);		
				}	
						
			} else if(2 == flag_send_end_alarm) // Indicates secondary alarm
    7e68:	80 91 d8 25 	lds	r24, 0x25D8	; 0x8025d8 <flag_send_end_alarm>
    7e6c:	82 30       	cpi	r24, 0x02	; 2
    7e6e:	c1 f4       	brne	.+48     	; 0x7ea0 <toggleLoops+0x2da>
			{
				// Count the no of frames seen without the TAG being present in the field so as to disable
				//The alarm, Only done when alarm time is long
				secondary_tag_counter_without_tag = secondary_tag_counter_without_tag + 1; // Add 7 ms each time
    7e70:	80 91 dc 25 	lds	r24, 0x25DC	; 0x8025dc <secondary_tag_counter_without_tag>
    7e74:	8f 5f       	subi	r24, 0xFF	; 255
    7e76:	80 93 dc 25 	sts	0x25DC, r24	; 0x8025dc <secondary_tag_counter_without_tag>
				if ( secondary_tag_counter_without_tag >  (2 * tags_before_alarm))
    7e7a:	80 91 dc 25 	lds	r24, 0x25DC	; 0x8025dc <secondary_tag_counter_without_tag>
    7e7e:	28 2f       	mov	r18, r24
    7e80:	30 e0       	ldi	r19, 0x00	; 0
    7e82:	80 91 dd 25 	lds	r24, 0x25DD	; 0x8025dd <tags_before_alarm>
    7e86:	88 2f       	mov	r24, r24
    7e88:	90 e0       	ldi	r25, 0x00	; 0
    7e8a:	88 0f       	add	r24, r24
    7e8c:	99 1f       	adc	r25, r25
    7e8e:	82 17       	cp	r24, r18
    7e90:	93 07       	cpc	r25, r19
    7e92:	84 f4       	brge	.+32     	; 0x7eb4 <toggleLoops+0x2ee>
				{
					GTimer_Refresh(alarmHandle_solt, G_TIMER_100mS);		
    7e94:	80 91 c6 22 	lds	r24, 0x22C6	; 0x8022c6 <__data_end>
    7e98:	62 e0       	ldi	r22, 0x02	; 2
    7e9a:	0e 94 bc 22 	call	0x4578	; 0x4578 <GTimer_Refresh>
		
		// Only in the case of Tag rate of 16 we have to do this since the duration to see TAG  16 time exceeds the alarm duration 500 ms
		// In all other cases it is good 
		if ((1 == flag_enable_hard_tag_indicator) && (16 == tags_before_alarm))
		{
			if (1 == flag_send_end_alarm) // Indicates Primary alarm
    7e9e:	0a c0       	rjmp	.+20     	; 0x7eb4 <toggleLoops+0x2ee>
				{
					GTimer_Refresh(alarmHandle_solt, G_TIMER_100mS);		
				}
			} else{
						
				primary_tag_counter_without_tag = 0;
    7ea0:	10 92 db 25 	sts	0x25DB, r1	; 0x8025db <primary_tag_counter_without_tag>
				secondary_tag_counter_without_tag = 0;
    7ea4:	10 92 dc 25 	sts	0x25DC, r1	; 0x8025dc <secondary_tag_counter_without_tag>
		
		// Only in the case of Tag rate of 16 we have to do this since the duration to see TAG  16 time exceeds the alarm duration 500 ms
		// In all other cases it is good 
		if ((1 == flag_enable_hard_tag_indicator) && (16 == tags_before_alarm))
		{
			if (1 == flag_send_end_alarm) // Indicates Primary alarm
    7ea8:	05 c0       	rjmp	.+10     	; 0x7eb4 <toggleLoops+0x2ee>
				primary_tag_counter_without_tag = 0;
				secondary_tag_counter_without_tag = 0;
			}
		} else
		{
				primary_tag_counter_without_tag = 0;
    7eaa:	10 92 db 25 	sts	0x25DB, r1	; 0x8025db <primary_tag_counter_without_tag>
				secondary_tag_counter_without_tag = 0;	
    7eae:	10 92 dc 25 	sts	0x25DC, r1	; 0x8025dc <secondary_tag_counter_without_tag>
				}	
		}
		
		// Only in the case of Tag rate of 16 we have to do this since the duration to see TAG  16 time exceeds the alarm duration 500 ms
		// In all other cases it is good 
		if ((1 == flag_enable_hard_tag_indicator) && (16 == tags_before_alarm))
    7eb2:	39 c1       	rjmp	.+626    	; 0x8126 <toggleLoops+0x560>
		{
			if (1 == flag_send_end_alarm) // Indicates Primary alarm
    7eb4:	00 00       	nop
				}	
		}
		
		// Only in the case of Tag rate of 16 we have to do this since the duration to see TAG  16 time exceeds the alarm duration 500 ms
		// In all other cases it is good 
		if ((1 == flag_enable_hard_tag_indicator) && (16 == tags_before_alarm))
    7eb6:	37 c1       	rjmp	.+622    	; 0x8126 <toggleLoops+0x560>
		{
				primary_tag_counter_without_tag = 0;
				secondary_tag_counter_without_tag = 0;	
		}
		
   } else if((DEACT_MODE6 != config_parameters.mode_ind) && (!autotune_timing_flag) && (FRAME_10HZ != config_parameters.deact_frame_rate) ) // End of mode 6
    7eb8:	80 91 25 26 	lds	r24, 0x2625	; 0x802625 <config_parameters+0x1c>
    7ebc:	90 91 26 26 	lds	r25, 0x2626	; 0x802626 <config_parameters+0x1d>
    7ec0:	02 97       	sbiw	r24, 0x02	; 2
    7ec2:	09 f4       	brne	.+2      	; 0x7ec6 <toggleLoops+0x300>
    7ec4:	82 c0       	rjmp	.+260    	; 0x7fca <toggleLoops+0x404>
    7ec6:	80 91 ce 22 	lds	r24, 0x22CE	; 0x8022ce <autotune_timing_flag>
    7eca:	88 23       	and	r24, r24
    7ecc:	09 f0       	breq	.+2      	; 0x7ed0 <toggleLoops+0x30a>
    7ece:	7d c0       	rjmp	.+250    	; 0x7fca <toggleLoops+0x404>
    7ed0:	80 91 1d 26 	lds	r24, 0x261D	; 0x80261d <config_parameters+0x14>
    7ed4:	90 91 1e 26 	lds	r25, 0x261E	; 0x80261e <config_parameters+0x15>
    7ed8:	01 97       	sbiw	r24, 0x01	; 1
    7eda:	09 f4       	brne	.+2      	; 0x7ede <toggleLoops+0x318>
    7edc:	76 c0       	rjmp	.+236    	; 0x7fca <toggleLoops+0x404>
   {
		// Counting for all other mode
		frameRateChanged = 0;
    7ede:	10 92 3f 26 	sts	0x263F, r1	; 0x80263f <frameRateChanged>
		pulseNumber = 0;
    7ee2:	10 92 77 26 	sts	0x2677, r1	; 0x802677 <pulseNumber>
		//Counting Time 
		if (0 != flag_send_end_alarm)
    7ee6:	80 91 d8 25 	lds	r24, 0x25D8	; 0x8025d8 <flag_send_end_alarm>
    7eea:	88 23       	and	r24, r24
    7eec:	99 f0       	breq	.+38     	; 0x7f14 <toggleLoops+0x34e>
		{
			// To accumulate time elapsed
			alarmAccumulatedTime = alarmAccumulatedTime + 7; // Add 7 ms each time
    7eee:	80 91 01 25 	lds	r24, 0x2501	; 0x802501 <alarmAccumulatedTime>
    7ef2:	90 91 02 25 	lds	r25, 0x2502	; 0x802502 <alarmAccumulatedTime+0x1>
    7ef6:	a0 91 03 25 	lds	r26, 0x2503	; 0x802503 <alarmAccumulatedTime+0x2>
    7efa:	b0 91 04 25 	lds	r27, 0x2504	; 0x802504 <alarmAccumulatedTime+0x3>
    7efe:	07 96       	adiw	r24, 0x07	; 7
    7f00:	a1 1d       	adc	r26, r1
    7f02:	b1 1d       	adc	r27, r1
    7f04:	80 93 01 25 	sts	0x2501, r24	; 0x802501 <alarmAccumulatedTime>
    7f08:	90 93 02 25 	sts	0x2502, r25	; 0x802502 <alarmAccumulatedTime+0x1>
    7f0c:	a0 93 03 25 	sts	0x2503, r26	; 0x802503 <alarmAccumulatedTime+0x2>
    7f10:	b0 93 04 25 	sts	0x2504, r27	; 0x802504 <alarmAccumulatedTime+0x3>
		}
		if ((1 == flag_enable_hard_tag_indicator) && (16 == tags_before_alarm) && (DEACT_MODE4 == config_parameters.mode_ind))
    7f14:	80 91 da 25 	lds	r24, 0x25DA	; 0x8025da <flag_enable_hard_tag_indicator>
    7f18:	81 30       	cpi	r24, 0x01	; 1
    7f1a:	09 f0       	breq	.+2      	; 0x7f1e <toggleLoops+0x358>
    7f1c:	4f c0       	rjmp	.+158    	; 0x7fbc <toggleLoops+0x3f6>
    7f1e:	80 91 dd 25 	lds	r24, 0x25DD	; 0x8025dd <tags_before_alarm>
    7f22:	80 31       	cpi	r24, 0x10	; 16
    7f24:	09 f0       	breq	.+2      	; 0x7f28 <toggleLoops+0x362>
    7f26:	4a c0       	rjmp	.+148    	; 0x7fbc <toggleLoops+0x3f6>
    7f28:	80 91 25 26 	lds	r24, 0x2625	; 0x802625 <config_parameters+0x1c>
    7f2c:	90 91 26 26 	lds	r25, 0x2626	; 0x802626 <config_parameters+0x1d>
    7f30:	89 2b       	or	r24, r25
    7f32:	09 f0       	breq	.+2      	; 0x7f36 <toggleLoops+0x370>
    7f34:	43 c0       	rjmp	.+134    	; 0x7fbc <toggleLoops+0x3f6>
		{
			if (1 == flag_send_end_alarm) // Indicates Primary alarm
    7f36:	80 91 d8 25 	lds	r24, 0x25D8	; 0x8025d8 <flag_send_end_alarm>
    7f3a:	81 30       	cpi	r24, 0x01	; 1
    7f3c:	d9 f4       	brne	.+54     	; 0x7f74 <toggleLoops+0x3ae>
			{
				// Count the no of frames seen without the TAG being present in the field so as to disable
				// The alarm, Only done when alarm time is long
				primary_tag_counter_without_tag = primary_tag_counter_without_tag + 1; // Add 7/14 ms each time
    7f3e:	80 91 db 25 	lds	r24, 0x25DB	; 0x8025db <primary_tag_counter_without_tag>
    7f42:	8f 5f       	subi	r24, 0xFF	; 255
    7f44:	80 93 db 25 	sts	0x25DB, r24	; 0x8025db <primary_tag_counter_without_tag>
				if ( primary_tag_counter_without_tag >  (3 * tags_before_alarm))
    7f48:	80 91 db 25 	lds	r24, 0x25DB	; 0x8025db <primary_tag_counter_without_tag>
    7f4c:	48 2f       	mov	r20, r24
    7f4e:	50 e0       	ldi	r21, 0x00	; 0
    7f50:	80 91 dd 25 	lds	r24, 0x25DD	; 0x8025dd <tags_before_alarm>
    7f54:	28 2f       	mov	r18, r24
    7f56:	30 e0       	ldi	r19, 0x00	; 0
    7f58:	c9 01       	movw	r24, r18
    7f5a:	88 0f       	add	r24, r24
    7f5c:	99 1f       	adc	r25, r25
    7f5e:	82 0f       	add	r24, r18
    7f60:	93 1f       	adc	r25, r19
    7f62:	84 17       	cp	r24, r20
    7f64:	95 07       	cpc	r25, r21
    7f66:	7c f5       	brge	.+94     	; 0x7fc6 <toggleLoops+0x400>
				{
					GTimer_Refresh(alarmHandle_solt, G_TIMER_100mS);
    7f68:	80 91 c6 22 	lds	r24, 0x22C6	; 0x8022c6 <__data_end>
    7f6c:	62 e0       	ldi	r22, 0x02	; 2
    7f6e:	0e 94 bc 22 	call	0x4578	; 0x4578 <GTimer_Refresh>
			// To accumulate time elapsed
			alarmAccumulatedTime = alarmAccumulatedTime + 7; // Add 7 ms each time
		}
		if ((1 == flag_enable_hard_tag_indicator) && (16 == tags_before_alarm) && (DEACT_MODE4 == config_parameters.mode_ind))
		{
			if (1 == flag_send_end_alarm) // Indicates Primary alarm
    7f72:	29 c0       	rjmp	.+82     	; 0x7fc6 <toggleLoops+0x400>
				if ( primary_tag_counter_without_tag >  (3 * tags_before_alarm))
				{
					GTimer_Refresh(alarmHandle_solt, G_TIMER_100mS);
				}
					
			} else if(2 == flag_send_end_alarm) // Indicates secondary alarm
    7f74:	80 91 d8 25 	lds	r24, 0x25D8	; 0x8025d8 <flag_send_end_alarm>
    7f78:	82 30       	cpi	r24, 0x02	; 2
    7f7a:	d9 f4       	brne	.+54     	; 0x7fb2 <toggleLoops+0x3ec>
			{
				// Count the no of frames seen without the TAG being present in the field so as to disable
				// The alarm, Only done when alarm time is long
				secondary_tag_counter_without_tag = secondary_tag_counter_without_tag + 1; // Add 7/14 ms each time
    7f7c:	80 91 dc 25 	lds	r24, 0x25DC	; 0x8025dc <secondary_tag_counter_without_tag>
    7f80:	8f 5f       	subi	r24, 0xFF	; 255
    7f82:	80 93 dc 25 	sts	0x25DC, r24	; 0x8025dc <secondary_tag_counter_without_tag>
				if ( secondary_tag_counter_without_tag >  (3 * tags_before_alarm))
    7f86:	80 91 dc 25 	lds	r24, 0x25DC	; 0x8025dc <secondary_tag_counter_without_tag>
    7f8a:	48 2f       	mov	r20, r24
    7f8c:	50 e0       	ldi	r21, 0x00	; 0
    7f8e:	80 91 dd 25 	lds	r24, 0x25DD	; 0x8025dd <tags_before_alarm>
    7f92:	28 2f       	mov	r18, r24
    7f94:	30 e0       	ldi	r19, 0x00	; 0
    7f96:	c9 01       	movw	r24, r18
    7f98:	88 0f       	add	r24, r24
    7f9a:	99 1f       	adc	r25, r25
    7f9c:	82 0f       	add	r24, r18
    7f9e:	93 1f       	adc	r25, r19
    7fa0:	84 17       	cp	r24, r20
    7fa2:	95 07       	cpc	r25, r21
    7fa4:	84 f4       	brge	.+32     	; 0x7fc6 <toggleLoops+0x400>
				{
					GTimer_Refresh(alarmHandle_solt, G_TIMER_100mS);
    7fa6:	80 91 c6 22 	lds	r24, 0x22C6	; 0x8022c6 <__data_end>
    7faa:	62 e0       	ldi	r22, 0x02	; 2
    7fac:	0e 94 bc 22 	call	0x4578	; 0x4578 <GTimer_Refresh>
			// To accumulate time elapsed
			alarmAccumulatedTime = alarmAccumulatedTime + 7; // Add 7 ms each time
		}
		if ((1 == flag_enable_hard_tag_indicator) && (16 == tags_before_alarm) && (DEACT_MODE4 == config_parameters.mode_ind))
		{
			if (1 == flag_send_end_alarm) // Indicates Primary alarm
    7fb0:	0a c0       	rjmp	.+20     	; 0x7fc6 <toggleLoops+0x400>
				{
					GTimer_Refresh(alarmHandle_solt, G_TIMER_100mS);
				}
				} else{
					
				primary_tag_counter_without_tag = 0;
    7fb2:	10 92 db 25 	sts	0x25DB, r1	; 0x8025db <primary_tag_counter_without_tag>
				secondary_tag_counter_without_tag = 0;
    7fb6:	10 92 dc 25 	sts	0x25DC, r1	; 0x8025dc <secondary_tag_counter_without_tag>
			// To accumulate time elapsed
			alarmAccumulatedTime = alarmAccumulatedTime + 7; // Add 7 ms each time
		}
		if ((1 == flag_enable_hard_tag_indicator) && (16 == tags_before_alarm) && (DEACT_MODE4 == config_parameters.mode_ind))
		{
			if (1 == flag_send_end_alarm) // Indicates Primary alarm
    7fba:	05 c0       	rjmp	.+10     	; 0x7fc6 <toggleLoops+0x400>
				primary_tag_counter_without_tag = 0;
				secondary_tag_counter_without_tag = 0;
			}
		} else
		{
			primary_tag_counter_without_tag = 0;
    7fbc:	10 92 db 25 	sts	0x25DB, r1	; 0x8025db <primary_tag_counter_without_tag>
			secondary_tag_counter_without_tag = 0;
    7fc0:	10 92 dc 25 	sts	0x25DC, r1	; 0x8025dc <secondary_tag_counter_without_tag>
		if (0 != flag_send_end_alarm)
		{
			// To accumulate time elapsed
			alarmAccumulatedTime = alarmAccumulatedTime + 7; // Add 7 ms each time
		}
		if ((1 == flag_enable_hard_tag_indicator) && (16 == tags_before_alarm) && (DEACT_MODE4 == config_parameters.mode_ind))
    7fc4:	b0 c0       	rjmp	.+352    	; 0x8126 <toggleLoops+0x560>
		{
			if (1 == flag_send_end_alarm) // Indicates Primary alarm
    7fc6:	00 00       	nop
		if (0 != flag_send_end_alarm)
		{
			// To accumulate time elapsed
			alarmAccumulatedTime = alarmAccumulatedTime + 7; // Add 7 ms each time
		}
		if ((1 == flag_enable_hard_tag_indicator) && (16 == tags_before_alarm) && (DEACT_MODE4 == config_parameters.mode_ind))
    7fc8:	ae c0       	rjmp	.+348    	; 0x8126 <toggleLoops+0x560>
			primary_tag_counter_without_tag = 0;
			secondary_tag_counter_without_tag = 0;
		}			
	

   } else if( (!autotune_timing_flag) && (FRAME_10HZ == config_parameters.deact_frame_rate) ) // End of mode 6
    7fca:	80 91 ce 22 	lds	r24, 0x22CE	; 0x8022ce <autotune_timing_flag>
    7fce:	88 23       	and	r24, r24
    7fd0:	09 f0       	breq	.+2      	; 0x7fd4 <toggleLoops+0x40e>
    7fd2:	a9 c0       	rjmp	.+338    	; 0x8126 <toggleLoops+0x560>
    7fd4:	80 91 1d 26 	lds	r24, 0x261D	; 0x80261d <config_parameters+0x14>
    7fd8:	90 91 1e 26 	lds	r25, 0x261E	; 0x80261e <config_parameters+0x15>
    7fdc:	01 97       	sbiw	r24, 0x01	; 1
    7fde:	09 f0       	breq	.+2      	; 0x7fe2 <toggleLoops+0x41c>
    7fe0:	a2 c0       	rjmp	.+324    	; 0x8126 <toggleLoops+0x560>
   {
		pulseNumber = 0;
    7fe2:	10 92 77 26 	sts	0x2677, r1	; 0x802677 <pulseNumber>
		frameRateChanged = 0;
    7fe6:	10 92 3f 26 	sts	0x263F, r1	; 0x80263f <frameRateChanged>
		// To accumulate time elapsed
		if(0 != flag_send_end_alarm)
    7fea:	80 91 d8 25 	lds	r24, 0x25D8	; 0x8025d8 <flag_send_end_alarm>
    7fee:	88 23       	and	r24, r24
    7ff0:	09 f4       	brne	.+2      	; 0x7ff4 <toggleLoops+0x42e>
    7ff2:	94 c0       	rjmp	.+296    	; 0x811c <toggleLoops+0x556>
		{
			alarmAccumulatedTime = alarmAccumulatedTime + 100; // Add 100 ms each time
    7ff4:	80 91 01 25 	lds	r24, 0x2501	; 0x802501 <alarmAccumulatedTime>
    7ff8:	90 91 02 25 	lds	r25, 0x2502	; 0x802502 <alarmAccumulatedTime+0x1>
    7ffc:	a0 91 03 25 	lds	r26, 0x2503	; 0x802503 <alarmAccumulatedTime+0x2>
    8000:	b0 91 04 25 	lds	r27, 0x2504	; 0x802504 <alarmAccumulatedTime+0x3>
    8004:	8c 59       	subi	r24, 0x9C	; 156
    8006:	9f 4f       	sbci	r25, 0xFF	; 255
    8008:	af 4f       	sbci	r26, 0xFF	; 255
    800a:	bf 4f       	sbci	r27, 0xFF	; 255
    800c:	80 93 01 25 	sts	0x2501, r24	; 0x802501 <alarmAccumulatedTime>
    8010:	90 93 02 25 	sts	0x2502, r25	; 0x802502 <alarmAccumulatedTime+0x1>
    8014:	a0 93 03 25 	sts	0x2503, r26	; 0x802503 <alarmAccumulatedTime+0x2>
    8018:	b0 93 04 25 	sts	0x2504, r27	; 0x802504 <alarmAccumulatedTime+0x3>
			
			// Only if Hard tag indicator is on
			if (1 == flag_enable_hard_tag_indicator)
    801c:	80 91 da 25 	lds	r24, 0x25DA	; 0x8025da <flag_enable_hard_tag_indicator>
    8020:	81 30       	cpi	r24, 0x01	; 1
    8022:	09 f0       	breq	.+2      	; 0x8026 <toggleLoops+0x460>
    8024:	76 c0       	rjmp	.+236    	; 0x8112 <toggleLoops+0x54c>
			{
				if ( (( 8 == tags_before_alarm) && (!config_parameters.enable_tx_2)) ||
    8026:	80 91 dd 25 	lds	r24, 0x25DD	; 0x8025dd <tags_before_alarm>
    802a:	88 30       	cpi	r24, 0x08	; 8
    802c:	31 f4       	brne	.+12     	; 0x803a <toggleLoops+0x474>
    802e:	80 91 11 26 	lds	r24, 0x2611	; 0x802611 <config_parameters+0x8>
    8032:	90 91 12 26 	lds	r25, 0x2612	; 0x802612 <config_parameters+0x9>
    8036:	89 2b       	or	r24, r25
    8038:	a1 f1       	breq	.+104    	; 0x80a2 <toggleLoops+0x4dc>
				     (( 4 == tags_before_alarm) && (config_parameters.enable_tx_2))  ||
    803a:	80 91 dd 25 	lds	r24, 0x25DD	; 0x8025dd <tags_before_alarm>
			alarmAccumulatedTime = alarmAccumulatedTime + 100; // Add 100 ms each time
			
			// Only if Hard tag indicator is on
			if (1 == flag_enable_hard_tag_indicator)
			{
				if ( (( 8 == tags_before_alarm) && (!config_parameters.enable_tx_2)) ||
    803e:	84 30       	cpi	r24, 0x04	; 4
    8040:	31 f4       	brne	.+12     	; 0x804e <toggleLoops+0x488>
				     (( 4 == tags_before_alarm) && (config_parameters.enable_tx_2))  ||
    8042:	80 91 11 26 	lds	r24, 0x2611	; 0x802611 <config_parameters+0x8>
    8046:	90 91 12 26 	lds	r25, 0x2612	; 0x802612 <config_parameters+0x9>
    804a:	89 2b       	or	r24, r25
    804c:	51 f5       	brne	.+84     	; 0x80a2 <toggleLoops+0x4dc>
				     (( 16 == tags_before_alarm) && (!config_parameters.enable_tx_2))||
    804e:	80 91 dd 25 	lds	r24, 0x25DD	; 0x8025dd <tags_before_alarm>
			
			// Only if Hard tag indicator is on
			if (1 == flag_enable_hard_tag_indicator)
			{
				if ( (( 8 == tags_before_alarm) && (!config_parameters.enable_tx_2)) ||
				     (( 4 == tags_before_alarm) && (config_parameters.enable_tx_2))  ||
    8052:	80 31       	cpi	r24, 0x10	; 16
    8054:	31 f4       	brne	.+12     	; 0x8062 <toggleLoops+0x49c>
				     (( 16 == tags_before_alarm) && (!config_parameters.enable_tx_2))||
    8056:	80 91 11 26 	lds	r24, 0x2611	; 0x802611 <config_parameters+0x8>
    805a:	90 91 12 26 	lds	r25, 0x2612	; 0x802612 <config_parameters+0x9>
    805e:	89 2b       	or	r24, r25
    8060:	01 f1       	breq	.+64     	; 0x80a2 <toggleLoops+0x4dc>
				     (( 8 == tags_before_alarm) && (config_parameters.enable_tx_2)) || 
    8062:	80 91 dd 25 	lds	r24, 0x25DD	; 0x8025dd <tags_before_alarm>
			// Only if Hard tag indicator is on
			if (1 == flag_enable_hard_tag_indicator)
			{
				if ( (( 8 == tags_before_alarm) && (!config_parameters.enable_tx_2)) ||
				     (( 4 == tags_before_alarm) && (config_parameters.enable_tx_2))  ||
				     (( 16 == tags_before_alarm) && (!config_parameters.enable_tx_2))||
    8066:	88 30       	cpi	r24, 0x08	; 8
    8068:	31 f4       	brne	.+12     	; 0x8076 <toggleLoops+0x4b0>
				     (( 8 == tags_before_alarm) && (config_parameters.enable_tx_2)) || 
    806a:	80 91 11 26 	lds	r24, 0x2611	; 0x802611 <config_parameters+0x8>
    806e:	90 91 12 26 	lds	r25, 0x2612	; 0x802612 <config_parameters+0x9>
    8072:	89 2b       	or	r24, r25
    8074:	b1 f4       	brne	.+44     	; 0x80a2 <toggleLoops+0x4dc>
				     (( 16 == tags_before_alarm) && (config_parameters.enable_tx_2)) || 
    8076:	80 91 dd 25 	lds	r24, 0x25DD	; 0x8025dd <tags_before_alarm>
			if (1 == flag_enable_hard_tag_indicator)
			{
				if ( (( 8 == tags_before_alarm) && (!config_parameters.enable_tx_2)) ||
				     (( 4 == tags_before_alarm) && (config_parameters.enable_tx_2))  ||
				     (( 16 == tags_before_alarm) && (!config_parameters.enable_tx_2))||
				     (( 8 == tags_before_alarm) && (config_parameters.enable_tx_2)) || 
    807a:	80 31       	cpi	r24, 0x10	; 16
    807c:	31 f4       	brne	.+12     	; 0x808a <toggleLoops+0x4c4>
				     (( 16 == tags_before_alarm) && (config_parameters.enable_tx_2)) || 
    807e:	80 91 11 26 	lds	r24, 0x2611	; 0x802611 <config_parameters+0x8>
    8082:	90 91 12 26 	lds	r25, 0x2612	; 0x802612 <config_parameters+0x9>
    8086:	89 2b       	or	r24, r25
    8088:	61 f4       	brne	.+24     	; 0x80a2 <toggleLoops+0x4dc>
				     (( 2 == tags_before_alarm) && (config_parameters.enable_tx_2)) )
    808a:	80 91 dd 25 	lds	r24, 0x25DD	; 0x8025dd <tags_before_alarm>
			{
				if ( (( 8 == tags_before_alarm) && (!config_parameters.enable_tx_2)) ||
				     (( 4 == tags_before_alarm) && (config_parameters.enable_tx_2))  ||
				     (( 16 == tags_before_alarm) && (!config_parameters.enable_tx_2))||
				     (( 8 == tags_before_alarm) && (config_parameters.enable_tx_2)) || 
				     (( 16 == tags_before_alarm) && (config_parameters.enable_tx_2)) || 
    808e:	82 30       	cpi	r24, 0x02	; 2
    8090:	09 f0       	breq	.+2      	; 0x8094 <toggleLoops+0x4ce>
    8092:	49 c0       	rjmp	.+146    	; 0x8126 <toggleLoops+0x560>
				     (( 2 == tags_before_alarm) && (config_parameters.enable_tx_2)) )
    8094:	80 91 11 26 	lds	r24, 0x2611	; 0x802611 <config_parameters+0x8>
    8098:	90 91 12 26 	lds	r25, 0x2612	; 0x802612 <config_parameters+0x9>
    809c:	89 2b       	or	r24, r25
    809e:	09 f4       	brne	.+2      	; 0x80a2 <toggleLoops+0x4dc>
    80a0:	42 c0       	rjmp	.+132    	; 0x8126 <toggleLoops+0x560>
				{
					if (1 == flag_send_end_alarm)
    80a2:	80 91 d8 25 	lds	r24, 0x25D8	; 0x8025d8 <flag_send_end_alarm>
    80a6:	81 30       	cpi	r24, 0x01	; 1
    80a8:	c1 f4       	brne	.+48     	; 0x80da <toggleLoops+0x514>
					{
						// Count the no of frames seen without the TAG being present in the field so as to disable
						// The alarm, Only done when alarm time is long						
						primary_tag_counter_without_tag = primary_tag_counter_without_tag + 1; // Add 100/200 ms each time
    80aa:	80 91 db 25 	lds	r24, 0x25DB	; 0x8025db <primary_tag_counter_without_tag>
    80ae:	8f 5f       	subi	r24, 0xFF	; 255
    80b0:	80 93 db 25 	sts	0x25DB, r24	; 0x8025db <primary_tag_counter_without_tag>
						if ( primary_tag_counter_without_tag >  (2 * tags_before_alarm))
    80b4:	80 91 db 25 	lds	r24, 0x25DB	; 0x8025db <primary_tag_counter_without_tag>
    80b8:	28 2f       	mov	r18, r24
    80ba:	30 e0       	ldi	r19, 0x00	; 0
    80bc:	80 91 dd 25 	lds	r24, 0x25DD	; 0x8025dd <tags_before_alarm>
    80c0:	88 2f       	mov	r24, r24
    80c2:	90 e0       	ldi	r25, 0x00	; 0
    80c4:	88 0f       	add	r24, r24
    80c6:	99 1f       	adc	r25, r25
    80c8:	82 17       	cp	r24, r18
    80ca:	93 07       	cpc	r25, r19
    80cc:	64 f5       	brge	.+88     	; 0x8126 <toggleLoops+0x560>
						{
							GTimer_Refresh(alarmHandle_solt, G_TIMER_100mS);
    80ce:	80 91 c6 22 	lds	r24, 0x22C6	; 0x8022c6 <__data_end>
    80d2:	62 e0       	ldi	r22, 0x02	; 2
    80d4:	0e 94 bc 22 	call	0x4578	; 0x4578 <GTimer_Refresh>
			secondary_tag_counter_without_tag = 0;			
		}
   } 
   

}
    80d8:	26 c0       	rjmp	.+76     	; 0x8126 <toggleLoops+0x560>
						primary_tag_counter_without_tag = primary_tag_counter_without_tag + 1; // Add 100/200 ms each time
						if ( primary_tag_counter_without_tag >  (2 * tags_before_alarm))
						{
							GTimer_Refresh(alarmHandle_solt, G_TIMER_100mS);
						}
					} else if(2 == flag_send_end_alarm)
    80da:	80 91 d8 25 	lds	r24, 0x25D8	; 0x8025d8 <flag_send_end_alarm>
    80de:	82 30       	cpi	r24, 0x02	; 2
    80e0:	11 f5       	brne	.+68     	; 0x8126 <toggleLoops+0x560>
					{
						// Count the no of frames seen without the TAG being present in the field so as to disable
						// The alarm, Only done when alarm time is long						
						secondary_tag_counter_without_tag = secondary_tag_counter_without_tag + 1; // Add 100/200 ms each time
    80e2:	80 91 dc 25 	lds	r24, 0x25DC	; 0x8025dc <secondary_tag_counter_without_tag>
    80e6:	8f 5f       	subi	r24, 0xFF	; 255
    80e8:	80 93 dc 25 	sts	0x25DC, r24	; 0x8025dc <secondary_tag_counter_without_tag>
						if ( secondary_tag_counter_without_tag >  (2 * tags_before_alarm))
    80ec:	80 91 dc 25 	lds	r24, 0x25DC	; 0x8025dc <secondary_tag_counter_without_tag>
    80f0:	28 2f       	mov	r18, r24
    80f2:	30 e0       	ldi	r19, 0x00	; 0
    80f4:	80 91 dd 25 	lds	r24, 0x25DD	; 0x8025dd <tags_before_alarm>
    80f8:	88 2f       	mov	r24, r24
    80fa:	90 e0       	ldi	r25, 0x00	; 0
    80fc:	88 0f       	add	r24, r24
    80fe:	99 1f       	adc	r25, r25
    8100:	82 17       	cp	r24, r18
    8102:	93 07       	cpc	r25, r19
    8104:	84 f4       	brge	.+32     	; 0x8126 <toggleLoops+0x560>
						{
							GTimer_Refresh(alarmHandle_solt, G_TIMER_100mS);
    8106:	80 91 c6 22 	lds	r24, 0x22C6	; 0x8022c6 <__data_end>
    810a:	62 e0       	ldi	r22, 0x02	; 2
    810c:	0e 94 bc 22 	call	0x4578	; 0x4578 <GTimer_Refresh>
			secondary_tag_counter_without_tag = 0;			
		}
   } 
   

}
    8110:	0a c0       	rjmp	.+20     	; 0x8126 <toggleLoops+0x560>
					}
				}
					
			} else
			{
				primary_tag_counter_without_tag = 0;
    8112:	10 92 db 25 	sts	0x25DB, r1	; 0x8025db <primary_tag_counter_without_tag>
				secondary_tag_counter_without_tag = 0;
    8116:	10 92 dc 25 	sts	0x25DC, r1	; 0x8025dc <secondary_tag_counter_without_tag>
			secondary_tag_counter_without_tag = 0;			
		}
   } 
   

}
    811a:	05 c0       	rjmp	.+10     	; 0x8126 <toggleLoops+0x560>
				secondary_tag_counter_without_tag = 0;
			}		
		} else  // end of if(0 != flag_send_end_alarm)
		{
			
			primary_tag_counter_without_tag = 0;
    811c:	10 92 db 25 	sts	0x25DB, r1	; 0x8025db <primary_tag_counter_without_tag>
			secondary_tag_counter_without_tag = 0;			
    8120:	10 92 dc 25 	sts	0x25DC, r1	; 0x8025dc <secondary_tag_counter_without_tag>
		}
   } 
   

}
    8124:	00 c0       	rjmp	.+0      	; 0x8126 <toggleLoops+0x560>
    8126:	00 00       	nop
    8128:	df 91       	pop	r29
    812a:	cf 91       	pop	r28
    812c:	08 95       	ret

0000812e <rx_rail_chargeup>:

// This function allows a delay after the frame timer is started to
// allow jitter to be added to the TX burst and the rail to settle
// before the TX burst occurs.
static void rx_rail_chargeup(void)
{
    812e:	cf 93       	push	r28
    8130:	df 93       	push	r29
    8132:	cd b7       	in	r28, 0x3d	; 61
    8134:	de b7       	in	r29, 0x3e	; 62
#if HALFNON
	//RF_EN_PORT.OUTTGL = RF_EN_PIN; // pink test trace
#endif

	// Zeroize the timer counter and set the timer mode.
	CYCLE_TIMER.CTRLA = TC_CLKSEL_OFF_gc;
    8136:	80 e0       	ldi	r24, 0x00	; 0
    8138:	9a e0       	ldi	r25, 0x0A	; 10
    813a:	fc 01       	movw	r30, r24
    813c:	10 82       	st	Z, r1
	CYCLE_TIMER.CNT = 0x00;
    813e:	80 e0       	ldi	r24, 0x00	; 0
    8140:	9a e0       	ldi	r25, 0x0A	; 10
    8142:	fc 01       	movw	r30, r24
    8144:	10 a2       	std	Z+32, r1	; 0x20
    8146:	11 a2       	std	Z+33, r1	; 0x21
	CYCLE_TIMER.CTRLB = (TC_WGMODE_NORMAL_gc);
    8148:	80 e0       	ldi	r24, 0x00	; 0
    814a:	9a e0       	ldi	r25, 0x0A	; 10
    814c:	fc 01       	movw	r30, r24
    814e:	11 82       	std	Z+1, r1	; 0x01
	
	// If the 10 Hz frame rate is selected set the compare value
	// to the TX burst rate of each freq, set the ISR priority,
	// stop the charging of the VPA rail and start the timer.
	if(config_parameters.deact_frame_rate == FRAME_10HZ)
    8150:	80 91 1d 26 	lds	r24, 0x261D	; 0x80261d <config_parameters+0x14>
    8154:	90 91 1e 26 	lds	r25, 0x261E	; 0x80261e <config_parameters+0x15>
    8158:	01 97       	sbiw	r24, 0x01	; 1
    815a:	d9 f4       	brne	.+54     	; 0x8192 <rx_rail_chargeup+0x64>
//	if((config_parameters.deact_frame_rate == FRAME_10HZ) && (!autotune_timing_flag))
	{
		TX_ENABLE_N_PORT.DIRSET = TX_ENABLE_N_PIN;
    815c:	80 e8       	ldi	r24, 0x80	; 128
    815e:	96 e0       	ldi	r25, 0x06	; 6
    8160:	21 e0       	ldi	r18, 0x01	; 1
    8162:	fc 01       	movw	r30, r24
    8164:	21 83       	std	Z+1, r18	; 0x01
		CYCLE_TIMER.CCD = (ModeParaStruct.jitter); //1000;/*4000;*/ // 210us burst
    8166:	80 e0       	ldi	r24, 0x00	; 0
    8168:	9a e0       	ldi	r25, 0x0A	; 10
    816a:	20 91 cf 25 	lds	r18, 0x25CF	; 0x8025cf <ModeParaStruct+0x16>
    816e:	30 91 d0 25 	lds	r19, 0x25D0	; 0x8025d0 <ModeParaStruct+0x17>
    8172:	fc 01       	movw	r30, r24
    8174:	26 a7       	std	Z+46, r18	; 0x2e
    8176:	37 a7       	std	Z+47, r19	; 0x2f
		CYCLE_TIMER.INTCTRLB = TC_CCDINTLVL_HI_gc;
    8178:	80 e0       	ldi	r24, 0x00	; 0
    817a:	9a e0       	ldi	r25, 0x0A	; 10
    817c:	20 ec       	ldi	r18, 0xC0	; 192
    817e:	fc 01       	movw	r30, r24
    8180:	27 83       	std	Z+7, r18	; 0x07
		pwm_stop();
    8182:	0e 94 c2 45 	call	0x8b84	; 0x8b84 <pwm_stop>
		CYCLE_TIMER.CTRLA = TC_CLKSEL_DIV1_gc;
    8186:	80 e0       	ldi	r24, 0x00	; 0
    8188:	9a e0       	ldi	r25, 0x0A	; 10
    818a:	21 e0       	ldi	r18, 0x01	; 1
    818c:	fc 01       	movw	r30, r24
    818e:	20 83       	st	Z, r18
		}
			
		CYCLE_TIMER.INTCTRLA = TC_OVFINTLVL_HI_gc;
		CYCLE_TIMER.CTRLA = TC_CLKSEL_DIV8_gc;
	}
}
    8190:	27 c0       	rjmp	.+78     	; 0x81e0 <rx_rail_chargeup+0xb2>
		CYCLE_TIMER.CTRLA = TC_CLKSEL_DIV1_gc;
	}
	else  // 144 Hz frame rate
	{	
		// Zero timer count value
		if(!autotune_timing_flag)
    8192:	80 91 ce 22 	lds	r24, 0x22CE	; 0x8022ce <autotune_timing_flag>
    8196:	88 23       	and	r24, r24
    8198:	81 f4       	brne	.+32     	; 0x81ba <rx_rail_chargeup+0x8c>
		{
			CYCLE_TIMER.PER =
    819a:	80 e0       	ldi	r24, 0x00	; 0
    819c:	9a e0       	ldi	r25, 0x0A	; 10
				(ModeParaStruct.tx_delay) + (ModeParaStruct.jitter); //1000; //12000;
    819e:	40 91 b9 25 	lds	r20, 0x25B9	; 0x8025b9 <ModeParaStruct>
    81a2:	50 91 ba 25 	lds	r21, 0x25BA	; 0x8025ba <ModeParaStruct+0x1>
    81a6:	20 91 cf 25 	lds	r18, 0x25CF	; 0x8025cf <ModeParaStruct+0x16>
    81aa:	30 91 d0 25 	lds	r19, 0x25D0	; 0x8025d0 <ModeParaStruct+0x17>
    81ae:	24 0f       	add	r18, r20
    81b0:	35 1f       	adc	r19, r21
	else  // 144 Hz frame rate
	{	
		// Zero timer count value
		if(!autotune_timing_flag)
		{
			CYCLE_TIMER.PER =
    81b2:	fc 01       	movw	r30, r24
    81b4:	26 a3       	std	Z+38, r18	; 0x26
    81b6:	37 a3       	std	Z+39, r19	; 0x27
    81b8:	09 c0       	rjmp	.+18     	; 0x81cc <rx_rail_chargeup+0x9e>
				(ModeParaStruct.tx_delay) + (ModeParaStruct.jitter); //1000; //12000;
		}
		else  // auto tune
		{
			CYCLE_TIMER.PER = ModeParaStruct.tx_delay; //1000; //12000;		
    81ba:	80 e0       	ldi	r24, 0x00	; 0
    81bc:	9a e0       	ldi	r25, 0x0A	; 10
    81be:	20 91 b9 25 	lds	r18, 0x25B9	; 0x8025b9 <ModeParaStruct>
    81c2:	30 91 ba 25 	lds	r19, 0x25BA	; 0x8025ba <ModeParaStruct+0x1>
    81c6:	fc 01       	movw	r30, r24
    81c8:	26 a3       	std	Z+38, r18	; 0x26
    81ca:	37 a3       	std	Z+39, r19	; 0x27
		}
			
		CYCLE_TIMER.INTCTRLA = TC_OVFINTLVL_HI_gc;
    81cc:	80 e0       	ldi	r24, 0x00	; 0
    81ce:	9a e0       	ldi	r25, 0x0A	; 10
    81d0:	23 e0       	ldi	r18, 0x03	; 3
    81d2:	fc 01       	movw	r30, r24
    81d4:	26 83       	std	Z+6, r18	; 0x06
		CYCLE_TIMER.CTRLA = TC_CLKSEL_DIV8_gc;
    81d6:	80 e0       	ldi	r24, 0x00	; 0
    81d8:	9a e0       	ldi	r25, 0x0A	; 10
    81da:	24 e0       	ldi	r18, 0x04	; 4
    81dc:	fc 01       	movw	r30, r24
    81de:	20 83       	st	Z, r18
	}
}
    81e0:	00 00       	nop
    81e2:	df 91       	pop	r29
    81e4:	cf 91       	pop	r28
    81e6:	08 95       	ret

000081e8 <__vector_49>:
// This is called from the overflow ISR if 144 Hz frame rate is selected and 
// is used to enable the RX switch allowing the receive signal to be processed
// by the receiver. This handler sets the time when the RX switch is to stay closed
// by setting up an ISR to close the switch after a given amount of time. 
ISR(TX_CYCLE_vect)  // CCA
{
    81e8:	1f 92       	push	r1
    81ea:	0f 92       	push	r0
    81ec:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
    81f0:	0f 92       	push	r0
    81f2:	11 24       	eor	r1, r1
    81f4:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
    81f8:	0f 92       	push	r0
    81fa:	2f 93       	push	r18
    81fc:	3f 93       	push	r19
    81fe:	4f 93       	push	r20
    8200:	5f 93       	push	r21
    8202:	6f 93       	push	r22
    8204:	7f 93       	push	r23
    8206:	8f 93       	push	r24
    8208:	9f 93       	push	r25
    820a:	af 93       	push	r26
    820c:	bf 93       	push	r27
    820e:	ef 93       	push	r30
    8210:	ff 93       	push	r31
    8212:	cf 93       	push	r28
    8214:	df 93       	push	r29
    8216:	1f 92       	push	r1
    8218:	cd b7       	in	r28, 0x3d	; 61
    821a:	de b7       	in	r29, 0x3e	; 62
	uint8_t i;
	
	CYCLE_TIMER.CTRLA = TC_CLKSEL_OFF_gc;
    821c:	80 e0       	ldi	r24, 0x00	; 0
    821e:	9a e0       	ldi	r25, 0x0A	; 10
    8220:	fc 01       	movw	r30, r24
    8222:	10 82       	st	Z, r1
	
	if(!secondary_ant_flag)  // primary ant
    8224:	80 91 fa 25 	lds	r24, 0x25FA	; 0x8025fa <secondary_ant_flag>
    8228:	88 23       	and	r24, r24
    822a:	61 f4       	brne	.+24     	; 0x8244 <__vector_49+0x5c>
	{
		clearCycleTimer();
    822c:	0e 94 47 44 	call	0x888e	; 0x888e <clearCycleTimer>
		CYCLE_TIMER.CCB = ModeParaStruct.rx_pw;
    8230:	80 e0       	ldi	r24, 0x00	; 0
    8232:	9a e0       	ldi	r25, 0x0A	; 10
    8234:	20 91 bd 25 	lds	r18, 0x25BD	; 0x8025bd <ModeParaStruct+0x4>
    8238:	30 91 be 25 	lds	r19, 0x25BE	; 0x8025be <ModeParaStruct+0x5>
    823c:	fc 01       	movw	r30, r24
    823e:	22 a7       	std	Z+42, r18	; 0x2a
    8240:	33 a7       	std	Z+43, r19	; 0x2b
    8242:	35 c0       	rjmp	.+106    	; 0x82ae <__vector_49+0xc6>
	}
	else //secondary ant only
	{
		TX2_ENABLE_N_PORT.OUTCLR = TX2_ENABLE_N_PIN;
    8244:	80 e6       	ldi	r24, 0x60	; 96
    8246:	96 e0       	ldi	r25, 0x06	; 6
    8248:	20 e1       	ldi	r18, 0x10	; 16
    824a:	fc 01       	movw	r30, r24
    824c:	26 83       	std	Z+6, r18	; 0x06
		for(i=0; i<ModeParaStruct.rx2_holdoff_time; i++);  // holdoff
    824e:	19 82       	std	Y+1, r1	; 0x01
    8250:	03 c0       	rjmp	.+6      	; 0x8258 <__vector_49+0x70>
    8252:	89 81       	ldd	r24, Y+1	; 0x01
    8254:	8f 5f       	subi	r24, 0xFF	; 255
    8256:	89 83       	std	Y+1, r24	; 0x01
    8258:	89 81       	ldd	r24, Y+1	; 0x01
    825a:	28 2f       	mov	r18, r24
    825c:	30 e0       	ldi	r19, 0x00	; 0
    825e:	80 91 c9 25 	lds	r24, 0x25C9	; 0x8025c9 <ModeParaStruct+0x10>
    8262:	90 91 ca 25 	lds	r25, 0x25CA	; 0x8025ca <ModeParaStruct+0x11>
    8266:	28 17       	cp	r18, r24
    8268:	39 07       	cpc	r19, r25
    826a:	98 f3       	brcs	.-26     	; 0x8252 <__vector_49+0x6a>
		RX2_ENABLE_N_PORT.OUTSET = RX2_ENABLE_N_PIN;
    826c:	80 e8       	ldi	r24, 0x80	; 128
    826e:	96 e0       	ldi	r25, 0x06	; 6
    8270:	22 e0       	ldi	r18, 0x02	; 2
    8272:	fc 01       	movw	r30, r24
    8274:	25 83       	std	Z+5, r18	; 0x05
		for(i=0; i<1; i++);  // delay to allow the RX gate edge to settle before enable ISR
    8276:	19 82       	std	Y+1, r1	; 0x01
    8278:	03 c0       	rjmp	.+6      	; 0x8280 <__vector_49+0x98>
    827a:	89 81       	ldd	r24, Y+1	; 0x01
    827c:	8f 5f       	subi	r24, 0xFF	; 255
    827e:	89 83       	std	Y+1, r24	; 0x01
    8280:	89 81       	ldd	r24, Y+1	; 0x01
    8282:	88 23       	and	r24, r24
    8284:	d1 f3       	breq	.-12     	; 0x827a <__vector_49+0x92>
		TAG_N_PORT.INT0MASK |= TAG_N_PIN;
    8286:	80 e6       	ldi	r24, 0x60	; 96
    8288:	96 e0       	ldi	r25, 0x06	; 6
    828a:	20 e6       	ldi	r18, 0x60	; 96
    828c:	36 e0       	ldi	r19, 0x06	; 6
    828e:	f9 01       	movw	r30, r18
    8290:	22 85       	ldd	r18, Z+10	; 0x0a
    8292:	22 60       	ori	r18, 0x02	; 2
    8294:	fc 01       	movw	r30, r24
    8296:	22 87       	std	Z+10, r18	; 0x0a
		clearCycleTimer();
    8298:	0e 94 47 44 	call	0x888e	; 0x888e <clearCycleTimer>
		CYCLE_TIMER.CCB = ModeParaStruct.rx2_pw;  // RX gate duration timer
    829c:	80 e0       	ldi	r24, 0x00	; 0
    829e:	9a e0       	ldi	r25, 0x0A	; 10
    82a0:	20 91 c7 25 	lds	r18, 0x25C7	; 0x8025c7 <ModeParaStruct+0xe>
    82a4:	30 91 c8 25 	lds	r19, 0x25C8	; 0x8025c8 <ModeParaStruct+0xf>
    82a8:	fc 01       	movw	r30, r24
    82aa:	22 a7       	std	Z+42, r18	; 0x2a
    82ac:	33 a7       	std	Z+43, r19	; 0x2b
		measureAutoTune();
	}
#endif

	// setup the next ISR
	CYCLE_TIMER.CNT = 0x00;
    82ae:	80 e0       	ldi	r24, 0x00	; 0
    82b0:	9a e0       	ldi	r25, 0x0A	; 10
    82b2:	fc 01       	movw	r30, r24
    82b4:	10 a2       	std	Z+32, r1	; 0x20
    82b6:	11 a2       	std	Z+33, r1	; 0x21
	CYCLE_TIMER.CTRLB = (TC_WGMODE_NORMAL_gc | TC0_CCBEN_bm);
    82b8:	80 e0       	ldi	r24, 0x00	; 0
    82ba:	9a e0       	ldi	r25, 0x0A	; 10
    82bc:	20 e2       	ldi	r18, 0x20	; 32
    82be:	fc 01       	movw	r30, r24
    82c0:	21 83       	std	Z+1, r18	; 0x01
	CYCLE_TIMER.INTCTRLB = TC_CCBINTLVL_HI_gc;
    82c2:	80 e0       	ldi	r24, 0x00	; 0
    82c4:	9a e0       	ldi	r25, 0x0A	; 10
    82c6:	2c e0       	ldi	r18, 0x0C	; 12
    82c8:	fc 01       	movw	r30, r24
    82ca:	27 83       	std	Z+7, r18	; 0x07
	CYCLE_TIMER.CTRLA = TC_CLKSEL_DIV1_gc;
    82cc:	80 e0       	ldi	r24, 0x00	; 0
    82ce:	9a e0       	ldi	r25, 0x0A	; 10
    82d0:	21 e0       	ldi	r18, 0x01	; 1
    82d2:	fc 01       	movw	r30, r24
    82d4:	20 83       	st	Z, r18
}
    82d6:	00 00       	nop
    82d8:	0f 90       	pop	r0
    82da:	df 91       	pop	r29
    82dc:	cf 91       	pop	r28
    82de:	ff 91       	pop	r31
    82e0:	ef 91       	pop	r30
    82e2:	bf 91       	pop	r27
    82e4:	af 91       	pop	r26
    82e6:	9f 91       	pop	r25
    82e8:	8f 91       	pop	r24
    82ea:	7f 91       	pop	r23
    82ec:	6f 91       	pop	r22
    82ee:	5f 91       	pop	r21
    82f0:	4f 91       	pop	r20
    82f2:	3f 91       	pop	r19
    82f4:	2f 91       	pop	r18
    82f6:	0f 90       	pop	r0
    82f8:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
    82fc:	0f 90       	pop	r0
    82fe:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
    8302:	0f 90       	pop	r0
    8304:	1f 90       	pop	r1
    8306:	18 95       	reti

00008308 <__vector_50>:

// For the primary/secondary transmitter the RX switch is opened disconnecting 
// the receiver from active loop. If auto tune is active, the ADC is read for 
// tuning and overvoltage status. 
ISR(HOLD_CYCLE_vect) // CCB  
{	
    8308:	1f 92       	push	r1
    830a:	0f 92       	push	r0
    830c:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
    8310:	0f 92       	push	r0
    8312:	11 24       	eor	r1, r1
    8314:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
    8318:	0f 92       	push	r0
    831a:	2f 93       	push	r18
    831c:	3f 93       	push	r19
    831e:	4f 93       	push	r20
    8320:	5f 93       	push	r21
    8322:	6f 93       	push	r22
    8324:	7f 93       	push	r23
    8326:	8f 93       	push	r24
    8328:	9f 93       	push	r25
    832a:	af 93       	push	r26
    832c:	bf 93       	push	r27
    832e:	ef 93       	push	r30
    8330:	ff 93       	push	r31
    8332:	cf 93       	push	r28
    8334:	df 93       	push	r29
    8336:	cd b7       	in	r28, 0x3d	; 61
    8338:	de b7       	in	r29, 0x3e	; 62
	if(!autotune_timing_flag)
    833a:	80 91 ce 22 	lds	r24, 0x22CE	; 0x8022ce <autotune_timing_flag>
    833e:	88 23       	and	r24, r24
    8340:	b1 f4       	brne	.+44     	; 0x836e <__vector_50+0x66>
	{
		if(!secondary_ant_flag)
    8342:	80 91 fa 25 	lds	r24, 0x25FA	; 0x8025fa <secondary_ant_flag>
    8346:	88 23       	and	r24, r24
    8348:	49 f4       	brne	.+18     	; 0x835c <__vector_50+0x54>
		{
#if HALFNON
			RX_ENABLE_N_PORT.OUTSET = RX_ENABLE_N_PIN;
#else
			RX_ENABLE_N_PORT.OUTCLR = RX_ENABLE_N_PIN;			
    834a:	80 e8       	ldi	r24, 0x80	; 128
    834c:	96 e0       	ldi	r25, 0x06	; 6
    834e:	22 e0       	ldi	r18, 0x02	; 2
    8350:	fc 01       	movw	r30, r24
    8352:	26 83       	std	Z+6, r18	; 0x06
			dac_write_data(0);
    8354:	80 e0       	ldi	r24, 0x00	; 0
    8356:	0e 94 f7 07 	call	0xfee	; 0xfee <dac_write_data>
    835a:	0b c0       	rjmp	.+22     	; 0x8372 <__vector_50+0x6a>
		else // enable RX gate secondary only
		{
#if HALFNON
			RX2_ENABLE_N_PORT.OUTCLR = RX2_ENABLE_N_PIN;
#else
			RX2_ENABLE_N_PORT.OUTCLR = RX2_ENABLE_N_PIN;			
    835c:	80 e8       	ldi	r24, 0x80	; 128
    835e:	96 e0       	ldi	r25, 0x06	; 6
    8360:	22 e0       	ldi	r18, 0x02	; 2
    8362:	fc 01       	movw	r30, r24
    8364:	26 83       	std	Z+6, r18	; 0x06
			dac_write_data(0);
    8366:	80 e0       	ldi	r24, 0x00	; 0
    8368:	0e 94 f7 07 	call	0xfee	; 0xfee <dac_write_data>
    836c:	02 c0       	rjmp	.+4      	; 0x8372 <__vector_50+0x6a>
	
#if 1  // This is the sample point for the release code
	else //auto tuning is in session
	{
		// This sets the ADC sample point at 20us after TX PW
		measureAutoTune();
    836e:	0e 94 5d 0a 	call	0x14ba	; 0x14ba <measureAutoTune>
	}
#endif
		
	clearCycleTimer();
    8372:	0e 94 47 44 	call	0x888e	; 0x888e <clearCycleTimer>
	
	// Allows some delay after the receiver is disabled to allow 
	// settling.
	if(!secondary_ant_flag)
    8376:	80 91 fa 25 	lds	r24, 0x25FA	; 0x8025fa <secondary_ant_flag>
    837a:	88 23       	and	r24, r24
    837c:	51 f4       	brne	.+20     	; 0x8392 <__vector_50+0x8a>
	{
		CYCLE_TIMER.CCC = ModeParaStruct.rx_isr_delay_time;
    837e:	80 e0       	ldi	r24, 0x00	; 0
    8380:	9a e0       	ldi	r25, 0x0A	; 10
    8382:	20 91 c1 25 	lds	r18, 0x25C1	; 0x8025c1 <ModeParaStruct+0x8>
    8386:	30 91 c2 25 	lds	r19, 0x25C2	; 0x8025c2 <ModeParaStruct+0x9>
    838a:	fc 01       	movw	r30, r24
    838c:	24 a7       	std	Z+44, r18	; 0x2c
    838e:	35 a7       	std	Z+45, r19	; 0x2d
    8390:	09 c0       	rjmp	.+18     	; 0x83a4 <__vector_50+0x9c>
	
	}
	else // secondary only
	{
		CYCLE_TIMER.CCC = ModeParaStruct.rx_isr_delay_time;
    8392:	80 e0       	ldi	r24, 0x00	; 0
    8394:	9a e0       	ldi	r25, 0x0A	; 10
    8396:	20 91 c1 25 	lds	r18, 0x25C1	; 0x8025c1 <ModeParaStruct+0x8>
    839a:	30 91 c2 25 	lds	r19, 0x25C2	; 0x8025c2 <ModeParaStruct+0x9>
    839e:	fc 01       	movw	r30, r24
    83a0:	24 a7       	std	Z+44, r18	; 0x2c
    83a2:	35 a7       	std	Z+45, r19	; 0x2d
	}
	
	// Disable receiver ISR
	TAG_N_PORT.INT0MASK &= (~TAG_N_PIN);
    83a4:	80 e6       	ldi	r24, 0x60	; 96
    83a6:	96 e0       	ldi	r25, 0x06	; 6
    83a8:	20 e6       	ldi	r18, 0x60	; 96
    83aa:	36 e0       	ldi	r19, 0x06	; 6
    83ac:	f9 01       	movw	r30, r18
    83ae:	22 85       	ldd	r18, Z+10	; 0x0a
    83b0:	2d 7f       	andi	r18, 0xFD	; 253
    83b2:	fc 01       	movw	r30, r24
    83b4:	22 87       	std	Z+10, r18	; 0x0a
	
	// setup for next ISR
	CYCLE_TIMER.CNT = 0x00;
    83b6:	80 e0       	ldi	r24, 0x00	; 0
    83b8:	9a e0       	ldi	r25, 0x0A	; 10
    83ba:	fc 01       	movw	r30, r24
    83bc:	10 a2       	std	Z+32, r1	; 0x20
    83be:	11 a2       	std	Z+33, r1	; 0x21
	CYCLE_TIMER.CTRLB = (TC_WGMODE_NORMAL_gc | TC0_CCCEN_bm);
    83c0:	80 e0       	ldi	r24, 0x00	; 0
    83c2:	9a e0       	ldi	r25, 0x0A	; 10
    83c4:	20 e4       	ldi	r18, 0x40	; 64
    83c6:	fc 01       	movw	r30, r24
    83c8:	21 83       	std	Z+1, r18	; 0x01
	CYCLE_TIMER.INTCTRLB = (TC_CCCINTLVL_HI_gc);
    83ca:	80 e0       	ldi	r24, 0x00	; 0
    83cc:	9a e0       	ldi	r25, 0x0A	; 10
    83ce:	20 e3       	ldi	r18, 0x30	; 48
    83d0:	fc 01       	movw	r30, r24
    83d2:	27 83       	std	Z+7, r18	; 0x07

	CYCLE_TIMER.CTRLA = TC_CLKSEL_DIV1_gc;	
    83d4:	80 e0       	ldi	r24, 0x00	; 0
    83d6:	9a e0       	ldi	r25, 0x0A	; 10
    83d8:	21 e0       	ldi	r18, 0x01	; 1
    83da:	fc 01       	movw	r30, r24
    83dc:	20 83       	st	Z, r18
}
    83de:	00 00       	nop
    83e0:	df 91       	pop	r29
    83e2:	cf 91       	pop	r28
    83e4:	ff 91       	pop	r31
    83e6:	ef 91       	pop	r30
    83e8:	bf 91       	pop	r27
    83ea:	af 91       	pop	r26
    83ec:	9f 91       	pop	r25
    83ee:	8f 91       	pop	r24
    83f0:	7f 91       	pop	r23
    83f2:	6f 91       	pop	r22
    83f4:	5f 91       	pop	r21
    83f6:	4f 91       	pop	r20
    83f8:	3f 91       	pop	r19
    83fa:	2f 91       	pop	r18
    83fc:	0f 90       	pop	r0
    83fe:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
    8402:	0f 90       	pop	r0
    8404:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
    8408:	0f 90       	pop	r0
    840a:	1f 90       	pop	r1
    840c:	18 95       	reti

0000840e <__vector_51>:

// TX/RX frame cycle is completed. Turn on the VPA rail PWM to start charging the 
// rail if needed, set to new TX freq and set state to PROCESS allowing host functions
// to execute.
ISR(RX_CYCLE_vect) // CCC
{
    840e:	1f 92       	push	r1
    8410:	0f 92       	push	r0
    8412:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
    8416:	0f 92       	push	r0
    8418:	11 24       	eor	r1, r1
    841a:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
    841e:	0f 92       	push	r0
    8420:	2f 93       	push	r18
    8422:	3f 93       	push	r19
    8424:	4f 93       	push	r20
    8426:	5f 93       	push	r21
    8428:	6f 93       	push	r22
    842a:	7f 93       	push	r23
    842c:	8f 93       	push	r24
    842e:	9f 93       	push	r25
    8430:	af 93       	push	r26
    8432:	bf 93       	push	r27
    8434:	ef 93       	push	r30
    8436:	ff 93       	push	r31
    8438:	cf 93       	push	r28
    843a:	df 93       	push	r29
    843c:	1f 92       	push	r1
    843e:	cd b7       	in	r28, 0x3d	; 61
    8440:	de b7       	in	r29, 0x3e	; 62
	uint8_t vpa_result = 0;
    8442:	19 82       	std	Y+1, r1	; 0x01
	
	clearCycleTimer();
    8444:	0e 94 47 44 	call	0x888e	; 0x888e <clearCycleTimer>
	
	// Alway set the TX freq to center of band when auto tuning 
	// is active.
	if(autotune_timing_flag)
    8448:	80 91 ce 22 	lds	r24, 0x22CE	; 0x8022ce <autotune_timing_flag>
    844c:	88 23       	and	r24, r24
    844e:	19 f0       	breq	.+6      	; 0x8456 <__vector_51+0x48>
	{
#if SEQ_FREQ
		gDACIndexLoaded = MID_RANGE_FREQ;
    8450:	87 e0       	ldi	r24, 0x07	; 7
    8452:	80 93 74 26 	sts	0x2674, r24	; 0x802674 <gDACIndexLoaded>
	//dac_write_data(1);
#endif

	// Keep the TX freq the same until both primary and secondary transmitters
	// had a chance to transmit. This only occurs when 2nd loop is enabled. 
	if(primary_ant_flag)	
    8456:	80 91 f9 25 	lds	r24, 0x25F9	; 0x8025f9 <primary_ant_flag>
    845a:	88 23       	and	r24, r24
    845c:	49 f0       	breq	.+18     	; 0x8470 <__vector_51+0x62>
	{
		// If secondary transmitter is enabled, load the same TX frequency
		// for the secondary antenna the next time through the timer.
		if(gDACIndexLoaded > 0)
    845e:	80 91 74 26 	lds	r24, 0x2674	; 0x802674 <gDACIndexLoaded>
    8462:	88 23       	and	r24, r24
    8464:	29 f0       	breq	.+10     	; 0x8470 <__vector_51+0x62>
		{
			--gDACIndexLoaded;
    8466:	80 91 74 26 	lds	r24, 0x2674	; 0x802674 <gDACIndexLoaded>
    846a:	81 50       	subi	r24, 0x01	; 1
    846c:	80 93 74 26 	sts	0x2674, r24	; 0x802674 <gDACIndexLoaded>
		}
	}
	
	vpa_result = PORTA.IN;
    8470:	80 e0       	ldi	r24, 0x00	; 0
    8472:	96 e0       	ldi	r25, 0x06	; 6
    8474:	fc 01       	movw	r30, r24
    8476:	80 85       	ldd	r24, Z+8	; 0x08
    8478:	89 83       	std	Y+1, r24	; 0x01
			
	// If the VPA monitor signal is low do not start the PWM VPA
	// charging output. There could be an issue with the TX circuit
	// not allowing the VPA to drain off.
	if((vpa_result & (VPA_MAX_PIN)) == VPA_MAX_PIN)
    847a:	89 81       	ldd	r24, Y+1	; 0x01
    847c:	88 2f       	mov	r24, r24
    847e:	90 e0       	ldi	r25, 0x00	; 0
    8480:	88 70       	andi	r24, 0x08	; 8
    8482:	99 27       	eor	r25, r25
    8484:	89 2b       	or	r24, r25
    8486:	19 f0       	breq	.+6      	; 0x848e <__vector_51+0x80>
	{
		pwm_start();
    8488:	0e 94 a0 45 	call	0x8b40	; 0x8b40 <pwm_start>
    848c:	02 c0       	rjmp	.+4      	; 0x8492 <__vector_51+0x84>
	}
	else
	{
		pwm_stop();
    848e:	0e 94 c2 45 	call	0x8b84	; 0x8b84 <pwm_stop>
	{
		measureAutoTune();	
	}	
#endif	
	// Allow host functions to execute. 
	SET_STATE(STATE_PROCESS);	
    8492:	85 e0       	ldi	r24, 0x05	; 5
    8494:	80 93 b3 26 	sts	0x26B3, r24	; 0x8026b3 <gState>
}
    8498:	00 00       	nop
    849a:	0f 90       	pop	r0
    849c:	df 91       	pop	r29
    849e:	cf 91       	pop	r28
    84a0:	ff 91       	pop	r31
    84a2:	ef 91       	pop	r30
    84a4:	bf 91       	pop	r27
    84a6:	af 91       	pop	r26
    84a8:	9f 91       	pop	r25
    84aa:	8f 91       	pop	r24
    84ac:	7f 91       	pop	r23
    84ae:	6f 91       	pop	r22
    84b0:	5f 91       	pop	r21
    84b2:	4f 91       	pop	r20
    84b4:	3f 91       	pop	r19
    84b6:	2f 91       	pop	r18
    84b8:	0f 90       	pop	r0
    84ba:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
    84be:	0f 90       	pop	r0
    84c0:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
    84c4:	0f 90       	pop	r0
    84c6:	1f 90       	pop	r1
    84c8:	18 95       	reti

000084ca <__vector_47>:
// This function provides the TX blast PW for the primary transmitter and enables
// the secondary TX gate. The primary TX gate must be able to get as low as 170ns
// for the Verify Mode so hardware was used to get around the ISR latency. For 
// the primary transmitter this allows the holdoff time. 
ISR(START_TAG_CYCLE_vect) // Overflow
{
    84ca:	1f 92       	push	r1
    84cc:	0f 92       	push	r0
    84ce:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
    84d2:	0f 92       	push	r0
    84d4:	11 24       	eor	r1, r1
    84d6:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
    84da:	0f 92       	push	r0
    84dc:	2f 93       	push	r18
    84de:	3f 93       	push	r19
    84e0:	4f 93       	push	r20
    84e2:	5f 93       	push	r21
    84e4:	6f 93       	push	r22
    84e6:	7f 93       	push	r23
    84e8:	8f 93       	push	r24
    84ea:	9f 93       	push	r25
    84ec:	af 93       	push	r26
    84ee:	bf 93       	push	r27
    84f0:	ef 93       	push	r30
    84f2:	ff 93       	push	r31
    84f4:	cf 93       	push	r28
    84f6:	df 93       	push	r29
    84f8:	00 d0       	rcall	.+0      	; 0x84fa <__vector_47+0x30>
    84fa:	cd b7       	in	r28, 0x3d	; 61
    84fc:	de b7       	in	r29, 0x3e	; 62
	uint16_t i;
	
	if(config_parameters.deact_frame_rate == FRAME_144HZ)
    84fe:	80 91 1d 26 	lds	r24, 0x261D	; 0x80261d <config_parameters+0x14>
    8502:	90 91 1e 26 	lds	r25, 0x261E	; 0x80261e <config_parameters+0x15>
    8506:	89 2b       	or	r24, r25
    8508:	19 f4       	brne	.+6      	; 0x8510 <__vector_47+0x46>
	{
		dac_write_data(1);
    850a:	81 e0       	ldi	r24, 0x01	; 1
    850c:	0e 94 f7 07 	call	0xfee	; 0xfee <dac_write_data>
	}
	
	pwm_stop();
    8510:	0e 94 c2 45 	call	0x8b84	; 0x8b84 <pwm_stop>
	
	if(config_parameters.deact_frame_rate == FRAME_144HZ)
    8514:	80 91 1d 26 	lds	r24, 0x261D	; 0x80261d <config_parameters+0x14>
    8518:	90 91 1e 26 	lds	r25, 0x261E	; 0x80261e <config_parameters+0x15>
    851c:	89 2b       	or	r24, r25
    851e:	09 f0       	breq	.+2      	; 0x8522 <__vector_47+0x58>
    8520:	89 c0       	rjmp	.+274    	; 0x8634 <__vector_47+0x16a>
	{
		CYCLE_TIMER.CTRLA = TC_CLKSEL_OFF_gc;
    8522:	80 e0       	ldi	r24, 0x00	; 0
    8524:	9a e0       	ldi	r25, 0x0A	; 10
    8526:	fc 01       	movw	r30, r24
    8528:	10 82       	st	Z, r1
		CYCLE_TIMER.INTCTRLA = (CYCLE_TIMER.INTCTRLA) & (~TC_OVFINTLVL_HI_gc);
    852a:	80 e0       	ldi	r24, 0x00	; 0
    852c:	9a e0       	ldi	r25, 0x0A	; 10
    852e:	20 e0       	ldi	r18, 0x00	; 0
    8530:	3a e0       	ldi	r19, 0x0A	; 10
    8532:	f9 01       	movw	r30, r18
    8534:	26 81       	ldd	r18, Z+6	; 0x06
    8536:	2c 7f       	andi	r18, 0xFC	; 252
    8538:	fc 01       	movw	r30, r24
    853a:	26 83       	std	Z+6, r18	; 0x06
	
		// Set the TX PW according to the deactivation mode. Auto tuning uses
		// the same TX PW for all modes.
		if(!autotune_timing_flag)
    853c:	80 91 ce 22 	lds	r24, 0x22CE	; 0x8022ce <autotune_timing_flag>
    8540:	88 23       	and	r24, r24
    8542:	51 f4       	brne	.+20     	; 0x8558 <__vector_47+0x8e>
				// create delay of aprox 40 ms _delay_ms(30) is near about 37 ms
				// we are not using delay_ms because of compiler warning 
				for(i=0; i<DELAY_BETWEEN_PULSE; i++); // this is near about 40 ms
			}
#endif
			CYCLE_TIMER.CCA = ModeParaStruct.tx_pw;
    8544:	80 e0       	ldi	r24, 0x00	; 0
    8546:	9a e0       	ldi	r25, 0x0A	; 10
    8548:	20 91 bb 25 	lds	r18, 0x25BB	; 0x8025bb <ModeParaStruct+0x2>
    854c:	30 91 bc 25 	lds	r19, 0x25BC	; 0x8025bc <ModeParaStruct+0x3>
    8550:	fc 01       	movw	r30, r24
    8552:	20 a7       	std	Z+40, r18	; 0x28
    8554:	31 a7       	std	Z+41, r19	; 0x29
    8556:	07 c0       	rjmp	.+14     	; 0x8566 <__vector_47+0x9c>
		}
		else // auto tune
		{
			CYCLE_TIMER.CCA = 151;
    8558:	80 e0       	ldi	r24, 0x00	; 0
    855a:	9a e0       	ldi	r25, 0x0A	; 10
    855c:	27 e9       	ldi	r18, 0x97	; 151
    855e:	30 e0       	ldi	r19, 0x00	; 0
    8560:	fc 01       	movw	r30, r24
    8562:	20 a7       	std	Z+40, r18	; 0x28
    8564:	31 a7       	std	Z+41, r19	; 0x29
		}
		
		// For primary loop setup the hardware to allow direct access to the GPI
		// pin used for the TX gate and start timer. For the secondary loop
		// set the TX gate to start transmission and start timer.
		if(!secondary_ant_flag)
    8566:	80 91 fa 25 	lds	r24, 0x25FA	; 0x8025fa <secondary_ant_flag>
    856a:	88 23       	and	r24, r24
    856c:	d1 f4       	brne	.+52     	; 0x85a2 <__vector_47+0xd8>
		{
			CYCLE_TIMER.CNT = 0x00;
    856e:	80 e0       	ldi	r24, 0x00	; 0
    8570:	9a e0       	ldi	r25, 0x0A	; 10
    8572:	fc 01       	movw	r30, r24
    8574:	10 a2       	std	Z+32, r1	; 0x20
    8576:	11 a2       	std	Z+33, r1	; 0x21
			CYCLE_TIMER.CTRLB = (TC_WGMODE_SINGLESLOPE_gc | TC1_CCAEN_bm);
    8578:	80 e0       	ldi	r24, 0x00	; 0
    857a:	9a e0       	ldi	r25, 0x0A	; 10
    857c:	23 e1       	ldi	r18, 0x13	; 19
    857e:	fc 01       	movw	r30, r24
    8580:	21 83       	std	Z+1, r18	; 0x01
			TX_ENABLE_N_PORT.DIRSET = TX_ENABLE_N_PIN;
    8582:	80 e8       	ldi	r24, 0x80	; 128
    8584:	96 e0       	ldi	r25, 0x06	; 6
    8586:	21 e0       	ldi	r18, 0x01	; 1
    8588:	fc 01       	movw	r30, r24
    858a:	21 83       	std	Z+1, r18	; 0x01
			CYCLE_TIMER.CTRLA = TC_CLKSEL_DIV1_gc;
    858c:	80 e0       	ldi	r24, 0x00	; 0
    858e:	9a e0       	ldi	r25, 0x0A	; 10
    8590:	21 e0       	ldi	r18, 0x01	; 1
    8592:	fc 01       	movw	r30, r24
    8594:	20 83       	st	Z, r18
			CYCLE_TIMER.INTCTRLB = TC_CCAINTLVL_HI_gc;
    8596:	80 e0       	ldi	r24, 0x00	; 0
    8598:	9a e0       	ldi	r25, 0x0A	; 10
    859a:	23 e0       	ldi	r18, 0x03	; 3
    859c:	fc 01       	movw	r30, r24
    859e:	27 83       	std	Z+7, r18	; 0x07
    85a0:	22 c0       	rjmp	.+68     	; 0x85e6 <__vector_47+0x11c>
		}
		else // secondary antenna only
		{
			TX2_ENABLE_N_PORT.OUTSET = TX2_ENABLE_N_PIN;
    85a2:	80 e6       	ldi	r24, 0x60	; 96
    85a4:	96 e0       	ldi	r25, 0x06	; 6
    85a6:	20 e1       	ldi	r18, 0x10	; 16
    85a8:	fc 01       	movw	r30, r24
    85aa:	25 83       	std	Z+5, r18	; 0x05
			CYCLE_TIMER.CCA = ModeParaStruct.tx2_pw;
    85ac:	80 e0       	ldi	r24, 0x00	; 0
    85ae:	9a e0       	ldi	r25, 0x0A	; 10
    85b0:	20 91 c5 25 	lds	r18, 0x25C5	; 0x8025c5 <ModeParaStruct+0xc>
    85b4:	30 91 c6 25 	lds	r19, 0x25C6	; 0x8025c6 <ModeParaStruct+0xd>
    85b8:	fc 01       	movw	r30, r24
    85ba:	20 a7       	std	Z+40, r18	; 0x28
    85bc:	31 a7       	std	Z+41, r19	; 0x29
			CYCLE_TIMER.CNT = 0x00;
    85be:	80 e0       	ldi	r24, 0x00	; 0
    85c0:	9a e0       	ldi	r25, 0x0A	; 10
    85c2:	fc 01       	movw	r30, r24
    85c4:	10 a2       	std	Z+32, r1	; 0x20
    85c6:	11 a2       	std	Z+33, r1	; 0x21
			CYCLE_TIMER.CTRLB = (TC_WGMODE_NORMAL_gc | TC0_CCAEN_bm);
    85c8:	80 e0       	ldi	r24, 0x00	; 0
    85ca:	9a e0       	ldi	r25, 0x0A	; 10
    85cc:	20 e1       	ldi	r18, 0x10	; 16
    85ce:	fc 01       	movw	r30, r24
    85d0:	21 83       	std	Z+1, r18	; 0x01
			CYCLE_TIMER.INTCTRLB = TC_CCAINTLVL_HI_gc;
    85d2:	80 e0       	ldi	r24, 0x00	; 0
    85d4:	9a e0       	ldi	r25, 0x0A	; 10
    85d6:	23 e0       	ldi	r18, 0x03	; 3
    85d8:	fc 01       	movw	r30, r24
    85da:	27 83       	std	Z+7, r18	; 0x07
			CYCLE_TIMER.CTRLA = TC_CLKSEL_DIV1_gc;	
    85dc:	80 e0       	ldi	r24, 0x00	; 0
    85de:	9a e0       	ldi	r25, 0x0A	; 10
    85e0:	21 e0       	ldi	r18, 0x01	; 1
    85e2:	fc 01       	movw	r30, r24
    85e4:	20 83       	st	Z, r18
		}
	
		// Set the holdoff time for the primary loop after the TX blast is completed.
		// After holdoff is completed close receiver switch and enable RX ISR and start 
		// processing tag responses.
		if(!secondary_ant_flag)
    85e6:	80 91 fa 25 	lds	r24, 0x25FA	; 0x8025fa <secondary_ant_flag>
    85ea:	88 23       	and	r24, r24
    85ec:	19 f5       	brne	.+70     	; 0x8634 <__vector_47+0x16a>
		{
			if(!autotune_timing_flag)
    85ee:	80 91 ce 22 	lds	r24, 0x22CE	; 0x8022ce <autotune_timing_flag>
    85f2:	88 23       	and	r24, r24
    85f4:	f9 f4       	brne	.+62     	; 0x8634 <__vector_47+0x16a>
			{
				for(i=0; i<(ModeParaStruct.rx_holdoff_time/*21*/); i++);
    85f6:	19 82       	std	Y+1, r1	; 0x01
    85f8:	1a 82       	std	Y+2, r1	; 0x02
    85fa:	05 c0       	rjmp	.+10     	; 0x8606 <__vector_47+0x13c>
    85fc:	89 81       	ldd	r24, Y+1	; 0x01
    85fe:	9a 81       	ldd	r25, Y+2	; 0x02
    8600:	01 96       	adiw	r24, 0x01	; 1
    8602:	89 83       	std	Y+1, r24	; 0x01
    8604:	9a 83       	std	Y+2, r25	; 0x02
    8606:	20 91 bf 25 	lds	r18, 0x25BF	; 0x8025bf <ModeParaStruct+0x6>
    860a:	30 91 c0 25 	lds	r19, 0x25C0	; 0x8025c0 <ModeParaStruct+0x7>
    860e:	89 81       	ldd	r24, Y+1	; 0x01
    8610:	9a 81       	ldd	r25, Y+2	; 0x02
    8612:	82 17       	cp	r24, r18
    8614:	93 07       	cpc	r25, r19
    8616:	90 f3       	brcs	.-28     	; 0x85fc <__vector_47+0x132>
#if HALFNON
				RX_ENABLE_N_PORT.OUTCLR = RX_ENABLE_N_PIN; // added for different holdoff times
#else
				RX_ENABLE_N_PORT.OUTSET = RX_ENABLE_N_PIN; // added for different holdoff times
    8618:	80 e8       	ldi	r24, 0x80	; 128
    861a:	96 e0       	ldi	r25, 0x06	; 6
    861c:	22 e0       	ldi	r18, 0x02	; 2
    861e:	fc 01       	movw	r30, r24
    8620:	25 83       	std	Z+5, r18	; 0x05
				TAG_N_PORT.INT0MASK |= TAG_N_PIN; // Enable RX ISR
    8622:	80 e6       	ldi	r24, 0x60	; 96
    8624:	96 e0       	ldi	r25, 0x06	; 6
    8626:	20 e6       	ldi	r18, 0x60	; 96
    8628:	36 e0       	ldi	r19, 0x06	; 6
    862a:	f9 01       	movw	r30, r18
    862c:	22 85       	ldd	r18, Z+10	; 0x0a
    862e:	22 60       	ori	r18, 0x02	; 2
    8630:	fc 01       	movw	r30, r24
    8632:	22 87       	std	Z+10, r18	; 0x0a
#endif 
			}
		}
	}
}
    8634:	00 00       	nop
    8636:	0f 90       	pop	r0
    8638:	0f 90       	pop	r0
    863a:	df 91       	pop	r29
    863c:	cf 91       	pop	r28
    863e:	ff 91       	pop	r31
    8640:	ef 91       	pop	r30
    8642:	bf 91       	pop	r27
    8644:	af 91       	pop	r26
    8646:	9f 91       	pop	r25
    8648:	8f 91       	pop	r24
    864a:	7f 91       	pop	r23
    864c:	6f 91       	pop	r22
    864e:	5f 91       	pop	r21
    8650:	4f 91       	pop	r20
    8652:	3f 91       	pop	r19
    8654:	2f 91       	pop	r18
    8656:	0f 90       	pop	r0
    8658:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
    865c:	0f 90       	pop	r0
    865e:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
    8662:	0f 90       	pop	r0
    8664:	1f 90       	pop	r1
    8666:	18 95       	reti

00008668 <__vector_52>:

// This function is used to process the 10 Hz frame TX/RX cycle. Because of the low TX/RX cycle
// blast rate the processing for the complete cycle must be done in the contexts of one 
// ISR handler. This was needed to conform to the issues with the Alpha tags.
ISR(TAG_CYCLE_vect)  // CCD
{
    8668:	1f 92       	push	r1
    866a:	0f 92       	push	r0
    866c:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
    8670:	0f 92       	push	r0
    8672:	11 24       	eor	r1, r1
    8674:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
    8678:	0f 92       	push	r0
    867a:	2f 93       	push	r18
    867c:	3f 93       	push	r19
    867e:	4f 93       	push	r20
    8680:	5f 93       	push	r21
    8682:	6f 93       	push	r22
    8684:	7f 93       	push	r23
    8686:	8f 93       	push	r24
    8688:	9f 93       	push	r25
    868a:	af 93       	push	r26
    868c:	bf 93       	push	r27
    868e:	ef 93       	push	r30
    8690:	ff 93       	push	r31
    8692:	cf 93       	push	r28
    8694:	df 93       	push	r29
    8696:	00 d0       	rcall	.+0      	; 0x8698 <__vector_52+0x30>
    8698:	1f 92       	push	r1
    869a:	cd b7       	in	r28, 0x3d	; 61
    869c:	de b7       	in	r29, 0x3e	; 62
	uint16_t i;
	uint8_t vpa_result = 0;	
    869e:	1b 82       	std	Y+3, r1	; 0x03
	
	CYCLE_TIMER.CNT = 0x00;
    86a0:	80 e0       	ldi	r24, 0x00	; 0
    86a2:	9a e0       	ldi	r25, 0x0A	; 10
    86a4:	fc 01       	movw	r30, r24
    86a6:	10 a2       	std	Z+32, r1	; 0x20
    86a8:	11 a2       	std	Z+33, r1	; 0x21
	CYCLE_TIMER.CCD = 1000;
    86aa:	80 e0       	ldi	r24, 0x00	; 0
    86ac:	9a e0       	ldi	r25, 0x0A	; 10
    86ae:	28 ee       	ldi	r18, 0xE8	; 232
    86b0:	33 e0       	ldi	r19, 0x03	; 3
    86b2:	fc 01       	movw	r30, r24
    86b4:	26 a7       	std	Z+46, r18	; 0x2e
    86b6:	37 a7       	std	Z+47, r19	; 0x2f
	
	dac_write_data(1);
    86b8:	81 e0       	ldi	r24, 0x01	; 1
    86ba:	0e 94 f7 07 	call	0xfee	; 0xfee <dac_write_data>
	
			if(!secondary_ant_flag)
    86be:	80 91 fa 25 	lds	r24, 0x25FA	; 0x8025fa <secondary_ant_flag>
    86c2:	88 23       	and	r24, r24
    86c4:	09 f0       	breq	.+2      	; 0x86c8 <__vector_52+0x60>
    86c6:	55 c0       	rjmp	.+170    	; 0x8772 <__vector_52+0x10a>
			{
				TX_ENABLE_N_PORT.OUTSET = TX_ENABLE_N_PIN;
    86c8:	80 e8       	ldi	r24, 0x80	; 128
    86ca:	96 e0       	ldi	r25, 0x06	; 6
    86cc:	21 e0       	ldi	r18, 0x01	; 1
    86ce:	fc 01       	movw	r30, r24
    86d0:	25 83       	std	Z+5, r18	; 0x05
				for(i=0; i<ModeParaStruct.tx_pw; i++);  // sets TX PW  (mode6:10)
    86d2:	19 82       	std	Y+1, r1	; 0x01
    86d4:	1a 82       	std	Y+2, r1	; 0x02
    86d6:	05 c0       	rjmp	.+10     	; 0x86e2 <__vector_52+0x7a>
    86d8:	89 81       	ldd	r24, Y+1	; 0x01
    86da:	9a 81       	ldd	r25, Y+2	; 0x02
    86dc:	01 96       	adiw	r24, 0x01	; 1
    86de:	89 83       	std	Y+1, r24	; 0x01
    86e0:	9a 83       	std	Y+2, r25	; 0x02
    86e2:	20 91 bb 25 	lds	r18, 0x25BB	; 0x8025bb <ModeParaStruct+0x2>
    86e6:	30 91 bc 25 	lds	r19, 0x25BC	; 0x8025bc <ModeParaStruct+0x3>
    86ea:	89 81       	ldd	r24, Y+1	; 0x01
    86ec:	9a 81       	ldd	r25, Y+2	; 0x02
    86ee:	82 17       	cp	r24, r18
    86f0:	93 07       	cpc	r25, r19
    86f2:	90 f3       	brcs	.-28     	; 0x86d8 <__vector_52+0x70>
				TX_ENABLE_N_PORT.OUTCLR = TX_ENABLE_N_PIN;
    86f4:	80 e8       	ldi	r24, 0x80	; 128
    86f6:	96 e0       	ldi	r25, 0x06	; 6
    86f8:	21 e0       	ldi	r18, 0x01	; 1
    86fa:	fc 01       	movw	r30, r24
    86fc:	26 83       	std	Z+6, r18	; 0x06
				for(i=0; i<ModeParaStruct.rx_holdoff_time/*5*/; i++); // holdoff delay before RX (mode6:18)
    86fe:	19 82       	std	Y+1, r1	; 0x01
    8700:	1a 82       	std	Y+2, r1	; 0x02
    8702:	05 c0       	rjmp	.+10     	; 0x870e <__vector_52+0xa6>
    8704:	89 81       	ldd	r24, Y+1	; 0x01
    8706:	9a 81       	ldd	r25, Y+2	; 0x02
    8708:	01 96       	adiw	r24, 0x01	; 1
    870a:	89 83       	std	Y+1, r24	; 0x01
    870c:	9a 83       	std	Y+2, r25	; 0x02
    870e:	20 91 bf 25 	lds	r18, 0x25BF	; 0x8025bf <ModeParaStruct+0x6>
    8712:	30 91 c0 25 	lds	r19, 0x25C0	; 0x8025c0 <ModeParaStruct+0x7>
    8716:	89 81       	ldd	r24, Y+1	; 0x01
    8718:	9a 81       	ldd	r25, Y+2	; 0x02
    871a:	82 17       	cp	r24, r18
    871c:	93 07       	cpc	r25, r19
    871e:	90 f3       	brcs	.-28     	; 0x8704 <__vector_52+0x9c>
				RX_ENABLE_N_PORT.OUTSET = RX_ENABLE_N_PIN;
    8720:	80 e8       	ldi	r24, 0x80	; 128
    8722:	96 e0       	ldi	r25, 0x06	; 6
    8724:	22 e0       	ldi	r18, 0x02	; 2
    8726:	fc 01       	movw	r30, r24
    8728:	25 83       	std	Z+5, r18	; 0x05
				TAG_N_PORT.INT0MASK |= TAG_N_PIN;  // enable RX isr
    872a:	80 e6       	ldi	r24, 0x60	; 96
    872c:	96 e0       	ldi	r25, 0x06	; 6
    872e:	20 e6       	ldi	r18, 0x60	; 96
    8730:	36 e0       	ldi	r19, 0x06	; 6
    8732:	f9 01       	movw	r30, r18
    8734:	22 85       	ldd	r18, Z+10	; 0x0a
    8736:	22 60       	ori	r18, 0x02	; 2
    8738:	fc 01       	movw	r30, r24
    873a:	22 87       	std	Z+10, r18	; 0x0a
				for(i=0; i<10/*ModeParaStruct.rx_pw*/; i++);  // sets RX PW (mode6:40)
    873c:	19 82       	std	Y+1, r1	; 0x01
    873e:	1a 82       	std	Y+2, r1	; 0x02
    8740:	05 c0       	rjmp	.+10     	; 0x874c <__vector_52+0xe4>
    8742:	89 81       	ldd	r24, Y+1	; 0x01
    8744:	9a 81       	ldd	r25, Y+2	; 0x02
    8746:	01 96       	adiw	r24, 0x01	; 1
    8748:	89 83       	std	Y+1, r24	; 0x01
    874a:	9a 83       	std	Y+2, r25	; 0x02
    874c:	89 81       	ldd	r24, Y+1	; 0x01
    874e:	9a 81       	ldd	r25, Y+2	; 0x02
    8750:	0a 97       	sbiw	r24, 0x0a	; 10
    8752:	b8 f3       	brcs	.-18     	; 0x8742 <__vector_52+0xda>
				RX_ENABLE_N_PORT.OUTCLR = RX_ENABLE_N_PIN;
    8754:	80 e8       	ldi	r24, 0x80	; 128
    8756:	96 e0       	ldi	r25, 0x06	; 6
    8758:	22 e0       	ldi	r18, 0x02	; 2
    875a:	fc 01       	movw	r30, r24
    875c:	26 83       	std	Z+6, r18	; 0x06
				TAG_N_PORT.INT0MASK &= (~TAG_N_PIN); // disable RX isr
    875e:	80 e6       	ldi	r24, 0x60	; 96
    8760:	96 e0       	ldi	r25, 0x06	; 6
    8762:	20 e6       	ldi	r18, 0x60	; 96
    8764:	36 e0       	ldi	r19, 0x06	; 6
    8766:	f9 01       	movw	r30, r18
    8768:	22 85       	ldd	r18, Z+10	; 0x0a
    876a:	2d 7f       	andi	r18, 0xFD	; 253
    876c:	fc 01       	movw	r30, r24
    876e:	22 87       	std	Z+10, r18	; 0x0a
    8770:	54 c0       	rjmp	.+168    	; 0x881a <__vector_52+0x1b2>
			}
			else  // secondary loop
			{
				TX2_ENABLE_N_PORT.OUTSET = TX2_ENABLE_N_PIN;
    8772:	80 e6       	ldi	r24, 0x60	; 96
    8774:	96 e0       	ldi	r25, 0x06	; 6
    8776:	20 e1       	ldi	r18, 0x10	; 16
    8778:	fc 01       	movw	r30, r24
    877a:	25 83       	std	Z+5, r18	; 0x05
				for(i=0; i<ModeParaStruct.tx2_pw; i++);  // sets TX PW
    877c:	19 82       	std	Y+1, r1	; 0x01
    877e:	1a 82       	std	Y+2, r1	; 0x02
    8780:	05 c0       	rjmp	.+10     	; 0x878c <__vector_52+0x124>
    8782:	89 81       	ldd	r24, Y+1	; 0x01
    8784:	9a 81       	ldd	r25, Y+2	; 0x02
    8786:	01 96       	adiw	r24, 0x01	; 1
    8788:	89 83       	std	Y+1, r24	; 0x01
    878a:	9a 83       	std	Y+2, r25	; 0x02
    878c:	20 91 c5 25 	lds	r18, 0x25C5	; 0x8025c5 <ModeParaStruct+0xc>
    8790:	30 91 c6 25 	lds	r19, 0x25C6	; 0x8025c6 <ModeParaStruct+0xd>
    8794:	89 81       	ldd	r24, Y+1	; 0x01
    8796:	9a 81       	ldd	r25, Y+2	; 0x02
    8798:	82 17       	cp	r24, r18
    879a:	93 07       	cpc	r25, r19
    879c:	90 f3       	brcs	.-28     	; 0x8782 <__vector_52+0x11a>
				TX2_ENABLE_N_PORT.OUTCLR = TX2_ENABLE_N_PIN;
    879e:	80 e6       	ldi	r24, 0x60	; 96
    87a0:	96 e0       	ldi	r25, 0x06	; 6
    87a2:	20 e1       	ldi	r18, 0x10	; 16
    87a4:	fc 01       	movw	r30, r24
    87a6:	26 83       	std	Z+6, r18	; 0x06
				for(i=0; i<ModeParaStruct.rx2_holdoff_time/*5*/; i++); // holdoff delay before RX
    87a8:	19 82       	std	Y+1, r1	; 0x01
    87aa:	1a 82       	std	Y+2, r1	; 0x02
    87ac:	05 c0       	rjmp	.+10     	; 0x87b8 <__vector_52+0x150>
    87ae:	89 81       	ldd	r24, Y+1	; 0x01
    87b0:	9a 81       	ldd	r25, Y+2	; 0x02
    87b2:	01 96       	adiw	r24, 0x01	; 1
    87b4:	89 83       	std	Y+1, r24	; 0x01
    87b6:	9a 83       	std	Y+2, r25	; 0x02
    87b8:	20 91 c9 25 	lds	r18, 0x25C9	; 0x8025c9 <ModeParaStruct+0x10>
    87bc:	30 91 ca 25 	lds	r19, 0x25CA	; 0x8025ca <ModeParaStruct+0x11>
    87c0:	89 81       	ldd	r24, Y+1	; 0x01
    87c2:	9a 81       	ldd	r25, Y+2	; 0x02
    87c4:	82 17       	cp	r24, r18
    87c6:	93 07       	cpc	r25, r19
    87c8:	90 f3       	brcs	.-28     	; 0x87ae <__vector_52+0x146>
				RX2_ENABLE_N_PORT.OUTSET = RX2_ENABLE_N_PIN;
    87ca:	80 e8       	ldi	r24, 0x80	; 128
    87cc:	96 e0       	ldi	r25, 0x06	; 6
    87ce:	22 e0       	ldi	r18, 0x02	; 2
    87d0:	fc 01       	movw	r30, r24
    87d2:	25 83       	std	Z+5, r18	; 0x05
				TAG_N_PORT.INT0MASK |= TAG_N_PIN;  // enable RX isr
    87d4:	80 e6       	ldi	r24, 0x60	; 96
    87d6:	96 e0       	ldi	r25, 0x06	; 6
    87d8:	20 e6       	ldi	r18, 0x60	; 96
    87da:	36 e0       	ldi	r19, 0x06	; 6
    87dc:	f9 01       	movw	r30, r18
    87de:	22 85       	ldd	r18, Z+10	; 0x0a
    87e0:	22 60       	ori	r18, 0x02	; 2
    87e2:	fc 01       	movw	r30, r24
    87e4:	22 87       	std	Z+10, r18	; 0x0a
				for(i=0; i<10/*ModeParaStruct.rx2_pw*/; i++);  // sets RX PW
    87e6:	19 82       	std	Y+1, r1	; 0x01
    87e8:	1a 82       	std	Y+2, r1	; 0x02
    87ea:	05 c0       	rjmp	.+10     	; 0x87f6 <__vector_52+0x18e>
    87ec:	89 81       	ldd	r24, Y+1	; 0x01
    87ee:	9a 81       	ldd	r25, Y+2	; 0x02
    87f0:	01 96       	adiw	r24, 0x01	; 1
    87f2:	89 83       	std	Y+1, r24	; 0x01
    87f4:	9a 83       	std	Y+2, r25	; 0x02
    87f6:	89 81       	ldd	r24, Y+1	; 0x01
    87f8:	9a 81       	ldd	r25, Y+2	; 0x02
    87fa:	0a 97       	sbiw	r24, 0x0a	; 10
    87fc:	b8 f3       	brcs	.-18     	; 0x87ec <__vector_52+0x184>
				RX2_ENABLE_N_PORT.OUTCLR = RX2_ENABLE_N_PIN;
    87fe:	80 e8       	ldi	r24, 0x80	; 128
    8800:	96 e0       	ldi	r25, 0x06	; 6
    8802:	22 e0       	ldi	r18, 0x02	; 2
    8804:	fc 01       	movw	r30, r24
    8806:	26 83       	std	Z+6, r18	; 0x06
				TAG_N_PORT.INT0MASK &= (~TAG_N_PIN); // disable RX isr			
    8808:	80 e6       	ldi	r24, 0x60	; 96
    880a:	96 e0       	ldi	r25, 0x06	; 6
    880c:	20 e6       	ldi	r18, 0x60	; 96
    880e:	36 e0       	ldi	r19, 0x06	; 6
    8810:	f9 01       	movw	r30, r18
    8812:	22 85       	ldd	r18, Z+10	; 0x0a
    8814:	2d 7f       	andi	r18, 0xFD	; 253
    8816:	fc 01       	movw	r30, r24
    8818:	22 87       	std	Z+10, r18	; 0x0a
			}
			
			dac_write_data(0);
    881a:	80 e0       	ldi	r24, 0x00	; 0
    881c:	0e 94 f7 07 	call	0xfee	; 0xfee <dac_write_data>
#else
			dac_write_data(1);
#endif
#endif 

			if(gDACIndexLoaded == 0)
    8820:	80 91 74 26 	lds	r24, 0x2674	; 0x802674 <gDACIndexLoaded>
    8824:	88 23       	and	r24, r24
    8826:	a9 f4       	brne	.+42     	; 0x8852 <__vector_52+0x1ea>
			{
				CYCLE_TIMER.CTRLA = TC_CLKSEL_OFF_gc;
    8828:	80 e0       	ldi	r24, 0x00	; 0
    882a:	9a e0       	ldi	r25, 0x0A	; 10
    882c:	fc 01       	movw	r30, r24
    882e:	10 82       	st	Z, r1
			
				vpa_result = PORTA.IN;
    8830:	80 e0       	ldi	r24, 0x00	; 0
    8832:	96 e0       	ldi	r25, 0x06	; 6
    8834:	fc 01       	movw	r30, r24
    8836:	80 85       	ldd	r24, Z+8	; 0x08
    8838:	8b 83       	std	Y+3, r24	; 0x03
				
				// If the VPA monitor signal is low do not start the PWM VPA
				// charging output. There could be an issue with the TX circuit
				// not allowing the VPA to drain off.
				if((vpa_result & (VPA_MAX_PIN)) == VPA_MAX_PIN)
    883a:	8b 81       	ldd	r24, Y+3	; 0x03
    883c:	88 2f       	mov	r24, r24
    883e:	90 e0       	ldi	r25, 0x00	; 0
    8840:	88 70       	andi	r24, 0x08	; 8
    8842:	99 27       	eor	r25, r25
    8844:	89 2b       	or	r24, r25
    8846:	19 f0       	breq	.+6      	; 0x884e <__vector_52+0x1e6>
				{
					pwm_start();
    8848:	0e 94 a0 45 	call	0x8b40	; 0x8b40 <pwm_start>
    884c:	02 c0       	rjmp	.+4      	; 0x8852 <__vector_52+0x1ea>
				}
				else
				{
					pwm_stop();
    884e:	0e 94 c2 45 	call	0x8b84	; 0x8b84 <pwm_stop>
				}
			}		
		
		SET_STATE(STATE_PROCESS);
    8852:	85 e0       	ldi	r24, 0x05	; 5
    8854:	80 93 b3 26 	sts	0x26B3, r24	; 0x8026b3 <gState>
}
    8858:	00 00       	nop
    885a:	23 96       	adiw	r28, 0x03	; 3
    885c:	cd bf       	out	0x3d, r28	; 61
    885e:	de bf       	out	0x3e, r29	; 62
    8860:	df 91       	pop	r29
    8862:	cf 91       	pop	r28
    8864:	ff 91       	pop	r31
    8866:	ef 91       	pop	r30
    8868:	bf 91       	pop	r27
    886a:	af 91       	pop	r26
    886c:	9f 91       	pop	r25
    886e:	8f 91       	pop	r24
    8870:	7f 91       	pop	r23
    8872:	6f 91       	pop	r22
    8874:	5f 91       	pop	r21
    8876:	4f 91       	pop	r20
    8878:	3f 91       	pop	r19
    887a:	2f 91       	pop	r18
    887c:	0f 90       	pop	r0
    887e:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
    8882:	0f 90       	pop	r0
    8884:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
    8888:	0f 90       	pop	r0
    888a:	1f 90       	pop	r1
    888c:	18 95       	reti

0000888e <clearCycleTimer>:


// Clear timer registers for next ISR
static void clearCycleTimer(void)
{
    888e:	cf 93       	push	r28
    8890:	df 93       	push	r29
    8892:	cd b7       	in	r28, 0x3d	; 61
    8894:	de b7       	in	r29, 0x3e	; 62
	CYCLE_TIMER.CTRLA = TC_CLKSEL_OFF_gc;
    8896:	80 e0       	ldi	r24, 0x00	; 0
    8898:	9a e0       	ldi	r25, 0x0A	; 10
    889a:	fc 01       	movw	r30, r24
    889c:	10 82       	st	Z, r1
	CYCLE_TIMER.CTRLB = 0;
    889e:	80 e0       	ldi	r24, 0x00	; 0
    88a0:	9a e0       	ldi	r25, 0x0A	; 10
    88a2:	fc 01       	movw	r30, r24
    88a4:	11 82       	std	Z+1, r1	; 0x01
	CYCLE_TIMER.INTCTRLA = 0;
    88a6:	80 e0       	ldi	r24, 0x00	; 0
    88a8:	9a e0       	ldi	r25, 0x0A	; 10
    88aa:	fc 01       	movw	r30, r24
    88ac:	16 82       	std	Z+6, r1	; 0x06
	CYCLE_TIMER.INTCTRLB = 0;
    88ae:	80 e0       	ldi	r24, 0x00	; 0
    88b0:	9a e0       	ldi	r25, 0x0A	; 10
    88b2:	fc 01       	movw	r30, r24
    88b4:	17 82       	std	Z+7, r1	; 0x07
	CYCLE_TIMER.INTFLAGS = 0xff;
    88b6:	80 e0       	ldi	r24, 0x00	; 0
    88b8:	9a e0       	ldi	r25, 0x0A	; 10
    88ba:	2f ef       	ldi	r18, 0xFF	; 255
    88bc:	fc 01       	movw	r30, r24
    88be:	24 87       	std	Z+12, r18	; 0x0c
	CYCLE_TIMER.CCA = 0xffff;
    88c0:	80 e0       	ldi	r24, 0x00	; 0
    88c2:	9a e0       	ldi	r25, 0x0A	; 10
    88c4:	2f ef       	ldi	r18, 0xFF	; 255
    88c6:	3f ef       	ldi	r19, 0xFF	; 255
    88c8:	fc 01       	movw	r30, r24
    88ca:	20 a7       	std	Z+40, r18	; 0x28
    88cc:	31 a7       	std	Z+41, r19	; 0x29
	
	//CYCLE_TIMER.CCB = 0xffff; //installed for test
	//CYCLE_TIMER.CCC = 0xffff;
	
	CYCLE_TIMER.CNT = 0x00;
    88ce:	80 e0       	ldi	r24, 0x00	; 0
    88d0:	9a e0       	ldi	r25, 0x0A	; 10
    88d2:	fc 01       	movw	r30, r24
    88d4:	10 a2       	std	Z+32, r1	; 0x20
    88d6:	11 a2       	std	Z+33, r1	; 0x21
}
    88d8:	00 00       	nop
    88da:	df 91       	pop	r29
    88dc:	cf 91       	pop	r28
    88de:	08 95       	ret

000088e0 <__vector_10>:
**
** Effected IO/HW: None
**
*/
ISR(TC_INTERLOCK_vect)
{
    88e0:	1f 92       	push	r1
    88e2:	0f 92       	push	r0
    88e4:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
    88e8:	0f 92       	push	r0
    88ea:	11 24       	eor	r1, r1
    88ec:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
    88f0:	0f 92       	push	r0
    88f2:	2f 93       	push	r18
    88f4:	3f 93       	push	r19
    88f6:	4f 93       	push	r20
    88f8:	5f 93       	push	r21
    88fa:	6f 93       	push	r22
    88fc:	7f 93       	push	r23
    88fe:	8f 93       	push	r24
    8900:	9f 93       	push	r25
    8902:	af 93       	push	r26
    8904:	bf 93       	push	r27
    8906:	ef 93       	push	r30
    8908:	ff 93       	push	r31
    890a:	cf 93       	push	r28
    890c:	df 93       	push	r29
    890e:	1f 92       	push	r1
    8910:	cd b7       	in	r28, 0x3d	; 61
    8912:	de b7       	in	r29, 0x3e	; 62
	uint8_t intlk_signal_state = 0;
    8914:	19 82       	std	Y+1, r1	; 0x01
	
	ledOff();
    8916:	0e 94 33 02 	call	0x466	; 0x466 <ledOff>
	sounderOff();
    891a:	0e 94 57 02 	call	0x4ae	; 0x4ae <sounderOff>
	outputOff();	
    891e:	0e 94 75 02 	call	0x4ea	; 0x4ea <outputOff>
	
	// Clear the GPO output for next condition
	processGpoPin(GPO_PRI_SOUND_OUTPUT, GPO_CLEAR);
    8922:	60 e0       	ldi	r22, 0x00	; 0
    8924:	80 e0       	ldi	r24, 0x00	; 0
    8926:	0e 94 2f 37 	call	0x6e5e	; 0x6e5e <processGpoPin>
	processGpoPin(GPO_PRI_NO_SOUND_OUTPUT, GPO_CLEAR);
    892a:	60 e0       	ldi	r22, 0x00	; 0
    892c:	81 e0       	ldi	r24, 0x01	; 1
    892e:	0e 94 2f 37 	call	0x6e5e	; 0x6e5e <processGpoPin>
	processGpoPin(GPO_SEC_OUTPUT, GPO_CLEAR);
    8932:	60 e0       	ldi	r22, 0x00	; 0
    8934:	82 e0       	ldi	r24, 0x02	; 2
    8936:	0e 94 2f 37 	call	0x6e5e	; 0x6e5e <processGpoPin>
	
	TAG_N_PORT.INT0MASK &= (~TAG_N_PIN);
    893a:	80 e6       	ldi	r24, 0x60	; 96
    893c:	96 e0       	ldi	r25, 0x06	; 6
    893e:	20 e6       	ldi	r18, 0x60	; 96
    8940:	36 e0       	ldi	r19, 0x06	; 6
    8942:	f9 01       	movw	r30, r18
    8944:	22 85       	ldd	r18, Z+10	; 0x0a
    8946:	2d 7f       	andi	r18, 0xFD	; 253
    8948:	fc 01       	movw	r30, r24
    894a:	22 87       	std	Z+10, r18	; 0x0a
		
	// Both timers below are stopped when going into sleep
	if(!GPI_mode_change)
    894c:	80 91 08 26 	lds	r24, 0x2608	; 0x802608 <GPI_mode_change>
    8950:	88 23       	and	r24, r24
    8952:	31 f4       	brne	.+12     	; 0x8960 <__vector_10+0x80>
	{
		TxRx_cycle_enable = 0;
    8954:	10 92 07 26 	sts	0x2607, r1	; 0x802607 <TxRx_cycle_enable>
		frame_timer_stop();
    8958:	0e 94 76 45 	call	0x8aec	; 0x8aec <frame_timer_stop>
		closeInterlock();
    895c:	0e 94 37 2b 	call	0x566e	; 0x566e <closeInterlock>
	}
	
	// Disable RX ISR and stop interlock timer
	TAG_N_PORT.INT0MASK &= (~TAG_N_PIN);
    8960:	80 e6       	ldi	r24, 0x60	; 96
    8962:	96 e0       	ldi	r25, 0x06	; 6
    8964:	20 e6       	ldi	r18, 0x60	; 96
    8966:	36 e0       	ldi	r19, 0x06	; 6
    8968:	f9 01       	movw	r30, r18
    896a:	22 85       	ldd	r18, Z+10	; 0x0a
    896c:	2d 7f       	andi	r18, 0xFD	; 253
    896e:	fc 01       	movw	r30, r24
    8970:	22 87       	std	Z+10, r18	; 0x0a
	rtc_interlock_timer_stop();
    8972:	0e 94 1d 46 	call	0x8c3a	; 0x8c3a <rtc_interlock_timer_stop>
	// Reset the Soft Interlock Parameter in case it is timed based
	if(SOFT_INTERLOCK_ENABLE_TIMED == config_parameters.config_soft_interlock)
    8976:	80 91 3b 26 	lds	r24, 0x263B	; 0x80263b <config_parameters+0x32>
    897a:	90 91 3c 26 	lds	r25, 0x263C	; 0x80263c <config_parameters+0x33>
    897e:	02 97       	sbiw	r24, 0x02	; 2
    8980:	21 f4       	brne	.+8      	; 0x898a <__vector_10+0xaa>
	{
		config_parameters.config_soft_interlock = SOFT_INTERLOCK_DISABLE;
    8982:	10 92 3b 26 	sts	0x263B, r1	; 0x80263b <config_parameters+0x32>
    8986:	10 92 3c 26 	sts	0x263C, r1	; 0x80263c <config_parameters+0x33>
	}

	// For the forced deactivation feature if the Deactivation Mode is either Verify
	// or Mode 4, the mode was changed to allow the high power needed to deactivate
	// a tag. This set the mode back to the intended mode.
	if(GPI_mode_change)
    898a:	80 91 08 26 	lds	r24, 0x2608	; 0x802608 <GPI_mode_change>
    898e:	88 23       	and	r24, r24
    8990:	09 f4       	brne	.+2      	; 0x8994 <__vector_10+0xb4>
    8992:	41 c0       	rjmp	.+130    	; 0x8a16 <__vector_10+0x136>
	{
		GPI_mode_change = 0;
    8994:	10 92 08 26 	sts	0x2608, r1	; 0x802608 <GPI_mode_change>
		if (DEACT_MODE4 ==config_parameters.mode_ind )  //change for sending deactivation message
    8998:	80 91 25 26 	lds	r24, 0x2625	; 0x802625 <config_parameters+0x1c>
    899c:	90 91 26 26 	lds	r25, 0x2626	; 0x802626 <config_parameters+0x1d>
    89a0:	89 2b       	or	r24, r25
    89a2:	49 f4       	brne	.+18     	; 0x89b6 <__vector_10+0xd6>
		{
			setDeactMode(DEACT_VERIFY, config_parameters.enable_tx_2);
    89a4:	80 91 11 26 	lds	r24, 0x2611	; 0x802611 <config_parameters+0x8>
    89a8:	90 91 12 26 	lds	r25, 0x2612	; 0x802612 <config_parameters+0x9>
    89ac:	68 2f       	mov	r22, r24
    89ae:	83 e0       	ldi	r24, 0x03	; 3
    89b0:	0e 94 b9 26 	call	0x4d72	; 0x4d72 <setDeactMode>
    89b4:	0c c0       	rjmp	.+24     	; 0x89ce <__vector_10+0xee>
		}
		else
		{
			setDeactMode(config_parameters.mode_ind, config_parameters.enable_tx_2);
    89b6:	80 91 11 26 	lds	r24, 0x2611	; 0x802611 <config_parameters+0x8>
    89ba:	90 91 12 26 	lds	r25, 0x2612	; 0x802612 <config_parameters+0x9>
    89be:	28 2f       	mov	r18, r24
    89c0:	80 91 25 26 	lds	r24, 0x2625	; 0x802625 <config_parameters+0x1c>
    89c4:	90 91 26 26 	lds	r25, 0x2626	; 0x802626 <config_parameters+0x1d>
    89c8:	62 2f       	mov	r22, r18
    89ca:	0e 94 b9 26 	call	0x4d72	; 0x4d72 <setDeactMode>
		//setDeactMode(config_parameters.mode_ind, config_parameters.enable_tx_2);
		
		// need to turn on the blue LED for the condition of verify mode
		// interlock enabled and interlock pin grounded. 
		// veriify mode should be runnin after this condition.
		if(config_parameters.mode_ind == DEACT_VERIFY)
    89ce:	80 91 25 26 	lds	r24, 0x2625	; 0x802625 <config_parameters+0x1c>
    89d2:	90 91 26 26 	lds	r25, 0x2626	; 0x802626 <config_parameters+0x1d>
    89d6:	03 97       	sbiw	r24, 0x03	; 3
    89d8:	11 f4       	brne	.+4      	; 0x89de <__vector_10+0xfe>
		{
			ledBlueOn();
    89da:	0e 94 d7 01 	call	0x3ae	; 0x3ae <ledBlueOn>
		}
		
		// Check to see if the interlock is enabled and the pin is in non-active
		// state (pin high). If this is the case stop the disable TX/RX cycles
		// and close interlock indication.
		intlk_signal_state = PORTE.IN;
    89de:	80 e8       	ldi	r24, 0x80	; 128
    89e0:	96 e0       	ldi	r25, 0x06	; 6
    89e2:	fc 01       	movw	r30, r24
    89e4:	80 85       	ldd	r24, Z+8	; 0x08
    89e6:	89 83       	std	Y+1, r24	; 0x01
		if((config_parameters.intlk_enable) &&
    89e8:	80 91 23 26 	lds	r24, 0x2623	; 0x802623 <config_parameters+0x1a>
    89ec:	90 91 24 26 	lds	r25, 0x2624	; 0x802624 <config_parameters+0x1b>
    89f0:	89 2b       	or	r24, r25
    89f2:	89 f0       	breq	.+34     	; 0x8a16 <__vector_10+0x136>
		(((intlk_signal_state & (INTERLOCK_PIN)) == INTERLOCK_PIN) &&
    89f4:	89 81       	ldd	r24, Y+1	; 0x01
    89f6:	88 2f       	mov	r24, r24
    89f8:	90 e0       	ldi	r25, 0x00	; 0
    89fa:	84 70       	andi	r24, 0x04	; 4
    89fc:	99 27       	eor	r25, r25
		
		// Check to see if the interlock is enabled and the pin is in non-active
		// state (pin high). If this is the case stop the disable TX/RX cycles
		// and close interlock indication.
		intlk_signal_state = PORTE.IN;
		if((config_parameters.intlk_enable) &&
    89fe:	89 2b       	or	r24, r25
    8a00:	51 f0       	breq	.+20     	; 0x8a16 <__vector_10+0x136>
		(((intlk_signal_state & (INTERLOCK_PIN)) == INTERLOCK_PIN) &&
		( SOFT_INTERLOCK_DISABLE == config_parameters.config_soft_interlock) ))
    8a02:	80 91 3b 26 	lds	r24, 0x263B	; 0x80263b <config_parameters+0x32>
    8a06:	90 91 3c 26 	lds	r25, 0x263C	; 0x80263c <config_parameters+0x33>
		// Check to see if the interlock is enabled and the pin is in non-active
		// state (pin high). If this is the case stop the disable TX/RX cycles
		// and close interlock indication.
		intlk_signal_state = PORTE.IN;
		if((config_parameters.intlk_enable) &&
		(((intlk_signal_state & (INTERLOCK_PIN)) == INTERLOCK_PIN) &&
    8a0a:	89 2b       	or	r24, r25
    8a0c:	21 f4       	brne	.+8      	; 0x8a16 <__vector_10+0x136>
		( SOFT_INTERLOCK_DISABLE == config_parameters.config_soft_interlock) ))
		{
			frame_timer_stop();
    8a0e:	0e 94 76 45 	call	0x8aec	; 0x8aec <frame_timer_stop>
			closeInterlock();
    8a12:	0e 94 37 2b 	call	0x566e	; 0x566e <closeInterlock>
		}
	}

	frame_counter_flag = 0;
    8a16:	10 92 fb 25 	sts	0x25FB, r1	; 0x8025fb <frame_counter_flag>
    8a1a:	10 92 fc 25 	sts	0x25FC, r1	; 0x8025fc <frame_counter_flag+0x1>
    8a1e:	10 92 fd 25 	sts	0x25FD, r1	; 0x8025fd <frame_counter_flag+0x2>
    8a22:	10 92 fe 25 	sts	0x25FE, r1	; 0x8025fe <frame_counter_flag+0x3>
	pri_frame_counter_flag = 0;
    8a26:	10 92 ff 25 	sts	0x25FF, r1	; 0x8025ff <pri_frame_counter_flag>
    8a2a:	10 92 00 26 	sts	0x2600, r1	; 0x802600 <pri_frame_counter_flag+0x1>
    8a2e:	10 92 01 26 	sts	0x2601, r1	; 0x802601 <pri_frame_counter_flag+0x2>
    8a32:	10 92 02 26 	sts	0x2602, r1	; 0x802602 <pri_frame_counter_flag+0x3>
	sec_frame_counter_flag = 0;
    8a36:	10 92 03 26 	sts	0x2603, r1	; 0x802603 <sec_frame_counter_flag>
    8a3a:	10 92 04 26 	sts	0x2604, r1	; 0x802604 <sec_frame_counter_flag+0x1>
    8a3e:	10 92 05 26 	sts	0x2605, r1	; 0x802605 <sec_frame_counter_flag+0x2>
    8a42:	10 92 06 26 	sts	0x2606, r1	; 0x802606 <sec_frame_counter_flag+0x3>
#endif

#if HALFNON
	SET_STATE(STATE_SLEEP); 
#else
	SET_STATE(STATE_PROCESS);
    8a46:	85 e0       	ldi	r24, 0x05	; 5
    8a48:	80 93 b3 26 	sts	0x26B3, r24	; 0x8026b3 <gState>
#endif
}
    8a4c:	00 00       	nop
    8a4e:	0f 90       	pop	r0
    8a50:	df 91       	pop	r29
    8a52:	cf 91       	pop	r28
    8a54:	ff 91       	pop	r31
    8a56:	ef 91       	pop	r30
    8a58:	bf 91       	pop	r27
    8a5a:	af 91       	pop	r26
    8a5c:	9f 91       	pop	r25
    8a5e:	8f 91       	pop	r24
    8a60:	7f 91       	pop	r23
    8a62:	6f 91       	pop	r22
    8a64:	5f 91       	pop	r21
    8a66:	4f 91       	pop	r20
    8a68:	3f 91       	pop	r19
    8a6a:	2f 91       	pop	r18
    8a6c:	0f 90       	pop	r0
    8a6e:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
    8a72:	0f 90       	pop	r0
    8a74:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
    8a78:	0f 90       	pop	r0
    8a7a:	1f 90       	pop	r1
    8a7c:	18 95       	reti

00008a7e <frame_timer_init>:

// Initialize the frame timer for either 144 or 10 Hz frame rate. This is determined 
// by the DMS user.
void frame_timer_init(uint16_t timer_value, uint8_t clock_div)
{
    8a7e:	cf 93       	push	r28
    8a80:	df 93       	push	r29
    8a82:	00 d0       	rcall	.+0      	; 0x8a84 <frame_timer_init+0x6>
    8a84:	1f 92       	push	r1
    8a86:	cd b7       	in	r28, 0x3d	; 61
    8a88:	de b7       	in	r29, 0x3e	; 62
    8a8a:	89 83       	std	Y+1, r24	; 0x01
    8a8c:	9a 83       	std	Y+2, r25	; 0x02
    8a8e:	6b 83       	std	Y+3, r22	; 0x03
	frame_timer_div = clock_div;
    8a90:	8b 81       	ldd	r24, Y+3	; 0x03
    8a92:	80 93 b1 22 	sts	0x22B1, r24	; 0x8022b1 <frame_timer_div>
	
	// set FRAME_TIMER period to 43260 --> (1/2400000) * 4 * 41667 = 6.9445 msec (~ 144 Hz)
	FRAME_TIMER.PER = timer_value;
    8a96:	80 e4       	ldi	r24, 0x40	; 64
    8a98:	98 e0       	ldi	r25, 0x08	; 8
    8a9a:	29 81       	ldd	r18, Y+1	; 0x01
    8a9c:	3a 81       	ldd	r19, Y+2	; 0x02
    8a9e:	fc 01       	movw	r30, r24
    8aa0:	26 a3       	std	Z+38, r18	; 0x26
    8aa2:	37 a3       	std	Z+39, r19	; 0x27
	
	// zero the count value
	FRAME_TIMER.CNT = 0x00;
    8aa4:	80 e4       	ldi	r24, 0x40	; 64
    8aa6:	98 e0       	ldi	r25, 0x08	; 8
    8aa8:	fc 01       	movw	r30, r24
    8aaa:	10 a2       	std	Z+32, r1	; 0x20
    8aac:	11 a2       	std	Z+33, r1	; 0x21
	
	// set to normal counter mode
	FRAME_TIMER.CTRLB = (TC_WGMODE_NORMAL_gc);
    8aae:	80 e4       	ldi	r24, 0x40	; 64
    8ab0:	98 e0       	ldi	r25, 0x08	; 8
    8ab2:	fc 01       	movw	r30, r24
    8ab4:	11 82       	std	Z+1, r1	; 0x01
	
	// enable the overflow interrupt with HI priority
	FRAME_TIMER.INTCTRLA = TC_OVFINTLVL_HI_gc;
    8ab6:	80 e4       	ldi	r24, 0x40	; 64
    8ab8:	98 e0       	ldi	r25, 0x08	; 8
    8aba:	23 e0       	ldi	r18, 0x03	; 3
    8abc:	fc 01       	movw	r30, r24
    8abe:	26 83       	std	Z+6, r18	; 0x06
	// Changed during testing because it maybe effecting the cycle timer
	//FRAME_TIMER.INTCTRLA = TC_OVFINTLVL_LO_gc;
}
    8ac0:	00 00       	nop
    8ac2:	23 96       	adiw	r28, 0x03	; 3
    8ac4:	cd bf       	out	0x3d, r28	; 61
    8ac6:	de bf       	out	0x3e, r29	; 62
    8ac8:	df 91       	pop	r29
    8aca:	cf 91       	pop	r28
    8acc:	08 95       	ret

00008ace <frame_timer_start>:

// Start TX/RX cycles
void frame_timer_start(void)
{
    8ace:	cf 93       	push	r28
    8ad0:	df 93       	push	r29
    8ad2:	cd b7       	in	r28, 0x3d	; 61
    8ad4:	de b7       	in	r29, 0x3e	; 62
#if ENABLE_WD_TICKLE
	WDT_Reset();
    8ad6:	a8 95       	wdr
#endif
	// start FRAME_TIMER by enabling the prescaler
	FRAME_TIMER.CTRLA = frame_timer_div;
    8ad8:	80 e4       	ldi	r24, 0x40	; 64
    8ada:	98 e0       	ldi	r25, 0x08	; 8
    8adc:	20 91 b1 22 	lds	r18, 0x22B1	; 0x8022b1 <frame_timer_div>
    8ae0:	fc 01       	movw	r30, r24
    8ae2:	20 83       	st	Z, r18
	//FRAME_TIMER.CTRLA = TC_CLKSEL_DIV64_gc; //for testing 10 Hz frame rate
}
    8ae4:	00 00       	nop
    8ae6:	df 91       	pop	r29
    8ae8:	cf 91       	pop	r28
    8aea:	08 95       	ret

00008aec <frame_timer_stop>:

// Stop TX/RX cycles
void frame_timer_stop(void)
{
    8aec:	cf 93       	push	r28
    8aee:	df 93       	push	r29
    8af0:	cd b7       	in	r28, 0x3d	; 61
    8af2:	de b7       	in	r29, 0x3e	; 62
	// stop FRAME_TIMER by disabling the clock
	FRAME_TIMER.CTRLA = TC_CLKSEL_OFF_gc;
    8af4:	80 e4       	ldi	r24, 0x40	; 64
    8af6:	98 e0       	ldi	r25, 0x08	; 8
    8af8:	fc 01       	movw	r30, r24
    8afa:	10 82       	st	Z, r1
	
	// zero the count value
	FRAME_TIMER.CNT = 0x00;
    8afc:	80 e4       	ldi	r24, 0x40	; 64
    8afe:	98 e0       	ldi	r25, 0x08	; 8
    8b00:	fc 01       	movw	r30, r24
    8b02:	10 a2       	std	Z+32, r1	; 0x20
    8b04:	11 a2       	std	Z+33, r1	; 0x21
}
    8b06:	00 00       	nop
    8b08:	df 91       	pop	r29
    8b0a:	cf 91       	pop	r28
    8b0c:	08 95       	ret

00008b0e <pwm_init>:

// Setup the frequency and duty cycle for the PWM used to charge the VPA rail voltage.
void pwm_init(void)
{
    8b0e:	cf 93       	push	r28
    8b10:	df 93       	push	r29
    8b12:	cd b7       	in	r28, 0x3d	; 61
    8b14:	de b7       	in	r29, 0x3e	; 62
	// set PWM timer period for 500 KHz SS PWM --> (1/F_CPU) * PRESCALER * ((F_CPU / 500000) - 1 = PWM_PERIOD
	PWM_TIMER.PER = PWM_PERIOD;
    8b16:	80 e0       	ldi	r24, 0x00	; 0
    8b18:	98 e0       	ldi	r25, 0x08	; 8
    8b1a:	2e eb       	ldi	r18, 0xBE	; 190
    8b1c:	30 e0       	ldi	r19, 0x00	; 0
    8b1e:	fc 01       	movw	r30, r24
    8b20:	26 a3       	std	Z+38, r18	; 0x26
    8b22:	37 a3       	std	Z+39, r19	; 0x27
	
	// zero the count
	PWM_TIMER.CNT = 0x0000;
    8b24:	80 e0       	ldi	r24, 0x00	; 0
    8b26:	98 e0       	ldi	r25, 0x08	; 8
    8b28:	fc 01       	movw	r30, r24
    8b2a:	10 a2       	std	Z+32, r1	; 0x20
    8b2c:	11 a2       	std	Z+33, r1	; 0x21
	
	// set PWM_TIMER for single-slop PWM mode and enable compare channel A
	PWM_TIMER.CTRLB = (TC_WGMODE_SS_gc | TC0_CCAEN_bm);
    8b2e:	80 e0       	ldi	r24, 0x00	; 0
    8b30:	98 e0       	ldi	r25, 0x08	; 8
    8b32:	23 e1       	ldi	r18, 0x13	; 19
    8b34:	fc 01       	movw	r30, r24
    8b36:	21 83       	std	Z+1, r18	; 0x01
}
    8b38:	00 00       	nop
    8b3a:	df 91       	pop	r29
    8b3c:	cf 91       	pop	r28
    8b3e:	08 95       	ret

00008b40 <pwm_start>:

// Start the PWM used to charge the VPA rail voltage. The duty cycle is selected 
// according to the level of the VPA voltage set by the DMS user.
void pwm_start(void)
{
    8b40:	cf 93       	push	r28
    8b42:	df 93       	push	r29
    8b44:	cd b7       	in	r28, 0x3d	; 61
    8b46:	de b7       	in	r29, 0x3e	; 62
	// If VPA setting is not zero start the PWM and start charging rail, if zero
	// may sure the PWM never turn on
	if(VPA_value != 0)
    8b48:	80 91 d2 25 	lds	r24, 0x25D2	; 0x8025d2 <VPA_value>
    8b4c:	88 23       	and	r24, r24
    8b4e:	a1 f0       	breq	.+40     	; 0x8b78 <pwm_start+0x38>
	{		
		// duty cycle changes with different VPA settings, set PWM pin as output
		// and start PWM_TIMER by enabling the clock prescaler
		PWM_TIMER.CCA = pwm_duty_value;
    8b50:	80 e0       	ldi	r24, 0x00	; 0
    8b52:	98 e0       	ldi	r25, 0x08	; 8
    8b54:	20 91 a7 22 	lds	r18, 0x22A7	; 0x8022a7 <pwm_duty_value>
    8b58:	30 91 a8 22 	lds	r19, 0x22A8	; 0x8022a8 <pwm_duty_value+0x1>
    8b5c:	fc 01       	movw	r30, r24
    8b5e:	20 a7       	std	Z+40, r18	; 0x28
    8b60:	31 a7       	std	Z+41, r19	; 0x29
		PWM_PORT.DIRSET = PWM_OUT;
    8b62:	80 e4       	ldi	r24, 0x40	; 64
    8b64:	96 e0       	ldi	r25, 0x06	; 6
    8b66:	21 e0       	ldi	r18, 0x01	; 1
    8b68:	fc 01       	movw	r30, r24
    8b6a:	21 83       	std	Z+1, r18	; 0x01
		PWM_TIMER.CTRLA = TC_CLKSEL_DIV1_gc;
    8b6c:	80 e0       	ldi	r24, 0x00	; 0
    8b6e:	98 e0       	ldi	r25, 0x08	; 8
    8b70:	21 e0       	ldi	r18, 0x01	; 1
    8b72:	fc 01       	movw	r30, r24
    8b74:	20 83       	st	Z, r18
	}
	else  // VPA setting is zero
	{
		pwm_stop();
	}
}
    8b76:	02 c0       	rjmp	.+4      	; 0x8b7c <pwm_start+0x3c>
		PWM_PORT.DIRSET = PWM_OUT;
		PWM_TIMER.CTRLA = TC_CLKSEL_DIV1_gc;
	}
	else  // VPA setting is zero
	{
		pwm_stop();
    8b78:	0e 94 c2 45 	call	0x8b84	; 0x8b84 <pwm_stop>
	}
}
    8b7c:	00 00       	nop
    8b7e:	df 91       	pop	r29
    8b80:	cf 91       	pop	r28
    8b82:	08 95       	ret

00008b84 <pwm_stop>:

// Stop charging the VPA rail
void pwm_stop(void)
{
    8b84:	cf 93       	push	r28
    8b86:	df 93       	push	r29
    8b88:	cd b7       	in	r28, 0x3d	; 61
    8b8a:	de b7       	in	r29, 0x3e	; 62
	// stop PWM_TIMER by disabling the clock
	PWM_TIMER.CTRLA = TC_CLKSEL_OFF_gc;
    8b8c:	80 e0       	ldi	r24, 0x00	; 0
    8b8e:	98 e0       	ldi	r25, 0x08	; 8
    8b90:	fc 01       	movw	r30, r24
    8b92:	10 82       	st	Z, r1
	
	// set PWM pin low
	PWM_PORT.DIRCLR = PWM_OUT;
    8b94:	80 e4       	ldi	r24, 0x40	; 64
    8b96:	96 e0       	ldi	r25, 0x06	; 6
    8b98:	21 e0       	ldi	r18, 0x01	; 1
    8b9a:	fc 01       	movw	r30, r24
    8b9c:	22 83       	std	Z+2, r18	; 0x02
	
	// zero the count value
	PWM_TIMER.CNT = 0x00;
    8b9e:	80 e0       	ldi	r24, 0x00	; 0
    8ba0:	98 e0       	ldi	r25, 0x08	; 8
    8ba2:	fc 01       	movw	r30, r24
    8ba4:	10 a2       	std	Z+32, r1	; 0x20
    8ba6:	11 a2       	std	Z+33, r1	; 0x21
	
}
    8ba8:	00 00       	nop
    8baa:	df 91       	pop	r29
    8bac:	cf 91       	pop	r28
    8bae:	08 95       	ret

00008bb0 <rtc_interlock_timer_init>:
// Sandeep Modified the rtc init function to get the usage type
// usage indicate if it is being used for Interlock or DMS timing
// both use different clock_div and timer values
// Imp : We may have to adjust the timings for the DMS clock to increase the time out
void rtc_interlock_timer_init(uint16_t timer_value, uint8_t clock_div, uint8_t usage)
{
    8bb0:	cf 93       	push	r28
    8bb2:	df 93       	push	r29
    8bb4:	00 d0       	rcall	.+0      	; 0x8bb6 <rtc_interlock_timer_init+0x6>
    8bb6:	00 d0       	rcall	.+0      	; 0x8bb8 <rtc_interlock_timer_init+0x8>
    8bb8:	cd b7       	in	r28, 0x3d	; 61
    8bba:	de b7       	in	r29, 0x3e	; 62
    8bbc:	89 83       	std	Y+1, r24	; 0x01
    8bbe:	9a 83       	std	Y+2, r25	; 0x02
    8bc0:	6b 83       	std	Y+3, r22	; 0x03
    8bc2:	4c 83       	std	Y+4, r20	; 0x04
	interlock_timer_div = clock_div;
    8bc4:	8b 81       	ldd	r24, Y+3	; 0x03
    8bc6:	80 93 b2 22 	sts	0x22B2, r24	; 0x8022b2 <interlock_timer_div>
	INTERLOCK_TIMER.PER = timer_value;
    8bca:	80 e0       	ldi	r24, 0x00	; 0
    8bcc:	94 e0       	ldi	r25, 0x04	; 4
    8bce:	29 81       	ldd	r18, Y+1	; 0x01
    8bd0:	3a 81       	ldd	r19, Y+2	; 0x02
    8bd2:	fc 01       	movw	r30, r24
    8bd4:	22 87       	std	Z+10, r18	; 0x0a
    8bd6:	33 87       	std	Z+11, r19	; 0x0b
	
	// zero the count value
	INTERLOCK_TIMER.CNT = 0x00;
    8bd8:	80 e0       	ldi	r24, 0x00	; 0
    8bda:	94 e0       	ldi	r25, 0x04	; 4
    8bdc:	fc 01       	movw	r30, r24
    8bde:	10 86       	std	Z+8, r1	; 0x08
    8be0:	11 86       	std	Z+9, r1	; 0x09
	if ( INTERLOCK_USAGE == usage)
    8be2:	8c 81       	ldd	r24, Y+4	; 0x04
    8be4:	88 23       	and	r24, r24
    8be6:	31 f4       	brne	.+12     	; 0x8bf4 <rtc_interlock_timer_init+0x44>
	{
	
#if SINGLE_SHOT
		// enable the overflow interrupt with LO priority
		INTERLOCK_TIMER.INTCTRL = RTC_OVFINTLVL_HI_gc;
    8be8:	80 e0       	ldi	r24, 0x00	; 0
    8bea:	94 e0       	ldi	r25, 0x04	; 4
    8bec:	23 e0       	ldi	r18, 0x03	; 3
    8bee:	fc 01       	movw	r30, r24
    8bf0:	22 83       	std	Z+2, r18	; 0x02
	else
	{
		// disable the overflow interrupt with LO priority
		INTERLOCK_TIMER.INTCTRL = RTC_OVFINTLVL_OFF_gc;
	}
}
    8bf2:	04 c0       	rjmp	.+8      	; 0x8bfc <rtc_interlock_timer_init+0x4c>

	}
	else
	{
		// disable the overflow interrupt with LO priority
		INTERLOCK_TIMER.INTCTRL = RTC_OVFINTLVL_OFF_gc;
    8bf4:	80 e0       	ldi	r24, 0x00	; 0
    8bf6:	94 e0       	ldi	r25, 0x04	; 4
    8bf8:	fc 01       	movw	r30, r24
    8bfa:	12 82       	std	Z+2, r1	; 0x02
	}
}
    8bfc:	00 00       	nop
    8bfe:	24 96       	adiw	r28, 0x04	; 4
    8c00:	cd bf       	out	0x3d, r28	; 61
    8c02:	de bf       	out	0x3e, r29	; 62
    8c04:	df 91       	pop	r29
    8c06:	cf 91       	pop	r28
    8c08:	08 95       	ret

00008c0a <rtc_interlock_timer_start>:
// Sandeep
// Start the RTC timer after the interlock signal reverts back to the 
// non-active state. Care must be taken when setting the RTC registers
// so a check is needed.
void rtc_interlock_timer_start(void)
{
    8c0a:	cf 93       	push	r28
    8c0c:	df 93       	push	r29
    8c0e:	cd b7       	in	r28, 0x3d	; 61
    8c10:	de b7       	in	r29, 0x3e	; 62
	do
	{
		// Wait until RTC is not busy.
	} while ( INTERLOCK_TIMER.STATUS & RTC_SYNCBUSY_bm );
    8c12:	80 e0       	ldi	r24, 0x00	; 0
    8c14:	94 e0       	ldi	r25, 0x04	; 4
    8c16:	fc 01       	movw	r30, r24
    8c18:	81 81       	ldd	r24, Z+1	; 0x01
    8c1a:	88 2f       	mov	r24, r24
    8c1c:	90 e0       	ldi	r25, 0x00	; 0
    8c1e:	81 70       	andi	r24, 0x01	; 1
    8c20:	99 27       	eor	r25, r25
    8c22:	89 2b       	or	r24, r25
    8c24:	b1 f7       	brne	.-20     	; 0x8c12 <rtc_interlock_timer_start+0x8>
	
	// start FRAME_TIMER by enabling the prescaler
	INTERLOCK_TIMER.CTRL =  interlock_timer_div;
    8c26:	80 e0       	ldi	r24, 0x00	; 0
    8c28:	94 e0       	ldi	r25, 0x04	; 4
    8c2a:	20 91 b2 22 	lds	r18, 0x22B2	; 0x8022b2 <interlock_timer_div>
    8c2e:	fc 01       	movw	r30, r24
    8c30:	20 83       	st	Z, r18
}
    8c32:	00 00       	nop
    8c34:	df 91       	pop	r29
    8c36:	cf 91       	pop	r28
    8c38:	08 95       	ret

00008c3a <rtc_interlock_timer_stop>:

// Sandeep
// Stop the RTC timer.
void rtc_interlock_timer_stop(void)
{
    8c3a:	cf 93       	push	r28
    8c3c:	df 93       	push	r29
    8c3e:	cd b7       	in	r28, 0x3d	; 61
    8c40:	de b7       	in	r29, 0x3e	; 62
	do
	{
		// Wait until RTC is not busy.
	} while ( INTERLOCK_TIMER.STATUS & RTC_SYNCBUSY_bm );
    8c42:	80 e0       	ldi	r24, 0x00	; 0
    8c44:	94 e0       	ldi	r25, 0x04	; 4
    8c46:	fc 01       	movw	r30, r24
    8c48:	81 81       	ldd	r24, Z+1	; 0x01
    8c4a:	88 2f       	mov	r24, r24
    8c4c:	90 e0       	ldi	r25, 0x00	; 0
    8c4e:	81 70       	andi	r24, 0x01	; 1
    8c50:	99 27       	eor	r25, r25
    8c52:	89 2b       	or	r24, r25
    8c54:	b1 f7       	brne	.-20     	; 0x8c42 <rtc_interlock_timer_stop+0x8>
	
	// stop CYCLE_TIMER by disabling the clock
	INTERLOCK_TIMER.CTRL = RTC_PRESCALER_OFF_gc;
    8c56:	80 e0       	ldi	r24, 0x00	; 0
    8c58:	94 e0       	ldi	r25, 0x04	; 4
    8c5a:	fc 01       	movw	r30, r24
    8c5c:	10 82       	st	Z, r1
	
	// zero the count value
	INTERLOCK_TIMER.CNT = 0x00;
    8c5e:	80 e0       	ldi	r24, 0x00	; 0
    8c60:	94 e0       	ldi	r25, 0x04	; 4
    8c62:	fc 01       	movw	r30, r24
    8c64:	10 86       	std	Z+8, r1	; 0x08
    8c66:	11 86       	std	Z+9, r1	; 0x09
}
    8c68:	00 00       	nop
    8c6a:	df 91       	pop	r29
    8c6c:	cf 91       	pop	r28
    8c6e:	08 95       	ret

00008c70 <ccp_write_io>:
#include <avr/io.h>
#include "util.h"

// assembly routine to write the CCP register
void ccp_write_io(volatile uint8_t *addr, uint8_t value)
{
    8c70:	0f 93       	push	r16
    8c72:	cf 93       	push	r28
    8c74:	df 93       	push	r29
    8c76:	cd b7       	in	r28, 0x3d	; 61
    8c78:	de b7       	in	r29, 0x3e	; 62
    8c7a:	25 97       	sbiw	r28, 0x05	; 5
    8c7c:	cd bf       	out	0x3d, r28	; 61
    8c7e:	de bf       	out	0x3e, r29	; 62
    8c80:	8b 83       	std	Y+3, r24	; 0x03
    8c82:	9c 83       	std	Y+4, r25	; 0x04
    8c84:	6d 83       	std	Y+5, r22	; 0x05
	volatile uint8_t * tmpAddr = addr;
    8c86:	8b 81       	ldd	r24, Y+3	; 0x03
    8c88:	9c 81       	ldd	r25, Y+4	; 0x04
    8c8a:	89 83       	std	Y+1, r24	; 0x01
    8c8c:	9a 83       	std	Y+2, r25	; 0x02
	
	asm volatile(
    8c8e:	89 81       	ldd	r24, Y+1	; 0x01
    8c90:	9a 81       	ldd	r25, Y+2	; 0x02
    8c92:	2d 81       	ldd	r18, Y+5	; 0x05
    8c94:	fc 01       	movw	r30, r24
    8c96:	08 ed       	ldi	r16, 0xD8	; 216
    8c98:	04 bf       	out	0x34, r16	; 52
    8c9a:	20 83       	st	Z, r18
	"out %3,      r16"   "\n\t"
	"st Z,        %1"           "\n\t"
	:
	: "r" (tmpAddr), "r" (value), "M" (CCP_IOREG_gc), "i" (&CCP)
	: "r16", "r30", "r31");
}
    8c9c:	00 00       	nop
    8c9e:	25 96       	adiw	r28, 0x05	; 5
    8ca0:	cd bf       	out	0x3d, r28	; 61
    8ca2:	de bf       	out	0x3e, r29	; 62
    8ca4:	df 91       	pop	r29
    8ca6:	cf 91       	pop	r28
    8ca8:	0f 91       	pop	r16
    8caa:	08 95       	ret

00008cac <nvm_read_byte>:
# error Unknown assembler
#endif

PUBLIC_FUNCTION(nvm_read_byte)
#if defined(__GNUC__)
	lds r20, NVM_CMD          ; Store NVM command register
    8cac:	40 91 ca 01 	lds	r20, 0x01CA	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
	mov ZL, r22               ; Load byte index into low byte of Z.
    8cb0:	e6 2f       	mov	r30, r22
	mov ZH, r23               ; Load high byte into Z.
    8cb2:	f7 2f       	mov	r31, r23
	sts NVM_CMD, r24          ; Load prepared command into NVM Command register.
    8cb4:	80 93 ca 01 	sts	0x01CA, r24	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
	lpm r24, Z                ; Perform an LPM to read out byte
    8cb8:	84 91       	lpm	r24, Z
	sts NVM_CMD, r20          ; Restore NVM command register
    8cba:	40 93 ca 01 	sts	0x01CA, r20	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
	sts NVM_CMD, r16          ; Load prepared command into NVM Command register.
	lpm r16, Z                ; Perform an LPM to read out byte
	sts NVM_CMD, r20          ; Restore NVM command register
#endif

	ret
    8cbe:	08 95       	ret

00008cc0 <setDefaultValues>:

//uint8_t write_config_eeprom = 0;

// Set the default vale for the config parameters
void setDefaultValues(void)
{
    8cc0:	cf 93       	push	r28
    8cc2:	df 93       	push	r29
    8cc4:	cd b7       	in	r28, 0x3d	; 61
    8cc6:	de b7       	in	r29, 0x3e	; 62
	// clear the memory of EEPROM with 0xFF since we want to re tune if we set every thing to default
	//nvm_eeprom_write_byte(EEPROM_ZIRCON_RESET_STORE, 0xFF);

	// As of now all default values are presumed to be zero except for the values below.
	// values below will be written to eeprom explicitly.
	memset(&config_parameters,0,sizeof(config_parameters));
    8cc8:	46 e3       	ldi	r20, 0x36	; 54
    8cca:	50 e0       	ldi	r21, 0x00	; 0
    8ccc:	60 e0       	ldi	r22, 0x00	; 0
    8cce:	70 e0       	ldi	r23, 0x00	; 0
    8cd0:	89 e0       	ldi	r24, 0x09	; 9
    8cd2:	96 e2       	ldi	r25, 0x26	; 38
    8cd4:	0e 94 57 51 	call	0xa2ae	; 0xa2ae <memset>
	
	// the size of the data is EEPROM_ZIRCON_CONFIG_END
	nvm_eeprom_erase_and_write_buffer(EEPROM_ZIRCON_CONFIG_CRC, &config_parameters, EEPROM_ZIRCON_CONFIG_END );
    8cd8:	44 e2       	ldi	r20, 0x24	; 36
    8cda:	50 e0       	ldi	r21, 0x00	; 0
    8cdc:	69 e0       	ldi	r22, 0x09	; 9
    8cde:	76 e2       	ldi	r23, 0x26	; 38
    8ce0:	80 e0       	ldi	r24, 0x00	; 0
    8ce2:	90 e0       	ldi	r25, 0x00	; 0
    8ce4:	0e 94 ca 39 	call	0x7394	; 0x7394 <nvm_eeprom_erase_and_write_buffer>
	
	// Read configuration from dip switches and/or EEprom
	readDipSwitch();
    8ce8:	0e 94 04 47 	call	0x8e08	; 0x8e08 <readDipSwitch>

	// non-zero default values
	config_parameters.ant_tune_relays = DEFAULT_ANT_RELAYS;  // 0X19 set for first tag band and CP9 pad
    8cec:	89 e1       	ldi	r24, 0x19	; 25
    8cee:	90 e0       	ldi	r25, 0x00	; 0
    8cf0:	80 93 13 26 	sts	0x2613, r24	; 0x802613 <config_parameters+0xa>
    8cf4:	90 93 14 26 	sts	0x2614, r25	; 0x802614 <config_parameters+0xb>
	config_parameters.tag_rate = DEFAULT_TAG_RATE; // all modes have default tag rate of 16
    8cf8:	8f ef       	ldi	r24, 0xFF	; 255
    8cfa:	90 e0       	ldi	r25, 0x00	; 0
    8cfc:	80 93 21 26 	sts	0x2621, r24	; 0x802621 <config_parameters+0x18>
    8d00:	90 93 22 26 	sts	0x2622, r25	; 0x802622 <config_parameters+0x19>
	config_parameters.config_sec_hold_off = DEFAULT_SEC_HOLDOFF; // for detection
    8d04:	8a e0       	ldi	r24, 0x0A	; 10
    8d06:	90 e0       	ldi	r25, 0x00	; 0
    8d08:	80 93 31 26 	sts	0x2631, r24	; 0x802631 <config_parameters+0x28>
    8d0c:	90 93 32 26 	sts	0x2632, r25	; 0x802632 <config_parameters+0x29>
	config_parameters.intlk_duration = DEFAULT_INTLK_DURATION;
    8d10:	89 e0       	ldi	r24, 0x09	; 9
    8d12:	90 e0       	ldi	r25, 0x00	; 0
    8d14:	80 93 0d 26 	sts	0x260D, r24	; 0x80260d <config_parameters+0x4>
    8d18:	90 93 0e 26 	sts	0x260E, r25	; 0x80260e <config_parameters+0x5>
#if !INTERLOCK_CHOICE
	if(CPiD_HW_flag)  /* Thoralite */
    8d1c:	80 91 ac 22 	lds	r24, 0x22AC	; 0x8022ac <CPiD_HW_flag>
    8d20:	88 23       	and	r24, r24
    8d22:	39 f0       	breq	.+14     	; 0x8d32 <setDefaultValues+0x72>
	{
		config_parameters.intlk_enable = DEFAULT_INTERLOCK; // for InterLock
    8d24:	81 e0       	ldi	r24, 0x01	; 1
    8d26:	90 e0       	ldi	r25, 0x00	; 0
    8d28:	80 93 23 26 	sts	0x2623, r24	; 0x802623 <config_parameters+0x1a>
    8d2c:	90 93 24 26 	sts	0x2624, r25	; 0x802624 <config_parameters+0x1b>
    8d30:	04 c0       	rjmp	.+8      	; 0x8d3a <setDefaultValues+0x7a>
	}
	else
	{
		config_parameters.intlk_enable = 0;
    8d32:	10 92 23 26 	sts	0x2623, r1	; 0x802623 <config_parameters+0x1a>
    8d36:	10 92 24 26 	sts	0x2624, r1	; 0x802624 <config_parameters+0x1b>
	}
#endif
	// Set the Default Bits in the EEPROM Memory Uncomment when we are ready with support on DMS
	setDefaultBitAndValues();
    8d3a:	0e 94 bd 48 	call	0x917a	; 0x917a <setDefaultBitAndValues>
	// Set the config based on Dip switches
	setDefaultBasedOnDipSwitches();
    8d3e:	0e 94 af 49 	call	0x935e	; 0x935e <setDefaultBasedOnDipSwitches>
	// Calculate the new CRC and save
	//calculateCRCAndSave();
	
	// set default flag for LED indication
	default_config_flag = 0;
    8d42:	10 92 b4 22 	sts	0x22B4, r1	; 0x8022b4 <default_config_flag>
}
    8d46:	00 00       	nop
    8d48:	df 91       	pop	r29
    8d4a:	cf 91       	pop	r28
    8d4c:	08 95       	ret

00008d4e <set_parameters>:

// This function sets the parameter after reading it from eeprom and dip switches
// it also checks if the crc value stored in the eeprom is good as a validity check
void set_parameters(void)
{
    8d4e:	cf 93       	push	r28
    8d50:	df 93       	push	r29
    8d52:	1f 92       	push	r1
    8d54:	cd b7       	in	r28, 0x3d	; 61
    8d56:	de b7       	in	r29, 0x3e	; 62
#if EVOLVESTORE
	uint8_t nightsave_status;
#endif
	
	// if eeprom got corrupted
	if (!verifyCRC())
    8d58:	0e 94 1c 20 	call	0x4038	; 0x4038 <verifyCRC>
    8d5c:	88 23       	and	r24, r24
    8d5e:	19 f4       	brne	.+6      	; 0x8d66 <set_parameters+0x18>
	{
		// set the eprom values and reset the values to 0
		setDefaultValues();
    8d60:	0e 94 60 46 	call	0x8cc0	; 0x8cc0 <setDefaultValues>
    8d64:	1e c0       	rjmp	.+60     	; 0x8da2 <set_parameters+0x54>
	}
	else
	{
		// Will not change
		// Read configuration from dip switches and/or EEprom
		readDipSwitch();
    8d66:	0e 94 04 47 	call	0x8e08	; 0x8e08 <readDipSwitch>
		// Populate the config parameters from the EEPROM
		populateStructureWithSettingsBasedOnDefault();
    8d6a:	0e 94 cf 4a 	call	0x959e	; 0x959e <populateStructureWithSettingsBasedOnDefault>
		// Set the config based on dip switches
		setConfigBasedOnDipSwitchesAndDefault();
    8d6e:	0e 94 c1 4b 	call	0x9782	; 0x9782 <setConfigBasedOnDipSwitchesAndDefault>
		// Check nightsave eeprom byte during powerup and see if the command was set
		// during last power cycle. If so, set local DB and clear eeprom byte for next
		// power cycle.
		// If not 0x01, disable nightsave feature.
		//nvm_eeprom_write_byte(EEPROM_ZIRCON_NIGHTSAVE, 0x01); test code
		nightsave_status = nvm_eeprom_read_byte(EEPROM_ZIRCON_NIGHTSAVE);
    8d72:	84 e3       	ldi	r24, 0x34	; 52
    8d74:	90 e0       	ldi	r25, 0x00	; 0
    8d76:	0e 94 50 39 	call	0x72a0	; 0x72a0 <nvm_eeprom_read_byte>
    8d7a:	89 83       	std	Y+1, r24	; 0x01
		if(nightsave_status == 0x01)
    8d7c:	89 81       	ldd	r24, Y+1	; 0x01
    8d7e:	81 30       	cpi	r24, 0x01	; 1
    8d80:	61 f4       	brne	.+24     	; 0x8d9a <set_parameters+0x4c>
		{
			config_parameters.nightsave = 1;
    8d82:	81 e0       	ldi	r24, 0x01	; 1
    8d84:	90 e0       	ldi	r25, 0x00	; 0
    8d86:	80 93 29 26 	sts	0x2629, r24	; 0x802629 <config_parameters+0x20>
    8d8a:	90 93 2a 26 	sts	0x262A, r25	; 0x80262a <config_parameters+0x21>
			nvm_eeprom_write_byte(EEPROM_ZIRCON_NIGHTSAVE, 0xff);
    8d8e:	6f ef       	ldi	r22, 0xFF	; 255
    8d90:	84 e3       	ldi	r24, 0x34	; 52
    8d92:	90 e0       	ldi	r25, 0x00	; 0
    8d94:	0e 94 90 39 	call	0x7320	; 0x7320 <nvm_eeprom_write_byte>
    8d98:	04 c0       	rjmp	.+8      	; 0x8da2 <set_parameters+0x54>
		}
		else
		{
			config_parameters.nightsave = 0;
    8d9a:	10 92 29 26 	sts	0x2629, r1	; 0x802629 <config_parameters+0x20>
    8d9e:	10 92 2a 26 	sts	0x262A, r1	; 0x80262a <config_parameters+0x21>
		// Calculate the new CRC and save, since some setting may have changed because of changes in dip switch settings
		//calculateCRCAndSave();
	}
	
	
	if(CPiD_HW_flag == LITE_HW)  /* Thoralite */
    8da2:	80 91 ac 22 	lds	r24, 0x22AC	; 0x8022ac <CPiD_HW_flag>
    8da6:	88 23       	and	r24, r24
    8da8:	81 f4       	brne	.+32     	; 0x8dca <set_parameters+0x7c>
	{
		config_parameters.enable_tx_2 = 0;
    8daa:	10 92 11 26 	sts	0x2611, r1	; 0x802611 <config_parameters+0x8>
    8dae:	10 92 12 26 	sts	0x2612, r1	; 0x802612 <config_parameters+0x9>
		config_parameters.intlk_enable = 0;
    8db2:	10 92 23 26 	sts	0x2623, r1	; 0x802623 <config_parameters+0x1a>
    8db6:	10 92 24 26 	sts	0x2624, r1	; 0x802624 <config_parameters+0x1b>
		config_parameters.config_gpi = 0;
    8dba:	10 92 2b 26 	sts	0x262B, r1	; 0x80262b <config_parameters+0x22>
    8dbe:	10 92 2c 26 	sts	0x262C, r1	; 0x80262c <config_parameters+0x23>
		config_parameters.config_gpo = 0;
    8dc2:	10 92 2d 26 	sts	0x262D, r1	; 0x80262d <config_parameters+0x24>
    8dc6:	10 92 2e 26 	sts	0x262E, r1	; 0x80262e <config_parameters+0x25>
	}
	if(0 == config_parameters.enable_tx_2)
    8dca:	80 91 11 26 	lds	r24, 0x2611	; 0x802611 <config_parameters+0x8>
    8dce:	90 91 12 26 	lds	r25, 0x2612	; 0x802612 <config_parameters+0x9>
    8dd2:	89 2b       	or	r24, r25
    8dd4:	21 f4       	brne	.+8      	; 0x8dde <set_parameters+0x90>
	{
		buildStatusPayload(PAYLOAD_TX3_DISABLED);
    8dd6:	8d e0       	ldi	r24, 0x0D	; 13
    8dd8:	0e 94 9a 2f 	call	0x5f34	; 0x5f34 <buildStatusPayload>
    8ddc:	03 c0       	rjmp	.+6      	; 0x8de4 <set_parameters+0x96>
	} else
	{
		buildStatusPayload(PAYLOAD_TX3_ENABLED);
    8dde:	8c e0       	ldi	r24, 0x0C	; 12
    8de0:	0e 94 9a 2f 	call	0x5f34	; 0x5f34 <buildStatusPayload>
	}
	if(0 == config_parameters.intlk_enable)
    8de4:	80 91 23 26 	lds	r24, 0x2623	; 0x802623 <config_parameters+0x1a>
    8de8:	90 91 24 26 	lds	r25, 0x2624	; 0x802624 <config_parameters+0x1b>
    8dec:	89 2b       	or	r24, r25
    8dee:	21 f4       	brne	.+8      	; 0x8df8 <set_parameters+0xaa>
	{
		buildStatusPayload(PAYLOAD_INTERLOCK_DISABLED);
    8df0:	8b e0       	ldi	r24, 0x0B	; 11
    8df2:	0e 94 9a 2f 	call	0x5f34	; 0x5f34 <buildStatusPayload>
	} else
	{
		buildStatusPayload(PAYLOAD_INTERLOCK_ENABLED);
	}	
}
    8df6:	03 c0       	rjmp	.+6      	; 0x8dfe <set_parameters+0xb0>
	if(0 == config_parameters.intlk_enable)
	{
		buildStatusPayload(PAYLOAD_INTERLOCK_DISABLED);
	} else
	{
		buildStatusPayload(PAYLOAD_INTERLOCK_ENABLED);
    8df8:	8a e0       	ldi	r24, 0x0A	; 10
    8dfa:	0e 94 9a 2f 	call	0x5f34	; 0x5f34 <buildStatusPayload>
	}	
}
    8dfe:	00 00       	nop
    8e00:	0f 90       	pop	r0
    8e02:	df 91       	pop	r29
    8e04:	cf 91       	pop	r28
    8e06:	08 95       	ret

00008e08 <readDipSwitch>:

// Global Function
void readDipSwitch(void)
{
    8e08:	cf 93       	push	r28
    8e0a:	df 93       	push	r29
    8e0c:	00 d0       	rcall	.+0      	; 0x8e0e <readDipSwitch+0x6>
    8e0e:	cd b7       	in	r28, 0x3d	; 61
    8e10:	de b7       	in	r29, 0x3e	; 62
	uint8_t dipswitch_results = PORTB.IN;
    8e12:	80 e2       	ldi	r24, 0x20	; 32
    8e14:	96 e0       	ldi	r25, 0x06	; 6
    8e16:	fc 01       	movw	r30, r24
    8e18:	80 85       	ldd	r24, Z+8	; 0x08
    8e1a:	8a 83       	std	Y+2, r24	; 0x02
	uint8_t mode_temp = 0;
    8e1c:	19 82       	std	Y+1, r1	; 0x01
	
	// if HW pin is high, VPA is set for high power (CE). If HW pin is
	// low, VPA is set for low power (FCC).
	if((dipswitch_results & (FCC_CE_SW_PIN)) == FCC_CE_SW_PIN)
    8e1e:	8a 81       	ldd	r24, Y+2	; 0x02
    8e20:	88 2f       	mov	r24, r24
    8e22:	90 e0       	ldi	r25, 0x00	; 0
    8e24:	80 71       	andi	r24, 0x10	; 16
    8e26:	99 27       	eor	r25, r25
    8e28:	89 2b       	or	r24, r25
    8e2a:	39 f0       	breq	.+14     	; 0x8e3a <readDipSwitch+0x32>
	{
		config_parameters.hi_low_ind = 1;
    8e2c:	81 e0       	ldi	r24, 0x01	; 1
    8e2e:	90 e0       	ldi	r25, 0x00	; 0
    8e30:	80 93 27 26 	sts	0x2627, r24	; 0x802627 <config_parameters+0x1e>
    8e34:	90 93 28 26 	sts	0x2628, r25	; 0x802628 <config_parameters+0x1f>
    8e38:	04 c0       	rjmp	.+8      	; 0x8e42 <readDipSwitch+0x3a>
	}
	else
	{
		config_parameters.hi_low_ind = 0;
    8e3a:	10 92 27 26 	sts	0x2627, r1	; 0x802627 <config_parameters+0x1e>
    8e3e:	10 92 28 26 	sts	0x2628, r1	; 0x802628 <config_parameters+0x1f>
	}
	
	// Need to interpret both ModeSel_0 and ModeSel_1 to decode deactivation
	// mode. Save values of HW to temp and set to the appropriate mode
	if((dipswitch_results & (MODE_SEL0_SW_PIN)) == MODE_SEL0_SW_PIN)
    8e42:	8a 81       	ldd	r24, Y+2	; 0x02
    8e44:	88 2f       	mov	r24, r24
    8e46:	90 e0       	ldi	r25, 0x00	; 0
    8e48:	80 72       	andi	r24, 0x20	; 32
    8e4a:	99 27       	eor	r25, r25
    8e4c:	89 2b       	or	r24, r25
    8e4e:	19 f0       	breq	.+6      	; 0x8e56 <readDipSwitch+0x4e>
	{
		mode_temp = 0x01;
    8e50:	81 e0       	ldi	r24, 0x01	; 1
    8e52:	89 83       	std	Y+1, r24	; 0x01
    8e54:	01 c0       	rjmp	.+2      	; 0x8e58 <readDipSwitch+0x50>
	}
	else
	{
		mode_temp = 0x00;
    8e56:	19 82       	std	Y+1, r1	; 0x01
	}
	
	if((dipswitch_results & (MODE_SEL1_SW_PIN)) == MODE_SEL1_SW_PIN)
    8e58:	8a 81       	ldd	r24, Y+2	; 0x02
    8e5a:	88 2f       	mov	r24, r24
    8e5c:	90 e0       	ldi	r25, 0x00	; 0
    8e5e:	80 74       	andi	r24, 0x40	; 64
    8e60:	99 27       	eor	r25, r25
    8e62:	89 2b       	or	r24, r25
    8e64:	19 f0       	breq	.+6      	; 0x8e6c <readDipSwitch+0x64>
	{
		mode_temp |= 0x02;
    8e66:	89 81       	ldd	r24, Y+1	; 0x01
    8e68:	82 60       	ori	r24, 0x02	; 2
    8e6a:	89 83       	std	Y+1, r24	; 0x01
	}
	
	switch(mode_temp)
    8e6c:	89 81       	ldd	r24, Y+1	; 0x01
    8e6e:	88 2f       	mov	r24, r24
    8e70:	90 e0       	ldi	r25, 0x00	; 0
    8e72:	81 30       	cpi	r24, 0x01	; 1
    8e74:	91 05       	cpc	r25, r1
    8e76:	b1 f0       	breq	.+44     	; 0x8ea4 <readDipSwitch+0x9c>
    8e78:	82 30       	cpi	r24, 0x02	; 2
    8e7a:	91 05       	cpc	r25, r1
    8e7c:	1c f4       	brge	.+6      	; 0x8e84 <readDipSwitch+0x7c>
    8e7e:	89 2b       	or	r24, r25
    8e80:	39 f0       	breq	.+14     	; 0x8e90 <readDipSwitch+0x88>
			config_parameters.mode_ind = DEACT_MODE5;
			buildStatusPayload(PAYLOAD_MODE_5);
		break;
		
		default:
		break;
    8e82:	38 c0       	rjmp	.+112    	; 0x8ef4 <readDipSwitch+0xec>
	if((dipswitch_results & (MODE_SEL1_SW_PIN)) == MODE_SEL1_SW_PIN)
	{
		mode_temp |= 0x02;
	}
	
	switch(mode_temp)
    8e84:	82 30       	cpi	r24, 0x02	; 2
    8e86:	91 05       	cpc	r25, r1
    8e88:	a9 f0       	breq	.+42     	; 0x8eb4 <readDipSwitch+0xac>
    8e8a:	03 97       	sbiw	r24, 0x03	; 3
    8e8c:	49 f1       	breq	.+82     	; 0x8ee0 <readDipSwitch+0xd8>
			config_parameters.mode_ind = DEACT_MODE5;
			buildStatusPayload(PAYLOAD_MODE_5);
		break;
		
		default:
		break;
    8e8e:	32 c0       	rjmp	.+100    	; 0x8ef4 <readDipSwitch+0xec>
	}
	
	switch(mode_temp)
	{
		case 0x00:
			config_parameters.mode_ind = DEACT_MODE6;
    8e90:	82 e0       	ldi	r24, 0x02	; 2
    8e92:	90 e0       	ldi	r25, 0x00	; 0
    8e94:	80 93 25 26 	sts	0x2625, r24	; 0x802625 <config_parameters+0x1c>
    8e98:	90 93 26 26 	sts	0x2626, r25	; 0x802626 <config_parameters+0x1d>
			buildStatusPayload(PAYLOAD_MODE_6);
    8e9c:	80 e1       	ldi	r24, 0x10	; 16
    8e9e:	0e 94 9a 2f 	call	0x5f34	; 0x5f34 <buildStatusPayload>
		break;
    8ea2:	28 c0       	rjmp	.+80     	; 0x8ef4 <readDipSwitch+0xec>
		
		case 0x01:
			config_parameters.mode_ind = DEACT_MODE4;
    8ea4:	10 92 25 26 	sts	0x2625, r1	; 0x802625 <config_parameters+0x1c>
    8ea8:	10 92 26 26 	sts	0x2626, r1	; 0x802626 <config_parameters+0x1d>
			buildStatusPayload(PAYLOAD_MODE_4);
    8eac:	8e e0       	ldi	r24, 0x0E	; 14
    8eae:	0e 94 9a 2f 	call	0x5f34	; 0x5f34 <buildStatusPayload>
		break;
    8eb2:	20 c0       	rjmp	.+64     	; 0x8ef4 <readDipSwitch+0xec>
		
		case 0x02:
			if(CPiD_HW_flag)
    8eb4:	80 91 ac 22 	lds	r24, 0x22AC	; 0x8022ac <CPiD_HW_flag>
    8eb8:	88 23       	and	r24, r24
    8eba:	51 f0       	breq	.+20     	; 0x8ed0 <readDipSwitch+0xc8>
			{
				config_parameters.mode_ind = DEACT_VERIFY;
    8ebc:	83 e0       	ldi	r24, 0x03	; 3
    8ebe:	90 e0       	ldi	r25, 0x00	; 0
    8ec0:	80 93 25 26 	sts	0x2625, r24	; 0x802625 <config_parameters+0x1c>
    8ec4:	90 93 26 26 	sts	0x2626, r25	; 0x802626 <config_parameters+0x1d>
				buildStatusPayload(PAYLOAD_MODE_V);
    8ec8:	81 e1       	ldi	r24, 0x11	; 17
    8eca:	0e 94 9a 2f 	call	0x5f34	; 0x5f34 <buildStatusPayload>
			else
			{
				config_parameters.mode_ind = DEACT_MODE4;
				buildStatusPayload(PAYLOAD_MODE_4);
			}
		break;
    8ece:	12 c0       	rjmp	.+36     	; 0x8ef4 <readDipSwitch+0xec>
				config_parameters.mode_ind = DEACT_VERIFY;
				buildStatusPayload(PAYLOAD_MODE_V);
			}
			else
			{
				config_parameters.mode_ind = DEACT_MODE4;
    8ed0:	10 92 25 26 	sts	0x2625, r1	; 0x802625 <config_parameters+0x1c>
    8ed4:	10 92 26 26 	sts	0x2626, r1	; 0x802626 <config_parameters+0x1d>
				buildStatusPayload(PAYLOAD_MODE_4);
    8ed8:	8e e0       	ldi	r24, 0x0E	; 14
    8eda:	0e 94 9a 2f 	call	0x5f34	; 0x5f34 <buildStatusPayload>
			}
		break;
    8ede:	0a c0       	rjmp	.+20     	; 0x8ef4 <readDipSwitch+0xec>
		
		case 0x03:
			config_parameters.mode_ind = DEACT_MODE5;
    8ee0:	81 e0       	ldi	r24, 0x01	; 1
    8ee2:	90 e0       	ldi	r25, 0x00	; 0
    8ee4:	80 93 25 26 	sts	0x2625, r24	; 0x802625 <config_parameters+0x1c>
    8ee8:	90 93 26 26 	sts	0x2626, r25	; 0x802626 <config_parameters+0x1d>
			buildStatusPayload(PAYLOAD_MODE_5);
    8eec:	8f e0       	ldi	r24, 0x0F	; 15
    8eee:	0e 94 9a 2f 	call	0x5f34	; 0x5f34 <buildStatusPayload>
		break;
    8ef2:	00 00       	nop
	else
	{
		config_parameters.intlk_enable = 1;
	}
#endif
}
    8ef4:	00 00       	nop
    8ef6:	0f 90       	pop	r0
    8ef8:	0f 90       	pop	r0
    8efa:	df 91       	pop	r29
    8efc:	cf 91       	pop	r28
    8efe:	08 95       	ret

00008f00 <getConfigInfo>:

// Global Function
uint16_t getConfigInfo(uint16_t config_para)
{
    8f00:	cf 93       	push	r28
    8f02:	df 93       	push	r29
    8f04:	00 d0       	rcall	.+0      	; 0x8f06 <getConfigInfo+0x6>
    8f06:	00 d0       	rcall	.+0      	; 0x8f08 <getConfigInfo+0x8>
    8f08:	cd b7       	in	r28, 0x3d	; 61
    8f0a:	de b7       	in	r29, 0x3e	; 62
    8f0c:	8b 83       	std	Y+3, r24	; 0x03
    8f0e:	9c 83       	std	Y+4, r25	; 0x04
	uint16_t return_config = 0xffff;
    8f10:	8f ef       	ldi	r24, 0xFF	; 255
    8f12:	9f ef       	ldi	r25, 0xFF	; 255
    8f14:	89 83       	std	Y+1, r24	; 0x01
    8f16:	9a 83       	std	Y+2, r25	; 0x02
	
	switch(config_para)
    8f18:	8b 81       	ldd	r24, Y+3	; 0x03
    8f1a:	9c 81       	ldd	r25, Y+4	; 0x04
    8f1c:	cc 01       	movw	r24, r24
    8f1e:	a0 e0       	ldi	r26, 0x00	; 0
    8f20:	b0 e0       	ldi	r27, 0x00	; 0
    8f22:	40 e0       	ldi	r20, 0x00	; 0
    8f24:	50 e0       	ldi	r21, 0x00	; 0
    8f26:	29 e1       	ldi	r18, 0x19	; 25
    8f28:	30 e0       	ldi	r19, 0x00	; 0
    8f2a:	84 1b       	sub	r24, r20
    8f2c:	95 0b       	sbc	r25, r21
    8f2e:	28 17       	cp	r18, r24
    8f30:	39 07       	cpc	r19, r25
    8f32:	08 f4       	brcc	.+2      	; 0x8f36 <getConfigInfo+0x36>
    8f34:	0a c1       	rjmp	.+532    	; 0x914a <getConfigInfo+0x24a>
    8f36:	8b 57       	subi	r24, 0x7B	; 123
    8f38:	9e 4f       	sbci	r25, 0xFE	; 254
    8f3a:	fc 01       	movw	r30, r24
    8f3c:	0c 94 de 50 	jmp	0xa1bc	; 0xa1bc <__tablejump2__>
	{
		case CONFIG_INTLK_DURATION:
		return_config = ((config_parameters.intlk_duration) & 0x00ff); break;
    8f40:	80 91 0d 26 	lds	r24, 0x260D	; 0x80260d <config_parameters+0x4>
    8f44:	90 91 0e 26 	lds	r25, 0x260E	; 0x80260e <config_parameters+0x5>
    8f48:	99 27       	eor	r25, r25
    8f4a:	89 83       	std	Y+1, r24	; 0x01
    8f4c:	9a 83       	std	Y+2, r25	; 0x02
    8f4e:	fe c0       	rjmp	.+508    	; 0x914c <getConfigInfo+0x24c>
		
		case CONFIG_INTLK_RANGE:
		return_config = (((config_parameters.intlk_duration) >> 8) & 0x00ff); break;
    8f50:	80 91 0d 26 	lds	r24, 0x260D	; 0x80260d <config_parameters+0x4>
    8f54:	90 91 0e 26 	lds	r25, 0x260E	; 0x80260e <config_parameters+0x5>
    8f58:	89 2f       	mov	r24, r25
    8f5a:	99 27       	eor	r25, r25
    8f5c:	89 83       	std	Y+1, r24	; 0x01
    8f5e:	9a 83       	std	Y+2, r25	; 0x02
    8f60:	f5 c0       	rjmp	.+490    	; 0x914c <getConfigInfo+0x24c>
		
		case CONFIG_TAGBAND:
		return_config = config_parameters.deact_tagband; break;
    8f62:	80 91 0f 26 	lds	r24, 0x260F	; 0x80260f <config_parameters+0x6>
    8f66:	90 91 10 26 	lds	r25, 0x2610	; 0x802610 <config_parameters+0x7>
    8f6a:	89 83       	std	Y+1, r24	; 0x01
    8f6c:	9a 83       	std	Y+2, r25	; 0x02
    8f6e:	ee c0       	rjmp	.+476    	; 0x914c <getConfigInfo+0x24c>
		
		case CONFIG_TX2_ENABLED:
		return_config = config_parameters.enable_tx_2; break;
    8f70:	80 91 11 26 	lds	r24, 0x2611	; 0x802611 <config_parameters+0x8>
    8f74:	90 91 12 26 	lds	r25, 0x2612	; 0x802612 <config_parameters+0x9>
    8f78:	89 83       	std	Y+1, r24	; 0x01
    8f7a:	9a 83       	std	Y+2, r25	; 0x02
    8f7c:	e7 c0       	rjmp	.+462    	; 0x914c <getConfigInfo+0x24c>
		
		case CONFIG_ANT_RELAYS:
		return_config = config_parameters.ant_tune_relays; break;
    8f7e:	80 91 13 26 	lds	r24, 0x2613	; 0x802613 <config_parameters+0xa>
    8f82:	90 91 14 26 	lds	r25, 0x2614	; 0x802614 <config_parameters+0xb>
    8f86:	89 83       	std	Y+1, r24	; 0x01
    8f88:	9a 83       	std	Y+2, r25	; 0x02
    8f8a:	e0 c0       	rjmp	.+448    	; 0x914c <getConfigInfo+0x24c>
		
		case CONFIG_TUNE_CURRENT:
		return_config = config_parameters.ant_tune_current; break;
    8f8c:	80 91 15 26 	lds	r24, 0x2615	; 0x802615 <config_parameters+0xc>
    8f90:	90 91 16 26 	lds	r25, 0x2616	; 0x802616 <config_parameters+0xd>
    8f94:	89 83       	std	Y+1, r24	; 0x01
    8f96:	9a 83       	std	Y+2, r25	; 0x02
    8f98:	d9 c0       	rjmp	.+434    	; 0x914c <getConfigInfo+0x24c>
		
		case CONFIG_ANT_FAULT:
		return_config = config_parameters.ant_fault; break;
    8f9a:	80 91 17 26 	lds	r24, 0x2617	; 0x802617 <config_parameters+0xe>
    8f9e:	90 91 18 26 	lds	r25, 0x2618	; 0x802618 <config_parameters+0xf>
    8fa2:	89 83       	std	Y+1, r24	; 0x01
    8fa4:	9a 83       	std	Y+2, r25	; 0x02
    8fa6:	d2 c0       	rjmp	.+420    	; 0x914c <getConfigInfo+0x24c>
		
		case CONFIG_TUNE_MISTUNE:
		return_config = config_parameters.ant_tune_mistune_ind; break;
    8fa8:	80 91 19 26 	lds	r24, 0x2619	; 0x802619 <config_parameters+0x10>
    8fac:	90 91 1a 26 	lds	r25, 0x261A	; 0x80261a <config_parameters+0x11>
    8fb0:	89 83       	std	Y+1, r24	; 0x01
    8fb2:	9a 83       	std	Y+2, r25	; 0x02
    8fb4:	cb c0       	rjmp	.+406    	; 0x914c <getConfigInfo+0x24c>
		// AutoTune Modes
		// 0="AUTO TUNE"
		// 1="MANUAL TUNE"
		// 2="AUTO TUNE ON POWER UP"
		case CONFIG_TUNE_ONPOWERUP:
		return_config = config_parameters.ant_tune_onpowerup; break;
    8fb6:	80 91 1b 26 	lds	r24, 0x261B	; 0x80261b <config_parameters+0x12>
    8fba:	90 91 1c 26 	lds	r25, 0x261C	; 0x80261c <config_parameters+0x13>
    8fbe:	89 83       	std	Y+1, r24	; 0x01
    8fc0:	9a 83       	std	Y+2, r25	; 0x02
    8fc2:	c4 c0       	rjmp	.+392    	; 0x914c <getConfigInfo+0x24c>
		
		case CONFIG_TAG_RATE:
		
			switch(config_parameters.mode_ind)
    8fc4:	80 91 25 26 	lds	r24, 0x2625	; 0x802625 <config_parameters+0x1c>
    8fc8:	90 91 26 26 	lds	r25, 0x2626	; 0x802626 <config_parameters+0x1d>
    8fcc:	81 30       	cpi	r24, 0x01	; 1
    8fce:	91 05       	cpc	r25, r1
    8fd0:	f9 f0       	breq	.+62     	; 0x9010 <getConfigInfo+0x110>
    8fd2:	81 30       	cpi	r24, 0x01	; 1
    8fd4:	91 05       	cpc	r25, r1
    8fd6:	38 f0       	brcs	.+14     	; 0x8fe6 <getConfigInfo+0xe6>
    8fd8:	82 30       	cpi	r24, 0x02	; 2
    8fda:	91 05       	cpc	r25, r1
    8fdc:	81 f1       	breq	.+96     	; 0x903e <getConfigInfo+0x13e>
    8fde:	03 97       	sbiw	r24, 0x03	; 3
    8fe0:	09 f4       	brne	.+2      	; 0x8fe4 <getConfigInfo+0xe4>
    8fe2:	47 c0       	rjmp	.+142    	; 0x9072 <getConfigInfo+0x172>
				
				case DEACT_VERIFY:
					return_config = (2<<((config_parameters.tag_rate) & 0x0003));
				break;
			}
		break;
    8fe4:	b3 c0       	rjmp	.+358    	; 0x914c <getConfigInfo+0x24c>
		case CONFIG_TAG_RATE:
		
			switch(config_parameters.mode_ind)
			{
				case DEACT_MODE4:
					return_config = (2<<(((config_parameters.tag_rate) >> 2) & 0x0003));
    8fe6:	80 91 21 26 	lds	r24, 0x2621	; 0x802621 <config_parameters+0x18>
    8fea:	90 91 22 26 	lds	r25, 0x2622	; 0x802622 <config_parameters+0x19>
    8fee:	96 95       	lsr	r25
    8ff0:	87 95       	ror	r24
    8ff2:	96 95       	lsr	r25
    8ff4:	87 95       	ror	r24
    8ff6:	9c 01       	movw	r18, r24
    8ff8:	23 70       	andi	r18, 0x03	; 3
    8ffa:	33 27       	eor	r19, r19
    8ffc:	82 e0       	ldi	r24, 0x02	; 2
    8ffe:	90 e0       	ldi	r25, 0x00	; 0
    9000:	02 c0       	rjmp	.+4      	; 0x9006 <getConfigInfo+0x106>
    9002:	88 0f       	add	r24, r24
    9004:	99 1f       	adc	r25, r25
    9006:	2a 95       	dec	r18
    9008:	e2 f7       	brpl	.-8      	; 0x9002 <getConfigInfo+0x102>
    900a:	89 83       	std	Y+1, r24	; 0x01
    900c:	9a 83       	std	Y+2, r25	; 0x02
				break;
    900e:	42 c0       	rjmp	.+132    	; 0x9094 <getConfigInfo+0x194>
				
				case DEACT_MODE5:
					return_config = (2<<(((config_parameters.tag_rate) >> 4) & 0x0003));
    9010:	80 91 21 26 	lds	r24, 0x2621	; 0x802621 <config_parameters+0x18>
    9014:	90 91 22 26 	lds	r25, 0x2622	; 0x802622 <config_parameters+0x19>
    9018:	92 95       	swap	r25
    901a:	82 95       	swap	r24
    901c:	8f 70       	andi	r24, 0x0F	; 15
    901e:	89 27       	eor	r24, r25
    9020:	9f 70       	andi	r25, 0x0F	; 15
    9022:	89 27       	eor	r24, r25
    9024:	9c 01       	movw	r18, r24
    9026:	23 70       	andi	r18, 0x03	; 3
    9028:	33 27       	eor	r19, r19
    902a:	82 e0       	ldi	r24, 0x02	; 2
    902c:	90 e0       	ldi	r25, 0x00	; 0
    902e:	02 c0       	rjmp	.+4      	; 0x9034 <getConfigInfo+0x134>
    9030:	88 0f       	add	r24, r24
    9032:	99 1f       	adc	r25, r25
    9034:	2a 95       	dec	r18
    9036:	e2 f7       	brpl	.-8      	; 0x9030 <getConfigInfo+0x130>
    9038:	89 83       	std	Y+1, r24	; 0x01
    903a:	9a 83       	std	Y+2, r25	; 0x02
				break;
    903c:	2b c0       	rjmp	.+86     	; 0x9094 <getConfigInfo+0x194>
				
				case DEACT_MODE6:
					return_config = (2<<(((config_parameters.tag_rate) >> 6) & 0x0003));
    903e:	80 91 21 26 	lds	r24, 0x2621	; 0x802621 <config_parameters+0x18>
    9042:	90 91 22 26 	lds	r25, 0x2622	; 0x802622 <config_parameters+0x19>
    9046:	00 24       	eor	r0, r0
    9048:	88 0f       	add	r24, r24
    904a:	99 1f       	adc	r25, r25
    904c:	00 1c       	adc	r0, r0
    904e:	88 0f       	add	r24, r24
    9050:	99 1f       	adc	r25, r25
    9052:	00 1c       	adc	r0, r0
    9054:	89 2f       	mov	r24, r25
    9056:	90 2d       	mov	r25, r0
    9058:	9c 01       	movw	r18, r24
    905a:	23 70       	andi	r18, 0x03	; 3
    905c:	33 27       	eor	r19, r19
    905e:	82 e0       	ldi	r24, 0x02	; 2
    9060:	90 e0       	ldi	r25, 0x00	; 0
    9062:	02 c0       	rjmp	.+4      	; 0x9068 <getConfigInfo+0x168>
    9064:	88 0f       	add	r24, r24
    9066:	99 1f       	adc	r25, r25
    9068:	2a 95       	dec	r18
    906a:	e2 f7       	brpl	.-8      	; 0x9064 <getConfigInfo+0x164>
    906c:	89 83       	std	Y+1, r24	; 0x01
    906e:	9a 83       	std	Y+2, r25	; 0x02
				break;
    9070:	11 c0       	rjmp	.+34     	; 0x9094 <getConfigInfo+0x194>
				
				case DEACT_VERIFY:
					return_config = (2<<((config_parameters.tag_rate) & 0x0003));
    9072:	80 91 21 26 	lds	r24, 0x2621	; 0x802621 <config_parameters+0x18>
    9076:	90 91 22 26 	lds	r25, 0x2622	; 0x802622 <config_parameters+0x19>
    907a:	9c 01       	movw	r18, r24
    907c:	23 70       	andi	r18, 0x03	; 3
    907e:	33 27       	eor	r19, r19
    9080:	82 e0       	ldi	r24, 0x02	; 2
    9082:	90 e0       	ldi	r25, 0x00	; 0
    9084:	02 c0       	rjmp	.+4      	; 0x908a <getConfigInfo+0x18a>
    9086:	88 0f       	add	r24, r24
    9088:	99 1f       	adc	r25, r25
    908a:	2a 95       	dec	r18
    908c:	e2 f7       	brpl	.-8      	; 0x9086 <getConfigInfo+0x186>
    908e:	89 83       	std	Y+1, r24	; 0x01
    9090:	9a 83       	std	Y+2, r25	; 0x02
				break;
    9092:	00 00       	nop
			}
		break;
    9094:	5b c0       	rjmp	.+182    	; 0x914c <getConfigInfo+0x24c>

		case CONFIG_FRAME_RATE:
		return_config = config_parameters.deact_frame_rate; break;
    9096:	80 91 1d 26 	lds	r24, 0x261D	; 0x80261d <config_parameters+0x14>
    909a:	90 91 1e 26 	lds	r25, 0x261E	; 0x80261e <config_parameters+0x15>
    909e:	89 83       	std	Y+1, r24	; 0x01
    90a0:	9a 83       	std	Y+2, r25	; 0x02
    90a2:	54 c0       	rjmp	.+168    	; 0x914c <getConfigInfo+0x24c>
		
		case CONFIG_TX_POWER:
		return_config = config_parameters.tx_power; break;
    90a4:	80 91 1f 26 	lds	r24, 0x261F	; 0x80261f <config_parameters+0x16>
    90a8:	90 91 20 26 	lds	r25, 0x2620	; 0x802620 <config_parameters+0x17>
    90ac:	89 83       	std	Y+1, r24	; 0x01
    90ae:	9a 83       	std	Y+2, r25	; 0x02
    90b0:	4d c0       	rjmp	.+154    	; 0x914c <getConfigInfo+0x24c>
		
		case CONFIG_INTLK_ENABLE:
		return_config = config_parameters.intlk_enable; break;
    90b2:	80 91 23 26 	lds	r24, 0x2623	; 0x802623 <config_parameters+0x1a>
    90b6:	90 91 24 26 	lds	r25, 0x2624	; 0x802624 <config_parameters+0x1b>
    90ba:	89 83       	std	Y+1, r24	; 0x01
    90bc:	9a 83       	std	Y+2, r25	; 0x02
    90be:	46 c0       	rjmp	.+140    	; 0x914c <getConfigInfo+0x24c>
		
		case CONFIG_DEACT_MODE:
		return_config = config_parameters.mode_ind; break;
    90c0:	80 91 25 26 	lds	r24, 0x2625	; 0x802625 <config_parameters+0x1c>
    90c4:	90 91 26 26 	lds	r25, 0x2626	; 0x802626 <config_parameters+0x1d>
    90c8:	89 83       	std	Y+1, r24	; 0x01
    90ca:	9a 83       	std	Y+2, r25	; 0x02
    90cc:	3f c0       	rjmp	.+126    	; 0x914c <getConfigInfo+0x24c>
		
		case CONFIG_HILO_IND:
		return_config = config_parameters.hi_low_ind; break;
    90ce:	80 91 27 26 	lds	r24, 0x2627	; 0x802627 <config_parameters+0x1e>
    90d2:	90 91 28 26 	lds	r25, 0x2628	; 0x802628 <config_parameters+0x1f>
    90d6:	89 83       	std	Y+1, r24	; 0x01
    90d8:	9a 83       	std	Y+2, r25	; 0x02
    90da:	38 c0       	rjmp	.+112    	; 0x914c <getConfigInfo+0x24c>
		
		case CONFIG_GPI_APP:
		return_config = ((config_parameters.config_gpi) & 0x00ff); break;
    90dc:	80 91 2b 26 	lds	r24, 0x262B	; 0x80262b <config_parameters+0x22>
    90e0:	90 91 2c 26 	lds	r25, 0x262C	; 0x80262c <config_parameters+0x23>
    90e4:	99 27       	eor	r25, r25
    90e6:	89 83       	std	Y+1, r24	; 0x01
    90e8:	9a 83       	std	Y+2, r25	; 0x02
    90ea:	30 c0       	rjmp	.+96     	; 0x914c <getConfigInfo+0x24c>
		
		case CONFIG_GPI_STATE:
		return_config = (((config_parameters.config_gpi) >> 8) & 0x00ff); break;
    90ec:	80 91 2b 26 	lds	r24, 0x262B	; 0x80262b <config_parameters+0x22>
    90f0:	90 91 2c 26 	lds	r25, 0x262C	; 0x80262c <config_parameters+0x23>
    90f4:	89 2f       	mov	r24, r25
    90f6:	99 27       	eor	r25, r25
    90f8:	89 83       	std	Y+1, r24	; 0x01
    90fa:	9a 83       	std	Y+2, r25	; 0x02
    90fc:	27 c0       	rjmp	.+78     	; 0x914c <getConfigInfo+0x24c>
		
		case CONFIG_GPO_APP:
		return_config = ((config_parameters.config_gpo) & 0x00ff); break;
    90fe:	80 91 2d 26 	lds	r24, 0x262D	; 0x80262d <config_parameters+0x24>
    9102:	90 91 2e 26 	lds	r25, 0x262E	; 0x80262e <config_parameters+0x25>
    9106:	99 27       	eor	r25, r25
    9108:	89 83       	std	Y+1, r24	; 0x01
    910a:	9a 83       	std	Y+2, r25	; 0x02
    910c:	1f c0       	rjmp	.+62     	; 0x914c <getConfigInfo+0x24c>
		
		case CONFIG_GPO_STATE:
		return_config = (((config_parameters.config_gpo) >> 8) & 0x00ff); break;
    910e:	80 91 2d 26 	lds	r24, 0x262D	; 0x80262d <config_parameters+0x24>
    9112:	90 91 2e 26 	lds	r25, 0x262E	; 0x80262e <config_parameters+0x25>
    9116:	89 2f       	mov	r24, r25
    9118:	99 27       	eor	r25, r25
    911a:	89 83       	std	Y+1, r24	; 0x01
    911c:	9a 83       	std	Y+2, r25	; 0x02
    911e:	16 c0       	rjmp	.+44     	; 0x914c <getConfigInfo+0x24c>
		break;
		
		case  CONFIG_PRI_HOLDOFF:
		return_config = config_parameters.config_pri_hold_off; break;
    9120:	80 91 2f 26 	lds	r24, 0x262F	; 0x80262f <config_parameters+0x26>
    9124:	90 91 30 26 	lds	r25, 0x2630	; 0x802630 <config_parameters+0x27>
    9128:	89 83       	std	Y+1, r24	; 0x01
    912a:	9a 83       	std	Y+2, r25	; 0x02
    912c:	0f c0       	rjmp	.+30     	; 0x914c <getConfigInfo+0x24c>
				
		case CONFIG_SEC_HOLDOFF:
		return_config = config_parameters.config_sec_hold_off; break;
    912e:	80 91 31 26 	lds	r24, 0x2631	; 0x802631 <config_parameters+0x28>
    9132:	90 91 32 26 	lds	r25, 0x2632	; 0x802632 <config_parameters+0x29>
    9136:	89 83       	std	Y+1, r24	; 0x01
    9138:	9a 83       	std	Y+2, r25	; 0x02
    913a:	08 c0       	rjmp	.+16     	; 0x914c <getConfigInfo+0x24c>
						
		case CONFIG_DET_TX_POWER:
		return_config = config_parameters.config_detect_level; break;
    913c:	80 91 33 26 	lds	r24, 0x2633	; 0x802633 <config_parameters+0x2a>
    9140:	90 91 34 26 	lds	r25, 0x2634	; 0x802634 <config_parameters+0x2b>
    9144:	89 83       	std	Y+1, r24	; 0x01
    9146:	9a 83       	std	Y+2, r25	; 0x02
    9148:	01 c0       	rjmp	.+2      	; 0x914c <getConfigInfo+0x24c>
		
		default:
		break;
    914a:	00 00       	nop
	}
	
	return(return_config);
    914c:	89 81       	ldd	r24, Y+1	; 0x01
    914e:	9a 81       	ldd	r25, Y+2	; 0x02
}
    9150:	24 96       	adiw	r28, 0x04	; 4
    9152:	cd bf       	out	0x3d, r28	; 61
    9154:	de bf       	out	0x3e, r29	; 62
    9156:	df 91       	pop	r29
    9158:	cf 91       	pop	r28
    915a:	08 95       	ret

0000915c <software_reset>:

// For reseting using firmware
// this function is called ones we receive reset signal from DMS

void software_reset(void)
{
    915c:	cf 93       	push	r28
    915e:	df 93       	push	r29
    9160:	cd b7       	in	r28, 0x3d	; 61
    9162:	de b7       	in	r29, 0x3e	; 62
	// if the software reset has not being called
	// set the S/W reset bit
	// Clear the reset bit, only then we can reset it again
	RST.STATUS = RST_SRF_bm;
    9164:	88 e7       	ldi	r24, 0x78	; 120
    9166:	90 e0       	ldi	r25, 0x00	; 0
    9168:	20 e2       	ldi	r18, 0x20	; 32
    916a:	fc 01       	movw	r30, r24
    916c:	20 83       	st	Z, r18
	//	if ( 0 == (RST.STATUS & RST_SRF_bm) )
	{
		// RST.CTRL = RST_SWRST_bm ;  // Software Reset bit mask, protected by Configuration Change Protection hence:
		ccp_write_io((void*)&RST.CTRL, RST_SWRST_bm);
    916e:	61 e0       	ldi	r22, 0x01	; 1
    9170:	89 e7       	ldi	r24, 0x79	; 121
    9172:	90 e0       	ldi	r25, 0x00	; 0
    9174:	0e 94 38 46 	call	0x8c70	; 0x8c70 <ccp_write_io>
		while (1) {
			/* Intentionally empty. */
		}
    9178:	ff cf       	rjmp	.-2      	; 0x9178 <software_reset+0x1c>

0000917a <setDefaultBitAndValues>:
	}
}

// Set the MSB to 1 to indicate that these are default values
void setDefaultBitAndValues(void)
{
    917a:	cf 93       	push	r28
    917c:	df 93       	push	r29
    917e:	cd b7       	in	r28, 0x3d	; 61
    9180:	de b7       	in	r29, 0x3e	; 62
	/*
	Set_bits(config_parameters.ant_tune_relays, DISPLAY_DEFAULT_DMS);
	nvm_eeprom_erase_and_write_buffer(EEPROM_ZIRCON_CONFIG_ANT_TUNE_RELAYS, &config_parameters.ant_tune_relays, 2);// Write 2 byte  data to EEPROM
	Clr_bits(config_parameters.ant_tune_relays, DISPLAY_DEFAULT_DMS);
	*/
	Set_bits(config_parameters.tag_rate, DISPLAY_DEFAULT_DMS);
    9182:	80 91 21 26 	lds	r24, 0x2621	; 0x802621 <config_parameters+0x18>
    9186:	90 91 22 26 	lds	r25, 0x2622	; 0x802622 <config_parameters+0x19>
    918a:	90 68       	ori	r25, 0x80	; 128
    918c:	80 93 21 26 	sts	0x2621, r24	; 0x802621 <config_parameters+0x18>
    9190:	90 93 22 26 	sts	0x2622, r25	; 0x802622 <config_parameters+0x19>
	nvm_eeprom_erase_and_write_buffer(EEPROM_ZIRCON_CONFIG_TAG_RATE, &config_parameters.tag_rate , 2);// Write 2 byte  data to EEPROM
    9194:	42 e0       	ldi	r20, 0x02	; 2
    9196:	50 e0       	ldi	r21, 0x00	; 0
    9198:	61 e2       	ldi	r22, 0x21	; 33
    919a:	76 e2       	ldi	r23, 0x26	; 38
    919c:	82 e1       	ldi	r24, 0x12	; 18
    919e:	90 e0       	ldi	r25, 0x00	; 0
    91a0:	0e 94 ca 39 	call	0x7394	; 0x7394 <nvm_eeprom_erase_and_write_buffer>
	Clr_bits(config_parameters.tag_rate, DISPLAY_DEFAULT_DMS);
    91a4:	80 91 21 26 	lds	r24, 0x2621	; 0x802621 <config_parameters+0x18>
    91a8:	90 91 22 26 	lds	r25, 0x2622	; 0x802622 <config_parameters+0x19>
    91ac:	9f 77       	andi	r25, 0x7F	; 127
    91ae:	80 93 21 26 	sts	0x2621, r24	; 0x802621 <config_parameters+0x18>
    91b2:	90 93 22 26 	sts	0x2622, r25	; 0x802622 <config_parameters+0x19>
	Set_bits(config_parameters.config_sec_hold_off, DISPLAY_DEFAULT_DMS);
    91b6:	80 91 31 26 	lds	r24, 0x2631	; 0x802631 <config_parameters+0x28>
    91ba:	90 91 32 26 	lds	r25, 0x2632	; 0x802632 <config_parameters+0x29>
    91be:	90 68       	ori	r25, 0x80	; 128
    91c0:	80 93 31 26 	sts	0x2631, r24	; 0x802631 <config_parameters+0x28>
    91c4:	90 93 32 26 	sts	0x2632, r25	; 0x802632 <config_parameters+0x29>
	nvm_eeprom_erase_and_write_buffer(EEPROM_ZIRCON_CONFIG_SEC_HOLDOFF, &config_parameters.config_sec_hold_off, 2);// Write 2 byte  data to EEPROM
    91c8:	42 e0       	ldi	r20, 0x02	; 2
    91ca:	50 e0       	ldi	r21, 0x00	; 0
    91cc:	61 e3       	ldi	r22, 0x31	; 49
    91ce:	76 e2       	ldi	r23, 0x26	; 38
    91d0:	8a e1       	ldi	r24, 0x1A	; 26
    91d2:	90 e0       	ldi	r25, 0x00	; 0
    91d4:	0e 94 ca 39 	call	0x7394	; 0x7394 <nvm_eeprom_erase_and_write_buffer>
	Clr_bits(config_parameters.config_sec_hold_off, DISPLAY_DEFAULT_DMS);
    91d8:	80 91 31 26 	lds	r24, 0x2631	; 0x802631 <config_parameters+0x28>
    91dc:	90 91 32 26 	lds	r25, 0x2632	; 0x802632 <config_parameters+0x29>
    91e0:	9f 77       	andi	r25, 0x7F	; 127
    91e2:	80 93 31 26 	sts	0x2631, r24	; 0x802631 <config_parameters+0x28>
    91e6:	90 93 32 26 	sts	0x2632, r25	; 0x802632 <config_parameters+0x29>
	// For setting The interlock
#if !INTERLOCK_CHOICE
	Set_bits(config_parameters.intlk_enable, DISPLAY_DEFAULT_DMS);
    91ea:	80 91 23 26 	lds	r24, 0x2623	; 0x802623 <config_parameters+0x1a>
    91ee:	90 91 24 26 	lds	r25, 0x2624	; 0x802624 <config_parameters+0x1b>
    91f2:	90 68       	ori	r25, 0x80	; 128
    91f4:	80 93 23 26 	sts	0x2623, r24	; 0x802623 <config_parameters+0x1a>
    91f8:	90 93 24 26 	sts	0x2624, r25	; 0x802624 <config_parameters+0x1b>
	nvm_eeprom_erase_and_write_buffer(EEPROM_ZIRCON_CONFIG_INTERLOCK, &config_parameters.intlk_enable, 2);// Write 2 byte  data to EEPROM
    91fc:	42 e0       	ldi	r20, 0x02	; 2
    91fe:	50 e0       	ldi	r21, 0x00	; 0
    9200:	63 e2       	ldi	r22, 0x23	; 35
    9202:	76 e2       	ldi	r23, 0x26	; 38
    9204:	80 e2       	ldi	r24, 0x20	; 32
    9206:	90 e0       	ldi	r25, 0x00	; 0
    9208:	0e 94 ca 39 	call	0x7394	; 0x7394 <nvm_eeprom_erase_and_write_buffer>
	Clr_bits(config_parameters.intlk_enable, DISPLAY_DEFAULT_DMS);
    920c:	80 91 23 26 	lds	r24, 0x2623	; 0x802623 <config_parameters+0x1a>
    9210:	90 91 24 26 	lds	r25, 0x2624	; 0x802624 <config_parameters+0x1b>
    9214:	9f 77       	andi	r25, 0x7F	; 127
    9216:	80 93 23 26 	sts	0x2623, r24	; 0x802623 <config_parameters+0x1a>
    921a:	90 93 24 26 	sts	0x2624, r25	; 0x802624 <config_parameters+0x1b>
#endif

	Set_bits(config_parameters.intlk_duration, DISPLAY_DEFAULT_DMS);
    921e:	80 91 0d 26 	lds	r24, 0x260D	; 0x80260d <config_parameters+0x4>
    9222:	90 91 0e 26 	lds	r25, 0x260E	; 0x80260e <config_parameters+0x5>
    9226:	90 68       	ori	r25, 0x80	; 128
    9228:	80 93 0d 26 	sts	0x260D, r24	; 0x80260d <config_parameters+0x4>
    922c:	90 93 0e 26 	sts	0x260E, r25	; 0x80260e <config_parameters+0x5>
	nvm_eeprom_erase_and_write_buffer(EEPROM_ZIRCON_CONFIG_INTLK_DURATION, &config_parameters.intlk_duration , 2);// Write 2 byte  data to EEPROM
    9230:	42 e0       	ldi	r20, 0x02	; 2
    9232:	50 e0       	ldi	r21, 0x00	; 0
    9234:	6d e0       	ldi	r22, 0x0D	; 13
    9236:	76 e2       	ldi	r23, 0x26	; 38
    9238:	82 e0       	ldi	r24, 0x02	; 2
    923a:	90 e0       	ldi	r25, 0x00	; 0
    923c:	0e 94 ca 39 	call	0x7394	; 0x7394 <nvm_eeprom_erase_and_write_buffer>
	Clr_bits(config_parameters.intlk_duration, DISPLAY_DEFAULT_DMS);
    9240:	80 91 0d 26 	lds	r24, 0x260D	; 0x80260d <config_parameters+0x4>
    9244:	90 91 0e 26 	lds	r25, 0x260E	; 0x80260e <config_parameters+0x5>
    9248:	9f 77       	andi	r25, 0x7F	; 127
    924a:	80 93 0d 26 	sts	0x260D, r24	; 0x80260d <config_parameters+0x4>
    924e:	90 93 0e 26 	sts	0x260E, r25	; 0x80260e <config_parameters+0x5>
	
	// Set the Bits for Parameters that are Zeros
//	Set_bits(config_parameters.intlk_duration, DISPLAY_DEFAULT_DMS);
//	nvm_eeprom_erase_and_write_buffer(EEPROM_ZIRCON_CONFIG_INTLK_DURATION, &config_parameters.intlk_duration, 2);// Write 2 byte  data to EEPROM
//	Clr_bits(config_parameters.intlk_duration, DISPLAY_DEFAULT_DMS);	
	Set_bits( config_parameters.deact_tagband, DISPLAY_DEFAULT_DMS);
    9252:	80 91 0f 26 	lds	r24, 0x260F	; 0x80260f <config_parameters+0x6>
    9256:	90 91 10 26 	lds	r25, 0x2610	; 0x802610 <config_parameters+0x7>
    925a:	90 68       	ori	r25, 0x80	; 128
    925c:	80 93 0f 26 	sts	0x260F, r24	; 0x80260f <config_parameters+0x6>
    9260:	90 93 10 26 	sts	0x2610, r25	; 0x802610 <config_parameters+0x7>
	nvm_eeprom_erase_and_write_buffer(EEPROM_ZIRCON_CONFIG_TAGBAND, & config_parameters.deact_tagband, 2);// Write 2 byte  data to EEPROM
    9264:	42 e0       	ldi	r20, 0x02	; 2
    9266:	50 e0       	ldi	r21, 0x00	; 0
    9268:	6f e0       	ldi	r22, 0x0F	; 15
    926a:	76 e2       	ldi	r23, 0x26	; 38
    926c:	84 e0       	ldi	r24, 0x04	; 4
    926e:	90 e0       	ldi	r25, 0x00	; 0
    9270:	0e 94 ca 39 	call	0x7394	; 0x7394 <nvm_eeprom_erase_and_write_buffer>
	Clr_bits(config_parameters.deact_tagband, DISPLAY_DEFAULT_DMS);
    9274:	80 91 0f 26 	lds	r24, 0x260F	; 0x80260f <config_parameters+0x6>
    9278:	90 91 10 26 	lds	r25, 0x2610	; 0x802610 <config_parameters+0x7>
    927c:	9f 77       	andi	r25, 0x7F	; 127
    927e:	80 93 0f 26 	sts	0x260F, r24	; 0x80260f <config_parameters+0x6>
    9282:	90 93 10 26 	sts	0x2610, r25	; 0x802610 <config_parameters+0x7>
	Set_bits(config_parameters.enable_tx_2, DISPLAY_DEFAULT_DMS);
    9286:	80 91 11 26 	lds	r24, 0x2611	; 0x802611 <config_parameters+0x8>
    928a:	90 91 12 26 	lds	r25, 0x2612	; 0x802612 <config_parameters+0x9>
    928e:	90 68       	ori	r25, 0x80	; 128
    9290:	80 93 11 26 	sts	0x2611, r24	; 0x802611 <config_parameters+0x8>
    9294:	90 93 12 26 	sts	0x2612, r25	; 0x802612 <config_parameters+0x9>
	nvm_eeprom_erase_and_write_buffer(EEPROM_ZIRCON_CONFIG_ENABLE_TX2, &config_parameters.enable_tx_2, 2);// Write 2 byte  data to EEPROM
    9298:	42 e0       	ldi	r20, 0x02	; 2
    929a:	50 e0       	ldi	r21, 0x00	; 0
    929c:	61 e1       	ldi	r22, 0x11	; 17
    929e:	76 e2       	ldi	r23, 0x26	; 38
    92a0:	86 e0       	ldi	r24, 0x06	; 6
    92a2:	90 e0       	ldi	r25, 0x00	; 0
    92a4:	0e 94 ca 39 	call	0x7394	; 0x7394 <nvm_eeprom_erase_and_write_buffer>
	Clr_bits(config_parameters.enable_tx_2, DISPLAY_DEFAULT_DMS);
    92a8:	80 91 11 26 	lds	r24, 0x2611	; 0x802611 <config_parameters+0x8>
    92ac:	90 91 12 26 	lds	r25, 0x2612	; 0x802612 <config_parameters+0x9>
    92b0:	9f 77       	andi	r25, 0x7F	; 127
    92b2:	80 93 11 26 	sts	0x2611, r24	; 0x802611 <config_parameters+0x8>
    92b6:	90 93 12 26 	sts	0x2612, r25	; 0x802612 <config_parameters+0x9>
	Set_bits(config_parameters.deact_frame_rate, DISPLAY_DEFAULT_DMS);
    92ba:	80 91 1d 26 	lds	r24, 0x261D	; 0x80261d <config_parameters+0x14>
    92be:	90 91 1e 26 	lds	r25, 0x261E	; 0x80261e <config_parameters+0x15>
    92c2:	90 68       	ori	r25, 0x80	; 128
    92c4:	80 93 1d 26 	sts	0x261D, r24	; 0x80261d <config_parameters+0x14>
    92c8:	90 93 1e 26 	sts	0x261E, r25	; 0x80261e <config_parameters+0x15>
	nvm_eeprom_erase_and_write_buffer(EEPROM_ZIRCON_CONFIG_FRAME_RATE, &config_parameters.deact_frame_rate, 2);// Write 2 byte  data to EEPROM
    92cc:	42 e0       	ldi	r20, 0x02	; 2
    92ce:	50 e0       	ldi	r21, 0x00	; 0
    92d0:	6d e1       	ldi	r22, 0x1D	; 29
    92d2:	76 e2       	ldi	r23, 0x26	; 38
    92d4:	8e e0       	ldi	r24, 0x0E	; 14
    92d6:	90 e0       	ldi	r25, 0x00	; 0
    92d8:	0e 94 ca 39 	call	0x7394	; 0x7394 <nvm_eeprom_erase_and_write_buffer>
	Clr_bits(config_parameters.deact_frame_rate, DISPLAY_DEFAULT_DMS);
    92dc:	80 91 1d 26 	lds	r24, 0x261D	; 0x80261d <config_parameters+0x14>
    92e0:	90 91 1e 26 	lds	r25, 0x261E	; 0x80261e <config_parameters+0x15>
    92e4:	9f 77       	andi	r25, 0x7F	; 127
    92e6:	80 93 1d 26 	sts	0x261D, r24	; 0x80261d <config_parameters+0x14>
    92ea:	90 93 1e 26 	sts	0x261E, r25	; 0x80261e <config_parameters+0x15>
	Set_bits(config_parameters.config_gpi, DISPLAY_DEFAULT_DMS);
    92ee:	80 91 2b 26 	lds	r24, 0x262B	; 0x80262b <config_parameters+0x22>
    92f2:	90 91 2c 26 	lds	r25, 0x262C	; 0x80262c <config_parameters+0x23>
    92f6:	90 68       	ori	r25, 0x80	; 128
    92f8:	80 93 2b 26 	sts	0x262B, r24	; 0x80262b <config_parameters+0x22>
    92fc:	90 93 2c 26 	sts	0x262C, r25	; 0x80262c <config_parameters+0x23>
	nvm_eeprom_erase_and_write_buffer(EEPROM_ZIRCON_CONFIG_GPI, &config_parameters.config_gpi, 2); // just copy the Data from EEPROM
    9300:	42 e0       	ldi	r20, 0x02	; 2
    9302:	50 e0       	ldi	r21, 0x00	; 0
    9304:	6b e2       	ldi	r22, 0x2B	; 43
    9306:	76 e2       	ldi	r23, 0x26	; 38
    9308:	84 e1       	ldi	r24, 0x14	; 20
    930a:	90 e0       	ldi	r25, 0x00	; 0
    930c:	0e 94 ca 39 	call	0x7394	; 0x7394 <nvm_eeprom_erase_and_write_buffer>
	Clr_bits(config_parameters.config_gpi, DISPLAY_DEFAULT_DMS);
    9310:	80 91 2b 26 	lds	r24, 0x262B	; 0x80262b <config_parameters+0x22>
    9314:	90 91 2c 26 	lds	r25, 0x262C	; 0x80262c <config_parameters+0x23>
    9318:	9f 77       	andi	r25, 0x7F	; 127
    931a:	80 93 2b 26 	sts	0x262B, r24	; 0x80262b <config_parameters+0x22>
    931e:	90 93 2c 26 	sts	0x262C, r25	; 0x80262c <config_parameters+0x23>
	Set_bits(config_parameters.config_gpo, DISPLAY_DEFAULT_DMS);
    9322:	80 91 2d 26 	lds	r24, 0x262D	; 0x80262d <config_parameters+0x24>
    9326:	90 91 2e 26 	lds	r25, 0x262E	; 0x80262e <config_parameters+0x25>
    932a:	90 68       	ori	r25, 0x80	; 128
    932c:	80 93 2d 26 	sts	0x262D, r24	; 0x80262d <config_parameters+0x24>
    9330:	90 93 2e 26 	sts	0x262E, r25	; 0x80262e <config_parameters+0x25>
	nvm_eeprom_erase_and_write_buffer(EEPROM_ZIRCON_CONFIG_GPO, &config_parameters.config_gpo, 2); // just copy the Data from EEPROM
    9334:	42 e0       	ldi	r20, 0x02	; 2
    9336:	50 e0       	ldi	r21, 0x00	; 0
    9338:	6d e2       	ldi	r22, 0x2D	; 45
    933a:	76 e2       	ldi	r23, 0x26	; 38
    933c:	86 e1       	ldi	r24, 0x16	; 22
    933e:	90 e0       	ldi	r25, 0x00	; 0
    9340:	0e 94 ca 39 	call	0x7394	; 0x7394 <nvm_eeprom_erase_and_write_buffer>
	Clr_bits(config_parameters.config_gpo, DISPLAY_DEFAULT_DMS);
    9344:	80 91 2d 26 	lds	r24, 0x262D	; 0x80262d <config_parameters+0x24>
    9348:	90 91 2e 26 	lds	r25, 0x262E	; 0x80262e <config_parameters+0x25>
    934c:	9f 77       	andi	r25, 0x7F	; 127
    934e:	80 93 2d 26 	sts	0x262D, r24	; 0x80262d <config_parameters+0x24>
    9352:	90 93 2e 26 	sts	0x262E, r25	; 0x80262e <config_parameters+0x25>

}
    9356:	00 00       	nop
    9358:	df 91       	pop	r29
    935a:	cf 91       	pop	r28
    935c:	08 95       	ret

0000935e <setDefaultBasedOnDipSwitches>:
//  Set the Config values that are dependent on dip switches
//  Set the Config values that are dependent on dip switches
// This function is only for default flow

void setDefaultBasedOnDipSwitches(void)
{
    935e:	cf 93       	push	r28
    9360:	df 93       	push	r29
    9362:	cd b7       	in	r28, 0x3d	; 61
    9364:	de b7       	in	r29, 0x3e	; 62

	switch(config_parameters.mode_ind)
    9366:	80 91 25 26 	lds	r24, 0x2625	; 0x802625 <config_parameters+0x1c>
    936a:	90 91 26 26 	lds	r25, 0x2626	; 0x802626 <config_parameters+0x1d>
    936e:	81 30       	cpi	r24, 0x01	; 1
    9370:	91 05       	cpc	r25, r1
    9372:	09 f4       	brne	.+2      	; 0x9376 <setDefaultBasedOnDipSwitches+0x18>
    9374:	71 c0       	rjmp	.+226    	; 0x9458 <setDefaultBasedOnDipSwitches+0xfa>
    9376:	81 30       	cpi	r24, 0x01	; 1
    9378:	91 05       	cpc	r25, r1
    937a:	00 f1       	brcs	.+64     	; 0x93bc <setDefaultBasedOnDipSwitches+0x5e>
    937c:	82 30       	cpi	r24, 0x02	; 2
    937e:	91 05       	cpc	r25, r1
    9380:	19 f0       	breq	.+6      	; 0x9388 <setDefaultBasedOnDipSwitches+0x2a>
    9382:	03 97       	sbiw	r24, 0x03	; 3
    9384:	41 f1       	breq	.+80     	; 0x93d6 <setDefaultBasedOnDipSwitches+0x78>
    9386:	75 c0       	rjmp	.+234    	; 0x9472 <setDefaultBasedOnDipSwitches+0x114>
	{
		case DEACT_MODE6:
			if(config_parameters.hi_low_ind == 1)
    9388:	80 91 27 26 	lds	r24, 0x2627	; 0x802627 <config_parameters+0x1e>
    938c:	90 91 28 26 	lds	r25, 0x2628	; 0x802628 <config_parameters+0x1f>
    9390:	01 97       	sbiw	r24, 0x01	; 1
    9392:	39 f4       	brne	.+14     	; 0x93a2 <setDefaultBasedOnDipSwitches+0x44>
			{
				config_parameters.config_pri_hold_off = DEFAULT_PRI_HOLDOFF_MODE6;
    9394:	8f e0       	ldi	r24, 0x0F	; 15
    9396:	90 e0       	ldi	r25, 0x00	; 0
    9398:	80 93 2f 26 	sts	0x262F, r24	; 0x80262f <config_parameters+0x26>
    939c:	90 93 30 26 	sts	0x2630, r25	; 0x802630 <config_parameters+0x27>
    93a0:	06 c0       	rjmp	.+12     	; 0x93ae <setDefaultBasedOnDipSwitches+0x50>
			}
			else
			{
				config_parameters.config_pri_hold_off = DEFAULT_PRI_HOLDOFF_MODE6_LO;
    93a2:	8f e0       	ldi	r24, 0x0F	; 15
    93a4:	90 e0       	ldi	r25, 0x00	; 0
    93a6:	80 93 2f 26 	sts	0x262F, r24	; 0x80262f <config_parameters+0x26>
    93aa:	90 93 30 26 	sts	0x2630, r25	; 0x802630 <config_parameters+0x27>
			}
			config_parameters.config_detect_level = DEFAULT_DET_TX_POWER;
    93ae:	82 e0       	ldi	r24, 0x02	; 2
    93b0:	90 e0       	ldi	r25, 0x00	; 0
    93b2:	80 93 33 26 	sts	0x2633, r24	; 0x802633 <config_parameters+0x2a>
    93b6:	90 93 34 26 	sts	0x2634, r25	; 0x802634 <config_parameters+0x2b>
		break;
    93ba:	62 c0       	rjmp	.+196    	; 0x9480 <setDefaultBasedOnDipSwitches+0x122>
		
		case DEACT_MODE4:  
			config_parameters.config_pri_hold_off = DEFAULT_PRI_HOLDOFF_MODE4;
    93bc:	83 e0       	ldi	r24, 0x03	; 3
    93be:	90 e0       	ldi	r25, 0x00	; 0
    93c0:	80 93 2f 26 	sts	0x262F, r24	; 0x80262f <config_parameters+0x26>
    93c4:	90 93 30 26 	sts	0x2630, r25	; 0x802630 <config_parameters+0x27>
			//config_parameters.config_detect_level = DEFAULT_DET_TX_POWER;
			config_parameters.config_detect_level = DEFAULT_DET_TX_POWER_VERIFY;//changed for sending deactivation message
    93c8:	81 e0       	ldi	r24, 0x01	; 1
    93ca:	90 e0       	ldi	r25, 0x00	; 0
    93cc:	80 93 33 26 	sts	0x2633, r24	; 0x802633 <config_parameters+0x2a>
    93d0:	90 93 34 26 	sts	0x2634, r25	; 0x802634 <config_parameters+0x2b>
			
		break;
    93d4:	55 c0       	rjmp	.+170    	; 0x9480 <setDefaultBasedOnDipSwitches+0x122>
		
		case DEACT_VERIFY:
		//case DEACT_MODE4:
			config_parameters.config_pri_hold_off = DEFAULT_PRI_HOLDOFF_VERIFY;
    93d6:	83 e0       	ldi	r24, 0x03	; 3
    93d8:	90 e0       	ldi	r25, 0x00	; 0
    93da:	80 93 2f 26 	sts	0x262F, r24	; 0x80262f <config_parameters+0x26>
    93de:	90 93 30 26 	sts	0x2630, r25	; 0x802630 <config_parameters+0x27>
			config_parameters.config_detect_level = DEFAULT_DET_TX_POWER_VERIFY;
    93e2:	81 e0       	ldi	r24, 0x01	; 1
    93e4:	90 e0       	ldi	r25, 0x00	; 0
    93e6:	80 93 33 26 	sts	0x2633, r24	; 0x802633 <config_parameters+0x2a>
    93ea:	90 93 34 26 	sts	0x2634, r25	; 0x802634 <config_parameters+0x2b>
			
			// Disable the 10Hz mode and Second transmitter selection in Verify Mode
			Set_bits(config_parameters.enable_tx_2, DISPLAY_GREY_OUT_DMS);
    93ee:	80 91 11 26 	lds	r24, 0x2611	; 0x802611 <config_parameters+0x8>
    93f2:	90 91 12 26 	lds	r25, 0x2612	; 0x802612 <config_parameters+0x9>
    93f6:	90 64       	ori	r25, 0x40	; 64
    93f8:	80 93 11 26 	sts	0x2611, r24	; 0x802611 <config_parameters+0x8>
    93fc:	90 93 12 26 	sts	0x2612, r25	; 0x802612 <config_parameters+0x9>
			nvm_eeprom_erase_and_write_buffer(EEPROM_ZIRCON_CONFIG_ENABLE_TX2, &config_parameters.enable_tx_2, 2);// Write 2 byte  data to EEPROM
    9400:	42 e0       	ldi	r20, 0x02	; 2
    9402:	50 e0       	ldi	r21, 0x00	; 0
    9404:	61 e1       	ldi	r22, 0x11	; 17
    9406:	76 e2       	ldi	r23, 0x26	; 38
    9408:	86 e0       	ldi	r24, 0x06	; 6
    940a:	90 e0       	ldi	r25, 0x00	; 0
    940c:	0e 94 ca 39 	call	0x7394	; 0x7394 <nvm_eeprom_erase_and_write_buffer>
			Clr_bits(config_parameters.enable_tx_2, DISPLAY_GREY_OUT_DMS);
    9410:	80 91 11 26 	lds	r24, 0x2611	; 0x802611 <config_parameters+0x8>
    9414:	90 91 12 26 	lds	r25, 0x2612	; 0x802612 <config_parameters+0x9>
    9418:	9f 7b       	andi	r25, 0xBF	; 191
    941a:	80 93 11 26 	sts	0x2611, r24	; 0x802611 <config_parameters+0x8>
    941e:	90 93 12 26 	sts	0x2612, r25	; 0x802612 <config_parameters+0x9>
			Set_bits(config_parameters.deact_frame_rate, DISPLAY_GREY_OUT_DMS);
    9422:	80 91 1d 26 	lds	r24, 0x261D	; 0x80261d <config_parameters+0x14>
    9426:	90 91 1e 26 	lds	r25, 0x261E	; 0x80261e <config_parameters+0x15>
    942a:	90 64       	ori	r25, 0x40	; 64
    942c:	80 93 1d 26 	sts	0x261D, r24	; 0x80261d <config_parameters+0x14>
    9430:	90 93 1e 26 	sts	0x261E, r25	; 0x80261e <config_parameters+0x15>
			nvm_eeprom_erase_and_write_buffer(EEPROM_ZIRCON_CONFIG_FRAME_RATE, &config_parameters.deact_frame_rate, 2);// Write 2 byte  data to EEPROM
    9434:	42 e0       	ldi	r20, 0x02	; 2
    9436:	50 e0       	ldi	r21, 0x00	; 0
    9438:	6d e1       	ldi	r22, 0x1D	; 29
    943a:	76 e2       	ldi	r23, 0x26	; 38
    943c:	8e e0       	ldi	r24, 0x0E	; 14
    943e:	90 e0       	ldi	r25, 0x00	; 0
    9440:	0e 94 ca 39 	call	0x7394	; 0x7394 <nvm_eeprom_erase_and_write_buffer>
			Clr_bits(config_parameters.deact_frame_rate, DISPLAY_GREY_OUT_DMS);
    9444:	80 91 1d 26 	lds	r24, 0x261D	; 0x80261d <config_parameters+0x14>
    9448:	90 91 1e 26 	lds	r25, 0x261E	; 0x80261e <config_parameters+0x15>
    944c:	9f 7b       	andi	r25, 0xBF	; 191
    944e:	80 93 1d 26 	sts	0x261D, r24	; 0x80261d <config_parameters+0x14>
    9452:	90 93 1e 26 	sts	0x261E, r25	; 0x80261e <config_parameters+0x15>
		break;
    9456:	14 c0       	rjmp	.+40     	; 0x9480 <setDefaultBasedOnDipSwitches+0x122>
		
		case DEACT_MODE5:
			config_parameters.config_pri_hold_off = DEFAULT_PRI_HOLDOFF_MODE5;
    9458:	8f e0       	ldi	r24, 0x0F	; 15
    945a:	90 e0       	ldi	r25, 0x00	; 0
    945c:	80 93 2f 26 	sts	0x262F, r24	; 0x80262f <config_parameters+0x26>
    9460:	90 93 30 26 	sts	0x2630, r25	; 0x802630 <config_parameters+0x27>
			config_parameters.config_detect_level = DEFAULT_DET_TX_POWER;
    9464:	82 e0       	ldi	r24, 0x02	; 2
    9466:	90 e0       	ldi	r25, 0x00	; 0
    9468:	80 93 33 26 	sts	0x2633, r24	; 0x802633 <config_parameters+0x2a>
    946c:	90 93 34 26 	sts	0x2634, r25	; 0x802634 <config_parameters+0x2b>
		break;
    9470:	07 c0       	rjmp	.+14     	; 0x9480 <setDefaultBasedOnDipSwitches+0x122>
		
		default:
			config_parameters.config_pri_hold_off = DEFAULT_PRI_HOLDOFF_MODE6;
    9472:	8f e0       	ldi	r24, 0x0F	; 15
    9474:	90 e0       	ldi	r25, 0x00	; 0
    9476:	80 93 2f 26 	sts	0x262F, r24	; 0x80262f <config_parameters+0x26>
    947a:	90 93 30 26 	sts	0x2630, r25	; 0x802630 <config_parameters+0x27>
		break;
    947e:	00 00       	nop
	}
	
	Set_bits(config_parameters.config_pri_hold_off, DISPLAY_DEFAULT_DMS);
    9480:	80 91 2f 26 	lds	r24, 0x262F	; 0x80262f <config_parameters+0x26>
    9484:	90 91 30 26 	lds	r25, 0x2630	; 0x802630 <config_parameters+0x27>
    9488:	90 68       	ori	r25, 0x80	; 128
    948a:	80 93 2f 26 	sts	0x262F, r24	; 0x80262f <config_parameters+0x26>
    948e:	90 93 30 26 	sts	0x2630, r25	; 0x802630 <config_parameters+0x27>
	nvm_eeprom_erase_and_write_buffer(EEPROM_ZIRCON_CONFIG_PRI_HOLDOFF, &config_parameters.config_pri_hold_off, 2);// Write 2 byte  data to EEPROM
    9492:	42 e0       	ldi	r20, 0x02	; 2
    9494:	50 e0       	ldi	r21, 0x00	; 0
    9496:	6f e2       	ldi	r22, 0x2F	; 47
    9498:	76 e2       	ldi	r23, 0x26	; 38
    949a:	88 e1       	ldi	r24, 0x18	; 24
    949c:	90 e0       	ldi	r25, 0x00	; 0
    949e:	0e 94 ca 39 	call	0x7394	; 0x7394 <nvm_eeprom_erase_and_write_buffer>
	Clr_bits(config_parameters.config_pri_hold_off, DISPLAY_DEFAULT_DMS);
    94a2:	80 91 2f 26 	lds	r24, 0x262F	; 0x80262f <config_parameters+0x26>
    94a6:	90 91 30 26 	lds	r25, 0x2630	; 0x802630 <config_parameters+0x27>
    94aa:	9f 77       	andi	r25, 0x7F	; 127
    94ac:	80 93 2f 26 	sts	0x262F, r24	; 0x80262f <config_parameters+0x26>
    94b0:	90 93 30 26 	sts	0x2630, r25	; 0x802630 <config_parameters+0x27>

	config_parameters.config_hi_power = DEFAULT_TX_POWER_HI;
    94b4:	86 e1       	ldi	r24, 0x16	; 22
    94b6:	90 e0       	ldi	r25, 0x00	; 0
    94b8:	80 93 37 26 	sts	0x2637, r24	; 0x802637 <config_parameters+0x2e>
    94bc:	90 93 38 26 	sts	0x2638, r25	; 0x802638 <config_parameters+0x2f>
	Set_bits(config_parameters.config_hi_power, DISPLAY_DEFAULT_DMS);
    94c0:	80 91 37 26 	lds	r24, 0x2637	; 0x802637 <config_parameters+0x2e>
    94c4:	90 91 38 26 	lds	r25, 0x2638	; 0x802638 <config_parameters+0x2f>
    94c8:	90 68       	ori	r25, 0x80	; 128
    94ca:	80 93 37 26 	sts	0x2637, r24	; 0x802637 <config_parameters+0x2e>
    94ce:	90 93 38 26 	sts	0x2638, r25	; 0x802638 <config_parameters+0x2f>
	nvm_eeprom_erase_and_write_buffer(EEPROM_ZIRCON_CONFIG_HI_POWER, &config_parameters.config_hi_power, 2);// Write 2 byte  data to EEPROM
    94d2:	42 e0       	ldi	r20, 0x02	; 2
    94d4:	50 e0       	ldi	r21, 0x00	; 0
    94d6:	67 e3       	ldi	r22, 0x37	; 55
    94d8:	76 e2       	ldi	r23, 0x26	; 38
    94da:	80 e1       	ldi	r24, 0x10	; 16
    94dc:	90 e0       	ldi	r25, 0x00	; 0
    94de:	0e 94 ca 39 	call	0x7394	; 0x7394 <nvm_eeprom_erase_and_write_buffer>
	Clr_bits(config_parameters.config_hi_power, DISPLAY_DEFAULT_DMS);
    94e2:	80 91 37 26 	lds	r24, 0x2637	; 0x802637 <config_parameters+0x2e>
    94e6:	90 91 38 26 	lds	r25, 0x2638	; 0x802638 <config_parameters+0x2f>
    94ea:	9f 77       	andi	r25, 0x7F	; 127
    94ec:	80 93 37 26 	sts	0x2637, r24	; 0x802637 <config_parameters+0x2e>
    94f0:	90 93 38 26 	sts	0x2638, r25	; 0x802638 <config_parameters+0x2f>
	
	config_parameters.config_lo_power = DEFAULT_TX_POWER_LO;
    94f4:	88 e0       	ldi	r24, 0x08	; 8
    94f6:	90 e0       	ldi	r25, 0x00	; 0
    94f8:	80 93 39 26 	sts	0x2639, r24	; 0x802639 <config_parameters+0x30>
    94fc:	90 93 3a 26 	sts	0x263A, r25	; 0x80263a <config_parameters+0x31>
	Set_bits(config_parameters.config_lo_power, DISPLAY_DEFAULT_DMS);
    9500:	80 91 39 26 	lds	r24, 0x2639	; 0x802639 <config_parameters+0x30>
    9504:	90 91 3a 26 	lds	r25, 0x263A	; 0x80263a <config_parameters+0x31>
    9508:	90 68       	ori	r25, 0x80	; 128
    950a:	80 93 39 26 	sts	0x2639, r24	; 0x802639 <config_parameters+0x30>
    950e:	90 93 3a 26 	sts	0x263A, r25	; 0x80263a <config_parameters+0x31>
	nvm_eeprom_erase_and_write_buffer(EEPROM_ZIRCON_CONFIG_LO_POWER, &config_parameters.config_lo_power, 2);// Write 2 byte  data to EEPROM
    9512:	42 e0       	ldi	r20, 0x02	; 2
    9514:	50 e0       	ldi	r21, 0x00	; 0
    9516:	69 e3       	ldi	r22, 0x39	; 57
    9518:	76 e2       	ldi	r23, 0x26	; 38
    951a:	82 e2       	ldi	r24, 0x22	; 34
    951c:	90 e0       	ldi	r25, 0x00	; 0
    951e:	0e 94 ca 39 	call	0x7394	; 0x7394 <nvm_eeprom_erase_and_write_buffer>
	Clr_bits(config_parameters.config_lo_power, DISPLAY_DEFAULT_DMS);
    9522:	80 91 39 26 	lds	r24, 0x2639	; 0x802639 <config_parameters+0x30>
    9526:	90 91 3a 26 	lds	r25, 0x263A	; 0x80263a <config_parameters+0x31>
    952a:	9f 77       	andi	r25, 0x7F	; 127
    952c:	80 93 39 26 	sts	0x2639, r24	; 0x802639 <config_parameters+0x30>
    9530:	90 93 3a 26 	sts	0x263A, r25	; 0x80263a <config_parameters+0x31>
	
	// Copy the correct value to tx_power based on switch
	if (config_parameters.hi_low_ind)
    9534:	80 91 27 26 	lds	r24, 0x2627	; 0x802627 <config_parameters+0x1e>
    9538:	90 91 28 26 	lds	r25, 0x2628	; 0x802628 <config_parameters+0x1f>
    953c:	89 2b       	or	r24, r25
    953e:	49 f0       	breq	.+18     	; 0x9552 <setDefaultBasedOnDipSwitches+0x1f4>
	{
		config_parameters.tx_power = config_parameters.config_hi_power; // DEFAULT_TX_POWER_HI;
    9540:	80 91 37 26 	lds	r24, 0x2637	; 0x802637 <config_parameters+0x2e>
    9544:	90 91 38 26 	lds	r25, 0x2638	; 0x802638 <config_parameters+0x2f>
    9548:	80 93 1f 26 	sts	0x261F, r24	; 0x80261f <config_parameters+0x16>
    954c:	90 93 20 26 	sts	0x2620, r25	; 0x802620 <config_parameters+0x17>
    9550:	08 c0       	rjmp	.+16     	; 0x9562 <setDefaultBasedOnDipSwitches+0x204>
	}
	else
	{
		config_parameters.tx_power = config_parameters.config_lo_power; // DEFAULT_TX_POWER_LO;
    9552:	80 91 39 26 	lds	r24, 0x2639	; 0x802639 <config_parameters+0x30>
    9556:	90 91 3a 26 	lds	r25, 0x263A	; 0x80263a <config_parameters+0x31>
    955a:	80 93 1f 26 	sts	0x261F, r24	; 0x80261f <config_parameters+0x16>
    955e:	90 93 20 26 	sts	0x2620, r25	; 0x802620 <config_parameters+0x17>
	}

	//config_parameters.config_detect_level = DEFAULT_DET_TX_POWER;
	Set_bits(config_parameters.config_detect_level, DISPLAY_DEFAULT_DMS);
    9562:	80 91 33 26 	lds	r24, 0x2633	; 0x802633 <config_parameters+0x2a>
    9566:	90 91 34 26 	lds	r25, 0x2634	; 0x802634 <config_parameters+0x2b>
    956a:	90 68       	ori	r25, 0x80	; 128
    956c:	80 93 33 26 	sts	0x2633, r24	; 0x802633 <config_parameters+0x2a>
    9570:	90 93 34 26 	sts	0x2634, r25	; 0x802634 <config_parameters+0x2b>
	nvm_eeprom_erase_and_write_buffer(EEPROM_ZIRCON_CONFIG_DET_TX_POWER, &config_parameters.config_detect_level, 2);// Write 2 byte  data to EEPROM
    9574:	42 e0       	ldi	r20, 0x02	; 2
    9576:	50 e0       	ldi	r21, 0x00	; 0
    9578:	63 e3       	ldi	r22, 0x33	; 51
    957a:	76 e2       	ldi	r23, 0x26	; 38
    957c:	8c e1       	ldi	r24, 0x1C	; 28
    957e:	90 e0       	ldi	r25, 0x00	; 0
    9580:	0e 94 ca 39 	call	0x7394	; 0x7394 <nvm_eeprom_erase_and_write_buffer>
	Clr_bits(config_parameters.config_detect_level, DISPLAY_DEFAULT_DMS);
    9584:	80 91 33 26 	lds	r24, 0x2633	; 0x802633 <config_parameters+0x2a>
    9588:	90 91 34 26 	lds	r25, 0x2634	; 0x802634 <config_parameters+0x2b>
    958c:	9f 77       	andi	r25, 0x7F	; 127
    958e:	80 93 33 26 	sts	0x2633, r24	; 0x802633 <config_parameters+0x2a>
    9592:	90 93 34 26 	sts	0x2634, r25	; 0x802634 <config_parameters+0x2b>
}
    9596:	00 00       	nop
    9598:	df 91       	pop	r29
    959a:	cf 91       	pop	r28
    959c:	08 95       	ret

0000959e <populateStructureWithSettingsBasedOnDefault>:

 //populate the structure with settings
// Populate Structure With Settings Based on Default values
void populateStructureWithSettingsBasedOnDefault(void){
    959e:	cf 93       	push	r28
    95a0:	df 93       	push	r29
    95a2:	cd b7       	in	r28, 0x3d	; 61
    95a4:	de b7       	in	r29, 0x3e	; 62

	// populate the structure with the eeprom values
	nvm_eeprom_read_buffer(EEPROM_ZIRCON_CONFIG_INTLK_DURATION, &config_parameters.intlk_duration, 2);
    95a6:	42 e0       	ldi	r20, 0x02	; 2
    95a8:	50 e0       	ldi	r21, 0x00	; 0
    95aa:	6d e0       	ldi	r22, 0x0D	; 13
    95ac:	76 e2       	ldi	r23, 0x26	; 38
    95ae:	82 e0       	ldi	r24, 0x02	; 2
    95b0:	90 e0       	ldi	r25, 0x00	; 0
    95b2:	0e 94 6b 39 	call	0x72d6	; 0x72d6 <nvm_eeprom_read_buffer>
	Clr_bits(config_parameters.intlk_duration,DISPLAY_DEFAULT_DMS);
    95b6:	80 91 0d 26 	lds	r24, 0x260D	; 0x80260d <config_parameters+0x4>
    95ba:	90 91 0e 26 	lds	r25, 0x260E	; 0x80260e <config_parameters+0x5>
    95be:	9f 77       	andi	r25, 0x7F	; 127
    95c0:	80 93 0d 26 	sts	0x260D, r24	; 0x80260d <config_parameters+0x4>
    95c4:	90 93 0e 26 	sts	0x260E, r25	; 0x80260e <config_parameters+0x5>
	if ( DEFAULT_INTLK_DURATION != config_parameters.intlk_duration )
    95c8:	80 91 0d 26 	lds	r24, 0x260D	; 0x80260d <config_parameters+0x4>
    95cc:	90 91 0e 26 	lds	r25, 0x260E	; 0x80260e <config_parameters+0x5>
    95d0:	09 97       	sbiw	r24, 0x09	; 9
    95d2:	11 f0       	breq	.+4      	; 0x95d8 <populateStructureWithSettingsBasedOnDefault+0x3a>
	{
		default_config_flag = 0;
    95d4:	10 92 b4 22 	sts	0x22B4, r1	; 0x8022b4 <default_config_flag>
	}
	
	nvm_eeprom_read_buffer(EEPROM_ZIRCON_CONFIG_TAGBAND, &config_parameters.deact_tagband, 2);
    95d8:	42 e0       	ldi	r20, 0x02	; 2
    95da:	50 e0       	ldi	r21, 0x00	; 0
    95dc:	6f e0       	ldi	r22, 0x0F	; 15
    95de:	76 e2       	ldi	r23, 0x26	; 38
    95e0:	84 e0       	ldi	r24, 0x04	; 4
    95e2:	90 e0       	ldi	r25, 0x00	; 0
    95e4:	0e 94 6b 39 	call	0x72d6	; 0x72d6 <nvm_eeprom_read_buffer>
	Clr_bits(config_parameters.deact_tagband,DISPLAY_DEFAULT_DMS);
    95e8:	80 91 0f 26 	lds	r24, 0x260F	; 0x80260f <config_parameters+0x6>
    95ec:	90 91 10 26 	lds	r25, 0x2610	; 0x802610 <config_parameters+0x7>
    95f0:	9f 77       	andi	r25, 0x7F	; 127
    95f2:	80 93 0f 26 	sts	0x260F, r24	; 0x80260f <config_parameters+0x6>
    95f6:	90 93 10 26 	sts	0x2610, r25	; 0x802610 <config_parameters+0x7>
	if ( DEFAULT_TAGBAND != config_parameters.deact_tagband )
    95fa:	80 91 0f 26 	lds	r24, 0x260F	; 0x80260f <config_parameters+0x6>
    95fe:	90 91 10 26 	lds	r25, 0x2610	; 0x802610 <config_parameters+0x7>
    9602:	89 2b       	or	r24, r25
    9604:	11 f0       	breq	.+4      	; 0x960a <populateStructureWithSettingsBasedOnDefault+0x6c>
	{
		default_config_flag = 0;
    9606:	10 92 b4 22 	sts	0x22B4, r1	; 0x8022b4 <default_config_flag>
	}

#if !INTERLOCK_CHOICE
	nvm_eeprom_read_buffer(EEPROM_ZIRCON_CONFIG_INTERLOCK, &config_parameters.intlk_enable, 2);
    960a:	42 e0       	ldi	r20, 0x02	; 2
    960c:	50 e0       	ldi	r21, 0x00	; 0
    960e:	63 e2       	ldi	r22, 0x23	; 35
    9610:	76 e2       	ldi	r23, 0x26	; 38
    9612:	80 e2       	ldi	r24, 0x20	; 32
    9614:	90 e0       	ldi	r25, 0x00	; 0
    9616:	0e 94 6b 39 	call	0x72d6	; 0x72d6 <nvm_eeprom_read_buffer>
	Clr_bits(config_parameters.intlk_enable,DISPLAY_DEFAULT_DMS);
    961a:	80 91 23 26 	lds	r24, 0x2623	; 0x802623 <config_parameters+0x1a>
    961e:	90 91 24 26 	lds	r25, 0x2624	; 0x802624 <config_parameters+0x1b>
    9622:	9f 77       	andi	r25, 0x7F	; 127
    9624:	80 93 23 26 	sts	0x2623, r24	; 0x802623 <config_parameters+0x1a>
    9628:	90 93 24 26 	sts	0x2624, r25	; 0x802624 <config_parameters+0x1b>
	if (( DEFAULT_INTERLOCK != config_parameters.intlk_enable ) && (CPiD_HW_flag))  /* Thoralite */
    962c:	80 91 23 26 	lds	r24, 0x2623	; 0x802623 <config_parameters+0x1a>
    9630:	90 91 24 26 	lds	r25, 0x2624	; 0x802624 <config_parameters+0x1b>
    9634:	01 97       	sbiw	r24, 0x01	; 1
    9636:	31 f0       	breq	.+12     	; 0x9644 <populateStructureWithSettingsBasedOnDefault+0xa6>
    9638:	80 91 ac 22 	lds	r24, 0x22AC	; 0x8022ac <CPiD_HW_flag>
    963c:	88 23       	and	r24, r24
    963e:	11 f0       	breq	.+4      	; 0x9644 <populateStructureWithSettingsBasedOnDefault+0xa6>
	{
		default_config_flag = 0;
    9640:	10 92 b4 22 	sts	0x22B4, r1	; 0x8022b4 <default_config_flag>
		nvm_eeprom_erase_and_write_buffer(EEPROM_ZIRCON_CONFIG_ENABLE_TX2, &config_parameters.enable_tx_2, 2);
		Clr_bits(config_parameters.enable_tx_2,DISPLAY_DEFAULT_DMS);
	}
*/	
	// We dont have to show the default value since this will always get changed by Auto tune function
	nvm_eeprom_read_buffer(EEPROM_ZIRCON_CONFIG_ANT_TUNE_RELAYS, &config_parameters.ant_tune_relays, 2);
    9644:	42 e0       	ldi	r20, 0x02	; 2
    9646:	50 e0       	ldi	r21, 0x00	; 0
    9648:	63 e1       	ldi	r22, 0x13	; 19
    964a:	76 e2       	ldi	r23, 0x26	; 38
    964c:	88 e0       	ldi	r24, 0x08	; 8
    964e:	90 e0       	ldi	r25, 0x00	; 0
    9650:	0e 94 6b 39 	call	0x72d6	; 0x72d6 <nvm_eeprom_read_buffer>
	
	// This is a dynamic value to be filled by auto tune function, no need to read from EEPROM
	//nvm_eeprom_read_buffer(EEPROM_ZIRCON_CONFIG_ANT_FAULT, &config_parameters.ant_fault, 2);
	
	nvm_eeprom_read_buffer(EEPROM_ZIRCON_CONFIG_ANT_TUNE_ONPOWERUP, &config_parameters.ant_tune_onpowerup, 2);
    9654:	42 e0       	ldi	r20, 0x02	; 2
    9656:	50 e0       	ldi	r21, 0x00	; 0
    9658:	6b e1       	ldi	r22, 0x1B	; 27
    965a:	76 e2       	ldi	r23, 0x26	; 38
    965c:	8c e0       	ldi	r24, 0x0C	; 12
    965e:	90 e0       	ldi	r25, 0x00	; 0
    9660:	0e 94 6b 39 	call	0x72d6	; 0x72d6 <nvm_eeprom_read_buffer>
		Set_bits(config_parameters.deact_frame_rate, DISPLAY_DEFAULT_DMS);
		nvm_eeprom_erase_and_write_buffer(EEPROM_ZIRCON_CONFIG_FRAME_RATE, &config_parameters.deact_frame_rate, 2);
		Clr_bits(config_parameters.deact_frame_rate,DISPLAY_DEFAULT_DMS);
	}
*/	
	nvm_eeprom_read_buffer(EEPROM_ZIRCON_CONFIG_TAG_RATE, &config_parameters.tag_rate, 2);
    9664:	42 e0       	ldi	r20, 0x02	; 2
    9666:	50 e0       	ldi	r21, 0x00	; 0
    9668:	61 e2       	ldi	r22, 0x21	; 33
    966a:	76 e2       	ldi	r23, 0x26	; 38
    966c:	82 e1       	ldi	r24, 0x12	; 18
    966e:	90 e0       	ldi	r25, 0x00	; 0
    9670:	0e 94 6b 39 	call	0x72d6	; 0x72d6 <nvm_eeprom_read_buffer>
	Clr_bits(config_parameters.tag_rate,DISPLAY_DEFAULT_DMS);
    9674:	80 91 21 26 	lds	r24, 0x2621	; 0x802621 <config_parameters+0x18>
    9678:	90 91 22 26 	lds	r25, 0x2622	; 0x802622 <config_parameters+0x19>
    967c:	9f 77       	andi	r25, 0x7F	; 127
    967e:	80 93 21 26 	sts	0x2621, r24	; 0x802621 <config_parameters+0x18>
    9682:	90 93 22 26 	sts	0x2622, r25	; 0x802622 <config_parameters+0x19>
	if ( DEFAULT_TAG_RATE != config_parameters.tag_rate )
    9686:	80 91 21 26 	lds	r24, 0x2621	; 0x802621 <config_parameters+0x18>
    968a:	90 91 22 26 	lds	r25, 0x2622	; 0x802622 <config_parameters+0x19>
    968e:	8f 3f       	cpi	r24, 0xFF	; 255
    9690:	91 05       	cpc	r25, r1
    9692:	11 f0       	breq	.+4      	; 0x9698 <populateStructureWithSettingsBasedOnDefault+0xfa>
	{
		default_config_flag = 0;
    9694:	10 92 b4 22 	sts	0x22B4, r1	; 0x8022b4 <default_config_flag>
	}
	
	nvm_eeprom_read_buffer(EEPROM_ZIRCON_CONFIG_SEC_HOLDOFF, &config_parameters.config_sec_hold_off, 2);
    9698:	42 e0       	ldi	r20, 0x02	; 2
    969a:	50 e0       	ldi	r21, 0x00	; 0
    969c:	61 e3       	ldi	r22, 0x31	; 49
    969e:	76 e2       	ldi	r23, 0x26	; 38
    96a0:	8a e1       	ldi	r24, 0x1A	; 26
    96a2:	90 e0       	ldi	r25, 0x00	; 0
    96a4:	0e 94 6b 39 	call	0x72d6	; 0x72d6 <nvm_eeprom_read_buffer>
	Clr_bits(config_parameters.config_sec_hold_off,DISPLAY_DEFAULT_DMS);
    96a8:	80 91 31 26 	lds	r24, 0x2631	; 0x802631 <config_parameters+0x28>
    96ac:	90 91 32 26 	lds	r25, 0x2632	; 0x802632 <config_parameters+0x29>
    96b0:	9f 77       	andi	r25, 0x7F	; 127
    96b2:	80 93 31 26 	sts	0x2631, r24	; 0x802631 <config_parameters+0x28>
    96b6:	90 93 32 26 	sts	0x2632, r25	; 0x802632 <config_parameters+0x29>
	if ( DEFAULT_SEC_HOLDOFF != config_parameters.config_sec_hold_off )
    96ba:	80 91 31 26 	lds	r24, 0x2631	; 0x802631 <config_parameters+0x28>
    96be:	90 91 32 26 	lds	r25, 0x2632	; 0x802632 <config_parameters+0x29>
    96c2:	0a 97       	sbiw	r24, 0x0a	; 10
    96c4:	11 f0       	breq	.+4      	; 0x96ca <populateStructureWithSettingsBasedOnDefault+0x12c>
	{
		default_config_flag = 0;
    96c6:	10 92 b4 22 	sts	0x22B4, r1	; 0x8022b4 <default_config_flag>
	}
	
	nvm_eeprom_read_buffer(EEPROM_ZIRCON_CONFIG_GPI, &config_parameters.config_gpi, 2);
    96ca:	42 e0       	ldi	r20, 0x02	; 2
    96cc:	50 e0       	ldi	r21, 0x00	; 0
    96ce:	6b e2       	ldi	r22, 0x2B	; 43
    96d0:	76 e2       	ldi	r23, 0x26	; 38
    96d2:	84 e1       	ldi	r24, 0x14	; 20
    96d4:	90 e0       	ldi	r25, 0x00	; 0
    96d6:	0e 94 6b 39 	call	0x72d6	; 0x72d6 <nvm_eeprom_read_buffer>
	Clr_bits(config_parameters.config_gpi,DISPLAY_DEFAULT_DMS);
    96da:	80 91 2b 26 	lds	r24, 0x262B	; 0x80262b <config_parameters+0x22>
    96de:	90 91 2c 26 	lds	r25, 0x262C	; 0x80262c <config_parameters+0x23>
    96e2:	9f 77       	andi	r25, 0x7F	; 127
    96e4:	80 93 2b 26 	sts	0x262B, r24	; 0x80262b <config_parameters+0x22>
    96e8:	90 93 2c 26 	sts	0x262C, r25	; 0x80262c <config_parameters+0x23>
	if ( DEFAULT_GPI != config_parameters.config_gpi )
    96ec:	80 91 2b 26 	lds	r24, 0x262B	; 0x80262b <config_parameters+0x22>
    96f0:	90 91 2c 26 	lds	r25, 0x262C	; 0x80262c <config_parameters+0x23>
    96f4:	89 2b       	or	r24, r25
    96f6:	11 f0       	breq	.+4      	; 0x96fc <populateStructureWithSettingsBasedOnDefault+0x15e>
	{
		default_config_flag = 0;
    96f8:	10 92 b4 22 	sts	0x22B4, r1	; 0x8022b4 <default_config_flag>
	}
	
	// 2 bytes
	nvm_eeprom_read_buffer(EEPROM_ZIRCON_CONFIG_GPO, &config_parameters.config_gpo, 2);
    96fc:	42 e0       	ldi	r20, 0x02	; 2
    96fe:	50 e0       	ldi	r21, 0x00	; 0
    9700:	6d e2       	ldi	r22, 0x2D	; 45
    9702:	76 e2       	ldi	r23, 0x26	; 38
    9704:	86 e1       	ldi	r24, 0x16	; 22
    9706:	90 e0       	ldi	r25, 0x00	; 0
    9708:	0e 94 6b 39 	call	0x72d6	; 0x72d6 <nvm_eeprom_read_buffer>
	Clr_bits(config_parameters.config_gpo,DISPLAY_DEFAULT_DMS);
    970c:	80 91 2d 26 	lds	r24, 0x262D	; 0x80262d <config_parameters+0x24>
    9710:	90 91 2e 26 	lds	r25, 0x262E	; 0x80262e <config_parameters+0x25>
    9714:	9f 77       	andi	r25, 0x7F	; 127
    9716:	80 93 2d 26 	sts	0x262D, r24	; 0x80262d <config_parameters+0x24>
    971a:	90 93 2e 26 	sts	0x262E, r25	; 0x80262e <config_parameters+0x25>
	if ( DEFAULT_GPO != config_parameters.config_gpo )
    971e:	80 91 2d 26 	lds	r24, 0x262D	; 0x80262d <config_parameters+0x24>
    9722:	90 91 2e 26 	lds	r25, 0x262E	; 0x80262e <config_parameters+0x25>
    9726:	89 2b       	or	r24, r25
    9728:	11 f0       	breq	.+4      	; 0x972e <populateStructureWithSettingsBasedOnDefault+0x190>
	{
		default_config_flag = 0;
    972a:	10 92 b4 22 	sts	0x22B4, r1	; 0x8022b4 <default_config_flag>
	}

	// get the reset condition
	// get the reset condition
	nvm_eeprom_read_buffer(EEPROM_ZIRCON_CONFIG_RESET_CONDITION, &config_parameters.config_reset_condition, 2);
    972e:	42 e0       	ldi	r20, 0x02	; 2
    9730:	50 e0       	ldi	r21, 0x00	; 0
    9732:	65 e3       	ldi	r22, 0x35	; 53
    9734:	76 e2       	ldi	r23, 0x26	; 38
    9736:	8e e1       	ldi	r24, 0x1E	; 30
    9738:	90 e0       	ldi	r25, 0x00	; 0
    973a:	0e 94 6b 39 	call	0x72d6	; 0x72d6 <nvm_eeprom_read_buffer>
	else
	{
		config_parameters.config_reset_condition = RESET_NORMAL;
	}
	*/
	config_parameters.config_soft_interlock = SOFT_INTERLOCK_DISABLE;	
    973e:	10 92 3b 26 	sts	0x263B, r1	; 0x80263b <config_parameters+0x32>
    9742:	10 92 3c 26 	sts	0x263C, r1	; 0x80263c <config_parameters+0x33>
}
    9746:	00 00       	nop
    9748:	df 91       	pop	r29
    974a:	cf 91       	pop	r28
    974c:	08 95       	ret

0000974e <calculateCRCAndSave>:

// calculate the CRC and Save
inline void calculateCRCAndSave(void)
{
    974e:	cf 93       	push	r28
    9750:	df 93       	push	r29
    9752:	00 d0       	rcall	.+0      	; 0x9754 <calculateCRCAndSave+0x6>
    9754:	cd b7       	in	r28, 0x3d	; 61
    9756:	de b7       	in	r29, 0x3e	; 62
	uint16_t calc_crc = 0; //--> for test eeprom_crc = 0;
    9758:	19 82       	std	Y+1, r1	; 0x01
    975a:	1a 82       	std	Y+2, r1	; 0x02

	// calculate the new crc value
	calc_crc =  calculateCrcEeprom();
    975c:	0e 94 47 20 	call	0x408e	; 0x408e <calculateCrcEeprom>
    9760:	89 83       	std	Y+1, r24	; 0x01
    9762:	9a 83       	std	Y+2, r25	; 0x02
	// write it back
	nvm_eeprom_erase_and_write_buffer(EEPROM_ZIRCON_CONFIG_CRC, &calc_crc, 2) ;// EEPROM_ZIRCON_CONFIG_CRC, &eeprom_crc, 2
    9764:	42 e0       	ldi	r20, 0x02	; 2
    9766:	50 e0       	ldi	r21, 0x00	; 0
    9768:	ce 01       	movw	r24, r28
    976a:	01 96       	adiw	r24, 0x01	; 1
    976c:	bc 01       	movw	r22, r24
    976e:	80 e0       	ldi	r24, 0x00	; 0
    9770:	90 e0       	ldi	r25, 0x00	; 0
    9772:	0e 94 ca 39 	call	0x7394	; 0x7394 <nvm_eeprom_erase_and_write_buffer>

	// For Test --> nvm_eeprom_read_buffer(EEPROM_ZIRCON_CONFIG_CRC, &eeprom_crc, 2); // just copy the CRC
}
    9776:	00 00       	nop
    9778:	0f 90       	pop	r0
    977a:	0f 90       	pop	r0
    977c:	df 91       	pop	r29
    977e:	cf 91       	pop	r28
    9780:	08 95       	ret

00009782 <setConfigBasedOnDipSwitchesAndDefault>:


//  Set the Config values that are dependent on dip switches
void setConfigBasedOnDipSwitchesAndDefault(void)
{
    9782:	cf 93       	push	r28
    9784:	df 93       	push	r29
    9786:	cd b7       	in	r28, 0x3d	; 61
    9788:	de b7       	in	r29, 0x3e	; 62

	// As per Joe 11/26/2013 config_pri_hold_off will only be dependent on mode_ind
	nvm_eeprom_read_buffer(EEPROM_ZIRCON_CONFIG_PRI_HOLDOFF, &config_parameters.config_pri_hold_off, 2); // just copy the Data from EEPROM
    978a:	42 e0       	ldi	r20, 0x02	; 2
    978c:	50 e0       	ldi	r21, 0x00	; 0
    978e:	6f e2       	ldi	r22, 0x2F	; 47
    9790:	76 e2       	ldi	r23, 0x26	; 38
    9792:	88 e1       	ldi	r24, 0x18	; 24
    9794:	90 e0       	ldi	r25, 0x00	; 0
    9796:	0e 94 6b 39 	call	0x72d6	; 0x72d6 <nvm_eeprom_read_buffer>

	switch(config_parameters.mode_ind)
    979a:	80 91 25 26 	lds	r24, 0x2625	; 0x802625 <config_parameters+0x1c>
    979e:	90 91 26 26 	lds	r25, 0x2626	; 0x802626 <config_parameters+0x1d>
    97a2:	81 30       	cpi	r24, 0x01	; 1
    97a4:	91 05       	cpc	r25, r1
    97a6:	09 f4       	brne	.+2      	; 0x97aa <setConfigBasedOnDipSwitchesAndDefault+0x28>
    97a8:	82 c0       	rjmp	.+260    	; 0x98ae <setConfigBasedOnDipSwitchesAndDefault+0x12c>
    97aa:	81 30       	cpi	r24, 0x01	; 1
    97ac:	91 05       	cpc	r25, r1
    97ae:	08 f4       	brcc	.+2      	; 0x97b2 <setConfigBasedOnDipSwitchesAndDefault+0x30>
    97b0:	42 c0       	rjmp	.+132    	; 0x9836 <setConfigBasedOnDipSwitchesAndDefault+0xb4>
    97b2:	82 30       	cpi	r24, 0x02	; 2
    97b4:	91 05       	cpc	r25, r1
    97b6:	21 f0       	breq	.+8      	; 0x97c0 <setConfigBasedOnDipSwitchesAndDefault+0x3e>
    97b8:	03 97       	sbiw	r24, 0x03	; 3
    97ba:	09 f4       	brne	.+2      	; 0x97be <setConfigBasedOnDipSwitchesAndDefault+0x3c>
    97bc:	5a c0       	rjmp	.+180    	; 0x9872 <setConfigBasedOnDipSwitchesAndDefault+0xf0>
    97be:	94 c0       	rjmp	.+296    	; 0x98e8 <setConfigBasedOnDipSwitchesAndDefault+0x166>
	{
		case DEACT_MODE6:
		
			if( (config_parameters.config_pri_hold_off & DISPLAY_DEFAULT_DMS) || (config_parameters.config_pri_hold_off & DISPLAY_GREY_OUT_DMS) )
    97c0:	80 91 2f 26 	lds	r24, 0x262F	; 0x80262f <config_parameters+0x26>
    97c4:	90 91 30 26 	lds	r25, 0x2630	; 0x802630 <config_parameters+0x27>
    97c8:	99 23       	and	r25, r25
    97ca:	44 f0       	brlt	.+16     	; 0x97dc <setConfigBasedOnDipSwitchesAndDefault+0x5a>
    97cc:	80 91 2f 26 	lds	r24, 0x262F	; 0x80262f <config_parameters+0x26>
    97d0:	90 91 30 26 	lds	r25, 0x2630	; 0x802630 <config_parameters+0x27>
    97d4:	88 27       	eor	r24, r24
    97d6:	90 74       	andi	r25, 0x40	; 64
    97d8:	89 2b       	or	r24, r25
    97da:	99 f0       	breq	.+38     	; 0x9802 <setConfigBasedOnDipSwitchesAndDefault+0x80>
			{
				if(config_parameters.hi_low_ind == 1)
    97dc:	80 91 27 26 	lds	r24, 0x2627	; 0x802627 <config_parameters+0x1e>
    97e0:	90 91 28 26 	lds	r25, 0x2628	; 0x802628 <config_parameters+0x1f>
    97e4:	01 97       	sbiw	r24, 0x01	; 1
    97e6:	39 f4       	brne	.+14     	; 0x97f6 <setConfigBasedOnDipSwitchesAndDefault+0x74>
				{
					config_parameters.config_pri_hold_off = DEFAULT_PRI_HOLDOFF_MODE6;
    97e8:	8f e0       	ldi	r24, 0x0F	; 15
    97ea:	90 e0       	ldi	r25, 0x00	; 0
    97ec:	80 93 2f 26 	sts	0x262F, r24	; 0x80262f <config_parameters+0x26>
    97f0:	90 93 30 26 	sts	0x2630, r25	; 0x802630 <config_parameters+0x27>
    97f4:	06 c0       	rjmp	.+12     	; 0x9802 <setConfigBasedOnDipSwitchesAndDefault+0x80>
				}
				else
				{
					config_parameters.config_pri_hold_off = DEFAULT_PRI_HOLDOFF_MODE6_LO;
    97f6:	8f e0       	ldi	r24, 0x0F	; 15
    97f8:	90 e0       	ldi	r25, 0x00	; 0
    97fa:	80 93 2f 26 	sts	0x262F, r24	; 0x80262f <config_parameters+0x26>
    97fe:	90 93 30 26 	sts	0x2630, r25	; 0x802630 <config_parameters+0x27>
				}
			}

			if(config_parameters.hi_low_ind == 1)
    9802:	80 91 27 26 	lds	r24, 0x2627	; 0x802627 <config_parameters+0x1e>
    9806:	90 91 28 26 	lds	r25, 0x2628	; 0x802628 <config_parameters+0x1f>
    980a:	01 97       	sbiw	r24, 0x01	; 1
    980c:	51 f4       	brne	.+20     	; 0x9822 <setConfigBasedOnDipSwitchesAndDefault+0xa0>
			{		
				if (DEFAULT_PRI_HOLDOFF_MODE6 != config_parameters.config_pri_hold_off)
    980e:	80 91 2f 26 	lds	r24, 0x262F	; 0x80262f <config_parameters+0x26>
    9812:	90 91 30 26 	lds	r25, 0x2630	; 0x802630 <config_parameters+0x27>
    9816:	0f 97       	sbiw	r24, 0x0f	; 15
    9818:	09 f4       	brne	.+2      	; 0x981c <setConfigBasedOnDipSwitchesAndDefault+0x9a>
    981a:	83 c0       	rjmp	.+262    	; 0x9922 <setConfigBasedOnDipSwitchesAndDefault+0x1a0>
				{
					default_config_flag = 0;
    981c:	10 92 b4 22 	sts	0x22B4, r1	; 0x8022b4 <default_config_flag>
				{
					default_config_flag = 0;
				}				
			}
		
		break;
    9820:	80 c0       	rjmp	.+256    	; 0x9922 <setConfigBasedOnDipSwitchesAndDefault+0x1a0>
					default_config_flag = 0;
				}
			}
			else
			{
				if (DEFAULT_PRI_HOLDOFF_MODE6_LO != config_parameters.config_pri_hold_off)
    9822:	80 91 2f 26 	lds	r24, 0x262F	; 0x80262f <config_parameters+0x26>
    9826:	90 91 30 26 	lds	r25, 0x2630	; 0x802630 <config_parameters+0x27>
    982a:	0f 97       	sbiw	r24, 0x0f	; 15
    982c:	09 f4       	brne	.+2      	; 0x9830 <setConfigBasedOnDipSwitchesAndDefault+0xae>
    982e:	79 c0       	rjmp	.+242    	; 0x9922 <setConfigBasedOnDipSwitchesAndDefault+0x1a0>
				{
					default_config_flag = 0;
    9830:	10 92 b4 22 	sts	0x22B4, r1	; 0x8022b4 <default_config_flag>
				}				
			}
		
		break;
    9834:	76 c0       	rjmp	.+236    	; 0x9922 <setConfigBasedOnDipSwitchesAndDefault+0x1a0>
		case DEACT_MODE4:
		
			if( (config_parameters.config_pri_hold_off & DISPLAY_DEFAULT_DMS) || (config_parameters.config_pri_hold_off & DISPLAY_GREY_OUT_DMS) )
    9836:	80 91 2f 26 	lds	r24, 0x262F	; 0x80262f <config_parameters+0x26>
    983a:	90 91 30 26 	lds	r25, 0x2630	; 0x802630 <config_parameters+0x27>
    983e:	99 23       	and	r25, r25
    9840:	44 f0       	brlt	.+16     	; 0x9852 <setConfigBasedOnDipSwitchesAndDefault+0xd0>
    9842:	80 91 2f 26 	lds	r24, 0x262F	; 0x80262f <config_parameters+0x26>
    9846:	90 91 30 26 	lds	r25, 0x2630	; 0x802630 <config_parameters+0x27>
    984a:	88 27       	eor	r24, r24
    984c:	90 74       	andi	r25, 0x40	; 64
    984e:	89 2b       	or	r24, r25
    9850:	31 f0       	breq	.+12     	; 0x985e <setConfigBasedOnDipSwitchesAndDefault+0xdc>
			{
				config_parameters.config_pri_hold_off = DEFAULT_PRI_HOLDOFF_MODE4;
    9852:	83 e0       	ldi	r24, 0x03	; 3
    9854:	90 e0       	ldi	r25, 0x00	; 0
    9856:	80 93 2f 26 	sts	0x262F, r24	; 0x80262f <config_parameters+0x26>
    985a:	90 93 30 26 	sts	0x2630, r25	; 0x802630 <config_parameters+0x27>
			}
					
			if (DEFAULT_PRI_HOLDOFF_MODE4 != config_parameters.config_pri_hold_off )
    985e:	80 91 2f 26 	lds	r24, 0x262F	; 0x80262f <config_parameters+0x26>
    9862:	90 91 30 26 	lds	r25, 0x2630	; 0x802630 <config_parameters+0x27>
    9866:	03 97       	sbiw	r24, 0x03	; 3
    9868:	09 f4       	brne	.+2      	; 0x986c <setConfigBasedOnDipSwitchesAndDefault+0xea>
    986a:	5d c0       	rjmp	.+186    	; 0x9926 <setConfigBasedOnDipSwitchesAndDefault+0x1a4>
			{
				default_config_flag = 0;
    986c:	10 92 b4 22 	sts	0x22B4, r1	; 0x8022b4 <default_config_flag>
			}

		break;
    9870:	5a c0       	rjmp	.+180    	; 0x9926 <setConfigBasedOnDipSwitchesAndDefault+0x1a4>
		case DEACT_VERIFY:

			if( (config_parameters.config_pri_hold_off & DISPLAY_DEFAULT_DMS) || (config_parameters.config_pri_hold_off & DISPLAY_GREY_OUT_DMS) )
    9872:	80 91 2f 26 	lds	r24, 0x262F	; 0x80262f <config_parameters+0x26>
    9876:	90 91 30 26 	lds	r25, 0x2630	; 0x802630 <config_parameters+0x27>
    987a:	99 23       	and	r25, r25
    987c:	44 f0       	brlt	.+16     	; 0x988e <setConfigBasedOnDipSwitchesAndDefault+0x10c>
    987e:	80 91 2f 26 	lds	r24, 0x262F	; 0x80262f <config_parameters+0x26>
    9882:	90 91 30 26 	lds	r25, 0x2630	; 0x802630 <config_parameters+0x27>
    9886:	88 27       	eor	r24, r24
    9888:	90 74       	andi	r25, 0x40	; 64
    988a:	89 2b       	or	r24, r25
    988c:	31 f0       	breq	.+12     	; 0x989a <setConfigBasedOnDipSwitchesAndDefault+0x118>
			{
				config_parameters.config_pri_hold_off = DEFAULT_PRI_HOLDOFF_VERIFY;
    988e:	83 e0       	ldi	r24, 0x03	; 3
    9890:	90 e0       	ldi	r25, 0x00	; 0
    9892:	80 93 2f 26 	sts	0x262F, r24	; 0x80262f <config_parameters+0x26>
    9896:	90 93 30 26 	sts	0x2630, r25	; 0x802630 <config_parameters+0x27>
			}
					
			if (DEFAULT_PRI_HOLDOFF_VERIFY != config_parameters.config_pri_hold_off )
    989a:	80 91 2f 26 	lds	r24, 0x262F	; 0x80262f <config_parameters+0x26>
    989e:	90 91 30 26 	lds	r25, 0x2630	; 0x802630 <config_parameters+0x27>
    98a2:	03 97       	sbiw	r24, 0x03	; 3
    98a4:	09 f4       	brne	.+2      	; 0x98a8 <setConfigBasedOnDipSwitchesAndDefault+0x126>
    98a6:	41 c0       	rjmp	.+130    	; 0x992a <setConfigBasedOnDipSwitchesAndDefault+0x1a8>
			{
				default_config_flag = 0;
    98a8:	10 92 b4 22 	sts	0x22B4, r1	; 0x8022b4 <default_config_flag>
			}

		break;
    98ac:	3e c0       	rjmp	.+124    	; 0x992a <setConfigBasedOnDipSwitchesAndDefault+0x1a8>
		case DEACT_MODE5:

			if( (config_parameters.config_pri_hold_off & DISPLAY_DEFAULT_DMS) || (config_parameters.config_pri_hold_off & DISPLAY_GREY_OUT_DMS) )
    98ae:	80 91 2f 26 	lds	r24, 0x262F	; 0x80262f <config_parameters+0x26>
    98b2:	90 91 30 26 	lds	r25, 0x2630	; 0x802630 <config_parameters+0x27>
    98b6:	99 23       	and	r25, r25
    98b8:	44 f0       	brlt	.+16     	; 0x98ca <setConfigBasedOnDipSwitchesAndDefault+0x148>
    98ba:	80 91 2f 26 	lds	r24, 0x262F	; 0x80262f <config_parameters+0x26>
    98be:	90 91 30 26 	lds	r25, 0x2630	; 0x802630 <config_parameters+0x27>
    98c2:	88 27       	eor	r24, r24
    98c4:	90 74       	andi	r25, 0x40	; 64
    98c6:	89 2b       	or	r24, r25
    98c8:	31 f0       	breq	.+12     	; 0x98d6 <setConfigBasedOnDipSwitchesAndDefault+0x154>
			{
				config_parameters.config_pri_hold_off = DEFAULT_PRI_HOLDOFF_MODE5;
    98ca:	8f e0       	ldi	r24, 0x0F	; 15
    98cc:	90 e0       	ldi	r25, 0x00	; 0
    98ce:	80 93 2f 26 	sts	0x262F, r24	; 0x80262f <config_parameters+0x26>
    98d2:	90 93 30 26 	sts	0x2630, r25	; 0x802630 <config_parameters+0x27>
			}
			
			if (DEFAULT_PRI_HOLDOFF_MODE5 != config_parameters.config_pri_hold_off )
    98d6:	80 91 2f 26 	lds	r24, 0x262F	; 0x80262f <config_parameters+0x26>
    98da:	90 91 30 26 	lds	r25, 0x2630	; 0x802630 <config_parameters+0x27>
    98de:	0f 97       	sbiw	r24, 0x0f	; 15
    98e0:	31 f1       	breq	.+76     	; 0x992e <setConfigBasedOnDipSwitchesAndDefault+0x1ac>
			{
				default_config_flag = 0;
    98e2:	10 92 b4 22 	sts	0x22B4, r1	; 0x8022b4 <default_config_flag>
			}

		break;
    98e6:	23 c0       	rjmp	.+70     	; 0x992e <setConfigBasedOnDipSwitchesAndDefault+0x1ac>
		default:

			if( (config_parameters.config_pri_hold_off & DISPLAY_DEFAULT_DMS) || (config_parameters.config_pri_hold_off & DISPLAY_GREY_OUT_DMS) )
    98e8:	80 91 2f 26 	lds	r24, 0x262F	; 0x80262f <config_parameters+0x26>
    98ec:	90 91 30 26 	lds	r25, 0x2630	; 0x802630 <config_parameters+0x27>
    98f0:	99 23       	and	r25, r25
    98f2:	44 f0       	brlt	.+16     	; 0x9904 <setConfigBasedOnDipSwitchesAndDefault+0x182>
    98f4:	80 91 2f 26 	lds	r24, 0x262F	; 0x80262f <config_parameters+0x26>
    98f8:	90 91 30 26 	lds	r25, 0x2630	; 0x802630 <config_parameters+0x27>
    98fc:	88 27       	eor	r24, r24
    98fe:	90 74       	andi	r25, 0x40	; 64
    9900:	89 2b       	or	r24, r25
    9902:	31 f0       	breq	.+12     	; 0x9910 <setConfigBasedOnDipSwitchesAndDefault+0x18e>
			{
				config_parameters.config_pri_hold_off =  DEFAULT_PRI_HOLDOFF_MODE6;
    9904:	8f e0       	ldi	r24, 0x0F	; 15
    9906:	90 e0       	ldi	r25, 0x00	; 0
    9908:	80 93 2f 26 	sts	0x262F, r24	; 0x80262f <config_parameters+0x26>
    990c:	90 93 30 26 	sts	0x2630, r25	; 0x802630 <config_parameters+0x27>
			}
			
			if (DEFAULT_PRI_HOLDOFF_MODE6 != config_parameters.config_pri_hold_off )
    9910:	80 91 2f 26 	lds	r24, 0x262F	; 0x80262f <config_parameters+0x26>
    9914:	90 91 30 26 	lds	r25, 0x2630	; 0x802630 <config_parameters+0x27>
    9918:	0f 97       	sbiw	r24, 0x0f	; 15
    991a:	59 f0       	breq	.+22     	; 0x9932 <setConfigBasedOnDipSwitchesAndDefault+0x1b0>
			{
				default_config_flag = 0;
    991c:	10 92 b4 22 	sts	0x22B4, r1	; 0x8022b4 <default_config_flag>
			}
		
		break;
    9920:	08 c0       	rjmp	.+16     	; 0x9932 <setConfigBasedOnDipSwitchesAndDefault+0x1b0>
				{
					default_config_flag = 0;
				}				
			}
		
		break;
    9922:	00 00       	nop
    9924:	07 c0       	rjmp	.+14     	; 0x9934 <setConfigBasedOnDipSwitchesAndDefault+0x1b2>
			if (DEFAULT_PRI_HOLDOFF_MODE4 != config_parameters.config_pri_hold_off )
			{
				default_config_flag = 0;
			}

		break;
    9926:	00 00       	nop
    9928:	05 c0       	rjmp	.+10     	; 0x9934 <setConfigBasedOnDipSwitchesAndDefault+0x1b2>
			if (DEFAULT_PRI_HOLDOFF_VERIFY != config_parameters.config_pri_hold_off )
			{
				default_config_flag = 0;
			}

		break;
    992a:	00 00       	nop
    992c:	03 c0       	rjmp	.+6      	; 0x9934 <setConfigBasedOnDipSwitchesAndDefault+0x1b2>
			if (DEFAULT_PRI_HOLDOFF_MODE5 != config_parameters.config_pri_hold_off )
			{
				default_config_flag = 0;
			}

		break;
    992e:	00 00       	nop
    9930:	01 c0       	rjmp	.+2      	; 0x9934 <setConfigBasedOnDipSwitchesAndDefault+0x1b2>
			if (DEFAULT_PRI_HOLDOFF_MODE6 != config_parameters.config_pri_hold_off )
			{
				default_config_flag = 0;
			}
		
		break;
    9932:	00 00       	nop
	}
	// Clear all the Bits here
	Clr_bits(config_parameters.config_pri_hold_off, (DISPLAY_DEFAULT_DMS | DISPLAY_GREY_OUT_DMS));
    9934:	80 91 2f 26 	lds	r24, 0x262F	; 0x80262f <config_parameters+0x26>
    9938:	90 91 30 26 	lds	r25, 0x2630	; 0x802630 <config_parameters+0x27>
    993c:	9f 73       	andi	r25, 0x3F	; 63
    993e:	80 93 2f 26 	sts	0x262F, r24	; 0x80262f <config_parameters+0x26>
    9942:	90 93 30 26 	sts	0x2630, r25	; 0x802630 <config_parameters+0x27>
	
	if( DEACT_VERIFY == config_parameters.mode_ind)
    9946:	80 91 25 26 	lds	r24, 0x2625	; 0x802625 <config_parameters+0x1c>
    994a:	90 91 26 26 	lds	r25, 0x2626	; 0x802626 <config_parameters+0x1d>
    994e:	03 97       	sbiw	r24, 0x03	; 3
    9950:	49 f4       	brne	.+18     	; 0x9964 <setConfigBasedOnDipSwitchesAndDefault+0x1e2>
	{
		// Disable the 10Hz mode and Second transmitter selection in Verify Mode
		// Set the defaults and disable in case they are not already defaults
		config_parameters.enable_tx_2 = DEFAULT_TX2_ENABLED	;
    9952:	10 92 11 26 	sts	0x2611, r1	; 0x802611 <config_parameters+0x8>
    9956:	10 92 12 26 	sts	0x2612, r1	; 0x802612 <config_parameters+0x9>
		config_parameters.deact_frame_rate = DEFAULT_FRAME_RATE;
    995a:	10 92 1d 26 	sts	0x261D, r1	; 0x80261d <config_parameters+0x14>
    995e:	10 92 1e 26 	sts	0x261E, r1	; 0x80261e <config_parameters+0x15>
    9962:	3a c0       	rjmp	.+116    	; 0x99d8 <setConfigBasedOnDipSwitchesAndDefault+0x256>
	}
	else
	{
		nvm_eeprom_read_buffer(EEPROM_ZIRCON_CONFIG_ENABLE_TX2, &config_parameters.enable_tx_2, 2);
    9964:	42 e0       	ldi	r20, 0x02	; 2
    9966:	50 e0       	ldi	r21, 0x00	; 0
    9968:	61 e1       	ldi	r22, 0x11	; 17
    996a:	76 e2       	ldi	r23, 0x26	; 38
    996c:	86 e0       	ldi	r24, 0x06	; 6
    996e:	90 e0       	ldi	r25, 0x00	; 0
    9970:	0e 94 6b 39 	call	0x72d6	; 0x72d6 <nvm_eeprom_read_buffer>

		if( (config_parameters.enable_tx_2 & DISPLAY_DEFAULT_DMS) || (config_parameters.enable_tx_2 & DISPLAY_GREY_OUT_DMS) )
    9974:	80 91 11 26 	lds	r24, 0x2611	; 0x802611 <config_parameters+0x8>
    9978:	90 91 12 26 	lds	r25, 0x2612	; 0x802612 <config_parameters+0x9>
    997c:	99 23       	and	r25, r25
    997e:	44 f0       	brlt	.+16     	; 0x9990 <setConfigBasedOnDipSwitchesAndDefault+0x20e>
    9980:	80 91 11 26 	lds	r24, 0x2611	; 0x802611 <config_parameters+0x8>
    9984:	90 91 12 26 	lds	r25, 0x2612	; 0x802612 <config_parameters+0x9>
    9988:	88 27       	eor	r24, r24
    998a:	90 74       	andi	r25, 0x40	; 64
    998c:	89 2b       	or	r24, r25
    998e:	29 f0       	breq	.+10     	; 0x999a <setConfigBasedOnDipSwitchesAndDefault+0x218>
		{
			config_parameters.enable_tx_2 = DEFAULT_TX2_ENABLED;
    9990:	10 92 11 26 	sts	0x2611, r1	; 0x802611 <config_parameters+0x8>
    9994:	10 92 12 26 	sts	0x2612, r1	; 0x802612 <config_parameters+0x9>
    9998:	02 c0       	rjmp	.+4      	; 0x999e <setConfigBasedOnDipSwitchesAndDefault+0x21c>
		}
		else
		{
			default_config_flag = 0;
    999a:	10 92 b4 22 	sts	0x22B4, r1	; 0x8022b4 <default_config_flag>
		}
		
		nvm_eeprom_read_buffer(EEPROM_ZIRCON_CONFIG_FRAME_RATE, &config_parameters.deact_frame_rate, 2);
    999e:	42 e0       	ldi	r20, 0x02	; 2
    99a0:	50 e0       	ldi	r21, 0x00	; 0
    99a2:	6d e1       	ldi	r22, 0x1D	; 29
    99a4:	76 e2       	ldi	r23, 0x26	; 38
    99a6:	8e e0       	ldi	r24, 0x0E	; 14
    99a8:	90 e0       	ldi	r25, 0x00	; 0
    99aa:	0e 94 6b 39 	call	0x72d6	; 0x72d6 <nvm_eeprom_read_buffer>

		if( (config_parameters.deact_frame_rate & DISPLAY_DEFAULT_DMS) || (config_parameters.deact_frame_rate & DISPLAY_GREY_OUT_DMS) )
    99ae:	80 91 1d 26 	lds	r24, 0x261D	; 0x80261d <config_parameters+0x14>
    99b2:	90 91 1e 26 	lds	r25, 0x261E	; 0x80261e <config_parameters+0x15>
    99b6:	99 23       	and	r25, r25
    99b8:	44 f0       	brlt	.+16     	; 0x99ca <setConfigBasedOnDipSwitchesAndDefault+0x248>
    99ba:	80 91 1d 26 	lds	r24, 0x261D	; 0x80261d <config_parameters+0x14>
    99be:	90 91 1e 26 	lds	r25, 0x261E	; 0x80261e <config_parameters+0x15>
    99c2:	88 27       	eor	r24, r24
    99c4:	90 74       	andi	r25, 0x40	; 64
    99c6:	89 2b       	or	r24, r25
    99c8:	29 f0       	breq	.+10     	; 0x99d4 <setConfigBasedOnDipSwitchesAndDefault+0x252>
		{
			config_parameters.deact_frame_rate = DEFAULT_FRAME_RATE;
    99ca:	10 92 1d 26 	sts	0x261D, r1	; 0x80261d <config_parameters+0x14>
    99ce:	10 92 1e 26 	sts	0x261E, r1	; 0x80261e <config_parameters+0x15>
    99d2:	02 c0       	rjmp	.+4      	; 0x99d8 <setConfigBasedOnDipSwitchesAndDefault+0x256>

		}
		else
		{
			default_config_flag = 0;
    99d4:	10 92 b4 22 	sts	0x22B4, r1	; 0x8022b4 <default_config_flag>
		}
		
	}
	// Clear all the bits here
	Clr_bits(config_parameters.enable_tx_2, (DISPLAY_DEFAULT_DMS | DISPLAY_GREY_OUT_DMS));
    99d8:	80 91 11 26 	lds	r24, 0x2611	; 0x802611 <config_parameters+0x8>
    99dc:	90 91 12 26 	lds	r25, 0x2612	; 0x802612 <config_parameters+0x9>
    99e0:	9f 73       	andi	r25, 0x3F	; 63
    99e2:	80 93 11 26 	sts	0x2611, r24	; 0x802611 <config_parameters+0x8>
    99e6:	90 93 12 26 	sts	0x2612, r25	; 0x802612 <config_parameters+0x9>
	Clr_bits(config_parameters.deact_frame_rate, (DISPLAY_DEFAULT_DMS | DISPLAY_GREY_OUT_DMS));
    99ea:	80 91 1d 26 	lds	r24, 0x261D	; 0x80261d <config_parameters+0x14>
    99ee:	90 91 1e 26 	lds	r25, 0x261E	; 0x80261e <config_parameters+0x15>
    99f2:	9f 73       	andi	r25, 0x3F	; 63
    99f4:	80 93 1d 26 	sts	0x261D, r24	; 0x80261d <config_parameters+0x14>
    99f8:	90 93 1e 26 	sts	0x261E, r25	; 0x80261e <config_parameters+0x15>

	// Hi Power
	nvm_eeprom_read_buffer(EEPROM_ZIRCON_CONFIG_HI_POWER, &config_parameters.config_hi_power, 2); // just copy the Data from EEPROM
    99fc:	42 e0       	ldi	r20, 0x02	; 2
    99fe:	50 e0       	ldi	r21, 0x00	; 0
    9a00:	67 e3       	ldi	r22, 0x37	; 55
    9a02:	76 e2       	ldi	r23, 0x26	; 38
    9a04:	80 e1       	ldi	r24, 0x10	; 16
    9a06:	90 e0       	ldi	r25, 0x00	; 0
    9a08:	0e 94 6b 39 	call	0x72d6	; 0x72d6 <nvm_eeprom_read_buffer>
	Clr_bits(config_parameters.config_hi_power, (DISPLAY_DEFAULT_DMS | DISPLAY_GREY_OUT_DMS));
    9a0c:	80 91 37 26 	lds	r24, 0x2637	; 0x802637 <config_parameters+0x2e>
    9a10:	90 91 38 26 	lds	r25, 0x2638	; 0x802638 <config_parameters+0x2f>
    9a14:	9f 73       	andi	r25, 0x3F	; 63
    9a16:	80 93 37 26 	sts	0x2637, r24	; 0x802637 <config_parameters+0x2e>
    9a1a:	90 93 38 26 	sts	0x2638, r25	; 0x802638 <config_parameters+0x2f>
	if (DEFAULT_TX_POWER_HI != config_parameters.config_hi_power )
    9a1e:	80 91 37 26 	lds	r24, 0x2637	; 0x802637 <config_parameters+0x2e>
    9a22:	90 91 38 26 	lds	r25, 0x2638	; 0x802638 <config_parameters+0x2f>
    9a26:	46 97       	sbiw	r24, 0x16	; 22
    9a28:	11 f0       	breq	.+4      	; 0x9a2e <setConfigBasedOnDipSwitchesAndDefault+0x2ac>
	{
		default_config_flag = 0;
    9a2a:	10 92 b4 22 	sts	0x22B4, r1	; 0x8022b4 <default_config_flag>
	}
	// Clear all the bits here
	Clr_bits(config_parameters.config_hi_power, (DISPLAY_DEFAULT_DMS | DISPLAY_GREY_OUT_DMS));
    9a2e:	80 91 37 26 	lds	r24, 0x2637	; 0x802637 <config_parameters+0x2e>
    9a32:	90 91 38 26 	lds	r25, 0x2638	; 0x802638 <config_parameters+0x2f>
    9a36:	9f 73       	andi	r25, 0x3F	; 63
    9a38:	80 93 37 26 	sts	0x2637, r24	; 0x802637 <config_parameters+0x2e>
    9a3c:	90 93 38 26 	sts	0x2638, r25	; 0x802638 <config_parameters+0x2f>
	
	// Low Power
	nvm_eeprom_read_buffer(EEPROM_ZIRCON_CONFIG_LO_POWER, &config_parameters.config_lo_power, 2); // just copy the Data from EEPROM
    9a40:	42 e0       	ldi	r20, 0x02	; 2
    9a42:	50 e0       	ldi	r21, 0x00	; 0
    9a44:	69 e3       	ldi	r22, 0x39	; 57
    9a46:	76 e2       	ldi	r23, 0x26	; 38
    9a48:	82 e2       	ldi	r24, 0x22	; 34
    9a4a:	90 e0       	ldi	r25, 0x00	; 0
    9a4c:	0e 94 6b 39 	call	0x72d6	; 0x72d6 <nvm_eeprom_read_buffer>
	Clr_bits(config_parameters.config_lo_power, (DISPLAY_DEFAULT_DMS | DISPLAY_GREY_OUT_DMS));
    9a50:	80 91 39 26 	lds	r24, 0x2639	; 0x802639 <config_parameters+0x30>
    9a54:	90 91 3a 26 	lds	r25, 0x263A	; 0x80263a <config_parameters+0x31>
    9a58:	9f 73       	andi	r25, 0x3F	; 63
    9a5a:	80 93 39 26 	sts	0x2639, r24	; 0x802639 <config_parameters+0x30>
    9a5e:	90 93 3a 26 	sts	0x263A, r25	; 0x80263a <config_parameters+0x31>
	if (DEFAULT_TX_POWER_LO != config_parameters.config_lo_power )
    9a62:	80 91 39 26 	lds	r24, 0x2639	; 0x802639 <config_parameters+0x30>
    9a66:	90 91 3a 26 	lds	r25, 0x263A	; 0x80263a <config_parameters+0x31>
    9a6a:	08 97       	sbiw	r24, 0x08	; 8
    9a6c:	11 f0       	breq	.+4      	; 0x9a72 <setConfigBasedOnDipSwitchesAndDefault+0x2f0>
	{
		default_config_flag = 0;
    9a6e:	10 92 b4 22 	sts	0x22B4, r1	; 0x8022b4 <default_config_flag>
	}
	// Clear all the bits here
	Clr_bits(config_parameters.config_lo_power, (DISPLAY_DEFAULT_DMS | DISPLAY_GREY_OUT_DMS));
    9a72:	80 91 39 26 	lds	r24, 0x2639	; 0x802639 <config_parameters+0x30>
    9a76:	90 91 3a 26 	lds	r25, 0x263A	; 0x80263a <config_parameters+0x31>
    9a7a:	9f 73       	andi	r25, 0x3F	; 63
    9a7c:	80 93 39 26 	sts	0x2639, r24	; 0x802639 <config_parameters+0x30>
    9a80:	90 93 3a 26 	sts	0x263A, r25	; 0x80263a <config_parameters+0x31>
	
	// Switch based on Hi Low switch
	if (config_parameters.hi_low_ind)
    9a84:	80 91 27 26 	lds	r24, 0x2627	; 0x802627 <config_parameters+0x1e>
    9a88:	90 91 28 26 	lds	r25, 0x2628	; 0x802628 <config_parameters+0x1f>
    9a8c:	89 2b       	or	r24, r25
    9a8e:	49 f0       	breq	.+18     	; 0x9aa2 <setConfigBasedOnDipSwitchesAndDefault+0x320>
	{
		// Copy based on switch
		config_parameters.tx_power = config_parameters.config_hi_power;
    9a90:	80 91 37 26 	lds	r24, 0x2637	; 0x802637 <config_parameters+0x2e>
    9a94:	90 91 38 26 	lds	r25, 0x2638	; 0x802638 <config_parameters+0x2f>
    9a98:	80 93 1f 26 	sts	0x261F, r24	; 0x80261f <config_parameters+0x16>
    9a9c:	90 93 20 26 	sts	0x2620, r25	; 0x802620 <config_parameters+0x17>
    9aa0:	08 c0       	rjmp	.+16     	; 0x9ab2 <setConfigBasedOnDipSwitchesAndDefault+0x330>
	}
	else
	{
		// Copy based on switch
		config_parameters.tx_power = config_parameters.config_lo_power;
    9aa2:	80 91 39 26 	lds	r24, 0x2639	; 0x802639 <config_parameters+0x30>
    9aa6:	90 91 3a 26 	lds	r25, 0x263A	; 0x80263a <config_parameters+0x31>
    9aaa:	80 93 1f 26 	sts	0x261F, r24	; 0x80261f <config_parameters+0x16>
    9aae:	90 93 20 26 	sts	0x2620, r25	; 0x802620 <config_parameters+0x17>
	}

	nvm_eeprom_read_buffer(EEPROM_ZIRCON_CONFIG_DET_TX_POWER, &config_parameters.config_detect_level, 2); // just copy the Data from EEPROM
    9ab2:	42 e0       	ldi	r20, 0x02	; 2
    9ab4:	50 e0       	ldi	r21, 0x00	; 0
    9ab6:	63 e3       	ldi	r22, 0x33	; 51
    9ab8:	76 e2       	ldi	r23, 0x26	; 38
    9aba:	8c e1       	ldi	r24, 0x1C	; 28
    9abc:	90 e0       	ldi	r25, 0x00	; 0
    9abe:	0e 94 6b 39 	call	0x72d6	; 0x72d6 <nvm_eeprom_read_buffer>

	if( (config_parameters.config_detect_level & DISPLAY_DEFAULT_DMS) || (config_parameters.config_detect_level & DISPLAY_GREY_OUT_DMS) )
    9ac2:	80 91 33 26 	lds	r24, 0x2633	; 0x802633 <config_parameters+0x2a>
    9ac6:	90 91 34 26 	lds	r25, 0x2634	; 0x802634 <config_parameters+0x2b>
    9aca:	99 23       	and	r25, r25
    9acc:	44 f0       	brlt	.+16     	; 0x9ade <setConfigBasedOnDipSwitchesAndDefault+0x35c>
    9ace:	80 91 33 26 	lds	r24, 0x2633	; 0x802633 <config_parameters+0x2a>
    9ad2:	90 91 34 26 	lds	r25, 0x2634	; 0x802634 <config_parameters+0x2b>
    9ad6:	88 27       	eor	r24, r24
    9ad8:	90 74       	andi	r25, 0x40	; 64
    9ada:	89 2b       	or	r24, r25
    9adc:	d1 f0       	breq	.+52     	; 0x9b12 <setConfigBasedOnDipSwitchesAndDefault+0x390>
	{
		if((config_parameters.mode_ind == DEACT_VERIFY) || (config_parameters.mode_ind == DEACT_MODE4))
    9ade:	80 91 25 26 	lds	r24, 0x2625	; 0x802625 <config_parameters+0x1c>
    9ae2:	90 91 26 26 	lds	r25, 0x2626	; 0x802626 <config_parameters+0x1d>
    9ae6:	03 97       	sbiw	r24, 0x03	; 3
    9ae8:	31 f0       	breq	.+12     	; 0x9af6 <setConfigBasedOnDipSwitchesAndDefault+0x374>
    9aea:	80 91 25 26 	lds	r24, 0x2625	; 0x802625 <config_parameters+0x1c>
    9aee:	90 91 26 26 	lds	r25, 0x2626	; 0x802626 <config_parameters+0x1d>
    9af2:	89 2b       	or	r24, r25
    9af4:	39 f4       	brne	.+14     	; 0x9b04 <setConfigBasedOnDipSwitchesAndDefault+0x382>
		{
			config_parameters.config_detect_level = DEFAULT_DET_TX_POWER_VERIFY;
    9af6:	81 e0       	ldi	r24, 0x01	; 1
    9af8:	90 e0       	ldi	r25, 0x00	; 0
    9afa:	80 93 33 26 	sts	0x2633, r24	; 0x802633 <config_parameters+0x2a>
    9afe:	90 93 34 26 	sts	0x2634, r25	; 0x802634 <config_parameters+0x2b>

	nvm_eeprom_read_buffer(EEPROM_ZIRCON_CONFIG_DET_TX_POWER, &config_parameters.config_detect_level, 2); // just copy the Data from EEPROM

	if( (config_parameters.config_detect_level & DISPLAY_DEFAULT_DMS) || (config_parameters.config_detect_level & DISPLAY_GREY_OUT_DMS) )
	{
		if((config_parameters.mode_ind == DEACT_VERIFY) || (config_parameters.mode_ind == DEACT_MODE4))
    9b02:	09 c0       	rjmp	.+18     	; 0x9b16 <setConfigBasedOnDipSwitchesAndDefault+0x394>
		{
			config_parameters.config_detect_level = DEFAULT_DET_TX_POWER_VERIFY;
		}
		else
		{
			config_parameters.config_detect_level = DEFAULT_DET_TX_POWER;
    9b04:	82 e0       	ldi	r24, 0x02	; 2
    9b06:	90 e0       	ldi	r25, 0x00	; 0
    9b08:	80 93 33 26 	sts	0x2633, r24	; 0x802633 <config_parameters+0x2a>
    9b0c:	90 93 34 26 	sts	0x2634, r25	; 0x802634 <config_parameters+0x2b>

	nvm_eeprom_read_buffer(EEPROM_ZIRCON_CONFIG_DET_TX_POWER, &config_parameters.config_detect_level, 2); // just copy the Data from EEPROM

	if( (config_parameters.config_detect_level & DISPLAY_DEFAULT_DMS) || (config_parameters.config_detect_level & DISPLAY_GREY_OUT_DMS) )
	{
		if((config_parameters.mode_ind == DEACT_VERIFY) || (config_parameters.mode_ind == DEACT_MODE4))
    9b10:	02 c0       	rjmp	.+4      	; 0x9b16 <setConfigBasedOnDipSwitchesAndDefault+0x394>
			config_parameters.config_detect_level = DEFAULT_DET_TX_POWER;
		}
	}
	else
	{
		default_config_flag = 0;
    9b12:	10 92 b4 22 	sts	0x22B4, r1	; 0x8022b4 <default_config_flag>
	}
	
	Clr_bits(config_parameters.config_detect_level,(DISPLAY_DEFAULT_DMS | DISPLAY_GREY_OUT_DMS));
    9b16:	80 91 33 26 	lds	r24, 0x2633	; 0x802633 <config_parameters+0x2a>
    9b1a:	90 91 34 26 	lds	r25, 0x2634	; 0x802634 <config_parameters+0x2b>
    9b1e:	9f 73       	andi	r25, 0x3F	; 63
    9b20:	80 93 33 26 	sts	0x2633, r24	; 0x802633 <config_parameters+0x2a>
    9b24:	90 93 34 26 	sts	0x2634, r25	; 0x802634 <config_parameters+0x2b>
}
    9b28:	00 00       	nop
    9b2a:	df 91       	pop	r29
    9b2c:	cf 91       	pop	r28
    9b2e:	08 95       	ret

00009b30 <disableConfigLED>:

void disableConfigLED(void)
{
    9b30:	cf 93       	push	r28
    9b32:	df 93       	push	r29
    9b34:	00 d0       	rcall	.+0      	; 0x9b36 <disableConfigLED+0x6>
    9b36:	cd b7       	in	r28, 0x3d	; 61
    9b38:	de b7       	in	r29, 0x3e	; 62
	uint8_t intlk_signal_state = 0;
    9b3a:	1a 82       	std	Y+2, r1	; 0x02
	uint8_t interlock_led_on = 0;
    9b3c:	19 82       	std	Y+1, r1	; 0x01
	
	//default_config_flag = 1;
	if(config_parameters.intlk_enable)
    9b3e:	80 91 23 26 	lds	r24, 0x2623	; 0x802623 <config_parameters+0x1a>
    9b42:	90 91 24 26 	lds	r25, 0x2624	; 0x802624 <config_parameters+0x1b>
    9b46:	89 2b       	or	r24, r25
    9b48:	a1 f0       	breq	.+40     	; 0x9b72 <disableConfigLED+0x42>
	{
		intlk_signal_state = PORTE.IN;
    9b4a:	80 e8       	ldi	r24, 0x80	; 128
    9b4c:	96 e0       	ldi	r25, 0x06	; 6
    9b4e:	fc 01       	movw	r30, r24
    9b50:	80 85       	ldd	r24, Z+8	; 0x08
    9b52:	8a 83       	std	Y+2, r24	; 0x02
		if(((intlk_signal_state & (INTERLOCK_PIN)) == INTERLOCK_PIN) &&
    9b54:	8a 81       	ldd	r24, Y+2	; 0x02
    9b56:	88 2f       	mov	r24, r24
    9b58:	90 e0       	ldi	r25, 0x00	; 0
    9b5a:	84 70       	andi	r24, 0x04	; 4
    9b5c:	99 27       	eor	r25, r25
    9b5e:	89 2b       	or	r24, r25
    9b60:	41 f0       	breq	.+16     	; 0x9b72 <disableConfigLED+0x42>
		(SOFT_INTERLOCK_DISABLE == config_parameters.config_soft_interlock))
    9b62:	80 91 3b 26 	lds	r24, 0x263B	; 0x80263b <config_parameters+0x32>
    9b66:	90 91 3c 26 	lds	r25, 0x263C	; 0x80263c <config_parameters+0x33>
	
	//default_config_flag = 1;
	if(config_parameters.intlk_enable)
	{
		intlk_signal_state = PORTE.IN;
		if(((intlk_signal_state & (INTERLOCK_PIN)) == INTERLOCK_PIN) &&
    9b6a:	89 2b       	or	r24, r25
    9b6c:	11 f4       	brne	.+4      	; 0x9b72 <disableConfigLED+0x42>
		(SOFT_INTERLOCK_DISABLE == config_parameters.config_soft_interlock))
		{
			interlock_led_on = 1;
    9b6e:	81 e0       	ldi	r24, 0x01	; 1
    9b70:	89 83       	std	Y+1, r24	; 0x01
		}
	}
	// sandeep The code to display the correct LED is in defaultConfigBlinkingOff 
	defaultConfigBlinkingOff(interlock_led_on);
    9b72:	89 81       	ldd	r24, Y+1	; 0x01
    9b74:	0e 94 2e 05 	call	0xa5c	; 0xa5c <defaultConfigBlinkingOff>
	
	if(default_config_handler < G_TIMER_MAX_SLOT)
    9b78:	80 91 b5 22 	lds	r24, 0x22B5	; 0x8022b5 <default_config_handler>
    9b7c:	80 31       	cpi	r24, 0x10	; 16
    9b7e:	20 f4       	brcc	.+8      	; 0x9b88 <disableConfigLED+0x58>
	{
		GTimer_unRegisterCB(default_config_handler);
    9b80:	80 91 b5 22 	lds	r24, 0x22B5	; 0x8022b5 <default_config_handler>
    9b84:	0e 94 9b 22 	call	0x4536	; 0x4536 <GTimer_unRegisterCB>
	}
	
	// sandeep put your code here for the not tuned error
	//write_config_eeprom = 1;
}
    9b88:	00 00       	nop
    9b8a:	0f 90       	pop	r0
    9b8c:	0f 90       	pop	r0
    9b8e:	df 91       	pop	r29
    9b90:	cf 91       	pop	r28
    9b92:	08 95       	ret

00009b94 <writeConfigValuestForDMSToEEPROM>:

 //populate the structure with settings
// Populate Structure With Settings Based on Default values
void writeConfigValuestForDMSToEEPROM(void){
    9b94:	cf 93       	push	r28
    9b96:	df 93       	push	r29
    9b98:	cd b7       	in	r28, 0x3d	; 61
    9b9a:	de b7       	in	r29, 0x3e	; 62

	if ( DEFAULT_INTLK_DURATION == config_parameters.intlk_duration )
    9b9c:	80 91 0d 26 	lds	r24, 0x260D	; 0x80260d <config_parameters+0x4>
    9ba0:	90 91 0e 26 	lds	r25, 0x260E	; 0x80260e <config_parameters+0x5>
    9ba4:	09 97       	sbiw	r24, 0x09	; 9
    9ba6:	d1 f4       	brne	.+52     	; 0x9bdc <writeConfigValuestForDMSToEEPROM+0x48>
	{
		Set_bits(config_parameters.intlk_duration, DISPLAY_DEFAULT_DMS);
    9ba8:	80 91 0d 26 	lds	r24, 0x260D	; 0x80260d <config_parameters+0x4>
    9bac:	90 91 0e 26 	lds	r25, 0x260E	; 0x80260e <config_parameters+0x5>
    9bb0:	90 68       	ori	r25, 0x80	; 128
    9bb2:	80 93 0d 26 	sts	0x260D, r24	; 0x80260d <config_parameters+0x4>
    9bb6:	90 93 0e 26 	sts	0x260E, r25	; 0x80260e <config_parameters+0x5>
		nvm_eeprom_erase_and_write_buffer(EEPROM_ZIRCON_CONFIG_INTLK_DURATION, &config_parameters.intlk_duration, 2);
    9bba:	42 e0       	ldi	r20, 0x02	; 2
    9bbc:	50 e0       	ldi	r21, 0x00	; 0
    9bbe:	6d e0       	ldi	r22, 0x0D	; 13
    9bc0:	76 e2       	ldi	r23, 0x26	; 38
    9bc2:	82 e0       	ldi	r24, 0x02	; 2
    9bc4:	90 e0       	ldi	r25, 0x00	; 0
    9bc6:	0e 94 ca 39 	call	0x7394	; 0x7394 <nvm_eeprom_erase_and_write_buffer>
		//calculateCRCAndSave();
		Clr_bits(config_parameters.intlk_duration,DISPLAY_DEFAULT_DMS);
    9bca:	80 91 0d 26 	lds	r24, 0x260D	; 0x80260d <config_parameters+0x4>
    9bce:	90 91 0e 26 	lds	r25, 0x260E	; 0x80260e <config_parameters+0x5>
    9bd2:	9f 77       	andi	r25, 0x7F	; 127
    9bd4:	80 93 0d 26 	sts	0x260D, r24	; 0x80260d <config_parameters+0x4>
    9bd8:	90 93 0e 26 	sts	0x260E, r25	; 0x80260e <config_parameters+0x5>
	}
	
	if ( DEFAULT_TAGBAND == config_parameters.deact_tagband )
    9bdc:	80 91 0f 26 	lds	r24, 0x260F	; 0x80260f <config_parameters+0x6>
    9be0:	90 91 10 26 	lds	r25, 0x2610	; 0x802610 <config_parameters+0x7>
    9be4:	89 2b       	or	r24, r25
    9be6:	d1 f4       	brne	.+52     	; 0x9c1c <writeConfigValuestForDMSToEEPROM+0x88>
	{
		Set_bits(config_parameters.deact_tagband, DISPLAY_DEFAULT_DMS);
    9be8:	80 91 0f 26 	lds	r24, 0x260F	; 0x80260f <config_parameters+0x6>
    9bec:	90 91 10 26 	lds	r25, 0x2610	; 0x802610 <config_parameters+0x7>
    9bf0:	90 68       	ori	r25, 0x80	; 128
    9bf2:	80 93 0f 26 	sts	0x260F, r24	; 0x80260f <config_parameters+0x6>
    9bf6:	90 93 10 26 	sts	0x2610, r25	; 0x802610 <config_parameters+0x7>
		nvm_eeprom_erase_and_write_buffer(EEPROM_ZIRCON_CONFIG_TAGBAND, &config_parameters.deact_tagband, 2);
    9bfa:	42 e0       	ldi	r20, 0x02	; 2
    9bfc:	50 e0       	ldi	r21, 0x00	; 0
    9bfe:	6f e0       	ldi	r22, 0x0F	; 15
    9c00:	76 e2       	ldi	r23, 0x26	; 38
    9c02:	84 e0       	ldi	r24, 0x04	; 4
    9c04:	90 e0       	ldi	r25, 0x00	; 0
    9c06:	0e 94 ca 39 	call	0x7394	; 0x7394 <nvm_eeprom_erase_and_write_buffer>
		//calculateCRCAndSave();
		Clr_bits(config_parameters.deact_tagband,DISPLAY_DEFAULT_DMS);
    9c0a:	80 91 0f 26 	lds	r24, 0x260F	; 0x80260f <config_parameters+0x6>
    9c0e:	90 91 10 26 	lds	r25, 0x2610	; 0x802610 <config_parameters+0x7>
    9c12:	9f 77       	andi	r25, 0x7F	; 127
    9c14:	80 93 0f 26 	sts	0x260F, r24	; 0x80260f <config_parameters+0x6>
    9c18:	90 93 10 26 	sts	0x2610, r25	; 0x802610 <config_parameters+0x7>
	}

#if !INTERLOCK_CHOICE

	if ( DEFAULT_INTERLOCK == config_parameters.intlk_enable )
    9c1c:	80 91 23 26 	lds	r24, 0x2623	; 0x802623 <config_parameters+0x1a>
    9c20:	90 91 24 26 	lds	r25, 0x2624	; 0x802624 <config_parameters+0x1b>
    9c24:	01 97       	sbiw	r24, 0x01	; 1
    9c26:	d1 f4       	brne	.+52     	; 0x9c5c <writeConfigValuestForDMSToEEPROM+0xc8>
	{
		Set_bits(config_parameters.intlk_enable, DISPLAY_DEFAULT_DMS);
    9c28:	80 91 23 26 	lds	r24, 0x2623	; 0x802623 <config_parameters+0x1a>
    9c2c:	90 91 24 26 	lds	r25, 0x2624	; 0x802624 <config_parameters+0x1b>
    9c30:	90 68       	ori	r25, 0x80	; 128
    9c32:	80 93 23 26 	sts	0x2623, r24	; 0x802623 <config_parameters+0x1a>
    9c36:	90 93 24 26 	sts	0x2624, r25	; 0x802624 <config_parameters+0x1b>
		nvm_eeprom_erase_and_write_buffer(EEPROM_ZIRCON_CONFIG_INTERLOCK, &config_parameters.intlk_enable, 2);
    9c3a:	42 e0       	ldi	r20, 0x02	; 2
    9c3c:	50 e0       	ldi	r21, 0x00	; 0
    9c3e:	63 e2       	ldi	r22, 0x23	; 35
    9c40:	76 e2       	ldi	r23, 0x26	; 38
    9c42:	80 e2       	ldi	r24, 0x20	; 32
    9c44:	90 e0       	ldi	r25, 0x00	; 0
    9c46:	0e 94 ca 39 	call	0x7394	; 0x7394 <nvm_eeprom_erase_and_write_buffer>
		//calculateCRCAndSave();
		Clr_bits(config_parameters.intlk_enable,DISPLAY_DEFAULT_DMS);
    9c4a:	80 91 23 26 	lds	r24, 0x2623	; 0x802623 <config_parameters+0x1a>
    9c4e:	90 91 24 26 	lds	r25, 0x2624	; 0x802624 <config_parameters+0x1b>
    9c52:	9f 77       	andi	r25, 0x7F	; 127
    9c54:	80 93 23 26 	sts	0x2623, r24	; 0x802623 <config_parameters+0x1a>
    9c58:	90 93 24 26 	sts	0x2624, r25	; 0x802624 <config_parameters+0x1b>
	}

#endif
	
	if ( DEFAULT_TAG_RATE == config_parameters.tag_rate )
    9c5c:	80 91 21 26 	lds	r24, 0x2621	; 0x802621 <config_parameters+0x18>
    9c60:	90 91 22 26 	lds	r25, 0x2622	; 0x802622 <config_parameters+0x19>
    9c64:	8f 3f       	cpi	r24, 0xFF	; 255
    9c66:	91 05       	cpc	r25, r1
    9c68:	d1 f4       	brne	.+52     	; 0x9c9e <writeConfigValuestForDMSToEEPROM+0x10a>
	{
		Set_bits(config_parameters.tag_rate, DISPLAY_DEFAULT_DMS);
    9c6a:	80 91 21 26 	lds	r24, 0x2621	; 0x802621 <config_parameters+0x18>
    9c6e:	90 91 22 26 	lds	r25, 0x2622	; 0x802622 <config_parameters+0x19>
    9c72:	90 68       	ori	r25, 0x80	; 128
    9c74:	80 93 21 26 	sts	0x2621, r24	; 0x802621 <config_parameters+0x18>
    9c78:	90 93 22 26 	sts	0x2622, r25	; 0x802622 <config_parameters+0x19>
		nvm_eeprom_erase_and_write_buffer(EEPROM_ZIRCON_CONFIG_TAG_RATE, &config_parameters.tag_rate, 2);
    9c7c:	42 e0       	ldi	r20, 0x02	; 2
    9c7e:	50 e0       	ldi	r21, 0x00	; 0
    9c80:	61 e2       	ldi	r22, 0x21	; 33
    9c82:	76 e2       	ldi	r23, 0x26	; 38
    9c84:	82 e1       	ldi	r24, 0x12	; 18
    9c86:	90 e0       	ldi	r25, 0x00	; 0
    9c88:	0e 94 ca 39 	call	0x7394	; 0x7394 <nvm_eeprom_erase_and_write_buffer>
		//calculateCRCAndSave();
		Clr_bits(config_parameters.tag_rate,DISPLAY_DEFAULT_DMS);
    9c8c:	80 91 21 26 	lds	r24, 0x2621	; 0x802621 <config_parameters+0x18>
    9c90:	90 91 22 26 	lds	r25, 0x2622	; 0x802622 <config_parameters+0x19>
    9c94:	9f 77       	andi	r25, 0x7F	; 127
    9c96:	80 93 21 26 	sts	0x2621, r24	; 0x802621 <config_parameters+0x18>
    9c9a:	90 93 22 26 	sts	0x2622, r25	; 0x802622 <config_parameters+0x19>
	}

	
	if ( DEFAULT_SEC_HOLDOFF == config_parameters.config_sec_hold_off )
    9c9e:	80 91 31 26 	lds	r24, 0x2631	; 0x802631 <config_parameters+0x28>
    9ca2:	90 91 32 26 	lds	r25, 0x2632	; 0x802632 <config_parameters+0x29>
    9ca6:	0a 97       	sbiw	r24, 0x0a	; 10
    9ca8:	d1 f4       	brne	.+52     	; 0x9cde <writeConfigValuestForDMSToEEPROM+0x14a>
	{
		Set_bits(config_parameters.config_sec_hold_off, DISPLAY_DEFAULT_DMS);
    9caa:	80 91 31 26 	lds	r24, 0x2631	; 0x802631 <config_parameters+0x28>
    9cae:	90 91 32 26 	lds	r25, 0x2632	; 0x802632 <config_parameters+0x29>
    9cb2:	90 68       	ori	r25, 0x80	; 128
    9cb4:	80 93 31 26 	sts	0x2631, r24	; 0x802631 <config_parameters+0x28>
    9cb8:	90 93 32 26 	sts	0x2632, r25	; 0x802632 <config_parameters+0x29>
		nvm_eeprom_erase_and_write_buffer(EEPROM_ZIRCON_CONFIG_SEC_HOLDOFF, &config_parameters.config_sec_hold_off, 2);
    9cbc:	42 e0       	ldi	r20, 0x02	; 2
    9cbe:	50 e0       	ldi	r21, 0x00	; 0
    9cc0:	61 e3       	ldi	r22, 0x31	; 49
    9cc2:	76 e2       	ldi	r23, 0x26	; 38
    9cc4:	8a e1       	ldi	r24, 0x1A	; 26
    9cc6:	90 e0       	ldi	r25, 0x00	; 0
    9cc8:	0e 94 ca 39 	call	0x7394	; 0x7394 <nvm_eeprom_erase_and_write_buffer>
		//calculateCRCAndSave();
		Clr_bits(config_parameters.config_sec_hold_off,DISPLAY_DEFAULT_DMS);
    9ccc:	80 91 31 26 	lds	r24, 0x2631	; 0x802631 <config_parameters+0x28>
    9cd0:	90 91 32 26 	lds	r25, 0x2632	; 0x802632 <config_parameters+0x29>
    9cd4:	9f 77       	andi	r25, 0x7F	; 127
    9cd6:	80 93 31 26 	sts	0x2631, r24	; 0x802631 <config_parameters+0x28>
    9cda:	90 93 32 26 	sts	0x2632, r25	; 0x802632 <config_parameters+0x29>
	}


	if ( DEFAULT_GPI == config_parameters.config_gpi )
    9cde:	80 91 2b 26 	lds	r24, 0x262B	; 0x80262b <config_parameters+0x22>
    9ce2:	90 91 2c 26 	lds	r25, 0x262C	; 0x80262c <config_parameters+0x23>
    9ce6:	89 2b       	or	r24, r25
    9ce8:	d1 f4       	brne	.+52     	; 0x9d1e <writeConfigValuestForDMSToEEPROM+0x18a>
	{
		Set_bits(config_parameters.config_gpi, DISPLAY_DEFAULT_DMS);
    9cea:	80 91 2b 26 	lds	r24, 0x262B	; 0x80262b <config_parameters+0x22>
    9cee:	90 91 2c 26 	lds	r25, 0x262C	; 0x80262c <config_parameters+0x23>
    9cf2:	90 68       	ori	r25, 0x80	; 128
    9cf4:	80 93 2b 26 	sts	0x262B, r24	; 0x80262b <config_parameters+0x22>
    9cf8:	90 93 2c 26 	sts	0x262C, r25	; 0x80262c <config_parameters+0x23>
		nvm_eeprom_erase_and_write_buffer(EEPROM_ZIRCON_CONFIG_GPI, &config_parameters.config_gpi, 2);
    9cfc:	42 e0       	ldi	r20, 0x02	; 2
    9cfe:	50 e0       	ldi	r21, 0x00	; 0
    9d00:	6b e2       	ldi	r22, 0x2B	; 43
    9d02:	76 e2       	ldi	r23, 0x26	; 38
    9d04:	84 e1       	ldi	r24, 0x14	; 20
    9d06:	90 e0       	ldi	r25, 0x00	; 0
    9d08:	0e 94 ca 39 	call	0x7394	; 0x7394 <nvm_eeprom_erase_and_write_buffer>
		//calculateCRCAndSave();
		Clr_bits(config_parameters.config_gpi,DISPLAY_DEFAULT_DMS);
    9d0c:	80 91 2b 26 	lds	r24, 0x262B	; 0x80262b <config_parameters+0x22>
    9d10:	90 91 2c 26 	lds	r25, 0x262C	; 0x80262c <config_parameters+0x23>
    9d14:	9f 77       	andi	r25, 0x7F	; 127
    9d16:	80 93 2b 26 	sts	0x262B, r24	; 0x80262b <config_parameters+0x22>
    9d1a:	90 93 2c 26 	sts	0x262C, r25	; 0x80262c <config_parameters+0x23>
	}
	
	// 2 bytes
	nvm_eeprom_read_buffer(EEPROM_ZIRCON_CONFIG_GPO, &config_parameters.config_gpo, 2);
    9d1e:	42 e0       	ldi	r20, 0x02	; 2
    9d20:	50 e0       	ldi	r21, 0x00	; 0
    9d22:	6d e2       	ldi	r22, 0x2D	; 45
    9d24:	76 e2       	ldi	r23, 0x26	; 38
    9d26:	86 e1       	ldi	r24, 0x16	; 22
    9d28:	90 e0       	ldi	r25, 0x00	; 0
    9d2a:	0e 94 6b 39 	call	0x72d6	; 0x72d6 <nvm_eeprom_read_buffer>
	Clr_bits(config_parameters.config_gpo,DISPLAY_DEFAULT_DMS);
    9d2e:	80 91 2d 26 	lds	r24, 0x262D	; 0x80262d <config_parameters+0x24>
    9d32:	90 91 2e 26 	lds	r25, 0x262E	; 0x80262e <config_parameters+0x25>
    9d36:	9f 77       	andi	r25, 0x7F	; 127
    9d38:	80 93 2d 26 	sts	0x262D, r24	; 0x80262d <config_parameters+0x24>
    9d3c:	90 93 2e 26 	sts	0x262E, r25	; 0x80262e <config_parameters+0x25>
	if ( DEFAULT_GPO == config_parameters.config_gpo )
    9d40:	80 91 2d 26 	lds	r24, 0x262D	; 0x80262d <config_parameters+0x24>
    9d44:	90 91 2e 26 	lds	r25, 0x262E	; 0x80262e <config_parameters+0x25>
    9d48:	89 2b       	or	r24, r25
    9d4a:	d1 f4       	brne	.+52     	; 0x9d80 <writeConfigValuestForDMSToEEPROM+0x1ec>
	{
		Set_bits(config_parameters.config_gpo, DISPLAY_DEFAULT_DMS);
    9d4c:	80 91 2d 26 	lds	r24, 0x262D	; 0x80262d <config_parameters+0x24>
    9d50:	90 91 2e 26 	lds	r25, 0x262E	; 0x80262e <config_parameters+0x25>
    9d54:	90 68       	ori	r25, 0x80	; 128
    9d56:	80 93 2d 26 	sts	0x262D, r24	; 0x80262d <config_parameters+0x24>
    9d5a:	90 93 2e 26 	sts	0x262E, r25	; 0x80262e <config_parameters+0x25>
		nvm_eeprom_erase_and_write_buffer(EEPROM_ZIRCON_CONFIG_GPO, &config_parameters.config_gpo, 2);
    9d5e:	42 e0       	ldi	r20, 0x02	; 2
    9d60:	50 e0       	ldi	r21, 0x00	; 0
    9d62:	6d e2       	ldi	r22, 0x2D	; 45
    9d64:	76 e2       	ldi	r23, 0x26	; 38
    9d66:	86 e1       	ldi	r24, 0x16	; 22
    9d68:	90 e0       	ldi	r25, 0x00	; 0
    9d6a:	0e 94 ca 39 	call	0x7394	; 0x7394 <nvm_eeprom_erase_and_write_buffer>
		//calculateCRCAndSave();
		Clr_bits(config_parameters.config_gpo,DISPLAY_DEFAULT_DMS);
    9d6e:	80 91 2d 26 	lds	r24, 0x262D	; 0x80262d <config_parameters+0x24>
    9d72:	90 91 2e 26 	lds	r25, 0x262E	; 0x80262e <config_parameters+0x25>
    9d76:	9f 77       	andi	r25, 0x7F	; 127
    9d78:	80 93 2d 26 	sts	0x262D, r24	; 0x80262d <config_parameters+0x24>
    9d7c:	90 93 2e 26 	sts	0x262E, r25	; 0x80262e <config_parameters+0x25>
	{
		config_parameters.config_reset_condition = RESET_NORMAL;
	}
*/	

	nvm_eeprom_erase_and_write_buffer(EEPROM_ZIRCON_CONFIG_RESET_CONDITION, &config_parameters.config_reset_condition, 2);// Write 2 byte  data to EEPROM
    9d80:	42 e0       	ldi	r20, 0x02	; 2
    9d82:	50 e0       	ldi	r21, 0x00	; 0
    9d84:	65 e3       	ldi	r22, 0x35	; 53
    9d86:	76 e2       	ldi	r23, 0x26	; 38
    9d88:	8e e1       	ldi	r24, 0x1E	; 30
    9d8a:	90 e0       	ldi	r25, 0x00	; 0
    9d8c:	0e 94 ca 39 	call	0x7394	; 0x7394 <nvm_eeprom_erase_and_write_buffer>
// Writing values based on dip switches


	switch(config_parameters.mode_ind)
    9d90:	80 91 25 26 	lds	r24, 0x2625	; 0x802625 <config_parameters+0x1c>
    9d94:	90 91 26 26 	lds	r25, 0x2626	; 0x802626 <config_parameters+0x1d>
    9d98:	81 30       	cpi	r24, 0x01	; 1
    9d9a:	91 05       	cpc	r25, r1
    9d9c:	09 f4       	brne	.+2      	; 0x9da0 <writeConfigValuestForDMSToEEPROM+0x20c>
    9d9e:	75 c0       	rjmp	.+234    	; 0x9e8a <writeConfigValuestForDMSToEEPROM+0x2f6>
    9da0:	81 30       	cpi	r24, 0x01	; 1
    9da2:	91 05       	cpc	r25, r1
    9da4:	08 f4       	brcc	.+2      	; 0x9da8 <writeConfigValuestForDMSToEEPROM+0x214>
    9da6:	3f c0       	rjmp	.+126    	; 0x9e26 <writeConfigValuestForDMSToEEPROM+0x292>
    9da8:	82 30       	cpi	r24, 0x02	; 2
    9daa:	91 05       	cpc	r25, r1
    9dac:	21 f0       	breq	.+8      	; 0x9db6 <writeConfigValuestForDMSToEEPROM+0x222>
    9dae:	03 97       	sbiw	r24, 0x03	; 3
    9db0:	09 f4       	brne	.+2      	; 0x9db4 <writeConfigValuestForDMSToEEPROM+0x220>
    9db2:	52 c0       	rjmp	.+164    	; 0x9e58 <writeConfigValuestForDMSToEEPROM+0x2c4>
    9db4:	82 c0       	rjmp	.+260    	; 0x9eba <writeConfigValuestForDMSToEEPROM+0x326>
	{
		case DEACT_MODE6:
		
			if(config_parameters.hi_low_ind == 1)
    9db6:	80 91 27 26 	lds	r24, 0x2627	; 0x802627 <config_parameters+0x1e>
    9dba:	90 91 28 26 	lds	r25, 0x2628	; 0x802628 <config_parameters+0x1f>
    9dbe:	01 97       	sbiw	r24, 0x01	; 1
    9dc0:	c9 f4       	brne	.+50     	; 0x9df4 <writeConfigValuestForDMSToEEPROM+0x260>
			{
				if (DEFAULT_PRI_HOLDOFF_MODE6 == config_parameters.config_pri_hold_off )
    9dc2:	80 91 2f 26 	lds	r24, 0x262F	; 0x80262f <config_parameters+0x26>
    9dc6:	90 91 30 26 	lds	r25, 0x2630	; 0x802630 <config_parameters+0x27>
    9dca:	0f 97       	sbiw	r24, 0x0f	; 15
    9dcc:	09 f0       	breq	.+2      	; 0x9dd0 <writeConfigValuestForDMSToEEPROM+0x23c>
    9dce:	8d c0       	rjmp	.+282    	; 0x9eea <writeConfigValuestForDMSToEEPROM+0x356>
				{
					Set_bits(config_parameters.config_pri_hold_off, DISPLAY_DEFAULT_DMS);
    9dd0:	80 91 2f 26 	lds	r24, 0x262F	; 0x80262f <config_parameters+0x26>
    9dd4:	90 91 30 26 	lds	r25, 0x2630	; 0x802630 <config_parameters+0x27>
    9dd8:	90 68       	ori	r25, 0x80	; 128
    9dda:	80 93 2f 26 	sts	0x262F, r24	; 0x80262f <config_parameters+0x26>
    9dde:	90 93 30 26 	sts	0x2630, r25	; 0x802630 <config_parameters+0x27>
					nvm_eeprom_erase_and_write_buffer(EEPROM_ZIRCON_CONFIG_PRI_HOLDOFF, &config_parameters.config_pri_hold_off, 2);// Write 2 byte  data to EEPROM
    9de2:	42 e0       	ldi	r20, 0x02	; 2
    9de4:	50 e0       	ldi	r21, 0x00	; 0
    9de6:	6f e2       	ldi	r22, 0x2F	; 47
    9de8:	76 e2       	ldi	r23, 0x26	; 38
    9dea:	88 e1       	ldi	r24, 0x18	; 24
    9dec:	90 e0       	ldi	r25, 0x00	; 0
    9dee:	0e 94 ca 39 	call	0x7394	; 0x7394 <nvm_eeprom_erase_and_write_buffer>
					Set_bits(config_parameters.config_pri_hold_off, DISPLAY_DEFAULT_DMS);
					nvm_eeprom_erase_and_write_buffer(EEPROM_ZIRCON_CONFIG_PRI_HOLDOFF, &config_parameters.config_pri_hold_off, 2);// Write 2 byte  data to EEPROM
				}				
			}
		
		break;
    9df2:	7b c0       	rjmp	.+246    	; 0x9eea <writeConfigValuestForDMSToEEPROM+0x356>
					nvm_eeprom_erase_and_write_buffer(EEPROM_ZIRCON_CONFIG_PRI_HOLDOFF, &config_parameters.config_pri_hold_off, 2);// Write 2 byte  data to EEPROM
				}
			}
			else
			{
				if (DEFAULT_PRI_HOLDOFF_MODE6_LO == config_parameters.config_pri_hold_off )
    9df4:	80 91 2f 26 	lds	r24, 0x262F	; 0x80262f <config_parameters+0x26>
    9df8:	90 91 30 26 	lds	r25, 0x2630	; 0x802630 <config_parameters+0x27>
    9dfc:	0f 97       	sbiw	r24, 0x0f	; 15
    9dfe:	09 f0       	breq	.+2      	; 0x9e02 <writeConfigValuestForDMSToEEPROM+0x26e>
    9e00:	74 c0       	rjmp	.+232    	; 0x9eea <writeConfigValuestForDMSToEEPROM+0x356>
				{
					Set_bits(config_parameters.config_pri_hold_off, DISPLAY_DEFAULT_DMS);
    9e02:	80 91 2f 26 	lds	r24, 0x262F	; 0x80262f <config_parameters+0x26>
    9e06:	90 91 30 26 	lds	r25, 0x2630	; 0x802630 <config_parameters+0x27>
    9e0a:	90 68       	ori	r25, 0x80	; 128
    9e0c:	80 93 2f 26 	sts	0x262F, r24	; 0x80262f <config_parameters+0x26>
    9e10:	90 93 30 26 	sts	0x2630, r25	; 0x802630 <config_parameters+0x27>
					nvm_eeprom_erase_and_write_buffer(EEPROM_ZIRCON_CONFIG_PRI_HOLDOFF, &config_parameters.config_pri_hold_off, 2);// Write 2 byte  data to EEPROM
    9e14:	42 e0       	ldi	r20, 0x02	; 2
    9e16:	50 e0       	ldi	r21, 0x00	; 0
    9e18:	6f e2       	ldi	r22, 0x2F	; 47
    9e1a:	76 e2       	ldi	r23, 0x26	; 38
    9e1c:	88 e1       	ldi	r24, 0x18	; 24
    9e1e:	90 e0       	ldi	r25, 0x00	; 0
    9e20:	0e 94 ca 39 	call	0x7394	; 0x7394 <nvm_eeprom_erase_and_write_buffer>
				}				
			}
		
		break;
    9e24:	62 c0       	rjmp	.+196    	; 0x9eea <writeConfigValuestForDMSToEEPROM+0x356>
		case DEACT_MODE4:
		
			if (DEFAULT_PRI_HOLDOFF_MODE4 == config_parameters.config_pri_hold_off )
    9e26:	80 91 2f 26 	lds	r24, 0x262F	; 0x80262f <config_parameters+0x26>
    9e2a:	90 91 30 26 	lds	r25, 0x2630	; 0x802630 <config_parameters+0x27>
    9e2e:	03 97       	sbiw	r24, 0x03	; 3
    9e30:	09 f0       	breq	.+2      	; 0x9e34 <writeConfigValuestForDMSToEEPROM+0x2a0>
    9e32:	5d c0       	rjmp	.+186    	; 0x9eee <writeConfigValuestForDMSToEEPROM+0x35a>
			{
				Set_bits(config_parameters.config_pri_hold_off, DISPLAY_DEFAULT_DMS);
    9e34:	80 91 2f 26 	lds	r24, 0x262F	; 0x80262f <config_parameters+0x26>
    9e38:	90 91 30 26 	lds	r25, 0x2630	; 0x802630 <config_parameters+0x27>
    9e3c:	90 68       	ori	r25, 0x80	; 128
    9e3e:	80 93 2f 26 	sts	0x262F, r24	; 0x80262f <config_parameters+0x26>
    9e42:	90 93 30 26 	sts	0x2630, r25	; 0x802630 <config_parameters+0x27>
				nvm_eeprom_erase_and_write_buffer(EEPROM_ZIRCON_CONFIG_PRI_HOLDOFF, &config_parameters.config_pri_hold_off, 2);// Write 2 byte  data to EEPROM
    9e46:	42 e0       	ldi	r20, 0x02	; 2
    9e48:	50 e0       	ldi	r21, 0x00	; 0
    9e4a:	6f e2       	ldi	r22, 0x2F	; 47
    9e4c:	76 e2       	ldi	r23, 0x26	; 38
    9e4e:	88 e1       	ldi	r24, 0x18	; 24
    9e50:	90 e0       	ldi	r25, 0x00	; 0
    9e52:	0e 94 ca 39 	call	0x7394	; 0x7394 <nvm_eeprom_erase_and_write_buffer>
			}
		break;
    9e56:	4b c0       	rjmp	.+150    	; 0x9eee <writeConfigValuestForDMSToEEPROM+0x35a>
		
		case DEACT_VERIFY:

			if (DEFAULT_PRI_HOLDOFF_VERIFY == config_parameters.config_pri_hold_off )
    9e58:	80 91 2f 26 	lds	r24, 0x262F	; 0x80262f <config_parameters+0x26>
    9e5c:	90 91 30 26 	lds	r25, 0x2630	; 0x802630 <config_parameters+0x27>
    9e60:	03 97       	sbiw	r24, 0x03	; 3
    9e62:	09 f0       	breq	.+2      	; 0x9e66 <writeConfigValuestForDMSToEEPROM+0x2d2>
    9e64:	46 c0       	rjmp	.+140    	; 0x9ef2 <writeConfigValuestForDMSToEEPROM+0x35e>
			{
				Set_bits(config_parameters.config_pri_hold_off, DISPLAY_DEFAULT_DMS);
    9e66:	80 91 2f 26 	lds	r24, 0x262F	; 0x80262f <config_parameters+0x26>
    9e6a:	90 91 30 26 	lds	r25, 0x2630	; 0x802630 <config_parameters+0x27>
    9e6e:	90 68       	ori	r25, 0x80	; 128
    9e70:	80 93 2f 26 	sts	0x262F, r24	; 0x80262f <config_parameters+0x26>
    9e74:	90 93 30 26 	sts	0x2630, r25	; 0x802630 <config_parameters+0x27>
				nvm_eeprom_erase_and_write_buffer(EEPROM_ZIRCON_CONFIG_PRI_HOLDOFF, &config_parameters.config_pri_hold_off, 2);// Write 2 byte  data to EEPROM
    9e78:	42 e0       	ldi	r20, 0x02	; 2
    9e7a:	50 e0       	ldi	r21, 0x00	; 0
    9e7c:	6f e2       	ldi	r22, 0x2F	; 47
    9e7e:	76 e2       	ldi	r23, 0x26	; 38
    9e80:	88 e1       	ldi	r24, 0x18	; 24
    9e82:	90 e0       	ldi	r25, 0x00	; 0
    9e84:	0e 94 ca 39 	call	0x7394	; 0x7394 <nvm_eeprom_erase_and_write_buffer>
			}
		break;
    9e88:	34 c0       	rjmp	.+104    	; 0x9ef2 <writeConfigValuestForDMSToEEPROM+0x35e>
		
		case DEACT_MODE5:

			if (DEFAULT_PRI_HOLDOFF_MODE5 == config_parameters.config_pri_hold_off )
    9e8a:	80 91 2f 26 	lds	r24, 0x262F	; 0x80262f <config_parameters+0x26>
    9e8e:	90 91 30 26 	lds	r25, 0x2630	; 0x802630 <config_parameters+0x27>
    9e92:	0f 97       	sbiw	r24, 0x0f	; 15
    9e94:	81 f5       	brne	.+96     	; 0x9ef6 <writeConfigValuestForDMSToEEPROM+0x362>
			{
				Set_bits(config_parameters.config_pri_hold_off, DISPLAY_DEFAULT_DMS);
    9e96:	80 91 2f 26 	lds	r24, 0x262F	; 0x80262f <config_parameters+0x26>
    9e9a:	90 91 30 26 	lds	r25, 0x2630	; 0x802630 <config_parameters+0x27>
    9e9e:	90 68       	ori	r25, 0x80	; 128
    9ea0:	80 93 2f 26 	sts	0x262F, r24	; 0x80262f <config_parameters+0x26>
    9ea4:	90 93 30 26 	sts	0x2630, r25	; 0x802630 <config_parameters+0x27>
				nvm_eeprom_erase_and_write_buffer(EEPROM_ZIRCON_CONFIG_PRI_HOLDOFF, &config_parameters.config_pri_hold_off, 2);// Write 2 byte  data to EEPROM
    9ea8:	42 e0       	ldi	r20, 0x02	; 2
    9eaa:	50 e0       	ldi	r21, 0x00	; 0
    9eac:	6f e2       	ldi	r22, 0x2F	; 47
    9eae:	76 e2       	ldi	r23, 0x26	; 38
    9eb0:	88 e1       	ldi	r24, 0x18	; 24
    9eb2:	90 e0       	ldi	r25, 0x00	; 0
    9eb4:	0e 94 ca 39 	call	0x7394	; 0x7394 <nvm_eeprom_erase_and_write_buffer>
			}

		break;
    9eb8:	1e c0       	rjmp	.+60     	; 0x9ef6 <writeConfigValuestForDMSToEEPROM+0x362>
		default:

			if (DEFAULT_PRI_HOLDOFF_MODE6 == config_parameters.config_pri_hold_off )
    9eba:	80 91 2f 26 	lds	r24, 0x262F	; 0x80262f <config_parameters+0x26>
    9ebe:	90 91 30 26 	lds	r25, 0x2630	; 0x802630 <config_parameters+0x27>
    9ec2:	0f 97       	sbiw	r24, 0x0f	; 15
    9ec4:	d1 f4       	brne	.+52     	; 0x9efa <writeConfigValuestForDMSToEEPROM+0x366>
			{
				Set_bits(config_parameters.config_pri_hold_off, DISPLAY_DEFAULT_DMS);
    9ec6:	80 91 2f 26 	lds	r24, 0x262F	; 0x80262f <config_parameters+0x26>
    9eca:	90 91 30 26 	lds	r25, 0x2630	; 0x802630 <config_parameters+0x27>
    9ece:	90 68       	ori	r25, 0x80	; 128
    9ed0:	80 93 2f 26 	sts	0x262F, r24	; 0x80262f <config_parameters+0x26>
    9ed4:	90 93 30 26 	sts	0x2630, r25	; 0x802630 <config_parameters+0x27>
				nvm_eeprom_erase_and_write_buffer(EEPROM_ZIRCON_CONFIG_PRI_HOLDOFF, &config_parameters.config_pri_hold_off, 2);// Write 2 byte  data to EEPROM
    9ed8:	42 e0       	ldi	r20, 0x02	; 2
    9eda:	50 e0       	ldi	r21, 0x00	; 0
    9edc:	6f e2       	ldi	r22, 0x2F	; 47
    9ede:	76 e2       	ldi	r23, 0x26	; 38
    9ee0:	88 e1       	ldi	r24, 0x18	; 24
    9ee2:	90 e0       	ldi	r25, 0x00	; 0
    9ee4:	0e 94 ca 39 	call	0x7394	; 0x7394 <nvm_eeprom_erase_and_write_buffer>
			}
		
		break;
    9ee8:	08 c0       	rjmp	.+16     	; 0x9efa <writeConfigValuestForDMSToEEPROM+0x366>
					Set_bits(config_parameters.config_pri_hold_off, DISPLAY_DEFAULT_DMS);
					nvm_eeprom_erase_and_write_buffer(EEPROM_ZIRCON_CONFIG_PRI_HOLDOFF, &config_parameters.config_pri_hold_off, 2);// Write 2 byte  data to EEPROM
				}				
			}
		
		break;
    9eea:	00 00       	nop
    9eec:	07 c0       	rjmp	.+14     	; 0x9efc <writeConfigValuestForDMSToEEPROM+0x368>
			if (DEFAULT_PRI_HOLDOFF_MODE4 == config_parameters.config_pri_hold_off )
			{
				Set_bits(config_parameters.config_pri_hold_off, DISPLAY_DEFAULT_DMS);
				nvm_eeprom_erase_and_write_buffer(EEPROM_ZIRCON_CONFIG_PRI_HOLDOFF, &config_parameters.config_pri_hold_off, 2);// Write 2 byte  data to EEPROM
			}
		break;
    9eee:	00 00       	nop
    9ef0:	05 c0       	rjmp	.+10     	; 0x9efc <writeConfigValuestForDMSToEEPROM+0x368>
			if (DEFAULT_PRI_HOLDOFF_VERIFY == config_parameters.config_pri_hold_off )
			{
				Set_bits(config_parameters.config_pri_hold_off, DISPLAY_DEFAULT_DMS);
				nvm_eeprom_erase_and_write_buffer(EEPROM_ZIRCON_CONFIG_PRI_HOLDOFF, &config_parameters.config_pri_hold_off, 2);// Write 2 byte  data to EEPROM
			}
		break;
    9ef2:	00 00       	nop
    9ef4:	03 c0       	rjmp	.+6      	; 0x9efc <writeConfigValuestForDMSToEEPROM+0x368>
			{
				Set_bits(config_parameters.config_pri_hold_off, DISPLAY_DEFAULT_DMS);
				nvm_eeprom_erase_and_write_buffer(EEPROM_ZIRCON_CONFIG_PRI_HOLDOFF, &config_parameters.config_pri_hold_off, 2);// Write 2 byte  data to EEPROM
			}

		break;
    9ef6:	00 00       	nop
    9ef8:	01 c0       	rjmp	.+2      	; 0x9efc <writeConfigValuestForDMSToEEPROM+0x368>
			{
				Set_bits(config_parameters.config_pri_hold_off, DISPLAY_DEFAULT_DMS);
				nvm_eeprom_erase_and_write_buffer(EEPROM_ZIRCON_CONFIG_PRI_HOLDOFF, &config_parameters.config_pri_hold_off, 2);// Write 2 byte  data to EEPROM
			}
		
		break;
    9efa:	00 00       	nop
	}

	// Clear all the Bits here
	Clr_bits(config_parameters.config_pri_hold_off, (DISPLAY_DEFAULT_DMS | DISPLAY_GREY_OUT_DMS));	
    9efc:	80 91 2f 26 	lds	r24, 0x262F	; 0x80262f <config_parameters+0x26>
    9f00:	90 91 30 26 	lds	r25, 0x2630	; 0x802630 <config_parameters+0x27>
    9f04:	9f 73       	andi	r25, 0x3F	; 63
    9f06:	80 93 2f 26 	sts	0x262F, r24	; 0x80262f <config_parameters+0x26>
    9f0a:	90 93 30 26 	sts	0x2630, r25	; 0x802630 <config_parameters+0x27>
	
	if( DEACT_VERIFY == config_parameters.mode_ind)
    9f0e:	80 91 25 26 	lds	r24, 0x2625	; 0x802625 <config_parameters+0x1c>
    9f12:	90 91 26 26 	lds	r25, 0x2626	; 0x802626 <config_parameters+0x1d>
    9f16:	03 97       	sbiw	r24, 0x03	; 3
    9f18:	19 f5       	brne	.+70     	; 0x9f60 <writeConfigValuestForDMSToEEPROM+0x3cc>
	{
		Set_bits(config_parameters.enable_tx_2, (DISPLAY_DEFAULT_DMS | DISPLAY_GREY_OUT_DMS));
    9f1a:	80 91 11 26 	lds	r24, 0x2611	; 0x802611 <config_parameters+0x8>
    9f1e:	90 91 12 26 	lds	r25, 0x2612	; 0x802612 <config_parameters+0x9>
    9f22:	90 6c       	ori	r25, 0xC0	; 192
    9f24:	80 93 11 26 	sts	0x2611, r24	; 0x802611 <config_parameters+0x8>
    9f28:	90 93 12 26 	sts	0x2612, r25	; 0x802612 <config_parameters+0x9>
		nvm_eeprom_erase_and_write_buffer(EEPROM_ZIRCON_CONFIG_ENABLE_TX2, &config_parameters.enable_tx_2, 2);// Write 2 byte  data to EEPROM
    9f2c:	42 e0       	ldi	r20, 0x02	; 2
    9f2e:	50 e0       	ldi	r21, 0x00	; 0
    9f30:	61 e1       	ldi	r22, 0x11	; 17
    9f32:	76 e2       	ldi	r23, 0x26	; 38
    9f34:	86 e0       	ldi	r24, 0x06	; 6
    9f36:	90 e0       	ldi	r25, 0x00	; 0
    9f38:	0e 94 ca 39 	call	0x7394	; 0x7394 <nvm_eeprom_erase_and_write_buffer>

		Set_bits(config_parameters.deact_frame_rate, (DISPLAY_DEFAULT_DMS | DISPLAY_GREY_OUT_DMS));
    9f3c:	80 91 1d 26 	lds	r24, 0x261D	; 0x80261d <config_parameters+0x14>
    9f40:	90 91 1e 26 	lds	r25, 0x261E	; 0x80261e <config_parameters+0x15>
    9f44:	90 6c       	ori	r25, 0xC0	; 192
    9f46:	80 93 1d 26 	sts	0x261D, r24	; 0x80261d <config_parameters+0x14>
    9f4a:	90 93 1e 26 	sts	0x261E, r25	; 0x80261e <config_parameters+0x15>
		nvm_eeprom_erase_and_write_buffer(EEPROM_ZIRCON_CONFIG_FRAME_RATE, &config_parameters.deact_frame_rate, 2);// Write 2 byte  data to EEPROM
    9f4e:	42 e0       	ldi	r20, 0x02	; 2
    9f50:	50 e0       	ldi	r21, 0x00	; 0
    9f52:	6d e1       	ldi	r22, 0x1D	; 29
    9f54:	76 e2       	ldi	r23, 0x26	; 38
    9f56:	8e e0       	ldi	r24, 0x0E	; 14
    9f58:	90 e0       	ldi	r25, 0x00	; 0
    9f5a:	0e 94 ca 39 	call	0x7394	; 0x7394 <nvm_eeprom_erase_and_write_buffer>
    9f5e:	2e c0       	rjmp	.+92     	; 0x9fbc <writeConfigValuestForDMSToEEPROM+0x428>

	}
	else
	{

		if( config_parameters.enable_tx_2 == DEFAULT_TX2_ENABLED )
    9f60:	80 91 11 26 	lds	r24, 0x2611	; 0x802611 <config_parameters+0x8>
    9f64:	90 91 12 26 	lds	r25, 0x2612	; 0x802612 <config_parameters+0x9>
    9f68:	89 2b       	or	r24, r25
    9f6a:	89 f4       	brne	.+34     	; 0x9f8e <writeConfigValuestForDMSToEEPROM+0x3fa>
		{
			Set_bits(config_parameters.enable_tx_2, DISPLAY_DEFAULT_DMS);
    9f6c:	80 91 11 26 	lds	r24, 0x2611	; 0x802611 <config_parameters+0x8>
    9f70:	90 91 12 26 	lds	r25, 0x2612	; 0x802612 <config_parameters+0x9>
    9f74:	90 68       	ori	r25, 0x80	; 128
    9f76:	80 93 11 26 	sts	0x2611, r24	; 0x802611 <config_parameters+0x8>
    9f7a:	90 93 12 26 	sts	0x2612, r25	; 0x802612 <config_parameters+0x9>
			nvm_eeprom_erase_and_write_buffer(EEPROM_ZIRCON_CONFIG_ENABLE_TX2, &config_parameters.enable_tx_2, 2);
    9f7e:	42 e0       	ldi	r20, 0x02	; 2
    9f80:	50 e0       	ldi	r21, 0x00	; 0
    9f82:	61 e1       	ldi	r22, 0x11	; 17
    9f84:	76 e2       	ldi	r23, 0x26	; 38
    9f86:	86 e0       	ldi	r24, 0x06	; 6
    9f88:	90 e0       	ldi	r25, 0x00	; 0
    9f8a:	0e 94 ca 39 	call	0x7394	; 0x7394 <nvm_eeprom_erase_and_write_buffer>
		}
		
		if( config_parameters.deact_frame_rate == DEFAULT_FRAME_RATE )
    9f8e:	80 91 1d 26 	lds	r24, 0x261D	; 0x80261d <config_parameters+0x14>
    9f92:	90 91 1e 26 	lds	r25, 0x261E	; 0x80261e <config_parameters+0x15>
    9f96:	89 2b       	or	r24, r25
    9f98:	89 f4       	brne	.+34     	; 0x9fbc <writeConfigValuestForDMSToEEPROM+0x428>
		{
			Set_bits(config_parameters.deact_frame_rate, DISPLAY_DEFAULT_DMS);
    9f9a:	80 91 1d 26 	lds	r24, 0x261D	; 0x80261d <config_parameters+0x14>
    9f9e:	90 91 1e 26 	lds	r25, 0x261E	; 0x80261e <config_parameters+0x15>
    9fa2:	90 68       	ori	r25, 0x80	; 128
    9fa4:	80 93 1d 26 	sts	0x261D, r24	; 0x80261d <config_parameters+0x14>
    9fa8:	90 93 1e 26 	sts	0x261E, r25	; 0x80261e <config_parameters+0x15>
			nvm_eeprom_erase_and_write_buffer(EEPROM_ZIRCON_CONFIG_FRAME_RATE, &config_parameters.deact_frame_rate, 2);
    9fac:	42 e0       	ldi	r20, 0x02	; 2
    9fae:	50 e0       	ldi	r21, 0x00	; 0
    9fb0:	6d e1       	ldi	r22, 0x1D	; 29
    9fb2:	76 e2       	ldi	r23, 0x26	; 38
    9fb4:	8e e0       	ldi	r24, 0x0E	; 14
    9fb6:	90 e0       	ldi	r25, 0x00	; 0
    9fb8:	0e 94 ca 39 	call	0x7394	; 0x7394 <nvm_eeprom_erase_and_write_buffer>
		}
		
	}
	// Clear all the bits here
	Clr_bits(config_parameters.enable_tx_2, (DISPLAY_DEFAULT_DMS | DISPLAY_GREY_OUT_DMS));
    9fbc:	80 91 11 26 	lds	r24, 0x2611	; 0x802611 <config_parameters+0x8>
    9fc0:	90 91 12 26 	lds	r25, 0x2612	; 0x802612 <config_parameters+0x9>
    9fc4:	9f 73       	andi	r25, 0x3F	; 63
    9fc6:	80 93 11 26 	sts	0x2611, r24	; 0x802611 <config_parameters+0x8>
    9fca:	90 93 12 26 	sts	0x2612, r25	; 0x802612 <config_parameters+0x9>
	Clr_bits(config_parameters.deact_frame_rate, (DISPLAY_DEFAULT_DMS | DISPLAY_GREY_OUT_DMS));
    9fce:	80 91 1d 26 	lds	r24, 0x261D	; 0x80261d <config_parameters+0x14>
    9fd2:	90 91 1e 26 	lds	r25, 0x261E	; 0x80261e <config_parameters+0x15>
    9fd6:	9f 73       	andi	r25, 0x3F	; 63
    9fd8:	80 93 1d 26 	sts	0x261D, r24	; 0x80261d <config_parameters+0x14>
    9fdc:	90 93 1e 26 	sts	0x261E, r25	; 0x80261e <config_parameters+0x15>

	// Hi Power
	if (DEFAULT_TX_POWER_HI == config_parameters.config_hi_power )
    9fe0:	80 91 37 26 	lds	r24, 0x2637	; 0x802637 <config_parameters+0x2e>
    9fe4:	90 91 38 26 	lds	r25, 0x2638	; 0x802638 <config_parameters+0x2f>
    9fe8:	46 97       	sbiw	r24, 0x16	; 22
    9fea:	d1 f4       	brne	.+52     	; 0xa020 <writeConfigValuestForDMSToEEPROM+0x48c>
	{
		Set_bits(config_parameters.config_hi_power, DISPLAY_DEFAULT_DMS);
    9fec:	80 91 37 26 	lds	r24, 0x2637	; 0x802637 <config_parameters+0x2e>
    9ff0:	90 91 38 26 	lds	r25, 0x2638	; 0x802638 <config_parameters+0x2f>
    9ff4:	90 68       	ori	r25, 0x80	; 128
    9ff6:	80 93 37 26 	sts	0x2637, r24	; 0x802637 <config_parameters+0x2e>
    9ffa:	90 93 38 26 	sts	0x2638, r25	; 0x802638 <config_parameters+0x2f>
		nvm_eeprom_erase_and_write_buffer(EEPROM_ZIRCON_CONFIG_HI_POWER, &config_parameters.config_hi_power, 2);// Write 2 byte  data to EEPROM
    9ffe:	42 e0       	ldi	r20, 0x02	; 2
    a000:	50 e0       	ldi	r21, 0x00	; 0
    a002:	67 e3       	ldi	r22, 0x37	; 55
    a004:	76 e2       	ldi	r23, 0x26	; 38
    a006:	80 e1       	ldi	r24, 0x10	; 16
    a008:	90 e0       	ldi	r25, 0x00	; 0
    a00a:	0e 94 ca 39 	call	0x7394	; 0x7394 <nvm_eeprom_erase_and_write_buffer>
		Clr_bits(config_parameters.config_hi_power, (DISPLAY_DEFAULT_DMS | DISPLAY_GREY_OUT_DMS));
    a00e:	80 91 37 26 	lds	r24, 0x2637	; 0x802637 <config_parameters+0x2e>
    a012:	90 91 38 26 	lds	r25, 0x2638	; 0x802638 <config_parameters+0x2f>
    a016:	9f 73       	andi	r25, 0x3F	; 63
    a018:	80 93 37 26 	sts	0x2637, r24	; 0x802637 <config_parameters+0x2e>
    a01c:	90 93 38 26 	sts	0x2638, r25	; 0x802638 <config_parameters+0x2f>
	}
	
	// Low Power
	if (DEFAULT_TX_POWER_LO == config_parameters.config_lo_power )
    a020:	80 91 39 26 	lds	r24, 0x2639	; 0x802639 <config_parameters+0x30>
    a024:	90 91 3a 26 	lds	r25, 0x263A	; 0x80263a <config_parameters+0x31>
    a028:	08 97       	sbiw	r24, 0x08	; 8
    a02a:	d1 f4       	brne	.+52     	; 0xa060 <writeConfigValuestForDMSToEEPROM+0x4cc>
	{
		Set_bits(config_parameters.config_lo_power, DISPLAY_DEFAULT_DMS);
    a02c:	80 91 39 26 	lds	r24, 0x2639	; 0x802639 <config_parameters+0x30>
    a030:	90 91 3a 26 	lds	r25, 0x263A	; 0x80263a <config_parameters+0x31>
    a034:	90 68       	ori	r25, 0x80	; 128
    a036:	80 93 39 26 	sts	0x2639, r24	; 0x802639 <config_parameters+0x30>
    a03a:	90 93 3a 26 	sts	0x263A, r25	; 0x80263a <config_parameters+0x31>
		nvm_eeprom_erase_and_write_buffer(EEPROM_ZIRCON_CONFIG_LO_POWER, &config_parameters.config_lo_power, 2);// Write 2 byte  data to EEPROM
    a03e:	42 e0       	ldi	r20, 0x02	; 2
    a040:	50 e0       	ldi	r21, 0x00	; 0
    a042:	69 e3       	ldi	r22, 0x39	; 57
    a044:	76 e2       	ldi	r23, 0x26	; 38
    a046:	82 e2       	ldi	r24, 0x22	; 34
    a048:	90 e0       	ldi	r25, 0x00	; 0
    a04a:	0e 94 ca 39 	call	0x7394	; 0x7394 <nvm_eeprom_erase_and_write_buffer>
		Clr_bits(config_parameters.config_lo_power, (DISPLAY_DEFAULT_DMS | DISPLAY_GREY_OUT_DMS));
    a04e:	80 91 39 26 	lds	r24, 0x2639	; 0x802639 <config_parameters+0x30>
    a052:	90 91 3a 26 	lds	r25, 0x263A	; 0x80263a <config_parameters+0x31>
    a056:	9f 73       	andi	r25, 0x3F	; 63
    a058:	80 93 39 26 	sts	0x2639, r24	; 0x802639 <config_parameters+0x30>
    a05c:	90 93 3a 26 	sts	0x263A, r25	; 0x80263a <config_parameters+0x31>

	// Clear all the bits here
	
	
	// Switch based on Hi Low switch
	if (config_parameters.hi_low_ind)
    a060:	80 91 27 26 	lds	r24, 0x2627	; 0x802627 <config_parameters+0x1e>
    a064:	90 91 28 26 	lds	r25, 0x2628	; 0x802628 <config_parameters+0x1f>
    a068:	89 2b       	or	r24, r25
    a06a:	49 f0       	breq	.+18     	; 0xa07e <writeConfigValuestForDMSToEEPROM+0x4ea>
	{
		// Copy based on switch
		config_parameters.tx_power = config_parameters.config_hi_power;
    a06c:	80 91 37 26 	lds	r24, 0x2637	; 0x802637 <config_parameters+0x2e>
    a070:	90 91 38 26 	lds	r25, 0x2638	; 0x802638 <config_parameters+0x2f>
    a074:	80 93 1f 26 	sts	0x261F, r24	; 0x80261f <config_parameters+0x16>
    a078:	90 93 20 26 	sts	0x2620, r25	; 0x802620 <config_parameters+0x17>
    a07c:	08 c0       	rjmp	.+16     	; 0xa08e <writeConfigValuestForDMSToEEPROM+0x4fa>
	}
	else
	{
		// Copy based on switch
		config_parameters.tx_power = config_parameters.config_lo_power;
    a07e:	80 91 39 26 	lds	r24, 0x2639	; 0x802639 <config_parameters+0x30>
    a082:	90 91 3a 26 	lds	r25, 0x263A	; 0x80263a <config_parameters+0x31>
    a086:	80 93 1f 26 	sts	0x261F, r24	; 0x80261f <config_parameters+0x16>
    a08a:	90 93 20 26 	sts	0x2620, r25	; 0x802620 <config_parameters+0x17>
	}


	if(config_parameters.mode_ind == DEACT_VERIFY)
    a08e:	80 91 25 26 	lds	r24, 0x2625	; 0x802625 <config_parameters+0x1c>
    a092:	90 91 26 26 	lds	r25, 0x2626	; 0x802626 <config_parameters+0x1d>
    a096:	03 97       	sbiw	r24, 0x03	; 3
    a098:	09 f5       	brne	.+66     	; 0xa0dc <writeConfigValuestForDMSToEEPROM+0x548>
	{
		if( config_parameters.config_detect_level == DEFAULT_DET_TX_POWER_VERIFY )
    a09a:	80 91 33 26 	lds	r24, 0x2633	; 0x802633 <config_parameters+0x2a>
    a09e:	90 91 34 26 	lds	r25, 0x2634	; 0x802634 <config_parameters+0x2b>
    a0a2:	01 97       	sbiw	r24, 0x01	; 1
    a0a4:	d9 f5       	brne	.+118    	; 0xa11c <writeConfigValuestForDMSToEEPROM+0x588>
		{
			Set_bits(config_parameters.config_detect_level, DISPLAY_DEFAULT_DMS);
    a0a6:	80 91 33 26 	lds	r24, 0x2633	; 0x802633 <config_parameters+0x2a>
    a0aa:	90 91 34 26 	lds	r25, 0x2634	; 0x802634 <config_parameters+0x2b>
    a0ae:	90 68       	ori	r25, 0x80	; 128
    a0b0:	80 93 33 26 	sts	0x2633, r24	; 0x802633 <config_parameters+0x2a>
    a0b4:	90 93 34 26 	sts	0x2634, r25	; 0x802634 <config_parameters+0x2b>
			nvm_eeprom_erase_and_write_buffer(EEPROM_ZIRCON_CONFIG_DET_TX_POWER, &config_parameters.config_detect_level, 2);// Write 2 byte  data to EEPROM
    a0b8:	42 e0       	ldi	r20, 0x02	; 2
    a0ba:	50 e0       	ldi	r21, 0x00	; 0
    a0bc:	63 e3       	ldi	r22, 0x33	; 51
    a0be:	76 e2       	ldi	r23, 0x26	; 38
    a0c0:	8c e1       	ldi	r24, 0x1C	; 28
    a0c2:	90 e0       	ldi	r25, 0x00	; 0
    a0c4:	0e 94 ca 39 	call	0x7394	; 0x7394 <nvm_eeprom_erase_and_write_buffer>
			Clr_bits(config_parameters.config_detect_level,(DISPLAY_DEFAULT_DMS | DISPLAY_GREY_OUT_DMS));
    a0c8:	80 91 33 26 	lds	r24, 0x2633	; 0x802633 <config_parameters+0x2a>
    a0cc:	90 91 34 26 	lds	r25, 0x2634	; 0x802634 <config_parameters+0x2b>
    a0d0:	9f 73       	andi	r25, 0x3F	; 63
    a0d2:	80 93 33 26 	sts	0x2633, r24	; 0x802633 <config_parameters+0x2a>
    a0d6:	90 93 34 26 	sts	0x2634, r25	; 0x802634 <config_parameters+0x2b>
    a0da:	20 c0       	rjmp	.+64     	; 0xa11c <writeConfigValuestForDMSToEEPROM+0x588>
		}
	}
	else
	{
		if( config_parameters.config_detect_level == DEFAULT_DET_TX_POWER )
    a0dc:	80 91 33 26 	lds	r24, 0x2633	; 0x802633 <config_parameters+0x2a>
    a0e0:	90 91 34 26 	lds	r25, 0x2634	; 0x802634 <config_parameters+0x2b>
    a0e4:	02 97       	sbiw	r24, 0x02	; 2
    a0e6:	d1 f4       	brne	.+52     	; 0xa11c <writeConfigValuestForDMSToEEPROM+0x588>
		{
			Set_bits(config_parameters.config_detect_level, DISPLAY_DEFAULT_DMS);
    a0e8:	80 91 33 26 	lds	r24, 0x2633	; 0x802633 <config_parameters+0x2a>
    a0ec:	90 91 34 26 	lds	r25, 0x2634	; 0x802634 <config_parameters+0x2b>
    a0f0:	90 68       	ori	r25, 0x80	; 128
    a0f2:	80 93 33 26 	sts	0x2633, r24	; 0x802633 <config_parameters+0x2a>
    a0f6:	90 93 34 26 	sts	0x2634, r25	; 0x802634 <config_parameters+0x2b>
			nvm_eeprom_erase_and_write_buffer(EEPROM_ZIRCON_CONFIG_DET_TX_POWER, &config_parameters.config_detect_level, 2);// Write 2 byte  data to EEPROM
    a0fa:	42 e0       	ldi	r20, 0x02	; 2
    a0fc:	50 e0       	ldi	r21, 0x00	; 0
    a0fe:	63 e3       	ldi	r22, 0x33	; 51
    a100:	76 e2       	ldi	r23, 0x26	; 38
    a102:	8c e1       	ldi	r24, 0x1C	; 28
    a104:	90 e0       	ldi	r25, 0x00	; 0
    a106:	0e 94 ca 39 	call	0x7394	; 0x7394 <nvm_eeprom_erase_and_write_buffer>
			Clr_bits(config_parameters.config_detect_level,(DISPLAY_DEFAULT_DMS | DISPLAY_GREY_OUT_DMS));
    a10a:	80 91 33 26 	lds	r24, 0x2633	; 0x802633 <config_parameters+0x2a>
    a10e:	90 91 34 26 	lds	r25, 0x2634	; 0x802634 <config_parameters+0x2b>
    a112:	9f 73       	andi	r25, 0x3F	; 63
    a114:	80 93 33 26 	sts	0x2633, r24	; 0x802633 <config_parameters+0x2a>
    a118:	90 93 34 26 	sts	0x2634, r25	; 0x802634 <config_parameters+0x2b>
		}
	}
	
	calculateCRCAndSave();
    a11c:	0e 94 a7 4b 	call	0x974e	; 0x974e <calculateCRCAndSave>
	
}
    a120:	00 00       	nop
    a122:	df 91       	pop	r29
    a124:	cf 91       	pop	r28
    a126:	08 95       	ret

0000a128 <__udivmodhi4>:
    a128:	aa 1b       	sub	r26, r26
    a12a:	bb 1b       	sub	r27, r27
    a12c:	51 e1       	ldi	r21, 0x11	; 17
    a12e:	07 c0       	rjmp	.+14     	; 0xa13e <__udivmodhi4_ep>

0000a130 <__udivmodhi4_loop>:
    a130:	aa 1f       	adc	r26, r26
    a132:	bb 1f       	adc	r27, r27
    a134:	a6 17       	cp	r26, r22
    a136:	b7 07       	cpc	r27, r23
    a138:	10 f0       	brcs	.+4      	; 0xa13e <__udivmodhi4_ep>
    a13a:	a6 1b       	sub	r26, r22
    a13c:	b7 0b       	sbc	r27, r23

0000a13e <__udivmodhi4_ep>:
    a13e:	88 1f       	adc	r24, r24
    a140:	99 1f       	adc	r25, r25
    a142:	5a 95       	dec	r21
    a144:	a9 f7       	brne	.-22     	; 0xa130 <__udivmodhi4_loop>
    a146:	80 95       	com	r24
    a148:	90 95       	com	r25
    a14a:	bc 01       	movw	r22, r24
    a14c:	cd 01       	movw	r24, r26
    a14e:	08 95       	ret

0000a150 <__divmodhi4>:
    a150:	97 fb       	bst	r25, 7
    a152:	07 2e       	mov	r0, r23
    a154:	16 f4       	brtc	.+4      	; 0xa15a <__divmodhi4+0xa>
    a156:	00 94       	com	r0
    a158:	07 d0       	rcall	.+14     	; 0xa168 <__divmodhi4_neg1>
    a15a:	77 fd       	sbrc	r23, 7
    a15c:	09 d0       	rcall	.+18     	; 0xa170 <__divmodhi4_neg2>
    a15e:	0e 94 94 50 	call	0xa128	; 0xa128 <__udivmodhi4>
    a162:	07 fc       	sbrc	r0, 7
    a164:	05 d0       	rcall	.+10     	; 0xa170 <__divmodhi4_neg2>
    a166:	3e f4       	brtc	.+14     	; 0xa176 <__divmodhi4_exit>

0000a168 <__divmodhi4_neg1>:
    a168:	90 95       	com	r25
    a16a:	81 95       	neg	r24
    a16c:	9f 4f       	sbci	r25, 0xFF	; 255
    a16e:	08 95       	ret

0000a170 <__divmodhi4_neg2>:
    a170:	70 95       	com	r23
    a172:	61 95       	neg	r22
    a174:	7f 4f       	sbci	r23, 0xFF	; 255

0000a176 <__divmodhi4_exit>:
    a176:	08 95       	ret

0000a178 <__udivmodsi4>:
    a178:	a1 e2       	ldi	r26, 0x21	; 33
    a17a:	1a 2e       	mov	r1, r26
    a17c:	aa 1b       	sub	r26, r26
    a17e:	bb 1b       	sub	r27, r27
    a180:	fd 01       	movw	r30, r26
    a182:	0d c0       	rjmp	.+26     	; 0xa19e <__udivmodsi4_ep>

0000a184 <__udivmodsi4_loop>:
    a184:	aa 1f       	adc	r26, r26
    a186:	bb 1f       	adc	r27, r27
    a188:	ee 1f       	adc	r30, r30
    a18a:	ff 1f       	adc	r31, r31
    a18c:	a2 17       	cp	r26, r18
    a18e:	b3 07       	cpc	r27, r19
    a190:	e4 07       	cpc	r30, r20
    a192:	f5 07       	cpc	r31, r21
    a194:	20 f0       	brcs	.+8      	; 0xa19e <__udivmodsi4_ep>
    a196:	a2 1b       	sub	r26, r18
    a198:	b3 0b       	sbc	r27, r19
    a19a:	e4 0b       	sbc	r30, r20
    a19c:	f5 0b       	sbc	r31, r21

0000a19e <__udivmodsi4_ep>:
    a19e:	66 1f       	adc	r22, r22
    a1a0:	77 1f       	adc	r23, r23
    a1a2:	88 1f       	adc	r24, r24
    a1a4:	99 1f       	adc	r25, r25
    a1a6:	1a 94       	dec	r1
    a1a8:	69 f7       	brne	.-38     	; 0xa184 <__udivmodsi4_loop>
    a1aa:	60 95       	com	r22
    a1ac:	70 95       	com	r23
    a1ae:	80 95       	com	r24
    a1b0:	90 95       	com	r25
    a1b2:	9b 01       	movw	r18, r22
    a1b4:	ac 01       	movw	r20, r24
    a1b6:	bd 01       	movw	r22, r26
    a1b8:	cf 01       	movw	r24, r30
    a1ba:	08 95       	ret

0000a1bc <__tablejump2__>:
    a1bc:	ee 0f       	add	r30, r30
    a1be:	ff 1f       	adc	r31, r31
    a1c0:	00 24       	eor	r0, r0
    a1c2:	00 1c       	adc	r0, r0
    a1c4:	0b be       	out	0x3b, r0	; 59
    a1c6:	07 90       	elpm	r0, Z+
    a1c8:	f6 91       	elpm	r31, Z
    a1ca:	e0 2d       	mov	r30, r0
    a1cc:	09 94       	ijmp

0000a1ce <do_rand>:
    a1ce:	8f 92       	push	r8
    a1d0:	9f 92       	push	r9
    a1d2:	af 92       	push	r10
    a1d4:	bf 92       	push	r11
    a1d6:	cf 92       	push	r12
    a1d8:	df 92       	push	r13
    a1da:	ef 92       	push	r14
    a1dc:	ff 92       	push	r15
    a1de:	cf 93       	push	r28
    a1e0:	df 93       	push	r29
    a1e2:	ec 01       	movw	r28, r24
    a1e4:	68 81       	ld	r22, Y
    a1e6:	79 81       	ldd	r23, Y+1	; 0x01
    a1e8:	8a 81       	ldd	r24, Y+2	; 0x02
    a1ea:	9b 81       	ldd	r25, Y+3	; 0x03
    a1ec:	61 15       	cp	r22, r1
    a1ee:	71 05       	cpc	r23, r1
    a1f0:	81 05       	cpc	r24, r1
    a1f2:	91 05       	cpc	r25, r1
    a1f4:	21 f4       	brne	.+8      	; 0xa1fe <do_rand+0x30>
    a1f6:	64 e2       	ldi	r22, 0x24	; 36
    a1f8:	79 ed       	ldi	r23, 0xD9	; 217
    a1fa:	8b e5       	ldi	r24, 0x5B	; 91
    a1fc:	97 e0       	ldi	r25, 0x07	; 7
    a1fe:	2d e1       	ldi	r18, 0x1D	; 29
    a200:	33 ef       	ldi	r19, 0xF3	; 243
    a202:	41 e0       	ldi	r20, 0x01	; 1
    a204:	50 e0       	ldi	r21, 0x00	; 0
    a206:	0e 94 5e 51 	call	0xa2bc	; 0xa2bc <__divmodsi4>
    a20a:	49 01       	movw	r8, r18
    a20c:	5a 01       	movw	r10, r20
    a20e:	9b 01       	movw	r18, r22
    a210:	ac 01       	movw	r20, r24
    a212:	a7 ea       	ldi	r26, 0xA7	; 167
    a214:	b1 e4       	ldi	r27, 0x41	; 65
    a216:	0e 94 7d 51 	call	0xa2fa	; 0xa2fa <__muluhisi3>
    a21a:	6b 01       	movw	r12, r22
    a21c:	7c 01       	movw	r14, r24
    a21e:	ac ee       	ldi	r26, 0xEC	; 236
    a220:	b4 ef       	ldi	r27, 0xF4	; 244
    a222:	a5 01       	movw	r20, r10
    a224:	94 01       	movw	r18, r8
    a226:	0e 94 8b 51 	call	0xa316	; 0xa316 <__mulohisi3>
    a22a:	dc 01       	movw	r26, r24
    a22c:	cb 01       	movw	r24, r22
    a22e:	8c 0d       	add	r24, r12
    a230:	9d 1d       	adc	r25, r13
    a232:	ae 1d       	adc	r26, r14
    a234:	bf 1d       	adc	r27, r15
    a236:	b7 ff       	sbrs	r27, 7
    a238:	03 c0       	rjmp	.+6      	; 0xa240 <do_rand+0x72>
    a23a:	01 97       	sbiw	r24, 0x01	; 1
    a23c:	a1 09       	sbc	r26, r1
    a23e:	b0 48       	sbci	r27, 0x80	; 128
    a240:	88 83       	st	Y, r24
    a242:	99 83       	std	Y+1, r25	; 0x01
    a244:	aa 83       	std	Y+2, r26	; 0x02
    a246:	bb 83       	std	Y+3, r27	; 0x03
    a248:	9f 77       	andi	r25, 0x7F	; 127
    a24a:	df 91       	pop	r29
    a24c:	cf 91       	pop	r28
    a24e:	ff 90       	pop	r15
    a250:	ef 90       	pop	r14
    a252:	df 90       	pop	r13
    a254:	cf 90       	pop	r12
    a256:	bf 90       	pop	r11
    a258:	af 90       	pop	r10
    a25a:	9f 90       	pop	r9
    a25c:	8f 90       	pop	r8
    a25e:	08 95       	ret

0000a260 <rand_r>:
    a260:	0c 94 e7 50 	jmp	0xa1ce	; 0xa1ce <do_rand>

0000a264 <rand>:
    a264:	80 e0       	ldi	r24, 0x00	; 0
    a266:	90 e2       	ldi	r25, 0x20	; 32
    a268:	0c 94 e7 50 	jmp	0xa1ce	; 0xa1ce <do_rand>

0000a26c <srand>:
    a26c:	a0 e0       	ldi	r26, 0x00	; 0
    a26e:	b0 e0       	ldi	r27, 0x00	; 0
    a270:	80 93 00 20 	sts	0x2000, r24	; 0x802000 <__data_start>
    a274:	90 93 01 20 	sts	0x2001, r25	; 0x802001 <__data_start+0x1>
    a278:	a0 93 02 20 	sts	0x2002, r26	; 0x802002 <__data_start+0x2>
    a27c:	b0 93 03 20 	sts	0x2003, r27	; 0x802003 <__data_start+0x3>
    a280:	08 95       	ret

0000a282 <memcmp>:
    a282:	fb 01       	movw	r30, r22
    a284:	dc 01       	movw	r26, r24
    a286:	04 c0       	rjmp	.+8      	; 0xa290 <memcmp+0xe>
    a288:	8d 91       	ld	r24, X+
    a28a:	01 90       	ld	r0, Z+
    a28c:	80 19       	sub	r24, r0
    a28e:	21 f4       	brne	.+8      	; 0xa298 <memcmp+0x16>
    a290:	41 50       	subi	r20, 0x01	; 1
    a292:	50 40       	sbci	r21, 0x00	; 0
    a294:	c8 f7       	brcc	.-14     	; 0xa288 <memcmp+0x6>
    a296:	88 1b       	sub	r24, r24
    a298:	99 0b       	sbc	r25, r25
    a29a:	08 95       	ret

0000a29c <memcpy>:
    a29c:	fb 01       	movw	r30, r22
    a29e:	dc 01       	movw	r26, r24
    a2a0:	02 c0       	rjmp	.+4      	; 0xa2a6 <memcpy+0xa>
    a2a2:	01 90       	ld	r0, Z+
    a2a4:	0d 92       	st	X+, r0
    a2a6:	41 50       	subi	r20, 0x01	; 1
    a2a8:	50 40       	sbci	r21, 0x00	; 0
    a2aa:	d8 f7       	brcc	.-10     	; 0xa2a2 <memcpy+0x6>
    a2ac:	08 95       	ret

0000a2ae <memset>:
    a2ae:	dc 01       	movw	r26, r24
    a2b0:	01 c0       	rjmp	.+2      	; 0xa2b4 <memset+0x6>
    a2b2:	6d 93       	st	X+, r22
    a2b4:	41 50       	subi	r20, 0x01	; 1
    a2b6:	50 40       	sbci	r21, 0x00	; 0
    a2b8:	e0 f7       	brcc	.-8      	; 0xa2b2 <memset+0x4>
    a2ba:	08 95       	ret

0000a2bc <__divmodsi4>:
    a2bc:	05 2e       	mov	r0, r21
    a2be:	97 fb       	bst	r25, 7
    a2c0:	1e f4       	brtc	.+6      	; 0xa2c8 <__divmodsi4+0xc>
    a2c2:	00 94       	com	r0
    a2c4:	0e 94 75 51 	call	0xa2ea	; 0xa2ea <__negsi2>
    a2c8:	57 fd       	sbrc	r21, 7
    a2ca:	07 d0       	rcall	.+14     	; 0xa2da <__divmodsi4_neg2>
    a2cc:	0e 94 bc 50 	call	0xa178	; 0xa178 <__udivmodsi4>
    a2d0:	07 fc       	sbrc	r0, 7
    a2d2:	03 d0       	rcall	.+6      	; 0xa2da <__divmodsi4_neg2>
    a2d4:	4e f4       	brtc	.+18     	; 0xa2e8 <__divmodsi4_exit>
    a2d6:	0c 94 75 51 	jmp	0xa2ea	; 0xa2ea <__negsi2>

0000a2da <__divmodsi4_neg2>:
    a2da:	50 95       	com	r21
    a2dc:	40 95       	com	r20
    a2de:	30 95       	com	r19
    a2e0:	21 95       	neg	r18
    a2e2:	3f 4f       	sbci	r19, 0xFF	; 255
    a2e4:	4f 4f       	sbci	r20, 0xFF	; 255
    a2e6:	5f 4f       	sbci	r21, 0xFF	; 255

0000a2e8 <__divmodsi4_exit>:
    a2e8:	08 95       	ret

0000a2ea <__negsi2>:
    a2ea:	90 95       	com	r25
    a2ec:	80 95       	com	r24
    a2ee:	70 95       	com	r23
    a2f0:	61 95       	neg	r22
    a2f2:	7f 4f       	sbci	r23, 0xFF	; 255
    a2f4:	8f 4f       	sbci	r24, 0xFF	; 255
    a2f6:	9f 4f       	sbci	r25, 0xFF	; 255
    a2f8:	08 95       	ret

0000a2fa <__muluhisi3>:
    a2fa:	0e 94 90 51 	call	0xa320	; 0xa320 <__umulhisi3>
    a2fe:	a5 9f       	mul	r26, r21
    a300:	90 0d       	add	r25, r0
    a302:	b4 9f       	mul	r27, r20
    a304:	90 0d       	add	r25, r0
    a306:	a4 9f       	mul	r26, r20
    a308:	80 0d       	add	r24, r0
    a30a:	91 1d       	adc	r25, r1
    a30c:	11 24       	eor	r1, r1
    a30e:	08 95       	ret

0000a310 <__mulshisi3>:
    a310:	b7 ff       	sbrs	r27, 7
    a312:	0c 94 7d 51 	jmp	0xa2fa	; 0xa2fa <__muluhisi3>

0000a316 <__mulohisi3>:
    a316:	0e 94 7d 51 	call	0xa2fa	; 0xa2fa <__muluhisi3>
    a31a:	82 1b       	sub	r24, r18
    a31c:	93 0b       	sbc	r25, r19
    a31e:	08 95       	ret

0000a320 <__umulhisi3>:
    a320:	a2 9f       	mul	r26, r18
    a322:	b0 01       	movw	r22, r0
    a324:	b3 9f       	mul	r27, r19
    a326:	c0 01       	movw	r24, r0
    a328:	a3 9f       	mul	r26, r19
    a32a:	70 0d       	add	r23, r0
    a32c:	81 1d       	adc	r24, r1
    a32e:	11 24       	eor	r1, r1
    a330:	91 1d       	adc	r25, r1
    a332:	b2 9f       	mul	r27, r18
    a334:	70 0d       	add	r23, r0
    a336:	81 1d       	adc	r24, r1
    a338:	11 24       	eor	r1, r1
    a33a:	91 1d       	adc	r25, r1
    a33c:	08 95       	ret

0000a33e <_exit>:
    a33e:	f8 94       	cli

0000a340 <__stop_program>:
    a340:	ff cf       	rjmp	.-2      	; 0xa340 <__stop_program>
