# ğŸ”¢ Count10 â€“ Decade Counter (0â€¯â†’â€¯9)

## ğŸ“˜ Problem Statement
Design a **decade counter** that cycles through values **0 toâ€¯9** (inclusive) and then wraps back to 0.  
- **Clockâ€‘synchronous** operation  
- **Synchronous, activeâ€‘high reset** sets the count back to 0 on the next rising clock edge  

Reference diagram:  
![Decade Counter](https://i-blog.csdnimg.cn/blog_migrate/bdf98fb01f923dcb39b5efc29702ca87.png)

---

## ğŸ”§ Interface

| Signal | Direction | Width | Description                              |
|--------|-----------|-------|------------------------------------------|
| `clk`  | Input     | 1     | Clock (positiveâ€‘edge triggered)          |
| `reset`| Input     | 1     | Synchronous activeâ€‘high reset            |
| `q`    | Output    | 4     | 4â€‘bit binary count (0â€¯â†’â€¯9)               |

---

## ğŸ’¡ Design Notes
- Implement as a 4â€‘bit synchronous counter with comparison logic.  
- Ensure reset has **priority** over the normal counting logic.  
- Suitable for timeâ€‘base generation, decimal digit display drivers, etc.

---

## ğŸ§© Concepts Reinforced
- Synchronous reset vs. asynchronous reset  
- Modular counter design with state wrapping  
- Binaryâ€‘coded decimal (BCD) counting sequences

---

## ğŸ‘¨â€ğŸ’» MaintainedÂ By
**NaveenÂ KumarÂ B**
