xload _0_0std_0_0cells_0_0TIEHIX1
box 0 0 30 50
label prboundary
box 19 9 20 11
paint ndiffusion
box 20 10 20 10
label "x" right ndiffusion
box 17 9 19 11
paint ndiffusion
box 18 10 18 10
label "x" right ndiffusion
box 14 9 17 11
paint ndiffusion
box 15 10 15 10
label "x" right ndiffusion
box 14 11 20 12
paint ndiffusion
box 15 12 15 12
label "x" right ndiffusion
box 19 29 20 31
paint pdiffusion
box 20 30 20 30
label "Y" right pdiffusion
box 16 31 20 32
paint pdiffusion
box 17 32 17 32
label "Y" right pdiffusion
box 19 3 20 5
paint polysilicon
box 20 4 20 4
label "x" right polysilicon
box 16 8 20 9
paint ndiffusion
box 17 9 17 9
label "x" right ndiffusion
box 12 9 14 12
paint ntransistor
box 13 10 13 10
label "x" right ntransistor
box 17 29 19 31
paint pdiffusion
box 18 30 18 30
label "Y" right pdiffusion
box 17 3 19 5
paint polysilicon
box 18 4 18 4
label "x" right polysilicon
box 9 9 12 11
paint ndiffusion
box 10 10 10 10
label "GND" right ndiffusion
box 14 28 20 29
paint pdiffusion
box 15 29 15 29
label "Y" right pdiffusion
box 14 29 17 31
paint pdiffusion
box 15 30 15 30
label "Y" right pdiffusion
box 9 29 12 31
paint pdiffusion
box 10 30 10 30
label "Vdd" right pdiffusion
box 12 31 14 34
paint polysilicon
box 13 32 13 32
label "x" right polysilicon
box 12 2 20 3
paint polysilicon
box 13 3 13 3
label "x" right polysilicon
box 12 3 17 5
paint polysilicon
box 13 4 13 4
label "x" right polysilicon
box 12 5 20 6
paint polysilicon
box 13 6 13 6
label "x" right polysilicon
box 12 6 14 9
paint polysilicon
box 13 7 13 7
label "x" right polysilicon
box 7 9 9 11
paint ndiffusion
box 8 10 8 10
label "GND" right ndiffusion
box 12 12 14 28
paint polysilicon
box 13 13 13 13
label "x" right polysilicon
box 12 28 14 31
paint ptransistor
box 13 29 13 29
label "x" right ptransistor
box 7 29 9 31
paint pdiffusion
box 8 30 8 30
label "Vdd" right pdiffusion
box 6 8 10 9
paint ndiffusion
box 7 9 7 9
label "GND" right ndiffusion
box 6 9 7 11
paint ndiffusion
box 7 10 7 10
label "GND" right ndiffusion
box 6 11 12 12
paint ndiffusion
box 7 12 7 12
label "GND" right ndiffusion
box 6 28 12 29
paint pdiffusion
box 7 29 7 29
label "Vdd" right pdiffusion
box 6 29 7 31
paint pdiffusion
box 7 30 7 30
label "Vdd" right pdiffusion
box 6 31 10 32
paint pdiffusion
box 7 32 7 32
label "Vdd" right pdiffusion
box 17 9 19 11
paint ndcontact
box 18 10 18 10
label "x" right ndcontact
box 17 29 19 31
paint pdcontact
box 18 30 18 30
label "Y" right pdcontact
box 17 3 19 5
paint polycontact
box 18 4 18 4
label "x" right polycontact
box 7 9 9 11
paint ndcontact
box 8 10 8 10
label "GND" right ndcontact
box 7 29 9 31
paint pdcontact
box 8 30 8 30
label "Vdd" right pdcontact
box 19 9 20 11
paint m1
box 20 10 20 10
label "x" right m1
box 19 29 27 31
paint m1
box 20 30 20 30
label "Y" right m1
port class output
port make
box 17 9 19 11
paint m1
box 18 10 18 10
label "x" right m1
box 17 29 19 31
paint m1
box 18 30 18 30
label "Y" right m1
port class output
port make
box 19 3 20 5
paint m1
box 20 4 20 4
label "x" right m1
box 16 9 17 11
paint m1
box 17 10 17 10
label "x" right m1
box 16 29 17 31
paint m1
box 17 30 17 30
label "Y" right m1
port class output
port make
box 24 31 27 40
paint m1
box 25 32 25 32
label "Y" right m1
port class output
port make
box 17 3 19 5
paint m1
box 18 4 18 4
label "x" right m1
box 16 2 20 3
paint m1
box 17 3 17 3
label "x" right m1
box 16 3 17 5
paint m1
box 17 4 17 4
label "x" right m1
box 16 5 20 9
paint m1
box 17 6 17 6
label "x" right m1
box 9 9 10 11
paint m1
box 10 10 10 10
label "GND" right m1
box 16 11 20 12
paint m1
box 17 12 17 12
label "x" right m1
box 16 28 27 29
paint m1
box 17 29 17 29
label "Y" right m1
port class output
port make
box 9 29 10 31
paint m1
box 10 30 10 30
label "Vdd" right m1
box 16 31 20 32
paint m1
box 17 32 17 32
label "Y" right m1
port class output
port make
box 7 9 9 11
paint m1
box 8 10 8 10
label "GND" right m1
box 7 29 9 31
paint m1
box 8 30 8 30
label "Vdd" right m1
box 6 8 10 9
paint m1
box 7 9 7 9
label "GND" right m1
box 6 9 7 11
paint m1
box 7 10 7 10
label "GND" right m1
box 6 11 10 12
paint m1
box 7 12 7 12
label "GND" right m1
box 6 12 9 13
paint m1
box 7 13 7 13
label "GND" right m1
box 6 28 10 29
paint m1
box 7 29 7 29
label "Vdd" right m1
box 6 29 7 31
paint m1
box 7 30 7 30
label "Vdd" right m1
box 6 31 10 32
paint m1
box 7 32 7 32
label "Vdd" right m1
box 6 32 9 40
paint m1
box 7 33 7 33
label "Vdd" right m1
proc lcell { x } { load "_0_0cell_0_0g${x}x0" }
