<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Fri Jan 27 12:40:26 2023" VIVADOVERSION="2019.1">

  <SYSTEMINFO ARCH="kintex7" DEVICE="7k325t" NAME="design_1" PACKAGE="ffg676" SPEEDGRADE="-2"/>

  <EXTERNALPORTS>
    <PORT DIR="O" NAME="AXI_RX_CLK_OUT" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_c2c_selio_tx_clk_out">
      <CONNECTIONS>
        <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C" PORT="axi_c2c_selio_tx_clk_out"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="16" NAME="AXI_RX_DATA_OUT" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_c2c_selio_tx_data_out">
      <CONNECTIONS>
        <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C" PORT="axi_c2c_selio_tx_data_out"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="AXI_TX_CLK_IN" SIGIS="undef" SIGNAME="External_Ports_AXI_TX_CLK_IN">
      <CONNECTIONS>
        <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C" PORT="axi_c2c_selio_rx_clk_in"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="16" NAME="AXI_TX_DATA_IN" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_AXI_TX_DATA_IN">
      <CONNECTIONS>
        <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C" PORT="axi_c2c_selio_rx_data_in"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="FPGA_REF_40MHZ" SIGIS="undef" SIGNAME="External_Ports_FPGA_REF_40MHZ">
      <CONNECTIONS>
        <CONNECTION INSTANCE="CLK_AXI_ibuf_0" PORT="in_ref"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="ad9361_EN_1" RIGHT="0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_1_axi_ad9361_1_enable">
      <CONNECTIONS>
        <CONNECTION INSTANCE="AD9361_CTRL_AD9361_1_axi_ad9361_1" PORT="enable"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="ad9361_EN_2" RIGHT="0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_2_axi_ad9361_2_enable">
      <CONNECTIONS>
        <CONNECTION INSTANCE="AD9361_CTRL_AD9361_2_axi_ad9361_2" PORT="enable"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ad9361_EN_3" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_3_axi_ad9361_3_enable">
      <CONNECTIONS>
        <CONNECTION INSTANCE="AD9361_CTRL_AD9361_3_axi_ad9361_3" PORT="enable"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="ad9361_TXNRX_1" RIGHT="0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_1_axi_ad9361_1_txnrx">
      <CONNECTIONS>
        <CONNECTION INSTANCE="AD9361_CTRL_AD9361_1_axi_ad9361_1" PORT="txnrx"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="ad9361_TXNRX_2" RIGHT="0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_2_axi_ad9361_2_txnrx">
      <CONNECTIONS>
        <CONNECTION INSTANCE="AD9361_CTRL_AD9361_2_axi_ad9361_2" PORT="txnrx"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ad9361_TXNRX_3" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_3_axi_ad9361_3_txnrx">
      <CONNECTIONS>
        <CONNECTION INSTANCE="AD9361_CTRL_AD9361_3_axi_ad9361_3" PORT="txnrx"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ad9364_EN" SIGIS="undef" SIGNAME="AD9364_axi_ad9364_enable">
      <CONNECTIONS>
        <CONNECTION INSTANCE="AD9364_axi_ad9364" PORT="enable"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ad9364_TXNRX" SIGIS="undef" SIGNAME="AD9364_axi_ad9364_txnrx">
      <CONNECTIONS>
        <CONNECTION INSTANCE="AD9364_axi_ad9364" PORT="txnrx"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="ad9361_RESET_1" RIGHT="0" SIGIS="undef" SIGNAME="Control_from_SOM_0_ad9361_1_reset">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Control_from_SOM_0" PORT="ad9361_1_reset"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="ad9361_RESET_2" RIGHT="0" SIGIS="undef" SIGNAME="Control_from_SOM_0_ad9361_2_reset">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Control_from_SOM_0" PORT="ad9361_2_reset"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="ad9361_RESET_3" RIGHT="0" SIGIS="undef" SIGNAME="Control_from_SOM_0_ad9361_3_reset">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Control_from_SOM_0" PORT="ad9361_3_reset"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="ad9364_RESET" RIGHT="0" SIGIS="undef" SIGNAME="Control_from_SOM_0_ad9364_reset">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Control_from_SOM_0" PORT="ad9364_reset"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="ad9361_SPI_CS_3" RIGHT="0" SIGIS="undef" SIGNAME="SPI_MOD_cs_2_Dout">
      <CONNECTIONS>
        <CONNECTION INSTANCE="SPI_MOD_cs_2" PORT="Dout"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ad9361_SPI_CLK_3" SIGIS="undef" SIGNAME="SPI_MOD_axi_spi_sck_o">
      <CONNECTIONS>
        <CONNECTION INSTANCE="SPI_MOD_axi_spi" PORT="sck_o"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ad9361_SPI_DI_3" SIGIS="undef" SIGNAME="SPI_MOD_axi_spi_io0_o">
      <CONNECTIONS>
        <CONNECTION INSTANCE="SPI_MOD_axi_spi" PORT="io0_o"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ad9361_SPI_CLK_1" SIGIS="undef" SIGNAME="SPI_MOD_axi_spi_sck_o">
      <CONNECTIONS>
        <CONNECTION INSTANCE="SPI_MOD_axi_spi" PORT="sck_o"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="ad9361_SPI_CS_1" RIGHT="0" SIGIS="undef" SIGNAME="SPI_MOD_cs_0_Dout">
      <CONNECTIONS>
        <CONNECTION INSTANCE="SPI_MOD_cs_0" PORT="Dout"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ad9361_SPI_DI_1" SIGIS="undef" SIGNAME="SPI_MOD_axi_spi_io0_o">
      <CONNECTIONS>
        <CONNECTION INSTANCE="SPI_MOD_axi_spi" PORT="io0_o"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ad9361_SPI_CLK_2" SIGIS="undef" SIGNAME="SPI_MOD_axi_spi_sck_o">
      <CONNECTIONS>
        <CONNECTION INSTANCE="SPI_MOD_axi_spi" PORT="sck_o"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="ad9361_SPI_CS_2" RIGHT="0" SIGIS="undef" SIGNAME="SPI_MOD_cs_1_Dout">
      <CONNECTIONS>
        <CONNECTION INSTANCE="SPI_MOD_cs_1" PORT="Dout"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ad9361_SPI_DI_2" SIGIS="undef" SIGNAME="SPI_MOD_axi_spi_io0_o">
      <CONNECTIONS>
        <CONNECTION INSTANCE="SPI_MOD_axi_spi" PORT="io0_o"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ad9364_SPI_CLK" SIGIS="undef" SIGNAME="SPI_MOD_axi_spi_sck_o">
      <CONNECTIONS>
        <CONNECTION INSTANCE="SPI_MOD_axi_spi" PORT="sck_o"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="ad9364_SPI_CS" RIGHT="0" SIGIS="undef" SIGNAME="SPI_MOD_cs_3_Dout">
      <CONNECTIONS>
        <CONNECTION INSTANCE="SPI_MOD_cs_3" PORT="Dout"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ad9364_SPI_DI" SIGIS="undef" SIGNAME="SPI_MOD_axi_spi_io0_o">
      <CONNECTIONS>
        <CONNECTION INSTANCE="SPI_MOD_axi_spi" PORT="io0_o"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ad9361_DCLK_1_P" SIGIS="undef" SIGNAME="External_Ports_ad9361_DCLK_1_P">
      <CONNECTIONS>
        <CONNECTION INSTANCE="AD9361_CTRL_AD9361_1_axi_ad9361_1" PORT="rx_clk_in_p"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ad9361_DCLK_1_N" SIGIS="undef" SIGNAME="External_Ports_ad9361_DCLK_1_N">
      <CONNECTIONS>
        <CONNECTION INSTANCE="AD9361_CTRL_AD9361_1_axi_ad9361_1" PORT="rx_clk_in_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ad9361_DCLK_2_N" SIGIS="undef" SIGNAME="External_Ports_ad9361_DCLK_2_N">
      <CONNECTIONS>
        <CONNECTION INSTANCE="AD9361_CTRL_AD9361_2_axi_ad9361_2" PORT="rx_clk_in_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ad9361_DCLK_2_P" SIGIS="undef" SIGNAME="External_Ports_ad9361_DCLK_2_P">
      <CONNECTIONS>
        <CONNECTION INSTANCE="AD9361_CTRL_AD9361_2_axi_ad9361_2" PORT="rx_clk_in_p"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ad9361_DCLK_3_N" SIGIS="undef" SIGNAME="External_Ports_ad9361_DCLK_3_N">
      <CONNECTIONS>
        <CONNECTION INSTANCE="AD9361_CTRL_AD9361_3_axi_ad9361_3" PORT="rx_clk_in_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ad9364_DCLK_P" SIGIS="undef" SIGNAME="External_Ports_ad9364_DCLK_P">
      <CONNECTIONS>
        <CONNECTION INSTANCE="AD9364_axi_ad9364" PORT="rx_clk_in_p"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ad9364_DCLK_N" SIGIS="undef" SIGNAME="External_Ports_ad9364_DCLK_N">
      <CONNECTIONS>
        <CONNECTION INSTANCE="AD9364_axi_ad9364" PORT="rx_clk_in_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ad9361_RX_FRAME1_P" SIGIS="undef" SIGNAME="External_Ports_ad9361_RX_FRAME1_P">
      <CONNECTIONS>
        <CONNECTION INSTANCE="AD9361_CTRL_AD9361_1_axi_ad9361_1" PORT="rx_frame_in_p"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ad9361_RX_FRAME1_N" SIGIS="undef" SIGNAME="External_Ports_ad9361_RX_FRAME1_N">
      <CONNECTIONS>
        <CONNECTION INSTANCE="AD9361_CTRL_AD9361_1_axi_ad9361_1" PORT="rx_frame_in_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ad9361_RX_FRAME2_P" SIGIS="undef" SIGNAME="External_Ports_ad9361_RX_FRAME2_P">
      <CONNECTIONS>
        <CONNECTION INSTANCE="AD9361_CTRL_AD9361_2_axi_ad9361_2" PORT="rx_frame_in_p"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ad9361_RX_FRAME2_N" SIGIS="undef" SIGNAME="External_Ports_ad9361_RX_FRAME2_N">
      <CONNECTIONS>
        <CONNECTION INSTANCE="AD9361_CTRL_AD9361_2_axi_ad9361_2" PORT="rx_frame_in_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ad9361_RX_FRAME3_P" SIGIS="undef" SIGNAME="External_Ports_ad9361_RX_FRAME3_P">
      <CONNECTIONS>
        <CONNECTION INSTANCE="AD9361_CTRL_AD9361_3_axi_ad9361_3" PORT="rx_frame_in_p"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ad9364_RX_FRAME_P" SIGIS="undef" SIGNAME="External_Ports_ad9364_RX_FRAME_P">
      <CONNECTIONS>
        <CONNECTION INSTANCE="AD9364_axi_ad9364" PORT="rx_frame_in_p"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ad9361_RX_FRAME3_N" SIGIS="undef" SIGNAME="External_Ports_ad9361_RX_FRAME3_N">
      <CONNECTIONS>
        <CONNECTION INSTANCE="AD9361_CTRL_AD9361_3_axi_ad9361_3" PORT="rx_frame_in_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ad9364_RX_FRAME_N" SIGIS="undef" SIGNAME="External_Ports_ad9364_RX_FRAME_N">
      <CONNECTIONS>
        <CONNECTION INSTANCE="AD9364_axi_ad9364" PORT="rx_frame_in_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="5" NAME="ad9361_1_P1_P" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_ad9361_1_P1_P">
      <CONNECTIONS>
        <CONNECTION INSTANCE="AD9361_CTRL_AD9361_1_axi_ad9361_1" PORT="rx_data_in_p"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="5" NAME="ad9361_1_P1_N" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_ad9361_1_P1_N">
      <CONNECTIONS>
        <CONNECTION INSTANCE="AD9361_CTRL_AD9361_1_axi_ad9361_1" PORT="rx_data_in_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="5" NAME="ad9361_2_P1_N" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_ad9361_2_P1_N">
      <CONNECTIONS>
        <CONNECTION INSTANCE="AD9361_CTRL_AD9361_2_axi_ad9361_2" PORT="rx_data_in_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="5" NAME="ad9361_2_P1_P" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_ad9361_2_P1_P">
      <CONNECTIONS>
        <CONNECTION INSTANCE="AD9361_CTRL_AD9361_2_axi_ad9361_2" PORT="rx_data_in_p"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="5" NAME="ad9361_3_P1_N" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_ad9361_3_P1_N">
      <CONNECTIONS>
        <CONNECTION INSTANCE="AD9361_CTRL_AD9361_3_axi_ad9361_3" PORT="rx_data_in_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="5" NAME="ad9361_3_P1_P" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_ad9361_3_P1_P">
      <CONNECTIONS>
        <CONNECTION INSTANCE="AD9361_CTRL_AD9361_3_axi_ad9361_3" PORT="rx_data_in_p"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="5" NAME="ad9364_P1_N" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_ad9364_P1_N">
      <CONNECTIONS>
        <CONNECTION INSTANCE="AD9364_axi_ad9364" PORT="rx_data_in_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="5" NAME="ad9364_P1_P" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_ad9364_P1_P">
      <CONNECTIONS>
        <CONNECTION INSTANCE="AD9364_axi_ad9364" PORT="rx_data_in_p"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ad9361_DCLK_3_P" SIGIS="undef" SIGNAME="External_Ports_ad9361_DCLK_3_P">
      <CONNECTIONS>
        <CONNECTION INSTANCE="AD9361_CTRL_AD9361_3_axi_ad9361_3" PORT="rx_clk_in_p"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ad9364_SPI_DO" SIGIS="undef" SIGNAME="External_Ports_ad9364_SPI_DO">
      <CONNECTIONS>
        <CONNECTION INSTANCE="SPI_MOD_SPI_MUX" PORT="miso_in_3"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ad9361_SPI_DO_3" SIGIS="undef" SIGNAME="External_Ports_ad9361_SPI_DO_3">
      <CONNECTIONS>
        <CONNECTION INSTANCE="SPI_MOD_SPI_MUX" PORT="miso_in_2"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ad9361_SPI_DO_1" SIGIS="undef" SIGNAME="External_Ports_ad9361_SPI_DO_1">
      <CONNECTIONS>
        <CONNECTION INSTANCE="SPI_MOD_SPI_MUX" PORT="miso_in_0"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ad9361_SPI_DO_2" SIGIS="undef" SIGNAME="External_Ports_ad9361_SPI_DO_2">
      <CONNECTIONS>
        <CONNECTION INSTANCE="SPI_MOD_SPI_MUX" PORT="miso_in_1"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ad9361_FB_CLK_1_P" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_1_axi_ad9361_1_tx_clk_out_p">
      <CONNECTIONS>
        <CONNECTION INSTANCE="AD9361_CTRL_AD9361_1_axi_ad9361_1" PORT="tx_clk_out_p"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ad9361_FB_CLK_1_N" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_1_axi_ad9361_1_tx_clk_out_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="AD9361_CTRL_AD9361_1_axi_ad9361_1" PORT="tx_clk_out_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ad9361_TX_FRAME1_N" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_1_axi_ad9361_1_tx_frame_out_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="AD9361_CTRL_AD9361_1_axi_ad9361_1" PORT="tx_frame_out_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ad9361_TX_FRAME1_P" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_1_axi_ad9361_1_tx_frame_out_p">
      <CONNECTIONS>
        <CONNECTION INSTANCE="AD9361_CTRL_AD9361_1_axi_ad9361_1" PORT="tx_frame_out_p"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ad9361_FB_CLK_2_N" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_2_axi_ad9361_2_tx_clk_out_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="AD9361_CTRL_AD9361_2_axi_ad9361_2" PORT="tx_clk_out_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ad9361_FB_CLK_2_P" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_2_axi_ad9361_2_tx_clk_out_p">
      <CONNECTIONS>
        <CONNECTION INSTANCE="AD9361_CTRL_AD9361_2_axi_ad9361_2" PORT="tx_clk_out_p"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ad9361_FB_CLK_3_N" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_3_axi_ad9361_3_tx_clk_out_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="AD9361_CTRL_AD9361_3_axi_ad9361_3" PORT="tx_clk_out_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ad9361_FB_CLK_3_P" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_3_axi_ad9361_3_tx_clk_out_p">
      <CONNECTIONS>
        <CONNECTION INSTANCE="AD9361_CTRL_AD9361_3_axi_ad9361_3" PORT="tx_clk_out_p"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ad9364_FB_CLK_N" SIGIS="undef" SIGNAME="AD9364_axi_ad9364_tx_clk_out_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="AD9364_axi_ad9364" PORT="tx_clk_out_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ad9364_FB_CLK_P" SIGIS="undef" SIGNAME="AD9364_axi_ad9364_tx_clk_out_p">
      <CONNECTIONS>
        <CONNECTION INSTANCE="AD9364_axi_ad9364" PORT="tx_clk_out_p"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ad9361_TX_FRAME2_N" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_2_axi_ad9361_2_tx_frame_out_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="AD9361_CTRL_AD9361_2_axi_ad9361_2" PORT="tx_frame_out_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ad9361_TX_FRAME2_P" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_2_axi_ad9361_2_tx_frame_out_p">
      <CONNECTIONS>
        <CONNECTION INSTANCE="AD9361_CTRL_AD9361_2_axi_ad9361_2" PORT="tx_frame_out_p"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ad9361_TX_FRAME3_N" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_3_axi_ad9361_3_tx_frame_out_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="AD9361_CTRL_AD9361_3_axi_ad9361_3" PORT="tx_frame_out_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ad9364_TX_FRAME_N" SIGIS="undef" SIGNAME="AD9364_axi_ad9364_tx_frame_out_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="AD9364_axi_ad9364" PORT="tx_frame_out_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ad9361_TX_FRAME3_P" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_3_axi_ad9361_3_tx_frame_out_p">
      <CONNECTIONS>
        <CONNECTION INSTANCE="AD9361_CTRL_AD9361_3_axi_ad9361_3" PORT="tx_frame_out_p"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ad9364_TX_FRAME_P" SIGIS="undef" SIGNAME="AD9364_axi_ad9364_tx_frame_out_p">
      <CONNECTIONS>
        <CONNECTION INSTANCE="AD9364_axi_ad9364" PORT="tx_frame_out_p"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="5" NAME="ad9361_1_P0_N" RIGHT="0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_1_axi_ad9361_1_tx_data_out_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="AD9361_CTRL_AD9361_1_axi_ad9361_1" PORT="tx_data_out_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="5" NAME="ad9361_1_P0_P" RIGHT="0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_1_axi_ad9361_1_tx_data_out_p">
      <CONNECTIONS>
        <CONNECTION INSTANCE="AD9361_CTRL_AD9361_1_axi_ad9361_1" PORT="tx_data_out_p"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="5" NAME="ad9361_2_P0_N" RIGHT="0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_2_axi_ad9361_2_tx_data_out_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="AD9361_CTRL_AD9361_2_axi_ad9361_2" PORT="tx_data_out_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="5" NAME="ad9361_2_P0_P" RIGHT="0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_2_axi_ad9361_2_tx_data_out_p">
      <CONNECTIONS>
        <CONNECTION INSTANCE="AD9361_CTRL_AD9361_2_axi_ad9361_2" PORT="tx_data_out_p"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="5" NAME="ad9361_3_P0_N" RIGHT="0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_3_axi_ad9361_3_tx_data_out_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="AD9361_CTRL_AD9361_3_axi_ad9361_3" PORT="tx_data_out_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="5" NAME="ad9361_3_P0_P" RIGHT="0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_3_axi_ad9361_3_tx_data_out_p">
      <CONNECTIONS>
        <CONNECTION INSTANCE="AD9361_CTRL_AD9361_3_axi_ad9361_3" PORT="tx_data_out_p"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="5" NAME="ad9364_P0_N" RIGHT="0" SIGIS="undef" SIGNAME="AD9364_axi_ad9364_tx_data_out_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="AD9364_axi_ad9364" PORT="tx_data_out_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="5" NAME="ad9364_P0_P" RIGHT="0" SIGIS="undef" SIGNAME="AD9364_axi_ad9364_tx_data_out_p">
      <CONNECTIONS>
        <CONNECTION INSTANCE="AD9364_axi_ad9364" PORT="tx_data_out_p"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="ad9361_EN_AGC_2" RIGHT="0" SIGIS="undef" SIGNAME="Control_from_SOM_0_ad9361_2_en_agc">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Control_from_SOM_0" PORT="ad9361_2_en_agc"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="ad9361_EN_AGC_3" RIGHT="0" SIGIS="undef" SIGNAME="Control_from_SOM_0_ad9361_3_en_agc">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Control_from_SOM_0" PORT="ad9361_3_en_agc"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="ad9361_EN_AGC_1" RIGHT="0" SIGIS="undef" SIGNAME="Control_from_SOM_0_ad9361_1_en_agc">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Control_from_SOM_0" PORT="ad9361_1_en_agc"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="ad9364_EN_AGC" RIGHT="0" SIGIS="undef" SIGNAME="Control_from_SOM_0_ad9364_en_agc">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Control_from_SOM_0" PORT="ad9364_en_agc"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="PIN_1" SIGIS="undef" SIGNAME="IP_sync_0_sync_str_frame">
      <CONNECTIONS>
        <CONNECTION INSTANCE="IP_sync_0" PORT="sync_str_frame"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="PIN_2" SIGIS="undef" SIGNAME="IP_sync_0_sync_val_osop">
      <CONNECTIONS>
        <CONNECTION INSTANCE="IP_sync_0" PORT="sync_val_osop"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="LED3" RIGHT="0" SIGIS="undef" SIGNAME="IP_sync_0_sync_trh_hold">
      <CONNECTIONS>
        <CONNECTION INSTANCE="IP_sync_0" PORT="sync_trh_hold"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="LED2" RIGHT="0" SIGIS="undef" SIGNAME="IP_sync_0_sync_vrf_oval">
      <CONNECTIONS>
        <CONNECTION INSTANCE="IP_sync_0" PORT="sync_vrf_oval"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="LED1" RIGHT="0" SIGIS="undef" SIGNAME="IP_sync_0_LED_en">
      <CONNECTIONS>
        <CONNECTION INSTANCE="IP_sync_0" PORT="LED_en"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="fpga_28v_en_link1" SIGIS="undef" SIGNAME="Current_turning_off_0_fpga_en_28v_l1">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Current_turning_off_0" PORT="fpga_en_28v_l1"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="fpga_28v_en_link2" SIGIS="undef" SIGNAME="Current_turning_off_0_fpga_en_28v_l2">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Current_turning_off_0" PORT="fpga_en_28v_l2"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="fpga_28v_en_service1" SIGIS="undef" SIGNAME="Current_turning_off_0_fpga_en_28v_s1">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Current_turning_off_0" PORT="fpga_en_28v_s1"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="fpga_28v_en_service2" SIGIS="undef" SIGNAME="Current_turning_off_0_fpga_en_28v_s2">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Current_turning_off_0" PORT="fpga_en_28v_s2"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="fpga_28v_en_service3" SIGIS="undef" SIGNAME="Current_turning_off_0_fpga_en_28v_s3">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Current_turning_off_0" PORT="fpga_en_28v_s3"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="fpga_28v_en_service4" SIGIS="undef" SIGNAME="Current_turning_off_0_fpga_en_28v_s4">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Current_turning_off_0" PORT="fpga_en_28v_s4"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="fpga_5v_en_link" SIGIS="undef" SIGNAME="Current_turning_off_0_fpga_en_5v_s">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Current_turning_off_0" PORT="fpga_en_5v_s"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="spi_cs_n_0" SIGIS="undef" SIGNAME="Current_turning_off_0_spi_cs_n_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Current_turning_off_0" PORT="spi_cs_n_0"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="spi_sclk_0" SIGIS="undef" SIGNAME="Current_turning_off_0_spi_sclk_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Current_turning_off_0" PORT="spi_sclk_0"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="spi_mosi_0" SIGIS="undef" SIGNAME="Current_turning_off_0_spi_mosi_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Current_turning_off_0" PORT="spi_mosi_0"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="spi_cs_n_1" SIGIS="undef" SIGNAME="Current_turning_off_0_spi_cs_n_1">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Current_turning_off_0" PORT="spi_cs_n_1"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="spi_sclk_1" SIGIS="undef" SIGNAME="Current_turning_off_0_spi_sclk_1">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Current_turning_off_0" PORT="spi_sclk_1"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="spi_mosi_1" SIGIS="undef" SIGNAME="Current_turning_off_0_spi_mosi_1">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Current_turning_off_0" PORT="spi_mosi_1"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="som_28v_en_link1" SIGIS="undef" SIGNAME="External_Ports_som_28v_en_link1">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Current_turning_off_0" PORT="som_en_28v_l1"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="som_28v_en_link2" SIGIS="undef" SIGNAME="External_Ports_som_28v_en_link2">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Current_turning_off_0" PORT="som_en_28v_l2"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="som_28v_en_service1" SIGIS="undef" SIGNAME="External_Ports_som_28v_en_service1">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Current_turning_off_0" PORT="som_en_28v_s1"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="som_28v_en_service2" SIGIS="undef" SIGNAME="External_Ports_som_28v_en_service2">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Current_turning_off_0" PORT="som_en_28v_s2"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="som_28v_en_service3" SIGIS="undef" SIGNAME="External_Ports_som_28v_en_service3">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Current_turning_off_0" PORT="som_en_28v_s3"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="som_28v_en_service4" SIGIS="undef" SIGNAME="External_Ports_som_28v_en_service4">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Current_turning_off_0" PORT="som_en_28v_s4"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="som_5v_en_link" SIGIS="undef" SIGNAME="External_Ports_som_5v_en_link">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Current_turning_off_0" PORT="som_en_5v_s"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="spi_miso_0" SIGIS="undef" SIGNAME="External_Ports_spi_miso_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Current_turning_off_0" PORT="spi_miso_0"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="spi_miso_1" SIGIS="undef" SIGNAME="External_Ports_spi_miso_1">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Current_turning_off_0" PORT="spi_miso_1"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="PIN_0" SIGIS="undef" SIGNAME="IP_sync_0_sync_osop">
      <CONNECTIONS>
        <CONNECTION INSTANCE="IP_sync_0" PORT="sync_osop"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE COREREVISION="6" FULLNAME="/AD9361_CTRL/AD9361_1/LOGIC_1" HWVERSION="1.1" INSTANCE="AD9361_CTRL_AD9361_1_LOGIC_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="CONST_VAL" VALUE="0x1"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_LOGIC_1_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="0" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_1_LOGIC_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_1_dac_fifo_ad9361_1" PORT="din_valid_in_0"/>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_1_dac_fifo_ad9361_1" PORT="din_valid_in_1"/>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_1_dac_fifo_ad9361_1" PORT="din_valid_in_3"/>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_1_dac_fifo_ad9361_1" PORT="din_valid_in_2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/AD9361_CTRL/AD9361_1/RAshift16_4_up_0" HWVERSION="1.0" INSTANCE="AD9361_CTRL_AD9361_1_RAshift16_4_up_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="RAshift16_4_up" VLNV="xilinx.com:module_ref:RAshift16_4_up:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_RAshift16_4_up_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="15" NAME="input_bus" RIGHT="0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_1_adc_fifo_ad9361_1_dout_data_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_1_adc_fifo_ad9361_1" PORT="dout_data_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="output_bus" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/AD9361_CTRL/AD9361_1/RAshift16_4_up_1" HWVERSION="1.0" INSTANCE="AD9361_CTRL_AD9361_1_RAshift16_4_up_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="RAshift16_4_up" VLNV="xilinx.com:module_ref:RAshift16_4_up:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_RAshift16_4_up_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="15" NAME="input_bus" RIGHT="0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_1_adc_fifo_ad9361_1_dout_data_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_1_adc_fifo_ad9361_1" PORT="dout_data_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="output_bus" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/AD9361_CTRL/AD9361_1/RAshift16_4_up_2" HWVERSION="1.0" INSTANCE="AD9361_CTRL_AD9361_1_RAshift16_4_up_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="RAshift16_4_up" VLNV="xilinx.com:module_ref:RAshift16_4_up:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_RAshift16_4_up_2_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="15" NAME="input_bus" RIGHT="0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_1_adc_fifo_ad9361_1_dout_data_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_1_adc_fifo_ad9361_1" PORT="dout_data_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="output_bus" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/AD9361_CTRL/AD9361_1/RAshift16_4_up_3" HWVERSION="1.0" INSTANCE="AD9361_CTRL_AD9361_1_RAshift16_4_up_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="RAshift16_4_up" VLNV="xilinx.com:module_ref:RAshift16_4_up:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_RAshift16_4_up_3_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="15" NAME="input_bus" RIGHT="0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_1_adc_fifo_ad9361_1_dout_data_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_1_adc_fifo_ad9361_1" PORT="dout_data_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="output_bus" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="6" FULLNAME="/AD9361_CTRL/AD9361_1/TDD_SYNC1" HWVERSION="1.1" INSTANCE="AD9361_CTRL_AD9361_1_TDD_SYNC1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="CONST_VAL" VALUE="0x0"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_TDD_SYNC1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="0" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_1_TDD_SYNC1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_1_axi_ad9361_1" PORT="tdd_sync"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/AD9361_CTRL/AD9361_1/adc_fifo_ad9361_1" HWVERSION="1.0" INSTANCE="AD9361_CTRL_AD9361_1_adc_fifo_ad9361_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_wfifo" VLNV="analog.com:user:util_wfifo:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="NUM_OF_CHANNELS" VALUE="4"/>
        <PARAMETER NAME="DIN_DATA_WIDTH" VALUE="16"/>
        <PARAMETER NAME="DOUT_DATA_WIDTH" VALUE="16"/>
        <PARAMETER NAME="DIN_ADDRESS_WIDTH" VALUE="4"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_adc_fifo_ad9361_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="din_rst" SIGIS="rst" SIGNAME="AD9361_CTRL_AD9361_1_axi_ad9361_1_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_1_axi_ad9361_1" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="din_clk" SIGIS="clk" SIGNAME="AD9361_CTRL_AD9361_1_axi_ad9361_1_l_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_1_axi_ad9361_1" PORT="l_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="din_enable_0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_1_axi_ad9361_1_adc_enable_i0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_1_axi_ad9361_1" PORT="adc_enable_i0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="din_valid_0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_1_axi_ad9361_1_adc_valid_i0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_1_axi_ad9361_1" PORT="adc_valid_i0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="din_data_0" RIGHT="0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_1_axi_ad9361_1_adc_data_i0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_1_axi_ad9361_1" PORT="adc_data_i0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="din_enable_1" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_1_axi_ad9361_1_adc_enable_q0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_1_axi_ad9361_1" PORT="adc_enable_q0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="din_valid_1" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_1_axi_ad9361_1_adc_valid_q0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_1_axi_ad9361_1" PORT="adc_valid_q0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="din_data_1" RIGHT="0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_1_axi_ad9361_1_adc_data_q0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_1_axi_ad9361_1" PORT="adc_data_q0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="din_enable_2" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_1_axi_ad9361_1_adc_enable_i1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_1_axi_ad9361_1" PORT="adc_enable_i1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="din_valid_2" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_1_axi_ad9361_1_adc_valid_i1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_1_axi_ad9361_1" PORT="adc_valid_i1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="din_data_2" RIGHT="0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_1_axi_ad9361_1_adc_data_i1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_1_axi_ad9361_1" PORT="adc_data_i1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="din_enable_3" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_1_axi_ad9361_1_adc_enable_q1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_1_axi_ad9361_1" PORT="adc_enable_q1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="din_valid_3" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_1_axi_ad9361_1_adc_valid_q1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_1_axi_ad9361_1" PORT="adc_valid_q1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="din_data_3" RIGHT="0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_1_axi_ad9361_1_adc_data_q1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_1_axi_ad9361_1" PORT="adc_data_q1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="din_ovf" SIGIS="undef"/>
        <PORT DIR="I" NAME="dout_rstn" SIGIS="rst" SIGNAME="AD9361_CTRL_ad9361_clk_DATA_rst_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_ad9361_clk_DATA_rst" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="30720000" DIR="I" NAME="dout_clk" SIGIS="clk" SIGNAME="AD9361_CTRL_ad9361_clk_clk_DSP_sample_rate_30_72">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_ad9361_clk_clk_DSP" PORT="sample_rate_30_72"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dout_enable_0" SIGIS="undef"/>
        <PORT DIR="O" NAME="dout_valid_0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="dout_data_0" RIGHT="0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_1_adc_fifo_ad9361_1_dout_data_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_1_RAshift16_4_up_0" PORT="input_bus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dout_enable_1" SIGIS="undef"/>
        <PORT DIR="O" NAME="dout_valid_1" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="dout_data_1" RIGHT="0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_1_adc_fifo_ad9361_1_dout_data_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_1_RAshift16_4_up_1" PORT="input_bus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dout_enable_2" SIGIS="undef"/>
        <PORT DIR="O" NAME="dout_valid_2" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="dout_data_2" RIGHT="0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_1_adc_fifo_ad9361_1_dout_data_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_1_RAshift16_4_up_2" PORT="input_bus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dout_enable_3" SIGIS="undef"/>
        <PORT DIR="O" NAME="dout_valid_3" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="dout_data_3" RIGHT="0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_1_adc_fifo_ad9361_1_dout_data_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_1_RAshift16_4_up_3" PORT="input_bus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dout_ovf" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="6" FULLNAME="/AD9361_CTRL/AD9361_1/axi_ad9361_1" HWVERSION="1.0" INSTANCE="AD9361_CTRL_AD9361_1_axi_ad9361_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_ad9361" VLNV="analog.com:user:axi_ad9361:1.0">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="s_axi" NAME="axi_lite" RANGE="65536" USAGE=""/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="ID" VALUE="0"/>
        <PARAMETER NAME="MODE_1R1T" VALUE="0"/>
        <PARAMETER NAME="FPGA_TECHNOLOGY" VALUE="1"/>
        <PARAMETER NAME="FPGA_FAMILY" VALUE="3"/>
        <PARAMETER NAME="SPEED_GRADE" VALUE="10"/>
        <PARAMETER NAME="DEV_PACKAGE" VALUE="3"/>
        <PARAMETER NAME="TDD_DISABLE" VALUE="1"/>
        <PARAMETER NAME="PPS_RECEIVER_ENABLE" VALUE="0"/>
        <PARAMETER NAME="CMOS_OR_LVDS_N" VALUE="0"/>
        <PARAMETER NAME="ADC_INIT_DELAY" VALUE="0"/>
        <PARAMETER NAME="ADC_DATAPATH_DISABLE" VALUE="0"/>
        <PARAMETER NAME="ADC_USERPORTS_DISABLE" VALUE="0"/>
        <PARAMETER NAME="ADC_DATAFORMAT_DISABLE" VALUE="0"/>
        <PARAMETER NAME="ADC_DCFILTER_DISABLE" VALUE="1"/>
        <PARAMETER NAME="ADC_IQCORRECTION_DISABLE" VALUE="1"/>
        <PARAMETER NAME="DAC_INIT_DELAY" VALUE="0"/>
        <PARAMETER NAME="DAC_CLK_EDGE_SEL" VALUE="0"/>
        <PARAMETER NAME="DAC_IODELAY_ENABLE" VALUE="0"/>
        <PARAMETER NAME="DAC_DATAPATH_DISABLE" VALUE="0"/>
        <PARAMETER NAME="DAC_DDS_DISABLE" VALUE="1"/>
        <PARAMETER NAME="DAC_DDS_TYPE" VALUE="1"/>
        <PARAMETER NAME="DAC_DDS_CORDIC_DW" VALUE="14"/>
        <PARAMETER NAME="DAC_DDS_CORDIC_PHASE_DW" VALUE="13"/>
        <PARAMETER NAME="DAC_USERPORTS_DISABLE" VALUE="0"/>
        <PARAMETER NAME="DAC_IQCORRECTION_DISABLE" VALUE="1"/>
        <PARAMETER NAME="IO_DELAY_GROUP" VALUE="dev_0_if_delay_group"/>
        <PARAMETER NAME="MIMO_ENABLE" VALUE="0"/>
        <PARAMETER NAME="USE_SSI_CLK" VALUE="1"/>
        <PARAMETER NAME="DELAY_REFCLK_FREQUENCY" VALUE="200"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_axi_ad9361_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x83C70000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x83C7FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="rx_clk_in_p" SIGIS="undef" SIGNAME="External_Ports_ad9361_DCLK_1_P">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ad9361_DCLK_1_P"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rx_clk_in_n" SIGIS="undef" SIGNAME="External_Ports_ad9361_DCLK_1_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ad9361_DCLK_1_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rx_frame_in_p" SIGIS="undef" SIGNAME="External_Ports_ad9361_RX_FRAME1_P">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ad9361_RX_FRAME1_P"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rx_frame_in_n" SIGIS="undef" SIGNAME="External_Ports_ad9361_RX_FRAME1_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ad9361_RX_FRAME1_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="rx_data_in_p" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_ad9361_1_P1_P">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ad9361_1_P1_P"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="rx_data_in_n" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_ad9361_1_P1_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ad9361_1_P1_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="tx_clk_out_p" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_1_axi_ad9361_1_tx_clk_out_p">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ad9361_FB_CLK_1_P"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="tx_clk_out_n" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_1_axi_ad9361_1_tx_clk_out_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ad9361_FB_CLK_1_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="tx_frame_out_p" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_1_axi_ad9361_1_tx_frame_out_p">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ad9361_TX_FRAME1_P"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="tx_frame_out_n" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_1_axi_ad9361_1_tx_frame_out_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ad9361_TX_FRAME1_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="tx_data_out_p" RIGHT="0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_1_axi_ad9361_1_tx_data_out_p">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ad9361_1_P0_P"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="tx_data_out_n" RIGHT="0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_1_axi_ad9361_1_tx_data_out_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ad9361_1_P0_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="enable" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_1_axi_ad9361_1_enable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ad9361_EN_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="txnrx" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_1_axi_ad9361_1_txnrx">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ad9361_TXNRX_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dac_sync_in" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_1_axi_ad9361_1_dac_sync_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_1_axi_ad9361_1" PORT="dac_sync_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dac_sync_out" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_1_axi_ad9361_1_dac_sync_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_1_axi_ad9361_1" PORT="dac_sync_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="tdd_sync" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_1_TDD_SYNC1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_1_TDD_SYNC1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="tdd_sync_cntr" SIGIS="undef"/>
        <PORT DIR="I" NAME="gps_pps" SIGIS="undef"/>
        <PORT DIR="O" NAME="gps_pps_irq" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT"/>
        <PORT CLKFREQUENCY="200000000" DIR="I" NAME="delay_clk" SIGIS="clk" SIGNAME="CLK_AXI_CLK_COMMON_delay_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CLK_AXI_CLK_COMMON" PORT="delay_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="O" NAME="l_clk" SIGIS="clk" SIGNAME="AD9361_CTRL_AD9361_1_axi_ad9361_1_l_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_1_adc_fifo_ad9361_1" PORT="din_clk"/>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_1_dac_fifo_ad9361_1" PORT="dout_clk"/>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_1_axi_ad9361_1" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="AD9361_CTRL_AD9361_1_axi_ad9361_1_l_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_1_axi_ad9361_1" PORT="l_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="rst" SIGIS="rst" SIGNAME="AD9361_CTRL_AD9361_1_axi_ad9361_1_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_1_adc_fifo_ad9361_1" PORT="din_rst"/>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_1_dac_fifo_ad9361_1" PORT="dout_rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="adc_enable_i0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_1_axi_ad9361_1_adc_enable_i0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_1_adc_fifo_ad9361_1" PORT="din_enable_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="adc_valid_i0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_1_axi_ad9361_1_adc_valid_i0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_1_adc_fifo_ad9361_1" PORT="din_valid_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="adc_data_i0" RIGHT="0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_1_axi_ad9361_1_adc_data_i0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_1_adc_fifo_ad9361_1" PORT="din_data_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="adc_enable_q0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_1_axi_ad9361_1_adc_enable_q0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_1_adc_fifo_ad9361_1" PORT="din_enable_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="adc_valid_q0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_1_axi_ad9361_1_adc_valid_q0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_1_adc_fifo_ad9361_1" PORT="din_valid_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="adc_data_q0" RIGHT="0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_1_axi_ad9361_1_adc_data_q0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_1_adc_fifo_ad9361_1" PORT="din_data_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="adc_enable_i1" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_1_axi_ad9361_1_adc_enable_i1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_1_adc_fifo_ad9361_1" PORT="din_enable_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="adc_valid_i1" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_1_axi_ad9361_1_adc_valid_i1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_1_adc_fifo_ad9361_1" PORT="din_valid_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="adc_data_i1" RIGHT="0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_1_axi_ad9361_1_adc_data_i1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_1_adc_fifo_ad9361_1" PORT="din_data_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="adc_enable_q1" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_1_axi_ad9361_1_adc_enable_q1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_1_adc_fifo_ad9361_1" PORT="din_enable_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="adc_valid_q1" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_1_axi_ad9361_1_adc_valid_q1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_1_adc_fifo_ad9361_1" PORT="din_valid_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="adc_data_q1" RIGHT="0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_1_axi_ad9361_1_adc_data_q1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_1_adc_fifo_ad9361_1" PORT="din_data_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="adc_dovf" SIGIS="undef"/>
        <PORT DIR="O" NAME="adc_r1_mode" SIGIS="undef"/>
        <PORT DIR="O" NAME="dac_enable_i0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_1_axi_ad9361_1_dac_enable_i0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_1_dac_fifo_ad9361_1" PORT="dout_enable_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dac_valid_i0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_1_axi_ad9361_1_dac_valid_i0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_1_dac_fifo_ad9361_1" PORT="dout_valid_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="dac_data_i0" RIGHT="0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_1_dac_fifo_ad9361_1_dout_data_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_1_dac_fifo_ad9361_1" PORT="dout_data_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dac_enable_q0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_1_axi_ad9361_1_dac_enable_q0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_1_dac_fifo_ad9361_1" PORT="dout_enable_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dac_valid_q0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_1_axi_ad9361_1_dac_valid_q0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_1_dac_fifo_ad9361_1" PORT="dout_valid_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="dac_data_q0" RIGHT="0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_1_dac_fifo_ad9361_1_dout_data_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_1_dac_fifo_ad9361_1" PORT="dout_data_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dac_enable_i1" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_1_axi_ad9361_1_dac_enable_i1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_1_dac_fifo_ad9361_1" PORT="dout_enable_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dac_valid_i1" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_1_axi_ad9361_1_dac_valid_i1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_1_dac_fifo_ad9361_1" PORT="dout_valid_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="dac_data_i1" RIGHT="0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_1_dac_fifo_ad9361_1_dout_data_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_1_dac_fifo_ad9361_1" PORT="dout_data_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dac_enable_q1" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_1_axi_ad9361_1_dac_enable_q1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_1_dac_fifo_ad9361_1" PORT="dout_enable_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dac_valid_q1" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_1_axi_ad9361_1_dac_valid_q1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_1_dac_fifo_ad9361_1" PORT="dout_valid_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="dac_data_q1" RIGHT="0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_1_dac_fifo_ad9361_1_dout_data_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_1_dac_fifo_ad9361_1" PORT="dout_data_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dac_dunf" SIGIS="undef"/>
        <PORT DIR="O" NAME="dac_r1_mode" SIGIS="undef"/>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="CLK_AXI_CLK_COMMON_axi_periph_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CLK_AXI_CLK_COMMON" PORT="axi_periph_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="CLK_AXI_AXI_reset_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CLK_AXI_AXI_reset" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_1_axi_ad9361_1_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_1_axi_ad9361_1_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_1_axi_ad9361_1_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_1_axi_ad9361_1_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_1_axi_ad9361_1_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_1_axi_ad9361_1_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_1_axi_ad9361_1_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_1_axi_ad9361_1_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_1_axi_ad9361_1_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_1_axi_ad9361_1_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_1_axi_ad9361_1_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_1_axi_ad9361_1_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_1_axi_ad9361_1_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_1_axi_ad9361_1_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_1_axi_ad9361_1_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_1_axi_ad9361_1_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_1_axi_ad9361_1_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_1_axi_ad9361_1_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_1_axi_ad9361_1_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_enable" SIGIS="undef" SIGNAME="AD9361_CTRL_const_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_const_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_txnrx" SIGIS="undef" SIGNAME="AD9361_CTRL_const_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_const_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="up_dac_gpio_in" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="up_dac_gpio_out" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="up_adc_gpio_in" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="up_adc_gpio_out" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="AXI_Peripheral_AXI_C2C_axi_periph_M00_AXI" DATAWIDTH="32" NAME="s_axi" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="16"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_CLK_COMMON_0_axi_periph_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1" HWVERSION="1.0" INSTANCE="AD9361_CTRL_AD9361_1_dac_fifo_ad9361_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_rfifo" VLNV="analog.com:user:util_rfifo:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="NUM_OF_CHANNELS" VALUE="4"/>
        <PARAMETER NAME="DIN_DATA_WIDTH" VALUE="16"/>
        <PARAMETER NAME="DOUT_DATA_WIDTH" VALUE="16"/>
        <PARAMETER NAME="DIN_ADDRESS_WIDTH" VALUE="4"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_dac_fifo_ad9361_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="din_rstn" SIGIS="rst" SIGNAME="AD9361_CTRL_ad9361_clk_DATA_rst_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_ad9361_clk_DATA_rst" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="30720000" DIR="I" NAME="din_clk" SIGIS="clk" SIGNAME="AD9361_CTRL_ad9361_clk_clk_DSP_sample_rate_30_72">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_ad9361_clk_clk_DSP" PORT="sample_rate_30_72"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="din_enable_0" SIGIS="undef"/>
        <PORT DIR="O" NAME="din_valid_0" SIGIS="undef"/>
        <PORT DIR="I" NAME="din_valid_in_0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_1_LOGIC_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_1_LOGIC_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="din_data_0" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="din_enable_1" SIGIS="undef"/>
        <PORT DIR="O" NAME="din_valid_1" SIGIS="undef"/>
        <PORT DIR="I" NAME="din_valid_in_1" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_1_LOGIC_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_1_LOGIC_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="din_data_1" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="din_enable_2" SIGIS="undef"/>
        <PORT DIR="O" NAME="din_valid_2" SIGIS="undef"/>
        <PORT DIR="I" NAME="din_valid_in_2" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_1_LOGIC_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_1_LOGIC_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="din_data_2" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="din_enable_3" SIGIS="undef"/>
        <PORT DIR="O" NAME="din_valid_3" SIGIS="undef"/>
        <PORT DIR="I" NAME="din_valid_in_3" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_1_LOGIC_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_1_LOGIC_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="din_data_3" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="din_unf" SIGIS="undef"/>
        <PORT DIR="I" NAME="dout_rst" SIGIS="rst" SIGNAME="AD9361_CTRL_AD9361_1_axi_ad9361_1_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_1_axi_ad9361_1" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="dout_clk" SIGIS="clk" SIGNAME="AD9361_CTRL_AD9361_1_axi_ad9361_1_l_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_1_axi_ad9361_1" PORT="l_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dout_enable_0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_1_axi_ad9361_1_dac_enable_i0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_1_axi_ad9361_1" PORT="dac_enable_i0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dout_valid_0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_1_axi_ad9361_1_dac_valid_i0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_1_axi_ad9361_1" PORT="dac_valid_i0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dout_valid_out_0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="dout_data_0" RIGHT="0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_1_dac_fifo_ad9361_1_dout_data_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_1_axi_ad9361_1" PORT="dac_data_i0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dout_enable_1" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_1_axi_ad9361_1_dac_enable_q0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_1_axi_ad9361_1" PORT="dac_enable_q0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dout_valid_1" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_1_axi_ad9361_1_dac_valid_q0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_1_axi_ad9361_1" PORT="dac_valid_q0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dout_valid_out_1" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="dout_data_1" RIGHT="0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_1_dac_fifo_ad9361_1_dout_data_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_1_axi_ad9361_1" PORT="dac_data_q0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dout_enable_2" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_1_axi_ad9361_1_dac_enable_i1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_1_axi_ad9361_1" PORT="dac_enable_i1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dout_valid_2" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_1_axi_ad9361_1_dac_valid_i1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_1_axi_ad9361_1" PORT="dac_valid_i1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dout_valid_out_2" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="dout_data_2" RIGHT="0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_1_dac_fifo_ad9361_1_dout_data_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_1_axi_ad9361_1" PORT="dac_data_i1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dout_enable_3" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_1_axi_ad9361_1_dac_enable_q1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_1_axi_ad9361_1" PORT="dac_enable_q1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dout_valid_3" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_1_axi_ad9361_1_dac_valid_q1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_1_axi_ad9361_1" PORT="dac_valid_q1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dout_valid_out_3" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="dout_data_3" RIGHT="0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_1_dac_fifo_ad9361_1_dout_data_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_1_axi_ad9361_1" PORT="dac_data_q1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dout_unf" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="6" FULLNAME="/AD9361_CTRL/AD9361_2/LOGIC_1" HWVERSION="1.1" INSTANCE="AD9361_CTRL_AD9361_2_LOGIC_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="CONST_VAL" VALUE="0x1"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_LOGIC_1_2"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="0" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_2_LOGIC_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_2_dac_fifo_ad9361_2" PORT="din_valid_in_0"/>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_2_dac_fifo_ad9361_2" PORT="din_valid_in_1"/>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_2_dac_fifo_ad9361_2" PORT="din_valid_in_2"/>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_2_dac_fifo_ad9361_2" PORT="din_valid_in_3"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/AD9361_CTRL/AD9361_2/RAshift16_4_up_0" HWVERSION="1.0" INSTANCE="AD9361_CTRL_AD9361_2_RAshift16_4_up_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="RAshift16_4_up" VLNV="xilinx.com:module_ref:RAshift16_4_up:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_RAshift16_4_up_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="15" NAME="input_bus" RIGHT="0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_2_adc_fifo_ad9361_2_dout_data_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_2_adc_fifo_ad9361_2" PORT="dout_data_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="output_bus" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/AD9361_CTRL/AD9361_2/RAshift16_4_up_1" HWVERSION="1.0" INSTANCE="AD9361_CTRL_AD9361_2_RAshift16_4_up_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="RAshift16_4_up" VLNV="xilinx.com:module_ref:RAshift16_4_up:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_RAshift16_4_up_1_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="15" NAME="input_bus" RIGHT="0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_2_adc_fifo_ad9361_2_dout_data_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_2_adc_fifo_ad9361_2" PORT="dout_data_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="output_bus" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/AD9361_CTRL/AD9361_2/RAshift16_4_up_2" HWVERSION="1.0" INSTANCE="AD9361_CTRL_AD9361_2_RAshift16_4_up_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="RAshift16_4_up" VLNV="xilinx.com:module_ref:RAshift16_4_up:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_RAshift16_4_up_2_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="15" NAME="input_bus" RIGHT="0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_2_adc_fifo_ad9361_2_dout_data_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_2_adc_fifo_ad9361_2" PORT="dout_data_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="output_bus" RIGHT="0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_2_RAshift16_4_up_2_output_bus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconcat_1" PORT="In0"/>
            <CONNECTION INSTANCE="IP_sync_0" PORT="sync_idat_re"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/AD9361_CTRL/AD9361_2/RAshift16_4_up_3" HWVERSION="1.0" INSTANCE="AD9361_CTRL_AD9361_2_RAshift16_4_up_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="RAshift16_4_up" VLNV="xilinx.com:module_ref:RAshift16_4_up:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_RAshift16_4_up_3_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="15" NAME="input_bus" RIGHT="0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_2_adc_fifo_ad9361_2_dout_data_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_2_adc_fifo_ad9361_2" PORT="dout_data_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="output_bus" RIGHT="0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_2_RAshift16_4_up_3_output_bus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconcat_1" PORT="In1"/>
            <CONNECTION INSTANCE="IP_sync_0" PORT="sync_idat_im"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="6" FULLNAME="/AD9361_CTRL/AD9361_2/TDD_SYNC2" HWVERSION="1.1" INSTANCE="AD9361_CTRL_AD9361_2_TDD_SYNC2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="CONST_VAL" VALUE="0x0"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_TDD_SYNC2_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="0" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_2_TDD_SYNC2_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_2_axi_ad9361_2" PORT="tdd_sync"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2" HWVERSION="1.0" INSTANCE="AD9361_CTRL_AD9361_2_adc_fifo_ad9361_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_wfifo" VLNV="analog.com:user:util_wfifo:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="NUM_OF_CHANNELS" VALUE="4"/>
        <PARAMETER NAME="DIN_DATA_WIDTH" VALUE="16"/>
        <PARAMETER NAME="DOUT_DATA_WIDTH" VALUE="16"/>
        <PARAMETER NAME="DIN_ADDRESS_WIDTH" VALUE="4"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_adc_fifo_ad9361_2_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="din_rst" SIGIS="rst" SIGNAME="AD9361_CTRL_AD9361_2_axi_ad9361_2_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_2_axi_ad9361_2" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="din_clk" SIGIS="clk" SIGNAME="AD9361_CTRL_AD9361_2_axi_ad9361_2_l_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_2_axi_ad9361_2" PORT="l_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="din_enable_0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_2_axi_ad9361_2_adc_enable_i0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_2_axi_ad9361_2" PORT="adc_enable_i0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="din_valid_0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_2_axi_ad9361_2_adc_valid_i0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_2_axi_ad9361_2" PORT="adc_valid_i0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="din_data_0" RIGHT="0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_2_axi_ad9361_2_adc_data_i0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_2_axi_ad9361_2" PORT="adc_data_i0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="din_enable_1" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_2_axi_ad9361_2_adc_enable_q0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_2_axi_ad9361_2" PORT="adc_enable_q0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="din_valid_1" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_2_axi_ad9361_2_adc_valid_q0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_2_axi_ad9361_2" PORT="adc_valid_q0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="din_data_1" RIGHT="0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_2_axi_ad9361_2_adc_data_q0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_2_axi_ad9361_2" PORT="adc_data_q0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="din_enable_2" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_2_axi_ad9361_2_adc_enable_i1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_2_axi_ad9361_2" PORT="adc_enable_i1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="din_valid_2" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_2_axi_ad9361_2_adc_valid_i1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_2_axi_ad9361_2" PORT="adc_valid_i1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="din_data_2" RIGHT="0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_2_axi_ad9361_2_adc_data_i1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_2_axi_ad9361_2" PORT="adc_data_i1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="din_enable_3" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_2_axi_ad9361_2_adc_enable_q1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_2_axi_ad9361_2" PORT="adc_enable_q1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="din_valid_3" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_2_axi_ad9361_2_adc_valid_q1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_2_axi_ad9361_2" PORT="adc_valid_q1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="din_data_3" RIGHT="0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_2_axi_ad9361_2_adc_data_q1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_2_axi_ad9361_2" PORT="adc_data_q1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="din_ovf" SIGIS="undef"/>
        <PORT DIR="I" NAME="dout_rstn" SIGIS="rst" SIGNAME="AD9361_CTRL_ad9361_clk_DATA_rst_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_ad9361_clk_DATA_rst" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="30720000" DIR="I" NAME="dout_clk" SIGIS="clk" SIGNAME="AD9361_CTRL_ad9361_clk_clk_DSP_sample_rate_30_72">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_ad9361_clk_clk_DSP" PORT="sample_rate_30_72"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dout_enable_0" SIGIS="undef"/>
        <PORT DIR="O" NAME="dout_valid_0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="dout_data_0" RIGHT="0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_2_adc_fifo_ad9361_2_dout_data_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_2_RAshift16_4_up_0" PORT="input_bus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dout_enable_1" SIGIS="undef"/>
        <PORT DIR="O" NAME="dout_valid_1" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="dout_data_1" RIGHT="0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_2_adc_fifo_ad9361_2_dout_data_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_2_RAshift16_4_up_1" PORT="input_bus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dout_enable_2" SIGIS="undef"/>
        <PORT DIR="O" NAME="dout_valid_2" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="dout_data_2" RIGHT="0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_2_adc_fifo_ad9361_2_dout_data_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_2_RAshift16_4_up_2" PORT="input_bus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dout_enable_3" SIGIS="undef"/>
        <PORT DIR="O" NAME="dout_valid_3" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="dout_data_3" RIGHT="0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_2_adc_fifo_ad9361_2_dout_data_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_2_RAshift16_4_up_3" PORT="input_bus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dout_ovf" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="6" FULLNAME="/AD9361_CTRL/AD9361_2/axi_ad9361_2" HWVERSION="1.0" INSTANCE="AD9361_CTRL_AD9361_2_axi_ad9361_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_ad9361" VLNV="analog.com:user:axi_ad9361:1.0">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="s_axi" NAME="axi_lite" RANGE="65536" USAGE=""/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="ID" VALUE="0"/>
        <PARAMETER NAME="MODE_1R1T" VALUE="0"/>
        <PARAMETER NAME="FPGA_TECHNOLOGY" VALUE="1"/>
        <PARAMETER NAME="FPGA_FAMILY" VALUE="3"/>
        <PARAMETER NAME="SPEED_GRADE" VALUE="10"/>
        <PARAMETER NAME="DEV_PACKAGE" VALUE="3"/>
        <PARAMETER NAME="TDD_DISABLE" VALUE="1"/>
        <PARAMETER NAME="PPS_RECEIVER_ENABLE" VALUE="0"/>
        <PARAMETER NAME="CMOS_OR_LVDS_N" VALUE="0"/>
        <PARAMETER NAME="ADC_INIT_DELAY" VALUE="0"/>
        <PARAMETER NAME="ADC_DATAPATH_DISABLE" VALUE="0"/>
        <PARAMETER NAME="ADC_USERPORTS_DISABLE" VALUE="0"/>
        <PARAMETER NAME="ADC_DATAFORMAT_DISABLE" VALUE="0"/>
        <PARAMETER NAME="ADC_DCFILTER_DISABLE" VALUE="1"/>
        <PARAMETER NAME="ADC_IQCORRECTION_DISABLE" VALUE="1"/>
        <PARAMETER NAME="DAC_INIT_DELAY" VALUE="0"/>
        <PARAMETER NAME="DAC_CLK_EDGE_SEL" VALUE="0"/>
        <PARAMETER NAME="DAC_IODELAY_ENABLE" VALUE="0"/>
        <PARAMETER NAME="DAC_DATAPATH_DISABLE" VALUE="0"/>
        <PARAMETER NAME="DAC_DDS_DISABLE" VALUE="1"/>
        <PARAMETER NAME="DAC_DDS_TYPE" VALUE="1"/>
        <PARAMETER NAME="DAC_DDS_CORDIC_DW" VALUE="14"/>
        <PARAMETER NAME="DAC_DDS_CORDIC_PHASE_DW" VALUE="13"/>
        <PARAMETER NAME="DAC_USERPORTS_DISABLE" VALUE="0"/>
        <PARAMETER NAME="DAC_IQCORRECTION_DISABLE" VALUE="1"/>
        <PARAMETER NAME="IO_DELAY_GROUP" VALUE="dev_1_if_delay_group"/>
        <PARAMETER NAME="MIMO_ENABLE" VALUE="0"/>
        <PARAMETER NAME="USE_SSI_CLK" VALUE="1"/>
        <PARAMETER NAME="DELAY_REFCLK_FREQUENCY" VALUE="200"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_axi_ad9361_2_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x83C80000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x83C8FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="rx_clk_in_p" SIGIS="undef" SIGNAME="External_Ports_ad9361_DCLK_2_P">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ad9361_DCLK_2_P"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rx_clk_in_n" SIGIS="undef" SIGNAME="External_Ports_ad9361_DCLK_2_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ad9361_DCLK_2_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rx_frame_in_p" SIGIS="undef" SIGNAME="External_Ports_ad9361_RX_FRAME2_P">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ad9361_RX_FRAME2_P"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rx_frame_in_n" SIGIS="undef" SIGNAME="External_Ports_ad9361_RX_FRAME2_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ad9361_RX_FRAME2_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="rx_data_in_p" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_ad9361_2_P1_P">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ad9361_2_P1_P"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="rx_data_in_n" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_ad9361_2_P1_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ad9361_2_P1_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="tx_clk_out_p" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_2_axi_ad9361_2_tx_clk_out_p">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ad9361_FB_CLK_2_P"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="tx_clk_out_n" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_2_axi_ad9361_2_tx_clk_out_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ad9361_FB_CLK_2_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="tx_frame_out_p" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_2_axi_ad9361_2_tx_frame_out_p">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ad9361_TX_FRAME2_P"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="tx_frame_out_n" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_2_axi_ad9361_2_tx_frame_out_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ad9361_TX_FRAME2_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="tx_data_out_p" RIGHT="0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_2_axi_ad9361_2_tx_data_out_p">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ad9361_2_P0_P"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="tx_data_out_n" RIGHT="0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_2_axi_ad9361_2_tx_data_out_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ad9361_2_P0_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="enable" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_2_axi_ad9361_2_enable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ad9361_EN_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="txnrx" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_2_axi_ad9361_2_txnrx">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ad9361_TXNRX_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dac_sync_in" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_2_axi_ad9361_2_dac_sync_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_2_axi_ad9361_2" PORT="dac_sync_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dac_sync_out" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_2_axi_ad9361_2_dac_sync_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_2_axi_ad9361_2" PORT="dac_sync_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="tdd_sync" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_2_TDD_SYNC2_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_2_TDD_SYNC2" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="tdd_sync_cntr" SIGIS="undef"/>
        <PORT DIR="I" NAME="gps_pps" SIGIS="undef"/>
        <PORT DIR="O" NAME="gps_pps_irq" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT"/>
        <PORT CLKFREQUENCY="200000000" DIR="I" NAME="delay_clk" SIGIS="clk" SIGNAME="CLK_AXI_CLK_COMMON_delay_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CLK_AXI_CLK_COMMON" PORT="delay_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="O" NAME="l_clk" SIGIS="clk" SIGNAME="AD9361_CTRL_AD9361_2_axi_ad9361_2_l_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_2_adc_fifo_ad9361_2" PORT="din_clk"/>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_2_dac_fifo_ad9361_2" PORT="dout_clk"/>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_2_axi_ad9361_2" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="AD9361_CTRL_AD9361_2_axi_ad9361_2_l_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_2_axi_ad9361_2" PORT="l_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="rst" SIGIS="rst" SIGNAME="AD9361_CTRL_AD9361_2_axi_ad9361_2_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_2_adc_fifo_ad9361_2" PORT="din_rst"/>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_2_dac_fifo_ad9361_2" PORT="dout_rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="adc_enable_i0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_2_axi_ad9361_2_adc_enable_i0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_2_adc_fifo_ad9361_2" PORT="din_enable_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="adc_valid_i0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_2_axi_ad9361_2_adc_valid_i0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_2_adc_fifo_ad9361_2" PORT="din_valid_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="adc_data_i0" RIGHT="0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_2_axi_ad9361_2_adc_data_i0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_2_adc_fifo_ad9361_2" PORT="din_data_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="adc_enable_q0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_2_axi_ad9361_2_adc_enable_q0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_2_adc_fifo_ad9361_2" PORT="din_enable_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="adc_valid_q0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_2_axi_ad9361_2_adc_valid_q0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_2_adc_fifo_ad9361_2" PORT="din_valid_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="adc_data_q0" RIGHT="0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_2_axi_ad9361_2_adc_data_q0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_2_adc_fifo_ad9361_2" PORT="din_data_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="adc_enable_i1" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_2_axi_ad9361_2_adc_enable_i1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_2_adc_fifo_ad9361_2" PORT="din_enable_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="adc_valid_i1" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_2_axi_ad9361_2_adc_valid_i1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_2_adc_fifo_ad9361_2" PORT="din_valid_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="adc_data_i1" RIGHT="0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_2_axi_ad9361_2_adc_data_i1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_2_adc_fifo_ad9361_2" PORT="din_data_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="adc_enable_q1" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_2_axi_ad9361_2_adc_enable_q1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_2_adc_fifo_ad9361_2" PORT="din_enable_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="adc_valid_q1" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_2_axi_ad9361_2_adc_valid_q1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_2_adc_fifo_ad9361_2" PORT="din_valid_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="adc_data_q1" RIGHT="0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_2_axi_ad9361_2_adc_data_q1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_2_adc_fifo_ad9361_2" PORT="din_data_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="adc_dovf" SIGIS="undef"/>
        <PORT DIR="O" NAME="adc_r1_mode" SIGIS="undef"/>
        <PORT DIR="O" NAME="dac_enable_i0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_2_axi_ad9361_2_dac_enable_i0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_2_dac_fifo_ad9361_2" PORT="dout_enable_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dac_valid_i0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_2_axi_ad9361_2_dac_valid_i0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_2_dac_fifo_ad9361_2" PORT="dout_valid_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="dac_data_i0" RIGHT="0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_2_dac_fifo_ad9361_2_dout_data_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_2_dac_fifo_ad9361_2" PORT="dout_data_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dac_enable_q0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_2_axi_ad9361_2_dac_enable_q0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_2_dac_fifo_ad9361_2" PORT="dout_enable_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dac_valid_q0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_2_axi_ad9361_2_dac_valid_q0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_2_dac_fifo_ad9361_2" PORT="dout_valid_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="dac_data_q0" RIGHT="0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_2_dac_fifo_ad9361_2_dout_data_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_2_dac_fifo_ad9361_2" PORT="dout_data_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dac_enable_i1" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_2_axi_ad9361_2_dac_enable_i1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_2_dac_fifo_ad9361_2" PORT="dout_enable_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dac_valid_i1" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_2_axi_ad9361_2_dac_valid_i1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_2_dac_fifo_ad9361_2" PORT="dout_valid_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="dac_data_i1" RIGHT="0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_2_dac_fifo_ad9361_2_dout_data_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_2_dac_fifo_ad9361_2" PORT="dout_data_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dac_enable_q1" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_2_axi_ad9361_2_dac_enable_q1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_2_dac_fifo_ad9361_2" PORT="dout_enable_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dac_valid_q1" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_2_axi_ad9361_2_dac_valid_q1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_2_dac_fifo_ad9361_2" PORT="dout_valid_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="dac_data_q1" RIGHT="0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_2_dac_fifo_ad9361_2_dout_data_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_2_dac_fifo_ad9361_2" PORT="dout_data_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dac_dunf" SIGIS="undef"/>
        <PORT DIR="O" NAME="dac_r1_mode" SIGIS="undef"/>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="CLK_AXI_CLK_COMMON_axi_periph_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CLK_AXI_CLK_COMMON" PORT="axi_periph_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="CLK_AXI_AXI_reset_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CLK_AXI_AXI_reset" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_2_axi_ad9361_2_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M01_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_2_axi_ad9361_2_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M01_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_2_axi_ad9361_2_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M01_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_2_axi_ad9361_2_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M01_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_2_axi_ad9361_2_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M01_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_2_axi_ad9361_2_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M01_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_2_axi_ad9361_2_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M01_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_2_axi_ad9361_2_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M01_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_2_axi_ad9361_2_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M01_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_2_axi_ad9361_2_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M01_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_2_axi_ad9361_2_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M01_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_2_axi_ad9361_2_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M01_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_2_axi_ad9361_2_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M01_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_2_axi_ad9361_2_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M01_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_2_axi_ad9361_2_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M01_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_2_axi_ad9361_2_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M01_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_2_axi_ad9361_2_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M01_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_2_axi_ad9361_2_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M01_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_2_axi_ad9361_2_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M01_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_enable" SIGIS="undef" SIGNAME="AD9361_CTRL_const_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_const_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_txnrx" SIGIS="undef" SIGNAME="AD9361_CTRL_const_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_const_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="up_dac_gpio_in" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="up_dac_gpio_out" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="up_adc_gpio_in" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="up_adc_gpio_out" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="AXI_Peripheral_AXI_C2C_axi_periph_M01_AXI" DATAWIDTH="32" NAME="s_axi" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="16"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_CLK_COMMON_0_axi_periph_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2" HWVERSION="1.0" INSTANCE="AD9361_CTRL_AD9361_2_dac_fifo_ad9361_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_rfifo" VLNV="analog.com:user:util_rfifo:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="NUM_OF_CHANNELS" VALUE="4"/>
        <PARAMETER NAME="DIN_DATA_WIDTH" VALUE="16"/>
        <PARAMETER NAME="DOUT_DATA_WIDTH" VALUE="16"/>
        <PARAMETER NAME="DIN_ADDRESS_WIDTH" VALUE="4"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_dac_fifo_ad9361_2_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="din_rstn" SIGIS="rst" SIGNAME="AD9361_CTRL_ad9361_clk_DATA_rst_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_ad9361_clk_DATA_rst" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="30720000" DIR="I" NAME="din_clk" SIGIS="clk" SIGNAME="AD9361_CTRL_ad9361_clk_clk_DSP_sample_rate_30_72">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_ad9361_clk_clk_DSP" PORT="sample_rate_30_72"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="din_enable_0" SIGIS="undef"/>
        <PORT DIR="O" NAME="din_valid_0" SIGIS="undef"/>
        <PORT DIR="I" NAME="din_valid_in_0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_2_LOGIC_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_2_LOGIC_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="din_data_0" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="din_enable_1" SIGIS="undef"/>
        <PORT DIR="O" NAME="din_valid_1" SIGIS="undef"/>
        <PORT DIR="I" NAME="din_valid_in_1" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_2_LOGIC_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_2_LOGIC_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="din_data_1" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="din_enable_2" SIGIS="undef"/>
        <PORT DIR="O" NAME="din_valid_2" SIGIS="undef"/>
        <PORT DIR="I" NAME="din_valid_in_2" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_2_LOGIC_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_2_LOGIC_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="din_data_2" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="din_enable_3" SIGIS="undef"/>
        <PORT DIR="O" NAME="din_valid_3" SIGIS="undef"/>
        <PORT DIR="I" NAME="din_valid_in_3" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_2_LOGIC_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_2_LOGIC_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="din_data_3" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="din_unf" SIGIS="undef"/>
        <PORT DIR="I" NAME="dout_rst" SIGIS="rst" SIGNAME="AD9361_CTRL_AD9361_2_axi_ad9361_2_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_2_axi_ad9361_2" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="dout_clk" SIGIS="clk" SIGNAME="AD9361_CTRL_AD9361_2_axi_ad9361_2_l_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_2_axi_ad9361_2" PORT="l_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dout_enable_0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_2_axi_ad9361_2_dac_enable_i0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_2_axi_ad9361_2" PORT="dac_enable_i0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dout_valid_0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_2_axi_ad9361_2_dac_valid_i0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_2_axi_ad9361_2" PORT="dac_valid_i0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dout_valid_out_0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="dout_data_0" RIGHT="0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_2_dac_fifo_ad9361_2_dout_data_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_2_axi_ad9361_2" PORT="dac_data_i0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dout_enable_1" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_2_axi_ad9361_2_dac_enable_q0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_2_axi_ad9361_2" PORT="dac_enable_q0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dout_valid_1" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_2_axi_ad9361_2_dac_valid_q0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_2_axi_ad9361_2" PORT="dac_valid_q0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dout_valid_out_1" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="dout_data_1" RIGHT="0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_2_dac_fifo_ad9361_2_dout_data_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_2_axi_ad9361_2" PORT="dac_data_q0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dout_enable_2" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_2_axi_ad9361_2_dac_enable_i1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_2_axi_ad9361_2" PORT="dac_enable_i1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dout_valid_2" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_2_axi_ad9361_2_dac_valid_i1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_2_axi_ad9361_2" PORT="dac_valid_i1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dout_valid_out_2" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="dout_data_2" RIGHT="0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_2_dac_fifo_ad9361_2_dout_data_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_2_axi_ad9361_2" PORT="dac_data_i1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dout_enable_3" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_2_axi_ad9361_2_dac_enable_q1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_2_axi_ad9361_2" PORT="dac_enable_q1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dout_valid_3" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_2_axi_ad9361_2_dac_valid_q1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_2_axi_ad9361_2" PORT="dac_valid_q1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dout_valid_out_3" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="dout_data_3" RIGHT="0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_2_dac_fifo_ad9361_2_dout_data_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_2_axi_ad9361_2" PORT="dac_data_q1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dout_unf" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="6" FULLNAME="/AD9361_CTRL/AD9361_3/LOGIC_1" HWVERSION="1.1" INSTANCE="AD9361_CTRL_AD9361_3_LOGIC_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="CONST_VAL" VALUE="0x1"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_LOGIC_1_3"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="0" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_3_LOGIC_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_3_dac_fifo_ad9361_3" PORT="din_valid_in_0"/>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_3_dac_fifo_ad9361_3" PORT="din_valid_in_1"/>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_3_dac_fifo_ad9361_3" PORT="din_valid_in_2"/>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_3_dac_fifo_ad9361_3" PORT="din_valid_in_3"/>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_3_dac_fifo_ad9361_3" PORT="din_unf"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/AD9361_CTRL/AD9361_3/RAshift16_4_up_0" HWVERSION="1.0" INSTANCE="AD9361_CTRL_AD9361_3_RAshift16_4_up_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="RAshift16_4_up" VLNV="xilinx.com:module_ref:RAshift16_4_up:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_RAshift16_4_up_0_2"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="15" NAME="input_bus" RIGHT="0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_3_adc_fifo_ad9361_3_dout_data_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_3_adc_fifo_ad9361_3" PORT="dout_data_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="output_bus" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/AD9361_CTRL/AD9361_3/RAshift16_4_up_1" HWVERSION="1.0" INSTANCE="AD9361_CTRL_AD9361_3_RAshift16_4_up_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="RAshift16_4_up" VLNV="xilinx.com:module_ref:RAshift16_4_up:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_RAshift16_4_up_1_2"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="15" NAME="input_bus" RIGHT="0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_3_adc_fifo_ad9361_3_dout_data_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_3_adc_fifo_ad9361_3" PORT="dout_data_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="output_bus" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/AD9361_CTRL/AD9361_3/RAshift16_4_up_2" HWVERSION="1.0" INSTANCE="AD9361_CTRL_AD9361_3_RAshift16_4_up_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="RAshift16_4_up" VLNV="xilinx.com:module_ref:RAshift16_4_up:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_RAshift16_4_up_2_2"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="15" NAME="input_bus" RIGHT="0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_3_adc_fifo_ad9361_3_dout_data_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_3_adc_fifo_ad9361_3" PORT="dout_data_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="output_bus" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/AD9361_CTRL/AD9361_3/RAshift16_4_up_3" HWVERSION="1.0" INSTANCE="AD9361_CTRL_AD9361_3_RAshift16_4_up_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="RAshift16_4_up" VLNV="xilinx.com:module_ref:RAshift16_4_up:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_RAshift16_4_up_3_2"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="15" NAME="input_bus" RIGHT="0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_3_adc_fifo_ad9361_3_dout_data_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_3_adc_fifo_ad9361_3" PORT="dout_data_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="output_bus" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="6" FULLNAME="/AD9361_CTRL/AD9361_3/TDD_SYNC3" HWVERSION="1.1" INSTANCE="AD9361_CTRL_AD9361_3_TDD_SYNC3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="CONST_VAL" VALUE="0x0"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_TDD_SYNC3_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="0" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_3_TDD_SYNC3_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_3_axi_ad9361_3" PORT="tdd_sync"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/AD9361_CTRL/AD9361_3/adc_fifo_ad9361_3" HWVERSION="1.0" INSTANCE="AD9361_CTRL_AD9361_3_adc_fifo_ad9361_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_wfifo" VLNV="analog.com:user:util_wfifo:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="NUM_OF_CHANNELS" VALUE="4"/>
        <PARAMETER NAME="DIN_DATA_WIDTH" VALUE="16"/>
        <PARAMETER NAME="DOUT_DATA_WIDTH" VALUE="16"/>
        <PARAMETER NAME="DIN_ADDRESS_WIDTH" VALUE="4"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_adc_fifo_ad9361_3_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="din_rst" SIGIS="rst" SIGNAME="AD9361_CTRL_AD9361_3_axi_ad9361_3_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_3_axi_ad9361_3" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="din_clk" SIGIS="clk" SIGNAME="AD9361_CTRL_AD9361_3_axi_ad9361_3_l_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_3_axi_ad9361_3" PORT="l_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="din_enable_0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_3_axi_ad9361_3_adc_enable_i0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_3_axi_ad9361_3" PORT="adc_enable_i0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="din_valid_0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_3_axi_ad9361_3_adc_valid_i0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_3_axi_ad9361_3" PORT="adc_valid_i0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="din_data_0" RIGHT="0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_3_axi_ad9361_3_adc_data_i0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_3_axi_ad9361_3" PORT="adc_data_i0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="din_enable_1" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_3_axi_ad9361_3_adc_enable_q0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_3_axi_ad9361_3" PORT="adc_enable_q0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="din_valid_1" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_3_axi_ad9361_3_adc_valid_q0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_3_axi_ad9361_3" PORT="adc_valid_q0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="din_data_1" RIGHT="0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_3_axi_ad9361_3_adc_data_q0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_3_axi_ad9361_3" PORT="adc_data_q0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="din_enable_2" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_3_axi_ad9361_3_adc_enable_i1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_3_axi_ad9361_3" PORT="adc_enable_i1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="din_valid_2" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_3_axi_ad9361_3_adc_valid_i1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_3_axi_ad9361_3" PORT="adc_valid_i1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="din_data_2" RIGHT="0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_3_axi_ad9361_3_adc_data_i1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_3_axi_ad9361_3" PORT="adc_data_i1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="din_enable_3" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_3_axi_ad9361_3_adc_enable_q1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_3_axi_ad9361_3" PORT="adc_enable_q1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="din_valid_3" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_3_axi_ad9361_3_adc_valid_q1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_3_axi_ad9361_3" PORT="adc_valid_q1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="din_data_3" RIGHT="0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_3_axi_ad9361_3_adc_data_q1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_3_axi_ad9361_3" PORT="adc_data_q1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="din_ovf" SIGIS="undef"/>
        <PORT DIR="I" NAME="dout_rstn" SIGIS="rst" SIGNAME="AD9361_CTRL_ad9361_clk_DATA_rst_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_ad9361_clk_DATA_rst" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="30720000" DIR="I" NAME="dout_clk" SIGIS="clk" SIGNAME="AD9361_CTRL_ad9361_clk_clk_DSP_sample_rate_30_72">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_ad9361_clk_clk_DSP" PORT="sample_rate_30_72"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dout_enable_0" SIGIS="undef"/>
        <PORT DIR="O" NAME="dout_valid_0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="dout_data_0" RIGHT="0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_3_adc_fifo_ad9361_3_dout_data_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_3_RAshift16_4_up_0" PORT="input_bus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dout_enable_1" SIGIS="undef"/>
        <PORT DIR="O" NAME="dout_valid_1" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="dout_data_1" RIGHT="0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_3_adc_fifo_ad9361_3_dout_data_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_3_RAshift16_4_up_1" PORT="input_bus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dout_enable_2" SIGIS="undef"/>
        <PORT DIR="O" NAME="dout_valid_2" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="dout_data_2" RIGHT="0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_3_adc_fifo_ad9361_3_dout_data_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_3_RAshift16_4_up_2" PORT="input_bus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dout_enable_3" SIGIS="undef"/>
        <PORT DIR="O" NAME="dout_valid_3" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="dout_data_3" RIGHT="0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_3_adc_fifo_ad9361_3_dout_data_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_3_RAshift16_4_up_3" PORT="input_bus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dout_ovf" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="6" FULLNAME="/AD9361_CTRL/AD9361_3/axi_ad9361_3" HWVERSION="1.0" INSTANCE="AD9361_CTRL_AD9361_3_axi_ad9361_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_ad9361" VLNV="analog.com:user:axi_ad9361:1.0">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="s_axi" NAME="axi_lite" RANGE="65536" USAGE=""/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="ID" VALUE="0"/>
        <PARAMETER NAME="MODE_1R1T" VALUE="0"/>
        <PARAMETER NAME="FPGA_TECHNOLOGY" VALUE="1"/>
        <PARAMETER NAME="FPGA_FAMILY" VALUE="3"/>
        <PARAMETER NAME="SPEED_GRADE" VALUE="10"/>
        <PARAMETER NAME="DEV_PACKAGE" VALUE="3"/>
        <PARAMETER NAME="TDD_DISABLE" VALUE="1"/>
        <PARAMETER NAME="PPS_RECEIVER_ENABLE" VALUE="0"/>
        <PARAMETER NAME="CMOS_OR_LVDS_N" VALUE="0"/>
        <PARAMETER NAME="ADC_INIT_DELAY" VALUE="0"/>
        <PARAMETER NAME="ADC_DATAPATH_DISABLE" VALUE="0"/>
        <PARAMETER NAME="ADC_USERPORTS_DISABLE" VALUE="0"/>
        <PARAMETER NAME="ADC_DATAFORMAT_DISABLE" VALUE="0"/>
        <PARAMETER NAME="ADC_DCFILTER_DISABLE" VALUE="1"/>
        <PARAMETER NAME="ADC_IQCORRECTION_DISABLE" VALUE="1"/>
        <PARAMETER NAME="DAC_INIT_DELAY" VALUE="0"/>
        <PARAMETER NAME="DAC_CLK_EDGE_SEL" VALUE="0"/>
        <PARAMETER NAME="DAC_IODELAY_ENABLE" VALUE="0"/>
        <PARAMETER NAME="DAC_DATAPATH_DISABLE" VALUE="0"/>
        <PARAMETER NAME="DAC_DDS_DISABLE" VALUE="1"/>
        <PARAMETER NAME="DAC_DDS_TYPE" VALUE="1"/>
        <PARAMETER NAME="DAC_DDS_CORDIC_DW" VALUE="14"/>
        <PARAMETER NAME="DAC_DDS_CORDIC_PHASE_DW" VALUE="13"/>
        <PARAMETER NAME="DAC_USERPORTS_DISABLE" VALUE="0"/>
        <PARAMETER NAME="DAC_IQCORRECTION_DISABLE" VALUE="1"/>
        <PARAMETER NAME="IO_DELAY_GROUP" VALUE="dev_3_if_delay_group"/>
        <PARAMETER NAME="MIMO_ENABLE" VALUE="0"/>
        <PARAMETER NAME="USE_SSI_CLK" VALUE="1"/>
        <PARAMETER NAME="DELAY_REFCLK_FREQUENCY" VALUE="200"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_axi_ad9361_3_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x83C90000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x83C9FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="rx_clk_in_p" SIGIS="undef" SIGNAME="External_Ports_ad9361_DCLK_3_P">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ad9361_DCLK_3_P"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rx_clk_in_n" SIGIS="undef" SIGNAME="External_Ports_ad9361_DCLK_3_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ad9361_DCLK_3_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rx_frame_in_p" SIGIS="undef" SIGNAME="External_Ports_ad9361_RX_FRAME3_P">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ad9361_RX_FRAME3_P"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rx_frame_in_n" SIGIS="undef" SIGNAME="External_Ports_ad9361_RX_FRAME3_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ad9361_RX_FRAME3_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="rx_data_in_p" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_ad9361_3_P1_P">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ad9361_3_P1_P"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="rx_data_in_n" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_ad9361_3_P1_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ad9361_3_P1_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="tx_clk_out_p" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_3_axi_ad9361_3_tx_clk_out_p">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ad9361_FB_CLK_3_P"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="tx_clk_out_n" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_3_axi_ad9361_3_tx_clk_out_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ad9361_FB_CLK_3_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="tx_frame_out_p" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_3_axi_ad9361_3_tx_frame_out_p">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ad9361_TX_FRAME3_P"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="tx_frame_out_n" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_3_axi_ad9361_3_tx_frame_out_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ad9361_TX_FRAME3_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="tx_data_out_p" RIGHT="0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_3_axi_ad9361_3_tx_data_out_p">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ad9361_3_P0_P"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="tx_data_out_n" RIGHT="0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_3_axi_ad9361_3_tx_data_out_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ad9361_3_P0_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="enable" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_3_axi_ad9361_3_enable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ad9361_EN_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="txnrx" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_3_axi_ad9361_3_txnrx">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ad9361_TXNRX_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dac_sync_in" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_3_axi_ad9361_3_dac_sync_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_3_axi_ad9361_3" PORT="dac_sync_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dac_sync_out" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_3_axi_ad9361_3_dac_sync_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_3_axi_ad9361_3" PORT="dac_sync_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="tdd_sync" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_3_TDD_SYNC3_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_3_TDD_SYNC3" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="tdd_sync_cntr" SIGIS="undef"/>
        <PORT DIR="I" NAME="gps_pps" SIGIS="undef"/>
        <PORT DIR="O" NAME="gps_pps_irq" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT"/>
        <PORT CLKFREQUENCY="200000000" DIR="I" NAME="delay_clk" SIGIS="clk" SIGNAME="CLK_AXI_CLK_COMMON_delay_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CLK_AXI_CLK_COMMON" PORT="delay_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="O" NAME="l_clk" SIGIS="clk" SIGNAME="AD9361_CTRL_AD9361_3_axi_ad9361_3_l_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_3_adc_fifo_ad9361_3" PORT="din_clk"/>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_3_dac_fifo_ad9361_3" PORT="dout_clk"/>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_3_axi_ad9361_3" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="AD9361_CTRL_AD9361_3_axi_ad9361_3_l_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_3_axi_ad9361_3" PORT="l_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="rst" SIGIS="rst" SIGNAME="AD9361_CTRL_AD9361_3_axi_ad9361_3_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_3_adc_fifo_ad9361_3" PORT="din_rst"/>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_3_dac_fifo_ad9361_3" PORT="dout_rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="adc_enable_i0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_3_axi_ad9361_3_adc_enable_i0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_3_adc_fifo_ad9361_3" PORT="din_enable_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="adc_valid_i0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_3_axi_ad9361_3_adc_valid_i0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_3_adc_fifo_ad9361_3" PORT="din_valid_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="adc_data_i0" RIGHT="0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_3_axi_ad9361_3_adc_data_i0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_3_adc_fifo_ad9361_3" PORT="din_data_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="adc_enable_q0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_3_axi_ad9361_3_adc_enable_q0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_3_adc_fifo_ad9361_3" PORT="din_enable_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="adc_valid_q0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_3_axi_ad9361_3_adc_valid_q0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_3_adc_fifo_ad9361_3" PORT="din_valid_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="adc_data_q0" RIGHT="0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_3_axi_ad9361_3_adc_data_q0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_3_adc_fifo_ad9361_3" PORT="din_data_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="adc_enable_i1" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_3_axi_ad9361_3_adc_enable_i1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_3_adc_fifo_ad9361_3" PORT="din_enable_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="adc_valid_i1" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_3_axi_ad9361_3_adc_valid_i1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_3_adc_fifo_ad9361_3" PORT="din_valid_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="adc_data_i1" RIGHT="0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_3_axi_ad9361_3_adc_data_i1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_3_adc_fifo_ad9361_3" PORT="din_data_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="adc_enable_q1" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_3_axi_ad9361_3_adc_enable_q1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_3_adc_fifo_ad9361_3" PORT="din_enable_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="adc_valid_q1" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_3_axi_ad9361_3_adc_valid_q1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_3_adc_fifo_ad9361_3" PORT="din_valid_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="adc_data_q1" RIGHT="0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_3_axi_ad9361_3_adc_data_q1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_3_adc_fifo_ad9361_3" PORT="din_data_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="adc_dovf" SIGIS="undef"/>
        <PORT DIR="O" NAME="adc_r1_mode" SIGIS="undef"/>
        <PORT DIR="O" NAME="dac_enable_i0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_3_axi_ad9361_3_dac_enable_i0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_3_dac_fifo_ad9361_3" PORT="dout_enable_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dac_valid_i0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_3_axi_ad9361_3_dac_valid_i0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_3_dac_fifo_ad9361_3" PORT="dout_valid_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="dac_data_i0" RIGHT="0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_3_dac_fifo_ad9361_3_dout_data_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_3_dac_fifo_ad9361_3" PORT="dout_data_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dac_enable_q0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_3_axi_ad9361_3_dac_enable_q0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_3_dac_fifo_ad9361_3" PORT="dout_enable_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dac_valid_q0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_3_axi_ad9361_3_dac_valid_q0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_3_dac_fifo_ad9361_3" PORT="dout_valid_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="dac_data_q0" RIGHT="0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_3_dac_fifo_ad9361_3_dout_data_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_3_dac_fifo_ad9361_3" PORT="dout_data_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dac_enable_i1" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_3_axi_ad9361_3_dac_enable_i1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_3_dac_fifo_ad9361_3" PORT="dout_enable_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dac_valid_i1" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_3_axi_ad9361_3_dac_valid_i1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_3_dac_fifo_ad9361_3" PORT="dout_valid_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="dac_data_i1" RIGHT="0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_3_dac_fifo_ad9361_3_dout_data_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_3_dac_fifo_ad9361_3" PORT="dout_data_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dac_enable_q1" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_3_axi_ad9361_3_dac_enable_q1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_3_dac_fifo_ad9361_3" PORT="dout_enable_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dac_valid_q1" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_3_axi_ad9361_3_dac_valid_q1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_3_dac_fifo_ad9361_3" PORT="dout_valid_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="dac_data_q1" RIGHT="0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_3_dac_fifo_ad9361_3_dout_data_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_3_dac_fifo_ad9361_3" PORT="dout_data_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dac_dunf" SIGIS="undef"/>
        <PORT DIR="O" NAME="dac_r1_mode" SIGIS="undef"/>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="CLK_AXI_CLK_COMMON_axi_periph_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CLK_AXI_CLK_COMMON" PORT="axi_periph_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="CLK_AXI_AXI_reset_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CLK_AXI_AXI_reset" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_3_axi_ad9361_3_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M02_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_3_axi_ad9361_3_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M02_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_3_axi_ad9361_3_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M02_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_3_axi_ad9361_3_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M02_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_3_axi_ad9361_3_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M02_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_3_axi_ad9361_3_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M02_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_3_axi_ad9361_3_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M02_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_3_axi_ad9361_3_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M02_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_3_axi_ad9361_3_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M02_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_3_axi_ad9361_3_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M02_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_3_axi_ad9361_3_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M02_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_3_axi_ad9361_3_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M02_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_3_axi_ad9361_3_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M02_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_3_axi_ad9361_3_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M02_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_3_axi_ad9361_3_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M02_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_3_axi_ad9361_3_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M02_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_3_axi_ad9361_3_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M02_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_3_axi_ad9361_3_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M02_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_3_axi_ad9361_3_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M02_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_enable" SIGIS="undef" SIGNAME="AD9361_CTRL_const_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_const_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_txnrx" SIGIS="undef" SIGNAME="AD9361_CTRL_const_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_const_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="up_dac_gpio_in" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="up_dac_gpio_out" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="up_adc_gpio_in" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="up_adc_gpio_out" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="AXI_Peripheral_AXI_C2C_axi_periph_M02_AXI" DATAWIDTH="32" NAME="s_axi" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="16"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_CLK_COMMON_0_axi_periph_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/AD9361_CTRL/AD9361_3/dac_fifo_ad9361_3" HWVERSION="1.0" INSTANCE="AD9361_CTRL_AD9361_3_dac_fifo_ad9361_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_rfifo" VLNV="analog.com:user:util_rfifo:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="NUM_OF_CHANNELS" VALUE="4"/>
        <PARAMETER NAME="DIN_DATA_WIDTH" VALUE="16"/>
        <PARAMETER NAME="DOUT_DATA_WIDTH" VALUE="16"/>
        <PARAMETER NAME="DIN_ADDRESS_WIDTH" VALUE="4"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_dac_fifo_ad9361_3_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="din_rstn" SIGIS="rst" SIGNAME="AD9361_CTRL_ad9361_clk_DATA_rst_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_ad9361_clk_DATA_rst" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="30720000" DIR="I" NAME="din_clk" SIGIS="clk" SIGNAME="AD9361_CTRL_ad9361_clk_clk_DSP_sample_rate_30_72">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_ad9361_clk_clk_DSP" PORT="sample_rate_30_72"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="din_enable_0" SIGIS="undef"/>
        <PORT DIR="O" NAME="din_valid_0" SIGIS="undef"/>
        <PORT DIR="I" NAME="din_valid_in_0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_3_LOGIC_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_3_LOGIC_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="din_data_0" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="din_enable_1" SIGIS="undef"/>
        <PORT DIR="O" NAME="din_valid_1" SIGIS="undef"/>
        <PORT DIR="I" NAME="din_valid_in_1" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_3_LOGIC_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_3_LOGIC_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="din_data_1" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="din_enable_2" SIGIS="undef"/>
        <PORT DIR="O" NAME="din_valid_2" SIGIS="undef"/>
        <PORT DIR="I" NAME="din_valid_in_2" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_3_LOGIC_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_3_LOGIC_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="din_data_2" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="din_enable_3" SIGIS="undef"/>
        <PORT DIR="O" NAME="din_valid_3" SIGIS="undef"/>
        <PORT DIR="I" NAME="din_valid_in_3" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_3_LOGIC_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_3_LOGIC_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="din_data_3" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="din_unf" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_3_LOGIC_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_3_LOGIC_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dout_rst" SIGIS="rst" SIGNAME="AD9361_CTRL_AD9361_3_axi_ad9361_3_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_3_axi_ad9361_3" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="dout_clk" SIGIS="clk" SIGNAME="AD9361_CTRL_AD9361_3_axi_ad9361_3_l_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_3_axi_ad9361_3" PORT="l_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dout_enable_0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_3_axi_ad9361_3_dac_enable_i0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_3_axi_ad9361_3" PORT="dac_enable_i0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dout_valid_0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_3_axi_ad9361_3_dac_valid_i0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_3_axi_ad9361_3" PORT="dac_valid_i0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dout_valid_out_0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="dout_data_0" RIGHT="0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_3_dac_fifo_ad9361_3_dout_data_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_3_axi_ad9361_3" PORT="dac_data_i0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dout_enable_1" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_3_axi_ad9361_3_dac_enable_q0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_3_axi_ad9361_3" PORT="dac_enable_q0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dout_valid_1" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_3_axi_ad9361_3_dac_valid_q0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_3_axi_ad9361_3" PORT="dac_valid_q0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dout_valid_out_1" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="dout_data_1" RIGHT="0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_3_dac_fifo_ad9361_3_dout_data_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_3_axi_ad9361_3" PORT="dac_data_q0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dout_enable_2" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_3_axi_ad9361_3_dac_enable_i1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_3_axi_ad9361_3" PORT="dac_enable_i1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dout_valid_2" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_3_axi_ad9361_3_dac_valid_i1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_3_axi_ad9361_3" PORT="dac_valid_i1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dout_valid_out_2" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="dout_data_2" RIGHT="0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_3_dac_fifo_ad9361_3_dout_data_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_3_axi_ad9361_3" PORT="dac_data_i1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dout_enable_3" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_3_axi_ad9361_3_dac_enable_q1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_3_axi_ad9361_3" PORT="dac_enable_q1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dout_valid_3" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_3_axi_ad9361_3_dac_valid_q1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_3_axi_ad9361_3" PORT="dac_valid_q1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dout_valid_out_3" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="dout_data_3" RIGHT="0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_3_dac_fifo_ad9361_3_dout_data_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_3_axi_ad9361_3" PORT="dac_data_q1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dout_unf" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="13" FULLNAME="/AD9361_CTRL/ad9361_clk/DATA_rst" HWVERSION="5.0" INSTANCE="AD9361_CTRL_ad9361_clk_DATA_rst" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="kintex7"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_DATA_rst_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="30720000" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="AD9361_CTRL_ad9361_clk_clk_DSP_sample_rate_30_72">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_ad9361_clk_clk_DSP" PORT="sample_rate_30_72"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_reset_in" SIGIS="rst" SIGNAME="CLK_AXI_FPGA_reset_reset_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CLK_AXI_FPGA_reset" PORT="reset_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_reset_in" SIGIS="rst"/>
        <PORT DIR="I" NAME="mb_debug_sys_rst" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef" SIGNAME="AD9361_CTRL_ad9361_clk_clk_DSP_locked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_ad9361_clk_clk_DSP" PORT="locked"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mb_reset" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" RIGHT="0" SIGIS="rst" SIGNAME="AD9361_CTRL_ad9361_clk_DATA_rst_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_3_adc_fifo_ad9361_3" PORT="dout_rstn"/>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_3_dac_fifo_ad9361_3" PORT="din_rstn"/>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_1_adc_fifo_ad9361_1" PORT="dout_rstn"/>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_1_dac_fifo_ad9361_1" PORT="din_rstn"/>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_2_adc_fifo_ad9361_2" PORT="dout_rstn"/>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_2_dac_fifo_ad9361_2" PORT="din_rstn"/>
            <CONNECTION INSTANCE="mqc_t_0" PORT="ireset"/>
            <CONNECTION INSTANCE="IP_sync_0" PORT="sync_ireset"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="3" FULLNAME="/AD9361_CTRL/ad9361_clk/clk_DSP" HWVERSION="6.0" INSTANCE="AD9361_CTRL_ad9361_clk_clk_DSP" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="clk_wiz" VLNV="xilinx.com:ip:clk_wiz:6.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=clk_wiz;v=v6_0;d=pg065-clk-wiz.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_CLKOUT2_USED" VALUE="0"/>
        <PARAMETER NAME="C_USER_CLK_FREQ0" VALUE="100.0"/>
        <PARAMETER NAME="C_AUTO_PRIMITIVE" VALUE="MMCM"/>
        <PARAMETER NAME="C_USER_CLK_FREQ1" VALUE="100.0"/>
        <PARAMETER NAME="C_USER_CLK_FREQ2" VALUE="100.0"/>
        <PARAMETER NAME="C_USER_CLK_FREQ3" VALUE="100.0"/>
        <PARAMETER NAME="C_ENABLE_CLOCK_MONITOR" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK0" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK1" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK2" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK3" VALUE="0"/>
        <PARAMETER NAME="C_Enable_PLL0" VALUE="0"/>
        <PARAMETER NAME="C_Enable_PLL1" VALUE="0"/>
        <PARAMETER NAME="C_REF_CLK_FREQ" VALUE="100.0"/>
        <PARAMETER NAME="C_PRECISION" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT3_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT4_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT5_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT6_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT7_USED" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT1_BAR" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT2_BAR" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT3_BAR" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT4_BAR" VALUE="0"/>
        <PARAMETER NAME="c_component_name" VALUE="design_1_clk_DSP_0"/>
        <PARAMETER NAME="C_PLATFORM" VALUE="UNKNOWN"/>
        <PARAMETER NAME="C_USE_FREQ_SYNTH" VALUE="1"/>
        <PARAMETER NAME="C_USE_PHASE_ALIGNMENT" VALUE="1"/>
        <PARAMETER NAME="C_PRIM_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="C_SECONDARY_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="C_JITTER_SEL" VALUE="No_Jitter"/>
        <PARAMETER NAME="C_USE_MIN_POWER" VALUE="0"/>
        <PARAMETER NAME="C_USE_MIN_O_JITTER" VALUE="0"/>
        <PARAMETER NAME="C_USE_MAX_I_JITTER" VALUE="0"/>
        <PARAMETER NAME="C_USE_DYN_PHASE_SHIFT" VALUE="0"/>
        <PARAMETER NAME="C_USE_INCLK_SWITCHOVER" VALUE="0"/>
        <PARAMETER NAME="C_USE_DYN_RECONFIG" VALUE="0"/>
        <PARAMETER NAME="C_USE_SPREAD_SPECTRUM" VALUE="0"/>
        <PARAMETER NAME="C_USE_FAST_SIMULATION" VALUE="0"/>
        <PARAMETER NAME="C_PRIMTYPE_SEL" VALUE="AUTO"/>
        <PARAMETER NAME="C_USE_CLK_VALID" VALUE="0"/>
        <PARAMETER NAME="C_PRIM_IN_FREQ" VALUE="40"/>
        <PARAMETER NAME="C_PRIM_IN_TIMEPERIOD" VALUE="10.000"/>
        <PARAMETER NAME="C_IN_FREQ_UNITS" VALUE="Units_MHz"/>
        <PARAMETER NAME="C_SECONDARY_IN_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_SECONDARY_IN_TIMEPERIOD" VALUE="10.000"/>
        <PARAMETER NAME="C_FEEDBACK_SOURCE" VALUE="FDBK_AUTO"/>
        <PARAMETER NAME="C_PRIM_SOURCE" VALUE="No_buffer"/>
        <PARAMETER NAME="C_PHASESHIFT_MODE" VALUE="WAVEFORM"/>
        <PARAMETER NAME="C_SECONDARY_SOURCE" VALUE="Single_ended_clock_capable_pin"/>
        <PARAMETER NAME="C_CLKFB_IN_SIGNALING" VALUE="SINGLE"/>
        <PARAMETER NAME="C_USE_RESET" VALUE="0"/>
        <PARAMETER NAME="C_RESET_LOW" VALUE="0"/>
        <PARAMETER NAME="C_USE_LOCKED" VALUE="1"/>
        <PARAMETER NAME="C_USE_INCLK_STOPPED" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKFB_STOPPED" VALUE="0"/>
        <PARAMETER NAME="C_USE_POWER_DOWN" VALUE="0"/>
        <PARAMETER NAME="C_USE_STATUS" VALUE="0"/>
        <PARAMETER NAME="C_USE_FREEZE" VALUE="0"/>
        <PARAMETER NAME="C_NUM_OUT_CLKS" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT1_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT2_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT3_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT4_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT5_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT6_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT7_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_INCLK_SUM_ROW0" VALUE="Input Clock   Freq (MHz)    Input Jitter (UI)"/>
        <PARAMETER NAME="C_INCLK_SUM_ROW1" VALUE="__primary______________40____________0.010"/>
        <PARAMETER NAME="C_INCLK_SUM_ROW2" VALUE="no_secondary_input_clock"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW0A" VALUE="Output     Output      Phase    Duty Cycle   Pk-to-Pk     Phase"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW0B" VALUE="Clock     Freq (MHz)  (degrees)    (%)     Jitter (ps)  Error (ps)"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW1" VALUE="sample_rate_30_72____30.720______0.000______50.0______271.412____196.976"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW2" VALUE="no_CLK_OUT2_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW3" VALUE="no_CLK_OUT3_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW4" VALUE="no_CLK_OUT4_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW5" VALUE="no_CLK_OUT5_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW6" VALUE="no_CLK_OUT6_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW7" VALUE="no_CLK_OUT7_output"/>
        <PARAMETER NAME="C_CLKOUT1_REQUESTED_OUT_FREQ" VALUE="30.72"/>
        <PARAMETER NAME="C_CLKOUT2_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT3_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT4_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT5_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT6_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT7_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT1_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT2_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT3_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT4_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT5_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT6_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT7_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT1_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT2_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT3_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT4_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT5_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT6_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT7_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT1_OUT_FREQ" VALUE="30.720"/>
        <PARAMETER NAME="C_CLKOUT2_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT3_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT4_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT5_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT6_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT7_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT6_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT7_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT1_DUTY_CYCLE" VALUE="50.0"/>
        <PARAMETER NAME="C_CLKOUT2_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT3_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT4_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT5_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT6_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT7_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_USE_SAFE_CLOCK_STARTUP" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLOCK_SEQUENCING" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT1_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT2_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT3_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT4_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT5_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT6_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT7_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_NOTES" VALUE="None"/>
        <PARAMETER NAME="C_MMCM_BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="C_MMCM_CLKFBOUT_MULT_F" VALUE="24.000"/>
        <PARAMETER NAME="C_MMCM_CLKIN1_PERIOD" VALUE="25.000"/>
        <PARAMETER NAME="C_MMCM_CLKIN2_PERIOD" VALUE="10.0"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_CASCADE" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLOCK_HOLD" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_COMPENSATION" VALUE="ZHOLD"/>
        <PARAMETER NAME="C_MMCM_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_REF_JITTER1" VALUE="0.010"/>
        <PARAMETER NAME="C_MMCM_REF_JITTER2" VALUE="0.010"/>
        <PARAMETER NAME="C_MMCM_STARTUP_WAIT" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_DIVIDE_F" VALUE="31.250"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKFBOUT_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_PLL_NOTES" VALUE="No notes"/>
        <PARAMETER NAME="C_PLL_BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="C_PLL_CLK_FEEDBACK" VALUE="CLKFBOUT"/>
        <PARAMETER NAME="C_PLL_CLKFBOUT_MULT" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKIN_PERIOD" VALUE="1.000"/>
        <PARAMETER NAME="C_PLL_COMPENSATION" VALUE="SYSTEM_SYNCHRONOUS"/>
        <PARAMETER NAME="C_PLL_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_REF_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="C_PLL_CLKOUT0_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT1_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLOCK_MGR_TYPE" VALUE="NA"/>
        <PARAMETER NAME="C_OVERRIDE_MMCM" VALUE="0"/>
        <PARAMETER NAME="C_OVERRIDE_PLL" VALUE="0"/>
        <PARAMETER NAME="C_PRIMARY_PORT" VALUE="clk_in1"/>
        <PARAMETER NAME="C_SECONDARY_PORT" VALUE="clk_in2"/>
        <PARAMETER NAME="C_CLK_OUT1_PORT" VALUE="sample_rate_30_72"/>
        <PARAMETER NAME="C_CLK_OUT2_PORT" VALUE="clk_out2"/>
        <PARAMETER NAME="C_CLK_OUT3_PORT" VALUE="clk_out3"/>
        <PARAMETER NAME="C_CLK_OUT4_PORT" VALUE="clk_out4"/>
        <PARAMETER NAME="C_CLK_OUT5_PORT" VALUE="clk_out5"/>
        <PARAMETER NAME="C_CLK_OUT6_PORT" VALUE="clk_out6"/>
        <PARAMETER NAME="C_CLK_OUT7_PORT" VALUE="clk_out7"/>
        <PARAMETER NAME="C_RESET_PORT" VALUE="reset"/>
        <PARAMETER NAME="C_LOCKED_PORT" VALUE="locked"/>
        <PARAMETER NAME="C_CLKFB_IN_PORT" VALUE="clkfb_in"/>
        <PARAMETER NAME="C_CLKFB_IN_P_PORT" VALUE="clkfb_in_p"/>
        <PARAMETER NAME="C_CLKFB_IN_N_PORT" VALUE="clkfb_in_n"/>
        <PARAMETER NAME="C_CLKFB_OUT_PORT" VALUE="clkfb_out"/>
        <PARAMETER NAME="C_CLKFB_OUT_P_PORT" VALUE="clkfb_out_p"/>
        <PARAMETER NAME="C_CLKFB_OUT_N_PORT" VALUE="clkfb_out_n"/>
        <PARAMETER NAME="C_POWER_DOWN_PORT" VALUE="power_down"/>
        <PARAMETER NAME="C_DADDR_PORT" VALUE="daddr"/>
        <PARAMETER NAME="C_DCLK_PORT" VALUE="dclk"/>
        <PARAMETER NAME="C_DRDY_PORT" VALUE="drdy"/>
        <PARAMETER NAME="C_DWE_PORT" VALUE="dwe"/>
        <PARAMETER NAME="C_DIN_PORT" VALUE="din"/>
        <PARAMETER NAME="C_DOUT_PORT" VALUE="dout"/>
        <PARAMETER NAME="C_DEN_PORT" VALUE="den"/>
        <PARAMETER NAME="C_PSCLK_PORT" VALUE="psclk"/>
        <PARAMETER NAME="C_PSEN_PORT" VALUE="psen"/>
        <PARAMETER NAME="C_PSINCDEC_PORT" VALUE="psincdec"/>
        <PARAMETER NAME="C_PSDONE_PORT" VALUE="psdone"/>
        <PARAMETER NAME="C_CLK_VALID_PORT" VALUE="CLK_VALID"/>
        <PARAMETER NAME="C_STATUS_PORT" VALUE="STATUS"/>
        <PARAMETER NAME="C_CLK_IN_SEL_PORT" VALUE="clk_in_sel"/>
        <PARAMETER NAME="C_INPUT_CLK_STOPPED_PORT" VALUE="input_clk_stopped"/>
        <PARAMETER NAME="C_CLKFB_STOPPED_PORT" VALUE="clkfb_stopped"/>
        <PARAMETER NAME="C_CLKIN1_JITTER_PS" VALUE="250.0"/>
        <PARAMETER NAME="C_CLKIN2_JITTER_PS" VALUE="100.0"/>
        <PARAMETER NAME="C_PRIMITIVE" VALUE="MMCM"/>
        <PARAMETER NAME="C_SS_MODE" VALUE="CENTER_HIGH"/>
        <PARAMETER NAME="C_SS_MOD_PERIOD" VALUE="4000"/>
        <PARAMETER NAME="C_SS_MOD_TIME" VALUE="0.004"/>
        <PARAMETER NAME="C_HAS_CDDC" VALUE="0"/>
        <PARAMETER NAME="C_CDDCDONE_PORT" VALUE="cddcdone"/>
        <PARAMETER NAME="C_CDDCREQ_PORT" VALUE="cddcreq"/>
        <PARAMETER NAME="C_CLKOUTPHY_MODE" VALUE="VCO"/>
        <PARAMETER NAME="C_ENABLE_CLKOUTPHY" VALUE="0"/>
        <PARAMETER NAME="C_INTERFACE_SELECTION" VALUE="0"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="11"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_POWER_REG" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT0_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT0_2" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT1_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT1_2" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT2_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT2_2" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT3_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT3_2" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT4_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT4_2" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT5_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT5_2" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT6_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT6_2" VALUE="0000"/>
        <PARAMETER NAME="C_CLKFBOUT_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKFBOUT_2" VALUE="0000"/>
        <PARAMETER NAME="C_DIVCLK" VALUE="0000"/>
        <PARAMETER NAME="C_LOCK_1" VALUE="0000"/>
        <PARAMETER NAME="C_LOCK_2" VALUE="0000"/>
        <PARAMETER NAME="C_LOCK_3" VALUE="0000"/>
        <PARAMETER NAME="C_FILTER_1" VALUE="0000"/>
        <PARAMETER NAME="C_FILTER_2" VALUE="0000"/>
        <PARAMETER NAME="C_DIVIDE1_AUTO" VALUE="1"/>
        <PARAMETER NAME="C_DIVIDE2_AUTO" VALUE="0.3072"/>
        <PARAMETER NAME="C_DIVIDE3_AUTO" VALUE="0.3072"/>
        <PARAMETER NAME="C_DIVIDE4_AUTO" VALUE="0.3072"/>
        <PARAMETER NAME="C_DIVIDE5_AUTO" VALUE="0.3072"/>
        <PARAMETER NAME="C_DIVIDE6_AUTO" VALUE="0.3072"/>
        <PARAMETER NAME="C_DIVIDE7_AUTO" VALUE="0.3072"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV" VALUE="false"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV1" VALUE="false"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV2" VALUE="false"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV3" VALUE="false"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV4" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV1" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV2" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV3" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV4" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV5" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV6" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV7" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT1_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT2_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT3_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT4_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT5_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT6_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT7_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT0_ACTUAL_FREQ" VALUE="30.720"/>
        <PARAMETER NAME="C_CLKOUT1_ACTUAL_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT2_ACTUAL_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT3_ACTUAL_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT4_ACTUAL_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT5_ACTUAL_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT6_ACTUAL_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_clk_DSP_0"/>
        <PARAMETER NAME="USER_CLK_FREQ0" VALUE="100.0"/>
        <PARAMETER NAME="USER_CLK_FREQ1" VALUE="100.0"/>
        <PARAMETER NAME="USER_CLK_FREQ2" VALUE="100.0"/>
        <PARAMETER NAME="USER_CLK_FREQ3" VALUE="100.0"/>
        <PARAMETER NAME="ENABLE_CLOCK_MONITOR" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK0" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK1" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK2" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK3" VALUE="false"/>
        <PARAMETER NAME="Enable_PLL0" VALUE="false"/>
        <PARAMETER NAME="Enable_PLL1" VALUE="false"/>
        <PARAMETER NAME="REF_CLK_FREQ" VALUE="100.0"/>
        <PARAMETER NAME="PRECISION" VALUE="1"/>
        <PARAMETER NAME="PRIMITIVE" VALUE="MMCM"/>
        <PARAMETER NAME="PRIMTYPE_SEL" VALUE="mmcm_adv"/>
        <PARAMETER NAME="CLOCK_MGR_TYPE" VALUE="auto"/>
        <PARAMETER NAME="USE_FREQ_SYNTH" VALUE="true"/>
        <PARAMETER NAME="USE_SPREAD_SPECTRUM" VALUE="false"/>
        <PARAMETER NAME="USE_PHASE_ALIGNMENT" VALUE="true"/>
        <PARAMETER NAME="USE_MIN_POWER" VALUE="false"/>
        <PARAMETER NAME="USE_DYN_PHASE_SHIFT" VALUE="false"/>
        <PARAMETER NAME="USE_DYN_RECONFIG" VALUE="false"/>
        <PARAMETER NAME="JITTER_SEL" VALUE="No_Jitter"/>
        <PARAMETER NAME="PRIM_IN_FREQ" VALUE="40"/>
        <PARAMETER NAME="PRIM_IN_TIMEPERIOD" VALUE="10.000"/>
        <PARAMETER NAME="IN_FREQ_UNITS" VALUE="Units_MHz"/>
        <PARAMETER NAME="PHASESHIFT_MODE" VALUE="WAVEFORM"/>
        <PARAMETER NAME="IN_JITTER_UNITS" VALUE="Units_UI"/>
        <PARAMETER NAME="RELATIVE_INCLK" VALUE="REL_PRIMARY"/>
        <PARAMETER NAME="USE_INCLK_SWITCHOVER" VALUE="false"/>
        <PARAMETER NAME="SECONDARY_IN_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="SECONDARY_IN_TIMEPERIOD" VALUE="10.000"/>
        <PARAMETER NAME="SECONDARY_PORT" VALUE="clk_in2"/>
        <PARAMETER NAME="SECONDARY_SOURCE" VALUE="Single_ended_clock_capable_pin"/>
        <PARAMETER NAME="JITTER_OPTIONS" VALUE="UI"/>
        <PARAMETER NAME="CLKIN1_UI_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="CLKIN2_UI_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="PRIM_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="SECONDARY_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="CLKIN1_JITTER_PS" VALUE="250.0"/>
        <PARAMETER NAME="CLKIN2_JITTER_PS" VALUE="100.0"/>
        <PARAMETER NAME="CLKOUT1_USED" VALUE="true"/>
        <PARAMETER NAME="CLKOUT2_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT3_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT4_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT5_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT6_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT7_USED" VALUE="false"/>
        <PARAMETER NAME="NUM_OUT_CLKS" VALUE="1"/>
        <PARAMETER NAME="CLK_OUT1_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT2_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT3_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT4_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT5_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT6_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT7_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="PRIMARY_PORT" VALUE="clk_in1"/>
        <PARAMETER NAME="CLK_OUT1_PORT" VALUE="sample_rate_30_72"/>
        <PARAMETER NAME="CLK_OUT2_PORT" VALUE="clk_out2"/>
        <PARAMETER NAME="CLK_OUT3_PORT" VALUE="clk_out3"/>
        <PARAMETER NAME="CLK_OUT4_PORT" VALUE="clk_out4"/>
        <PARAMETER NAME="CLK_OUT5_PORT" VALUE="clk_out5"/>
        <PARAMETER NAME="CLK_OUT6_PORT" VALUE="clk_out6"/>
        <PARAMETER NAME="CLK_OUT7_PORT" VALUE="clk_out7"/>
        <PARAMETER NAME="DADDR_PORT" VALUE="daddr"/>
        <PARAMETER NAME="DCLK_PORT" VALUE="dclk"/>
        <PARAMETER NAME="DRDY_PORT" VALUE="drdy"/>
        <PARAMETER NAME="DWE_PORT" VALUE="dwe"/>
        <PARAMETER NAME="DIN_PORT" VALUE="din"/>
        <PARAMETER NAME="DOUT_PORT" VALUE="dout"/>
        <PARAMETER NAME="DEN_PORT" VALUE="den"/>
        <PARAMETER NAME="PSCLK_PORT" VALUE="psclk"/>
        <PARAMETER NAME="PSEN_PORT" VALUE="psen"/>
        <PARAMETER NAME="PSINCDEC_PORT" VALUE="psincdec"/>
        <PARAMETER NAME="PSDONE_PORT" VALUE="psdone"/>
        <PARAMETER NAME="CLKOUT1_REQUESTED_OUT_FREQ" VALUE="30.72"/>
        <PARAMETER NAME="CLKOUT1_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT1_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT2_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT2_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT2_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT3_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT3_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT3_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT4_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT4_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT4_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT5_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT5_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT5_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT6_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT6_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT6_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT7_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT7_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT7_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="USE_MAX_I_JITTER" VALUE="false"/>
        <PARAMETER NAME="USE_MIN_O_JITTER" VALUE="false"/>
        <PARAMETER NAME="CLKOUT1_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT2_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT3_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT4_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT5_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT6_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT7_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="PRIM_SOURCE" VALUE="No_buffer"/>
        <PARAMETER NAME="CLKOUT1_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT2_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT3_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT4_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT5_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT6_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT7_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="FEEDBACK_SOURCE" VALUE="FDBK_AUTO"/>
        <PARAMETER NAME="CLKFB_IN_SIGNALING" VALUE="SINGLE"/>
        <PARAMETER NAME="CLKFB_IN_PORT" VALUE="clkfb_in"/>
        <PARAMETER NAME="CLKFB_IN_P_PORT" VALUE="clkfb_in_p"/>
        <PARAMETER NAME="CLKFB_IN_N_PORT" VALUE="clkfb_in_n"/>
        <PARAMETER NAME="CLKFB_OUT_PORT" VALUE="clkfb_out"/>
        <PARAMETER NAME="CLKFB_OUT_P_PORT" VALUE="clkfb_out_p"/>
        <PARAMETER NAME="CLKFB_OUT_N_PORT" VALUE="clkfb_out_n"/>
        <PARAMETER NAME="PLATFORM" VALUE="UNKNOWN"/>
        <PARAMETER NAME="SUMMARY_STRINGS" VALUE="empty"/>
        <PARAMETER NAME="USE_LOCKED" VALUE="true"/>
        <PARAMETER NAME="CALC_DONE" VALUE="empty"/>
        <PARAMETER NAME="USE_RESET" VALUE="false"/>
        <PARAMETER NAME="USE_POWER_DOWN" VALUE="false"/>
        <PARAMETER NAME="USE_STATUS" VALUE="false"/>
        <PARAMETER NAME="USE_FREEZE" VALUE="false"/>
        <PARAMETER NAME="USE_CLK_VALID" VALUE="false"/>
        <PARAMETER NAME="USE_INCLK_STOPPED" VALUE="false"/>
        <PARAMETER NAME="USE_CLKFB_STOPPED" VALUE="false"/>
        <PARAMETER NAME="RESET_PORT" VALUE="reset"/>
        <PARAMETER NAME="LOCKED_PORT" VALUE="locked"/>
        <PARAMETER NAME="POWER_DOWN_PORT" VALUE="power_down"/>
        <PARAMETER NAME="CLK_VALID_PORT" VALUE="CLK_VALID"/>
        <PARAMETER NAME="STATUS_PORT" VALUE="STATUS"/>
        <PARAMETER NAME="CLK_IN_SEL_PORT" VALUE="clk_in_sel"/>
        <PARAMETER NAME="INPUT_CLK_STOPPED_PORT" VALUE="input_clk_stopped"/>
        <PARAMETER NAME="CLKFB_STOPPED_PORT" VALUE="clkfb_stopped"/>
        <PARAMETER NAME="SS_MODE" VALUE="CENTER_HIGH"/>
        <PARAMETER NAME="SS_MOD_FREQ" VALUE="250"/>
        <PARAMETER NAME="SS_MOD_TIME" VALUE="0.004"/>
        <PARAMETER NAME="OVERRIDE_MMCM" VALUE="false"/>
        <PARAMETER NAME="MMCM_NOTES" VALUE="None"/>
        <PARAMETER NAME="MMCM_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="MMCM_CLKFBOUT_MULT_F" VALUE="24.000"/>
        <PARAMETER NAME="MMCM_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKFBOUT_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKIN1_PERIOD" VALUE="25.000"/>
        <PARAMETER NAME="MMCM_CLKIN2_PERIOD" VALUE="10.0"/>
        <PARAMETER NAME="MMCM_CLKOUT4_CASCADE" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLOCK_HOLD" VALUE="false"/>
        <PARAMETER NAME="MMCM_COMPENSATION" VALUE="ZHOLD"/>
        <PARAMETER NAME="MMCM_REF_JITTER1" VALUE="0.010"/>
        <PARAMETER NAME="MMCM_REF_JITTER2" VALUE="0.010"/>
        <PARAMETER NAME="MMCM_STARTUP_WAIT" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT0_DIVIDE_F" VALUE="31.250"/>
        <PARAMETER NAME="MMCM_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT0_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT1_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT1_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT2_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT3_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT4_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT5_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT6_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT6_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT6_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT6_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="OVERRIDE_PLL" VALUE="false"/>
        <PARAMETER NAME="PLL_NOTES" VALUE="None"/>
        <PARAMETER NAME="PLL_BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="PLL_CLKFBOUT_MULT" VALUE="4"/>
        <PARAMETER NAME="PLL_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLK_FEEDBACK" VALUE="CLKFBOUT"/>
        <PARAMETER NAME="PLL_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKIN_PERIOD" VALUE="10.000"/>
        <PARAMETER NAME="PLL_COMPENSATION" VALUE="SYSTEM_SYNCHRONOUS"/>
        <PARAMETER NAME="PLL_REF_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="PLL_CLKOUT0_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT1_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="RESET_TYPE" VALUE="ACTIVE_HIGH"/>
        <PARAMETER NAME="USE_SAFE_CLOCK_STARTUP" VALUE="false"/>
        <PARAMETER NAME="USE_CLOCK_SEQUENCING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT1_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT2_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT3_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT4_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT5_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT6_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT7_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="CLK_IN1_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CLK_IN2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="DIFF_CLK_IN1_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="DIFF_CLK_IN2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="AUTO_PRIMITIVE" VALUE="MMCM"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="ENABLE_CDDC" VALUE="false"/>
        <PARAMETER NAME="CDDCDONE_PORT" VALUE="cddcdone"/>
        <PARAMETER NAME="CDDCREQ_PORT" VALUE="cddcreq"/>
        <PARAMETER NAME="ENABLE_CLKOUTPHY" VALUE="false"/>
        <PARAMETER NAME="CLKOUTPHY_REQUESTED_FREQ" VALUE="600.000"/>
        <PARAMETER NAME="CLKOUT1_JITTER" VALUE="271.412"/>
        <PARAMETER NAME="CLKOUT1_PHASE_ERROR" VALUE="196.976"/>
        <PARAMETER NAME="CLKOUT2_JITTER" VALUE="158.000"/>
        <PARAMETER NAME="CLKOUT2_PHASE_ERROR" VALUE="196.976"/>
        <PARAMETER NAME="CLKOUT3_JITTER" VALUE="158.000"/>
        <PARAMETER NAME="CLKOUT3_PHASE_ERROR" VALUE="196.976"/>
        <PARAMETER NAME="CLKOUT4_JITTER" VALUE="247.096"/>
        <PARAMETER NAME="CLKOUT4_PHASE_ERROR" VALUE="196.976"/>
        <PARAMETER NAME="CLKOUT5_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT5_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT6_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT6_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT7_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT7_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="INPUT_MODE" VALUE="frequency"/>
        <PARAMETER NAME="INTERFACE_SELECTION" VALUE="Enable_AXI"/>
        <PARAMETER NAME="AXI_DRP" VALUE="false"/>
        <PARAMETER NAME="PHASE_DUTY_CONFIG" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="40000000" DIR="I" NAME="clk_in1" SIGIS="clk" SIGNAME="CLK_AXI_ibuf_0_out_ref">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CLK_AXI_ibuf_0" PORT="out_ref"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="30720000" DIR="O" NAME="sample_rate_30_72" SIGIS="clk" SIGNAME="AD9361_CTRL_ad9361_clk_clk_DSP_sample_rate_30_72">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_DMA" PORT="fifo_wr_clk"/>
            <CONNECTION INSTANCE="AD9364_adc_fifo_ad9364_0" PORT="dout_clk"/>
            <CONNECTION INSTANCE="AD9364_dac_fifo_ad9364_0" PORT="din_clk"/>
            <CONNECTION INSTANCE="AD9364_divclk_64_rst1" PORT="slowest_sync_clk"/>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_3_adc_fifo_ad9361_3" PORT="dout_clk"/>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_3_dac_fifo_ad9361_3" PORT="din_clk"/>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_1_adc_fifo_ad9361_1" PORT="dout_clk"/>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_1_dac_fifo_ad9361_1" PORT="din_clk"/>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_2_adc_fifo_ad9361_2" PORT="dout_clk"/>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_2_dac_fifo_ad9361_2" PORT="din_clk"/>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_in1"/>
            <CONNECTION INSTANCE="mqc_t_0" PORT="iclk_dsp"/>
            <CONNECTION INSTANCE="AD9361_CTRL_ad9361_clk_DATA_rst" PORT="slowest_sync_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="locked" SIGIS="undef" SIGNAME="AD9361_CTRL_ad9361_clk_clk_DSP_locked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_ad9361_clk_DATA_rst" PORT="dcm_locked"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="6" FULLNAME="/AD9361_CTRL/const_0" HWVERSION="1.1" INSTANCE="AD9361_CTRL_const_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="CONST_VAL" VALUE="0x0"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_const_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="0" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="AD9361_CTRL_const_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_3_axi_ad9361_3" PORT="up_txnrx"/>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_2_axi_ad9361_2" PORT="up_txnrx"/>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_1_axi_ad9361_1" PORT="up_txnrx"/>
            <CONNECTION INSTANCE="AD9364_axi_ad9364" PORT="up_txnrx"/>
            <CONNECTION INSTANCE="AD9364_axi_ad9364" PORT="up_enable"/>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_2_axi_ad9361_2" PORT="up_enable"/>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_3_axi_ad9361_3" PORT="up_enable"/>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_1_axi_ad9361_1" PORT="up_enable"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="6" FULLNAME="/AD9364/LOGIC_1" HWVERSION="1.1" INSTANCE="AD9364_LOGIC_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="CONST_VAL" VALUE="0x1"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_LOGIC_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="0" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="AD9364_LOGIC_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9364_dac_fifo_ad9364_0" PORT="din_valid_in_0"/>
            <CONNECTION INSTANCE="AD9364_dac_fifo_ad9364_0" PORT="din_valid_in_1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="6" FULLNAME="/AD9364/TDD_SYNC4" HWVERSION="1.1" INSTANCE="AD9364_TDD_SYNC4" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="CONST_VAL" VALUE="0x0"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_TDD_SYNC4_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="0" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="AD9364_TDD_SYNC4_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9364_axi_ad9364" PORT="tdd_sync"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/AD9364/adc_fifo_ad9364_0" HWVERSION="1.0" INSTANCE="AD9364_adc_fifo_ad9364_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_wfifo" VLNV="analog.com:user:util_wfifo:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="NUM_OF_CHANNELS" VALUE="2"/>
        <PARAMETER NAME="DIN_DATA_WIDTH" VALUE="16"/>
        <PARAMETER NAME="DOUT_DATA_WIDTH" VALUE="16"/>
        <PARAMETER NAME="DIN_ADDRESS_WIDTH" VALUE="4"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_adc_fifo_ad9364_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="din_rst" SIGIS="rst" SIGNAME="AD9364_axi_ad9364_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9364_axi_ad9364" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="din_clk" SIGIS="clk" SIGNAME="AD9364_axi_ad9364_l_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9364_axi_ad9364" PORT="l_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="din_enable_0" SIGIS="undef" SIGNAME="AD9364_axi_ad9364_adc_enable_i0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9364_axi_ad9364" PORT="adc_enable_i0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="din_valid_0" SIGIS="undef" SIGNAME="AD9364_axi_ad9364_adc_valid_i0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9364_axi_ad9364" PORT="adc_valid_i0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="din_data_0" RIGHT="0" SIGIS="undef" SIGNAME="AD9364_axi_ad9364_adc_data_i0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9364_axi_ad9364" PORT="adc_data_i0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="din_enable_1" SIGIS="undef" SIGNAME="AD9364_axi_ad9364_adc_enable_q0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9364_axi_ad9364" PORT="adc_enable_q0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="din_valid_1" SIGIS="undef" SIGNAME="AD9364_axi_ad9364_adc_valid_q0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9364_axi_ad9364" PORT="adc_valid_q0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="din_data_1" RIGHT="0" SIGIS="undef" SIGNAME="AD9364_axi_ad9364_adc_data_q0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9364_axi_ad9364" PORT="adc_data_q0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="din_ovf" SIGIS="undef"/>
        <PORT DIR="I" NAME="dout_rstn" SIGIS="rst" SIGNAME="AD9364_divclk_64_rst1_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9364_divclk_64_rst1" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="30720000" DIR="I" NAME="dout_clk" SIGIS="clk" SIGNAME="AD9361_CTRL_ad9361_clk_clk_DSP_sample_rate_30_72">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_ad9361_clk_clk_DSP" PORT="sample_rate_30_72"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dout_enable_0" SIGIS="undef"/>
        <PORT DIR="O" NAME="dout_valid_0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="dout_data_0" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="dout_enable_1" SIGIS="undef"/>
        <PORT DIR="O" NAME="dout_valid_1" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="dout_data_1" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="dout_ovf" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="6" FULLNAME="/AD9364/axi_ad9364" HWVERSION="1.0" INSTANCE="AD9364_axi_ad9364" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_ad9361" VLNV="analog.com:user:axi_ad9361:1.0">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="s_axi" NAME="axi_lite" RANGE="65536" USAGE=""/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="ID" VALUE="0"/>
        <PARAMETER NAME="MODE_1R1T" VALUE="1"/>
        <PARAMETER NAME="FPGA_TECHNOLOGY" VALUE="1"/>
        <PARAMETER NAME="FPGA_FAMILY" VALUE="3"/>
        <PARAMETER NAME="SPEED_GRADE" VALUE="10"/>
        <PARAMETER NAME="DEV_PACKAGE" VALUE="3"/>
        <PARAMETER NAME="TDD_DISABLE" VALUE="1"/>
        <PARAMETER NAME="PPS_RECEIVER_ENABLE" VALUE="0"/>
        <PARAMETER NAME="CMOS_OR_LVDS_N" VALUE="0"/>
        <PARAMETER NAME="ADC_INIT_DELAY" VALUE="0"/>
        <PARAMETER NAME="ADC_DATAPATH_DISABLE" VALUE="0"/>
        <PARAMETER NAME="ADC_USERPORTS_DISABLE" VALUE="0"/>
        <PARAMETER NAME="ADC_DATAFORMAT_DISABLE" VALUE="0"/>
        <PARAMETER NAME="ADC_DCFILTER_DISABLE" VALUE="1"/>
        <PARAMETER NAME="ADC_IQCORRECTION_DISABLE" VALUE="1"/>
        <PARAMETER NAME="DAC_INIT_DELAY" VALUE="0"/>
        <PARAMETER NAME="DAC_CLK_EDGE_SEL" VALUE="0"/>
        <PARAMETER NAME="DAC_IODELAY_ENABLE" VALUE="0"/>
        <PARAMETER NAME="DAC_DATAPATH_DISABLE" VALUE="0"/>
        <PARAMETER NAME="DAC_DDS_DISABLE" VALUE="1"/>
        <PARAMETER NAME="DAC_DDS_TYPE" VALUE="1"/>
        <PARAMETER NAME="DAC_DDS_CORDIC_DW" VALUE="14"/>
        <PARAMETER NAME="DAC_DDS_CORDIC_PHASE_DW" VALUE="13"/>
        <PARAMETER NAME="DAC_USERPORTS_DISABLE" VALUE="0"/>
        <PARAMETER NAME="DAC_IQCORRECTION_DISABLE" VALUE="1"/>
        <PARAMETER NAME="IO_DELAY_GROUP" VALUE="dev_4_if_delay_group"/>
        <PARAMETER NAME="MIMO_ENABLE" VALUE="0"/>
        <PARAMETER NAME="USE_SSI_CLK" VALUE="1"/>
        <PARAMETER NAME="DELAY_REFCLK_FREQUENCY" VALUE="200"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_axi_ad9364_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x83CA0000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x83CAFFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="rx_clk_in_p" SIGIS="undef" SIGNAME="External_Ports_ad9364_DCLK_P">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ad9364_DCLK_P"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rx_clk_in_n" SIGIS="undef" SIGNAME="External_Ports_ad9364_DCLK_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ad9364_DCLK_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rx_frame_in_p" SIGIS="undef" SIGNAME="External_Ports_ad9364_RX_FRAME_P">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ad9364_RX_FRAME_P"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rx_frame_in_n" SIGIS="undef" SIGNAME="External_Ports_ad9364_RX_FRAME_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ad9364_RX_FRAME_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="rx_data_in_p" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_ad9364_P1_P">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ad9364_P1_P"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="rx_data_in_n" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_ad9364_P1_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ad9364_P1_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="tx_clk_out_p" SIGIS="undef" SIGNAME="AD9364_axi_ad9364_tx_clk_out_p">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ad9364_FB_CLK_P"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="tx_clk_out_n" SIGIS="undef" SIGNAME="AD9364_axi_ad9364_tx_clk_out_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ad9364_FB_CLK_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="tx_frame_out_p" SIGIS="undef" SIGNAME="AD9364_axi_ad9364_tx_frame_out_p">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ad9364_TX_FRAME_P"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="tx_frame_out_n" SIGIS="undef" SIGNAME="AD9364_axi_ad9364_tx_frame_out_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ad9364_TX_FRAME_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="tx_data_out_p" RIGHT="0" SIGIS="undef" SIGNAME="AD9364_axi_ad9364_tx_data_out_p">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ad9364_P0_P"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="tx_data_out_n" RIGHT="0" SIGIS="undef" SIGNAME="AD9364_axi_ad9364_tx_data_out_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ad9364_P0_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="enable" SIGIS="undef" SIGNAME="AD9364_axi_ad9364_enable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ad9364_EN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="txnrx" SIGIS="undef" SIGNAME="AD9364_axi_ad9364_txnrx">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ad9364_TXNRX"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dac_sync_in" SIGIS="undef" SIGNAME="AD9364_axi_ad9364_dac_sync_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9364_axi_ad9364" PORT="dac_sync_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dac_sync_out" SIGIS="undef" SIGNAME="AD9364_axi_ad9364_dac_sync_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9364_axi_ad9364" PORT="dac_sync_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="tdd_sync" SIGIS="undef" SIGNAME="AD9364_TDD_SYNC4_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9364_TDD_SYNC4" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="tdd_sync_cntr" SIGIS="undef"/>
        <PORT DIR="I" NAME="gps_pps" SIGIS="undef"/>
        <PORT DIR="O" NAME="gps_pps_irq" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT"/>
        <PORT CLKFREQUENCY="200000000" DIR="I" NAME="delay_clk" SIGIS="clk" SIGNAME="CLK_AXI_CLK_COMMON_delay_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CLK_AXI_CLK_COMMON" PORT="delay_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="O" NAME="l_clk" SIGIS="clk" SIGNAME="AD9364_axi_ad9364_l_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9364_adc_fifo_ad9364_0" PORT="din_clk"/>
            <CONNECTION INSTANCE="AD9364_dac_fifo_ad9364_0" PORT="dout_clk"/>
            <CONNECTION INSTANCE="AD9364_axi_ad9364" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="AD9364_axi_ad9364_l_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9364_axi_ad9364" PORT="l_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="rst" SIGIS="rst" SIGNAME="AD9364_axi_ad9364_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9364_adc_fifo_ad9364_0" PORT="din_rst"/>
            <CONNECTION INSTANCE="AD9364_dac_fifo_ad9364_0" PORT="dout_rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="adc_enable_i0" SIGIS="undef" SIGNAME="AD9364_axi_ad9364_adc_enable_i0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9364_adc_fifo_ad9364_0" PORT="din_enable_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="adc_valid_i0" SIGIS="undef" SIGNAME="AD9364_axi_ad9364_adc_valid_i0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9364_adc_fifo_ad9364_0" PORT="din_valid_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="adc_data_i0" RIGHT="0" SIGIS="undef" SIGNAME="AD9364_axi_ad9364_adc_data_i0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9364_adc_fifo_ad9364_0" PORT="din_data_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="adc_enable_q0" SIGIS="undef" SIGNAME="AD9364_axi_ad9364_adc_enable_q0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9364_adc_fifo_ad9364_0" PORT="din_enable_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="adc_valid_q0" SIGIS="undef" SIGNAME="AD9364_axi_ad9364_adc_valid_q0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9364_adc_fifo_ad9364_0" PORT="din_valid_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="adc_data_q0" RIGHT="0" SIGIS="undef" SIGNAME="AD9364_axi_ad9364_adc_data_q0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9364_adc_fifo_ad9364_0" PORT="din_data_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="adc_enable_i1" SIGIS="undef"/>
        <PORT DIR="O" NAME="adc_valid_i1" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="adc_data_i1" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="adc_enable_q1" SIGIS="undef"/>
        <PORT DIR="O" NAME="adc_valid_q1" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="adc_data_q1" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="adc_dovf" SIGIS="undef"/>
        <PORT DIR="O" NAME="adc_r1_mode" SIGIS="undef"/>
        <PORT DIR="O" NAME="dac_enable_i0" SIGIS="undef" SIGNAME="AD9364_axi_ad9364_dac_enable_i0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9364_dac_fifo_ad9364_0" PORT="dout_enable_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dac_valid_i0" SIGIS="undef" SIGNAME="AD9364_axi_ad9364_dac_valid_i0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9364_dac_fifo_ad9364_0" PORT="dout_valid_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="dac_data_i0" RIGHT="0" SIGIS="undef" SIGNAME="AD9364_dac_fifo_ad9364_0_dout_data_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9364_dac_fifo_ad9364_0" PORT="dout_data_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dac_enable_q0" SIGIS="undef" SIGNAME="AD9364_axi_ad9364_dac_enable_q0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9364_dac_fifo_ad9364_0" PORT="dout_enable_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dac_valid_q0" SIGIS="undef" SIGNAME="AD9364_axi_ad9364_dac_valid_q0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9364_dac_fifo_ad9364_0" PORT="dout_valid_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="dac_data_q0" RIGHT="0" SIGIS="undef" SIGNAME="AD9364_dac_fifo_ad9364_0_dout_data_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9364_dac_fifo_ad9364_0" PORT="dout_data_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dac_enable_i1" SIGIS="undef"/>
        <PORT DIR="O" NAME="dac_valid_i1" SIGIS="undef"/>
        <PORT DIR="I" LEFT="15" NAME="dac_data_i1" RIGHT="0" SIGIS="undef" SIGNAME="AD9364_dac_fifo_ad9364_0_dout_data_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9364_dac_fifo_ad9364_0" PORT="dout_data_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dac_enable_q1" SIGIS="undef"/>
        <PORT DIR="O" NAME="dac_valid_q1" SIGIS="undef"/>
        <PORT DIR="I" LEFT="15" NAME="dac_data_q1" RIGHT="0" SIGIS="undef" SIGNAME="AD9364_dac_fifo_ad9364_0_dout_data_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9364_dac_fifo_ad9364_0" PORT="dout_data_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dac_dunf" SIGIS="undef" SIGNAME="AD9364_dac_fifo_ad9364_0_dout_data_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9364_dac_fifo_ad9364_0" PORT="dout_data_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dac_r1_mode" SIGIS="undef"/>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="CLK_AXI_CLK_COMMON_axi_periph_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CLK_AXI_CLK_COMMON" PORT="axi_periph_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="CLK_AXI_AXI_reset_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CLK_AXI_AXI_reset" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="AD9364_axi_ad9364_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M03_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="AD9364_axi_ad9364_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M03_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="AD9364_axi_ad9364_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M03_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="AD9364_axi_ad9364_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M03_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="AD9364_axi_ad9364_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M03_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="AD9364_axi_ad9364_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M03_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="AD9364_axi_ad9364_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M03_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="AD9364_axi_ad9364_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M03_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="AD9364_axi_ad9364_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M03_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="AD9364_axi_ad9364_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M03_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="AD9364_axi_ad9364_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M03_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="AD9364_axi_ad9364_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M03_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="AD9364_axi_ad9364_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M03_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="AD9364_axi_ad9364_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M03_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="AD9364_axi_ad9364_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M03_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="AD9364_axi_ad9364_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M03_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="AD9364_axi_ad9364_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M03_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="AD9364_axi_ad9364_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M03_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="AD9364_axi_ad9364_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M03_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_enable" SIGIS="undef" SIGNAME="AD9361_CTRL_const_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_const_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_txnrx" SIGIS="undef" SIGNAME="AD9361_CTRL_const_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_const_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="up_dac_gpio_in" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="up_dac_gpio_out" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="up_adc_gpio_in" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="up_adc_gpio_out" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="AXI_Peripheral_AXI_C2C_axi_periph_M03_AXI" DATAWIDTH="32" NAME="s_axi" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="16"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_CLK_COMMON_0_axi_periph_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/AD9364/dac_fifo_ad9364_0" HWVERSION="1.0" INSTANCE="AD9364_dac_fifo_ad9364_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_rfifo" VLNV="analog.com:user:util_rfifo:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="NUM_OF_CHANNELS" VALUE="2"/>
        <PARAMETER NAME="DIN_DATA_WIDTH" VALUE="16"/>
        <PARAMETER NAME="DOUT_DATA_WIDTH" VALUE="16"/>
        <PARAMETER NAME="DIN_ADDRESS_WIDTH" VALUE="4"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_dac_fifo_ad9364_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="din_rstn" SIGIS="rst" SIGNAME="AD9364_divclk_64_rst1_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9364_divclk_64_rst1" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="30720000" DIR="I" NAME="din_clk" SIGIS="clk" SIGNAME="AD9361_CTRL_ad9361_clk_clk_DSP_sample_rate_30_72">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_ad9361_clk_clk_DSP" PORT="sample_rate_30_72"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="din_enable_0" SIGIS="undef"/>
        <PORT DIR="O" NAME="din_valid_0" SIGIS="undef"/>
        <PORT DIR="I" NAME="din_valid_in_0" SIGIS="undef" SIGNAME="AD9364_LOGIC_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9364_LOGIC_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="din_data_0" RIGHT="0" SIGIS="undef" SIGNAME="AD9364_zero_sample_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9364_zero_sample" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="din_enable_1" SIGIS="undef"/>
        <PORT DIR="O" NAME="din_valid_1" SIGIS="undef"/>
        <PORT DIR="I" NAME="din_valid_in_1" SIGIS="undef" SIGNAME="AD9364_LOGIC_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9364_LOGIC_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="din_data_1" RIGHT="0" SIGIS="undef" SIGNAME="AD9364_zero_sample_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9364_zero_sample" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="din_unf" SIGIS="undef"/>
        <PORT DIR="I" NAME="dout_rst" SIGIS="rst" SIGNAME="AD9364_axi_ad9364_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9364_axi_ad9364" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="dout_clk" SIGIS="clk" SIGNAME="AD9364_axi_ad9364_l_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9364_axi_ad9364" PORT="l_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dout_enable_0" SIGIS="undef" SIGNAME="AD9364_axi_ad9364_dac_enable_i0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9364_axi_ad9364" PORT="dac_enable_i0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dout_valid_0" SIGIS="undef" SIGNAME="AD9364_axi_ad9364_dac_valid_i0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9364_axi_ad9364" PORT="dac_valid_i0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dout_valid_out_0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="dout_data_0" RIGHT="0" SIGIS="undef" SIGNAME="AD9364_dac_fifo_ad9364_0_dout_data_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9364_axi_ad9364" PORT="dac_data_i0"/>
            <CONNECTION INSTANCE="AD9364_axi_ad9364" PORT="dac_data_i1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dout_enable_1" SIGIS="undef" SIGNAME="AD9364_axi_ad9364_dac_enable_q0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9364_axi_ad9364" PORT="dac_enable_q0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dout_valid_1" SIGIS="undef" SIGNAME="AD9364_axi_ad9364_dac_valid_q0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9364_axi_ad9364" PORT="dac_valid_q0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dout_valid_out_1" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="dout_data_1" RIGHT="0" SIGIS="undef" SIGNAME="AD9364_dac_fifo_ad9364_0_dout_data_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9364_axi_ad9364" PORT="dac_data_q0"/>
            <CONNECTION INSTANCE="AD9364_axi_ad9364" PORT="dac_data_q1"/>
            <CONNECTION INSTANCE="AD9364_axi_ad9364" PORT="dac_dunf"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dout_unf" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="13" FULLNAME="/AD9364/divclk_64_rst1" HWVERSION="5.0" INSTANCE="AD9364_divclk_64_rst1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="kintex7"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_divclk_64_rst1_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="30720000" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="AD9361_CTRL_ad9361_clk_clk_DSP_sample_rate_30_72">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_ad9361_clk_clk_DSP" PORT="sample_rate_30_72"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_reset_in" SIGIS="rst" SIGNAME="CLK_AXI_FPGA_reset_reset_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CLK_AXI_FPGA_reset" PORT="reset_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_reset_in" SIGIS="rst"/>
        <PORT DIR="I" NAME="mb_debug_sys_rst" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef"/>
        <PORT DIR="O" NAME="mb_reset" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" RIGHT="0" SIGIS="rst" SIGNAME="AD9364_divclk_64_rst1_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9364_adc_fifo_ad9364_0" PORT="dout_rstn"/>
            <CONNECTION INSTANCE="AD9364_dac_fifo_ad9364_0" PORT="din_rstn"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="6" FULLNAME="/AD9364/zero_sample" HWVERSION="1.1" INSTANCE="AD9364_zero_sample" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_WIDTH" VALUE="16"/>
        <PARAMETER NAME="CONST_VAL" VALUE="0x0000"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_zero_sample_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="15" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="AD9364_zero_sample_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9364_dac_fifo_ad9364_0" PORT="din_data_0"/>
            <CONNECTION INSTANCE="AD9364_dac_fifo_ad9364_0" PORT="din_data_1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="5" FULLNAME="/AXI_Peripheral/AXI_C2C" HWVERSION="5.0" INSTANCE="AXI_Peripheral_AXI_C2C" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_chip2chip" VLNV="xilinx.com:ip:axi_chip2chip:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_chip2chip;v=v5_0;d=pg067-axi-chip2chip.pdf"/>
      </DOCUMENTS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="s_axi" NAME="Mem0" RANGE="4096" USAGE="memory"/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="kintex7"/>
        <PARAMETER NAME="C_INSTANCE" VALUE="axi_c2c"/>
        <PARAMETER NAME="C_SIMULATION" VALUE="0"/>
        <PARAMETER NAME="C_MASTER_FPGA" VALUE="1"/>
        <PARAMETER NAME="C_AXI_BUS_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_EN_AXI_LINK_HNDLR" VALUE="0"/>
        <PARAMETER NAME="C_COMMON_CLK" VALUE="0"/>
        <PARAMETER NAME="C_INTERFACE_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_INTERFACE_MODE" VALUE="1"/>
        <PARAMETER NAME="C_NUM_OF_IO" VALUE="36"/>
        <PARAMETER NAME="C_SELECTIO_PHY_CLK" VALUE="100"/>
        <PARAMETER NAME="C_INCLUDE_AXILITE" VALUE="2"/>
        <PARAMETER NAME="C_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_DISABLE_DESKEW" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_CLK_SHIFT" VALUE="0"/>
        <PARAMETER NAME="C_USE_DIFF_CLK" VALUE="0"/>
        <PARAMETER NAME="C_USE_DIFF_IO" VALUE="0"/>
        <PARAMETER NAME="C_AURORA_WIDTH" VALUE="4096"/>
        <PARAMETER NAME="C_ECC_ENABLE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_STB_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_LEN_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_AXI_SIZE_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C_AXI_BRST_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C_AXI_RESP_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C_INTERRUPT_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_EN_LEGACY_MODE" VALUE="0"/>
        <PARAMETER NAME="C_AXI_LITE_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_LITE_PROT_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C_AXI_LITE_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_LITE_STB_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_AXI_LITE_RESP_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C_M_AXI_WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_M_AXI_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_AXI_C2C_0"/>
        <PARAMETER NAME="C_SUPPORT_NARROWBURST" VALUE="axi_c2c"/>
        <PARAMETER NAME="C_AXI4_LITE_BASEADDR" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="C_AXI4_LITE_HIGHADDR" VALUE="0x00000000"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x00000000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x3FFFFFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_aclk" SIGIS="clk" SIGNAME="CLK_AXI_CLK_COMMON_axi_periph_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CLK_AXI_CLK_COMMON" PORT="axi_periph_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_aresetn" SIGIS="rst" SIGNAME="CLK_AXI_AXI_reset_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CLK_AXI_AXI_reset" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="s_axi_awid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_DMA" PORT="m_dest_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_DMA" PORT="m_dest_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_DMA" PORT="m_dest_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_DMA" PORT="m_dest_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_DMA" PORT="m_dest_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_DMA" PORT="m_dest_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_DMA" PORT="m_dest_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_DMA" PORT="m_dest_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wlast" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_DMA" PORT="m_dest_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_DMA" PORT="m_dest_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_DMA" PORT="m_dest_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="s_axi_bid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_DMA" PORT="m_dest_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_DMA" PORT="m_dest_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_DMA" PORT="m_dest_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="s_axi_arid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arlen" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arsize" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arburst" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef"/>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef"/>
        <PORT DIR="O" LEFT="11" NAME="s_axi_rid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="s_axi_rlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="axi_c2c_m2s_intr_in" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Peripheral_Concat_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_Concat" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="axi_c2c_s2m_intr_out" RIGHT="0" SIGIS="undef"/>
        <PORT CLKFREQUENCY="200000000" DIR="I" NAME="idelay_ref_clk" SIGIS="clk" SIGNAME="CLK_AXI_CLK_COMMON_delay_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CLK_AXI_CLK_COMMON" PORT="delay_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="axi_c2c_phy_clk" SIGIS="clk" SIGNAME="CLK_AXI_CLK_COMMON_axi_periph_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CLK_AXI_CLK_COMMON" PORT="axi_periph_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="O" NAME="axi_c2c_selio_tx_clk_out" SIGIS="clk" SIGNAME="AXI_Peripheral_AXI_C2C_axi_c2c_selio_tx_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="AXI_RX_CLK_OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="16" NAME="axi_c2c_selio_tx_data_out" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_c2c_selio_tx_data_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="AXI_RX_DATA_OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="axi_c2c_selio_rx_clk_in" SIGIS="clk" SIGNAME="External_Ports_AXI_TX_CLK_IN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="AXI_TX_CLK_IN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="16" NAME="axi_c2c_selio_rx_data_in" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_AXI_TX_DATA_IN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="AXI_TX_DATA_IN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="axi_c2c_link_status_out" SIGIS="undef"/>
        <PORT DIR="O" NAME="axi_c2c_multi_bit_error_out" SIGIS="undef"/>
        <PORT DIR="O" NAME="axi_c2c_link_error_out" SIGIS="undef"/>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="m_axi_lite_aclk" SIGIS="clk" SIGNAME="CLK_AXI_CLK_COMMON_axi_periph_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CLK_AXI_CLK_COMMON" PORT="axi_periph_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_lite_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_m_axi_lite_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="S00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_lite_awprot" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_m_axi_lite_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="S00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_lite_awvalid" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_m_axi_lite_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="S00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_lite_awready" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_m_axi_lite_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="S00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_lite_wdata" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_m_axi_lite_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="S00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_lite_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_m_axi_lite_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="S00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_lite_wvalid" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_m_axi_lite_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="S00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_lite_wready" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_m_axi_lite_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="S00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_lite_bresp" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_m_axi_lite_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="S00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_lite_bvalid" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_m_axi_lite_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="S00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_lite_bready" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_m_axi_lite_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="S00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_lite_araddr" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_m_axi_lite_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="S00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_lite_arprot" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_m_axi_lite_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="S00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_lite_arvalid" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_m_axi_lite_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="S00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_lite_arready" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_m_axi_lite_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="S00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="m_axi_lite_rdata" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_m_axi_lite_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="S00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_lite_rresp" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_m_axi_lite_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="S00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_lite_rvalid" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_m_axi_lite_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="S00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_lite_rready" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_m_axi_lite_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="S00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="AXI_Peripheral_AXI_C2C_m_axi_lite" DATAWIDTH="32" NAME="m_axi_lite" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_CLK_COMMON_0_axi_periph_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_lite_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_lite_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_lite_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_lite_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_lite_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_lite_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_lite_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_lite_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_lite_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_lite_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_lite_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_lite_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_lite_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_lite_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_lite_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_lite_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_lite_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_lite_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_lite_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="AXI_Peripheral_AXI_DMA_m_dest_axi" DATAWIDTH="32" NAME="s_axi" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="12"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_CLK_COMMON_0_axi_periph_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="s_axi_arburst"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="s_axi_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="s_axi_arlen"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="s_axi_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="s_axi_awburst"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="s_axi_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="s_axi_awlen"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="s_axi_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="s_axi_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="s_axi_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="s_axi_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="s_axi_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x83C00000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x83C0FFFF" INSTANCE="SPI_MOD_axi_spi" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="m_axi_lite" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="AXI_LITE"/>
        <MEMRANGE ADDRESSBLOCK="S00_AXI_reg" BASENAME="C_S00_AXI_BASEADDR" BASEVALUE="0x83C10000" HIGHNAME="C_S00_AXI_HIGHADDR" HIGHVALUE="0x83C1FFFF" INSTANCE="Control_from_SOM_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="m_axi_lite" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S00_AXI"/>
        <MEMRANGE ADDRESSBLOCK="S00_AXI_reg" BASENAME="C_S00_AXI_BASEADDR" BASEVALUE="0x83C20000" HIGHNAME="C_S00_AXI_HIGHADDR" HIGHVALUE="0x83C2FFFF" INSTANCE="IP_sync_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="m_axi_lite" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S00_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x83C30000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x83C3FFFF" INSTANCE="clk_wiz_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="m_axi_lite" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi_lite"/>
        <MEMRANGE ADDRESSBLOCK="axi_lite" BASENAME="C_BASEADDR" BASEVALUE="0x83C70000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x83C7FFFF" INSTANCE="AD9361_CTRL_AD9361_1_axi_ad9361_1" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="m_axi_lite" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi"/>
        <MEMRANGE ADDRESSBLOCK="axi_lite" BASENAME="C_BASEADDR" BASEVALUE="0x83C80000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x83C8FFFF" INSTANCE="AD9361_CTRL_AD9361_2_axi_ad9361_2" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="m_axi_lite" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi"/>
        <MEMRANGE ADDRESSBLOCK="axi_lite" BASENAME="C_BASEADDR" BASEVALUE="0x83C90000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x83C9FFFF" INSTANCE="AD9361_CTRL_AD9361_3_axi_ad9361_3" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="m_axi_lite" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi"/>
        <MEMRANGE ADDRESSBLOCK="axi_lite" BASENAME="C_BASEADDR" BASEVALUE="0x83CA0000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x83CAFFFF" INSTANCE="AD9364_axi_ad9364" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="m_axi_lite" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi"/>
        <MEMRANGE ADDRESSBLOCK="axi_lite" BASENAME="C_BASEADDR" BASEVALUE="0x83CB0000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x83CBFFFF" INSTANCE="AXI_Peripheral_AXI_DMA" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="m_axi_lite" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi"/>
        <MEMRANGE ADDRESSBLOCK="S00_AXI_reg" BASENAME="C_S00_AXI_BASEADDR" BASEVALUE="0x83CE0000" HIGHNAME="C_S00_AXI_HIGHADDR" HIGHVALUE="0x83CEFFFF" INSTANCE="Current_turning_off_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="m_axi_lite" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S00_AXI"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="SPI_MOD_axi_spi"/>
        <PERIPHERAL INSTANCE="Control_from_SOM_0"/>
        <PERIPHERAL INSTANCE="IP_sync_0"/>
        <PERIPHERAL INSTANCE="clk_wiz_0"/>
        <PERIPHERAL INSTANCE="AD9361_CTRL_AD9361_1_axi_ad9361_1"/>
        <PERIPHERAL INSTANCE="AD9361_CTRL_AD9361_2_axi_ad9361_2"/>
        <PERIPHERAL INSTANCE="AD9361_CTRL_AD9361_3_axi_ad9361_3"/>
        <PERIPHERAL INSTANCE="AD9364_axi_ad9364"/>
        <PERIPHERAL INSTANCE="AXI_Peripheral_AXI_DMA"/>
        <PERIPHERAL INSTANCE="Current_turning_off_0"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE COREREVISION="20" FULLNAME="/AXI_Peripheral/AXI_C2C_axi_periph" HWVERSION="2.1" INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_interconnect" VLNV="xilinx.com:ip:axi_interconnect:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="NUM_SI" VALUE="1"/>
        <PARAMETER NAME="NUM_MI" VALUE="16"/>
        <PARAMETER NAME="STRATEGY" VALUE="0"/>
        <PARAMETER NAME="ENABLE_ADVANCED_OPTIONS" VALUE="0"/>
        <PARAMETER NAME="ENABLE_PROTOCOL_CHECKERS" VALUE="0"/>
        <PARAMETER NAME="XBAR_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="PCHK_WAITS" VALUE="0"/>
        <PARAMETER NAME="PCHK_MAX_RD_BURSTS" VALUE="2"/>
        <PARAMETER NAME="PCHK_MAX_WR_BURSTS" VALUE="2"/>
        <PARAMETER NAME="SYNCHRONIZATION_STAGES" VALUE="3"/>
        <PARAMETER NAME="M00_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M01_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M02_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M03_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M04_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M05_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M06_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M07_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M08_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M00_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S01_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S02_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S03_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S04_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M00_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M01_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M02_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M03_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M04_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M05_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M06_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M07_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M08_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M09_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M10_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M11_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M12_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M13_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M14_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M15_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M16_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M17_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M18_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M19_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M20_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M21_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M22_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M23_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M24_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M25_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M26_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M27_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M28_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M29_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M30_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M31_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M32_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M33_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M34_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M35_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M36_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M37_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M38_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M39_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M40_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M41_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M42_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M43_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M44_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M45_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M46_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M47_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M48_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M49_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M50_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M51_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M52_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M53_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M54_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M55_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M56_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M57_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M58_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M59_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M60_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M61_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M62_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M63_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M00_SECURE" VALUE="0"/>
        <PARAMETER NAME="M01_SECURE" VALUE="0"/>
        <PARAMETER NAME="M02_SECURE" VALUE="0"/>
        <PARAMETER NAME="M03_SECURE" VALUE="0"/>
        <PARAMETER NAME="M04_SECURE" VALUE="0"/>
        <PARAMETER NAME="M05_SECURE" VALUE="0"/>
        <PARAMETER NAME="M06_SECURE" VALUE="0"/>
        <PARAMETER NAME="M07_SECURE" VALUE="0"/>
        <PARAMETER NAME="M08_SECURE" VALUE="0"/>
        <PARAMETER NAME="M09_SECURE" VALUE="0"/>
        <PARAMETER NAME="M10_SECURE" VALUE="0"/>
        <PARAMETER NAME="M11_SECURE" VALUE="0"/>
        <PARAMETER NAME="M12_SECURE" VALUE="0"/>
        <PARAMETER NAME="M13_SECURE" VALUE="0"/>
        <PARAMETER NAME="M14_SECURE" VALUE="0"/>
        <PARAMETER NAME="M15_SECURE" VALUE="0"/>
        <PARAMETER NAME="M16_SECURE" VALUE="0"/>
        <PARAMETER NAME="M17_SECURE" VALUE="0"/>
        <PARAMETER NAME="M18_SECURE" VALUE="0"/>
        <PARAMETER NAME="M19_SECURE" VALUE="0"/>
        <PARAMETER NAME="M20_SECURE" VALUE="0"/>
        <PARAMETER NAME="M21_SECURE" VALUE="0"/>
        <PARAMETER NAME="M22_SECURE" VALUE="0"/>
        <PARAMETER NAME="M23_SECURE" VALUE="0"/>
        <PARAMETER NAME="M24_SECURE" VALUE="0"/>
        <PARAMETER NAME="M25_SECURE" VALUE="0"/>
        <PARAMETER NAME="M26_SECURE" VALUE="0"/>
        <PARAMETER NAME="M27_SECURE" VALUE="0"/>
        <PARAMETER NAME="M28_SECURE" VALUE="0"/>
        <PARAMETER NAME="M29_SECURE" VALUE="0"/>
        <PARAMETER NAME="M30_SECURE" VALUE="0"/>
        <PARAMETER NAME="M31_SECURE" VALUE="0"/>
        <PARAMETER NAME="M32_SECURE" VALUE="0"/>
        <PARAMETER NAME="M33_SECURE" VALUE="0"/>
        <PARAMETER NAME="M34_SECURE" VALUE="0"/>
        <PARAMETER NAME="M35_SECURE" VALUE="0"/>
        <PARAMETER NAME="M36_SECURE" VALUE="0"/>
        <PARAMETER NAME="M37_SECURE" VALUE="0"/>
        <PARAMETER NAME="M38_SECURE" VALUE="0"/>
        <PARAMETER NAME="M39_SECURE" VALUE="0"/>
        <PARAMETER NAME="M40_SECURE" VALUE="0"/>
        <PARAMETER NAME="M41_SECURE" VALUE="0"/>
        <PARAMETER NAME="M42_SECURE" VALUE="0"/>
        <PARAMETER NAME="M43_SECURE" VALUE="0"/>
        <PARAMETER NAME="M44_SECURE" VALUE="0"/>
        <PARAMETER NAME="M45_SECURE" VALUE="0"/>
        <PARAMETER NAME="M46_SECURE" VALUE="0"/>
        <PARAMETER NAME="M47_SECURE" VALUE="0"/>
        <PARAMETER NAME="M48_SECURE" VALUE="0"/>
        <PARAMETER NAME="M49_SECURE" VALUE="0"/>
        <PARAMETER NAME="M50_SECURE" VALUE="0"/>
        <PARAMETER NAME="M51_SECURE" VALUE="0"/>
        <PARAMETER NAME="M52_SECURE" VALUE="0"/>
        <PARAMETER NAME="M53_SECURE" VALUE="0"/>
        <PARAMETER NAME="M54_SECURE" VALUE="0"/>
        <PARAMETER NAME="M55_SECURE" VALUE="0"/>
        <PARAMETER NAME="M56_SECURE" VALUE="0"/>
        <PARAMETER NAME="M57_SECURE" VALUE="0"/>
        <PARAMETER NAME="M58_SECURE" VALUE="0"/>
        <PARAMETER NAME="M59_SECURE" VALUE="0"/>
        <PARAMETER NAME="M60_SECURE" VALUE="0"/>
        <PARAMETER NAME="M61_SECURE" VALUE="0"/>
        <PARAMETER NAME="M62_SECURE" VALUE="0"/>
        <PARAMETER NAME="M63_SECURE" VALUE="0"/>
        <PARAMETER NAME="S00_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S01_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S02_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S03_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S04_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S05_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S06_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S07_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S08_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S09_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S10_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S11_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S12_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S13_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S14_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S15_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_AXI_C2C_axi_periph_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="ACLK" SIGIS="clk" SIGNAME="CLK_AXI_CLK_COMMON_axi_periph_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CLK_AXI_CLK_COMMON" PORT="axi_periph_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ARESETN" SIGIS="rst" SIGNAME="CLK_AXI_AXI_reset_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CLK_AXI_AXI_reset" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_ACLK" SIGIS="clk" SIGNAME="CLK_AXI_CLK_COMMON_axi_periph_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CLK_AXI_CLK_COMMON" PORT="axi_periph_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_ARESETN" SIGIS="rst" SIGNAME="CLK_AXI_AXI_reset_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CLK_AXI_AXI_reset" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_ACLK" SIGIS="clk" SIGNAME="CLK_AXI_CLK_COMMON_axi_periph_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CLK_AXI_CLK_COMMON" PORT="axi_periph_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_ARESETN" SIGIS="rst" SIGNAME="CLK_AXI_AXI_reset_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CLK_AXI_AXI_reset" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_ACLK" SIGIS="clk" SIGNAME="CLK_AXI_CLK_COMMON_axi_periph_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CLK_AXI_CLK_COMMON" PORT="axi_periph_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_ARESETN" SIGIS="rst" SIGNAME="CLK_AXI_AXI_reset_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CLK_AXI_AXI_reset" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_ACLK" SIGIS="clk" SIGNAME="CLK_AXI_CLK_COMMON_axi_periph_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CLK_AXI_CLK_COMMON" PORT="axi_periph_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_ARESETN" SIGIS="rst" SIGNAME="CLK_AXI_AXI_reset_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CLK_AXI_AXI_reset" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_ACLK" SIGIS="clk" SIGNAME="CLK_AXI_CLK_COMMON_axi_periph_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CLK_AXI_CLK_COMMON" PORT="axi_periph_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_ARESETN" SIGIS="rst" SIGNAME="CLK_AXI_AXI_reset_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CLK_AXI_AXI_reset" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_ACLK" SIGIS="clk" SIGNAME="CLK_AXI_CLK_COMMON_axi_periph_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CLK_AXI_CLK_COMMON" PORT="axi_periph_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_ARESETN" SIGIS="rst" SIGNAME="CLK_AXI_AXI_reset_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CLK_AXI_AXI_reset" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_ACLK" SIGIS="clk" SIGNAME="CLK_AXI_CLK_COMMON_axi_periph_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CLK_AXI_CLK_COMMON" PORT="axi_periph_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_ARESETN" SIGIS="rst" SIGNAME="CLK_AXI_AXI_reset_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CLK_AXI_AXI_reset" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_ACLK" SIGIS="clk" SIGNAME="CLK_AXI_CLK_COMMON_axi_periph_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CLK_AXI_CLK_COMMON" PORT="axi_periph_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_ARESETN" SIGIS="rst" SIGNAME="CLK_AXI_AXI_reset_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CLK_AXI_AXI_reset" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M07_ACLK" SIGIS="clk" SIGNAME="CLK_AXI_CLK_COMMON_axi_periph_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CLK_AXI_CLK_COMMON" PORT="axi_periph_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M07_ARESETN" SIGIS="rst" SIGNAME="CLK_AXI_AXI_reset_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CLK_AXI_AXI_reset" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M08_ACLK" SIGIS="clk" SIGNAME="CLK_AXI_CLK_COMMON_axi_periph_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CLK_AXI_CLK_COMMON" PORT="axi_periph_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M08_ARESETN" SIGIS="rst" SIGNAME="CLK_AXI_AXI_reset_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CLK_AXI_AXI_reset" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M09_ACLK" SIGIS="clk" SIGNAME="CLK_AXI_CLK_COMMON_axi_periph_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CLK_AXI_CLK_COMMON" PORT="axi_periph_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M09_ARESETN" SIGIS="rst" SIGNAME="CLK_AXI_AXI_reset_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CLK_AXI_AXI_reset" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M10_ACLK" SIGIS="clk" SIGNAME="CLK_AXI_CLK_COMMON_axi_periph_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CLK_AXI_CLK_COMMON" PORT="axi_periph_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M10_ARESETN" SIGIS="rst" SIGNAME="CLK_AXI_AXI_reset_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CLK_AXI_AXI_reset" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M11_ACLK" SIGIS="clk" SIGNAME="CLK_AXI_CLK_COMMON_axi_periph_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CLK_AXI_CLK_COMMON" PORT="axi_periph_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M11_ARESETN" SIGIS="rst" SIGNAME="CLK_AXI_AXI_reset_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CLK_AXI_AXI_reset" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M12_ACLK" SIGIS="clk" SIGNAME="CLK_AXI_CLK_COMMON_axi_periph_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CLK_AXI_CLK_COMMON" PORT="axi_periph_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M12_ARESETN" SIGIS="rst" SIGNAME="CLK_AXI_AXI_reset_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CLK_AXI_AXI_reset" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M13_ACLK" SIGIS="clk" SIGNAME="CLK_AXI_CLK_COMMON_axi_periph_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CLK_AXI_CLK_COMMON" PORT="axi_periph_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M13_ARESETN" SIGIS="rst" SIGNAME="CLK_AXI_AXI_reset_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CLK_AXI_AXI_reset" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M14_ACLK" SIGIS="clk" SIGNAME="CLK_AXI_CLK_COMMON_axi_periph_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CLK_AXI_CLK_COMMON" PORT="axi_periph_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M14_ARESETN" SIGIS="rst" SIGNAME="CLK_AXI_AXI_reset_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CLK_AXI_AXI_reset" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M15_ACLK" SIGIS="clk" SIGNAME="CLK_AXI_CLK_COMMON_axi_periph_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CLK_AXI_CLK_COMMON" PORT="axi_periph_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M15_ARESETN" SIGIS="rst" SIGNAME="CLK_AXI_AXI_reset_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CLK_AXI_AXI_reset" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M05_AXI_awaddr" SIGIS="undef"/>
        <PORT DIR="O" NAME="M05_AXI_awprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M05_AXI_awvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="M05_AXI_awready" SIGIS="undef"/>
        <PORT DIR="O" NAME="M05_AXI_wdata" SIGIS="undef"/>
        <PORT DIR="O" NAME="M05_AXI_wstrb" SIGIS="undef"/>
        <PORT DIR="O" NAME="M05_AXI_wvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="M05_AXI_wready" SIGIS="undef"/>
        <PORT DIR="I" NAME="M05_AXI_bresp" SIGIS="undef"/>
        <PORT DIR="I" NAME="M05_AXI_bvalid" SIGIS="undef"/>
        <PORT DIR="O" NAME="M05_AXI_bready" SIGIS="undef"/>
        <PORT DIR="O" NAME="M05_AXI_araddr" SIGIS="undef"/>
        <PORT DIR="O" NAME="M05_AXI_arprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M05_AXI_arvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="M05_AXI_arready" SIGIS="undef"/>
        <PORT DIR="I" NAME="M05_AXI_rdata" SIGIS="undef"/>
        <PORT DIR="I" NAME="M05_AXI_rresp" SIGIS="undef"/>
        <PORT DIR="I" NAME="M05_AXI_rvalid" SIGIS="undef"/>
        <PORT DIR="O" NAME="M05_AXI_rready" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="M06_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M06_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Control_from_SOM_0" PORT="s00_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M06_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M06_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Control_from_SOM_0" PORT="s00_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M06_AXI_awvalid" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M06_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Control_from_SOM_0" PORT="s00_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_AXI_awready" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M06_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Control_from_SOM_0" PORT="s00_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M06_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M06_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Control_from_SOM_0" PORT="s00_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M06_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M06_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Control_from_SOM_0" PORT="s00_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M06_AXI_wvalid" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M06_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Control_from_SOM_0" PORT="s00_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_AXI_wready" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M06_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Control_from_SOM_0" PORT="s00_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M06_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M06_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Control_from_SOM_0" PORT="s00_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_AXI_bvalid" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M06_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Control_from_SOM_0" PORT="s00_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M06_AXI_bready" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M06_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Control_from_SOM_0" PORT="s00_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M06_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M06_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Control_from_SOM_0" PORT="s00_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M06_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M06_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Control_from_SOM_0" PORT="s00_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M06_AXI_arvalid" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M06_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Control_from_SOM_0" PORT="s00_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_AXI_arready" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M06_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Control_from_SOM_0" PORT="s00_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M06_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M06_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Control_from_SOM_0" PORT="s00_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M06_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M06_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Control_from_SOM_0" PORT="s00_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_AXI_rvalid" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M06_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Control_from_SOM_0" PORT="s00_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M06_AXI_rready" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M06_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Control_from_SOM_0" PORT="s00_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M14_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M14_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Current_turning_off_0" PORT="s00_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M14_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M14_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Current_turning_off_0" PORT="s00_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M14_AXI_awvalid" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M14_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Current_turning_off_0" PORT="s00_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M14_AXI_awready" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M14_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Current_turning_off_0" PORT="s00_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M14_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M14_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Current_turning_off_0" PORT="s00_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M14_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M14_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Current_turning_off_0" PORT="s00_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M14_AXI_wvalid" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M14_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Current_turning_off_0" PORT="s00_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M14_AXI_wready" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M14_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Current_turning_off_0" PORT="s00_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M14_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M14_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Current_turning_off_0" PORT="s00_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M14_AXI_bvalid" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M14_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Current_turning_off_0" PORT="s00_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M14_AXI_bready" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M14_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Current_turning_off_0" PORT="s00_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M14_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M14_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Current_turning_off_0" PORT="s00_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M14_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M14_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Current_turning_off_0" PORT="s00_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M14_AXI_arvalid" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M14_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Current_turning_off_0" PORT="s00_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M14_AXI_arready" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M14_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Current_turning_off_0" PORT="s00_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M14_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M14_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Current_turning_off_0" PORT="s00_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M14_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M14_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Current_turning_off_0" PORT="s00_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M14_AXI_rvalid" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M14_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Current_turning_off_0" PORT="s00_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M14_AXI_rready" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M14_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Current_turning_off_0" PORT="s00_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M15_AXI_awaddr" SIGIS="undef"/>
        <PORT DIR="O" NAME="M15_AXI_awprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M15_AXI_awvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="M15_AXI_awready" SIGIS="undef"/>
        <PORT DIR="O" NAME="M15_AXI_wdata" SIGIS="undef"/>
        <PORT DIR="O" NAME="M15_AXI_wstrb" SIGIS="undef"/>
        <PORT DIR="O" NAME="M15_AXI_wvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="M15_AXI_wready" SIGIS="undef"/>
        <PORT DIR="I" NAME="M15_AXI_bresp" SIGIS="undef"/>
        <PORT DIR="I" NAME="M15_AXI_bvalid" SIGIS="undef"/>
        <PORT DIR="O" NAME="M15_AXI_bready" SIGIS="undef"/>
        <PORT DIR="O" NAME="M15_AXI_araddr" SIGIS="undef"/>
        <PORT DIR="O" NAME="M15_AXI_arprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M15_AXI_arvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="M15_AXI_arready" SIGIS="undef"/>
        <PORT DIR="I" NAME="M15_AXI_rdata" SIGIS="undef"/>
        <PORT DIR="I" NAME="M15_AXI_rresp" SIGIS="undef"/>
        <PORT DIR="I" NAME="M15_AXI_rvalid" SIGIS="undef"/>
        <PORT DIR="O" NAME="M15_AXI_rready" SIGIS="undef"/>
        <PORT DIR="O" NAME="M07_AXI_awaddr" SIGIS="undef"/>
        <PORT DIR="O" NAME="M07_AXI_awprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M07_AXI_awvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="M07_AXI_awready" SIGIS="undef"/>
        <PORT DIR="O" NAME="M07_AXI_wdata" SIGIS="undef"/>
        <PORT DIR="O" NAME="M07_AXI_wstrb" SIGIS="undef"/>
        <PORT DIR="O" NAME="M07_AXI_wvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="M07_AXI_wready" SIGIS="undef"/>
        <PORT DIR="I" NAME="M07_AXI_bresp" SIGIS="undef"/>
        <PORT DIR="I" NAME="M07_AXI_bvalid" SIGIS="undef"/>
        <PORT DIR="O" NAME="M07_AXI_bready" SIGIS="undef"/>
        <PORT DIR="O" NAME="M07_AXI_araddr" SIGIS="undef"/>
        <PORT DIR="O" NAME="M07_AXI_arprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M07_AXI_arvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="M07_AXI_arready" SIGIS="undef"/>
        <PORT DIR="I" NAME="M07_AXI_rdata" SIGIS="undef"/>
        <PORT DIR="I" NAME="M07_AXI_rresp" SIGIS="undef"/>
        <PORT DIR="I" NAME="M07_AXI_rvalid" SIGIS="undef"/>
        <PORT DIR="O" NAME="M07_AXI_rready" SIGIS="undef"/>
        <PORT DIR="O" NAME="M08_AXI_awaddr" SIGIS="undef"/>
        <PORT DIR="O" NAME="M08_AXI_awprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M08_AXI_awvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="M08_AXI_awready" SIGIS="undef"/>
        <PORT DIR="O" NAME="M08_AXI_wdata" SIGIS="undef"/>
        <PORT DIR="O" NAME="M08_AXI_wstrb" SIGIS="undef"/>
        <PORT DIR="O" NAME="M08_AXI_wvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="M08_AXI_wready" SIGIS="undef"/>
        <PORT DIR="I" NAME="M08_AXI_bresp" SIGIS="undef"/>
        <PORT DIR="I" NAME="M08_AXI_bvalid" SIGIS="undef"/>
        <PORT DIR="O" NAME="M08_AXI_bready" SIGIS="undef"/>
        <PORT DIR="O" NAME="M08_AXI_araddr" SIGIS="undef"/>
        <PORT DIR="O" NAME="M08_AXI_arprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M08_AXI_arvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="M08_AXI_arready" SIGIS="undef"/>
        <PORT DIR="I" NAME="M08_AXI_rdata" SIGIS="undef"/>
        <PORT DIR="I" NAME="M08_AXI_rresp" SIGIS="undef"/>
        <PORT DIR="I" NAME="M08_AXI_rvalid" SIGIS="undef"/>
        <PORT DIR="O" NAME="M08_AXI_rready" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_1_axi_ad9361_1_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_1_axi_ad9361_1" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_1_axi_ad9361_1_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_1_axi_ad9361_1" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awvalid" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_1_axi_ad9361_1_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_1_axi_ad9361_1" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_awready" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_1_axi_ad9361_1_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_1_axi_ad9361_1" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_1_axi_ad9361_1_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_1_axi_ad9361_1" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_1_axi_ad9361_1_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_1_axi_ad9361_1" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wvalid" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_1_axi_ad9361_1_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_1_axi_ad9361_1" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_wready" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_1_axi_ad9361_1_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_1_axi_ad9361_1" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_1_axi_ad9361_1_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_1_axi_ad9361_1" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_bvalid" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_1_axi_ad9361_1_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_1_axi_ad9361_1" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_bready" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_1_axi_ad9361_1_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_1_axi_ad9361_1" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_1_axi_ad9361_1_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_1_axi_ad9361_1" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_1_axi_ad9361_1_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_1_axi_ad9361_1" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arvalid" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_1_axi_ad9361_1_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_1_axi_ad9361_1" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_arready" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_1_axi_ad9361_1_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_1_axi_ad9361_1" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_1_axi_ad9361_1_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_1_axi_ad9361_1" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_1_axi_ad9361_1_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_1_axi_ad9361_1" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rvalid" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_1_axi_ad9361_1_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_1_axi_ad9361_1" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_rready" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_1_axi_ad9361_1_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_1_axi_ad9361_1" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M01_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_2_axi_ad9361_2_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_2_axi_ad9361_2" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M01_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_2_axi_ad9361_2_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_2_axi_ad9361_2" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_awvalid" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_2_axi_ad9361_2_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_2_axi_ad9361_2" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_awready" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_2_axi_ad9361_2_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_2_axi_ad9361_2" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M01_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_2_axi_ad9361_2_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_2_axi_ad9361_2" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M01_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_2_axi_ad9361_2_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_2_axi_ad9361_2" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_wvalid" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_2_axi_ad9361_2_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_2_axi_ad9361_2" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_wready" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_2_axi_ad9361_2_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_2_axi_ad9361_2" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_2_axi_ad9361_2_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_2_axi_ad9361_2" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_bvalid" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_2_axi_ad9361_2_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_2_axi_ad9361_2" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_bready" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_2_axi_ad9361_2_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_2_axi_ad9361_2" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M01_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_2_axi_ad9361_2_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_2_axi_ad9361_2" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M01_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_2_axi_ad9361_2_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_2_axi_ad9361_2" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_arvalid" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_2_axi_ad9361_2_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_2_axi_ad9361_2" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_arready" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_2_axi_ad9361_2_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_2_axi_ad9361_2" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M01_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_2_axi_ad9361_2_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_2_axi_ad9361_2" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_2_axi_ad9361_2_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_2_axi_ad9361_2" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_rvalid" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_2_axi_ad9361_2_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_2_axi_ad9361_2" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_rready" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_2_axi_ad9361_2_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_2_axi_ad9361_2" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M02_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_3_axi_ad9361_3_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_3_axi_ad9361_3" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M02_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_3_axi_ad9361_3_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_3_axi_ad9361_3" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_awvalid" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_3_axi_ad9361_3_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_3_axi_ad9361_3" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_awready" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_3_axi_ad9361_3_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_3_axi_ad9361_3" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M02_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_3_axi_ad9361_3_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_3_axi_ad9361_3" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M02_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_3_axi_ad9361_3_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_3_axi_ad9361_3" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_wvalid" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_3_axi_ad9361_3_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_3_axi_ad9361_3" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_wready" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_3_axi_ad9361_3_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_3_axi_ad9361_3" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M02_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_3_axi_ad9361_3_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_3_axi_ad9361_3" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_bvalid" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_3_axi_ad9361_3_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_3_axi_ad9361_3" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_bready" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_3_axi_ad9361_3_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_3_axi_ad9361_3" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M02_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_3_axi_ad9361_3_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_3_axi_ad9361_3" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M02_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_3_axi_ad9361_3_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_3_axi_ad9361_3" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_arvalid" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_3_axi_ad9361_3_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_3_axi_ad9361_3" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_arready" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_3_axi_ad9361_3_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_3_axi_ad9361_3" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M02_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_3_axi_ad9361_3_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_3_axi_ad9361_3" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M02_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_3_axi_ad9361_3_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_3_axi_ad9361_3" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_rvalid" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_3_axi_ad9361_3_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_3_axi_ad9361_3" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_rready" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_3_axi_ad9361_3_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_3_axi_ad9361_3" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_m_axi_lite_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C" PORT="m_axi_lite_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_m_axi_lite_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C" PORT="m_axi_lite_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_m_axi_lite_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C" PORT="m_axi_lite_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_m_axi_lite_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C" PORT="m_axi_lite_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_m_axi_lite_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C" PORT="m_axi_lite_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_m_axi_lite_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C" PORT="m_axi_lite_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_m_axi_lite_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C" PORT="m_axi_lite_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_m_axi_lite_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C" PORT="m_axi_lite_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_m_axi_lite_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C" PORT="m_axi_lite_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_m_axi_lite_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C" PORT="m_axi_lite_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_m_axi_lite_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C" PORT="m_axi_lite_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_m_axi_lite_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C" PORT="m_axi_lite_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_m_axi_lite_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C" PORT="m_axi_lite_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_m_axi_lite_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C" PORT="m_axi_lite_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_m_axi_lite_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C" PORT="m_axi_lite_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_m_axi_lite_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C" PORT="m_axi_lite_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_m_axi_lite_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C" PORT="m_axi_lite_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_m_axi_lite_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C" PORT="m_axi_lite_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_m_axi_lite_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C" PORT="m_axi_lite_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M09_AXI_awaddr" SIGIS="undef"/>
        <PORT DIR="O" NAME="M09_AXI_awprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M09_AXI_awvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="M09_AXI_awready" SIGIS="undef"/>
        <PORT DIR="O" NAME="M09_AXI_wdata" SIGIS="undef"/>
        <PORT DIR="O" NAME="M09_AXI_wstrb" SIGIS="undef"/>
        <PORT DIR="O" NAME="M09_AXI_wvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="M09_AXI_wready" SIGIS="undef"/>
        <PORT DIR="I" NAME="M09_AXI_bresp" SIGIS="undef"/>
        <PORT DIR="I" NAME="M09_AXI_bvalid" SIGIS="undef"/>
        <PORT DIR="O" NAME="M09_AXI_bready" SIGIS="undef"/>
        <PORT DIR="O" NAME="M09_AXI_araddr" SIGIS="undef"/>
        <PORT DIR="O" NAME="M09_AXI_arprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M09_AXI_arvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="M09_AXI_arready" SIGIS="undef"/>
        <PORT DIR="I" NAME="M09_AXI_rdata" SIGIS="undef"/>
        <PORT DIR="I" NAME="M09_AXI_rresp" SIGIS="undef"/>
        <PORT DIR="I" NAME="M09_AXI_rvalid" SIGIS="undef"/>
        <PORT DIR="O" NAME="M09_AXI_rready" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="M10_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M10_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IP_sync_0" PORT="s00_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M10_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M10_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IP_sync_0" PORT="s00_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M10_AXI_awvalid" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M10_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IP_sync_0" PORT="s00_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M10_AXI_awready" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M10_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IP_sync_0" PORT="s00_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M10_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M10_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IP_sync_0" PORT="s00_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M10_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M10_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IP_sync_0" PORT="s00_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M10_AXI_wvalid" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M10_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IP_sync_0" PORT="s00_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M10_AXI_wready" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M10_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IP_sync_0" PORT="s00_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M10_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M10_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IP_sync_0" PORT="s00_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M10_AXI_bvalid" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M10_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IP_sync_0" PORT="s00_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M10_AXI_bready" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M10_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IP_sync_0" PORT="s00_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M10_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M10_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IP_sync_0" PORT="s00_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M10_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M10_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IP_sync_0" PORT="s00_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M10_AXI_arvalid" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M10_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IP_sync_0" PORT="s00_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M10_AXI_arready" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M10_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IP_sync_0" PORT="s00_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M10_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M10_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IP_sync_0" PORT="s00_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M10_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M10_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IP_sync_0" PORT="s00_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M10_AXI_rvalid" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M10_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IP_sync_0" PORT="s00_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M10_AXI_rready" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M10_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IP_sync_0" PORT="s00_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M12_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M12_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M12_AXI_awprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M12_AXI_awvalid" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M12_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M12_AXI_awready" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M12_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M12_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M12_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M12_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M12_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M12_AXI_wvalid" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M12_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M12_AXI_wready" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M12_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M12_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M12_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M12_AXI_bvalid" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M12_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M12_AXI_bready" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M12_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M12_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M12_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M12_AXI_arprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M12_AXI_arvalid" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M12_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M12_AXI_arready" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M12_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M12_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M12_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M12_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M12_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M12_AXI_rvalid" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M12_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M12_AXI_rready" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M12_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M11_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M11_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SPI_MOD_axi_spi" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M11_AXI_awprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M11_AXI_awvalid" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M11_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SPI_MOD_axi_spi" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M11_AXI_awready" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M11_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SPI_MOD_axi_spi" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M11_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M11_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SPI_MOD_axi_spi" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M11_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M11_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SPI_MOD_axi_spi" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M11_AXI_wvalid" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M11_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SPI_MOD_axi_spi" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M11_AXI_wready" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M11_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SPI_MOD_axi_spi" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M11_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M11_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SPI_MOD_axi_spi" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M11_AXI_bvalid" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M11_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SPI_MOD_axi_spi" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M11_AXI_bready" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M11_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SPI_MOD_axi_spi" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M11_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M11_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SPI_MOD_axi_spi" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M11_AXI_arprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M11_AXI_arvalid" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M11_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SPI_MOD_axi_spi" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M11_AXI_arready" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M11_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SPI_MOD_axi_spi" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M11_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M11_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SPI_MOD_axi_spi" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M11_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M11_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SPI_MOD_axi_spi" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M11_AXI_rvalid" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M11_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SPI_MOD_axi_spi" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M11_AXI_rready" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M11_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SPI_MOD_axi_spi" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M13_AXI_awaddr" SIGIS="undef"/>
        <PORT DIR="O" NAME="M13_AXI_awprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M13_AXI_awvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="M13_AXI_awready" SIGIS="undef"/>
        <PORT DIR="O" NAME="M13_AXI_wdata" SIGIS="undef"/>
        <PORT DIR="O" NAME="M13_AXI_wstrb" SIGIS="undef"/>
        <PORT DIR="O" NAME="M13_AXI_wvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="M13_AXI_wready" SIGIS="undef"/>
        <PORT DIR="I" NAME="M13_AXI_bresp" SIGIS="undef"/>
        <PORT DIR="I" NAME="M13_AXI_bvalid" SIGIS="undef"/>
        <PORT DIR="O" NAME="M13_AXI_bready" SIGIS="undef"/>
        <PORT DIR="O" NAME="M13_AXI_araddr" SIGIS="undef"/>
        <PORT DIR="O" NAME="M13_AXI_arprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M13_AXI_arvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="M13_AXI_arready" SIGIS="undef"/>
        <PORT DIR="I" NAME="M13_AXI_rdata" SIGIS="undef"/>
        <PORT DIR="I" NAME="M13_AXI_rresp" SIGIS="undef"/>
        <PORT DIR="I" NAME="M13_AXI_rvalid" SIGIS="undef"/>
        <PORT DIR="O" NAME="M13_AXI_rready" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="M03_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="AD9364_axi_ad9364_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9364_axi_ad9364" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M03_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="AD9364_axi_ad9364_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9364_axi_ad9364" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_awvalid" SIGIS="undef" SIGNAME="AD9364_axi_ad9364_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9364_axi_ad9364" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_awready" SIGIS="undef" SIGNAME="AD9364_axi_ad9364_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9364_axi_ad9364" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M03_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="AD9364_axi_ad9364_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9364_axi_ad9364" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M03_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="AD9364_axi_ad9364_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9364_axi_ad9364" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_wvalid" SIGIS="undef" SIGNAME="AD9364_axi_ad9364_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9364_axi_ad9364" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_wready" SIGIS="undef" SIGNAME="AD9364_axi_ad9364_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9364_axi_ad9364" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M03_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="AD9364_axi_ad9364_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9364_axi_ad9364" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_bvalid" SIGIS="undef" SIGNAME="AD9364_axi_ad9364_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9364_axi_ad9364" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_bready" SIGIS="undef" SIGNAME="AD9364_axi_ad9364_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9364_axi_ad9364" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M03_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="AD9364_axi_ad9364_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9364_axi_ad9364" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M03_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="AD9364_axi_ad9364_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9364_axi_ad9364" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_arvalid" SIGIS="undef" SIGNAME="AD9364_axi_ad9364_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9364_axi_ad9364" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_arready" SIGIS="undef" SIGNAME="AD9364_axi_ad9364_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9364_axi_ad9364" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M03_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="AD9364_axi_ad9364_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9364_axi_ad9364" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M03_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="AD9364_axi_ad9364_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9364_axi_ad9364" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_rvalid" SIGIS="undef" SIGNAME="AD9364_axi_ad9364_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9364_axi_ad9364" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_rready" SIGIS="undef" SIGNAME="AD9364_axi_ad9364_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9364_axi_ad9364" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M04_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M04_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_DMA" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M04_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M04_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_DMA" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M04_AXI_awvalid" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M04_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_DMA" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_AXI_awready" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M04_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_DMA" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M04_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M04_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_DMA" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M04_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M04_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_DMA" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M04_AXI_wvalid" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M04_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_DMA" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_AXI_wready" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M04_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_DMA" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M04_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M04_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_DMA" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_AXI_bvalid" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M04_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_DMA" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M04_AXI_bready" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M04_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_DMA" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M04_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M04_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_DMA" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M04_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M04_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_DMA" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M04_AXI_arvalid" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M04_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_DMA" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_AXI_arready" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M04_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_DMA" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M04_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M04_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_DMA" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M04_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M04_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_DMA" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_AXI_rvalid" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M04_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_DMA" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M04_AXI_rready" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M04_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_DMA" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="AXI_Peripheral_AXI_C2C_m_axi_lite" DATAWIDTH="32" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S00_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S00_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S00_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S00_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="AXI_Peripheral_AXI_C2C_axi_periph_M00_AXI" DATAWIDTH="32" NAME="M00_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M00_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M00_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M00_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M00_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="AXI_Peripheral_AXI_C2C_axi_periph_M01_AXI" DATAWIDTH="32" NAME="M01_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M01_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M01_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M01_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M01_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M01_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M01_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M01_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M01_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M01_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M01_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M01_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M01_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M01_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M01_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M01_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M01_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M01_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M01_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M01_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="AXI_Peripheral_AXI_C2C_axi_periph_M02_AXI" DATAWIDTH="32" NAME="M02_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M02_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M02_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M02_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M02_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M02_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M02_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M02_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M02_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M02_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M02_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M02_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M02_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M02_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M02_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M02_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M02_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M02_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M02_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M02_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="AXI_Peripheral_AXI_C2C_axi_periph_M03_AXI" DATAWIDTH="32" NAME="M03_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M03_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M03_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M03_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M03_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M03_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M03_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M03_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M03_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M03_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M03_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M03_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M03_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M03_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M03_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M03_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M03_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M03_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M03_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M03_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="AXI_Peripheral_AXI_C2C_axi_periph_M04_AXI" DATAWIDTH="32" NAME="M04_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M04_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M04_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M04_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M04_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M04_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M04_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M04_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M04_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M04_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M04_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M04_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M04_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M04_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M04_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M04_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M04_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M04_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M04_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M04_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="M05_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M05_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M05_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M05_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M05_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M05_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M05_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M05_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M05_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M05_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M05_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M05_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M05_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M05_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M05_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M05_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M05_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M05_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M05_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M05_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="AXI_Peripheral_AXI_C2C_axi_periph_M06_AXI" DATAWIDTH="32" NAME="M06_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M06_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M06_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M06_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M06_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M06_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M06_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M06_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M06_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M06_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M06_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M06_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M06_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M06_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M06_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M06_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M06_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M06_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M06_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M06_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="M07_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M07_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M07_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M07_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M07_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M07_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M07_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M07_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M07_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M07_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M07_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M07_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M07_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M07_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M07_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M07_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M07_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M07_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M07_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M07_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="M08_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M08_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M08_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M08_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M08_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M08_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M08_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M08_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M08_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M08_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M08_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M08_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M08_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M08_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M08_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M08_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M08_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M08_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M08_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M08_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="M09_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M09_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M09_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M09_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M09_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M09_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M09_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M09_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M09_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M09_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M09_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M09_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M09_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M09_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M09_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M09_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M09_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M09_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M09_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M09_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="AXI_Peripheral_AXI_C2C_axi_periph_M10_AXI" DATAWIDTH="32" NAME="M10_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M10_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M10_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M10_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M10_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M10_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M10_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M10_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M10_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M10_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M10_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M10_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M10_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M10_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M10_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M10_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M10_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M10_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M10_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M10_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="AXI_Peripheral_AXI_C2C_axi_periph_M11_AXI" DATAWIDTH="32" NAME="M11_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M11_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M11_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M11_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M11_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M11_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M11_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M11_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M11_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M11_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M11_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M11_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M11_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M11_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M11_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M11_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M11_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M11_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M11_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M11_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="AXI_Peripheral_AXI_C2C_axi_periph_M12_AXI" DATAWIDTH="32" NAME="M12_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M12_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M12_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M12_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M12_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M12_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M12_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M12_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M12_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M12_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M12_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M12_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M12_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M12_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M12_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M12_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M12_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M12_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M12_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M12_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="M13_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M13_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M13_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M13_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M13_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M13_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M13_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M13_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M13_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M13_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M13_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M13_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M13_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M13_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M13_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M13_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M13_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M13_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M13_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M13_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="AXI_Peripheral_AXI_C2C_axi_periph_M14_AXI" DATAWIDTH="32" NAME="M14_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M14_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M14_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M14_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M14_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M14_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M14_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M14_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M14_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M14_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M14_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M14_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M14_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M14_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M14_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M14_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M14_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M14_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M14_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M14_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="M15_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M15_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M15_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M15_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M15_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M15_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M15_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M15_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M15_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M15_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M15_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M15_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M15_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M15_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M15_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M15_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M15_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M15_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M15_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M15_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="3" FULLNAME="/AXI_Peripheral/AXI_DMA" HWVERSION="1.0" INSTANCE="AXI_Peripheral_AXI_DMA" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_dmac" VLNV="analog.com:user:axi_dmac:1.0">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="s_axi" NAME="axi_lite" RANGE="2048" USAGE=""/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="ID" VALUE="0"/>
        <PARAMETER NAME="DMA_DATA_WIDTH_SRC" VALUE="32"/>
        <PARAMETER NAME="DMA_DATA_WIDTH_DEST" VALUE="32"/>
        <PARAMETER NAME="DMA_LENGTH_WIDTH" VALUE="24"/>
        <PARAMETER NAME="DMA_2D_TRANSFER" VALUE="false"/>
        <PARAMETER NAME="ASYNC_CLK_REQ_SRC" VALUE="true"/>
        <PARAMETER NAME="ASYNC_CLK_SRC_DEST" VALUE="true"/>
        <PARAMETER NAME="ASYNC_CLK_DEST_REQ" VALUE="false"/>
        <PARAMETER NAME="AXI_SLICE_DEST" VALUE="false"/>
        <PARAMETER NAME="AXI_SLICE_SRC" VALUE="false"/>
        <PARAMETER NAME="SYNC_TRANSFER_START" VALUE="true"/>
        <PARAMETER NAME="CYCLIC" VALUE="false"/>
        <PARAMETER NAME="DMA_AXI_PROTOCOL_DEST" VALUE="0"/>
        <PARAMETER NAME="DMA_AXI_PROTOCOL_SRC" VALUE="0"/>
        <PARAMETER NAME="DMA_TYPE_DEST" VALUE="0"/>
        <PARAMETER NAME="DMA_TYPE_SRC" VALUE="2"/>
        <PARAMETER NAME="DMA_AXI_ADDR_WIDTH" VALUE="30"/>
        <PARAMETER NAME="MAX_BYTES_PER_BURST" VALUE="128"/>
        <PARAMETER NAME="FIFO_SIZE" VALUE="8"/>
        <PARAMETER NAME="AXI_ID_WIDTH_SRC" VALUE="1"/>
        <PARAMETER NAME="AXI_ID_WIDTH_DEST" VALUE="1"/>
        <PARAMETER NAME="DMA_AXIS_ID_W" VALUE="8"/>
        <PARAMETER NAME="DMA_AXIS_DEST_W" VALUE="4"/>
        <PARAMETER NAME="DISABLE_DEBUG_REGISTERS" VALUE="false"/>
        <PARAMETER NAME="ENABLE_DIAGNOSTICS_IF" VALUE="false"/>
        <PARAMETER NAME="ALLOW_ASYM_MEM" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_AXI_DMA_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x83CB0000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x83CBFFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="CLK_AXI_CLK_COMMON_axi_periph_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CLK_AXI_CLK_COMMON" PORT="axi_periph_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="CLK_AXI_AXI_reset_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CLK_AXI_AXI_reset" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M04_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M04_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="10" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M04_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M04_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M04_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M04_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M04_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M04_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M04_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M04_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M04_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M04_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M04_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M04_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M04_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M04_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M04_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M04_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M04_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M04_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M04_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M04_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M04_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M04_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="10" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M04_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M04_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M04_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M04_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M04_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M04_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M04_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M04_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M04_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M04_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M04_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M04_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M04_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M04_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="irq" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="AXI_Peripheral_AXI_DMA_irq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_Concat" PORT="In1"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="m_dest_axi_aclk" SIGIS="clk" SIGNAME="CLK_AXI_CLK_COMMON_axi_periph_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CLK_AXI_CLK_COMMON" PORT="axi_periph_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_dest_axi_aresetn" SIGIS="rst" SIGNAME="CLK_AXI_AXI_reset_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CLK_AXI_AXI_reset" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="29" NAME="m_dest_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_dest_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C" PORT="s_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_dest_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C" PORT="s_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_dest_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C" PORT="s_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_dest_axi_awprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="m_dest_axi_awcache" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="m_dest_axi_awvalid" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_dest_axi_awready" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_dest_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_dest_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_dest_axi_wready" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_dest_axi_wvalid" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_dest_axi_wlast" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C" PORT="s_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_dest_axi_bvalid" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_dest_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_dest_axi_bready" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="30720000" DIR="I" NAME="fifo_wr_clk" SIGIS="clk" SIGNAME="AD9361_CTRL_ad9361_clk_clk_DSP_sample_rate_30_72">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_ad9361_clk_clk_DSP" PORT="sample_rate_30_72"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="fifo_wr_en" SIGIS="undef" SIGNAME="AXI_Peripheral_VCC_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_VCC" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="fifo_wr_din" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Peripheral_xlconcat_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_xlconcat_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="fifo_wr_overflow" SIGIS="undef"/>
        <PORT DIR="I" NAME="fifo_wr_sync" SIGIS="undef" SIGNAME="AXI_Peripheral_VCC_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_VCC" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="fifo_wr_xfer_req" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_DMA_fifo_wr_xfer_req">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mqc_t_0" PORT="isync_cpack"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="AXI_Peripheral_AXI_C2C_axi_periph_M04_AXI" DATAWIDTH="32" NAME="s_axi" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="11"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_CLK_COMMON_0_axi_periph_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="AXI_Peripheral_AXI_DMA_m_dest_axi" DATAWIDTH="32" NAME="m_dest_axi" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="30"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="WRITE_ONLY"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="0"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="32"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_CLK_COMMON_0_axi_periph_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_dest_axi_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_dest_axi_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_dest_axi_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_dest_axi_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_dest_axi_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_dest_axi_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_dest_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_dest_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_dest_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_dest_axi_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_dest_axi_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_dest_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_dest_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_dest_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_dest_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_dest_axi_bready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="fifo_wr" TYPE="TARGET" VLNV="analog.com:interface:fifo_wr:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="EN" PHYSICAL="fifo_wr_en"/>
            <PORTMAP LOGICAL="DATA" PHYSICAL="fifo_wr_din"/>
            <PORTMAP LOGICAL="OVERFLOW" PHYSICAL="fifo_wr_overflow"/>
            <PORTMAP LOGICAL="SYNC" PHYSICAL="fifo_wr_sync"/>
            <PORTMAP LOGICAL="XFER_REQ" PHYSICAL="fifo_wr_xfer_req"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="Mem0" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x3FFFFFFF" INSTANCE="AXI_Peripheral_AXI_C2C" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="m_dest_axi" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="s_axi"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="AXI_Peripheral_AXI_C2C"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE COREREVISION="3" FULLNAME="/AXI_Peripheral/Concat" HWVERSION="2.1" INSTANCE="AXI_Peripheral_Concat" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconcat" VLNV="xilinx.com:ip:xlconcat:2.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="IN0_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN1_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN2_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN3_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN4_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN5_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN6_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN7_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN8_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN9_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN10_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN11_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN12_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN13_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN14_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN15_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN16_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN17_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN18_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN19_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN20_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN21_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN22_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN23_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN24_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN25_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN26_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN27_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN28_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN29_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN30_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN31_WIDTH" VALUE="1"/>
        <PARAMETER NAME="dout_width" VALUE="4"/>
        <PARAMETER NAME="NUM_PORTS" VALUE="4"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_Concat_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="In0" RIGHT="0" SIGIS="undef" SIGNAME="SPI_MOD_axi_spi_ip2intc_irpt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SPI_MOD_axi_spi" PORT="ip2intc_irpt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In1" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_DMA_irq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_DMA" PORT="irq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In2" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Peripheral_GND_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_GND" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In3" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Peripheral_GND_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_GND" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Peripheral_Concat_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C" PORT="axi_c2c_m2s_intr_in"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="6" FULLNAME="/AXI_Peripheral/GND" HWVERSION="1.1" INSTANCE="AXI_Peripheral_GND" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="CONST_VAL" VALUE="0x0"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_GND_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="0" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Peripheral_GND_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_Concat" PORT="In2"/>
            <CONNECTION INSTANCE="AXI_Peripheral_Concat" PORT="In3"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="6" FULLNAME="/AXI_Peripheral/VCC" HWVERSION="1.1" INSTANCE="AXI_Peripheral_VCC" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="CONST_VAL" VALUE="0x1"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_VCC_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="0" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Peripheral_VCC_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_DMA" PORT="fifo_wr_en"/>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_DMA" PORT="fifo_wr_sync"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="3" FULLNAME="/AXI_Peripheral/xlconcat_1" HWVERSION="2.1" INSTANCE="AXI_Peripheral_xlconcat_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconcat" VLNV="xilinx.com:ip:xlconcat:2.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="IN0_WIDTH" VALUE="16"/>
        <PARAMETER NAME="IN1_WIDTH" VALUE="16"/>
        <PARAMETER NAME="IN2_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN3_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN4_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN5_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN6_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN7_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN8_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN9_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN10_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN11_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN12_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN13_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN14_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN15_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN16_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN17_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN18_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN19_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN20_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN21_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN22_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN23_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN24_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN25_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN26_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN27_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN28_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN29_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN30_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN31_WIDTH" VALUE="1"/>
        <PARAMETER NAME="dout_width" VALUE="32"/>
        <PARAMETER NAME="NUM_PORTS" VALUE="2"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_xlconcat_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="15" NAME="In0" RIGHT="0" SIGIS="undef" SIGNAME="mqc_t_0_odata_buff_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mqc_t_0" PORT="odata_buff_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="In1" RIGHT="0" SIGIS="undef" SIGNAME="mqc_t_0_odata_buff_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mqc_t_0" PORT="odata_buff_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Peripheral_xlconcat_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_DMA" PORT="fifo_wr_din"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="13" FULLNAME="/CLK_AXI/AXI_reset" HWVERSION="5.0" INSTANCE="CLK_AXI_AXI_reset" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="kintex7"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_AXI_reset_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="CLK_AXI_CLK_COMMON_axi_periph_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CLK_AXI_CLK_COMMON" PORT="axi_periph_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_reset_in" SIGIS="rst" SIGNAME="CLK_AXI_FPGA_reset_reset_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CLK_AXI_FPGA_reset" PORT="reset_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_reset_in" SIGIS="rst"/>
        <PORT DIR="I" NAME="mb_debug_sys_rst" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef" SIGNAME="CLK_AXI_CLK_COMMON_locked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CLK_AXI_CLK_COMMON" PORT="locked"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mb_reset" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" RIGHT="0" SIGIS="rst" SIGNAME="CLK_AXI_AXI_reset_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="S00_ARESETN"/>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M00_ARESETN"/>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="ARESETN"/>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M01_ARESETN"/>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M02_ARESETN"/>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M03_ARESETN"/>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M04_ARESETN"/>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M05_ARESETN"/>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M06_ARESETN"/>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M07_ARESETN"/>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M08_ARESETN"/>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M09_ARESETN"/>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M10_ARESETN"/>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M11_ARESETN"/>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M12_ARESETN"/>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M13_ARESETN"/>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M14_ARESETN"/>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M15_ARESETN"/>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_DMA" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_DMA" PORT="m_dest_axi_aresetn"/>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C" PORT="s_aresetn"/>
            <CONNECTION INSTANCE="AD9364_axi_ad9364" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="SPI_MOD_axi_spi" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_2_axi_ad9361_2" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_3_axi_ad9361_3" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_1_axi_ad9361_1" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="Control_from_SOM_0" PORT="s00_axi_aresetn"/>
            <CONNECTION INSTANCE="Current_turning_off_0" PORT="s00_axi_aresetn"/>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="IP_sync_0" PORT="s00_axi_aresetn"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="3" FULLNAME="/CLK_AXI/CLK_COMMON" HWVERSION="6.0" INSTANCE="CLK_AXI_CLK_COMMON" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="clk_wiz" VLNV="xilinx.com:ip:clk_wiz:6.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=clk_wiz;v=v6_0;d=pg065-clk-wiz.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_CLKOUT2_USED" VALUE="1"/>
        <PARAMETER NAME="C_USER_CLK_FREQ0" VALUE="100.0"/>
        <PARAMETER NAME="C_AUTO_PRIMITIVE" VALUE="MMCM"/>
        <PARAMETER NAME="C_USER_CLK_FREQ1" VALUE="100.0"/>
        <PARAMETER NAME="C_USER_CLK_FREQ2" VALUE="100.0"/>
        <PARAMETER NAME="C_USER_CLK_FREQ3" VALUE="100.0"/>
        <PARAMETER NAME="C_ENABLE_CLOCK_MONITOR" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK0" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK1" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK2" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK3" VALUE="0"/>
        <PARAMETER NAME="C_Enable_PLL0" VALUE="0"/>
        <PARAMETER NAME="C_Enable_PLL1" VALUE="0"/>
        <PARAMETER NAME="C_REF_CLK_FREQ" VALUE="100.0"/>
        <PARAMETER NAME="C_PRECISION" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT3_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT4_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT5_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT6_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT7_USED" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT1_BAR" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT2_BAR" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT3_BAR" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT4_BAR" VALUE="0"/>
        <PARAMETER NAME="c_component_name" VALUE="design_1_CLK_COMMON_0"/>
        <PARAMETER NAME="C_PLATFORM" VALUE="UNKNOWN"/>
        <PARAMETER NAME="C_USE_FREQ_SYNTH" VALUE="1"/>
        <PARAMETER NAME="C_USE_PHASE_ALIGNMENT" VALUE="1"/>
        <PARAMETER NAME="C_PRIM_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="C_SECONDARY_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="C_JITTER_SEL" VALUE="No_Jitter"/>
        <PARAMETER NAME="C_USE_MIN_POWER" VALUE="0"/>
        <PARAMETER NAME="C_USE_MIN_O_JITTER" VALUE="0"/>
        <PARAMETER NAME="C_USE_MAX_I_JITTER" VALUE="0"/>
        <PARAMETER NAME="C_USE_DYN_PHASE_SHIFT" VALUE="0"/>
        <PARAMETER NAME="C_USE_INCLK_SWITCHOVER" VALUE="0"/>
        <PARAMETER NAME="C_USE_DYN_RECONFIG" VALUE="0"/>
        <PARAMETER NAME="C_USE_SPREAD_SPECTRUM" VALUE="0"/>
        <PARAMETER NAME="C_USE_FAST_SIMULATION" VALUE="0"/>
        <PARAMETER NAME="C_PRIMTYPE_SEL" VALUE="AUTO"/>
        <PARAMETER NAME="C_USE_CLK_VALID" VALUE="0"/>
        <PARAMETER NAME="C_PRIM_IN_FREQ" VALUE="40.000"/>
        <PARAMETER NAME="C_PRIM_IN_TIMEPERIOD" VALUE="10.000"/>
        <PARAMETER NAME="C_IN_FREQ_UNITS" VALUE="Units_MHz"/>
        <PARAMETER NAME="C_SECONDARY_IN_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_SECONDARY_IN_TIMEPERIOD" VALUE="10.000"/>
        <PARAMETER NAME="C_FEEDBACK_SOURCE" VALUE="FDBK_AUTO"/>
        <PARAMETER NAME="C_PRIM_SOURCE" VALUE="No_buffer"/>
        <PARAMETER NAME="C_PHASESHIFT_MODE" VALUE="WAVEFORM"/>
        <PARAMETER NAME="C_SECONDARY_SOURCE" VALUE="Single_ended_clock_capable_pin"/>
        <PARAMETER NAME="C_CLKFB_IN_SIGNALING" VALUE="SINGLE"/>
        <PARAMETER NAME="C_USE_RESET" VALUE="0"/>
        <PARAMETER NAME="C_RESET_LOW" VALUE="0"/>
        <PARAMETER NAME="C_USE_LOCKED" VALUE="1"/>
        <PARAMETER NAME="C_USE_INCLK_STOPPED" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKFB_STOPPED" VALUE="0"/>
        <PARAMETER NAME="C_USE_POWER_DOWN" VALUE="0"/>
        <PARAMETER NAME="C_USE_STATUS" VALUE="0"/>
        <PARAMETER NAME="C_USE_FREEZE" VALUE="0"/>
        <PARAMETER NAME="C_NUM_OUT_CLKS" VALUE="2"/>
        <PARAMETER NAME="C_CLKOUT1_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT2_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT3_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT4_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT5_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT6_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT7_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_INCLK_SUM_ROW0" VALUE="Input Clock   Freq (MHz)    Input Jitter (UI)"/>
        <PARAMETER NAME="C_INCLK_SUM_ROW1" VALUE="__primary__________40.000____________0.010"/>
        <PARAMETER NAME="C_INCLK_SUM_ROW2" VALUE="no_secondary_input_clock"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW0A" VALUE="Output     Output      Phase    Duty Cycle   Pk-to-Pk     Phase"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW0B" VALUE="Clock     Freq (MHz)  (degrees)    (%)     Jitter (ps)  Error (ps)"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW1" VALUE="delay_clk___200.000______0.000______50.0______158.299____191.950"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW2" VALUE="axi_periph_clk___100.000______0.000______50.0______180.876____191.950"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW3" VALUE="no_CLK_OUT3_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW4" VALUE="no_CLK_OUT4_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW5" VALUE="no_CLK_OUT5_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW6" VALUE="no_CLK_OUT6_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW7" VALUE="no_CLK_OUT7_output"/>
        <PARAMETER NAME="C_CLKOUT1_REQUESTED_OUT_FREQ" VALUE="200.000"/>
        <PARAMETER NAME="C_CLKOUT2_REQUESTED_OUT_FREQ" VALUE="100"/>
        <PARAMETER NAME="C_CLKOUT3_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT4_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT5_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT6_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT7_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT1_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT2_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT3_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT4_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT5_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT6_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT7_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT1_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT2_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT3_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT4_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT5_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT6_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT7_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT1_OUT_FREQ" VALUE="200.000"/>
        <PARAMETER NAME="C_CLKOUT2_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT3_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT4_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT5_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT6_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT7_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT6_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT7_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT1_DUTY_CYCLE" VALUE="50.0"/>
        <PARAMETER NAME="C_CLKOUT2_DUTY_CYCLE" VALUE="50.0"/>
        <PARAMETER NAME="C_CLKOUT3_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT4_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT5_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT6_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT7_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_USE_SAFE_CLOCK_STARTUP" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLOCK_SEQUENCING" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT1_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT2_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT3_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT4_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT5_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT6_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT7_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_NOTES" VALUE="None"/>
        <PARAMETER NAME="C_MMCM_BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="C_MMCM_CLKFBOUT_MULT_F" VALUE="25.000"/>
        <PARAMETER NAME="C_MMCM_CLKIN1_PERIOD" VALUE="25.000"/>
        <PARAMETER NAME="C_MMCM_CLKIN2_PERIOD" VALUE="10.0"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_CASCADE" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLOCK_HOLD" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_COMPENSATION" VALUE="ZHOLD"/>
        <PARAMETER NAME="C_MMCM_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_REF_JITTER1" VALUE="0.010"/>
        <PARAMETER NAME="C_MMCM_REF_JITTER2" VALUE="0.010"/>
        <PARAMETER NAME="C_MMCM_STARTUP_WAIT" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_DIVIDE_F" VALUE="5.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_DIVIDE" VALUE="10"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKFBOUT_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_PLL_NOTES" VALUE="No notes"/>
        <PARAMETER NAME="C_PLL_BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="C_PLL_CLK_FEEDBACK" VALUE="CLKFBOUT"/>
        <PARAMETER NAME="C_PLL_CLKFBOUT_MULT" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKIN_PERIOD" VALUE="1.000"/>
        <PARAMETER NAME="C_PLL_COMPENSATION" VALUE="SYSTEM_SYNCHRONOUS"/>
        <PARAMETER NAME="C_PLL_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_REF_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="C_PLL_CLKOUT0_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT1_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLOCK_MGR_TYPE" VALUE="NA"/>
        <PARAMETER NAME="C_OVERRIDE_MMCM" VALUE="0"/>
        <PARAMETER NAME="C_OVERRIDE_PLL" VALUE="0"/>
        <PARAMETER NAME="C_PRIMARY_PORT" VALUE="clk_in1"/>
        <PARAMETER NAME="C_SECONDARY_PORT" VALUE="clk_in2"/>
        <PARAMETER NAME="C_CLK_OUT1_PORT" VALUE="delay_clk"/>
        <PARAMETER NAME="C_CLK_OUT2_PORT" VALUE="axi_periph_clk"/>
        <PARAMETER NAME="C_CLK_OUT3_PORT" VALUE="clk_out3"/>
        <PARAMETER NAME="C_CLK_OUT4_PORT" VALUE="clk_out4"/>
        <PARAMETER NAME="C_CLK_OUT5_PORT" VALUE="clk_out5"/>
        <PARAMETER NAME="C_CLK_OUT6_PORT" VALUE="clk_out6"/>
        <PARAMETER NAME="C_CLK_OUT7_PORT" VALUE="clk_out7"/>
        <PARAMETER NAME="C_RESET_PORT" VALUE="reset"/>
        <PARAMETER NAME="C_LOCKED_PORT" VALUE="locked"/>
        <PARAMETER NAME="C_CLKFB_IN_PORT" VALUE="clkfb_in"/>
        <PARAMETER NAME="C_CLKFB_IN_P_PORT" VALUE="clkfb_in_p"/>
        <PARAMETER NAME="C_CLKFB_IN_N_PORT" VALUE="clkfb_in_n"/>
        <PARAMETER NAME="C_CLKFB_OUT_PORT" VALUE="clkfb_out"/>
        <PARAMETER NAME="C_CLKFB_OUT_P_PORT" VALUE="clkfb_out_p"/>
        <PARAMETER NAME="C_CLKFB_OUT_N_PORT" VALUE="clkfb_out_n"/>
        <PARAMETER NAME="C_POWER_DOWN_PORT" VALUE="power_down"/>
        <PARAMETER NAME="C_DADDR_PORT" VALUE="daddr"/>
        <PARAMETER NAME="C_DCLK_PORT" VALUE="dclk"/>
        <PARAMETER NAME="C_DRDY_PORT" VALUE="drdy"/>
        <PARAMETER NAME="C_DWE_PORT" VALUE="dwe"/>
        <PARAMETER NAME="C_DIN_PORT" VALUE="din"/>
        <PARAMETER NAME="C_DOUT_PORT" VALUE="dout"/>
        <PARAMETER NAME="C_DEN_PORT" VALUE="den"/>
        <PARAMETER NAME="C_PSCLK_PORT" VALUE="psclk"/>
        <PARAMETER NAME="C_PSEN_PORT" VALUE="psen"/>
        <PARAMETER NAME="C_PSINCDEC_PORT" VALUE="psincdec"/>
        <PARAMETER NAME="C_PSDONE_PORT" VALUE="psdone"/>
        <PARAMETER NAME="C_CLK_VALID_PORT" VALUE="CLK_VALID"/>
        <PARAMETER NAME="C_STATUS_PORT" VALUE="STATUS"/>
        <PARAMETER NAME="C_CLK_IN_SEL_PORT" VALUE="clk_in_sel"/>
        <PARAMETER NAME="C_INPUT_CLK_STOPPED_PORT" VALUE="input_clk_stopped"/>
        <PARAMETER NAME="C_CLKFB_STOPPED_PORT" VALUE="clkfb_stopped"/>
        <PARAMETER NAME="C_CLKIN1_JITTER_PS" VALUE="250.0"/>
        <PARAMETER NAME="C_CLKIN2_JITTER_PS" VALUE="100.0"/>
        <PARAMETER NAME="C_PRIMITIVE" VALUE="MMCM"/>
        <PARAMETER NAME="C_SS_MODE" VALUE="CENTER_HIGH"/>
        <PARAMETER NAME="C_SS_MOD_PERIOD" VALUE="4000"/>
        <PARAMETER NAME="C_SS_MOD_TIME" VALUE="0.004"/>
        <PARAMETER NAME="C_HAS_CDDC" VALUE="0"/>
        <PARAMETER NAME="C_CDDCDONE_PORT" VALUE="cddcdone"/>
        <PARAMETER NAME="C_CDDCREQ_PORT" VALUE="cddcreq"/>
        <PARAMETER NAME="C_CLKOUTPHY_MODE" VALUE="VCO"/>
        <PARAMETER NAME="C_ENABLE_CLKOUTPHY" VALUE="0"/>
        <PARAMETER NAME="C_INTERFACE_SELECTION" VALUE="0"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="11"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_POWER_REG" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT0_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT0_2" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT1_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT1_2" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT2_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT2_2" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT3_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT3_2" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT4_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT4_2" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT5_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT5_2" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT6_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT6_2" VALUE="0000"/>
        <PARAMETER NAME="C_CLKFBOUT_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKFBOUT_2" VALUE="0000"/>
        <PARAMETER NAME="C_DIVCLK" VALUE="0000"/>
        <PARAMETER NAME="C_LOCK_1" VALUE="0000"/>
        <PARAMETER NAME="C_LOCK_2" VALUE="0000"/>
        <PARAMETER NAME="C_LOCK_3" VALUE="0000"/>
        <PARAMETER NAME="C_FILTER_1" VALUE="0000"/>
        <PARAMETER NAME="C_FILTER_2" VALUE="0000"/>
        <PARAMETER NAME="C_DIVIDE1_AUTO" VALUE="1"/>
        <PARAMETER NAME="C_DIVIDE2_AUTO" VALUE="2.0"/>
        <PARAMETER NAME="C_DIVIDE3_AUTO" VALUE="2.0"/>
        <PARAMETER NAME="C_DIVIDE4_AUTO" VALUE="2.0"/>
        <PARAMETER NAME="C_DIVIDE5_AUTO" VALUE="2.0"/>
        <PARAMETER NAME="C_DIVIDE6_AUTO" VALUE="2.0"/>
        <PARAMETER NAME="C_DIVIDE7_AUTO" VALUE="2.0"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV" VALUE="false"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV1" VALUE="false"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV2" VALUE="false"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV3" VALUE="false"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV4" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV1" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV2" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV3" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV4" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV5" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV6" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV7" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT1_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT2_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT3_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT4_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT5_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT6_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT7_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT0_ACTUAL_FREQ" VALUE="200.000"/>
        <PARAMETER NAME="C_CLKOUT1_ACTUAL_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT2_ACTUAL_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT3_ACTUAL_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT4_ACTUAL_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT5_ACTUAL_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT6_ACTUAL_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_CLK_COMMON_0"/>
        <PARAMETER NAME="USER_CLK_FREQ0" VALUE="100.0"/>
        <PARAMETER NAME="USER_CLK_FREQ1" VALUE="100.0"/>
        <PARAMETER NAME="USER_CLK_FREQ2" VALUE="100.0"/>
        <PARAMETER NAME="USER_CLK_FREQ3" VALUE="100.0"/>
        <PARAMETER NAME="ENABLE_CLOCK_MONITOR" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK0" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK1" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK2" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK3" VALUE="false"/>
        <PARAMETER NAME="Enable_PLL0" VALUE="false"/>
        <PARAMETER NAME="Enable_PLL1" VALUE="false"/>
        <PARAMETER NAME="REF_CLK_FREQ" VALUE="100.0"/>
        <PARAMETER NAME="PRECISION" VALUE="1"/>
        <PARAMETER NAME="PRIMITIVE" VALUE="MMCM"/>
        <PARAMETER NAME="PRIMTYPE_SEL" VALUE="mmcm_adv"/>
        <PARAMETER NAME="CLOCK_MGR_TYPE" VALUE="auto"/>
        <PARAMETER NAME="USE_FREQ_SYNTH" VALUE="true"/>
        <PARAMETER NAME="USE_SPREAD_SPECTRUM" VALUE="false"/>
        <PARAMETER NAME="USE_PHASE_ALIGNMENT" VALUE="true"/>
        <PARAMETER NAME="USE_MIN_POWER" VALUE="false"/>
        <PARAMETER NAME="USE_DYN_PHASE_SHIFT" VALUE="false"/>
        <PARAMETER NAME="USE_DYN_RECONFIG" VALUE="false"/>
        <PARAMETER NAME="JITTER_SEL" VALUE="No_Jitter"/>
        <PARAMETER NAME="PRIM_IN_FREQ" VALUE="40.000"/>
        <PARAMETER NAME="PRIM_IN_TIMEPERIOD" VALUE="10.000"/>
        <PARAMETER NAME="IN_FREQ_UNITS" VALUE="Units_MHz"/>
        <PARAMETER NAME="PHASESHIFT_MODE" VALUE="WAVEFORM"/>
        <PARAMETER NAME="IN_JITTER_UNITS" VALUE="Units_UI"/>
        <PARAMETER NAME="RELATIVE_INCLK" VALUE="REL_PRIMARY"/>
        <PARAMETER NAME="USE_INCLK_SWITCHOVER" VALUE="false"/>
        <PARAMETER NAME="SECONDARY_IN_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="SECONDARY_IN_TIMEPERIOD" VALUE="10.000"/>
        <PARAMETER NAME="SECONDARY_PORT" VALUE="clk_in2"/>
        <PARAMETER NAME="SECONDARY_SOURCE" VALUE="Single_ended_clock_capable_pin"/>
        <PARAMETER NAME="JITTER_OPTIONS" VALUE="UI"/>
        <PARAMETER NAME="CLKIN1_UI_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="CLKIN2_UI_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="PRIM_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="SECONDARY_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="CLKIN1_JITTER_PS" VALUE="250.0"/>
        <PARAMETER NAME="CLKIN2_JITTER_PS" VALUE="100.0"/>
        <PARAMETER NAME="CLKOUT1_USED" VALUE="true"/>
        <PARAMETER NAME="CLKOUT2_USED" VALUE="true"/>
        <PARAMETER NAME="CLKOUT3_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT4_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT5_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT6_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT7_USED" VALUE="false"/>
        <PARAMETER NAME="NUM_OUT_CLKS" VALUE="2"/>
        <PARAMETER NAME="CLK_OUT1_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT2_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT3_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT4_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT5_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT6_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT7_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="PRIMARY_PORT" VALUE="clk_in1"/>
        <PARAMETER NAME="CLK_OUT1_PORT" VALUE="delay_clk"/>
        <PARAMETER NAME="CLK_OUT2_PORT" VALUE="axi_periph_clk"/>
        <PARAMETER NAME="CLK_OUT3_PORT" VALUE="clk_out3"/>
        <PARAMETER NAME="CLK_OUT4_PORT" VALUE="clk_out4"/>
        <PARAMETER NAME="CLK_OUT5_PORT" VALUE="clk_out5"/>
        <PARAMETER NAME="CLK_OUT6_PORT" VALUE="clk_out6"/>
        <PARAMETER NAME="CLK_OUT7_PORT" VALUE="clk_out7"/>
        <PARAMETER NAME="DADDR_PORT" VALUE="daddr"/>
        <PARAMETER NAME="DCLK_PORT" VALUE="dclk"/>
        <PARAMETER NAME="DRDY_PORT" VALUE="drdy"/>
        <PARAMETER NAME="DWE_PORT" VALUE="dwe"/>
        <PARAMETER NAME="DIN_PORT" VALUE="din"/>
        <PARAMETER NAME="DOUT_PORT" VALUE="dout"/>
        <PARAMETER NAME="DEN_PORT" VALUE="den"/>
        <PARAMETER NAME="PSCLK_PORT" VALUE="psclk"/>
        <PARAMETER NAME="PSEN_PORT" VALUE="psen"/>
        <PARAMETER NAME="PSINCDEC_PORT" VALUE="psincdec"/>
        <PARAMETER NAME="PSDONE_PORT" VALUE="psdone"/>
        <PARAMETER NAME="CLKOUT1_REQUESTED_OUT_FREQ" VALUE="200.000"/>
        <PARAMETER NAME="CLKOUT1_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT1_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT2_REQUESTED_OUT_FREQ" VALUE="100"/>
        <PARAMETER NAME="CLKOUT2_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT2_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT3_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT3_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT3_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT4_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT4_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT4_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT5_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT5_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT5_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT6_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT6_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT6_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT7_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT7_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT7_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="USE_MAX_I_JITTER" VALUE="false"/>
        <PARAMETER NAME="USE_MIN_O_JITTER" VALUE="false"/>
        <PARAMETER NAME="CLKOUT1_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT2_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT3_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT4_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT5_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT6_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT7_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="PRIM_SOURCE" VALUE="No_buffer"/>
        <PARAMETER NAME="CLKOUT1_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT2_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT3_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT4_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT5_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT6_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT7_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="FEEDBACK_SOURCE" VALUE="FDBK_AUTO"/>
        <PARAMETER NAME="CLKFB_IN_SIGNALING" VALUE="SINGLE"/>
        <PARAMETER NAME="CLKFB_IN_PORT" VALUE="clkfb_in"/>
        <PARAMETER NAME="CLKFB_IN_P_PORT" VALUE="clkfb_in_p"/>
        <PARAMETER NAME="CLKFB_IN_N_PORT" VALUE="clkfb_in_n"/>
        <PARAMETER NAME="CLKFB_OUT_PORT" VALUE="clkfb_out"/>
        <PARAMETER NAME="CLKFB_OUT_P_PORT" VALUE="clkfb_out_p"/>
        <PARAMETER NAME="CLKFB_OUT_N_PORT" VALUE="clkfb_out_n"/>
        <PARAMETER NAME="PLATFORM" VALUE="UNKNOWN"/>
        <PARAMETER NAME="SUMMARY_STRINGS" VALUE="empty"/>
        <PARAMETER NAME="USE_LOCKED" VALUE="true"/>
        <PARAMETER NAME="CALC_DONE" VALUE="empty"/>
        <PARAMETER NAME="USE_RESET" VALUE="false"/>
        <PARAMETER NAME="USE_POWER_DOWN" VALUE="false"/>
        <PARAMETER NAME="USE_STATUS" VALUE="false"/>
        <PARAMETER NAME="USE_FREEZE" VALUE="false"/>
        <PARAMETER NAME="USE_CLK_VALID" VALUE="false"/>
        <PARAMETER NAME="USE_INCLK_STOPPED" VALUE="false"/>
        <PARAMETER NAME="USE_CLKFB_STOPPED" VALUE="false"/>
        <PARAMETER NAME="RESET_PORT" VALUE="reset"/>
        <PARAMETER NAME="LOCKED_PORT" VALUE="locked"/>
        <PARAMETER NAME="POWER_DOWN_PORT" VALUE="power_down"/>
        <PARAMETER NAME="CLK_VALID_PORT" VALUE="CLK_VALID"/>
        <PARAMETER NAME="STATUS_PORT" VALUE="STATUS"/>
        <PARAMETER NAME="CLK_IN_SEL_PORT" VALUE="clk_in_sel"/>
        <PARAMETER NAME="INPUT_CLK_STOPPED_PORT" VALUE="input_clk_stopped"/>
        <PARAMETER NAME="CLKFB_STOPPED_PORT" VALUE="clkfb_stopped"/>
        <PARAMETER NAME="SS_MODE" VALUE="CENTER_HIGH"/>
        <PARAMETER NAME="SS_MOD_FREQ" VALUE="250"/>
        <PARAMETER NAME="SS_MOD_TIME" VALUE="0.004"/>
        <PARAMETER NAME="OVERRIDE_MMCM" VALUE="false"/>
        <PARAMETER NAME="MMCM_NOTES" VALUE="None"/>
        <PARAMETER NAME="MMCM_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="MMCM_CLKFBOUT_MULT_F" VALUE="25.000"/>
        <PARAMETER NAME="MMCM_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKFBOUT_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKIN1_PERIOD" VALUE="25.000"/>
        <PARAMETER NAME="MMCM_CLKIN2_PERIOD" VALUE="10.0"/>
        <PARAMETER NAME="MMCM_CLKOUT4_CASCADE" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLOCK_HOLD" VALUE="false"/>
        <PARAMETER NAME="MMCM_COMPENSATION" VALUE="ZHOLD"/>
        <PARAMETER NAME="MMCM_REF_JITTER1" VALUE="0.010"/>
        <PARAMETER NAME="MMCM_REF_JITTER2" VALUE="0.010"/>
        <PARAMETER NAME="MMCM_STARTUP_WAIT" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT0_DIVIDE_F" VALUE="5.000"/>
        <PARAMETER NAME="MMCM_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT0_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT1_DIVIDE" VALUE="10"/>
        <PARAMETER NAME="MMCM_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT1_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT2_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT3_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT4_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT5_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT6_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT6_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT6_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT6_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="OVERRIDE_PLL" VALUE="false"/>
        <PARAMETER NAME="PLL_NOTES" VALUE="None"/>
        <PARAMETER NAME="PLL_BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="PLL_CLKFBOUT_MULT" VALUE="4"/>
        <PARAMETER NAME="PLL_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLK_FEEDBACK" VALUE="CLKFBOUT"/>
        <PARAMETER NAME="PLL_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKIN_PERIOD" VALUE="10.000"/>
        <PARAMETER NAME="PLL_COMPENSATION" VALUE="SYSTEM_SYNCHRONOUS"/>
        <PARAMETER NAME="PLL_REF_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="PLL_CLKOUT0_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT1_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="RESET_TYPE" VALUE="ACTIVE_HIGH"/>
        <PARAMETER NAME="USE_SAFE_CLOCK_STARTUP" VALUE="false"/>
        <PARAMETER NAME="USE_CLOCK_SEQUENCING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT1_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT2_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT3_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT4_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT5_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT6_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT7_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="CLK_IN1_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CLK_IN2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="DIFF_CLK_IN1_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="DIFF_CLK_IN2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="AUTO_PRIMITIVE" VALUE="MMCM"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="ENABLE_CDDC" VALUE="false"/>
        <PARAMETER NAME="CDDCDONE_PORT" VALUE="cddcdone"/>
        <PARAMETER NAME="CDDCREQ_PORT" VALUE="cddcreq"/>
        <PARAMETER NAME="ENABLE_CLKOUTPHY" VALUE="false"/>
        <PARAMETER NAME="CLKOUTPHY_REQUESTED_FREQ" VALUE="600.000"/>
        <PARAMETER NAME="CLKOUT1_JITTER" VALUE="158.299"/>
        <PARAMETER NAME="CLKOUT1_PHASE_ERROR" VALUE="191.950"/>
        <PARAMETER NAME="CLKOUT2_JITTER" VALUE="180.876"/>
        <PARAMETER NAME="CLKOUT2_PHASE_ERROR" VALUE="191.950"/>
        <PARAMETER NAME="CLKOUT3_JITTER" VALUE="232.099"/>
        <PARAMETER NAME="CLKOUT3_PHASE_ERROR" VALUE="191.950"/>
        <PARAMETER NAME="CLKOUT4_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT4_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT5_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT5_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT6_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT6_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT7_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT7_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="INPUT_MODE" VALUE="frequency"/>
        <PARAMETER NAME="INTERFACE_SELECTION" VALUE="Enable_AXI"/>
        <PARAMETER NAME="AXI_DRP" VALUE="false"/>
        <PARAMETER NAME="PHASE_DUTY_CONFIG" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="40000000" DIR="I" NAME="clk_in1" SIGIS="clk" SIGNAME="CLK_AXI_ibuf_0_out_ref">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CLK_AXI_ibuf_0" PORT="out_ref"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="200000000" DIR="O" NAME="delay_clk" SIGIS="clk" SIGNAME="CLK_AXI_CLK_COMMON_delay_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C" PORT="idelay_ref_clk"/>
            <CONNECTION INSTANCE="AD9364_axi_ad9364" PORT="delay_clk"/>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_2_axi_ad9361_2" PORT="delay_clk"/>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_3_axi_ad9361_3" PORT="delay_clk"/>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_1_axi_ad9361_1" PORT="delay_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="O" NAME="axi_periph_clk" SIGIS="clk" SIGNAME="CLK_AXI_CLK_COMMON_axi_periph_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C" PORT="m_axi_lite_aclk"/>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="ACLK"/>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="S00_ACLK"/>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M00_ACLK"/>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M01_ACLK"/>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M02_ACLK"/>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M03_ACLK"/>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M04_ACLK"/>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M05_ACLK"/>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M06_ACLK"/>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M07_ACLK"/>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M08_ACLK"/>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M09_ACLK"/>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M10_ACLK"/>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M11_ACLK"/>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M12_ACLK"/>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M13_ACLK"/>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M14_ACLK"/>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M15_ACLK"/>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_DMA" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_DMA" PORT="m_dest_axi_aclk"/>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C" PORT="axi_c2c_phy_clk"/>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C" PORT="s_aclk"/>
            <CONNECTION INSTANCE="AD9364_axi_ad9364" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_2_axi_ad9361_2" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_3_axi_ad9361_3" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_1_axi_ad9361_1" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="SPI_MOD_axi_spi" PORT="ext_spi_clk"/>
            <CONNECTION INSTANCE="SPI_MOD_axi_spi" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="Control_from_SOM_0" PORT="s00_axi_aclk"/>
            <CONNECTION INSTANCE="Current_turning_off_0" PORT="s00_axi_aclk"/>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="IP_sync_0" PORT="s00_axi_aclk"/>
            <CONNECTION INSTANCE="CLK_AXI_AXI_reset" PORT="slowest_sync_clk"/>
            <CONNECTION INSTANCE="CLK_AXI_FPGA_reset" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="locked" SIGIS="undef" SIGNAME="CLK_AXI_CLK_COMMON_locked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CLK_AXI_AXI_reset" PORT="dcm_locked"/>
            <CONNECTION INSTANCE="CLK_AXI_FPGA_reset" PORT="locked"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/CLK_AXI/FPGA_reset" HWVERSION="1.0" INSTANCE="CLK_AXI_FPGA_reset" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="FPGA_reset" VLNV="xilinx.com:module_ref:FPGA_reset:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_MS_NUMBER" VALUE="1000"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_FPGA_reset_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="CLK_AXI_CLK_COMMON_axi_periph_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CLK_AXI_CLK_COMMON" PORT="axi_periph_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="locked" SIGIS="undef" SIGNAME="CLK_AXI_CLK_COMMON_locked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CLK_AXI_CLK_COMMON" PORT="locked"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="reset_n" SIGIS="rst" SIGNAME="CLK_AXI_FPGA_reset_reset_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CLK_AXI_AXI_reset" PORT="ext_reset_in"/>
            <CONNECTION INSTANCE="AD9361_CTRL_ad9361_clk_DATA_rst" PORT="ext_reset_in"/>
            <CONNECTION INSTANCE="AD9364_divclk_64_rst1" PORT="ext_reset_in"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/CLK_AXI/ibuf_0" HWVERSION="1.0" INSTANCE="CLK_AXI_ibuf_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="ibuf" VLNV="xilinx.com:module_ref:ibuf:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_ibuf_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="in_ref" SIGIS="undef" SIGNAME="External_Ports_FPGA_REF_40MHZ">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="FPGA_REF_40MHZ"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out_ref" SIGIS="undef" SIGNAME="CLK_AXI_ibuf_0_out_ref">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_ad9361_clk_clk_DSP" PORT="clk_in1"/>
            <CONNECTION INSTANCE="CLK_AXI_CLK_COMMON" PORT="clk_in1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="13" FULLNAME="/Control_from_SOM_0" HWVERSION="1.0" INSTANCE="Control_from_SOM_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Control_from_SOM" VLNV="xilinx.com:user:Control_from_SOM:1.0">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="S00_AXI" NAME="S00_AXI_reg" RANGE="4096" USAGE="register"/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_S00_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S00_AXI_ADDR_WIDTH" VALUE="4"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_Control_from_SOM_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_S00_AXI_BASEADDR" VALUE="0x83C10000"/>
        <PARAMETER NAME="C_S00_AXI_HIGHADDR" VALUE="0x83C1FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" NAME="op_mode_fsc_fsr" SIGIS="undef"/>
        <PORT DIR="O" NAME="dl_lnk_sv_swap_iq" SIGIS="undef"/>
        <PORT DIR="O" NAME="dl_lnk_lnk_swap_iq" SIGIS="undef"/>
        <PORT DIR="O" NAME="ul_sv_lnk_swap_iq" SIGIS="undef"/>
        <PORT DIR="O" NAME="ul_lnk_lnk_swap_iq" SIGIS="undef"/>
        <PORT DIR="O" NAME="link_1_enable" SIGIS="undef"/>
        <PORT DIR="O" NAME="link_2_enable" SIGIS="undef"/>
        <PORT DIR="O" NAME="ad9361_1_reset" SIGIS="rst" SIGNAME="Control_from_SOM_0_ad9361_1_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ad9361_RESET_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ad9361_2_reset" SIGIS="rst" SIGNAME="Control_from_SOM_0_ad9361_2_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ad9361_RESET_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ad9361_3_reset" SIGIS="rst" SIGNAME="Control_from_SOM_0_ad9361_3_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ad9361_RESET_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ad9364_reset" SIGIS="rst" SIGNAME="Control_from_SOM_0_ad9364_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ad9364_RESET"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ad9361_1_en_agc" SIGIS="undef" SIGNAME="Control_from_SOM_0_ad9361_1_en_agc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ad9361_EN_AGC_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ad9361_2_en_agc" SIGIS="undef" SIGNAME="Control_from_SOM_0_ad9361_2_en_agc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ad9361_EN_AGC_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ad9361_3_en_agc" SIGIS="undef" SIGNAME="Control_from_SOM_0_ad9361_3_en_agc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ad9361_EN_AGC_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ad9364_en_agc" SIGIS="undef" SIGNAME="Control_from_SOM_0_ad9364_en_agc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ad9364_EN_AGC"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="link_1_mode_rf_optic" SIGIS="undef"/>
        <PORT DIR="O" NAME="link_2_mode_rf_optic" SIGIS="undef"/>
        <PORT DIR="O" NAME="lte_downlink_simulation" SIGIS="undef"/>
        <PORT DIR="O" NAME="lte_uplink_simulation" SIGIS="undef"/>
        <PORT DIR="O" NAME="reset_FIR_core_26b" SIGIS="rst"/>
        <PORT DIR="O" NAME="live_status" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="s00_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M06_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M06_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s00_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M06_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M06_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_awvalid" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M06_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M06_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_awready" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M06_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M06_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s00_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M06_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M06_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s00_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M06_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M06_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_wvalid" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M06_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M06_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_wready" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M06_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M06_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s00_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M06_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M06_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_bvalid" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M06_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M06_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_bready" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M06_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M06_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s00_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M06_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M06_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s00_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M06_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M06_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_arvalid" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M06_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M06_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_arready" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M06_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M06_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s00_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M06_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M06_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s00_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M06_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M06_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_rvalid" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M06_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M06_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_rready" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M06_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M06_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s00_axi_aclk" SIGIS="clk" SIGNAME="CLK_AXI_CLK_COMMON_axi_periph_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CLK_AXI_CLK_COMMON" PORT="axi_periph_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_aresetn" SIGIS="rst" SIGNAME="CLK_AXI_AXI_reset_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CLK_AXI_AXI_reset" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="AXI_Peripheral_AXI_C2C_axi_periph_M06_AXI" DATAWIDTH="32" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="WIZ_DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="WIZ_NUM_REG" VALUE="4"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="4"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_CLK_COMMON_0_axi_periph_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s00_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s00_axi_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s00_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s00_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s00_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s00_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s00_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s00_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s00_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s00_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s00_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s00_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s00_axi_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s00_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s00_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s00_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s00_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s00_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s00_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="16" FULLNAME="/Current_turning_off_0" HWVERSION="1.0" INSTANCE="Current_turning_off_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Current_turning_off" VLNV="xilinx.com:user:Current_turning_off:1.0">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="S00_AXI" NAME="S00_AXI_reg" RANGE="4096" USAGE="register"/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_S00_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S00_AXI_ADDR_WIDTH" VALUE="6"/>
        <PARAMETER NAME="CLKS_PER_HALF_BIT" VALUE="32"/>
        <PARAMETER NAME="C_DELAY_MS" VALUE="2"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_Current_turning_off_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_S00_AXI_BASEADDR" VALUE="0x83CE0000"/>
        <PARAMETER NAME="C_S00_AXI_HIGHADDR" VALUE="0x83CEFFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="som_en_28v_l1" SIGIS="undef" SIGNAME="External_Ports_som_28v_en_link1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="som_28v_en_link1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="som_en_28v_l2" SIGIS="undef" SIGNAME="External_Ports_som_28v_en_link2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="som_28v_en_link2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="som_en_28v_s1" SIGIS="undef" SIGNAME="External_Ports_som_28v_en_service1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="som_28v_en_service1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="som_en_28v_s2" SIGIS="undef" SIGNAME="External_Ports_som_28v_en_service2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="som_28v_en_service2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="som_en_28v_s3" SIGIS="undef" SIGNAME="External_Ports_som_28v_en_service3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="som_28v_en_service3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="som_en_28v_s4" SIGIS="undef" SIGNAME="External_Ports_som_28v_en_service4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="som_28v_en_service4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="som_en_5v_s" SIGIS="undef" SIGNAME="External_Ports_som_5v_en_link">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="som_5v_en_link"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="fpga_en_28v_l1" SIGIS="undef" SIGNAME="Current_turning_off_0_fpga_en_28v_l1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="fpga_28v_en_link1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="fpga_en_28v_l2" SIGIS="undef" SIGNAME="Current_turning_off_0_fpga_en_28v_l2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="fpga_28v_en_link2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="fpga_en_28v_s1" SIGIS="undef" SIGNAME="Current_turning_off_0_fpga_en_28v_s1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="fpga_28v_en_service1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="fpga_en_28v_s2" SIGIS="undef" SIGNAME="Current_turning_off_0_fpga_en_28v_s2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="fpga_28v_en_service2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="fpga_en_28v_s3" SIGIS="undef" SIGNAME="Current_turning_off_0_fpga_en_28v_s3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="fpga_28v_en_service3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="fpga_en_28v_s4" SIGIS="undef" SIGNAME="Current_turning_off_0_fpga_en_28v_s4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="fpga_28v_en_service4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="fpga_en_5v_s" SIGIS="undef" SIGNAME="Current_turning_off_0_fpga_en_5v_s">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="fpga_5v_en_link"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="spi_cs_n_0" SIGIS="undef" SIGNAME="Current_turning_off_0_spi_cs_n_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="spi_cs_n_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="spi_sclk_0" SIGIS="undef" SIGNAME="Current_turning_off_0_spi_sclk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="spi_sclk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="spi_mosi_0" SIGIS="undef" SIGNAME="Current_turning_off_0_spi_mosi_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="spi_mosi_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="spi_miso_0" SIGIS="undef" SIGNAME="External_Ports_spi_miso_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="spi_miso_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="spi_cs_n_1" SIGIS="undef" SIGNAME="Current_turning_off_0_spi_cs_n_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="spi_cs_n_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="spi_sclk_1" SIGIS="undef" SIGNAME="Current_turning_off_0_spi_sclk_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="spi_sclk_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="spi_mosi_1" SIGIS="undef" SIGNAME="Current_turning_off_0_spi_mosi_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="spi_mosi_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="spi_miso_1" SIGIS="undef" SIGNAME="External_Ports_spi_miso_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="spi_miso_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="s00_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M14_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M14_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s00_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M14_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M14_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_awvalid" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M14_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M14_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_awready" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M14_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M14_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s00_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M14_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M14_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s00_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M14_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M14_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_wvalid" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M14_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M14_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_wready" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M14_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M14_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s00_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M14_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M14_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_bvalid" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M14_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M14_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_bready" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M14_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M14_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="s00_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M14_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M14_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s00_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M14_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M14_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_arvalid" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M14_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M14_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_arready" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M14_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M14_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s00_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M14_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M14_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s00_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M14_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M14_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_rvalid" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M14_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M14_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_rready" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M14_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M14_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s00_axi_aclk" SIGIS="clk" SIGNAME="CLK_AXI_CLK_COMMON_axi_periph_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CLK_AXI_CLK_COMMON" PORT="axi_periph_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_aresetn" SIGIS="rst" SIGNAME="CLK_AXI_AXI_reset_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CLK_AXI_AXI_reset" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="AXI_Peripheral_AXI_C2C_axi_periph_M14_AXI" DATAWIDTH="32" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="WIZ_DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="WIZ_NUM_REG" VALUE="16"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="6"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_CLK_COMMON_0_axi_periph_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s00_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s00_axi_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s00_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s00_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s00_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s00_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s00_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s00_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s00_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s00_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s00_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s00_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s00_axi_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s00_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s00_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s00_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s00_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s00_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s00_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="84" FULLNAME="/IP_sync_0" HWVERSION="1.0" INSTANCE="IP_sync_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="IP_sync" VLNV="tor.org:user:IP_sync:1.0">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="S00_AXI" NAME="S00_AXI_reg" RANGE="4096" USAGE="register"/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_S00_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S00_AXI_ADDR_WIDTH" VALUE="4"/>
        <PARAMETER NAME="pDAT_W" VALUE="12"/>
        <PARAMETER NAME="pDAT_W_SDR" VALUE="16"/>
        <PARAMETER NAME="pDAT_Num_corr" VALUE="1024"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_IP_sync_0_3"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_S00_AXI_BASEADDR" VALUE="0x83C20000"/>
        <PARAMETER NAME="C_S00_AXI_HIGHADDR" VALUE="0x83C2FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="sync_iclk" SIGIS="undef" SIGNAME="clk_wiz_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sync_ireset" SIGIS="undef" SIGNAME="AD9361_CTRL_ad9361_clk_DATA_rst_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_ad9361_clk_DATA_rst" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="sync_idat_re" RIGHT="0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_2_RAshift16_4_up_2_output_bus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_2_RAshift16_4_up_2" PORT="output_bus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="sync_idat_im" RIGHT="0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_2_RAshift16_4_up_3_output_bus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_2_RAshift16_4_up_3" PORT="output_bus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ready_buff" SIGIS="undef" SIGNAME="mqc_t_0_oready_buff">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mqc_t_0" PORT="oready_buff"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="sync_rdy_wr_buff" SIGIS="undef" SIGNAME="IP_sync_0_sync_rdy_wr_buff">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mqc_t_0" PORT="iready_corr_wr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="sync_corr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="11" NAME="sync_mlvl" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="sync_osop" SIGIS="undef" SIGNAME="IP_sync_0_sync_osop">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="PIN_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="sync_trh_hold" SIGIS="undef" SIGNAME="IP_sync_0_sync_trh_hold">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="LED3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="sync_vrf_oval" SIGIS="undef" SIGNAME="IP_sync_0_sync_vrf_oval">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="LED2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="sync_val_osop" SIGIS="undef" SIGNAME="IP_sync_0_sync_val_osop">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="PIN_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="sync_osop_buff" SIGIS="undef" SIGNAME="IP_sync_0_sync_osop_buff">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mqc_t_0" PORT="isig_tcorr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="sync_odat_re" RIGHT="0" SIGIS="undef" SIGNAME="IP_sync_0_sync_odat_re">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mqc_t_0" PORT="idata_re"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="sync_odat_im" RIGHT="0" SIGIS="undef" SIGNAME="IP_sync_0_sync_odat_im">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mqc_t_0" PORT="idata_im"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s00_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M10_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M10_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s00_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M10_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M10_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_awvalid" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M10_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M10_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_awready" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M10_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M10_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s00_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M10_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M10_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s00_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M10_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M10_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_wvalid" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M10_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M10_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_wready" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M10_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M10_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s00_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M10_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M10_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_bvalid" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M10_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M10_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_bready" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M10_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M10_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s00_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M10_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M10_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s00_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M10_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M10_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_arvalid" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M10_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M10_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_arready" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M10_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M10_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s00_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M10_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M10_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s00_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M10_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M10_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_rvalid" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M10_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M10_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_rready" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M10_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M10_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LED_str" SIGIS="undef"/>
        <PORT DIR="O" NAME="LED_en" SIGIS="undef" SIGNAME="IP_sync_0_LED_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="LED1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="sync_str_frame" SIGIS="undef" SIGNAME="IP_sync_0_sync_str_frame">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="PIN_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s00_axi_aclk" SIGIS="clk" SIGNAME="CLK_AXI_CLK_COMMON_axi_periph_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CLK_AXI_CLK_COMMON" PORT="axi_periph_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_aresetn" SIGIS="rst" SIGNAME="CLK_AXI_AXI_reset_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CLK_AXI_AXI_reset" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="AXI_Peripheral_AXI_C2C_axi_periph_M10_AXI" DATAWIDTH="32" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="WIZ_DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="WIZ_NUM_REG" VALUE="4"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="4"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_CLK_COMMON_0_axi_periph_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s00_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s00_axi_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s00_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s00_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s00_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s00_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s00_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s00_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s00_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s00_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s00_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s00_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s00_axi_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s00_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s00_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s00_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s00_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s00_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s00_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/SPI_MOD/SPI_MUX" HWVERSION="1.0" INSTANCE="SPI_MOD_SPI_MUX" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Decoder_SPI" VLNV="xilinx.com:module_ref:Decoder_SPI:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_SPI_MUX_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="4" NAME="code" RIGHT="0" SIGIS="undef" SIGNAME="SPI_MOD_axi_spi_ss_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SPI_MOD_axi_spi" PORT="ss_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="miso_in_0" SIGIS="undef" SIGNAME="External_Ports_ad9361_SPI_DO_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ad9361_SPI_DO_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="miso_in_1" SIGIS="undef" SIGNAME="External_Ports_ad9361_SPI_DO_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ad9361_SPI_DO_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="miso_in_2" SIGIS="undef" SIGNAME="External_Ports_ad9361_SPI_DO_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ad9361_SPI_DO_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="miso_in_3" SIGIS="undef" SIGNAME="External_Ports_ad9364_SPI_DO">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ad9364_SPI_DO"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="miso_out" SIGIS="undef" SIGNAME="SPI_MOD_SPI_MUX_miso_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SPI_MOD_axi_spi" PORT="io1_i"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="18" FULLNAME="/SPI_MOD/axi_spi" HWVERSION="3.2" INSTANCE="SPI_MOD_axi_spi" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="MEMORY_CNTLR" MODTYPE="axi_quad_spi" VLNV="xilinx.com:ip:axi_quad_spi:3.2">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_quad_spi;v=v3_2;d=pg153-axi-quad-spi.pdf"/>
      </DOCUMENTS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="AXI_LITE" NAME="Reg" RANGE="4096" USAGE="register">
          <REGISTERS>
            <REGISTER NAME="XIP_Config_Reg">
              <PROPERTY NAME="DESCRIPTION" VALUE="XIP Configuration Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x60"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="CPHA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="CPHA&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="CPOL">
                  <PROPERTY NAME="DESCRIPTION" VALUE="CPOL&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="XIP_Status_Reg">
              <PROPERTY NAME="DESCRIPTION" VALUE="XIP Status Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x64"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x1"/>
              <FIELDS>
                <FIELD NAME="RX_Empty">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Receiver Empty.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RX_Full">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Receiver Full.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Master_MODF">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Master mode fault. This bit is set to 1 if the spisel line is deasserted.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="CPOL_CPHA_Error">
                  <PROPERTY NAME="DESCRIPTION" VALUE="CPOL_CPHA Error.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="AXI_Transaction_Error">
                  <PROPERTY NAME="DESCRIPTION" VALUE="AXI Transaction Error.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="SRR">
              <PROPERTY NAME="DESCRIPTION" VALUE="Software Reset Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x40"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Reset">
                  <PROPERTY NAME="DESCRIPTION" VALUE="The only allowed operation on this register is a write of 0x0000000a, which resets the AXI Quad SPI core.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="SPICR">
              <PROPERTY NAME="DESCRIPTION" VALUE="SPI Control Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x60"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x180"/>
              <FIELDS>
                <FIELD NAME="LOOP">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Local loopback mode&#xA;Enables local loopback operation and is functional only in standard SPI master mode.&#xA;When set to:   0 - Normal operation.   1 - Loopback mode. The transmitter output is internally connected to the receiver input. The receiver and transmitter operate normally, except that received data (from remote slave) is ignored.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="SPE">
                  <PROPERTY NAME="DESCRIPTION" VALUE="SPI system enable&#xA;When set to:&#xA;  0 - SPI system disabled. Both master and slave outputs are in 3-state and slave inputs are ignored.&#xA;  1 - SPI system enabled. Master outputs active (for example, IO0 (MOSI) and SCK in idle state) and slave outputs become active if SS becomes asserted. The master starts transferring when transmit data is available.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Master">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Master (SPI master mode)&#xA;Setting this bit configures the SPI device as a master or a slave.&#xA;When set to:&#xA;  0 - Slave configuration.&#xA;  1 - Master configuration.&#xA;In dual/quad SPI mode only the master mode of the core is allowed.&#xA;Standard Slave mode is not supported for SCK ratio = 2&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="CPOL">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Clock polarity&#xA;Setting this bit defines clock polarity.&#xA;When set to:&#xA;  0 - Active-High clock; SCK idles Low.&#xA;  1 - Active-Low clock; SCK idles High.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="CPHA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Clock phase&#xA;Setting this bit selects one of two fundamentally different transfer formats.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="TX_FIFO_Reset">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Transmit FIFO reset&#xA;When written to 1, this bit forces a reset of the transmit FIFO to the empty condition. One AXI clock cycle after reset, this bit is again set to 0.&#xA;When set to:   0 - Transmit FIFO normal operation.   1 - Reset transmit FIFO pointer&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="5"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="5"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RX_FIFO_Reset">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Receive FIFO reset&#xA;When written to 1, this bit forces a reset of the receive FIFO to the empty condition. One AXI clock cycle after reset, this bit is again set to 0.&#xA;When set to:   0 - Receive FIFO normal operation.   1 - Reset receive FIFO pointer.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="6"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="6"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Manual_Slave_Select_Assertion_Enable">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Manual slave select assertion enable&#xA;This bit forces the data in the slave select register to be asserted on the slave select output anytime the device is configured as a master and the device is enabled (SPE asserted).&#xA;This bit has no effect on slave operation.&#xA;When set to:   0 - Slave select output asserted by master core logic.   1 - Slave select output follows data in slave select register. The manual slave assertion mode is supported in standard SPI mode only.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Master_Transaction_Inhibit">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Master transaction inhibit&#xA;This bit inhibits master transactions.&#xA;This bit has no effect on slave operation.&#xA;When set to:   0 - Master transactions enabled.   1 - Master transactions disabled. This bit immediately inhibits the transaction. Setting this bit while transfer is in progress would result in unpredictable outcome&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="8"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="8"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="LSB_First">
                  <PROPERTY NAME="DESCRIPTION" VALUE="LSB first&#xA;This bit selects LSB first data transfer format.&#xA;The default transfer format is MSB first.&#xA;When set to:&#xA;  0 - MSB first transfer format.&#xA;  1 - LSB first transfer format.&#xA;In Dual/Quad SPI mode, only the MSB first mode of the core is allowed.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="9"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="9"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="SPISR">
              <PROPERTY NAME="DESCRIPTION" VALUE="SPI Status Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x64"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0A5"/>
              <FIELDS>
                <FIELD NAME="RX_Empty">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Receive Empty.&#xA;When a receive FIFO exists, this bit is set High when the receive FIFO is empty. The occupancy of the FIFO is decremented with each FIFO read operation.&#xA;Note: When FIFOs do not exist, this bit is set High when the receive register has been read (this option is available only in standard SPI mode). This bit is cleared at the end of a successful SPI transfer. For dual/quad SPI mode, the FIFO is always present in the core.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RX_Full">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Receive full.&#xA;When a receive FIFO exists, this bit is set High when the receive FIFO is full. The occupancy of the FIFO is incremented with the completion of each SPI transaction.&#xA;Note: When FIFOs do not exist, this bit is set High when an SPI transfer has completed (this option is available only in standard SPI mode). Rx_Empty and Rx_Full are complements in this case&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="TX_Empty">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Transmit empty.&#xA;When a transmit FIFO exists, this bit is set to High when the transmit FIFO is empty. This bit goes High as soon as the TX FIFO becomes empty. While this bit is High, the last byte of the data that is to be transmitted would still be in the pipeline.&#xA;The occupancy of the FIFO is decremented with the completion of each SPI transfer.&#xA;Note: When FIFOs do not exist, this bit is set with the completion of an SPI transfer (this option is available only in standard SPI mode). Either with or without FIFOs, this bit is cleared on an AXI write to the FIFO or transmit register. For Dual/Quad SPI mode, the FIFO is always present in the core.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="TX_Full">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Transmit full.&#xA;When a transmit FIFO exists, this bit is set High when the transmit FIFO is full.&#xA;Note: When FIFOs do not exist, this bit is set High when an AXI write to the transmit register has been made (this option is available only in standard SPI mode). This bit is cleared when the SPI transfer is completed&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="MODF">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Mode-fault error flag.&#xA;This flag is set if the SS signal goes active while the SPI device is configured as a master. MODF is automatically cleared by reading the SPISR. &#xA;A Low-to-High MODF transition generates a single-cycle strobe interrupt.   0 - No error.   1 - Error condition detected&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Slave_Mode_Select">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Slave_Mode_Select flag.&#xA;This flag is asserted when the core is configured in slave mode. Slave_Mode_Select is activated as soon as the master SPI core asserts the chip select pin for the core.&#xA;1 - Default in standard mode.&#xA;0 - Asserted when core configured in slave mode and selected by external SPI master.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="5"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="5"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="CPOL_CPHA_Error">
                  <PROPERTY NAME="DESCRIPTION" VALUE="CPOL_CPHA_Error flag.&#xA;When set to:   0 - Default.   1 - The CPOL and CPHA are set to 01 or 10. When the SPI memory is chosen as either Winbond, Micron or Spansion, and CPOL and CPHA are configured as 01 or 10, this bit is set.&#xA;These memories support CPOL=CPHA mode in 00 or in 11 mode. CPOL_CPHA_Error flag is only applicable when the core is configured either in dual or quad mode in legacy or enhanced mode AXI4 interface&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="6"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="6"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Slave_mode_error">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Slave mode error flag.&#xA;When set to:   1 - This bit is set when the core is configured with dual or quad SPI mode and the master is set to 0 in the control register (SPICR).   0 - Master mode is set in the control register (SPICR). Note: Quad SPI mode, only the master mode of the core is allowed. Slave mode error flag is only applicable when the core is configured either in dual or qu ad mode in legacy or enhanced AXI4 mode interface&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="MSB_Error">
                  <PROPERTY NAME="DESCRIPTION" VALUE="MSB error flag.&#xA;When set to:   0 - Default.   1 - This bit is set when the core is configured to transfer the SPI transactions in either dual or quad SPI mode and LSB first bit is set in the control register (SPICR). Note: In dual/quad SPI mode, only the MSB first mode of the core is allowed. MSB error flag is only applicable when the core is configured either in dual or quad mode in legacy or enhanced mode AXI4 interface&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="8"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="8"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Loopback_Error">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Loopback error flag.&#xA;When set to:   0 - Default. The loopback bit in the control register is at default state.   1 - When the SPI command, address, and data bits are set to be transferred in other than standard SPI protocol mode and this bit is set in control register (SPICR). Note: Loopback is only allowed when the core is configured in standard mode. Other modes setting of the bit causes an error and the interrupt bit is set in legacy or enhanced mode AXI4 interface&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="9"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="9"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Command_Error">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Command error flag.&#xA;When set to:   0 - Default.   1 - When the core is configured in dual/quad SPI mode and the first entry in the SPI DTR FIFO (after reset) do not match with the supported command list for the particular memory, this bit is set. Note: Command error is only applicable when the core is configured either in dual or quad mode in legacy or enhanced mode AXI4 interface.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="10"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="10"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="SPI_SSR">
              <PROPERTY NAME="DESCRIPTION" VALUE="SPI Slave Select Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x70"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0xFFFF"/>
              <FIELDS>
                <FIELD NAME="Selected_Slave">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Active-Low, one-hot encoded slave select&#xA;The slaves are numbered right to left starting at zero with the LSB. The slave numbers correspond to the indexes of signal SS&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="5"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="SPI_TXFIFO_OR">
              <PROPERTY NAME="DESCRIPTION" VALUE="SPI Transmit FIFO Occupancy Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x74"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Occupancy_Value">
                  <PROPERTY NAME="DESCRIPTION" VALUE="The binary value plus 1 yields the occupancy.&#xA;Bit width is log(FIFO Depth). &#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="SPI_RXFIFO_OR">
              <PROPERTY NAME="DESCRIPTION" VALUE="SPI Receive FIFO Occupancy Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x78"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Occupancy_Value">
                  <PROPERTY NAME="DESCRIPTION" VALUE="The binary value plus 1 yields the occupancy. &#xA;Bit width is log(FIFO Depth). &#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="DGIER">
              <PROPERTY NAME="DESCRIPTION" VALUE="Device Global Interrupt Enable Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x1C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="GIE">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Global Interrupt Enable.&#xA;Allows passing all individually enabled interrupts to the interrupt controller.&#xA;When set to:   0 - Disabled.   1 - Enabled. &#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="31"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="31"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="SPI_DTR">
              <PROPERTY NAME="DESCRIPTION" VALUE="SPI Data Transmit Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x68"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="TX_Data">
                  <PROPERTY NAME="DESCRIPTION" VALUE="SPI Transmit Data.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="8"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="SPI_DRR">
              <PROPERTY NAME="DESCRIPTION" VALUE="SPI Data Receive Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x6C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="RX_Data">
                  <PROPERTY NAME="DESCRIPTION" VALUE="SPI Receive Data&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="8"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IPISR">
              <PROPERTY NAME="DESCRIPTION" VALUE="IP Interrupt Status Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x20"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="MODF">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Mode-fault error.&#xA;This interrupt is generated if the SS signal goes active while the SPI device is configured as a master. This bit is set immediately on SS going active.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Slave_MODF">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Slave mode-fault error.&#xA;This interrupt is generated if the SS signal goes active while the SPI device is configured as a slave, but is not enabled.&#xA;This bit is set immediately on SS going active and continually set if SS is active and the device is not enabled&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="DTR_Empty">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Data transmit register/FIFO empty.&#xA;It is set when the last byte of data has been transferred out to the external flash memory.&#xA;In the context of the M68HC11 reference manual, when configured without FIFOs, this interrupt is equivalent in information content to the complement of the SPI transfer complete flag (SPIF ) interrupt bit.&#xA;In master mode if this bit is set to 1, no more SPI transfers are permitted&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="DTR_Underrun">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Data transmit register/FIFO underrun.&#xA;This bit is set at the end of a SPI element transfer by a one-clock period strobe to the interrupt register when data is requested from an empty transmit register/FIFO by the SPI core logic to perform a SPI transfer.&#xA;This can occur only when the SPI device is configured as a slave in standard SPI configuration and is enabled by the SPE bit as set. All zeros are loaded in the shift register and transmitted by the slave in an under-run condition&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="DRR_Full">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Data receive register/FIFO full.&#xA;Without FIFOs, this bit is set at the end of a SPI element transfer by a one-clock period strobe to the interrupt register (An element can be a byte, half-word, or word depending on the value of Transfer Width).&#xA;With FIFOs, this bit is set at the end of the SPI element transfer, when the receive FIFO has been completely filled by a one-clock period strobe to the interrupt register.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="DRR_Overrun">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Data receive register/FIFO overrun.&#xA;This bit is set by a one-clock period strobe to the interrupt register when an attempt to write data to a full receive register or FIFO is made by the SPI core logic to complete a SPI transfer.&#xA;This can occur when the SPI device is in either master or slave mode (in standard SPI mode) or if the IP is configured in SPI master mode (dual or quad SPI mode).&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="5"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="5"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="TXFIFO_Half_Empty">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Transmit FIFO half empty.&#xA;In standard SPI configuration, IPISR Bit[6] is the transmit FIFO half-empty interrupt. &#xA;In dual or quad SPI configuration, based on the FIFO depth, this bit is set at half-empty condition.&#xA;Note: This interrupt exists only if the AXI Quad SPI core is configured with FIFOs (In standard, dual or quad SPI mode).&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="6"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="6"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Slave_Select_Mode">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Slave select mode.&#xA;The assertion of this bit is applicable only when the core is configured in slave mode in standard SPI configuration. &#xA;This bit is set when the other SPI master core selects the core by asserting the slave select line. This bit is set by a one-clock period strobe to the interrupt register.&#xA;Note: This bit is applicable only in standard SPI slave mode&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="DRR_Not_Empty">
                  <PROPERTY NAME="DESCRIPTION" VALUE="DRR not empty.&#xA;The assertion of this bit is applicable only in the case where FIFO Depth is 16 or 256 and the core is configured in slave mode and standard SPI mode. This bit is set when the DRR FIFO receives the first data value during the SPI transaction.&#xA;This bit is set by a one-clock period strobe to the interrupt register when the core receives the first data beat.&#xA;Note: The assertion of this bit is applicable only when the FIFO Depth parameter is 16 or 256 and the core is configured in slave mode in standard SPI mode. When FIFO Depth is set to 0, this bit always returns 0. This bit has no significance in dual/quad mode&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="8"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="8"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="CPOL_CPHA_Error">
                  <PROPERTY NAME="DESCRIPTION" VALUE="CPOL_CPHA error.&#xA;This flag is asserted when:&#xA;  The core is configured in either dual or quad SPI mode and&#xA;  The CPOL - CPHA control register bits are set to 01 or 10.&#xA;In standard SPI mode, this bit is always in default state.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="9"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="9"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Slave_Mode_Error">
                  <PROPERTY NAME="DESCRIPTION" VALUE="I/O mode instruction error.&#xA;This flag is asserted when:&#xA;  The core is configured in either dual or quad SPI mode and&#xA;  The core is configured in master = 0 in control register (SPICR(2)).&#xA;In standard SPI mode, this bit is always in default state.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="10"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="10"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="MSB_Error">
                  <PROPERTY NAME="DESCRIPTION" VALUE="MSB error.&#xA;This flag is asserted when:&#xA;  The core is configured in either dual or quad SPI mode and&#xA;  The LSB First bit in the control register (SPICR) is set to 1.&#xA;In standard SPI mode, this bit is always in default state.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="11"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="11"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Loopback_Error">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Loopback error.&#xA;This flag is asserted when:&#xA;  The core is configured in dual or quad SPI transfer mode and&#xA;  The LOOP bit is set in control register (SPICR(0)).&#xA;In standard SPI mode, this bit is always in default state.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="12"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="12"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Command_Error">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Command error.&#xA;This flag is asserted when:   The core is configured in dual/quad SPI mode and   The first entry in the SPI DTR FIFO (after reset) does not match with the supported command list for particular memory. When the SPI command in DTR FIFO does not match with the internal supported command list, the core completes the SPI transactions in standard SPI format. This bit is set to show this behavior of the core.&#xA;In standard SPI mode this bit is always in default state.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="13"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="13"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IPIER">
              <PROPERTY NAME="DESCRIPTION" VALUE="IP Interrupt Enable Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x28"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="MODF">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Mode-fault error flag.&#xA;  0 - Disabled.&#xA;  1 - Enabled.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Slave_MODF">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Slave mode-fault error flag.&#xA;  0 - Disabled.&#xA;  1 - Enabled.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="DTR_Empty">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Data transmit register/FIFO empty.&#xA;  0 - Disabled.&#xA;  1 - Enabled.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="DTR_Underrun">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Data transmit FIFO underrun.&#xA;  0 - Disabled.&#xA;  1 - Enabled.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="DRR_Full">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Data receive register/FIFO full.&#xA;  0 - Disabled.&#xA;  1 - Enabled.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="DRR_Overrun">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Receive FIFO overrun.&#xA;  0 - Disabled.&#xA;  1 - Enabled.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="5"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="5"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="TX_FIFO_Half_Empty">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Transmit FIFO half empty.   0 - Disabled.   1 - Enabled. Note: This bit is meaningful only if the AXI Quad SPI core is configured with FIFOs.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="6"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="6"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Slave_Select_Mode">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Slave_Select_Mode.   0 - Disabled.   1 - Enabled. This bit is applicable only when the core is configured in slave mode by selecting the active-Low status on spisel.&#xA;In master mode, setting this bit has no effect.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="DRR_Not_Empty">
                  <PROPERTY NAME="DESCRIPTION" VALUE="DRR_Not_Empty.   0 - Disabled.   1 - Enabled. Note: The setting of this bit is applicable only when FIFO Depth is set to 1 and the core is configured in slave mode of standard SPI mode.&#xA;If FIFO Depth is set to 0, the setting of this bit has no effect. This is allowed only in standard SPI configuration. It means this bit is not set in the IPIER register. Therefore, this bit should only be used when FIFO Depth is set to 1 and when the core is configured in slave mode.&#xA;This bit has no significance in dual or quad mode.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="8"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="8"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="CPOL_CPHA_Error">
                  <PROPERTY NAME="DESCRIPTION" VALUE="CPOL_CPHA error.   0 - Disabled.   1 - Enabled. This bit is applicable only when the core is configured in dual or quad SPI mode.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="9"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="9"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Slave_Mode_Error">
                  <PROPERTY NAME="DESCRIPTION" VALUE="I/O mode instruction error.   0 - Disabled.   1 - Enabled. This bit is applicable only when the core is configured in dual or quad SPI mode.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="10"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="10"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="MSB_Error">
                  <PROPERTY NAME="DESCRIPTION" VALUE="MSB_Error.   0 - Disabled.   1 - Enabled. This bit is applicable only when the core is configured in dual or quad SPI mode.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="11"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="11"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Loopback_Error">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Loopback Error.   0 - Disabled.   1 - Enabled. This bit is applicable only when the core is configured in dual or quad SPI mode.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="12"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="12"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Command_Error">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Command_Error.   0 - Disabled.   1 - Enabled. This bit is applicable only when the core is configured in dual or quad SPI mode.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="13"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="13"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
          </REGISTERS>
        </ADDRESSBLOCK>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="Async_Clk" VALUE="0"/>
        <PARAMETER NAME="C_FAMILY" VALUE="kintex7"/>
        <PARAMETER NAME="C_SELECT_XPM" VALUE="1"/>
        <PARAMETER NAME="C_SUB_FAMILY" VALUE="artix7"/>
        <PARAMETER NAME="C_INSTANCE" VALUE="axi_quad_spi_inst"/>
        <PARAMETER NAME="C_SPI_MEM_ADDR_BITS" VALUE="24"/>
        <PARAMETER NAME="C_TYPE_OF_AXI4_INTERFACE" VALUE="0"/>
        <PARAMETER NAME="C_XIP_MODE" VALUE="0"/>
        <PARAMETER NAME="C_UC_FAMILY" VALUE="0"/>
        <PARAMETER NAME="C_FIFO_DEPTH" VALUE="256"/>
        <PARAMETER NAME="C_SCK_RATIO" VALUE="160"/>
        <PARAMETER NAME="C_DUAL_QUAD_MODE" VALUE="0"/>
        <PARAMETER NAME="C_NUM_SS_BITS" VALUE="5"/>
        <PARAMETER NAME="C_NUM_TRANSFER_BITS" VALUE="8"/>
        <PARAMETER NAME="C_NEW_SEQ_EN" VALUE="1"/>
        <PARAMETER NAME="C_SPI_MODE" VALUE="0"/>
        <PARAMETER NAME="C_USE_STARTUP" VALUE="0"/>
        <PARAMETER NAME="C_USE_STARTUP_EXT" VALUE="0"/>
        <PARAMETER NAME="C_SPI_MEMORY" VALUE="1"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="7"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI4_ADDR_WIDTH" VALUE="24"/>
        <PARAMETER NAME="C_S_AXI4_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI4_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_SHARED_STARTUP" VALUE="0"/>
        <PARAMETER NAME="C_LSB_STUP" VALUE="0"/>
        <PARAMETER NAME="C_USE_STARTUP_INT" VALUE="0"/>
        <PARAMETER NAME="UC_FAMILY" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_axi_spi_0"/>
        <PARAMETER NAME="Master_mode" VALUE="1"/>
        <PARAMETER NAME="FIFO_INCLUDED" VALUE="1"/>
        <PARAMETER NAME="Multiples16" VALUE="10"/>
        <PARAMETER NAME="C_SCK_RATIO1" VALUE="1"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="QSPI_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x83C00000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x83C0FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="ext_spi_clk" SIGIS="clk" SIGNAME="CLK_AXI_CLK_COMMON_axi_periph_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CLK_AXI_CLK_COMMON" PORT="axi_periph_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="CLK_AXI_CLK_COMMON_axi_periph_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CLK_AXI_CLK_COMMON" PORT="axi_periph_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="CLK_AXI_AXI_reset_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CLK_AXI_AXI_reset" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="6" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M11_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M11_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M11_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M11_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M11_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M11_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M11_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M11_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M11_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M11_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M11_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M11_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M11_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M11_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M11_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M11_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M11_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M11_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M11_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M11_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="6" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M11_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M11_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M11_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M11_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M11_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M11_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M11_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M11_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M11_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M11_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M11_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M11_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M11_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M11_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="io0_i" SIGIS="undef"/>
        <PORT DIR="O" NAME="io0_o" SIGIS="undef" SIGNAME="SPI_MOD_axi_spi_io0_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ad9361_SPI_DI_1"/>
            <CONNECTION INSTANCE="External_Ports" PORT="ad9361_SPI_DI_2"/>
            <CONNECTION INSTANCE="External_Ports" PORT="ad9361_SPI_DI_3"/>
            <CONNECTION INSTANCE="External_Ports" PORT="ad9364_SPI_DI"/>
            <CONNECTION INSTANCE="SPI_MOD_on_off_f1956_data" PORT="data_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="io0_t" SIGIS="undef"/>
        <PORT DIR="I" NAME="io1_i" SIGIS="undef" SIGNAME="SPI_MOD_SPI_MUX_miso_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SPI_MOD_SPI_MUX" PORT="miso_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="io1_o" SIGIS="undef"/>
        <PORT DIR="O" NAME="io1_t" SIGIS="undef"/>
        <PORT DIR="I" NAME="sck_i" SIGIS="undef"/>
        <PORT DIR="O" NAME="sck_o" SIGIS="undef" SIGNAME="SPI_MOD_axi_spi_sck_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ad9361_SPI_CLK_1"/>
            <CONNECTION INSTANCE="External_Ports" PORT="ad9361_SPI_CLK_2"/>
            <CONNECTION INSTANCE="External_Ports" PORT="ad9361_SPI_CLK_3"/>
            <CONNECTION INSTANCE="External_Ports" PORT="ad9364_SPI_CLK"/>
            <CONNECTION INSTANCE="SPI_MOD_on_off_f1956_clk" PORT="data_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="sck_t" SIGIS="undef"/>
        <PORT DIR="I" LEFT="4" NAME="ss_i" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="4" NAME="ss_o" RIGHT="0" SIGIS="undef" SIGNAME="SPI_MOD_axi_spi_ss_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SPI_MOD_cs_1" PORT="Din"/>
            <CONNECTION INSTANCE="SPI_MOD_cs_0" PORT="Din"/>
            <CONNECTION INSTANCE="SPI_MOD_cs_2" PORT="Din"/>
            <CONNECTION INSTANCE="SPI_MOD_cs_3" PORT="Din"/>
            <CONNECTION INSTANCE="SPI_MOD_cs_4" PORT="Din"/>
            <CONNECTION INSTANCE="SPI_MOD_SPI_MUX" PORT="code"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ss_t" SIGIS="undef"/>
        <PORT DIR="O" NAME="ip2intc_irpt" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="SPI_MOD_axi_spi_ip2intc_irpt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_Concat" PORT="In0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="SPI_0" TYPE="INITIATOR" VLNV="xilinx.com:interface:spi:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="IO0_I" PHYSICAL="io0_i"/>
            <PORTMAP LOGICAL="IO0_O" PHYSICAL="io0_o"/>
            <PORTMAP LOGICAL="IO0_T" PHYSICAL="io0_t"/>
            <PORTMAP LOGICAL="IO1_I" PHYSICAL="io1_i"/>
            <PORTMAP LOGICAL="IO1_O" PHYSICAL="io1_o"/>
            <PORTMAP LOGICAL="IO1_T" PHYSICAL="io1_t"/>
            <PORTMAP LOGICAL="SCK_I" PHYSICAL="sck_i"/>
            <PORTMAP LOGICAL="SCK_O" PHYSICAL="sck_o"/>
            <PORTMAP LOGICAL="SCK_T" PHYSICAL="sck_t"/>
            <PORTMAP LOGICAL="SS_I" PHYSICAL="ss_i"/>
            <PORTMAP LOGICAL="SS_O" PHYSICAL="ss_o"/>
            <PORTMAP LOGICAL="SS_T" PHYSICAL="ss_t"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="AXI_Peripheral_AXI_C2C_axi_periph_M11_AXI" DATAWIDTH="32" NAME="AXI_LITE" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="7"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_CLK_COMMON_0_axi_periph_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/SPI_MOD/cs_0" HWVERSION="1.0" INSTANCE="SPI_MOD_cs_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="5"/>
        <PARAMETER NAME="DIN_FROM" VALUE="0"/>
        <PARAMETER NAME="DIN_TO" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_cs_0_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="4" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="SPI_MOD_axi_spi_ss_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SPI_MOD_axi_spi" PORT="ss_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="SPI_MOD_cs_0_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ad9361_SPI_CS_1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/SPI_MOD/cs_1" HWVERSION="1.0" INSTANCE="SPI_MOD_cs_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="5"/>
        <PARAMETER NAME="DIN_FROM" VALUE="1"/>
        <PARAMETER NAME="DIN_TO" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_cs_1_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="4" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="SPI_MOD_axi_spi_ss_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SPI_MOD_axi_spi" PORT="ss_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="SPI_MOD_cs_1_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ad9361_SPI_CS_2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/SPI_MOD/cs_2" HWVERSION="1.0" INSTANCE="SPI_MOD_cs_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="5"/>
        <PARAMETER NAME="DIN_FROM" VALUE="2"/>
        <PARAMETER NAME="DIN_TO" VALUE="2"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_cs_2_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="4" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="SPI_MOD_axi_spi_ss_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SPI_MOD_axi_spi" PORT="ss_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="SPI_MOD_cs_2_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ad9361_SPI_CS_3"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/SPI_MOD/cs_3" HWVERSION="1.0" INSTANCE="SPI_MOD_cs_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="5"/>
        <PARAMETER NAME="DIN_FROM" VALUE="3"/>
        <PARAMETER NAME="DIN_TO" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_cs_3_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="4" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="SPI_MOD_axi_spi_ss_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SPI_MOD_axi_spi" PORT="ss_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="SPI_MOD_cs_3_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ad9364_SPI_CS"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/SPI_MOD/cs_4" HWVERSION="1.0" INSTANCE="SPI_MOD_cs_4" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="5"/>
        <PARAMETER NAME="DIN_FROM" VALUE="4"/>
        <PARAMETER NAME="DIN_TO" VALUE="4"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_cs_4_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="4" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="SPI_MOD_axi_spi_ss_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SPI_MOD_axi_spi" PORT="ss_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="SPI_MOD_cs_4_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SPI_MOD_on_off_f1956_data" PORT="mode"/>
            <CONNECTION INSTANCE="SPI_MOD_on_off_f1956_clk" PORT="mode"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/SPI_MOD/on_off_f1956_clk" HWVERSION="1.0" INSTANCE="SPI_MOD_on_off_f1956_clk" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="on_off_wire" VLNV="xilinx.com:module_ref:on_off_wire:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_on_off_f1956_clk_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="data_in" SIGIS="undef" SIGNAME="SPI_MOD_axi_spi_sck_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SPI_MOD_axi_spi" PORT="sck_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="mode" SIGIS="undef" SIGNAME="SPI_MOD_cs_4_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SPI_MOD_cs_4" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="data_out" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/SPI_MOD/on_off_f1956_data" HWVERSION="1.0" INSTANCE="SPI_MOD_on_off_f1956_data" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="on_off_wire" VLNV="xilinx.com:module_ref:on_off_wire:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_on_off_f1956_data_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="data_in" SIGIS="undef" SIGNAME="SPI_MOD_axi_spi_io0_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SPI_MOD_axi_spi" PORT="io0_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="mode" SIGIS="undef" SIGNAME="SPI_MOD_cs_4_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SPI_MOD_cs_4" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="data_out" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="3" FULLNAME="/clk_wiz_0" HWVERSION="6.0" INSTANCE="clk_wiz_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="clk_wiz" VLNV="xilinx.com:ip:clk_wiz:6.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=clk_wiz;v=v6_0;d=pg065-clk-wiz.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_CLKOUT2_USED" VALUE="0"/>
        <PARAMETER NAME="C_USER_CLK_FREQ0" VALUE="100.0"/>
        <PARAMETER NAME="C_AUTO_PRIMITIVE" VALUE="MMCM"/>
        <PARAMETER NAME="C_USER_CLK_FREQ1" VALUE="100.0"/>
        <PARAMETER NAME="C_USER_CLK_FREQ2" VALUE="100.0"/>
        <PARAMETER NAME="C_USER_CLK_FREQ3" VALUE="100.0"/>
        <PARAMETER NAME="C_ENABLE_CLOCK_MONITOR" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK0" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK1" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK2" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK3" VALUE="0"/>
        <PARAMETER NAME="C_Enable_PLL0" VALUE="0"/>
        <PARAMETER NAME="C_Enable_PLL1" VALUE="0"/>
        <PARAMETER NAME="C_REF_CLK_FREQ" VALUE="100.0"/>
        <PARAMETER NAME="C_PRECISION" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT3_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT4_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT5_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT6_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT7_USED" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT1_BAR" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT2_BAR" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT3_BAR" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT4_BAR" VALUE="0"/>
        <PARAMETER NAME="c_component_name" VALUE="design_1_clk_wiz_0_0"/>
        <PARAMETER NAME="C_PLATFORM" VALUE="UNKNOWN"/>
        <PARAMETER NAME="C_USE_FREQ_SYNTH" VALUE="1"/>
        <PARAMETER NAME="C_USE_PHASE_ALIGNMENT" VALUE="1"/>
        <PARAMETER NAME="C_PRIM_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="C_SECONDARY_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="C_JITTER_SEL" VALUE="No_Jitter"/>
        <PARAMETER NAME="C_USE_MIN_POWER" VALUE="0"/>
        <PARAMETER NAME="C_USE_MIN_O_JITTER" VALUE="0"/>
        <PARAMETER NAME="C_USE_MAX_I_JITTER" VALUE="0"/>
        <PARAMETER NAME="C_USE_DYN_PHASE_SHIFT" VALUE="0"/>
        <PARAMETER NAME="C_USE_INCLK_SWITCHOVER" VALUE="0"/>
        <PARAMETER NAME="C_USE_DYN_RECONFIG" VALUE="1"/>
        <PARAMETER NAME="C_USE_SPREAD_SPECTRUM" VALUE="0"/>
        <PARAMETER NAME="C_USE_FAST_SIMULATION" VALUE="0"/>
        <PARAMETER NAME="C_PRIMTYPE_SEL" VALUE="AUTO"/>
        <PARAMETER NAME="C_USE_CLK_VALID" VALUE="0"/>
        <PARAMETER NAME="C_PRIM_IN_FREQ" VALUE="30.720"/>
        <PARAMETER NAME="C_PRIM_IN_TIMEPERIOD" VALUE="10.000"/>
        <PARAMETER NAME="C_IN_FREQ_UNITS" VALUE="Units_MHz"/>
        <PARAMETER NAME="C_SECONDARY_IN_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_SECONDARY_IN_TIMEPERIOD" VALUE="10.000"/>
        <PARAMETER NAME="C_FEEDBACK_SOURCE" VALUE="FDBK_AUTO"/>
        <PARAMETER NAME="C_PRIM_SOURCE" VALUE="Single_ended_clock_capable_pin"/>
        <PARAMETER NAME="C_PHASESHIFT_MODE" VALUE="WAVEFORM"/>
        <PARAMETER NAME="C_SECONDARY_SOURCE" VALUE="Single_ended_clock_capable_pin"/>
        <PARAMETER NAME="C_CLKFB_IN_SIGNALING" VALUE="SINGLE"/>
        <PARAMETER NAME="C_USE_RESET" VALUE="1"/>
        <PARAMETER NAME="C_RESET_LOW" VALUE="0"/>
        <PARAMETER NAME="C_USE_LOCKED" VALUE="1"/>
        <PARAMETER NAME="C_USE_INCLK_STOPPED" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKFB_STOPPED" VALUE="0"/>
        <PARAMETER NAME="C_USE_POWER_DOWN" VALUE="0"/>
        <PARAMETER NAME="C_USE_STATUS" VALUE="0"/>
        <PARAMETER NAME="C_USE_FREEZE" VALUE="0"/>
        <PARAMETER NAME="C_NUM_OUT_CLKS" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT1_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT2_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT3_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT4_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT5_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT6_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT7_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_INCLK_SUM_ROW0" VALUE="Input Clock   Freq (MHz)    Input Jitter (UI)"/>
        <PARAMETER NAME="C_INCLK_SUM_ROW1" VALUE="__primary__________30.720___________100.000"/>
        <PARAMETER NAME="C_INCLK_SUM_ROW2" VALUE="no_secondary_input_clock"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW0A" VALUE="Output     Output      Phase    Duty Cycle   Pk-to-Pk     Phase"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW0B" VALUE="Clock     Freq (MHz)  (degrees)    (%)     Jitter (ps)  Error (ps)"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW1" VALUE="clk_out1____30.720______0.000______50.0______245.118____208.332"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW2" VALUE="no_CLK_OUT2_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW3" VALUE="no_CLK_OUT3_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW4" VALUE="no_CLK_OUT4_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW5" VALUE="no_CLK_OUT5_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW6" VALUE="no_CLK_OUT6_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW7" VALUE="no_CLK_OUT7_output"/>
        <PARAMETER NAME="C_CLKOUT1_REQUESTED_OUT_FREQ" VALUE="30.72"/>
        <PARAMETER NAME="C_CLKOUT2_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT3_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT4_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT5_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT6_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT7_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT1_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT2_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT3_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT4_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT5_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT6_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT7_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT1_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT2_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT3_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT4_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT5_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT6_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT7_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT1_OUT_FREQ" VALUE="30.720"/>
        <PARAMETER NAME="C_CLKOUT2_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT3_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT4_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT5_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT6_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT7_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT6_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT7_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT1_DUTY_CYCLE" VALUE="50.0"/>
        <PARAMETER NAME="C_CLKOUT2_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT3_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT4_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT5_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT6_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT7_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_USE_SAFE_CLOCK_STARTUP" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLOCK_SEQUENCING" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT1_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT2_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT3_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT4_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT5_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT6_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT7_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_NOTES" VALUE="None"/>
        <PARAMETER NAME="C_MMCM_BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="C_MMCM_CLKFBOUT_MULT_F" VALUE="32.000"/>
        <PARAMETER NAME="C_MMCM_CLKIN1_PERIOD" VALUE="32.552"/>
        <PARAMETER NAME="C_MMCM_CLKIN2_PERIOD" VALUE="10.0"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_CASCADE" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLOCK_HOLD" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_COMPENSATION" VALUE="ZHOLD"/>
        <PARAMETER NAME="C_MMCM_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_REF_JITTER1" VALUE="0.003"/>
        <PARAMETER NAME="C_MMCM_REF_JITTER2" VALUE="0.010"/>
        <PARAMETER NAME="C_MMCM_STARTUP_WAIT" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_DIVIDE_F" VALUE="32.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKFBOUT_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_PLL_NOTES" VALUE="No notes"/>
        <PARAMETER NAME="C_PLL_BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="C_PLL_CLK_FEEDBACK" VALUE="CLKFBOUT"/>
        <PARAMETER NAME="C_PLL_CLKFBOUT_MULT" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKIN_PERIOD" VALUE="1.000"/>
        <PARAMETER NAME="C_PLL_COMPENSATION" VALUE="SYSTEM_SYNCHRONOUS"/>
        <PARAMETER NAME="C_PLL_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_REF_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="C_PLL_CLKOUT0_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT1_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLOCK_MGR_TYPE" VALUE="NA"/>
        <PARAMETER NAME="C_OVERRIDE_MMCM" VALUE="0"/>
        <PARAMETER NAME="C_OVERRIDE_PLL" VALUE="0"/>
        <PARAMETER NAME="C_PRIMARY_PORT" VALUE="clk_in1"/>
        <PARAMETER NAME="C_SECONDARY_PORT" VALUE="clk_in2"/>
        <PARAMETER NAME="C_CLK_OUT1_PORT" VALUE="clk_out1"/>
        <PARAMETER NAME="C_CLK_OUT2_PORT" VALUE="clk_out2"/>
        <PARAMETER NAME="C_CLK_OUT3_PORT" VALUE="clk_out3"/>
        <PARAMETER NAME="C_CLK_OUT4_PORT" VALUE="clk_out4"/>
        <PARAMETER NAME="C_CLK_OUT5_PORT" VALUE="clk_out5"/>
        <PARAMETER NAME="C_CLK_OUT6_PORT" VALUE="clk_out6"/>
        <PARAMETER NAME="C_CLK_OUT7_PORT" VALUE="clk_out7"/>
        <PARAMETER NAME="C_RESET_PORT" VALUE="reset"/>
        <PARAMETER NAME="C_LOCKED_PORT" VALUE="locked"/>
        <PARAMETER NAME="C_CLKFB_IN_PORT" VALUE="clkfb_in"/>
        <PARAMETER NAME="C_CLKFB_IN_P_PORT" VALUE="clkfb_in_p"/>
        <PARAMETER NAME="C_CLKFB_IN_N_PORT" VALUE="clkfb_in_n"/>
        <PARAMETER NAME="C_CLKFB_OUT_PORT" VALUE="clkfb_out"/>
        <PARAMETER NAME="C_CLKFB_OUT_P_PORT" VALUE="clkfb_out_p"/>
        <PARAMETER NAME="C_CLKFB_OUT_N_PORT" VALUE="clkfb_out_n"/>
        <PARAMETER NAME="C_POWER_DOWN_PORT" VALUE="power_down"/>
        <PARAMETER NAME="C_DADDR_PORT" VALUE="daddr"/>
        <PARAMETER NAME="C_DCLK_PORT" VALUE="dclk"/>
        <PARAMETER NAME="C_DRDY_PORT" VALUE="drdy"/>
        <PARAMETER NAME="C_DWE_PORT" VALUE="dwe"/>
        <PARAMETER NAME="C_DIN_PORT" VALUE="din"/>
        <PARAMETER NAME="C_DOUT_PORT" VALUE="dout"/>
        <PARAMETER NAME="C_DEN_PORT" VALUE="den"/>
        <PARAMETER NAME="C_PSCLK_PORT" VALUE="psclk"/>
        <PARAMETER NAME="C_PSEN_PORT" VALUE="psen"/>
        <PARAMETER NAME="C_PSINCDEC_PORT" VALUE="psincdec"/>
        <PARAMETER NAME="C_PSDONE_PORT" VALUE="psdone"/>
        <PARAMETER NAME="C_CLK_VALID_PORT" VALUE="CLK_VALID"/>
        <PARAMETER NAME="C_STATUS_PORT" VALUE="STATUS"/>
        <PARAMETER NAME="C_CLK_IN_SEL_PORT" VALUE="clk_in_sel"/>
        <PARAMETER NAME="C_INPUT_CLK_STOPPED_PORT" VALUE="input_clk_stopped"/>
        <PARAMETER NAME="C_CLKFB_STOPPED_PORT" VALUE="clkfb_stopped"/>
        <PARAMETER NAME="C_CLKIN1_JITTER_PS" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKIN2_JITTER_PS" VALUE="100.000"/>
        <PARAMETER NAME="C_PRIMITIVE" VALUE="MMCM"/>
        <PARAMETER NAME="C_SS_MODE" VALUE="CENTER_HIGH"/>
        <PARAMETER NAME="C_SS_MOD_PERIOD" VALUE="4000"/>
        <PARAMETER NAME="C_SS_MOD_TIME" VALUE="0.004"/>
        <PARAMETER NAME="C_HAS_CDDC" VALUE="0"/>
        <PARAMETER NAME="C_CDDCDONE_PORT" VALUE="cddcdone"/>
        <PARAMETER NAME="C_CDDCREQ_PORT" VALUE="cddcreq"/>
        <PARAMETER NAME="C_CLKOUTPHY_MODE" VALUE="VCO"/>
        <PARAMETER NAME="C_ENABLE_CLKOUTPHY" VALUE="0"/>
        <PARAMETER NAME="C_INTERFACE_SELECTION" VALUE="1"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="11"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_POWER_REG" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT0_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT0_2" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT1_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT1_2" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT2_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT2_2" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT3_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT3_2" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT4_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT4_2" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT5_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT5_2" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT6_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT6_2" VALUE="0000"/>
        <PARAMETER NAME="C_CLKFBOUT_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKFBOUT_2" VALUE="0000"/>
        <PARAMETER NAME="C_DIVCLK" VALUE="0000"/>
        <PARAMETER NAME="C_LOCK_1" VALUE="0000"/>
        <PARAMETER NAME="C_LOCK_2" VALUE="0000"/>
        <PARAMETER NAME="C_LOCK_3" VALUE="0000"/>
        <PARAMETER NAME="C_FILTER_1" VALUE="0000"/>
        <PARAMETER NAME="C_FILTER_2" VALUE="0000"/>
        <PARAMETER NAME="C_DIVIDE1_AUTO" VALUE="1"/>
        <PARAMETER NAME="C_DIVIDE2_AUTO" VALUE="0.3072"/>
        <PARAMETER NAME="C_DIVIDE3_AUTO" VALUE="0.3072"/>
        <PARAMETER NAME="C_DIVIDE4_AUTO" VALUE="0.3072"/>
        <PARAMETER NAME="C_DIVIDE5_AUTO" VALUE="0.3072"/>
        <PARAMETER NAME="C_DIVIDE6_AUTO" VALUE="0.3072"/>
        <PARAMETER NAME="C_DIVIDE7_AUTO" VALUE="0.3072"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV" VALUE="false"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV1" VALUE="false"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV2" VALUE="false"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV3" VALUE="false"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV4" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV1" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV2" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV3" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV4" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV5" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV6" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV7" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT1_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT2_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT3_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT4_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT5_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT6_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT7_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT0_ACTUAL_FREQ" VALUE="30.720"/>
        <PARAMETER NAME="C_CLKOUT1_ACTUAL_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT2_ACTUAL_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT3_ACTUAL_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT4_ACTUAL_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT5_ACTUAL_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT6_ACTUAL_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_clk_wiz_0_0"/>
        <PARAMETER NAME="USER_CLK_FREQ0" VALUE="100.0"/>
        <PARAMETER NAME="USER_CLK_FREQ1" VALUE="100.0"/>
        <PARAMETER NAME="USER_CLK_FREQ2" VALUE="100.0"/>
        <PARAMETER NAME="USER_CLK_FREQ3" VALUE="100.0"/>
        <PARAMETER NAME="ENABLE_CLOCK_MONITOR" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK0" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK1" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK2" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK3" VALUE="false"/>
        <PARAMETER NAME="Enable_PLL0" VALUE="false"/>
        <PARAMETER NAME="Enable_PLL1" VALUE="false"/>
        <PARAMETER NAME="REF_CLK_FREQ" VALUE="100.0"/>
        <PARAMETER NAME="PRECISION" VALUE="1"/>
        <PARAMETER NAME="PRIMITIVE" VALUE="MMCM"/>
        <PARAMETER NAME="PRIMTYPE_SEL" VALUE="mmcm_adv"/>
        <PARAMETER NAME="CLOCK_MGR_TYPE" VALUE="auto"/>
        <PARAMETER NAME="USE_FREQ_SYNTH" VALUE="true"/>
        <PARAMETER NAME="USE_SPREAD_SPECTRUM" VALUE="false"/>
        <PARAMETER NAME="USE_PHASE_ALIGNMENT" VALUE="true"/>
        <PARAMETER NAME="USE_MIN_POWER" VALUE="false"/>
        <PARAMETER NAME="USE_DYN_PHASE_SHIFT" VALUE="false"/>
        <PARAMETER NAME="USE_DYN_RECONFIG" VALUE="true"/>
        <PARAMETER NAME="JITTER_SEL" VALUE="No_Jitter"/>
        <PARAMETER NAME="PRIM_IN_FREQ" VALUE="30.720"/>
        <PARAMETER NAME="PRIM_IN_TIMEPERIOD" VALUE="10.000"/>
        <PARAMETER NAME="IN_FREQ_UNITS" VALUE="Units_MHz"/>
        <PARAMETER NAME="PHASESHIFT_MODE" VALUE="WAVEFORM"/>
        <PARAMETER NAME="IN_JITTER_UNITS" VALUE="Units_UI"/>
        <PARAMETER NAME="RELATIVE_INCLK" VALUE="REL_PRIMARY"/>
        <PARAMETER NAME="USE_INCLK_SWITCHOVER" VALUE="false"/>
        <PARAMETER NAME="SECONDARY_IN_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="SECONDARY_IN_TIMEPERIOD" VALUE="10.000"/>
        <PARAMETER NAME="SECONDARY_PORT" VALUE="clk_in2"/>
        <PARAMETER NAME="SECONDARY_SOURCE" VALUE="Single_ended_clock_capable_pin"/>
        <PARAMETER NAME="JITTER_OPTIONS" VALUE="PS"/>
        <PARAMETER NAME="CLKIN1_UI_JITTER" VALUE="100.000"/>
        <PARAMETER NAME="CLKIN2_UI_JITTER" VALUE="100.000"/>
        <PARAMETER NAME="PRIM_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="SECONDARY_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="CLKIN1_JITTER_PS" VALUE="100.000"/>
        <PARAMETER NAME="CLKIN2_JITTER_PS" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT1_USED" VALUE="true"/>
        <PARAMETER NAME="CLKOUT2_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT3_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT4_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT5_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT6_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT7_USED" VALUE="false"/>
        <PARAMETER NAME="NUM_OUT_CLKS" VALUE="1"/>
        <PARAMETER NAME="CLK_OUT1_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT2_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT3_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT4_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT5_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT6_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT7_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="PRIMARY_PORT" VALUE="clk_in1"/>
        <PARAMETER NAME="CLK_OUT1_PORT" VALUE="clk_out1"/>
        <PARAMETER NAME="CLK_OUT2_PORT" VALUE="clk_out2"/>
        <PARAMETER NAME="CLK_OUT3_PORT" VALUE="clk_out3"/>
        <PARAMETER NAME="CLK_OUT4_PORT" VALUE="clk_out4"/>
        <PARAMETER NAME="CLK_OUT5_PORT" VALUE="clk_out5"/>
        <PARAMETER NAME="CLK_OUT6_PORT" VALUE="clk_out6"/>
        <PARAMETER NAME="CLK_OUT7_PORT" VALUE="clk_out7"/>
        <PARAMETER NAME="DADDR_PORT" VALUE="daddr"/>
        <PARAMETER NAME="DCLK_PORT" VALUE="dclk"/>
        <PARAMETER NAME="DRDY_PORT" VALUE="drdy"/>
        <PARAMETER NAME="DWE_PORT" VALUE="dwe"/>
        <PARAMETER NAME="DIN_PORT" VALUE="din"/>
        <PARAMETER NAME="DOUT_PORT" VALUE="dout"/>
        <PARAMETER NAME="DEN_PORT" VALUE="den"/>
        <PARAMETER NAME="PSCLK_PORT" VALUE="psclk"/>
        <PARAMETER NAME="PSEN_PORT" VALUE="psen"/>
        <PARAMETER NAME="PSINCDEC_PORT" VALUE="psincdec"/>
        <PARAMETER NAME="PSDONE_PORT" VALUE="psdone"/>
        <PARAMETER NAME="CLKOUT1_REQUESTED_OUT_FREQ" VALUE="30.72"/>
        <PARAMETER NAME="CLKOUT1_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT1_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT2_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT2_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT2_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT3_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT3_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT3_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT4_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT4_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT4_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT5_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT5_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT5_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT6_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT6_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT6_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT7_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT7_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT7_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="USE_MAX_I_JITTER" VALUE="false"/>
        <PARAMETER NAME="USE_MIN_O_JITTER" VALUE="false"/>
        <PARAMETER NAME="CLKOUT1_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT2_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT3_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT4_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT5_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT6_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT7_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="PRIM_SOURCE" VALUE="Single_ended_clock_capable_pin"/>
        <PARAMETER NAME="CLKOUT1_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT2_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT3_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT4_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT5_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT6_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT7_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="FEEDBACK_SOURCE" VALUE="FDBK_AUTO"/>
        <PARAMETER NAME="CLKFB_IN_SIGNALING" VALUE="SINGLE"/>
        <PARAMETER NAME="CLKFB_IN_PORT" VALUE="clkfb_in"/>
        <PARAMETER NAME="CLKFB_IN_P_PORT" VALUE="clkfb_in_p"/>
        <PARAMETER NAME="CLKFB_IN_N_PORT" VALUE="clkfb_in_n"/>
        <PARAMETER NAME="CLKFB_OUT_PORT" VALUE="clkfb_out"/>
        <PARAMETER NAME="CLKFB_OUT_P_PORT" VALUE="clkfb_out_p"/>
        <PARAMETER NAME="CLKFB_OUT_N_PORT" VALUE="clkfb_out_n"/>
        <PARAMETER NAME="PLATFORM" VALUE="UNKNOWN"/>
        <PARAMETER NAME="SUMMARY_STRINGS" VALUE="empty"/>
        <PARAMETER NAME="USE_LOCKED" VALUE="true"/>
        <PARAMETER NAME="CALC_DONE" VALUE="empty"/>
        <PARAMETER NAME="USE_RESET" VALUE="true"/>
        <PARAMETER NAME="USE_POWER_DOWN" VALUE="false"/>
        <PARAMETER NAME="USE_STATUS" VALUE="false"/>
        <PARAMETER NAME="USE_FREEZE" VALUE="false"/>
        <PARAMETER NAME="USE_CLK_VALID" VALUE="false"/>
        <PARAMETER NAME="USE_INCLK_STOPPED" VALUE="false"/>
        <PARAMETER NAME="USE_CLKFB_STOPPED" VALUE="false"/>
        <PARAMETER NAME="RESET_PORT" VALUE="reset"/>
        <PARAMETER NAME="LOCKED_PORT" VALUE="locked"/>
        <PARAMETER NAME="POWER_DOWN_PORT" VALUE="power_down"/>
        <PARAMETER NAME="CLK_VALID_PORT" VALUE="CLK_VALID"/>
        <PARAMETER NAME="STATUS_PORT" VALUE="STATUS"/>
        <PARAMETER NAME="CLK_IN_SEL_PORT" VALUE="clk_in_sel"/>
        <PARAMETER NAME="INPUT_CLK_STOPPED_PORT" VALUE="input_clk_stopped"/>
        <PARAMETER NAME="CLKFB_STOPPED_PORT" VALUE="clkfb_stopped"/>
        <PARAMETER NAME="SS_MODE" VALUE="CENTER_HIGH"/>
        <PARAMETER NAME="SS_MOD_FREQ" VALUE="250"/>
        <PARAMETER NAME="SS_MOD_TIME" VALUE="0.004"/>
        <PARAMETER NAME="OVERRIDE_MMCM" VALUE="false"/>
        <PARAMETER NAME="MMCM_NOTES" VALUE="None"/>
        <PARAMETER NAME="MMCM_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="MMCM_CLKFBOUT_MULT_F" VALUE="32.000"/>
        <PARAMETER NAME="MMCM_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKFBOUT_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKIN1_PERIOD" VALUE="32.552"/>
        <PARAMETER NAME="MMCM_CLKIN2_PERIOD" VALUE="10.0"/>
        <PARAMETER NAME="MMCM_CLKOUT4_CASCADE" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLOCK_HOLD" VALUE="false"/>
        <PARAMETER NAME="MMCM_COMPENSATION" VALUE="ZHOLD"/>
        <PARAMETER NAME="MMCM_REF_JITTER1" VALUE="0.003"/>
        <PARAMETER NAME="MMCM_REF_JITTER2" VALUE="0.010"/>
        <PARAMETER NAME="MMCM_STARTUP_WAIT" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT0_DIVIDE_F" VALUE="32.000"/>
        <PARAMETER NAME="MMCM_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT0_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT1_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT1_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT2_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT3_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT4_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT5_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT6_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT6_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT6_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT6_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="OVERRIDE_PLL" VALUE="false"/>
        <PARAMETER NAME="PLL_NOTES" VALUE="None"/>
        <PARAMETER NAME="PLL_BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="PLL_CLKFBOUT_MULT" VALUE="4"/>
        <PARAMETER NAME="PLL_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLK_FEEDBACK" VALUE="CLKFBOUT"/>
        <PARAMETER NAME="PLL_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKIN_PERIOD" VALUE="10.000"/>
        <PARAMETER NAME="PLL_COMPENSATION" VALUE="SYSTEM_SYNCHRONOUS"/>
        <PARAMETER NAME="PLL_REF_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="PLL_CLKOUT0_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT1_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="RESET_TYPE" VALUE="ACTIVE_HIGH"/>
        <PARAMETER NAME="USE_SAFE_CLOCK_STARTUP" VALUE="false"/>
        <PARAMETER NAME="USE_CLOCK_SEQUENCING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT1_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT2_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT3_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT4_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT5_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT6_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT7_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="CLK_IN1_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CLK_IN2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="DIFF_CLK_IN1_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="DIFF_CLK_IN2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="AUTO_PRIMITIVE" VALUE="MMCM"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="ENABLE_CDDC" VALUE="false"/>
        <PARAMETER NAME="CDDCDONE_PORT" VALUE="cddcdone"/>
        <PARAMETER NAME="CDDCREQ_PORT" VALUE="cddcreq"/>
        <PARAMETER NAME="ENABLE_CLKOUTPHY" VALUE="false"/>
        <PARAMETER NAME="CLKOUTPHY_REQUESTED_FREQ" VALUE="600.000"/>
        <PARAMETER NAME="CLKOUT1_JITTER" VALUE="245.118"/>
        <PARAMETER NAME="CLKOUT1_PHASE_ERROR" VALUE="208.332"/>
        <PARAMETER NAME="CLKOUT2_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT2_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT3_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT3_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT4_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT4_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT5_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT5_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT6_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT6_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT7_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT7_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="INPUT_MODE" VALUE="frequency"/>
        <PARAMETER NAME="INTERFACE_SELECTION" VALUE="Enable_AXI"/>
        <PARAMETER NAME="AXI_DRP" VALUE="false"/>
        <PARAMETER NAME="PHASE_DUTY_CONFIG" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x83C30000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x83C3FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="CLK_AXI_CLK_COMMON_axi_periph_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CLK_AXI_CLK_COMMON" PORT="axi_periph_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="CLK_AXI_AXI_reset_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CLK_AXI_AXI_reset" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="10" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M12_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M12_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M12_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M12_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M12_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M12_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M12_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M12_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M12_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M12_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M12_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M12_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M12_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M12_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M12_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M12_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M12_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M12_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M12_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M12_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="10" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M12_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M12_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M12_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M12_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M12_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M12_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M12_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M12_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M12_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M12_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M12_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M12_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_C2C_axi_periph_M12_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_C2C_axi_periph" PORT="M12_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="30720000" DIR="I" NAME="clk_in1" SIGIS="clk" SIGNAME="AD9361_CTRL_ad9361_clk_clk_DSP_sample_rate_30_72">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_ad9361_clk_clk_DSP" PORT="sample_rate_30_72"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="30720000" DIR="O" NAME="clk_out1" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mqc_t_0" PORT="iclk_lte"/>
            <CONNECTION INSTANCE="IP_sync_0" PORT="sync_iclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="locked" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="AXI_Peripheral_AXI_C2C_axi_periph_M12_AXI" DATAWIDTH="32" NAME="s_axi_lite" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="11"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_CLK_COMMON_0_axi_periph_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mqc_t_0" HWVERSION="1.0" INSTANCE="mqc_t_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="mqc_t" VLNV="xilinx.com:module_ref:mqc_t:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="pDAT_W" VALUE="32"/>
        <PARAMETER NAME="pDAT_Num" VALUE="200000"/>
        <PARAMETER NAME="pDAT_FFT_Num" VALUE="17424"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_mqc_t_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="iclk_lte" SIGIS="undef" SIGNAME="clk_wiz_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iclk_dsp" SIGIS="undef" SIGNAME="AD9361_CTRL_ad9361_clk_clk_DSP_sample_rate_30_72">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_ad9361_clk_clk_DSP" PORT="sample_rate_30_72"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ireset" SIGIS="undef" SIGNAME="AD9361_CTRL_ad9361_clk_DATA_rst_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_ad9361_clk_DATA_rst" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="isig_tcorr" SIGIS="undef" SIGNAME="IP_sync_0_sync_osop_buff">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IP_sync_0" PORT="sync_osop_buff"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="idata_re" RIGHT="0" SIGIS="undef" SIGNAME="IP_sync_0_sync_odat_re">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IP_sync_0" PORT="sync_odat_re"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="idata_im" RIGHT="0" SIGIS="undef" SIGNAME="IP_sync_0_sync_odat_im">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IP_sync_0" PORT="sync_odat_im"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="isync_cpack" SIGIS="undef" SIGNAME="AXI_Peripheral_AXI_DMA_fifo_wr_xfer_req">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_AXI_DMA" PORT="fifo_wr_xfer_req"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iready_corr_wr" SIGIS="undef" SIGNAME="IP_sync_0_sync_rdy_wr_buff">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IP_sync_0" PORT="sync_rdy_wr_buff"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="Service_1_RX_0" RIGHT="0" SIGIS="undef" SIGNAME="xlconcat_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconcat_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="Service_2_RX_1" RIGHT="0" SIGIS="undef" SIGNAME="xlconcat_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconcat_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="Service_3_RX_2" RIGHT="0" SIGIS="undef" SIGNAME="xlconcat_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconcat_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="Service_4_RX_3" RIGHT="0" SIGIS="undef" SIGNAME="xlconcat_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconcat_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="Service_1_TX_4" RIGHT="0" SIGIS="undef" SIGNAME="xlconcat_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconcat_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="Service_2_TX_5" RIGHT="0" SIGIS="undef" SIGNAME="xlconcat_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconcat_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="Service_3_TX_6" RIGHT="0" SIGIS="undef" SIGNAME="xlconcat_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconcat_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="Service_4_TX_7" RIGHT="0" SIGIS="undef" SIGNAME="xlconcat_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconcat_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="DL_RX_LNK_8" RIGHT="0" SIGIS="undef" SIGNAME="xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="DL_TX_LNK_9" RIGHT="0" SIGIS="undef" SIGNAME="xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="UL_RX_LNK_10" RIGHT="0" SIGIS="undef" SIGNAME="xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="UL_TX_LNK_11" RIGHT="0" SIGIS="undef" SIGNAME="xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="AD9364_Samples" RIGHT="0" SIGIS="undef" SIGNAME="xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="Power_meter_1" RIGHT="0" SIGIS="undef" SIGNAME="xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="Power_meter_2" RIGHT="0" SIGIS="undef" SIGNAME="xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="Power_meter_3" RIGHT="0" SIGIS="undef" SIGNAME="xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="Power_meter_4" RIGHT="0" SIGIS="undef" SIGNAME="xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="odata_buff_0" RIGHT="0" SIGIS="undef" SIGNAME="mqc_t_0_odata_buff_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_xlconcat_1" PORT="In0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="odata_buff_1" RIGHT="0" SIGIS="undef" SIGNAME="mqc_t_0_odata_buff_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_Peripheral_xlconcat_1" PORT="In1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oready_buff" SIGIS="undef" SIGNAME="mqc_t_0_oready_buff">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IP_sync_0" PORT="ready_buff"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="3" FULLNAME="/xlconcat_1" HWVERSION="2.1" INSTANCE="xlconcat_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconcat" VLNV="xilinx.com:ip:xlconcat:2.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="IN0_WIDTH" VALUE="16"/>
        <PARAMETER NAME="IN1_WIDTH" VALUE="16"/>
        <PARAMETER NAME="IN2_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN3_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN4_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN5_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN6_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN7_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN8_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN9_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN10_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN11_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN12_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN13_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN14_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN15_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN16_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN17_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN18_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN19_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN20_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN21_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN22_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN23_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN24_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN25_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN26_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN27_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN28_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN29_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN30_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN31_WIDTH" VALUE="1"/>
        <PARAMETER NAME="dout_width" VALUE="32"/>
        <PARAMETER NAME="NUM_PORTS" VALUE="2"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_xlconcat_1_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="15" NAME="In0" RIGHT="0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_2_RAshift16_4_up_2_output_bus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_2_RAshift16_4_up_2" PORT="output_bus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="In1" RIGHT="0" SIGIS="undef" SIGNAME="AD9361_CTRL_AD9361_2_RAshift16_4_up_3_output_bus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AD9361_CTRL_AD9361_2_RAshift16_4_up_3" PORT="output_bus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="xlconcat_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mqc_t_0" PORT="Service_1_RX_0"/>
            <CONNECTION INSTANCE="mqc_t_0" PORT="Service_2_RX_1"/>
            <CONNECTION INSTANCE="mqc_t_0" PORT="Service_3_RX_2"/>
            <CONNECTION INSTANCE="mqc_t_0" PORT="Service_4_RX_3"/>
            <CONNECTION INSTANCE="mqc_t_0" PORT="Service_1_TX_4"/>
            <CONNECTION INSTANCE="mqc_t_0" PORT="Service_2_TX_5"/>
            <CONNECTION INSTANCE="mqc_t_0" PORT="Service_3_TX_6"/>
            <CONNECTION INSTANCE="mqc_t_0" PORT="Service_4_TX_7"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="6" FULLNAME="/xlconstant_0" HWVERSION="1.1" INSTANCE="xlconstant_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_WIDTH" VALUE="32"/>
        <PARAMETER NAME="CONST_VAL" VALUE="0x0000E007"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_xlconstant_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="31" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mqc_t_0" PORT="DL_RX_LNK_8"/>
            <CONNECTION INSTANCE="mqc_t_0" PORT="DL_TX_LNK_9"/>
            <CONNECTION INSTANCE="mqc_t_0" PORT="UL_RX_LNK_10"/>
            <CONNECTION INSTANCE="mqc_t_0" PORT="UL_TX_LNK_11"/>
            <CONNECTION INSTANCE="mqc_t_0" PORT="AD9364_Samples"/>
            <CONNECTION INSTANCE="mqc_t_0" PORT="Power_meter_1"/>
            <CONNECTION INSTANCE="mqc_t_0" PORT="Power_meter_2"/>
            <CONNECTION INSTANCE="mqc_t_0" PORT="Power_meter_3"/>
            <CONNECTION INSTANCE="mqc_t_0" PORT="Power_meter_4"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
