
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//tload_clang_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000400f28 <.init>:
  400f28:	stp	x29, x30, [sp, #-16]!
  400f2c:	mov	x29, sp
  400f30:	bl	4011f0 <ferror@plt+0x60>
  400f34:	ldp	x29, x30, [sp], #16
  400f38:	ret

Disassembly of section .plt:

0000000000400f40 <memmove@plt-0x20>:
  400f40:	stp	x16, x30, [sp, #-16]!
  400f44:	adrp	x16, 419000 <ferror@plt+0x17e70>
  400f48:	ldr	x17, [x16, #4088]
  400f4c:	add	x16, x16, #0xff8
  400f50:	br	x17
  400f54:	nop
  400f58:	nop
  400f5c:	nop

0000000000400f60 <memmove@plt>:
  400f60:	adrp	x16, 41a000 <ferror@plt+0x18e70>
  400f64:	ldr	x17, [x16]
  400f68:	add	x16, x16, #0x0
  400f6c:	br	x17

0000000000400f70 <_exit@plt>:
  400f70:	adrp	x16, 41a000 <ferror@plt+0x18e70>
  400f74:	ldr	x17, [x16, #8]
  400f78:	add	x16, x16, #0x8
  400f7c:	br	x17

0000000000400f80 <fputs@plt>:
  400f80:	adrp	x16, 41a000 <ferror@plt+0x18e70>
  400f84:	ldr	x17, [x16, #16]
  400f88:	add	x16, x16, #0x10
  400f8c:	br	x17

0000000000400f90 <exit@plt>:
  400f90:	adrp	x16, 41a000 <ferror@plt+0x18e70>
  400f94:	ldr	x17, [x16, #24]
  400f98:	add	x16, x16, #0x18
  400f9c:	br	x17

0000000000400fa0 <_setjmp@plt>:
  400fa0:	adrp	x16, 41a000 <ferror@plt+0x18e70>
  400fa4:	ldr	x17, [x16, #32]
  400fa8:	add	x16, x16, #0x20
  400fac:	br	x17

0000000000400fb0 <error@plt>:
  400fb0:	adrp	x16, 41a000 <ferror@plt+0x18e70>
  400fb4:	ldr	x17, [x16, #40]
  400fb8:	add	x16, x16, #0x28
  400fbc:	br	x17

0000000000400fc0 <loadavg@plt>:
  400fc0:	adrp	x16, 41a000 <ferror@plt+0x18e70>
  400fc4:	ldr	x17, [x16, #48]
  400fc8:	add	x16, x16, #0x30
  400fcc:	br	x17

0000000000400fd0 <strtod@plt>:
  400fd0:	adrp	x16, 41a000 <ferror@plt+0x18e70>
  400fd4:	ldr	x17, [x16, #56]
  400fd8:	add	x16, x16, #0x38
  400fdc:	br	x17

0000000000400fe0 <pause@plt>:
  400fe0:	adrp	x16, 41a000 <ferror@plt+0x18e70>
  400fe4:	ldr	x17, [x16, #64]
  400fe8:	add	x16, x16, #0x40
  400fec:	br	x17

0000000000400ff0 <__cxa_atexit@plt>:
  400ff0:	adrp	x16, 41a000 <ferror@plt+0x18e70>
  400ff4:	ldr	x17, [x16, #72]
  400ff8:	add	x16, x16, #0x48
  400ffc:	br	x17

0000000000401000 <__fpending@plt>:
  401000:	adrp	x16, 41a000 <ferror@plt+0x18e70>
  401004:	ldr	x17, [x16, #80]
  401008:	add	x16, x16, #0x50
  40100c:	br	x17

0000000000401010 <snprintf@plt>:
  401010:	adrp	x16, 41a000 <ferror@plt+0x18e70>
  401014:	ldr	x17, [x16, #88]
  401018:	add	x16, x16, #0x58
  40101c:	br	x17

0000000000401020 <signal@plt>:
  401020:	adrp	x16, 41a000 <ferror@plt+0x18e70>
  401024:	ldr	x17, [x16, #96]
  401028:	add	x16, x16, #0x60
  40102c:	br	x17

0000000000401030 <fclose@plt>:
  401030:	adrp	x16, 41a000 <ferror@plt+0x18e70>
  401034:	ldr	x17, [x16, #104]
  401038:	add	x16, x16, #0x68
  40103c:	br	x17

0000000000401040 <malloc@plt>:
  401040:	adrp	x16, 41a000 <ferror@plt+0x18e70>
  401044:	ldr	x17, [x16, #112]
  401048:	add	x16, x16, #0x70
  40104c:	br	x17

0000000000401050 <open@plt>:
  401050:	adrp	x16, 41a000 <ferror@plt+0x18e70>
  401054:	ldr	x17, [x16, #120]
  401058:	add	x16, x16, #0x78
  40105c:	br	x17

0000000000401060 <bindtextdomain@plt>:
  401060:	adrp	x16, 41a000 <ferror@plt+0x18e70>
  401064:	ldr	x17, [x16, #128]
  401068:	add	x16, x16, #0x80
  40106c:	br	x17

0000000000401070 <__libc_start_main@plt>:
  401070:	adrp	x16, 41a000 <ferror@plt+0x18e70>
  401074:	ldr	x17, [x16, #136]
  401078:	add	x16, x16, #0x88
  40107c:	br	x17

0000000000401080 <memset@plt>:
  401080:	adrp	x16, 41a000 <ferror@plt+0x18e70>
  401084:	ldr	x17, [x16, #144]
  401088:	add	x16, x16, #0x90
  40108c:	br	x17

0000000000401090 <realloc@plt>:
  401090:	adrp	x16, 41a000 <ferror@plt+0x18e70>
  401094:	ldr	x17, [x16, #152]
  401098:	add	x16, x16, #0x98
  40109c:	br	x17

00000000004010a0 <__gmon_start__@plt>:
  4010a0:	adrp	x16, 41a000 <ferror@plt+0x18e70>
  4010a4:	ldr	x17, [x16, #160]
  4010a8:	add	x16, x16, #0xa0
  4010ac:	br	x17

00000000004010b0 <write@plt>:
  4010b0:	adrp	x16, 41a000 <ferror@plt+0x18e70>
  4010b4:	ldr	x17, [x16, #168]
  4010b8:	add	x16, x16, #0xa8
  4010bc:	br	x17

00000000004010c0 <abort@plt>:
  4010c0:	adrp	x16, 41a000 <ferror@plt+0x18e70>
  4010c4:	ldr	x17, [x16, #176]
  4010c8:	add	x16, x16, #0xb0
  4010cc:	br	x17

00000000004010d0 <textdomain@plt>:
  4010d0:	adrp	x16, 41a000 <ferror@plt+0x18e70>
  4010d4:	ldr	x17, [x16, #184]
  4010d8:	add	x16, x16, #0xb8
  4010dc:	br	x17

00000000004010e0 <getopt_long@plt>:
  4010e0:	adrp	x16, 41a000 <ferror@plt+0x18e70>
  4010e4:	ldr	x17, [x16, #192]
  4010e8:	add	x16, x16, #0xc0
  4010ec:	br	x17

00000000004010f0 <__ctype_b_loc@plt>:
  4010f0:	adrp	x16, 41a000 <ferror@plt+0x18e70>
  4010f4:	ldr	x17, [x16, #200]
  4010f8:	add	x16, x16, #0xc8
  4010fc:	br	x17

0000000000401100 <strtol@plt>:
  401100:	adrp	x16, 41a000 <ferror@plt+0x18e70>
  401104:	ldr	x17, [x16, #208]
  401108:	add	x16, x16, #0xd0
  40110c:	br	x17

0000000000401110 <longjmp@plt>:
  401110:	adrp	x16, 41a000 <ferror@plt+0x18e70>
  401114:	ldr	x17, [x16, #216]
  401118:	add	x16, x16, #0xd8
  40111c:	br	x17

0000000000401120 <printf@plt>:
  401120:	adrp	x16, 41a000 <ferror@plt+0x18e70>
  401124:	ldr	x17, [x16, #224]
  401128:	add	x16, x16, #0xe0
  40112c:	br	x17

0000000000401130 <__errno_location@plt>:
  401130:	adrp	x16, 41a000 <ferror@plt+0x18e70>
  401134:	ldr	x17, [x16, #232]
  401138:	add	x16, x16, #0xe8
  40113c:	br	x17

0000000000401140 <alarm@plt>:
  401140:	adrp	x16, 41a000 <ferror@plt+0x18e70>
  401144:	ldr	x17, [x16, #240]
  401148:	add	x16, x16, #0xf0
  40114c:	br	x17

0000000000401150 <gettext@plt>:
  401150:	adrp	x16, 41a000 <ferror@plt+0x18e70>
  401154:	ldr	x17, [x16, #248]
  401158:	add	x16, x16, #0xf8
  40115c:	br	x17

0000000000401160 <fprintf@plt>:
  401160:	adrp	x16, 41a000 <ferror@plt+0x18e70>
  401164:	ldr	x17, [x16, #256]
  401168:	add	x16, x16, #0x100
  40116c:	br	x17

0000000000401170 <ioctl@plt>:
  401170:	adrp	x16, 41a000 <ferror@plt+0x18e70>
  401174:	ldr	x17, [x16, #264]
  401178:	add	x16, x16, #0x108
  40117c:	br	x17

0000000000401180 <setlocale@plt>:
  401180:	adrp	x16, 41a000 <ferror@plt+0x18e70>
  401184:	ldr	x17, [x16, #272]
  401188:	add	x16, x16, #0x110
  40118c:	br	x17

0000000000401190 <ferror@plt>:
  401190:	adrp	x16, 41a000 <ferror@plt+0x18e70>
  401194:	ldr	x17, [x16, #280]
  401198:	add	x16, x16, #0x118
  40119c:	br	x17

Disassembly of section .text:

00000000004011a0 <.text>:
  4011a0:	mov	x29, #0x0                   	// #0
  4011a4:	mov	x30, #0x0                   	// #0
  4011a8:	mov	x5, x0
  4011ac:	ldr	x1, [sp]
  4011b0:	add	x2, sp, #0x8
  4011b4:	mov	x6, sp
  4011b8:	movz	x0, #0x0, lsl #48
  4011bc:	movk	x0, #0x0, lsl #32
  4011c0:	movk	x0, #0x40, lsl #16
  4011c4:	movk	x0, #0x1368
  4011c8:	movz	x3, #0x0, lsl #48
  4011cc:	movk	x3, #0x0, lsl #32
  4011d0:	movk	x3, #0x40, lsl #16
  4011d4:	movk	x3, #0x93b8
  4011d8:	movz	x4, #0x0, lsl #48
  4011dc:	movk	x4, #0x0, lsl #32
  4011e0:	movk	x4, #0x40, lsl #16
  4011e4:	movk	x4, #0x9438
  4011e8:	bl	401070 <__libc_start_main@plt>
  4011ec:	bl	4010c0 <abort@plt>
  4011f0:	adrp	x0, 419000 <ferror@plt+0x17e70>
  4011f4:	ldr	x0, [x0, #4064]
  4011f8:	cbz	x0, 401200 <ferror@plt+0x70>
  4011fc:	b	4010a0 <__gmon_start__@plt>
  401200:	ret
  401204:	stp	x29, x30, [sp, #-32]!
  401208:	mov	x29, sp
  40120c:	adrp	x0, 41a000 <ferror@plt+0x18e70>
  401210:	add	x0, x0, #0x140
  401214:	str	x0, [sp, #24]
  401218:	ldr	x0, [sp, #24]
  40121c:	str	x0, [sp, #24]
  401220:	ldr	x1, [sp, #24]
  401224:	adrp	x0, 41a000 <ferror@plt+0x18e70>
  401228:	add	x0, x0, #0x140
  40122c:	cmp	x1, x0
  401230:	b.eq	40126c <ferror@plt+0xdc>  // b.none
  401234:	adrp	x0, 409000 <ferror@plt+0x7e70>
  401238:	add	x0, x0, #0x468
  40123c:	ldr	x0, [x0]
  401240:	str	x0, [sp, #16]
  401244:	ldr	x0, [sp, #16]
  401248:	str	x0, [sp, #16]
  40124c:	ldr	x0, [sp, #16]
  401250:	cmp	x0, #0x0
  401254:	b.eq	401270 <ferror@plt+0xe0>  // b.none
  401258:	ldr	x1, [sp, #16]
  40125c:	adrp	x0, 41a000 <ferror@plt+0x18e70>
  401260:	add	x0, x0, #0x140
  401264:	blr	x1
  401268:	b	401270 <ferror@plt+0xe0>
  40126c:	nop
  401270:	ldp	x29, x30, [sp], #32
  401274:	ret
  401278:	stp	x29, x30, [sp, #-48]!
  40127c:	mov	x29, sp
  401280:	adrp	x0, 41a000 <ferror@plt+0x18e70>
  401284:	add	x0, x0, #0x140
  401288:	str	x0, [sp, #40]
  40128c:	ldr	x0, [sp, #40]
  401290:	str	x0, [sp, #40]
  401294:	ldr	x1, [sp, #40]
  401298:	adrp	x0, 41a000 <ferror@plt+0x18e70>
  40129c:	add	x0, x0, #0x140
  4012a0:	sub	x0, x1, x0
  4012a4:	asr	x0, x0, #3
  4012a8:	lsr	x1, x0, #63
  4012ac:	add	x0, x1, x0
  4012b0:	asr	x0, x0, #1
  4012b4:	str	x0, [sp, #32]
  4012b8:	ldr	x0, [sp, #32]
  4012bc:	cmp	x0, #0x0
  4012c0:	b.eq	401300 <ferror@plt+0x170>  // b.none
  4012c4:	adrp	x0, 409000 <ferror@plt+0x7e70>
  4012c8:	add	x0, x0, #0x470
  4012cc:	ldr	x0, [x0]
  4012d0:	str	x0, [sp, #24]
  4012d4:	ldr	x0, [sp, #24]
  4012d8:	str	x0, [sp, #24]
  4012dc:	ldr	x0, [sp, #24]
  4012e0:	cmp	x0, #0x0
  4012e4:	b.eq	401304 <ferror@plt+0x174>  // b.none
  4012e8:	ldr	x2, [sp, #24]
  4012ec:	ldr	x1, [sp, #32]
  4012f0:	adrp	x0, 41a000 <ferror@plt+0x18e70>
  4012f4:	add	x0, x0, #0x140
  4012f8:	blr	x2
  4012fc:	b	401304 <ferror@plt+0x174>
  401300:	nop
  401304:	ldp	x29, x30, [sp], #48
  401308:	ret
  40130c:	stp	x29, x30, [sp, #-16]!
  401310:	mov	x29, sp
  401314:	adrp	x0, 41a000 <ferror@plt+0x18e70>
  401318:	add	x0, x0, #0x170
  40131c:	ldrb	w0, [x0]
  401320:	and	x0, x0, #0xff
  401324:	cmp	x0, #0x0
  401328:	b.ne	401344 <ferror@plt+0x1b4>  // b.any
  40132c:	bl	401204 <ferror@plt+0x74>
  401330:	adrp	x0, 41a000 <ferror@plt+0x18e70>
  401334:	add	x0, x0, #0x170
  401338:	mov	w1, #0x1                   	// #1
  40133c:	strb	w1, [x0]
  401340:	b	401348 <ferror@plt+0x1b8>
  401344:	nop
  401348:	ldp	x29, x30, [sp], #16
  40134c:	ret
  401350:	stp	x29, x30, [sp, #-16]!
  401354:	mov	x29, sp
  401358:	bl	401278 <ferror@plt+0xe8>
  40135c:	nop
  401360:	ldp	x29, x30, [sp], #16
  401364:	ret
  401368:	sub	sp, sp, #0x130
  40136c:	stp	x29, x30, [sp, #272]
  401370:	str	x28, [sp, #288]
  401374:	add	x29, sp, #0x110
  401378:	adrp	x8, 41a000 <ferror@plt+0x18e70>
  40137c:	add	x8, x8, #0x168
  401380:	adrp	x9, 41a000 <ferror@plt+0x18e70>
  401384:	add	x9, x9, #0x140
  401388:	mov	w10, #0x6                   	// #6
  40138c:	adrp	x11, 409000 <ferror@plt+0x7e70>
  401390:	add	x11, x11, #0x784
  401394:	adrp	x12, 409000 <ferror@plt+0x7e70>
  401398:	add	x12, x12, #0x5a9
  40139c:	adrp	x13, 409000 <ferror@plt+0x7e70>
  4013a0:	add	x13, x13, #0x5b3
  4013a4:	adrp	x14, 402000 <ferror@plt+0xe70>
  4013a8:	add	x14, x14, #0x5fc
  4013ac:	adrp	x15, 41a000 <ferror@plt+0x18e70>
  4013b0:	add	x15, x15, #0x134
  4013b4:	adrp	x16, 41a000 <ferror@plt+0x18e70>
  4013b8:	add	x16, x16, #0x178
  4013bc:	adrp	x17, 41a000 <ferror@plt+0x18e70>
  4013c0:	add	x17, x17, #0x138
  4013c4:	adrp	x18, 41a000 <ferror@plt+0x18e70>
  4013c8:	add	x18, x18, #0x180
  4013cc:	adrp	x2, 41a000 <ferror@plt+0x18e70>
  4013d0:	add	x2, x2, #0x2c0
  4013d4:	adrp	x3, 41a000 <ferror@plt+0x18e70>
  4013d8:	add	x3, x3, #0x13c
  4013dc:	adrp	x4, 41a000 <ferror@plt+0x18e70>
  4013e0:	add	x4, x4, #0x2c8
  4013e4:	stur	wzr, [x29, #-4]
  4013e8:	stur	w0, [x29, #-8]
  4013ec:	stur	x1, [x29, #-16]
  4013f0:	stur	wzr, [x29, #-28]
  4013f4:	ldr	x8, [x8]
  4013f8:	str	x8, [x9]
  4013fc:	mov	w0, w10
  401400:	mov	x1, x11
  401404:	stur	x12, [x29, #-88]
  401408:	stur	x13, [x29, #-96]
  40140c:	stur	x14, [x29, #-104]
  401410:	stur	x15, [x29, #-112]
  401414:	stur	x16, [x29, #-120]
  401418:	stur	x17, [x29, #-128]
  40141c:	str	x18, [sp, #136]
  401420:	str	x2, [sp, #128]
  401424:	str	x3, [sp, #120]
  401428:	str	x4, [sp, #112]
  40142c:	bl	401180 <setlocale@plt>
  401430:	ldur	x8, [x29, #-88]
  401434:	mov	x0, x8
  401438:	ldur	x1, [x29, #-96]
  40143c:	bl	401060 <bindtextdomain@plt>
  401440:	ldur	x8, [x29, #-88]
  401444:	mov	x0, x8
  401448:	bl	4010d0 <textdomain@plt>
  40144c:	ldur	x8, [x29, #-104]
  401450:	mov	x0, x8
  401454:	bl	409440 <ferror@plt+0x82b0>
  401458:	ldur	w0, [x29, #-8]
  40145c:	ldur	x1, [x29, #-16]
  401460:	adrp	x2, 409000 <ferror@plt+0x7e70>
  401464:	add	x2, x2, #0x5c5
  401468:	adrp	x3, 409000 <ferror@plt+0x7e70>
  40146c:	add	x3, x3, #0x4f0
  401470:	mov	x8, xzr
  401474:	mov	x4, x8
  401478:	bl	4010e0 <getopt_long@plt>
  40147c:	stur	w0, [x29, #-36]
  401480:	mov	w9, #0xffffffff            	// #-1
  401484:	cmp	w0, w9
  401488:	b.eq	401658 <ferror@plt+0x4c8>  // b.none
  40148c:	ldur	w8, [x29, #-36]
  401490:	subs	w8, w8, #0x56
  401494:	mov	w9, w8
  401498:	ubfx	x9, x9, #0, #32
  40149c:	cmp	x9, #0x1d
  4014a0:	str	x9, [sp, #104]
  4014a4:	b.hi	401644 <ferror@plt+0x4b4>  // b.pmore
  4014a8:	adrp	x8, 409000 <ferror@plt+0x7e70>
  4014ac:	add	x8, x8, #0x478
  4014b0:	ldr	x11, [sp, #104]
  4014b4:	ldrsw	x10, [x8, x11, lsl #2]
  4014b8:	add	x9, x8, x10
  4014bc:	br	x9
  4014c0:	adrp	x8, 41a000 <ferror@plt+0x18e70>
  4014c4:	add	x8, x8, #0x150
  4014c8:	ldr	x0, [x8]
  4014cc:	adrp	x8, 409000 <ferror@plt+0x7e70>
  4014d0:	add	x8, x8, #0x5cc
  4014d4:	str	x0, [sp, #96]
  4014d8:	mov	x0, x8
  4014dc:	bl	401150 <gettext@plt>
  4014e0:	ldr	x8, [sp, #96]
  4014e4:	str	x0, [sp, #88]
  4014e8:	mov	x0, x8
  4014ec:	ldr	x1, [sp, #88]
  4014f0:	bl	402120 <ferror@plt+0xf90>
  4014f4:	ldur	x8, [x29, #-120]
  4014f8:	str	d0, [x8]
  4014fc:	ldr	d0, [x8]
  401500:	fcmp	d0, #0.0
  401504:	cset	w9, mi  // mi = first
  401508:	tbnz	w9, #0, 401510 <ferror@plt+0x380>
  40150c:	b	401538 <ferror@plt+0x3a8>
  401510:	adrp	x0, 409000 <ferror@plt+0x7e70>
  401514:	add	x0, x0, #0x5e5
  401518:	bl	401150 <gettext@plt>
  40151c:	mov	w8, #0x1                   	// #1
  401520:	str	x0, [sp, #80]
  401524:	mov	w0, w8
  401528:	mov	w8, wzr
  40152c:	mov	w1, w8
  401530:	ldr	x2, [sp, #80]
  401534:	bl	400fb0 <error@plt>
  401538:	b	401654 <ferror@plt+0x4c4>
  40153c:	adrp	x8, 41a000 <ferror@plt+0x18e70>
  401540:	add	x8, x8, #0x150
  401544:	ldr	x0, [x8]
  401548:	adrp	x8, 409000 <ferror@plt+0x7e70>
  40154c:	add	x8, x8, #0x5cc
  401550:	str	x0, [sp, #72]
  401554:	mov	x0, x8
  401558:	bl	401150 <gettext@plt>
  40155c:	ldr	x8, [sp, #72]
  401560:	str	x0, [sp, #64]
  401564:	mov	x0, x8
  401568:	ldr	x1, [sp, #64]
  40156c:	bl	402064 <ferror@plt+0xed4>
  401570:	stur	x0, [x29, #-72]
  401574:	ldur	x8, [x29, #-72]
  401578:	cmp	x8, #0x1
  40157c:	b.ge	4015ac <ferror@plt+0x41c>  // b.tcont
  401580:	adrp	x0, 409000 <ferror@plt+0x7e70>
  401584:	add	x0, x0, #0x5fe
  401588:	bl	401150 <gettext@plt>
  40158c:	mov	w8, #0x1                   	// #1
  401590:	str	x0, [sp, #56]
  401594:	mov	w0, w8
  401598:	mov	w8, wzr
  40159c:	mov	w1, w8
  4015a0:	ldr	x2, [sp, #56]
  4015a4:	bl	400fb0 <error@plt>
  4015a8:	b	4015e4 <ferror@plt+0x454>
  4015ac:	ldur	x8, [x29, #-72]
  4015b0:	mov	x9, #0xffffffff            	// #4294967295
  4015b4:	cmp	x9, x8
  4015b8:	b.ge	4015e4 <ferror@plt+0x454>  // b.tcont
  4015bc:	adrp	x0, 409000 <ferror@plt+0x7e70>
  4015c0:	add	x0, x0, #0x61d
  4015c4:	bl	401150 <gettext@plt>
  4015c8:	mov	w8, #0x1                   	// #1
  4015cc:	str	x0, [sp, #48]
  4015d0:	mov	w0, w8
  4015d4:	mov	w8, wzr
  4015d8:	mov	w1, w8
  4015dc:	ldr	x2, [sp, #48]
  4015e0:	bl	400fb0 <error@plt>
  4015e4:	ldur	x8, [x29, #-72]
  4015e8:	adrp	x9, 41a000 <ferror@plt+0x18e70>
  4015ec:	add	x9, x9, #0x130
  4015f0:	str	w8, [x9]
  4015f4:	b	401654 <ferror@plt+0x4c4>
  4015f8:	adrp	x0, 409000 <ferror@plt+0x7e70>
  4015fc:	add	x0, x0, #0x633
  401600:	bl	401150 <gettext@plt>
  401604:	adrp	x8, 41a000 <ferror@plt+0x18e70>
  401608:	add	x8, x8, #0x168
  40160c:	ldr	x1, [x8]
  401610:	adrp	x2, 409000 <ferror@plt+0x7e70>
  401614:	add	x2, x2, #0x63f
  401618:	bl	401120 <printf@plt>
  40161c:	mov	w9, wzr
  401620:	mov	w0, w9
  401624:	ldr	x28, [sp, #288]
  401628:	ldp	x29, x30, [sp, #272]
  40162c:	add	sp, sp, #0x130
  401630:	ret
  401634:	adrp	x8, 41a000 <ferror@plt+0x18e70>
  401638:	add	x8, x8, #0x160
  40163c:	ldr	x0, [x8]
  401640:	bl	401b38 <ferror@plt+0x9a8>
  401644:	adrp	x8, 41a000 <ferror@plt+0x18e70>
  401648:	add	x8, x8, #0x148
  40164c:	ldr	x0, [x8]
  401650:	bl	401b38 <ferror@plt+0x9a8>
  401654:	b	401458 <ferror@plt+0x2c8>
  401658:	ldur	w8, [x29, #-8]
  40165c:	adrp	x9, 41a000 <ferror@plt+0x18e70>
  401660:	add	x9, x9, #0x158
  401664:	ldr	w10, [x9]
  401668:	cmp	w8, w10
  40166c:	b.le	4016dc <ferror@plt+0x54c>
  401670:	ldur	x8, [x29, #-16]
  401674:	adrp	x9, 41a000 <ferror@plt+0x18e70>
  401678:	add	x9, x9, #0x158
  40167c:	ldrsw	x9, [x9]
  401680:	mov	x10, #0x8                   	// #8
  401684:	mul	x9, x10, x9
  401688:	add	x8, x8, x9
  40168c:	ldr	x0, [x8]
  401690:	mov	w1, #0x1                   	// #1
  401694:	bl	401050 <open@plt>
  401698:	ldur	x8, [x29, #-112]
  40169c:	str	w0, [x8]
  4016a0:	mov	w11, #0xffffffff            	// #-1
  4016a4:	cmp	w0, w11
  4016a8:	b.ne	4016dc <ferror@plt+0x54c>  // b.any
  4016ac:	bl	401130 <__errno_location@plt>
  4016b0:	ldr	w1, [x0]
  4016b4:	adrp	x0, 409000 <ferror@plt+0x7e70>
  4016b8:	add	x0, x0, #0x650
  4016bc:	str	w1, [sp, #44]
  4016c0:	bl	401150 <gettext@plt>
  4016c4:	mov	w8, #0x1                   	// #1
  4016c8:	str	x0, [sp, #32]
  4016cc:	mov	w0, w8
  4016d0:	ldr	w1, [sp, #44]
  4016d4:	ldr	x2, [sp, #32]
  4016d8:	bl	400fb0 <error@plt>
  4016dc:	mov	w8, wzr
  4016e0:	mov	w0, w8
  4016e4:	bl	401cec <ferror@plt+0xb5c>
  4016e8:	ldur	x9, [x29, #-120]
  4016ec:	ldr	d0, [x9]
  4016f0:	fcmp	d0, #0.0
  4016f4:	cset	w8, eq  // eq = none
  4016f8:	tbnz	w8, #0, 401700 <ferror@plt+0x570>
  4016fc:	b	401714 <ferror@plt+0x584>
  401700:	ldur	x8, [x29, #-128]
  401704:	ldr	w9, [x8]
  401708:	scvtf	d0, w9
  40170c:	ldur	x10, [x29, #-120]
  401710:	str	d0, [x10]
  401714:	ldur	x8, [x29, #-120]
  401718:	ldr	x9, [x8]
  40171c:	ldr	x10, [sp, #136]
  401720:	str	x9, [x10]
  401724:	adrp	x0, 41a000 <ferror@plt+0x18e70>
  401728:	add	x0, x0, #0x188
  40172c:	bl	400fa0 <_setjmp@plt>
  401730:	mov	w11, wzr
  401734:	stur	wzr, [x29, #-28]
  401738:	mov	w0, w11
  40173c:	bl	401f60 <ferror@plt+0xdd0>
  401740:	ldr	x8, [sp, #136]
  401744:	ldr	d0, [x8]
  401748:	ldur	x9, [x29, #-120]
  40174c:	ldr	d1, [x9]
  401750:	fcmp	d0, d1
  401754:	cset	w10, mi  // mi = first
  401758:	tbnz	w10, #0, 401760 <ferror@plt+0x5d0>
  40175c:	b	401774 <ferror@plt+0x5e4>
  401760:	ldr	x8, [sp, #136]
  401764:	ldr	d0, [x8]
  401768:	fmov	d1, #2.000000000000000000e+00
  40176c:	fmul	d0, d0, d1
  401770:	str	d0, [x8]
  401774:	sub	x8, x29, #0x40
  401778:	add	x1, x8, #0x8
  40177c:	add	x2, x8, #0x10
  401780:	mov	x0, x8
  401784:	bl	400fc0 <loadavg@plt>
  401788:	ldur	d0, [x29, #-64]
  40178c:	ldr	x8, [sp, #136]
  401790:	ldr	d1, [x8]
  401794:	fmul	d0, d0, d1
  401798:	fcvtzs	w9, d0
  40179c:	stur	w9, [x29, #-20]
  4017a0:	ldur	x10, [x29, #-128]
  4017a4:	ldr	w9, [x10]
  4017a8:	subs	w9, w9, #0x1
  4017ac:	stur	w9, [x29, #-24]
  4017b0:	ldur	w8, [x29, #-20]
  4017b4:	subs	w8, w8, #0x1
  4017b8:	stur	w8, [x29, #-20]
  4017bc:	mov	w9, wzr
  4017c0:	cmp	w9, w8
  4017c4:	cset	w8, gt
  4017c8:	tbnz	w8, #0, 401834 <ferror@plt+0x6a4>
  4017cc:	ldr	x8, [sp, #128]
  4017d0:	ldr	x9, [x8]
  4017d4:	ldur	w10, [x29, #-24]
  4017d8:	ldr	x11, [sp, #120]
  4017dc:	ldr	w12, [x11]
  4017e0:	mul	w10, w10, w12
  4017e4:	mov	w0, w10
  4017e8:	sxtw	x13, w0
  4017ec:	add	x9, x9, x13
  4017f0:	ldursw	x13, [x29, #-28]
  4017f4:	add	x9, x9, x13
  4017f8:	mov	w10, #0x2a                  	// #42
  4017fc:	strb	w10, [x9]
  401800:	ldur	w10, [x29, #-24]
  401804:	subs	w10, w10, #0x1
  401808:	stur	w10, [x29, #-24]
  40180c:	cmp	w10, #0x0
  401810:	cset	w10, ge  // ge = tcont
  401814:	tbnz	w10, #0, 401830 <ferror@plt+0x6a0>
  401818:	ldr	x8, [sp, #136]
  40181c:	ldr	d0, [x8]
  401820:	fmov	d1, #2.000000000000000000e+00
  401824:	fdiv	d0, d0, d1
  401828:	str	d0, [x8]
  40182c:	b	401834 <ferror@plt+0x6a4>
  401830:	b	4017b0 <ferror@plt+0x620>
  401834:	ldur	w8, [x29, #-20]
  401838:	mov	w9, wzr
  40183c:	cmp	w9, w8
  401840:	cset	w8, le
  401844:	tbnz	w8, #0, 401788 <ferror@plt+0x5f8>
  401848:	ldur	w8, [x29, #-24]
  40184c:	cmp	w8, #0x0
  401850:	cset	w8, lt  // lt = tstop
  401854:	tbnz	w8, #0, 401898 <ferror@plt+0x708>
  401858:	ldr	x8, [sp, #128]
  40185c:	ldr	x9, [x8]
  401860:	ldur	w10, [x29, #-24]
  401864:	subs	w11, w10, #0x1
  401868:	stur	w11, [x29, #-24]
  40186c:	ldr	x12, [sp, #120]
  401870:	ldr	w11, [x12]
  401874:	mul	w10, w10, w11
  401878:	mov	w0, w10
  40187c:	sxtw	x13, w0
  401880:	add	x9, x9, x13
  401884:	ldursw	x13, [x29, #-28]
  401888:	add	x9, x9, x13
  40188c:	mov	w10, #0x20                  	// #32
  401890:	strb	w10, [x9]
  401894:	b	401848 <ferror@plt+0x6b8>
  401898:	mov	w8, #0x1                   	// #1
  40189c:	stur	w8, [x29, #-32]
  4018a0:	ldur	x8, [x29, #-128]
  4018a4:	ldr	w9, [x8]
  4018a8:	scvtf	d0, w9
  4018ac:	ldur	w9, [x29, #-32]
  4018b0:	scvtf	d1, w9
  4018b4:	ldr	x10, [sp, #136]
  4018b8:	ldr	d2, [x10]
  4018bc:	fmul	d1, d1, d2
  4018c0:	fsub	d0, d0, d1
  4018c4:	fcvtzs	w9, d0
  4018c8:	stur	w9, [x29, #-24]
  4018cc:	ldur	w9, [x29, #-24]
  4018d0:	cmp	w9, #0x0
  4018d4:	cset	w9, lt  // lt = tstop
  4018d8:	tbnz	w9, #0, 4018f0 <ferror@plt+0x760>
  4018dc:	ldur	w8, [x29, #-24]
  4018e0:	ldur	x9, [x29, #-128]
  4018e4:	ldr	w10, [x9]
  4018e8:	cmp	w8, w10
  4018ec:	b.lt	4018f4 <ferror@plt+0x764>  // b.tstop
  4018f0:	b	40195c <ferror@plt+0x7cc>
  4018f4:	ldr	x8, [sp, #128]
  4018f8:	ldr	x9, [x8]
  4018fc:	ldur	w10, [x29, #-24]
  401900:	ldr	x11, [sp, #120]
  401904:	ldr	w12, [x11]
  401908:	mul	w10, w10, w12
  40190c:	mov	w0, w10
  401910:	sxtw	x13, w0
  401914:	add	x9, x9, x13
  401918:	ldursw	x13, [x29, #-28]
  40191c:	add	x9, x9, x13
  401920:	stur	x9, [x29, #-80]
  401924:	ldrb	w10, [x9]
  401928:	cmp	w10, #0x20
  40192c:	b.ne	401940 <ferror@plt+0x7b0>  // b.any
  401930:	ldur	x8, [x29, #-80]
  401934:	mov	w9, #0x2d                  	// #45
  401938:	strb	w9, [x8]
  40193c:	b	40194c <ferror@plt+0x7bc>
  401940:	ldur	x8, [x29, #-80]
  401944:	mov	w9, #0x3d                  	// #61
  401948:	strb	w9, [x8]
  40194c:	ldur	w8, [x29, #-32]
  401950:	add	w8, w8, #0x1
  401954:	stur	w8, [x29, #-32]
  401958:	b	4018a0 <ferror@plt+0x710>
  40195c:	ldur	w8, [x29, #-28]
  401960:	add	w8, w8, #0x1
  401964:	stur	w8, [x29, #-28]
  401968:	ldr	x9, [sp, #120]
  40196c:	ldr	w10, [x9]
  401970:	cmp	w8, w10
  401974:	b.ne	401a10 <ferror@plt+0x880>  // b.any
  401978:	ldur	w8, [x29, #-28]
  40197c:	subs	w8, w8, #0x1
  401980:	stur	w8, [x29, #-28]
  401984:	ldr	x9, [sp, #128]
  401988:	ldr	x0, [x9]
  40198c:	ldr	x10, [x9]
  401990:	add	x1, x10, #0x1
  401994:	ldr	x10, [sp, #112]
  401998:	ldr	w8, [x10]
  40199c:	subs	w8, w8, #0x1
  4019a0:	mov	w2, w8
  4019a4:	sxtw	x2, w2
  4019a8:	bl	400f60 <memmove@plt>
  4019ac:	ldur	x9, [x29, #-128]
  4019b0:	ldr	w8, [x9]
  4019b4:	subs	w8, w8, #0x2
  4019b8:	stur	w8, [x29, #-24]
  4019bc:	ldur	w8, [x29, #-24]
  4019c0:	cmp	w8, #0x0
  4019c4:	cset	w8, lt  // lt = tstop
  4019c8:	tbnz	w8, #0, 401a10 <ferror@plt+0x880>
  4019cc:	ldr	x8, [sp, #128]
  4019d0:	ldr	x9, [x8]
  4019d4:	ldur	w10, [x29, #-24]
  4019d8:	ldr	x11, [sp, #120]
  4019dc:	ldr	w12, [x11]
  4019e0:	mul	w10, w10, w12
  4019e4:	mov	w0, w10
  4019e8:	sxtw	x13, w0
  4019ec:	add	x9, x9, x13
  4019f0:	ldursw	x13, [x29, #-28]
  4019f4:	add	x9, x9, x13
  4019f8:	mov	w10, #0x20                  	// #32
  4019fc:	strb	w10, [x9]
  401a00:	ldur	w8, [x29, #-24]
  401a04:	subs	w8, w8, #0x1
  401a08:	stur	w8, [x29, #-24]
  401a0c:	b	4019bc <ferror@plt+0x82c>
  401a10:	ldr	x8, [sp, #128]
  401a14:	ldr	x0, [x8]
  401a18:	ldr	x9, [sp, #112]
  401a1c:	ldrsw	x1, [x9]
  401a20:	ldur	d0, [x29, #-64]
  401a24:	ldur	d1, [x29, #-56]
  401a28:	ldur	d2, [x29, #-48]
  401a2c:	adrp	x2, 409000 <ferror@plt+0x7e70>
  401a30:	add	x2, x2, #0x661
  401a34:	bl	401010 <snprintf@plt>
  401a38:	stur	w0, [x29, #-32]
  401a3c:	ldur	w10, [x29, #-32]
  401a40:	cmp	w10, #0x0
  401a44:	cset	w10, le
  401a48:	tbnz	w10, #0, 401a78 <ferror@plt+0x8e8>
  401a4c:	ldur	w8, [x29, #-32]
  401a50:	ldr	x9, [sp, #112]
  401a54:	ldr	w10, [x9]
  401a58:	cmp	w8, w10
  401a5c:	b.ge	401a78 <ferror@plt+0x8e8>  // b.tcont
  401a60:	ldr	x8, [sp, #128]
  401a64:	ldr	x9, [x8]
  401a68:	ldursw	x10, [x29, #-32]
  401a6c:	add	x9, x9, x10
  401a70:	mov	w11, #0x20                  	// #32
  401a74:	strb	w11, [x9]
  401a78:	ldur	x8, [x29, #-112]
  401a7c:	ldr	w0, [x8]
  401a80:	adrp	x1, 409000 <ferror@plt+0x7e70>
  401a84:	add	x1, x1, #0x673
  401a88:	mov	x2, #0x3                   	// #3
  401a8c:	bl	4010b0 <write@plt>
  401a90:	cmp	x0, #0x0
  401a94:	cset	w9, ge  // ge = tcont
  401a98:	tbnz	w9, #0, 401acc <ferror@plt+0x93c>
  401a9c:	bl	401130 <__errno_location@plt>
  401aa0:	ldr	w1, [x0]
  401aa4:	adrp	x0, 409000 <ferror@plt+0x7e70>
  401aa8:	add	x0, x0, #0x677
  401aac:	str	w1, [sp, #28]
  401ab0:	bl	401150 <gettext@plt>
  401ab4:	mov	w8, #0x1                   	// #1
  401ab8:	str	x0, [sp, #16]
  401abc:	mov	w0, w8
  401ac0:	ldr	w1, [sp, #28]
  401ac4:	ldr	x2, [sp, #16]
  401ac8:	bl	400fb0 <error@plt>
  401acc:	ldur	x8, [x29, #-112]
  401ad0:	ldr	w0, [x8]
  401ad4:	ldr	x9, [sp, #128]
  401ad8:	ldr	x1, [x9]
  401adc:	ldr	x10, [sp, #112]
  401ae0:	ldr	w11, [x10]
  401ae4:	subs	w11, w11, #0x1
  401ae8:	mov	w2, w11
  401aec:	sxtw	x2, w2
  401af0:	bl	4010b0 <write@plt>
  401af4:	cmp	x0, #0x0
  401af8:	cset	w11, ge  // ge = tcont
  401afc:	tbnz	w11, #0, 401b30 <ferror@plt+0x9a0>
  401b00:	bl	401130 <__errno_location@plt>
  401b04:	ldr	w1, [x0]
  401b08:	adrp	x0, 409000 <ferror@plt+0x7e70>
  401b0c:	add	x0, x0, #0x677
  401b10:	str	w1, [sp, #12]
  401b14:	bl	401150 <gettext@plt>
  401b18:	mov	w8, #0x1                   	// #1
  401b1c:	str	x0, [sp]
  401b20:	mov	w0, w8
  401b24:	ldr	w1, [sp, #12]
  401b28:	ldr	x2, [sp]
  401b2c:	bl	400fb0 <error@plt>
  401b30:	bl	400fe0 <pause@plt>
  401b34:	b	401740 <ferror@plt+0x5b0>
  401b38:	sub	sp, sp, #0xa0
  401b3c:	stp	x29, x30, [sp, #144]
  401b40:	add	x29, sp, #0x90
  401b44:	adrp	x8, 409000 <ferror@plt+0x7e70>
  401b48:	add	x8, x8, #0x68d
  401b4c:	adrp	x9, 409000 <ferror@plt+0x7e70>
  401b50:	add	x9, x9, #0x696
  401b54:	adrp	x10, 41a000 <ferror@plt+0x18e70>
  401b58:	add	x10, x10, #0x168
  401b5c:	adrp	x11, 409000 <ferror@plt+0x7e70>
  401b60:	add	x11, x11, #0x6ab
  401b64:	adrp	x12, 409000 <ferror@plt+0x7e70>
  401b68:	add	x12, x12, #0x6b6
  401b6c:	adrp	x13, 409000 <ferror@plt+0x7e70>
  401b70:	add	x13, x13, #0x6e4
  401b74:	adrp	x14, 409000 <ferror@plt+0x7e70>
  401b78:	add	x14, x14, #0x783
  401b7c:	adrp	x15, 409000 <ferror@plt+0x7e70>
  401b80:	add	x15, x15, #0x709
  401b84:	adrp	x16, 409000 <ferror@plt+0x7e70>
  401b88:	add	x16, x16, #0x735
  401b8c:	adrp	x17, 409000 <ferror@plt+0x7e70>
  401b90:	add	x17, x17, #0x76a
  401b94:	adrp	x2, 409000 <ferror@plt+0x7e70>
  401b98:	add	x2, x2, #0x785
  401b9c:	adrp	x18, 41a000 <ferror@plt+0x18e70>
  401ba0:	add	x18, x18, #0x148
  401ba4:	mov	w1, #0x1                   	// #1
  401ba8:	mov	w3, wzr
  401bac:	stur	x0, [x29, #-8]
  401bb0:	mov	x0, x8
  401bb4:	stur	x9, [x29, #-16]
  401bb8:	stur	x10, [x29, #-24]
  401bbc:	stur	x11, [x29, #-32]
  401bc0:	stur	x12, [x29, #-40]
  401bc4:	stur	x13, [x29, #-48]
  401bc8:	stur	x14, [x29, #-56]
  401bcc:	stur	x15, [x29, #-64]
  401bd0:	str	x16, [sp, #72]
  401bd4:	str	x17, [sp, #64]
  401bd8:	str	x2, [sp, #56]
  401bdc:	str	x18, [sp, #48]
  401be0:	str	w1, [sp, #44]
  401be4:	str	w3, [sp, #40]
  401be8:	bl	401150 <gettext@plt>
  401bec:	ldur	x1, [x29, #-8]
  401bf0:	bl	400f80 <fputs@plt>
  401bf4:	ldur	x8, [x29, #-8]
  401bf8:	ldur	x9, [x29, #-16]
  401bfc:	mov	x0, x9
  401c00:	str	x8, [sp, #32]
  401c04:	bl	401150 <gettext@plt>
  401c08:	ldur	x8, [x29, #-24]
  401c0c:	ldr	x2, [x8]
  401c10:	ldr	x9, [sp, #32]
  401c14:	str	x0, [sp, #24]
  401c18:	mov	x0, x9
  401c1c:	ldr	x1, [sp, #24]
  401c20:	bl	401160 <fprintf@plt>
  401c24:	ldur	x8, [x29, #-32]
  401c28:	mov	x0, x8
  401c2c:	bl	401150 <gettext@plt>
  401c30:	ldur	x1, [x29, #-8]
  401c34:	bl	400f80 <fputs@plt>
  401c38:	ldur	x8, [x29, #-40]
  401c3c:	mov	x0, x8
  401c40:	bl	401150 <gettext@plt>
  401c44:	ldur	x1, [x29, #-8]
  401c48:	bl	400f80 <fputs@plt>
  401c4c:	ldur	x8, [x29, #-48]
  401c50:	mov	x0, x8
  401c54:	bl	401150 <gettext@plt>
  401c58:	ldur	x1, [x29, #-8]
  401c5c:	bl	400f80 <fputs@plt>
  401c60:	ldur	x8, [x29, #-56]
  401c64:	mov	x0, x8
  401c68:	bl	401150 <gettext@plt>
  401c6c:	ldur	x1, [x29, #-8]
  401c70:	bl	400f80 <fputs@plt>
  401c74:	ldur	x8, [x29, #-64]
  401c78:	mov	x0, x8
  401c7c:	bl	401150 <gettext@plt>
  401c80:	ldur	x1, [x29, #-8]
  401c84:	bl	400f80 <fputs@plt>
  401c88:	ldr	x8, [sp, #72]
  401c8c:	mov	x0, x8
  401c90:	bl	401150 <gettext@plt>
  401c94:	ldur	x1, [x29, #-8]
  401c98:	bl	400f80 <fputs@plt>
  401c9c:	ldur	x8, [x29, #-8]
  401ca0:	ldr	x9, [sp, #64]
  401ca4:	mov	x0, x9
  401ca8:	str	x8, [sp, #16]
  401cac:	bl	401150 <gettext@plt>
  401cb0:	ldr	x8, [sp, #16]
  401cb4:	str	x0, [sp, #8]
  401cb8:	mov	x0, x8
  401cbc:	ldr	x1, [sp, #8]
  401cc0:	ldr	x2, [sp, #56]
  401cc4:	bl	401160 <fprintf@plt>
  401cc8:	ldur	x8, [x29, #-8]
  401ccc:	ldr	x9, [sp, #48]
  401cd0:	ldr	x10, [x9]
  401cd4:	cmp	x8, x10
  401cd8:	ldr	w3, [sp, #44]
  401cdc:	ldr	w4, [sp, #40]
  401ce0:	csel	w5, w3, w4, eq  // eq = none
  401ce4:	mov	w0, w5
  401ce8:	bl	400f90 <exit@plt>
  401cec:	sub	sp, sp, #0x80
  401cf0:	stp	x29, x30, [sp, #112]
  401cf4:	add	x29, sp, #0x70
  401cf8:	mov	w8, #0x1c                  	// #28
  401cfc:	adrp	x1, 401000 <__fpending@plt>
  401d00:	add	x1, x1, #0xcec
  401d04:	adrp	x9, 41a000 <ferror@plt+0x18e70>
  401d08:	add	x9, x9, #0x134
  401d0c:	mov	x10, #0x5413                	// #21523
  401d10:	mov	w11, #0xffffffff            	// #-1
  401d14:	adrp	x12, 41a000 <ferror@plt+0x18e70>
  401d18:	add	x12, x12, #0x13c
  401d1c:	adrp	x13, 41a000 <ferror@plt+0x18e70>
  401d20:	add	x13, x13, #0x138
  401d24:	adrp	x14, 41a000 <ferror@plt+0x18e70>
  401d28:	add	x14, x14, #0x2c8
  401d2c:	adrp	x15, 41a000 <ferror@plt+0x18e70>
  401d30:	add	x15, x15, #0x2c0
  401d34:	sub	x2, x29, #0xc
  401d38:	stur	w0, [x29, #-4]
  401d3c:	mov	w0, w8
  401d40:	stur	x9, [x29, #-24]
  401d44:	stur	x10, [x29, #-32]
  401d48:	stur	w11, [x29, #-36]
  401d4c:	stur	x12, [x29, #-48]
  401d50:	str	x13, [sp, #56]
  401d54:	str	x14, [sp, #48]
  401d58:	str	x15, [sp, #40]
  401d5c:	str	x2, [sp, #32]
  401d60:	bl	401020 <signal@plt>
  401d64:	ldur	x9, [x29, #-24]
  401d68:	ldr	w8, [x9]
  401d6c:	mov	w0, w8
  401d70:	ldur	x1, [x29, #-32]
  401d74:	ldr	x2, [sp, #32]
  401d78:	bl	401170 <ioctl@plt>
  401d7c:	ldur	w8, [x29, #-36]
  401d80:	cmp	w0, w8
  401d84:	b.eq	401dc0 <ferror@plt+0xc30>  // b.none
  401d88:	ldurh	w8, [x29, #-10]
  401d8c:	cmp	w8, #0x0
  401d90:	cset	w8, le
  401d94:	tbnz	w8, #0, 401da4 <ferror@plt+0xc14>
  401d98:	ldurh	w8, [x29, #-10]
  401d9c:	ldur	x9, [x29, #-48]
  401da0:	str	w8, [x9]
  401da4:	ldurh	w8, [x29, #-12]
  401da8:	cmp	w8, #0x0
  401dac:	cset	w8, le
  401db0:	tbnz	w8, #0, 401dc0 <ferror@plt+0xc30>
  401db4:	ldurh	w8, [x29, #-12]
  401db8:	ldr	x9, [sp, #56]
  401dbc:	str	w8, [x9]
  401dc0:	ldur	x8, [x29, #-48]
  401dc4:	ldr	w9, [x8]
  401dc8:	cmp	w9, #0x2
  401dcc:	b.lt	401de4 <ferror@plt+0xc54>  // b.tstop
  401dd0:	ldur	x8, [x29, #-48]
  401dd4:	ldr	w9, [x8]
  401dd8:	mov	w10, #0x7fffffff            	// #2147483647
  401ddc:	cmp	w9, w10
  401de0:	b.lt	401e0c <ferror@plt+0xc7c>  // b.tstop
  401de4:	adrp	x0, 409000 <ferror@plt+0x7e70>
  401de8:	add	x0, x0, #0x78e
  401dec:	bl	401150 <gettext@plt>
  401df0:	mov	w8, #0x1                   	// #1
  401df4:	str	x0, [sp, #24]
  401df8:	mov	w0, w8
  401dfc:	mov	w8, wzr
  401e00:	mov	w1, w8
  401e04:	ldr	x2, [sp, #24]
  401e08:	bl	400fb0 <error@plt>
  401e0c:	ldr	x8, [sp, #56]
  401e10:	ldr	w9, [x8]
  401e14:	cmp	w9, #0x2
  401e18:	b.lt	401e3c <ferror@plt+0xcac>  // b.tstop
  401e1c:	ldr	x8, [sp, #56]
  401e20:	ldr	w9, [x8]
  401e24:	ldur	x10, [x29, #-48]
  401e28:	ldr	w11, [x10]
  401e2c:	mov	w12, #0x7fffffff            	// #2147483647
  401e30:	sdiv	w11, w12, w11
  401e34:	cmp	w9, w11
  401e38:	b.lt	401e64 <ferror@plt+0xcd4>  // b.tstop
  401e3c:	adrp	x0, 409000 <ferror@plt+0x7e70>
  401e40:	add	x0, x0, #0x78e
  401e44:	bl	401150 <gettext@plt>
  401e48:	mov	w8, #0x1                   	// #1
  401e4c:	str	x0, [sp, #16]
  401e50:	mov	w0, w8
  401e54:	mov	w8, wzr
  401e58:	mov	w1, w8
  401e5c:	ldr	x2, [sp, #16]
  401e60:	bl	400fb0 <error@plt>
  401e64:	ldr	x8, [sp, #56]
  401e68:	ldr	w9, [x8]
  401e6c:	ldur	x10, [x29, #-48]
  401e70:	ldr	w11, [x10]
  401e74:	mul	w9, w9, w11
  401e78:	ldr	x12, [sp, #48]
  401e7c:	str	w9, [x12]
  401e80:	ldr	w9, [x12]
  401e84:	cmp	w9, #0x2
  401e88:	b.ge	401eb4 <ferror@plt+0xd24>  // b.tcont
  401e8c:	adrp	x0, 409000 <ferror@plt+0x7e70>
  401e90:	add	x0, x0, #0x7ac
  401e94:	bl	401150 <gettext@plt>
  401e98:	mov	w8, #0x1                   	// #1
  401e9c:	str	x0, [sp, #8]
  401ea0:	mov	w0, w8
  401ea4:	mov	w8, wzr
  401ea8:	mov	w1, w8
  401eac:	ldr	x2, [sp, #8]
  401eb0:	bl	400fb0 <error@plt>
  401eb4:	ldr	x8, [sp, #40]
  401eb8:	ldr	x9, [x8]
  401ebc:	cbnz	x9, 401ed8 <ferror@plt+0xd48>
  401ec0:	ldr	x8, [sp, #48]
  401ec4:	ldrsw	x0, [x8]
  401ec8:	bl	401fac <ferror@plt+0xe1c>
  401ecc:	ldr	x8, [sp, #40]
  401ed0:	str	x0, [x8]
  401ed4:	b	401ef4 <ferror@plt+0xd64>
  401ed8:	ldr	x8, [sp, #40]
  401edc:	ldr	x0, [x8]
  401ee0:	ldr	x9, [sp, #48]
  401ee4:	ldrsw	x1, [x9]
  401ee8:	bl	402004 <ferror@plt+0xe74>
  401eec:	ldr	x8, [sp, #40]
  401ef0:	str	x0, [x8]
  401ef4:	ldr	x8, [sp, #40]
  401ef8:	ldr	x0, [x8]
  401efc:	ldr	x9, [sp, #48]
  401f00:	ldr	w10, [x9]
  401f04:	subs	w10, w10, #0x1
  401f08:	mov	w1, w10
  401f0c:	sxtw	x2, w1
  401f10:	mov	w1, #0x20                  	// #32
  401f14:	bl	401080 <memset@plt>
  401f18:	ldr	x8, [sp, #40]
  401f1c:	ldr	x9, [x8]
  401f20:	ldr	x11, [sp, #48]
  401f24:	ldrsw	x12, [x11]
  401f28:	add	x9, x9, x12
  401f2c:	mov	x12, #0xfffffffffffffffe    	// #-2
  401f30:	add	x9, x9, x12
  401f34:	mov	w10, #0x0                   	// #0
  401f38:	strb	w10, [x9]
  401f3c:	ldur	w10, [x29, #-4]
  401f40:	cbz	w10, 401f54 <ferror@plt+0xdc4>
  401f44:	adrp	x0, 41a000 <ferror@plt+0x18e70>
  401f48:	add	x0, x0, #0x188
  401f4c:	mov	w1, #0x1                   	// #1
  401f50:	bl	401110 <longjmp@plt>
  401f54:	ldp	x29, x30, [sp, #112]
  401f58:	add	sp, sp, #0x80
  401f5c:	ret
  401f60:	sub	sp, sp, #0x20
  401f64:	stp	x29, x30, [sp, #16]
  401f68:	add	x29, sp, #0x10
  401f6c:	mov	w8, #0xe                   	// #14
  401f70:	adrp	x1, 401000 <__fpending@plt>
  401f74:	add	x1, x1, #0xf60
  401f78:	adrp	x9, 41a000 <ferror@plt+0x18e70>
  401f7c:	add	x9, x9, #0x130
  401f80:	stur	w0, [x29, #-4]
  401f84:	mov	w0, w8
  401f88:	str	x9, [sp]
  401f8c:	bl	401020 <signal@plt>
  401f90:	ldr	x9, [sp]
  401f94:	ldr	w8, [x9]
  401f98:	mov	w0, w8
  401f9c:	bl	401140 <alarm@plt>
  401fa0:	ldp	x29, x30, [sp, #16]
  401fa4:	add	sp, sp, #0x20
  401fa8:	ret
  401fac:	sub	sp, sp, #0x20
  401fb0:	stp	x29, x30, [sp, #16]
  401fb4:	add	x29, sp, #0x10
  401fb8:	str	x0, [sp, #8]
  401fbc:	ldr	x0, [sp, #8]
  401fc0:	bl	401040 <malloc@plt>
  401fc4:	str	x0, [sp]
  401fc8:	ldr	x8, [sp]
  401fcc:	cbnz	x8, 401ff4 <ferror@plt+0xe64>
  401fd0:	ldr	x8, [sp, #8]
  401fd4:	cbz	x8, 401ff4 <ferror@plt+0xe64>
  401fd8:	ldr	x3, [sp, #8]
  401fdc:	mov	w0, #0x1                   	// #1
  401fe0:	mov	w8, wzr
  401fe4:	mov	w1, w8
  401fe8:	adrp	x2, 409000 <ferror@plt+0x7e70>
  401fec:	add	x2, x2, #0x7bd
  401ff0:	bl	400fb0 <error@plt>
  401ff4:	ldr	x0, [sp]
  401ff8:	ldp	x29, x30, [sp, #16]
  401ffc:	add	sp, sp, #0x20
  402000:	ret
  402004:	sub	sp, sp, #0x30
  402008:	stp	x29, x30, [sp, #32]
  40200c:	add	x29, sp, #0x20
  402010:	stur	x0, [x29, #-8]
  402014:	str	x1, [sp, #16]
  402018:	ldur	x0, [x29, #-8]
  40201c:	ldr	x1, [sp, #16]
  402020:	bl	401090 <realloc@plt>
  402024:	str	x0, [sp, #8]
  402028:	ldr	x8, [sp, #8]
  40202c:	cbnz	x8, 402054 <ferror@plt+0xec4>
  402030:	ldr	x8, [sp, #16]
  402034:	cbz	x8, 402054 <ferror@plt+0xec4>
  402038:	ldr	x3, [sp, #16]
  40203c:	mov	w0, #0x1                   	// #1
  402040:	mov	w8, wzr
  402044:	mov	w1, w8
  402048:	adrp	x2, 409000 <ferror@plt+0x7e70>
  40204c:	add	x2, x2, #0x7bd
  402050:	bl	400fb0 <error@plt>
  402054:	ldr	x0, [sp, #8]
  402058:	ldp	x29, x30, [sp, #32]
  40205c:	add	sp, sp, #0x30
  402060:	ret
  402064:	sub	sp, sp, #0x40
  402068:	stp	x29, x30, [sp, #48]
  40206c:	add	x29, sp, #0x30
  402070:	mov	x8, xzr
  402074:	stur	x0, [x29, #-16]
  402078:	str	x1, [sp, #24]
  40207c:	str	x8, [sp, #8]
  402080:	ldur	x8, [x29, #-16]
  402084:	cbz	x8, 4020ec <ferror@plt+0xf5c>
  402088:	ldur	x8, [x29, #-16]
  40208c:	ldrb	w9, [x8]
  402090:	cbz	w9, 4020ec <ferror@plt+0xf5c>
  402094:	bl	401130 <__errno_location@plt>
  402098:	str	wzr, [x0]
  40209c:	ldur	x0, [x29, #-16]
  4020a0:	add	x1, sp, #0x8
  4020a4:	mov	w2, #0xa                   	// #10
  4020a8:	bl	401100 <strtol@plt>
  4020ac:	str	x0, [sp, #16]
  4020b0:	bl	401130 <__errno_location@plt>
  4020b4:	ldr	w8, [x0]
  4020b8:	cbnz	w8, 4020ec <ferror@plt+0xf5c>
  4020bc:	ldur	x8, [x29, #-16]
  4020c0:	ldr	x9, [sp, #8]
  4020c4:	cmp	x8, x9
  4020c8:	b.eq	4020ec <ferror@plt+0xf5c>  // b.none
  4020cc:	ldr	x8, [sp, #8]
  4020d0:	cbz	x8, 4020ec <ferror@plt+0xf5c>
  4020d4:	ldr	x8, [sp, #8]
  4020d8:	ldrb	w9, [x8]
  4020dc:	cbnz	w9, 4020ec <ferror@plt+0xf5c>
  4020e0:	ldr	x8, [sp, #16]
  4020e4:	stur	x8, [x29, #-8]
  4020e8:	b	402110 <ferror@plt+0xf80>
  4020ec:	bl	401130 <__errno_location@plt>
  4020f0:	ldr	w1, [x0]
  4020f4:	ldr	x3, [sp, #24]
  4020f8:	ldur	x4, [x29, #-16]
  4020fc:	mov	w0, #0x1                   	// #1
  402100:	adrp	x2, 409000 <ferror@plt+0x7e70>
  402104:	add	x2, x2, #0x820
  402108:	bl	400fb0 <error@plt>
  40210c:	stur	xzr, [x29, #-8]
  402110:	ldur	x0, [x29, #-8]
  402114:	ldp	x29, x30, [sp, #48]
  402118:	add	sp, sp, #0x40
  40211c:	ret
  402120:	sub	sp, sp, #0x40
  402124:	stp	x29, x30, [sp, #48]
  402128:	add	x29, sp, #0x30
  40212c:	mov	x8, xzr
  402130:	stur	x0, [x29, #-16]
  402134:	str	x1, [sp, #24]
  402138:	str	x8, [sp, #8]
  40213c:	ldur	x8, [x29, #-16]
  402140:	cbz	x8, 4021a4 <ferror@plt+0x1014>
  402144:	ldur	x8, [x29, #-16]
  402148:	ldrb	w9, [x8]
  40214c:	cbz	w9, 4021a4 <ferror@plt+0x1014>
  402150:	bl	401130 <__errno_location@plt>
  402154:	str	wzr, [x0]
  402158:	ldur	x0, [x29, #-16]
  40215c:	add	x1, sp, #0x8
  402160:	bl	400fd0 <strtod@plt>
  402164:	str	d0, [sp, #16]
  402168:	bl	401130 <__errno_location@plt>
  40216c:	ldr	w8, [x0]
  402170:	cbnz	w8, 4021a4 <ferror@plt+0x1014>
  402174:	ldur	x8, [x29, #-16]
  402178:	ldr	x9, [sp, #8]
  40217c:	cmp	x8, x9
  402180:	b.eq	4021a4 <ferror@plt+0x1014>  // b.none
  402184:	ldr	x8, [sp, #8]
  402188:	cbz	x8, 4021a4 <ferror@plt+0x1014>
  40218c:	ldr	x8, [sp, #8]
  402190:	ldrb	w9, [x8]
  402194:	cbnz	w9, 4021a4 <ferror@plt+0x1014>
  402198:	ldr	x8, [sp, #16]
  40219c:	stur	x8, [x29, #-8]
  4021a0:	b	4021cc <ferror@plt+0x103c>
  4021a4:	bl	401130 <__errno_location@plt>
  4021a8:	ldr	w1, [x0]
  4021ac:	ldr	x3, [sp, #24]
  4021b0:	ldur	x4, [x29, #-16]
  4021b4:	mov	w0, #0x1                   	// #1
  4021b8:	adrp	x2, 409000 <ferror@plt+0x7e70>
  4021bc:	add	x2, x2, #0x820
  4021c0:	bl	400fb0 <error@plt>
  4021c4:	fmov	d0, xzr
  4021c8:	stur	d0, [x29, #-8]
  4021cc:	ldur	d0, [x29, #-8]
  4021d0:	ldp	x29, x30, [sp, #48]
  4021d4:	add	sp, sp, #0x40
  4021d8:	ret
  4021dc:	sub	sp, sp, #0xb0
  4021e0:	stp	x29, x30, [sp, #160]
  4021e4:	add	x29, sp, #0xa0
  4021e8:	stur	x0, [x29, #-16]
  4021ec:	stur	x1, [x29, #-24]
  4021f0:	mov	w8, wzr
  4021f4:	str	w8, [sp, #76]
  4021f8:	ldur	x9, [x29, #-16]
  4021fc:	cbz	x9, 402500 <ferror@plt+0x1370>
  402200:	b	402204 <ferror@plt+0x1074>
  402204:	ldur	x8, [x29, #-16]
  402208:	ldrb	w9, [x8]
  40220c:	cbz	w9, 402500 <ferror@plt+0x1370>
  402210:	b	402214 <ferror@plt+0x1084>
  402214:	adrp	x8, 409000 <ferror@plt+0x7e70>
  402218:	ldr	q0, [x8, #2016]
  40221c:	stur	q0, [x29, #-48]
  402220:	ldur	x8, [x29, #-16]
  402224:	stur	x8, [x29, #-56]
  402228:	b	40222c <ferror@plt+0x109c>
  40222c:	bl	4010f0 <__ctype_b_loc@plt>
  402230:	ldr	x8, [x0]
  402234:	ldur	x9, [x29, #-56]
  402238:	ldrb	w10, [x9]
  40223c:	mov	w9, w10
  402240:	ldrh	w10, [x8, x9, lsl #1]
  402244:	tbz	w10, #13, 40225c <ferror@plt+0x10cc>
  402248:	b	40224c <ferror@plt+0x10bc>
  40224c:	ldur	x8, [x29, #-56]
  402250:	add	x8, x8, #0x1
  402254:	stur	x8, [x29, #-56]
  402258:	b	40222c <ferror@plt+0x109c>
  40225c:	ldur	x8, [x29, #-56]
  402260:	ldrb	w9, [x8]
  402264:	subs	w9, w9, #0x2d
  402268:	b.ne	402288 <ferror@plt+0x10f8>  // b.any
  40226c:	b	402270 <ferror@plt+0x10e0>
  402270:	mov	w8, #0x1                   	// #1
  402274:	str	w8, [sp, #76]
  402278:	ldur	x9, [x29, #-56]
  40227c:	add	x9, x9, #0x1
  402280:	stur	x9, [x29, #-56]
  402284:	b	4022b0 <ferror@plt+0x1120>
  402288:	ldur	x8, [x29, #-56]
  40228c:	ldrb	w9, [x8]
  402290:	subs	w9, w9, #0x2b
  402294:	b.ne	4022ac <ferror@plt+0x111c>  // b.any
  402298:	b	40229c <ferror@plt+0x110c>
  40229c:	ldur	x8, [x29, #-56]
  4022a0:	add	x8, x8, #0x1
  4022a4:	stur	x8, [x29, #-56]
  4022a8:	b	4022ac <ferror@plt+0x111c>
  4022ac:	b	4022b0 <ferror@plt+0x1120>
  4022b0:	ldur	x8, [x29, #-56]
  4022b4:	stur	x8, [x29, #-64]
  4022b8:	adrp	x8, 409000 <ferror@plt+0x7e70>
  4022bc:	ldr	q0, [x8, #2032]
  4022c0:	str	q0, [sp, #80]
  4022c4:	b	4022c8 <ferror@plt+0x1138>
  4022c8:	bl	4010f0 <__ctype_b_loc@plt>
  4022cc:	ldr	x8, [x0]
  4022d0:	ldur	x9, [x29, #-64]
  4022d4:	ldrb	w10, [x9]
  4022d8:	mov	w9, w10
  4022dc:	ldrh	w10, [x8, x9, lsl #1]
  4022e0:	tbz	w10, #11, 40230c <ferror@plt+0x117c>
  4022e4:	b	4022e8 <ferror@plt+0x1158>
  4022e8:	ldur	x8, [x29, #-64]
  4022ec:	add	x8, x8, #0x1
  4022f0:	stur	x8, [x29, #-64]
  4022f4:	ldr	q0, [sp, #80]
  4022f8:	adrp	x8, 409000 <ferror@plt+0x7e70>
  4022fc:	ldr	q1, [x8, #2064]
  402300:	bl	405998 <ferror@plt+0x4808>
  402304:	str	q0, [sp, #80]
  402308:	b	4022c8 <ferror@plt+0x1138>
  40230c:	b	402310 <ferror@plt+0x1180>
  402310:	bl	4010f0 <__ctype_b_loc@plt>
  402314:	ldr	x8, [x0]
  402318:	ldur	x9, [x29, #-56]
  40231c:	ldrb	w10, [x9]
  402320:	mov	w9, w10
  402324:	ldrh	w10, [x8, x9, lsl #1]
  402328:	tbz	w10, #11, 402384 <ferror@plt+0x11f4>
  40232c:	b	402330 <ferror@plt+0x11a0>
  402330:	ldur	x8, [x29, #-56]
  402334:	ldrb	w9, [x8]
  402338:	subs	w0, w9, #0x30
  40233c:	bl	408b08 <ferror@plt+0x7978>
  402340:	ldr	q1, [sp, #80]
  402344:	bl	405998 <ferror@plt+0x4808>
  402348:	ldur	q1, [x29, #-48]
  40234c:	str	q0, [sp, #48]
  402350:	mov	v0.16b, v1.16b
  402354:	ldr	q1, [sp, #48]
  402358:	bl	40268c <ferror@plt+0x14fc>
  40235c:	stur	q0, [x29, #-48]
  402360:	ldr	q0, [sp, #80]
  402364:	adrp	x8, 409000 <ferror@plt+0x7e70>
  402368:	ldr	q1, [x8, #2064]
  40236c:	bl	404298 <ferror@plt+0x3108>
  402370:	str	q0, [sp, #80]
  402374:	ldur	x8, [x29, #-56]
  402378:	add	x8, x8, #0x1
  40237c:	stur	x8, [x29, #-56]
  402380:	b	402310 <ferror@plt+0x1180>
  402384:	ldur	x8, [x29, #-56]
  402388:	ldrb	w9, [x8]
  40238c:	cbnz	w9, 4023d4 <ferror@plt+0x1244>
  402390:	b	402394 <ferror@plt+0x1204>
  402394:	ldr	w8, [sp, #76]
  402398:	cbz	w8, 4023b8 <ferror@plt+0x1228>
  40239c:	b	4023a0 <ferror@plt+0x1210>
  4023a0:	ldur	q1, [x29, #-48]
  4023a4:	adrp	x8, 409000 <ferror@plt+0x7e70>
  4023a8:	ldr	q0, [x8, #2048]
  4023ac:	bl	406ecc <ferror@plt+0x5d3c>
  4023b0:	str	q0, [sp, #32]
  4023b4:	b	4023c4 <ferror@plt+0x1234>
  4023b8:	ldur	q0, [x29, #-48]
  4023bc:	str	q0, [sp, #32]
  4023c0:	b	4023c4 <ferror@plt+0x1234>
  4023c4:	ldr	q0, [sp, #32]
  4023c8:	bl	408c90 <ferror@plt+0x7b00>
  4023cc:	stur	d0, [x29, #-8]
  4023d0:	b	40252c <ferror@plt+0x139c>
  4023d4:	ldur	x8, [x29, #-56]
  4023d8:	ldrb	w9, [x8]
  4023dc:	subs	w9, w9, #0x2e
  4023e0:	b.eq	40241c <ferror@plt+0x128c>  // b.none
  4023e4:	b	4023e8 <ferror@plt+0x1258>
  4023e8:	ldur	x8, [x29, #-56]
  4023ec:	ldrb	w9, [x8]
  4023f0:	subs	w9, w9, #0x2c
  4023f4:	b.eq	40241c <ferror@plt+0x128c>  // b.none
  4023f8:	b	4023fc <ferror@plt+0x126c>
  4023fc:	ldur	x3, [x29, #-24]
  402400:	ldur	x4, [x29, #-16]
  402404:	adrp	x2, 409000 <ferror@plt+0x7e70>
  402408:	add	x2, x2, #0x820
  40240c:	mov	w0, #0x1                   	// #1
  402410:	mov	w1, #0x16                  	// #22
  402414:	bl	400fb0 <error@plt>
  402418:	b	40241c <ferror@plt+0x128c>
  40241c:	ldur	x8, [x29, #-56]
  402420:	add	x8, x8, #0x1
  402424:	stur	x8, [x29, #-56]
  402428:	adrp	x8, 409000 <ferror@plt+0x7e70>
  40242c:	ldr	q0, [x8, #2032]
  402430:	str	q0, [sp, #80]
  402434:	b	402438 <ferror@plt+0x12a8>
  402438:	bl	4010f0 <__ctype_b_loc@plt>
  40243c:	ldr	x8, [x0]
  402440:	ldur	x9, [x29, #-56]
  402444:	ldrb	w10, [x9]
  402448:	mov	w9, w10
  40244c:	ldrh	w10, [x8, x9, lsl #1]
  402450:	tbz	w10, #11, 4024ac <ferror@plt+0x131c>
  402454:	b	402458 <ferror@plt+0x12c8>
  402458:	ldur	x8, [x29, #-56]
  40245c:	ldrb	w9, [x8]
  402460:	subs	w0, w9, #0x30
  402464:	bl	408b08 <ferror@plt+0x7978>
  402468:	ldr	q1, [sp, #80]
  40246c:	bl	405998 <ferror@plt+0x4808>
  402470:	ldur	q1, [x29, #-48]
  402474:	str	q0, [sp, #16]
  402478:	mov	v0.16b, v1.16b
  40247c:	ldr	q1, [sp, #16]
  402480:	bl	40268c <ferror@plt+0x14fc>
  402484:	stur	q0, [x29, #-48]
  402488:	ldr	q0, [sp, #80]
  40248c:	adrp	x8, 409000 <ferror@plt+0x7e70>
  402490:	ldr	q1, [x8, #2064]
  402494:	bl	404298 <ferror@plt+0x3108>
  402498:	str	q0, [sp, #80]
  40249c:	ldur	x8, [x29, #-56]
  4024a0:	add	x8, x8, #0x1
  4024a4:	stur	x8, [x29, #-56]
  4024a8:	b	402438 <ferror@plt+0x12a8>
  4024ac:	ldur	x8, [x29, #-56]
  4024b0:	ldrb	w9, [x8]
  4024b4:	cbnz	w9, 4024fc <ferror@plt+0x136c>
  4024b8:	b	4024bc <ferror@plt+0x132c>
  4024bc:	ldr	w8, [sp, #76]
  4024c0:	cbz	w8, 4024e0 <ferror@plt+0x1350>
  4024c4:	b	4024c8 <ferror@plt+0x1338>
  4024c8:	ldur	q1, [x29, #-48]
  4024cc:	adrp	x8, 409000 <ferror@plt+0x7e70>
  4024d0:	ldr	q0, [x8, #2048]
  4024d4:	bl	406ecc <ferror@plt+0x5d3c>
  4024d8:	str	q0, [sp]
  4024dc:	b	4024ec <ferror@plt+0x135c>
  4024e0:	ldur	q0, [x29, #-48]
  4024e4:	str	q0, [sp]
  4024e8:	b	4024ec <ferror@plt+0x135c>
  4024ec:	ldr	q0, [sp]
  4024f0:	bl	408c90 <ferror@plt+0x7b00>
  4024f4:	stur	d0, [x29, #-8]
  4024f8:	b	40252c <ferror@plt+0x139c>
  4024fc:	b	402500 <ferror@plt+0x1370>
  402500:	bl	401130 <__errno_location@plt>
  402504:	ldr	w1, [x0]
  402508:	ldur	x3, [x29, #-24]
  40250c:	ldur	x4, [x29, #-16]
  402510:	adrp	x2, 409000 <ferror@plt+0x7e70>
  402514:	add	x2, x2, #0x820
  402518:	mov	w0, #0x1                   	// #1
  40251c:	bl	400fb0 <error@plt>
  402520:	mov	x8, xzr
  402524:	stur	x8, [x29, #-8]
  402528:	b	40252c <ferror@plt+0x139c>
  40252c:	ldur	d0, [x29, #-8]
  402530:	ldp	x29, x30, [sp, #160]
  402534:	add	sp, sp, #0xb0
  402538:	ret
  40253c:	sub	sp, sp, #0x30
  402540:	stp	x29, x30, [sp, #32]
  402544:	add	x29, sp, #0x20
  402548:	str	x0, [sp, #16]
  40254c:	ldr	x0, [sp, #16]
  402550:	bl	401000 <__fpending@plt>
  402554:	cmp	x0, #0x0
  402558:	cset	w8, ne  // ne = any
  40255c:	and	w8, w8, #0x1
  402560:	str	w8, [sp, #12]
  402564:	ldr	x0, [sp, #16]
  402568:	bl	401190 <ferror@plt>
  40256c:	cmp	w0, #0x0
  402570:	cset	w8, ne  // ne = any
  402574:	and	w8, w8, #0x1
  402578:	str	w8, [sp, #8]
  40257c:	ldr	x0, [sp, #16]
  402580:	bl	401030 <fclose@plt>
  402584:	cmp	w0, #0x0
  402588:	cset	w8, ne  // ne = any
  40258c:	and	w8, w8, #0x1
  402590:	str	w8, [sp, #4]
  402594:	ldr	w8, [sp, #8]
  402598:	cbnz	w8, 4025bc <ferror@plt+0x142c>
  40259c:	ldr	w8, [sp, #4]
  4025a0:	cbz	w8, 4025e8 <ferror@plt+0x1458>
  4025a4:	ldr	w8, [sp, #12]
  4025a8:	cbnz	w8, 4025bc <ferror@plt+0x142c>
  4025ac:	bl	401130 <__errno_location@plt>
  4025b0:	ldr	w8, [x0]
  4025b4:	cmp	w8, #0x9
  4025b8:	b.eq	4025e8 <ferror@plt+0x1458>  // b.none
  4025bc:	ldr	w8, [sp, #4]
  4025c0:	cbnz	w8, 4025dc <ferror@plt+0x144c>
  4025c4:	bl	401130 <__errno_location@plt>
  4025c8:	ldr	w8, [x0]
  4025cc:	cmp	w8, #0x20
  4025d0:	b.eq	4025dc <ferror@plt+0x144c>  // b.none
  4025d4:	bl	401130 <__errno_location@plt>
  4025d8:	str	wzr, [x0]
  4025dc:	mov	w8, #0xffffffff            	// #-1
  4025e0:	stur	w8, [x29, #-4]
  4025e4:	b	4025ec <ferror@plt+0x145c>
  4025e8:	stur	wzr, [x29, #-4]
  4025ec:	ldur	w0, [x29, #-4]
  4025f0:	ldp	x29, x30, [sp, #32]
  4025f4:	add	sp, sp, #0x30
  4025f8:	ret
  4025fc:	sub	sp, sp, #0x20
  402600:	stp	x29, x30, [sp, #16]
  402604:	add	x29, sp, #0x10
  402608:	adrp	x8, 41a000 <ferror@plt+0x18e70>
  40260c:	add	x8, x8, #0x160
  402610:	ldr	x0, [x8]
  402614:	bl	40253c <ferror@plt+0x13ac>
  402618:	cbz	w0, 402664 <ferror@plt+0x14d4>
  40261c:	bl	401130 <__errno_location@plt>
  402620:	ldr	w8, [x0]
  402624:	cmp	w8, #0x20
  402628:	b.eq	402664 <ferror@plt+0x14d4>  // b.none
  40262c:	adrp	x0, 409000 <ferror@plt+0x7e70>
  402630:	add	x0, x0, #0x829
  402634:	bl	401150 <gettext@plt>
  402638:	str	x0, [sp, #8]
  40263c:	bl	401130 <__errno_location@plt>
  402640:	ldr	w1, [x0]
  402644:	ldr	x3, [sp, #8]
  402648:	mov	w8, wzr
  40264c:	mov	w0, w8
  402650:	adrp	x2, 409000 <ferror@plt+0x7e70>
  402654:	add	x2, x2, #0x835
  402658:	bl	400fb0 <error@plt>
  40265c:	mov	w0, #0x1                   	// #1
  402660:	bl	400f70 <_exit@plt>
  402664:	adrp	x8, 41a000 <ferror@plt+0x18e70>
  402668:	add	x8, x8, #0x148
  40266c:	ldr	x0, [x8]
  402670:	bl	40253c <ferror@plt+0x13ac>
  402674:	cbz	w0, 402680 <ferror@plt+0x14f0>
  402678:	mov	w0, #0x1                   	// #1
  40267c:	bl	400f70 <_exit@plt>
  402680:	ldp	x29, x30, [sp, #16]
  402684:	add	sp, sp, #0x20
  402688:	ret
  40268c:	stp	x29, x30, [sp, #-400]!
  402690:	mov	x29, sp
  402694:	str	q0, [sp, #32]
  402698:	str	q1, [sp, #16]
  40269c:	str	wzr, [sp, #356]
  4026a0:	str	xzr, [sp, #304]
  4026a4:	mrs	x0, fpcr
  4026a8:	str	x0, [sp, #304]
  4026ac:	ldr	q0, [sp, #32]
  4026b0:	str	q0, [sp, #80]
  4026b4:	ldr	x0, [sp, #80]
  4026b8:	str	x0, [sp, #360]
  4026bc:	ldr	x0, [sp, #88]
  4026c0:	ubfx	x0, x0, #0, #48
  4026c4:	str	x0, [sp, #376]
  4026c8:	ldrh	w0, [sp, #94]
  4026cc:	ubfx	x0, x0, #0, #15
  4026d0:	and	w0, w0, #0xffff
  4026d4:	and	x0, x0, #0xffff
  4026d8:	str	x0, [sp, #296]
  4026dc:	ldrb	w0, [sp, #95]
  4026e0:	ubfx	x0, x0, #7, #1
  4026e4:	and	w0, w0, #0xff
  4026e8:	and	x0, x0, #0xff
  4026ec:	str	x0, [sp, #288]
  4026f0:	ldr	x0, [sp, #376]
  4026f4:	lsl	x1, x0, #3
  4026f8:	ldr	x0, [sp, #360]
  4026fc:	lsr	x0, x0, #61
  402700:	orr	x0, x1, x0
  402704:	str	x0, [sp, #376]
  402708:	ldr	x0, [sp, #360]
  40270c:	lsl	x0, x0, #3
  402710:	str	x0, [sp, #360]
  402714:	ldr	q0, [sp, #16]
  402718:	str	q0, [sp, #64]
  40271c:	ldr	x0, [sp, #64]
  402720:	str	x0, [sp, #368]
  402724:	ldr	x0, [sp, #72]
  402728:	ubfx	x0, x0, #0, #48
  40272c:	str	x0, [sp, #392]
  402730:	ldrh	w0, [sp, #78]
  402734:	ubfx	x0, x0, #0, #15
  402738:	and	w0, w0, #0xffff
  40273c:	and	x0, x0, #0xffff
  402740:	str	x0, [sp, #280]
  402744:	ldrb	w0, [sp, #79]
  402748:	ubfx	x0, x0, #7, #1
  40274c:	and	w0, w0, #0xff
  402750:	and	x0, x0, #0xff
  402754:	str	x0, [sp, #272]
  402758:	ldr	x0, [sp, #392]
  40275c:	lsl	x1, x0, #3
  402760:	ldr	x0, [sp, #368]
  402764:	lsr	x0, x0, #61
  402768:	orr	x0, x1, x0
  40276c:	str	x0, [sp, #392]
  402770:	ldr	x0, [sp, #368]
  402774:	lsl	x0, x0, #3
  402778:	str	x0, [sp, #368]
  40277c:	ldr	x1, [sp, #288]
  402780:	ldr	x0, [sp, #272]
  402784:	cmp	x1, x0
  402788:	b.ne	403270 <ferror@plt+0x20e0>  // b.any
  40278c:	ldr	x0, [sp, #288]
  402790:	str	x0, [sp, #384]
  402794:	ldr	x0, [sp, #296]
  402798:	mov	w1, w0
  40279c:	ldr	x0, [sp, #280]
  4027a0:	sub	w0, w1, w0
  4027a4:	str	w0, [sp, #324]
  4027a8:	ldr	w0, [sp, #324]
  4027ac:	cmp	w0, #0x0
  4027b0:	b.le	402ab0 <ferror@plt+0x1920>
  4027b4:	ldr	x0, [sp, #296]
  4027b8:	str	x0, [sp, #344]
  4027bc:	ldr	x0, [sp, #280]
  4027c0:	cmp	x0, #0x0
  4027c4:	b.ne	4028f4 <ferror@plt+0x1764>  // b.any
  4027c8:	ldr	x1, [sp, #392]
  4027cc:	ldr	x0, [sp, #368]
  4027d0:	orr	x0, x1, x0
  4027d4:	cmp	x0, #0x0
  4027d8:	b.ne	402830 <ferror@plt+0x16a0>  // b.any
  4027dc:	ldr	x1, [sp, #296]
  4027e0:	mov	x0, #0x7fff                	// #32767
  4027e4:	cmp	x1, x0
  4027e8:	b.ne	40281c <ferror@plt+0x168c>  // b.any
  4027ec:	ldr	x1, [sp, #376]
  4027f0:	ldr	x0, [sp, #360]
  4027f4:	orr	x0, x1, x0
  4027f8:	cmp	x0, #0x0
  4027fc:	b.eq	40281c <ferror@plt+0x168c>  // b.none
  402800:	ldr	x0, [sp, #376]
  402804:	and	x0, x0, #0x4000000000000
  402808:	cmp	x0, #0x0
  40280c:	b.ne	40281c <ferror@plt+0x168c>  // b.any
  402810:	ldr	w0, [sp, #356]
  402814:	orr	w0, w0, #0x1
  402818:	str	w0, [sp, #356]
  40281c:	ldr	x0, [sp, #360]
  402820:	str	x0, [sp, #336]
  402824:	ldr	x0, [sp, #376]
  402828:	str	x0, [sp, #328]
  40282c:	b	403f44 <ferror@plt+0x2db4>
  402830:	ldr	w0, [sp, #324]
  402834:	sub	w0, w0, #0x1
  402838:	str	w0, [sp, #324]
  40283c:	ldr	w0, [sp, #324]
  402840:	cmp	w0, #0x0
  402844:	b.ne	402890 <ferror@plt+0x1700>  // b.any
  402848:	ldr	x1, [sp, #360]
  40284c:	ldr	x0, [sp, #368]
  402850:	add	x0, x1, x0
  402854:	str	x0, [sp, #160]
  402858:	ldr	x1, [sp, #376]
  40285c:	ldr	x0, [sp, #392]
  402860:	add	x1, x1, x0
  402864:	ldr	x2, [sp, #160]
  402868:	ldr	x0, [sp, #360]
  40286c:	cmp	x2, x0
  402870:	cset	w0, cc  // cc = lo, ul, last
  402874:	and	w0, w0, #0xff
  402878:	and	x0, x0, #0xff
  40287c:	add	x0, x1, x0
  402880:	str	x0, [sp, #328]
  402884:	ldr	x0, [sp, #160]
  402888:	str	x0, [sp, #336]
  40288c:	b	403178 <ferror@plt+0x1fe8>
  402890:	ldr	x1, [sp, #296]
  402894:	mov	x0, #0x7fff                	// #32767
  402898:	cmp	x1, x0
  40289c:	b.ne	402968 <ferror@plt+0x17d8>  // b.any
  4028a0:	ldr	x1, [sp, #296]
  4028a4:	mov	x0, #0x7fff                	// #32767
  4028a8:	cmp	x1, x0
  4028ac:	b.ne	4028e0 <ferror@plt+0x1750>  // b.any
  4028b0:	ldr	x1, [sp, #376]
  4028b4:	ldr	x0, [sp, #360]
  4028b8:	orr	x0, x1, x0
  4028bc:	cmp	x0, #0x0
  4028c0:	b.eq	4028e0 <ferror@plt+0x1750>  // b.none
  4028c4:	ldr	x0, [sp, #376]
  4028c8:	and	x0, x0, #0x4000000000000
  4028cc:	cmp	x0, #0x0
  4028d0:	b.ne	4028e0 <ferror@plt+0x1750>  // b.any
  4028d4:	ldr	w0, [sp, #356]
  4028d8:	orr	w0, w0, #0x1
  4028dc:	str	w0, [sp, #356]
  4028e0:	ldr	x0, [sp, #360]
  4028e4:	str	x0, [sp, #336]
  4028e8:	ldr	x0, [sp, #376]
  4028ec:	str	x0, [sp, #328]
  4028f0:	b	403f44 <ferror@plt+0x2db4>
  4028f4:	ldr	x1, [sp, #296]
  4028f8:	mov	x0, #0x7fff                	// #32767
  4028fc:	cmp	x1, x0
  402900:	b.ne	402958 <ferror@plt+0x17c8>  // b.any
  402904:	ldr	x1, [sp, #296]
  402908:	mov	x0, #0x7fff                	// #32767
  40290c:	cmp	x1, x0
  402910:	b.ne	402944 <ferror@plt+0x17b4>  // b.any
  402914:	ldr	x1, [sp, #376]
  402918:	ldr	x0, [sp, #360]
  40291c:	orr	x0, x1, x0
  402920:	cmp	x0, #0x0
  402924:	b.eq	402944 <ferror@plt+0x17b4>  // b.none
  402928:	ldr	x0, [sp, #376]
  40292c:	and	x0, x0, #0x4000000000000
  402930:	cmp	x0, #0x0
  402934:	b.ne	402944 <ferror@plt+0x17b4>  // b.any
  402938:	ldr	w0, [sp, #356]
  40293c:	orr	w0, w0, #0x1
  402940:	str	w0, [sp, #356]
  402944:	ldr	x0, [sp, #360]
  402948:	str	x0, [sp, #336]
  40294c:	ldr	x0, [sp, #376]
  402950:	str	x0, [sp, #328]
  402954:	b	403f44 <ferror@plt+0x2db4>
  402958:	ldr	x0, [sp, #392]
  40295c:	orr	x0, x0, #0x8000000000000
  402960:	str	x0, [sp, #392]
  402964:	b	40296c <ferror@plt+0x17dc>
  402968:	nop
  40296c:	ldr	w0, [sp, #324]
  402970:	cmp	w0, #0x74
  402974:	b.gt	402a48 <ferror@plt+0x18b8>
  402978:	ldr	w0, [sp, #324]
  40297c:	cmp	w0, #0x3f
  402980:	b.gt	4029e8 <ferror@plt+0x1858>
  402984:	mov	w1, #0x40                  	// #64
  402988:	ldr	w0, [sp, #324]
  40298c:	sub	w0, w1, w0
  402990:	ldr	x1, [sp, #392]
  402994:	lsl	x1, x1, x0
  402998:	ldr	w0, [sp, #324]
  40299c:	ldr	x2, [sp, #368]
  4029a0:	lsr	x0, x2, x0
  4029a4:	orr	x1, x1, x0
  4029a8:	mov	w2, #0x40                  	// #64
  4029ac:	ldr	w0, [sp, #324]
  4029b0:	sub	w0, w2, w0
  4029b4:	ldr	x2, [sp, #368]
  4029b8:	lsl	x0, x2, x0
  4029bc:	cmp	x0, #0x0
  4029c0:	cset	w0, ne  // ne = any
  4029c4:	and	w0, w0, #0xff
  4029c8:	sxtw	x0, w0
  4029cc:	orr	x0, x1, x0
  4029d0:	str	x0, [sp, #368]
  4029d4:	ldr	w0, [sp, #324]
  4029d8:	ldr	x1, [sp, #392]
  4029dc:	lsr	x0, x1, x0
  4029e0:	str	x0, [sp, #392]
  4029e4:	b	402a68 <ferror@plt+0x18d8>
  4029e8:	ldr	w0, [sp, #324]
  4029ec:	sub	w0, w0, #0x40
  4029f0:	ldr	x1, [sp, #392]
  4029f4:	lsr	x1, x1, x0
  4029f8:	ldr	w0, [sp, #324]
  4029fc:	cmp	w0, #0x40
  402a00:	b.eq	402a1c <ferror@plt+0x188c>  // b.none
  402a04:	mov	w2, #0x80                  	// #128
  402a08:	ldr	w0, [sp, #324]
  402a0c:	sub	w0, w2, w0
  402a10:	ldr	x2, [sp, #392]
  402a14:	lsl	x0, x2, x0
  402a18:	b	402a20 <ferror@plt+0x1890>
  402a1c:	mov	x0, #0x0                   	// #0
  402a20:	ldr	x2, [sp, #368]
  402a24:	orr	x0, x0, x2
  402a28:	cmp	x0, #0x0
  402a2c:	cset	w0, ne  // ne = any
  402a30:	and	w0, w0, #0xff
  402a34:	and	x0, x0, #0xff
  402a38:	orr	x0, x1, x0
  402a3c:	str	x0, [sp, #368]
  402a40:	str	xzr, [sp, #392]
  402a44:	b	402a68 <ferror@plt+0x18d8>
  402a48:	ldr	x1, [sp, #392]
  402a4c:	ldr	x0, [sp, #368]
  402a50:	orr	x0, x1, x0
  402a54:	cmp	x0, #0x0
  402a58:	b.eq	402a68 <ferror@plt+0x18d8>  // b.none
  402a5c:	mov	x0, #0x1                   	// #1
  402a60:	str	x0, [sp, #368]
  402a64:	str	xzr, [sp, #392]
  402a68:	ldr	x1, [sp, #360]
  402a6c:	ldr	x0, [sp, #368]
  402a70:	add	x0, x1, x0
  402a74:	str	x0, [sp, #152]
  402a78:	ldr	x1, [sp, #376]
  402a7c:	ldr	x0, [sp, #392]
  402a80:	add	x1, x1, x0
  402a84:	ldr	x2, [sp, #152]
  402a88:	ldr	x0, [sp, #360]
  402a8c:	cmp	x2, x0
  402a90:	cset	w0, cc  // cc = lo, ul, last
  402a94:	and	w0, w0, #0xff
  402a98:	and	x0, x0, #0xff
  402a9c:	add	x0, x1, x0
  402aa0:	str	x0, [sp, #328]
  402aa4:	ldr	x0, [sp, #152]
  402aa8:	str	x0, [sp, #336]
  402aac:	b	403178 <ferror@plt+0x1fe8>
  402ab0:	ldr	w0, [sp, #324]
  402ab4:	cmp	w0, #0x0
  402ab8:	b.ge	402dc4 <ferror@plt+0x1c34>  // b.tcont
  402abc:	ldr	w0, [sp, #324]
  402ac0:	neg	w0, w0
  402ac4:	str	w0, [sp, #324]
  402ac8:	ldr	x0, [sp, #280]
  402acc:	str	x0, [sp, #344]
  402ad0:	ldr	x0, [sp, #296]
  402ad4:	cmp	x0, #0x0
  402ad8:	b.ne	402c08 <ferror@plt+0x1a78>  // b.any
  402adc:	ldr	x1, [sp, #376]
  402ae0:	ldr	x0, [sp, #360]
  402ae4:	orr	x0, x1, x0
  402ae8:	cmp	x0, #0x0
  402aec:	b.ne	402b44 <ferror@plt+0x19b4>  // b.any
  402af0:	ldr	x1, [sp, #280]
  402af4:	mov	x0, #0x7fff                	// #32767
  402af8:	cmp	x1, x0
  402afc:	b.ne	402b30 <ferror@plt+0x19a0>  // b.any
  402b00:	ldr	x1, [sp, #392]
  402b04:	ldr	x0, [sp, #368]
  402b08:	orr	x0, x1, x0
  402b0c:	cmp	x0, #0x0
  402b10:	b.eq	402b30 <ferror@plt+0x19a0>  // b.none
  402b14:	ldr	x0, [sp, #392]
  402b18:	and	x0, x0, #0x4000000000000
  402b1c:	cmp	x0, #0x0
  402b20:	b.ne	402b30 <ferror@plt+0x19a0>  // b.any
  402b24:	ldr	w0, [sp, #356]
  402b28:	orr	w0, w0, #0x1
  402b2c:	str	w0, [sp, #356]
  402b30:	ldr	x0, [sp, #368]
  402b34:	str	x0, [sp, #336]
  402b38:	ldr	x0, [sp, #392]
  402b3c:	str	x0, [sp, #328]
  402b40:	b	403f44 <ferror@plt+0x2db4>
  402b44:	ldr	w0, [sp, #324]
  402b48:	sub	w0, w0, #0x1
  402b4c:	str	w0, [sp, #324]
  402b50:	ldr	w0, [sp, #324]
  402b54:	cmp	w0, #0x0
  402b58:	b.ne	402ba4 <ferror@plt+0x1a14>  // b.any
  402b5c:	ldr	x1, [sp, #368]
  402b60:	ldr	x0, [sp, #360]
  402b64:	add	x0, x1, x0
  402b68:	str	x0, [sp, #176]
  402b6c:	ldr	x1, [sp, #392]
  402b70:	ldr	x0, [sp, #376]
  402b74:	add	x1, x1, x0
  402b78:	ldr	x2, [sp, #176]
  402b7c:	ldr	x0, [sp, #368]
  402b80:	cmp	x2, x0
  402b84:	cset	w0, cc  // cc = lo, ul, last
  402b88:	and	w0, w0, #0xff
  402b8c:	and	x0, x0, #0xff
  402b90:	add	x0, x1, x0
  402b94:	str	x0, [sp, #328]
  402b98:	ldr	x0, [sp, #176]
  402b9c:	str	x0, [sp, #336]
  402ba0:	b	403178 <ferror@plt+0x1fe8>
  402ba4:	ldr	x1, [sp, #280]
  402ba8:	mov	x0, #0x7fff                	// #32767
  402bac:	cmp	x1, x0
  402bb0:	b.ne	402c7c <ferror@plt+0x1aec>  // b.any
  402bb4:	ldr	x1, [sp, #280]
  402bb8:	mov	x0, #0x7fff                	// #32767
  402bbc:	cmp	x1, x0
  402bc0:	b.ne	402bf4 <ferror@plt+0x1a64>  // b.any
  402bc4:	ldr	x1, [sp, #392]
  402bc8:	ldr	x0, [sp, #368]
  402bcc:	orr	x0, x1, x0
  402bd0:	cmp	x0, #0x0
  402bd4:	b.eq	402bf4 <ferror@plt+0x1a64>  // b.none
  402bd8:	ldr	x0, [sp, #392]
  402bdc:	and	x0, x0, #0x4000000000000
  402be0:	cmp	x0, #0x0
  402be4:	b.ne	402bf4 <ferror@plt+0x1a64>  // b.any
  402be8:	ldr	w0, [sp, #356]
  402bec:	orr	w0, w0, #0x1
  402bf0:	str	w0, [sp, #356]
  402bf4:	ldr	x0, [sp, #368]
  402bf8:	str	x0, [sp, #336]
  402bfc:	ldr	x0, [sp, #392]
  402c00:	str	x0, [sp, #328]
  402c04:	b	403f44 <ferror@plt+0x2db4>
  402c08:	ldr	x1, [sp, #280]
  402c0c:	mov	x0, #0x7fff                	// #32767
  402c10:	cmp	x1, x0
  402c14:	b.ne	402c6c <ferror@plt+0x1adc>  // b.any
  402c18:	ldr	x1, [sp, #280]
  402c1c:	mov	x0, #0x7fff                	// #32767
  402c20:	cmp	x1, x0
  402c24:	b.ne	402c58 <ferror@plt+0x1ac8>  // b.any
  402c28:	ldr	x1, [sp, #392]
  402c2c:	ldr	x0, [sp, #368]
  402c30:	orr	x0, x1, x0
  402c34:	cmp	x0, #0x0
  402c38:	b.eq	402c58 <ferror@plt+0x1ac8>  // b.none
  402c3c:	ldr	x0, [sp, #392]
  402c40:	and	x0, x0, #0x4000000000000
  402c44:	cmp	x0, #0x0
  402c48:	b.ne	402c58 <ferror@plt+0x1ac8>  // b.any
  402c4c:	ldr	w0, [sp, #356]
  402c50:	orr	w0, w0, #0x1
  402c54:	str	w0, [sp, #356]
  402c58:	ldr	x0, [sp, #368]
  402c5c:	str	x0, [sp, #336]
  402c60:	ldr	x0, [sp, #392]
  402c64:	str	x0, [sp, #328]
  402c68:	b	403f44 <ferror@plt+0x2db4>
  402c6c:	ldr	x0, [sp, #376]
  402c70:	orr	x0, x0, #0x8000000000000
  402c74:	str	x0, [sp, #376]
  402c78:	b	402c80 <ferror@plt+0x1af0>
  402c7c:	nop
  402c80:	ldr	w0, [sp, #324]
  402c84:	cmp	w0, #0x74
  402c88:	b.gt	402d5c <ferror@plt+0x1bcc>
  402c8c:	ldr	w0, [sp, #324]
  402c90:	cmp	w0, #0x3f
  402c94:	b.gt	402cfc <ferror@plt+0x1b6c>
  402c98:	mov	w1, #0x40                  	// #64
  402c9c:	ldr	w0, [sp, #324]
  402ca0:	sub	w0, w1, w0
  402ca4:	ldr	x1, [sp, #376]
  402ca8:	lsl	x1, x1, x0
  402cac:	ldr	w0, [sp, #324]
  402cb0:	ldr	x2, [sp, #360]
  402cb4:	lsr	x0, x2, x0
  402cb8:	orr	x1, x1, x0
  402cbc:	mov	w2, #0x40                  	// #64
  402cc0:	ldr	w0, [sp, #324]
  402cc4:	sub	w0, w2, w0
  402cc8:	ldr	x2, [sp, #360]
  402ccc:	lsl	x0, x2, x0
  402cd0:	cmp	x0, #0x0
  402cd4:	cset	w0, ne  // ne = any
  402cd8:	and	w0, w0, #0xff
  402cdc:	sxtw	x0, w0
  402ce0:	orr	x0, x1, x0
  402ce4:	str	x0, [sp, #360]
  402ce8:	ldr	w0, [sp, #324]
  402cec:	ldr	x1, [sp, #376]
  402cf0:	lsr	x0, x1, x0
  402cf4:	str	x0, [sp, #376]
  402cf8:	b	402d7c <ferror@plt+0x1bec>
  402cfc:	ldr	w0, [sp, #324]
  402d00:	sub	w0, w0, #0x40
  402d04:	ldr	x1, [sp, #376]
  402d08:	lsr	x1, x1, x0
  402d0c:	ldr	w0, [sp, #324]
  402d10:	cmp	w0, #0x40
  402d14:	b.eq	402d30 <ferror@plt+0x1ba0>  // b.none
  402d18:	mov	w2, #0x80                  	// #128
  402d1c:	ldr	w0, [sp, #324]
  402d20:	sub	w0, w2, w0
  402d24:	ldr	x2, [sp, #376]
  402d28:	lsl	x0, x2, x0
  402d2c:	b	402d34 <ferror@plt+0x1ba4>
  402d30:	mov	x0, #0x0                   	// #0
  402d34:	ldr	x2, [sp, #360]
  402d38:	orr	x0, x0, x2
  402d3c:	cmp	x0, #0x0
  402d40:	cset	w0, ne  // ne = any
  402d44:	and	w0, w0, #0xff
  402d48:	and	x0, x0, #0xff
  402d4c:	orr	x0, x1, x0
  402d50:	str	x0, [sp, #360]
  402d54:	str	xzr, [sp, #376]
  402d58:	b	402d7c <ferror@plt+0x1bec>
  402d5c:	ldr	x1, [sp, #376]
  402d60:	ldr	x0, [sp, #360]
  402d64:	orr	x0, x1, x0
  402d68:	cmp	x0, #0x0
  402d6c:	b.eq	402d7c <ferror@plt+0x1bec>  // b.none
  402d70:	mov	x0, #0x1                   	// #1
  402d74:	str	x0, [sp, #360]
  402d78:	str	xzr, [sp, #376]
  402d7c:	ldr	x1, [sp, #368]
  402d80:	ldr	x0, [sp, #360]
  402d84:	add	x0, x1, x0
  402d88:	str	x0, [sp, #168]
  402d8c:	ldr	x1, [sp, #392]
  402d90:	ldr	x0, [sp, #376]
  402d94:	add	x1, x1, x0
  402d98:	ldr	x2, [sp, #168]
  402d9c:	ldr	x0, [sp, #368]
  402da0:	cmp	x2, x0
  402da4:	cset	w0, cc  // cc = lo, ul, last
  402da8:	and	w0, w0, #0xff
  402dac:	and	x0, x0, #0xff
  402db0:	add	x0, x1, x0
  402db4:	str	x0, [sp, #328]
  402db8:	ldr	x0, [sp, #168]
  402dbc:	str	x0, [sp, #336]
  402dc0:	b	403178 <ferror@plt+0x1fe8>
  402dc4:	ldr	x0, [sp, #296]
  402dc8:	add	x0, x0, #0x1
  402dcc:	and	x0, x0, #0x7ffe
  402dd0:	cmp	x0, #0x0
  402dd4:	b.ne	403058 <ferror@plt+0x1ec8>  // b.any
  402dd8:	ldr	x0, [sp, #296]
  402ddc:	cmp	x0, #0x0
  402de0:	b.ne	402eb4 <ferror@plt+0x1d24>  // b.any
  402de4:	str	xzr, [sp, #344]
  402de8:	ldr	x1, [sp, #376]
  402dec:	ldr	x0, [sp, #360]
  402df0:	orr	x0, x1, x0
  402df4:	cmp	x0, #0x0
  402df8:	b.ne	402e20 <ferror@plt+0x1c90>  // b.any
  402dfc:	ldr	x1, [sp, #392]
  402e00:	ldr	x0, [sp, #368]
  402e04:	orr	x0, x1, x0
  402e08:	cmp	x0, #0x0
  402e0c:	ldr	x0, [sp, #368]
  402e10:	str	x0, [sp, #336]
  402e14:	ldr	x0, [sp, #392]
  402e18:	str	x0, [sp, #328]
  402e1c:	b	403f44 <ferror@plt+0x2db4>
  402e20:	ldr	x1, [sp, #392]
  402e24:	ldr	x0, [sp, #368]
  402e28:	orr	x0, x1, x0
  402e2c:	cmp	x0, #0x0
  402e30:	b.ne	402e48 <ferror@plt+0x1cb8>  // b.any
  402e34:	ldr	x0, [sp, #360]
  402e38:	str	x0, [sp, #336]
  402e3c:	ldr	x0, [sp, #376]
  402e40:	str	x0, [sp, #328]
  402e44:	b	403f44 <ferror@plt+0x2db4>
  402e48:	ldr	x1, [sp, #360]
  402e4c:	ldr	x0, [sp, #368]
  402e50:	add	x0, x1, x0
  402e54:	str	x0, [sp, #184]
  402e58:	ldr	x1, [sp, #376]
  402e5c:	ldr	x0, [sp, #392]
  402e60:	add	x1, x1, x0
  402e64:	ldr	x2, [sp, #184]
  402e68:	ldr	x0, [sp, #360]
  402e6c:	cmp	x2, x0
  402e70:	cset	w0, cc  // cc = lo, ul, last
  402e74:	and	w0, w0, #0xff
  402e78:	and	x0, x0, #0xff
  402e7c:	add	x0, x1, x0
  402e80:	str	x0, [sp, #328]
  402e84:	ldr	x0, [sp, #184]
  402e88:	str	x0, [sp, #336]
  402e8c:	ldr	x0, [sp, #328]
  402e90:	and	x0, x0, #0x8000000000000
  402e94:	cmp	x0, #0x0
  402e98:	b.eq	403f20 <ferror@plt+0x2d90>  // b.none
  402e9c:	ldr	x0, [sp, #328]
  402ea0:	and	x0, x0, #0xfff7ffffffffffff
  402ea4:	str	x0, [sp, #328]
  402ea8:	mov	x0, #0x1                   	// #1
  402eac:	str	x0, [sp, #344]
  402eb0:	b	403f20 <ferror@plt+0x2d90>
  402eb4:	ldr	x1, [sp, #296]
  402eb8:	mov	x0, #0x7fff                	// #32767
  402ebc:	cmp	x1, x0
  402ec0:	b.ne	402ef4 <ferror@plt+0x1d64>  // b.any
  402ec4:	ldr	x1, [sp, #376]
  402ec8:	ldr	x0, [sp, #360]
  402ecc:	orr	x0, x1, x0
  402ed0:	cmp	x0, #0x0
  402ed4:	b.eq	402ef4 <ferror@plt+0x1d64>  // b.none
  402ed8:	ldr	x0, [sp, #376]
  402edc:	and	x0, x0, #0x4000000000000
  402ee0:	cmp	x0, #0x0
  402ee4:	b.ne	402ef4 <ferror@plt+0x1d64>  // b.any
  402ee8:	ldr	w0, [sp, #356]
  402eec:	orr	w0, w0, #0x1
  402ef0:	str	w0, [sp, #356]
  402ef4:	ldr	x1, [sp, #280]
  402ef8:	mov	x0, #0x7fff                	// #32767
  402efc:	cmp	x1, x0
  402f00:	b.ne	402f34 <ferror@plt+0x1da4>  // b.any
  402f04:	ldr	x1, [sp, #392]
  402f08:	ldr	x0, [sp, #368]
  402f0c:	orr	x0, x1, x0
  402f10:	cmp	x0, #0x0
  402f14:	b.eq	402f34 <ferror@plt+0x1da4>  // b.none
  402f18:	ldr	x0, [sp, #392]
  402f1c:	and	x0, x0, #0x4000000000000
  402f20:	cmp	x0, #0x0
  402f24:	b.ne	402f34 <ferror@plt+0x1da4>  // b.any
  402f28:	ldr	w0, [sp, #356]
  402f2c:	orr	w0, w0, #0x1
  402f30:	str	w0, [sp, #356]
  402f34:	mov	x0, #0x7fff                	// #32767
  402f38:	str	x0, [sp, #344]
  402f3c:	ldr	x1, [sp, #376]
  402f40:	ldr	x0, [sp, #360]
  402f44:	orr	x0, x1, x0
  402f48:	cmp	x0, #0x0
  402f4c:	b.ne	402f64 <ferror@plt+0x1dd4>  // b.any
  402f50:	ldr	x0, [sp, #368]
  402f54:	str	x0, [sp, #336]
  402f58:	ldr	x0, [sp, #392]
  402f5c:	str	x0, [sp, #328]
  402f60:	b	403f44 <ferror@plt+0x2db4>
  402f64:	ldr	x1, [sp, #392]
  402f68:	ldr	x0, [sp, #368]
  402f6c:	orr	x0, x1, x0
  402f70:	cmp	x0, #0x0
  402f74:	b.ne	402f8c <ferror@plt+0x1dfc>  // b.any
  402f78:	ldr	x0, [sp, #360]
  402f7c:	str	x0, [sp, #336]
  402f80:	ldr	x0, [sp, #376]
  402f84:	str	x0, [sp, #328]
  402f88:	b	403f44 <ferror@plt+0x2db4>
  402f8c:	ldr	x0, [sp, #360]
  402f90:	lsr	x1, x0, #3
  402f94:	ldr	x0, [sp, #376]
  402f98:	lsl	x0, x0, #61
  402f9c:	orr	x0, x1, x0
  402fa0:	str	x0, [sp, #360]
  402fa4:	ldr	x0, [sp, #376]
  402fa8:	lsr	x0, x0, #3
  402fac:	str	x0, [sp, #376]
  402fb0:	ldr	x0, [sp, #368]
  402fb4:	lsr	x1, x0, #3
  402fb8:	ldr	x0, [sp, #392]
  402fbc:	lsl	x0, x0, #61
  402fc0:	orr	x0, x1, x0
  402fc4:	str	x0, [sp, #368]
  402fc8:	ldr	x0, [sp, #392]
  402fcc:	lsr	x0, x0, #3
  402fd0:	str	x0, [sp, #392]
  402fd4:	ldr	x0, [sp, #376]
  402fd8:	and	x0, x0, #0x800000000000
  402fdc:	cmp	x0, #0x0
  402fe0:	b.eq	403010 <ferror@plt+0x1e80>  // b.none
  402fe4:	ldr	x0, [sp, #392]
  402fe8:	and	x0, x0, #0x800000000000
  402fec:	cmp	x0, #0x0
  402ff0:	b.ne	403010 <ferror@plt+0x1e80>  // b.any
  402ff4:	ldr	x0, [sp, #272]
  402ff8:	str	x0, [sp, #384]
  402ffc:	ldr	x0, [sp, #368]
  403000:	str	x0, [sp, #336]
  403004:	ldr	x0, [sp, #392]
  403008:	str	x0, [sp, #328]
  40300c:	b	403028 <ferror@plt+0x1e98>
  403010:	ldr	x0, [sp, #288]
  403014:	str	x0, [sp, #384]
  403018:	ldr	x0, [sp, #360]
  40301c:	str	x0, [sp, #336]
  403020:	ldr	x0, [sp, #376]
  403024:	str	x0, [sp, #328]
  403028:	mov	x0, #0x3                   	// #3
  40302c:	str	x0, [sp, #248]
  403030:	ldr	x0, [sp, #328]
  403034:	lsl	x1, x0, #3
  403038:	ldr	x0, [sp, #336]
  40303c:	lsr	x0, x0, #61
  403040:	orr	x0, x1, x0
  403044:	str	x0, [sp, #328]
  403048:	ldr	x0, [sp, #336]
  40304c:	lsl	x0, x0, #3
  403050:	str	x0, [sp, #336]
  403054:	b	403f44 <ferror@plt+0x2db4>
  403058:	ldr	x1, [sp, #360]
  40305c:	ldr	x0, [sp, #368]
  403060:	add	x0, x1, x0
  403064:	str	x0, [sp, #192]
  403068:	ldr	x1, [sp, #376]
  40306c:	ldr	x0, [sp, #392]
  403070:	add	x1, x1, x0
  403074:	ldr	x2, [sp, #192]
  403078:	ldr	x0, [sp, #360]
  40307c:	cmp	x2, x0
  403080:	cset	w0, cc  // cc = lo, ul, last
  403084:	and	w0, w0, #0xff
  403088:	and	x0, x0, #0xff
  40308c:	add	x0, x1, x0
  403090:	str	x0, [sp, #328]
  403094:	ldr	x0, [sp, #192]
  403098:	str	x0, [sp, #336]
  40309c:	ldr	x0, [sp, #296]
  4030a0:	add	x0, x0, #0x1
  4030a4:	str	x0, [sp, #344]
  4030a8:	ldr	x0, [sp, #328]
  4030ac:	lsl	x1, x0, #63
  4030b0:	ldr	x0, [sp, #336]
  4030b4:	lsr	x0, x0, #1
  4030b8:	orr	x1, x1, x0
  4030bc:	ldr	x0, [sp, #336]
  4030c0:	and	x0, x0, #0x1
  4030c4:	orr	x0, x1, x0
  4030c8:	str	x0, [sp, #336]
  4030cc:	ldr	x0, [sp, #328]
  4030d0:	lsr	x0, x0, #1
  4030d4:	str	x0, [sp, #328]
  4030d8:	ldr	x1, [sp, #344]
  4030dc:	mov	x0, #0x7fff                	// #32767
  4030e0:	cmp	x1, x0
  4030e4:	b.ne	403f28 <ferror@plt+0x2d98>  // b.any
  4030e8:	ldr	x0, [sp, #304]
  4030ec:	and	x0, x0, #0xc00000
  4030f0:	cmp	x0, #0x0
  4030f4:	b.eq	403130 <ferror@plt+0x1fa0>  // b.none
  4030f8:	ldr	x0, [sp, #304]
  4030fc:	and	x0, x0, #0xc00000
  403100:	cmp	x0, #0x400, lsl #12
  403104:	b.ne	403114 <ferror@plt+0x1f84>  // b.any
  403108:	ldr	x0, [sp, #384]
  40310c:	cmp	x0, #0x0
  403110:	b.eq	403130 <ferror@plt+0x1fa0>  // b.none
  403114:	ldr	x0, [sp, #304]
  403118:	and	x0, x0, #0xc00000
  40311c:	cmp	x0, #0x800, lsl #12
  403120:	b.ne	403144 <ferror@plt+0x1fb4>  // b.any
  403124:	ldr	x0, [sp, #384]
  403128:	cmp	x0, #0x0
  40312c:	b.eq	403144 <ferror@plt+0x1fb4>  // b.none
  403130:	mov	x0, #0x7fff                	// #32767
  403134:	str	x0, [sp, #344]
  403138:	str	xzr, [sp, #336]
  40313c:	str	xzr, [sp, #328]
  403140:	b	40315c <ferror@plt+0x1fcc>
  403144:	mov	x0, #0x7ffe                	// #32766
  403148:	str	x0, [sp, #344]
  40314c:	mov	x0, #0xffffffffffffffff    	// #-1
  403150:	str	x0, [sp, #336]
  403154:	mov	x0, #0xffffffffffffffff    	// #-1
  403158:	str	x0, [sp, #328]
  40315c:	ldr	w0, [sp, #356]
  403160:	orr	w0, w0, #0x10
  403164:	str	w0, [sp, #356]
  403168:	ldr	w0, [sp, #356]
  40316c:	orr	w0, w0, #0x4
  403170:	str	w0, [sp, #356]
  403174:	b	403f28 <ferror@plt+0x2d98>
  403178:	ldr	x0, [sp, #328]
  40317c:	and	x0, x0, #0x8000000000000
  403180:	cmp	x0, #0x0
  403184:	b.eq	403f30 <ferror@plt+0x2da0>  // b.none
  403188:	ldr	x0, [sp, #328]
  40318c:	and	x0, x0, #0xfff7ffffffffffff
  403190:	str	x0, [sp, #328]
  403194:	ldr	x0, [sp, #344]
  403198:	add	x0, x0, #0x1
  40319c:	str	x0, [sp, #344]
  4031a0:	ldr	x0, [sp, #328]
  4031a4:	lsl	x1, x0, #63
  4031a8:	ldr	x0, [sp, #336]
  4031ac:	lsr	x0, x0, #1
  4031b0:	orr	x1, x1, x0
  4031b4:	ldr	x0, [sp, #336]
  4031b8:	and	x0, x0, #0x1
  4031bc:	orr	x0, x1, x0
  4031c0:	str	x0, [sp, #336]
  4031c4:	ldr	x0, [sp, #328]
  4031c8:	lsr	x0, x0, #1
  4031cc:	str	x0, [sp, #328]
  4031d0:	ldr	x1, [sp, #344]
  4031d4:	mov	x0, #0x7fff                	// #32767
  4031d8:	cmp	x1, x0
  4031dc:	b.ne	403f30 <ferror@plt+0x2da0>  // b.any
  4031e0:	ldr	x0, [sp, #304]
  4031e4:	and	x0, x0, #0xc00000
  4031e8:	cmp	x0, #0x0
  4031ec:	b.eq	403228 <ferror@plt+0x2098>  // b.none
  4031f0:	ldr	x0, [sp, #304]
  4031f4:	and	x0, x0, #0xc00000
  4031f8:	cmp	x0, #0x400, lsl #12
  4031fc:	b.ne	40320c <ferror@plt+0x207c>  // b.any
  403200:	ldr	x0, [sp, #384]
  403204:	cmp	x0, #0x0
  403208:	b.eq	403228 <ferror@plt+0x2098>  // b.none
  40320c:	ldr	x0, [sp, #304]
  403210:	and	x0, x0, #0xc00000
  403214:	cmp	x0, #0x800, lsl #12
  403218:	b.ne	40323c <ferror@plt+0x20ac>  // b.any
  40321c:	ldr	x0, [sp, #384]
  403220:	cmp	x0, #0x0
  403224:	b.eq	40323c <ferror@plt+0x20ac>  // b.none
  403228:	mov	x0, #0x7fff                	// #32767
  40322c:	str	x0, [sp, #344]
  403230:	str	xzr, [sp, #336]
  403234:	str	xzr, [sp, #328]
  403238:	b	403254 <ferror@plt+0x20c4>
  40323c:	mov	x0, #0x7ffe                	// #32766
  403240:	str	x0, [sp, #344]
  403244:	mov	x0, #0xffffffffffffffff    	// #-1
  403248:	str	x0, [sp, #336]
  40324c:	mov	x0, #0xffffffffffffffff    	// #-1
  403250:	str	x0, [sp, #328]
  403254:	ldr	w0, [sp, #356]
  403258:	orr	w0, w0, #0x10
  40325c:	str	w0, [sp, #356]
  403260:	ldr	w0, [sp, #356]
  403264:	orr	w0, w0, #0x4
  403268:	str	w0, [sp, #356]
  40326c:	b	403f44 <ferror@plt+0x2db4>
  403270:	ldr	x0, [sp, #296]
  403274:	mov	w1, w0
  403278:	ldr	x0, [sp, #280]
  40327c:	sub	w0, w1, w0
  403280:	str	w0, [sp, #320]
  403284:	ldr	w0, [sp, #320]
  403288:	cmp	w0, #0x0
  40328c:	b.le	403594 <ferror@plt+0x2404>
  403290:	ldr	x0, [sp, #296]
  403294:	str	x0, [sp, #344]
  403298:	ldr	x0, [sp, #288]
  40329c:	str	x0, [sp, #384]
  4032a0:	ldr	x0, [sp, #280]
  4032a4:	cmp	x0, #0x0
  4032a8:	b.ne	4033d8 <ferror@plt+0x2248>  // b.any
  4032ac:	ldr	x1, [sp, #392]
  4032b0:	ldr	x0, [sp, #368]
  4032b4:	orr	x0, x1, x0
  4032b8:	cmp	x0, #0x0
  4032bc:	b.ne	403314 <ferror@plt+0x2184>  // b.any
  4032c0:	ldr	x1, [sp, #296]
  4032c4:	mov	x0, #0x7fff                	// #32767
  4032c8:	cmp	x1, x0
  4032cc:	b.ne	403300 <ferror@plt+0x2170>  // b.any
  4032d0:	ldr	x1, [sp, #376]
  4032d4:	ldr	x0, [sp, #360]
  4032d8:	orr	x0, x1, x0
  4032dc:	cmp	x0, #0x0
  4032e0:	b.eq	403300 <ferror@plt+0x2170>  // b.none
  4032e4:	ldr	x0, [sp, #376]
  4032e8:	and	x0, x0, #0x4000000000000
  4032ec:	cmp	x0, #0x0
  4032f0:	b.ne	403300 <ferror@plt+0x2170>  // b.any
  4032f4:	ldr	w0, [sp, #356]
  4032f8:	orr	w0, w0, #0x1
  4032fc:	str	w0, [sp, #356]
  403300:	ldr	x0, [sp, #360]
  403304:	str	x0, [sp, #336]
  403308:	ldr	x0, [sp, #376]
  40330c:	str	x0, [sp, #328]
  403310:	b	403f44 <ferror@plt+0x2db4>
  403314:	ldr	w0, [sp, #320]
  403318:	sub	w0, w0, #0x1
  40331c:	str	w0, [sp, #320]
  403320:	ldr	w0, [sp, #320]
  403324:	cmp	w0, #0x0
  403328:	b.ne	403374 <ferror@plt+0x21e4>  // b.any
  40332c:	ldr	x1, [sp, #360]
  403330:	ldr	x0, [sp, #368]
  403334:	sub	x0, x1, x0
  403338:	str	x0, [sp, #208]
  40333c:	ldr	x1, [sp, #376]
  403340:	ldr	x0, [sp, #392]
  403344:	sub	x1, x1, x0
  403348:	ldr	x2, [sp, #208]
  40334c:	ldr	x0, [sp, #360]
  403350:	cmp	x2, x0
  403354:	cset	w0, hi  // hi = pmore
  403358:	and	w0, w0, #0xff
  40335c:	and	x0, x0, #0xff
  403360:	sub	x0, x1, x0
  403364:	str	x0, [sp, #328]
  403368:	ldr	x0, [sp, #208]
  40336c:	str	x0, [sp, #336]
  403370:	b	403d44 <ferror@plt+0x2bb4>
  403374:	ldr	x1, [sp, #296]
  403378:	mov	x0, #0x7fff                	// #32767
  40337c:	cmp	x1, x0
  403380:	b.ne	40344c <ferror@plt+0x22bc>  // b.any
  403384:	ldr	x1, [sp, #296]
  403388:	mov	x0, #0x7fff                	// #32767
  40338c:	cmp	x1, x0
  403390:	b.ne	4033c4 <ferror@plt+0x2234>  // b.any
  403394:	ldr	x1, [sp, #376]
  403398:	ldr	x0, [sp, #360]
  40339c:	orr	x0, x1, x0
  4033a0:	cmp	x0, #0x0
  4033a4:	b.eq	4033c4 <ferror@plt+0x2234>  // b.none
  4033a8:	ldr	x0, [sp, #376]
  4033ac:	and	x0, x0, #0x4000000000000
  4033b0:	cmp	x0, #0x0
  4033b4:	b.ne	4033c4 <ferror@plt+0x2234>  // b.any
  4033b8:	ldr	w0, [sp, #356]
  4033bc:	orr	w0, w0, #0x1
  4033c0:	str	w0, [sp, #356]
  4033c4:	ldr	x0, [sp, #360]
  4033c8:	str	x0, [sp, #336]
  4033cc:	ldr	x0, [sp, #376]
  4033d0:	str	x0, [sp, #328]
  4033d4:	b	403f44 <ferror@plt+0x2db4>
  4033d8:	ldr	x1, [sp, #296]
  4033dc:	mov	x0, #0x7fff                	// #32767
  4033e0:	cmp	x1, x0
  4033e4:	b.ne	40343c <ferror@plt+0x22ac>  // b.any
  4033e8:	ldr	x1, [sp, #296]
  4033ec:	mov	x0, #0x7fff                	// #32767
  4033f0:	cmp	x1, x0
  4033f4:	b.ne	403428 <ferror@plt+0x2298>  // b.any
  4033f8:	ldr	x1, [sp, #376]
  4033fc:	ldr	x0, [sp, #360]
  403400:	orr	x0, x1, x0
  403404:	cmp	x0, #0x0
  403408:	b.eq	403428 <ferror@plt+0x2298>  // b.none
  40340c:	ldr	x0, [sp, #376]
  403410:	and	x0, x0, #0x4000000000000
  403414:	cmp	x0, #0x0
  403418:	b.ne	403428 <ferror@plt+0x2298>  // b.any
  40341c:	ldr	w0, [sp, #356]
  403420:	orr	w0, w0, #0x1
  403424:	str	w0, [sp, #356]
  403428:	ldr	x0, [sp, #360]
  40342c:	str	x0, [sp, #336]
  403430:	ldr	x0, [sp, #376]
  403434:	str	x0, [sp, #328]
  403438:	b	403f44 <ferror@plt+0x2db4>
  40343c:	ldr	x0, [sp, #392]
  403440:	orr	x0, x0, #0x8000000000000
  403444:	str	x0, [sp, #392]
  403448:	b	403450 <ferror@plt+0x22c0>
  40344c:	nop
  403450:	ldr	w0, [sp, #320]
  403454:	cmp	w0, #0x74
  403458:	b.gt	40352c <ferror@plt+0x239c>
  40345c:	ldr	w0, [sp, #320]
  403460:	cmp	w0, #0x3f
  403464:	b.gt	4034cc <ferror@plt+0x233c>
  403468:	mov	w1, #0x40                  	// #64
  40346c:	ldr	w0, [sp, #320]
  403470:	sub	w0, w1, w0
  403474:	ldr	x1, [sp, #392]
  403478:	lsl	x1, x1, x0
  40347c:	ldr	w0, [sp, #320]
  403480:	ldr	x2, [sp, #368]
  403484:	lsr	x0, x2, x0
  403488:	orr	x1, x1, x0
  40348c:	mov	w2, #0x40                  	// #64
  403490:	ldr	w0, [sp, #320]
  403494:	sub	w0, w2, w0
  403498:	ldr	x2, [sp, #368]
  40349c:	lsl	x0, x2, x0
  4034a0:	cmp	x0, #0x0
  4034a4:	cset	w0, ne  // ne = any
  4034a8:	and	w0, w0, #0xff
  4034ac:	sxtw	x0, w0
  4034b0:	orr	x0, x1, x0
  4034b4:	str	x0, [sp, #368]
  4034b8:	ldr	w0, [sp, #320]
  4034bc:	ldr	x1, [sp, #392]
  4034c0:	lsr	x0, x1, x0
  4034c4:	str	x0, [sp, #392]
  4034c8:	b	40354c <ferror@plt+0x23bc>
  4034cc:	ldr	w0, [sp, #320]
  4034d0:	sub	w0, w0, #0x40
  4034d4:	ldr	x1, [sp, #392]
  4034d8:	lsr	x1, x1, x0
  4034dc:	ldr	w0, [sp, #320]
  4034e0:	cmp	w0, #0x40
  4034e4:	b.eq	403500 <ferror@plt+0x2370>  // b.none
  4034e8:	mov	w2, #0x80                  	// #128
  4034ec:	ldr	w0, [sp, #320]
  4034f0:	sub	w0, w2, w0
  4034f4:	ldr	x2, [sp, #392]
  4034f8:	lsl	x0, x2, x0
  4034fc:	b	403504 <ferror@plt+0x2374>
  403500:	mov	x0, #0x0                   	// #0
  403504:	ldr	x2, [sp, #368]
  403508:	orr	x0, x0, x2
  40350c:	cmp	x0, #0x0
  403510:	cset	w0, ne  // ne = any
  403514:	and	w0, w0, #0xff
  403518:	and	x0, x0, #0xff
  40351c:	orr	x0, x1, x0
  403520:	str	x0, [sp, #368]
  403524:	str	xzr, [sp, #392]
  403528:	b	40354c <ferror@plt+0x23bc>
  40352c:	ldr	x1, [sp, #392]
  403530:	ldr	x0, [sp, #368]
  403534:	orr	x0, x1, x0
  403538:	cmp	x0, #0x0
  40353c:	b.eq	40354c <ferror@plt+0x23bc>  // b.none
  403540:	mov	x0, #0x1                   	// #1
  403544:	str	x0, [sp, #368]
  403548:	str	xzr, [sp, #392]
  40354c:	ldr	x1, [sp, #360]
  403550:	ldr	x0, [sp, #368]
  403554:	sub	x0, x1, x0
  403558:	str	x0, [sp, #200]
  40355c:	ldr	x1, [sp, #376]
  403560:	ldr	x0, [sp, #392]
  403564:	sub	x1, x1, x0
  403568:	ldr	x2, [sp, #200]
  40356c:	ldr	x0, [sp, #360]
  403570:	cmp	x2, x0
  403574:	cset	w0, hi  // hi = pmore
  403578:	and	w0, w0, #0xff
  40357c:	and	x0, x0, #0xff
  403580:	sub	x0, x1, x0
  403584:	str	x0, [sp, #328]
  403588:	ldr	x0, [sp, #200]
  40358c:	str	x0, [sp, #336]
  403590:	b	403d44 <ferror@plt+0x2bb4>
  403594:	ldr	w0, [sp, #320]
  403598:	cmp	w0, #0x0
  40359c:	b.ge	4038b0 <ferror@plt+0x2720>  // b.tcont
  4035a0:	ldr	w0, [sp, #320]
  4035a4:	neg	w0, w0
  4035a8:	str	w0, [sp, #320]
  4035ac:	ldr	x0, [sp, #280]
  4035b0:	str	x0, [sp, #344]
  4035b4:	ldr	x0, [sp, #272]
  4035b8:	str	x0, [sp, #384]
  4035bc:	ldr	x0, [sp, #296]
  4035c0:	cmp	x0, #0x0
  4035c4:	b.ne	4036f4 <ferror@plt+0x2564>  // b.any
  4035c8:	ldr	x1, [sp, #376]
  4035cc:	ldr	x0, [sp, #360]
  4035d0:	orr	x0, x1, x0
  4035d4:	cmp	x0, #0x0
  4035d8:	b.ne	403630 <ferror@plt+0x24a0>  // b.any
  4035dc:	ldr	x1, [sp, #280]
  4035e0:	mov	x0, #0x7fff                	// #32767
  4035e4:	cmp	x1, x0
  4035e8:	b.ne	40361c <ferror@plt+0x248c>  // b.any
  4035ec:	ldr	x1, [sp, #392]
  4035f0:	ldr	x0, [sp, #368]
  4035f4:	orr	x0, x1, x0
  4035f8:	cmp	x0, #0x0
  4035fc:	b.eq	40361c <ferror@plt+0x248c>  // b.none
  403600:	ldr	x0, [sp, #392]
  403604:	and	x0, x0, #0x4000000000000
  403608:	cmp	x0, #0x0
  40360c:	b.ne	40361c <ferror@plt+0x248c>  // b.any
  403610:	ldr	w0, [sp, #356]
  403614:	orr	w0, w0, #0x1
  403618:	str	w0, [sp, #356]
  40361c:	ldr	x0, [sp, #368]
  403620:	str	x0, [sp, #336]
  403624:	ldr	x0, [sp, #392]
  403628:	str	x0, [sp, #328]
  40362c:	b	403f44 <ferror@plt+0x2db4>
  403630:	ldr	w0, [sp, #320]
  403634:	sub	w0, w0, #0x1
  403638:	str	w0, [sp, #320]
  40363c:	ldr	w0, [sp, #320]
  403640:	cmp	w0, #0x0
  403644:	b.ne	403690 <ferror@plt+0x2500>  // b.any
  403648:	ldr	x1, [sp, #368]
  40364c:	ldr	x0, [sp, #360]
  403650:	sub	x0, x1, x0
  403654:	str	x0, [sp, #224]
  403658:	ldr	x1, [sp, #392]
  40365c:	ldr	x0, [sp, #376]
  403660:	sub	x1, x1, x0
  403664:	ldr	x2, [sp, #224]
  403668:	ldr	x0, [sp, #368]
  40366c:	cmp	x2, x0
  403670:	cset	w0, hi  // hi = pmore
  403674:	and	w0, w0, #0xff
  403678:	and	x0, x0, #0xff
  40367c:	sub	x0, x1, x0
  403680:	str	x0, [sp, #328]
  403684:	ldr	x0, [sp, #224]
  403688:	str	x0, [sp, #336]
  40368c:	b	403d44 <ferror@plt+0x2bb4>
  403690:	ldr	x1, [sp, #280]
  403694:	mov	x0, #0x7fff                	// #32767
  403698:	cmp	x1, x0
  40369c:	b.ne	403768 <ferror@plt+0x25d8>  // b.any
  4036a0:	ldr	x1, [sp, #280]
  4036a4:	mov	x0, #0x7fff                	// #32767
  4036a8:	cmp	x1, x0
  4036ac:	b.ne	4036e0 <ferror@plt+0x2550>  // b.any
  4036b0:	ldr	x1, [sp, #392]
  4036b4:	ldr	x0, [sp, #368]
  4036b8:	orr	x0, x1, x0
  4036bc:	cmp	x0, #0x0
  4036c0:	b.eq	4036e0 <ferror@plt+0x2550>  // b.none
  4036c4:	ldr	x0, [sp, #392]
  4036c8:	and	x0, x0, #0x4000000000000
  4036cc:	cmp	x0, #0x0
  4036d0:	b.ne	4036e0 <ferror@plt+0x2550>  // b.any
  4036d4:	ldr	w0, [sp, #356]
  4036d8:	orr	w0, w0, #0x1
  4036dc:	str	w0, [sp, #356]
  4036e0:	ldr	x0, [sp, #368]
  4036e4:	str	x0, [sp, #336]
  4036e8:	ldr	x0, [sp, #392]
  4036ec:	str	x0, [sp, #328]
  4036f0:	b	403f44 <ferror@plt+0x2db4>
  4036f4:	ldr	x1, [sp, #280]
  4036f8:	mov	x0, #0x7fff                	// #32767
  4036fc:	cmp	x1, x0
  403700:	b.ne	403758 <ferror@plt+0x25c8>  // b.any
  403704:	ldr	x1, [sp, #280]
  403708:	mov	x0, #0x7fff                	// #32767
  40370c:	cmp	x1, x0
  403710:	b.ne	403744 <ferror@plt+0x25b4>  // b.any
  403714:	ldr	x1, [sp, #392]
  403718:	ldr	x0, [sp, #368]
  40371c:	orr	x0, x1, x0
  403720:	cmp	x0, #0x0
  403724:	b.eq	403744 <ferror@plt+0x25b4>  // b.none
  403728:	ldr	x0, [sp, #392]
  40372c:	and	x0, x0, #0x4000000000000
  403730:	cmp	x0, #0x0
  403734:	b.ne	403744 <ferror@plt+0x25b4>  // b.any
  403738:	ldr	w0, [sp, #356]
  40373c:	orr	w0, w0, #0x1
  403740:	str	w0, [sp, #356]
  403744:	ldr	x0, [sp, #368]
  403748:	str	x0, [sp, #336]
  40374c:	ldr	x0, [sp, #392]
  403750:	str	x0, [sp, #328]
  403754:	b	403f44 <ferror@plt+0x2db4>
  403758:	ldr	x0, [sp, #376]
  40375c:	orr	x0, x0, #0x8000000000000
  403760:	str	x0, [sp, #376]
  403764:	b	40376c <ferror@plt+0x25dc>
  403768:	nop
  40376c:	ldr	w0, [sp, #320]
  403770:	cmp	w0, #0x74
  403774:	b.gt	403848 <ferror@plt+0x26b8>
  403778:	ldr	w0, [sp, #320]
  40377c:	cmp	w0, #0x3f
  403780:	b.gt	4037e8 <ferror@plt+0x2658>
  403784:	mov	w1, #0x40                  	// #64
  403788:	ldr	w0, [sp, #320]
  40378c:	sub	w0, w1, w0
  403790:	ldr	x1, [sp, #376]
  403794:	lsl	x1, x1, x0
  403798:	ldr	w0, [sp, #320]
  40379c:	ldr	x2, [sp, #360]
  4037a0:	lsr	x0, x2, x0
  4037a4:	orr	x1, x1, x0
  4037a8:	mov	w2, #0x40                  	// #64
  4037ac:	ldr	w0, [sp, #320]
  4037b0:	sub	w0, w2, w0
  4037b4:	ldr	x2, [sp, #360]
  4037b8:	lsl	x0, x2, x0
  4037bc:	cmp	x0, #0x0
  4037c0:	cset	w0, ne  // ne = any
  4037c4:	and	w0, w0, #0xff
  4037c8:	sxtw	x0, w0
  4037cc:	orr	x0, x1, x0
  4037d0:	str	x0, [sp, #360]
  4037d4:	ldr	w0, [sp, #320]
  4037d8:	ldr	x1, [sp, #376]
  4037dc:	lsr	x0, x1, x0
  4037e0:	str	x0, [sp, #376]
  4037e4:	b	403868 <ferror@plt+0x26d8>
  4037e8:	ldr	w0, [sp, #320]
  4037ec:	sub	w0, w0, #0x40
  4037f0:	ldr	x1, [sp, #376]
  4037f4:	lsr	x1, x1, x0
  4037f8:	ldr	w0, [sp, #320]
  4037fc:	cmp	w0, #0x40
  403800:	b.eq	40381c <ferror@plt+0x268c>  // b.none
  403804:	mov	w2, #0x80                  	// #128
  403808:	ldr	w0, [sp, #320]
  40380c:	sub	w0, w2, w0
  403810:	ldr	x2, [sp, #376]
  403814:	lsl	x0, x2, x0
  403818:	b	403820 <ferror@plt+0x2690>
  40381c:	mov	x0, #0x0                   	// #0
  403820:	ldr	x2, [sp, #360]
  403824:	orr	x0, x0, x2
  403828:	cmp	x0, #0x0
  40382c:	cset	w0, ne  // ne = any
  403830:	and	w0, w0, #0xff
  403834:	and	x0, x0, #0xff
  403838:	orr	x0, x1, x0
  40383c:	str	x0, [sp, #360]
  403840:	str	xzr, [sp, #376]
  403844:	b	403868 <ferror@plt+0x26d8>
  403848:	ldr	x1, [sp, #376]
  40384c:	ldr	x0, [sp, #360]
  403850:	orr	x0, x1, x0
  403854:	cmp	x0, #0x0
  403858:	b.eq	403868 <ferror@plt+0x26d8>  // b.none
  40385c:	mov	x0, #0x1                   	// #1
  403860:	str	x0, [sp, #360]
  403864:	str	xzr, [sp, #376]
  403868:	ldr	x1, [sp, #368]
  40386c:	ldr	x0, [sp, #360]
  403870:	sub	x0, x1, x0
  403874:	str	x0, [sp, #216]
  403878:	ldr	x1, [sp, #392]
  40387c:	ldr	x0, [sp, #376]
  403880:	sub	x1, x1, x0
  403884:	ldr	x2, [sp, #216]
  403888:	ldr	x0, [sp, #368]
  40388c:	cmp	x2, x0
  403890:	cset	w0, hi  // hi = pmore
  403894:	and	w0, w0, #0xff
  403898:	and	x0, x0, #0xff
  40389c:	sub	x0, x1, x0
  4038a0:	str	x0, [sp, #328]
  4038a4:	ldr	x0, [sp, #216]
  4038a8:	str	x0, [sp, #336]
  4038ac:	b	403d44 <ferror@plt+0x2bb4>
  4038b0:	ldr	x0, [sp, #296]
  4038b4:	add	x0, x0, #0x1
  4038b8:	and	x0, x0, #0x7ffe
  4038bc:	cmp	x0, #0x0
  4038c0:	b.ne	403c58 <ferror@plt+0x2ac8>  // b.any
  4038c4:	ldr	x0, [sp, #296]
  4038c8:	cmp	x0, #0x0
  4038cc:	b.ne	403a48 <ferror@plt+0x28b8>  // b.any
  4038d0:	str	xzr, [sp, #344]
  4038d4:	ldr	x1, [sp, #376]
  4038d8:	ldr	x0, [sp, #360]
  4038dc:	orr	x0, x1, x0
  4038e0:	cmp	x0, #0x0
  4038e4:	b.ne	403938 <ferror@plt+0x27a8>  // b.any
  4038e8:	ldr	x0, [sp, #368]
  4038ec:	str	x0, [sp, #336]
  4038f0:	ldr	x0, [sp, #392]
  4038f4:	str	x0, [sp, #328]
  4038f8:	ldr	x1, [sp, #392]
  4038fc:	ldr	x0, [sp, #368]
  403900:	orr	x0, x1, x0
  403904:	cmp	x0, #0x0
  403908:	b.ne	40392c <ferror@plt+0x279c>  // b.any
  40390c:	ldr	x0, [sp, #304]
  403910:	and	x0, x0, #0xc00000
  403914:	cmp	x0, #0x800, lsl #12
  403918:	cset	w0, eq  // eq = none
  40391c:	and	w0, w0, #0xff
  403920:	and	x0, x0, #0xff
  403924:	str	x0, [sp, #384]
  403928:	b	403f44 <ferror@plt+0x2db4>
  40392c:	ldr	x0, [sp, #272]
  403930:	str	x0, [sp, #384]
  403934:	b	403f44 <ferror@plt+0x2db4>
  403938:	ldr	x1, [sp, #392]
  40393c:	ldr	x0, [sp, #368]
  403940:	orr	x0, x1, x0
  403944:	cmp	x0, #0x0
  403948:	b.ne	403968 <ferror@plt+0x27d8>  // b.any
  40394c:	ldr	x0, [sp, #360]
  403950:	str	x0, [sp, #336]
  403954:	ldr	x0, [sp, #376]
  403958:	str	x0, [sp, #328]
  40395c:	ldr	x0, [sp, #288]
  403960:	str	x0, [sp, #384]
  403964:	b	403f44 <ferror@plt+0x2db4>
  403968:	ldr	x1, [sp, #360]
  40396c:	ldr	x0, [sp, #368]
  403970:	sub	x0, x1, x0
  403974:	str	x0, [sp, #240]
  403978:	ldr	x1, [sp, #376]
  40397c:	ldr	x0, [sp, #392]
  403980:	sub	x1, x1, x0
  403984:	ldr	x2, [sp, #240]
  403988:	ldr	x0, [sp, #360]
  40398c:	cmp	x2, x0
  403990:	cset	w0, hi  // hi = pmore
  403994:	and	w0, w0, #0xff
  403998:	and	x0, x0, #0xff
  40399c:	sub	x0, x1, x0
  4039a0:	str	x0, [sp, #328]
  4039a4:	ldr	x0, [sp, #240]
  4039a8:	str	x0, [sp, #336]
  4039ac:	ldr	x0, [sp, #288]
  4039b0:	str	x0, [sp, #384]
  4039b4:	ldr	x0, [sp, #328]
  4039b8:	and	x0, x0, #0x8000000000000
  4039bc:	cmp	x0, #0x0
  4039c0:	b.eq	403a14 <ferror@plt+0x2884>  // b.none
  4039c4:	ldr	x1, [sp, #368]
  4039c8:	ldr	x0, [sp, #360]
  4039cc:	sub	x0, x1, x0
  4039d0:	str	x0, [sp, #232]
  4039d4:	ldr	x1, [sp, #392]
  4039d8:	ldr	x0, [sp, #376]
  4039dc:	sub	x1, x1, x0
  4039e0:	ldr	x2, [sp, #232]
  4039e4:	ldr	x0, [sp, #368]
  4039e8:	cmp	x2, x0
  4039ec:	cset	w0, hi  // hi = pmore
  4039f0:	and	w0, w0, #0xff
  4039f4:	and	x0, x0, #0xff
  4039f8:	sub	x0, x1, x0
  4039fc:	str	x0, [sp, #328]
  403a00:	ldr	x0, [sp, #232]
  403a04:	str	x0, [sp, #336]
  403a08:	ldr	x0, [sp, #272]
  403a0c:	str	x0, [sp, #384]
  403a10:	b	403f38 <ferror@plt+0x2da8>
  403a14:	ldr	x1, [sp, #328]
  403a18:	ldr	x0, [sp, #336]
  403a1c:	orr	x0, x1, x0
  403a20:	cmp	x0, #0x0
  403a24:	b.ne	403f38 <ferror@plt+0x2da8>  // b.any
  403a28:	ldr	x0, [sp, #304]
  403a2c:	and	x0, x0, #0xc00000
  403a30:	cmp	x0, #0x800, lsl #12
  403a34:	cset	w0, eq  // eq = none
  403a38:	and	w0, w0, #0xff
  403a3c:	and	x0, x0, #0xff
  403a40:	str	x0, [sp, #384]
  403a44:	b	403f38 <ferror@plt+0x2da8>
  403a48:	ldr	x1, [sp, #296]
  403a4c:	mov	x0, #0x7fff                	// #32767
  403a50:	cmp	x1, x0
  403a54:	b.ne	403a88 <ferror@plt+0x28f8>  // b.any
  403a58:	ldr	x1, [sp, #376]
  403a5c:	ldr	x0, [sp, #360]
  403a60:	orr	x0, x1, x0
  403a64:	cmp	x0, #0x0
  403a68:	b.eq	403a88 <ferror@plt+0x28f8>  // b.none
  403a6c:	ldr	x0, [sp, #376]
  403a70:	and	x0, x0, #0x4000000000000
  403a74:	cmp	x0, #0x0
  403a78:	b.ne	403a88 <ferror@plt+0x28f8>  // b.any
  403a7c:	ldr	w0, [sp, #356]
  403a80:	orr	w0, w0, #0x1
  403a84:	str	w0, [sp, #356]
  403a88:	ldr	x1, [sp, #280]
  403a8c:	mov	x0, #0x7fff                	// #32767
  403a90:	cmp	x1, x0
  403a94:	b.ne	403ac8 <ferror@plt+0x2938>  // b.any
  403a98:	ldr	x1, [sp, #392]
  403a9c:	ldr	x0, [sp, #368]
  403aa0:	orr	x0, x1, x0
  403aa4:	cmp	x0, #0x0
  403aa8:	b.eq	403ac8 <ferror@plt+0x2938>  // b.none
  403aac:	ldr	x0, [sp, #392]
  403ab0:	and	x0, x0, #0x4000000000000
  403ab4:	cmp	x0, #0x0
  403ab8:	b.ne	403ac8 <ferror@plt+0x2938>  // b.any
  403abc:	ldr	w0, [sp, #356]
  403ac0:	orr	w0, w0, #0x1
  403ac4:	str	w0, [sp, #356]
  403ac8:	mov	x0, #0x7fff                	// #32767
  403acc:	str	x0, [sp, #344]
  403ad0:	ldr	x1, [sp, #376]
  403ad4:	ldr	x0, [sp, #360]
  403ad8:	orr	x0, x1, x0
  403adc:	cmp	x0, #0x0
  403ae0:	b.ne	403b5c <ferror@plt+0x29cc>  // b.any
  403ae4:	ldr	x1, [sp, #392]
  403ae8:	ldr	x0, [sp, #368]
  403aec:	orr	x0, x1, x0
  403af0:	cmp	x0, #0x0
  403af4:	b.ne	403b40 <ferror@plt+0x29b0>  // b.any
  403af8:	str	xzr, [sp, #384]
  403afc:	mov	x0, #0xffffffffffffffff    	// #-1
  403b00:	str	x0, [sp, #336]
  403b04:	mov	x0, #0xffffffffffff        	// #281474976710655
  403b08:	str	x0, [sp, #328]
  403b0c:	ldr	x0, [sp, #328]
  403b10:	lsl	x1, x0, #3
  403b14:	ldr	x0, [sp, #336]
  403b18:	lsr	x0, x0, #61
  403b1c:	orr	x0, x1, x0
  403b20:	str	x0, [sp, #328]
  403b24:	ldr	x0, [sp, #336]
  403b28:	lsl	x0, x0, #3
  403b2c:	str	x0, [sp, #336]
  403b30:	ldr	w0, [sp, #356]
  403b34:	orr	w0, w0, #0x1
  403b38:	str	w0, [sp, #356]
  403b3c:	b	403f44 <ferror@plt+0x2db4>
  403b40:	ldr	x0, [sp, #272]
  403b44:	str	x0, [sp, #384]
  403b48:	ldr	x0, [sp, #368]
  403b4c:	str	x0, [sp, #336]
  403b50:	ldr	x0, [sp, #392]
  403b54:	str	x0, [sp, #328]
  403b58:	b	403f44 <ferror@plt+0x2db4>
  403b5c:	ldr	x1, [sp, #392]
  403b60:	ldr	x0, [sp, #368]
  403b64:	orr	x0, x1, x0
  403b68:	cmp	x0, #0x0
  403b6c:	b.ne	403b8c <ferror@plt+0x29fc>  // b.any
  403b70:	ldr	x0, [sp, #288]
  403b74:	str	x0, [sp, #384]
  403b78:	ldr	x0, [sp, #360]
  403b7c:	str	x0, [sp, #336]
  403b80:	ldr	x0, [sp, #376]
  403b84:	str	x0, [sp, #328]
  403b88:	b	403f44 <ferror@plt+0x2db4>
  403b8c:	ldr	x0, [sp, #360]
  403b90:	lsr	x1, x0, #3
  403b94:	ldr	x0, [sp, #376]
  403b98:	lsl	x0, x0, #61
  403b9c:	orr	x0, x1, x0
  403ba0:	str	x0, [sp, #360]
  403ba4:	ldr	x0, [sp, #376]
  403ba8:	lsr	x0, x0, #3
  403bac:	str	x0, [sp, #376]
  403bb0:	ldr	x0, [sp, #368]
  403bb4:	lsr	x1, x0, #3
  403bb8:	ldr	x0, [sp, #392]
  403bbc:	lsl	x0, x0, #61
  403bc0:	orr	x0, x1, x0
  403bc4:	str	x0, [sp, #368]
  403bc8:	ldr	x0, [sp, #392]
  403bcc:	lsr	x0, x0, #3
  403bd0:	str	x0, [sp, #392]
  403bd4:	ldr	x0, [sp, #376]
  403bd8:	and	x0, x0, #0x800000000000
  403bdc:	cmp	x0, #0x0
  403be0:	b.eq	403c10 <ferror@plt+0x2a80>  // b.none
  403be4:	ldr	x0, [sp, #392]
  403be8:	and	x0, x0, #0x800000000000
  403bec:	cmp	x0, #0x0
  403bf0:	b.ne	403c10 <ferror@plt+0x2a80>  // b.any
  403bf4:	ldr	x0, [sp, #272]
  403bf8:	str	x0, [sp, #384]
  403bfc:	ldr	x0, [sp, #368]
  403c00:	str	x0, [sp, #336]
  403c04:	ldr	x0, [sp, #392]
  403c08:	str	x0, [sp, #328]
  403c0c:	b	403c28 <ferror@plt+0x2a98>
  403c10:	ldr	x0, [sp, #288]
  403c14:	str	x0, [sp, #384]
  403c18:	ldr	x0, [sp, #360]
  403c1c:	str	x0, [sp, #336]
  403c20:	ldr	x0, [sp, #376]
  403c24:	str	x0, [sp, #328]
  403c28:	mov	x0, #0x3                   	// #3
  403c2c:	str	x0, [sp, #248]
  403c30:	ldr	x0, [sp, #328]
  403c34:	lsl	x1, x0, #3
  403c38:	ldr	x0, [sp, #336]
  403c3c:	lsr	x0, x0, #61
  403c40:	orr	x0, x1, x0
  403c44:	str	x0, [sp, #328]
  403c48:	ldr	x0, [sp, #336]
  403c4c:	lsl	x0, x0, #3
  403c50:	str	x0, [sp, #336]
  403c54:	b	403f44 <ferror@plt+0x2db4>
  403c58:	ldr	x0, [sp, #296]
  403c5c:	str	x0, [sp, #344]
  403c60:	ldr	x1, [sp, #360]
  403c64:	ldr	x0, [sp, #368]
  403c68:	sub	x0, x1, x0
  403c6c:	str	x0, [sp, #264]
  403c70:	ldr	x1, [sp, #376]
  403c74:	ldr	x0, [sp, #392]
  403c78:	sub	x1, x1, x0
  403c7c:	ldr	x2, [sp, #264]
  403c80:	ldr	x0, [sp, #360]
  403c84:	cmp	x2, x0
  403c88:	cset	w0, hi  // hi = pmore
  403c8c:	and	w0, w0, #0xff
  403c90:	and	x0, x0, #0xff
  403c94:	sub	x0, x1, x0
  403c98:	str	x0, [sp, #328]
  403c9c:	ldr	x0, [sp, #264]
  403ca0:	str	x0, [sp, #336]
  403ca4:	ldr	x0, [sp, #288]
  403ca8:	str	x0, [sp, #384]
  403cac:	ldr	x0, [sp, #328]
  403cb0:	and	x0, x0, #0x8000000000000
  403cb4:	cmp	x0, #0x0
  403cb8:	b.eq	403d0c <ferror@plt+0x2b7c>  // b.none
  403cbc:	ldr	x1, [sp, #368]
  403cc0:	ldr	x0, [sp, #360]
  403cc4:	sub	x0, x1, x0
  403cc8:	str	x0, [sp, #256]
  403ccc:	ldr	x1, [sp, #392]
  403cd0:	ldr	x0, [sp, #376]
  403cd4:	sub	x1, x1, x0
  403cd8:	ldr	x2, [sp, #256]
  403cdc:	ldr	x0, [sp, #368]
  403ce0:	cmp	x2, x0
  403ce4:	cset	w0, hi  // hi = pmore
  403ce8:	and	w0, w0, #0xff
  403cec:	and	x0, x0, #0xff
  403cf0:	sub	x0, x1, x0
  403cf4:	str	x0, [sp, #328]
  403cf8:	ldr	x0, [sp, #256]
  403cfc:	str	x0, [sp, #336]
  403d00:	ldr	x0, [sp, #272]
  403d04:	str	x0, [sp, #384]
  403d08:	b	403d64 <ferror@plt+0x2bd4>
  403d0c:	ldr	x1, [sp, #328]
  403d10:	ldr	x0, [sp, #336]
  403d14:	orr	x0, x1, x0
  403d18:	cmp	x0, #0x0
  403d1c:	b.ne	403d64 <ferror@plt+0x2bd4>  // b.any
  403d20:	str	xzr, [sp, #344]
  403d24:	ldr	x0, [sp, #304]
  403d28:	and	x0, x0, #0xc00000
  403d2c:	cmp	x0, #0x800, lsl #12
  403d30:	cset	w0, eq  // eq = none
  403d34:	and	w0, w0, #0xff
  403d38:	and	x0, x0, #0xff
  403d3c:	str	x0, [sp, #384]
  403d40:	b	403f44 <ferror@plt+0x2db4>
  403d44:	ldr	x0, [sp, #328]
  403d48:	and	x0, x0, #0x8000000000000
  403d4c:	cmp	x0, #0x0
  403d50:	b.eq	403f40 <ferror@plt+0x2db0>  // b.none
  403d54:	ldr	x0, [sp, #328]
  403d58:	and	x0, x0, #0x7ffffffffffff
  403d5c:	str	x0, [sp, #328]
  403d60:	b	403d68 <ferror@plt+0x2bd8>
  403d64:	nop
  403d68:	ldr	x0, [sp, #328]
  403d6c:	cmp	x0, #0x0
  403d70:	b.eq	403d84 <ferror@plt+0x2bf4>  // b.none
  403d74:	ldr	x0, [sp, #328]
  403d78:	clz	x0, x0
  403d7c:	str	w0, [sp, #316]
  403d80:	b	403d9c <ferror@plt+0x2c0c>
  403d84:	ldr	x0, [sp, #336]
  403d88:	clz	x0, x0
  403d8c:	str	w0, [sp, #316]
  403d90:	ldr	w0, [sp, #316]
  403d94:	add	w0, w0, #0x40
  403d98:	str	w0, [sp, #316]
  403d9c:	ldr	w0, [sp, #316]
  403da0:	sub	w0, w0, #0xc
  403da4:	str	w0, [sp, #316]
  403da8:	ldr	w0, [sp, #316]
  403dac:	cmp	w0, #0x3f
  403db0:	b.gt	403df0 <ferror@plt+0x2c60>
  403db4:	ldr	w0, [sp, #316]
  403db8:	ldr	x1, [sp, #328]
  403dbc:	lsl	x1, x1, x0
  403dc0:	mov	w2, #0x40                  	// #64
  403dc4:	ldr	w0, [sp, #316]
  403dc8:	sub	w0, w2, w0
  403dcc:	ldr	x2, [sp, #336]
  403dd0:	lsr	x0, x2, x0
  403dd4:	orr	x0, x1, x0
  403dd8:	str	x0, [sp, #328]
  403ddc:	ldr	w0, [sp, #316]
  403de0:	ldr	x1, [sp, #336]
  403de4:	lsl	x0, x1, x0
  403de8:	str	x0, [sp, #336]
  403dec:	b	403e08 <ferror@plt+0x2c78>
  403df0:	ldr	w0, [sp, #316]
  403df4:	sub	w0, w0, #0x40
  403df8:	ldr	x1, [sp, #336]
  403dfc:	lsl	x0, x1, x0
  403e00:	str	x0, [sp, #328]
  403e04:	str	xzr, [sp, #336]
  403e08:	ldrsw	x0, [sp, #316]
  403e0c:	ldr	x1, [sp, #344]
  403e10:	cmp	x1, x0
  403e14:	b.gt	403f00 <ferror@plt+0x2d70>
  403e18:	ldr	w0, [sp, #316]
  403e1c:	ldr	x1, [sp, #344]
  403e20:	sub	w0, w0, w1
  403e24:	add	w0, w0, #0x1
  403e28:	str	w0, [sp, #316]
  403e2c:	ldr	w0, [sp, #316]
  403e30:	cmp	w0, #0x3f
  403e34:	b.gt	403e9c <ferror@plt+0x2d0c>
  403e38:	mov	w1, #0x40                  	// #64
  403e3c:	ldr	w0, [sp, #316]
  403e40:	sub	w0, w1, w0
  403e44:	ldr	x1, [sp, #328]
  403e48:	lsl	x1, x1, x0
  403e4c:	ldr	w0, [sp, #316]
  403e50:	ldr	x2, [sp, #336]
  403e54:	lsr	x0, x2, x0
  403e58:	orr	x1, x1, x0
  403e5c:	mov	w2, #0x40                  	// #64
  403e60:	ldr	w0, [sp, #316]
  403e64:	sub	w0, w2, w0
  403e68:	ldr	x2, [sp, #336]
  403e6c:	lsl	x0, x2, x0
  403e70:	cmp	x0, #0x0
  403e74:	cset	w0, ne  // ne = any
  403e78:	and	w0, w0, #0xff
  403e7c:	sxtw	x0, w0
  403e80:	orr	x0, x1, x0
  403e84:	str	x0, [sp, #336]
  403e88:	ldr	w0, [sp, #316]
  403e8c:	ldr	x1, [sp, #328]
  403e90:	lsr	x0, x1, x0
  403e94:	str	x0, [sp, #328]
  403e98:	b	403ef8 <ferror@plt+0x2d68>
  403e9c:	ldr	w0, [sp, #316]
  403ea0:	sub	w0, w0, #0x40
  403ea4:	ldr	x1, [sp, #328]
  403ea8:	lsr	x1, x1, x0
  403eac:	ldr	w0, [sp, #316]
  403eb0:	cmp	w0, #0x40
  403eb4:	b.eq	403ed0 <ferror@plt+0x2d40>  // b.none
  403eb8:	mov	w2, #0x80                  	// #128
  403ebc:	ldr	w0, [sp, #316]
  403ec0:	sub	w0, w2, w0
  403ec4:	ldr	x2, [sp, #328]
  403ec8:	lsl	x0, x2, x0
  403ecc:	b	403ed4 <ferror@plt+0x2d44>
  403ed0:	mov	x0, #0x0                   	// #0
  403ed4:	ldr	x2, [sp, #336]
  403ed8:	orr	x0, x0, x2
  403edc:	cmp	x0, #0x0
  403ee0:	cset	w0, ne  // ne = any
  403ee4:	and	w0, w0, #0xff
  403ee8:	and	x0, x0, #0xff
  403eec:	orr	x0, x1, x0
  403ef0:	str	x0, [sp, #336]
  403ef4:	str	xzr, [sp, #328]
  403ef8:	str	xzr, [sp, #344]
  403efc:	b	403f44 <ferror@plt+0x2db4>
  403f00:	ldrsw	x0, [sp, #316]
  403f04:	ldr	x1, [sp, #344]
  403f08:	sub	x0, x1, x0
  403f0c:	str	x0, [sp, #344]
  403f10:	ldr	x0, [sp, #328]
  403f14:	and	x0, x0, #0xfff7ffffffffffff
  403f18:	str	x0, [sp, #328]
  403f1c:	b	403f44 <ferror@plt+0x2db4>
  403f20:	nop
  403f24:	b	403f44 <ferror@plt+0x2db4>
  403f28:	nop
  403f2c:	b	403f44 <ferror@plt+0x2db4>
  403f30:	nop
  403f34:	b	403f44 <ferror@plt+0x2db4>
  403f38:	nop
  403f3c:	b	403f44 <ferror@plt+0x2db4>
  403f40:	nop
  403f44:	ldr	x0, [sp, #344]
  403f48:	cmp	x0, #0x0
  403f4c:	b.ne	403f6c <ferror@plt+0x2ddc>  // b.any
  403f50:	ldr	x1, [sp, #328]
  403f54:	ldr	x0, [sp, #336]
  403f58:	orr	x0, x1, x0
  403f5c:	cmp	x0, #0x0
  403f60:	b.eq	403f6c <ferror@plt+0x2ddc>  // b.none
  403f64:	mov	w0, #0x1                   	// #1
  403f68:	b	403f70 <ferror@plt+0x2de0>
  403f6c:	mov	w0, #0x0                   	// #0
  403f70:	str	w0, [sp, #148]
  403f74:	ldr	x0, [sp, #336]
  403f78:	and	x0, x0, #0x7
  403f7c:	cmp	x0, #0x0
  403f80:	b.eq	4040c8 <ferror@plt+0x2f38>  // b.none
  403f84:	ldr	w0, [sp, #356]
  403f88:	orr	w0, w0, #0x10
  403f8c:	str	w0, [sp, #356]
  403f90:	ldr	x0, [sp, #304]
  403f94:	and	x0, x0, #0xc00000
  403f98:	cmp	x0, #0xc00, lsl #12
  403f9c:	b.eq	4040d0 <ferror@plt+0x2f40>  // b.none
  403fa0:	cmp	x0, #0xc00, lsl #12
  403fa4:	b.hi	4040d4 <ferror@plt+0x2f44>  // b.pmore
  403fa8:	cmp	x0, #0x800, lsl #12
  403fac:	b.eq	404070 <ferror@plt+0x2ee0>  // b.none
  403fb0:	cmp	x0, #0x800, lsl #12
  403fb4:	b.hi	4040d4 <ferror@plt+0x2f44>  // b.pmore
  403fb8:	cmp	x0, #0x0
  403fbc:	b.eq	403fcc <ferror@plt+0x2e3c>  // b.none
  403fc0:	cmp	x0, #0x400, lsl #12
  403fc4:	b.eq	404018 <ferror@plt+0x2e88>  // b.none
  403fc8:	b	4040d4 <ferror@plt+0x2f44>
  403fcc:	ldr	x0, [sp, #336]
  403fd0:	and	x0, x0, #0xf
  403fd4:	cmp	x0, #0x4
  403fd8:	b.eq	4040d0 <ferror@plt+0x2f40>  // b.none
  403fdc:	ldr	x0, [sp, #336]
  403fe0:	add	x0, x0, #0x4
  403fe4:	str	x0, [sp, #120]
  403fe8:	ldr	x1, [sp, #120]
  403fec:	ldr	x0, [sp, #336]
  403ff0:	cmp	x1, x0
  403ff4:	cset	w0, cc  // cc = lo, ul, last
  403ff8:	and	w0, w0, #0xff
  403ffc:	and	x0, x0, #0xff
  404000:	ldr	x1, [sp, #328]
  404004:	add	x0, x1, x0
  404008:	str	x0, [sp, #328]
  40400c:	ldr	x0, [sp, #120]
  404010:	str	x0, [sp, #336]
  404014:	b	4040d0 <ferror@plt+0x2f40>
  404018:	ldr	x0, [sp, #384]
  40401c:	cmp	x0, #0x0
  404020:	b.ne	4040d0 <ferror@plt+0x2f40>  // b.any
  404024:	ldr	x0, [sp, #336]
  404028:	and	x0, x0, #0x7
  40402c:	cmp	x0, #0x0
  404030:	b.eq	4040d0 <ferror@plt+0x2f40>  // b.none
  404034:	ldr	x0, [sp, #336]
  404038:	add	x0, x0, #0x8
  40403c:	str	x0, [sp, #128]
  404040:	ldr	x1, [sp, #128]
  404044:	ldr	x0, [sp, #336]
  404048:	cmp	x1, x0
  40404c:	cset	w0, cc  // cc = lo, ul, last
  404050:	and	w0, w0, #0xff
  404054:	and	x0, x0, #0xff
  404058:	ldr	x1, [sp, #328]
  40405c:	add	x0, x1, x0
  404060:	str	x0, [sp, #328]
  404064:	ldr	x0, [sp, #128]
  404068:	str	x0, [sp, #336]
  40406c:	b	4040d0 <ferror@plt+0x2f40>
  404070:	ldr	x0, [sp, #384]
  404074:	cmp	x0, #0x0
  404078:	b.eq	4040d0 <ferror@plt+0x2f40>  // b.none
  40407c:	ldr	x0, [sp, #336]
  404080:	and	x0, x0, #0x7
  404084:	cmp	x0, #0x0
  404088:	b.eq	4040d0 <ferror@plt+0x2f40>  // b.none
  40408c:	ldr	x0, [sp, #336]
  404090:	add	x0, x0, #0x8
  404094:	str	x0, [sp, #136]
  404098:	ldr	x1, [sp, #136]
  40409c:	ldr	x0, [sp, #336]
  4040a0:	cmp	x1, x0
  4040a4:	cset	w0, cc  // cc = lo, ul, last
  4040a8:	and	w0, w0, #0xff
  4040ac:	and	x0, x0, #0xff
  4040b0:	ldr	x1, [sp, #328]
  4040b4:	add	x0, x1, x0
  4040b8:	str	x0, [sp, #328]
  4040bc:	ldr	x0, [sp, #136]
  4040c0:	str	x0, [sp, #336]
  4040c4:	b	4040d0 <ferror@plt+0x2f40>
  4040c8:	nop
  4040cc:	b	4040d4 <ferror@plt+0x2f44>
  4040d0:	nop
  4040d4:	ldr	w0, [sp, #148]
  4040d8:	cmp	w0, #0x0
  4040dc:	b.eq	40410c <ferror@plt+0x2f7c>  // b.none
  4040e0:	ldr	w0, [sp, #356]
  4040e4:	and	w0, w0, #0x10
  4040e8:	cmp	w0, #0x0
  4040ec:	b.ne	404100 <ferror@plt+0x2f70>  // b.any
  4040f0:	ldr	x0, [sp, #304]
  4040f4:	and	x0, x0, #0x800
  4040f8:	cmp	x0, #0x0
  4040fc:	b.eq	40410c <ferror@plt+0x2f7c>  // b.none
  404100:	ldr	w0, [sp, #356]
  404104:	orr	w0, w0, #0x8
  404108:	str	w0, [sp, #356]
  40410c:	ldr	x0, [sp, #328]
  404110:	and	x0, x0, #0x8000000000000
  404114:	cmp	x0, #0x0
  404118:	b.eq	4041d0 <ferror@plt+0x3040>  // b.none
  40411c:	ldr	x0, [sp, #328]
  404120:	and	x0, x0, #0xfff7ffffffffffff
  404124:	str	x0, [sp, #328]
  404128:	ldr	x0, [sp, #344]
  40412c:	add	x0, x0, #0x1
  404130:	str	x0, [sp, #344]
  404134:	ldr	x1, [sp, #344]
  404138:	mov	x0, #0x7fff                	// #32767
  40413c:	cmp	x1, x0
  404140:	b.ne	4041d0 <ferror@plt+0x3040>  // b.any
  404144:	ldr	x0, [sp, #304]
  404148:	and	x0, x0, #0xc00000
  40414c:	cmp	x0, #0x0
  404150:	b.eq	40418c <ferror@plt+0x2ffc>  // b.none
  404154:	ldr	x0, [sp, #304]
  404158:	and	x0, x0, #0xc00000
  40415c:	cmp	x0, #0x400, lsl #12
  404160:	b.ne	404170 <ferror@plt+0x2fe0>  // b.any
  404164:	ldr	x0, [sp, #384]
  404168:	cmp	x0, #0x0
  40416c:	b.eq	40418c <ferror@plt+0x2ffc>  // b.none
  404170:	ldr	x0, [sp, #304]
  404174:	and	x0, x0, #0xc00000
  404178:	cmp	x0, #0x800, lsl #12
  40417c:	b.ne	4041a0 <ferror@plt+0x3010>  // b.any
  404180:	ldr	x0, [sp, #384]
  404184:	cmp	x0, #0x0
  404188:	b.eq	4041a0 <ferror@plt+0x3010>  // b.none
  40418c:	mov	x0, #0x7fff                	// #32767
  404190:	str	x0, [sp, #344]
  404194:	str	xzr, [sp, #336]
  404198:	str	xzr, [sp, #328]
  40419c:	b	4041b8 <ferror@plt+0x3028>
  4041a0:	mov	x0, #0x7ffe                	// #32766
  4041a4:	str	x0, [sp, #344]
  4041a8:	mov	x0, #0xffffffffffffffff    	// #-1
  4041ac:	str	x0, [sp, #336]
  4041b0:	mov	x0, #0xffffffffffffffff    	// #-1
  4041b4:	str	x0, [sp, #328]
  4041b8:	ldr	w0, [sp, #356]
  4041bc:	orr	w0, w0, #0x10
  4041c0:	str	w0, [sp, #356]
  4041c4:	ldr	w0, [sp, #356]
  4041c8:	orr	w0, w0, #0x4
  4041cc:	str	w0, [sp, #356]
  4041d0:	ldr	x0, [sp, #336]
  4041d4:	lsr	x1, x0, #3
  4041d8:	ldr	x0, [sp, #328]
  4041dc:	lsl	x0, x0, #61
  4041e0:	orr	x0, x1, x0
  4041e4:	str	x0, [sp, #336]
  4041e8:	ldr	x0, [sp, #328]
  4041ec:	lsr	x0, x0, #3
  4041f0:	str	x0, [sp, #328]
  4041f4:	ldr	x1, [sp, #344]
  4041f8:	mov	x0, #0x7fff                	// #32767
  4041fc:	cmp	x1, x0
  404200:	b.ne	404224 <ferror@plt+0x3094>  // b.any
  404204:	ldr	x1, [sp, #328]
  404208:	ldr	x0, [sp, #336]
  40420c:	orr	x0, x1, x0
  404210:	cmp	x0, #0x0
  404214:	b.eq	404224 <ferror@plt+0x3094>  // b.none
  404218:	ldr	x0, [sp, #328]
  40421c:	orr	x0, x0, #0x800000000000
  404220:	str	x0, [sp, #328]
  404224:	ldr	x0, [sp, #336]
  404228:	str	x0, [sp, #48]
  40422c:	ldr	x0, [sp, #328]
  404230:	and	x1, x0, #0xffffffffffff
  404234:	ldr	x0, [sp, #56]
  404238:	bfxil	x0, x1, #0, #48
  40423c:	str	x0, [sp, #56]
  404240:	ldr	x0, [sp, #344]
  404244:	and	w0, w0, #0x7fff
  404248:	and	w1, w0, #0xffff
  40424c:	ldrh	w0, [sp, #62]
  404250:	bfxil	w0, w1, #0, #15
  404254:	strh	w0, [sp, #62]
  404258:	ldr	x0, [sp, #384]
  40425c:	and	w0, w0, #0x1
  404260:	and	w1, w0, #0xff
  404264:	ldrb	w0, [sp, #63]
  404268:	bfi	w0, w1, #7, #1
  40426c:	strb	w0, [sp, #63]
  404270:	ldr	q0, [sp, #48]
  404274:	str	q0, [sp, #96]
  404278:	ldrsw	x0, [sp, #356]
  40427c:	cmp	x0, #0x0
  404280:	b.eq	40428c <ferror@plt+0x30fc>  // b.none
  404284:	ldr	w0, [sp, #356]
  404288:	bl	4092c4 <ferror@plt+0x8134>
  40428c:	ldr	q0, [sp, #96]
  404290:	ldp	x29, x30, [sp], #400
  404294:	ret
  404298:	sub	sp, sp, #0x290
  40429c:	stp	x29, x30, [sp]
  4042a0:	mov	x29, sp
  4042a4:	str	q0, [sp, #32]
  4042a8:	str	q1, [sp, #16]
  4042ac:	str	wzr, [sp, #564]
  4042b0:	str	xzr, [sp, #400]
  4042b4:	mrs	x0, fpcr
  4042b8:	str	x0, [sp, #400]
  4042bc:	ldr	q0, [sp, #32]
  4042c0:	str	q0, [sp, #80]
  4042c4:	ldr	x0, [sp, #80]
  4042c8:	str	x0, [sp, #584]
  4042cc:	ldr	x0, [sp, #88]
  4042d0:	ubfx	x0, x0, #0, #48
  4042d4:	str	x0, [sp, #592]
  4042d8:	ldrh	w0, [sp, #94]
  4042dc:	ubfx	x0, x0, #0, #15
  4042e0:	and	w0, w0, #0xffff
  4042e4:	and	x0, x0, #0xffff
  4042e8:	str	x0, [sp, #568]
  4042ec:	ldrb	w0, [sp, #95]
  4042f0:	ubfx	x0, x0, #7, #1
  4042f4:	and	w0, w0, #0xff
  4042f8:	and	x0, x0, #0xff
  4042fc:	str	x0, [sp, #392]
  404300:	ldr	x0, [sp, #568]
  404304:	cmp	x0, #0x0
  404308:	b.eq	404364 <ferror@plt+0x31d4>  // b.none
  40430c:	ldr	x1, [sp, #568]
  404310:	mov	x0, #0x7fff                	// #32767
  404314:	cmp	x1, x0
  404318:	b.eq	404458 <ferror@plt+0x32c8>  // b.none
  40431c:	ldr	x0, [sp, #592]
  404320:	orr	x0, x0, #0x1000000000000
  404324:	str	x0, [sp, #592]
  404328:	ldr	x0, [sp, #592]
  40432c:	lsl	x1, x0, #3
  404330:	ldr	x0, [sp, #584]
  404334:	lsr	x0, x0, #61
  404338:	orr	x0, x1, x0
  40433c:	str	x0, [sp, #592]
  404340:	ldr	x0, [sp, #584]
  404344:	lsl	x0, x0, #3
  404348:	str	x0, [sp, #584]
  40434c:	ldr	x1, [sp, #568]
  404350:	mov	x0, #0xffffffffffffc001    	// #-16383
  404354:	add	x0, x1, x0
  404358:	str	x0, [sp, #568]
  40435c:	str	xzr, [sp, #576]
  404360:	b	40449c <ferror@plt+0x330c>
  404364:	ldr	x1, [sp, #592]
  404368:	ldr	x0, [sp, #584]
  40436c:	orr	x0, x1, x0
  404370:	cmp	x0, #0x0
  404374:	b.ne	404384 <ferror@plt+0x31f4>  // b.any
  404378:	mov	x0, #0x1                   	// #1
  40437c:	str	x0, [sp, #576]
  404380:	b	40449c <ferror@plt+0x330c>
  404384:	ldr	x0, [sp, #592]
  404388:	cmp	x0, #0x0
  40438c:	b.eq	4043a4 <ferror@plt+0x3214>  // b.none
  404390:	ldr	x0, [sp, #592]
  404394:	clz	x0, x0
  404398:	sxtw	x0, w0
  40439c:	str	x0, [sp, #536]
  4043a0:	b	4043c0 <ferror@plt+0x3230>
  4043a4:	ldr	x0, [sp, #584]
  4043a8:	clz	x0, x0
  4043ac:	sxtw	x0, w0
  4043b0:	str	x0, [sp, #536]
  4043b4:	ldr	x0, [sp, #536]
  4043b8:	add	x0, x0, #0x40
  4043bc:	str	x0, [sp, #536]
  4043c0:	ldr	x0, [sp, #536]
  4043c4:	sub	x0, x0, #0xf
  4043c8:	str	x0, [sp, #536]
  4043cc:	ldr	x0, [sp, #536]
  4043d0:	cmp	x0, #0x3c
  4043d4:	b.gt	404420 <ferror@plt+0x3290>
  4043d8:	ldr	x0, [sp, #536]
  4043dc:	add	w0, w0, #0x3
  4043e0:	ldr	x1, [sp, #592]
  4043e4:	lsl	x1, x1, x0
  4043e8:	ldr	x0, [sp, #536]
  4043ec:	mov	w2, w0
  4043f0:	mov	w0, #0x3d                  	// #61
  4043f4:	sub	w0, w0, w2
  4043f8:	ldr	x2, [sp, #584]
  4043fc:	lsr	x0, x2, x0
  404400:	orr	x0, x1, x0
  404404:	str	x0, [sp, #592]
  404408:	ldr	x0, [sp, #536]
  40440c:	add	w0, w0, #0x3
  404410:	ldr	x1, [sp, #584]
  404414:	lsl	x0, x1, x0
  404418:	str	x0, [sp, #584]
  40441c:	b	404438 <ferror@plt+0x32a8>
  404420:	ldr	x0, [sp, #536]
  404424:	sub	w0, w0, #0x3d
  404428:	ldr	x1, [sp, #584]
  40442c:	lsl	x0, x1, x0
  404430:	str	x0, [sp, #592]
  404434:	str	xzr, [sp, #584]
  404438:	ldr	x1, [sp, #536]
  40443c:	mov	x0, #0x3ffe                	// #16382
  404440:	add	x0, x1, x0
  404444:	ldr	x1, [sp, #568]
  404448:	sub	x0, x1, x0
  40444c:	str	x0, [sp, #568]
  404450:	str	xzr, [sp, #576]
  404454:	b	40449c <ferror@plt+0x330c>
  404458:	ldr	x1, [sp, #592]
  40445c:	ldr	x0, [sp, #584]
  404460:	orr	x0, x1, x0
  404464:	cmp	x0, #0x0
  404468:	b.ne	404478 <ferror@plt+0x32e8>  // b.any
  40446c:	mov	x0, #0x2                   	// #2
  404470:	str	x0, [sp, #576]
  404474:	b	40449c <ferror@plt+0x330c>
  404478:	mov	x0, #0x3                   	// #3
  40447c:	str	x0, [sp, #576]
  404480:	ldr	x0, [sp, #592]
  404484:	and	x0, x0, #0x800000000000
  404488:	cmp	x0, #0x0
  40448c:	b.ne	40449c <ferror@plt+0x330c>  // b.any
  404490:	ldr	w0, [sp, #564]
  404494:	orr	w0, w0, #0x1
  404498:	str	w0, [sp, #564]
  40449c:	nop
  4044a0:	ldr	q0, [sp, #16]
  4044a4:	str	q0, [sp, #64]
  4044a8:	ldr	x0, [sp, #64]
  4044ac:	str	x0, [sp, #616]
  4044b0:	ldr	x0, [sp, #72]
  4044b4:	ubfx	x0, x0, #0, #48
  4044b8:	str	x0, [sp, #624]
  4044bc:	ldrh	w0, [sp, #78]
  4044c0:	ubfx	x0, x0, #0, #15
  4044c4:	and	w0, w0, #0xffff
  4044c8:	and	x0, x0, #0xffff
  4044cc:	str	x0, [sp, #600]
  4044d0:	ldrb	w0, [sp, #79]
  4044d4:	ubfx	x0, x0, #7, #1
  4044d8:	and	w0, w0, #0xff
  4044dc:	and	x0, x0, #0xff
  4044e0:	str	x0, [sp, #384]
  4044e4:	ldr	x0, [sp, #600]
  4044e8:	cmp	x0, #0x0
  4044ec:	b.eq	404548 <ferror@plt+0x33b8>  // b.none
  4044f0:	ldr	x1, [sp, #600]
  4044f4:	mov	x0, #0x7fff                	// #32767
  4044f8:	cmp	x1, x0
  4044fc:	b.eq	40463c <ferror@plt+0x34ac>  // b.none
  404500:	ldr	x0, [sp, #624]
  404504:	orr	x0, x0, #0x1000000000000
  404508:	str	x0, [sp, #624]
  40450c:	ldr	x0, [sp, #624]
  404510:	lsl	x1, x0, #3
  404514:	ldr	x0, [sp, #616]
  404518:	lsr	x0, x0, #61
  40451c:	orr	x0, x1, x0
  404520:	str	x0, [sp, #624]
  404524:	ldr	x0, [sp, #616]
  404528:	lsl	x0, x0, #3
  40452c:	str	x0, [sp, #616]
  404530:	ldr	x1, [sp, #600]
  404534:	mov	x0, #0xffffffffffffc001    	// #-16383
  404538:	add	x0, x1, x0
  40453c:	str	x0, [sp, #600]
  404540:	str	xzr, [sp, #608]
  404544:	b	404680 <ferror@plt+0x34f0>
  404548:	ldr	x1, [sp, #624]
  40454c:	ldr	x0, [sp, #616]
  404550:	orr	x0, x1, x0
  404554:	cmp	x0, #0x0
  404558:	b.ne	404568 <ferror@plt+0x33d8>  // b.any
  40455c:	mov	x0, #0x1                   	// #1
  404560:	str	x0, [sp, #608]
  404564:	b	404680 <ferror@plt+0x34f0>
  404568:	ldr	x0, [sp, #624]
  40456c:	cmp	x0, #0x0
  404570:	b.eq	404588 <ferror@plt+0x33f8>  // b.none
  404574:	ldr	x0, [sp, #624]
  404578:	clz	x0, x0
  40457c:	sxtw	x0, w0
  404580:	str	x0, [sp, #528]
  404584:	b	4045a4 <ferror@plt+0x3414>
  404588:	ldr	x0, [sp, #616]
  40458c:	clz	x0, x0
  404590:	sxtw	x0, w0
  404594:	str	x0, [sp, #528]
  404598:	ldr	x0, [sp, #528]
  40459c:	add	x0, x0, #0x40
  4045a0:	str	x0, [sp, #528]
  4045a4:	ldr	x0, [sp, #528]
  4045a8:	sub	x0, x0, #0xf
  4045ac:	str	x0, [sp, #528]
  4045b0:	ldr	x0, [sp, #528]
  4045b4:	cmp	x0, #0x3c
  4045b8:	b.gt	404604 <ferror@plt+0x3474>
  4045bc:	ldr	x0, [sp, #528]
  4045c0:	add	w0, w0, #0x3
  4045c4:	ldr	x1, [sp, #624]
  4045c8:	lsl	x1, x1, x0
  4045cc:	ldr	x0, [sp, #528]
  4045d0:	mov	w2, w0
  4045d4:	mov	w0, #0x3d                  	// #61
  4045d8:	sub	w0, w0, w2
  4045dc:	ldr	x2, [sp, #616]
  4045e0:	lsr	x0, x2, x0
  4045e4:	orr	x0, x1, x0
  4045e8:	str	x0, [sp, #624]
  4045ec:	ldr	x0, [sp, #528]
  4045f0:	add	w0, w0, #0x3
  4045f4:	ldr	x1, [sp, #616]
  4045f8:	lsl	x0, x1, x0
  4045fc:	str	x0, [sp, #616]
  404600:	b	40461c <ferror@plt+0x348c>
  404604:	ldr	x0, [sp, #528]
  404608:	sub	w0, w0, #0x3d
  40460c:	ldr	x1, [sp, #616]
  404610:	lsl	x0, x1, x0
  404614:	str	x0, [sp, #624]
  404618:	str	xzr, [sp, #616]
  40461c:	ldr	x1, [sp, #528]
  404620:	mov	x0, #0x3ffe                	// #16382
  404624:	add	x0, x1, x0
  404628:	ldr	x1, [sp, #600]
  40462c:	sub	x0, x1, x0
  404630:	str	x0, [sp, #600]
  404634:	str	xzr, [sp, #608]
  404638:	b	404680 <ferror@plt+0x34f0>
  40463c:	ldr	x1, [sp, #624]
  404640:	ldr	x0, [sp, #616]
  404644:	orr	x0, x1, x0
  404648:	cmp	x0, #0x0
  40464c:	b.ne	40465c <ferror@plt+0x34cc>  // b.any
  404650:	mov	x0, #0x2                   	// #2
  404654:	str	x0, [sp, #608]
  404658:	b	404680 <ferror@plt+0x34f0>
  40465c:	mov	x0, #0x3                   	// #3
  404660:	str	x0, [sp, #608]
  404664:	ldr	x0, [sp, #624]
  404668:	and	x0, x0, #0x800000000000
  40466c:	cmp	x0, #0x0
  404670:	b.ne	404680 <ferror@plt+0x34f0>  // b.any
  404674:	ldr	w0, [sp, #564]
  404678:	orr	w0, w0, #0x1
  40467c:	str	w0, [sp, #564]
  404680:	nop
  404684:	ldr	x1, [sp, #392]
  404688:	ldr	x0, [sp, #384]
  40468c:	eor	x0, x1, x0
  404690:	str	x0, [sp, #648]
  404694:	ldr	x1, [sp, #568]
  404698:	ldr	x0, [sp, #600]
  40469c:	sub	x0, x1, x0
  4046a0:	str	x0, [sp, #640]
  4046a4:	ldr	x0, [sp, #576]
  4046a8:	lsl	x1, x0, #2
  4046ac:	ldr	x0, [sp, #608]
  4046b0:	orr	x0, x1, x0
  4046b4:	cmp	x0, #0xf
  4046b8:	b.eq	405070 <ferror@plt+0x3ee0>  // b.none
  4046bc:	cmp	x0, #0xf
  4046c0:	b.gt	405168 <ferror@plt+0x3fd8>
  4046c4:	cmp	x0, #0xe
  4046c8:	b.gt	405168 <ferror@plt+0x3fd8>
  4046cc:	cmp	x0, #0xc
  4046d0:	b.ge	4050d0 <ferror@plt+0x3f40>  // b.tcont
  4046d4:	cmp	x0, #0xb
  4046d8:	b.eq	4050f4 <ferror@plt+0x3f64>  // b.none
  4046dc:	cmp	x0, #0xb
  4046e0:	b.gt	405168 <ferror@plt+0x3fd8>
  4046e4:	cmp	x0, #0xa
  4046e8:	b.eq	40513c <ferror@plt+0x3fac>  // b.none
  4046ec:	cmp	x0, #0xa
  4046f0:	b.gt	405168 <ferror@plt+0x3fd8>
  4046f4:	cmp	x0, #0x9
  4046f8:	b.gt	405168 <ferror@plt+0x3fd8>
  4046fc:	cmp	x0, #0x8
  404700:	b.ge	405130 <ferror@plt+0x3fa0>  // b.tcont
  404704:	cmp	x0, #0x7
  404708:	b.eq	4050f4 <ferror@plt+0x3f64>  // b.none
  40470c:	cmp	x0, #0x7
  404710:	b.gt	405168 <ferror@plt+0x3fd8>
  404714:	cmp	x0, #0x6
  404718:	b.eq	405118 <ferror@plt+0x3f88>  // b.none
  40471c:	cmp	x0, #0x6
  404720:	b.gt	405168 <ferror@plt+0x3fd8>
  404724:	cmp	x0, #0x5
  404728:	b.eq	40513c <ferror@plt+0x3fac>  // b.none
  40472c:	cmp	x0, #0x5
  404730:	b.gt	405168 <ferror@plt+0x3fd8>
  404734:	cmp	x0, #0x4
  404738:	b.eq	405118 <ferror@plt+0x3f88>  // b.none
  40473c:	cmp	x0, #0x4
  404740:	b.gt	405168 <ferror@plt+0x3fd8>
  404744:	cmp	x0, #0x3
  404748:	b.eq	4050f4 <ferror@plt+0x3f64>  // b.none
  40474c:	cmp	x0, #0x3
  404750:	b.gt	405168 <ferror@plt+0x3fd8>
  404754:	cmp	x0, #0x2
  404758:	b.eq	405118 <ferror@plt+0x3f88>  // b.none
  40475c:	cmp	x0, #0x2
  404760:	b.gt	405168 <ferror@plt+0x3fd8>
  404764:	cmp	x0, #0x0
  404768:	b.eq	404778 <ferror@plt+0x35e8>  // b.none
  40476c:	cmp	x0, #0x1
  404770:	b.eq	405124 <ferror@plt+0x3f94>  // b.none
  404774:	b	405168 <ferror@plt+0x3fd8>
  404778:	str	xzr, [sp, #632]
  40477c:	ldr	x1, [sp, #592]
  404780:	ldr	x0, [sp, #624]
  404784:	cmp	x1, x0
  404788:	b.hi	4047ac <ferror@plt+0x361c>  // b.pmore
  40478c:	ldr	x1, [sp, #592]
  404790:	ldr	x0, [sp, #624]
  404794:	cmp	x1, x0
  404798:	b.ne	4047e0 <ferror@plt+0x3650>  // b.any
  40479c:	ldr	x1, [sp, #584]
  4047a0:	ldr	x0, [sp, #616]
  4047a4:	cmp	x1, x0
  4047a8:	b.cc	4047e0 <ferror@plt+0x3650>  // b.lo, b.ul, b.last
  4047ac:	ldr	x0, [sp, #592]
  4047b0:	lsr	x0, x0, #1
  4047b4:	str	x0, [sp, #520]
  4047b8:	ldr	x0, [sp, #592]
  4047bc:	lsl	x1, x0, #63
  4047c0:	ldr	x0, [sp, #584]
  4047c4:	lsr	x0, x0, #1
  4047c8:	orr	x0, x1, x0
  4047cc:	str	x0, [sp, #512]
  4047d0:	ldr	x0, [sp, #584]
  4047d4:	lsl	x0, x0, #63
  4047d8:	str	x0, [sp, #504]
  4047dc:	b	404800 <ferror@plt+0x3670>
  4047e0:	ldr	x0, [sp, #640]
  4047e4:	sub	x0, x0, #0x1
  4047e8:	str	x0, [sp, #640]
  4047ec:	ldr	x0, [sp, #592]
  4047f0:	str	x0, [sp, #520]
  4047f4:	ldr	x0, [sp, #584]
  4047f8:	str	x0, [sp, #512]
  4047fc:	str	xzr, [sp, #504]
  404800:	ldr	x0, [sp, #624]
  404804:	lsl	x1, x0, #12
  404808:	ldr	x0, [sp, #616]
  40480c:	lsr	x0, x0, #52
  404810:	orr	x0, x1, x0
  404814:	str	x0, [sp, #624]
  404818:	ldr	x0, [sp, #616]
  40481c:	lsl	x0, x0, #12
  404820:	str	x0, [sp, #616]
  404824:	ldr	x0, [sp, #624]
  404828:	lsr	x0, x0, #32
  40482c:	str	x0, [sp, #376]
  404830:	ldr	x0, [sp, #624]
  404834:	and	x0, x0, #0xffffffff
  404838:	str	x0, [sp, #368]
  40483c:	ldr	x0, [sp, #520]
  404840:	ldr	x1, [sp, #376]
  404844:	udiv	x2, x0, x1
  404848:	ldr	x1, [sp, #376]
  40484c:	mul	x1, x2, x1
  404850:	sub	x0, x0, x1
  404854:	str	x0, [sp, #464]
  404858:	ldr	x1, [sp, #520]
  40485c:	ldr	x0, [sp, #376]
  404860:	udiv	x0, x1, x0
  404864:	str	x0, [sp, #480]
  404868:	ldr	x1, [sp, #480]
  40486c:	ldr	x0, [sp, #368]
  404870:	mul	x0, x1, x0
  404874:	str	x0, [sp, #360]
  404878:	ldr	x0, [sp, #464]
  40487c:	lsl	x1, x0, #32
  404880:	ldr	x0, [sp, #512]
  404884:	lsr	x0, x0, #32
  404888:	orr	x0, x1, x0
  40488c:	str	x0, [sp, #464]
  404890:	ldr	x1, [sp, #464]
  404894:	ldr	x0, [sp, #360]
  404898:	cmp	x1, x0
  40489c:	b.cs	4048f8 <ferror@plt+0x3768>  // b.hs, b.nlast
  4048a0:	ldr	x0, [sp, #480]
  4048a4:	sub	x0, x0, #0x1
  4048a8:	str	x0, [sp, #480]
  4048ac:	ldr	x1, [sp, #464]
  4048b0:	ldr	x0, [sp, #624]
  4048b4:	add	x0, x1, x0
  4048b8:	str	x0, [sp, #464]
  4048bc:	ldr	x1, [sp, #464]
  4048c0:	ldr	x0, [sp, #624]
  4048c4:	cmp	x1, x0
  4048c8:	b.cc	4048f8 <ferror@plt+0x3768>  // b.lo, b.ul, b.last
  4048cc:	ldr	x1, [sp, #464]
  4048d0:	ldr	x0, [sp, #360]
  4048d4:	cmp	x1, x0
  4048d8:	b.cs	4048f8 <ferror@plt+0x3768>  // b.hs, b.nlast
  4048dc:	ldr	x0, [sp, #480]
  4048e0:	sub	x0, x0, #0x1
  4048e4:	str	x0, [sp, #480]
  4048e8:	ldr	x1, [sp, #464]
  4048ec:	ldr	x0, [sp, #624]
  4048f0:	add	x0, x1, x0
  4048f4:	str	x0, [sp, #464]
  4048f8:	ldr	x1, [sp, #464]
  4048fc:	ldr	x0, [sp, #360]
  404900:	sub	x0, x1, x0
  404904:	str	x0, [sp, #464]
  404908:	ldr	x0, [sp, #464]
  40490c:	ldr	x1, [sp, #376]
  404910:	udiv	x2, x0, x1
  404914:	ldr	x1, [sp, #376]
  404918:	mul	x1, x2, x1
  40491c:	sub	x0, x0, x1
  404920:	str	x0, [sp, #456]
  404924:	ldr	x1, [sp, #464]
  404928:	ldr	x0, [sp, #376]
  40492c:	udiv	x0, x1, x0
  404930:	str	x0, [sp, #472]
  404934:	ldr	x1, [sp, #472]
  404938:	ldr	x0, [sp, #368]
  40493c:	mul	x0, x1, x0
  404940:	str	x0, [sp, #360]
  404944:	ldr	x0, [sp, #456]
  404948:	lsl	x1, x0, #32
  40494c:	ldr	x0, [sp, #512]
  404950:	and	x0, x0, #0xffffffff
  404954:	orr	x0, x1, x0
  404958:	str	x0, [sp, #456]
  40495c:	ldr	x1, [sp, #456]
  404960:	ldr	x0, [sp, #360]
  404964:	cmp	x1, x0
  404968:	b.cs	4049c4 <ferror@plt+0x3834>  // b.hs, b.nlast
  40496c:	ldr	x0, [sp, #472]
  404970:	sub	x0, x0, #0x1
  404974:	str	x0, [sp, #472]
  404978:	ldr	x1, [sp, #456]
  40497c:	ldr	x0, [sp, #624]
  404980:	add	x0, x1, x0
  404984:	str	x0, [sp, #456]
  404988:	ldr	x1, [sp, #456]
  40498c:	ldr	x0, [sp, #624]
  404990:	cmp	x1, x0
  404994:	b.cc	4049c4 <ferror@plt+0x3834>  // b.lo, b.ul, b.last
  404998:	ldr	x1, [sp, #456]
  40499c:	ldr	x0, [sp, #360]
  4049a0:	cmp	x1, x0
  4049a4:	b.cs	4049c4 <ferror@plt+0x3834>  // b.hs, b.nlast
  4049a8:	ldr	x0, [sp, #472]
  4049ac:	sub	x0, x0, #0x1
  4049b0:	str	x0, [sp, #472]
  4049b4:	ldr	x1, [sp, #456]
  4049b8:	ldr	x0, [sp, #624]
  4049bc:	add	x0, x1, x0
  4049c0:	str	x0, [sp, #456]
  4049c4:	ldr	x1, [sp, #456]
  4049c8:	ldr	x0, [sp, #360]
  4049cc:	sub	x0, x1, x0
  4049d0:	str	x0, [sp, #456]
  4049d4:	ldr	x0, [sp, #480]
  4049d8:	lsl	x0, x0, #32
  4049dc:	ldr	x1, [sp, #472]
  4049e0:	orr	x0, x1, x0
  4049e4:	str	x0, [sp, #544]
  4049e8:	ldr	x0, [sp, #456]
  4049ec:	str	x0, [sp, #496]
  4049f0:	ldr	x0, [sp, #544]
  4049f4:	str	w0, [sp, #356]
  4049f8:	ldr	x0, [sp, #544]
  4049fc:	lsr	x0, x0, #32
  404a00:	str	w0, [sp, #352]
  404a04:	ldr	x0, [sp, #616]
  404a08:	str	w0, [sp, #348]
  404a0c:	ldr	x0, [sp, #616]
  404a10:	lsr	x0, x0, #32
  404a14:	str	w0, [sp, #344]
  404a18:	ldr	w1, [sp, #356]
  404a1c:	ldr	w0, [sp, #348]
  404a20:	mul	x0, x1, x0
  404a24:	str	x0, [sp, #336]
  404a28:	ldr	w1, [sp, #356]
  404a2c:	ldr	w0, [sp, #344]
  404a30:	mul	x0, x1, x0
  404a34:	str	x0, [sp, #328]
  404a38:	ldr	w1, [sp, #352]
  404a3c:	ldr	w0, [sp, #348]
  404a40:	mul	x0, x1, x0
  404a44:	str	x0, [sp, #320]
  404a48:	ldr	w1, [sp, #352]
  404a4c:	ldr	w0, [sp, #344]
  404a50:	mul	x0, x1, x0
  404a54:	str	x0, [sp, #448]
  404a58:	ldr	x0, [sp, #336]
  404a5c:	lsr	x0, x0, #32
  404a60:	ldr	x1, [sp, #328]
  404a64:	add	x0, x1, x0
  404a68:	str	x0, [sp, #328]
  404a6c:	ldr	x1, [sp, #328]
  404a70:	ldr	x0, [sp, #320]
  404a74:	add	x0, x1, x0
  404a78:	str	x0, [sp, #328]
  404a7c:	ldr	x1, [sp, #328]
  404a80:	ldr	x0, [sp, #320]
  404a84:	cmp	x1, x0
  404a88:	b.cs	404a9c <ferror@plt+0x390c>  // b.hs, b.nlast
  404a8c:	ldr	x1, [sp, #448]
  404a90:	mov	x0, #0x100000000           	// #4294967296
  404a94:	add	x0, x1, x0
  404a98:	str	x0, [sp, #448]
  404a9c:	ldr	x0, [sp, #328]
  404aa0:	lsr	x0, x0, #32
  404aa4:	ldr	x1, [sp, #448]
  404aa8:	add	x0, x1, x0
  404aac:	str	x0, [sp, #312]
  404ab0:	ldr	x0, [sp, #328]
  404ab4:	and	x0, x0, #0xffffffff
  404ab8:	lsl	x1, x0, #32
  404abc:	ldr	x0, [sp, #336]
  404ac0:	and	x0, x0, #0xffffffff
  404ac4:	add	x0, x1, x0
  404ac8:	str	x0, [sp, #304]
  404acc:	ldr	x0, [sp, #504]
  404ad0:	str	x0, [sp, #488]
  404ad4:	ldr	x1, [sp, #312]
  404ad8:	ldr	x0, [sp, #496]
  404adc:	cmp	x1, x0
  404ae0:	b.hi	404b04 <ferror@plt+0x3974>  // b.pmore
  404ae4:	ldr	x1, [sp, #312]
  404ae8:	ldr	x0, [sp, #496]
  404aec:	cmp	x1, x0
  404af0:	b.ne	404c04 <ferror@plt+0x3a74>  // b.any
  404af4:	ldr	x1, [sp, #304]
  404af8:	ldr	x0, [sp, #488]
  404afc:	cmp	x1, x0
  404b00:	b.ls	404c04 <ferror@plt+0x3a74>  // b.plast
  404b04:	ldr	x0, [sp, #544]
  404b08:	sub	x0, x0, #0x1
  404b0c:	str	x0, [sp, #544]
  404b10:	ldr	x1, [sp, #616]
  404b14:	ldr	x0, [sp, #488]
  404b18:	add	x0, x1, x0
  404b1c:	str	x0, [sp, #296]
  404b20:	ldr	x1, [sp, #624]
  404b24:	ldr	x0, [sp, #496]
  404b28:	add	x1, x1, x0
  404b2c:	ldr	x2, [sp, #296]
  404b30:	ldr	x0, [sp, #616]
  404b34:	cmp	x2, x0
  404b38:	cset	w0, cc  // cc = lo, ul, last
  404b3c:	and	w0, w0, #0xff
  404b40:	and	x0, x0, #0xff
  404b44:	add	x0, x1, x0
  404b48:	str	x0, [sp, #496]
  404b4c:	ldr	x0, [sp, #296]
  404b50:	str	x0, [sp, #488]
  404b54:	ldr	x1, [sp, #496]
  404b58:	ldr	x0, [sp, #624]
  404b5c:	cmp	x1, x0
  404b60:	b.hi	404b84 <ferror@plt+0x39f4>  // b.pmore
  404b64:	ldr	x1, [sp, #496]
  404b68:	ldr	x0, [sp, #624]
  404b6c:	cmp	x1, x0
  404b70:	b.ne	404c04 <ferror@plt+0x3a74>  // b.any
  404b74:	ldr	x1, [sp, #488]
  404b78:	ldr	x0, [sp, #616]
  404b7c:	cmp	x1, x0
  404b80:	b.cc	404c04 <ferror@plt+0x3a74>  // b.lo, b.ul, b.last
  404b84:	ldr	x1, [sp, #312]
  404b88:	ldr	x0, [sp, #496]
  404b8c:	cmp	x1, x0
  404b90:	b.hi	404bb4 <ferror@plt+0x3a24>  // b.pmore
  404b94:	ldr	x1, [sp, #312]
  404b98:	ldr	x0, [sp, #496]
  404b9c:	cmp	x1, x0
  404ba0:	b.ne	404c04 <ferror@plt+0x3a74>  // b.any
  404ba4:	ldr	x1, [sp, #304]
  404ba8:	ldr	x0, [sp, #488]
  404bac:	cmp	x1, x0
  404bb0:	b.ls	404c04 <ferror@plt+0x3a74>  // b.plast
  404bb4:	ldr	x0, [sp, #544]
  404bb8:	sub	x0, x0, #0x1
  404bbc:	str	x0, [sp, #544]
  404bc0:	ldr	x1, [sp, #616]
  404bc4:	ldr	x0, [sp, #488]
  404bc8:	add	x0, x1, x0
  404bcc:	str	x0, [sp, #288]
  404bd0:	ldr	x1, [sp, #624]
  404bd4:	ldr	x0, [sp, #496]
  404bd8:	add	x1, x1, x0
  404bdc:	ldr	x2, [sp, #288]
  404be0:	ldr	x0, [sp, #616]
  404be4:	cmp	x2, x0
  404be8:	cset	w0, cc  // cc = lo, ul, last
  404bec:	and	w0, w0, #0xff
  404bf0:	and	x0, x0, #0xff
  404bf4:	add	x0, x1, x0
  404bf8:	str	x0, [sp, #496]
  404bfc:	ldr	x0, [sp, #288]
  404c00:	str	x0, [sp, #488]
  404c04:	ldr	x1, [sp, #488]
  404c08:	ldr	x0, [sp, #304]
  404c0c:	sub	x0, x1, x0
  404c10:	str	x0, [sp, #280]
  404c14:	ldr	x1, [sp, #496]
  404c18:	ldr	x0, [sp, #312]
  404c1c:	sub	x1, x1, x0
  404c20:	ldr	x2, [sp, #280]
  404c24:	ldr	x0, [sp, #488]
  404c28:	cmp	x2, x0
  404c2c:	cset	w0, hi  // hi = pmore
  404c30:	and	w0, w0, #0xff
  404c34:	and	x0, x0, #0xff
  404c38:	sub	x0, x1, x0
  404c3c:	str	x0, [sp, #496]
  404c40:	ldr	x0, [sp, #280]
  404c44:	str	x0, [sp, #488]
  404c48:	ldr	x1, [sp, #496]
  404c4c:	ldr	x0, [sp, #624]
  404c50:	cmp	x1, x0
  404c54:	b.ne	404c64 <ferror@plt+0x3ad4>  // b.any
  404c58:	mov	x0, #0xffffffffffffffff    	// #-1
  404c5c:	str	x0, [sp, #552]
  404c60:	b	405168 <ferror@plt+0x3fd8>
  404c64:	ldr	x0, [sp, #624]
  404c68:	lsr	x0, x0, #32
  404c6c:	str	x0, [sp, #272]
  404c70:	ldr	x0, [sp, #624]
  404c74:	and	x0, x0, #0xffffffff
  404c78:	str	x0, [sp, #264]
  404c7c:	ldr	x0, [sp, #496]
  404c80:	ldr	x1, [sp, #272]
  404c84:	udiv	x2, x0, x1
  404c88:	ldr	x1, [sp, #272]
  404c8c:	mul	x1, x2, x1
  404c90:	sub	x0, x0, x1
  404c94:	str	x0, [sp, #424]
  404c98:	ldr	x1, [sp, #496]
  404c9c:	ldr	x0, [sp, #272]
  404ca0:	udiv	x0, x1, x0
  404ca4:	str	x0, [sp, #440]
  404ca8:	ldr	x1, [sp, #440]
  404cac:	ldr	x0, [sp, #264]
  404cb0:	mul	x0, x1, x0
  404cb4:	str	x0, [sp, #256]
  404cb8:	ldr	x0, [sp, #424]
  404cbc:	lsl	x1, x0, #32
  404cc0:	ldr	x0, [sp, #488]
  404cc4:	lsr	x0, x0, #32
  404cc8:	orr	x0, x1, x0
  404ccc:	str	x0, [sp, #424]
  404cd0:	ldr	x1, [sp, #424]
  404cd4:	ldr	x0, [sp, #256]
  404cd8:	cmp	x1, x0
  404cdc:	b.cs	404d38 <ferror@plt+0x3ba8>  // b.hs, b.nlast
  404ce0:	ldr	x0, [sp, #440]
  404ce4:	sub	x0, x0, #0x1
  404ce8:	str	x0, [sp, #440]
  404cec:	ldr	x1, [sp, #424]
  404cf0:	ldr	x0, [sp, #624]
  404cf4:	add	x0, x1, x0
  404cf8:	str	x0, [sp, #424]
  404cfc:	ldr	x1, [sp, #424]
  404d00:	ldr	x0, [sp, #624]
  404d04:	cmp	x1, x0
  404d08:	b.cc	404d38 <ferror@plt+0x3ba8>  // b.lo, b.ul, b.last
  404d0c:	ldr	x1, [sp, #424]
  404d10:	ldr	x0, [sp, #256]
  404d14:	cmp	x1, x0
  404d18:	b.cs	404d38 <ferror@plt+0x3ba8>  // b.hs, b.nlast
  404d1c:	ldr	x0, [sp, #440]
  404d20:	sub	x0, x0, #0x1
  404d24:	str	x0, [sp, #440]
  404d28:	ldr	x1, [sp, #424]
  404d2c:	ldr	x0, [sp, #624]
  404d30:	add	x0, x1, x0
  404d34:	str	x0, [sp, #424]
  404d38:	ldr	x1, [sp, #424]
  404d3c:	ldr	x0, [sp, #256]
  404d40:	sub	x0, x1, x0
  404d44:	str	x0, [sp, #424]
  404d48:	ldr	x0, [sp, #424]
  404d4c:	ldr	x1, [sp, #272]
  404d50:	udiv	x2, x0, x1
  404d54:	ldr	x1, [sp, #272]
  404d58:	mul	x1, x2, x1
  404d5c:	sub	x0, x0, x1
  404d60:	str	x0, [sp, #416]
  404d64:	ldr	x1, [sp, #424]
  404d68:	ldr	x0, [sp, #272]
  404d6c:	udiv	x0, x1, x0
  404d70:	str	x0, [sp, #432]
  404d74:	ldr	x1, [sp, #432]
  404d78:	ldr	x0, [sp, #264]
  404d7c:	mul	x0, x1, x0
  404d80:	str	x0, [sp, #256]
  404d84:	ldr	x0, [sp, #416]
  404d88:	lsl	x1, x0, #32
  404d8c:	ldr	x0, [sp, #488]
  404d90:	and	x0, x0, #0xffffffff
  404d94:	orr	x0, x1, x0
  404d98:	str	x0, [sp, #416]
  404d9c:	ldr	x1, [sp, #416]
  404da0:	ldr	x0, [sp, #256]
  404da4:	cmp	x1, x0
  404da8:	b.cs	404e04 <ferror@plt+0x3c74>  // b.hs, b.nlast
  404dac:	ldr	x0, [sp, #432]
  404db0:	sub	x0, x0, #0x1
  404db4:	str	x0, [sp, #432]
  404db8:	ldr	x1, [sp, #416]
  404dbc:	ldr	x0, [sp, #624]
  404dc0:	add	x0, x1, x0
  404dc4:	str	x0, [sp, #416]
  404dc8:	ldr	x1, [sp, #416]
  404dcc:	ldr	x0, [sp, #624]
  404dd0:	cmp	x1, x0
  404dd4:	b.cc	404e04 <ferror@plt+0x3c74>  // b.lo, b.ul, b.last
  404dd8:	ldr	x1, [sp, #416]
  404ddc:	ldr	x0, [sp, #256]
  404de0:	cmp	x1, x0
  404de4:	b.cs	404e04 <ferror@plt+0x3c74>  // b.hs, b.nlast
  404de8:	ldr	x0, [sp, #432]
  404dec:	sub	x0, x0, #0x1
  404df0:	str	x0, [sp, #432]
  404df4:	ldr	x1, [sp, #416]
  404df8:	ldr	x0, [sp, #624]
  404dfc:	add	x0, x1, x0
  404e00:	str	x0, [sp, #416]
  404e04:	ldr	x1, [sp, #416]
  404e08:	ldr	x0, [sp, #256]
  404e0c:	sub	x0, x1, x0
  404e10:	str	x0, [sp, #416]
  404e14:	ldr	x0, [sp, #440]
  404e18:	lsl	x0, x0, #32
  404e1c:	ldr	x1, [sp, #432]
  404e20:	orr	x0, x1, x0
  404e24:	str	x0, [sp, #552]
  404e28:	ldr	x0, [sp, #416]
  404e2c:	str	x0, [sp, #496]
  404e30:	ldr	x0, [sp, #552]
  404e34:	str	w0, [sp, #252]
  404e38:	ldr	x0, [sp, #552]
  404e3c:	lsr	x0, x0, #32
  404e40:	str	w0, [sp, #248]
  404e44:	ldr	x0, [sp, #616]
  404e48:	str	w0, [sp, #244]
  404e4c:	ldr	x0, [sp, #616]
  404e50:	lsr	x0, x0, #32
  404e54:	str	w0, [sp, #240]
  404e58:	ldr	w1, [sp, #252]
  404e5c:	ldr	w0, [sp, #244]
  404e60:	mul	x0, x1, x0
  404e64:	str	x0, [sp, #232]
  404e68:	ldr	w1, [sp, #252]
  404e6c:	ldr	w0, [sp, #240]
  404e70:	mul	x0, x1, x0
  404e74:	str	x0, [sp, #224]
  404e78:	ldr	w1, [sp, #248]
  404e7c:	ldr	w0, [sp, #244]
  404e80:	mul	x0, x1, x0
  404e84:	str	x0, [sp, #216]
  404e88:	ldr	w1, [sp, #248]
  404e8c:	ldr	w0, [sp, #240]
  404e90:	mul	x0, x1, x0
  404e94:	str	x0, [sp, #408]
  404e98:	ldr	x0, [sp, #232]
  404e9c:	lsr	x0, x0, #32
  404ea0:	ldr	x1, [sp, #224]
  404ea4:	add	x0, x1, x0
  404ea8:	str	x0, [sp, #224]
  404eac:	ldr	x1, [sp, #224]
  404eb0:	ldr	x0, [sp, #216]
  404eb4:	add	x0, x1, x0
  404eb8:	str	x0, [sp, #224]
  404ebc:	ldr	x1, [sp, #224]
  404ec0:	ldr	x0, [sp, #216]
  404ec4:	cmp	x1, x0
  404ec8:	b.cs	404edc <ferror@plt+0x3d4c>  // b.hs, b.nlast
  404ecc:	ldr	x1, [sp, #408]
  404ed0:	mov	x0, #0x100000000           	// #4294967296
  404ed4:	add	x0, x1, x0
  404ed8:	str	x0, [sp, #408]
  404edc:	ldr	x0, [sp, #224]
  404ee0:	lsr	x0, x0, #32
  404ee4:	ldr	x1, [sp, #408]
  404ee8:	add	x0, x1, x0
  404eec:	str	x0, [sp, #312]
  404ef0:	ldr	x0, [sp, #224]
  404ef4:	and	x0, x0, #0xffffffff
  404ef8:	lsl	x1, x0, #32
  404efc:	ldr	x0, [sp, #232]
  404f00:	and	x0, x0, #0xffffffff
  404f04:	add	x0, x1, x0
  404f08:	str	x0, [sp, #304]
  404f0c:	str	xzr, [sp, #488]
  404f10:	ldr	x1, [sp, #312]
  404f14:	ldr	x0, [sp, #496]
  404f18:	cmp	x1, x0
  404f1c:	b.hi	404f40 <ferror@plt+0x3db0>  // b.pmore
  404f20:	ldr	x1, [sp, #312]
  404f24:	ldr	x0, [sp, #496]
  404f28:	cmp	x1, x0
  404f2c:	b.ne	405040 <ferror@plt+0x3eb0>  // b.any
  404f30:	ldr	x1, [sp, #304]
  404f34:	ldr	x0, [sp, #488]
  404f38:	cmp	x1, x0
  404f3c:	b.ls	405040 <ferror@plt+0x3eb0>  // b.plast
  404f40:	ldr	x0, [sp, #552]
  404f44:	sub	x0, x0, #0x1
  404f48:	str	x0, [sp, #552]
  404f4c:	ldr	x1, [sp, #616]
  404f50:	ldr	x0, [sp, #488]
  404f54:	add	x0, x1, x0
  404f58:	str	x0, [sp, #208]
  404f5c:	ldr	x1, [sp, #624]
  404f60:	ldr	x0, [sp, #496]
  404f64:	add	x1, x1, x0
  404f68:	ldr	x2, [sp, #208]
  404f6c:	ldr	x0, [sp, #616]
  404f70:	cmp	x2, x0
  404f74:	cset	w0, cc  // cc = lo, ul, last
  404f78:	and	w0, w0, #0xff
  404f7c:	and	x0, x0, #0xff
  404f80:	add	x0, x1, x0
  404f84:	str	x0, [sp, #496]
  404f88:	ldr	x0, [sp, #208]
  404f8c:	str	x0, [sp, #488]
  404f90:	ldr	x1, [sp, #496]
  404f94:	ldr	x0, [sp, #624]
  404f98:	cmp	x1, x0
  404f9c:	b.hi	404fc0 <ferror@plt+0x3e30>  // b.pmore
  404fa0:	ldr	x1, [sp, #496]
  404fa4:	ldr	x0, [sp, #624]
  404fa8:	cmp	x1, x0
  404fac:	b.ne	405040 <ferror@plt+0x3eb0>  // b.any
  404fb0:	ldr	x1, [sp, #488]
  404fb4:	ldr	x0, [sp, #616]
  404fb8:	cmp	x1, x0
  404fbc:	b.cc	405040 <ferror@plt+0x3eb0>  // b.lo, b.ul, b.last
  404fc0:	ldr	x1, [sp, #312]
  404fc4:	ldr	x0, [sp, #496]
  404fc8:	cmp	x1, x0
  404fcc:	b.hi	404ff0 <ferror@plt+0x3e60>  // b.pmore
  404fd0:	ldr	x1, [sp, #312]
  404fd4:	ldr	x0, [sp, #496]
  404fd8:	cmp	x1, x0
  404fdc:	b.ne	405040 <ferror@plt+0x3eb0>  // b.any
  404fe0:	ldr	x1, [sp, #304]
  404fe4:	ldr	x0, [sp, #488]
  404fe8:	cmp	x1, x0
  404fec:	b.ls	405040 <ferror@plt+0x3eb0>  // b.plast
  404ff0:	ldr	x0, [sp, #552]
  404ff4:	sub	x0, x0, #0x1
  404ff8:	str	x0, [sp, #552]
  404ffc:	ldr	x1, [sp, #616]
  405000:	ldr	x0, [sp, #488]
  405004:	add	x0, x1, x0
  405008:	str	x0, [sp, #200]
  40500c:	ldr	x1, [sp, #624]
  405010:	ldr	x0, [sp, #496]
  405014:	add	x1, x1, x0
  405018:	ldr	x2, [sp, #200]
  40501c:	ldr	x0, [sp, #616]
  405020:	cmp	x2, x0
  405024:	cset	w0, cc  // cc = lo, ul, last
  405028:	and	w0, w0, #0xff
  40502c:	and	x0, x0, #0xff
  405030:	add	x0, x1, x0
  405034:	str	x0, [sp, #496]
  405038:	ldr	x0, [sp, #200]
  40503c:	str	x0, [sp, #488]
  405040:	ldr	x1, [sp, #496]
  405044:	ldr	x0, [sp, #312]
  405048:	cmp	x1, x0
  40504c:	b.ne	405060 <ferror@plt+0x3ed0>  // b.any
  405050:	ldr	x1, [sp, #488]
  405054:	ldr	x0, [sp, #304]
  405058:	cmp	x1, x0
  40505c:	b.eq	405168 <ferror@plt+0x3fd8>  // b.none
  405060:	ldr	x0, [sp, #552]
  405064:	orr	x0, x0, #0x1
  405068:	str	x0, [sp, #552]
  40506c:	b	405168 <ferror@plt+0x3fd8>
  405070:	ldr	x0, [sp, #592]
  405074:	and	x0, x0, #0x800000000000
  405078:	cmp	x0, #0x0
  40507c:	b.eq	4050ac <ferror@plt+0x3f1c>  // b.none
  405080:	ldr	x0, [sp, #624]
  405084:	and	x0, x0, #0x800000000000
  405088:	cmp	x0, #0x0
  40508c:	b.ne	4050ac <ferror@plt+0x3f1c>  // b.any
  405090:	ldr	x0, [sp, #384]
  405094:	str	x0, [sp, #648]
  405098:	ldr	x0, [sp, #616]
  40509c:	str	x0, [sp, #552]
  4050a0:	ldr	x0, [sp, #624]
  4050a4:	str	x0, [sp, #544]
  4050a8:	b	4050c4 <ferror@plt+0x3f34>
  4050ac:	ldr	x0, [sp, #392]
  4050b0:	str	x0, [sp, #648]
  4050b4:	ldr	x0, [sp, #584]
  4050b8:	str	x0, [sp, #552]
  4050bc:	ldr	x0, [sp, #592]
  4050c0:	str	x0, [sp, #544]
  4050c4:	mov	x0, #0x3                   	// #3
  4050c8:	str	x0, [sp, #632]
  4050cc:	b	405168 <ferror@plt+0x3fd8>
  4050d0:	ldr	x0, [sp, #392]
  4050d4:	str	x0, [sp, #648]
  4050d8:	ldr	x0, [sp, #584]
  4050dc:	str	x0, [sp, #552]
  4050e0:	ldr	x0, [sp, #592]
  4050e4:	str	x0, [sp, #544]
  4050e8:	ldr	x0, [sp, #576]
  4050ec:	str	x0, [sp, #632]
  4050f0:	b	405168 <ferror@plt+0x3fd8>
  4050f4:	ldr	x0, [sp, #384]
  4050f8:	str	x0, [sp, #648]
  4050fc:	ldr	x0, [sp, #616]
  405100:	str	x0, [sp, #552]
  405104:	ldr	x0, [sp, #624]
  405108:	str	x0, [sp, #544]
  40510c:	ldr	x0, [sp, #608]
  405110:	str	x0, [sp, #632]
  405114:	b	405168 <ferror@plt+0x3fd8>
  405118:	mov	x0, #0x1                   	// #1
  40511c:	str	x0, [sp, #632]
  405120:	b	405168 <ferror@plt+0x3fd8>
  405124:	ldr	w0, [sp, #564]
  405128:	orr	w0, w0, #0x2
  40512c:	str	w0, [sp, #564]
  405130:	mov	x0, #0x2                   	// #2
  405134:	str	x0, [sp, #632]
  405138:	b	405168 <ferror@plt+0x3fd8>
  40513c:	str	xzr, [sp, #648]
  405140:	mov	x0, #0x3                   	// #3
  405144:	str	x0, [sp, #632]
  405148:	mov	x0, #0xffffffffffffffff    	// #-1
  40514c:	str	x0, [sp, #552]
  405150:	mov	x0, #0xffffffffffff        	// #281474976710655
  405154:	str	x0, [sp, #544]
  405158:	ldr	w0, [sp, #564]
  40515c:	orr	w0, w0, #0x1
  405160:	str	w0, [sp, #564]
  405164:	b	405168 <ferror@plt+0x3fd8>
  405168:	nop
  40516c:	ldr	x0, [sp, #632]
  405170:	cmp	x0, #0x3
  405174:	b.eq	405908 <ferror@plt+0x4778>  // b.none
  405178:	ldr	x0, [sp, #632]
  40517c:	cmp	x0, #0x3
  405180:	b.gt	405920 <ferror@plt+0x4790>
  405184:	ldr	x0, [sp, #632]
  405188:	cmp	x0, #0x2
  40518c:	b.eq	4058f4 <ferror@plt+0x4764>  // b.none
  405190:	ldr	x0, [sp, #632]
  405194:	cmp	x0, #0x2
  405198:	b.gt	405920 <ferror@plt+0x4790>
  40519c:	ldr	x0, [sp, #632]
  4051a0:	cmp	x0, #0x0
  4051a4:	b.eq	4051b8 <ferror@plt+0x4028>  // b.none
  4051a8:	ldr	x0, [sp, #632]
  4051ac:	cmp	x0, #0x1
  4051b0:	b.eq	4058e4 <ferror@plt+0x4754>  // b.none
  4051b4:	b	405920 <ferror@plt+0x4790>
  4051b8:	ldr	x1, [sp, #640]
  4051bc:	mov	x0, #0x3fff                	// #16383
  4051c0:	add	x0, x1, x0
  4051c4:	str	x0, [sp, #640]
  4051c8:	ldr	x0, [sp, #640]
  4051cc:	cmp	x0, #0x0
  4051d0:	b.le	40544c <ferror@plt+0x42bc>
  4051d4:	ldr	x0, [sp, #552]
  4051d8:	and	x0, x0, #0x7
  4051dc:	cmp	x0, #0x0
  4051e0:	b.eq	405328 <ferror@plt+0x4198>  // b.none
  4051e4:	ldr	w0, [sp, #564]
  4051e8:	orr	w0, w0, #0x10
  4051ec:	str	w0, [sp, #564]
  4051f0:	ldr	x0, [sp, #400]
  4051f4:	and	x0, x0, #0xc00000
  4051f8:	cmp	x0, #0xc00, lsl #12
  4051fc:	b.eq	405330 <ferror@plt+0x41a0>  // b.none
  405200:	cmp	x0, #0xc00, lsl #12
  405204:	b.hi	405334 <ferror@plt+0x41a4>  // b.pmore
  405208:	cmp	x0, #0x800, lsl #12
  40520c:	b.eq	4052d0 <ferror@plt+0x4140>  // b.none
  405210:	cmp	x0, #0x800, lsl #12
  405214:	b.hi	405334 <ferror@plt+0x41a4>  // b.pmore
  405218:	cmp	x0, #0x0
  40521c:	b.eq	40522c <ferror@plt+0x409c>  // b.none
  405220:	cmp	x0, #0x400, lsl #12
  405224:	b.eq	405278 <ferror@plt+0x40e8>  // b.none
  405228:	b	405334 <ferror@plt+0x41a4>
  40522c:	ldr	x0, [sp, #552]
  405230:	and	x0, x0, #0xf
  405234:	cmp	x0, #0x4
  405238:	b.eq	405330 <ferror@plt+0x41a0>  // b.none
  40523c:	ldr	x0, [sp, #552]
  405240:	add	x0, x0, #0x4
  405244:	str	x0, [sp, #120]
  405248:	ldr	x1, [sp, #120]
  40524c:	ldr	x0, [sp, #552]
  405250:	cmp	x1, x0
  405254:	cset	w0, cc  // cc = lo, ul, last
  405258:	and	w0, w0, #0xff
  40525c:	and	x0, x0, #0xff
  405260:	ldr	x1, [sp, #544]
  405264:	add	x0, x1, x0
  405268:	str	x0, [sp, #544]
  40526c:	ldr	x0, [sp, #120]
  405270:	str	x0, [sp, #552]
  405274:	b	405330 <ferror@plt+0x41a0>
  405278:	ldr	x0, [sp, #648]
  40527c:	cmp	x0, #0x0
  405280:	b.ne	405330 <ferror@plt+0x41a0>  // b.any
  405284:	ldr	x0, [sp, #552]
  405288:	and	x0, x0, #0x7
  40528c:	cmp	x0, #0x0
  405290:	b.eq	405330 <ferror@plt+0x41a0>  // b.none
  405294:	ldr	x0, [sp, #552]
  405298:	add	x0, x0, #0x8
  40529c:	str	x0, [sp, #128]
  4052a0:	ldr	x1, [sp, #128]
  4052a4:	ldr	x0, [sp, #552]
  4052a8:	cmp	x1, x0
  4052ac:	cset	w0, cc  // cc = lo, ul, last
  4052b0:	and	w0, w0, #0xff
  4052b4:	and	x0, x0, #0xff
  4052b8:	ldr	x1, [sp, #544]
  4052bc:	add	x0, x1, x0
  4052c0:	str	x0, [sp, #544]
  4052c4:	ldr	x0, [sp, #128]
  4052c8:	str	x0, [sp, #552]
  4052cc:	b	405330 <ferror@plt+0x41a0>
  4052d0:	ldr	x0, [sp, #648]
  4052d4:	cmp	x0, #0x0
  4052d8:	b.eq	405330 <ferror@plt+0x41a0>  // b.none
  4052dc:	ldr	x0, [sp, #552]
  4052e0:	and	x0, x0, #0x7
  4052e4:	cmp	x0, #0x0
  4052e8:	b.eq	405330 <ferror@plt+0x41a0>  // b.none
  4052ec:	ldr	x0, [sp, #552]
  4052f0:	add	x0, x0, #0x8
  4052f4:	str	x0, [sp, #136]
  4052f8:	ldr	x1, [sp, #136]
  4052fc:	ldr	x0, [sp, #552]
  405300:	cmp	x1, x0
  405304:	cset	w0, cc  // cc = lo, ul, last
  405308:	and	w0, w0, #0xff
  40530c:	and	x0, x0, #0xff
  405310:	ldr	x1, [sp, #544]
  405314:	add	x0, x1, x0
  405318:	str	x0, [sp, #544]
  40531c:	ldr	x0, [sp, #136]
  405320:	str	x0, [sp, #552]
  405324:	b	405330 <ferror@plt+0x41a0>
  405328:	nop
  40532c:	b	405334 <ferror@plt+0x41a4>
  405330:	nop
  405334:	ldr	x0, [sp, #544]
  405338:	and	x0, x0, #0x10000000000000
  40533c:	cmp	x0, #0x0
  405340:	b.eq	40535c <ferror@plt+0x41cc>  // b.none
  405344:	ldr	x0, [sp, #544]
  405348:	and	x0, x0, #0xffefffffffffffff
  40534c:	str	x0, [sp, #544]
  405350:	ldr	x0, [sp, #640]
  405354:	add	x0, x0, #0x1
  405358:	str	x0, [sp, #640]
  40535c:	ldr	x0, [sp, #552]
  405360:	lsr	x1, x0, #3
  405364:	ldr	x0, [sp, #544]
  405368:	lsl	x0, x0, #61
  40536c:	orr	x0, x1, x0
  405370:	str	x0, [sp, #552]
  405374:	ldr	x0, [sp, #544]
  405378:	lsr	x0, x0, #3
  40537c:	str	x0, [sp, #544]
  405380:	ldr	x1, [sp, #640]
  405384:	mov	x0, #0x7ffe                	// #32766
  405388:	cmp	x1, x0
  40538c:	b.le	40591c <ferror@plt+0x478c>
  405390:	ldr	x0, [sp, #400]
  405394:	and	x0, x0, #0xc00000
  405398:	cmp	x0, #0x800, lsl #12
  40539c:	b.eq	4053e0 <ferror@plt+0x4250>  // b.none
  4053a0:	cmp	x0, #0x800, lsl #12
  4053a4:	b.hi	4053f8 <ferror@plt+0x4268>  // b.pmore
  4053a8:	cmp	x0, #0x0
  4053ac:	b.eq	4053bc <ferror@plt+0x422c>  // b.none
  4053b0:	cmp	x0, #0x400, lsl #12
  4053b4:	b.eq	4053c8 <ferror@plt+0x4238>  // b.none
  4053b8:	b	4053f8 <ferror@plt+0x4268>
  4053bc:	mov	x0, #0x2                   	// #2
  4053c0:	str	x0, [sp, #632]
  4053c4:	b	4053f4 <ferror@plt+0x4264>
  4053c8:	ldr	x0, [sp, #648]
  4053cc:	cmp	x0, #0x0
  4053d0:	b.ne	4053f4 <ferror@plt+0x4264>  // b.any
  4053d4:	mov	x0, #0x2                   	// #2
  4053d8:	str	x0, [sp, #632]
  4053dc:	b	4053f4 <ferror@plt+0x4264>
  4053e0:	ldr	x0, [sp, #648]
  4053e4:	cmp	x0, #0x0
  4053e8:	b.eq	4053f4 <ferror@plt+0x4264>  // b.none
  4053ec:	mov	x0, #0x2                   	// #2
  4053f0:	str	x0, [sp, #632]
  4053f4:	nop
  4053f8:	ldr	x0, [sp, #632]
  4053fc:	cmp	x0, #0x2
  405400:	b.ne	405418 <ferror@plt+0x4288>  // b.any
  405404:	mov	x0, #0x7fff                	// #32767
  405408:	str	x0, [sp, #640]
  40540c:	str	xzr, [sp, #552]
  405410:	str	xzr, [sp, #544]
  405414:	b	405430 <ferror@plt+0x42a0>
  405418:	mov	x0, #0x7ffe                	// #32766
  40541c:	str	x0, [sp, #640]
  405420:	mov	x0, #0xffffffffffffffff    	// #-1
  405424:	str	x0, [sp, #552]
  405428:	mov	x0, #0xffffffffffffffff    	// #-1
  40542c:	str	x0, [sp, #544]
  405430:	ldr	w0, [sp, #564]
  405434:	orr	w0, w0, #0x4
  405438:	str	w0, [sp, #564]
  40543c:	ldr	w0, [sp, #564]
  405440:	orr	w0, w0, #0x10
  405444:	str	w0, [sp, #564]
  405448:	b	40591c <ferror@plt+0x478c>
  40544c:	mov	w0, #0x1                   	// #1
  405450:	str	w0, [sp, #196]
  405454:	mov	x1, #0x1                   	// #1
  405458:	ldr	x0, [sp, #640]
  40545c:	sub	x0, x1, x0
  405460:	str	x0, [sp, #640]
  405464:	ldr	x0, [sp, #640]
  405468:	cmp	x0, #0x74
  40546c:	b.gt	405744 <ferror@plt+0x45b4>
  405470:	ldr	x0, [sp, #640]
  405474:	cmp	x0, #0x3f
  405478:	b.gt	4054f0 <ferror@plt+0x4360>
  40547c:	ldr	x0, [sp, #640]
  405480:	mov	w1, w0
  405484:	mov	w0, #0x40                  	// #64
  405488:	sub	w0, w0, w1
  40548c:	ldr	x1, [sp, #544]
  405490:	lsl	x1, x1, x0
  405494:	ldr	x0, [sp, #640]
  405498:	mov	w2, w0
  40549c:	ldr	x0, [sp, #552]
  4054a0:	lsr	x0, x0, x2
  4054a4:	orr	x1, x1, x0
  4054a8:	ldr	x0, [sp, #640]
  4054ac:	mov	w2, w0
  4054b0:	mov	w0, #0x40                  	// #64
  4054b4:	sub	w0, w0, w2
  4054b8:	ldr	x2, [sp, #552]
  4054bc:	lsl	x0, x2, x0
  4054c0:	cmp	x0, #0x0
  4054c4:	cset	w0, ne  // ne = any
  4054c8:	and	w0, w0, #0xff
  4054cc:	sxtw	x0, w0
  4054d0:	orr	x0, x1, x0
  4054d4:	str	x0, [sp, #552]
  4054d8:	ldr	x0, [sp, #640]
  4054dc:	mov	w1, w0
  4054e0:	ldr	x0, [sp, #544]
  4054e4:	lsr	x0, x0, x1
  4054e8:	str	x0, [sp, #544]
  4054ec:	b	405550 <ferror@plt+0x43c0>
  4054f0:	ldr	x0, [sp, #640]
  4054f4:	sub	w0, w0, #0x40
  4054f8:	ldr	x1, [sp, #544]
  4054fc:	lsr	x1, x1, x0
  405500:	ldr	x0, [sp, #640]
  405504:	cmp	x0, #0x40
  405508:	b.eq	405528 <ferror@plt+0x4398>  // b.none
  40550c:	ldr	x0, [sp, #640]
  405510:	mov	w2, w0
  405514:	mov	w0, #0x80                  	// #128
  405518:	sub	w0, w0, w2
  40551c:	ldr	x2, [sp, #544]
  405520:	lsl	x0, x2, x0
  405524:	b	40552c <ferror@plt+0x439c>
  405528:	mov	x0, #0x0                   	// #0
  40552c:	ldr	x2, [sp, #552]
  405530:	orr	x0, x0, x2
  405534:	cmp	x0, #0x0
  405538:	cset	w0, ne  // ne = any
  40553c:	and	w0, w0, #0xff
  405540:	and	x0, x0, #0xff
  405544:	orr	x0, x1, x0
  405548:	str	x0, [sp, #552]
  40554c:	str	xzr, [sp, #544]
  405550:	ldr	x0, [sp, #552]
  405554:	and	x0, x0, #0x7
  405558:	cmp	x0, #0x0
  40555c:	b.eq	4056a4 <ferror@plt+0x4514>  // b.none
  405560:	ldr	w0, [sp, #564]
  405564:	orr	w0, w0, #0x10
  405568:	str	w0, [sp, #564]
  40556c:	ldr	x0, [sp, #400]
  405570:	and	x0, x0, #0xc00000
  405574:	cmp	x0, #0xc00, lsl #12
  405578:	b.eq	4056ac <ferror@plt+0x451c>  // b.none
  40557c:	cmp	x0, #0xc00, lsl #12
  405580:	b.hi	4056b0 <ferror@plt+0x4520>  // b.pmore
  405584:	cmp	x0, #0x800, lsl #12
  405588:	b.eq	40564c <ferror@plt+0x44bc>  // b.none
  40558c:	cmp	x0, #0x800, lsl #12
  405590:	b.hi	4056b0 <ferror@plt+0x4520>  // b.pmore
  405594:	cmp	x0, #0x0
  405598:	b.eq	4055a8 <ferror@plt+0x4418>  // b.none
  40559c:	cmp	x0, #0x400, lsl #12
  4055a0:	b.eq	4055f4 <ferror@plt+0x4464>  // b.none
  4055a4:	b	4056b0 <ferror@plt+0x4520>
  4055a8:	ldr	x0, [sp, #552]
  4055ac:	and	x0, x0, #0xf
  4055b0:	cmp	x0, #0x4
  4055b4:	b.eq	4056ac <ferror@plt+0x451c>  // b.none
  4055b8:	ldr	x0, [sp, #552]
  4055bc:	add	x0, x0, #0x4
  4055c0:	str	x0, [sp, #144]
  4055c4:	ldr	x1, [sp, #144]
  4055c8:	ldr	x0, [sp, #552]
  4055cc:	cmp	x1, x0
  4055d0:	cset	w0, cc  // cc = lo, ul, last
  4055d4:	and	w0, w0, #0xff
  4055d8:	and	x0, x0, #0xff
  4055dc:	ldr	x1, [sp, #544]
  4055e0:	add	x0, x1, x0
  4055e4:	str	x0, [sp, #544]
  4055e8:	ldr	x0, [sp, #144]
  4055ec:	str	x0, [sp, #552]
  4055f0:	b	4056ac <ferror@plt+0x451c>
  4055f4:	ldr	x0, [sp, #648]
  4055f8:	cmp	x0, #0x0
  4055fc:	b.ne	4056ac <ferror@plt+0x451c>  // b.any
  405600:	ldr	x0, [sp, #552]
  405604:	and	x0, x0, #0x7
  405608:	cmp	x0, #0x0
  40560c:	b.eq	4056ac <ferror@plt+0x451c>  // b.none
  405610:	ldr	x0, [sp, #552]
  405614:	add	x0, x0, #0x8
  405618:	str	x0, [sp, #152]
  40561c:	ldr	x1, [sp, #152]
  405620:	ldr	x0, [sp, #552]
  405624:	cmp	x1, x0
  405628:	cset	w0, cc  // cc = lo, ul, last
  40562c:	and	w0, w0, #0xff
  405630:	and	x0, x0, #0xff
  405634:	ldr	x1, [sp, #544]
  405638:	add	x0, x1, x0
  40563c:	str	x0, [sp, #544]
  405640:	ldr	x0, [sp, #152]
  405644:	str	x0, [sp, #552]
  405648:	b	4056ac <ferror@plt+0x451c>
  40564c:	ldr	x0, [sp, #648]
  405650:	cmp	x0, #0x0
  405654:	b.eq	4056ac <ferror@plt+0x451c>  // b.none
  405658:	ldr	x0, [sp, #552]
  40565c:	and	x0, x0, #0x7
  405660:	cmp	x0, #0x0
  405664:	b.eq	4056ac <ferror@plt+0x451c>  // b.none
  405668:	ldr	x0, [sp, #552]
  40566c:	add	x0, x0, #0x8
  405670:	str	x0, [sp, #160]
  405674:	ldr	x1, [sp, #160]
  405678:	ldr	x0, [sp, #552]
  40567c:	cmp	x1, x0
  405680:	cset	w0, cc  // cc = lo, ul, last
  405684:	and	w0, w0, #0xff
  405688:	and	x0, x0, #0xff
  40568c:	ldr	x1, [sp, #544]
  405690:	add	x0, x1, x0
  405694:	str	x0, [sp, #544]
  405698:	ldr	x0, [sp, #160]
  40569c:	str	x0, [sp, #552]
  4056a0:	b	4056ac <ferror@plt+0x451c>
  4056a4:	nop
  4056a8:	b	4056b0 <ferror@plt+0x4520>
  4056ac:	nop
  4056b0:	ldr	x0, [sp, #544]
  4056b4:	and	x0, x0, #0x8000000000000
  4056b8:	cmp	x0, #0x0
  4056bc:	b.eq	4056e0 <ferror@plt+0x4550>  // b.none
  4056c0:	mov	x0, #0x1                   	// #1
  4056c4:	str	x0, [sp, #640]
  4056c8:	str	xzr, [sp, #552]
  4056cc:	str	xzr, [sp, #544]
  4056d0:	ldr	w0, [sp, #564]
  4056d4:	orr	w0, w0, #0x10
  4056d8:	str	w0, [sp, #564]
  4056dc:	b	405708 <ferror@plt+0x4578>
  4056e0:	str	xzr, [sp, #640]
  4056e4:	ldr	x0, [sp, #552]
  4056e8:	lsr	x1, x0, #3
  4056ec:	ldr	x0, [sp, #544]
  4056f0:	lsl	x0, x0, #61
  4056f4:	orr	x0, x1, x0
  4056f8:	str	x0, [sp, #552]
  4056fc:	ldr	x0, [sp, #544]
  405700:	lsr	x0, x0, #3
  405704:	str	x0, [sp, #544]
  405708:	ldr	w0, [sp, #196]
  40570c:	cmp	w0, #0x0
  405710:	b.eq	40591c <ferror@plt+0x478c>  // b.none
  405714:	ldr	w0, [sp, #564]
  405718:	and	w0, w0, #0x10
  40571c:	cmp	w0, #0x0
  405720:	b.ne	405734 <ferror@plt+0x45a4>  // b.any
  405724:	ldr	x0, [sp, #400]
  405728:	and	x0, x0, #0x800
  40572c:	cmp	x0, #0x0
  405730:	b.eq	40591c <ferror@plt+0x478c>  // b.none
  405734:	ldr	w0, [sp, #564]
  405738:	orr	w0, w0, #0x8
  40573c:	str	w0, [sp, #564]
  405740:	b	40591c <ferror@plt+0x478c>
  405744:	str	xzr, [sp, #640]
  405748:	ldr	x1, [sp, #544]
  40574c:	ldr	x0, [sp, #552]
  405750:	orr	x0, x1, x0
  405754:	cmp	x0, #0x0
  405758:	b.eq	4058d4 <ferror@plt+0x4744>  // b.none
  40575c:	mov	x0, #0x1                   	// #1
  405760:	str	x0, [sp, #552]
  405764:	str	xzr, [sp, #544]
  405768:	ldr	x0, [sp, #552]
  40576c:	and	x0, x0, #0x7
  405770:	cmp	x0, #0x0
  405774:	b.eq	4058bc <ferror@plt+0x472c>  // b.none
  405778:	ldr	w0, [sp, #564]
  40577c:	orr	w0, w0, #0x10
  405780:	str	w0, [sp, #564]
  405784:	ldr	x0, [sp, #400]
  405788:	and	x0, x0, #0xc00000
  40578c:	cmp	x0, #0xc00, lsl #12
  405790:	b.eq	4058c4 <ferror@plt+0x4734>  // b.none
  405794:	cmp	x0, #0xc00, lsl #12
  405798:	b.hi	4058c8 <ferror@plt+0x4738>  // b.pmore
  40579c:	cmp	x0, #0x800, lsl #12
  4057a0:	b.eq	405864 <ferror@plt+0x46d4>  // b.none
  4057a4:	cmp	x0, #0x800, lsl #12
  4057a8:	b.hi	4058c8 <ferror@plt+0x4738>  // b.pmore
  4057ac:	cmp	x0, #0x0
  4057b0:	b.eq	4057c0 <ferror@plt+0x4630>  // b.none
  4057b4:	cmp	x0, #0x400, lsl #12
  4057b8:	b.eq	40580c <ferror@plt+0x467c>  // b.none
  4057bc:	b	4058c8 <ferror@plt+0x4738>
  4057c0:	ldr	x0, [sp, #552]
  4057c4:	and	x0, x0, #0xf
  4057c8:	cmp	x0, #0x4
  4057cc:	b.eq	4058c4 <ferror@plt+0x4734>  // b.none
  4057d0:	ldr	x0, [sp, #552]
  4057d4:	add	x0, x0, #0x4
  4057d8:	str	x0, [sp, #168]
  4057dc:	ldr	x1, [sp, #168]
  4057e0:	ldr	x0, [sp, #552]
  4057e4:	cmp	x1, x0
  4057e8:	cset	w0, cc  // cc = lo, ul, last
  4057ec:	and	w0, w0, #0xff
  4057f0:	and	x0, x0, #0xff
  4057f4:	ldr	x1, [sp, #544]
  4057f8:	add	x0, x1, x0
  4057fc:	str	x0, [sp, #544]
  405800:	ldr	x0, [sp, #168]
  405804:	str	x0, [sp, #552]
  405808:	b	4058c4 <ferror@plt+0x4734>
  40580c:	ldr	x0, [sp, #648]
  405810:	cmp	x0, #0x0
  405814:	b.ne	4058c4 <ferror@plt+0x4734>  // b.any
  405818:	ldr	x0, [sp, #552]
  40581c:	and	x0, x0, #0x7
  405820:	cmp	x0, #0x0
  405824:	b.eq	4058c4 <ferror@plt+0x4734>  // b.none
  405828:	ldr	x0, [sp, #552]
  40582c:	add	x0, x0, #0x8
  405830:	str	x0, [sp, #176]
  405834:	ldr	x1, [sp, #176]
  405838:	ldr	x0, [sp, #552]
  40583c:	cmp	x1, x0
  405840:	cset	w0, cc  // cc = lo, ul, last
  405844:	and	w0, w0, #0xff
  405848:	and	x0, x0, #0xff
  40584c:	ldr	x1, [sp, #544]
  405850:	add	x0, x1, x0
  405854:	str	x0, [sp, #544]
  405858:	ldr	x0, [sp, #176]
  40585c:	str	x0, [sp, #552]
  405860:	b	4058c4 <ferror@plt+0x4734>
  405864:	ldr	x0, [sp, #648]
  405868:	cmp	x0, #0x0
  40586c:	b.eq	4058c4 <ferror@plt+0x4734>  // b.none
  405870:	ldr	x0, [sp, #552]
  405874:	and	x0, x0, #0x7
  405878:	cmp	x0, #0x0
  40587c:	b.eq	4058c4 <ferror@plt+0x4734>  // b.none
  405880:	ldr	x0, [sp, #552]
  405884:	add	x0, x0, #0x8
  405888:	str	x0, [sp, #184]
  40588c:	ldr	x1, [sp, #184]
  405890:	ldr	x0, [sp, #552]
  405894:	cmp	x1, x0
  405898:	cset	w0, cc  // cc = lo, ul, last
  40589c:	and	w0, w0, #0xff
  4058a0:	and	x0, x0, #0xff
  4058a4:	ldr	x1, [sp, #544]
  4058a8:	add	x0, x1, x0
  4058ac:	str	x0, [sp, #544]
  4058b0:	ldr	x0, [sp, #184]
  4058b4:	str	x0, [sp, #552]
  4058b8:	b	4058c4 <ferror@plt+0x4734>
  4058bc:	nop
  4058c0:	b	4058c8 <ferror@plt+0x4738>
  4058c4:	nop
  4058c8:	ldr	x0, [sp, #552]
  4058cc:	lsr	x0, x0, #3
  4058d0:	str	x0, [sp, #552]
  4058d4:	ldr	w0, [sp, #564]
  4058d8:	orr	w0, w0, #0x8
  4058dc:	str	w0, [sp, #564]
  4058e0:	b	40591c <ferror@plt+0x478c>
  4058e4:	str	xzr, [sp, #640]
  4058e8:	str	xzr, [sp, #552]
  4058ec:	str	xzr, [sp, #544]
  4058f0:	b	40591c <ferror@plt+0x478c>
  4058f4:	mov	x0, #0x7fff                	// #32767
  4058f8:	str	x0, [sp, #640]
  4058fc:	str	xzr, [sp, #552]
  405900:	str	xzr, [sp, #544]
  405904:	b	40591c <ferror@plt+0x478c>
  405908:	mov	x0, #0x7fff                	// #32767
  40590c:	str	x0, [sp, #640]
  405910:	ldr	x0, [sp, #544]
  405914:	orr	x0, x0, #0x800000000000
  405918:	str	x0, [sp, #544]
  40591c:	nop
  405920:	ldr	x0, [sp, #552]
  405924:	str	x0, [sp, #48]
  405928:	ldr	x0, [sp, #544]
  40592c:	and	x1, x0, #0xffffffffffff
  405930:	ldr	x0, [sp, #56]
  405934:	bfxil	x0, x1, #0, #48
  405938:	str	x0, [sp, #56]
  40593c:	ldr	x0, [sp, #640]
  405940:	and	w0, w0, #0x7fff
  405944:	and	w1, w0, #0xffff
  405948:	ldrh	w0, [sp, #62]
  40594c:	bfxil	w0, w1, #0, #15
  405950:	strh	w0, [sp, #62]
  405954:	ldr	x0, [sp, #648]
  405958:	and	w0, w0, #0x1
  40595c:	and	w1, w0, #0xff
  405960:	ldrb	w0, [sp, #63]
  405964:	bfi	w0, w1, #7, #1
  405968:	strb	w0, [sp, #63]
  40596c:	ldr	q0, [sp, #48]
  405970:	str	q0, [sp, #96]
  405974:	ldrsw	x0, [sp, #564]
  405978:	cmp	x0, #0x0
  40597c:	b.eq	405988 <ferror@plt+0x47f8>  // b.none
  405980:	ldr	w0, [sp, #564]
  405984:	bl	4092c4 <ferror@plt+0x8134>
  405988:	ldr	q0, [sp, #96]
  40598c:	ldp	x29, x30, [sp]
  405990:	add	sp, sp, #0x290
  405994:	ret
  405998:	sub	sp, sp, #0x2a0
  40599c:	stp	x29, x30, [sp]
  4059a0:	mov	x29, sp
  4059a4:	str	q0, [sp, #32]
  4059a8:	str	q1, [sp, #16]
  4059ac:	str	wzr, [sp, #596]
  4059b0:	str	xzr, [sp, #488]
  4059b4:	mrs	x0, fpcr
  4059b8:	str	x0, [sp, #488]
  4059bc:	ldr	q0, [sp, #32]
  4059c0:	str	q0, [sp, #112]
  4059c4:	ldr	x0, [sp, #112]
  4059c8:	str	x0, [sp, #608]
  4059cc:	ldr	x0, [sp, #120]
  4059d0:	ubfx	x0, x0, #0, #48
  4059d4:	str	x0, [sp, #616]
  4059d8:	ldrh	w0, [sp, #126]
  4059dc:	ubfx	x0, x0, #0, #15
  4059e0:	and	w0, w0, #0xffff
  4059e4:	and	x0, x0, #0xffff
  4059e8:	str	x0, [sp, #600]
  4059ec:	ldrb	w0, [sp, #127]
  4059f0:	ubfx	x0, x0, #7, #1
  4059f4:	and	w0, w0, #0xff
  4059f8:	and	x0, x0, #0xff
  4059fc:	str	x0, [sp, #480]
  405a00:	ldr	x0, [sp, #600]
  405a04:	cmp	x0, #0x0
  405a08:	b.eq	405a64 <ferror@plt+0x48d4>  // b.none
  405a0c:	ldr	x1, [sp, #600]
  405a10:	mov	x0, #0x7fff                	// #32767
  405a14:	cmp	x1, x0
  405a18:	b.eq	405b58 <ferror@plt+0x49c8>  // b.none
  405a1c:	ldr	x0, [sp, #616]
  405a20:	orr	x0, x0, #0x1000000000000
  405a24:	str	x0, [sp, #616]
  405a28:	ldr	x0, [sp, #616]
  405a2c:	lsl	x1, x0, #3
  405a30:	ldr	x0, [sp, #608]
  405a34:	lsr	x0, x0, #61
  405a38:	orr	x0, x1, x0
  405a3c:	str	x0, [sp, #616]
  405a40:	ldr	x0, [sp, #608]
  405a44:	lsl	x0, x0, #3
  405a48:	str	x0, [sp, #608]
  405a4c:	ldr	x1, [sp, #600]
  405a50:	mov	x0, #0xffffffffffffc001    	// #-16383
  405a54:	add	x0, x1, x0
  405a58:	str	x0, [sp, #600]
  405a5c:	str	xzr, [sp, #584]
  405a60:	b	405b9c <ferror@plt+0x4a0c>
  405a64:	ldr	x1, [sp, #616]
  405a68:	ldr	x0, [sp, #608]
  405a6c:	orr	x0, x1, x0
  405a70:	cmp	x0, #0x0
  405a74:	b.ne	405a84 <ferror@plt+0x48f4>  // b.any
  405a78:	mov	x0, #0x1                   	// #1
  405a7c:	str	x0, [sp, #584]
  405a80:	b	405b9c <ferror@plt+0x4a0c>
  405a84:	ldr	x0, [sp, #616]
  405a88:	cmp	x0, #0x0
  405a8c:	b.eq	405aa4 <ferror@plt+0x4914>  // b.none
  405a90:	ldr	x0, [sp, #616]
  405a94:	clz	x0, x0
  405a98:	sxtw	x0, w0
  405a9c:	str	x0, [sp, #552]
  405aa0:	b	405ac0 <ferror@plt+0x4930>
  405aa4:	ldr	x0, [sp, #608]
  405aa8:	clz	x0, x0
  405aac:	sxtw	x0, w0
  405ab0:	str	x0, [sp, #552]
  405ab4:	ldr	x0, [sp, #552]
  405ab8:	add	x0, x0, #0x40
  405abc:	str	x0, [sp, #552]
  405ac0:	ldr	x0, [sp, #552]
  405ac4:	sub	x0, x0, #0xf
  405ac8:	str	x0, [sp, #552]
  405acc:	ldr	x0, [sp, #552]
  405ad0:	cmp	x0, #0x3c
  405ad4:	b.gt	405b20 <ferror@plt+0x4990>
  405ad8:	ldr	x0, [sp, #552]
  405adc:	add	w0, w0, #0x3
  405ae0:	ldr	x1, [sp, #616]
  405ae4:	lsl	x1, x1, x0
  405ae8:	ldr	x0, [sp, #552]
  405aec:	mov	w2, w0
  405af0:	mov	w0, #0x3d                  	// #61
  405af4:	sub	w0, w0, w2
  405af8:	ldr	x2, [sp, #608]
  405afc:	lsr	x0, x2, x0
  405b00:	orr	x0, x1, x0
  405b04:	str	x0, [sp, #616]
  405b08:	ldr	x0, [sp, #552]
  405b0c:	add	w0, w0, #0x3
  405b10:	ldr	x1, [sp, #608]
  405b14:	lsl	x0, x1, x0
  405b18:	str	x0, [sp, #608]
  405b1c:	b	405b38 <ferror@plt+0x49a8>
  405b20:	ldr	x0, [sp, #552]
  405b24:	sub	w0, w0, #0x3d
  405b28:	ldr	x1, [sp, #608]
  405b2c:	lsl	x0, x1, x0
  405b30:	str	x0, [sp, #616]
  405b34:	str	xzr, [sp, #608]
  405b38:	ldr	x1, [sp, #552]
  405b3c:	mov	x0, #0x3ffe                	// #16382
  405b40:	add	x0, x1, x0
  405b44:	ldr	x1, [sp, #600]
  405b48:	sub	x0, x1, x0
  405b4c:	str	x0, [sp, #600]
  405b50:	str	xzr, [sp, #584]
  405b54:	b	405b9c <ferror@plt+0x4a0c>
  405b58:	ldr	x1, [sp, #616]
  405b5c:	ldr	x0, [sp, #608]
  405b60:	orr	x0, x1, x0
  405b64:	cmp	x0, #0x0
  405b68:	b.ne	405b78 <ferror@plt+0x49e8>  // b.any
  405b6c:	mov	x0, #0x2                   	// #2
  405b70:	str	x0, [sp, #584]
  405b74:	b	405b9c <ferror@plt+0x4a0c>
  405b78:	mov	x0, #0x3                   	// #3
  405b7c:	str	x0, [sp, #584]
  405b80:	ldr	x0, [sp, #616]
  405b84:	and	x0, x0, #0x800000000000
  405b88:	cmp	x0, #0x0
  405b8c:	b.ne	405b9c <ferror@plt+0x4a0c>  // b.any
  405b90:	ldr	w0, [sp, #596]
  405b94:	orr	w0, w0, #0x1
  405b98:	str	w0, [sp, #596]
  405b9c:	nop
  405ba0:	ldr	q0, [sp, #16]
  405ba4:	str	q0, [sp, #96]
  405ba8:	ldr	x0, [sp, #96]
  405bac:	str	x0, [sp, #640]
  405bb0:	ldr	x0, [sp, #104]
  405bb4:	ubfx	x0, x0, #0, #48
  405bb8:	str	x0, [sp, #648]
  405bbc:	ldrh	w0, [sp, #110]
  405bc0:	ubfx	x0, x0, #0, #15
  405bc4:	and	w0, w0, #0xffff
  405bc8:	and	x0, x0, #0xffff
  405bcc:	str	x0, [sp, #624]
  405bd0:	ldrb	w0, [sp, #111]
  405bd4:	ubfx	x0, x0, #7, #1
  405bd8:	and	w0, w0, #0xff
  405bdc:	and	x0, x0, #0xff
  405be0:	str	x0, [sp, #472]
  405be4:	ldr	x0, [sp, #624]
  405be8:	cmp	x0, #0x0
  405bec:	b.eq	405c48 <ferror@plt+0x4ab8>  // b.none
  405bf0:	ldr	x1, [sp, #624]
  405bf4:	mov	x0, #0x7fff                	// #32767
  405bf8:	cmp	x1, x0
  405bfc:	b.eq	405d3c <ferror@plt+0x4bac>  // b.none
  405c00:	ldr	x0, [sp, #648]
  405c04:	orr	x0, x0, #0x1000000000000
  405c08:	str	x0, [sp, #648]
  405c0c:	ldr	x0, [sp, #648]
  405c10:	lsl	x1, x0, #3
  405c14:	ldr	x0, [sp, #640]
  405c18:	lsr	x0, x0, #61
  405c1c:	orr	x0, x1, x0
  405c20:	str	x0, [sp, #648]
  405c24:	ldr	x0, [sp, #640]
  405c28:	lsl	x0, x0, #3
  405c2c:	str	x0, [sp, #640]
  405c30:	ldr	x1, [sp, #624]
  405c34:	mov	x0, #0xffffffffffffc001    	// #-16383
  405c38:	add	x0, x1, x0
  405c3c:	str	x0, [sp, #624]
  405c40:	str	xzr, [sp, #632]
  405c44:	b	405d80 <ferror@plt+0x4bf0>
  405c48:	ldr	x1, [sp, #648]
  405c4c:	ldr	x0, [sp, #640]
  405c50:	orr	x0, x1, x0
  405c54:	cmp	x0, #0x0
  405c58:	b.ne	405c68 <ferror@plt+0x4ad8>  // b.any
  405c5c:	mov	x0, #0x1                   	// #1
  405c60:	str	x0, [sp, #632]
  405c64:	b	405d80 <ferror@plt+0x4bf0>
  405c68:	ldr	x0, [sp, #648]
  405c6c:	cmp	x0, #0x0
  405c70:	b.eq	405c88 <ferror@plt+0x4af8>  // b.none
  405c74:	ldr	x0, [sp, #648]
  405c78:	clz	x0, x0
  405c7c:	sxtw	x0, w0
  405c80:	str	x0, [sp, #544]
  405c84:	b	405ca4 <ferror@plt+0x4b14>
  405c88:	ldr	x0, [sp, #640]
  405c8c:	clz	x0, x0
  405c90:	sxtw	x0, w0
  405c94:	str	x0, [sp, #544]
  405c98:	ldr	x0, [sp, #544]
  405c9c:	add	x0, x0, #0x40
  405ca0:	str	x0, [sp, #544]
  405ca4:	ldr	x0, [sp, #544]
  405ca8:	sub	x0, x0, #0xf
  405cac:	str	x0, [sp, #544]
  405cb0:	ldr	x0, [sp, #544]
  405cb4:	cmp	x0, #0x3c
  405cb8:	b.gt	405d04 <ferror@plt+0x4b74>
  405cbc:	ldr	x0, [sp, #544]
  405cc0:	add	w0, w0, #0x3
  405cc4:	ldr	x1, [sp, #648]
  405cc8:	lsl	x1, x1, x0
  405ccc:	ldr	x0, [sp, #544]
  405cd0:	mov	w2, w0
  405cd4:	mov	w0, #0x3d                  	// #61
  405cd8:	sub	w0, w0, w2
  405cdc:	ldr	x2, [sp, #640]
  405ce0:	lsr	x0, x2, x0
  405ce4:	orr	x0, x1, x0
  405ce8:	str	x0, [sp, #648]
  405cec:	ldr	x0, [sp, #544]
  405cf0:	add	w0, w0, #0x3
  405cf4:	ldr	x1, [sp, #640]
  405cf8:	lsl	x0, x1, x0
  405cfc:	str	x0, [sp, #640]
  405d00:	b	405d1c <ferror@plt+0x4b8c>
  405d04:	ldr	x0, [sp, #544]
  405d08:	sub	w0, w0, #0x3d
  405d0c:	ldr	x1, [sp, #640]
  405d10:	lsl	x0, x1, x0
  405d14:	str	x0, [sp, #648]
  405d18:	str	xzr, [sp, #640]
  405d1c:	ldr	x1, [sp, #544]
  405d20:	mov	x0, #0x3ffe                	// #16382
  405d24:	add	x0, x1, x0
  405d28:	ldr	x1, [sp, #624]
  405d2c:	sub	x0, x1, x0
  405d30:	str	x0, [sp, #624]
  405d34:	str	xzr, [sp, #632]
  405d38:	b	405d80 <ferror@plt+0x4bf0>
  405d3c:	ldr	x1, [sp, #648]
  405d40:	ldr	x0, [sp, #640]
  405d44:	orr	x0, x1, x0
  405d48:	cmp	x0, #0x0
  405d4c:	b.ne	405d5c <ferror@plt+0x4bcc>  // b.any
  405d50:	mov	x0, #0x2                   	// #2
  405d54:	str	x0, [sp, #632]
  405d58:	b	405d80 <ferror@plt+0x4bf0>
  405d5c:	mov	x0, #0x3                   	// #3
  405d60:	str	x0, [sp, #632]
  405d64:	ldr	x0, [sp, #648]
  405d68:	and	x0, x0, #0x800000000000
  405d6c:	cmp	x0, #0x0
  405d70:	b.ne	405d80 <ferror@plt+0x4bf0>  // b.any
  405d74:	ldr	w0, [sp, #596]
  405d78:	orr	w0, w0, #0x1
  405d7c:	str	w0, [sp, #596]
  405d80:	nop
  405d84:	ldr	x1, [sp, #480]
  405d88:	ldr	x0, [sp, #472]
  405d8c:	eor	x0, x1, x0
  405d90:	str	x0, [sp, #656]
  405d94:	ldr	x1, [sp, #600]
  405d98:	ldr	x0, [sp, #624]
  405d9c:	add	x0, x1, x0
  405da0:	add	x0, x0, #0x1
  405da4:	str	x0, [sp, #576]
  405da8:	ldr	x0, [sp, #584]
  405dac:	lsl	x1, x0, #2
  405db0:	ldr	x0, [sp, #632]
  405db4:	orr	x0, x1, x0
  405db8:	cmp	x0, #0xf
  405dbc:	b.eq	4065cc <ferror@plt+0x543c>  // b.none
  405dc0:	cmp	x0, #0xf
  405dc4:	b.gt	4066a0 <ferror@plt+0x5510>
  405dc8:	cmp	x0, #0xe
  405dcc:	b.gt	4066a0 <ferror@plt+0x5510>
  405dd0:	cmp	x0, #0xc
  405dd4:	b.ge	40662c <ferror@plt+0x549c>  // b.tcont
  405dd8:	cmp	x0, #0xb
  405ddc:	b.eq	406650 <ferror@plt+0x54c0>  // b.none
  405de0:	cmp	x0, #0xb
  405de4:	b.gt	4066a0 <ferror@plt+0x5510>
  405de8:	cmp	x0, #0xa
  405dec:	b.gt	4066a0 <ferror@plt+0x5510>
  405df0:	cmp	x0, #0x3
  405df4:	b.ge	405e18 <ferror@plt+0x4c88>  // b.tcont
  405df8:	cmp	x0, #0x0
  405dfc:	b.eq	405e7c <ferror@plt+0x4cec>  // b.none
  405e00:	cmp	x0, #0x0
  405e04:	b.lt	4066a0 <ferror@plt+0x5510>  // b.tstop
  405e08:	sub	x0, x0, #0x1
  405e0c:	cmp	x0, #0x1
  405e10:	b.hi	4066a0 <ferror@plt+0x5510>  // b.pmore
  405e14:	b	406658 <ferror@plt+0x54c8>
  405e18:	mov	w1, w0
  405e1c:	mov	x0, #0x1                   	// #1
  405e20:	lsl	x0, x0, x1
  405e24:	mov	x1, #0x530                 	// #1328
  405e28:	and	x1, x0, x1
  405e2c:	cmp	x1, #0x0
  405e30:	cset	w1, ne  // ne = any
  405e34:	and	w1, w1, #0xff
  405e38:	cmp	w1, #0x0
  405e3c:	b.ne	406634 <ferror@plt+0x54a4>  // b.any
  405e40:	mov	x1, #0x240                 	// #576
  405e44:	and	x1, x0, x1
  405e48:	cmp	x1, #0x0
  405e4c:	cset	w1, ne  // ne = any
  405e50:	and	w1, w1, #0xff
  405e54:	cmp	w1, #0x0
  405e58:	b.ne	406674 <ferror@plt+0x54e4>  // b.any
  405e5c:	mov	x1, #0x88                  	// #136
  405e60:	and	x0, x0, x1
  405e64:	cmp	x0, #0x0
  405e68:	cset	w0, ne  // ne = any
  405e6c:	and	w0, w0, #0xff
  405e70:	cmp	w0, #0x0
  405e74:	b.ne	406650 <ferror@plt+0x54c0>  // b.any
  405e78:	b	4066a0 <ferror@plt+0x5510>
  405e7c:	str	xzr, [sp, #664]
  405e80:	ldr	x0, [sp, #608]
  405e84:	str	w0, [sp, #468]
  405e88:	ldr	x0, [sp, #608]
  405e8c:	lsr	x0, x0, #32
  405e90:	str	w0, [sp, #464]
  405e94:	ldr	x0, [sp, #640]
  405e98:	str	w0, [sp, #460]
  405e9c:	ldr	x0, [sp, #640]
  405ea0:	lsr	x0, x0, #32
  405ea4:	str	w0, [sp, #456]
  405ea8:	ldr	w1, [sp, #468]
  405eac:	ldr	w0, [sp, #460]
  405eb0:	mul	x0, x1, x0
  405eb4:	str	x0, [sp, #448]
  405eb8:	ldr	w1, [sp, #468]
  405ebc:	ldr	w0, [sp, #456]
  405ec0:	mul	x0, x1, x0
  405ec4:	str	x0, [sp, #440]
  405ec8:	ldr	w1, [sp, #464]
  405ecc:	ldr	w0, [sp, #460]
  405ed0:	mul	x0, x1, x0
  405ed4:	str	x0, [sp, #432]
  405ed8:	ldr	w1, [sp, #464]
  405edc:	ldr	w0, [sp, #456]
  405ee0:	mul	x0, x1, x0
  405ee4:	str	x0, [sp, #536]
  405ee8:	ldr	x0, [sp, #448]
  405eec:	lsr	x0, x0, #32
  405ef0:	ldr	x1, [sp, #440]
  405ef4:	add	x0, x1, x0
  405ef8:	str	x0, [sp, #440]
  405efc:	ldr	x1, [sp, #440]
  405f00:	ldr	x0, [sp, #432]
  405f04:	add	x0, x1, x0
  405f08:	str	x0, [sp, #440]
  405f0c:	ldr	x1, [sp, #440]
  405f10:	ldr	x0, [sp, #432]
  405f14:	cmp	x1, x0
  405f18:	b.cs	405f2c <ferror@plt+0x4d9c>  // b.hs, b.nlast
  405f1c:	ldr	x1, [sp, #536]
  405f20:	mov	x0, #0x100000000           	// #4294967296
  405f24:	add	x0, x1, x0
  405f28:	str	x0, [sp, #536]
  405f2c:	ldr	x0, [sp, #440]
  405f30:	lsr	x1, x0, #32
  405f34:	ldr	x0, [sp, #536]
  405f38:	add	x1, x1, x0
  405f3c:	add	x0, sp, #0x30
  405f40:	str	x1, [x0, #8]
  405f44:	ldr	x0, [sp, #440]
  405f48:	and	x0, x0, #0xffffffff
  405f4c:	lsl	x1, x0, #32
  405f50:	ldr	x0, [sp, #448]
  405f54:	and	x0, x0, #0xffffffff
  405f58:	add	x1, x1, x0
  405f5c:	add	x0, sp, #0x30
  405f60:	str	x1, [x0]
  405f64:	ldr	x0, [sp, #608]
  405f68:	str	w0, [sp, #428]
  405f6c:	ldr	x0, [sp, #608]
  405f70:	lsr	x0, x0, #32
  405f74:	str	w0, [sp, #424]
  405f78:	ldr	x0, [sp, #648]
  405f7c:	str	w0, [sp, #420]
  405f80:	ldr	x0, [sp, #648]
  405f84:	lsr	x0, x0, #32
  405f88:	str	w0, [sp, #416]
  405f8c:	ldr	w1, [sp, #428]
  405f90:	ldr	w0, [sp, #420]
  405f94:	mul	x0, x1, x0
  405f98:	str	x0, [sp, #408]
  405f9c:	ldr	w1, [sp, #428]
  405fa0:	ldr	w0, [sp, #416]
  405fa4:	mul	x0, x1, x0
  405fa8:	str	x0, [sp, #400]
  405fac:	ldr	w1, [sp, #424]
  405fb0:	ldr	w0, [sp, #420]
  405fb4:	mul	x0, x1, x0
  405fb8:	str	x0, [sp, #392]
  405fbc:	ldr	w1, [sp, #424]
  405fc0:	ldr	w0, [sp, #416]
  405fc4:	mul	x0, x1, x0
  405fc8:	str	x0, [sp, #528]
  405fcc:	ldr	x0, [sp, #408]
  405fd0:	lsr	x0, x0, #32
  405fd4:	ldr	x1, [sp, #400]
  405fd8:	add	x0, x1, x0
  405fdc:	str	x0, [sp, #400]
  405fe0:	ldr	x1, [sp, #400]
  405fe4:	ldr	x0, [sp, #392]
  405fe8:	add	x0, x1, x0
  405fec:	str	x0, [sp, #400]
  405ff0:	ldr	x1, [sp, #400]
  405ff4:	ldr	x0, [sp, #392]
  405ff8:	cmp	x1, x0
  405ffc:	b.cs	406010 <ferror@plt+0x4e80>  // b.hs, b.nlast
  406000:	ldr	x1, [sp, #528]
  406004:	mov	x0, #0x100000000           	// #4294967296
  406008:	add	x0, x1, x0
  40600c:	str	x0, [sp, #528]
  406010:	ldr	x0, [sp, #400]
  406014:	lsr	x0, x0, #32
  406018:	ldr	x1, [sp, #528]
  40601c:	add	x0, x1, x0
  406020:	str	x0, [sp, #384]
  406024:	ldr	x0, [sp, #400]
  406028:	and	x0, x0, #0xffffffff
  40602c:	lsl	x1, x0, #32
  406030:	ldr	x0, [sp, #408]
  406034:	and	x0, x0, #0xffffffff
  406038:	add	x0, x1, x0
  40603c:	str	x0, [sp, #376]
  406040:	ldr	x0, [sp, #616]
  406044:	str	w0, [sp, #372]
  406048:	ldr	x0, [sp, #616]
  40604c:	lsr	x0, x0, #32
  406050:	str	w0, [sp, #368]
  406054:	ldr	x0, [sp, #640]
  406058:	str	w0, [sp, #364]
  40605c:	ldr	x0, [sp, #640]
  406060:	lsr	x0, x0, #32
  406064:	str	w0, [sp, #360]
  406068:	ldr	w1, [sp, #372]
  40606c:	ldr	w0, [sp, #364]
  406070:	mul	x0, x1, x0
  406074:	str	x0, [sp, #352]
  406078:	ldr	w1, [sp, #372]
  40607c:	ldr	w0, [sp, #360]
  406080:	mul	x0, x1, x0
  406084:	str	x0, [sp, #344]
  406088:	ldr	w1, [sp, #368]
  40608c:	ldr	w0, [sp, #364]
  406090:	mul	x0, x1, x0
  406094:	str	x0, [sp, #336]
  406098:	ldr	w1, [sp, #368]
  40609c:	ldr	w0, [sp, #360]
  4060a0:	mul	x0, x1, x0
  4060a4:	str	x0, [sp, #520]
  4060a8:	ldr	x0, [sp, #352]
  4060ac:	lsr	x0, x0, #32
  4060b0:	ldr	x1, [sp, #344]
  4060b4:	add	x0, x1, x0
  4060b8:	str	x0, [sp, #344]
  4060bc:	ldr	x1, [sp, #344]
  4060c0:	ldr	x0, [sp, #336]
  4060c4:	add	x0, x1, x0
  4060c8:	str	x0, [sp, #344]
  4060cc:	ldr	x1, [sp, #344]
  4060d0:	ldr	x0, [sp, #336]
  4060d4:	cmp	x1, x0
  4060d8:	b.cs	4060ec <ferror@plt+0x4f5c>  // b.hs, b.nlast
  4060dc:	ldr	x1, [sp, #520]
  4060e0:	mov	x0, #0x100000000           	// #4294967296
  4060e4:	add	x0, x1, x0
  4060e8:	str	x0, [sp, #520]
  4060ec:	ldr	x0, [sp, #344]
  4060f0:	lsr	x0, x0, #32
  4060f4:	ldr	x1, [sp, #520]
  4060f8:	add	x0, x1, x0
  4060fc:	str	x0, [sp, #328]
  406100:	ldr	x0, [sp, #344]
  406104:	and	x0, x0, #0xffffffff
  406108:	lsl	x1, x0, #32
  40610c:	ldr	x0, [sp, #352]
  406110:	and	x0, x0, #0xffffffff
  406114:	add	x0, x1, x0
  406118:	str	x0, [sp, #320]
  40611c:	ldr	x0, [sp, #616]
  406120:	str	w0, [sp, #316]
  406124:	ldr	x0, [sp, #616]
  406128:	lsr	x0, x0, #32
  40612c:	str	w0, [sp, #312]
  406130:	ldr	x0, [sp, #648]
  406134:	str	w0, [sp, #308]
  406138:	ldr	x0, [sp, #648]
  40613c:	lsr	x0, x0, #32
  406140:	str	w0, [sp, #304]
  406144:	ldr	w1, [sp, #316]
  406148:	ldr	w0, [sp, #308]
  40614c:	mul	x0, x1, x0
  406150:	str	x0, [sp, #296]
  406154:	ldr	w1, [sp, #316]
  406158:	ldr	w0, [sp, #304]
  40615c:	mul	x0, x1, x0
  406160:	str	x0, [sp, #288]
  406164:	ldr	w1, [sp, #312]
  406168:	ldr	w0, [sp, #308]
  40616c:	mul	x0, x1, x0
  406170:	str	x0, [sp, #280]
  406174:	ldr	w1, [sp, #312]
  406178:	ldr	w0, [sp, #304]
  40617c:	mul	x0, x1, x0
  406180:	str	x0, [sp, #512]
  406184:	ldr	x0, [sp, #296]
  406188:	lsr	x0, x0, #32
  40618c:	ldr	x1, [sp, #288]
  406190:	add	x0, x1, x0
  406194:	str	x0, [sp, #288]
  406198:	ldr	x1, [sp, #288]
  40619c:	ldr	x0, [sp, #280]
  4061a0:	add	x0, x1, x0
  4061a4:	str	x0, [sp, #288]
  4061a8:	ldr	x1, [sp, #288]
  4061ac:	ldr	x0, [sp, #280]
  4061b0:	cmp	x1, x0
  4061b4:	b.cs	4061c8 <ferror@plt+0x5038>  // b.hs, b.nlast
  4061b8:	ldr	x1, [sp, #512]
  4061bc:	mov	x0, #0x100000000           	// #4294967296
  4061c0:	add	x0, x1, x0
  4061c4:	str	x0, [sp, #512]
  4061c8:	ldr	x0, [sp, #288]
  4061cc:	lsr	x1, x0, #32
  4061d0:	ldr	x0, [sp, #512]
  4061d4:	add	x1, x1, x0
  4061d8:	add	x0, sp, #0x30
  4061dc:	str	x1, [x0, #24]
  4061e0:	ldr	x0, [sp, #288]
  4061e4:	and	x0, x0, #0xffffffff
  4061e8:	lsl	x1, x0, #32
  4061ec:	ldr	x0, [sp, #296]
  4061f0:	and	x0, x0, #0xffffffff
  4061f4:	add	x1, x1, x0
  4061f8:	add	x0, sp, #0x30
  4061fc:	str	x1, [x0, #16]
  406200:	add	x0, sp, #0x30
  406204:	ldr	x1, [x0, #8]
  406208:	ldr	x0, [sp, #376]
  40620c:	add	x1, x1, x0
  406210:	add	x0, sp, #0x30
  406214:	str	x1, [x0, #8]
  406218:	add	x0, sp, #0x30
  40621c:	ldr	x0, [x0, #8]
  406220:	ldr	x1, [sp, #376]
  406224:	cmp	x1, x0
  406228:	cset	w0, hi  // hi = pmore
  40622c:	and	w0, w0, #0xff
  406230:	and	x0, x0, #0xff
  406234:	str	x0, [sp, #272]
  406238:	add	x0, sp, #0x30
  40623c:	ldr	x1, [x0, #16]
  406240:	ldr	x0, [sp, #384]
  406244:	add	x1, x1, x0
  406248:	add	x0, sp, #0x30
  40624c:	str	x1, [x0, #16]
  406250:	add	x0, sp, #0x30
  406254:	ldr	x0, [x0, #16]
  406258:	ldr	x1, [sp, #384]
  40625c:	cmp	x1, x0
  406260:	cset	w0, hi  // hi = pmore
  406264:	and	w0, w0, #0xff
  406268:	and	x0, x0, #0xff
  40626c:	str	x0, [sp, #264]
  406270:	add	x0, sp, #0x30
  406274:	ldr	x1, [x0, #16]
  406278:	ldr	x0, [sp, #272]
  40627c:	add	x1, x1, x0
  406280:	add	x0, sp, #0x30
  406284:	str	x1, [x0, #16]
  406288:	add	x0, sp, #0x30
  40628c:	ldr	x0, [x0, #16]
  406290:	ldr	x1, [sp, #272]
  406294:	cmp	x1, x0
  406298:	cset	w0, hi  // hi = pmore
  40629c:	and	w0, w0, #0xff
  4062a0:	and	x0, x0, #0xff
  4062a4:	ldr	x1, [sp, #264]
  4062a8:	orr	x0, x1, x0
  4062ac:	str	x0, [sp, #264]
  4062b0:	add	x0, sp, #0x30
  4062b4:	ldr	x1, [x0, #24]
  4062b8:	ldr	x0, [sp, #264]
  4062bc:	add	x1, x1, x0
  4062c0:	add	x0, sp, #0x30
  4062c4:	str	x1, [x0, #24]
  4062c8:	add	x0, sp, #0x30
  4062cc:	ldr	x1, [x0, #8]
  4062d0:	ldr	x0, [sp, #320]
  4062d4:	add	x1, x1, x0
  4062d8:	add	x0, sp, #0x30
  4062dc:	str	x1, [x0, #8]
  4062e0:	add	x0, sp, #0x30
  4062e4:	ldr	x0, [x0, #8]
  4062e8:	ldr	x1, [sp, #320]
  4062ec:	cmp	x1, x0
  4062f0:	cset	w0, hi  // hi = pmore
  4062f4:	and	w0, w0, #0xff
  4062f8:	and	x0, x0, #0xff
  4062fc:	str	x0, [sp, #256]
  406300:	add	x0, sp, #0x30
  406304:	ldr	x1, [x0, #16]
  406308:	ldr	x0, [sp, #328]
  40630c:	add	x1, x1, x0
  406310:	add	x0, sp, #0x30
  406314:	str	x1, [x0, #16]
  406318:	add	x0, sp, #0x30
  40631c:	ldr	x0, [x0, #16]
  406320:	ldr	x1, [sp, #328]
  406324:	cmp	x1, x0
  406328:	cset	w0, hi  // hi = pmore
  40632c:	and	w0, w0, #0xff
  406330:	and	x0, x0, #0xff
  406334:	str	x0, [sp, #248]
  406338:	add	x0, sp, #0x30
  40633c:	ldr	x1, [x0, #16]
  406340:	ldr	x0, [sp, #256]
  406344:	add	x1, x1, x0
  406348:	add	x0, sp, #0x30
  40634c:	str	x1, [x0, #16]
  406350:	add	x0, sp, #0x30
  406354:	ldr	x0, [x0, #16]
  406358:	ldr	x1, [sp, #256]
  40635c:	cmp	x1, x0
  406360:	cset	w0, hi  // hi = pmore
  406364:	and	w0, w0, #0xff
  406368:	and	x0, x0, #0xff
  40636c:	ldr	x1, [sp, #248]
  406370:	orr	x0, x1, x0
  406374:	str	x0, [sp, #248]
  406378:	add	x0, sp, #0x30
  40637c:	ldr	x1, [x0, #24]
  406380:	ldr	x0, [sp, #248]
  406384:	add	x1, x1, x0
  406388:	add	x0, sp, #0x30
  40638c:	str	x1, [x0, #24]
  406390:	mov	x0, #0x1                   	// #1
  406394:	str	x0, [sp, #240]
  406398:	mov	x0, #0x33                  	// #51
  40639c:	str	x0, [sp, #232]
  4063a0:	mov	x1, #0x40                  	// #64
  4063a4:	ldr	x0, [sp, #232]
  4063a8:	sub	x0, x1, x0
  4063ac:	str	x0, [sp, #224]
  4063b0:	str	xzr, [sp, #504]
  4063b4:	str	xzr, [sp, #496]
  4063b8:	b	4063e0 <ferror@plt+0x5250>
  4063bc:	add	x0, sp, #0x30
  4063c0:	ldr	x1, [sp, #504]
  4063c4:	ldr	x0, [x0, x1, lsl #3]
  4063c8:	ldr	x1, [sp, #496]
  4063cc:	orr	x0, x1, x0
  4063d0:	str	x0, [sp, #496]
  4063d4:	ldr	x0, [sp, #504]
  4063d8:	add	x0, x0, #0x1
  4063dc:	str	x0, [sp, #504]
  4063e0:	ldr	x1, [sp, #504]
  4063e4:	ldr	x0, [sp, #240]
  4063e8:	cmp	x1, x0
  4063ec:	b.lt	4063bc <ferror@plt+0x522c>  // b.tstop
  4063f0:	ldr	x0, [sp, #232]
  4063f4:	cmp	x0, #0x0
  4063f8:	b.ne	40644c <ferror@plt+0x52bc>  // b.any
  4063fc:	str	xzr, [sp, #504]
  406400:	b	406430 <ferror@plt+0x52a0>
  406404:	ldr	x1, [sp, #504]
  406408:	ldr	x0, [sp, #240]
  40640c:	add	x1, x1, x0
  406410:	add	x0, sp, #0x30
  406414:	ldr	x2, [x0, x1, lsl #3]
  406418:	add	x0, sp, #0x30
  40641c:	ldr	x1, [sp, #504]
  406420:	str	x2, [x0, x1, lsl #3]
  406424:	ldr	x0, [sp, #504]
  406428:	add	x0, x0, #0x1
  40642c:	str	x0, [sp, #504]
  406430:	mov	x1, #0x3                   	// #3
  406434:	ldr	x0, [sp, #240]
  406438:	sub	x0, x1, x0
  40643c:	ldr	x1, [sp, #504]
  406440:	cmp	x1, x0
  406444:	b.le	406404 <ferror@plt+0x5274>
  406448:	b	406528 <ferror@plt+0x5398>
  40644c:	add	x0, sp, #0x30
  406450:	ldr	x1, [sp, #504]
  406454:	ldr	x0, [x0, x1, lsl #3]
  406458:	ldr	x1, [sp, #224]
  40645c:	lsl	x0, x0, x1
  406460:	ldr	x1, [sp, #496]
  406464:	orr	x0, x1, x0
  406468:	str	x0, [sp, #496]
  40646c:	str	xzr, [sp, #504]
  406470:	b	4064cc <ferror@plt+0x533c>
  406474:	ldr	x1, [sp, #504]
  406478:	ldr	x0, [sp, #240]
  40647c:	add	x1, x1, x0
  406480:	add	x0, sp, #0x30
  406484:	ldr	x0, [x0, x1, lsl #3]
  406488:	ldr	x1, [sp, #232]
  40648c:	lsr	x1, x0, x1
  406490:	ldr	x2, [sp, #504]
  406494:	ldr	x0, [sp, #240]
  406498:	add	x0, x2, x0
  40649c:	add	x2, x0, #0x1
  4064a0:	add	x0, sp, #0x30
  4064a4:	ldr	x0, [x0, x2, lsl #3]
  4064a8:	ldr	x2, [sp, #224]
  4064ac:	lsl	x0, x0, x2
  4064b0:	orr	x2, x1, x0
  4064b4:	add	x0, sp, #0x30
  4064b8:	ldr	x1, [sp, #504]
  4064bc:	str	x2, [x0, x1, lsl #3]
  4064c0:	ldr	x0, [sp, #504]
  4064c4:	add	x0, x0, #0x1
  4064c8:	str	x0, [sp, #504]
  4064cc:	mov	x1, #0x3                   	// #3
  4064d0:	ldr	x0, [sp, #240]
  4064d4:	sub	x0, x1, x0
  4064d8:	ldr	x1, [sp, #504]
  4064dc:	cmp	x1, x0
  4064e0:	b.lt	406474 <ferror@plt+0x52e4>  // b.tstop
  4064e4:	add	x0, sp, #0x30
  4064e8:	ldr	x1, [x0, #24]
  4064ec:	ldr	x0, [sp, #232]
  4064f0:	mov	w3, w0
  4064f4:	ldr	x0, [sp, #504]
  4064f8:	add	x2, x0, #0x1
  4064fc:	str	x2, [sp, #504]
  406500:	lsr	x2, x1, x3
  406504:	add	x1, sp, #0x30
  406508:	str	x2, [x1, x0, lsl #3]
  40650c:	b	406528 <ferror@plt+0x5398>
  406510:	add	x0, sp, #0x30
  406514:	ldr	x1, [sp, #504]
  406518:	str	xzr, [x0, x1, lsl #3]
  40651c:	ldr	x0, [sp, #504]
  406520:	add	x0, x0, #0x1
  406524:	str	x0, [sp, #504]
  406528:	ldr	x0, [sp, #504]
  40652c:	cmp	x0, #0x3
  406530:	b.le	406510 <ferror@plt+0x5380>
  406534:	ldr	x0, [sp, #496]
  406538:	cmp	x0, #0x0
  40653c:	cset	w0, ne  // ne = any
  406540:	and	w0, w0, #0xff
  406544:	str	w0, [sp, #220]
  406548:	add	x0, sp, #0x30
  40654c:	ldr	x1, [x0]
  406550:	ldrsw	x0, [sp, #220]
  406554:	orr	x1, x1, x0
  406558:	add	x0, sp, #0x30
  40655c:	str	x1, [x0]
  406560:	add	x0, sp, #0x30
  406564:	ldr	x0, [x0]
  406568:	str	x0, [sp, #568]
  40656c:	add	x0, sp, #0x30
  406570:	ldr	x0, [x0, #8]
  406574:	str	x0, [sp, #560]
  406578:	ldr	x0, [sp, #560]
  40657c:	and	x0, x0, #0x10000000000000
  406580:	cmp	x0, #0x0
  406584:	b.eq	4065bc <ferror@plt+0x542c>  // b.none
  406588:	ldr	x0, [sp, #560]
  40658c:	lsl	x1, x0, #63
  406590:	ldr	x0, [sp, #568]
  406594:	lsr	x0, x0, #1
  406598:	orr	x1, x1, x0
  40659c:	ldr	x0, [sp, #568]
  4065a0:	and	x0, x0, #0x1
  4065a4:	orr	x0, x1, x0
  4065a8:	str	x0, [sp, #568]
  4065ac:	ldr	x0, [sp, #560]
  4065b0:	lsr	x0, x0, #1
  4065b4:	str	x0, [sp, #560]
  4065b8:	b	4066a0 <ferror@plt+0x5510>
  4065bc:	ldr	x0, [sp, #576]
  4065c0:	sub	x0, x0, #0x1
  4065c4:	str	x0, [sp, #576]
  4065c8:	b	4066a0 <ferror@plt+0x5510>
  4065cc:	ldr	x0, [sp, #616]
  4065d0:	and	x0, x0, #0x800000000000
  4065d4:	cmp	x0, #0x0
  4065d8:	b.eq	406608 <ferror@plt+0x5478>  // b.none
  4065dc:	ldr	x0, [sp, #648]
  4065e0:	and	x0, x0, #0x800000000000
  4065e4:	cmp	x0, #0x0
  4065e8:	b.ne	406608 <ferror@plt+0x5478>  // b.any
  4065ec:	ldr	x0, [sp, #472]
  4065f0:	str	x0, [sp, #656]
  4065f4:	ldr	x0, [sp, #640]
  4065f8:	str	x0, [sp, #568]
  4065fc:	ldr	x0, [sp, #648]
  406600:	str	x0, [sp, #560]
  406604:	b	406620 <ferror@plt+0x5490>
  406608:	ldr	x0, [sp, #480]
  40660c:	str	x0, [sp, #656]
  406610:	ldr	x0, [sp, #608]
  406614:	str	x0, [sp, #568]
  406618:	ldr	x0, [sp, #616]
  40661c:	str	x0, [sp, #560]
  406620:	mov	x0, #0x3                   	// #3
  406624:	str	x0, [sp, #664]
  406628:	b	4066a0 <ferror@plt+0x5510>
  40662c:	ldr	x0, [sp, #480]
  406630:	str	x0, [sp, #656]
  406634:	ldr	x0, [sp, #608]
  406638:	str	x0, [sp, #568]
  40663c:	ldr	x0, [sp, #616]
  406640:	str	x0, [sp, #560]
  406644:	ldr	x0, [sp, #584]
  406648:	str	x0, [sp, #664]
  40664c:	b	4066a0 <ferror@plt+0x5510>
  406650:	ldr	x0, [sp, #472]
  406654:	str	x0, [sp, #656]
  406658:	ldr	x0, [sp, #640]
  40665c:	str	x0, [sp, #568]
  406660:	ldr	x0, [sp, #648]
  406664:	str	x0, [sp, #560]
  406668:	ldr	x0, [sp, #632]
  40666c:	str	x0, [sp, #664]
  406670:	b	4066a0 <ferror@plt+0x5510>
  406674:	str	xzr, [sp, #656]
  406678:	mov	x0, #0x3                   	// #3
  40667c:	str	x0, [sp, #664]
  406680:	mov	x0, #0xffffffffffffffff    	// #-1
  406684:	str	x0, [sp, #568]
  406688:	mov	x0, #0xffffffffffff        	// #281474976710655
  40668c:	str	x0, [sp, #560]
  406690:	ldr	w0, [sp, #596]
  406694:	orr	w0, w0, #0x1
  406698:	str	w0, [sp, #596]
  40669c:	b	4066a0 <ferror@plt+0x5510>
  4066a0:	ldr	x0, [sp, #664]
  4066a4:	cmp	x0, #0x3
  4066a8:	b.eq	406e3c <ferror@plt+0x5cac>  // b.none
  4066ac:	ldr	x0, [sp, #664]
  4066b0:	cmp	x0, #0x3
  4066b4:	b.gt	406e54 <ferror@plt+0x5cc4>
  4066b8:	ldr	x0, [sp, #664]
  4066bc:	cmp	x0, #0x2
  4066c0:	b.eq	406e28 <ferror@plt+0x5c98>  // b.none
  4066c4:	ldr	x0, [sp, #664]
  4066c8:	cmp	x0, #0x2
  4066cc:	b.gt	406e54 <ferror@plt+0x5cc4>
  4066d0:	ldr	x0, [sp, #664]
  4066d4:	cmp	x0, #0x0
  4066d8:	b.eq	4066ec <ferror@plt+0x555c>  // b.none
  4066dc:	ldr	x0, [sp, #664]
  4066e0:	cmp	x0, #0x1
  4066e4:	b.eq	406e18 <ferror@plt+0x5c88>  // b.none
  4066e8:	b	406e54 <ferror@plt+0x5cc4>
  4066ec:	ldr	x1, [sp, #576]
  4066f0:	mov	x0, #0x3fff                	// #16383
  4066f4:	add	x0, x1, x0
  4066f8:	str	x0, [sp, #576]
  4066fc:	ldr	x0, [sp, #576]
  406700:	cmp	x0, #0x0
  406704:	b.le	406980 <ferror@plt+0x57f0>
  406708:	ldr	x0, [sp, #568]
  40670c:	and	x0, x0, #0x7
  406710:	cmp	x0, #0x0
  406714:	b.eq	40685c <ferror@plt+0x56cc>  // b.none
  406718:	ldr	w0, [sp, #596]
  40671c:	orr	w0, w0, #0x10
  406720:	str	w0, [sp, #596]
  406724:	ldr	x0, [sp, #488]
  406728:	and	x0, x0, #0xc00000
  40672c:	cmp	x0, #0xc00, lsl #12
  406730:	b.eq	406864 <ferror@plt+0x56d4>  // b.none
  406734:	cmp	x0, #0xc00, lsl #12
  406738:	b.hi	406868 <ferror@plt+0x56d8>  // b.pmore
  40673c:	cmp	x0, #0x800, lsl #12
  406740:	b.eq	406804 <ferror@plt+0x5674>  // b.none
  406744:	cmp	x0, #0x800, lsl #12
  406748:	b.hi	406868 <ferror@plt+0x56d8>  // b.pmore
  40674c:	cmp	x0, #0x0
  406750:	b.eq	406760 <ferror@plt+0x55d0>  // b.none
  406754:	cmp	x0, #0x400, lsl #12
  406758:	b.eq	4067ac <ferror@plt+0x561c>  // b.none
  40675c:	b	406868 <ferror@plt+0x56d8>
  406760:	ldr	x0, [sp, #568]
  406764:	and	x0, x0, #0xf
  406768:	cmp	x0, #0x4
  40676c:	b.eq	406864 <ferror@plt+0x56d4>  // b.none
  406770:	ldr	x0, [sp, #568]
  406774:	add	x0, x0, #0x4
  406778:	str	x0, [sp, #144]
  40677c:	ldr	x1, [sp, #144]
  406780:	ldr	x0, [sp, #568]
  406784:	cmp	x1, x0
  406788:	cset	w0, cc  // cc = lo, ul, last
  40678c:	and	w0, w0, #0xff
  406790:	and	x0, x0, #0xff
  406794:	ldr	x1, [sp, #560]
  406798:	add	x0, x1, x0
  40679c:	str	x0, [sp, #560]
  4067a0:	ldr	x0, [sp, #144]
  4067a4:	str	x0, [sp, #568]
  4067a8:	b	406864 <ferror@plt+0x56d4>
  4067ac:	ldr	x0, [sp, #656]
  4067b0:	cmp	x0, #0x0
  4067b4:	b.ne	406864 <ferror@plt+0x56d4>  // b.any
  4067b8:	ldr	x0, [sp, #568]
  4067bc:	and	x0, x0, #0x7
  4067c0:	cmp	x0, #0x0
  4067c4:	b.eq	406864 <ferror@plt+0x56d4>  // b.none
  4067c8:	ldr	x0, [sp, #568]
  4067cc:	add	x0, x0, #0x8
  4067d0:	str	x0, [sp, #152]
  4067d4:	ldr	x1, [sp, #152]
  4067d8:	ldr	x0, [sp, #568]
  4067dc:	cmp	x1, x0
  4067e0:	cset	w0, cc  // cc = lo, ul, last
  4067e4:	and	w0, w0, #0xff
  4067e8:	and	x0, x0, #0xff
  4067ec:	ldr	x1, [sp, #560]
  4067f0:	add	x0, x1, x0
  4067f4:	str	x0, [sp, #560]
  4067f8:	ldr	x0, [sp, #152]
  4067fc:	str	x0, [sp, #568]
  406800:	b	406864 <ferror@plt+0x56d4>
  406804:	ldr	x0, [sp, #656]
  406808:	cmp	x0, #0x0
  40680c:	b.eq	406864 <ferror@plt+0x56d4>  // b.none
  406810:	ldr	x0, [sp, #568]
  406814:	and	x0, x0, #0x7
  406818:	cmp	x0, #0x0
  40681c:	b.eq	406864 <ferror@plt+0x56d4>  // b.none
  406820:	ldr	x0, [sp, #568]
  406824:	add	x0, x0, #0x8
  406828:	str	x0, [sp, #160]
  40682c:	ldr	x1, [sp, #160]
  406830:	ldr	x0, [sp, #568]
  406834:	cmp	x1, x0
  406838:	cset	w0, cc  // cc = lo, ul, last
  40683c:	and	w0, w0, #0xff
  406840:	and	x0, x0, #0xff
  406844:	ldr	x1, [sp, #560]
  406848:	add	x0, x1, x0
  40684c:	str	x0, [sp, #560]
  406850:	ldr	x0, [sp, #160]
  406854:	str	x0, [sp, #568]
  406858:	b	406864 <ferror@plt+0x56d4>
  40685c:	nop
  406860:	b	406868 <ferror@plt+0x56d8>
  406864:	nop
  406868:	ldr	x0, [sp, #560]
  40686c:	and	x0, x0, #0x10000000000000
  406870:	cmp	x0, #0x0
  406874:	b.eq	406890 <ferror@plt+0x5700>  // b.none
  406878:	ldr	x0, [sp, #560]
  40687c:	and	x0, x0, #0xffefffffffffffff
  406880:	str	x0, [sp, #560]
  406884:	ldr	x0, [sp, #576]
  406888:	add	x0, x0, #0x1
  40688c:	str	x0, [sp, #576]
  406890:	ldr	x0, [sp, #568]
  406894:	lsr	x1, x0, #3
  406898:	ldr	x0, [sp, #560]
  40689c:	lsl	x0, x0, #61
  4068a0:	orr	x0, x1, x0
  4068a4:	str	x0, [sp, #568]
  4068a8:	ldr	x0, [sp, #560]
  4068ac:	lsr	x0, x0, #3
  4068b0:	str	x0, [sp, #560]
  4068b4:	ldr	x1, [sp, #576]
  4068b8:	mov	x0, #0x7ffe                	// #32766
  4068bc:	cmp	x1, x0
  4068c0:	b.le	406e50 <ferror@plt+0x5cc0>
  4068c4:	ldr	x0, [sp, #488]
  4068c8:	and	x0, x0, #0xc00000
  4068cc:	cmp	x0, #0x800, lsl #12
  4068d0:	b.eq	406914 <ferror@plt+0x5784>  // b.none
  4068d4:	cmp	x0, #0x800, lsl #12
  4068d8:	b.hi	40692c <ferror@plt+0x579c>  // b.pmore
  4068dc:	cmp	x0, #0x0
  4068e0:	b.eq	4068f0 <ferror@plt+0x5760>  // b.none
  4068e4:	cmp	x0, #0x400, lsl #12
  4068e8:	b.eq	4068fc <ferror@plt+0x576c>  // b.none
  4068ec:	b	40692c <ferror@plt+0x579c>
  4068f0:	mov	x0, #0x2                   	// #2
  4068f4:	str	x0, [sp, #664]
  4068f8:	b	406928 <ferror@plt+0x5798>
  4068fc:	ldr	x0, [sp, #656]
  406900:	cmp	x0, #0x0
  406904:	b.ne	406928 <ferror@plt+0x5798>  // b.any
  406908:	mov	x0, #0x2                   	// #2
  40690c:	str	x0, [sp, #664]
  406910:	b	406928 <ferror@plt+0x5798>
  406914:	ldr	x0, [sp, #656]
  406918:	cmp	x0, #0x0
  40691c:	b.eq	406928 <ferror@plt+0x5798>  // b.none
  406920:	mov	x0, #0x2                   	// #2
  406924:	str	x0, [sp, #664]
  406928:	nop
  40692c:	ldr	x0, [sp, #664]
  406930:	cmp	x0, #0x2
  406934:	b.ne	40694c <ferror@plt+0x57bc>  // b.any
  406938:	mov	x0, #0x7fff                	// #32767
  40693c:	str	x0, [sp, #576]
  406940:	str	xzr, [sp, #568]
  406944:	str	xzr, [sp, #560]
  406948:	b	406964 <ferror@plt+0x57d4>
  40694c:	mov	x0, #0x7ffe                	// #32766
  406950:	str	x0, [sp, #576]
  406954:	mov	x0, #0xffffffffffffffff    	// #-1
  406958:	str	x0, [sp, #568]
  40695c:	mov	x0, #0xffffffffffffffff    	// #-1
  406960:	str	x0, [sp, #560]
  406964:	ldr	w0, [sp, #596]
  406968:	orr	w0, w0, #0x4
  40696c:	str	w0, [sp, #596]
  406970:	ldr	w0, [sp, #596]
  406974:	orr	w0, w0, #0x10
  406978:	str	w0, [sp, #596]
  40697c:	b	406e50 <ferror@plt+0x5cc0>
  406980:	mov	w0, #0x1                   	// #1
  406984:	str	w0, [sp, #216]
  406988:	mov	x1, #0x1                   	// #1
  40698c:	ldr	x0, [sp, #576]
  406990:	sub	x0, x1, x0
  406994:	str	x0, [sp, #576]
  406998:	ldr	x0, [sp, #576]
  40699c:	cmp	x0, #0x74
  4069a0:	b.gt	406c78 <ferror@plt+0x5ae8>
  4069a4:	ldr	x0, [sp, #576]
  4069a8:	cmp	x0, #0x3f
  4069ac:	b.gt	406a24 <ferror@plt+0x5894>
  4069b0:	ldr	x0, [sp, #576]
  4069b4:	mov	w1, w0
  4069b8:	mov	w0, #0x40                  	// #64
  4069bc:	sub	w0, w0, w1
  4069c0:	ldr	x1, [sp, #560]
  4069c4:	lsl	x1, x1, x0
  4069c8:	ldr	x0, [sp, #576]
  4069cc:	mov	w2, w0
  4069d0:	ldr	x0, [sp, #568]
  4069d4:	lsr	x0, x0, x2
  4069d8:	orr	x1, x1, x0
  4069dc:	ldr	x0, [sp, #576]
  4069e0:	mov	w2, w0
  4069e4:	mov	w0, #0x40                  	// #64
  4069e8:	sub	w0, w0, w2
  4069ec:	ldr	x2, [sp, #568]
  4069f0:	lsl	x0, x2, x0
  4069f4:	cmp	x0, #0x0
  4069f8:	cset	w0, ne  // ne = any
  4069fc:	and	w0, w0, #0xff
  406a00:	sxtw	x0, w0
  406a04:	orr	x0, x1, x0
  406a08:	str	x0, [sp, #568]
  406a0c:	ldr	x0, [sp, #576]
  406a10:	mov	w1, w0
  406a14:	ldr	x0, [sp, #560]
  406a18:	lsr	x0, x0, x1
  406a1c:	str	x0, [sp, #560]
  406a20:	b	406a84 <ferror@plt+0x58f4>
  406a24:	ldr	x0, [sp, #576]
  406a28:	sub	w0, w0, #0x40
  406a2c:	ldr	x1, [sp, #560]
  406a30:	lsr	x1, x1, x0
  406a34:	ldr	x0, [sp, #576]
  406a38:	cmp	x0, #0x40
  406a3c:	b.eq	406a5c <ferror@plt+0x58cc>  // b.none
  406a40:	ldr	x0, [sp, #576]
  406a44:	mov	w2, w0
  406a48:	mov	w0, #0x80                  	// #128
  406a4c:	sub	w0, w0, w2
  406a50:	ldr	x2, [sp, #560]
  406a54:	lsl	x0, x2, x0
  406a58:	b	406a60 <ferror@plt+0x58d0>
  406a5c:	mov	x0, #0x0                   	// #0
  406a60:	ldr	x2, [sp, #568]
  406a64:	orr	x0, x0, x2
  406a68:	cmp	x0, #0x0
  406a6c:	cset	w0, ne  // ne = any
  406a70:	and	w0, w0, #0xff
  406a74:	and	x0, x0, #0xff
  406a78:	orr	x0, x1, x0
  406a7c:	str	x0, [sp, #568]
  406a80:	str	xzr, [sp, #560]
  406a84:	ldr	x0, [sp, #568]
  406a88:	and	x0, x0, #0x7
  406a8c:	cmp	x0, #0x0
  406a90:	b.eq	406bd8 <ferror@plt+0x5a48>  // b.none
  406a94:	ldr	w0, [sp, #596]
  406a98:	orr	w0, w0, #0x10
  406a9c:	str	w0, [sp, #596]
  406aa0:	ldr	x0, [sp, #488]
  406aa4:	and	x0, x0, #0xc00000
  406aa8:	cmp	x0, #0xc00, lsl #12
  406aac:	b.eq	406be0 <ferror@plt+0x5a50>  // b.none
  406ab0:	cmp	x0, #0xc00, lsl #12
  406ab4:	b.hi	406be4 <ferror@plt+0x5a54>  // b.pmore
  406ab8:	cmp	x0, #0x800, lsl #12
  406abc:	b.eq	406b80 <ferror@plt+0x59f0>  // b.none
  406ac0:	cmp	x0, #0x800, lsl #12
  406ac4:	b.hi	406be4 <ferror@plt+0x5a54>  // b.pmore
  406ac8:	cmp	x0, #0x0
  406acc:	b.eq	406adc <ferror@plt+0x594c>  // b.none
  406ad0:	cmp	x0, #0x400, lsl #12
  406ad4:	b.eq	406b28 <ferror@plt+0x5998>  // b.none
  406ad8:	b	406be4 <ferror@plt+0x5a54>
  406adc:	ldr	x0, [sp, #568]
  406ae0:	and	x0, x0, #0xf
  406ae4:	cmp	x0, #0x4
  406ae8:	b.eq	406be0 <ferror@plt+0x5a50>  // b.none
  406aec:	ldr	x0, [sp, #568]
  406af0:	add	x0, x0, #0x4
  406af4:	str	x0, [sp, #168]
  406af8:	ldr	x1, [sp, #168]
  406afc:	ldr	x0, [sp, #568]
  406b00:	cmp	x1, x0
  406b04:	cset	w0, cc  // cc = lo, ul, last
  406b08:	and	w0, w0, #0xff
  406b0c:	and	x0, x0, #0xff
  406b10:	ldr	x1, [sp, #560]
  406b14:	add	x0, x1, x0
  406b18:	str	x0, [sp, #560]
  406b1c:	ldr	x0, [sp, #168]
  406b20:	str	x0, [sp, #568]
  406b24:	b	406be0 <ferror@plt+0x5a50>
  406b28:	ldr	x0, [sp, #656]
  406b2c:	cmp	x0, #0x0
  406b30:	b.ne	406be0 <ferror@plt+0x5a50>  // b.any
  406b34:	ldr	x0, [sp, #568]
  406b38:	and	x0, x0, #0x7
  406b3c:	cmp	x0, #0x0
  406b40:	b.eq	406be0 <ferror@plt+0x5a50>  // b.none
  406b44:	ldr	x0, [sp, #568]
  406b48:	add	x0, x0, #0x8
  406b4c:	str	x0, [sp, #176]
  406b50:	ldr	x1, [sp, #176]
  406b54:	ldr	x0, [sp, #568]
  406b58:	cmp	x1, x0
  406b5c:	cset	w0, cc  // cc = lo, ul, last
  406b60:	and	w0, w0, #0xff
  406b64:	and	x0, x0, #0xff
  406b68:	ldr	x1, [sp, #560]
  406b6c:	add	x0, x1, x0
  406b70:	str	x0, [sp, #560]
  406b74:	ldr	x0, [sp, #176]
  406b78:	str	x0, [sp, #568]
  406b7c:	b	406be0 <ferror@plt+0x5a50>
  406b80:	ldr	x0, [sp, #656]
  406b84:	cmp	x0, #0x0
  406b88:	b.eq	406be0 <ferror@plt+0x5a50>  // b.none
  406b8c:	ldr	x0, [sp, #568]
  406b90:	and	x0, x0, #0x7
  406b94:	cmp	x0, #0x0
  406b98:	b.eq	406be0 <ferror@plt+0x5a50>  // b.none
  406b9c:	ldr	x0, [sp, #568]
  406ba0:	add	x0, x0, #0x8
  406ba4:	str	x0, [sp, #184]
  406ba8:	ldr	x1, [sp, #184]
  406bac:	ldr	x0, [sp, #568]
  406bb0:	cmp	x1, x0
  406bb4:	cset	w0, cc  // cc = lo, ul, last
  406bb8:	and	w0, w0, #0xff
  406bbc:	and	x0, x0, #0xff
  406bc0:	ldr	x1, [sp, #560]
  406bc4:	add	x0, x1, x0
  406bc8:	str	x0, [sp, #560]
  406bcc:	ldr	x0, [sp, #184]
  406bd0:	str	x0, [sp, #568]
  406bd4:	b	406be0 <ferror@plt+0x5a50>
  406bd8:	nop
  406bdc:	b	406be4 <ferror@plt+0x5a54>
  406be0:	nop
  406be4:	ldr	x0, [sp, #560]
  406be8:	and	x0, x0, #0x8000000000000
  406bec:	cmp	x0, #0x0
  406bf0:	b.eq	406c14 <ferror@plt+0x5a84>  // b.none
  406bf4:	mov	x0, #0x1                   	// #1
  406bf8:	str	x0, [sp, #576]
  406bfc:	str	xzr, [sp, #568]
  406c00:	str	xzr, [sp, #560]
  406c04:	ldr	w0, [sp, #596]
  406c08:	orr	w0, w0, #0x10
  406c0c:	str	w0, [sp, #596]
  406c10:	b	406c3c <ferror@plt+0x5aac>
  406c14:	str	xzr, [sp, #576]
  406c18:	ldr	x0, [sp, #568]
  406c1c:	lsr	x1, x0, #3
  406c20:	ldr	x0, [sp, #560]
  406c24:	lsl	x0, x0, #61
  406c28:	orr	x0, x1, x0
  406c2c:	str	x0, [sp, #568]
  406c30:	ldr	x0, [sp, #560]
  406c34:	lsr	x0, x0, #3
  406c38:	str	x0, [sp, #560]
  406c3c:	ldr	w0, [sp, #216]
  406c40:	cmp	w0, #0x0
  406c44:	b.eq	406e50 <ferror@plt+0x5cc0>  // b.none
  406c48:	ldr	w0, [sp, #596]
  406c4c:	and	w0, w0, #0x10
  406c50:	cmp	w0, #0x0
  406c54:	b.ne	406c68 <ferror@plt+0x5ad8>  // b.any
  406c58:	ldr	x0, [sp, #488]
  406c5c:	and	x0, x0, #0x800
  406c60:	cmp	x0, #0x0
  406c64:	b.eq	406e50 <ferror@plt+0x5cc0>  // b.none
  406c68:	ldr	w0, [sp, #596]
  406c6c:	orr	w0, w0, #0x8
  406c70:	str	w0, [sp, #596]
  406c74:	b	406e50 <ferror@plt+0x5cc0>
  406c78:	str	xzr, [sp, #576]
  406c7c:	ldr	x1, [sp, #560]
  406c80:	ldr	x0, [sp, #568]
  406c84:	orr	x0, x1, x0
  406c88:	cmp	x0, #0x0
  406c8c:	b.eq	406e08 <ferror@plt+0x5c78>  // b.none
  406c90:	mov	x0, #0x1                   	// #1
  406c94:	str	x0, [sp, #568]
  406c98:	str	xzr, [sp, #560]
  406c9c:	ldr	x0, [sp, #568]
  406ca0:	and	x0, x0, #0x7
  406ca4:	cmp	x0, #0x0
  406ca8:	b.eq	406df0 <ferror@plt+0x5c60>  // b.none
  406cac:	ldr	w0, [sp, #596]
  406cb0:	orr	w0, w0, #0x10
  406cb4:	str	w0, [sp, #596]
  406cb8:	ldr	x0, [sp, #488]
  406cbc:	and	x0, x0, #0xc00000
  406cc0:	cmp	x0, #0xc00, lsl #12
  406cc4:	b.eq	406df8 <ferror@plt+0x5c68>  // b.none
  406cc8:	cmp	x0, #0xc00, lsl #12
  406ccc:	b.hi	406dfc <ferror@plt+0x5c6c>  // b.pmore
  406cd0:	cmp	x0, #0x800, lsl #12
  406cd4:	b.eq	406d98 <ferror@plt+0x5c08>  // b.none
  406cd8:	cmp	x0, #0x800, lsl #12
  406cdc:	b.hi	406dfc <ferror@plt+0x5c6c>  // b.pmore
  406ce0:	cmp	x0, #0x0
  406ce4:	b.eq	406cf4 <ferror@plt+0x5b64>  // b.none
  406ce8:	cmp	x0, #0x400, lsl #12
  406cec:	b.eq	406d40 <ferror@plt+0x5bb0>  // b.none
  406cf0:	b	406dfc <ferror@plt+0x5c6c>
  406cf4:	ldr	x0, [sp, #568]
  406cf8:	and	x0, x0, #0xf
  406cfc:	cmp	x0, #0x4
  406d00:	b.eq	406df8 <ferror@plt+0x5c68>  // b.none
  406d04:	ldr	x0, [sp, #568]
  406d08:	add	x0, x0, #0x4
  406d0c:	str	x0, [sp, #192]
  406d10:	ldr	x1, [sp, #192]
  406d14:	ldr	x0, [sp, #568]
  406d18:	cmp	x1, x0
  406d1c:	cset	w0, cc  // cc = lo, ul, last
  406d20:	and	w0, w0, #0xff
  406d24:	and	x0, x0, #0xff
  406d28:	ldr	x1, [sp, #560]
  406d2c:	add	x0, x1, x0
  406d30:	str	x0, [sp, #560]
  406d34:	ldr	x0, [sp, #192]
  406d38:	str	x0, [sp, #568]
  406d3c:	b	406df8 <ferror@plt+0x5c68>
  406d40:	ldr	x0, [sp, #656]
  406d44:	cmp	x0, #0x0
  406d48:	b.ne	406df8 <ferror@plt+0x5c68>  // b.any
  406d4c:	ldr	x0, [sp, #568]
  406d50:	and	x0, x0, #0x7
  406d54:	cmp	x0, #0x0
  406d58:	b.eq	406df8 <ferror@plt+0x5c68>  // b.none
  406d5c:	ldr	x0, [sp, #568]
  406d60:	add	x0, x0, #0x8
  406d64:	str	x0, [sp, #200]
  406d68:	ldr	x1, [sp, #200]
  406d6c:	ldr	x0, [sp, #568]
  406d70:	cmp	x1, x0
  406d74:	cset	w0, cc  // cc = lo, ul, last
  406d78:	and	w0, w0, #0xff
  406d7c:	and	x0, x0, #0xff
  406d80:	ldr	x1, [sp, #560]
  406d84:	add	x0, x1, x0
  406d88:	str	x0, [sp, #560]
  406d8c:	ldr	x0, [sp, #200]
  406d90:	str	x0, [sp, #568]
  406d94:	b	406df8 <ferror@plt+0x5c68>
  406d98:	ldr	x0, [sp, #656]
  406d9c:	cmp	x0, #0x0
  406da0:	b.eq	406df8 <ferror@plt+0x5c68>  // b.none
  406da4:	ldr	x0, [sp, #568]
  406da8:	and	x0, x0, #0x7
  406dac:	cmp	x0, #0x0
  406db0:	b.eq	406df8 <ferror@plt+0x5c68>  // b.none
  406db4:	ldr	x0, [sp, #568]
  406db8:	add	x0, x0, #0x8
  406dbc:	str	x0, [sp, #208]
  406dc0:	ldr	x1, [sp, #208]
  406dc4:	ldr	x0, [sp, #568]
  406dc8:	cmp	x1, x0
  406dcc:	cset	w0, cc  // cc = lo, ul, last
  406dd0:	and	w0, w0, #0xff
  406dd4:	and	x0, x0, #0xff
  406dd8:	ldr	x1, [sp, #560]
  406ddc:	add	x0, x1, x0
  406de0:	str	x0, [sp, #560]
  406de4:	ldr	x0, [sp, #208]
  406de8:	str	x0, [sp, #568]
  406dec:	b	406df8 <ferror@plt+0x5c68>
  406df0:	nop
  406df4:	b	406dfc <ferror@plt+0x5c6c>
  406df8:	nop
  406dfc:	ldr	x0, [sp, #568]
  406e00:	lsr	x0, x0, #3
  406e04:	str	x0, [sp, #568]
  406e08:	ldr	w0, [sp, #596]
  406e0c:	orr	w0, w0, #0x8
  406e10:	str	w0, [sp, #596]
  406e14:	b	406e50 <ferror@plt+0x5cc0>
  406e18:	str	xzr, [sp, #576]
  406e1c:	str	xzr, [sp, #568]
  406e20:	str	xzr, [sp, #560]
  406e24:	b	406e50 <ferror@plt+0x5cc0>
  406e28:	mov	x0, #0x7fff                	// #32767
  406e2c:	str	x0, [sp, #576]
  406e30:	str	xzr, [sp, #568]
  406e34:	str	xzr, [sp, #560]
  406e38:	b	406e50 <ferror@plt+0x5cc0>
  406e3c:	mov	x0, #0x7fff                	// #32767
  406e40:	str	x0, [sp, #576]
  406e44:	ldr	x0, [sp, #560]
  406e48:	orr	x0, x0, #0x800000000000
  406e4c:	str	x0, [sp, #560]
  406e50:	nop
  406e54:	ldr	x0, [sp, #568]
  406e58:	str	x0, [sp, #80]
  406e5c:	ldr	x0, [sp, #560]
  406e60:	and	x1, x0, #0xffffffffffff
  406e64:	ldr	x0, [sp, #88]
  406e68:	bfxil	x0, x1, #0, #48
  406e6c:	str	x0, [sp, #88]
  406e70:	ldr	x0, [sp, #576]
  406e74:	and	w0, w0, #0x7fff
  406e78:	and	w1, w0, #0xffff
  406e7c:	ldrh	w0, [sp, #94]
  406e80:	bfxil	w0, w1, #0, #15
  406e84:	strh	w0, [sp, #94]
  406e88:	ldr	x0, [sp, #656]
  406e8c:	and	w0, w0, #0x1
  406e90:	and	w1, w0, #0xff
  406e94:	ldrb	w0, [sp, #95]
  406e98:	bfi	w0, w1, #7, #1
  406e9c:	strb	w0, [sp, #95]
  406ea0:	ldr	q0, [sp, #80]
  406ea4:	str	q0, [sp, #128]
  406ea8:	ldrsw	x0, [sp, #596]
  406eac:	cmp	x0, #0x0
  406eb0:	b.eq	406ebc <ferror@plt+0x5d2c>  // b.none
  406eb4:	ldr	w0, [sp, #596]
  406eb8:	bl	4092c4 <ferror@plt+0x8134>
  406ebc:	ldr	q0, [sp, #128]
  406ec0:	ldp	x29, x30, [sp]
  406ec4:	add	sp, sp, #0x2a0
  406ec8:	ret
  406ecc:	stp	x29, x30, [sp, #-400]!
  406ed0:	mov	x29, sp
  406ed4:	str	q0, [sp, #32]
  406ed8:	str	q1, [sp, #16]
  406edc:	str	wzr, [sp, #356]
  406ee0:	str	xzr, [sp, #296]
  406ee4:	mrs	x0, fpcr
  406ee8:	str	x0, [sp, #296]
  406eec:	ldr	q0, [sp, #32]
  406ef0:	str	q0, [sp, #80]
  406ef4:	ldr	x0, [sp, #80]
  406ef8:	str	x0, [sp, #360]
  406efc:	ldr	x0, [sp, #88]
  406f00:	ubfx	x0, x0, #0, #48
  406f04:	str	x0, [sp, #384]
  406f08:	ldrh	w0, [sp, #94]
  406f0c:	ubfx	x0, x0, #0, #15
  406f10:	and	w0, w0, #0xffff
  406f14:	and	x0, x0, #0xffff
  406f18:	str	x0, [sp, #288]
  406f1c:	ldrb	w0, [sp, #95]
  406f20:	ubfx	x0, x0, #7, #1
  406f24:	and	w0, w0, #0xff
  406f28:	and	x0, x0, #0xff
  406f2c:	str	x0, [sp, #280]
  406f30:	ldr	x0, [sp, #384]
  406f34:	lsl	x1, x0, #3
  406f38:	ldr	x0, [sp, #360]
  406f3c:	lsr	x0, x0, #61
  406f40:	orr	x0, x1, x0
  406f44:	str	x0, [sp, #384]
  406f48:	ldr	x0, [sp, #360]
  406f4c:	lsl	x0, x0, #3
  406f50:	str	x0, [sp, #360]
  406f54:	ldr	q0, [sp, #16]
  406f58:	str	q0, [sp, #64]
  406f5c:	ldr	x0, [sp, #64]
  406f60:	str	x0, [sp, #368]
  406f64:	ldr	x0, [sp, #72]
  406f68:	ubfx	x0, x0, #0, #48
  406f6c:	str	x0, [sp, #392]
  406f70:	ldrh	w0, [sp, #78]
  406f74:	ubfx	x0, x0, #0, #15
  406f78:	and	w0, w0, #0xffff
  406f7c:	and	x0, x0, #0xffff
  406f80:	str	x0, [sp, #272]
  406f84:	ldrb	w0, [sp, #79]
  406f88:	ubfx	x0, x0, #7, #1
  406f8c:	and	w0, w0, #0xff
  406f90:	and	x0, x0, #0xff
  406f94:	str	x0, [sp, #376]
  406f98:	ldr	x0, [sp, #392]
  406f9c:	lsl	x1, x0, #3
  406fa0:	ldr	x0, [sp, #368]
  406fa4:	lsr	x0, x0, #61
  406fa8:	orr	x0, x1, x0
  406fac:	str	x0, [sp, #392]
  406fb0:	ldr	x0, [sp, #368]
  406fb4:	lsl	x0, x0, #3
  406fb8:	str	x0, [sp, #368]
  406fbc:	ldr	x1, [sp, #272]
  406fc0:	mov	x0, #0x7fff                	// #32767
  406fc4:	cmp	x1, x0
  406fc8:	b.ne	406fe0 <ferror@plt+0x5e50>  // b.any
  406fcc:	ldr	x1, [sp, #392]
  406fd0:	ldr	x0, [sp, #368]
  406fd4:	orr	x0, x1, x0
  406fd8:	cmp	x0, #0x0
  406fdc:	b.ne	406fec <ferror@plt+0x5e5c>  // b.any
  406fe0:	ldr	x0, [sp, #376]
  406fe4:	eor	x0, x0, #0x1
  406fe8:	str	x0, [sp, #376]
  406fec:	ldr	x1, [sp, #280]
  406ff0:	ldr	x0, [sp, #376]
  406ff4:	cmp	x1, x0
  406ff8:	b.ne	407ae0 <ferror@plt+0x6950>  // b.any
  406ffc:	ldr	x0, [sp, #280]
  407000:	str	x0, [sp, #344]
  407004:	ldr	x0, [sp, #288]
  407008:	mov	w1, w0
  40700c:	ldr	x0, [sp, #272]
  407010:	sub	w0, w1, w0
  407014:	str	w0, [sp, #316]
  407018:	ldr	w0, [sp, #316]
  40701c:	cmp	w0, #0x0
  407020:	b.le	407320 <ferror@plt+0x6190>
  407024:	ldr	x0, [sp, #288]
  407028:	str	x0, [sp, #336]
  40702c:	ldr	x0, [sp, #272]
  407030:	cmp	x0, #0x0
  407034:	b.ne	407164 <ferror@plt+0x5fd4>  // b.any
  407038:	ldr	x1, [sp, #392]
  40703c:	ldr	x0, [sp, #368]
  407040:	orr	x0, x1, x0
  407044:	cmp	x0, #0x0
  407048:	b.ne	4070a0 <ferror@plt+0x5f10>  // b.any
  40704c:	ldr	x1, [sp, #288]
  407050:	mov	x0, #0x7fff                	// #32767
  407054:	cmp	x1, x0
  407058:	b.ne	40708c <ferror@plt+0x5efc>  // b.any
  40705c:	ldr	x1, [sp, #384]
  407060:	ldr	x0, [sp, #360]
  407064:	orr	x0, x1, x0
  407068:	cmp	x0, #0x0
  40706c:	b.eq	40708c <ferror@plt+0x5efc>  // b.none
  407070:	ldr	x0, [sp, #384]
  407074:	and	x0, x0, #0x4000000000000
  407078:	cmp	x0, #0x0
  40707c:	b.ne	40708c <ferror@plt+0x5efc>  // b.any
  407080:	ldr	w0, [sp, #356]
  407084:	orr	w0, w0, #0x1
  407088:	str	w0, [sp, #356]
  40708c:	ldr	x0, [sp, #360]
  407090:	str	x0, [sp, #328]
  407094:	ldr	x0, [sp, #384]
  407098:	str	x0, [sp, #320]
  40709c:	b	4087b4 <ferror@plt+0x7624>
  4070a0:	ldr	w0, [sp, #316]
  4070a4:	sub	w0, w0, #0x1
  4070a8:	str	w0, [sp, #316]
  4070ac:	ldr	w0, [sp, #316]
  4070b0:	cmp	w0, #0x0
  4070b4:	b.ne	407100 <ferror@plt+0x5f70>  // b.any
  4070b8:	ldr	x1, [sp, #360]
  4070bc:	ldr	x0, [sp, #368]
  4070c0:	add	x0, x1, x0
  4070c4:	str	x0, [sp, #160]
  4070c8:	ldr	x1, [sp, #384]
  4070cc:	ldr	x0, [sp, #392]
  4070d0:	add	x1, x1, x0
  4070d4:	ldr	x2, [sp, #160]
  4070d8:	ldr	x0, [sp, #360]
  4070dc:	cmp	x2, x0
  4070e0:	cset	w0, cc  // cc = lo, ul, last
  4070e4:	and	w0, w0, #0xff
  4070e8:	and	x0, x0, #0xff
  4070ec:	add	x0, x1, x0
  4070f0:	str	x0, [sp, #320]
  4070f4:	ldr	x0, [sp, #160]
  4070f8:	str	x0, [sp, #328]
  4070fc:	b	4079e8 <ferror@plt+0x6858>
  407100:	ldr	x1, [sp, #288]
  407104:	mov	x0, #0x7fff                	// #32767
  407108:	cmp	x1, x0
  40710c:	b.ne	4071d8 <ferror@plt+0x6048>  // b.any
  407110:	ldr	x1, [sp, #288]
  407114:	mov	x0, #0x7fff                	// #32767
  407118:	cmp	x1, x0
  40711c:	b.ne	407150 <ferror@plt+0x5fc0>  // b.any
  407120:	ldr	x1, [sp, #384]
  407124:	ldr	x0, [sp, #360]
  407128:	orr	x0, x1, x0
  40712c:	cmp	x0, #0x0
  407130:	b.eq	407150 <ferror@plt+0x5fc0>  // b.none
  407134:	ldr	x0, [sp, #384]
  407138:	and	x0, x0, #0x4000000000000
  40713c:	cmp	x0, #0x0
  407140:	b.ne	407150 <ferror@plt+0x5fc0>  // b.any
  407144:	ldr	w0, [sp, #356]
  407148:	orr	w0, w0, #0x1
  40714c:	str	w0, [sp, #356]
  407150:	ldr	x0, [sp, #360]
  407154:	str	x0, [sp, #328]
  407158:	ldr	x0, [sp, #384]
  40715c:	str	x0, [sp, #320]
  407160:	b	4087b4 <ferror@plt+0x7624>
  407164:	ldr	x1, [sp, #288]
  407168:	mov	x0, #0x7fff                	// #32767
  40716c:	cmp	x1, x0
  407170:	b.ne	4071c8 <ferror@plt+0x6038>  // b.any
  407174:	ldr	x1, [sp, #288]
  407178:	mov	x0, #0x7fff                	// #32767
  40717c:	cmp	x1, x0
  407180:	b.ne	4071b4 <ferror@plt+0x6024>  // b.any
  407184:	ldr	x1, [sp, #384]
  407188:	ldr	x0, [sp, #360]
  40718c:	orr	x0, x1, x0
  407190:	cmp	x0, #0x0
  407194:	b.eq	4071b4 <ferror@plt+0x6024>  // b.none
  407198:	ldr	x0, [sp, #384]
  40719c:	and	x0, x0, #0x4000000000000
  4071a0:	cmp	x0, #0x0
  4071a4:	b.ne	4071b4 <ferror@plt+0x6024>  // b.any
  4071a8:	ldr	w0, [sp, #356]
  4071ac:	orr	w0, w0, #0x1
  4071b0:	str	w0, [sp, #356]
  4071b4:	ldr	x0, [sp, #360]
  4071b8:	str	x0, [sp, #328]
  4071bc:	ldr	x0, [sp, #384]
  4071c0:	str	x0, [sp, #320]
  4071c4:	b	4087b4 <ferror@plt+0x7624>
  4071c8:	ldr	x0, [sp, #392]
  4071cc:	orr	x0, x0, #0x8000000000000
  4071d0:	str	x0, [sp, #392]
  4071d4:	b	4071dc <ferror@plt+0x604c>
  4071d8:	nop
  4071dc:	ldr	w0, [sp, #316]
  4071e0:	cmp	w0, #0x74
  4071e4:	b.gt	4072b8 <ferror@plt+0x6128>
  4071e8:	ldr	w0, [sp, #316]
  4071ec:	cmp	w0, #0x3f
  4071f0:	b.gt	407258 <ferror@plt+0x60c8>
  4071f4:	mov	w1, #0x40                  	// #64
  4071f8:	ldr	w0, [sp, #316]
  4071fc:	sub	w0, w1, w0
  407200:	ldr	x1, [sp, #392]
  407204:	lsl	x1, x1, x0
  407208:	ldr	w0, [sp, #316]
  40720c:	ldr	x2, [sp, #368]
  407210:	lsr	x0, x2, x0
  407214:	orr	x1, x1, x0
  407218:	mov	w2, #0x40                  	// #64
  40721c:	ldr	w0, [sp, #316]
  407220:	sub	w0, w2, w0
  407224:	ldr	x2, [sp, #368]
  407228:	lsl	x0, x2, x0
  40722c:	cmp	x0, #0x0
  407230:	cset	w0, ne  // ne = any
  407234:	and	w0, w0, #0xff
  407238:	sxtw	x0, w0
  40723c:	orr	x0, x1, x0
  407240:	str	x0, [sp, #368]
  407244:	ldr	w0, [sp, #316]
  407248:	ldr	x1, [sp, #392]
  40724c:	lsr	x0, x1, x0
  407250:	str	x0, [sp, #392]
  407254:	b	4072d8 <ferror@plt+0x6148>
  407258:	ldr	w0, [sp, #316]
  40725c:	sub	w0, w0, #0x40
  407260:	ldr	x1, [sp, #392]
  407264:	lsr	x1, x1, x0
  407268:	ldr	w0, [sp, #316]
  40726c:	cmp	w0, #0x40
  407270:	b.eq	40728c <ferror@plt+0x60fc>  // b.none
  407274:	mov	w2, #0x80                  	// #128
  407278:	ldr	w0, [sp, #316]
  40727c:	sub	w0, w2, w0
  407280:	ldr	x2, [sp, #392]
  407284:	lsl	x0, x2, x0
  407288:	b	407290 <ferror@plt+0x6100>
  40728c:	mov	x0, #0x0                   	// #0
  407290:	ldr	x2, [sp, #368]
  407294:	orr	x0, x0, x2
  407298:	cmp	x0, #0x0
  40729c:	cset	w0, ne  // ne = any
  4072a0:	and	w0, w0, #0xff
  4072a4:	and	x0, x0, #0xff
  4072a8:	orr	x0, x1, x0
  4072ac:	str	x0, [sp, #368]
  4072b0:	str	xzr, [sp, #392]
  4072b4:	b	4072d8 <ferror@plt+0x6148>
  4072b8:	ldr	x1, [sp, #392]
  4072bc:	ldr	x0, [sp, #368]
  4072c0:	orr	x0, x1, x0
  4072c4:	cmp	x0, #0x0
  4072c8:	b.eq	4072d8 <ferror@plt+0x6148>  // b.none
  4072cc:	mov	x0, #0x1                   	// #1
  4072d0:	str	x0, [sp, #368]
  4072d4:	str	xzr, [sp, #392]
  4072d8:	ldr	x1, [sp, #360]
  4072dc:	ldr	x0, [sp, #368]
  4072e0:	add	x0, x1, x0
  4072e4:	str	x0, [sp, #152]
  4072e8:	ldr	x1, [sp, #384]
  4072ec:	ldr	x0, [sp, #392]
  4072f0:	add	x1, x1, x0
  4072f4:	ldr	x2, [sp, #152]
  4072f8:	ldr	x0, [sp, #360]
  4072fc:	cmp	x2, x0
  407300:	cset	w0, cc  // cc = lo, ul, last
  407304:	and	w0, w0, #0xff
  407308:	and	x0, x0, #0xff
  40730c:	add	x0, x1, x0
  407310:	str	x0, [sp, #320]
  407314:	ldr	x0, [sp, #152]
  407318:	str	x0, [sp, #328]
  40731c:	b	4079e8 <ferror@plt+0x6858>
  407320:	ldr	w0, [sp, #316]
  407324:	cmp	w0, #0x0
  407328:	b.ge	407634 <ferror@plt+0x64a4>  // b.tcont
  40732c:	ldr	w0, [sp, #316]
  407330:	neg	w0, w0
  407334:	str	w0, [sp, #316]
  407338:	ldr	x0, [sp, #272]
  40733c:	str	x0, [sp, #336]
  407340:	ldr	x0, [sp, #288]
  407344:	cmp	x0, #0x0
  407348:	b.ne	407478 <ferror@plt+0x62e8>  // b.any
  40734c:	ldr	x1, [sp, #384]
  407350:	ldr	x0, [sp, #360]
  407354:	orr	x0, x1, x0
  407358:	cmp	x0, #0x0
  40735c:	b.ne	4073b4 <ferror@plt+0x6224>  // b.any
  407360:	ldr	x1, [sp, #272]
  407364:	mov	x0, #0x7fff                	// #32767
  407368:	cmp	x1, x0
  40736c:	b.ne	4073a0 <ferror@plt+0x6210>  // b.any
  407370:	ldr	x1, [sp, #392]
  407374:	ldr	x0, [sp, #368]
  407378:	orr	x0, x1, x0
  40737c:	cmp	x0, #0x0
  407380:	b.eq	4073a0 <ferror@plt+0x6210>  // b.none
  407384:	ldr	x0, [sp, #392]
  407388:	and	x0, x0, #0x4000000000000
  40738c:	cmp	x0, #0x0
  407390:	b.ne	4073a0 <ferror@plt+0x6210>  // b.any
  407394:	ldr	w0, [sp, #356]
  407398:	orr	w0, w0, #0x1
  40739c:	str	w0, [sp, #356]
  4073a0:	ldr	x0, [sp, #368]
  4073a4:	str	x0, [sp, #328]
  4073a8:	ldr	x0, [sp, #392]
  4073ac:	str	x0, [sp, #320]
  4073b0:	b	4087b4 <ferror@plt+0x7624>
  4073b4:	ldr	w0, [sp, #316]
  4073b8:	sub	w0, w0, #0x1
  4073bc:	str	w0, [sp, #316]
  4073c0:	ldr	w0, [sp, #316]
  4073c4:	cmp	w0, #0x0
  4073c8:	b.ne	407414 <ferror@plt+0x6284>  // b.any
  4073cc:	ldr	x1, [sp, #368]
  4073d0:	ldr	x0, [sp, #360]
  4073d4:	add	x0, x1, x0
  4073d8:	str	x0, [sp, #176]
  4073dc:	ldr	x1, [sp, #392]
  4073e0:	ldr	x0, [sp, #384]
  4073e4:	add	x1, x1, x0
  4073e8:	ldr	x2, [sp, #176]
  4073ec:	ldr	x0, [sp, #368]
  4073f0:	cmp	x2, x0
  4073f4:	cset	w0, cc  // cc = lo, ul, last
  4073f8:	and	w0, w0, #0xff
  4073fc:	and	x0, x0, #0xff
  407400:	add	x0, x1, x0
  407404:	str	x0, [sp, #320]
  407408:	ldr	x0, [sp, #176]
  40740c:	str	x0, [sp, #328]
  407410:	b	4079e8 <ferror@plt+0x6858>
  407414:	ldr	x1, [sp, #272]
  407418:	mov	x0, #0x7fff                	// #32767
  40741c:	cmp	x1, x0
  407420:	b.ne	4074ec <ferror@plt+0x635c>  // b.any
  407424:	ldr	x1, [sp, #272]
  407428:	mov	x0, #0x7fff                	// #32767
  40742c:	cmp	x1, x0
  407430:	b.ne	407464 <ferror@plt+0x62d4>  // b.any
  407434:	ldr	x1, [sp, #392]
  407438:	ldr	x0, [sp, #368]
  40743c:	orr	x0, x1, x0
  407440:	cmp	x0, #0x0
  407444:	b.eq	407464 <ferror@plt+0x62d4>  // b.none
  407448:	ldr	x0, [sp, #392]
  40744c:	and	x0, x0, #0x4000000000000
  407450:	cmp	x0, #0x0
  407454:	b.ne	407464 <ferror@plt+0x62d4>  // b.any
  407458:	ldr	w0, [sp, #356]
  40745c:	orr	w0, w0, #0x1
  407460:	str	w0, [sp, #356]
  407464:	ldr	x0, [sp, #368]
  407468:	str	x0, [sp, #328]
  40746c:	ldr	x0, [sp, #392]
  407470:	str	x0, [sp, #320]
  407474:	b	4087b4 <ferror@plt+0x7624>
  407478:	ldr	x1, [sp, #272]
  40747c:	mov	x0, #0x7fff                	// #32767
  407480:	cmp	x1, x0
  407484:	b.ne	4074dc <ferror@plt+0x634c>  // b.any
  407488:	ldr	x1, [sp, #272]
  40748c:	mov	x0, #0x7fff                	// #32767
  407490:	cmp	x1, x0
  407494:	b.ne	4074c8 <ferror@plt+0x6338>  // b.any
  407498:	ldr	x1, [sp, #392]
  40749c:	ldr	x0, [sp, #368]
  4074a0:	orr	x0, x1, x0
  4074a4:	cmp	x0, #0x0
  4074a8:	b.eq	4074c8 <ferror@plt+0x6338>  // b.none
  4074ac:	ldr	x0, [sp, #392]
  4074b0:	and	x0, x0, #0x4000000000000
  4074b4:	cmp	x0, #0x0
  4074b8:	b.ne	4074c8 <ferror@plt+0x6338>  // b.any
  4074bc:	ldr	w0, [sp, #356]
  4074c0:	orr	w0, w0, #0x1
  4074c4:	str	w0, [sp, #356]
  4074c8:	ldr	x0, [sp, #368]
  4074cc:	str	x0, [sp, #328]
  4074d0:	ldr	x0, [sp, #392]
  4074d4:	str	x0, [sp, #320]
  4074d8:	b	4087b4 <ferror@plt+0x7624>
  4074dc:	ldr	x0, [sp, #384]
  4074e0:	orr	x0, x0, #0x8000000000000
  4074e4:	str	x0, [sp, #384]
  4074e8:	b	4074f0 <ferror@plt+0x6360>
  4074ec:	nop
  4074f0:	ldr	w0, [sp, #316]
  4074f4:	cmp	w0, #0x74
  4074f8:	b.gt	4075cc <ferror@plt+0x643c>
  4074fc:	ldr	w0, [sp, #316]
  407500:	cmp	w0, #0x3f
  407504:	b.gt	40756c <ferror@plt+0x63dc>
  407508:	mov	w1, #0x40                  	// #64
  40750c:	ldr	w0, [sp, #316]
  407510:	sub	w0, w1, w0
  407514:	ldr	x1, [sp, #384]
  407518:	lsl	x1, x1, x0
  40751c:	ldr	w0, [sp, #316]
  407520:	ldr	x2, [sp, #360]
  407524:	lsr	x0, x2, x0
  407528:	orr	x1, x1, x0
  40752c:	mov	w2, #0x40                  	// #64
  407530:	ldr	w0, [sp, #316]
  407534:	sub	w0, w2, w0
  407538:	ldr	x2, [sp, #360]
  40753c:	lsl	x0, x2, x0
  407540:	cmp	x0, #0x0
  407544:	cset	w0, ne  // ne = any
  407548:	and	w0, w0, #0xff
  40754c:	sxtw	x0, w0
  407550:	orr	x0, x1, x0
  407554:	str	x0, [sp, #360]
  407558:	ldr	w0, [sp, #316]
  40755c:	ldr	x1, [sp, #384]
  407560:	lsr	x0, x1, x0
  407564:	str	x0, [sp, #384]
  407568:	b	4075ec <ferror@plt+0x645c>
  40756c:	ldr	w0, [sp, #316]
  407570:	sub	w0, w0, #0x40
  407574:	ldr	x1, [sp, #384]
  407578:	lsr	x1, x1, x0
  40757c:	ldr	w0, [sp, #316]
  407580:	cmp	w0, #0x40
  407584:	b.eq	4075a0 <ferror@plt+0x6410>  // b.none
  407588:	mov	w2, #0x80                  	// #128
  40758c:	ldr	w0, [sp, #316]
  407590:	sub	w0, w2, w0
  407594:	ldr	x2, [sp, #384]
  407598:	lsl	x0, x2, x0
  40759c:	b	4075a4 <ferror@plt+0x6414>
  4075a0:	mov	x0, #0x0                   	// #0
  4075a4:	ldr	x2, [sp, #360]
  4075a8:	orr	x0, x0, x2
  4075ac:	cmp	x0, #0x0
  4075b0:	cset	w0, ne  // ne = any
  4075b4:	and	w0, w0, #0xff
  4075b8:	and	x0, x0, #0xff
  4075bc:	orr	x0, x1, x0
  4075c0:	str	x0, [sp, #360]
  4075c4:	str	xzr, [sp, #384]
  4075c8:	b	4075ec <ferror@plt+0x645c>
  4075cc:	ldr	x1, [sp, #384]
  4075d0:	ldr	x0, [sp, #360]
  4075d4:	orr	x0, x1, x0
  4075d8:	cmp	x0, #0x0
  4075dc:	b.eq	4075ec <ferror@plt+0x645c>  // b.none
  4075e0:	mov	x0, #0x1                   	// #1
  4075e4:	str	x0, [sp, #360]
  4075e8:	str	xzr, [sp, #384]
  4075ec:	ldr	x1, [sp, #368]
  4075f0:	ldr	x0, [sp, #360]
  4075f4:	add	x0, x1, x0
  4075f8:	str	x0, [sp, #168]
  4075fc:	ldr	x1, [sp, #392]
  407600:	ldr	x0, [sp, #384]
  407604:	add	x1, x1, x0
  407608:	ldr	x2, [sp, #168]
  40760c:	ldr	x0, [sp, #368]
  407610:	cmp	x2, x0
  407614:	cset	w0, cc  // cc = lo, ul, last
  407618:	and	w0, w0, #0xff
  40761c:	and	x0, x0, #0xff
  407620:	add	x0, x1, x0
  407624:	str	x0, [sp, #320]
  407628:	ldr	x0, [sp, #168]
  40762c:	str	x0, [sp, #328]
  407630:	b	4079e8 <ferror@plt+0x6858>
  407634:	ldr	x0, [sp, #288]
  407638:	add	x0, x0, #0x1
  40763c:	and	x0, x0, #0x7ffe
  407640:	cmp	x0, #0x0
  407644:	b.ne	4078c8 <ferror@plt+0x6738>  // b.any
  407648:	ldr	x0, [sp, #288]
  40764c:	cmp	x0, #0x0
  407650:	b.ne	407724 <ferror@plt+0x6594>  // b.any
  407654:	str	xzr, [sp, #336]
  407658:	ldr	x1, [sp, #384]
  40765c:	ldr	x0, [sp, #360]
  407660:	orr	x0, x1, x0
  407664:	cmp	x0, #0x0
  407668:	b.ne	407690 <ferror@plt+0x6500>  // b.any
  40766c:	ldr	x1, [sp, #392]
  407670:	ldr	x0, [sp, #368]
  407674:	orr	x0, x1, x0
  407678:	cmp	x0, #0x0
  40767c:	ldr	x0, [sp, #368]
  407680:	str	x0, [sp, #328]
  407684:	ldr	x0, [sp, #392]
  407688:	str	x0, [sp, #320]
  40768c:	b	4087b4 <ferror@plt+0x7624>
  407690:	ldr	x1, [sp, #392]
  407694:	ldr	x0, [sp, #368]
  407698:	orr	x0, x1, x0
  40769c:	cmp	x0, #0x0
  4076a0:	b.ne	4076b8 <ferror@plt+0x6528>  // b.any
  4076a4:	ldr	x0, [sp, #360]
  4076a8:	str	x0, [sp, #328]
  4076ac:	ldr	x0, [sp, #384]
  4076b0:	str	x0, [sp, #320]
  4076b4:	b	4087b4 <ferror@plt+0x7624>
  4076b8:	ldr	x1, [sp, #360]
  4076bc:	ldr	x0, [sp, #368]
  4076c0:	add	x0, x1, x0
  4076c4:	str	x0, [sp, #184]
  4076c8:	ldr	x1, [sp, #384]
  4076cc:	ldr	x0, [sp, #392]
  4076d0:	add	x1, x1, x0
  4076d4:	ldr	x2, [sp, #184]
  4076d8:	ldr	x0, [sp, #360]
  4076dc:	cmp	x2, x0
  4076e0:	cset	w0, cc  // cc = lo, ul, last
  4076e4:	and	w0, w0, #0xff
  4076e8:	and	x0, x0, #0xff
  4076ec:	add	x0, x1, x0
  4076f0:	str	x0, [sp, #320]
  4076f4:	ldr	x0, [sp, #184]
  4076f8:	str	x0, [sp, #328]
  4076fc:	ldr	x0, [sp, #320]
  407700:	and	x0, x0, #0x8000000000000
  407704:	cmp	x0, #0x0
  407708:	b.eq	408790 <ferror@plt+0x7600>  // b.none
  40770c:	ldr	x0, [sp, #320]
  407710:	and	x0, x0, #0xfff7ffffffffffff
  407714:	str	x0, [sp, #320]
  407718:	mov	x0, #0x1                   	// #1
  40771c:	str	x0, [sp, #336]
  407720:	b	408790 <ferror@plt+0x7600>
  407724:	ldr	x1, [sp, #288]
  407728:	mov	x0, #0x7fff                	// #32767
  40772c:	cmp	x1, x0
  407730:	b.ne	407764 <ferror@plt+0x65d4>  // b.any
  407734:	ldr	x1, [sp, #384]
  407738:	ldr	x0, [sp, #360]
  40773c:	orr	x0, x1, x0
  407740:	cmp	x0, #0x0
  407744:	b.eq	407764 <ferror@plt+0x65d4>  // b.none
  407748:	ldr	x0, [sp, #384]
  40774c:	and	x0, x0, #0x4000000000000
  407750:	cmp	x0, #0x0
  407754:	b.ne	407764 <ferror@plt+0x65d4>  // b.any
  407758:	ldr	w0, [sp, #356]
  40775c:	orr	w0, w0, #0x1
  407760:	str	w0, [sp, #356]
  407764:	ldr	x1, [sp, #272]
  407768:	mov	x0, #0x7fff                	// #32767
  40776c:	cmp	x1, x0
  407770:	b.ne	4077a4 <ferror@plt+0x6614>  // b.any
  407774:	ldr	x1, [sp, #392]
  407778:	ldr	x0, [sp, #368]
  40777c:	orr	x0, x1, x0
  407780:	cmp	x0, #0x0
  407784:	b.eq	4077a4 <ferror@plt+0x6614>  // b.none
  407788:	ldr	x0, [sp, #392]
  40778c:	and	x0, x0, #0x4000000000000
  407790:	cmp	x0, #0x0
  407794:	b.ne	4077a4 <ferror@plt+0x6614>  // b.any
  407798:	ldr	w0, [sp, #356]
  40779c:	orr	w0, w0, #0x1
  4077a0:	str	w0, [sp, #356]
  4077a4:	mov	x0, #0x7fff                	// #32767
  4077a8:	str	x0, [sp, #336]
  4077ac:	ldr	x1, [sp, #384]
  4077b0:	ldr	x0, [sp, #360]
  4077b4:	orr	x0, x1, x0
  4077b8:	cmp	x0, #0x0
  4077bc:	b.ne	4077d4 <ferror@plt+0x6644>  // b.any
  4077c0:	ldr	x0, [sp, #368]
  4077c4:	str	x0, [sp, #328]
  4077c8:	ldr	x0, [sp, #392]
  4077cc:	str	x0, [sp, #320]
  4077d0:	b	4087b4 <ferror@plt+0x7624>
  4077d4:	ldr	x1, [sp, #392]
  4077d8:	ldr	x0, [sp, #368]
  4077dc:	orr	x0, x1, x0
  4077e0:	cmp	x0, #0x0
  4077e4:	b.ne	4077fc <ferror@plt+0x666c>  // b.any
  4077e8:	ldr	x0, [sp, #360]
  4077ec:	str	x0, [sp, #328]
  4077f0:	ldr	x0, [sp, #384]
  4077f4:	str	x0, [sp, #320]
  4077f8:	b	4087b4 <ferror@plt+0x7624>
  4077fc:	ldr	x0, [sp, #360]
  407800:	lsr	x1, x0, #3
  407804:	ldr	x0, [sp, #384]
  407808:	lsl	x0, x0, #61
  40780c:	orr	x0, x1, x0
  407810:	str	x0, [sp, #360]
  407814:	ldr	x0, [sp, #384]
  407818:	lsr	x0, x0, #3
  40781c:	str	x0, [sp, #384]
  407820:	ldr	x0, [sp, #368]
  407824:	lsr	x1, x0, #3
  407828:	ldr	x0, [sp, #392]
  40782c:	lsl	x0, x0, #61
  407830:	orr	x0, x1, x0
  407834:	str	x0, [sp, #368]
  407838:	ldr	x0, [sp, #392]
  40783c:	lsr	x0, x0, #3
  407840:	str	x0, [sp, #392]
  407844:	ldr	x0, [sp, #384]
  407848:	and	x0, x0, #0x800000000000
  40784c:	cmp	x0, #0x0
  407850:	b.eq	407880 <ferror@plt+0x66f0>  // b.none
  407854:	ldr	x0, [sp, #392]
  407858:	and	x0, x0, #0x800000000000
  40785c:	cmp	x0, #0x0
  407860:	b.ne	407880 <ferror@plt+0x66f0>  // b.any
  407864:	ldr	x0, [sp, #376]
  407868:	str	x0, [sp, #344]
  40786c:	ldr	x0, [sp, #368]
  407870:	str	x0, [sp, #328]
  407874:	ldr	x0, [sp, #392]
  407878:	str	x0, [sp, #320]
  40787c:	b	407898 <ferror@plt+0x6708>
  407880:	ldr	x0, [sp, #280]
  407884:	str	x0, [sp, #344]
  407888:	ldr	x0, [sp, #360]
  40788c:	str	x0, [sp, #328]
  407890:	ldr	x0, [sp, #384]
  407894:	str	x0, [sp, #320]
  407898:	mov	x0, #0x3                   	// #3
  40789c:	str	x0, [sp, #248]
  4078a0:	ldr	x0, [sp, #320]
  4078a4:	lsl	x1, x0, #3
  4078a8:	ldr	x0, [sp, #328]
  4078ac:	lsr	x0, x0, #61
  4078b0:	orr	x0, x1, x0
  4078b4:	str	x0, [sp, #320]
  4078b8:	ldr	x0, [sp, #328]
  4078bc:	lsl	x0, x0, #3
  4078c0:	str	x0, [sp, #328]
  4078c4:	b	4087b4 <ferror@plt+0x7624>
  4078c8:	ldr	x1, [sp, #360]
  4078cc:	ldr	x0, [sp, #368]
  4078d0:	add	x0, x1, x0
  4078d4:	str	x0, [sp, #192]
  4078d8:	ldr	x1, [sp, #384]
  4078dc:	ldr	x0, [sp, #392]
  4078e0:	add	x1, x1, x0
  4078e4:	ldr	x2, [sp, #192]
  4078e8:	ldr	x0, [sp, #360]
  4078ec:	cmp	x2, x0
  4078f0:	cset	w0, cc  // cc = lo, ul, last
  4078f4:	and	w0, w0, #0xff
  4078f8:	and	x0, x0, #0xff
  4078fc:	add	x0, x1, x0
  407900:	str	x0, [sp, #320]
  407904:	ldr	x0, [sp, #192]
  407908:	str	x0, [sp, #328]
  40790c:	ldr	x0, [sp, #288]
  407910:	add	x0, x0, #0x1
  407914:	str	x0, [sp, #336]
  407918:	ldr	x0, [sp, #320]
  40791c:	lsl	x1, x0, #63
  407920:	ldr	x0, [sp, #328]
  407924:	lsr	x0, x0, #1
  407928:	orr	x1, x1, x0
  40792c:	ldr	x0, [sp, #328]
  407930:	and	x0, x0, #0x1
  407934:	orr	x0, x1, x0
  407938:	str	x0, [sp, #328]
  40793c:	ldr	x0, [sp, #320]
  407940:	lsr	x0, x0, #1
  407944:	str	x0, [sp, #320]
  407948:	ldr	x1, [sp, #336]
  40794c:	mov	x0, #0x7fff                	// #32767
  407950:	cmp	x1, x0
  407954:	b.ne	408798 <ferror@plt+0x7608>  // b.any
  407958:	ldr	x0, [sp, #296]
  40795c:	and	x0, x0, #0xc00000
  407960:	cmp	x0, #0x0
  407964:	b.eq	4079a0 <ferror@plt+0x6810>  // b.none
  407968:	ldr	x0, [sp, #296]
  40796c:	and	x0, x0, #0xc00000
  407970:	cmp	x0, #0x400, lsl #12
  407974:	b.ne	407984 <ferror@plt+0x67f4>  // b.any
  407978:	ldr	x0, [sp, #344]
  40797c:	cmp	x0, #0x0
  407980:	b.eq	4079a0 <ferror@plt+0x6810>  // b.none
  407984:	ldr	x0, [sp, #296]
  407988:	and	x0, x0, #0xc00000
  40798c:	cmp	x0, #0x800, lsl #12
  407990:	b.ne	4079b4 <ferror@plt+0x6824>  // b.any
  407994:	ldr	x0, [sp, #344]
  407998:	cmp	x0, #0x0
  40799c:	b.eq	4079b4 <ferror@plt+0x6824>  // b.none
  4079a0:	mov	x0, #0x7fff                	// #32767
  4079a4:	str	x0, [sp, #336]
  4079a8:	str	xzr, [sp, #328]
  4079ac:	str	xzr, [sp, #320]
  4079b0:	b	4079cc <ferror@plt+0x683c>
  4079b4:	mov	x0, #0x7ffe                	// #32766
  4079b8:	str	x0, [sp, #336]
  4079bc:	mov	x0, #0xffffffffffffffff    	// #-1
  4079c0:	str	x0, [sp, #328]
  4079c4:	mov	x0, #0xffffffffffffffff    	// #-1
  4079c8:	str	x0, [sp, #320]
  4079cc:	ldr	w0, [sp, #356]
  4079d0:	orr	w0, w0, #0x10
  4079d4:	str	w0, [sp, #356]
  4079d8:	ldr	w0, [sp, #356]
  4079dc:	orr	w0, w0, #0x4
  4079e0:	str	w0, [sp, #356]
  4079e4:	b	408798 <ferror@plt+0x7608>
  4079e8:	ldr	x0, [sp, #320]
  4079ec:	and	x0, x0, #0x8000000000000
  4079f0:	cmp	x0, #0x0
  4079f4:	b.eq	4087a0 <ferror@plt+0x7610>  // b.none
  4079f8:	ldr	x0, [sp, #320]
  4079fc:	and	x0, x0, #0xfff7ffffffffffff
  407a00:	str	x0, [sp, #320]
  407a04:	ldr	x0, [sp, #336]
  407a08:	add	x0, x0, #0x1
  407a0c:	str	x0, [sp, #336]
  407a10:	ldr	x0, [sp, #320]
  407a14:	lsl	x1, x0, #63
  407a18:	ldr	x0, [sp, #328]
  407a1c:	lsr	x0, x0, #1
  407a20:	orr	x1, x1, x0
  407a24:	ldr	x0, [sp, #328]
  407a28:	and	x0, x0, #0x1
  407a2c:	orr	x0, x1, x0
  407a30:	str	x0, [sp, #328]
  407a34:	ldr	x0, [sp, #320]
  407a38:	lsr	x0, x0, #1
  407a3c:	str	x0, [sp, #320]
  407a40:	ldr	x1, [sp, #336]
  407a44:	mov	x0, #0x7fff                	// #32767
  407a48:	cmp	x1, x0
  407a4c:	b.ne	4087a0 <ferror@plt+0x7610>  // b.any
  407a50:	ldr	x0, [sp, #296]
  407a54:	and	x0, x0, #0xc00000
  407a58:	cmp	x0, #0x0
  407a5c:	b.eq	407a98 <ferror@plt+0x6908>  // b.none
  407a60:	ldr	x0, [sp, #296]
  407a64:	and	x0, x0, #0xc00000
  407a68:	cmp	x0, #0x400, lsl #12
  407a6c:	b.ne	407a7c <ferror@plt+0x68ec>  // b.any
  407a70:	ldr	x0, [sp, #344]
  407a74:	cmp	x0, #0x0
  407a78:	b.eq	407a98 <ferror@plt+0x6908>  // b.none
  407a7c:	ldr	x0, [sp, #296]
  407a80:	and	x0, x0, #0xc00000
  407a84:	cmp	x0, #0x800, lsl #12
  407a88:	b.ne	407aac <ferror@plt+0x691c>  // b.any
  407a8c:	ldr	x0, [sp, #344]
  407a90:	cmp	x0, #0x0
  407a94:	b.eq	407aac <ferror@plt+0x691c>  // b.none
  407a98:	mov	x0, #0x7fff                	// #32767
  407a9c:	str	x0, [sp, #336]
  407aa0:	str	xzr, [sp, #328]
  407aa4:	str	xzr, [sp, #320]
  407aa8:	b	407ac4 <ferror@plt+0x6934>
  407aac:	mov	x0, #0x7ffe                	// #32766
  407ab0:	str	x0, [sp, #336]
  407ab4:	mov	x0, #0xffffffffffffffff    	// #-1
  407ab8:	str	x0, [sp, #328]
  407abc:	mov	x0, #0xffffffffffffffff    	// #-1
  407ac0:	str	x0, [sp, #320]
  407ac4:	ldr	w0, [sp, #356]
  407ac8:	orr	w0, w0, #0x10
  407acc:	str	w0, [sp, #356]
  407ad0:	ldr	w0, [sp, #356]
  407ad4:	orr	w0, w0, #0x4
  407ad8:	str	w0, [sp, #356]
  407adc:	b	4087b4 <ferror@plt+0x7624>
  407ae0:	ldr	x0, [sp, #288]
  407ae4:	mov	w1, w0
  407ae8:	ldr	x0, [sp, #272]
  407aec:	sub	w0, w1, w0
  407af0:	str	w0, [sp, #312]
  407af4:	ldr	w0, [sp, #312]
  407af8:	cmp	w0, #0x0
  407afc:	b.le	407e04 <ferror@plt+0x6c74>
  407b00:	ldr	x0, [sp, #288]
  407b04:	str	x0, [sp, #336]
  407b08:	ldr	x0, [sp, #280]
  407b0c:	str	x0, [sp, #344]
  407b10:	ldr	x0, [sp, #272]
  407b14:	cmp	x0, #0x0
  407b18:	b.ne	407c48 <ferror@plt+0x6ab8>  // b.any
  407b1c:	ldr	x1, [sp, #392]
  407b20:	ldr	x0, [sp, #368]
  407b24:	orr	x0, x1, x0
  407b28:	cmp	x0, #0x0
  407b2c:	b.ne	407b84 <ferror@plt+0x69f4>  // b.any
  407b30:	ldr	x1, [sp, #288]
  407b34:	mov	x0, #0x7fff                	// #32767
  407b38:	cmp	x1, x0
  407b3c:	b.ne	407b70 <ferror@plt+0x69e0>  // b.any
  407b40:	ldr	x1, [sp, #384]
  407b44:	ldr	x0, [sp, #360]
  407b48:	orr	x0, x1, x0
  407b4c:	cmp	x0, #0x0
  407b50:	b.eq	407b70 <ferror@plt+0x69e0>  // b.none
  407b54:	ldr	x0, [sp, #384]
  407b58:	and	x0, x0, #0x4000000000000
  407b5c:	cmp	x0, #0x0
  407b60:	b.ne	407b70 <ferror@plt+0x69e0>  // b.any
  407b64:	ldr	w0, [sp, #356]
  407b68:	orr	w0, w0, #0x1
  407b6c:	str	w0, [sp, #356]
  407b70:	ldr	x0, [sp, #360]
  407b74:	str	x0, [sp, #328]
  407b78:	ldr	x0, [sp, #384]
  407b7c:	str	x0, [sp, #320]
  407b80:	b	4087b4 <ferror@plt+0x7624>
  407b84:	ldr	w0, [sp, #312]
  407b88:	sub	w0, w0, #0x1
  407b8c:	str	w0, [sp, #312]
  407b90:	ldr	w0, [sp, #312]
  407b94:	cmp	w0, #0x0
  407b98:	b.ne	407be4 <ferror@plt+0x6a54>  // b.any
  407b9c:	ldr	x1, [sp, #360]
  407ba0:	ldr	x0, [sp, #368]
  407ba4:	sub	x0, x1, x0
  407ba8:	str	x0, [sp, #208]
  407bac:	ldr	x1, [sp, #384]
  407bb0:	ldr	x0, [sp, #392]
  407bb4:	sub	x1, x1, x0
  407bb8:	ldr	x2, [sp, #208]
  407bbc:	ldr	x0, [sp, #360]
  407bc0:	cmp	x2, x0
  407bc4:	cset	w0, hi  // hi = pmore
  407bc8:	and	w0, w0, #0xff
  407bcc:	and	x0, x0, #0xff
  407bd0:	sub	x0, x1, x0
  407bd4:	str	x0, [sp, #320]
  407bd8:	ldr	x0, [sp, #208]
  407bdc:	str	x0, [sp, #328]
  407be0:	b	4085b4 <ferror@plt+0x7424>
  407be4:	ldr	x1, [sp, #288]
  407be8:	mov	x0, #0x7fff                	// #32767
  407bec:	cmp	x1, x0
  407bf0:	b.ne	407cbc <ferror@plt+0x6b2c>  // b.any
  407bf4:	ldr	x1, [sp, #288]
  407bf8:	mov	x0, #0x7fff                	// #32767
  407bfc:	cmp	x1, x0
  407c00:	b.ne	407c34 <ferror@plt+0x6aa4>  // b.any
  407c04:	ldr	x1, [sp, #384]
  407c08:	ldr	x0, [sp, #360]
  407c0c:	orr	x0, x1, x0
  407c10:	cmp	x0, #0x0
  407c14:	b.eq	407c34 <ferror@plt+0x6aa4>  // b.none
  407c18:	ldr	x0, [sp, #384]
  407c1c:	and	x0, x0, #0x4000000000000
  407c20:	cmp	x0, #0x0
  407c24:	b.ne	407c34 <ferror@plt+0x6aa4>  // b.any
  407c28:	ldr	w0, [sp, #356]
  407c2c:	orr	w0, w0, #0x1
  407c30:	str	w0, [sp, #356]
  407c34:	ldr	x0, [sp, #360]
  407c38:	str	x0, [sp, #328]
  407c3c:	ldr	x0, [sp, #384]
  407c40:	str	x0, [sp, #320]
  407c44:	b	4087b4 <ferror@plt+0x7624>
  407c48:	ldr	x1, [sp, #288]
  407c4c:	mov	x0, #0x7fff                	// #32767
  407c50:	cmp	x1, x0
  407c54:	b.ne	407cac <ferror@plt+0x6b1c>  // b.any
  407c58:	ldr	x1, [sp, #288]
  407c5c:	mov	x0, #0x7fff                	// #32767
  407c60:	cmp	x1, x0
  407c64:	b.ne	407c98 <ferror@plt+0x6b08>  // b.any
  407c68:	ldr	x1, [sp, #384]
  407c6c:	ldr	x0, [sp, #360]
  407c70:	orr	x0, x1, x0
  407c74:	cmp	x0, #0x0
  407c78:	b.eq	407c98 <ferror@plt+0x6b08>  // b.none
  407c7c:	ldr	x0, [sp, #384]
  407c80:	and	x0, x0, #0x4000000000000
  407c84:	cmp	x0, #0x0
  407c88:	b.ne	407c98 <ferror@plt+0x6b08>  // b.any
  407c8c:	ldr	w0, [sp, #356]
  407c90:	orr	w0, w0, #0x1
  407c94:	str	w0, [sp, #356]
  407c98:	ldr	x0, [sp, #360]
  407c9c:	str	x0, [sp, #328]
  407ca0:	ldr	x0, [sp, #384]
  407ca4:	str	x0, [sp, #320]
  407ca8:	b	4087b4 <ferror@plt+0x7624>
  407cac:	ldr	x0, [sp, #392]
  407cb0:	orr	x0, x0, #0x8000000000000
  407cb4:	str	x0, [sp, #392]
  407cb8:	b	407cc0 <ferror@plt+0x6b30>
  407cbc:	nop
  407cc0:	ldr	w0, [sp, #312]
  407cc4:	cmp	w0, #0x74
  407cc8:	b.gt	407d9c <ferror@plt+0x6c0c>
  407ccc:	ldr	w0, [sp, #312]
  407cd0:	cmp	w0, #0x3f
  407cd4:	b.gt	407d3c <ferror@plt+0x6bac>
  407cd8:	mov	w1, #0x40                  	// #64
  407cdc:	ldr	w0, [sp, #312]
  407ce0:	sub	w0, w1, w0
  407ce4:	ldr	x1, [sp, #392]
  407ce8:	lsl	x1, x1, x0
  407cec:	ldr	w0, [sp, #312]
  407cf0:	ldr	x2, [sp, #368]
  407cf4:	lsr	x0, x2, x0
  407cf8:	orr	x1, x1, x0
  407cfc:	mov	w2, #0x40                  	// #64
  407d00:	ldr	w0, [sp, #312]
  407d04:	sub	w0, w2, w0
  407d08:	ldr	x2, [sp, #368]
  407d0c:	lsl	x0, x2, x0
  407d10:	cmp	x0, #0x0
  407d14:	cset	w0, ne  // ne = any
  407d18:	and	w0, w0, #0xff
  407d1c:	sxtw	x0, w0
  407d20:	orr	x0, x1, x0
  407d24:	str	x0, [sp, #368]
  407d28:	ldr	w0, [sp, #312]
  407d2c:	ldr	x1, [sp, #392]
  407d30:	lsr	x0, x1, x0
  407d34:	str	x0, [sp, #392]
  407d38:	b	407dbc <ferror@plt+0x6c2c>
  407d3c:	ldr	w0, [sp, #312]
  407d40:	sub	w0, w0, #0x40
  407d44:	ldr	x1, [sp, #392]
  407d48:	lsr	x1, x1, x0
  407d4c:	ldr	w0, [sp, #312]
  407d50:	cmp	w0, #0x40
  407d54:	b.eq	407d70 <ferror@plt+0x6be0>  // b.none
  407d58:	mov	w2, #0x80                  	// #128
  407d5c:	ldr	w0, [sp, #312]
  407d60:	sub	w0, w2, w0
  407d64:	ldr	x2, [sp, #392]
  407d68:	lsl	x0, x2, x0
  407d6c:	b	407d74 <ferror@plt+0x6be4>
  407d70:	mov	x0, #0x0                   	// #0
  407d74:	ldr	x2, [sp, #368]
  407d78:	orr	x0, x0, x2
  407d7c:	cmp	x0, #0x0
  407d80:	cset	w0, ne  // ne = any
  407d84:	and	w0, w0, #0xff
  407d88:	and	x0, x0, #0xff
  407d8c:	orr	x0, x1, x0
  407d90:	str	x0, [sp, #368]
  407d94:	str	xzr, [sp, #392]
  407d98:	b	407dbc <ferror@plt+0x6c2c>
  407d9c:	ldr	x1, [sp, #392]
  407da0:	ldr	x0, [sp, #368]
  407da4:	orr	x0, x1, x0
  407da8:	cmp	x0, #0x0
  407dac:	b.eq	407dbc <ferror@plt+0x6c2c>  // b.none
  407db0:	mov	x0, #0x1                   	// #1
  407db4:	str	x0, [sp, #368]
  407db8:	str	xzr, [sp, #392]
  407dbc:	ldr	x1, [sp, #360]
  407dc0:	ldr	x0, [sp, #368]
  407dc4:	sub	x0, x1, x0
  407dc8:	str	x0, [sp, #200]
  407dcc:	ldr	x1, [sp, #384]
  407dd0:	ldr	x0, [sp, #392]
  407dd4:	sub	x1, x1, x0
  407dd8:	ldr	x2, [sp, #200]
  407ddc:	ldr	x0, [sp, #360]
  407de0:	cmp	x2, x0
  407de4:	cset	w0, hi  // hi = pmore
  407de8:	and	w0, w0, #0xff
  407dec:	and	x0, x0, #0xff
  407df0:	sub	x0, x1, x0
  407df4:	str	x0, [sp, #320]
  407df8:	ldr	x0, [sp, #200]
  407dfc:	str	x0, [sp, #328]
  407e00:	b	4085b4 <ferror@plt+0x7424>
  407e04:	ldr	w0, [sp, #312]
  407e08:	cmp	w0, #0x0
  407e0c:	b.ge	408120 <ferror@plt+0x6f90>  // b.tcont
  407e10:	ldr	w0, [sp, #312]
  407e14:	neg	w0, w0
  407e18:	str	w0, [sp, #312]
  407e1c:	ldr	x0, [sp, #272]
  407e20:	str	x0, [sp, #336]
  407e24:	ldr	x0, [sp, #376]
  407e28:	str	x0, [sp, #344]
  407e2c:	ldr	x0, [sp, #288]
  407e30:	cmp	x0, #0x0
  407e34:	b.ne	407f64 <ferror@plt+0x6dd4>  // b.any
  407e38:	ldr	x1, [sp, #384]
  407e3c:	ldr	x0, [sp, #360]
  407e40:	orr	x0, x1, x0
  407e44:	cmp	x0, #0x0
  407e48:	b.ne	407ea0 <ferror@plt+0x6d10>  // b.any
  407e4c:	ldr	x1, [sp, #272]
  407e50:	mov	x0, #0x7fff                	// #32767
  407e54:	cmp	x1, x0
  407e58:	b.ne	407e8c <ferror@plt+0x6cfc>  // b.any
  407e5c:	ldr	x1, [sp, #392]
  407e60:	ldr	x0, [sp, #368]
  407e64:	orr	x0, x1, x0
  407e68:	cmp	x0, #0x0
  407e6c:	b.eq	407e8c <ferror@plt+0x6cfc>  // b.none
  407e70:	ldr	x0, [sp, #392]
  407e74:	and	x0, x0, #0x4000000000000
  407e78:	cmp	x0, #0x0
  407e7c:	b.ne	407e8c <ferror@plt+0x6cfc>  // b.any
  407e80:	ldr	w0, [sp, #356]
  407e84:	orr	w0, w0, #0x1
  407e88:	str	w0, [sp, #356]
  407e8c:	ldr	x0, [sp, #368]
  407e90:	str	x0, [sp, #328]
  407e94:	ldr	x0, [sp, #392]
  407e98:	str	x0, [sp, #320]
  407e9c:	b	4087b4 <ferror@plt+0x7624>
  407ea0:	ldr	w0, [sp, #312]
  407ea4:	sub	w0, w0, #0x1
  407ea8:	str	w0, [sp, #312]
  407eac:	ldr	w0, [sp, #312]
  407eb0:	cmp	w0, #0x0
  407eb4:	b.ne	407f00 <ferror@plt+0x6d70>  // b.any
  407eb8:	ldr	x1, [sp, #368]
  407ebc:	ldr	x0, [sp, #360]
  407ec0:	sub	x0, x1, x0
  407ec4:	str	x0, [sp, #224]
  407ec8:	ldr	x1, [sp, #392]
  407ecc:	ldr	x0, [sp, #384]
  407ed0:	sub	x1, x1, x0
  407ed4:	ldr	x2, [sp, #224]
  407ed8:	ldr	x0, [sp, #368]
  407edc:	cmp	x2, x0
  407ee0:	cset	w0, hi  // hi = pmore
  407ee4:	and	w0, w0, #0xff
  407ee8:	and	x0, x0, #0xff
  407eec:	sub	x0, x1, x0
  407ef0:	str	x0, [sp, #320]
  407ef4:	ldr	x0, [sp, #224]
  407ef8:	str	x0, [sp, #328]
  407efc:	b	4085b4 <ferror@plt+0x7424>
  407f00:	ldr	x1, [sp, #272]
  407f04:	mov	x0, #0x7fff                	// #32767
  407f08:	cmp	x1, x0
  407f0c:	b.ne	407fd8 <ferror@plt+0x6e48>  // b.any
  407f10:	ldr	x1, [sp, #272]
  407f14:	mov	x0, #0x7fff                	// #32767
  407f18:	cmp	x1, x0
  407f1c:	b.ne	407f50 <ferror@plt+0x6dc0>  // b.any
  407f20:	ldr	x1, [sp, #392]
  407f24:	ldr	x0, [sp, #368]
  407f28:	orr	x0, x1, x0
  407f2c:	cmp	x0, #0x0
  407f30:	b.eq	407f50 <ferror@plt+0x6dc0>  // b.none
  407f34:	ldr	x0, [sp, #392]
  407f38:	and	x0, x0, #0x4000000000000
  407f3c:	cmp	x0, #0x0
  407f40:	b.ne	407f50 <ferror@plt+0x6dc0>  // b.any
  407f44:	ldr	w0, [sp, #356]
  407f48:	orr	w0, w0, #0x1
  407f4c:	str	w0, [sp, #356]
  407f50:	ldr	x0, [sp, #368]
  407f54:	str	x0, [sp, #328]
  407f58:	ldr	x0, [sp, #392]
  407f5c:	str	x0, [sp, #320]
  407f60:	b	4087b4 <ferror@plt+0x7624>
  407f64:	ldr	x1, [sp, #272]
  407f68:	mov	x0, #0x7fff                	// #32767
  407f6c:	cmp	x1, x0
  407f70:	b.ne	407fc8 <ferror@plt+0x6e38>  // b.any
  407f74:	ldr	x1, [sp, #272]
  407f78:	mov	x0, #0x7fff                	// #32767
  407f7c:	cmp	x1, x0
  407f80:	b.ne	407fb4 <ferror@plt+0x6e24>  // b.any
  407f84:	ldr	x1, [sp, #392]
  407f88:	ldr	x0, [sp, #368]
  407f8c:	orr	x0, x1, x0
  407f90:	cmp	x0, #0x0
  407f94:	b.eq	407fb4 <ferror@plt+0x6e24>  // b.none
  407f98:	ldr	x0, [sp, #392]
  407f9c:	and	x0, x0, #0x4000000000000
  407fa0:	cmp	x0, #0x0
  407fa4:	b.ne	407fb4 <ferror@plt+0x6e24>  // b.any
  407fa8:	ldr	w0, [sp, #356]
  407fac:	orr	w0, w0, #0x1
  407fb0:	str	w0, [sp, #356]
  407fb4:	ldr	x0, [sp, #368]
  407fb8:	str	x0, [sp, #328]
  407fbc:	ldr	x0, [sp, #392]
  407fc0:	str	x0, [sp, #320]
  407fc4:	b	4087b4 <ferror@plt+0x7624>
  407fc8:	ldr	x0, [sp, #384]
  407fcc:	orr	x0, x0, #0x8000000000000
  407fd0:	str	x0, [sp, #384]
  407fd4:	b	407fdc <ferror@plt+0x6e4c>
  407fd8:	nop
  407fdc:	ldr	w0, [sp, #312]
  407fe0:	cmp	w0, #0x74
  407fe4:	b.gt	4080b8 <ferror@plt+0x6f28>
  407fe8:	ldr	w0, [sp, #312]
  407fec:	cmp	w0, #0x3f
  407ff0:	b.gt	408058 <ferror@plt+0x6ec8>
  407ff4:	mov	w1, #0x40                  	// #64
  407ff8:	ldr	w0, [sp, #312]
  407ffc:	sub	w0, w1, w0
  408000:	ldr	x1, [sp, #384]
  408004:	lsl	x1, x1, x0
  408008:	ldr	w0, [sp, #312]
  40800c:	ldr	x2, [sp, #360]
  408010:	lsr	x0, x2, x0
  408014:	orr	x1, x1, x0
  408018:	mov	w2, #0x40                  	// #64
  40801c:	ldr	w0, [sp, #312]
  408020:	sub	w0, w2, w0
  408024:	ldr	x2, [sp, #360]
  408028:	lsl	x0, x2, x0
  40802c:	cmp	x0, #0x0
  408030:	cset	w0, ne  // ne = any
  408034:	and	w0, w0, #0xff
  408038:	sxtw	x0, w0
  40803c:	orr	x0, x1, x0
  408040:	str	x0, [sp, #360]
  408044:	ldr	w0, [sp, #312]
  408048:	ldr	x1, [sp, #384]
  40804c:	lsr	x0, x1, x0
  408050:	str	x0, [sp, #384]
  408054:	b	4080d8 <ferror@plt+0x6f48>
  408058:	ldr	w0, [sp, #312]
  40805c:	sub	w0, w0, #0x40
  408060:	ldr	x1, [sp, #384]
  408064:	lsr	x1, x1, x0
  408068:	ldr	w0, [sp, #312]
  40806c:	cmp	w0, #0x40
  408070:	b.eq	40808c <ferror@plt+0x6efc>  // b.none
  408074:	mov	w2, #0x80                  	// #128
  408078:	ldr	w0, [sp, #312]
  40807c:	sub	w0, w2, w0
  408080:	ldr	x2, [sp, #384]
  408084:	lsl	x0, x2, x0
  408088:	b	408090 <ferror@plt+0x6f00>
  40808c:	mov	x0, #0x0                   	// #0
  408090:	ldr	x2, [sp, #360]
  408094:	orr	x0, x0, x2
  408098:	cmp	x0, #0x0
  40809c:	cset	w0, ne  // ne = any
  4080a0:	and	w0, w0, #0xff
  4080a4:	and	x0, x0, #0xff
  4080a8:	orr	x0, x1, x0
  4080ac:	str	x0, [sp, #360]
  4080b0:	str	xzr, [sp, #384]
  4080b4:	b	4080d8 <ferror@plt+0x6f48>
  4080b8:	ldr	x1, [sp, #384]
  4080bc:	ldr	x0, [sp, #360]
  4080c0:	orr	x0, x1, x0
  4080c4:	cmp	x0, #0x0
  4080c8:	b.eq	4080d8 <ferror@plt+0x6f48>  // b.none
  4080cc:	mov	x0, #0x1                   	// #1
  4080d0:	str	x0, [sp, #360]
  4080d4:	str	xzr, [sp, #384]
  4080d8:	ldr	x1, [sp, #368]
  4080dc:	ldr	x0, [sp, #360]
  4080e0:	sub	x0, x1, x0
  4080e4:	str	x0, [sp, #216]
  4080e8:	ldr	x1, [sp, #392]
  4080ec:	ldr	x0, [sp, #384]
  4080f0:	sub	x1, x1, x0
  4080f4:	ldr	x2, [sp, #216]
  4080f8:	ldr	x0, [sp, #368]
  4080fc:	cmp	x2, x0
  408100:	cset	w0, hi  // hi = pmore
  408104:	and	w0, w0, #0xff
  408108:	and	x0, x0, #0xff
  40810c:	sub	x0, x1, x0
  408110:	str	x0, [sp, #320]
  408114:	ldr	x0, [sp, #216]
  408118:	str	x0, [sp, #328]
  40811c:	b	4085b4 <ferror@plt+0x7424>
  408120:	ldr	x0, [sp, #288]
  408124:	add	x0, x0, #0x1
  408128:	and	x0, x0, #0x7ffe
  40812c:	cmp	x0, #0x0
  408130:	b.ne	4084c8 <ferror@plt+0x7338>  // b.any
  408134:	ldr	x0, [sp, #288]
  408138:	cmp	x0, #0x0
  40813c:	b.ne	4082b8 <ferror@plt+0x7128>  // b.any
  408140:	str	xzr, [sp, #336]
  408144:	ldr	x1, [sp, #384]
  408148:	ldr	x0, [sp, #360]
  40814c:	orr	x0, x1, x0
  408150:	cmp	x0, #0x0
  408154:	b.ne	4081a8 <ferror@plt+0x7018>  // b.any
  408158:	ldr	x0, [sp, #368]
  40815c:	str	x0, [sp, #328]
  408160:	ldr	x0, [sp, #392]
  408164:	str	x0, [sp, #320]
  408168:	ldr	x1, [sp, #392]
  40816c:	ldr	x0, [sp, #368]
  408170:	orr	x0, x1, x0
  408174:	cmp	x0, #0x0
  408178:	b.ne	40819c <ferror@plt+0x700c>  // b.any
  40817c:	ldr	x0, [sp, #296]
  408180:	and	x0, x0, #0xc00000
  408184:	cmp	x0, #0x800, lsl #12
  408188:	cset	w0, eq  // eq = none
  40818c:	and	w0, w0, #0xff
  408190:	and	x0, x0, #0xff
  408194:	str	x0, [sp, #344]
  408198:	b	4087b4 <ferror@plt+0x7624>
  40819c:	ldr	x0, [sp, #376]
  4081a0:	str	x0, [sp, #344]
  4081a4:	b	4087b4 <ferror@plt+0x7624>
  4081a8:	ldr	x1, [sp, #392]
  4081ac:	ldr	x0, [sp, #368]
  4081b0:	orr	x0, x1, x0
  4081b4:	cmp	x0, #0x0
  4081b8:	b.ne	4081d8 <ferror@plt+0x7048>  // b.any
  4081bc:	ldr	x0, [sp, #360]
  4081c0:	str	x0, [sp, #328]
  4081c4:	ldr	x0, [sp, #384]
  4081c8:	str	x0, [sp, #320]
  4081cc:	ldr	x0, [sp, #280]
  4081d0:	str	x0, [sp, #344]
  4081d4:	b	4087b4 <ferror@plt+0x7624>
  4081d8:	ldr	x1, [sp, #360]
  4081dc:	ldr	x0, [sp, #368]
  4081e0:	sub	x0, x1, x0
  4081e4:	str	x0, [sp, #240]
  4081e8:	ldr	x1, [sp, #384]
  4081ec:	ldr	x0, [sp, #392]
  4081f0:	sub	x1, x1, x0
  4081f4:	ldr	x2, [sp, #240]
  4081f8:	ldr	x0, [sp, #360]
  4081fc:	cmp	x2, x0
  408200:	cset	w0, hi  // hi = pmore
  408204:	and	w0, w0, #0xff
  408208:	and	x0, x0, #0xff
  40820c:	sub	x0, x1, x0
  408210:	str	x0, [sp, #320]
  408214:	ldr	x0, [sp, #240]
  408218:	str	x0, [sp, #328]
  40821c:	ldr	x0, [sp, #280]
  408220:	str	x0, [sp, #344]
  408224:	ldr	x0, [sp, #320]
  408228:	and	x0, x0, #0x8000000000000
  40822c:	cmp	x0, #0x0
  408230:	b.eq	408284 <ferror@plt+0x70f4>  // b.none
  408234:	ldr	x1, [sp, #368]
  408238:	ldr	x0, [sp, #360]
  40823c:	sub	x0, x1, x0
  408240:	str	x0, [sp, #232]
  408244:	ldr	x1, [sp, #392]
  408248:	ldr	x0, [sp, #384]
  40824c:	sub	x1, x1, x0
  408250:	ldr	x2, [sp, #232]
  408254:	ldr	x0, [sp, #368]
  408258:	cmp	x2, x0
  40825c:	cset	w0, hi  // hi = pmore
  408260:	and	w0, w0, #0xff
  408264:	and	x0, x0, #0xff
  408268:	sub	x0, x1, x0
  40826c:	str	x0, [sp, #320]
  408270:	ldr	x0, [sp, #232]
  408274:	str	x0, [sp, #328]
  408278:	ldr	x0, [sp, #376]
  40827c:	str	x0, [sp, #344]
  408280:	b	4087a8 <ferror@plt+0x7618>
  408284:	ldr	x1, [sp, #320]
  408288:	ldr	x0, [sp, #328]
  40828c:	orr	x0, x1, x0
  408290:	cmp	x0, #0x0
  408294:	b.ne	4087a8 <ferror@plt+0x7618>  // b.any
  408298:	ldr	x0, [sp, #296]
  40829c:	and	x0, x0, #0xc00000
  4082a0:	cmp	x0, #0x800, lsl #12
  4082a4:	cset	w0, eq  // eq = none
  4082a8:	and	w0, w0, #0xff
  4082ac:	and	x0, x0, #0xff
  4082b0:	str	x0, [sp, #344]
  4082b4:	b	4087a8 <ferror@plt+0x7618>
  4082b8:	ldr	x1, [sp, #288]
  4082bc:	mov	x0, #0x7fff                	// #32767
  4082c0:	cmp	x1, x0
  4082c4:	b.ne	4082f8 <ferror@plt+0x7168>  // b.any
  4082c8:	ldr	x1, [sp, #384]
  4082cc:	ldr	x0, [sp, #360]
  4082d0:	orr	x0, x1, x0
  4082d4:	cmp	x0, #0x0
  4082d8:	b.eq	4082f8 <ferror@plt+0x7168>  // b.none
  4082dc:	ldr	x0, [sp, #384]
  4082e0:	and	x0, x0, #0x4000000000000
  4082e4:	cmp	x0, #0x0
  4082e8:	b.ne	4082f8 <ferror@plt+0x7168>  // b.any
  4082ec:	ldr	w0, [sp, #356]
  4082f0:	orr	w0, w0, #0x1
  4082f4:	str	w0, [sp, #356]
  4082f8:	ldr	x1, [sp, #272]
  4082fc:	mov	x0, #0x7fff                	// #32767
  408300:	cmp	x1, x0
  408304:	b.ne	408338 <ferror@plt+0x71a8>  // b.any
  408308:	ldr	x1, [sp, #392]
  40830c:	ldr	x0, [sp, #368]
  408310:	orr	x0, x1, x0
  408314:	cmp	x0, #0x0
  408318:	b.eq	408338 <ferror@plt+0x71a8>  // b.none
  40831c:	ldr	x0, [sp, #392]
  408320:	and	x0, x0, #0x4000000000000
  408324:	cmp	x0, #0x0
  408328:	b.ne	408338 <ferror@plt+0x71a8>  // b.any
  40832c:	ldr	w0, [sp, #356]
  408330:	orr	w0, w0, #0x1
  408334:	str	w0, [sp, #356]
  408338:	mov	x0, #0x7fff                	// #32767
  40833c:	str	x0, [sp, #336]
  408340:	ldr	x1, [sp, #384]
  408344:	ldr	x0, [sp, #360]
  408348:	orr	x0, x1, x0
  40834c:	cmp	x0, #0x0
  408350:	b.ne	4083cc <ferror@plt+0x723c>  // b.any
  408354:	ldr	x1, [sp, #392]
  408358:	ldr	x0, [sp, #368]
  40835c:	orr	x0, x1, x0
  408360:	cmp	x0, #0x0
  408364:	b.ne	4083b0 <ferror@plt+0x7220>  // b.any
  408368:	str	xzr, [sp, #344]
  40836c:	mov	x0, #0xffffffffffffffff    	// #-1
  408370:	str	x0, [sp, #328]
  408374:	mov	x0, #0xffffffffffff        	// #281474976710655
  408378:	str	x0, [sp, #320]
  40837c:	ldr	x0, [sp, #320]
  408380:	lsl	x1, x0, #3
  408384:	ldr	x0, [sp, #328]
  408388:	lsr	x0, x0, #61
  40838c:	orr	x0, x1, x0
  408390:	str	x0, [sp, #320]
  408394:	ldr	x0, [sp, #328]
  408398:	lsl	x0, x0, #3
  40839c:	str	x0, [sp, #328]
  4083a0:	ldr	w0, [sp, #356]
  4083a4:	orr	w0, w0, #0x1
  4083a8:	str	w0, [sp, #356]
  4083ac:	b	4087b4 <ferror@plt+0x7624>
  4083b0:	ldr	x0, [sp, #376]
  4083b4:	str	x0, [sp, #344]
  4083b8:	ldr	x0, [sp, #368]
  4083bc:	str	x0, [sp, #328]
  4083c0:	ldr	x0, [sp, #392]
  4083c4:	str	x0, [sp, #320]
  4083c8:	b	4087b4 <ferror@plt+0x7624>
  4083cc:	ldr	x1, [sp, #392]
  4083d0:	ldr	x0, [sp, #368]
  4083d4:	orr	x0, x1, x0
  4083d8:	cmp	x0, #0x0
  4083dc:	b.ne	4083fc <ferror@plt+0x726c>  // b.any
  4083e0:	ldr	x0, [sp, #280]
  4083e4:	str	x0, [sp, #344]
  4083e8:	ldr	x0, [sp, #360]
  4083ec:	str	x0, [sp, #328]
  4083f0:	ldr	x0, [sp, #384]
  4083f4:	str	x0, [sp, #320]
  4083f8:	b	4087b4 <ferror@plt+0x7624>
  4083fc:	ldr	x0, [sp, #360]
  408400:	lsr	x1, x0, #3
  408404:	ldr	x0, [sp, #384]
  408408:	lsl	x0, x0, #61
  40840c:	orr	x0, x1, x0
  408410:	str	x0, [sp, #360]
  408414:	ldr	x0, [sp, #384]
  408418:	lsr	x0, x0, #3
  40841c:	str	x0, [sp, #384]
  408420:	ldr	x0, [sp, #368]
  408424:	lsr	x1, x0, #3
  408428:	ldr	x0, [sp, #392]
  40842c:	lsl	x0, x0, #61
  408430:	orr	x0, x1, x0
  408434:	str	x0, [sp, #368]
  408438:	ldr	x0, [sp, #392]
  40843c:	lsr	x0, x0, #3
  408440:	str	x0, [sp, #392]
  408444:	ldr	x0, [sp, #384]
  408448:	and	x0, x0, #0x800000000000
  40844c:	cmp	x0, #0x0
  408450:	b.eq	408480 <ferror@plt+0x72f0>  // b.none
  408454:	ldr	x0, [sp, #392]
  408458:	and	x0, x0, #0x800000000000
  40845c:	cmp	x0, #0x0
  408460:	b.ne	408480 <ferror@plt+0x72f0>  // b.any
  408464:	ldr	x0, [sp, #376]
  408468:	str	x0, [sp, #344]
  40846c:	ldr	x0, [sp, #368]
  408470:	str	x0, [sp, #328]
  408474:	ldr	x0, [sp, #392]
  408478:	str	x0, [sp, #320]
  40847c:	b	408498 <ferror@plt+0x7308>
  408480:	ldr	x0, [sp, #280]
  408484:	str	x0, [sp, #344]
  408488:	ldr	x0, [sp, #360]
  40848c:	str	x0, [sp, #328]
  408490:	ldr	x0, [sp, #384]
  408494:	str	x0, [sp, #320]
  408498:	mov	x0, #0x3                   	// #3
  40849c:	str	x0, [sp, #248]
  4084a0:	ldr	x0, [sp, #320]
  4084a4:	lsl	x1, x0, #3
  4084a8:	ldr	x0, [sp, #328]
  4084ac:	lsr	x0, x0, #61
  4084b0:	orr	x0, x1, x0
  4084b4:	str	x0, [sp, #320]
  4084b8:	ldr	x0, [sp, #328]
  4084bc:	lsl	x0, x0, #3
  4084c0:	str	x0, [sp, #328]
  4084c4:	b	4087b4 <ferror@plt+0x7624>
  4084c8:	ldr	x0, [sp, #288]
  4084cc:	str	x0, [sp, #336]
  4084d0:	ldr	x1, [sp, #360]
  4084d4:	ldr	x0, [sp, #368]
  4084d8:	sub	x0, x1, x0
  4084dc:	str	x0, [sp, #264]
  4084e0:	ldr	x1, [sp, #384]
  4084e4:	ldr	x0, [sp, #392]
  4084e8:	sub	x1, x1, x0
  4084ec:	ldr	x2, [sp, #264]
  4084f0:	ldr	x0, [sp, #360]
  4084f4:	cmp	x2, x0
  4084f8:	cset	w0, hi  // hi = pmore
  4084fc:	and	w0, w0, #0xff
  408500:	and	x0, x0, #0xff
  408504:	sub	x0, x1, x0
  408508:	str	x0, [sp, #320]
  40850c:	ldr	x0, [sp, #264]
  408510:	str	x0, [sp, #328]
  408514:	ldr	x0, [sp, #280]
  408518:	str	x0, [sp, #344]
  40851c:	ldr	x0, [sp, #320]
  408520:	and	x0, x0, #0x8000000000000
  408524:	cmp	x0, #0x0
  408528:	b.eq	40857c <ferror@plt+0x73ec>  // b.none
  40852c:	ldr	x1, [sp, #368]
  408530:	ldr	x0, [sp, #360]
  408534:	sub	x0, x1, x0
  408538:	str	x0, [sp, #256]
  40853c:	ldr	x1, [sp, #392]
  408540:	ldr	x0, [sp, #384]
  408544:	sub	x1, x1, x0
  408548:	ldr	x2, [sp, #256]
  40854c:	ldr	x0, [sp, #368]
  408550:	cmp	x2, x0
  408554:	cset	w0, hi  // hi = pmore
  408558:	and	w0, w0, #0xff
  40855c:	and	x0, x0, #0xff
  408560:	sub	x0, x1, x0
  408564:	str	x0, [sp, #320]
  408568:	ldr	x0, [sp, #256]
  40856c:	str	x0, [sp, #328]
  408570:	ldr	x0, [sp, #376]
  408574:	str	x0, [sp, #344]
  408578:	b	4085d4 <ferror@plt+0x7444>
  40857c:	ldr	x1, [sp, #320]
  408580:	ldr	x0, [sp, #328]
  408584:	orr	x0, x1, x0
  408588:	cmp	x0, #0x0
  40858c:	b.ne	4085d4 <ferror@plt+0x7444>  // b.any
  408590:	str	xzr, [sp, #336]
  408594:	ldr	x0, [sp, #296]
  408598:	and	x0, x0, #0xc00000
  40859c:	cmp	x0, #0x800, lsl #12
  4085a0:	cset	w0, eq  // eq = none
  4085a4:	and	w0, w0, #0xff
  4085a8:	and	x0, x0, #0xff
  4085ac:	str	x0, [sp, #344]
  4085b0:	b	4087b4 <ferror@plt+0x7624>
  4085b4:	ldr	x0, [sp, #320]
  4085b8:	and	x0, x0, #0x8000000000000
  4085bc:	cmp	x0, #0x0
  4085c0:	b.eq	4087b0 <ferror@plt+0x7620>  // b.none
  4085c4:	ldr	x0, [sp, #320]
  4085c8:	and	x0, x0, #0x7ffffffffffff
  4085cc:	str	x0, [sp, #320]
  4085d0:	b	4085d8 <ferror@plt+0x7448>
  4085d4:	nop
  4085d8:	ldr	x0, [sp, #320]
  4085dc:	cmp	x0, #0x0
  4085e0:	b.eq	4085f4 <ferror@plt+0x7464>  // b.none
  4085e4:	ldr	x0, [sp, #320]
  4085e8:	clz	x0, x0
  4085ec:	str	w0, [sp, #308]
  4085f0:	b	40860c <ferror@plt+0x747c>
  4085f4:	ldr	x0, [sp, #328]
  4085f8:	clz	x0, x0
  4085fc:	str	w0, [sp, #308]
  408600:	ldr	w0, [sp, #308]
  408604:	add	w0, w0, #0x40
  408608:	str	w0, [sp, #308]
  40860c:	ldr	w0, [sp, #308]
  408610:	sub	w0, w0, #0xc
  408614:	str	w0, [sp, #308]
  408618:	ldr	w0, [sp, #308]
  40861c:	cmp	w0, #0x3f
  408620:	b.gt	408660 <ferror@plt+0x74d0>
  408624:	ldr	w0, [sp, #308]
  408628:	ldr	x1, [sp, #320]
  40862c:	lsl	x1, x1, x0
  408630:	mov	w2, #0x40                  	// #64
  408634:	ldr	w0, [sp, #308]
  408638:	sub	w0, w2, w0
  40863c:	ldr	x2, [sp, #328]
  408640:	lsr	x0, x2, x0
  408644:	orr	x0, x1, x0
  408648:	str	x0, [sp, #320]
  40864c:	ldr	w0, [sp, #308]
  408650:	ldr	x1, [sp, #328]
  408654:	lsl	x0, x1, x0
  408658:	str	x0, [sp, #328]
  40865c:	b	408678 <ferror@plt+0x74e8>
  408660:	ldr	w0, [sp, #308]
  408664:	sub	w0, w0, #0x40
  408668:	ldr	x1, [sp, #328]
  40866c:	lsl	x0, x1, x0
  408670:	str	x0, [sp, #320]
  408674:	str	xzr, [sp, #328]
  408678:	ldrsw	x0, [sp, #308]
  40867c:	ldr	x1, [sp, #336]
  408680:	cmp	x1, x0
  408684:	b.gt	408770 <ferror@plt+0x75e0>
  408688:	ldr	w0, [sp, #308]
  40868c:	ldr	x1, [sp, #336]
  408690:	sub	w0, w0, w1
  408694:	add	w0, w0, #0x1
  408698:	str	w0, [sp, #308]
  40869c:	ldr	w0, [sp, #308]
  4086a0:	cmp	w0, #0x3f
  4086a4:	b.gt	40870c <ferror@plt+0x757c>
  4086a8:	mov	w1, #0x40                  	// #64
  4086ac:	ldr	w0, [sp, #308]
  4086b0:	sub	w0, w1, w0
  4086b4:	ldr	x1, [sp, #320]
  4086b8:	lsl	x1, x1, x0
  4086bc:	ldr	w0, [sp, #308]
  4086c0:	ldr	x2, [sp, #328]
  4086c4:	lsr	x0, x2, x0
  4086c8:	orr	x1, x1, x0
  4086cc:	mov	w2, #0x40                  	// #64
  4086d0:	ldr	w0, [sp, #308]
  4086d4:	sub	w0, w2, w0
  4086d8:	ldr	x2, [sp, #328]
  4086dc:	lsl	x0, x2, x0
  4086e0:	cmp	x0, #0x0
  4086e4:	cset	w0, ne  // ne = any
  4086e8:	and	w0, w0, #0xff
  4086ec:	sxtw	x0, w0
  4086f0:	orr	x0, x1, x0
  4086f4:	str	x0, [sp, #328]
  4086f8:	ldr	w0, [sp, #308]
  4086fc:	ldr	x1, [sp, #320]
  408700:	lsr	x0, x1, x0
  408704:	str	x0, [sp, #320]
  408708:	b	408768 <ferror@plt+0x75d8>
  40870c:	ldr	w0, [sp, #308]
  408710:	sub	w0, w0, #0x40
  408714:	ldr	x1, [sp, #320]
  408718:	lsr	x1, x1, x0
  40871c:	ldr	w0, [sp, #308]
  408720:	cmp	w0, #0x40
  408724:	b.eq	408740 <ferror@plt+0x75b0>  // b.none
  408728:	mov	w2, #0x80                  	// #128
  40872c:	ldr	w0, [sp, #308]
  408730:	sub	w0, w2, w0
  408734:	ldr	x2, [sp, #320]
  408738:	lsl	x0, x2, x0
  40873c:	b	408744 <ferror@plt+0x75b4>
  408740:	mov	x0, #0x0                   	// #0
  408744:	ldr	x2, [sp, #328]
  408748:	orr	x0, x0, x2
  40874c:	cmp	x0, #0x0
  408750:	cset	w0, ne  // ne = any
  408754:	and	w0, w0, #0xff
  408758:	and	x0, x0, #0xff
  40875c:	orr	x0, x1, x0
  408760:	str	x0, [sp, #328]
  408764:	str	xzr, [sp, #320]
  408768:	str	xzr, [sp, #336]
  40876c:	b	4087b4 <ferror@plt+0x7624>
  408770:	ldrsw	x0, [sp, #308]
  408774:	ldr	x1, [sp, #336]
  408778:	sub	x0, x1, x0
  40877c:	str	x0, [sp, #336]
  408780:	ldr	x0, [sp, #320]
  408784:	and	x0, x0, #0xfff7ffffffffffff
  408788:	str	x0, [sp, #320]
  40878c:	b	4087b4 <ferror@plt+0x7624>
  408790:	nop
  408794:	b	4087b4 <ferror@plt+0x7624>
  408798:	nop
  40879c:	b	4087b4 <ferror@plt+0x7624>
  4087a0:	nop
  4087a4:	b	4087b4 <ferror@plt+0x7624>
  4087a8:	nop
  4087ac:	b	4087b4 <ferror@plt+0x7624>
  4087b0:	nop
  4087b4:	ldr	x0, [sp, #336]
  4087b8:	cmp	x0, #0x0
  4087bc:	b.ne	4087dc <ferror@plt+0x764c>  // b.any
  4087c0:	ldr	x1, [sp, #320]
  4087c4:	ldr	x0, [sp, #328]
  4087c8:	orr	x0, x1, x0
  4087cc:	cmp	x0, #0x0
  4087d0:	b.eq	4087dc <ferror@plt+0x764c>  // b.none
  4087d4:	mov	w0, #0x1                   	// #1
  4087d8:	b	4087e0 <ferror@plt+0x7650>
  4087dc:	mov	w0, #0x0                   	// #0
  4087e0:	str	w0, [sp, #148]
  4087e4:	ldr	x0, [sp, #328]
  4087e8:	and	x0, x0, #0x7
  4087ec:	cmp	x0, #0x0
  4087f0:	b.eq	408938 <ferror@plt+0x77a8>  // b.none
  4087f4:	ldr	w0, [sp, #356]
  4087f8:	orr	w0, w0, #0x10
  4087fc:	str	w0, [sp, #356]
  408800:	ldr	x0, [sp, #296]
  408804:	and	x0, x0, #0xc00000
  408808:	cmp	x0, #0xc00, lsl #12
  40880c:	b.eq	408940 <ferror@plt+0x77b0>  // b.none
  408810:	cmp	x0, #0xc00, lsl #12
  408814:	b.hi	408944 <ferror@plt+0x77b4>  // b.pmore
  408818:	cmp	x0, #0x800, lsl #12
  40881c:	b.eq	4088e0 <ferror@plt+0x7750>  // b.none
  408820:	cmp	x0, #0x800, lsl #12
  408824:	b.hi	408944 <ferror@plt+0x77b4>  // b.pmore
  408828:	cmp	x0, #0x0
  40882c:	b.eq	40883c <ferror@plt+0x76ac>  // b.none
  408830:	cmp	x0, #0x400, lsl #12
  408834:	b.eq	408888 <ferror@plt+0x76f8>  // b.none
  408838:	b	408944 <ferror@plt+0x77b4>
  40883c:	ldr	x0, [sp, #328]
  408840:	and	x0, x0, #0xf
  408844:	cmp	x0, #0x4
  408848:	b.eq	408940 <ferror@plt+0x77b0>  // b.none
  40884c:	ldr	x0, [sp, #328]
  408850:	add	x0, x0, #0x4
  408854:	str	x0, [sp, #120]
  408858:	ldr	x1, [sp, #120]
  40885c:	ldr	x0, [sp, #328]
  408860:	cmp	x1, x0
  408864:	cset	w0, cc  // cc = lo, ul, last
  408868:	and	w0, w0, #0xff
  40886c:	and	x0, x0, #0xff
  408870:	ldr	x1, [sp, #320]
  408874:	add	x0, x1, x0
  408878:	str	x0, [sp, #320]
  40887c:	ldr	x0, [sp, #120]
  408880:	str	x0, [sp, #328]
  408884:	b	408940 <ferror@plt+0x77b0>
  408888:	ldr	x0, [sp, #344]
  40888c:	cmp	x0, #0x0
  408890:	b.ne	408940 <ferror@plt+0x77b0>  // b.any
  408894:	ldr	x0, [sp, #328]
  408898:	and	x0, x0, #0x7
  40889c:	cmp	x0, #0x0
  4088a0:	b.eq	408940 <ferror@plt+0x77b0>  // b.none
  4088a4:	ldr	x0, [sp, #328]
  4088a8:	add	x0, x0, #0x8
  4088ac:	str	x0, [sp, #128]
  4088b0:	ldr	x1, [sp, #128]
  4088b4:	ldr	x0, [sp, #328]
  4088b8:	cmp	x1, x0
  4088bc:	cset	w0, cc  // cc = lo, ul, last
  4088c0:	and	w0, w0, #0xff
  4088c4:	and	x0, x0, #0xff
  4088c8:	ldr	x1, [sp, #320]
  4088cc:	add	x0, x1, x0
  4088d0:	str	x0, [sp, #320]
  4088d4:	ldr	x0, [sp, #128]
  4088d8:	str	x0, [sp, #328]
  4088dc:	b	408940 <ferror@plt+0x77b0>
  4088e0:	ldr	x0, [sp, #344]
  4088e4:	cmp	x0, #0x0
  4088e8:	b.eq	408940 <ferror@plt+0x77b0>  // b.none
  4088ec:	ldr	x0, [sp, #328]
  4088f0:	and	x0, x0, #0x7
  4088f4:	cmp	x0, #0x0
  4088f8:	b.eq	408940 <ferror@plt+0x77b0>  // b.none
  4088fc:	ldr	x0, [sp, #328]
  408900:	add	x0, x0, #0x8
  408904:	str	x0, [sp, #136]
  408908:	ldr	x1, [sp, #136]
  40890c:	ldr	x0, [sp, #328]
  408910:	cmp	x1, x0
  408914:	cset	w0, cc  // cc = lo, ul, last
  408918:	and	w0, w0, #0xff
  40891c:	and	x0, x0, #0xff
  408920:	ldr	x1, [sp, #320]
  408924:	add	x0, x1, x0
  408928:	str	x0, [sp, #320]
  40892c:	ldr	x0, [sp, #136]
  408930:	str	x0, [sp, #328]
  408934:	b	408940 <ferror@plt+0x77b0>
  408938:	nop
  40893c:	b	408944 <ferror@plt+0x77b4>
  408940:	nop
  408944:	ldr	w0, [sp, #148]
  408948:	cmp	w0, #0x0
  40894c:	b.eq	40897c <ferror@plt+0x77ec>  // b.none
  408950:	ldr	w0, [sp, #356]
  408954:	and	w0, w0, #0x10
  408958:	cmp	w0, #0x0
  40895c:	b.ne	408970 <ferror@plt+0x77e0>  // b.any
  408960:	ldr	x0, [sp, #296]
  408964:	and	x0, x0, #0x800
  408968:	cmp	x0, #0x0
  40896c:	b.eq	40897c <ferror@plt+0x77ec>  // b.none
  408970:	ldr	w0, [sp, #356]
  408974:	orr	w0, w0, #0x8
  408978:	str	w0, [sp, #356]
  40897c:	ldr	x0, [sp, #320]
  408980:	and	x0, x0, #0x8000000000000
  408984:	cmp	x0, #0x0
  408988:	b.eq	408a40 <ferror@plt+0x78b0>  // b.none
  40898c:	ldr	x0, [sp, #320]
  408990:	and	x0, x0, #0xfff7ffffffffffff
  408994:	str	x0, [sp, #320]
  408998:	ldr	x0, [sp, #336]
  40899c:	add	x0, x0, #0x1
  4089a0:	str	x0, [sp, #336]
  4089a4:	ldr	x1, [sp, #336]
  4089a8:	mov	x0, #0x7fff                	// #32767
  4089ac:	cmp	x1, x0
  4089b0:	b.ne	408a40 <ferror@plt+0x78b0>  // b.any
  4089b4:	ldr	x0, [sp, #296]
  4089b8:	and	x0, x0, #0xc00000
  4089bc:	cmp	x0, #0x0
  4089c0:	b.eq	4089fc <ferror@plt+0x786c>  // b.none
  4089c4:	ldr	x0, [sp, #296]
  4089c8:	and	x0, x0, #0xc00000
  4089cc:	cmp	x0, #0x400, lsl #12
  4089d0:	b.ne	4089e0 <ferror@plt+0x7850>  // b.any
  4089d4:	ldr	x0, [sp, #344]
  4089d8:	cmp	x0, #0x0
  4089dc:	b.eq	4089fc <ferror@plt+0x786c>  // b.none
  4089e0:	ldr	x0, [sp, #296]
  4089e4:	and	x0, x0, #0xc00000
  4089e8:	cmp	x0, #0x800, lsl #12
  4089ec:	b.ne	408a10 <ferror@plt+0x7880>  // b.any
  4089f0:	ldr	x0, [sp, #344]
  4089f4:	cmp	x0, #0x0
  4089f8:	b.eq	408a10 <ferror@plt+0x7880>  // b.none
  4089fc:	mov	x0, #0x7fff                	// #32767
  408a00:	str	x0, [sp, #336]
  408a04:	str	xzr, [sp, #328]
  408a08:	str	xzr, [sp, #320]
  408a0c:	b	408a28 <ferror@plt+0x7898>
  408a10:	mov	x0, #0x7ffe                	// #32766
  408a14:	str	x0, [sp, #336]
  408a18:	mov	x0, #0xffffffffffffffff    	// #-1
  408a1c:	str	x0, [sp, #328]
  408a20:	mov	x0, #0xffffffffffffffff    	// #-1
  408a24:	str	x0, [sp, #320]
  408a28:	ldr	w0, [sp, #356]
  408a2c:	orr	w0, w0, #0x10
  408a30:	str	w0, [sp, #356]
  408a34:	ldr	w0, [sp, #356]
  408a38:	orr	w0, w0, #0x4
  408a3c:	str	w0, [sp, #356]
  408a40:	ldr	x0, [sp, #328]
  408a44:	lsr	x1, x0, #3
  408a48:	ldr	x0, [sp, #320]
  408a4c:	lsl	x0, x0, #61
  408a50:	orr	x0, x1, x0
  408a54:	str	x0, [sp, #328]
  408a58:	ldr	x0, [sp, #320]
  408a5c:	lsr	x0, x0, #3
  408a60:	str	x0, [sp, #320]
  408a64:	ldr	x1, [sp, #336]
  408a68:	mov	x0, #0x7fff                	// #32767
  408a6c:	cmp	x1, x0
  408a70:	b.ne	408a94 <ferror@plt+0x7904>  // b.any
  408a74:	ldr	x1, [sp, #320]
  408a78:	ldr	x0, [sp, #328]
  408a7c:	orr	x0, x1, x0
  408a80:	cmp	x0, #0x0
  408a84:	b.eq	408a94 <ferror@plt+0x7904>  // b.none
  408a88:	ldr	x0, [sp, #320]
  408a8c:	orr	x0, x0, #0x800000000000
  408a90:	str	x0, [sp, #320]
  408a94:	ldr	x0, [sp, #328]
  408a98:	str	x0, [sp, #48]
  408a9c:	ldr	x0, [sp, #320]
  408aa0:	and	x1, x0, #0xffffffffffff
  408aa4:	ldr	x0, [sp, #56]
  408aa8:	bfxil	x0, x1, #0, #48
  408aac:	str	x0, [sp, #56]
  408ab0:	ldr	x0, [sp, #336]
  408ab4:	and	w0, w0, #0x7fff
  408ab8:	and	w1, w0, #0xffff
  408abc:	ldrh	w0, [sp, #62]
  408ac0:	bfxil	w0, w1, #0, #15
  408ac4:	strh	w0, [sp, #62]
  408ac8:	ldr	x0, [sp, #344]
  408acc:	and	w0, w0, #0x1
  408ad0:	and	w1, w0, #0xff
  408ad4:	ldrb	w0, [sp, #63]
  408ad8:	bfi	w0, w1, #7, #1
  408adc:	strb	w0, [sp, #63]
  408ae0:	ldr	q0, [sp, #48]
  408ae4:	str	q0, [sp, #96]
  408ae8:	ldrsw	x0, [sp, #356]
  408aec:	cmp	x0, #0x0
  408af0:	b.eq	408afc <ferror@plt+0x796c>  // b.none
  408af4:	ldr	w0, [sp, #356]
  408af8:	bl	4092c4 <ferror@plt+0x8134>
  408afc:	ldr	q0, [sp, #96]
  408b00:	ldp	x29, x30, [sp], #400
  408b04:	ret
  408b08:	sub	sp, sp, #0x60
  408b0c:	str	w0, [sp, #12]
  408b10:	ldr	w0, [sp, #12]
  408b14:	cmp	w0, #0x0
  408b18:	b.eq	408c20 <ferror@plt+0x7a90>  // b.none
  408b1c:	ldr	w0, [sp, #12]
  408b20:	str	w0, [sp, #36]
  408b24:	ldr	w0, [sp, #12]
  408b28:	lsr	w0, w0, #31
  408b2c:	and	w0, w0, #0xff
  408b30:	and	x0, x0, #0xff
  408b34:	str	x0, [sp, #40]
  408b38:	ldr	x0, [sp, #40]
  408b3c:	cmp	x0, #0x0
  408b40:	b.eq	408b50 <ferror@plt+0x79c0>  // b.none
  408b44:	ldr	w0, [sp, #36]
  408b48:	neg	w0, w0
  408b4c:	str	w0, [sp, #36]
  408b50:	ldr	w0, [sp, #36]
  408b54:	clz	x0, x0
  408b58:	str	w0, [sp, #52]
  408b5c:	mov	w1, #0x403e                	// #16446
  408b60:	ldr	w0, [sp, #52]
  408b64:	sub	w0, w1, w0
  408b68:	sxtw	x0, w0
  408b6c:	str	x0, [sp, #56]
  408b70:	ldr	w0, [sp, #36]
  408b74:	str	x0, [sp, #64]
  408b78:	str	xzr, [sp, #72]
  408b7c:	mov	x1, #0x406f                	// #16495
  408b80:	ldr	x0, [sp, #56]
  408b84:	sub	x0, x1, x0
  408b88:	cmp	x0, #0x0
  408b8c:	b.le	408c30 <ferror@plt+0x7aa0>
  408b90:	mov	x1, #0x406f                	// #16495
  408b94:	ldr	x0, [sp, #56]
  408b98:	sub	x0, x1, x0
  408b9c:	cmp	x0, #0x3f
  408ba0:	b.gt	408bfc <ferror@plt+0x7a6c>
  408ba4:	ldr	x0, [sp, #56]
  408ba8:	mov	w1, w0
  408bac:	mov	w0, #0x406f                	// #16495
  408bb0:	sub	w0, w0, w1
  408bb4:	ldr	x1, [sp, #72]
  408bb8:	lsl	x1, x1, x0
  408bbc:	ldr	x0, [sp, #56]
  408bc0:	mov	w2, w0
  408bc4:	mov	w0, #0xffffbfd1            	// #-16431
  408bc8:	add	w0, w2, w0
  408bcc:	ldr	x2, [sp, #64]
  408bd0:	lsr	x0, x2, x0
  408bd4:	orr	x0, x1, x0
  408bd8:	str	x0, [sp, #72]
  408bdc:	ldr	x0, [sp, #56]
  408be0:	mov	w1, w0
  408be4:	mov	w0, #0x406f                	// #16495
  408be8:	sub	w0, w0, w1
  408bec:	ldr	x1, [sp, #64]
  408bf0:	lsl	x0, x1, x0
  408bf4:	str	x0, [sp, #64]
  408bf8:	b	408c30 <ferror@plt+0x7aa0>
  408bfc:	ldr	x0, [sp, #56]
  408c00:	mov	w1, w0
  408c04:	mov	w0, #0x402f                	// #16431
  408c08:	sub	w0, w0, w1
  408c0c:	ldr	x1, [sp, #64]
  408c10:	lsl	x0, x1, x0
  408c14:	str	x0, [sp, #72]
  408c18:	str	xzr, [sp, #64]
  408c1c:	b	408c30 <ferror@plt+0x7aa0>
  408c20:	str	xzr, [sp, #40]
  408c24:	str	xzr, [sp, #56]
  408c28:	str	xzr, [sp, #64]
  408c2c:	str	xzr, [sp, #72]
  408c30:	ldr	x0, [sp, #64]
  408c34:	str	x0, [sp, #16]
  408c38:	ldr	x0, [sp, #72]
  408c3c:	and	x1, x0, #0xffffffffffff
  408c40:	ldr	x0, [sp, #24]
  408c44:	bfxil	x0, x1, #0, #48
  408c48:	str	x0, [sp, #24]
  408c4c:	ldr	x0, [sp, #56]
  408c50:	and	w0, w0, #0x7fff
  408c54:	and	w1, w0, #0xffff
  408c58:	ldrh	w0, [sp, #30]
  408c5c:	bfxil	w0, w1, #0, #15
  408c60:	strh	w0, [sp, #30]
  408c64:	ldr	x0, [sp, #40]
  408c68:	and	w0, w0, #0x1
  408c6c:	and	w1, w0, #0xff
  408c70:	ldrb	w0, [sp, #31]
  408c74:	bfi	w0, w1, #7, #1
  408c78:	strb	w0, [sp, #31]
  408c7c:	ldr	q0, [sp, #16]
  408c80:	str	q0, [sp, #80]
  408c84:	ldr	q0, [sp, #80]
  408c88:	add	sp, sp, #0x60
  408c8c:	ret
  408c90:	stp	x29, x30, [sp, #-160]!
  408c94:	mov	x29, sp
  408c98:	str	q0, [sp, #16]
  408c9c:	str	wzr, [sp, #132]
  408ca0:	str	xzr, [sp, #120]
  408ca4:	mrs	x0, fpcr
  408ca8:	str	x0, [sp, #120]
  408cac:	ldr	q0, [sp, #16]
  408cb0:	str	q0, [sp, #48]
  408cb4:	ldr	x0, [sp, #48]
  408cb8:	str	x0, [sp, #144]
  408cbc:	ldr	x0, [sp, #56]
  408cc0:	ubfx	x0, x0, #0, #48
  408cc4:	str	x0, [sp, #112]
  408cc8:	ldrh	w0, [sp, #62]
  408ccc:	ubfx	x0, x0, #0, #15
  408cd0:	and	w0, w0, #0xffff
  408cd4:	and	x0, x0, #0xffff
  408cd8:	str	x0, [sp, #104]
  408cdc:	ldrb	w0, [sp, #63]
  408ce0:	ubfx	x0, x0, #7, #1
  408ce4:	and	w0, w0, #0xff
  408ce8:	and	x0, x0, #0xff
  408cec:	str	x0, [sp, #96]
  408cf0:	ldr	x0, [sp, #112]
  408cf4:	lsl	x1, x0, #3
  408cf8:	ldr	x0, [sp, #144]
  408cfc:	lsr	x0, x0, #61
  408d00:	orr	x0, x1, x0
  408d04:	str	x0, [sp, #112]
  408d08:	ldr	x0, [sp, #144]
  408d0c:	lsl	x0, x0, #3
  408d10:	str	x0, [sp, #144]
  408d14:	ldr	x0, [sp, #96]
  408d18:	str	x0, [sp, #88]
  408d1c:	ldr	x0, [sp, #104]
  408d20:	add	x0, x0, #0x1
  408d24:	and	x0, x0, #0x7ffe
  408d28:	cmp	x0, #0x0
  408d2c:	b.eq	408f50 <ferror@plt+0x7dc0>  // b.none
  408d30:	ldr	x1, [sp, #104]
  408d34:	mov	x0, #0xffffffffffffc400    	// #-15360
  408d38:	add	x0, x1, x0
  408d3c:	str	x0, [sp, #136]
  408d40:	ldr	x0, [sp, #136]
  408d44:	cmp	x0, #0x7fe
  408d48:	b.le	408dd0 <ferror@plt+0x7c40>
  408d4c:	ldr	x0, [sp, #120]
  408d50:	and	x0, x0, #0xc00000
  408d54:	cmp	x0, #0x0
  408d58:	b.eq	408d94 <ferror@plt+0x7c04>  // b.none
  408d5c:	ldr	x0, [sp, #120]
  408d60:	and	x0, x0, #0xc00000
  408d64:	cmp	x0, #0x400, lsl #12
  408d68:	b.ne	408d78 <ferror@plt+0x7be8>  // b.any
  408d6c:	ldr	x0, [sp, #88]
  408d70:	cmp	x0, #0x0
  408d74:	b.eq	408d94 <ferror@plt+0x7c04>  // b.none
  408d78:	ldr	x0, [sp, #120]
  408d7c:	and	x0, x0, #0xc00000
  408d80:	cmp	x0, #0x800, lsl #12
  408d84:	b.ne	408da4 <ferror@plt+0x7c14>  // b.any
  408d88:	ldr	x0, [sp, #88]
  408d8c:	cmp	x0, #0x0
  408d90:	b.eq	408da4 <ferror@plt+0x7c14>  // b.none
  408d94:	mov	x0, #0x7ff                 	// #2047
  408d98:	str	x0, [sp, #136]
  408d9c:	str	xzr, [sp, #152]
  408da0:	b	408db4 <ferror@plt+0x7c24>
  408da4:	mov	x0, #0x7fe                 	// #2046
  408da8:	str	x0, [sp, #136]
  408dac:	mov	x0, #0xffffffffffffffff    	// #-1
  408db0:	str	x0, [sp, #152]
  408db4:	ldr	w0, [sp, #132]
  408db8:	orr	w0, w0, #0x10
  408dbc:	str	w0, [sp, #132]
  408dc0:	ldr	w0, [sp, #132]
  408dc4:	orr	w0, w0, #0x4
  408dc8:	str	w0, [sp, #132]
  408dcc:	b	409038 <ferror@plt+0x7ea8>
  408dd0:	ldr	x0, [sp, #136]
  408dd4:	cmp	x0, #0x0
  408dd8:	b.gt	408f04 <ferror@plt+0x7d74>
  408ddc:	ldr	x0, [sp, #136]
  408de0:	cmn	x0, #0x34
  408de4:	b.ge	408e00 <ferror@plt+0x7c70>  // b.tcont
  408de8:	str	xzr, [sp, #144]
  408dec:	str	xzr, [sp, #112]
  408df0:	ldr	x0, [sp, #144]
  408df4:	orr	x0, x0, #0x1
  408df8:	str	x0, [sp, #144]
  408dfc:	b	408efc <ferror@plt+0x7d6c>
  408e00:	ldr	x0, [sp, #112]
  408e04:	orr	x0, x0, #0x8000000000000
  408e08:	str	x0, [sp, #112]
  408e0c:	mov	x1, #0x3d                  	// #61
  408e10:	ldr	x0, [sp, #136]
  408e14:	sub	x0, x1, x0
  408e18:	cmp	x0, #0x3f
  408e1c:	b.gt	408e94 <ferror@plt+0x7d04>
  408e20:	ldr	x0, [sp, #136]
  408e24:	add	w0, w0, #0x3
  408e28:	ldr	x1, [sp, #112]
  408e2c:	lsl	x1, x1, x0
  408e30:	ldr	x0, [sp, #136]
  408e34:	mov	w2, w0
  408e38:	mov	w0, #0x3d                  	// #61
  408e3c:	sub	w0, w0, w2
  408e40:	ldr	x2, [sp, #144]
  408e44:	lsr	x0, x2, x0
  408e48:	orr	x1, x1, x0
  408e4c:	ldr	x0, [sp, #136]
  408e50:	add	w0, w0, #0x3
  408e54:	ldr	x2, [sp, #144]
  408e58:	lsl	x0, x2, x0
  408e5c:	cmp	x0, #0x0
  408e60:	cset	w0, ne  // ne = any
  408e64:	and	w0, w0, #0xff
  408e68:	sxtw	x0, w0
  408e6c:	orr	x0, x1, x0
  408e70:	str	x0, [sp, #144]
  408e74:	ldr	x0, [sp, #136]
  408e78:	mov	w1, w0
  408e7c:	mov	w0, #0x3d                  	// #61
  408e80:	sub	w0, w0, w1
  408e84:	ldr	x1, [sp, #112]
  408e88:	lsr	x0, x1, x0
  408e8c:	str	x0, [sp, #112]
  408e90:	b	408efc <ferror@plt+0x7d6c>
  408e94:	ldr	x0, [sp, #136]
  408e98:	mov	w1, w0
  408e9c:	mov	w0, #0xfffffffd            	// #-3
  408ea0:	sub	w0, w0, w1
  408ea4:	ldr	x1, [sp, #112]
  408ea8:	lsr	x1, x1, x0
  408eac:	mov	x2, #0x3d                  	// #61
  408eb0:	ldr	x0, [sp, #136]
  408eb4:	sub	x0, x2, x0
  408eb8:	cmp	x0, #0x40
  408ebc:	b.eq	408ed4 <ferror@plt+0x7d44>  // b.none
  408ec0:	ldr	x0, [sp, #136]
  408ec4:	add	w0, w0, #0x43
  408ec8:	ldr	x2, [sp, #112]
  408ecc:	lsl	x0, x2, x0
  408ed0:	b	408ed8 <ferror@plt+0x7d48>
  408ed4:	mov	x0, #0x0                   	// #0
  408ed8:	ldr	x2, [sp, #144]
  408edc:	orr	x0, x0, x2
  408ee0:	cmp	x0, #0x0
  408ee4:	cset	w0, ne  // ne = any
  408ee8:	and	w0, w0, #0xff
  408eec:	and	x0, x0, #0xff
  408ef0:	orr	x0, x1, x0
  408ef4:	str	x0, [sp, #144]
  408ef8:	str	xzr, [sp, #112]
  408efc:	str	xzr, [sp, #136]
  408f00:	b	408f44 <ferror@plt+0x7db4>
  408f04:	ldr	x0, [sp, #112]
  408f08:	lsl	x1, x0, #4
  408f0c:	ldr	x0, [sp, #144]
  408f10:	lsr	x0, x0, #60
  408f14:	orr	x1, x1, x0
  408f18:	ldr	x0, [sp, #144]
  408f1c:	lsl	x0, x0, #4
  408f20:	cmp	x0, #0x0
  408f24:	cset	w0, ne  // ne = any
  408f28:	and	w0, w0, #0xff
  408f2c:	sxtw	x0, w0
  408f30:	orr	x0, x1, x0
  408f34:	str	x0, [sp, #144]
  408f38:	ldr	x0, [sp, #112]
  408f3c:	lsr	x0, x0, #60
  408f40:	str	x0, [sp, #112]
  408f44:	ldr	x0, [sp, #144]
  408f48:	str	x0, [sp, #152]
  408f4c:	b	409038 <ferror@plt+0x7ea8>
  408f50:	ldr	x0, [sp, #104]
  408f54:	cmp	x0, #0x0
  408f58:	b.ne	408f90 <ferror@plt+0x7e00>  // b.any
  408f5c:	str	xzr, [sp, #136]
  408f60:	ldr	x1, [sp, #112]
  408f64:	ldr	x0, [sp, #144]
  408f68:	orr	x0, x1, x0
  408f6c:	cmp	x0, #0x0
  408f70:	b.ne	408f7c <ferror@plt+0x7dec>  // b.any
  408f74:	str	xzr, [sp, #152]
  408f78:	b	409038 <ferror@plt+0x7ea8>
  408f7c:	str	xzr, [sp, #152]
  408f80:	ldr	x0, [sp, #152]
  408f84:	orr	x0, x0, #0x1
  408f88:	str	x0, [sp, #152]
  408f8c:	b	409038 <ferror@plt+0x7ea8>
  408f90:	mov	x0, #0x7ff                 	// #2047
  408f94:	str	x0, [sp, #136]
  408f98:	ldr	x1, [sp, #112]
  408f9c:	ldr	x0, [sp, #144]
  408fa0:	orr	x0, x1, x0
  408fa4:	cmp	x0, #0x0
  408fa8:	b.ne	408fb4 <ferror@plt+0x7e24>  // b.any
  408fac:	str	xzr, [sp, #152]
  408fb0:	b	409038 <ferror@plt+0x7ea8>
  408fb4:	ldr	x1, [sp, #104]
  408fb8:	mov	x0, #0x7fff                	// #32767
  408fbc:	cmp	x1, x0
  408fc0:	b.ne	408ff4 <ferror@plt+0x7e64>  // b.any
  408fc4:	ldr	x1, [sp, #112]
  408fc8:	ldr	x0, [sp, #144]
  408fcc:	orr	x0, x1, x0
  408fd0:	cmp	x0, #0x0
  408fd4:	b.eq	408ff4 <ferror@plt+0x7e64>  // b.none
  408fd8:	ldr	x0, [sp, #112]
  408fdc:	and	x0, x0, #0x4000000000000
  408fe0:	cmp	x0, #0x0
  408fe4:	b.ne	408ff4 <ferror@plt+0x7e64>  // b.any
  408fe8:	ldr	w0, [sp, #132]
  408fec:	orr	w0, w0, #0x1
  408ff0:	str	w0, [sp, #132]
  408ff4:	ldr	x0, [sp, #144]
  408ff8:	lsr	x1, x0, #60
  408ffc:	ldr	x0, [sp, #112]
  409000:	lsl	x0, x0, #4
  409004:	orr	x0, x1, x0
  409008:	str	x0, [sp, #144]
  40900c:	ldr	x0, [sp, #112]
  409010:	lsr	x0, x0, #60
  409014:	str	x0, [sp, #112]
  409018:	ldr	x0, [sp, #144]
  40901c:	str	x0, [sp, #152]
  409020:	ldr	x0, [sp, #152]
  409024:	and	x0, x0, #0xfffffffffffffff8
  409028:	str	x0, [sp, #152]
  40902c:	ldr	x0, [sp, #152]
  409030:	orr	x0, x0, #0x40000000000000
  409034:	str	x0, [sp, #152]
  409038:	ldr	x0, [sp, #136]
  40903c:	cmp	x0, #0x0
  409040:	b.ne	409058 <ferror@plt+0x7ec8>  // b.any
  409044:	ldr	x0, [sp, #152]
  409048:	cmp	x0, #0x0
  40904c:	b.eq	409058 <ferror@plt+0x7ec8>  // b.none
  409050:	mov	w0, #0x1                   	// #1
  409054:	b	40905c <ferror@plt+0x7ecc>
  409058:	mov	w0, #0x0                   	// #0
  40905c:	str	w0, [sp, #84]
  409060:	ldr	x0, [sp, #152]
  409064:	and	x0, x0, #0x7
  409068:	cmp	x0, #0x0
  40906c:	b.eq	409130 <ferror@plt+0x7fa0>  // b.none
  409070:	ldr	w0, [sp, #132]
  409074:	orr	w0, w0, #0x10
  409078:	str	w0, [sp, #132]
  40907c:	ldr	x0, [sp, #120]
  409080:	and	x0, x0, #0xc00000
  409084:	cmp	x0, #0xc00, lsl #12
  409088:	b.eq	409138 <ferror@plt+0x7fa8>  // b.none
  40908c:	cmp	x0, #0xc00, lsl #12
  409090:	b.hi	40913c <ferror@plt+0x7fac>  // b.pmore
  409094:	cmp	x0, #0x800, lsl #12
  409098:	b.eq	409104 <ferror@plt+0x7f74>  // b.none
  40909c:	cmp	x0, #0x800, lsl #12
  4090a0:	b.hi	40913c <ferror@plt+0x7fac>  // b.pmore
  4090a4:	cmp	x0, #0x0
  4090a8:	b.eq	4090b8 <ferror@plt+0x7f28>  // b.none
  4090ac:	cmp	x0, #0x400, lsl #12
  4090b0:	b.eq	4090d8 <ferror@plt+0x7f48>  // b.none
  4090b4:	b	40913c <ferror@plt+0x7fac>
  4090b8:	ldr	x0, [sp, #152]
  4090bc:	and	x0, x0, #0xf
  4090c0:	cmp	x0, #0x4
  4090c4:	b.eq	409138 <ferror@plt+0x7fa8>  // b.none
  4090c8:	ldr	x0, [sp, #152]
  4090cc:	add	x0, x0, #0x4
  4090d0:	str	x0, [sp, #152]
  4090d4:	b	409138 <ferror@plt+0x7fa8>
  4090d8:	ldr	x0, [sp, #88]
  4090dc:	cmp	x0, #0x0
  4090e0:	b.ne	409138 <ferror@plt+0x7fa8>  // b.any
  4090e4:	ldr	x0, [sp, #152]
  4090e8:	and	x0, x0, #0x7
  4090ec:	cmp	x0, #0x0
  4090f0:	b.eq	409138 <ferror@plt+0x7fa8>  // b.none
  4090f4:	ldr	x0, [sp, #152]
  4090f8:	add	x0, x0, #0x8
  4090fc:	str	x0, [sp, #152]
  409100:	b	409138 <ferror@plt+0x7fa8>
  409104:	ldr	x0, [sp, #88]
  409108:	cmp	x0, #0x0
  40910c:	b.eq	409138 <ferror@plt+0x7fa8>  // b.none
  409110:	ldr	x0, [sp, #152]
  409114:	and	x0, x0, #0x7
  409118:	cmp	x0, #0x0
  40911c:	b.eq	409138 <ferror@plt+0x7fa8>  // b.none
  409120:	ldr	x0, [sp, #152]
  409124:	add	x0, x0, #0x8
  409128:	str	x0, [sp, #152]
  40912c:	b	409138 <ferror@plt+0x7fa8>
  409130:	nop
  409134:	b	40913c <ferror@plt+0x7fac>
  409138:	nop
  40913c:	ldr	w0, [sp, #84]
  409140:	cmp	w0, #0x0
  409144:	b.eq	409174 <ferror@plt+0x7fe4>  // b.none
  409148:	ldr	w0, [sp, #132]
  40914c:	and	w0, w0, #0x10
  409150:	cmp	w0, #0x0
  409154:	b.ne	409168 <ferror@plt+0x7fd8>  // b.any
  409158:	ldr	x0, [sp, #120]
  40915c:	and	x0, x0, #0x800
  409160:	cmp	x0, #0x0
  409164:	b.eq	409174 <ferror@plt+0x7fe4>  // b.none
  409168:	ldr	w0, [sp, #132]
  40916c:	orr	w0, w0, #0x8
  409170:	str	w0, [sp, #132]
  409174:	ldr	x0, [sp, #152]
  409178:	and	x0, x0, #0x80000000000000
  40917c:	cmp	x0, #0x0
  409180:	b.eq	409228 <ferror@plt+0x8098>  // b.none
  409184:	ldr	x0, [sp, #152]
  409188:	and	x0, x0, #0xff7fffffffffffff
  40918c:	str	x0, [sp, #152]
  409190:	ldr	x0, [sp, #136]
  409194:	add	x0, x0, #0x1
  409198:	str	x0, [sp, #136]
  40919c:	ldr	x0, [sp, #136]
  4091a0:	cmp	x0, #0x7ff
  4091a4:	b.ne	409228 <ferror@plt+0x8098>  // b.any
  4091a8:	ldr	x0, [sp, #120]
  4091ac:	and	x0, x0, #0xc00000
  4091b0:	cmp	x0, #0x0
  4091b4:	b.eq	4091f0 <ferror@plt+0x8060>  // b.none
  4091b8:	ldr	x0, [sp, #120]
  4091bc:	and	x0, x0, #0xc00000
  4091c0:	cmp	x0, #0x400, lsl #12
  4091c4:	b.ne	4091d4 <ferror@plt+0x8044>  // b.any
  4091c8:	ldr	x0, [sp, #88]
  4091cc:	cmp	x0, #0x0
  4091d0:	b.eq	4091f0 <ferror@plt+0x8060>  // b.none
  4091d4:	ldr	x0, [sp, #120]
  4091d8:	and	x0, x0, #0xc00000
  4091dc:	cmp	x0, #0x800, lsl #12
  4091e0:	b.ne	409200 <ferror@plt+0x8070>  // b.any
  4091e4:	ldr	x0, [sp, #88]
  4091e8:	cmp	x0, #0x0
  4091ec:	b.eq	409200 <ferror@plt+0x8070>  // b.none
  4091f0:	mov	x0, #0x7ff                 	// #2047
  4091f4:	str	x0, [sp, #136]
  4091f8:	str	xzr, [sp, #152]
  4091fc:	b	409210 <ferror@plt+0x8080>
  409200:	mov	x0, #0x7fe                 	// #2046
  409204:	str	x0, [sp, #136]
  409208:	mov	x0, #0xffffffffffffffff    	// #-1
  40920c:	str	x0, [sp, #152]
  409210:	ldr	w0, [sp, #132]
  409214:	orr	w0, w0, #0x10
  409218:	str	w0, [sp, #132]
  40921c:	ldr	w0, [sp, #132]
  409220:	orr	w0, w0, #0x4
  409224:	str	w0, [sp, #132]
  409228:	ldr	x0, [sp, #152]
  40922c:	lsr	x0, x0, #3
  409230:	str	x0, [sp, #152]
  409234:	ldr	x0, [sp, #136]
  409238:	cmp	x0, #0x7ff
  40923c:	b.ne	409258 <ferror@plt+0x80c8>  // b.any
  409240:	ldr	x0, [sp, #152]
  409244:	cmp	x0, #0x0
  409248:	b.eq	409258 <ferror@plt+0x80c8>  // b.none
  40924c:	ldr	x0, [sp, #152]
  409250:	orr	x0, x0, #0x8000000000000
  409254:	str	x0, [sp, #152]
  409258:	ldr	x0, [sp, #152]
  40925c:	and	x1, x0, #0xfffffffffffff
  409260:	ldr	x0, [sp, #40]
  409264:	bfxil	x0, x1, #0, #52
  409268:	str	x0, [sp, #40]
  40926c:	ldr	x0, [sp, #136]
  409270:	and	w0, w0, #0x7ff
  409274:	and	w1, w0, #0xffff
  409278:	ldrh	w0, [sp, #46]
  40927c:	bfi	w0, w1, #4, #11
  409280:	strh	w0, [sp, #46]
  409284:	ldr	x0, [sp, #88]
  409288:	and	w0, w0, #0x1
  40928c:	and	w1, w0, #0xff
  409290:	ldrb	w0, [sp, #47]
  409294:	bfi	w0, w1, #7, #1
  409298:	strb	w0, [sp, #47]
  40929c:	ldr	d0, [sp, #40]
  4092a0:	str	d0, [sp, #72]
  4092a4:	ldrsw	x0, [sp, #132]
  4092a8:	cmp	x0, #0x0
  4092ac:	b.eq	4092b8 <ferror@plt+0x8128>  // b.none
  4092b0:	ldr	w0, [sp, #132]
  4092b4:	bl	4092c4 <ferror@plt+0x8134>
  4092b8:	ldr	d0, [sp, #72]
  4092bc:	ldp	x29, x30, [sp], #160
  4092c0:	ret
  4092c4:	sub	sp, sp, #0x30
  4092c8:	str	w0, [sp, #12]
  4092cc:	mov	w0, #0x7f7fffff            	// #2139095039
  4092d0:	fmov	s0, w0
  4092d4:	str	s0, [sp, #44]
  4092d8:	movi	v0.2s, #0x80, lsl #16
  4092dc:	str	s0, [sp, #40]
  4092e0:	mov	w0, #0xc5ae                	// #50606
  4092e4:	movk	w0, #0x749d, lsl #16
  4092e8:	fmov	s0, w0
  4092ec:	str	s0, [sp, #36]
  4092f0:	str	wzr, [sp, #32]
  4092f4:	fmov	s0, #1.000000000000000000e+00
  4092f8:	str	s0, [sp, #28]
  4092fc:	ldr	w0, [sp, #12]
  409300:	and	w0, w0, #0x1
  409304:	cmp	w0, #0x0
  409308:	b.eq	40931c <ferror@plt+0x818c>  // b.none
  40930c:	ldr	s1, [sp, #32]
  409310:	fdiv	s0, s1, s1
  409314:	mrs	x0, fpsr
  409318:	str	w0, [sp, #24]
  40931c:	ldr	w0, [sp, #12]
  409320:	and	w0, w0, #0x2
  409324:	cmp	w0, #0x0
  409328:	b.eq	409340 <ferror@plt+0x81b0>  // b.none
  40932c:	ldr	s1, [sp, #28]
  409330:	ldr	s2, [sp, #32]
  409334:	fdiv	s0, s1, s2
  409338:	mrs	x0, fpsr
  40933c:	str	w0, [sp, #24]
  409340:	ldr	w0, [sp, #12]
  409344:	and	w0, w0, #0x4
  409348:	cmp	w0, #0x0
  40934c:	b.eq	409364 <ferror@plt+0x81d4>  // b.none
  409350:	ldr	s1, [sp, #44]
  409354:	ldr	s2, [sp, #36]
  409358:	fadd	s0, s1, s2
  40935c:	mrs	x0, fpsr
  409360:	str	w0, [sp, #24]
  409364:	ldr	w0, [sp, #12]
  409368:	and	w0, w0, #0x8
  40936c:	cmp	w0, #0x0
  409370:	b.eq	409384 <ferror@plt+0x81f4>  // b.none
  409374:	ldr	s1, [sp, #40]
  409378:	fmul	s0, s1, s1
  40937c:	mrs	x0, fpsr
  409380:	str	w0, [sp, #24]
  409384:	ldr	w0, [sp, #12]
  409388:	and	w0, w0, #0x10
  40938c:	cmp	w0, #0x0
  409390:	b.eq	4093a8 <ferror@plt+0x8218>  // b.none
  409394:	ldr	s1, [sp, #44]
  409398:	ldr	s2, [sp, #28]
  40939c:	fsub	s0, s1, s2
  4093a0:	mrs	x0, fpsr
  4093a4:	str	w0, [sp, #24]
  4093a8:	nop
  4093ac:	add	sp, sp, #0x30
  4093b0:	ret
  4093b4:	nop
  4093b8:	stp	x29, x30, [sp, #-64]!
  4093bc:	mov	x29, sp
  4093c0:	stp	x19, x20, [sp, #16]
  4093c4:	adrp	x20, 419000 <ferror@plt+0x17e70>
  4093c8:	add	x20, x20, #0xdd0
  4093cc:	stp	x21, x22, [sp, #32]
  4093d0:	adrp	x21, 419000 <ferror@plt+0x17e70>
  4093d4:	add	x21, x21, #0xdc8
  4093d8:	sub	x20, x20, x21
  4093dc:	mov	w22, w0
  4093e0:	stp	x23, x24, [sp, #48]
  4093e4:	mov	x23, x1
  4093e8:	mov	x24, x2
  4093ec:	bl	400f28 <memmove@plt-0x38>
  4093f0:	cmp	xzr, x20, asr #3
  4093f4:	b.eq	409420 <ferror@plt+0x8290>  // b.none
  4093f8:	asr	x20, x20, #3
  4093fc:	mov	x19, #0x0                   	// #0
  409400:	ldr	x3, [x21, x19, lsl #3]
  409404:	mov	x2, x24
  409408:	add	x19, x19, #0x1
  40940c:	mov	x1, x23
  409410:	mov	w0, w22
  409414:	blr	x3
  409418:	cmp	x20, x19
  40941c:	b.ne	409400 <ferror@plt+0x8270>  // b.any
  409420:	ldp	x19, x20, [sp, #16]
  409424:	ldp	x21, x22, [sp, #32]
  409428:	ldp	x23, x24, [sp, #48]
  40942c:	ldp	x29, x30, [sp], #64
  409430:	ret
  409434:	nop
  409438:	ret
  40943c:	nop
  409440:	adrp	x2, 41a000 <ferror@plt+0x18e70>
  409444:	mov	x1, #0x0                   	// #0
  409448:	ldr	x2, [x2, #296]
  40944c:	b	400ff0 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000409450 <.fini>:
  409450:	stp	x29, x30, [sp, #-16]!
  409454:	mov	x29, sp
  409458:	ldp	x29, x30, [sp], #16
  40945c:	ret
