{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1616192352682 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1616192352683 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 19 22:19:12 2021 " "Processing started: Fri Mar 19 22:19:12 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1616192352683 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616192352683 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cordic -c cordic " "Command: quartus_map --read_settings_files=on --write_settings_files=off cordic -c cordic" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616192352683 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1616192352990 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1616192352990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_cordic.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench_cordic.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb " "Found entity 1: tb" {  } { { "testbench_cordic.v" "" { Text "/home/e2/Desktop/FPGA-FloatingPointArtithmetic/Cordic/testbench_cordic.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616192359987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616192359987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cordic.v 1 1 " "Found 1 design units, including 1 entities, in source file cordic.v" { { "Info" "ISGN_ENTITY_NAME" "1 cordic " "Found entity 1: cordic" {  } { { "cordic.v" "" { Text "/home/e2/Desktop/FPGA-FloatingPointArtithmetic/Cordic/cordic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616192359988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616192359988 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cordic " "Elaborating entity \"cordic\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1616192360034 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 cordic.v(76) " "Verilog HDL assignment warning at cordic.v(76): truncated value with size 32 to match size of target (4)" {  } { { "cordic.v" "" { Text "/home/e2/Desktop/FPGA-FloatingPointArtithmetic/Cordic/cordic.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616192360039 "|cordic"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x_next cordic.v(72) " "Verilog HDL Always Construct warning at cordic.v(72): inferring latch(es) for variable \"x_next\", which holds its previous value in one or more paths through the always construct" {  } { { "cordic.v" "" { Text "/home/e2/Desktop/FPGA-FloatingPointArtithmetic/Cordic/cordic.v" 72 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1616192360040 "|cordic"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y_next cordic.v(72) " "Verilog HDL Always Construct warning at cordic.v(72): inferring latch(es) for variable \"y_next\", which holds its previous value in one or more paths through the always construct" {  } { { "cordic.v" "" { Text "/home/e2/Desktop/FPGA-FloatingPointArtithmetic/Cordic/cordic.v" 72 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1616192360040 "|cordic"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "z_next cordic.v(72) " "Verilog HDL Always Construct warning at cordic.v(72): inferring latch(es) for variable \"z_next\", which holds its previous value in one or more paths through the always construct" {  } { { "cordic.v" "" { Text "/home/e2/Desktop/FPGA-FloatingPointArtithmetic/Cordic/cordic.v" 72 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1616192360040 "|cordic"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i_next cordic.v(72) " "Verilog HDL Always Construct warning at cordic.v(72): inferring latch(es) for variable \"i_next\", which holds its previous value in one or more paths through the always construct" {  } { { "cordic.v" "" { Text "/home/e2/Desktop/FPGA-FloatingPointArtithmetic/Cordic/cordic.v" 72 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1616192360040 "|cordic"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "state_next cordic.v(72) " "Verilog HDL Always Construct warning at cordic.v(72): inferring latch(es) for variable \"state_next\", which holds its previous value in one or more paths through the always construct" {  } { { "cordic.v" "" { Text "/home/e2/Desktop/FPGA-FloatingPointArtithmetic/Cordic/cordic.v" 72 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1616192360040 "|cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next cordic.v(72) " "Inferred latch for \"state_next\" at cordic.v(72)" {  } { { "cordic.v" "" { Text "/home/e2/Desktop/FPGA-FloatingPointArtithmetic/Cordic/cordic.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616192360045 "|cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i_next\[0\] cordic.v(72) " "Inferred latch for \"i_next\[0\]\" at cordic.v(72)" {  } { { "cordic.v" "" { Text "/home/e2/Desktop/FPGA-FloatingPointArtithmetic/Cordic/cordic.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616192360045 "|cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i_next\[1\] cordic.v(72) " "Inferred latch for \"i_next\[1\]\" at cordic.v(72)" {  } { { "cordic.v" "" { Text "/home/e2/Desktop/FPGA-FloatingPointArtithmetic/Cordic/cordic.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616192360045 "|cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i_next\[2\] cordic.v(72) " "Inferred latch for \"i_next\[2\]\" at cordic.v(72)" {  } { { "cordic.v" "" { Text "/home/e2/Desktop/FPGA-FloatingPointArtithmetic/Cordic/cordic.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616192360045 "|cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i_next\[3\] cordic.v(72) " "Inferred latch for \"i_next\[3\]\" at cordic.v(72)" {  } { { "cordic.v" "" { Text "/home/e2/Desktop/FPGA-FloatingPointArtithmetic/Cordic/cordic.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616192360046 "|cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_next\[0\] cordic.v(72) " "Inferred latch for \"z_next\[0\]\" at cordic.v(72)" {  } { { "cordic.v" "" { Text "/home/e2/Desktop/FPGA-FloatingPointArtithmetic/Cordic/cordic.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616192360046 "|cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_next\[1\] cordic.v(72) " "Inferred latch for \"z_next\[1\]\" at cordic.v(72)" {  } { { "cordic.v" "" { Text "/home/e2/Desktop/FPGA-FloatingPointArtithmetic/Cordic/cordic.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616192360046 "|cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_next\[2\] cordic.v(72) " "Inferred latch for \"z_next\[2\]\" at cordic.v(72)" {  } { { "cordic.v" "" { Text "/home/e2/Desktop/FPGA-FloatingPointArtithmetic/Cordic/cordic.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616192360046 "|cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_next\[3\] cordic.v(72) " "Inferred latch for \"z_next\[3\]\" at cordic.v(72)" {  } { { "cordic.v" "" { Text "/home/e2/Desktop/FPGA-FloatingPointArtithmetic/Cordic/cordic.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616192360046 "|cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_next\[4\] cordic.v(72) " "Inferred latch for \"z_next\[4\]\" at cordic.v(72)" {  } { { "cordic.v" "" { Text "/home/e2/Desktop/FPGA-FloatingPointArtithmetic/Cordic/cordic.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616192360046 "|cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_next\[5\] cordic.v(72) " "Inferred latch for \"z_next\[5\]\" at cordic.v(72)" {  } { { "cordic.v" "" { Text "/home/e2/Desktop/FPGA-FloatingPointArtithmetic/Cordic/cordic.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616192360046 "|cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_next\[6\] cordic.v(72) " "Inferred latch for \"z_next\[6\]\" at cordic.v(72)" {  } { { "cordic.v" "" { Text "/home/e2/Desktop/FPGA-FloatingPointArtithmetic/Cordic/cordic.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616192360046 "|cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_next\[7\] cordic.v(72) " "Inferred latch for \"z_next\[7\]\" at cordic.v(72)" {  } { { "cordic.v" "" { Text "/home/e2/Desktop/FPGA-FloatingPointArtithmetic/Cordic/cordic.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616192360046 "|cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_next\[8\] cordic.v(72) " "Inferred latch for \"z_next\[8\]\" at cordic.v(72)" {  } { { "cordic.v" "" { Text "/home/e2/Desktop/FPGA-FloatingPointArtithmetic/Cordic/cordic.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616192360046 "|cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_next\[9\] cordic.v(72) " "Inferred latch for \"z_next\[9\]\" at cordic.v(72)" {  } { { "cordic.v" "" { Text "/home/e2/Desktop/FPGA-FloatingPointArtithmetic/Cordic/cordic.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616192360046 "|cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_next\[10\] cordic.v(72) " "Inferred latch for \"z_next\[10\]\" at cordic.v(72)" {  } { { "cordic.v" "" { Text "/home/e2/Desktop/FPGA-FloatingPointArtithmetic/Cordic/cordic.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616192360047 "|cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_next\[11\] cordic.v(72) " "Inferred latch for \"z_next\[11\]\" at cordic.v(72)" {  } { { "cordic.v" "" { Text "/home/e2/Desktop/FPGA-FloatingPointArtithmetic/Cordic/cordic.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616192360047 "|cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_next\[12\] cordic.v(72) " "Inferred latch for \"z_next\[12\]\" at cordic.v(72)" {  } { { "cordic.v" "" { Text "/home/e2/Desktop/FPGA-FloatingPointArtithmetic/Cordic/cordic.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616192360047 "|cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_next\[13\] cordic.v(72) " "Inferred latch for \"z_next\[13\]\" at cordic.v(72)" {  } { { "cordic.v" "" { Text "/home/e2/Desktop/FPGA-FloatingPointArtithmetic/Cordic/cordic.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616192360047 "|cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_next\[14\] cordic.v(72) " "Inferred latch for \"z_next\[14\]\" at cordic.v(72)" {  } { { "cordic.v" "" { Text "/home/e2/Desktop/FPGA-FloatingPointArtithmetic/Cordic/cordic.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616192360047 "|cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_next\[15\] cordic.v(72) " "Inferred latch for \"z_next\[15\]\" at cordic.v(72)" {  } { { "cordic.v" "" { Text "/home/e2/Desktop/FPGA-FloatingPointArtithmetic/Cordic/cordic.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616192360047 "|cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_next\[16\] cordic.v(72) " "Inferred latch for \"z_next\[16\]\" at cordic.v(72)" {  } { { "cordic.v" "" { Text "/home/e2/Desktop/FPGA-FloatingPointArtithmetic/Cordic/cordic.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616192360047 "|cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_next\[17\] cordic.v(72) " "Inferred latch for \"z_next\[17\]\" at cordic.v(72)" {  } { { "cordic.v" "" { Text "/home/e2/Desktop/FPGA-FloatingPointArtithmetic/Cordic/cordic.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616192360047 "|cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_next\[18\] cordic.v(72) " "Inferred latch for \"z_next\[18\]\" at cordic.v(72)" {  } { { "cordic.v" "" { Text "/home/e2/Desktop/FPGA-FloatingPointArtithmetic/Cordic/cordic.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616192360047 "|cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_next\[19\] cordic.v(72) " "Inferred latch for \"z_next\[19\]\" at cordic.v(72)" {  } { { "cordic.v" "" { Text "/home/e2/Desktop/FPGA-FloatingPointArtithmetic/Cordic/cordic.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616192360047 "|cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_next\[20\] cordic.v(72) " "Inferred latch for \"z_next\[20\]\" at cordic.v(72)" {  } { { "cordic.v" "" { Text "/home/e2/Desktop/FPGA-FloatingPointArtithmetic/Cordic/cordic.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616192360047 "|cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_next\[21\] cordic.v(72) " "Inferred latch for \"z_next\[21\]\" at cordic.v(72)" {  } { { "cordic.v" "" { Text "/home/e2/Desktop/FPGA-FloatingPointArtithmetic/Cordic/cordic.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616192360047 "|cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_next\[22\] cordic.v(72) " "Inferred latch for \"z_next\[22\]\" at cordic.v(72)" {  } { { "cordic.v" "" { Text "/home/e2/Desktop/FPGA-FloatingPointArtithmetic/Cordic/cordic.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616192360047 "|cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_next\[23\] cordic.v(72) " "Inferred latch for \"z_next\[23\]\" at cordic.v(72)" {  } { { "cordic.v" "" { Text "/home/e2/Desktop/FPGA-FloatingPointArtithmetic/Cordic/cordic.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616192360048 "|cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_next\[24\] cordic.v(72) " "Inferred latch for \"z_next\[24\]\" at cordic.v(72)" {  } { { "cordic.v" "" { Text "/home/e2/Desktop/FPGA-FloatingPointArtithmetic/Cordic/cordic.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616192360048 "|cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_next\[25\] cordic.v(72) " "Inferred latch for \"z_next\[25\]\" at cordic.v(72)" {  } { { "cordic.v" "" { Text "/home/e2/Desktop/FPGA-FloatingPointArtithmetic/Cordic/cordic.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616192360048 "|cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_next\[26\] cordic.v(72) " "Inferred latch for \"z_next\[26\]\" at cordic.v(72)" {  } { { "cordic.v" "" { Text "/home/e2/Desktop/FPGA-FloatingPointArtithmetic/Cordic/cordic.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616192360048 "|cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_next\[27\] cordic.v(72) " "Inferred latch for \"z_next\[27\]\" at cordic.v(72)" {  } { { "cordic.v" "" { Text "/home/e2/Desktop/FPGA-FloatingPointArtithmetic/Cordic/cordic.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616192360048 "|cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_next\[28\] cordic.v(72) " "Inferred latch for \"z_next\[28\]\" at cordic.v(72)" {  } { { "cordic.v" "" { Text "/home/e2/Desktop/FPGA-FloatingPointArtithmetic/Cordic/cordic.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616192360048 "|cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_next\[29\] cordic.v(72) " "Inferred latch for \"z_next\[29\]\" at cordic.v(72)" {  } { { "cordic.v" "" { Text "/home/e2/Desktop/FPGA-FloatingPointArtithmetic/Cordic/cordic.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616192360048 "|cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_next\[30\] cordic.v(72) " "Inferred latch for \"z_next\[30\]\" at cordic.v(72)" {  } { { "cordic.v" "" { Text "/home/e2/Desktop/FPGA-FloatingPointArtithmetic/Cordic/cordic.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616192360048 "|cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_next\[31\] cordic.v(72) " "Inferred latch for \"z_next\[31\]\" at cordic.v(72)" {  } { { "cordic.v" "" { Text "/home/e2/Desktop/FPGA-FloatingPointArtithmetic/Cordic/cordic.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616192360048 "|cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next\[0\] cordic.v(72) " "Inferred latch for \"y_next\[0\]\" at cordic.v(72)" {  } { { "cordic.v" "" { Text "/home/e2/Desktop/FPGA-FloatingPointArtithmetic/Cordic/cordic.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616192360048 "|cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next\[1\] cordic.v(72) " "Inferred latch for \"y_next\[1\]\" at cordic.v(72)" {  } { { "cordic.v" "" { Text "/home/e2/Desktop/FPGA-FloatingPointArtithmetic/Cordic/cordic.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616192360048 "|cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next\[2\] cordic.v(72) " "Inferred latch for \"y_next\[2\]\" at cordic.v(72)" {  } { { "cordic.v" "" { Text "/home/e2/Desktop/FPGA-FloatingPointArtithmetic/Cordic/cordic.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616192360049 "|cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next\[3\] cordic.v(72) " "Inferred latch for \"y_next\[3\]\" at cordic.v(72)" {  } { { "cordic.v" "" { Text "/home/e2/Desktop/FPGA-FloatingPointArtithmetic/Cordic/cordic.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616192360049 "|cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next\[4\] cordic.v(72) " "Inferred latch for \"y_next\[4\]\" at cordic.v(72)" {  } { { "cordic.v" "" { Text "/home/e2/Desktop/FPGA-FloatingPointArtithmetic/Cordic/cordic.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616192360049 "|cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next\[5\] cordic.v(72) " "Inferred latch for \"y_next\[5\]\" at cordic.v(72)" {  } { { "cordic.v" "" { Text "/home/e2/Desktop/FPGA-FloatingPointArtithmetic/Cordic/cordic.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616192360049 "|cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next\[6\] cordic.v(72) " "Inferred latch for \"y_next\[6\]\" at cordic.v(72)" {  } { { "cordic.v" "" { Text "/home/e2/Desktop/FPGA-FloatingPointArtithmetic/Cordic/cordic.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616192360049 "|cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next\[7\] cordic.v(72) " "Inferred latch for \"y_next\[7\]\" at cordic.v(72)" {  } { { "cordic.v" "" { Text "/home/e2/Desktop/FPGA-FloatingPointArtithmetic/Cordic/cordic.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616192360049 "|cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next\[8\] cordic.v(72) " "Inferred latch for \"y_next\[8\]\" at cordic.v(72)" {  } { { "cordic.v" "" { Text "/home/e2/Desktop/FPGA-FloatingPointArtithmetic/Cordic/cordic.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616192360049 "|cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next\[9\] cordic.v(72) " "Inferred latch for \"y_next\[9\]\" at cordic.v(72)" {  } { { "cordic.v" "" { Text "/home/e2/Desktop/FPGA-FloatingPointArtithmetic/Cordic/cordic.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616192360049 "|cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next\[10\] cordic.v(72) " "Inferred latch for \"y_next\[10\]\" at cordic.v(72)" {  } { { "cordic.v" "" { Text "/home/e2/Desktop/FPGA-FloatingPointArtithmetic/Cordic/cordic.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616192360049 "|cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next\[11\] cordic.v(72) " "Inferred latch for \"y_next\[11\]\" at cordic.v(72)" {  } { { "cordic.v" "" { Text "/home/e2/Desktop/FPGA-FloatingPointArtithmetic/Cordic/cordic.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616192360049 "|cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next\[12\] cordic.v(72) " "Inferred latch for \"y_next\[12\]\" at cordic.v(72)" {  } { { "cordic.v" "" { Text "/home/e2/Desktop/FPGA-FloatingPointArtithmetic/Cordic/cordic.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616192360049 "|cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next\[13\] cordic.v(72) " "Inferred latch for \"y_next\[13\]\" at cordic.v(72)" {  } { { "cordic.v" "" { Text "/home/e2/Desktop/FPGA-FloatingPointArtithmetic/Cordic/cordic.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616192360050 "|cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next\[14\] cordic.v(72) " "Inferred latch for \"y_next\[14\]\" at cordic.v(72)" {  } { { "cordic.v" "" { Text "/home/e2/Desktop/FPGA-FloatingPointArtithmetic/Cordic/cordic.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616192360050 "|cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next\[15\] cordic.v(72) " "Inferred latch for \"y_next\[15\]\" at cordic.v(72)" {  } { { "cordic.v" "" { Text "/home/e2/Desktop/FPGA-FloatingPointArtithmetic/Cordic/cordic.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616192360050 "|cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next\[16\] cordic.v(72) " "Inferred latch for \"y_next\[16\]\" at cordic.v(72)" {  } { { "cordic.v" "" { Text "/home/e2/Desktop/FPGA-FloatingPointArtithmetic/Cordic/cordic.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616192360050 "|cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next\[17\] cordic.v(72) " "Inferred latch for \"y_next\[17\]\" at cordic.v(72)" {  } { { "cordic.v" "" { Text "/home/e2/Desktop/FPGA-FloatingPointArtithmetic/Cordic/cordic.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616192360050 "|cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next\[18\] cordic.v(72) " "Inferred latch for \"y_next\[18\]\" at cordic.v(72)" {  } { { "cordic.v" "" { Text "/home/e2/Desktop/FPGA-FloatingPointArtithmetic/Cordic/cordic.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616192360050 "|cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next\[19\] cordic.v(72) " "Inferred latch for \"y_next\[19\]\" at cordic.v(72)" {  } { { "cordic.v" "" { Text "/home/e2/Desktop/FPGA-FloatingPointArtithmetic/Cordic/cordic.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616192360050 "|cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next\[20\] cordic.v(72) " "Inferred latch for \"y_next\[20\]\" at cordic.v(72)" {  } { { "cordic.v" "" { Text "/home/e2/Desktop/FPGA-FloatingPointArtithmetic/Cordic/cordic.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616192360050 "|cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next\[21\] cordic.v(72) " "Inferred latch for \"y_next\[21\]\" at cordic.v(72)" {  } { { "cordic.v" "" { Text "/home/e2/Desktop/FPGA-FloatingPointArtithmetic/Cordic/cordic.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616192360050 "|cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next\[22\] cordic.v(72) " "Inferred latch for \"y_next\[22\]\" at cordic.v(72)" {  } { { "cordic.v" "" { Text "/home/e2/Desktop/FPGA-FloatingPointArtithmetic/Cordic/cordic.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616192360050 "|cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next\[23\] cordic.v(72) " "Inferred latch for \"y_next\[23\]\" at cordic.v(72)" {  } { { "cordic.v" "" { Text "/home/e2/Desktop/FPGA-FloatingPointArtithmetic/Cordic/cordic.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616192360050 "|cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next\[24\] cordic.v(72) " "Inferred latch for \"y_next\[24\]\" at cordic.v(72)" {  } { { "cordic.v" "" { Text "/home/e2/Desktop/FPGA-FloatingPointArtithmetic/Cordic/cordic.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616192360050 "|cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next\[25\] cordic.v(72) " "Inferred latch for \"y_next\[25\]\" at cordic.v(72)" {  } { { "cordic.v" "" { Text "/home/e2/Desktop/FPGA-FloatingPointArtithmetic/Cordic/cordic.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616192360051 "|cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next\[26\] cordic.v(72) " "Inferred latch for \"y_next\[26\]\" at cordic.v(72)" {  } { { "cordic.v" "" { Text "/home/e2/Desktop/FPGA-FloatingPointArtithmetic/Cordic/cordic.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616192360051 "|cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next\[27\] cordic.v(72) " "Inferred latch for \"y_next\[27\]\" at cordic.v(72)" {  } { { "cordic.v" "" { Text "/home/e2/Desktop/FPGA-FloatingPointArtithmetic/Cordic/cordic.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616192360051 "|cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next\[28\] cordic.v(72) " "Inferred latch for \"y_next\[28\]\" at cordic.v(72)" {  } { { "cordic.v" "" { Text "/home/e2/Desktop/FPGA-FloatingPointArtithmetic/Cordic/cordic.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616192360051 "|cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next\[29\] cordic.v(72) " "Inferred latch for \"y_next\[29\]\" at cordic.v(72)" {  } { { "cordic.v" "" { Text "/home/e2/Desktop/FPGA-FloatingPointArtithmetic/Cordic/cordic.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616192360051 "|cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next\[30\] cordic.v(72) " "Inferred latch for \"y_next\[30\]\" at cordic.v(72)" {  } { { "cordic.v" "" { Text "/home/e2/Desktop/FPGA-FloatingPointArtithmetic/Cordic/cordic.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616192360051 "|cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next\[31\] cordic.v(72) " "Inferred latch for \"y_next\[31\]\" at cordic.v(72)" {  } { { "cordic.v" "" { Text "/home/e2/Desktop/FPGA-FloatingPointArtithmetic/Cordic/cordic.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616192360051 "|cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_next\[0\] cordic.v(72) " "Inferred latch for \"x_next\[0\]\" at cordic.v(72)" {  } { { "cordic.v" "" { Text "/home/e2/Desktop/FPGA-FloatingPointArtithmetic/Cordic/cordic.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616192360051 "|cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_next\[1\] cordic.v(72) " "Inferred latch for \"x_next\[1\]\" at cordic.v(72)" {  } { { "cordic.v" "" { Text "/home/e2/Desktop/FPGA-FloatingPointArtithmetic/Cordic/cordic.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616192360051 "|cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_next\[2\] cordic.v(72) " "Inferred latch for \"x_next\[2\]\" at cordic.v(72)" {  } { { "cordic.v" "" { Text "/home/e2/Desktop/FPGA-FloatingPointArtithmetic/Cordic/cordic.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616192360051 "|cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_next\[3\] cordic.v(72) " "Inferred latch for \"x_next\[3\]\" at cordic.v(72)" {  } { { "cordic.v" "" { Text "/home/e2/Desktop/FPGA-FloatingPointArtithmetic/Cordic/cordic.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616192360051 "|cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_next\[4\] cordic.v(72) " "Inferred latch for \"x_next\[4\]\" at cordic.v(72)" {  } { { "cordic.v" "" { Text "/home/e2/Desktop/FPGA-FloatingPointArtithmetic/Cordic/cordic.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616192360051 "|cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_next\[5\] cordic.v(72) " "Inferred latch for \"x_next\[5\]\" at cordic.v(72)" {  } { { "cordic.v" "" { Text "/home/e2/Desktop/FPGA-FloatingPointArtithmetic/Cordic/cordic.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616192360052 "|cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_next\[6\] cordic.v(72) " "Inferred latch for \"x_next\[6\]\" at cordic.v(72)" {  } { { "cordic.v" "" { Text "/home/e2/Desktop/FPGA-FloatingPointArtithmetic/Cordic/cordic.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616192360052 "|cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_next\[7\] cordic.v(72) " "Inferred latch for \"x_next\[7\]\" at cordic.v(72)" {  } { { "cordic.v" "" { Text "/home/e2/Desktop/FPGA-FloatingPointArtithmetic/Cordic/cordic.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616192360052 "|cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_next\[8\] cordic.v(72) " "Inferred latch for \"x_next\[8\]\" at cordic.v(72)" {  } { { "cordic.v" "" { Text "/home/e2/Desktop/FPGA-FloatingPointArtithmetic/Cordic/cordic.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616192360052 "|cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_next\[9\] cordic.v(72) " "Inferred latch for \"x_next\[9\]\" at cordic.v(72)" {  } { { "cordic.v" "" { Text "/home/e2/Desktop/FPGA-FloatingPointArtithmetic/Cordic/cordic.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616192360052 "|cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_next\[10\] cordic.v(72) " "Inferred latch for \"x_next\[10\]\" at cordic.v(72)" {  } { { "cordic.v" "" { Text "/home/e2/Desktop/FPGA-FloatingPointArtithmetic/Cordic/cordic.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616192360052 "|cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_next\[11\] cordic.v(72) " "Inferred latch for \"x_next\[11\]\" at cordic.v(72)" {  } { { "cordic.v" "" { Text "/home/e2/Desktop/FPGA-FloatingPointArtithmetic/Cordic/cordic.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616192360052 "|cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_next\[12\] cordic.v(72) " "Inferred latch for \"x_next\[12\]\" at cordic.v(72)" {  } { { "cordic.v" "" { Text "/home/e2/Desktop/FPGA-FloatingPointArtithmetic/Cordic/cordic.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616192360052 "|cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_next\[13\] cordic.v(72) " "Inferred latch for \"x_next\[13\]\" at cordic.v(72)" {  } { { "cordic.v" "" { Text "/home/e2/Desktop/FPGA-FloatingPointArtithmetic/Cordic/cordic.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616192360053 "|cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_next\[14\] cordic.v(72) " "Inferred latch for \"x_next\[14\]\" at cordic.v(72)" {  } { { "cordic.v" "" { Text "/home/e2/Desktop/FPGA-FloatingPointArtithmetic/Cordic/cordic.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616192360053 "|cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_next\[15\] cordic.v(72) " "Inferred latch for \"x_next\[15\]\" at cordic.v(72)" {  } { { "cordic.v" "" { Text "/home/e2/Desktop/FPGA-FloatingPointArtithmetic/Cordic/cordic.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616192360053 "|cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_next\[16\] cordic.v(72) " "Inferred latch for \"x_next\[16\]\" at cordic.v(72)" {  } { { "cordic.v" "" { Text "/home/e2/Desktop/FPGA-FloatingPointArtithmetic/Cordic/cordic.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616192360053 "|cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_next\[17\] cordic.v(72) " "Inferred latch for \"x_next\[17\]\" at cordic.v(72)" {  } { { "cordic.v" "" { Text "/home/e2/Desktop/FPGA-FloatingPointArtithmetic/Cordic/cordic.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616192360053 "|cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_next\[18\] cordic.v(72) " "Inferred latch for \"x_next\[18\]\" at cordic.v(72)" {  } { { "cordic.v" "" { Text "/home/e2/Desktop/FPGA-FloatingPointArtithmetic/Cordic/cordic.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616192360057 "|cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_next\[19\] cordic.v(72) " "Inferred latch for \"x_next\[19\]\" at cordic.v(72)" {  } { { "cordic.v" "" { Text "/home/e2/Desktop/FPGA-FloatingPointArtithmetic/Cordic/cordic.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616192360057 "|cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_next\[20\] cordic.v(72) " "Inferred latch for \"x_next\[20\]\" at cordic.v(72)" {  } { { "cordic.v" "" { Text "/home/e2/Desktop/FPGA-FloatingPointArtithmetic/Cordic/cordic.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616192360057 "|cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_next\[21\] cordic.v(72) " "Inferred latch for \"x_next\[21\]\" at cordic.v(72)" {  } { { "cordic.v" "" { Text "/home/e2/Desktop/FPGA-FloatingPointArtithmetic/Cordic/cordic.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616192360057 "|cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_next\[22\] cordic.v(72) " "Inferred latch for \"x_next\[22\]\" at cordic.v(72)" {  } { { "cordic.v" "" { Text "/home/e2/Desktop/FPGA-FloatingPointArtithmetic/Cordic/cordic.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616192360057 "|cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_next\[23\] cordic.v(72) " "Inferred latch for \"x_next\[23\]\" at cordic.v(72)" {  } { { "cordic.v" "" { Text "/home/e2/Desktop/FPGA-FloatingPointArtithmetic/Cordic/cordic.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616192360057 "|cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_next\[24\] cordic.v(72) " "Inferred latch for \"x_next\[24\]\" at cordic.v(72)" {  } { { "cordic.v" "" { Text "/home/e2/Desktop/FPGA-FloatingPointArtithmetic/Cordic/cordic.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616192360057 "|cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_next\[25\] cordic.v(72) " "Inferred latch for \"x_next\[25\]\" at cordic.v(72)" {  } { { "cordic.v" "" { Text "/home/e2/Desktop/FPGA-FloatingPointArtithmetic/Cordic/cordic.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616192360057 "|cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_next\[26\] cordic.v(72) " "Inferred latch for \"x_next\[26\]\" at cordic.v(72)" {  } { { "cordic.v" "" { Text "/home/e2/Desktop/FPGA-FloatingPointArtithmetic/Cordic/cordic.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616192360057 "|cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_next\[27\] cordic.v(72) " "Inferred latch for \"x_next\[27\]\" at cordic.v(72)" {  } { { "cordic.v" "" { Text "/home/e2/Desktop/FPGA-FloatingPointArtithmetic/Cordic/cordic.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616192360057 "|cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_next\[28\] cordic.v(72) " "Inferred latch for \"x_next\[28\]\" at cordic.v(72)" {  } { { "cordic.v" "" { Text "/home/e2/Desktop/FPGA-FloatingPointArtithmetic/Cordic/cordic.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616192360057 "|cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_next\[29\] cordic.v(72) " "Inferred latch for \"x_next\[29\]\" at cordic.v(72)" {  } { { "cordic.v" "" { Text "/home/e2/Desktop/FPGA-FloatingPointArtithmetic/Cordic/cordic.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616192360057 "|cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_next\[30\] cordic.v(72) " "Inferred latch for \"x_next\[30\]\" at cordic.v(72)" {  } { { "cordic.v" "" { Text "/home/e2/Desktop/FPGA-FloatingPointArtithmetic/Cordic/cordic.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616192360058 "|cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_next\[31\] cordic.v(72) " "Inferred latch for \"x_next\[31\]\" at cordic.v(72)" {  } { { "cordic.v" "" { Text "/home/e2/Desktop/FPGA-FloatingPointArtithmetic/Cordic/cordic.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616192360058 "|cordic"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1616192360920 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1616192361424 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616192361424 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "519 " "Implemented 519 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "35 " "Implemented 35 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1616192361513 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1616192361513 ""} { "Info" "ICUT_CUT_TM_LCELLS" "452 " "Implemented 452 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1616192361513 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1616192361513 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "518 " "Peak virtual memory: 518 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1616192361524 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 19 22:19:21 2021 " "Processing ended: Fri Mar 19 22:19:21 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1616192361524 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1616192361524 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1616192361524 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1616192361524 ""}
