
ledblink.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000c5e  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000134  00800060  00000c5e  00000cd2  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          000001ab  00800194  00000d92  00000e06  2**0
                  ALLOC
  3 .debug_aranges 00000060  00000000  00000000  00000e06  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_pubnames 00000241  00000000  00000000  00000e66  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00000928  00000000  00000000  000010a7  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 000003f8  00000000  00000000  000019cf  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00000950  00000000  00000000  00001dc7  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000160  00000000  00000000  00002718  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00000304  00000000  00000000  00002878  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    000003ae  00000000  00000000  00002b7c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 000000a8  00000000  00000000  00002f2a  2**0
                  CONTENTS, READONLY, DEBUGGING
Disassembly of section .text:

00000000 <__vectors>:
   0:	12 c0       	rjmp	.+36     	; 0x26 <__ctors_end>
   2:	2c c0       	rjmp	.+88     	; 0x5c <__bad_interrupt>
   4:	2b c0       	rjmp	.+86     	; 0x5c <__bad_interrupt>
   6:	2a c0       	rjmp	.+84     	; 0x5c <__bad_interrupt>
   8:	29 c0       	rjmp	.+82     	; 0x5c <__bad_interrupt>
   a:	b0 c2       	rjmp	.+1376   	; 0x56c <__vector_5>
   c:	8a c2       	rjmp	.+1300   	; 0x522 <__vector_6>
   e:	e0 c2       	rjmp	.+1472   	; 0x5d0 <__vector_7>
  10:	25 c0       	rjmp	.+74     	; 0x5c <__bad_interrupt>
  12:	25 c0       	rjmp	.+74     	; 0x5e <__vector_9>
  14:	23 c0       	rjmp	.+70     	; 0x5c <__bad_interrupt>
  16:	e5 c0       	rjmp	.+458    	; 0x1e2 <__vector_11>
  18:	21 c0       	rjmp	.+66     	; 0x5c <__bad_interrupt>
  1a:	20 c0       	rjmp	.+64     	; 0x5c <__bad_interrupt>
  1c:	1f c0       	rjmp	.+62     	; 0x5c <__bad_interrupt>
  1e:	1e c0       	rjmp	.+60     	; 0x5c <__bad_interrupt>
  20:	1d c0       	rjmp	.+58     	; 0x5c <__bad_interrupt>
  22:	1c c0       	rjmp	.+56     	; 0x5c <__bad_interrupt>
  24:	1b c0       	rjmp	.+54     	; 0x5c <__bad_interrupt>

00000026 <__ctors_end>:
  26:	11 24       	eor	r1, r1
  28:	1f be       	out	0x3f, r1	; 63
  2a:	cf e5       	ldi	r28, 0x5F	; 95
  2c:	d4 e0       	ldi	r29, 0x04	; 4
  2e:	de bf       	out	0x3e, r29	; 62
  30:	cd bf       	out	0x3d, r28	; 61

00000032 <__do_copy_data>:
  32:	11 e0       	ldi	r17, 0x01	; 1
  34:	a0 e6       	ldi	r26, 0x60	; 96
  36:	b0 e0       	ldi	r27, 0x00	; 0
  38:	ee e5       	ldi	r30, 0x5E	; 94
  3a:	fc e0       	ldi	r31, 0x0C	; 12
  3c:	02 c0       	rjmp	.+4      	; 0x42 <.do_copy_data_start>

0000003e <.do_copy_data_loop>:
  3e:	05 90       	lpm	r0, Z+
  40:	0d 92       	st	X+, r0

00000042 <.do_copy_data_start>:
  42:	a4 39       	cpi	r26, 0x94	; 148
  44:	b1 07       	cpc	r27, r17
  46:	d9 f7       	brne	.-10     	; 0x3e <.do_copy_data_loop>

00000048 <__do_clear_bss>:
  48:	13 e0       	ldi	r17, 0x03	; 3
  4a:	a4 e9       	ldi	r26, 0x94	; 148
  4c:	b1 e0       	ldi	r27, 0x01	; 1
  4e:	01 c0       	rjmp	.+2      	; 0x52 <.do_clear_bss_start>

00000050 <.do_clear_bss_loop>:
  50:	1d 92       	st	X+, r1

00000052 <.do_clear_bss_start>:
  52:	af 33       	cpi	r26, 0x3F	; 63
  54:	b1 07       	cpc	r27, r17
  56:	e1 f7       	brne	.-8      	; 0x50 <.do_clear_bss_loop>
  58:	0c d0       	rcall	.+24     	; 0x72 <main>
  5a:	ff c5       	rjmp	.+3070   	; 0xc5a <_exit>

0000005c <__bad_interrupt>:
  5c:	d1 cf       	rjmp	.-94     	; 0x0 <__vectors>

0000005e <__vector_9>:



// Timer 0 overflow interrupt service routine
ISR(TIMER0_OVF_vect) 
{
  5e:	1f 92       	push	r1
  60:	0f 92       	push	r0
  62:	0f b6       	in	r0, 0x3f	; 63
  64:	0f 92       	push	r0
  66:	11 24       	eor	r1, r1
		slowcount=0;
	}	else {
			slowcount++;
	}
*/
}
  68:	0f 90       	pop	r0
  6a:	0f be       	out	0x3f, r0	; 63
  6c:	0f 90       	pop	r0
  6e:	1f 90       	pop	r1
  70:	18 95       	reti

00000072 <main>:

// Declare your global variables here

void main(void)
{
  72:	0f 93       	push	r16
  74:	1f 93       	push	r17
  76:	cf 93       	push	r28
  78:	df 93       	push	r29

// Input/Output Ports initialization
// Port B initialization
// Func7=In Func6=In Func5=In Func4=In Func3=In Func2=Out Func1=In Func0=In 
// State7=T State6=T State5=T State4=T State3=T State2=T State1=T State0=T 
PORTB=0x00;
  7a:	18 ba       	out	0x18, r1	; 24
DDRB=0x04;
  7c:	84 e0       	ldi	r24, 0x04	; 4
  7e:	87 bb       	out	0x17, r24	; 23

// Port C initialization
// Func6=In Func5=In Func4=In Func3=In Func2=In Func1=In Func0=In 
// State6=T State5=T State4=T State3=T State2=T State1=T State0=T 
PORTC=0x00;
  80:	15 ba       	out	0x15, r1	; 21
DDRC=0x00;
  82:	14 ba       	out	0x14, r1	; 20

// Port D initialization
// Func7=Out Func6=Out Func5=Out Func4=In Func3=In Func2=In Func1=Out Func0=In 
// State7=0 State6=0 State5=0 State4=T State3=T State2=T State1=0 State0=T 
PORTD=0x00;
  84:	12 ba       	out	0x12, r1	; 18
DDRD=0xE2;
  86:	82 ee       	ldi	r24, 0xE2	; 226
  88:	81 bb       	out	0x11, r24	; 17

// Timer/Counter 0 initialization
// Clock source: System Clock
// Clock value: 1,800 kHz
TCCR0=0x05;
  8a:	85 e0       	ldi	r24, 0x05	; 5
  8c:	83 bf       	out	0x33, r24	; 51
TCNT0=0x00;
  8e:	12 be       	out	0x32, r1	; 50
// Input Capture on Falling Edge
// Timer 1 Overflow Interrupt: Off
// Input Capture Interrupt: Off
// Compare A Match Interrupt: Off
// Compare B Match Interrupt: Off
TCCR1A=0x00;
  90:	1f bc       	out	0x2f, r1	; 47
TCCR1B=0x00;
  92:	1e bc       	out	0x2e, r1	; 46
TCNT1H=0x00;
  94:	1d bc       	out	0x2d, r1	; 45
TCNT1L=0x00;
  96:	1c bc       	out	0x2c, r1	; 44
ICR1H=0x00;
  98:	17 bc       	out	0x27, r1	; 39
ICR1L=0x00;
  9a:	16 bc       	out	0x26, r1	; 38
OCR1AH=0x00;
  9c:	1b bc       	out	0x2b, r1	; 43
OCR1AL=0x00;
  9e:	1a bc       	out	0x2a, r1	; 42
OCR1BH=0x00;
  a0:	19 bc       	out	0x29, r1	; 41
OCR1BL=0x00;
  a2:	18 bc       	out	0x28, r1	; 40
// Timer/Counter 2 initialization
// Clock source: System Clock
// Clock value: Timer 2 Stopped
// Mode: Normal top=FFh
// OC2 output: Disconnected
ASSR=0x00;
  a4:	12 bc       	out	0x22, r1	; 34
TCCR2=0x00;
  a6:	15 bc       	out	0x25, r1	; 37
TCNT2=0x00;
  a8:	14 bc       	out	0x24, r1	; 36
OCR2=0x00;
  aa:	13 bc       	out	0x23, r1	; 35

// External Interrupt(s) initialization
// INT0: Off
// INT1: Off
MCUCR=0x00;
  ac:	15 be       	out	0x35, r1	; 53

// Timer(s)/Counter(s) Interrupt(s) initialization
TIMSK=0x01;
  ae:	81 e0       	ldi	r24, 0x01	; 1
  b0:	89 bf       	out	0x39, r24	; 57

// Analog Comparator initialization
// Analog Comparator: Off
// Analog Comparator Input Capture by Timer/Counter 1: Off
ACSR=0x80;
  b2:	80 e8       	ldi	r24, 0x80	; 128
  b4:	88 b9       	out	0x08, r24	; 8
SFIOR=0x00;
  b6:	10 be       	out	0x30, r1	; 48
// Communication Parameters: 8 Data, 1 Stop, No Parity
// USART Receiver: On
// USART Transmitter: On
// USART Mode: Asynchronous
// USART Baud Rate: 9600
UCSRA=0x00;
  b8:	1b b8       	out	0x0b, r1	; 11
UCSRB=0x18;
  ba:	88 e1       	ldi	r24, 0x18	; 24
  bc:	8a b9       	out	0x0a, r24	; 10
UCSRC=0x86;
  be:	86 e8       	ldi	r24, 0x86	; 134
  c0:	80 bd       	out	0x20, r24	; 32
UCSRB |= (1 << RXCIE);
  c2:	57 9a       	sbi	0x0a, 7	; 10
UBRRH=0x00;
  c4:	10 bc       	out	0x20, r1	; 32
UBRRL=0x0B; 
  c6:	8b e0       	ldi	r24, 0x0B	; 11
  c8:	89 b9       	out	0x09, r24	; 9



// Global enable interrupts
//#asm("sei")
sei();
  ca:	78 94       	sei
init_uart();
  cc:	d0 d1       	rcall	.+928    	; 0x46e <init_uart>
uartSW_init(); //software uart
  ce:	d8 d1       	rcall	.+944    	; 0x480 <uartSW_init>


while (1)
      {	
	  	if(Schildslotsused) uartSW_putc('<');
		uartSW_puts(&schildbuffer[nextSchildShowslot][0]);
  d0:	04 e6       	ldi	r16, 0x64	; 100
  d2:	10 e0       	ldi	r17, 0x00	; 0
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
  d4:	ce e2       	ldi	r28, 0x2E	; 46
  d6:	d0 e0       	ldi	r29, 0x00	; 0



while (1)
      {	
	  	if(Schildslotsused) uartSW_putc('<');
  d8:	80 91 a0 01 	lds	r24, 0x01A0
  dc:	90 91 a1 01 	lds	r25, 0x01A1
  e0:	89 2b       	or	r24, r25
  e2:	11 f0       	breq	.+4      	; 0xe8 <main+0x76>
  e4:	8c e3       	ldi	r24, 0x3C	; 60
  e6:	e4 d1       	rcall	.+968    	; 0x4b0 <uartSW_putc>
		uartSW_puts(&schildbuffer[nextSchildShowslot][0]);
  e8:	80 91 9e 01 	lds	r24, 0x019E
  ec:	90 91 9f 01 	lds	r25, 0x019F
  f0:	9c 01       	movw	r18, r24
  f2:	20 9f       	mul	r18, r16
  f4:	c0 01       	movw	r24, r0
  f6:	21 9f       	mul	r18, r17
  f8:	90 0d       	add	r25, r0
  fa:	30 9f       	mul	r19, r16
  fc:	90 0d       	add	r25, r0
  fe:	11 24       	eor	r1, r1
 100:	81 55       	subi	r24, 0x51	; 81
 102:	9e 4f       	sbci	r25, 0xFE	; 254
 104:	ef d1       	rcall	.+990    	; 0x4e4 <uartSW_puts>
		if(Schildslotsused) uartSW_putc('>');
 106:	80 91 a0 01 	lds	r24, 0x01A0
 10a:	90 91 a1 01 	lds	r25, 0x01A1
 10e:	89 2b       	or	r24, r25
 110:	11 f0       	breq	.+4      	; 0x116 <main+0xa4>
 112:	8e e3       	ldi	r24, 0x3E	; 62
 114:	cd d1       	rcall	.+922    	; 0x4b0 <uartSW_putc>
		if(Schildslotsused!=0) nextSchildShowslot=(nextSchildShowslot+1)%Schildslotsused;
 116:	60 91 a0 01 	lds	r22, 0x01A0
 11a:	70 91 a1 01 	lds	r23, 0x01A1
 11e:	61 15       	cp	r22, r1
 120:	71 05       	cpc	r23, r1
 122:	51 f0       	breq	.+20     	; 0x138 <main+0xc6>
 124:	80 91 9e 01 	lds	r24, 0x019E
 128:	90 91 9f 01 	lds	r25, 0x019F
 12c:	01 96       	adiw	r24, 0x01	; 1
 12e:	37 d5       	rcall	.+2670   	; 0xb9e <__divmodhi4>
 130:	90 93 9f 01 	sts	0x019F, r25
 134:	80 93 9e 01 	sts	0x019E, r24
 138:	80 e1       	ldi	r24, 0x10	; 16
 13a:	97 e2       	ldi	r25, 0x27	; 39
 13c:	fe 01       	movw	r30, r28
 13e:	31 97       	sbiw	r30, 0x01	; 1
 140:	f1 f7       	brne	.-4      	; 0x13e <main+0xcc>
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
 142:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
 144:	49 f2       	breq	.-110    	; 0xd8 <main+0x66>
 146:	fa cf       	rjmp	.-12     	; 0x13c <main+0xca>

00000148 <set_dest>:
		sei();
	}
} 


void set_dest(uint32_t destlow, uint32_t desthigh){
 148:	8f 92       	push	r8
 14a:	9f 92       	push	r9
 14c:	af 92       	push	r10
 14e:	bf 92       	push	r11
 150:	cf 92       	push	r12
 152:	df 92       	push	r13
 154:	ef 92       	push	r14
 156:	ff 92       	push	r15
 158:	0f 93       	push	r16
 15a:	1f 93       	push	r17
 15c:	6b 01       	movw	r12, r22
 15e:	7c 01       	movw	r14, r24
 160:	49 01       	movw	r8, r18
 162:	5a 01       	movw	r10, r20
 164:	00 e0       	ldi	r16, 0x00	; 0
 166:	14 e2       	ldi	r17, 0x24	; 36
 168:	c8 01       	movw	r24, r16
 16a:	01 97       	sbiw	r24, 0x01	; 1
 16c:	f1 f7       	brne	.-4      	; 0x16a <set_dest+0x22>
char dat;
	_delay_ms(20);
	sprintf(tempstring, "+++");
 16e:	60 e6       	ldi	r22, 0x60	; 96
 170:	70 e0       	ldi	r23, 0x00	; 0
 172:	8b ed       	ldi	r24, 0xDB	; 219
 174:	92 e0       	ldi	r25, 0x02	; 2
 176:	7c d2       	rcall	.+1272   	; 0x670 <strcpy>
	uart_puts(tempstring);
 178:	8b ed       	ldi	r24, 0xDB	; 219
 17a:	92 e0       	ldi	r25, 0x02	; 2
 17c:	4e d1       	rcall	.+668    	; 0x41a <uart_puts>
 17e:	c8 01       	movw	r24, r16
 180:	01 97       	sbiw	r24, 0x01	; 1
 182:	f1 f7       	brne	.-4      	; 0x180 <set_dest+0x38>
 184:	01 c0       	rjmp	.+2      	; 0x188 <set_dest+0x40>
	_delay_ms(20);
	while((dat=uart_getc())!='\r') uartSW_putc(dat);	
 186:	94 d1       	rcall	.+808    	; 0x4b0 <uartSW_putc>
 188:	52 d1       	rcall	.+676    	; 0x42e <uart_getc>
 18a:	8d 30       	cpi	r24, 0x0D	; 13
 18c:	e1 f7       	brne	.-8      	; 0x186 <set_dest+0x3e>
	sprintf(tempstring, "ATDH%lx,DL%lx,CN\r",desthigh,destlow); //, desthigh);
 18e:	ff 92       	push	r15
 190:	ef 92       	push	r14
 192:	df 92       	push	r13
 194:	cf 92       	push	r12
 196:	bf 92       	push	r11
 198:	af 92       	push	r10
 19a:	9f 92       	push	r9
 19c:	8f 92       	push	r8
 19e:	84 e6       	ldi	r24, 0x64	; 100
 1a0:	90 e0       	ldi	r25, 0x00	; 0
 1a2:	9f 93       	push	r25
 1a4:	8f 93       	push	r24
 1a6:	0b ed       	ldi	r16, 0xDB	; 219
 1a8:	12 e0       	ldi	r17, 0x02	; 2
 1aa:	1f 93       	push	r17
 1ac:	0f 93       	push	r16
 1ae:	67 d2       	rcall	.+1230   	; 0x67e <sprintf>
	uart_puts(tempstring);
 1b0:	c8 01       	movw	r24, r16
 1b2:	33 d1       	rcall	.+614    	; 0x41a <uart_puts>
 1b4:	80 e0       	ldi	r24, 0x00	; 0
 1b6:	92 e1       	ldi	r25, 0x12	; 18
 1b8:	01 97       	sbiw	r24, 0x01	; 1
 1ba:	f1 f7       	brne	.-4      	; 0x1b8 <set_dest+0x70>
 1bc:	8d b7       	in	r24, 0x3d	; 61
 1be:	9e b7       	in	r25, 0x3e	; 62
 1c0:	0c 96       	adiw	r24, 0x0c	; 12
 1c2:	0f b6       	in	r0, 0x3f	; 63
 1c4:	f8 94       	cli
 1c6:	9e bf       	out	0x3e, r25	; 62
 1c8:	0f be       	out	0x3f, r0	; 63
 1ca:	8d bf       	out	0x3d, r24	; 61
	_delay_ms(10);
}
 1cc:	1f 91       	pop	r17
 1ce:	0f 91       	pop	r16
 1d0:	ff 90       	pop	r15
 1d2:	ef 90       	pop	r14
 1d4:	df 90       	pop	r13
 1d6:	cf 90       	pop	r12
 1d8:	bf 90       	pop	r11
 1da:	af 90       	pop	r10
 1dc:	9f 90       	pop	r9
 1de:	8f 90       	pop	r8
 1e0:	08 95       	ret

000001e2 <__vector_11>:
int  Adslotsused=0;
char adbuffer[ADBUFFERMAXSLOTS][100];


ISR(USART_RXC_vect)
{
 1e2:	1f 92       	push	r1
 1e4:	0f 92       	push	r0
 1e6:	0f b6       	in	r0, 0x3f	; 63
 1e8:	0f 92       	push	r0
 1ea:	11 24       	eor	r1, r1
 1ec:	2f 93       	push	r18
 1ee:	3f 93       	push	r19
 1f0:	4f 93       	push	r20
 1f2:	5f 93       	push	r21
 1f4:	6f 93       	push	r22
 1f6:	7f 93       	push	r23
 1f8:	8f 93       	push	r24
 1fa:	9f 93       	push	r25
 1fc:	af 93       	push	r26
 1fe:	bf 93       	push	r27
 200:	cf 93       	push	r28
 202:	df 93       	push	r29
 204:	ef 93       	push	r30
 206:	ff 93       	push	r31
   // Code to be executed when the USART receives a byte here
    cli();
 208:	f8 94       	cli
	PORTD=PIND+(1<<5);
 20a:	80 b3       	in	r24, 0x10	; 16
 20c:	80 5e       	subi	r24, 0xE0	; 224
 20e:	82 bb       	out	0x12, r24	; 18
   	if(uart_getc()=='<'){
 210:	0e d1       	rcall	.+540    	; 0x42e <uart_getc>
 212:	8c 33       	cpi	r24, 0x3C	; 60
 214:	09 f0       	breq	.+2      	; 0x218 <__vector_11+0x36>
 216:	94 c0       	rjmp	.+296    	; 0x340 <__vector_11+0x15e>
		command=uart_getc();
 218:	0a d1       	rcall	.+532    	; 0x42e <uart_getc>
 21a:	80 93 9a 01 	sts	0x019A, r24
 21e:	10 92 9b 01 	sts	0x019B, r1
		uart_getc();
 222:	05 d1       	rcall	.+522    	; 0x42e <uart_getc>
		switch (command) {
 224:	80 91 9a 01 	lds	r24, 0x019A
 228:	90 91 9b 01 	lds	r25, 0x019B
 22c:	c1 97       	sbiw	r24, 0x31	; 49
 22e:	09 f0       	breq	.+2      	; 0x232 <__vector_11+0x50>
 230:	86 c0       	rjmp	.+268    	; 0x33e <__vector_11+0x15c>
		
		// 1: Schild
			case '1': {	
					uart_gets(schildinc, 100);
 232:	64 e6       	ldi	r22, 0x64	; 100
 234:	86 e7       	ldi	r24, 0x76	; 118
 236:	90 e0       	ldi	r25, 0x00	; 0
 238:	fe d0       	rcall	.+508    	; 0x436 <uart_gets>
					for(int k=0; k<Schildslotsused; k++){
 23a:	60 91 a0 01 	lds	r22, 0x01A0
 23e:	70 91 a1 01 	lds	r23, 0x01A1
 242:	20 91 98 01 	lds	r18, 0x0198
 246:	30 91 99 01 	lds	r19, 0x0199
 24a:	a0 eb       	ldi	r26, 0xB0	; 176
 24c:	b1 e0       	ldi	r27, 0x01	; 1
 24e:	40 e0       	ldi	r20, 0x00	; 0
 250:	50 e0       	ldi	r21, 0x00	; 0
						for(int j=0; j<SCHILDIDBYTES; j++){
							if (schildinc[j]==schildbuffer[k][j]){
 252:	c4 e6       	ldi	r28, 0x64	; 100
 254:	d0 e0       	ldi	r29, 0x00	; 0
 256:	25 c0       	rjmp	.+74     	; 0x2a2 <__vector_11+0xc0>
								compare+=1;
 258:	2f 5f       	subi	r18, 0xFF	; 255
 25a:	3f 4f       	sbci	r19, 0xFF	; 255
 25c:	ac 59       	subi	r26, 0x9C	; 156
 25e:	bf 4f       	sbci	r27, 0xFF	; 255
							}
						}
						if (compare==SCHILDIDBYTES) {
 260:	24 30       	cpi	r18, 0x04	; 4
 262:	31 05       	cpc	r19, r1
 264:	d1 f4       	brne	.+52     	; 0x29a <__vector_11+0xb8>
							nextSchildOverwriteslot=k;
 266:	50 93 9d 01 	sts	0x019D, r21
 26a:	40 93 9c 01 	sts	0x019C, r20
							compare=0;
 26e:	10 92 99 01 	sts	0x0199, r1
 272:	10 92 98 01 	sts	0x0198, r1
							compare=0;			
						}
					}		


					for(int i=0; i<100; i++) {schildbuffer[nextSchildOverwriteslot][i]=schildinc[i];};
 276:	20 91 9c 01 	lds	r18, 0x019C
 27a:	30 91 9d 01 	lds	r19, 0x019D
 27e:	a6 e7       	ldi	r26, 0x76	; 118
 280:	b0 e0       	ldi	r27, 0x00	; 0
 282:	84 e6       	ldi	r24, 0x64	; 100
 284:	90 e0       	ldi	r25, 0x00	; 0
 286:	28 9f       	mul	r18, r24
 288:	f0 01       	movw	r30, r0
 28a:	29 9f       	mul	r18, r25
 28c:	f0 0d       	add	r31, r0
 28e:	38 9f       	mul	r19, r24
 290:	f0 0d       	add	r31, r0
 292:	11 24       	eor	r1, r1
 294:	e1 55       	subi	r30, 0x51	; 81
 296:	fe 4f       	sbci	r31, 0xFE	; 254
 298:	35 c0       	rjmp	.+106    	; 0x304 <__vector_11+0x122>
		switch (command) {
		
		// 1: Schild
			case '1': {	
					uart_gets(schildinc, 100);
					for(int k=0; k<Schildslotsused; k++){
 29a:	4f 5f       	subi	r20, 0xFF	; 255
 29c:	5f 4f       	sbci	r21, 0xFF	; 255
 29e:	20 e0       	ldi	r18, 0x00	; 0
 2a0:	30 e0       	ldi	r19, 0x00	; 0
 2a2:	46 17       	cp	r20, r22
 2a4:	57 07       	cpc	r21, r23
 2a6:	2c f0       	brlt	.+10     	; 0x2b2 <__vector_11+0xd0>
 2a8:	30 93 99 01 	sts	0x0199, r19
 2ac:	20 93 98 01 	sts	0x0198, r18
 2b0:	e2 cf       	rjmp	.-60     	; 0x276 <__vector_11+0x94>
						for(int j=0; j<SCHILDIDBYTES; j++){
							if (schildinc[j]==schildbuffer[k][j]){
 2b2:	4c 9f       	mul	r20, r28
 2b4:	f0 01       	movw	r30, r0
 2b6:	4d 9f       	mul	r20, r29
 2b8:	f0 0d       	add	r31, r0
 2ba:	5c 9f       	mul	r21, r28
 2bc:	f0 0d       	add	r31, r0
 2be:	11 24       	eor	r1, r1
 2c0:	e1 55       	subi	r30, 0x51	; 81
 2c2:	fe 4f       	sbci	r31, 0xFE	; 254
 2c4:	90 91 76 00 	lds	r25, 0x0076
 2c8:	80 81       	ld	r24, Z
 2ca:	98 17       	cp	r25, r24
 2cc:	11 f4       	brne	.+4      	; 0x2d2 <__vector_11+0xf0>
								compare+=1;
 2ce:	2f 5f       	subi	r18, 0xFF	; 255
 2d0:	3f 4f       	sbci	r19, 0xFF	; 255
		// 1: Schild
			case '1': {	
					uart_gets(schildinc, 100);
					for(int k=0; k<Schildslotsused; k++){
						for(int j=0; j<SCHILDIDBYTES; j++){
							if (schildinc[j]==schildbuffer[k][j]){
 2d2:	90 91 77 00 	lds	r25, 0x0077
 2d6:	8c 91       	ld	r24, X
 2d8:	98 17       	cp	r25, r24
 2da:	11 f4       	brne	.+4      	; 0x2e0 <__vector_11+0xfe>
								compare+=1;
 2dc:	2f 5f       	subi	r18, 0xFF	; 255
 2de:	3f 4f       	sbci	r19, 0xFF	; 255
		// 1: Schild
			case '1': {	
					uart_gets(schildinc, 100);
					for(int k=0; k<Schildslotsused; k++){
						for(int j=0; j<SCHILDIDBYTES; j++){
							if (schildinc[j]==schildbuffer[k][j]){
 2e0:	90 91 78 00 	lds	r25, 0x0078
 2e4:	11 96       	adiw	r26, 0x01	; 1
 2e6:	8c 91       	ld	r24, X
 2e8:	11 97       	sbiw	r26, 0x01	; 1
 2ea:	98 17       	cp	r25, r24
 2ec:	11 f4       	brne	.+4      	; 0x2f2 <__vector_11+0x110>
								compare+=1;
 2ee:	2f 5f       	subi	r18, 0xFF	; 255
 2f0:	3f 4f       	sbci	r19, 0xFF	; 255
		// 1: Schild
			case '1': {	
					uart_gets(schildinc, 100);
					for(int k=0; k<Schildslotsused; k++){
						for(int j=0; j<SCHILDIDBYTES; j++){
							if (schildinc[j]==schildbuffer[k][j]){
 2f2:	90 91 79 00 	lds	r25, 0x0079
 2f6:	12 96       	adiw	r26, 0x02	; 2
 2f8:	8c 91       	ld	r24, X
 2fa:	12 97       	sbiw	r26, 0x02	; 2
 2fc:	98 17       	cp	r25, r24
 2fe:	09 f0       	breq	.+2      	; 0x302 <__vector_11+0x120>
 300:	ad cf       	rjmp	.-166    	; 0x25c <__vector_11+0x7a>
 302:	aa cf       	rjmp	.-172    	; 0x258 <__vector_11+0x76>
							compare=0;			
						}
					}		


					for(int i=0; i<100; i++) {schildbuffer[nextSchildOverwriteslot][i]=schildinc[i];};
 304:	8d 91       	ld	r24, X+
 306:	81 93       	st	Z+, r24
 308:	80 e0       	ldi	r24, 0x00	; 0
 30a:	aa 3d       	cpi	r26, 0xDA	; 218
 30c:	b8 07       	cpc	r27, r24
 30e:	d1 f7       	brne	.-12     	; 0x304 <__vector_11+0x122>
					if((Schildslotsused<3)&&(nextSchildOverwriteslot==Schildslotsused)) {
 310:	63 30       	cpi	r22, 0x03	; 3
 312:	71 05       	cpc	r23, r1
 314:	5c f4       	brge	.+22     	; 0x32c <__vector_11+0x14a>
 316:	26 17       	cp	r18, r22
 318:	37 07       	cpc	r19, r23
 31a:	41 f4       	brne	.+16     	; 0x32c <__vector_11+0x14a>
						Schildslotsused++;
 31c:	2f 5f       	subi	r18, 0xFF	; 255
 31e:	3f 4f       	sbci	r19, 0xFF	; 255
 320:	30 93 a1 01 	sts	0x01A1, r19
 324:	20 93 a0 01 	sts	0x01A0, r18
 328:	21 50       	subi	r18, 0x01	; 1
 32a:	30 40       	sbci	r19, 0x00	; 0
					}
					nextSchildOverwriteslot= (nextSchildOverwriteslot+1)%SCHILDBUFFERMAXSLOTS;
 32c:	c9 01       	movw	r24, r18
 32e:	01 96       	adiw	r24, 0x01	; 1
 330:	63 e0       	ldi	r22, 0x03	; 3
 332:	70 e0       	ldi	r23, 0x00	; 0
 334:	34 d4       	rcall	.+2152   	; 0xb9e <__divmodhi4>
 336:	90 93 9d 01 	sts	0x019D, r25
 33a:	80 93 9c 01 	sts	0x019C, r24
		// 3: SendTrace
			case '3':	break;
		// 4: ClearBuffers
			case '4':	break;
		}
		sei();
 33e:	78 94       	sei
	}
} 
 340:	ff 91       	pop	r31
 342:	ef 91       	pop	r30
 344:	df 91       	pop	r29
 346:	cf 91       	pop	r28
 348:	bf 91       	pop	r27
 34a:	af 91       	pop	r26
 34c:	9f 91       	pop	r25
 34e:	8f 91       	pop	r24
 350:	7f 91       	pop	r23
 352:	6f 91       	pop	r22
 354:	5f 91       	pop	r21
 356:	4f 91       	pop	r20
 358:	3f 91       	pop	r19
 35a:	2f 91       	pop	r18
 35c:	0f 90       	pop	r0
 35e:	0f be       	out	0x3f, r0	; 63
 360:	0f 90       	pop	r0
 362:	1f 90       	pop	r1
 364:	18 95       	reti

00000366 <sendXBeeCMD>:

}


void sendXBeeCMD(char* cmd)
{
 366:	ef 92       	push	r14
 368:	ff 92       	push	r15
 36a:	0f 93       	push	r16
 36c:	1f 93       	push	r17
 36e:	df 93       	push	r29
 370:	cf 93       	push	r28
 372:	cd b7       	in	r28, 0x3d	; 61
 374:	de b7       	in	r29, 0x3e	; 62
 376:	c4 56       	subi	r28, 0x64	; 100
 378:	d0 40       	sbci	r29, 0x00	; 0
 37a:	0f b6       	in	r0, 0x3f	; 63
 37c:	f8 94       	cli
 37e:	de bf       	out	0x3e, r29	; 62
 380:	0f be       	out	0x3f, r0	; 63
 382:	cd bf       	out	0x3d, r28	; 61
 384:	8c 01       	movw	r16, r24
   
  char tempBuff[100];
  char dat;

  sprintf(tempBuff, "\r\n- Xbee: Sending CMD: \"%s\" Answer: ", cmd);
 386:	9f 93       	push	r25
 388:	8f 93       	push	r24
 38a:	8e e3       	ldi	r24, 0x3E	; 62
 38c:	91 e0       	ldi	r25, 0x01	; 1
 38e:	9f 93       	push	r25
 390:	8f 93       	push	r24
 392:	7e 01       	movw	r14, r28
 394:	08 94       	sec
 396:	e1 1c       	adc	r14, r1
 398:	f1 1c       	adc	r15, r1
 39a:	ff 92       	push	r15
 39c:	ef 92       	push	r14
 39e:	6f d1       	rcall	.+734    	; 0x67e <sprintf>
  uartSW_puts(tempBuff);
 3a0:	c7 01       	movw	r24, r14
 3a2:	a0 d0       	rcall	.+320    	; 0x4e4 <uartSW_puts>

  uart_puts(cmd); //send to XBEE
 3a4:	c8 01       	movw	r24, r16
 3a6:	39 d0       	rcall	.+114    	; 0x41a <uart_puts>
 3a8:	8d b7       	in	r24, 0x3d	; 61
 3aa:	9e b7       	in	r25, 0x3e	; 62
 3ac:	06 96       	adiw	r24, 0x06	; 6
 3ae:	0f b6       	in	r0, 0x3f	; 63
 3b0:	f8 94       	cli
 3b2:	9e bf       	out	0x3e, r25	; 62
 3b4:	0f be       	out	0x3f, r0	; 63
 3b6:	8d bf       	out	0x3d, r24	; 61
 3b8:	01 c0       	rjmp	.+2      	; 0x3bc <sendXBeeCMD+0x56>

  while((dat=uart_getc())!='\r') uartSW_putc(dat);  
 3ba:	7a d0       	rcall	.+244    	; 0x4b0 <uartSW_putc>
 3bc:	38 d0       	rcall	.+112    	; 0x42e <uart_getc>
 3be:	8d 30       	cpi	r24, 0x0D	; 13
 3c0:	e1 f7       	brne	.-8      	; 0x3ba <sendXBeeCMD+0x54>
}
 3c2:	cc 59       	subi	r28, 0x9C	; 156
 3c4:	df 4f       	sbci	r29, 0xFF	; 255
 3c6:	0f b6       	in	r0, 0x3f	; 63
 3c8:	f8 94       	cli
 3ca:	de bf       	out	0x3e, r29	; 62
 3cc:	0f be       	out	0x3f, r0	; 63
 3ce:	cd bf       	out	0x3d, r28	; 61
 3d0:	cf 91       	pop	r28
 3d2:	df 91       	pop	r29
 3d4:	1f 91       	pop	r17
 3d6:	0f 91       	pop	r16
 3d8:	ff 90       	pop	r15
 3da:	ef 90       	pop	r14
 3dc:	08 95       	ret

000003de <init_xbee>:
#include "uart.h"

void sendXBeeCMD(char* cmd);

void init_xbee(void)
{
 3de:	c2 98       	cbi	0x18, 2	; 24
  //todo config tasks....
   
  //XBee activate
	XBEE_LEAVE_SLEEP;   //Sleep_RQ = Low = No Sleep
    DDR_XBEE_SLEEP  |= 1<< XBEE_SLEEP;      //Sleep_RQ = Out
 3e0:	ba 9a       	sbi	0x17, 2	; 23
    uartSW_puts("\r\n- Xbee: Entering CMD Mode...");
 3e2:	83 e6       	ldi	r24, 0x63	; 99
 3e4:	91 e0       	ldi	r25, 0x01	; 1
 3e6:	7e d0       	rcall	.+252    	; 0x4e4 <uartSW_puts>

  //enter cmd mode:
   uart_puts("+++");
 3e8:	82 e8       	ldi	r24, 0x82	; 130
 3ea:	91 e0       	ldi	r25, 0x01	; 1
 3ec:	16 d0       	rcall	.+44     	; 0x41a <uart_puts>
 3ee:	80 e1       	ldi	r24, 0x10	; 16
 3f0:	97 e2       	ldi	r25, 0x27	; 39
 3f2:	2e e2       	ldi	r18, 0x2E	; 46
 3f4:	30 e0       	ldi	r19, 0x00	; 0
 3f6:	f9 01       	movw	r30, r18
 3f8:	31 97       	sbiw	r30, 0x01	; 1
 3fa:	f1 f7       	brne	.-4      	; 0x3f8 <init_xbee+0x1a>
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
 3fc:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
 3fe:	d9 f7       	brne	.-10     	; 0x3f6 <init_xbee+0x18>
   _delay_ms(1000);

   sendXBeeCMD("ATSM02\r"); //Enable Sleep Modus
 400:	86 e8       	ldi	r24, 0x86	; 134
 402:	91 e0       	ldi	r25, 0x01	; 1
 404:	b0 df       	rcall	.-160    	; 0x366 <sendXBeeCMD>
   
   sendXBeeCMD("ATCN\r"); //Leave CMD Mode
 406:	8e e8       	ldi	r24, 0x8E	; 142
 408:	91 e0       	ldi	r25, 0x01	; 1
 40a:	ad df       	rcall	.-166    	; 0x366 <sendXBeeCMD>

}
 40c:	08 95       	ret

0000040e <uart_putc>:
#include <avr/interrupt.h> 

#define UBRR_VAL ((F_CPU+BAUD*8)/(BAUD*16)-1)   // clever runden

int uart_putc(char c)
{
 40e:	5d 9b       	sbis	0x0b, 5	; 11
 410:	fe cf       	rjmp	.-4      	; 0x40e <uart_putc>
    while (!(UCSRA & (1<<UDRE)))  /* warten bis Senden moeglich */
    {
    }                             
 
    UDR = c;                      /* sende Zeichen */
 412:	8c b9       	out	0x0c, r24	; 12
    return 0;
}
 414:	80 e0       	ldi	r24, 0x00	; 0
 416:	90 e0       	ldi	r25, 0x00	; 0
 418:	08 95       	ret

0000041a <uart_puts>:
 
 
/* puts ist unabhaengig vom Controllertyp */
void uart_puts (char *s)
{
 41a:	fc 01       	movw	r30, r24
 41c:	04 c0       	rjmp	.+8      	; 0x426 <uart_puts+0xc>

#define UBRR_VAL ((F_CPU+BAUD*8)/(BAUD*16)-1)   // clever runden

int uart_putc(char c)
{
    while (!(UCSRA & (1<<UDRE)))  /* warten bis Senden moeglich */
 41e:	5d 9b       	sbis	0x0b, 5	; 11
 420:	fe cf       	rjmp	.-4      	; 0x41e <uart_puts+0x4>
    {
    }                             
 
    UDR = c;                      /* sende Zeichen */
 422:	8c b9       	out	0x0c, r24	; 12
void uart_puts (char *s)
{
    while (*s)
    {   /* so lange *s != '\0' also ungleich dem "String-Endezeichen" */
        uart_putc(*s);
        s++;
 424:	31 96       	adiw	r30, 0x01	; 1
 
 
/* puts ist unabhaengig vom Controllertyp */
void uart_puts (char *s)
{
    while (*s)
 426:	80 81       	ld	r24, Z
 428:	88 23       	and	r24, r24
 42a:	c9 f7       	brne	.-14     	; 0x41e <uart_puts+0x4>
    {   /* so lange *s != '\0' also ungleich dem "String-Endezeichen" */
        uart_putc(*s);
        s++;
    }
}
 42c:	08 95       	ret

0000042e <uart_getc>:

uint8_t uart_getc(void)
{
 42e:	5f 9b       	sbis	0x0b, 7	; 11
 430:	fe cf       	rjmp	.-4      	; 0x42e <uart_getc>
    while (!(UCSRA & (1<<RXC)))   // warten bis Zeichen verfuegbar
        ;
    return UDR;                   // Zeichen aus UDR an Aufrufer zurueckgeben
 432:	8c b1       	in	r24, 0x0c	; 12
}
 434:	08 95       	ret

00000436 <uart_gets>:


void uart_gets( char* Buffer, uint8_t MaxLen )
{
 436:	58 2f       	mov	r21, r24
 438:	29 2f       	mov	r18, r25
    }
}

uint8_t uart_getc(void)
{
    while (!(UCSRA & (1<<RXC)))   // warten bis Zeichen verfuegbar
 43a:	5f 9b       	sbis	0x0b, 7	; 11
 43c:	fe cf       	rjmp	.-4      	; 0x43a <uart_gets+0x4>
        ;
    return UDR;                   // Zeichen aus UDR an Aufrufer zurueckgeben
 43e:	4c b1       	in	r20, 0x0c	; 12
 440:	85 2f       	mov	r24, r21
 442:	92 2f       	mov	r25, r18
 444:	9c 01       	movw	r18, r24
 446:	f9 01       	movw	r30, r18
  NextChar = uart_getc();         // Warte auf und empfange das nächste Zeichen
 
                                  // Sammle solange Zeichen, bis:
                                  // * entweder das String Ende Zeichen kam
                                  // * oder das aufnehmende Array voll ist
  while( (NextChar != '>') && (StringLen < MaxLen - 1 )) {
 448:	70 e0       	ldi	r23, 0x00	; 0
 44a:	61 50       	subi	r22, 0x01	; 1
 44c:	70 40       	sbci	r23, 0x00	; 0
 44e:	05 c0       	rjmp	.+10     	; 0x45a <uart_gets+0x24>
    *Buffer++ = NextChar;
 450:	40 83       	st	Z, r20
    }
}

uint8_t uart_getc(void)
{
    while (!(UCSRA & (1<<RXC)))   // warten bis Zeichen verfuegbar
 452:	5f 9b       	sbis	0x0b, 7	; 11
 454:	fe cf       	rjmp	.-4      	; 0x452 <uart_gets+0x1c>
 
                                  // Sammle solange Zeichen, bis:
                                  // * entweder das String Ende Zeichen kam
                                  // * oder das aufnehmende Array voll ist
  while( (NextChar != '>') && (StringLen < MaxLen - 1 )) {
    *Buffer++ = NextChar;
 456:	31 96       	adiw	r30, 0x01	; 1

uint8_t uart_getc(void)
{
    while (!(UCSRA & (1<<RXC)))   // warten bis Zeichen verfuegbar
        ;
    return UDR;                   // Zeichen aus UDR an Aufrufer zurueckgeben
 458:	4c b1       	in	r20, 0x0c	; 12
 45a:	8e 2f       	mov	r24, r30
 45c:	85 1b       	sub	r24, r21
  NextChar = uart_getc();         // Warte auf und empfange das nächste Zeichen
 
                                  // Sammle solange Zeichen, bis:
                                  // * entweder das String Ende Zeichen kam
                                  // * oder das aufnehmende Array voll ist
  while( (NextChar != '>') && (StringLen < MaxLen - 1 )) {
 45e:	4e 33       	cpi	r20, 0x3E	; 62
 460:	21 f0       	breq	.+8      	; 0x46a <__stack+0xb>
 462:	90 e0       	ldi	r25, 0x00	; 0
 464:	86 17       	cp	r24, r22
 466:	97 07       	cpc	r25, r23
 468:	9c f3       	brlt	.-26     	; 0x450 <uart_gets+0x1a>
    NextChar = uart_getc();
  }
 
                                  // Noch ein '\0' anhängen um einen Standard
                                  // C-String daraus zu machen
  *Buffer = '\0';
 46a:	10 82       	st	Z, r1
}
 46c:	08 95       	ret

0000046e <init_uart>:



void init_uart(void)
{
 46e:	53 9a       	sbi	0x0a, 3	; 10
    UCSRB |= (1<<TXEN);                // UART TX einschalten
	UCSRB |= ( 1 << RXEN );
 470:	54 9a       	sbi	0x0a, 4	; 10

    UCSRC |= (1<<URSEL)|(3<<UCSZ0);    // Asynchron 8N1 
 472:	80 b5       	in	r24, 0x20	; 32
 474:	86 68       	ori	r24, 0x86	; 134
 476:	80 bd       	out	0x20, r24	; 32
 
    UBRRH = UBRR_VAL >> 8;
 478:	10 bc       	out	0x20, r1	; 32
    UBRRL = UBRR_VAL & 0xFF;
 47a:	8b e0       	ldi	r24, 0x0B	; 11
 47c:	89 b9       	out	0x09, r24	; 9

}
 47e:	08 95       	ret

00000480 <uartSW_init>:
// SOFTWARE UART
// taken from: http://www.roboternetz.de/wissen/index.php/Software-UART_mit_avr-gcc


void uartSW_init()
{
 480:	2f b7       	in	r18, 0x3f	; 63
    uint8_t tifr = 0;
    uint8_t sreg = SREG;
    cli();
 482:	f8 94       	cli

    // Mode #4 für Timer1 
    // und volle MCU clock 
    // IC Noise Cancel 
    // IC on Falling Edge 
    TCCR1A = 0;
 484:	1f bc       	out	0x2f, r1	; 47
    TCCR1B = (1 << WGM12) | (1 << CS10) | (0 << ICES1) | (1 << ICNC1);
 486:	89 e8       	ldi	r24, 0x89	; 137
 488:	8e bd       	out	0x2e, r24	; 46

    // OutputCompare für gewünschte Timer1 Frequenz 
    OCR1A = (uint16_t) ((uint32_t) F_CPU/BAUDRATE);
 48a:	80 e6       	ldi	r24, 0x60	; 96
 48c:	90 e0       	ldi	r25, 0x00	; 0
 48e:	9b bd       	out	0x2b, r25	; 43
 490:	8a bd       	out	0x2a, r24	; 42

#ifdef SUART_RXD
    SUART_RXD_DDR  &= ~(1 << SUART_RXD_BIT);
 492:	b8 98       	cbi	0x17, 0	; 23
    SUART_RXD_PORT |=  (1 << SUART_RXD_BIT);
 494:	c0 9a       	sbi	0x18, 0	; 24
    TIMSK |= (1 << TICIE1);
 496:	89 b7       	in	r24, 0x39	; 57
 498:	80 62       	ori	r24, 0x20	; 32
 49a:	89 bf       	out	0x39, r24	; 57
    TIMSK &= ~(1 << TICIE1);
#endif // SUART_RXD 

#ifdef SUART_TXD
    tifr |= (1 << OCF1A);
    SUART_TXD_PORT |= (1 << SUART_TXD_BIT);
 49c:	c1 9a       	sbi	0x18, 1	; 24
    SUART_TXD_DDR  |= (1 << SUART_TXD_BIT);
 49e:	b9 9a       	sbi	0x17, 1	; 23
    outframe = 0;
 4a0:	10 92 a9 01 	sts	0x01A9, r1
 4a4:	10 92 a8 01 	sts	0x01A8, r1
#endif // SUART_TXD 

    TIFR = tifr;
 4a8:	88 e3       	ldi	r24, 0x38	; 56
 4aa:	88 bf       	out	0x38, r24	; 56

    SREG = sreg;
 4ac:	2f bf       	out	0x3f, r18	; 63
}
 4ae:	08 95       	ret

000004b0 <uartSW_putc>:

#ifdef SUART_TXD
void uartSW_putc (const char c)
{
 4b0:	28 2f       	mov	r18, r24
    do
    {
        sei(); nop(); cli(); // yield(); 
 4b2:	78 94       	sei
 4b4:	00 00       	nop
 4b6:	f8 94       	cli
    } while (outframe);
 4b8:	80 91 a8 01 	lds	r24, 0x01A8
 4bc:	90 91 a9 01 	lds	r25, 0x01A9
 4c0:	89 2b       	or	r24, r25
 4c2:	b9 f7       	brne	.-18     	; 0x4b2 <uartSW_putc+0x2>

    // frame = *.P.7.6.5.4.3.2.1.0.S   S=Start(0), P=Stop(1), *=Endemarke(1) 
    outframe = (3 << 9) | (((uint8_t) c) << 1);
 4c4:	82 2f       	mov	r24, r18
 4c6:	90 e0       	ldi	r25, 0x00	; 0
 4c8:	88 0f       	add	r24, r24
 4ca:	99 1f       	adc	r25, r25
 4cc:	96 60       	ori	r25, 0x06	; 6
 4ce:	90 93 a9 01 	sts	0x01A9, r25
 4d2:	80 93 a8 01 	sts	0x01A8, r24

    TIMSK |= (1 << OCIE1A);
 4d6:	89 b7       	in	r24, 0x39	; 57
 4d8:	80 61       	ori	r24, 0x10	; 16
 4da:	89 bf       	out	0x39, r24	; 57
    TIFR   = (1 << OCF1A);
 4dc:	80 e1       	ldi	r24, 0x10	; 16
 4de:	88 bf       	out	0x38, r24	; 56

    sei();
 4e0:	78 94       	sei
}
 4e2:	08 95       	ret

000004e4 <uartSW_puts>:

void uartSW_puts (char *s)
{
 4e4:	fc 01       	movw	r30, r24

    // frame = *.P.7.6.5.4.3.2.1.0.S   S=Start(0), P=Stop(1), *=Endemarke(1) 
    outframe = (3 << 9) | (((uint8_t) c) << 1);

    TIMSK |= (1 << OCIE1A);
    TIFR   = (1 << OCF1A);
 4e6:	30 e1       	ldi	r19, 0x10	; 16
 4e8:	18 c0       	rjmp	.+48     	; 0x51a <uartSW_puts+0x36>
#ifdef SUART_TXD
void uartSW_putc (const char c)
{
    do
    {
        sei(); nop(); cli(); // yield(); 
 4ea:	78 94       	sei
 4ec:	00 00       	nop
 4ee:	f8 94       	cli
    } while (outframe);
 4f0:	80 91 a8 01 	lds	r24, 0x01A8
 4f4:	90 91 a9 01 	lds	r25, 0x01A9
 4f8:	89 2b       	or	r24, r25
 4fa:	b9 f7       	brne	.-18     	; 0x4ea <uartSW_puts+0x6>

    // frame = *.P.7.6.5.4.3.2.1.0.S   S=Start(0), P=Stop(1), *=Endemarke(1) 
    outframe = (3 << 9) | (((uint8_t) c) << 1);
 4fc:	82 2f       	mov	r24, r18
 4fe:	90 e0       	ldi	r25, 0x00	; 0
 500:	88 0f       	add	r24, r24
 502:	99 1f       	adc	r25, r25
 504:	96 60       	ori	r25, 0x06	; 6
 506:	90 93 a9 01 	sts	0x01A9, r25
 50a:	80 93 a8 01 	sts	0x01A8, r24

    TIMSK |= (1 << OCIE1A);
 50e:	89 b7       	in	r24, 0x39	; 57
 510:	80 61       	ori	r24, 0x10	; 16
 512:	89 bf       	out	0x39, r24	; 57
    TIFR   = (1 << OCF1A);
 514:	38 bf       	out	0x38, r19	; 56

    sei();
 516:	78 94       	sei
void uartSW_puts (char *s)
{
    while (*s)
    {   /* so lange *s != '\0' also ungleich dem "String-Endezeichen" */
        uartSW_putc(*s);
        s++;
 518:	31 96       	adiw	r30, 0x01	; 1
    sei();
}

void uartSW_puts (char *s)
{
    while (*s)
 51a:	20 81       	ld	r18, Z
 51c:	22 23       	and	r18, r18
 51e:	29 f7       	brne	.-54     	; 0x4ea <uartSW_puts+0x6>
    {   /* so lange *s != '\0' also ungleich dem "String-Endezeichen" */
        uartSW_putc(*s);
        s++;
    }
}
 520:	08 95       	ret

00000522 <__vector_6>:

#endif // SUART_TXD 

#ifdef SUART_TXD
SIGNAL (SIG_OUTPUT_COMPARE1A)
{
 522:	1f 92       	push	r1
 524:	0f 92       	push	r0
 526:	0f b6       	in	r0, 0x3f	; 63
 528:	0f 92       	push	r0
 52a:	11 24       	eor	r1, r1
 52c:	2f 93       	push	r18
 52e:	3f 93       	push	r19
 530:	8f 93       	push	r24
    uint16_t data = outframe;
 532:	20 91 a8 01 	lds	r18, 0x01A8
 536:	30 91 a9 01 	lds	r19, 0x01A9
   
    if (data & 1)      SUART_TXD_PORT |=  (1 << SUART_TXD_BIT);
 53a:	20 ff       	sbrs	r18, 0
 53c:	02 c0       	rjmp	.+4      	; 0x542 <__vector_6+0x20>
 53e:	c1 9a       	sbi	0x18, 1	; 24
 540:	01 c0       	rjmp	.+2      	; 0x544 <__vector_6+0x22>
    else               SUART_TXD_PORT &= ~(1 << SUART_TXD_BIT);
 542:	c1 98       	cbi	0x18, 1	; 24
   
    if (1 == data)
 544:	21 30       	cpi	r18, 0x01	; 1
 546:	31 05       	cpc	r19, r1
 548:	19 f4       	brne	.+6      	; 0x550 <__vector_6+0x2e>
    {
        TIMSK &= ~(1 << OCIE1A);
 54a:	89 b7       	in	r24, 0x39	; 57
 54c:	8f 7e       	andi	r24, 0xEF	; 239
 54e:	89 bf       	out	0x39, r24	; 57
    }   
   
    outframe = data >> 1;
 550:	36 95       	lsr	r19
 552:	27 95       	ror	r18
 554:	30 93 a9 01 	sts	0x01A9, r19
 558:	20 93 a8 01 	sts	0x01A8, r18
}
 55c:	8f 91       	pop	r24
 55e:	3f 91       	pop	r19
 560:	2f 91       	pop	r18
 562:	0f 90       	pop	r0
 564:	0f be       	out	0x3f, r0	; 63
 566:	0f 90       	pop	r0
 568:	1f 90       	pop	r1
 56a:	18 95       	reti

0000056c <__vector_5>:
#endif // SUART_TXD


#ifdef SUART_RXD
SIGNAL (SIG_INPUT_CAPTURE1)
{
 56c:	1f 92       	push	r1
 56e:	0f 92       	push	r0
 570:	0f b6       	in	r0, 0x3f	; 63
 572:	0f 92       	push	r0
 574:	11 24       	eor	r1, r1
 576:	2f 93       	push	r18
 578:	3f 93       	push	r19
 57a:	4f 93       	push	r20
 57c:	5f 93       	push	r21
 57e:	8f 93       	push	r24
 580:	9f 93       	push	r25
    uint16_t icr1  = ICR1;
 582:	86 b5       	in	r24, 0x26	; 38
 584:	97 b5       	in	r25, 0x27	; 39
    uint16_t ocr1a = OCR1A;
 586:	4a b5       	in	r20, 0x2a	; 42
 588:	5b b5       	in	r21, 0x2b	; 43
   
    // Eine halbe Bitzeit zu ICR1 addieren (modulo OCR1A) und nach OCR1B
    uint16_t ocr1b = icr1 + ocr1a/2;
 58a:	9a 01       	movw	r18, r20
 58c:	36 95       	lsr	r19
 58e:	27 95       	ror	r18
 590:	28 0f       	add	r18, r24
 592:	39 1f       	adc	r19, r25
    if (ocr1b >= ocr1a)
 594:	24 17       	cp	r18, r20
 596:	35 07       	cpc	r19, r21
 598:	10 f0       	brcs	.+4      	; 0x59e <__vector_5+0x32>
        ocr1b -= ocr1a;
 59a:	24 1b       	sub	r18, r20
 59c:	35 0b       	sbc	r19, r21
    OCR1B = ocr1b;
 59e:	39 bd       	out	0x29, r19	; 41
 5a0:	28 bd       	out	0x28, r18	; 40
   
    TIFR = (1 << OCF1B);
 5a2:	88 e0       	ldi	r24, 0x08	; 8
 5a4:	88 bf       	out	0x38, r24	; 56
    TIMSK = (TIMSK & ~(1 << TICIE1)) | (1 << OCIE1B);
 5a6:	89 b7       	in	r24, 0x39	; 57
 5a8:	87 7d       	andi	r24, 0xD7	; 215
 5aa:	88 60       	ori	r24, 0x08	; 8
 5ac:	89 bf       	out	0x39, r24	; 57
    inframe = 0;
 5ae:	10 92 ab 01 	sts	0x01AB, r1
 5b2:	10 92 aa 01 	sts	0x01AA, r1
    inbits = 0;
 5b6:	10 92 ac 01 	sts	0x01AC, r1
}
 5ba:	9f 91       	pop	r25
 5bc:	8f 91       	pop	r24
 5be:	5f 91       	pop	r21
 5c0:	4f 91       	pop	r20
 5c2:	3f 91       	pop	r19
 5c4:	2f 91       	pop	r18
 5c6:	0f 90       	pop	r0
 5c8:	0f be       	out	0x3f, r0	; 63
 5ca:	0f 90       	pop	r0
 5cc:	1f 90       	pop	r1
 5ce:	18 95       	reti

000005d0 <__vector_7>:
#endif // SUART_RXD

#ifdef SUART_RXD
SIGNAL (SIG_OUTPUT_COMPARE1B)
{
 5d0:	1f 92       	push	r1
 5d2:	0f 92       	push	r0
 5d4:	0f b6       	in	r0, 0x3f	; 63
 5d6:	0f 92       	push	r0
 5d8:	11 24       	eor	r1, r1
 5da:	2f 93       	push	r18
 5dc:	8f 93       	push	r24
 5de:	9f 93       	push	r25
    uint16_t data = inframe >> 1;
 5e0:	80 91 aa 01 	lds	r24, 0x01AA
 5e4:	90 91 ab 01 	lds	r25, 0x01AB
 5e8:	96 95       	lsr	r25
 5ea:	87 95       	ror	r24
   
    if (SUART_RXD_PIN & (1 << SUART_RXD_BIT))
 5ec:	b0 99       	sbic	0x16, 0	; 22
        data |= (1 << 9);
 5ee:	92 60       	ori	r25, 0x02	; 2
      
    uint8_t bits = inbits+1;
 5f0:	20 91 ac 01 	lds	r18, 0x01AC
 5f4:	2f 5f       	subi	r18, 0xFF	; 255
   
    if (10 == bits)
 5f6:	2a 30       	cpi	r18, 0x0A	; 10
 5f8:	a1 f4       	brne	.+40     	; 0x622 <__vector_7+0x52>
    {
        if ((data & 1) == 0)
 5fa:	80 fd       	sbrc	r24, 0
 5fc:	0b c0       	rjmp	.+22     	; 0x614 <__vector_7+0x44>
            if (data >= (1 << 9))
 5fe:	22 e0       	ldi	r18, 0x02	; 2
 600:	80 30       	cpi	r24, 0x00	; 0
 602:	92 07       	cpc	r25, r18
 604:	38 f0       	brcs	.+14     	; 0x614 <__vector_7+0x44>
            {
#ifdef _FIFO_H_         
                _inline_fifo_put (&infifo, data >> 1);
#else            
                indata = data >> 1;
 606:	96 95       	lsr	r25
 608:	87 95       	ror	r24
 60a:	80 93 ae 01 	sts	0x01AE, r24
#endif // _FIFO_H_            
                received = 1;
 60e:	81 e0       	ldi	r24, 0x01	; 1
 610:	80 93 ad 01 	sts	0x01AD, r24
            }
      
        TIMSK = (TIMSK & ~(1 << OCIE1B)) | (1 << TICIE1);
 614:	89 b7       	in	r24, 0x39	; 57
 616:	87 7d       	andi	r24, 0xD7	; 215
 618:	80 62       	ori	r24, 0x20	; 32
 61a:	89 bf       	out	0x39, r24	; 57
        TIFR = (1 << ICF1);
 61c:	80 e2       	ldi	r24, 0x20	; 32
 61e:	88 bf       	out	0x38, r24	; 56
 620:	06 c0       	rjmp	.+12     	; 0x62e <__vector_7+0x5e>
    }
    else
    {
        inbits = bits;
 622:	20 93 ac 01 	sts	0x01AC, r18
        inframe = data;
 626:	90 93 ab 01 	sts	0x01AB, r25
 62a:	80 93 aa 01 	sts	0x01AA, r24
    }
}
 62e:	9f 91       	pop	r25
 630:	8f 91       	pop	r24
 632:	2f 91       	pop	r18
 634:	0f 90       	pop	r0
 636:	0f be       	out	0x3f, r0	; 63
 638:	0f 90       	pop	r0
 63a:	1f 90       	pop	r1
 63c:	18 95       	reti

0000063e <uartSW_getc_wait>:
}

#else // _FIFO_H_

int uartSW_getc_wait()
{
 63e:	80 91 ad 01 	lds	r24, 0x01AD
 642:	88 23       	and	r24, r24
 644:	e1 f3       	breq	.-8      	; 0x63e <uartSW_getc_wait>
    while (!received)   {}
    received = 0;
 646:	10 92 ad 01 	sts	0x01AD, r1
   
    return (int) indata;
 64a:	80 91 ae 01 	lds	r24, 0x01AE
}
 64e:	90 e0       	ldi	r25, 0x00	; 0
 650:	08 95       	ret

00000652 <uartSW_getc_nowait>:

int uartSW_getc_nowait()
{
 652:	80 91 ad 01 	lds	r24, 0x01AD
 656:	88 23       	and	r24, r24
 658:	19 f4       	brne	.+6      	; 0x660 <uartSW_getc_nowait+0xe>
 65a:	2f ef       	ldi	r18, 0xFF	; 255
 65c:	3f ef       	ldi	r19, 0xFF	; 255
 65e:	06 c0       	rjmp	.+12     	; 0x66c <uartSW_getc_nowait+0x1a>
    if (received)
    {
        received = 0;
 660:	10 92 ad 01 	sts	0x01AD, r1
        return (int) indata;
 664:	80 91 ae 01 	lds	r24, 0x01AE
 668:	28 2f       	mov	r18, r24
 66a:	30 e0       	ldi	r19, 0x00	; 0
    }
   
    return -1;
}
 66c:	c9 01       	movw	r24, r18
 66e:	08 95       	ret

00000670 <strcpy>:
 670:	fb 01       	movw	r30, r22
 672:	dc 01       	movw	r26, r24
 674:	01 90       	ld	r0, Z+
 676:	0d 92       	st	X+, r0
 678:	00 20       	and	r0, r0
 67a:	e1 f7       	brne	.-8      	; 0x674 <strcpy+0x4>
 67c:	08 95       	ret

0000067e <sprintf>:
 67e:	ae e0       	ldi	r26, 0x0E	; 14
 680:	b0 e0       	ldi	r27, 0x00	; 0
 682:	e4 e4       	ldi	r30, 0x44	; 68
 684:	f3 e0       	ldi	r31, 0x03	; 3
 686:	c0 c2       	rjmp	.+1408   	; 0xc08 <__prologue_saves__+0x1c>
 688:	0d 89       	ldd	r16, Y+21	; 0x15
 68a:	1e 89       	ldd	r17, Y+22	; 0x16
 68c:	86 e0       	ldi	r24, 0x06	; 6
 68e:	8c 83       	std	Y+4, r24	; 0x04
 690:	1a 83       	std	Y+2, r17	; 0x02
 692:	09 83       	std	Y+1, r16	; 0x01
 694:	8f ef       	ldi	r24, 0xFF	; 255
 696:	9f e7       	ldi	r25, 0x7F	; 127
 698:	9e 83       	std	Y+6, r25	; 0x06
 69a:	8d 83       	std	Y+5, r24	; 0x05
 69c:	ce 01       	movw	r24, r28
 69e:	49 96       	adiw	r24, 0x19	; 25
 6a0:	ac 01       	movw	r20, r24
 6a2:	6f 89       	ldd	r22, Y+23	; 0x17
 6a4:	78 8d       	ldd	r23, Y+24	; 0x18
 6a6:	ce 01       	movw	r24, r28
 6a8:	01 96       	adiw	r24, 0x01	; 1
 6aa:	09 d0       	rcall	.+18     	; 0x6be <vfprintf>
 6ac:	2f 81       	ldd	r18, Y+7	; 0x07
 6ae:	38 85       	ldd	r19, Y+8	; 0x08
 6b0:	02 0f       	add	r16, r18
 6b2:	13 1f       	adc	r17, r19
 6b4:	f8 01       	movw	r30, r16
 6b6:	10 82       	st	Z, r1
 6b8:	2e 96       	adiw	r28, 0x0e	; 14
 6ba:	e4 e0       	ldi	r30, 0x04	; 4
 6bc:	c1 c2       	rjmp	.+1410   	; 0xc40 <__epilogue_restores__+0x1c>

000006be <vfprintf>:
 6be:	ab e0       	ldi	r26, 0x0B	; 11
 6c0:	b0 e0       	ldi	r27, 0x00	; 0
 6c2:	e4 e6       	ldi	r30, 0x64	; 100
 6c4:	f3 e0       	ldi	r31, 0x03	; 3
 6c6:	92 c2       	rjmp	.+1316   	; 0xbec <__prologue_saves__>
 6c8:	3c 01       	movw	r6, r24
 6ca:	2b 01       	movw	r4, r22
 6cc:	5a 01       	movw	r10, r20
 6ce:	fc 01       	movw	r30, r24
 6d0:	17 82       	std	Z+7, r1	; 0x07
 6d2:	16 82       	std	Z+6, r1	; 0x06
 6d4:	83 81       	ldd	r24, Z+3	; 0x03
 6d6:	81 fd       	sbrc	r24, 1
 6d8:	03 c0       	rjmp	.+6      	; 0x6e0 <vfprintf+0x22>
 6da:	6f ef       	ldi	r22, 0xFF	; 255
 6dc:	7f ef       	ldi	r23, 0xFF	; 255
 6de:	bb c1       	rjmp	.+886    	; 0xa56 <vfprintf+0x398>
 6e0:	9a e0       	ldi	r25, 0x0A	; 10
 6e2:	89 2e       	mov	r8, r25
 6e4:	1e 01       	movw	r2, r28
 6e6:	08 94       	sec
 6e8:	21 1c       	adc	r2, r1
 6ea:	31 1c       	adc	r3, r1
 6ec:	f3 01       	movw	r30, r6
 6ee:	23 81       	ldd	r18, Z+3	; 0x03
 6f0:	f2 01       	movw	r30, r4
 6f2:	23 fd       	sbrc	r18, 3
 6f4:	85 91       	lpm	r24, Z+
 6f6:	23 ff       	sbrs	r18, 3
 6f8:	81 91       	ld	r24, Z+
 6fa:	2f 01       	movw	r4, r30
 6fc:	88 23       	and	r24, r24
 6fe:	09 f4       	brne	.+2      	; 0x702 <vfprintf+0x44>
 700:	a7 c1       	rjmp	.+846    	; 0xa50 <vfprintf+0x392>
 702:	85 32       	cpi	r24, 0x25	; 37
 704:	39 f4       	brne	.+14     	; 0x714 <vfprintf+0x56>
 706:	23 fd       	sbrc	r18, 3
 708:	85 91       	lpm	r24, Z+
 70a:	23 ff       	sbrs	r18, 3
 70c:	81 91       	ld	r24, Z+
 70e:	2f 01       	movw	r4, r30
 710:	85 32       	cpi	r24, 0x25	; 37
 712:	21 f4       	brne	.+8      	; 0x71c <vfprintf+0x5e>
 714:	b3 01       	movw	r22, r6
 716:	90 e0       	ldi	r25, 0x00	; 0
 718:	b8 d1       	rcall	.+880    	; 0xa8a <fputc>
 71a:	e8 cf       	rjmp	.-48     	; 0x6ec <vfprintf+0x2e>
 71c:	98 2f       	mov	r25, r24
 71e:	dd 24       	eor	r13, r13
 720:	cc 24       	eor	r12, r12
 722:	99 24       	eor	r9, r9
 724:	ff e1       	ldi	r31, 0x1F	; 31
 726:	fd 15       	cp	r31, r13
 728:	d0 f0       	brcs	.+52     	; 0x75e <vfprintf+0xa0>
 72a:	9b 32       	cpi	r25, 0x2B	; 43
 72c:	69 f0       	breq	.+26     	; 0x748 <vfprintf+0x8a>
 72e:	9c 32       	cpi	r25, 0x2C	; 44
 730:	28 f4       	brcc	.+10     	; 0x73c <vfprintf+0x7e>
 732:	90 32       	cpi	r25, 0x20	; 32
 734:	59 f0       	breq	.+22     	; 0x74c <vfprintf+0x8e>
 736:	93 32       	cpi	r25, 0x23	; 35
 738:	91 f4       	brne	.+36     	; 0x75e <vfprintf+0xa0>
 73a:	0e c0       	rjmp	.+28     	; 0x758 <vfprintf+0x9a>
 73c:	9d 32       	cpi	r25, 0x2D	; 45
 73e:	49 f0       	breq	.+18     	; 0x752 <vfprintf+0x94>
 740:	90 33       	cpi	r25, 0x30	; 48
 742:	69 f4       	brne	.+26     	; 0x75e <vfprintf+0xa0>
 744:	41 e0       	ldi	r20, 0x01	; 1
 746:	24 c0       	rjmp	.+72     	; 0x790 <vfprintf+0xd2>
 748:	52 e0       	ldi	r21, 0x02	; 2
 74a:	d5 2a       	or	r13, r21
 74c:	84 e0       	ldi	r24, 0x04	; 4
 74e:	d8 2a       	or	r13, r24
 750:	28 c0       	rjmp	.+80     	; 0x7a2 <vfprintf+0xe4>
 752:	98 e0       	ldi	r25, 0x08	; 8
 754:	d9 2a       	or	r13, r25
 756:	25 c0       	rjmp	.+74     	; 0x7a2 <vfprintf+0xe4>
 758:	e0 e1       	ldi	r30, 0x10	; 16
 75a:	de 2a       	or	r13, r30
 75c:	22 c0       	rjmp	.+68     	; 0x7a2 <vfprintf+0xe4>
 75e:	d7 fc       	sbrc	r13, 7
 760:	29 c0       	rjmp	.+82     	; 0x7b4 <vfprintf+0xf6>
 762:	89 2f       	mov	r24, r25
 764:	80 53       	subi	r24, 0x30	; 48
 766:	8a 30       	cpi	r24, 0x0A	; 10
 768:	70 f4       	brcc	.+28     	; 0x786 <vfprintf+0xc8>
 76a:	d6 fe       	sbrs	r13, 6
 76c:	05 c0       	rjmp	.+10     	; 0x778 <vfprintf+0xba>
 76e:	98 9c       	mul	r9, r8
 770:	90 2c       	mov	r9, r0
 772:	11 24       	eor	r1, r1
 774:	98 0e       	add	r9, r24
 776:	15 c0       	rjmp	.+42     	; 0x7a2 <vfprintf+0xe4>
 778:	c8 9c       	mul	r12, r8
 77a:	c0 2c       	mov	r12, r0
 77c:	11 24       	eor	r1, r1
 77e:	c8 0e       	add	r12, r24
 780:	f0 e2       	ldi	r31, 0x20	; 32
 782:	df 2a       	or	r13, r31
 784:	0e c0       	rjmp	.+28     	; 0x7a2 <vfprintf+0xe4>
 786:	9e 32       	cpi	r25, 0x2E	; 46
 788:	29 f4       	brne	.+10     	; 0x794 <vfprintf+0xd6>
 78a:	d6 fc       	sbrc	r13, 6
 78c:	61 c1       	rjmp	.+706    	; 0xa50 <vfprintf+0x392>
 78e:	40 e4       	ldi	r20, 0x40	; 64
 790:	d4 2a       	or	r13, r20
 792:	07 c0       	rjmp	.+14     	; 0x7a2 <vfprintf+0xe4>
 794:	9c 36       	cpi	r25, 0x6C	; 108
 796:	19 f4       	brne	.+6      	; 0x79e <vfprintf+0xe0>
 798:	50 e8       	ldi	r21, 0x80	; 128
 79a:	d5 2a       	or	r13, r21
 79c:	02 c0       	rjmp	.+4      	; 0x7a2 <vfprintf+0xe4>
 79e:	98 36       	cpi	r25, 0x68	; 104
 7a0:	49 f4       	brne	.+18     	; 0x7b4 <vfprintf+0xf6>
 7a2:	f2 01       	movw	r30, r4
 7a4:	23 fd       	sbrc	r18, 3
 7a6:	95 91       	lpm	r25, Z+
 7a8:	23 ff       	sbrs	r18, 3
 7aa:	91 91       	ld	r25, Z+
 7ac:	2f 01       	movw	r4, r30
 7ae:	99 23       	and	r25, r25
 7b0:	09 f0       	breq	.+2      	; 0x7b4 <vfprintf+0xf6>
 7b2:	b8 cf       	rjmp	.-144    	; 0x724 <vfprintf+0x66>
 7b4:	89 2f       	mov	r24, r25
 7b6:	85 54       	subi	r24, 0x45	; 69
 7b8:	83 30       	cpi	r24, 0x03	; 3
 7ba:	18 f0       	brcs	.+6      	; 0x7c2 <vfprintf+0x104>
 7bc:	80 52       	subi	r24, 0x20	; 32
 7be:	83 30       	cpi	r24, 0x03	; 3
 7c0:	38 f4       	brcc	.+14     	; 0x7d0 <vfprintf+0x112>
 7c2:	44 e0       	ldi	r20, 0x04	; 4
 7c4:	50 e0       	ldi	r21, 0x00	; 0
 7c6:	a4 0e       	add	r10, r20
 7c8:	b5 1e       	adc	r11, r21
 7ca:	5f e3       	ldi	r21, 0x3F	; 63
 7cc:	59 83       	std	Y+1, r21	; 0x01
 7ce:	0f c0       	rjmp	.+30     	; 0x7ee <vfprintf+0x130>
 7d0:	93 36       	cpi	r25, 0x63	; 99
 7d2:	31 f0       	breq	.+12     	; 0x7e0 <vfprintf+0x122>
 7d4:	93 37       	cpi	r25, 0x73	; 115
 7d6:	79 f0       	breq	.+30     	; 0x7f6 <vfprintf+0x138>
 7d8:	93 35       	cpi	r25, 0x53	; 83
 7da:	09 f0       	breq	.+2      	; 0x7de <vfprintf+0x120>
 7dc:	52 c0       	rjmp	.+164    	; 0x882 <vfprintf+0x1c4>
 7de:	1f c0       	rjmp	.+62     	; 0x81e <vfprintf+0x160>
 7e0:	f5 01       	movw	r30, r10
 7e2:	80 81       	ld	r24, Z
 7e4:	89 83       	std	Y+1, r24	; 0x01
 7e6:	42 e0       	ldi	r20, 0x02	; 2
 7e8:	50 e0       	ldi	r21, 0x00	; 0
 7ea:	a4 0e       	add	r10, r20
 7ec:	b5 1e       	adc	r11, r21
 7ee:	71 01       	movw	r14, r2
 7f0:	01 e0       	ldi	r16, 0x01	; 1
 7f2:	10 e0       	ldi	r17, 0x00	; 0
 7f4:	11 c0       	rjmp	.+34     	; 0x818 <vfprintf+0x15a>
 7f6:	f5 01       	movw	r30, r10
 7f8:	e0 80       	ld	r14, Z
 7fa:	f1 80       	ldd	r15, Z+1	; 0x01
 7fc:	d6 fc       	sbrc	r13, 6
 7fe:	03 c0       	rjmp	.+6      	; 0x806 <vfprintf+0x148>
 800:	6f ef       	ldi	r22, 0xFF	; 255
 802:	7f ef       	ldi	r23, 0xFF	; 255
 804:	02 c0       	rjmp	.+4      	; 0x80a <vfprintf+0x14c>
 806:	69 2d       	mov	r22, r9
 808:	70 e0       	ldi	r23, 0x00	; 0
 80a:	42 e0       	ldi	r20, 0x02	; 2
 80c:	50 e0       	ldi	r21, 0x00	; 0
 80e:	a4 0e       	add	r10, r20
 810:	b5 1e       	adc	r11, r21
 812:	c7 01       	movw	r24, r14
 814:	2f d1       	rcall	.+606    	; 0xa74 <strnlen>
 816:	8c 01       	movw	r16, r24
 818:	5f e7       	ldi	r21, 0x7F	; 127
 81a:	d5 22       	and	r13, r21
 81c:	13 c0       	rjmp	.+38     	; 0x844 <vfprintf+0x186>
 81e:	f5 01       	movw	r30, r10
 820:	e0 80       	ld	r14, Z
 822:	f1 80       	ldd	r15, Z+1	; 0x01
 824:	d6 fc       	sbrc	r13, 6
 826:	03 c0       	rjmp	.+6      	; 0x82e <vfprintf+0x170>
 828:	6f ef       	ldi	r22, 0xFF	; 255
 82a:	7f ef       	ldi	r23, 0xFF	; 255
 82c:	02 c0       	rjmp	.+4      	; 0x832 <vfprintf+0x174>
 82e:	69 2d       	mov	r22, r9
 830:	70 e0       	ldi	r23, 0x00	; 0
 832:	42 e0       	ldi	r20, 0x02	; 2
 834:	50 e0       	ldi	r21, 0x00	; 0
 836:	a4 0e       	add	r10, r20
 838:	b5 1e       	adc	r11, r21
 83a:	c7 01       	movw	r24, r14
 83c:	10 d1       	rcall	.+544    	; 0xa5e <strnlen_P>
 83e:	8c 01       	movw	r16, r24
 840:	50 e8       	ldi	r21, 0x80	; 128
 842:	d5 2a       	or	r13, r21
 844:	d3 fe       	sbrs	r13, 3
 846:	06 c0       	rjmp	.+12     	; 0x854 <vfprintf+0x196>
 848:	18 c0       	rjmp	.+48     	; 0x87a <vfprintf+0x1bc>
 84a:	b3 01       	movw	r22, r6
 84c:	80 e2       	ldi	r24, 0x20	; 32
 84e:	90 e0       	ldi	r25, 0x00	; 0
 850:	1c d1       	rcall	.+568    	; 0xa8a <fputc>
 852:	ca 94       	dec	r12
 854:	8c 2d       	mov	r24, r12
 856:	90 e0       	ldi	r25, 0x00	; 0
 858:	08 17       	cp	r16, r24
 85a:	19 07       	cpc	r17, r25
 85c:	b0 f3       	brcs	.-20     	; 0x84a <vfprintf+0x18c>
 85e:	0d c0       	rjmp	.+26     	; 0x87a <vfprintf+0x1bc>
 860:	f7 01       	movw	r30, r14
 862:	d7 fc       	sbrc	r13, 7
 864:	85 91       	lpm	r24, Z+
 866:	d7 fe       	sbrs	r13, 7
 868:	81 91       	ld	r24, Z+
 86a:	7f 01       	movw	r14, r30
 86c:	b3 01       	movw	r22, r6
 86e:	90 e0       	ldi	r25, 0x00	; 0
 870:	0c d1       	rcall	.+536    	; 0xa8a <fputc>
 872:	c1 10       	cpse	r12, r1
 874:	ca 94       	dec	r12
 876:	01 50       	subi	r16, 0x01	; 1
 878:	10 40       	sbci	r17, 0x00	; 0
 87a:	01 15       	cp	r16, r1
 87c:	11 05       	cpc	r17, r1
 87e:	81 f7       	brne	.-32     	; 0x860 <vfprintf+0x1a2>
 880:	e4 c0       	rjmp	.+456    	; 0xa4a <vfprintf+0x38c>
 882:	94 36       	cpi	r25, 0x64	; 100
 884:	11 f0       	breq	.+4      	; 0x88a <vfprintf+0x1cc>
 886:	99 36       	cpi	r25, 0x69	; 105
 888:	69 f5       	brne	.+90     	; 0x8e4 <vfprintf+0x226>
 88a:	d7 fe       	sbrs	r13, 7
 88c:	08 c0       	rjmp	.+16     	; 0x89e <vfprintf+0x1e0>
 88e:	f5 01       	movw	r30, r10
 890:	e0 80       	ld	r14, Z
 892:	f1 80       	ldd	r15, Z+1	; 0x01
 894:	02 81       	ldd	r16, Z+2	; 0x02
 896:	13 81       	ldd	r17, Z+3	; 0x03
 898:	44 e0       	ldi	r20, 0x04	; 4
 89a:	50 e0       	ldi	r21, 0x00	; 0
 89c:	0a c0       	rjmp	.+20     	; 0x8b2 <vfprintf+0x1f4>
 89e:	f5 01       	movw	r30, r10
 8a0:	80 81       	ld	r24, Z
 8a2:	91 81       	ldd	r25, Z+1	; 0x01
 8a4:	7c 01       	movw	r14, r24
 8a6:	00 27       	eor	r16, r16
 8a8:	f7 fc       	sbrc	r15, 7
 8aa:	00 95       	com	r16
 8ac:	10 2f       	mov	r17, r16
 8ae:	42 e0       	ldi	r20, 0x02	; 2
 8b0:	50 e0       	ldi	r21, 0x00	; 0
 8b2:	a4 0e       	add	r10, r20
 8b4:	b5 1e       	adc	r11, r21
 8b6:	5f e6       	ldi	r21, 0x6F	; 111
 8b8:	d5 22       	and	r13, r21
 8ba:	17 ff       	sbrs	r17, 7
 8bc:	0a c0       	rjmp	.+20     	; 0x8d2 <vfprintf+0x214>
 8be:	10 95       	com	r17
 8c0:	00 95       	com	r16
 8c2:	f0 94       	com	r15
 8c4:	e0 94       	com	r14
 8c6:	e1 1c       	adc	r14, r1
 8c8:	f1 1c       	adc	r15, r1
 8ca:	01 1d       	adc	r16, r1
 8cc:	11 1d       	adc	r17, r1
 8ce:	80 e8       	ldi	r24, 0x80	; 128
 8d0:	d8 2a       	or	r13, r24
 8d2:	2a e0       	ldi	r18, 0x0A	; 10
 8d4:	30 e0       	ldi	r19, 0x00	; 0
 8d6:	a1 01       	movw	r20, r2
 8d8:	c8 01       	movw	r24, r16
 8da:	b7 01       	movw	r22, r14
 8dc:	02 d1       	rcall	.+516    	; 0xae2 <__ultoa_invert>
 8de:	f8 2e       	mov	r15, r24
 8e0:	f2 18       	sub	r15, r2
 8e2:	3f c0       	rjmp	.+126    	; 0x962 <vfprintf+0x2a4>
 8e4:	95 37       	cpi	r25, 0x75	; 117
 8e6:	29 f4       	brne	.+10     	; 0x8f2 <vfprintf+0x234>
 8e8:	1d 2d       	mov	r17, r13
 8ea:	1f 7e       	andi	r17, 0xEF	; 239
 8ec:	2a e0       	ldi	r18, 0x0A	; 10
 8ee:	30 e0       	ldi	r19, 0x00	; 0
 8f0:	1d c0       	rjmp	.+58     	; 0x92c <vfprintf+0x26e>
 8f2:	1d 2d       	mov	r17, r13
 8f4:	19 7f       	andi	r17, 0xF9	; 249
 8f6:	9f 36       	cpi	r25, 0x6F	; 111
 8f8:	61 f0       	breq	.+24     	; 0x912 <vfprintf+0x254>
 8fa:	90 37       	cpi	r25, 0x70	; 112
 8fc:	20 f4       	brcc	.+8      	; 0x906 <vfprintf+0x248>
 8fe:	98 35       	cpi	r25, 0x58	; 88
 900:	09 f0       	breq	.+2      	; 0x904 <vfprintf+0x246>
 902:	a6 c0       	rjmp	.+332    	; 0xa50 <vfprintf+0x392>
 904:	0f c0       	rjmp	.+30     	; 0x924 <vfprintf+0x266>
 906:	90 37       	cpi	r25, 0x70	; 112
 908:	39 f0       	breq	.+14     	; 0x918 <vfprintf+0x25a>
 90a:	98 37       	cpi	r25, 0x78	; 120
 90c:	09 f0       	breq	.+2      	; 0x910 <vfprintf+0x252>
 90e:	a0 c0       	rjmp	.+320    	; 0xa50 <vfprintf+0x392>
 910:	04 c0       	rjmp	.+8      	; 0x91a <vfprintf+0x25c>
 912:	28 e0       	ldi	r18, 0x08	; 8
 914:	30 e0       	ldi	r19, 0x00	; 0
 916:	0a c0       	rjmp	.+20     	; 0x92c <vfprintf+0x26e>
 918:	10 61       	ori	r17, 0x10	; 16
 91a:	14 fd       	sbrc	r17, 4
 91c:	14 60       	ori	r17, 0x04	; 4
 91e:	20 e1       	ldi	r18, 0x10	; 16
 920:	30 e0       	ldi	r19, 0x00	; 0
 922:	04 c0       	rjmp	.+8      	; 0x92c <vfprintf+0x26e>
 924:	14 fd       	sbrc	r17, 4
 926:	16 60       	ori	r17, 0x06	; 6
 928:	20 e1       	ldi	r18, 0x10	; 16
 92a:	32 e0       	ldi	r19, 0x02	; 2
 92c:	17 ff       	sbrs	r17, 7
 92e:	08 c0       	rjmp	.+16     	; 0x940 <vfprintf+0x282>
 930:	f5 01       	movw	r30, r10
 932:	60 81       	ld	r22, Z
 934:	71 81       	ldd	r23, Z+1	; 0x01
 936:	82 81       	ldd	r24, Z+2	; 0x02
 938:	93 81       	ldd	r25, Z+3	; 0x03
 93a:	44 e0       	ldi	r20, 0x04	; 4
 93c:	50 e0       	ldi	r21, 0x00	; 0
 93e:	08 c0       	rjmp	.+16     	; 0x950 <vfprintf+0x292>
 940:	f5 01       	movw	r30, r10
 942:	80 81       	ld	r24, Z
 944:	91 81       	ldd	r25, Z+1	; 0x01
 946:	bc 01       	movw	r22, r24
 948:	80 e0       	ldi	r24, 0x00	; 0
 94a:	90 e0       	ldi	r25, 0x00	; 0
 94c:	42 e0       	ldi	r20, 0x02	; 2
 94e:	50 e0       	ldi	r21, 0x00	; 0
 950:	a4 0e       	add	r10, r20
 952:	b5 1e       	adc	r11, r21
 954:	a1 01       	movw	r20, r2
 956:	c5 d0       	rcall	.+394    	; 0xae2 <__ultoa_invert>
 958:	f8 2e       	mov	r15, r24
 95a:	f2 18       	sub	r15, r2
 95c:	8f e7       	ldi	r24, 0x7F	; 127
 95e:	d8 2e       	mov	r13, r24
 960:	d1 22       	and	r13, r17
 962:	d6 fe       	sbrs	r13, 6
 964:	0b c0       	rjmp	.+22     	; 0x97c <vfprintf+0x2be>
 966:	5e ef       	ldi	r21, 0xFE	; 254
 968:	d5 22       	and	r13, r21
 96a:	f9 14       	cp	r15, r9
 96c:	38 f4       	brcc	.+14     	; 0x97c <vfprintf+0x2be>
 96e:	d4 fe       	sbrs	r13, 4
 970:	07 c0       	rjmp	.+14     	; 0x980 <vfprintf+0x2c2>
 972:	d2 fc       	sbrc	r13, 2
 974:	05 c0       	rjmp	.+10     	; 0x980 <vfprintf+0x2c2>
 976:	8f ee       	ldi	r24, 0xEF	; 239
 978:	d8 22       	and	r13, r24
 97a:	02 c0       	rjmp	.+4      	; 0x980 <vfprintf+0x2c2>
 97c:	1f 2d       	mov	r17, r15
 97e:	01 c0       	rjmp	.+2      	; 0x982 <vfprintf+0x2c4>
 980:	19 2d       	mov	r17, r9
 982:	d4 fe       	sbrs	r13, 4
 984:	0d c0       	rjmp	.+26     	; 0x9a0 <vfprintf+0x2e2>
 986:	fe 01       	movw	r30, r28
 988:	ef 0d       	add	r30, r15
 98a:	f1 1d       	adc	r31, r1
 98c:	80 81       	ld	r24, Z
 98e:	80 33       	cpi	r24, 0x30	; 48
 990:	19 f4       	brne	.+6      	; 0x998 <vfprintf+0x2da>
 992:	99 ee       	ldi	r25, 0xE9	; 233
 994:	d9 22       	and	r13, r25
 996:	08 c0       	rjmp	.+16     	; 0x9a8 <vfprintf+0x2ea>
 998:	1f 5f       	subi	r17, 0xFF	; 255
 99a:	d2 fe       	sbrs	r13, 2
 99c:	05 c0       	rjmp	.+10     	; 0x9a8 <vfprintf+0x2ea>
 99e:	03 c0       	rjmp	.+6      	; 0x9a6 <vfprintf+0x2e8>
 9a0:	8d 2d       	mov	r24, r13
 9a2:	86 78       	andi	r24, 0x86	; 134
 9a4:	09 f0       	breq	.+2      	; 0x9a8 <vfprintf+0x2ea>
 9a6:	1f 5f       	subi	r17, 0xFF	; 255
 9a8:	0d 2d       	mov	r16, r13
 9aa:	d3 fc       	sbrc	r13, 3
 9ac:	13 c0       	rjmp	.+38     	; 0x9d4 <vfprintf+0x316>
 9ae:	d0 fe       	sbrs	r13, 0
 9b0:	0e c0       	rjmp	.+28     	; 0x9ce <vfprintf+0x310>
 9b2:	1c 15       	cp	r17, r12
 9b4:	10 f0       	brcs	.+4      	; 0x9ba <vfprintf+0x2fc>
 9b6:	9f 2c       	mov	r9, r15
 9b8:	0a c0       	rjmp	.+20     	; 0x9ce <vfprintf+0x310>
 9ba:	9f 2c       	mov	r9, r15
 9bc:	9c 0c       	add	r9, r12
 9be:	91 1a       	sub	r9, r17
 9c0:	1c 2d       	mov	r17, r12
 9c2:	05 c0       	rjmp	.+10     	; 0x9ce <vfprintf+0x310>
 9c4:	b3 01       	movw	r22, r6
 9c6:	80 e2       	ldi	r24, 0x20	; 32
 9c8:	90 e0       	ldi	r25, 0x00	; 0
 9ca:	5f d0       	rcall	.+190    	; 0xa8a <fputc>
 9cc:	1f 5f       	subi	r17, 0xFF	; 255
 9ce:	1c 15       	cp	r17, r12
 9d0:	c8 f3       	brcs	.-14     	; 0x9c4 <vfprintf+0x306>
 9d2:	04 c0       	rjmp	.+8      	; 0x9dc <vfprintf+0x31e>
 9d4:	1c 15       	cp	r17, r12
 9d6:	10 f4       	brcc	.+4      	; 0x9dc <vfprintf+0x31e>
 9d8:	c1 1a       	sub	r12, r17
 9da:	01 c0       	rjmp	.+2      	; 0x9de <vfprintf+0x320>
 9dc:	cc 24       	eor	r12, r12
 9de:	04 ff       	sbrs	r16, 4
 9e0:	0f c0       	rjmp	.+30     	; 0xa00 <vfprintf+0x342>
 9e2:	b3 01       	movw	r22, r6
 9e4:	80 e3       	ldi	r24, 0x30	; 48
 9e6:	90 e0       	ldi	r25, 0x00	; 0
 9e8:	50 d0       	rcall	.+160    	; 0xa8a <fputc>
 9ea:	02 ff       	sbrs	r16, 2
 9ec:	1c c0       	rjmp	.+56     	; 0xa26 <vfprintf+0x368>
 9ee:	01 fd       	sbrc	r16, 1
 9f0:	03 c0       	rjmp	.+6      	; 0x9f8 <vfprintf+0x33a>
 9f2:	88 e7       	ldi	r24, 0x78	; 120
 9f4:	90 e0       	ldi	r25, 0x00	; 0
 9f6:	02 c0       	rjmp	.+4      	; 0x9fc <vfprintf+0x33e>
 9f8:	88 e5       	ldi	r24, 0x58	; 88
 9fa:	90 e0       	ldi	r25, 0x00	; 0
 9fc:	b3 01       	movw	r22, r6
 9fe:	0c c0       	rjmp	.+24     	; 0xa18 <vfprintf+0x35a>
 a00:	80 2f       	mov	r24, r16
 a02:	86 78       	andi	r24, 0x86	; 134
 a04:	81 f0       	breq	.+32     	; 0xa26 <vfprintf+0x368>
 a06:	01 ff       	sbrs	r16, 1
 a08:	02 c0       	rjmp	.+4      	; 0xa0e <vfprintf+0x350>
 a0a:	8b e2       	ldi	r24, 0x2B	; 43
 a0c:	01 c0       	rjmp	.+2      	; 0xa10 <vfprintf+0x352>
 a0e:	80 e2       	ldi	r24, 0x20	; 32
 a10:	d7 fc       	sbrc	r13, 7
 a12:	8d e2       	ldi	r24, 0x2D	; 45
 a14:	b3 01       	movw	r22, r6
 a16:	90 e0       	ldi	r25, 0x00	; 0
 a18:	38 d0       	rcall	.+112    	; 0xa8a <fputc>
 a1a:	05 c0       	rjmp	.+10     	; 0xa26 <vfprintf+0x368>
 a1c:	b3 01       	movw	r22, r6
 a1e:	80 e3       	ldi	r24, 0x30	; 48
 a20:	90 e0       	ldi	r25, 0x00	; 0
 a22:	33 d0       	rcall	.+102    	; 0xa8a <fputc>
 a24:	9a 94       	dec	r9
 a26:	f9 14       	cp	r15, r9
 a28:	c8 f3       	brcs	.-14     	; 0xa1c <vfprintf+0x35e>
 a2a:	fa 94       	dec	r15
 a2c:	f1 01       	movw	r30, r2
 a2e:	ef 0d       	add	r30, r15
 a30:	f1 1d       	adc	r31, r1
 a32:	b3 01       	movw	r22, r6
 a34:	80 81       	ld	r24, Z
 a36:	90 e0       	ldi	r25, 0x00	; 0
 a38:	28 d0       	rcall	.+80     	; 0xa8a <fputc>
 a3a:	ff 20       	and	r15, r15
 a3c:	b1 f7       	brne	.-20     	; 0xa2a <vfprintf+0x36c>
 a3e:	05 c0       	rjmp	.+10     	; 0xa4a <vfprintf+0x38c>
 a40:	b3 01       	movw	r22, r6
 a42:	80 e2       	ldi	r24, 0x20	; 32
 a44:	90 e0       	ldi	r25, 0x00	; 0
 a46:	21 d0       	rcall	.+66     	; 0xa8a <fputc>
 a48:	ca 94       	dec	r12
 a4a:	cc 20       	and	r12, r12
 a4c:	c9 f7       	brne	.-14     	; 0xa40 <vfprintf+0x382>
 a4e:	4e ce       	rjmp	.-868    	; 0x6ec <vfprintf+0x2e>
 a50:	f3 01       	movw	r30, r6
 a52:	66 81       	ldd	r22, Z+6	; 0x06
 a54:	77 81       	ldd	r23, Z+7	; 0x07
 a56:	cb 01       	movw	r24, r22
 a58:	2b 96       	adiw	r28, 0x0b	; 11
 a5a:	e2 e1       	ldi	r30, 0x12	; 18
 a5c:	e3 c0       	rjmp	.+454    	; 0xc24 <__epilogue_restores__>

00000a5e <strnlen_P>:
 a5e:	fc 01       	movw	r30, r24
 a60:	05 90       	lpm	r0, Z+
 a62:	61 50       	subi	r22, 0x01	; 1
 a64:	70 40       	sbci	r23, 0x00	; 0
 a66:	01 10       	cpse	r0, r1
 a68:	d8 f7       	brcc	.-10     	; 0xa60 <strnlen_P+0x2>
 a6a:	80 95       	com	r24
 a6c:	90 95       	com	r25
 a6e:	8e 0f       	add	r24, r30
 a70:	9f 1f       	adc	r25, r31
 a72:	08 95       	ret

00000a74 <strnlen>:
 a74:	fc 01       	movw	r30, r24
 a76:	61 50       	subi	r22, 0x01	; 1
 a78:	70 40       	sbci	r23, 0x00	; 0
 a7a:	01 90       	ld	r0, Z+
 a7c:	01 10       	cpse	r0, r1
 a7e:	d8 f7       	brcc	.-10     	; 0xa76 <strnlen+0x2>
 a80:	80 95       	com	r24
 a82:	90 95       	com	r25
 a84:	8e 0f       	add	r24, r30
 a86:	9f 1f       	adc	r25, r31
 a88:	08 95       	ret

00000a8a <fputc>:
 a8a:	0f 93       	push	r16
 a8c:	1f 93       	push	r17
 a8e:	cf 93       	push	r28
 a90:	df 93       	push	r29
 a92:	8c 01       	movw	r16, r24
 a94:	eb 01       	movw	r28, r22
 a96:	8b 81       	ldd	r24, Y+3	; 0x03
 a98:	81 ff       	sbrs	r24, 1
 a9a:	1b c0       	rjmp	.+54     	; 0xad2 <fputc+0x48>
 a9c:	82 ff       	sbrs	r24, 2
 a9e:	0d c0       	rjmp	.+26     	; 0xaba <fputc+0x30>
 aa0:	2e 81       	ldd	r18, Y+6	; 0x06
 aa2:	3f 81       	ldd	r19, Y+7	; 0x07
 aa4:	8c 81       	ldd	r24, Y+4	; 0x04
 aa6:	9d 81       	ldd	r25, Y+5	; 0x05
 aa8:	28 17       	cp	r18, r24
 aaa:	39 07       	cpc	r19, r25
 aac:	64 f4       	brge	.+24     	; 0xac6 <fputc+0x3c>
 aae:	e8 81       	ld	r30, Y
 ab0:	f9 81       	ldd	r31, Y+1	; 0x01
 ab2:	01 93       	st	Z+, r16
 ab4:	f9 83       	std	Y+1, r31	; 0x01
 ab6:	e8 83       	st	Y, r30
 ab8:	06 c0       	rjmp	.+12     	; 0xac6 <fputc+0x3c>
 aba:	e8 85       	ldd	r30, Y+8	; 0x08
 abc:	f9 85       	ldd	r31, Y+9	; 0x09
 abe:	80 2f       	mov	r24, r16
 ac0:	09 95       	icall
 ac2:	89 2b       	or	r24, r25
 ac4:	31 f4       	brne	.+12     	; 0xad2 <fputc+0x48>
 ac6:	8e 81       	ldd	r24, Y+6	; 0x06
 ac8:	9f 81       	ldd	r25, Y+7	; 0x07
 aca:	01 96       	adiw	r24, 0x01	; 1
 acc:	9f 83       	std	Y+7, r25	; 0x07
 ace:	8e 83       	std	Y+6, r24	; 0x06
 ad0:	02 c0       	rjmp	.+4      	; 0xad6 <fputc+0x4c>
 ad2:	0f ef       	ldi	r16, 0xFF	; 255
 ad4:	1f ef       	ldi	r17, 0xFF	; 255
 ad6:	c8 01       	movw	r24, r16
 ad8:	df 91       	pop	r29
 ada:	cf 91       	pop	r28
 adc:	1f 91       	pop	r17
 ade:	0f 91       	pop	r16
 ae0:	08 95       	ret

00000ae2 <__ultoa_invert>:
 ae2:	fa 01       	movw	r30, r20
 ae4:	aa 27       	eor	r26, r26
 ae6:	28 30       	cpi	r18, 0x08	; 8
 ae8:	51 f1       	breq	.+84     	; 0xb3e <__ultoa_invert+0x5c>
 aea:	20 31       	cpi	r18, 0x10	; 16
 aec:	81 f1       	breq	.+96     	; 0xb4e <__ultoa_invert+0x6c>
 aee:	e8 94       	clt
 af0:	6f 93       	push	r22
 af2:	6e 7f       	andi	r22, 0xFE	; 254
 af4:	6e 5f       	subi	r22, 0xFE	; 254
 af6:	7f 4f       	sbci	r23, 0xFF	; 255
 af8:	8f 4f       	sbci	r24, 0xFF	; 255
 afa:	9f 4f       	sbci	r25, 0xFF	; 255
 afc:	af 4f       	sbci	r26, 0xFF	; 255
 afe:	b1 e0       	ldi	r27, 0x01	; 1
 b00:	3e d0       	rcall	.+124    	; 0xb7e <__ultoa_invert+0x9c>
 b02:	b4 e0       	ldi	r27, 0x04	; 4
 b04:	3c d0       	rcall	.+120    	; 0xb7e <__ultoa_invert+0x9c>
 b06:	67 0f       	add	r22, r23
 b08:	78 1f       	adc	r23, r24
 b0a:	89 1f       	adc	r24, r25
 b0c:	9a 1f       	adc	r25, r26
 b0e:	a1 1d       	adc	r26, r1
 b10:	68 0f       	add	r22, r24
 b12:	79 1f       	adc	r23, r25
 b14:	8a 1f       	adc	r24, r26
 b16:	91 1d       	adc	r25, r1
 b18:	a1 1d       	adc	r26, r1
 b1a:	6a 0f       	add	r22, r26
 b1c:	71 1d       	adc	r23, r1
 b1e:	81 1d       	adc	r24, r1
 b20:	91 1d       	adc	r25, r1
 b22:	a1 1d       	adc	r26, r1
 b24:	20 d0       	rcall	.+64     	; 0xb66 <__ultoa_invert+0x84>
 b26:	09 f4       	brne	.+2      	; 0xb2a <__ultoa_invert+0x48>
 b28:	68 94       	set
 b2a:	3f 91       	pop	r19
 b2c:	2a e0       	ldi	r18, 0x0A	; 10
 b2e:	26 9f       	mul	r18, r22
 b30:	11 24       	eor	r1, r1
 b32:	30 19       	sub	r19, r0
 b34:	30 5d       	subi	r19, 0xD0	; 208
 b36:	31 93       	st	Z+, r19
 b38:	de f6       	brtc	.-74     	; 0xaf0 <__ultoa_invert+0xe>
 b3a:	cf 01       	movw	r24, r30
 b3c:	08 95       	ret
 b3e:	46 2f       	mov	r20, r22
 b40:	47 70       	andi	r20, 0x07	; 7
 b42:	40 5d       	subi	r20, 0xD0	; 208
 b44:	41 93       	st	Z+, r20
 b46:	b3 e0       	ldi	r27, 0x03	; 3
 b48:	0f d0       	rcall	.+30     	; 0xb68 <__ultoa_invert+0x86>
 b4a:	c9 f7       	brne	.-14     	; 0xb3e <__ultoa_invert+0x5c>
 b4c:	f6 cf       	rjmp	.-20     	; 0xb3a <__ultoa_invert+0x58>
 b4e:	46 2f       	mov	r20, r22
 b50:	4f 70       	andi	r20, 0x0F	; 15
 b52:	40 5d       	subi	r20, 0xD0	; 208
 b54:	4a 33       	cpi	r20, 0x3A	; 58
 b56:	18 f0       	brcs	.+6      	; 0xb5e <__ultoa_invert+0x7c>
 b58:	49 5d       	subi	r20, 0xD9	; 217
 b5a:	31 fd       	sbrc	r19, 1
 b5c:	40 52       	subi	r20, 0x20	; 32
 b5e:	41 93       	st	Z+, r20
 b60:	02 d0       	rcall	.+4      	; 0xb66 <__ultoa_invert+0x84>
 b62:	a9 f7       	brne	.-22     	; 0xb4e <__ultoa_invert+0x6c>
 b64:	ea cf       	rjmp	.-44     	; 0xb3a <__ultoa_invert+0x58>
 b66:	b4 e0       	ldi	r27, 0x04	; 4
 b68:	a6 95       	lsr	r26
 b6a:	97 95       	ror	r25
 b6c:	87 95       	ror	r24
 b6e:	77 95       	ror	r23
 b70:	67 95       	ror	r22
 b72:	ba 95       	dec	r27
 b74:	c9 f7       	brne	.-14     	; 0xb68 <__ultoa_invert+0x86>
 b76:	00 97       	sbiw	r24, 0x00	; 0
 b78:	61 05       	cpc	r22, r1
 b7a:	71 05       	cpc	r23, r1
 b7c:	08 95       	ret
 b7e:	9b 01       	movw	r18, r22
 b80:	ac 01       	movw	r20, r24
 b82:	0a 2e       	mov	r0, r26
 b84:	06 94       	lsr	r0
 b86:	57 95       	ror	r21
 b88:	47 95       	ror	r20
 b8a:	37 95       	ror	r19
 b8c:	27 95       	ror	r18
 b8e:	ba 95       	dec	r27
 b90:	c9 f7       	brne	.-14     	; 0xb84 <__ultoa_invert+0xa2>
 b92:	62 0f       	add	r22, r18
 b94:	73 1f       	adc	r23, r19
 b96:	84 1f       	adc	r24, r20
 b98:	95 1f       	adc	r25, r21
 b9a:	a0 1d       	adc	r26, r0
 b9c:	08 95       	ret

00000b9e <__divmodhi4>:
 b9e:	97 fb       	bst	r25, 7
 ba0:	09 2e       	mov	r0, r25
 ba2:	07 26       	eor	r0, r23
 ba4:	0a d0       	rcall	.+20     	; 0xbba <__divmodhi4_neg1>
 ba6:	77 fd       	sbrc	r23, 7
 ba8:	04 d0       	rcall	.+8      	; 0xbb2 <__divmodhi4_neg2>
 baa:	0c d0       	rcall	.+24     	; 0xbc4 <__udivmodhi4>
 bac:	06 d0       	rcall	.+12     	; 0xbba <__divmodhi4_neg1>
 bae:	00 20       	and	r0, r0
 bb0:	1a f4       	brpl	.+6      	; 0xbb8 <__divmodhi4_exit>

00000bb2 <__divmodhi4_neg2>:
 bb2:	70 95       	com	r23
 bb4:	61 95       	neg	r22
 bb6:	7f 4f       	sbci	r23, 0xFF	; 255

00000bb8 <__divmodhi4_exit>:
 bb8:	08 95       	ret

00000bba <__divmodhi4_neg1>:
 bba:	f6 f7       	brtc	.-4      	; 0xbb8 <__divmodhi4_exit>
 bbc:	90 95       	com	r25
 bbe:	81 95       	neg	r24
 bc0:	9f 4f       	sbci	r25, 0xFF	; 255
 bc2:	08 95       	ret

00000bc4 <__udivmodhi4>:
 bc4:	aa 1b       	sub	r26, r26
 bc6:	bb 1b       	sub	r27, r27
 bc8:	51 e1       	ldi	r21, 0x11	; 17
 bca:	07 c0       	rjmp	.+14     	; 0xbda <__udivmodhi4_ep>

00000bcc <__udivmodhi4_loop>:
 bcc:	aa 1f       	adc	r26, r26
 bce:	bb 1f       	adc	r27, r27
 bd0:	a6 17       	cp	r26, r22
 bd2:	b7 07       	cpc	r27, r23
 bd4:	10 f0       	brcs	.+4      	; 0xbda <__udivmodhi4_ep>
 bd6:	a6 1b       	sub	r26, r22
 bd8:	b7 0b       	sbc	r27, r23

00000bda <__udivmodhi4_ep>:
 bda:	88 1f       	adc	r24, r24
 bdc:	99 1f       	adc	r25, r25
 bde:	5a 95       	dec	r21
 be0:	a9 f7       	brne	.-22     	; 0xbcc <__udivmodhi4_loop>
 be2:	80 95       	com	r24
 be4:	90 95       	com	r25
 be6:	bc 01       	movw	r22, r24
 be8:	cd 01       	movw	r24, r26
 bea:	08 95       	ret

00000bec <__prologue_saves__>:
 bec:	2f 92       	push	r2
 bee:	3f 92       	push	r3
 bf0:	4f 92       	push	r4
 bf2:	5f 92       	push	r5
 bf4:	6f 92       	push	r6
 bf6:	7f 92       	push	r7
 bf8:	8f 92       	push	r8
 bfa:	9f 92       	push	r9
 bfc:	af 92       	push	r10
 bfe:	bf 92       	push	r11
 c00:	cf 92       	push	r12
 c02:	df 92       	push	r13
 c04:	ef 92       	push	r14
 c06:	ff 92       	push	r15
 c08:	0f 93       	push	r16
 c0a:	1f 93       	push	r17
 c0c:	cf 93       	push	r28
 c0e:	df 93       	push	r29
 c10:	cd b7       	in	r28, 0x3d	; 61
 c12:	de b7       	in	r29, 0x3e	; 62
 c14:	ca 1b       	sub	r28, r26
 c16:	db 0b       	sbc	r29, r27
 c18:	0f b6       	in	r0, 0x3f	; 63
 c1a:	f8 94       	cli
 c1c:	de bf       	out	0x3e, r29	; 62
 c1e:	0f be       	out	0x3f, r0	; 63
 c20:	cd bf       	out	0x3d, r28	; 61
 c22:	09 94       	ijmp

00000c24 <__epilogue_restores__>:
 c24:	2a 88       	ldd	r2, Y+18	; 0x12
 c26:	39 88       	ldd	r3, Y+17	; 0x11
 c28:	48 88       	ldd	r4, Y+16	; 0x10
 c2a:	5f 84       	ldd	r5, Y+15	; 0x0f
 c2c:	6e 84       	ldd	r6, Y+14	; 0x0e
 c2e:	7d 84       	ldd	r7, Y+13	; 0x0d
 c30:	8c 84       	ldd	r8, Y+12	; 0x0c
 c32:	9b 84       	ldd	r9, Y+11	; 0x0b
 c34:	aa 84       	ldd	r10, Y+10	; 0x0a
 c36:	b9 84       	ldd	r11, Y+9	; 0x09
 c38:	c8 84       	ldd	r12, Y+8	; 0x08
 c3a:	df 80       	ldd	r13, Y+7	; 0x07
 c3c:	ee 80       	ldd	r14, Y+6	; 0x06
 c3e:	fd 80       	ldd	r15, Y+5	; 0x05
 c40:	0c 81       	ldd	r16, Y+4	; 0x04
 c42:	1b 81       	ldd	r17, Y+3	; 0x03
 c44:	aa 81       	ldd	r26, Y+2	; 0x02
 c46:	b9 81       	ldd	r27, Y+1	; 0x01
 c48:	ce 0f       	add	r28, r30
 c4a:	d1 1d       	adc	r29, r1
 c4c:	0f b6       	in	r0, 0x3f	; 63
 c4e:	f8 94       	cli
 c50:	de bf       	out	0x3e, r29	; 62
 c52:	0f be       	out	0x3f, r0	; 63
 c54:	cd bf       	out	0x3d, r28	; 61
 c56:	ed 01       	movw	r28, r26
 c58:	08 95       	ret

00000c5a <_exit>:
 c5a:	f8 94       	cli

00000c5c <__stop_program>:
 c5c:	ff cf       	rjmp	.-2      	; 0xc5c <__stop_program>
