/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.4
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu_trm.inc"

/* Uart_Mc */
.set Uart_Mc_rx__0__DR, CYREG_GPIO_PRT7_DR
.set Uart_Mc_rx__0__DR_CLR, CYREG_GPIO_PRT7_DR_CLR
.set Uart_Mc_rx__0__DR_INV, CYREG_GPIO_PRT7_DR_INV
.set Uart_Mc_rx__0__DR_SET, CYREG_GPIO_PRT7_DR_SET
.set Uart_Mc_rx__0__HSIOM, CYREG_HSIOM_PORT_SEL7
.set Uart_Mc_rx__0__HSIOM_GPIO, 0
.set Uart_Mc_rx__0__HSIOM_I2C, 14
.set Uart_Mc_rx__0__HSIOM_I2C_SCL, 14
.set Uart_Mc_rx__0__HSIOM_MASK, 0x0000000F
.set Uart_Mc_rx__0__HSIOM_SHIFT, 0
.set Uart_Mc_rx__0__HSIOM_SPI, 15
.set Uart_Mc_rx__0__HSIOM_SPI_MOSI, 15
.set Uart_Mc_rx__0__HSIOM_UART, 9
.set Uart_Mc_rx__0__HSIOM_UART_RX, 9
.set Uart_Mc_rx__0__INTCFG, CYREG_GPIO_PRT7_INTR_CFG
.set Uart_Mc_rx__0__INTR, CYREG_GPIO_PRT7_INTR
.set Uart_Mc_rx__0__INTR_CFG, CYREG_GPIO_PRT7_INTR_CFG
.set Uart_Mc_rx__0__INTSTAT, CYREG_GPIO_PRT7_INTR
.set Uart_Mc_rx__0__MASK, 0x01
.set Uart_Mc_rx__0__PC, CYREG_GPIO_PRT7_PC
.set Uart_Mc_rx__0__PC2, CYREG_GPIO_PRT7_PC2
.set Uart_Mc_rx__0__PORT, 7
.set Uart_Mc_rx__0__PS, CYREG_GPIO_PRT7_PS
.set Uart_Mc_rx__0__SHIFT, 0
.set Uart_Mc_rx__DR, CYREG_GPIO_PRT7_DR
.set Uart_Mc_rx__DR_CLR, CYREG_GPIO_PRT7_DR_CLR
.set Uart_Mc_rx__DR_INV, CYREG_GPIO_PRT7_DR_INV
.set Uart_Mc_rx__DR_SET, CYREG_GPIO_PRT7_DR_SET
.set Uart_Mc_rx__INTCFG, CYREG_GPIO_PRT7_INTR_CFG
.set Uart_Mc_rx__INTR, CYREG_GPIO_PRT7_INTR
.set Uart_Mc_rx__INTR_CFG, CYREG_GPIO_PRT7_INTR_CFG
.set Uart_Mc_rx__INTSTAT, CYREG_GPIO_PRT7_INTR
.set Uart_Mc_rx__MASK, 0x01
.set Uart_Mc_rx__PC, CYREG_GPIO_PRT7_PC
.set Uart_Mc_rx__PC2, CYREG_GPIO_PRT7_PC2
.set Uart_Mc_rx__PORT, 7
.set Uart_Mc_rx__PS, CYREG_GPIO_PRT7_PS
.set Uart_Mc_rx__SHIFT, 0
.set Uart_Mc_SCB__CTRL, CYREG_SCB3_CTRL
.set Uart_Mc_SCB__EZ_DATA0, CYREG_SCB3_EZ_DATA0
.set Uart_Mc_SCB__EZ_DATA1, CYREG_SCB3_EZ_DATA1
.set Uart_Mc_SCB__EZ_DATA10, CYREG_SCB3_EZ_DATA10
.set Uart_Mc_SCB__EZ_DATA11, CYREG_SCB3_EZ_DATA11
.set Uart_Mc_SCB__EZ_DATA12, CYREG_SCB3_EZ_DATA12
.set Uart_Mc_SCB__EZ_DATA13, CYREG_SCB3_EZ_DATA13
.set Uart_Mc_SCB__EZ_DATA14, CYREG_SCB3_EZ_DATA14
.set Uart_Mc_SCB__EZ_DATA15, CYREG_SCB3_EZ_DATA15
.set Uart_Mc_SCB__EZ_DATA16, CYREG_SCB3_EZ_DATA16
.set Uart_Mc_SCB__EZ_DATA17, CYREG_SCB3_EZ_DATA17
.set Uart_Mc_SCB__EZ_DATA18, CYREG_SCB3_EZ_DATA18
.set Uart_Mc_SCB__EZ_DATA19, CYREG_SCB3_EZ_DATA19
.set Uart_Mc_SCB__EZ_DATA2, CYREG_SCB3_EZ_DATA2
.set Uart_Mc_SCB__EZ_DATA20, CYREG_SCB3_EZ_DATA20
.set Uart_Mc_SCB__EZ_DATA21, CYREG_SCB3_EZ_DATA21
.set Uart_Mc_SCB__EZ_DATA22, CYREG_SCB3_EZ_DATA22
.set Uart_Mc_SCB__EZ_DATA23, CYREG_SCB3_EZ_DATA23
.set Uart_Mc_SCB__EZ_DATA24, CYREG_SCB3_EZ_DATA24
.set Uart_Mc_SCB__EZ_DATA25, CYREG_SCB3_EZ_DATA25
.set Uart_Mc_SCB__EZ_DATA26, CYREG_SCB3_EZ_DATA26
.set Uart_Mc_SCB__EZ_DATA27, CYREG_SCB3_EZ_DATA27
.set Uart_Mc_SCB__EZ_DATA28, CYREG_SCB3_EZ_DATA28
.set Uart_Mc_SCB__EZ_DATA29, CYREG_SCB3_EZ_DATA29
.set Uart_Mc_SCB__EZ_DATA3, CYREG_SCB3_EZ_DATA3
.set Uart_Mc_SCB__EZ_DATA30, CYREG_SCB3_EZ_DATA30
.set Uart_Mc_SCB__EZ_DATA31, CYREG_SCB3_EZ_DATA31
.set Uart_Mc_SCB__EZ_DATA4, CYREG_SCB3_EZ_DATA4
.set Uart_Mc_SCB__EZ_DATA5, CYREG_SCB3_EZ_DATA5
.set Uart_Mc_SCB__EZ_DATA6, CYREG_SCB3_EZ_DATA6
.set Uart_Mc_SCB__EZ_DATA7, CYREG_SCB3_EZ_DATA7
.set Uart_Mc_SCB__EZ_DATA8, CYREG_SCB3_EZ_DATA8
.set Uart_Mc_SCB__EZ_DATA9, CYREG_SCB3_EZ_DATA9
.set Uart_Mc_SCB__I2C_CFG, CYREG_SCB3_I2C_CFG
.set Uart_Mc_SCB__I2C_CTRL, CYREG_SCB3_I2C_CTRL
.set Uart_Mc_SCB__I2C_M_CMD, CYREG_SCB3_I2C_M_CMD
.set Uart_Mc_SCB__I2C_S_CMD, CYREG_SCB3_I2C_S_CMD
.set Uart_Mc_SCB__I2C_STATUS, CYREG_SCB3_I2C_STATUS
.set Uart_Mc_SCB__INTR_CAUSE, CYREG_SCB3_INTR_CAUSE
.set Uart_Mc_SCB__INTR_I2C_EC, CYREG_SCB3_INTR_I2C_EC
.set Uart_Mc_SCB__INTR_I2C_EC_MASK, CYREG_SCB3_INTR_I2C_EC_MASK
.set Uart_Mc_SCB__INTR_I2C_EC_MASKED, CYREG_SCB3_INTR_I2C_EC_MASKED
.set Uart_Mc_SCB__INTR_M, CYREG_SCB3_INTR_M
.set Uart_Mc_SCB__INTR_M_MASK, CYREG_SCB3_INTR_M_MASK
.set Uart_Mc_SCB__INTR_M_MASKED, CYREG_SCB3_INTR_M_MASKED
.set Uart_Mc_SCB__INTR_M_SET, CYREG_SCB3_INTR_M_SET
.set Uart_Mc_SCB__INTR_RX, CYREG_SCB3_INTR_RX
.set Uart_Mc_SCB__INTR_RX_MASK, CYREG_SCB3_INTR_RX_MASK
.set Uart_Mc_SCB__INTR_RX_MASKED, CYREG_SCB3_INTR_RX_MASKED
.set Uart_Mc_SCB__INTR_RX_SET, CYREG_SCB3_INTR_RX_SET
.set Uart_Mc_SCB__INTR_S, CYREG_SCB3_INTR_S
.set Uart_Mc_SCB__INTR_S_MASK, CYREG_SCB3_INTR_S_MASK
.set Uart_Mc_SCB__INTR_S_MASKED, CYREG_SCB3_INTR_S_MASKED
.set Uart_Mc_SCB__INTR_S_SET, CYREG_SCB3_INTR_S_SET
.set Uart_Mc_SCB__INTR_SPI_EC, CYREG_SCB3_INTR_SPI_EC
.set Uart_Mc_SCB__INTR_SPI_EC_MASK, CYREG_SCB3_INTR_SPI_EC_MASK
.set Uart_Mc_SCB__INTR_SPI_EC_MASKED, CYREG_SCB3_INTR_SPI_EC_MASKED
.set Uart_Mc_SCB__INTR_TX, CYREG_SCB3_INTR_TX
.set Uart_Mc_SCB__INTR_TX_MASK, CYREG_SCB3_INTR_TX_MASK
.set Uart_Mc_SCB__INTR_TX_MASKED, CYREG_SCB3_INTR_TX_MASKED
.set Uart_Mc_SCB__INTR_TX_SET, CYREG_SCB3_INTR_TX_SET
.set Uart_Mc_SCB__RX_CTRL, CYREG_SCB3_RX_CTRL
.set Uart_Mc_SCB__RX_FIFO_CTRL, CYREG_SCB3_RX_FIFO_CTRL
.set Uart_Mc_SCB__RX_FIFO_RD, CYREG_SCB3_RX_FIFO_RD
.set Uart_Mc_SCB__RX_FIFO_RD_SILENT, CYREG_SCB3_RX_FIFO_RD_SILENT
.set Uart_Mc_SCB__RX_FIFO_STATUS, CYREG_SCB3_RX_FIFO_STATUS
.set Uart_Mc_SCB__RX_MATCH, CYREG_SCB3_RX_MATCH
.set Uart_Mc_SCB__SPI_CTRL, CYREG_SCB3_SPI_CTRL
.set Uart_Mc_SCB__SPI_STATUS, CYREG_SCB3_SPI_STATUS
.set Uart_Mc_SCB__SS0_POSISTION, 0
.set Uart_Mc_SCB__SS1_POSISTION, 1
.set Uart_Mc_SCB__SS2_POSISTION, 2
.set Uart_Mc_SCB__SS3_POSISTION, 3
.set Uart_Mc_SCB__STATUS, CYREG_SCB3_STATUS
.set Uart_Mc_SCB__TX_CTRL, CYREG_SCB3_TX_CTRL
.set Uart_Mc_SCB__TX_FIFO_CTRL, CYREG_SCB3_TX_FIFO_CTRL
.set Uart_Mc_SCB__TX_FIFO_STATUS, CYREG_SCB3_TX_FIFO_STATUS
.set Uart_Mc_SCB__TX_FIFO_WR, CYREG_SCB3_TX_FIFO_WR
.set Uart_Mc_SCB__UART_CTRL, CYREG_SCB3_UART_CTRL
.set Uart_Mc_SCB__UART_FLOW_CTRL, CYREG_SCB3_UART_FLOW_CTRL
.set Uart_Mc_SCB__UART_RX_CTRL, CYREG_SCB3_UART_RX_CTRL
.set Uart_Mc_SCB__UART_RX_STATUS, CYREG_SCB3_UART_RX_STATUS
.set Uart_Mc_SCB__UART_TX_CTRL, CYREG_SCB3_UART_TX_CTRL
.set Uart_Mc_SCB_IRQ__INTC_CLR_EN_REG, CYREG_CM0P_ICER
.set Uart_Mc_SCB_IRQ__INTC_CLR_PD_REG, CYREG_CM0P_ICPR
.set Uart_Mc_SCB_IRQ__INTC_MASK, 0x400
.set Uart_Mc_SCB_IRQ__INTC_NUMBER, 10
.set Uart_Mc_SCB_IRQ__INTC_PRIOR_MASK, 0xC00000
.set Uart_Mc_SCB_IRQ__INTC_PRIOR_NUM, 3
.set Uart_Mc_SCB_IRQ__INTC_PRIOR_REG, CYREG_CM0P_IPR2
.set Uart_Mc_SCB_IRQ__INTC_SET_EN_REG, CYREG_CM0P_ISER
.set Uart_Mc_SCB_IRQ__INTC_SET_PD_REG, CYREG_CM0P_ISPR
.set Uart_Mc_SCBCLK__CTRL_REGISTER, CYREG_PERI_PCLK_CTL3
.set Uart_Mc_SCBCLK__DIV_ID, 0x00000041
.set Uart_Mc_SCBCLK__DIV_REGISTER, CYREG_PERI_DIV_16_CTL1
.set Uart_Mc_SCBCLK__PA_DIV_ID, 0x000000FF
.set Uart_Mc_tx__0__DR, CYREG_GPIO_PRT7_DR
.set Uart_Mc_tx__0__DR_CLR, CYREG_GPIO_PRT7_DR_CLR
.set Uart_Mc_tx__0__DR_INV, CYREG_GPIO_PRT7_DR_INV
.set Uart_Mc_tx__0__DR_SET, CYREG_GPIO_PRT7_DR_SET
.set Uart_Mc_tx__0__HSIOM, CYREG_HSIOM_PORT_SEL7
.set Uart_Mc_tx__0__HSIOM_GPIO, 0
.set Uart_Mc_tx__0__HSIOM_I2C, 14
.set Uart_Mc_tx__0__HSIOM_I2C_SDA, 14
.set Uart_Mc_tx__0__HSIOM_MASK, 0x000000F0
.set Uart_Mc_tx__0__HSIOM_SHIFT, 4
.set Uart_Mc_tx__0__HSIOM_SPI, 15
.set Uart_Mc_tx__0__HSIOM_SPI_MISO, 15
.set Uart_Mc_tx__0__HSIOM_UART, 9
.set Uart_Mc_tx__0__HSIOM_UART_TX, 9
.set Uart_Mc_tx__0__INTCFG, CYREG_GPIO_PRT7_INTR_CFG
.set Uart_Mc_tx__0__INTR, CYREG_GPIO_PRT7_INTR
.set Uart_Mc_tx__0__INTR_CFG, CYREG_GPIO_PRT7_INTR_CFG
.set Uart_Mc_tx__0__INTSTAT, CYREG_GPIO_PRT7_INTR
.set Uart_Mc_tx__0__MASK, 0x02
.set Uart_Mc_tx__0__PC, CYREG_GPIO_PRT7_PC
.set Uart_Mc_tx__0__PC2, CYREG_GPIO_PRT7_PC2
.set Uart_Mc_tx__0__PORT, 7
.set Uart_Mc_tx__0__PS, CYREG_GPIO_PRT7_PS
.set Uart_Mc_tx__0__SHIFT, 1
.set Uart_Mc_tx__DR, CYREG_GPIO_PRT7_DR
.set Uart_Mc_tx__DR_CLR, CYREG_GPIO_PRT7_DR_CLR
.set Uart_Mc_tx__DR_INV, CYREG_GPIO_PRT7_DR_INV
.set Uart_Mc_tx__DR_SET, CYREG_GPIO_PRT7_DR_SET
.set Uart_Mc_tx__INTCFG, CYREG_GPIO_PRT7_INTR_CFG
.set Uart_Mc_tx__INTR, CYREG_GPIO_PRT7_INTR
.set Uart_Mc_tx__INTR_CFG, CYREG_GPIO_PRT7_INTR_CFG
.set Uart_Mc_tx__INTSTAT, CYREG_GPIO_PRT7_INTR
.set Uart_Mc_tx__MASK, 0x02
.set Uart_Mc_tx__PC, CYREG_GPIO_PRT7_PC
.set Uart_Mc_tx__PC2, CYREG_GPIO_PRT7_PC2
.set Uart_Mc_tx__PORT, 7
.set Uart_Mc_tx__PS, CYREG_GPIO_PRT7_PS
.set Uart_Mc_tx__SHIFT, 1

/* BuzzerVol */
.set BuzzerVol__0__DR, CYREG_GPIO_PRT3_DR
.set BuzzerVol__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set BuzzerVol__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set BuzzerVol__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set BuzzerVol__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set BuzzerVol__0__HSIOM_MASK, 0x0F000000
.set BuzzerVol__0__HSIOM_SHIFT, 24
.set BuzzerVol__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set BuzzerVol__0__INTR, CYREG_GPIO_PRT3_INTR
.set BuzzerVol__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set BuzzerVol__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set BuzzerVol__0__MASK, 0x40
.set BuzzerVol__0__PC, CYREG_GPIO_PRT3_PC
.set BuzzerVol__0__PC2, CYREG_GPIO_PRT3_PC2
.set BuzzerVol__0__PORT, 3
.set BuzzerVol__0__PS, CYREG_GPIO_PRT3_PS
.set BuzzerVol__0__SHIFT, 6
.set BuzzerVol__DR, CYREG_GPIO_PRT3_DR
.set BuzzerVol__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set BuzzerVol__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set BuzzerVol__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set BuzzerVol__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set BuzzerVol__INTR, CYREG_GPIO_PRT3_INTR
.set BuzzerVol__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set BuzzerVol__INTSTAT, CYREG_GPIO_PRT3_INTR
.set BuzzerVol__MASK, 0x40
.set BuzzerVol__PC, CYREG_GPIO_PRT3_PC
.set BuzzerVol__PC2, CYREG_GPIO_PRT3_PC2
.set BuzzerVol__PORT, 3
.set BuzzerVol__PS, CYREG_GPIO_PRT3_PS
.set BuzzerVol__SHIFT, 6

/* BuzzerFreq */
.set BuzzerFreq__0__DR, CYREG_GPIO_PRT3_DR
.set BuzzerFreq__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set BuzzerFreq__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set BuzzerFreq__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set BuzzerFreq__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set BuzzerFreq__0__HSIOM_MASK, 0x000F0000
.set BuzzerFreq__0__HSIOM_SHIFT, 16
.set BuzzerFreq__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set BuzzerFreq__0__INTR, CYREG_GPIO_PRT3_INTR
.set BuzzerFreq__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set BuzzerFreq__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set BuzzerFreq__0__MASK, 0x10
.set BuzzerFreq__0__PC, CYREG_GPIO_PRT3_PC
.set BuzzerFreq__0__PC2, CYREG_GPIO_PRT3_PC2
.set BuzzerFreq__0__PORT, 3
.set BuzzerFreq__0__PS, CYREG_GPIO_PRT3_PS
.set BuzzerFreq__0__SHIFT, 4
.set BuzzerFreq__DR, CYREG_GPIO_PRT3_DR
.set BuzzerFreq__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set BuzzerFreq__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set BuzzerFreq__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set BuzzerFreq__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set BuzzerFreq__INTR, CYREG_GPIO_PRT3_INTR
.set BuzzerFreq__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set BuzzerFreq__INTSTAT, CYREG_GPIO_PRT3_INTR
.set BuzzerFreq__MASK, 0x10
.set BuzzerFreq__PC, CYREG_GPIO_PRT3_PC
.set BuzzerFreq__PC2, CYREG_GPIO_PRT3_PC2
.set BuzzerFreq__PORT, 3
.set BuzzerFreq__PS, CYREG_GPIO_PRT3_PS
.set BuzzerFreq__SHIFT, 4

/* EncoderSink */
.set EncoderSink__0__DR, CYREG_GPIO_PRT1_DR
.set EncoderSink__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set EncoderSink__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set EncoderSink__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set EncoderSink__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set EncoderSink__0__HSIOM_MASK, 0x0F000000
.set EncoderSink__0__HSIOM_SHIFT, 24
.set EncoderSink__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set EncoderSink__0__INTR, CYREG_GPIO_PRT1_INTR
.set EncoderSink__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set EncoderSink__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set EncoderSink__0__MASK, 0x40
.set EncoderSink__0__PC, CYREG_GPIO_PRT1_PC
.set EncoderSink__0__PC2, CYREG_GPIO_PRT1_PC2
.set EncoderSink__0__PORT, 1
.set EncoderSink__0__PS, CYREG_GPIO_PRT1_PS
.set EncoderSink__0__SHIFT, 6
.set EncoderSink__DR, CYREG_GPIO_PRT1_DR
.set EncoderSink__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set EncoderSink__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set EncoderSink__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set EncoderSink__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set EncoderSink__INTR, CYREG_GPIO_PRT1_INTR
.set EncoderSink__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set EncoderSink__INTSTAT, CYREG_GPIO_PRT1_INTR
.set EncoderSink__MASK, 0x40
.set EncoderSink__PC, CYREG_GPIO_PRT1_PC
.set EncoderSink__PC2, CYREG_GPIO_PRT1_PC2
.set EncoderSink__PORT, 1
.set EncoderSink__PS, CYREG_GPIO_PRT1_PS
.set EncoderSink__SHIFT, 6

/* SegDispData */
.set SegDispData__0__DR, CYREG_GPIO_PRT0_DR
.set SegDispData__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set SegDispData__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set SegDispData__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set SegDispData__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set SegDispData__0__HSIOM_MASK, 0x000F0000
.set SegDispData__0__HSIOM_SHIFT, 16
.set SegDispData__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set SegDispData__0__INTR, CYREG_GPIO_PRT0_INTR
.set SegDispData__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set SegDispData__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set SegDispData__0__MASK, 0x10
.set SegDispData__0__PC, CYREG_GPIO_PRT0_PC
.set SegDispData__0__PC2, CYREG_GPIO_PRT0_PC2
.set SegDispData__0__PORT, 0
.set SegDispData__0__PS, CYREG_GPIO_PRT0_PS
.set SegDispData__0__SHIFT, 4
.set SegDispData__DR, CYREG_GPIO_PRT0_DR
.set SegDispData__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set SegDispData__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set SegDispData__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set SegDispData__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set SegDispData__INTR, CYREG_GPIO_PRT0_INTR
.set SegDispData__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set SegDispData__INTSTAT, CYREG_GPIO_PRT0_INTR
.set SegDispData__MASK, 0x10
.set SegDispData__PC, CYREG_GPIO_PRT0_PC
.set SegDispData__PC2, CYREG_GPIO_PRT0_PC2
.set SegDispData__PORT, 0
.set SegDispData__PS, CYREG_GPIO_PRT0_PS
.set SegDispData__SHIFT, 4

/* SegDispStb1 */
.set SegDispStb1__0__DR, CYREG_GPIO_PRT3_DR
.set SegDispStb1__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set SegDispStb1__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set SegDispStb1__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set SegDispStb1__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set SegDispStb1__0__HSIOM_MASK, 0x00F00000
.set SegDispStb1__0__HSIOM_SHIFT, 20
.set SegDispStb1__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set SegDispStb1__0__INTR, CYREG_GPIO_PRT3_INTR
.set SegDispStb1__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set SegDispStb1__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set SegDispStb1__0__MASK, 0x20
.set SegDispStb1__0__PC, CYREG_GPIO_PRT3_PC
.set SegDispStb1__0__PC2, CYREG_GPIO_PRT3_PC2
.set SegDispStb1__0__PORT, 3
.set SegDispStb1__0__PS, CYREG_GPIO_PRT3_PS
.set SegDispStb1__0__SHIFT, 5
.set SegDispStb1__DR, CYREG_GPIO_PRT3_DR
.set SegDispStb1__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set SegDispStb1__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set SegDispStb1__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set SegDispStb1__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set SegDispStb1__INTR, CYREG_GPIO_PRT3_INTR
.set SegDispStb1__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set SegDispStb1__INTSTAT, CYREG_GPIO_PRT3_INTR
.set SegDispStb1__MASK, 0x20
.set SegDispStb1__PC, CYREG_GPIO_PRT3_PC
.set SegDispStb1__PC2, CYREG_GPIO_PRT3_PC2
.set SegDispStb1__PORT, 3
.set SegDispStb1__PS, CYREG_GPIO_PRT3_PS
.set SegDispStb1__SHIFT, 5

/* SegDispStb2 */
.set SegDispStb2__0__DR, CYREG_GPIO_PRT0_DR
.set SegDispStb2__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set SegDispStb2__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set SegDispStb2__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set SegDispStb2__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set SegDispStb2__0__HSIOM_MASK, 0xF0000000
.set SegDispStb2__0__HSIOM_SHIFT, 28
.set SegDispStb2__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set SegDispStb2__0__INTR, CYREG_GPIO_PRT0_INTR
.set SegDispStb2__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set SegDispStb2__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set SegDispStb2__0__MASK, 0x80
.set SegDispStb2__0__PC, CYREG_GPIO_PRT0_PC
.set SegDispStb2__0__PC2, CYREG_GPIO_PRT0_PC2
.set SegDispStb2__0__PORT, 0
.set SegDispStb2__0__PS, CYREG_GPIO_PRT0_PS
.set SegDispStb2__0__SHIFT, 7
.set SegDispStb2__DR, CYREG_GPIO_PRT0_DR
.set SegDispStb2__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set SegDispStb2__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set SegDispStb2__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set SegDispStb2__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set SegDispStb2__INTR, CYREG_GPIO_PRT0_INTR
.set SegDispStb2__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set SegDispStb2__INTSTAT, CYREG_GPIO_PRT0_INTR
.set SegDispStb2__MASK, 0x80
.set SegDispStb2__PC, CYREG_GPIO_PRT0_PC
.set SegDispStb2__PC2, CYREG_GPIO_PRT0_PC2
.set SegDispStb2__PORT, 0
.set SegDispStb2__PS, CYREG_GPIO_PRT0_PS
.set SegDispStb2__SHIFT, 7

/* HeartbeatLed */
.set HeartbeatLed__0__DR, CYREG_GPIO_PRT5_DR
.set HeartbeatLed__0__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
.set HeartbeatLed__0__DR_INV, CYREG_GPIO_PRT5_DR_INV
.set HeartbeatLed__0__DR_SET, CYREG_GPIO_PRT5_DR_SET
.set HeartbeatLed__0__HSIOM, CYREG_HSIOM_PORT_SEL5
.set HeartbeatLed__0__HSIOM_MASK, 0x00F00000
.set HeartbeatLed__0__HSIOM_SHIFT, 20
.set HeartbeatLed__0__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
.set HeartbeatLed__0__INTR, CYREG_GPIO_PRT5_INTR
.set HeartbeatLed__0__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
.set HeartbeatLed__0__INTSTAT, CYREG_GPIO_PRT5_INTR
.set HeartbeatLed__0__MASK, 0x20
.set HeartbeatLed__0__PC, CYREG_GPIO_PRT5_PC
.set HeartbeatLed__0__PC2, CYREG_GPIO_PRT5_PC2
.set HeartbeatLed__0__PORT, 5
.set HeartbeatLed__0__PS, CYREG_GPIO_PRT5_PS
.set HeartbeatLed__0__SHIFT, 5
.set HeartbeatLed__DR, CYREG_GPIO_PRT5_DR
.set HeartbeatLed__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
.set HeartbeatLed__DR_INV, CYREG_GPIO_PRT5_DR_INV
.set HeartbeatLed__DR_SET, CYREG_GPIO_PRT5_DR_SET
.set HeartbeatLed__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
.set HeartbeatLed__INTR, CYREG_GPIO_PRT5_INTR
.set HeartbeatLed__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
.set HeartbeatLed__INTSTAT, CYREG_GPIO_PRT5_INTR
.set HeartbeatLed__MASK, 0x20
.set HeartbeatLed__PC, CYREG_GPIO_PRT5_PC
.set HeartbeatLed__PC2, CYREG_GPIO_PRT5_PC2
.set HeartbeatLed__PORT, 5
.set HeartbeatLed__PS, CYREG_GPIO_PRT5_PS
.set HeartbeatLed__SHIFT, 5

/* SegDispClock */
.set SegDispClock__0__DR, CYREG_GPIO_PRT0_DR
.set SegDispClock__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set SegDispClock__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set SegDispClock__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set SegDispClock__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set SegDispClock__0__HSIOM_MASK, 0x0F000000
.set SegDispClock__0__HSIOM_SHIFT, 24
.set SegDispClock__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set SegDispClock__0__INTR, CYREG_GPIO_PRT0_INTR
.set SegDispClock__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set SegDispClock__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set SegDispClock__0__MASK, 0x40
.set SegDispClock__0__PC, CYREG_GPIO_PRT0_PC
.set SegDispClock__0__PC2, CYREG_GPIO_PRT0_PC2
.set SegDispClock__0__PORT, 0
.set SegDispClock__0__PS, CYREG_GPIO_PRT0_PS
.set SegDispClock__0__SHIFT, 6
.set SegDispClock__DR, CYREG_GPIO_PRT0_DR
.set SegDispClock__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set SegDispClock__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set SegDispClock__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set SegDispClock__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set SegDispClock__INTR, CYREG_GPIO_PRT0_INTR
.set SegDispClock__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set SegDispClock__INTSTAT, CYREG_GPIO_PRT0_INTR
.set SegDispClock__MASK, 0x40
.set SegDispClock__PC, CYREG_GPIO_PRT0_PC
.set SegDispClock__PC2, CYREG_GPIO_PRT0_PC2
.set SegDispClock__PORT, 0
.set SegDispClock__PS, CYREG_GPIO_PRT0_PS
.set SegDispClock__SHIFT, 6

/* Input_Capsense */
.set Input_Capsense_Cmod__0__DR, CYREG_GPIO_PRT4_DR
.set Input_Capsense_Cmod__0__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set Input_Capsense_Cmod__0__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set Input_Capsense_Cmod__0__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set Input_Capsense_Cmod__0__HSIOM, CYREG_HSIOM_PORT_SEL4
.set Input_Capsense_Cmod__0__HSIOM_MASK, 0x0000F000
.set Input_Capsense_Cmod__0__HSIOM_SHIFT, 12
.set Input_Capsense_Cmod__0__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set Input_Capsense_Cmod__0__INTR, CYREG_GPIO_PRT4_INTR
.set Input_Capsense_Cmod__0__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set Input_Capsense_Cmod__0__INTSTAT, CYREG_GPIO_PRT4_INTR
.set Input_Capsense_Cmod__0__MASK, 0x08
.set Input_Capsense_Cmod__0__PC, CYREG_GPIO_PRT4_PC
.set Input_Capsense_Cmod__0__PC2, CYREG_GPIO_PRT4_PC2
.set Input_Capsense_Cmod__0__PORT, 4
.set Input_Capsense_Cmod__0__PS, CYREG_GPIO_PRT4_PS
.set Input_Capsense_Cmod__0__SHIFT, 3
.set Input_Capsense_Cmod__Cmod__DR, CYREG_GPIO_PRT4_DR
.set Input_Capsense_Cmod__Cmod__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set Input_Capsense_Cmod__Cmod__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set Input_Capsense_Cmod__Cmod__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set Input_Capsense_Cmod__Cmod__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set Input_Capsense_Cmod__Cmod__INTR, CYREG_GPIO_PRT4_INTR
.set Input_Capsense_Cmod__Cmod__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set Input_Capsense_Cmod__Cmod__INTSTAT, CYREG_GPIO_PRT4_INTR
.set Input_Capsense_Cmod__Cmod__MASK, 0x08
.set Input_Capsense_Cmod__Cmod__PC, CYREG_GPIO_PRT4_PC
.set Input_Capsense_Cmod__Cmod__PC2, CYREG_GPIO_PRT4_PC2
.set Input_Capsense_Cmod__Cmod__PORT, 4
.set Input_Capsense_Cmod__Cmod__PS, CYREG_GPIO_PRT4_PS
.set Input_Capsense_Cmod__Cmod__SHIFT, 3
.set Input_Capsense_Cmod__DR, CYREG_GPIO_PRT4_DR
.set Input_Capsense_Cmod__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set Input_Capsense_Cmod__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set Input_Capsense_Cmod__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set Input_Capsense_Cmod__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set Input_Capsense_Cmod__INTR, CYREG_GPIO_PRT4_INTR
.set Input_Capsense_Cmod__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set Input_Capsense_Cmod__INTSTAT, CYREG_GPIO_PRT4_INTR
.set Input_Capsense_Cmod__MASK, 0x08
.set Input_Capsense_Cmod__PC, CYREG_GPIO_PRT4_PC
.set Input_Capsense_Cmod__PC2, CYREG_GPIO_PRT4_PC2
.set Input_Capsense_Cmod__PORT, 4
.set Input_Capsense_Cmod__PS, CYREG_GPIO_PRT4_PS
.set Input_Capsense_Cmod__SHIFT, 3
.set Input_Capsense_CSD__ADC_CTL, CYREG_CSD_ADC_CTL
.set Input_Capsense_CSD__CMOD_PAD, 1
.set Input_Capsense_CSD__CSD_CONFIG, CYREG_CSD_CONFIG
.set Input_Capsense_CSD__CSD_INTR, CYREG_CSD_INTR
.set Input_Capsense_CSD__CSD_INTR_SET, CYREG_CSD_INTR_SET
.set Input_Capsense_CSD__CSD_NUMBER, 0
.set Input_Capsense_CSD__CSD_STATUS, CYREG_CSD_STATUS
.set Input_Capsense_CSD__CSDCMP, CYREG_CSD_CSDCMP
.set Input_Capsense_CSD__CSH_TANK_PAD, 2
.set Input_Capsense_CSD__CSHIELD_PAD, 4
.set Input_Capsense_CSD__DEDICATED_IO0, Input_Capsense_CSD__CSH_TANK_PAD
.set Input_Capsense_CSD__HSCMP, CYREG_CSD_HSCMP
.set Input_Capsense_CSD__INTR_MASK, CYREG_CSD_INTR_MASK
.set Input_Capsense_CSD__REFGEN, CYREG_CSD_REFGEN
.set Input_Capsense_CSD__RESULT_VAL1, CYREG_CSD_RESULT_VAL1
.set Input_Capsense_CSD__RESULT_VAL2, CYREG_CSD_RESULT_VAL2
.set Input_Capsense_CSD__SENSE_DUTY, CYREG_CSD_SENSE_DUTY
.set Input_Capsense_CSD__SENSE_PERIOD, CYREG_CSD_SENSE_PERIOD
.set Input_Capsense_CSD__SEQ_INIT_CNT, CYREG_CSD_SEQ_INIT_CNT
.set Input_Capsense_CSD__SEQ_NORM_CNT, CYREG_CSD_SEQ_NORM_CNT
.set Input_Capsense_CSD__SEQ_START, CYREG_CSD_SEQ_START
.set Input_Capsense_CSD__SEQ_TIME, CYREG_CSD_SEQ_TIME
.set Input_Capsense_CSD__SW_AMUXBUF_SEL, CYREG_CSD_SW_AMUXBUF_SEL
.set Input_Capsense_CSD__SW_BYP_SEL, CYREG_CSD_SW_BYP_SEL
.set Input_Capsense_CSD__SW_CMP_N_SEL, CYREG_CSD_SW_CMP_N_SEL
.set Input_Capsense_CSD__SW_CMP_P_SEL, CYREG_CSD_SW_CMP_P_SEL
.set Input_Capsense_CSD__SW_DSI_SEL, CYREG_CSD_SW_DSI_SEL
.set Input_Capsense_CSD__SW_FW_MOD_SEL, CYREG_CSD_SW_FW_MOD_SEL
.set Input_Capsense_CSD__SW_FW_TANK_SEL, CYREG_CSD_SW_FW_TANK_SEL
.set Input_Capsense_CSD__SW_HS_N_SEL, CYREG_CSD_SW_HS_N_SEL
.set Input_Capsense_CSD__SW_HS_P_SEL, CYREG_CSD_SW_HS_P_SEL
.set Input_Capsense_CSD__SW_REFGEN_SEL, CYREG_CSD_SW_REFGEN_SEL
.set Input_Capsense_CSD__SW_RES, CYREG_CSD_SW_RES
.set Input_Capsense_CSD__SW_SHIELD_SEL, CYREG_CSD_SW_SHIELD_SEL
.set Input_Capsense_CSD__VREF_EXT_PAD, 8
.set Input_Capsense_IDACComp__CONFIG, CYREG_CSD_CONFIG
.set Input_Capsense_IDACComp__IDAC, CYREG_CSD_IDACB
.set Input_Capsense_IDACComp__POSITION, 1
.set Input_Capsense_IDACMod__CONFIG, CYREG_CSD_CONFIG
.set Input_Capsense_IDACMod__IDAC, CYREG_CSD_IDACA
.set Input_Capsense_IDACMod__POSITION, 0
.set Input_Capsense_ISR__INTC_CLR_EN_REG, CYREG_CM0P_ICER
.set Input_Capsense_ISR__INTC_CLR_PD_REG, CYREG_CM0P_ICPR
.set Input_Capsense_ISR__INTC_MASK, 0x10000
.set Input_Capsense_ISR__INTC_NUMBER, 16
.set Input_Capsense_ISR__INTC_PRIOR_MASK, 0xC0
.set Input_Capsense_ISR__INTC_PRIOR_NUM, 3
.set Input_Capsense_ISR__INTC_PRIOR_REG, CYREG_CM0P_IPR4
.set Input_Capsense_ISR__INTC_SET_EN_REG, CYREG_CM0P_ISER
.set Input_Capsense_ISR__INTC_SET_PD_REG, CYREG_CM0P_ISPR
.set Input_Capsense_ModClk__CTRL_REGISTER, CYREG_PERI_PCLK_CTL5
.set Input_Capsense_ModClk__DIV_ID, 0x00000040
.set Input_Capsense_ModClk__DIV_REGISTER, CYREG_PERI_DIV_16_CTL0
.set Input_Capsense_ModClk__PA_DIV_ID, 0x000000FF
.set Input_Capsense_Sns__0__DR, CYREG_GPIO_PRT2_DR
.set Input_Capsense_Sns__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set Input_Capsense_Sns__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set Input_Capsense_Sns__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set Input_Capsense_Sns__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set Input_Capsense_Sns__0__HSIOM_MASK, 0x0000000F
.set Input_Capsense_Sns__0__HSIOM_SHIFT, 0
.set Input_Capsense_Sns__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set Input_Capsense_Sns__0__INTR, CYREG_GPIO_PRT2_INTR
.set Input_Capsense_Sns__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set Input_Capsense_Sns__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set Input_Capsense_Sns__0__MASK, 0x01
.set Input_Capsense_Sns__0__PC, CYREG_GPIO_PRT2_PC
.set Input_Capsense_Sns__0__PC2, CYREG_GPIO_PRT2_PC2
.set Input_Capsense_Sns__0__PORT, 2
.set Input_Capsense_Sns__0__PS, CYREG_GPIO_PRT2_PS
.set Input_Capsense_Sns__0__SHIFT, 0
.set Input_Capsense_Sns__1__DR, CYREG_GPIO_PRT2_DR
.set Input_Capsense_Sns__1__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set Input_Capsense_Sns__1__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set Input_Capsense_Sns__1__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set Input_Capsense_Sns__1__HSIOM, CYREG_HSIOM_PORT_SEL2
.set Input_Capsense_Sns__1__HSIOM_MASK, 0x000000F0
.set Input_Capsense_Sns__1__HSIOM_SHIFT, 4
.set Input_Capsense_Sns__1__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set Input_Capsense_Sns__1__INTR, CYREG_GPIO_PRT2_INTR
.set Input_Capsense_Sns__1__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set Input_Capsense_Sns__1__INTSTAT, CYREG_GPIO_PRT2_INTR
.set Input_Capsense_Sns__1__MASK, 0x02
.set Input_Capsense_Sns__1__PC, CYREG_GPIO_PRT2_PC
.set Input_Capsense_Sns__1__PC2, CYREG_GPIO_PRT2_PC2
.set Input_Capsense_Sns__1__PORT, 2
.set Input_Capsense_Sns__1__PS, CYREG_GPIO_PRT2_PS
.set Input_Capsense_Sns__1__SHIFT, 1
.set Input_Capsense_Sns__10__DR, CYREG_GPIO_PRT6_DR
.set Input_Capsense_Sns__10__DR_CLR, CYREG_GPIO_PRT6_DR_CLR
.set Input_Capsense_Sns__10__DR_INV, CYREG_GPIO_PRT6_DR_INV
.set Input_Capsense_Sns__10__DR_SET, CYREG_GPIO_PRT6_DR_SET
.set Input_Capsense_Sns__10__HSIOM, CYREG_HSIOM_PORT_SEL6
.set Input_Capsense_Sns__10__HSIOM_MASK, 0x00000F00
.set Input_Capsense_Sns__10__HSIOM_SHIFT, 8
.set Input_Capsense_Sns__10__INTCFG, CYREG_GPIO_PRT6_INTR_CFG
.set Input_Capsense_Sns__10__INTR, CYREG_GPIO_PRT6_INTR
.set Input_Capsense_Sns__10__INTR_CFG, CYREG_GPIO_PRT6_INTR_CFG
.set Input_Capsense_Sns__10__INTSTAT, CYREG_GPIO_PRT6_INTR
.set Input_Capsense_Sns__10__MASK, 0x04
.set Input_Capsense_Sns__10__PC, CYREG_GPIO_PRT6_PC
.set Input_Capsense_Sns__10__PC2, CYREG_GPIO_PRT6_PC2
.set Input_Capsense_Sns__10__PORT, 6
.set Input_Capsense_Sns__10__PS, CYREG_GPIO_PRT6_PS
.set Input_Capsense_Sns__10__SHIFT, 2
.set Input_Capsense_Sns__11__DR, CYREG_GPIO_PRT6_DR
.set Input_Capsense_Sns__11__DR_CLR, CYREG_GPIO_PRT6_DR_CLR
.set Input_Capsense_Sns__11__DR_INV, CYREG_GPIO_PRT6_DR_INV
.set Input_Capsense_Sns__11__DR_SET, CYREG_GPIO_PRT6_DR_SET
.set Input_Capsense_Sns__11__HSIOM, CYREG_HSIOM_PORT_SEL6
.set Input_Capsense_Sns__11__HSIOM_MASK, 0x000F0000
.set Input_Capsense_Sns__11__HSIOM_SHIFT, 16
.set Input_Capsense_Sns__11__INTCFG, CYREG_GPIO_PRT6_INTR_CFG
.set Input_Capsense_Sns__11__INTR, CYREG_GPIO_PRT6_INTR
.set Input_Capsense_Sns__11__INTR_CFG, CYREG_GPIO_PRT6_INTR_CFG
.set Input_Capsense_Sns__11__INTSTAT, CYREG_GPIO_PRT6_INTR
.set Input_Capsense_Sns__11__MASK, 0x10
.set Input_Capsense_Sns__11__PC, CYREG_GPIO_PRT6_PC
.set Input_Capsense_Sns__11__PC2, CYREG_GPIO_PRT6_PC2
.set Input_Capsense_Sns__11__PORT, 6
.set Input_Capsense_Sns__11__PS, CYREG_GPIO_PRT6_PS
.set Input_Capsense_Sns__11__SHIFT, 4
.set Input_Capsense_Sns__12__DR, CYREG_GPIO_PRT3_DR
.set Input_Capsense_Sns__12__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set Input_Capsense_Sns__12__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set Input_Capsense_Sns__12__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set Input_Capsense_Sns__12__HSIOM, CYREG_HSIOM_PORT_SEL3
.set Input_Capsense_Sns__12__HSIOM_MASK, 0x0000000F
.set Input_Capsense_Sns__12__HSIOM_SHIFT, 0
.set Input_Capsense_Sns__12__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set Input_Capsense_Sns__12__INTR, CYREG_GPIO_PRT3_INTR
.set Input_Capsense_Sns__12__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set Input_Capsense_Sns__12__INTSTAT, CYREG_GPIO_PRT3_INTR
.set Input_Capsense_Sns__12__MASK, 0x01
.set Input_Capsense_Sns__12__PC, CYREG_GPIO_PRT3_PC
.set Input_Capsense_Sns__12__PC2, CYREG_GPIO_PRT3_PC2
.set Input_Capsense_Sns__12__PORT, 3
.set Input_Capsense_Sns__12__PS, CYREG_GPIO_PRT3_PS
.set Input_Capsense_Sns__12__SHIFT, 0
.set Input_Capsense_Sns__2__DR, CYREG_GPIO_PRT2_DR
.set Input_Capsense_Sns__2__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set Input_Capsense_Sns__2__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set Input_Capsense_Sns__2__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set Input_Capsense_Sns__2__HSIOM, CYREG_HSIOM_PORT_SEL2
.set Input_Capsense_Sns__2__HSIOM_MASK, 0x00000F00
.set Input_Capsense_Sns__2__HSIOM_SHIFT, 8
.set Input_Capsense_Sns__2__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set Input_Capsense_Sns__2__INTR, CYREG_GPIO_PRT2_INTR
.set Input_Capsense_Sns__2__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set Input_Capsense_Sns__2__INTSTAT, CYREG_GPIO_PRT2_INTR
.set Input_Capsense_Sns__2__MASK, 0x04
.set Input_Capsense_Sns__2__PC, CYREG_GPIO_PRT2_PC
.set Input_Capsense_Sns__2__PC2, CYREG_GPIO_PRT2_PC2
.set Input_Capsense_Sns__2__PORT, 2
.set Input_Capsense_Sns__2__PS, CYREG_GPIO_PRT2_PS
.set Input_Capsense_Sns__2__SHIFT, 2
.set Input_Capsense_Sns__3__DR, CYREG_GPIO_PRT2_DR
.set Input_Capsense_Sns__3__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set Input_Capsense_Sns__3__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set Input_Capsense_Sns__3__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set Input_Capsense_Sns__3__HSIOM, CYREG_HSIOM_PORT_SEL2
.set Input_Capsense_Sns__3__HSIOM_MASK, 0x0000F000
.set Input_Capsense_Sns__3__HSIOM_SHIFT, 12
.set Input_Capsense_Sns__3__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set Input_Capsense_Sns__3__INTR, CYREG_GPIO_PRT2_INTR
.set Input_Capsense_Sns__3__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set Input_Capsense_Sns__3__INTSTAT, CYREG_GPIO_PRT2_INTR
.set Input_Capsense_Sns__3__MASK, 0x08
.set Input_Capsense_Sns__3__PC, CYREG_GPIO_PRT2_PC
.set Input_Capsense_Sns__3__PC2, CYREG_GPIO_PRT2_PC2
.set Input_Capsense_Sns__3__PORT, 2
.set Input_Capsense_Sns__3__PS, CYREG_GPIO_PRT2_PS
.set Input_Capsense_Sns__3__SHIFT, 3
.set Input_Capsense_Sns__4__DR, CYREG_GPIO_PRT2_DR
.set Input_Capsense_Sns__4__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set Input_Capsense_Sns__4__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set Input_Capsense_Sns__4__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set Input_Capsense_Sns__4__HSIOM, CYREG_HSIOM_PORT_SEL2
.set Input_Capsense_Sns__4__HSIOM_MASK, 0x000F0000
.set Input_Capsense_Sns__4__HSIOM_SHIFT, 16
.set Input_Capsense_Sns__4__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set Input_Capsense_Sns__4__INTR, CYREG_GPIO_PRT2_INTR
.set Input_Capsense_Sns__4__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set Input_Capsense_Sns__4__INTSTAT, CYREG_GPIO_PRT2_INTR
.set Input_Capsense_Sns__4__MASK, 0x10
.set Input_Capsense_Sns__4__PC, CYREG_GPIO_PRT2_PC
.set Input_Capsense_Sns__4__PC2, CYREG_GPIO_PRT2_PC2
.set Input_Capsense_Sns__4__PORT, 2
.set Input_Capsense_Sns__4__PS, CYREG_GPIO_PRT2_PS
.set Input_Capsense_Sns__4__SHIFT, 4
.set Input_Capsense_Sns__5__DR, CYREG_GPIO_PRT2_DR
.set Input_Capsense_Sns__5__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set Input_Capsense_Sns__5__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set Input_Capsense_Sns__5__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set Input_Capsense_Sns__5__HSIOM, CYREG_HSIOM_PORT_SEL2
.set Input_Capsense_Sns__5__HSIOM_MASK, 0x00F00000
.set Input_Capsense_Sns__5__HSIOM_SHIFT, 20
.set Input_Capsense_Sns__5__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set Input_Capsense_Sns__5__INTR, CYREG_GPIO_PRT2_INTR
.set Input_Capsense_Sns__5__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set Input_Capsense_Sns__5__INTSTAT, CYREG_GPIO_PRT2_INTR
.set Input_Capsense_Sns__5__MASK, 0x20
.set Input_Capsense_Sns__5__PC, CYREG_GPIO_PRT2_PC
.set Input_Capsense_Sns__5__PC2, CYREG_GPIO_PRT2_PC2
.set Input_Capsense_Sns__5__PORT, 2
.set Input_Capsense_Sns__5__PS, CYREG_GPIO_PRT2_PS
.set Input_Capsense_Sns__5__SHIFT, 5
.set Input_Capsense_Sns__6__DR, CYREG_GPIO_PRT2_DR
.set Input_Capsense_Sns__6__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set Input_Capsense_Sns__6__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set Input_Capsense_Sns__6__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set Input_Capsense_Sns__6__HSIOM, CYREG_HSIOM_PORT_SEL2
.set Input_Capsense_Sns__6__HSIOM_MASK, 0x0F000000
.set Input_Capsense_Sns__6__HSIOM_SHIFT, 24
.set Input_Capsense_Sns__6__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set Input_Capsense_Sns__6__INTR, CYREG_GPIO_PRT2_INTR
.set Input_Capsense_Sns__6__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set Input_Capsense_Sns__6__INTSTAT, CYREG_GPIO_PRT2_INTR
.set Input_Capsense_Sns__6__MASK, 0x40
.set Input_Capsense_Sns__6__PC, CYREG_GPIO_PRT2_PC
.set Input_Capsense_Sns__6__PC2, CYREG_GPIO_PRT2_PC2
.set Input_Capsense_Sns__6__PORT, 2
.set Input_Capsense_Sns__6__PS, CYREG_GPIO_PRT2_PS
.set Input_Capsense_Sns__6__SHIFT, 6
.set Input_Capsense_Sns__7__DR, CYREG_GPIO_PRT2_DR
.set Input_Capsense_Sns__7__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set Input_Capsense_Sns__7__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set Input_Capsense_Sns__7__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set Input_Capsense_Sns__7__HSIOM, CYREG_HSIOM_PORT_SEL2
.set Input_Capsense_Sns__7__HSIOM_MASK, 0xF0000000
.set Input_Capsense_Sns__7__HSIOM_SHIFT, 28
.set Input_Capsense_Sns__7__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set Input_Capsense_Sns__7__INTR, CYREG_GPIO_PRT2_INTR
.set Input_Capsense_Sns__7__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set Input_Capsense_Sns__7__INTSTAT, CYREG_GPIO_PRT2_INTR
.set Input_Capsense_Sns__7__MASK, 0x80
.set Input_Capsense_Sns__7__PC, CYREG_GPIO_PRT2_PC
.set Input_Capsense_Sns__7__PC2, CYREG_GPIO_PRT2_PC2
.set Input_Capsense_Sns__7__PORT, 2
.set Input_Capsense_Sns__7__PS, CYREG_GPIO_PRT2_PS
.set Input_Capsense_Sns__7__SHIFT, 7
.set Input_Capsense_Sns__8__DR, CYREG_GPIO_PRT6_DR
.set Input_Capsense_Sns__8__DR_CLR, CYREG_GPIO_PRT6_DR_CLR
.set Input_Capsense_Sns__8__DR_INV, CYREG_GPIO_PRT6_DR_INV
.set Input_Capsense_Sns__8__DR_SET, CYREG_GPIO_PRT6_DR_SET
.set Input_Capsense_Sns__8__HSIOM, CYREG_HSIOM_PORT_SEL6
.set Input_Capsense_Sns__8__HSIOM_MASK, 0x0000000F
.set Input_Capsense_Sns__8__HSIOM_SHIFT, 0
.set Input_Capsense_Sns__8__INTCFG, CYREG_GPIO_PRT6_INTR_CFG
.set Input_Capsense_Sns__8__INTR, CYREG_GPIO_PRT6_INTR
.set Input_Capsense_Sns__8__INTR_CFG, CYREG_GPIO_PRT6_INTR_CFG
.set Input_Capsense_Sns__8__INTSTAT, CYREG_GPIO_PRT6_INTR
.set Input_Capsense_Sns__8__MASK, 0x01
.set Input_Capsense_Sns__8__PC, CYREG_GPIO_PRT6_PC
.set Input_Capsense_Sns__8__PC2, CYREG_GPIO_PRT6_PC2
.set Input_Capsense_Sns__8__PORT, 6
.set Input_Capsense_Sns__8__PS, CYREG_GPIO_PRT6_PS
.set Input_Capsense_Sns__8__SHIFT, 0
.set Input_Capsense_Sns__9__DR, CYREG_GPIO_PRT6_DR
.set Input_Capsense_Sns__9__DR_CLR, CYREG_GPIO_PRT6_DR_CLR
.set Input_Capsense_Sns__9__DR_INV, CYREG_GPIO_PRT6_DR_INV
.set Input_Capsense_Sns__9__DR_SET, CYREG_GPIO_PRT6_DR_SET
.set Input_Capsense_Sns__9__HSIOM, CYREG_HSIOM_PORT_SEL6
.set Input_Capsense_Sns__9__HSIOM_MASK, 0x000000F0
.set Input_Capsense_Sns__9__HSIOM_SHIFT, 4
.set Input_Capsense_Sns__9__INTCFG, CYREG_GPIO_PRT6_INTR_CFG
.set Input_Capsense_Sns__9__INTR, CYREG_GPIO_PRT6_INTR
.set Input_Capsense_Sns__9__INTR_CFG, CYREG_GPIO_PRT6_INTR_CFG
.set Input_Capsense_Sns__9__INTSTAT, CYREG_GPIO_PRT6_INTR
.set Input_Capsense_Sns__9__MASK, 0x02
.set Input_Capsense_Sns__9__PC, CYREG_GPIO_PRT6_PC
.set Input_Capsense_Sns__9__PC2, CYREG_GPIO_PRT6_PC2
.set Input_Capsense_Sns__9__PORT, 6
.set Input_Capsense_Sns__9__PS, CYREG_GPIO_PRT6_PS
.set Input_Capsense_Sns__9__SHIFT, 1
.set Input_Capsense_Sns__sw100_Sns0__DR, CYREG_GPIO_PRT2_DR
.set Input_Capsense_Sns__sw100_Sns0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set Input_Capsense_Sns__sw100_Sns0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set Input_Capsense_Sns__sw100_Sns0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set Input_Capsense_Sns__sw100_Sns0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set Input_Capsense_Sns__sw100_Sns0__INTR, CYREG_GPIO_PRT2_INTR
.set Input_Capsense_Sns__sw100_Sns0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set Input_Capsense_Sns__sw100_Sns0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set Input_Capsense_Sns__sw100_Sns0__MASK, 0x01
.set Input_Capsense_Sns__sw100_Sns0__PC, CYREG_GPIO_PRT2_PC
.set Input_Capsense_Sns__sw100_Sns0__PC2, CYREG_GPIO_PRT2_PC2
.set Input_Capsense_Sns__sw100_Sns0__PORT, 2
.set Input_Capsense_Sns__sw100_Sns0__PS, CYREG_GPIO_PRT2_PS
.set Input_Capsense_Sns__sw100_Sns0__SHIFT, 0
.set Input_Capsense_Sns__sw101_Sns0__DR, CYREG_GPIO_PRT2_DR
.set Input_Capsense_Sns__sw101_Sns0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set Input_Capsense_Sns__sw101_Sns0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set Input_Capsense_Sns__sw101_Sns0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set Input_Capsense_Sns__sw101_Sns0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set Input_Capsense_Sns__sw101_Sns0__INTR, CYREG_GPIO_PRT2_INTR
.set Input_Capsense_Sns__sw101_Sns0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set Input_Capsense_Sns__sw101_Sns0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set Input_Capsense_Sns__sw101_Sns0__MASK, 0x02
.set Input_Capsense_Sns__sw101_Sns0__PC, CYREG_GPIO_PRT2_PC
.set Input_Capsense_Sns__sw101_Sns0__PC2, CYREG_GPIO_PRT2_PC2
.set Input_Capsense_Sns__sw101_Sns0__PORT, 2
.set Input_Capsense_Sns__sw101_Sns0__PS, CYREG_GPIO_PRT2_PS
.set Input_Capsense_Sns__sw101_Sns0__SHIFT, 1
.set Input_Capsense_Sns__sw102_Sns0__DR, CYREG_GPIO_PRT2_DR
.set Input_Capsense_Sns__sw102_Sns0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set Input_Capsense_Sns__sw102_Sns0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set Input_Capsense_Sns__sw102_Sns0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set Input_Capsense_Sns__sw102_Sns0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set Input_Capsense_Sns__sw102_Sns0__INTR, CYREG_GPIO_PRT2_INTR
.set Input_Capsense_Sns__sw102_Sns0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set Input_Capsense_Sns__sw102_Sns0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set Input_Capsense_Sns__sw102_Sns0__MASK, 0x04
.set Input_Capsense_Sns__sw102_Sns0__PC, CYREG_GPIO_PRT2_PC
.set Input_Capsense_Sns__sw102_Sns0__PC2, CYREG_GPIO_PRT2_PC2
.set Input_Capsense_Sns__sw102_Sns0__PORT, 2
.set Input_Capsense_Sns__sw102_Sns0__PS, CYREG_GPIO_PRT2_PS
.set Input_Capsense_Sns__sw102_Sns0__SHIFT, 2
.set Input_Capsense_Sns__sw103_Sns0__DR, CYREG_GPIO_PRT2_DR
.set Input_Capsense_Sns__sw103_Sns0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set Input_Capsense_Sns__sw103_Sns0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set Input_Capsense_Sns__sw103_Sns0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set Input_Capsense_Sns__sw103_Sns0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set Input_Capsense_Sns__sw103_Sns0__INTR, CYREG_GPIO_PRT2_INTR
.set Input_Capsense_Sns__sw103_Sns0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set Input_Capsense_Sns__sw103_Sns0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set Input_Capsense_Sns__sw103_Sns0__MASK, 0x08
.set Input_Capsense_Sns__sw103_Sns0__PC, CYREG_GPIO_PRT2_PC
.set Input_Capsense_Sns__sw103_Sns0__PC2, CYREG_GPIO_PRT2_PC2
.set Input_Capsense_Sns__sw103_Sns0__PORT, 2
.set Input_Capsense_Sns__sw103_Sns0__PS, CYREG_GPIO_PRT2_PS
.set Input_Capsense_Sns__sw103_Sns0__SHIFT, 3
.set Input_Capsense_Sns__sw104_Sns0__DR, CYREG_GPIO_PRT2_DR
.set Input_Capsense_Sns__sw104_Sns0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set Input_Capsense_Sns__sw104_Sns0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set Input_Capsense_Sns__sw104_Sns0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set Input_Capsense_Sns__sw104_Sns0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set Input_Capsense_Sns__sw104_Sns0__INTR, CYREG_GPIO_PRT2_INTR
.set Input_Capsense_Sns__sw104_Sns0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set Input_Capsense_Sns__sw104_Sns0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set Input_Capsense_Sns__sw104_Sns0__MASK, 0x10
.set Input_Capsense_Sns__sw104_Sns0__PC, CYREG_GPIO_PRT2_PC
.set Input_Capsense_Sns__sw104_Sns0__PC2, CYREG_GPIO_PRT2_PC2
.set Input_Capsense_Sns__sw104_Sns0__PORT, 2
.set Input_Capsense_Sns__sw104_Sns0__PS, CYREG_GPIO_PRT2_PS
.set Input_Capsense_Sns__sw104_Sns0__SHIFT, 4
.set Input_Capsense_Sns__sw105_Sns0__DR, CYREG_GPIO_PRT2_DR
.set Input_Capsense_Sns__sw105_Sns0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set Input_Capsense_Sns__sw105_Sns0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set Input_Capsense_Sns__sw105_Sns0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set Input_Capsense_Sns__sw105_Sns0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set Input_Capsense_Sns__sw105_Sns0__INTR, CYREG_GPIO_PRT2_INTR
.set Input_Capsense_Sns__sw105_Sns0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set Input_Capsense_Sns__sw105_Sns0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set Input_Capsense_Sns__sw105_Sns0__MASK, 0x20
.set Input_Capsense_Sns__sw105_Sns0__PC, CYREG_GPIO_PRT2_PC
.set Input_Capsense_Sns__sw105_Sns0__PC2, CYREG_GPIO_PRT2_PC2
.set Input_Capsense_Sns__sw105_Sns0__PORT, 2
.set Input_Capsense_Sns__sw105_Sns0__PS, CYREG_GPIO_PRT2_PS
.set Input_Capsense_Sns__sw105_Sns0__SHIFT, 5
.set Input_Capsense_Sns__sw106_Sns0__DR, CYREG_GPIO_PRT2_DR
.set Input_Capsense_Sns__sw106_Sns0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set Input_Capsense_Sns__sw106_Sns0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set Input_Capsense_Sns__sw106_Sns0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set Input_Capsense_Sns__sw106_Sns0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set Input_Capsense_Sns__sw106_Sns0__INTR, CYREG_GPIO_PRT2_INTR
.set Input_Capsense_Sns__sw106_Sns0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set Input_Capsense_Sns__sw106_Sns0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set Input_Capsense_Sns__sw106_Sns0__MASK, 0x40
.set Input_Capsense_Sns__sw106_Sns0__PC, CYREG_GPIO_PRT2_PC
.set Input_Capsense_Sns__sw106_Sns0__PC2, CYREG_GPIO_PRT2_PC2
.set Input_Capsense_Sns__sw106_Sns0__PORT, 2
.set Input_Capsense_Sns__sw106_Sns0__PS, CYREG_GPIO_PRT2_PS
.set Input_Capsense_Sns__sw106_Sns0__SHIFT, 6
.set Input_Capsense_Sns__sw107_Sns0__DR, CYREG_GPIO_PRT2_DR
.set Input_Capsense_Sns__sw107_Sns0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set Input_Capsense_Sns__sw107_Sns0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set Input_Capsense_Sns__sw107_Sns0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set Input_Capsense_Sns__sw107_Sns0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set Input_Capsense_Sns__sw107_Sns0__INTR, CYREG_GPIO_PRT2_INTR
.set Input_Capsense_Sns__sw107_Sns0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set Input_Capsense_Sns__sw107_Sns0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set Input_Capsense_Sns__sw107_Sns0__MASK, 0x80
.set Input_Capsense_Sns__sw107_Sns0__PC, CYREG_GPIO_PRT2_PC
.set Input_Capsense_Sns__sw107_Sns0__PC2, CYREG_GPIO_PRT2_PC2
.set Input_Capsense_Sns__sw107_Sns0__PORT, 2
.set Input_Capsense_Sns__sw107_Sns0__PS, CYREG_GPIO_PRT2_PS
.set Input_Capsense_Sns__sw107_Sns0__SHIFT, 7
.set Input_Capsense_Sns__sw108_Sns0__DR, CYREG_GPIO_PRT6_DR
.set Input_Capsense_Sns__sw108_Sns0__DR_CLR, CYREG_GPIO_PRT6_DR_CLR
.set Input_Capsense_Sns__sw108_Sns0__DR_INV, CYREG_GPIO_PRT6_DR_INV
.set Input_Capsense_Sns__sw108_Sns0__DR_SET, CYREG_GPIO_PRT6_DR_SET
.set Input_Capsense_Sns__sw108_Sns0__INTCFG, CYREG_GPIO_PRT6_INTR_CFG
.set Input_Capsense_Sns__sw108_Sns0__INTR, CYREG_GPIO_PRT6_INTR
.set Input_Capsense_Sns__sw108_Sns0__INTR_CFG, CYREG_GPIO_PRT6_INTR_CFG
.set Input_Capsense_Sns__sw108_Sns0__INTSTAT, CYREG_GPIO_PRT6_INTR
.set Input_Capsense_Sns__sw108_Sns0__MASK, 0x01
.set Input_Capsense_Sns__sw108_Sns0__PC, CYREG_GPIO_PRT6_PC
.set Input_Capsense_Sns__sw108_Sns0__PC2, CYREG_GPIO_PRT6_PC2
.set Input_Capsense_Sns__sw108_Sns0__PORT, 6
.set Input_Capsense_Sns__sw108_Sns0__PS, CYREG_GPIO_PRT6_PS
.set Input_Capsense_Sns__sw108_Sns0__SHIFT, 0
.set Input_Capsense_Sns__sw109_Sns0__DR, CYREG_GPIO_PRT6_DR
.set Input_Capsense_Sns__sw109_Sns0__DR_CLR, CYREG_GPIO_PRT6_DR_CLR
.set Input_Capsense_Sns__sw109_Sns0__DR_INV, CYREG_GPIO_PRT6_DR_INV
.set Input_Capsense_Sns__sw109_Sns0__DR_SET, CYREG_GPIO_PRT6_DR_SET
.set Input_Capsense_Sns__sw109_Sns0__INTCFG, CYREG_GPIO_PRT6_INTR_CFG
.set Input_Capsense_Sns__sw109_Sns0__INTR, CYREG_GPIO_PRT6_INTR
.set Input_Capsense_Sns__sw109_Sns0__INTR_CFG, CYREG_GPIO_PRT6_INTR_CFG
.set Input_Capsense_Sns__sw109_Sns0__INTSTAT, CYREG_GPIO_PRT6_INTR
.set Input_Capsense_Sns__sw109_Sns0__MASK, 0x02
.set Input_Capsense_Sns__sw109_Sns0__PC, CYREG_GPIO_PRT6_PC
.set Input_Capsense_Sns__sw109_Sns0__PC2, CYREG_GPIO_PRT6_PC2
.set Input_Capsense_Sns__sw109_Sns0__PORT, 6
.set Input_Capsense_Sns__sw109_Sns0__PS, CYREG_GPIO_PRT6_PS
.set Input_Capsense_Sns__sw109_Sns0__SHIFT, 1
.set Input_Capsense_Sns__sw110_Sns0__DR, CYREG_GPIO_PRT6_DR
.set Input_Capsense_Sns__sw110_Sns0__DR_CLR, CYREG_GPIO_PRT6_DR_CLR
.set Input_Capsense_Sns__sw110_Sns0__DR_INV, CYREG_GPIO_PRT6_DR_INV
.set Input_Capsense_Sns__sw110_Sns0__DR_SET, CYREG_GPIO_PRT6_DR_SET
.set Input_Capsense_Sns__sw110_Sns0__INTCFG, CYREG_GPIO_PRT6_INTR_CFG
.set Input_Capsense_Sns__sw110_Sns0__INTR, CYREG_GPIO_PRT6_INTR
.set Input_Capsense_Sns__sw110_Sns0__INTR_CFG, CYREG_GPIO_PRT6_INTR_CFG
.set Input_Capsense_Sns__sw110_Sns0__INTSTAT, CYREG_GPIO_PRT6_INTR
.set Input_Capsense_Sns__sw110_Sns0__MASK, 0x04
.set Input_Capsense_Sns__sw110_Sns0__PC, CYREG_GPIO_PRT6_PC
.set Input_Capsense_Sns__sw110_Sns0__PC2, CYREG_GPIO_PRT6_PC2
.set Input_Capsense_Sns__sw110_Sns0__PORT, 6
.set Input_Capsense_Sns__sw110_Sns0__PS, CYREG_GPIO_PRT6_PS
.set Input_Capsense_Sns__sw110_Sns0__SHIFT, 2
.set Input_Capsense_Sns__sw111_Sns0__DR, CYREG_GPIO_PRT6_DR
.set Input_Capsense_Sns__sw111_Sns0__DR_CLR, CYREG_GPIO_PRT6_DR_CLR
.set Input_Capsense_Sns__sw111_Sns0__DR_INV, CYREG_GPIO_PRT6_DR_INV
.set Input_Capsense_Sns__sw111_Sns0__DR_SET, CYREG_GPIO_PRT6_DR_SET
.set Input_Capsense_Sns__sw111_Sns0__INTCFG, CYREG_GPIO_PRT6_INTR_CFG
.set Input_Capsense_Sns__sw111_Sns0__INTR, CYREG_GPIO_PRT6_INTR
.set Input_Capsense_Sns__sw111_Sns0__INTR_CFG, CYREG_GPIO_PRT6_INTR_CFG
.set Input_Capsense_Sns__sw111_Sns0__INTSTAT, CYREG_GPIO_PRT6_INTR
.set Input_Capsense_Sns__sw111_Sns0__MASK, 0x10
.set Input_Capsense_Sns__sw111_Sns0__PC, CYREG_GPIO_PRT6_PC
.set Input_Capsense_Sns__sw111_Sns0__PC2, CYREG_GPIO_PRT6_PC2
.set Input_Capsense_Sns__sw111_Sns0__PORT, 6
.set Input_Capsense_Sns__sw111_Sns0__PS, CYREG_GPIO_PRT6_PS
.set Input_Capsense_Sns__sw111_Sns0__SHIFT, 4
.set Input_Capsense_Sns__sw112_Sns0__DR, CYREG_GPIO_PRT3_DR
.set Input_Capsense_Sns__sw112_Sns0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set Input_Capsense_Sns__sw112_Sns0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set Input_Capsense_Sns__sw112_Sns0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set Input_Capsense_Sns__sw112_Sns0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set Input_Capsense_Sns__sw112_Sns0__INTR, CYREG_GPIO_PRT3_INTR
.set Input_Capsense_Sns__sw112_Sns0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set Input_Capsense_Sns__sw112_Sns0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set Input_Capsense_Sns__sw112_Sns0__MASK, 0x01
.set Input_Capsense_Sns__sw112_Sns0__PC, CYREG_GPIO_PRT3_PC
.set Input_Capsense_Sns__sw112_Sns0__PC2, CYREG_GPIO_PRT3_PC2
.set Input_Capsense_Sns__sw112_Sns0__PORT, 3
.set Input_Capsense_Sns__sw112_Sns0__PS, CYREG_GPIO_PRT3_PS
.set Input_Capsense_Sns__sw112_Sns0__SHIFT, 0

/* SelectorKnobLE */
.set SelectorKnobLE__0__DR, CYREG_GPIO_PRT5_DR
.set SelectorKnobLE__0__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
.set SelectorKnobLE__0__DR_INV, CYREG_GPIO_PRT5_DR_INV
.set SelectorKnobLE__0__DR_SET, CYREG_GPIO_PRT5_DR_SET
.set SelectorKnobLE__0__HSIOM, CYREG_HSIOM_PORT_SEL5
.set SelectorKnobLE__0__HSIOM_MASK, 0x0000F000
.set SelectorKnobLE__0__HSIOM_SHIFT, 12
.set SelectorKnobLE__0__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
.set SelectorKnobLE__0__INTR, CYREG_GPIO_PRT5_INTR
.set SelectorKnobLE__0__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
.set SelectorKnobLE__0__INTSTAT, CYREG_GPIO_PRT5_INTR
.set SelectorKnobLE__0__MASK, 0x08
.set SelectorKnobLE__0__PC, CYREG_GPIO_PRT5_PC
.set SelectorKnobLE__0__PC2, CYREG_GPIO_PRT5_PC2
.set SelectorKnobLE__0__PORT, 5
.set SelectorKnobLE__0__PS, CYREG_GPIO_PRT5_PS
.set SelectorKnobLE__0__SHIFT, 3
.set SelectorKnobLE__DR, CYREG_GPIO_PRT5_DR
.set SelectorKnobLE__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
.set SelectorKnobLE__DR_INV, CYREG_GPIO_PRT5_DR_INV
.set SelectorKnobLE__DR_SET, CYREG_GPIO_PRT5_DR_SET
.set SelectorKnobLE__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
.set SelectorKnobLE__INTR, CYREG_GPIO_PRT5_INTR
.set SelectorKnobLE__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
.set SelectorKnobLE__INTSTAT, CYREG_GPIO_PRT5_INTR
.set SelectorKnobLE__MASK, 0x08
.set SelectorKnobLE__PC, CYREG_GPIO_PRT5_PC
.set SelectorKnobLE__PC2, CYREG_GPIO_PRT5_PC2
.set SelectorKnobLE__PORT, 5
.set SelectorKnobLE__PS, CYREG_GPIO_PRT5_PS
.set SelectorKnobLE__SHIFT, 3

/* SelectorKnobOE */
.set SelectorKnobOE__0__DR, CYREG_GPIO_PRT5_DR
.set SelectorKnobOE__0__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
.set SelectorKnobOE__0__DR_INV, CYREG_GPIO_PRT5_DR_INV
.set SelectorKnobOE__0__DR_SET, CYREG_GPIO_PRT5_DR_SET
.set SelectorKnobOE__0__HSIOM, CYREG_HSIOM_PORT_SEL5
.set SelectorKnobOE__0__HSIOM_MASK, 0x000000F0
.set SelectorKnobOE__0__HSIOM_SHIFT, 4
.set SelectorKnobOE__0__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
.set SelectorKnobOE__0__INTR, CYREG_GPIO_PRT5_INTR
.set SelectorKnobOE__0__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
.set SelectorKnobOE__0__INTSTAT, CYREG_GPIO_PRT5_INTR
.set SelectorKnobOE__0__MASK, 0x02
.set SelectorKnobOE__0__PC, CYREG_GPIO_PRT5_PC
.set SelectorKnobOE__0__PC2, CYREG_GPIO_PRT5_PC2
.set SelectorKnobOE__0__PORT, 5
.set SelectorKnobOE__0__PS, CYREG_GPIO_PRT5_PS
.set SelectorKnobOE__0__SHIFT, 1
.set SelectorKnobOE__DR, CYREG_GPIO_PRT5_DR
.set SelectorKnobOE__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
.set SelectorKnobOE__DR_INV, CYREG_GPIO_PRT5_DR_INV
.set SelectorKnobOE__DR_SET, CYREG_GPIO_PRT5_DR_SET
.set SelectorKnobOE__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
.set SelectorKnobOE__INTR, CYREG_GPIO_PRT5_INTR
.set SelectorKnobOE__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
.set SelectorKnobOE__INTSTAT, CYREG_GPIO_PRT5_INTR
.set SelectorKnobOE__MASK, 0x02
.set SelectorKnobOE__PC, CYREG_GPIO_PRT5_PC
.set SelectorKnobOE__PC2, CYREG_GPIO_PRT5_PC2
.set SelectorKnobOE__PORT, 5
.set SelectorKnobOE__PS, CYREG_GPIO_PRT5_PS
.set SelectorKnobOE__SHIFT, 1

/* Uart_PowerStart */
.set Uart_PowerStart_rx__0__DR, CYREG_GPIO_PRT4_DR
.set Uart_PowerStart_rx__0__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set Uart_PowerStart_rx__0__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set Uart_PowerStart_rx__0__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set Uart_PowerStart_rx__0__HSIOM, CYREG_HSIOM_PORT_SEL4
.set Uart_PowerStart_rx__0__HSIOM_GPIO, 0
.set Uart_PowerStart_rx__0__HSIOM_I2C, 14
.set Uart_PowerStart_rx__0__HSIOM_I2C_SCL, 14
.set Uart_PowerStart_rx__0__HSIOM_MASK, 0x0000000F
.set Uart_PowerStart_rx__0__HSIOM_SHIFT, 0
.set Uart_PowerStart_rx__0__HSIOM_SPI, 15
.set Uart_PowerStart_rx__0__HSIOM_SPI_MOSI, 15
.set Uart_PowerStart_rx__0__HSIOM_UART, 9
.set Uart_PowerStart_rx__0__HSIOM_UART_RX, 9
.set Uart_PowerStart_rx__0__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set Uart_PowerStart_rx__0__INTR, CYREG_GPIO_PRT4_INTR
.set Uart_PowerStart_rx__0__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set Uart_PowerStart_rx__0__INTSTAT, CYREG_GPIO_PRT4_INTR
.set Uart_PowerStart_rx__0__MASK, 0x01
.set Uart_PowerStart_rx__0__PC, CYREG_GPIO_PRT4_PC
.set Uart_PowerStart_rx__0__PC2, CYREG_GPIO_PRT4_PC2
.set Uart_PowerStart_rx__0__PORT, 4
.set Uart_PowerStart_rx__0__PS, CYREG_GPIO_PRT4_PS
.set Uart_PowerStart_rx__0__SHIFT, 0
.set Uart_PowerStart_rx__DR, CYREG_GPIO_PRT4_DR
.set Uart_PowerStart_rx__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set Uart_PowerStart_rx__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set Uart_PowerStart_rx__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set Uart_PowerStart_rx__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set Uart_PowerStart_rx__INTR, CYREG_GPIO_PRT4_INTR
.set Uart_PowerStart_rx__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set Uart_PowerStart_rx__INTSTAT, CYREG_GPIO_PRT4_INTR
.set Uart_PowerStart_rx__MASK, 0x01
.set Uart_PowerStart_rx__PC, CYREG_GPIO_PRT4_PC
.set Uart_PowerStart_rx__PC2, CYREG_GPIO_PRT4_PC2
.set Uart_PowerStart_rx__PORT, 4
.set Uart_PowerStart_rx__PS, CYREG_GPIO_PRT4_PS
.set Uart_PowerStart_rx__SHIFT, 0
.set Uart_PowerStart_SCB__CTRL, CYREG_SCB0_CTRL
.set Uart_PowerStart_SCB__EZ_DATA0, CYREG_SCB0_EZ_DATA0
.set Uart_PowerStart_SCB__EZ_DATA1, CYREG_SCB0_EZ_DATA1
.set Uart_PowerStart_SCB__EZ_DATA10, CYREG_SCB0_EZ_DATA10
.set Uart_PowerStart_SCB__EZ_DATA11, CYREG_SCB0_EZ_DATA11
.set Uart_PowerStart_SCB__EZ_DATA12, CYREG_SCB0_EZ_DATA12
.set Uart_PowerStart_SCB__EZ_DATA13, CYREG_SCB0_EZ_DATA13
.set Uart_PowerStart_SCB__EZ_DATA14, CYREG_SCB0_EZ_DATA14
.set Uart_PowerStart_SCB__EZ_DATA15, CYREG_SCB0_EZ_DATA15
.set Uart_PowerStart_SCB__EZ_DATA16, CYREG_SCB0_EZ_DATA16
.set Uart_PowerStart_SCB__EZ_DATA17, CYREG_SCB0_EZ_DATA17
.set Uart_PowerStart_SCB__EZ_DATA18, CYREG_SCB0_EZ_DATA18
.set Uart_PowerStart_SCB__EZ_DATA19, CYREG_SCB0_EZ_DATA19
.set Uart_PowerStart_SCB__EZ_DATA2, CYREG_SCB0_EZ_DATA2
.set Uart_PowerStart_SCB__EZ_DATA20, CYREG_SCB0_EZ_DATA20
.set Uart_PowerStart_SCB__EZ_DATA21, CYREG_SCB0_EZ_DATA21
.set Uart_PowerStart_SCB__EZ_DATA22, CYREG_SCB0_EZ_DATA22
.set Uart_PowerStart_SCB__EZ_DATA23, CYREG_SCB0_EZ_DATA23
.set Uart_PowerStart_SCB__EZ_DATA24, CYREG_SCB0_EZ_DATA24
.set Uart_PowerStart_SCB__EZ_DATA25, CYREG_SCB0_EZ_DATA25
.set Uart_PowerStart_SCB__EZ_DATA26, CYREG_SCB0_EZ_DATA26
.set Uart_PowerStart_SCB__EZ_DATA27, CYREG_SCB0_EZ_DATA27
.set Uart_PowerStart_SCB__EZ_DATA28, CYREG_SCB0_EZ_DATA28
.set Uart_PowerStart_SCB__EZ_DATA29, CYREG_SCB0_EZ_DATA29
.set Uart_PowerStart_SCB__EZ_DATA3, CYREG_SCB0_EZ_DATA3
.set Uart_PowerStart_SCB__EZ_DATA30, CYREG_SCB0_EZ_DATA30
.set Uart_PowerStart_SCB__EZ_DATA31, CYREG_SCB0_EZ_DATA31
.set Uart_PowerStart_SCB__EZ_DATA4, CYREG_SCB0_EZ_DATA4
.set Uart_PowerStart_SCB__EZ_DATA5, CYREG_SCB0_EZ_DATA5
.set Uart_PowerStart_SCB__EZ_DATA6, CYREG_SCB0_EZ_DATA6
.set Uart_PowerStart_SCB__EZ_DATA7, CYREG_SCB0_EZ_DATA7
.set Uart_PowerStart_SCB__EZ_DATA8, CYREG_SCB0_EZ_DATA8
.set Uart_PowerStart_SCB__EZ_DATA9, CYREG_SCB0_EZ_DATA9
.set Uart_PowerStart_SCB__I2C_CFG, CYREG_SCB0_I2C_CFG
.set Uart_PowerStart_SCB__I2C_CTRL, CYREG_SCB0_I2C_CTRL
.set Uart_PowerStart_SCB__I2C_M_CMD, CYREG_SCB0_I2C_M_CMD
.set Uart_PowerStart_SCB__I2C_S_CMD, CYREG_SCB0_I2C_S_CMD
.set Uart_PowerStart_SCB__I2C_STATUS, CYREG_SCB0_I2C_STATUS
.set Uart_PowerStart_SCB__INTR_CAUSE, CYREG_SCB0_INTR_CAUSE
.set Uart_PowerStart_SCB__INTR_I2C_EC, CYREG_SCB0_INTR_I2C_EC
.set Uart_PowerStart_SCB__INTR_I2C_EC_MASK, CYREG_SCB0_INTR_I2C_EC_MASK
.set Uart_PowerStart_SCB__INTR_I2C_EC_MASKED, CYREG_SCB0_INTR_I2C_EC_MASKED
.set Uart_PowerStart_SCB__INTR_M, CYREG_SCB0_INTR_M
.set Uart_PowerStart_SCB__INTR_M_MASK, CYREG_SCB0_INTR_M_MASK
.set Uart_PowerStart_SCB__INTR_M_MASKED, CYREG_SCB0_INTR_M_MASKED
.set Uart_PowerStart_SCB__INTR_M_SET, CYREG_SCB0_INTR_M_SET
.set Uart_PowerStart_SCB__INTR_RX, CYREG_SCB0_INTR_RX
.set Uart_PowerStart_SCB__INTR_RX_MASK, CYREG_SCB0_INTR_RX_MASK
.set Uart_PowerStart_SCB__INTR_RX_MASKED, CYREG_SCB0_INTR_RX_MASKED
.set Uart_PowerStart_SCB__INTR_RX_SET, CYREG_SCB0_INTR_RX_SET
.set Uart_PowerStart_SCB__INTR_S, CYREG_SCB0_INTR_S
.set Uart_PowerStart_SCB__INTR_S_MASK, CYREG_SCB0_INTR_S_MASK
.set Uart_PowerStart_SCB__INTR_S_MASKED, CYREG_SCB0_INTR_S_MASKED
.set Uart_PowerStart_SCB__INTR_S_SET, CYREG_SCB0_INTR_S_SET
.set Uart_PowerStart_SCB__INTR_SPI_EC, CYREG_SCB0_INTR_SPI_EC
.set Uart_PowerStart_SCB__INTR_SPI_EC_MASK, CYREG_SCB0_INTR_SPI_EC_MASK
.set Uart_PowerStart_SCB__INTR_SPI_EC_MASKED, CYREG_SCB0_INTR_SPI_EC_MASKED
.set Uart_PowerStart_SCB__INTR_TX, CYREG_SCB0_INTR_TX
.set Uart_PowerStart_SCB__INTR_TX_MASK, CYREG_SCB0_INTR_TX_MASK
.set Uart_PowerStart_SCB__INTR_TX_MASKED, CYREG_SCB0_INTR_TX_MASKED
.set Uart_PowerStart_SCB__INTR_TX_SET, CYREG_SCB0_INTR_TX_SET
.set Uart_PowerStart_SCB__RX_CTRL, CYREG_SCB0_RX_CTRL
.set Uart_PowerStart_SCB__RX_FIFO_CTRL, CYREG_SCB0_RX_FIFO_CTRL
.set Uart_PowerStart_SCB__RX_FIFO_RD, CYREG_SCB0_RX_FIFO_RD
.set Uart_PowerStart_SCB__RX_FIFO_RD_SILENT, CYREG_SCB0_RX_FIFO_RD_SILENT
.set Uart_PowerStart_SCB__RX_FIFO_STATUS, CYREG_SCB0_RX_FIFO_STATUS
.set Uart_PowerStart_SCB__RX_MATCH, CYREG_SCB0_RX_MATCH
.set Uart_PowerStart_SCB__SPI_CTRL, CYREG_SCB0_SPI_CTRL
.set Uart_PowerStart_SCB__SPI_STATUS, CYREG_SCB0_SPI_STATUS
.set Uart_PowerStart_SCB__SS0_POSISTION, 0
.set Uart_PowerStart_SCB__SS1_POSISTION, 1
.set Uart_PowerStart_SCB__SS2_POSISTION, 2
.set Uart_PowerStart_SCB__SS3_POSISTION, 3
.set Uart_PowerStart_SCB__STATUS, CYREG_SCB0_STATUS
.set Uart_PowerStart_SCB__TX_CTRL, CYREG_SCB0_TX_CTRL
.set Uart_PowerStart_SCB__TX_FIFO_CTRL, CYREG_SCB0_TX_FIFO_CTRL
.set Uart_PowerStart_SCB__TX_FIFO_STATUS, CYREG_SCB0_TX_FIFO_STATUS
.set Uart_PowerStart_SCB__TX_FIFO_WR, CYREG_SCB0_TX_FIFO_WR
.set Uart_PowerStart_SCB__UART_CTRL, CYREG_SCB0_UART_CTRL
.set Uart_PowerStart_SCB__UART_FLOW_CTRL, CYREG_SCB0_UART_FLOW_CTRL
.set Uart_PowerStart_SCB__UART_RX_CTRL, CYREG_SCB0_UART_RX_CTRL
.set Uart_PowerStart_SCB__UART_RX_STATUS, CYREG_SCB0_UART_RX_STATUS
.set Uart_PowerStart_SCB__UART_TX_CTRL, CYREG_SCB0_UART_TX_CTRL
.set Uart_PowerStart_SCB_IRQ__INTC_CLR_EN_REG, CYREG_CM0P_ICER
.set Uart_PowerStart_SCB_IRQ__INTC_CLR_PD_REG, CYREG_CM0P_ICPR
.set Uart_PowerStart_SCB_IRQ__INTC_MASK, 0x80
.set Uart_PowerStart_SCB_IRQ__INTC_NUMBER, 7
.set Uart_PowerStart_SCB_IRQ__INTC_PRIOR_MASK, 0xC0000000
.set Uart_PowerStart_SCB_IRQ__INTC_PRIOR_NUM, 3
.set Uart_PowerStart_SCB_IRQ__INTC_PRIOR_REG, CYREG_CM0P_IPR1
.set Uart_PowerStart_SCB_IRQ__INTC_SET_EN_REG, CYREG_CM0P_ISER
.set Uart_PowerStart_SCB_IRQ__INTC_SET_PD_REG, CYREG_CM0P_ISPR
.set Uart_PowerStart_SCBCLK__CTRL_REGISTER, CYREG_PERI_PCLK_CTL0
.set Uart_PowerStart_SCBCLK__DIV_ID, 0x00000042
.set Uart_PowerStart_SCBCLK__DIV_REGISTER, CYREG_PERI_DIV_16_CTL2
.set Uart_PowerStart_SCBCLK__PA_DIV_ID, 0x000000FF
.set Uart_PowerStart_tx__0__DR, CYREG_GPIO_PRT4_DR
.set Uart_PowerStart_tx__0__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set Uart_PowerStart_tx__0__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set Uart_PowerStart_tx__0__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set Uart_PowerStart_tx__0__HSIOM, CYREG_HSIOM_PORT_SEL4
.set Uart_PowerStart_tx__0__HSIOM_GPIO, 0
.set Uart_PowerStart_tx__0__HSIOM_I2C, 14
.set Uart_PowerStart_tx__0__HSIOM_I2C_SDA, 14
.set Uart_PowerStart_tx__0__HSIOM_MASK, 0x000000F0
.set Uart_PowerStart_tx__0__HSIOM_SHIFT, 4
.set Uart_PowerStart_tx__0__HSIOM_SPI, 15
.set Uart_PowerStart_tx__0__HSIOM_SPI_MISO, 15
.set Uart_PowerStart_tx__0__HSIOM_UART, 9
.set Uart_PowerStart_tx__0__HSIOM_UART_TX, 9
.set Uart_PowerStart_tx__0__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set Uart_PowerStart_tx__0__INTR, CYREG_GPIO_PRT4_INTR
.set Uart_PowerStart_tx__0__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set Uart_PowerStart_tx__0__INTSTAT, CYREG_GPIO_PRT4_INTR
.set Uart_PowerStart_tx__0__MASK, 0x02
.set Uart_PowerStart_tx__0__PC, CYREG_GPIO_PRT4_PC
.set Uart_PowerStart_tx__0__PC2, CYREG_GPIO_PRT4_PC2
.set Uart_PowerStart_tx__0__PORT, 4
.set Uart_PowerStart_tx__0__PS, CYREG_GPIO_PRT4_PS
.set Uart_PowerStart_tx__0__SHIFT, 1
.set Uart_PowerStart_tx__DR, CYREG_GPIO_PRT4_DR
.set Uart_PowerStart_tx__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set Uart_PowerStart_tx__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set Uart_PowerStart_tx__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set Uart_PowerStart_tx__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set Uart_PowerStart_tx__INTR, CYREG_GPIO_PRT4_INTR
.set Uart_PowerStart_tx__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set Uart_PowerStart_tx__INTSTAT, CYREG_GPIO_PRT4_INTR
.set Uart_PowerStart_tx__MASK, 0x02
.set Uart_PowerStart_tx__PC, CYREG_GPIO_PRT4_PC
.set Uart_PowerStart_tx__PC2, CYREG_GPIO_PRT4_PC2
.set Uart_PowerStart_tx__PORT, 4
.set Uart_PowerStart_tx__PS, CYREG_GPIO_PRT4_PS
.set Uart_PowerStart_tx__SHIFT, 1

/* SelectorKnobData */
.set SelectorKnobData__0__DR, CYREG_GPIO_PRT5_DR
.set SelectorKnobData__0__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
.set SelectorKnobData__0__DR_INV, CYREG_GPIO_PRT5_DR_INV
.set SelectorKnobData__0__DR_SET, CYREG_GPIO_PRT5_DR_SET
.set SelectorKnobData__0__HSIOM, CYREG_HSIOM_PORT_SEL5
.set SelectorKnobData__0__HSIOM_MASK, 0x0000000F
.set SelectorKnobData__0__HSIOM_SHIFT, 0
.set SelectorKnobData__0__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
.set SelectorKnobData__0__INTR, CYREG_GPIO_PRT5_INTR
.set SelectorKnobData__0__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
.set SelectorKnobData__0__INTSTAT, CYREG_GPIO_PRT5_INTR
.set SelectorKnobData__0__MASK, 0x01
.set SelectorKnobData__0__PC, CYREG_GPIO_PRT5_PC
.set SelectorKnobData__0__PC2, CYREG_GPIO_PRT5_PC2
.set SelectorKnobData__0__PORT, 5
.set SelectorKnobData__0__PS, CYREG_GPIO_PRT5_PS
.set SelectorKnobData__0__SHIFT, 0
.set SelectorKnobData__DR, CYREG_GPIO_PRT5_DR
.set SelectorKnobData__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
.set SelectorKnobData__DR_INV, CYREG_GPIO_PRT5_DR_INV
.set SelectorKnobData__DR_SET, CYREG_GPIO_PRT5_DR_SET
.set SelectorKnobData__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
.set SelectorKnobData__INTR, CYREG_GPIO_PRT5_INTR
.set SelectorKnobData__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
.set SelectorKnobData__INTSTAT, CYREG_GPIO_PRT5_INTR
.set SelectorKnobData__MASK, 0x01
.set SelectorKnobData__PC, CYREG_GPIO_PRT5_PC
.set SelectorKnobData__PC2, CYREG_GPIO_PRT5_PC2
.set SelectorKnobData__PORT, 5
.set SelectorKnobData__PS, CYREG_GPIO_PRT5_PS
.set SelectorKnobData__SHIFT, 0

/* SelectorKnobClock */
.set SelectorKnobClock__0__DR, CYREG_GPIO_PRT5_DR
.set SelectorKnobClock__0__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
.set SelectorKnobClock__0__DR_INV, CYREG_GPIO_PRT5_DR_INV
.set SelectorKnobClock__0__DR_SET, CYREG_GPIO_PRT5_DR_SET
.set SelectorKnobClock__0__HSIOM, CYREG_HSIOM_PORT_SEL5
.set SelectorKnobClock__0__HSIOM_MASK, 0x00000F00
.set SelectorKnobClock__0__HSIOM_SHIFT, 8
.set SelectorKnobClock__0__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
.set SelectorKnobClock__0__INTR, CYREG_GPIO_PRT5_INTR
.set SelectorKnobClock__0__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
.set SelectorKnobClock__0__INTSTAT, CYREG_GPIO_PRT5_INTR
.set SelectorKnobClock__0__MASK, 0x04
.set SelectorKnobClock__0__PC, CYREG_GPIO_PRT5_PC
.set SelectorKnobClock__0__PC2, CYREG_GPIO_PRT5_PC2
.set SelectorKnobClock__0__PORT, 5
.set SelectorKnobClock__0__PS, CYREG_GPIO_PRT5_PS
.set SelectorKnobClock__0__SHIFT, 2
.set SelectorKnobClock__DR, CYREG_GPIO_PRT5_DR
.set SelectorKnobClock__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
.set SelectorKnobClock__DR_INV, CYREG_GPIO_PRT5_DR_INV
.set SelectorKnobClock__DR_SET, CYREG_GPIO_PRT5_DR_SET
.set SelectorKnobClock__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
.set SelectorKnobClock__INTR, CYREG_GPIO_PRT5_INTR
.set SelectorKnobClock__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
.set SelectorKnobClock__INTSTAT, CYREG_GPIO_PRT5_INTR
.set SelectorKnobClock__MASK, 0x04
.set SelectorKnobClock__PC, CYREG_GPIO_PRT5_PC
.set SelectorKnobClock__PC2, CYREG_GPIO_PRT5_PC2
.set SelectorKnobClock__PORT, 5
.set SelectorKnobClock__PS, CYREG_GPIO_PRT5_PS
.set SelectorKnobClock__SHIFT, 2

/* Miscellaneous */
.set CYDEV_BCLK__HFCLK__HZ, 24000000
.set CYDEV_BCLK__HFCLK__KHZ, 24000
.set CYDEV_BCLK__HFCLK__MHZ, 24
.set CYDEV_BCLK__SYSCLK__HZ, 24000000
.set CYDEV_BCLK__SYSCLK__KHZ, 24000
.set CYDEV_BCLK__SYSCLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 26
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC4
.set CYDEV_CHIP_JTAG_ID, 0x255011B5
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 26
.set CYDEV_CHIP_MEMBER_4AA, 25
.set CYDEV_CHIP_MEMBER_4AB, 30
.set CYDEV_CHIP_MEMBER_4AC, 14
.set CYDEV_CHIP_MEMBER_4AD, 15
.set CYDEV_CHIP_MEMBER_4AE, 16
.set CYDEV_CHIP_MEMBER_4D, 20
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 27
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 24
.set CYDEV_CHIP_MEMBER_4I, 32
.set CYDEV_CHIP_MEMBER_4J, 21
.set CYDEV_CHIP_MEMBER_4K, 22
.set CYDEV_CHIP_MEMBER_4L, 31
.set CYDEV_CHIP_MEMBER_4M, 29
.set CYDEV_CHIP_MEMBER_4N, 11
.set CYDEV_CHIP_MEMBER_4O, 8
.set CYDEV_CHIP_MEMBER_4P, 28
.set CYDEV_CHIP_MEMBER_4Q, 17
.set CYDEV_CHIP_MEMBER_4R, 9
.set CYDEV_CHIP_MEMBER_4S, 12
.set CYDEV_CHIP_MEMBER_4T, 10
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 23
.set CYDEV_CHIP_MEMBER_4W, 13
.set CYDEV_CHIP_MEMBER_4X, 7
.set CYDEV_CHIP_MEMBER_4Y, 18
.set CYDEV_CHIP_MEMBER_4Z, 19
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 33
.set CYDEV_CHIP_MEMBER_FM3, 37
.set CYDEV_CHIP_MEMBER_FM4, 38
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 34
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 35
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 36
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_4V
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4AA_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AB_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AC_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AD_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AE_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4W_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4X_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Y_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Z_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_4V_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_READ_ACCELERATOR, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_Disallowed
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_PROTECT_KILL, 4
.set CYDEV_DEBUG_PROTECT_OPEN, 1
.set CYDEV_DEBUG_PROTECT, CYDEV_DEBUG_PROTECT_OPEN
.set CYDEV_DEBUG_PROTECT_PROTECTED, 2
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DFT_SELECT_CLK0, 8
.set CYDEV_DFT_SELECT_CLK1, 9
.set CYDEV_DMA_CHANNELS_AVAILABLE, 8
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_IMO_TRIMMED_BY_USB, 0
.set CYDEV_IMO_TRIMMED_BY_WCO, 0
.set CYDEV_INTR_NUMBER_DMA, 14
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 1
.set CYDEV_VDDA_MV, 3300
.set CYDEV_VDDD_MV, 3300
.set CYDEV_WDT_GENERATE_ISR, 1
.set CYIPBLOCK_m0s8cpussv3_VERSION, 1
.set CYIPBLOCK_m0s8crypto_VERSION, 2
.set CYIPBLOCK_m0s8csdv2_VERSION, 2
.set CYIPBLOCK_m0s8exco_VERSION, 1
.set CYIPBLOCK_m0s8ioss_VERSION, 1
.set CYIPBLOCK_m0s8lcd_VERSION, 2
.set CYIPBLOCK_m0s8lpcomp_VERSION, 2
.set CYIPBLOCK_m0s8pass4a_VERSION, 1
.set CYIPBLOCK_m0s8peri_VERSION, 1
.set CYIPBLOCK_m0s8scb_VERSION, 2
.set CYIPBLOCK_m0s8tcpwm_VERSION, 2
.set CYIPBLOCK_m0s8wco_VERSION, 1
.set CYIPBLOCK_s8srsslt_VERSION, 1
.set DMA_CHANNELS_USED__MASK, 0
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
