|Lab5_top
CLOCK_50 => audio_and_video_config:cfg.CLOCK_50
CLOCK_50 => sign.CLK
CLOCK_50 => signdecision[0].CLK
CLOCK_50 => signdecision[1].CLK
CLOCK_50 => signdecision[2].CLK
CLOCK_50 => signdecision[3].CLK
CLOCK_50 => signdecision[4].CLK
CLOCK_50 => signdecision[5].CLK
CLOCK_50 => signdecision[6].CLK
CLOCK_50 => writedataright_pure[0].CLK
CLOCK_50 => writedataright_pure[1].CLK
CLOCK_50 => writedataright_pure[2].CLK
CLOCK_50 => writedataright_pure[3].CLK
CLOCK_50 => writedataright_pure[4].CLK
CLOCK_50 => writedataright_pure[5].CLK
CLOCK_50 => writedataright_pure[6].CLK
CLOCK_50 => writedataright_pure[7].CLK
CLOCK_50 => writedataright_pure[8].CLK
CLOCK_50 => writedataright_pure[9].CLK
CLOCK_50 => writedataright_pure[10].CLK
CLOCK_50 => writedataright_pure[11].CLK
CLOCK_50 => writedataright_pure[12].CLK
CLOCK_50 => writedataright_pure[13].CLK
CLOCK_50 => writedataright_pure[14].CLK
CLOCK_50 => writedataright_pure[15].CLK
CLOCK_50 => writedataright_pure[16].CLK
CLOCK_50 => writedataright_pure[17].CLK
CLOCK_50 => writedataright_pure[18].CLK
CLOCK_50 => writedataright_pure[19].CLK
CLOCK_50 => writedataright_pure[20].CLK
CLOCK_50 => writedataright_pure[21].CLK
CLOCK_50 => writedataright_pure[22].CLK
CLOCK_50 => writedataright_pure[23].CLK
CLOCK_50 => writedataleft_pure[0].CLK
CLOCK_50 => writedataleft_pure[1].CLK
CLOCK_50 => writedataleft_pure[2].CLK
CLOCK_50 => writedataleft_pure[3].CLK
CLOCK_50 => writedataleft_pure[4].CLK
CLOCK_50 => writedataleft_pure[5].CLK
CLOCK_50 => writedataleft_pure[6].CLK
CLOCK_50 => writedataleft_pure[7].CLK
CLOCK_50 => writedataleft_pure[8].CLK
CLOCK_50 => writedataleft_pure[9].CLK
CLOCK_50 => writedataleft_pure[10].CLK
CLOCK_50 => writedataleft_pure[11].CLK
CLOCK_50 => writedataleft_pure[12].CLK
CLOCK_50 => writedataleft_pure[13].CLK
CLOCK_50 => writedataleft_pure[14].CLK
CLOCK_50 => writedataleft_pure[15].CLK
CLOCK_50 => writedataleft_pure[16].CLK
CLOCK_50 => writedataleft_pure[17].CLK
CLOCK_50 => writedataleft_pure[18].CLK
CLOCK_50 => writedataleft_pure[19].CLK
CLOCK_50 => writedataleft_pure[20].CLK
CLOCK_50 => writedataleft_pure[21].CLK
CLOCK_50 => writedataleft_pure[22].CLK
CLOCK_50 => writedataleft_pure[23].CLK
CLOCK_50 => valid.CLK
CLOCK_50 => write_s.CLK
CLOCK_50 => state[0].CLK
CLOCK_50 => state[1].CLK
CLOCK_50 => state[2].CLK
CLOCK_50 => queued_in.CLK
CLOCK_50 => delay[0].CLK
CLOCK_50 => delay[1].CLK
CLOCK_50 => delay[2].CLK
CLOCK_50 => delay[3].CLK
CLOCK_50 => delay[4].CLK
CLOCK_50 => delay[5].CLK
CLOCK_50 => delay[6].CLK
CLOCK_50 => delay[7].CLK
CLOCK_50 => delay[8].CLK
CLOCK_50 => delay[9].CLK
CLOCK_50 => delay[10].CLK
CLOCK_50 => audio_codec:codec.CLOCK_50
CLOCK_50 => noise:leftnoiser.CLOCK_50
CLOCK_50 => noise:rightnoiser.CLOCK_50
CLOCK_50 => fir8:filterleft.CLOCK_50
CLOCK_50 => fir8:filterright.CLOCK_50
AUD_DACLRCK => audio_codec:codec.AUD_DACLRCK
AUD_ADCLRCK => audio_codec:codec.AUD_ADCLRCK
AUD_BCLK => audio_codec:codec.AUD_BCLK
AUD_ADCDAT => audio_codec:codec.AUD_ADCDAT
CLOCK_27 => clock_generator:my_clock_gen.CLOCK_27
KEY[0] => writedataleft_pure.OUTPUTSELECT
KEY[0] => writedataleft_pure.OUTPUTSELECT
KEY[0] => writedataleft_pure.OUTPUTSELECT
KEY[0] => writedataleft_pure.OUTPUTSELECT
KEY[0] => writedataleft_pure.OUTPUTSELECT
KEY[0] => writedataleft_pure.OUTPUTSELECT
KEY[0] => writedataleft_pure.OUTPUTSELECT
KEY[0] => writedataleft_pure.OUTPUTSELECT
KEY[0] => writedataleft_pure.OUTPUTSELECT
KEY[0] => writedataleft_pure.OUTPUTSELECT
KEY[0] => writedataleft_pure.OUTPUTSELECT
KEY[0] => writedataleft_pure.OUTPUTSELECT
KEY[0] => writedataleft_pure.OUTPUTSELECT
KEY[0] => writedataleft_pure.OUTPUTSELECT
KEY[0] => writedataleft_pure.OUTPUTSELECT
KEY[0] => writedataleft_pure.OUTPUTSELECT
KEY[0] => writedataleft_pure.OUTPUTSELECT
KEY[0] => writedataleft_pure.OUTPUTSELECT
KEY[0] => writedataleft_pure.OUTPUTSELECT
KEY[0] => writedataleft_pure.OUTPUTSELECT
KEY[0] => writedataleft_pure.OUTPUTSELECT
KEY[0] => writedataleft_pure.OUTPUTSELECT
KEY[0] => writedataleft_pure.OUTPUTSELECT
KEY[0] => writedataleft_pure.OUTPUTSELECT
KEY[0] => writedataright_pure.OUTPUTSELECT
KEY[0] => writedataright_pure.OUTPUTSELECT
KEY[0] => writedataright_pure.OUTPUTSELECT
KEY[0] => writedataright_pure.OUTPUTSELECT
KEY[0] => writedataright_pure.OUTPUTSELECT
KEY[0] => writedataright_pure.OUTPUTSELECT
KEY[0] => writedataright_pure.OUTPUTSELECT
KEY[0] => writedataright_pure.OUTPUTSELECT
KEY[0] => writedataright_pure.OUTPUTSELECT
KEY[0] => writedataright_pure.OUTPUTSELECT
KEY[0] => writedataright_pure.OUTPUTSELECT
KEY[0] => writedataright_pure.OUTPUTSELECT
KEY[0] => writedataright_pure.OUTPUTSELECT
KEY[0] => writedataright_pure.OUTPUTSELECT
KEY[0] => writedataright_pure.OUTPUTSELECT
KEY[0] => writedataright_pure.OUTPUTSELECT
KEY[0] => writedataright_pure.OUTPUTSELECT
KEY[0] => writedataright_pure.OUTPUTSELECT
KEY[0] => writedataright_pure.OUTPUTSELECT
KEY[0] => writedataright_pure.OUTPUTSELECT
KEY[0] => writedataright_pure.OUTPUTSELECT
KEY[0] => writedataright_pure.OUTPUTSELECT
KEY[0] => writedataright_pure.OUTPUTSELECT
KEY[0] => writedataright_pure.OUTPUTSELECT
KEY[0] => queued_in.OUTPUTSELECT
KEY[0] => clock_generator:my_clock_gen.reset
KEY[0] => audio_and_video_config:cfg.reset
KEY[0] => audio_codec:codec.reset
KEY[1] => ~NO_FANOUT~
KEY[2] => ~NO_FANOUT~
KEY[3] => ~NO_FANOUT~
SW[0] => Equal5.IN0
SW[1] => Equal5.IN6
SW[1] => Equal6.IN0
SW[2] => Equal5.IN5
SW[2] => Equal6.IN5
SW[2] => Equal7.IN0
SW[3] => Equal5.IN4
SW[3] => Equal6.IN4
SW[3] => Equal7.IN4
SW[3] => Equal8.IN0
SW[4] => Equal5.IN3
SW[4] => Equal6.IN3
SW[4] => Equal7.IN3
SW[4] => Equal8.IN3
SW[4] => Equal9.IN0
SW[5] => Equal5.IN2
SW[5] => Equal6.IN2
SW[5] => Equal7.IN2
SW[5] => Equal8.IN2
SW[5] => Equal9.IN2
SW[5] => Equal10.IN0
SW[6] => state.DATAA
SW[6] => state.DATAA
SW[6] => Equal5.IN1
SW[6] => Equal6.IN1
SW[6] => Equal7.IN1
SW[6] => Equal8.IN1
SW[6] => Equal9.IN1
SW[6] => Equal10.IN1
SW[7] => ~NO_FANOUT~
SW[8] => ~NO_FANOUT~
SW[9] => ~NO_FANOUT~
SW[10] => ~NO_FANOUT~
SW[11] => ~NO_FANOUT~
SW[12] => ~NO_FANOUT~
SW[13] => ~NO_FANOUT~
SW[14] => Equal0.IN0
SW[14] => Equal1.IN1
SW[14] => Equal2.IN0
SW[14] => Equal3.IN1
SW[15] => Equal0.IN1
SW[15] => Equal1.IN0
SW[15] => Equal2.IN1
SW[15] => Equal3.IN0
SW[16] => noise:leftnoiser.magnitude[0]
SW[16] => noise:rightnoiser.magnitude[0]
SW[17] => noise:leftnoiser.magnitude[1]
SW[17] => noise:rightnoiser.magnitude[1]
I2C_SDAT <> audio_and_video_config:cfg.I2C_SDAT
I2C_SCLK <= audio_and_video_config:cfg.I2C_SCLK
AUD_DACDAT <= audio_codec:codec.AUD_DACDAT
AUD_XCK <= clock_generator:my_clock_gen.AUD_XCK


|Lab5_top|clock_generator:my_clock_gen
CLOCK_27 => CLOCK_27.IN1
reset => reset.IN1
AUD_XCK <= altpll:DE_Clock_Generator_Audio.clk


|Lab5_top|clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio
inclk[0] => pll.CLK
inclk[1] => ~NO_FANOUT~
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= <GND>
clk[2] <= <GND>
clk[3] <= <GND>
clk[4] <= <GND>
clk[5] <= <GND>
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= pll.LOCKED
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= sclkout1.DB_MAX_OUTPUT_PORT_TYPE
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|Lab5_top|audio_and_video_config:cfg
CLOCK_50 => CLOCK_50.IN3
reset => reset.IN3
I2C_SDAT <> Altera_UP_I2C:I2C_Controller.i2c_sdata
I2C_SCLK <= Altera_UP_I2C:I2C_Controller.i2c_sclk


|Lab5_top|audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz
clk => middle_of_low_level~reg0.CLK
clk => middle_of_high_level~reg0.CLK
clk => falling_edge~reg0.CLK
clk => rising_edge~reg0.CLK
clk => new_clk~reg0.CLK
clk => clk_counter[1].CLK
clk => clk_counter[2].CLK
clk => clk_counter[3].CLK
clk => clk_counter[4].CLK
clk => clk_counter[5].CLK
clk => clk_counter[6].CLK
clk => clk_counter[7].CLK
clk => clk_counter[8].CLK
clk => clk_counter[9].CLK
clk => clk_counter[10].CLK
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => new_clk.OUTPUTSELECT
reset => rising_edge.OUTPUTSELECT
reset => falling_edge.OUTPUTSELECT
reset => middle_of_high_level.OUTPUTSELECT
reset => middle_of_low_level.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
new_clk <= new_clk~reg0.DB_MAX_OUTPUT_PORT_TYPE
rising_edge <= rising_edge~reg0.DB_MAX_OUTPUT_PORT_TYPE
falling_edge <= falling_edge~reg0.DB_MAX_OUTPUT_PORT_TYPE
middle_of_high_level <= middle_of_high_level~reg0.DB_MAX_OUTPUT_PORT_TYPE
middle_of_low_level <= middle_of_low_level~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Lab5_top|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize
clk => rom_address_counter[0].CLK
clk => rom_address_counter[1].CLK
clk => rom_address_counter[2].CLK
clk => rom_address_counter[3].CLK
clk => rom_address_counter[4].CLK
clk => rom_address_counter[5].CLK
clk => auto_init_error~reg0.CLK
clk => send_stop_bit~reg0.CLK
clk => send_start_bit~reg0.CLK
clk => transfer_data~reg0.CLK
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => s_i2c_auto_init~1.DATAIN
reset => s_i2c_auto_init.OUTPUTSELECT
reset => s_i2c_auto_init.OUTPUTSELECT
reset => s_i2c_auto_init.OUTPUTSELECT
reset => s_i2c_auto_init.OUTPUTSELECT
reset => s_i2c_auto_init.OUTPUTSELECT
reset => s_i2c_auto_init.OUTPUTSELECT
reset => s_i2c_auto_init.OUTPUTSELECT
reset => s_i2c_auto_init.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => transfer_data.OUTPUTSELECT
reset => send_start_bit.OUTPUTSELECT
reset => send_stop_bit.OUTPUTSELECT
reset => auto_init_error.OUTPUTSELECT
reset => rom_address_counter.OUTPUTSELECT
reset => rom_address_counter.OUTPUTSELECT
reset => rom_address_counter.OUTPUTSELECT
reset => rom_address_counter.OUTPUTSELECT
reset => rom_address_counter.OUTPUTSELECT
reset => rom_address_counter.OUTPUTSELECT
clear_error => auto_init_error.OUTPUTSELECT
ack => always6.IN0
transfer_complete => transfer_data.OUTPUTSELECT
transfer_complete => send_start_bit.OUTPUTSELECT
transfer_complete => send_stop_bit.OUTPUTSELECT
transfer_complete => change_state.IN1
transfer_complete => Selector3.IN3
transfer_complete => Selector5.IN3
transfer_complete => Selector4.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
transfer_data <= transfer_data~reg0.DB_MAX_OUTPUT_PORT_TYPE
send_start_bit <= send_start_bit~reg0.DB_MAX_OUTPUT_PORT_TYPE
send_stop_bit <= send_stop_bit~reg0.DB_MAX_OUTPUT_PORT_TYPE
auto_init_complete <= auto_init_complete.DB_MAX_OUTPUT_PORT_TYPE
auto_init_error <= auto_init_error~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Lab5_top|audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller
clk => current_byte[0].CLK
clk => current_byte[1].CLK
clk => current_byte[2].CLK
clk => current_byte[3].CLK
clk => current_byte[4].CLK
clk => current_byte[5].CLK
clk => current_byte[6].CLK
clk => current_byte[7].CLK
clk => current_bit[0].CLK
clk => current_bit[1].CLK
clk => current_bit[2].CLK
clk => data_from_i2c[0]~reg0.CLK
clk => data_from_i2c[1]~reg0.CLK
clk => data_from_i2c[2]~reg0.CLK
clk => data_from_i2c[3]~reg0.CLK
clk => data_from_i2c[4]~reg0.CLK
clk => data_from_i2c[5]~reg0.CLK
clk => data_from_i2c[6]~reg0.CLK
clk => data_from_i2c[7]~reg0.CLK
clk => ack~reg0.CLK
clk => i2c_scen~reg0.CLK
clk => s_i2c_transceiver~1.DATAIN
reset => s_i2c_transceiver.OUTPUTSELECT
reset => s_i2c_transceiver.OUTPUTSELECT
reset => s_i2c_transceiver.OUTPUTSELECT
reset => s_i2c_transceiver.OUTPUTSELECT
reset => s_i2c_transceiver.OUTPUTSELECT
reset => s_i2c_transceiver.OUTPUTSELECT
reset => s_i2c_transceiver.OUTPUTSELECT
reset => i2c_scen.OUTPUTSELECT
reset => ack.OUTPUTSELECT
reset => data_from_i2c.OUTPUTSELECT
reset => data_from_i2c.OUTPUTSELECT
reset => data_from_i2c.OUTPUTSELECT
reset => data_from_i2c.OUTPUTSELECT
reset => data_from_i2c.OUTPUTSELECT
reset => data_from_i2c.OUTPUTSELECT
reset => data_from_i2c.OUTPUTSELECT
reset => data_from_i2c.OUTPUTSELECT
reset => current_bit.OUTPUTSELECT
reset => current_bit.OUTPUTSELECT
reset => current_bit.OUTPUTSELECT
reset => current_byte.OUTPUTSELECT
reset => current_byte.OUTPUTSELECT
reset => current_byte.OUTPUTSELECT
reset => current_byte.OUTPUTSELECT
reset => current_byte.OUTPUTSELECT
reset => current_byte.OUTPUTSELECT
reset => current_byte.OUTPUTSELECT
reset => current_byte.OUTPUTSELECT
clear_ack => ack.OUTPUTSELECT
clk_400KHz => i2c_sclk.DATAIN
clk_400KHz => always1.IN0
start_and_stop_en => always3.IN0
start_and_stop_en => always4.IN0
start_and_stop_en => Selector2.IN4
start_and_stop_en => Selector6.IN3
start_and_stop_en => Selector5.IN2
start_and_stop_en => Selector1.IN2
change_output_bit_en => ns_i2c_transceiver.OUTPUTSELECT
change_output_bit_en => ns_i2c_transceiver.OUTPUTSELECT
change_output_bit_en => always1.IN1
change_output_bit_en => always2.IN0
change_output_bit_en => always5.IN0
change_output_bit_en => Selector6.IN4
change_output_bit_en => Selector4.IN2
change_output_bit_en => Selector2.IN2
send_start_bit => always1.IN1
send_start_bit => ns_i2c_transceiver.OUTPUTSELECT
send_start_bit => ns_i2c_transceiver.OUTPUTSELECT
send_start_bit => ns_i2c_transceiver.OUTPUTSELECT
send_start_bit => ns_i2c_transceiver.DATAA
send_stop_bit => ns_i2c_transceiver.OUTPUTSELECT
send_stop_bit => ns_i2c_transceiver.OUTPUTSELECT
send_stop_bit => ns_i2c_transceiver.DATAA
data_in[0] => current_byte.DATAB
data_in[1] => current_byte.DATAB
data_in[2] => current_byte.DATAB
data_in[3] => current_byte.DATAB
data_in[4] => current_byte.DATAB
data_in[5] => current_byte.DATAB
data_in[6] => current_byte.DATAB
data_in[7] => current_byte.DATAB
transfer_data => ns_i2c_transceiver.DATAA
transfer_data => ns_i2c_transceiver.DATAB
transfer_data => Selector6.IN5
transfer_data => ns_i2c_transceiver.DATAB
transfer_data => ns_i2c_transceiver.DATAA
transfer_data => Selector0.IN2
read_byte => i2c_sdata.IN0
read_byte => i2c_sdata.IN0
num_bits_to_transfer[0] => current_bit.DATAB
num_bits_to_transfer[1] => current_bit.DATAB
num_bits_to_transfer[2] => current_bit.DATAB
i2c_sdata <> i2c_sdata
i2c_sclk <= clk_400KHz.DB_MAX_OUTPUT_PORT_TYPE
i2c_scen <= i2c_scen~reg0.DB_MAX_OUTPUT_PORT_TYPE
enable_clk <= enable_clk.DB_MAX_OUTPUT_PORT_TYPE
ack <= ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_from_i2c[0] <= data_from_i2c[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_from_i2c[1] <= data_from_i2c[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_from_i2c[2] <= data_from_i2c[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_from_i2c[3] <= data_from_i2c[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_from_i2c[4] <= data_from_i2c[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_from_i2c[5] <= data_from_i2c[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_from_i2c[6] <= data_from_i2c[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_from_i2c[7] <= data_from_i2c[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
transfer_complete <= transfer_complete.DB_MAX_OUTPUT_PORT_TYPE


|Lab5_top|audio_codec:codec
CLOCK_50 => CLOCK_50.IN5
reset => reset.IN5
read_s => comb.IN1
read_s => comb.IN1
write_s => comb.IN1
write_s => comb.IN1
writedata_left[0] => writedata_left[0].IN1
writedata_left[1] => writedata_left[1].IN1
writedata_left[2] => writedata_left[2].IN1
writedata_left[3] => writedata_left[3].IN1
writedata_left[4] => writedata_left[4].IN1
writedata_left[5] => writedata_left[5].IN1
writedata_left[6] => writedata_left[6].IN1
writedata_left[7] => writedata_left[7].IN1
writedata_left[8] => writedata_left[8].IN1
writedata_left[9] => writedata_left[9].IN1
writedata_left[10] => writedata_left[10].IN1
writedata_left[11] => writedata_left[11].IN1
writedata_left[12] => writedata_left[12].IN1
writedata_left[13] => writedata_left[13].IN1
writedata_left[14] => writedata_left[14].IN1
writedata_left[15] => writedata_left[15].IN1
writedata_left[16] => writedata_left[16].IN1
writedata_left[17] => writedata_left[17].IN1
writedata_left[18] => writedata_left[18].IN1
writedata_left[19] => writedata_left[19].IN1
writedata_left[20] => writedata_left[20].IN1
writedata_left[21] => writedata_left[21].IN1
writedata_left[22] => writedata_left[22].IN1
writedata_left[23] => writedata_left[23].IN1
writedata_right[0] => writedata_right[0].IN1
writedata_right[1] => writedata_right[1].IN1
writedata_right[2] => writedata_right[2].IN1
writedata_right[3] => writedata_right[3].IN1
writedata_right[4] => writedata_right[4].IN1
writedata_right[5] => writedata_right[5].IN1
writedata_right[6] => writedata_right[6].IN1
writedata_right[7] => writedata_right[7].IN1
writedata_right[8] => writedata_right[8].IN1
writedata_right[9] => writedata_right[9].IN1
writedata_right[10] => writedata_right[10].IN1
writedata_right[11] => writedata_right[11].IN1
writedata_right[12] => writedata_right[12].IN1
writedata_right[13] => writedata_right[13].IN1
writedata_right[14] => writedata_right[14].IN1
writedata_right[15] => writedata_right[15].IN1
writedata_right[16] => writedata_right[16].IN1
writedata_right[17] => writedata_right[17].IN1
writedata_right[18] => writedata_right[18].IN1
writedata_right[19] => writedata_right[19].IN1
writedata_right[20] => writedata_right[20].IN1
writedata_right[21] => writedata_right[21].IN1
writedata_right[22] => writedata_right[22].IN1
writedata_right[23] => writedata_right[23].IN1
AUD_ADCDAT => AUD_ADCDAT.IN1
AUD_BCLK => AUD_BCLK.IN1
AUD_ADCLRCK => AUD_ADCLRCK.IN1
AUD_DACLRCK => AUD_DACLRCK.IN1
read_ready <= read_ready.DB_MAX_OUTPUT_PORT_TYPE
write_ready <= write_ready.DB_MAX_OUTPUT_PORT_TYPE
readdata_left[0] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[1] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[2] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[3] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[4] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[5] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[6] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[7] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[8] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[9] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[10] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[11] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[12] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[13] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[14] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[15] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[16] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[17] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[18] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[19] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[20] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[21] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[22] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[23] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_right[0] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[1] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[2] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[3] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[4] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[5] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[6] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[7] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[8] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[9] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[10] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[11] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[12] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[13] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[14] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[15] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[16] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[17] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[18] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[19] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[20] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[21] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[22] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[23] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
AUD_DACDAT <= Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer.serial_audio_out_data


|Lab5_top|audio_codec:codec|Altera_UP_Clock_Edge:Bit_Clock_Edges
clk => last_test_clk.CLK
clk => cur_test_clk.CLK
reset => ~NO_FANOUT~
test_clk => cur_test_clk.DATAIN
rising_edge <= rising_edge.DB_MAX_OUTPUT_PORT_TYPE
falling_edge <= falling_edge.DB_MAX_OUTPUT_PORT_TYPE


|Lab5_top|audio_codec:codec|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges
clk => last_test_clk.CLK
clk => cur_test_clk.CLK
reset => ~NO_FANOUT~
test_clk => cur_test_clk.DATAIN
rising_edge <= rising_edge.DB_MAX_OUTPUT_PORT_TYPE
falling_edge <= falling_edge.DB_MAX_OUTPUT_PORT_TYPE


|Lab5_top|audio_codec:codec|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges
clk => last_test_clk.CLK
clk => cur_test_clk.CLK
reset => ~NO_FANOUT~
test_clk => cur_test_clk.DATAIN
rising_edge <= rising_edge.DB_MAX_OUTPUT_PORT_TYPE
falling_edge <= falling_edge.DB_MAX_OUTPUT_PORT_TYPE


|Lab5_top|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer
clk => clk.IN3
reset => reset.IN3
bit_clk_rising_edge => bit_clk_rising_edge.IN1
bit_clk_falling_edge => bit_clk_falling_edge.IN1
left_right_clk_rising_edge => left_right_clk_rising_edge.IN1
left_right_clk_falling_edge => left_right_clk_falling_edge.IN1
done_channel_sync => comb.IN1
done_channel_sync => comb.IN1
serial_audio_in_data => data_in_shift_reg.DATAB
read_left_audio_data_en => comb.IN1
read_right_audio_data_en => comb.IN1
left_audio_fifo_read_space[0] <= left_audio_fifo_read_space[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[1] <= left_audio_fifo_read_space[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[2] <= left_audio_fifo_read_space[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[3] <= left_audio_fifo_read_space[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[4] <= left_audio_fifo_read_space[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[5] <= left_audio_fifo_read_space[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[6] <= left_audio_fifo_read_space[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[7] <= left_audio_fifo_read_space[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[0] <= right_audio_fifo_read_space[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[1] <= right_audio_fifo_read_space[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[2] <= right_audio_fifo_read_space[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[3] <= right_audio_fifo_read_space[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[4] <= right_audio_fifo_read_space[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[5] <= right_audio_fifo_read_space[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[6] <= right_audio_fifo_read_space[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[7] <= right_audio_fifo_read_space[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_data[1] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[2] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[3] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[4] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[5] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[6] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[7] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[8] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[9] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[10] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[11] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[12] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[13] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[14] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[15] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[16] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[17] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[18] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[19] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[20] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[21] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[22] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[23] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[24] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
right_channel_data[1] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[2] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[3] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[4] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[5] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[6] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[7] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[8] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[9] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[10] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[11] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[12] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[13] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[14] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[15] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[16] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[17] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[18] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[19] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[20] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[21] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[22] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[23] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[24] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data


|Lab5_top|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter
clk => counting~reg0.CLK
clk => bit_counter[0].CLK
clk => bit_counter[1].CLK
clk => bit_counter[2].CLK
clk => bit_counter[3].CLK
clk => bit_counter[4].CLK
reset => bit_counter.OUTPUTSELECT
reset => bit_counter.OUTPUTSELECT
reset => bit_counter.OUTPUTSELECT
reset => bit_counter.OUTPUTSELECT
reset => bit_counter.OUTPUTSELECT
reset => counting.OUTPUTSELECT
bit_clk_rising_edge => ~NO_FANOUT~
bit_clk_falling_edge => always0.IN1
bit_clk_falling_edge => always1.IN1
left_right_clk_rising_edge => reset_bit_counter.IN0
left_right_clk_falling_edge => reset_bit_counter.IN1
counting <= counting~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Lab5_top|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO
clk => clk.IN1
reset => reset.IN1
write_en => write_en.IN1
write_data[1] => write_data[1].IN1
write_data[2] => write_data[2].IN1
write_data[3] => write_data[3].IN1
write_data[4] => write_data[4].IN1
write_data[5] => write_data[5].IN1
write_data[6] => write_data[6].IN1
write_data[7] => write_data[7].IN1
write_data[8] => write_data[8].IN1
write_data[9] => write_data[9].IN1
write_data[10] => write_data[10].IN1
write_data[11] => write_data[11].IN1
write_data[12] => write_data[12].IN1
write_data[13] => write_data[13].IN1
write_data[14] => write_data[14].IN1
write_data[15] => write_data[15].IN1
write_data[16] => write_data[16].IN1
write_data[17] => write_data[17].IN1
write_data[18] => write_data[18].IN1
write_data[19] => write_data[19].IN1
write_data[20] => write_data[20].IN1
write_data[21] => write_data[21].IN1
write_data[22] => write_data[22].IN1
write_data[23] => write_data[23].IN1
write_data[24] => write_data[24].IN1
read_en => read_en.IN1
fifo_is_empty <= scfifo:Sync_FIFO.empty
fifo_is_full <= scfifo:Sync_FIFO.full
words_used[1] <= scfifo:Sync_FIFO.usedw
words_used[2] <= scfifo:Sync_FIFO.usedw
words_used[3] <= scfifo:Sync_FIFO.usedw
words_used[4] <= scfifo:Sync_FIFO.usedw
words_used[5] <= scfifo:Sync_FIFO.usedw
words_used[6] <= scfifo:Sync_FIFO.usedw
words_used[7] <= scfifo:Sync_FIFO.usedw
read_data[1] <= scfifo:Sync_FIFO.q
read_data[2] <= scfifo:Sync_FIFO.q
read_data[3] <= scfifo:Sync_FIFO.q
read_data[4] <= scfifo:Sync_FIFO.q
read_data[5] <= scfifo:Sync_FIFO.q
read_data[6] <= scfifo:Sync_FIFO.q
read_data[7] <= scfifo:Sync_FIFO.q
read_data[8] <= scfifo:Sync_FIFO.q
read_data[9] <= scfifo:Sync_FIFO.q
read_data[10] <= scfifo:Sync_FIFO.q
read_data[11] <= scfifo:Sync_FIFO.q
read_data[12] <= scfifo:Sync_FIFO.q
read_data[13] <= scfifo:Sync_FIFO.q
read_data[14] <= scfifo:Sync_FIFO.q
read_data[15] <= scfifo:Sync_FIFO.q
read_data[16] <= scfifo:Sync_FIFO.q
read_data[17] <= scfifo:Sync_FIFO.q
read_data[18] <= scfifo:Sync_FIFO.q
read_data[19] <= scfifo:Sync_FIFO.q
read_data[20] <= scfifo:Sync_FIFO.q
read_data[21] <= scfifo:Sync_FIFO.q
read_data[22] <= scfifo:Sync_FIFO.q
read_data[23] <= scfifo:Sync_FIFO.q
read_data[24] <= scfifo:Sync_FIFO.q


|Lab5_top|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO
data[0] => scfifo_6041:auto_generated.data[0]
data[1] => scfifo_6041:auto_generated.data[1]
data[2] => scfifo_6041:auto_generated.data[2]
data[3] => scfifo_6041:auto_generated.data[3]
data[4] => scfifo_6041:auto_generated.data[4]
data[5] => scfifo_6041:auto_generated.data[5]
data[6] => scfifo_6041:auto_generated.data[6]
data[7] => scfifo_6041:auto_generated.data[7]
data[8] => scfifo_6041:auto_generated.data[8]
data[9] => scfifo_6041:auto_generated.data[9]
data[10] => scfifo_6041:auto_generated.data[10]
data[11] => scfifo_6041:auto_generated.data[11]
data[12] => scfifo_6041:auto_generated.data[12]
data[13] => scfifo_6041:auto_generated.data[13]
data[14] => scfifo_6041:auto_generated.data[14]
data[15] => scfifo_6041:auto_generated.data[15]
data[16] => scfifo_6041:auto_generated.data[16]
data[17] => scfifo_6041:auto_generated.data[17]
data[18] => scfifo_6041:auto_generated.data[18]
data[19] => scfifo_6041:auto_generated.data[19]
data[20] => scfifo_6041:auto_generated.data[20]
data[21] => scfifo_6041:auto_generated.data[21]
data[22] => scfifo_6041:auto_generated.data[22]
data[23] => scfifo_6041:auto_generated.data[23]
q[0] <= scfifo_6041:auto_generated.q[0]
q[1] <= scfifo_6041:auto_generated.q[1]
q[2] <= scfifo_6041:auto_generated.q[2]
q[3] <= scfifo_6041:auto_generated.q[3]
q[4] <= scfifo_6041:auto_generated.q[4]
q[5] <= scfifo_6041:auto_generated.q[5]
q[6] <= scfifo_6041:auto_generated.q[6]
q[7] <= scfifo_6041:auto_generated.q[7]
q[8] <= scfifo_6041:auto_generated.q[8]
q[9] <= scfifo_6041:auto_generated.q[9]
q[10] <= scfifo_6041:auto_generated.q[10]
q[11] <= scfifo_6041:auto_generated.q[11]
q[12] <= scfifo_6041:auto_generated.q[12]
q[13] <= scfifo_6041:auto_generated.q[13]
q[14] <= scfifo_6041:auto_generated.q[14]
q[15] <= scfifo_6041:auto_generated.q[15]
q[16] <= scfifo_6041:auto_generated.q[16]
q[17] <= scfifo_6041:auto_generated.q[17]
q[18] <= scfifo_6041:auto_generated.q[18]
q[19] <= scfifo_6041:auto_generated.q[19]
q[20] <= scfifo_6041:auto_generated.q[20]
q[21] <= scfifo_6041:auto_generated.q[21]
q[22] <= scfifo_6041:auto_generated.q[22]
q[23] <= scfifo_6041:auto_generated.q[23]
wrreq => scfifo_6041:auto_generated.wrreq
rdreq => scfifo_6041:auto_generated.rdreq
clock => scfifo_6041:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_6041:auto_generated.sclr
empty <= scfifo_6041:auto_generated.empty
full <= scfifo_6041:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_6041:auto_generated.usedw[0]
usedw[1] <= scfifo_6041:auto_generated.usedw[1]
usedw[2] <= scfifo_6041:auto_generated.usedw[2]
usedw[3] <= scfifo_6041:auto_generated.usedw[3]
usedw[4] <= scfifo_6041:auto_generated.usedw[4]
usedw[5] <= scfifo_6041:auto_generated.usedw[5]
usedw[6] <= scfifo_6041:auto_generated.usedw[6]


|Lab5_top|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_6041:auto_generated
clock => a_dpfifo_pn31:dpfifo.clock
data[0] => a_dpfifo_pn31:dpfifo.data[0]
data[1] => a_dpfifo_pn31:dpfifo.data[1]
data[2] => a_dpfifo_pn31:dpfifo.data[2]
data[3] => a_dpfifo_pn31:dpfifo.data[3]
data[4] => a_dpfifo_pn31:dpfifo.data[4]
data[5] => a_dpfifo_pn31:dpfifo.data[5]
data[6] => a_dpfifo_pn31:dpfifo.data[6]
data[7] => a_dpfifo_pn31:dpfifo.data[7]
data[8] => a_dpfifo_pn31:dpfifo.data[8]
data[9] => a_dpfifo_pn31:dpfifo.data[9]
data[10] => a_dpfifo_pn31:dpfifo.data[10]
data[11] => a_dpfifo_pn31:dpfifo.data[11]
data[12] => a_dpfifo_pn31:dpfifo.data[12]
data[13] => a_dpfifo_pn31:dpfifo.data[13]
data[14] => a_dpfifo_pn31:dpfifo.data[14]
data[15] => a_dpfifo_pn31:dpfifo.data[15]
data[16] => a_dpfifo_pn31:dpfifo.data[16]
data[17] => a_dpfifo_pn31:dpfifo.data[17]
data[18] => a_dpfifo_pn31:dpfifo.data[18]
data[19] => a_dpfifo_pn31:dpfifo.data[19]
data[20] => a_dpfifo_pn31:dpfifo.data[20]
data[21] => a_dpfifo_pn31:dpfifo.data[21]
data[22] => a_dpfifo_pn31:dpfifo.data[22]
data[23] => a_dpfifo_pn31:dpfifo.data[23]
empty <= a_dpfifo_pn31:dpfifo.empty
full <= a_dpfifo_pn31:dpfifo.full
q[0] <= a_dpfifo_pn31:dpfifo.q[0]
q[1] <= a_dpfifo_pn31:dpfifo.q[1]
q[2] <= a_dpfifo_pn31:dpfifo.q[2]
q[3] <= a_dpfifo_pn31:dpfifo.q[3]
q[4] <= a_dpfifo_pn31:dpfifo.q[4]
q[5] <= a_dpfifo_pn31:dpfifo.q[5]
q[6] <= a_dpfifo_pn31:dpfifo.q[6]
q[7] <= a_dpfifo_pn31:dpfifo.q[7]
q[8] <= a_dpfifo_pn31:dpfifo.q[8]
q[9] <= a_dpfifo_pn31:dpfifo.q[9]
q[10] <= a_dpfifo_pn31:dpfifo.q[10]
q[11] <= a_dpfifo_pn31:dpfifo.q[11]
q[12] <= a_dpfifo_pn31:dpfifo.q[12]
q[13] <= a_dpfifo_pn31:dpfifo.q[13]
q[14] <= a_dpfifo_pn31:dpfifo.q[14]
q[15] <= a_dpfifo_pn31:dpfifo.q[15]
q[16] <= a_dpfifo_pn31:dpfifo.q[16]
q[17] <= a_dpfifo_pn31:dpfifo.q[17]
q[18] <= a_dpfifo_pn31:dpfifo.q[18]
q[19] <= a_dpfifo_pn31:dpfifo.q[19]
q[20] <= a_dpfifo_pn31:dpfifo.q[20]
q[21] <= a_dpfifo_pn31:dpfifo.q[21]
q[22] <= a_dpfifo_pn31:dpfifo.q[22]
q[23] <= a_dpfifo_pn31:dpfifo.q[23]
rdreq => a_dpfifo_pn31:dpfifo.rreq
sclr => a_dpfifo_pn31:dpfifo.sclr
usedw[0] <= a_dpfifo_pn31:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_pn31:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_pn31:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_pn31:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_pn31:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_pn31:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_pn31:dpfifo.usedw[6]
wrreq => a_dpfifo_pn31:dpfifo.wreq


|Lab5_top|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_6041:auto_generated|a_dpfifo_pn31:dpfifo
clock => altsyncram_tc81:FIFOram.clock0
clock => cntr_d5b:rd_ptr_msb.clock
clock => cntr_q57:usedw_counter.clock
clock => cntr_e5b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_tc81:FIFOram.data_a[0]
data[1] => altsyncram_tc81:FIFOram.data_a[1]
data[2] => altsyncram_tc81:FIFOram.data_a[2]
data[3] => altsyncram_tc81:FIFOram.data_a[3]
data[4] => altsyncram_tc81:FIFOram.data_a[4]
data[5] => altsyncram_tc81:FIFOram.data_a[5]
data[6] => altsyncram_tc81:FIFOram.data_a[6]
data[7] => altsyncram_tc81:FIFOram.data_a[7]
data[8] => altsyncram_tc81:FIFOram.data_a[8]
data[9] => altsyncram_tc81:FIFOram.data_a[9]
data[10] => altsyncram_tc81:FIFOram.data_a[10]
data[11] => altsyncram_tc81:FIFOram.data_a[11]
data[12] => altsyncram_tc81:FIFOram.data_a[12]
data[13] => altsyncram_tc81:FIFOram.data_a[13]
data[14] => altsyncram_tc81:FIFOram.data_a[14]
data[15] => altsyncram_tc81:FIFOram.data_a[15]
data[16] => altsyncram_tc81:FIFOram.data_a[16]
data[17] => altsyncram_tc81:FIFOram.data_a[17]
data[18] => altsyncram_tc81:FIFOram.data_a[18]
data[19] => altsyncram_tc81:FIFOram.data_a[19]
data[20] => altsyncram_tc81:FIFOram.data_a[20]
data[21] => altsyncram_tc81:FIFOram.data_a[21]
data[22] => altsyncram_tc81:FIFOram.data_a[22]
data[23] => altsyncram_tc81:FIFOram.data_a[23]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_tc81:FIFOram.q_b[0]
q[1] <= altsyncram_tc81:FIFOram.q_b[1]
q[2] <= altsyncram_tc81:FIFOram.q_b[2]
q[3] <= altsyncram_tc81:FIFOram.q_b[3]
q[4] <= altsyncram_tc81:FIFOram.q_b[4]
q[5] <= altsyncram_tc81:FIFOram.q_b[5]
q[6] <= altsyncram_tc81:FIFOram.q_b[6]
q[7] <= altsyncram_tc81:FIFOram.q_b[7]
q[8] <= altsyncram_tc81:FIFOram.q_b[8]
q[9] <= altsyncram_tc81:FIFOram.q_b[9]
q[10] <= altsyncram_tc81:FIFOram.q_b[10]
q[11] <= altsyncram_tc81:FIFOram.q_b[11]
q[12] <= altsyncram_tc81:FIFOram.q_b[12]
q[13] <= altsyncram_tc81:FIFOram.q_b[13]
q[14] <= altsyncram_tc81:FIFOram.q_b[14]
q[15] <= altsyncram_tc81:FIFOram.q_b[15]
q[16] <= altsyncram_tc81:FIFOram.q_b[16]
q[17] <= altsyncram_tc81:FIFOram.q_b[17]
q[18] <= altsyncram_tc81:FIFOram.q_b[18]
q[19] <= altsyncram_tc81:FIFOram.q_b[19]
q[20] <= altsyncram_tc81:FIFOram.q_b[20]
q[21] <= altsyncram_tc81:FIFOram.q_b[21]
q[22] <= altsyncram_tc81:FIFOram.q_b[22]
q[23] <= altsyncram_tc81:FIFOram.q_b[23]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => rd_ptr_lsb.IN0
rreq => _.IN0
rreq => _.IN0
rreq => ram_read_address[6].IN0
rreq => ram_read_address[5].IN0
rreq => ram_read_address[4].IN0
rreq => ram_read_address[3].IN0
rreq => ram_read_address[2].IN0
rreq => ram_read_address[1].IN0
rreq => ram_read_address[0].IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_d5b:rd_ptr_msb.sclr
sclr => cntr_q57:usedw_counter.sclr
sclr => cntr_e5b:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
usedw[0] <= cntr_q57:usedw_counter.q[0]
usedw[1] <= cntr_q57:usedw_counter.q[1]
usedw[2] <= cntr_q57:usedw_counter.q[2]
usedw[3] <= cntr_q57:usedw_counter.q[3]
usedw[4] <= cntr_q57:usedw_counter.q[4]
usedw[5] <= cntr_q57:usedw_counter.q[5]
usedw[6] <= cntr_q57:usedw_counter.q[6]
wreq => altsyncram_tc81:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delaya[1].IN1
wreq => _.IN0
wreq => cntr_q57:usedw_counter.updown
wreq => cntr_e5b:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => wait_state.IN1


|Lab5_top|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_6041:auto_generated|a_dpfifo_pn31:dpfifo|altsyncram_tc81:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE


|Lab5_top|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_6041:auto_generated|a_dpfifo_pn31:dpfifo|cmpr_2o8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|Lab5_top|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_6041:auto_generated|a_dpfifo_pn31:dpfifo|cmpr_2o8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|Lab5_top|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_6041:auto_generated|a_dpfifo_pn31:dpfifo|cntr_d5b:rd_ptr_msb
clock => counter_reg_bit2a[5].CLK
clock => counter_reg_bit2a[4].CLK
clock => counter_reg_bit2a[3].CLK
clock => counter_reg_bit2a[2].CLK
clock => counter_reg_bit2a[1].CLK
clock => counter_reg_bit2a[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit2a[0].REGOUT
q[1] <= counter_reg_bit2a[1].REGOUT
q[2] <= counter_reg_bit2a[2].REGOUT
q[3] <= counter_reg_bit2a[3].REGOUT
q[4] <= counter_reg_bit2a[4].REGOUT
q[5] <= counter_reg_bit2a[5].REGOUT
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|Lab5_top|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_6041:auto_generated|a_dpfifo_pn31:dpfifo|cntr_q57:usedw_counter
clock => counter_reg_bit3a[6].CLK
clock => counter_reg_bit3a[5].CLK
clock => counter_reg_bit3a[4].CLK
clock => counter_reg_bit3a[3].CLK
clock => counter_reg_bit3a[2].CLK
clock => counter_reg_bit3a[1].CLK
clock => counter_reg_bit3a[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit3a[0].REGOUT
q[1] <= counter_reg_bit3a[1].REGOUT
q[2] <= counter_reg_bit3a[2].REGOUT
q[3] <= counter_reg_bit3a[3].REGOUT
q[4] <= counter_reg_bit3a[4].REGOUT
q[5] <= counter_reg_bit3a[5].REGOUT
q[6] <= counter_reg_bit3a[6].REGOUT
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB


|Lab5_top|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_6041:auto_generated|a_dpfifo_pn31:dpfifo|cntr_e5b:wr_ptr
clock => counter_reg_bit4a[6].CLK
clock => counter_reg_bit4a[5].CLK
clock => counter_reg_bit4a[4].CLK
clock => counter_reg_bit4a[3].CLK
clock => counter_reg_bit4a[2].CLK
clock => counter_reg_bit4a[1].CLK
clock => counter_reg_bit4a[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit4a[0].REGOUT
q[1] <= counter_reg_bit4a[1].REGOUT
q[2] <= counter_reg_bit4a[2].REGOUT
q[3] <= counter_reg_bit4a[3].REGOUT
q[4] <= counter_reg_bit4a[4].REGOUT
q[5] <= counter_reg_bit4a[5].REGOUT
q[6] <= counter_reg_bit4a[6].REGOUT
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|Lab5_top|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO
clk => clk.IN1
reset => reset.IN1
write_en => write_en.IN1
write_data[1] => write_data[1].IN1
write_data[2] => write_data[2].IN1
write_data[3] => write_data[3].IN1
write_data[4] => write_data[4].IN1
write_data[5] => write_data[5].IN1
write_data[6] => write_data[6].IN1
write_data[7] => write_data[7].IN1
write_data[8] => write_data[8].IN1
write_data[9] => write_data[9].IN1
write_data[10] => write_data[10].IN1
write_data[11] => write_data[11].IN1
write_data[12] => write_data[12].IN1
write_data[13] => write_data[13].IN1
write_data[14] => write_data[14].IN1
write_data[15] => write_data[15].IN1
write_data[16] => write_data[16].IN1
write_data[17] => write_data[17].IN1
write_data[18] => write_data[18].IN1
write_data[19] => write_data[19].IN1
write_data[20] => write_data[20].IN1
write_data[21] => write_data[21].IN1
write_data[22] => write_data[22].IN1
write_data[23] => write_data[23].IN1
write_data[24] => write_data[24].IN1
read_en => read_en.IN1
fifo_is_empty <= scfifo:Sync_FIFO.empty
fifo_is_full <= scfifo:Sync_FIFO.full
words_used[1] <= scfifo:Sync_FIFO.usedw
words_used[2] <= scfifo:Sync_FIFO.usedw
words_used[3] <= scfifo:Sync_FIFO.usedw
words_used[4] <= scfifo:Sync_FIFO.usedw
words_used[5] <= scfifo:Sync_FIFO.usedw
words_used[6] <= scfifo:Sync_FIFO.usedw
words_used[7] <= scfifo:Sync_FIFO.usedw
read_data[1] <= scfifo:Sync_FIFO.q
read_data[2] <= scfifo:Sync_FIFO.q
read_data[3] <= scfifo:Sync_FIFO.q
read_data[4] <= scfifo:Sync_FIFO.q
read_data[5] <= scfifo:Sync_FIFO.q
read_data[6] <= scfifo:Sync_FIFO.q
read_data[7] <= scfifo:Sync_FIFO.q
read_data[8] <= scfifo:Sync_FIFO.q
read_data[9] <= scfifo:Sync_FIFO.q
read_data[10] <= scfifo:Sync_FIFO.q
read_data[11] <= scfifo:Sync_FIFO.q
read_data[12] <= scfifo:Sync_FIFO.q
read_data[13] <= scfifo:Sync_FIFO.q
read_data[14] <= scfifo:Sync_FIFO.q
read_data[15] <= scfifo:Sync_FIFO.q
read_data[16] <= scfifo:Sync_FIFO.q
read_data[17] <= scfifo:Sync_FIFO.q
read_data[18] <= scfifo:Sync_FIFO.q
read_data[19] <= scfifo:Sync_FIFO.q
read_data[20] <= scfifo:Sync_FIFO.q
read_data[21] <= scfifo:Sync_FIFO.q
read_data[22] <= scfifo:Sync_FIFO.q
read_data[23] <= scfifo:Sync_FIFO.q
read_data[24] <= scfifo:Sync_FIFO.q


|Lab5_top|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO
data[0] => scfifo_6041:auto_generated.data[0]
data[1] => scfifo_6041:auto_generated.data[1]
data[2] => scfifo_6041:auto_generated.data[2]
data[3] => scfifo_6041:auto_generated.data[3]
data[4] => scfifo_6041:auto_generated.data[4]
data[5] => scfifo_6041:auto_generated.data[5]
data[6] => scfifo_6041:auto_generated.data[6]
data[7] => scfifo_6041:auto_generated.data[7]
data[8] => scfifo_6041:auto_generated.data[8]
data[9] => scfifo_6041:auto_generated.data[9]
data[10] => scfifo_6041:auto_generated.data[10]
data[11] => scfifo_6041:auto_generated.data[11]
data[12] => scfifo_6041:auto_generated.data[12]
data[13] => scfifo_6041:auto_generated.data[13]
data[14] => scfifo_6041:auto_generated.data[14]
data[15] => scfifo_6041:auto_generated.data[15]
data[16] => scfifo_6041:auto_generated.data[16]
data[17] => scfifo_6041:auto_generated.data[17]
data[18] => scfifo_6041:auto_generated.data[18]
data[19] => scfifo_6041:auto_generated.data[19]
data[20] => scfifo_6041:auto_generated.data[20]
data[21] => scfifo_6041:auto_generated.data[21]
data[22] => scfifo_6041:auto_generated.data[22]
data[23] => scfifo_6041:auto_generated.data[23]
q[0] <= scfifo_6041:auto_generated.q[0]
q[1] <= scfifo_6041:auto_generated.q[1]
q[2] <= scfifo_6041:auto_generated.q[2]
q[3] <= scfifo_6041:auto_generated.q[3]
q[4] <= scfifo_6041:auto_generated.q[4]
q[5] <= scfifo_6041:auto_generated.q[5]
q[6] <= scfifo_6041:auto_generated.q[6]
q[7] <= scfifo_6041:auto_generated.q[7]
q[8] <= scfifo_6041:auto_generated.q[8]
q[9] <= scfifo_6041:auto_generated.q[9]
q[10] <= scfifo_6041:auto_generated.q[10]
q[11] <= scfifo_6041:auto_generated.q[11]
q[12] <= scfifo_6041:auto_generated.q[12]
q[13] <= scfifo_6041:auto_generated.q[13]
q[14] <= scfifo_6041:auto_generated.q[14]
q[15] <= scfifo_6041:auto_generated.q[15]
q[16] <= scfifo_6041:auto_generated.q[16]
q[17] <= scfifo_6041:auto_generated.q[17]
q[18] <= scfifo_6041:auto_generated.q[18]
q[19] <= scfifo_6041:auto_generated.q[19]
q[20] <= scfifo_6041:auto_generated.q[20]
q[21] <= scfifo_6041:auto_generated.q[21]
q[22] <= scfifo_6041:auto_generated.q[22]
q[23] <= scfifo_6041:auto_generated.q[23]
wrreq => scfifo_6041:auto_generated.wrreq
rdreq => scfifo_6041:auto_generated.rdreq
clock => scfifo_6041:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_6041:auto_generated.sclr
empty <= scfifo_6041:auto_generated.empty
full <= scfifo_6041:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_6041:auto_generated.usedw[0]
usedw[1] <= scfifo_6041:auto_generated.usedw[1]
usedw[2] <= scfifo_6041:auto_generated.usedw[2]
usedw[3] <= scfifo_6041:auto_generated.usedw[3]
usedw[4] <= scfifo_6041:auto_generated.usedw[4]
usedw[5] <= scfifo_6041:auto_generated.usedw[5]
usedw[6] <= scfifo_6041:auto_generated.usedw[6]


|Lab5_top|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_6041:auto_generated
clock => a_dpfifo_pn31:dpfifo.clock
data[0] => a_dpfifo_pn31:dpfifo.data[0]
data[1] => a_dpfifo_pn31:dpfifo.data[1]
data[2] => a_dpfifo_pn31:dpfifo.data[2]
data[3] => a_dpfifo_pn31:dpfifo.data[3]
data[4] => a_dpfifo_pn31:dpfifo.data[4]
data[5] => a_dpfifo_pn31:dpfifo.data[5]
data[6] => a_dpfifo_pn31:dpfifo.data[6]
data[7] => a_dpfifo_pn31:dpfifo.data[7]
data[8] => a_dpfifo_pn31:dpfifo.data[8]
data[9] => a_dpfifo_pn31:dpfifo.data[9]
data[10] => a_dpfifo_pn31:dpfifo.data[10]
data[11] => a_dpfifo_pn31:dpfifo.data[11]
data[12] => a_dpfifo_pn31:dpfifo.data[12]
data[13] => a_dpfifo_pn31:dpfifo.data[13]
data[14] => a_dpfifo_pn31:dpfifo.data[14]
data[15] => a_dpfifo_pn31:dpfifo.data[15]
data[16] => a_dpfifo_pn31:dpfifo.data[16]
data[17] => a_dpfifo_pn31:dpfifo.data[17]
data[18] => a_dpfifo_pn31:dpfifo.data[18]
data[19] => a_dpfifo_pn31:dpfifo.data[19]
data[20] => a_dpfifo_pn31:dpfifo.data[20]
data[21] => a_dpfifo_pn31:dpfifo.data[21]
data[22] => a_dpfifo_pn31:dpfifo.data[22]
data[23] => a_dpfifo_pn31:dpfifo.data[23]
empty <= a_dpfifo_pn31:dpfifo.empty
full <= a_dpfifo_pn31:dpfifo.full
q[0] <= a_dpfifo_pn31:dpfifo.q[0]
q[1] <= a_dpfifo_pn31:dpfifo.q[1]
q[2] <= a_dpfifo_pn31:dpfifo.q[2]
q[3] <= a_dpfifo_pn31:dpfifo.q[3]
q[4] <= a_dpfifo_pn31:dpfifo.q[4]
q[5] <= a_dpfifo_pn31:dpfifo.q[5]
q[6] <= a_dpfifo_pn31:dpfifo.q[6]
q[7] <= a_dpfifo_pn31:dpfifo.q[7]
q[8] <= a_dpfifo_pn31:dpfifo.q[8]
q[9] <= a_dpfifo_pn31:dpfifo.q[9]
q[10] <= a_dpfifo_pn31:dpfifo.q[10]
q[11] <= a_dpfifo_pn31:dpfifo.q[11]
q[12] <= a_dpfifo_pn31:dpfifo.q[12]
q[13] <= a_dpfifo_pn31:dpfifo.q[13]
q[14] <= a_dpfifo_pn31:dpfifo.q[14]
q[15] <= a_dpfifo_pn31:dpfifo.q[15]
q[16] <= a_dpfifo_pn31:dpfifo.q[16]
q[17] <= a_dpfifo_pn31:dpfifo.q[17]
q[18] <= a_dpfifo_pn31:dpfifo.q[18]
q[19] <= a_dpfifo_pn31:dpfifo.q[19]
q[20] <= a_dpfifo_pn31:dpfifo.q[20]
q[21] <= a_dpfifo_pn31:dpfifo.q[21]
q[22] <= a_dpfifo_pn31:dpfifo.q[22]
q[23] <= a_dpfifo_pn31:dpfifo.q[23]
rdreq => a_dpfifo_pn31:dpfifo.rreq
sclr => a_dpfifo_pn31:dpfifo.sclr
usedw[0] <= a_dpfifo_pn31:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_pn31:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_pn31:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_pn31:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_pn31:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_pn31:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_pn31:dpfifo.usedw[6]
wrreq => a_dpfifo_pn31:dpfifo.wreq


|Lab5_top|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_6041:auto_generated|a_dpfifo_pn31:dpfifo
clock => altsyncram_tc81:FIFOram.clock0
clock => cntr_d5b:rd_ptr_msb.clock
clock => cntr_q57:usedw_counter.clock
clock => cntr_e5b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_tc81:FIFOram.data_a[0]
data[1] => altsyncram_tc81:FIFOram.data_a[1]
data[2] => altsyncram_tc81:FIFOram.data_a[2]
data[3] => altsyncram_tc81:FIFOram.data_a[3]
data[4] => altsyncram_tc81:FIFOram.data_a[4]
data[5] => altsyncram_tc81:FIFOram.data_a[5]
data[6] => altsyncram_tc81:FIFOram.data_a[6]
data[7] => altsyncram_tc81:FIFOram.data_a[7]
data[8] => altsyncram_tc81:FIFOram.data_a[8]
data[9] => altsyncram_tc81:FIFOram.data_a[9]
data[10] => altsyncram_tc81:FIFOram.data_a[10]
data[11] => altsyncram_tc81:FIFOram.data_a[11]
data[12] => altsyncram_tc81:FIFOram.data_a[12]
data[13] => altsyncram_tc81:FIFOram.data_a[13]
data[14] => altsyncram_tc81:FIFOram.data_a[14]
data[15] => altsyncram_tc81:FIFOram.data_a[15]
data[16] => altsyncram_tc81:FIFOram.data_a[16]
data[17] => altsyncram_tc81:FIFOram.data_a[17]
data[18] => altsyncram_tc81:FIFOram.data_a[18]
data[19] => altsyncram_tc81:FIFOram.data_a[19]
data[20] => altsyncram_tc81:FIFOram.data_a[20]
data[21] => altsyncram_tc81:FIFOram.data_a[21]
data[22] => altsyncram_tc81:FIFOram.data_a[22]
data[23] => altsyncram_tc81:FIFOram.data_a[23]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_tc81:FIFOram.q_b[0]
q[1] <= altsyncram_tc81:FIFOram.q_b[1]
q[2] <= altsyncram_tc81:FIFOram.q_b[2]
q[3] <= altsyncram_tc81:FIFOram.q_b[3]
q[4] <= altsyncram_tc81:FIFOram.q_b[4]
q[5] <= altsyncram_tc81:FIFOram.q_b[5]
q[6] <= altsyncram_tc81:FIFOram.q_b[6]
q[7] <= altsyncram_tc81:FIFOram.q_b[7]
q[8] <= altsyncram_tc81:FIFOram.q_b[8]
q[9] <= altsyncram_tc81:FIFOram.q_b[9]
q[10] <= altsyncram_tc81:FIFOram.q_b[10]
q[11] <= altsyncram_tc81:FIFOram.q_b[11]
q[12] <= altsyncram_tc81:FIFOram.q_b[12]
q[13] <= altsyncram_tc81:FIFOram.q_b[13]
q[14] <= altsyncram_tc81:FIFOram.q_b[14]
q[15] <= altsyncram_tc81:FIFOram.q_b[15]
q[16] <= altsyncram_tc81:FIFOram.q_b[16]
q[17] <= altsyncram_tc81:FIFOram.q_b[17]
q[18] <= altsyncram_tc81:FIFOram.q_b[18]
q[19] <= altsyncram_tc81:FIFOram.q_b[19]
q[20] <= altsyncram_tc81:FIFOram.q_b[20]
q[21] <= altsyncram_tc81:FIFOram.q_b[21]
q[22] <= altsyncram_tc81:FIFOram.q_b[22]
q[23] <= altsyncram_tc81:FIFOram.q_b[23]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => rd_ptr_lsb.IN0
rreq => _.IN0
rreq => _.IN0
rreq => ram_read_address[6].IN0
rreq => ram_read_address[5].IN0
rreq => ram_read_address[4].IN0
rreq => ram_read_address[3].IN0
rreq => ram_read_address[2].IN0
rreq => ram_read_address[1].IN0
rreq => ram_read_address[0].IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_d5b:rd_ptr_msb.sclr
sclr => cntr_q57:usedw_counter.sclr
sclr => cntr_e5b:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
usedw[0] <= cntr_q57:usedw_counter.q[0]
usedw[1] <= cntr_q57:usedw_counter.q[1]
usedw[2] <= cntr_q57:usedw_counter.q[2]
usedw[3] <= cntr_q57:usedw_counter.q[3]
usedw[4] <= cntr_q57:usedw_counter.q[4]
usedw[5] <= cntr_q57:usedw_counter.q[5]
usedw[6] <= cntr_q57:usedw_counter.q[6]
wreq => altsyncram_tc81:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delaya[1].IN1
wreq => _.IN0
wreq => cntr_q57:usedw_counter.updown
wreq => cntr_e5b:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => wait_state.IN1


|Lab5_top|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_6041:auto_generated|a_dpfifo_pn31:dpfifo|altsyncram_tc81:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE


|Lab5_top|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_6041:auto_generated|a_dpfifo_pn31:dpfifo|cmpr_2o8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|Lab5_top|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_6041:auto_generated|a_dpfifo_pn31:dpfifo|cmpr_2o8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|Lab5_top|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_6041:auto_generated|a_dpfifo_pn31:dpfifo|cntr_d5b:rd_ptr_msb
clock => counter_reg_bit2a[5].CLK
clock => counter_reg_bit2a[4].CLK
clock => counter_reg_bit2a[3].CLK
clock => counter_reg_bit2a[2].CLK
clock => counter_reg_bit2a[1].CLK
clock => counter_reg_bit2a[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit2a[0].REGOUT
q[1] <= counter_reg_bit2a[1].REGOUT
q[2] <= counter_reg_bit2a[2].REGOUT
q[3] <= counter_reg_bit2a[3].REGOUT
q[4] <= counter_reg_bit2a[4].REGOUT
q[5] <= counter_reg_bit2a[5].REGOUT
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|Lab5_top|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_6041:auto_generated|a_dpfifo_pn31:dpfifo|cntr_q57:usedw_counter
clock => counter_reg_bit3a[6].CLK
clock => counter_reg_bit3a[5].CLK
clock => counter_reg_bit3a[4].CLK
clock => counter_reg_bit3a[3].CLK
clock => counter_reg_bit3a[2].CLK
clock => counter_reg_bit3a[1].CLK
clock => counter_reg_bit3a[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit3a[0].REGOUT
q[1] <= counter_reg_bit3a[1].REGOUT
q[2] <= counter_reg_bit3a[2].REGOUT
q[3] <= counter_reg_bit3a[3].REGOUT
q[4] <= counter_reg_bit3a[4].REGOUT
q[5] <= counter_reg_bit3a[5].REGOUT
q[6] <= counter_reg_bit3a[6].REGOUT
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB


|Lab5_top|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_6041:auto_generated|a_dpfifo_pn31:dpfifo|cntr_e5b:wr_ptr
clock => counter_reg_bit4a[6].CLK
clock => counter_reg_bit4a[5].CLK
clock => counter_reg_bit4a[4].CLK
clock => counter_reg_bit4a[3].CLK
clock => counter_reg_bit4a[2].CLK
clock => counter_reg_bit4a[1].CLK
clock => counter_reg_bit4a[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit4a[0].REGOUT
q[1] <= counter_reg_bit4a[1].REGOUT
q[2] <= counter_reg_bit4a[2].REGOUT
q[3] <= counter_reg_bit4a[3].REGOUT
q[4] <= counter_reg_bit4a[4].REGOUT
q[5] <= counter_reg_bit4a[5].REGOUT
q[6] <= counter_reg_bit4a[6].REGOUT
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|Lab5_top|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer
clk => clk.IN2
reset => reset.IN2
bit_clk_rising_edge => ~NO_FANOUT~
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
left_right_clk_rising_edge => always4.IN0
left_right_clk_rising_edge => read_left_channel.IN1
left_right_clk_falling_edge => always4.IN1
left_right_clk_falling_edge => read_right_channel.IN1
left_channel_data[1] => left_channel_data[1].IN1
left_channel_data[2] => left_channel_data[2].IN1
left_channel_data[3] => left_channel_data[3].IN1
left_channel_data[4] => left_channel_data[4].IN1
left_channel_data[5] => left_channel_data[5].IN1
left_channel_data[6] => left_channel_data[6].IN1
left_channel_data[7] => left_channel_data[7].IN1
left_channel_data[8] => left_channel_data[8].IN1
left_channel_data[9] => left_channel_data[9].IN1
left_channel_data[10] => left_channel_data[10].IN1
left_channel_data[11] => left_channel_data[11].IN1
left_channel_data[12] => left_channel_data[12].IN1
left_channel_data[13] => left_channel_data[13].IN1
left_channel_data[14] => left_channel_data[14].IN1
left_channel_data[15] => left_channel_data[15].IN1
left_channel_data[16] => left_channel_data[16].IN1
left_channel_data[17] => left_channel_data[17].IN1
left_channel_data[18] => left_channel_data[18].IN1
left_channel_data[19] => left_channel_data[19].IN1
left_channel_data[20] => left_channel_data[20].IN1
left_channel_data[21] => left_channel_data[21].IN1
left_channel_data[22] => left_channel_data[22].IN1
left_channel_data[23] => left_channel_data[23].IN1
left_channel_data[24] => left_channel_data[24].IN1
left_channel_data_en => comb.IN1
right_channel_data[1] => right_channel_data[1].IN1
right_channel_data[2] => right_channel_data[2].IN1
right_channel_data[3] => right_channel_data[3].IN1
right_channel_data[4] => right_channel_data[4].IN1
right_channel_data[5] => right_channel_data[5].IN1
right_channel_data[6] => right_channel_data[6].IN1
right_channel_data[7] => right_channel_data[7].IN1
right_channel_data[8] => right_channel_data[8].IN1
right_channel_data[9] => right_channel_data[9].IN1
right_channel_data[10] => right_channel_data[10].IN1
right_channel_data[11] => right_channel_data[11].IN1
right_channel_data[12] => right_channel_data[12].IN1
right_channel_data[13] => right_channel_data[13].IN1
right_channel_data[14] => right_channel_data[14].IN1
right_channel_data[15] => right_channel_data[15].IN1
right_channel_data[16] => right_channel_data[16].IN1
right_channel_data[17] => right_channel_data[17].IN1
right_channel_data[18] => right_channel_data[18].IN1
right_channel_data[19] => right_channel_data[19].IN1
right_channel_data[20] => right_channel_data[20].IN1
right_channel_data[21] => right_channel_data[21].IN1
right_channel_data[22] => right_channel_data[22].IN1
right_channel_data[23] => right_channel_data[23].IN1
right_channel_data[24] => right_channel_data[24].IN1
right_channel_data_en => comb.IN1
left_channel_fifo_write_space[0] <= left_channel_fifo_write_space[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[1] <= left_channel_fifo_write_space[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[2] <= left_channel_fifo_write_space[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[3] <= left_channel_fifo_write_space[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[4] <= left_channel_fifo_write_space[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[5] <= left_channel_fifo_write_space[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[6] <= left_channel_fifo_write_space[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[7] <= left_channel_fifo_write_space[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[0] <= right_channel_fifo_write_space[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[1] <= right_channel_fifo_write_space[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[2] <= right_channel_fifo_write_space[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[3] <= right_channel_fifo_write_space[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[4] <= right_channel_fifo_write_space[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[5] <= right_channel_fifo_write_space[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[6] <= right_channel_fifo_write_space[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[7] <= right_channel_fifo_write_space[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
serial_audio_out_data <= serial_audio_out_data~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Lab5_top|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO
clk => clk.IN1
reset => reset.IN1
write_en => write_en.IN1
write_data[1] => write_data[1].IN1
write_data[2] => write_data[2].IN1
write_data[3] => write_data[3].IN1
write_data[4] => write_data[4].IN1
write_data[5] => write_data[5].IN1
write_data[6] => write_data[6].IN1
write_data[7] => write_data[7].IN1
write_data[8] => write_data[8].IN1
write_data[9] => write_data[9].IN1
write_data[10] => write_data[10].IN1
write_data[11] => write_data[11].IN1
write_data[12] => write_data[12].IN1
write_data[13] => write_data[13].IN1
write_data[14] => write_data[14].IN1
write_data[15] => write_data[15].IN1
write_data[16] => write_data[16].IN1
write_data[17] => write_data[17].IN1
write_data[18] => write_data[18].IN1
write_data[19] => write_data[19].IN1
write_data[20] => write_data[20].IN1
write_data[21] => write_data[21].IN1
write_data[22] => write_data[22].IN1
write_data[23] => write_data[23].IN1
write_data[24] => write_data[24].IN1
read_en => read_en.IN1
fifo_is_empty <= scfifo:Sync_FIFO.empty
fifo_is_full <= scfifo:Sync_FIFO.full
words_used[1] <= scfifo:Sync_FIFO.usedw
words_used[2] <= scfifo:Sync_FIFO.usedw
words_used[3] <= scfifo:Sync_FIFO.usedw
words_used[4] <= scfifo:Sync_FIFO.usedw
words_used[5] <= scfifo:Sync_FIFO.usedw
words_used[6] <= scfifo:Sync_FIFO.usedw
words_used[7] <= scfifo:Sync_FIFO.usedw
read_data[1] <= scfifo:Sync_FIFO.q
read_data[2] <= scfifo:Sync_FIFO.q
read_data[3] <= scfifo:Sync_FIFO.q
read_data[4] <= scfifo:Sync_FIFO.q
read_data[5] <= scfifo:Sync_FIFO.q
read_data[6] <= scfifo:Sync_FIFO.q
read_data[7] <= scfifo:Sync_FIFO.q
read_data[8] <= scfifo:Sync_FIFO.q
read_data[9] <= scfifo:Sync_FIFO.q
read_data[10] <= scfifo:Sync_FIFO.q
read_data[11] <= scfifo:Sync_FIFO.q
read_data[12] <= scfifo:Sync_FIFO.q
read_data[13] <= scfifo:Sync_FIFO.q
read_data[14] <= scfifo:Sync_FIFO.q
read_data[15] <= scfifo:Sync_FIFO.q
read_data[16] <= scfifo:Sync_FIFO.q
read_data[17] <= scfifo:Sync_FIFO.q
read_data[18] <= scfifo:Sync_FIFO.q
read_data[19] <= scfifo:Sync_FIFO.q
read_data[20] <= scfifo:Sync_FIFO.q
read_data[21] <= scfifo:Sync_FIFO.q
read_data[22] <= scfifo:Sync_FIFO.q
read_data[23] <= scfifo:Sync_FIFO.q
read_data[24] <= scfifo:Sync_FIFO.q


|Lab5_top|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO
data[0] => scfifo_6041:auto_generated.data[0]
data[1] => scfifo_6041:auto_generated.data[1]
data[2] => scfifo_6041:auto_generated.data[2]
data[3] => scfifo_6041:auto_generated.data[3]
data[4] => scfifo_6041:auto_generated.data[4]
data[5] => scfifo_6041:auto_generated.data[5]
data[6] => scfifo_6041:auto_generated.data[6]
data[7] => scfifo_6041:auto_generated.data[7]
data[8] => scfifo_6041:auto_generated.data[8]
data[9] => scfifo_6041:auto_generated.data[9]
data[10] => scfifo_6041:auto_generated.data[10]
data[11] => scfifo_6041:auto_generated.data[11]
data[12] => scfifo_6041:auto_generated.data[12]
data[13] => scfifo_6041:auto_generated.data[13]
data[14] => scfifo_6041:auto_generated.data[14]
data[15] => scfifo_6041:auto_generated.data[15]
data[16] => scfifo_6041:auto_generated.data[16]
data[17] => scfifo_6041:auto_generated.data[17]
data[18] => scfifo_6041:auto_generated.data[18]
data[19] => scfifo_6041:auto_generated.data[19]
data[20] => scfifo_6041:auto_generated.data[20]
data[21] => scfifo_6041:auto_generated.data[21]
data[22] => scfifo_6041:auto_generated.data[22]
data[23] => scfifo_6041:auto_generated.data[23]
q[0] <= scfifo_6041:auto_generated.q[0]
q[1] <= scfifo_6041:auto_generated.q[1]
q[2] <= scfifo_6041:auto_generated.q[2]
q[3] <= scfifo_6041:auto_generated.q[3]
q[4] <= scfifo_6041:auto_generated.q[4]
q[5] <= scfifo_6041:auto_generated.q[5]
q[6] <= scfifo_6041:auto_generated.q[6]
q[7] <= scfifo_6041:auto_generated.q[7]
q[8] <= scfifo_6041:auto_generated.q[8]
q[9] <= scfifo_6041:auto_generated.q[9]
q[10] <= scfifo_6041:auto_generated.q[10]
q[11] <= scfifo_6041:auto_generated.q[11]
q[12] <= scfifo_6041:auto_generated.q[12]
q[13] <= scfifo_6041:auto_generated.q[13]
q[14] <= scfifo_6041:auto_generated.q[14]
q[15] <= scfifo_6041:auto_generated.q[15]
q[16] <= scfifo_6041:auto_generated.q[16]
q[17] <= scfifo_6041:auto_generated.q[17]
q[18] <= scfifo_6041:auto_generated.q[18]
q[19] <= scfifo_6041:auto_generated.q[19]
q[20] <= scfifo_6041:auto_generated.q[20]
q[21] <= scfifo_6041:auto_generated.q[21]
q[22] <= scfifo_6041:auto_generated.q[22]
q[23] <= scfifo_6041:auto_generated.q[23]
wrreq => scfifo_6041:auto_generated.wrreq
rdreq => scfifo_6041:auto_generated.rdreq
clock => scfifo_6041:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_6041:auto_generated.sclr
empty <= scfifo_6041:auto_generated.empty
full <= scfifo_6041:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_6041:auto_generated.usedw[0]
usedw[1] <= scfifo_6041:auto_generated.usedw[1]
usedw[2] <= scfifo_6041:auto_generated.usedw[2]
usedw[3] <= scfifo_6041:auto_generated.usedw[3]
usedw[4] <= scfifo_6041:auto_generated.usedw[4]
usedw[5] <= scfifo_6041:auto_generated.usedw[5]
usedw[6] <= scfifo_6041:auto_generated.usedw[6]


|Lab5_top|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_6041:auto_generated
clock => a_dpfifo_pn31:dpfifo.clock
data[0] => a_dpfifo_pn31:dpfifo.data[0]
data[1] => a_dpfifo_pn31:dpfifo.data[1]
data[2] => a_dpfifo_pn31:dpfifo.data[2]
data[3] => a_dpfifo_pn31:dpfifo.data[3]
data[4] => a_dpfifo_pn31:dpfifo.data[4]
data[5] => a_dpfifo_pn31:dpfifo.data[5]
data[6] => a_dpfifo_pn31:dpfifo.data[6]
data[7] => a_dpfifo_pn31:dpfifo.data[7]
data[8] => a_dpfifo_pn31:dpfifo.data[8]
data[9] => a_dpfifo_pn31:dpfifo.data[9]
data[10] => a_dpfifo_pn31:dpfifo.data[10]
data[11] => a_dpfifo_pn31:dpfifo.data[11]
data[12] => a_dpfifo_pn31:dpfifo.data[12]
data[13] => a_dpfifo_pn31:dpfifo.data[13]
data[14] => a_dpfifo_pn31:dpfifo.data[14]
data[15] => a_dpfifo_pn31:dpfifo.data[15]
data[16] => a_dpfifo_pn31:dpfifo.data[16]
data[17] => a_dpfifo_pn31:dpfifo.data[17]
data[18] => a_dpfifo_pn31:dpfifo.data[18]
data[19] => a_dpfifo_pn31:dpfifo.data[19]
data[20] => a_dpfifo_pn31:dpfifo.data[20]
data[21] => a_dpfifo_pn31:dpfifo.data[21]
data[22] => a_dpfifo_pn31:dpfifo.data[22]
data[23] => a_dpfifo_pn31:dpfifo.data[23]
empty <= a_dpfifo_pn31:dpfifo.empty
full <= a_dpfifo_pn31:dpfifo.full
q[0] <= a_dpfifo_pn31:dpfifo.q[0]
q[1] <= a_dpfifo_pn31:dpfifo.q[1]
q[2] <= a_dpfifo_pn31:dpfifo.q[2]
q[3] <= a_dpfifo_pn31:dpfifo.q[3]
q[4] <= a_dpfifo_pn31:dpfifo.q[4]
q[5] <= a_dpfifo_pn31:dpfifo.q[5]
q[6] <= a_dpfifo_pn31:dpfifo.q[6]
q[7] <= a_dpfifo_pn31:dpfifo.q[7]
q[8] <= a_dpfifo_pn31:dpfifo.q[8]
q[9] <= a_dpfifo_pn31:dpfifo.q[9]
q[10] <= a_dpfifo_pn31:dpfifo.q[10]
q[11] <= a_dpfifo_pn31:dpfifo.q[11]
q[12] <= a_dpfifo_pn31:dpfifo.q[12]
q[13] <= a_dpfifo_pn31:dpfifo.q[13]
q[14] <= a_dpfifo_pn31:dpfifo.q[14]
q[15] <= a_dpfifo_pn31:dpfifo.q[15]
q[16] <= a_dpfifo_pn31:dpfifo.q[16]
q[17] <= a_dpfifo_pn31:dpfifo.q[17]
q[18] <= a_dpfifo_pn31:dpfifo.q[18]
q[19] <= a_dpfifo_pn31:dpfifo.q[19]
q[20] <= a_dpfifo_pn31:dpfifo.q[20]
q[21] <= a_dpfifo_pn31:dpfifo.q[21]
q[22] <= a_dpfifo_pn31:dpfifo.q[22]
q[23] <= a_dpfifo_pn31:dpfifo.q[23]
rdreq => a_dpfifo_pn31:dpfifo.rreq
sclr => a_dpfifo_pn31:dpfifo.sclr
usedw[0] <= a_dpfifo_pn31:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_pn31:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_pn31:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_pn31:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_pn31:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_pn31:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_pn31:dpfifo.usedw[6]
wrreq => a_dpfifo_pn31:dpfifo.wreq


|Lab5_top|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_6041:auto_generated|a_dpfifo_pn31:dpfifo
clock => altsyncram_tc81:FIFOram.clock0
clock => cntr_d5b:rd_ptr_msb.clock
clock => cntr_q57:usedw_counter.clock
clock => cntr_e5b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_tc81:FIFOram.data_a[0]
data[1] => altsyncram_tc81:FIFOram.data_a[1]
data[2] => altsyncram_tc81:FIFOram.data_a[2]
data[3] => altsyncram_tc81:FIFOram.data_a[3]
data[4] => altsyncram_tc81:FIFOram.data_a[4]
data[5] => altsyncram_tc81:FIFOram.data_a[5]
data[6] => altsyncram_tc81:FIFOram.data_a[6]
data[7] => altsyncram_tc81:FIFOram.data_a[7]
data[8] => altsyncram_tc81:FIFOram.data_a[8]
data[9] => altsyncram_tc81:FIFOram.data_a[9]
data[10] => altsyncram_tc81:FIFOram.data_a[10]
data[11] => altsyncram_tc81:FIFOram.data_a[11]
data[12] => altsyncram_tc81:FIFOram.data_a[12]
data[13] => altsyncram_tc81:FIFOram.data_a[13]
data[14] => altsyncram_tc81:FIFOram.data_a[14]
data[15] => altsyncram_tc81:FIFOram.data_a[15]
data[16] => altsyncram_tc81:FIFOram.data_a[16]
data[17] => altsyncram_tc81:FIFOram.data_a[17]
data[18] => altsyncram_tc81:FIFOram.data_a[18]
data[19] => altsyncram_tc81:FIFOram.data_a[19]
data[20] => altsyncram_tc81:FIFOram.data_a[20]
data[21] => altsyncram_tc81:FIFOram.data_a[21]
data[22] => altsyncram_tc81:FIFOram.data_a[22]
data[23] => altsyncram_tc81:FIFOram.data_a[23]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_tc81:FIFOram.q_b[0]
q[1] <= altsyncram_tc81:FIFOram.q_b[1]
q[2] <= altsyncram_tc81:FIFOram.q_b[2]
q[3] <= altsyncram_tc81:FIFOram.q_b[3]
q[4] <= altsyncram_tc81:FIFOram.q_b[4]
q[5] <= altsyncram_tc81:FIFOram.q_b[5]
q[6] <= altsyncram_tc81:FIFOram.q_b[6]
q[7] <= altsyncram_tc81:FIFOram.q_b[7]
q[8] <= altsyncram_tc81:FIFOram.q_b[8]
q[9] <= altsyncram_tc81:FIFOram.q_b[9]
q[10] <= altsyncram_tc81:FIFOram.q_b[10]
q[11] <= altsyncram_tc81:FIFOram.q_b[11]
q[12] <= altsyncram_tc81:FIFOram.q_b[12]
q[13] <= altsyncram_tc81:FIFOram.q_b[13]
q[14] <= altsyncram_tc81:FIFOram.q_b[14]
q[15] <= altsyncram_tc81:FIFOram.q_b[15]
q[16] <= altsyncram_tc81:FIFOram.q_b[16]
q[17] <= altsyncram_tc81:FIFOram.q_b[17]
q[18] <= altsyncram_tc81:FIFOram.q_b[18]
q[19] <= altsyncram_tc81:FIFOram.q_b[19]
q[20] <= altsyncram_tc81:FIFOram.q_b[20]
q[21] <= altsyncram_tc81:FIFOram.q_b[21]
q[22] <= altsyncram_tc81:FIFOram.q_b[22]
q[23] <= altsyncram_tc81:FIFOram.q_b[23]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => rd_ptr_lsb.IN0
rreq => _.IN0
rreq => _.IN0
rreq => ram_read_address[6].IN0
rreq => ram_read_address[5].IN0
rreq => ram_read_address[4].IN0
rreq => ram_read_address[3].IN0
rreq => ram_read_address[2].IN0
rreq => ram_read_address[1].IN0
rreq => ram_read_address[0].IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_d5b:rd_ptr_msb.sclr
sclr => cntr_q57:usedw_counter.sclr
sclr => cntr_e5b:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
usedw[0] <= cntr_q57:usedw_counter.q[0]
usedw[1] <= cntr_q57:usedw_counter.q[1]
usedw[2] <= cntr_q57:usedw_counter.q[2]
usedw[3] <= cntr_q57:usedw_counter.q[3]
usedw[4] <= cntr_q57:usedw_counter.q[4]
usedw[5] <= cntr_q57:usedw_counter.q[5]
usedw[6] <= cntr_q57:usedw_counter.q[6]
wreq => altsyncram_tc81:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delaya[1].IN1
wreq => _.IN0
wreq => cntr_q57:usedw_counter.updown
wreq => cntr_e5b:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => wait_state.IN1


|Lab5_top|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_6041:auto_generated|a_dpfifo_pn31:dpfifo|altsyncram_tc81:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE


|Lab5_top|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_6041:auto_generated|a_dpfifo_pn31:dpfifo|cmpr_2o8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|Lab5_top|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_6041:auto_generated|a_dpfifo_pn31:dpfifo|cmpr_2o8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|Lab5_top|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_6041:auto_generated|a_dpfifo_pn31:dpfifo|cntr_d5b:rd_ptr_msb
clock => counter_reg_bit2a[5].CLK
clock => counter_reg_bit2a[4].CLK
clock => counter_reg_bit2a[3].CLK
clock => counter_reg_bit2a[2].CLK
clock => counter_reg_bit2a[1].CLK
clock => counter_reg_bit2a[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit2a[0].REGOUT
q[1] <= counter_reg_bit2a[1].REGOUT
q[2] <= counter_reg_bit2a[2].REGOUT
q[3] <= counter_reg_bit2a[3].REGOUT
q[4] <= counter_reg_bit2a[4].REGOUT
q[5] <= counter_reg_bit2a[5].REGOUT
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|Lab5_top|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_6041:auto_generated|a_dpfifo_pn31:dpfifo|cntr_q57:usedw_counter
clock => counter_reg_bit3a[6].CLK
clock => counter_reg_bit3a[5].CLK
clock => counter_reg_bit3a[4].CLK
clock => counter_reg_bit3a[3].CLK
clock => counter_reg_bit3a[2].CLK
clock => counter_reg_bit3a[1].CLK
clock => counter_reg_bit3a[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit3a[0].REGOUT
q[1] <= counter_reg_bit3a[1].REGOUT
q[2] <= counter_reg_bit3a[2].REGOUT
q[3] <= counter_reg_bit3a[3].REGOUT
q[4] <= counter_reg_bit3a[4].REGOUT
q[5] <= counter_reg_bit3a[5].REGOUT
q[6] <= counter_reg_bit3a[6].REGOUT
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB


|Lab5_top|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_6041:auto_generated|a_dpfifo_pn31:dpfifo|cntr_e5b:wr_ptr
clock => counter_reg_bit4a[6].CLK
clock => counter_reg_bit4a[5].CLK
clock => counter_reg_bit4a[4].CLK
clock => counter_reg_bit4a[3].CLK
clock => counter_reg_bit4a[2].CLK
clock => counter_reg_bit4a[1].CLK
clock => counter_reg_bit4a[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit4a[0].REGOUT
q[1] <= counter_reg_bit4a[1].REGOUT
q[2] <= counter_reg_bit4a[2].REGOUT
q[3] <= counter_reg_bit4a[3].REGOUT
q[4] <= counter_reg_bit4a[4].REGOUT
q[5] <= counter_reg_bit4a[5].REGOUT
q[6] <= counter_reg_bit4a[6].REGOUT
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|Lab5_top|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO
clk => clk.IN1
reset => reset.IN1
write_en => write_en.IN1
write_data[1] => write_data[1].IN1
write_data[2] => write_data[2].IN1
write_data[3] => write_data[3].IN1
write_data[4] => write_data[4].IN1
write_data[5] => write_data[5].IN1
write_data[6] => write_data[6].IN1
write_data[7] => write_data[7].IN1
write_data[8] => write_data[8].IN1
write_data[9] => write_data[9].IN1
write_data[10] => write_data[10].IN1
write_data[11] => write_data[11].IN1
write_data[12] => write_data[12].IN1
write_data[13] => write_data[13].IN1
write_data[14] => write_data[14].IN1
write_data[15] => write_data[15].IN1
write_data[16] => write_data[16].IN1
write_data[17] => write_data[17].IN1
write_data[18] => write_data[18].IN1
write_data[19] => write_data[19].IN1
write_data[20] => write_data[20].IN1
write_data[21] => write_data[21].IN1
write_data[22] => write_data[22].IN1
write_data[23] => write_data[23].IN1
write_data[24] => write_data[24].IN1
read_en => read_en.IN1
fifo_is_empty <= scfifo:Sync_FIFO.empty
fifo_is_full <= scfifo:Sync_FIFO.full
words_used[1] <= scfifo:Sync_FIFO.usedw
words_used[2] <= scfifo:Sync_FIFO.usedw
words_used[3] <= scfifo:Sync_FIFO.usedw
words_used[4] <= scfifo:Sync_FIFO.usedw
words_used[5] <= scfifo:Sync_FIFO.usedw
words_used[6] <= scfifo:Sync_FIFO.usedw
words_used[7] <= scfifo:Sync_FIFO.usedw
read_data[1] <= scfifo:Sync_FIFO.q
read_data[2] <= scfifo:Sync_FIFO.q
read_data[3] <= scfifo:Sync_FIFO.q
read_data[4] <= scfifo:Sync_FIFO.q
read_data[5] <= scfifo:Sync_FIFO.q
read_data[6] <= scfifo:Sync_FIFO.q
read_data[7] <= scfifo:Sync_FIFO.q
read_data[8] <= scfifo:Sync_FIFO.q
read_data[9] <= scfifo:Sync_FIFO.q
read_data[10] <= scfifo:Sync_FIFO.q
read_data[11] <= scfifo:Sync_FIFO.q
read_data[12] <= scfifo:Sync_FIFO.q
read_data[13] <= scfifo:Sync_FIFO.q
read_data[14] <= scfifo:Sync_FIFO.q
read_data[15] <= scfifo:Sync_FIFO.q
read_data[16] <= scfifo:Sync_FIFO.q
read_data[17] <= scfifo:Sync_FIFO.q
read_data[18] <= scfifo:Sync_FIFO.q
read_data[19] <= scfifo:Sync_FIFO.q
read_data[20] <= scfifo:Sync_FIFO.q
read_data[21] <= scfifo:Sync_FIFO.q
read_data[22] <= scfifo:Sync_FIFO.q
read_data[23] <= scfifo:Sync_FIFO.q
read_data[24] <= scfifo:Sync_FIFO.q


|Lab5_top|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO
data[0] => scfifo_6041:auto_generated.data[0]
data[1] => scfifo_6041:auto_generated.data[1]
data[2] => scfifo_6041:auto_generated.data[2]
data[3] => scfifo_6041:auto_generated.data[3]
data[4] => scfifo_6041:auto_generated.data[4]
data[5] => scfifo_6041:auto_generated.data[5]
data[6] => scfifo_6041:auto_generated.data[6]
data[7] => scfifo_6041:auto_generated.data[7]
data[8] => scfifo_6041:auto_generated.data[8]
data[9] => scfifo_6041:auto_generated.data[9]
data[10] => scfifo_6041:auto_generated.data[10]
data[11] => scfifo_6041:auto_generated.data[11]
data[12] => scfifo_6041:auto_generated.data[12]
data[13] => scfifo_6041:auto_generated.data[13]
data[14] => scfifo_6041:auto_generated.data[14]
data[15] => scfifo_6041:auto_generated.data[15]
data[16] => scfifo_6041:auto_generated.data[16]
data[17] => scfifo_6041:auto_generated.data[17]
data[18] => scfifo_6041:auto_generated.data[18]
data[19] => scfifo_6041:auto_generated.data[19]
data[20] => scfifo_6041:auto_generated.data[20]
data[21] => scfifo_6041:auto_generated.data[21]
data[22] => scfifo_6041:auto_generated.data[22]
data[23] => scfifo_6041:auto_generated.data[23]
q[0] <= scfifo_6041:auto_generated.q[0]
q[1] <= scfifo_6041:auto_generated.q[1]
q[2] <= scfifo_6041:auto_generated.q[2]
q[3] <= scfifo_6041:auto_generated.q[3]
q[4] <= scfifo_6041:auto_generated.q[4]
q[5] <= scfifo_6041:auto_generated.q[5]
q[6] <= scfifo_6041:auto_generated.q[6]
q[7] <= scfifo_6041:auto_generated.q[7]
q[8] <= scfifo_6041:auto_generated.q[8]
q[9] <= scfifo_6041:auto_generated.q[9]
q[10] <= scfifo_6041:auto_generated.q[10]
q[11] <= scfifo_6041:auto_generated.q[11]
q[12] <= scfifo_6041:auto_generated.q[12]
q[13] <= scfifo_6041:auto_generated.q[13]
q[14] <= scfifo_6041:auto_generated.q[14]
q[15] <= scfifo_6041:auto_generated.q[15]
q[16] <= scfifo_6041:auto_generated.q[16]
q[17] <= scfifo_6041:auto_generated.q[17]
q[18] <= scfifo_6041:auto_generated.q[18]
q[19] <= scfifo_6041:auto_generated.q[19]
q[20] <= scfifo_6041:auto_generated.q[20]
q[21] <= scfifo_6041:auto_generated.q[21]
q[22] <= scfifo_6041:auto_generated.q[22]
q[23] <= scfifo_6041:auto_generated.q[23]
wrreq => scfifo_6041:auto_generated.wrreq
rdreq => scfifo_6041:auto_generated.rdreq
clock => scfifo_6041:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_6041:auto_generated.sclr
empty <= scfifo_6041:auto_generated.empty
full <= scfifo_6041:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_6041:auto_generated.usedw[0]
usedw[1] <= scfifo_6041:auto_generated.usedw[1]
usedw[2] <= scfifo_6041:auto_generated.usedw[2]
usedw[3] <= scfifo_6041:auto_generated.usedw[3]
usedw[4] <= scfifo_6041:auto_generated.usedw[4]
usedw[5] <= scfifo_6041:auto_generated.usedw[5]
usedw[6] <= scfifo_6041:auto_generated.usedw[6]


|Lab5_top|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_6041:auto_generated
clock => a_dpfifo_pn31:dpfifo.clock
data[0] => a_dpfifo_pn31:dpfifo.data[0]
data[1] => a_dpfifo_pn31:dpfifo.data[1]
data[2] => a_dpfifo_pn31:dpfifo.data[2]
data[3] => a_dpfifo_pn31:dpfifo.data[3]
data[4] => a_dpfifo_pn31:dpfifo.data[4]
data[5] => a_dpfifo_pn31:dpfifo.data[5]
data[6] => a_dpfifo_pn31:dpfifo.data[6]
data[7] => a_dpfifo_pn31:dpfifo.data[7]
data[8] => a_dpfifo_pn31:dpfifo.data[8]
data[9] => a_dpfifo_pn31:dpfifo.data[9]
data[10] => a_dpfifo_pn31:dpfifo.data[10]
data[11] => a_dpfifo_pn31:dpfifo.data[11]
data[12] => a_dpfifo_pn31:dpfifo.data[12]
data[13] => a_dpfifo_pn31:dpfifo.data[13]
data[14] => a_dpfifo_pn31:dpfifo.data[14]
data[15] => a_dpfifo_pn31:dpfifo.data[15]
data[16] => a_dpfifo_pn31:dpfifo.data[16]
data[17] => a_dpfifo_pn31:dpfifo.data[17]
data[18] => a_dpfifo_pn31:dpfifo.data[18]
data[19] => a_dpfifo_pn31:dpfifo.data[19]
data[20] => a_dpfifo_pn31:dpfifo.data[20]
data[21] => a_dpfifo_pn31:dpfifo.data[21]
data[22] => a_dpfifo_pn31:dpfifo.data[22]
data[23] => a_dpfifo_pn31:dpfifo.data[23]
empty <= a_dpfifo_pn31:dpfifo.empty
full <= a_dpfifo_pn31:dpfifo.full
q[0] <= a_dpfifo_pn31:dpfifo.q[0]
q[1] <= a_dpfifo_pn31:dpfifo.q[1]
q[2] <= a_dpfifo_pn31:dpfifo.q[2]
q[3] <= a_dpfifo_pn31:dpfifo.q[3]
q[4] <= a_dpfifo_pn31:dpfifo.q[4]
q[5] <= a_dpfifo_pn31:dpfifo.q[5]
q[6] <= a_dpfifo_pn31:dpfifo.q[6]
q[7] <= a_dpfifo_pn31:dpfifo.q[7]
q[8] <= a_dpfifo_pn31:dpfifo.q[8]
q[9] <= a_dpfifo_pn31:dpfifo.q[9]
q[10] <= a_dpfifo_pn31:dpfifo.q[10]
q[11] <= a_dpfifo_pn31:dpfifo.q[11]
q[12] <= a_dpfifo_pn31:dpfifo.q[12]
q[13] <= a_dpfifo_pn31:dpfifo.q[13]
q[14] <= a_dpfifo_pn31:dpfifo.q[14]
q[15] <= a_dpfifo_pn31:dpfifo.q[15]
q[16] <= a_dpfifo_pn31:dpfifo.q[16]
q[17] <= a_dpfifo_pn31:dpfifo.q[17]
q[18] <= a_dpfifo_pn31:dpfifo.q[18]
q[19] <= a_dpfifo_pn31:dpfifo.q[19]
q[20] <= a_dpfifo_pn31:dpfifo.q[20]
q[21] <= a_dpfifo_pn31:dpfifo.q[21]
q[22] <= a_dpfifo_pn31:dpfifo.q[22]
q[23] <= a_dpfifo_pn31:dpfifo.q[23]
rdreq => a_dpfifo_pn31:dpfifo.rreq
sclr => a_dpfifo_pn31:dpfifo.sclr
usedw[0] <= a_dpfifo_pn31:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_pn31:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_pn31:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_pn31:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_pn31:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_pn31:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_pn31:dpfifo.usedw[6]
wrreq => a_dpfifo_pn31:dpfifo.wreq


|Lab5_top|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_6041:auto_generated|a_dpfifo_pn31:dpfifo
clock => altsyncram_tc81:FIFOram.clock0
clock => cntr_d5b:rd_ptr_msb.clock
clock => cntr_q57:usedw_counter.clock
clock => cntr_e5b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_tc81:FIFOram.data_a[0]
data[1] => altsyncram_tc81:FIFOram.data_a[1]
data[2] => altsyncram_tc81:FIFOram.data_a[2]
data[3] => altsyncram_tc81:FIFOram.data_a[3]
data[4] => altsyncram_tc81:FIFOram.data_a[4]
data[5] => altsyncram_tc81:FIFOram.data_a[5]
data[6] => altsyncram_tc81:FIFOram.data_a[6]
data[7] => altsyncram_tc81:FIFOram.data_a[7]
data[8] => altsyncram_tc81:FIFOram.data_a[8]
data[9] => altsyncram_tc81:FIFOram.data_a[9]
data[10] => altsyncram_tc81:FIFOram.data_a[10]
data[11] => altsyncram_tc81:FIFOram.data_a[11]
data[12] => altsyncram_tc81:FIFOram.data_a[12]
data[13] => altsyncram_tc81:FIFOram.data_a[13]
data[14] => altsyncram_tc81:FIFOram.data_a[14]
data[15] => altsyncram_tc81:FIFOram.data_a[15]
data[16] => altsyncram_tc81:FIFOram.data_a[16]
data[17] => altsyncram_tc81:FIFOram.data_a[17]
data[18] => altsyncram_tc81:FIFOram.data_a[18]
data[19] => altsyncram_tc81:FIFOram.data_a[19]
data[20] => altsyncram_tc81:FIFOram.data_a[20]
data[21] => altsyncram_tc81:FIFOram.data_a[21]
data[22] => altsyncram_tc81:FIFOram.data_a[22]
data[23] => altsyncram_tc81:FIFOram.data_a[23]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_tc81:FIFOram.q_b[0]
q[1] <= altsyncram_tc81:FIFOram.q_b[1]
q[2] <= altsyncram_tc81:FIFOram.q_b[2]
q[3] <= altsyncram_tc81:FIFOram.q_b[3]
q[4] <= altsyncram_tc81:FIFOram.q_b[4]
q[5] <= altsyncram_tc81:FIFOram.q_b[5]
q[6] <= altsyncram_tc81:FIFOram.q_b[6]
q[7] <= altsyncram_tc81:FIFOram.q_b[7]
q[8] <= altsyncram_tc81:FIFOram.q_b[8]
q[9] <= altsyncram_tc81:FIFOram.q_b[9]
q[10] <= altsyncram_tc81:FIFOram.q_b[10]
q[11] <= altsyncram_tc81:FIFOram.q_b[11]
q[12] <= altsyncram_tc81:FIFOram.q_b[12]
q[13] <= altsyncram_tc81:FIFOram.q_b[13]
q[14] <= altsyncram_tc81:FIFOram.q_b[14]
q[15] <= altsyncram_tc81:FIFOram.q_b[15]
q[16] <= altsyncram_tc81:FIFOram.q_b[16]
q[17] <= altsyncram_tc81:FIFOram.q_b[17]
q[18] <= altsyncram_tc81:FIFOram.q_b[18]
q[19] <= altsyncram_tc81:FIFOram.q_b[19]
q[20] <= altsyncram_tc81:FIFOram.q_b[20]
q[21] <= altsyncram_tc81:FIFOram.q_b[21]
q[22] <= altsyncram_tc81:FIFOram.q_b[22]
q[23] <= altsyncram_tc81:FIFOram.q_b[23]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => rd_ptr_lsb.IN0
rreq => _.IN0
rreq => _.IN0
rreq => ram_read_address[6].IN0
rreq => ram_read_address[5].IN0
rreq => ram_read_address[4].IN0
rreq => ram_read_address[3].IN0
rreq => ram_read_address[2].IN0
rreq => ram_read_address[1].IN0
rreq => ram_read_address[0].IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_d5b:rd_ptr_msb.sclr
sclr => cntr_q57:usedw_counter.sclr
sclr => cntr_e5b:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
usedw[0] <= cntr_q57:usedw_counter.q[0]
usedw[1] <= cntr_q57:usedw_counter.q[1]
usedw[2] <= cntr_q57:usedw_counter.q[2]
usedw[3] <= cntr_q57:usedw_counter.q[3]
usedw[4] <= cntr_q57:usedw_counter.q[4]
usedw[5] <= cntr_q57:usedw_counter.q[5]
usedw[6] <= cntr_q57:usedw_counter.q[6]
wreq => altsyncram_tc81:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delaya[1].IN1
wreq => _.IN0
wreq => cntr_q57:usedw_counter.updown
wreq => cntr_e5b:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => wait_state.IN1


|Lab5_top|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_6041:auto_generated|a_dpfifo_pn31:dpfifo|altsyncram_tc81:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE


|Lab5_top|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_6041:auto_generated|a_dpfifo_pn31:dpfifo|cmpr_2o8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|Lab5_top|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_6041:auto_generated|a_dpfifo_pn31:dpfifo|cmpr_2o8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|Lab5_top|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_6041:auto_generated|a_dpfifo_pn31:dpfifo|cntr_d5b:rd_ptr_msb
clock => counter_reg_bit2a[5].CLK
clock => counter_reg_bit2a[4].CLK
clock => counter_reg_bit2a[3].CLK
clock => counter_reg_bit2a[2].CLK
clock => counter_reg_bit2a[1].CLK
clock => counter_reg_bit2a[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit2a[0].REGOUT
q[1] <= counter_reg_bit2a[1].REGOUT
q[2] <= counter_reg_bit2a[2].REGOUT
q[3] <= counter_reg_bit2a[3].REGOUT
q[4] <= counter_reg_bit2a[4].REGOUT
q[5] <= counter_reg_bit2a[5].REGOUT
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|Lab5_top|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_6041:auto_generated|a_dpfifo_pn31:dpfifo|cntr_q57:usedw_counter
clock => counter_reg_bit3a[6].CLK
clock => counter_reg_bit3a[5].CLK
clock => counter_reg_bit3a[4].CLK
clock => counter_reg_bit3a[3].CLK
clock => counter_reg_bit3a[2].CLK
clock => counter_reg_bit3a[1].CLK
clock => counter_reg_bit3a[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit3a[0].REGOUT
q[1] <= counter_reg_bit3a[1].REGOUT
q[2] <= counter_reg_bit3a[2].REGOUT
q[3] <= counter_reg_bit3a[3].REGOUT
q[4] <= counter_reg_bit3a[4].REGOUT
q[5] <= counter_reg_bit3a[5].REGOUT
q[6] <= counter_reg_bit3a[6].REGOUT
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB


|Lab5_top|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_6041:auto_generated|a_dpfifo_pn31:dpfifo|cntr_e5b:wr_ptr
clock => counter_reg_bit4a[6].CLK
clock => counter_reg_bit4a[5].CLK
clock => counter_reg_bit4a[4].CLK
clock => counter_reg_bit4a[3].CLK
clock => counter_reg_bit4a[2].CLK
clock => counter_reg_bit4a[1].CLK
clock => counter_reg_bit4a[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit4a[0].REGOUT
q[1] <= counter_reg_bit4a[1].REGOUT
q[2] <= counter_reg_bit4a[2].REGOUT
q[3] <= counter_reg_bit4a[3].REGOUT
q[4] <= counter_reg_bit4a[4].REGOUT
q[5] <= counter_reg_bit4a[5].REGOUT
q[6] <= counter_reg_bit4a[6].REGOUT
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|Lab5_top|noise:leftnoiser
CLOCK_50 => lfsr[0].CLK
CLOCK_50 => lfsr[1].CLK
CLOCK_50 => lfsr[2].CLK
magnitude[0] => Add0.IN4
magnitude[1] => Add0.IN3
stream_in[0] => Add1.IN35
stream_in[1] => Add1.IN34
stream_in[2] => Add1.IN33
stream_in[3] => Add1.IN32
stream_in[4] => Add1.IN31
stream_in[5] => Add1.IN30
stream_in[6] => Add1.IN29
stream_in[7] => Add1.IN28
stream_in[8] => Add1.IN27
stream_in[9] => Add1.IN26
stream_in[10] => Add1.IN25
stream_in[11] => Add1.IN24
stream_in[12] => Add1.IN23
stream_in[13] => Add1.IN22
stream_in[14] => Add1.IN21
stream_in[15] => Add1.IN20
stream_in[16] => Add1.IN19
stream_in[17] => Add1.IN18
stream_in[18] => Add1.IN17
stream_in[19] => Add1.IN16
stream_in[20] => Add1.IN15
stream_in[21] => Add1.IN14
stream_in[22] => Add1.IN13
stream_in[23] => Add1.IN12
stream_out[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
stream_out[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
stream_out[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
stream_out[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
stream_out[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
stream_out[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
stream_out[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
stream_out[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
stream_out[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
stream_out[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
stream_out[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
stream_out[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
stream_out[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
stream_out[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
stream_out[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
stream_out[15] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
stream_out[16] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
stream_out[17] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
stream_out[18] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
stream_out[19] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
stream_out[20] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
stream_out[21] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
stream_out[22] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
stream_out[23] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|Lab5_top|noise:rightnoiser
CLOCK_50 => lfsr[0].CLK
CLOCK_50 => lfsr[1].CLK
CLOCK_50 => lfsr[2].CLK
magnitude[0] => Add0.IN4
magnitude[1] => Add0.IN3
stream_in[0] => Add1.IN35
stream_in[1] => Add1.IN34
stream_in[2] => Add1.IN33
stream_in[3] => Add1.IN32
stream_in[4] => Add1.IN31
stream_in[5] => Add1.IN30
stream_in[6] => Add1.IN29
stream_in[7] => Add1.IN28
stream_in[8] => Add1.IN27
stream_in[9] => Add1.IN26
stream_in[10] => Add1.IN25
stream_in[11] => Add1.IN24
stream_in[12] => Add1.IN23
stream_in[13] => Add1.IN22
stream_in[14] => Add1.IN21
stream_in[15] => Add1.IN20
stream_in[16] => Add1.IN19
stream_in[17] => Add1.IN18
stream_in[18] => Add1.IN17
stream_in[19] => Add1.IN16
stream_in[20] => Add1.IN15
stream_in[21] => Add1.IN14
stream_in[22] => Add1.IN13
stream_in[23] => Add1.IN12
stream_out[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
stream_out[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
stream_out[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
stream_out[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
stream_out[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
stream_out[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
stream_out[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
stream_out[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
stream_out[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
stream_out[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
stream_out[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
stream_out[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
stream_out[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
stream_out[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
stream_out[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
stream_out[15] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
stream_out[16] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
stream_out[17] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
stream_out[18] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
stream_out[19] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
stream_out[20] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
stream_out[21] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
stream_out[22] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
stream_out[23] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|Lab5_top|fir8:filterleft
CLOCK_50 => stream_out[0]~reg0.CLK
CLOCK_50 => stream_out[1]~reg0.CLK
CLOCK_50 => stream_out[2]~reg0.CLK
CLOCK_50 => stream_out[3]~reg0.CLK
CLOCK_50 => stream_out[4]~reg0.CLK
CLOCK_50 => stream_out[5]~reg0.CLK
CLOCK_50 => stream_out[6]~reg0.CLK
CLOCK_50 => stream_out[7]~reg0.CLK
CLOCK_50 => stream_out[8]~reg0.CLK
CLOCK_50 => stream_out[9]~reg0.CLK
CLOCK_50 => stream_out[10]~reg0.CLK
CLOCK_50 => stream_out[11]~reg0.CLK
CLOCK_50 => stream_out[12]~reg0.CLK
CLOCK_50 => stream_out[13]~reg0.CLK
CLOCK_50 => stream_out[14]~reg0.CLK
CLOCK_50 => stream_out[15]~reg0.CLK
CLOCK_50 => stream_out[16]~reg0.CLK
CLOCK_50 => stream_out[17]~reg0.CLK
CLOCK_50 => stream_out[18]~reg0.CLK
CLOCK_50 => stream_out[19]~reg0.CLK
CLOCK_50 => stream_out[20]~reg0.CLK
CLOCK_50 => stream_out[21]~reg0.CLK
CLOCK_50 => stream_out[22]~reg0.CLK
CLOCK_50 => stream_out[23]~reg0.CLK
CLOCK_50 => hold_eight[0].CLK
CLOCK_50 => hold_eight[1].CLK
CLOCK_50 => hold_eight[2].CLK
CLOCK_50 => hold_eight[3].CLK
CLOCK_50 => hold_eight[4].CLK
CLOCK_50 => hold_eight[5].CLK
CLOCK_50 => hold_eight[6].CLK
CLOCK_50 => hold_eight[7].CLK
CLOCK_50 => hold_eight[8].CLK
CLOCK_50 => hold_eight[9].CLK
CLOCK_50 => hold_eight[10].CLK
CLOCK_50 => hold_eight[11].CLK
CLOCK_50 => hold_eight[12].CLK
CLOCK_50 => hold_eight[13].CLK
CLOCK_50 => hold_eight[14].CLK
CLOCK_50 => hold_eight[15].CLK
CLOCK_50 => hold_eight[16].CLK
CLOCK_50 => hold_eight[17].CLK
CLOCK_50 => hold_eight[18].CLK
CLOCK_50 => hold_eight[19].CLK
CLOCK_50 => hold_eight[20].CLK
CLOCK_50 => hold_eight[21].CLK
CLOCK_50 => hold_eight[22].CLK
CLOCK_50 => hold_eight[23].CLK
CLOCK_50 => hold_seven[0].CLK
CLOCK_50 => hold_seven[1].CLK
CLOCK_50 => hold_seven[2].CLK
CLOCK_50 => hold_seven[3].CLK
CLOCK_50 => hold_seven[4].CLK
CLOCK_50 => hold_seven[5].CLK
CLOCK_50 => hold_seven[6].CLK
CLOCK_50 => hold_seven[7].CLK
CLOCK_50 => hold_seven[8].CLK
CLOCK_50 => hold_seven[9].CLK
CLOCK_50 => hold_seven[10].CLK
CLOCK_50 => hold_seven[11].CLK
CLOCK_50 => hold_seven[12].CLK
CLOCK_50 => hold_seven[13].CLK
CLOCK_50 => hold_seven[14].CLK
CLOCK_50 => hold_seven[15].CLK
CLOCK_50 => hold_seven[16].CLK
CLOCK_50 => hold_seven[17].CLK
CLOCK_50 => hold_seven[18].CLK
CLOCK_50 => hold_seven[19].CLK
CLOCK_50 => hold_seven[20].CLK
CLOCK_50 => hold_seven[21].CLK
CLOCK_50 => hold_seven[22].CLK
CLOCK_50 => hold_seven[23].CLK
CLOCK_50 => hold_six[0].CLK
CLOCK_50 => hold_six[1].CLK
CLOCK_50 => hold_six[2].CLK
CLOCK_50 => hold_six[3].CLK
CLOCK_50 => hold_six[4].CLK
CLOCK_50 => hold_six[5].CLK
CLOCK_50 => hold_six[6].CLK
CLOCK_50 => hold_six[7].CLK
CLOCK_50 => hold_six[8].CLK
CLOCK_50 => hold_six[9].CLK
CLOCK_50 => hold_six[10].CLK
CLOCK_50 => hold_six[11].CLK
CLOCK_50 => hold_six[12].CLK
CLOCK_50 => hold_six[13].CLK
CLOCK_50 => hold_six[14].CLK
CLOCK_50 => hold_six[15].CLK
CLOCK_50 => hold_six[16].CLK
CLOCK_50 => hold_six[17].CLK
CLOCK_50 => hold_six[18].CLK
CLOCK_50 => hold_six[19].CLK
CLOCK_50 => hold_six[20].CLK
CLOCK_50 => hold_six[21].CLK
CLOCK_50 => hold_six[22].CLK
CLOCK_50 => hold_six[23].CLK
CLOCK_50 => hold_five[0].CLK
CLOCK_50 => hold_five[1].CLK
CLOCK_50 => hold_five[2].CLK
CLOCK_50 => hold_five[3].CLK
CLOCK_50 => hold_five[4].CLK
CLOCK_50 => hold_five[5].CLK
CLOCK_50 => hold_five[6].CLK
CLOCK_50 => hold_five[7].CLK
CLOCK_50 => hold_five[8].CLK
CLOCK_50 => hold_five[9].CLK
CLOCK_50 => hold_five[10].CLK
CLOCK_50 => hold_five[11].CLK
CLOCK_50 => hold_five[12].CLK
CLOCK_50 => hold_five[13].CLK
CLOCK_50 => hold_five[14].CLK
CLOCK_50 => hold_five[15].CLK
CLOCK_50 => hold_five[16].CLK
CLOCK_50 => hold_five[17].CLK
CLOCK_50 => hold_five[18].CLK
CLOCK_50 => hold_five[19].CLK
CLOCK_50 => hold_five[20].CLK
CLOCK_50 => hold_five[21].CLK
CLOCK_50 => hold_five[22].CLK
CLOCK_50 => hold_five[23].CLK
CLOCK_50 => hold_four[0].CLK
CLOCK_50 => hold_four[1].CLK
CLOCK_50 => hold_four[2].CLK
CLOCK_50 => hold_four[3].CLK
CLOCK_50 => hold_four[4].CLK
CLOCK_50 => hold_four[5].CLK
CLOCK_50 => hold_four[6].CLK
CLOCK_50 => hold_four[7].CLK
CLOCK_50 => hold_four[8].CLK
CLOCK_50 => hold_four[9].CLK
CLOCK_50 => hold_four[10].CLK
CLOCK_50 => hold_four[11].CLK
CLOCK_50 => hold_four[12].CLK
CLOCK_50 => hold_four[13].CLK
CLOCK_50 => hold_four[14].CLK
CLOCK_50 => hold_four[15].CLK
CLOCK_50 => hold_four[16].CLK
CLOCK_50 => hold_four[17].CLK
CLOCK_50 => hold_four[18].CLK
CLOCK_50 => hold_four[19].CLK
CLOCK_50 => hold_four[20].CLK
CLOCK_50 => hold_four[21].CLK
CLOCK_50 => hold_four[22].CLK
CLOCK_50 => hold_four[23].CLK
CLOCK_50 => hold_three[0].CLK
CLOCK_50 => hold_three[1].CLK
CLOCK_50 => hold_three[2].CLK
CLOCK_50 => hold_three[3].CLK
CLOCK_50 => hold_three[4].CLK
CLOCK_50 => hold_three[5].CLK
CLOCK_50 => hold_three[6].CLK
CLOCK_50 => hold_three[7].CLK
CLOCK_50 => hold_three[8].CLK
CLOCK_50 => hold_three[9].CLK
CLOCK_50 => hold_three[10].CLK
CLOCK_50 => hold_three[11].CLK
CLOCK_50 => hold_three[12].CLK
CLOCK_50 => hold_three[13].CLK
CLOCK_50 => hold_three[14].CLK
CLOCK_50 => hold_three[15].CLK
CLOCK_50 => hold_three[16].CLK
CLOCK_50 => hold_three[17].CLK
CLOCK_50 => hold_three[18].CLK
CLOCK_50 => hold_three[19].CLK
CLOCK_50 => hold_three[20].CLK
CLOCK_50 => hold_three[21].CLK
CLOCK_50 => hold_three[22].CLK
CLOCK_50 => hold_three[23].CLK
CLOCK_50 => hold_two[0].CLK
CLOCK_50 => hold_two[1].CLK
CLOCK_50 => hold_two[2].CLK
CLOCK_50 => hold_two[3].CLK
CLOCK_50 => hold_two[4].CLK
CLOCK_50 => hold_two[5].CLK
CLOCK_50 => hold_two[6].CLK
CLOCK_50 => hold_two[7].CLK
CLOCK_50 => hold_two[8].CLK
CLOCK_50 => hold_two[9].CLK
CLOCK_50 => hold_two[10].CLK
CLOCK_50 => hold_two[11].CLK
CLOCK_50 => hold_two[12].CLK
CLOCK_50 => hold_two[13].CLK
CLOCK_50 => hold_two[14].CLK
CLOCK_50 => hold_two[15].CLK
CLOCK_50 => hold_two[16].CLK
CLOCK_50 => hold_two[17].CLK
CLOCK_50 => hold_two[18].CLK
CLOCK_50 => hold_two[19].CLK
CLOCK_50 => hold_two[20].CLK
CLOCK_50 => hold_two[21].CLK
CLOCK_50 => hold_two[22].CLK
CLOCK_50 => hold_two[23].CLK
CLOCK_50 => hold_one[0].CLK
CLOCK_50 => hold_one[1].CLK
CLOCK_50 => hold_one[2].CLK
CLOCK_50 => hold_one[3].CLK
CLOCK_50 => hold_one[4].CLK
CLOCK_50 => hold_one[5].CLK
CLOCK_50 => hold_one[6].CLK
CLOCK_50 => hold_one[7].CLK
CLOCK_50 => hold_one[8].CLK
CLOCK_50 => hold_one[9].CLK
CLOCK_50 => hold_one[10].CLK
CLOCK_50 => hold_one[11].CLK
CLOCK_50 => hold_one[12].CLK
CLOCK_50 => hold_one[13].CLK
CLOCK_50 => hold_one[14].CLK
CLOCK_50 => hold_one[15].CLK
CLOCK_50 => hold_one[16].CLK
CLOCK_50 => hold_one[17].CLK
CLOCK_50 => hold_one[18].CLK
CLOCK_50 => hold_one[19].CLK
CLOCK_50 => hold_one[20].CLK
CLOCK_50 => hold_one[21].CLK
CLOCK_50 => hold_one[22].CLK
CLOCK_50 => hold_one[23].CLK
valid => hold_eight[0].ENA
valid => hold_eight[1].ENA
valid => hold_eight[2].ENA
valid => hold_eight[3].ENA
valid => hold_eight[4].ENA
valid => hold_eight[5].ENA
valid => hold_eight[6].ENA
valid => hold_eight[7].ENA
valid => hold_eight[8].ENA
valid => hold_eight[9].ENA
valid => hold_eight[10].ENA
valid => hold_eight[11].ENA
valid => hold_eight[12].ENA
valid => hold_eight[13].ENA
valid => hold_eight[14].ENA
valid => hold_eight[15].ENA
valid => hold_eight[16].ENA
valid => hold_eight[17].ENA
valid => hold_eight[18].ENA
valid => hold_eight[19].ENA
valid => hold_eight[20].ENA
valid => hold_eight[21].ENA
valid => hold_eight[22].ENA
valid => hold_eight[23].ENA
valid => hold_seven[0].ENA
valid => hold_seven[1].ENA
valid => hold_seven[2].ENA
valid => hold_seven[3].ENA
valid => hold_seven[4].ENA
valid => hold_seven[5].ENA
valid => hold_seven[6].ENA
valid => hold_seven[7].ENA
valid => hold_seven[8].ENA
valid => hold_seven[9].ENA
valid => hold_seven[10].ENA
valid => hold_seven[11].ENA
valid => hold_seven[12].ENA
valid => hold_seven[13].ENA
valid => hold_seven[14].ENA
valid => hold_seven[15].ENA
valid => hold_seven[16].ENA
valid => hold_seven[17].ENA
valid => hold_seven[18].ENA
valid => hold_seven[19].ENA
valid => hold_seven[20].ENA
valid => hold_seven[21].ENA
valid => hold_seven[22].ENA
valid => hold_seven[23].ENA
valid => hold_six[0].ENA
valid => hold_six[1].ENA
valid => hold_six[2].ENA
valid => hold_six[3].ENA
valid => hold_six[4].ENA
valid => hold_six[5].ENA
valid => hold_six[6].ENA
valid => hold_six[7].ENA
valid => hold_six[8].ENA
valid => hold_six[9].ENA
valid => hold_six[10].ENA
valid => hold_six[11].ENA
valid => hold_six[12].ENA
valid => hold_six[13].ENA
valid => hold_six[14].ENA
valid => hold_six[15].ENA
valid => hold_six[16].ENA
valid => hold_six[17].ENA
valid => hold_six[18].ENA
valid => hold_six[19].ENA
valid => hold_six[20].ENA
valid => hold_six[21].ENA
valid => hold_six[22].ENA
valid => hold_six[23].ENA
valid => hold_five[0].ENA
valid => hold_five[1].ENA
valid => hold_five[2].ENA
valid => hold_five[3].ENA
valid => hold_five[4].ENA
valid => hold_five[5].ENA
valid => hold_five[6].ENA
valid => hold_five[7].ENA
valid => hold_five[8].ENA
valid => hold_five[9].ENA
valid => hold_five[10].ENA
valid => hold_five[11].ENA
valid => hold_five[12].ENA
valid => hold_five[13].ENA
valid => hold_five[14].ENA
valid => hold_five[15].ENA
valid => hold_five[16].ENA
valid => hold_five[17].ENA
valid => hold_five[18].ENA
valid => hold_five[19].ENA
valid => hold_five[20].ENA
valid => hold_five[21].ENA
valid => hold_five[22].ENA
valid => hold_five[23].ENA
valid => hold_four[0].ENA
valid => hold_four[1].ENA
valid => hold_four[2].ENA
valid => hold_four[3].ENA
valid => hold_four[4].ENA
valid => hold_four[5].ENA
valid => hold_four[6].ENA
valid => hold_four[7].ENA
valid => hold_four[8].ENA
valid => hold_four[9].ENA
valid => hold_four[10].ENA
valid => hold_four[11].ENA
valid => hold_four[12].ENA
valid => hold_four[13].ENA
valid => hold_four[14].ENA
valid => hold_four[15].ENA
valid => hold_four[16].ENA
valid => hold_four[17].ENA
valid => hold_four[18].ENA
valid => hold_four[19].ENA
valid => hold_four[20].ENA
valid => hold_four[21].ENA
valid => hold_four[22].ENA
valid => hold_four[23].ENA
valid => hold_three[0].ENA
valid => hold_three[1].ENA
valid => hold_three[2].ENA
valid => hold_three[3].ENA
valid => hold_three[4].ENA
valid => hold_three[5].ENA
valid => hold_three[6].ENA
valid => hold_three[7].ENA
valid => hold_three[8].ENA
valid => hold_three[9].ENA
valid => hold_three[10].ENA
valid => hold_three[11].ENA
valid => hold_three[12].ENA
valid => hold_three[13].ENA
valid => hold_three[14].ENA
valid => hold_three[15].ENA
valid => hold_three[16].ENA
valid => hold_three[17].ENA
valid => hold_three[18].ENA
valid => hold_three[19].ENA
valid => hold_three[20].ENA
valid => hold_three[21].ENA
valid => hold_three[22].ENA
valid => hold_three[23].ENA
valid => hold_two[0].ENA
valid => hold_two[1].ENA
valid => hold_two[2].ENA
valid => hold_two[3].ENA
valid => hold_two[4].ENA
valid => hold_two[5].ENA
valid => hold_two[6].ENA
valid => hold_two[7].ENA
valid => hold_two[8].ENA
valid => hold_two[9].ENA
valid => hold_two[10].ENA
valid => hold_two[11].ENA
valid => hold_two[12].ENA
valid => hold_two[13].ENA
valid => hold_two[14].ENA
valid => hold_two[15].ENA
valid => hold_two[16].ENA
valid => hold_two[17].ENA
valid => hold_two[18].ENA
valid => hold_two[19].ENA
valid => hold_two[20].ENA
valid => hold_two[21].ENA
valid => hold_two[22].ENA
valid => hold_two[23].ENA
valid => hold_one[0].ENA
valid => hold_one[1].ENA
valid => hold_one[2].ENA
valid => hold_one[3].ENA
valid => hold_one[4].ENA
valid => hold_one[5].ENA
valid => hold_one[6].ENA
valid => hold_one[7].ENA
valid => hold_one[8].ENA
valid => hold_one[9].ENA
valid => hold_one[10].ENA
valid => hold_one[11].ENA
valid => hold_one[12].ENA
valid => hold_one[13].ENA
valid => hold_one[14].ENA
valid => hold_one[15].ENA
valid => hold_one[16].ENA
valid => hold_one[17].ENA
valid => hold_one[18].ENA
valid => hold_one[19].ENA
valid => hold_one[20].ENA
valid => hold_one[21].ENA
valid => hold_one[22].ENA
valid => hold_one[23].ENA
stream_in[0] => ~NO_FANOUT~
stream_in[1] => ~NO_FANOUT~
stream_in[2] => ~NO_FANOUT~
stream_in[3] => hold_one[0].DATAIN
stream_in[4] => hold_one[1].DATAIN
stream_in[5] => hold_one[2].DATAIN
stream_in[6] => hold_one[3].DATAIN
stream_in[7] => hold_one[4].DATAIN
stream_in[8] => hold_one[5].DATAIN
stream_in[9] => hold_one[6].DATAIN
stream_in[10] => hold_one[7].DATAIN
stream_in[11] => hold_one[8].DATAIN
stream_in[12] => hold_one[9].DATAIN
stream_in[13] => hold_one[10].DATAIN
stream_in[14] => hold_one[11].DATAIN
stream_in[15] => hold_one[12].DATAIN
stream_in[16] => hold_one[13].DATAIN
stream_in[17] => hold_one[14].DATAIN
stream_in[18] => hold_one[15].DATAIN
stream_in[19] => hold_one[16].DATAIN
stream_in[20] => hold_one[17].DATAIN
stream_in[21] => hold_one[18].DATAIN
stream_in[22] => hold_one[19].DATAIN
stream_in[23] => hold_one[20].DATAIN
stream_in[23] => hold_one[21].DATAIN
stream_in[23] => hold_one[22].DATAIN
stream_in[23] => hold_one[23].DATAIN
stream_out[0] <= stream_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out[1] <= stream_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out[2] <= stream_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out[3] <= stream_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out[4] <= stream_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out[5] <= stream_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out[6] <= stream_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out[7] <= stream_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out[8] <= stream_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out[9] <= stream_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out[10] <= stream_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out[11] <= stream_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out[12] <= stream_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out[13] <= stream_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out[14] <= stream_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out[15] <= stream_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out[16] <= stream_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out[17] <= stream_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out[18] <= stream_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out[19] <= stream_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out[20] <= stream_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out[21] <= stream_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out[22] <= stream_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out[23] <= stream_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Lab5_top|fir8:filterright
CLOCK_50 => stream_out[0]~reg0.CLK
CLOCK_50 => stream_out[1]~reg0.CLK
CLOCK_50 => stream_out[2]~reg0.CLK
CLOCK_50 => stream_out[3]~reg0.CLK
CLOCK_50 => stream_out[4]~reg0.CLK
CLOCK_50 => stream_out[5]~reg0.CLK
CLOCK_50 => stream_out[6]~reg0.CLK
CLOCK_50 => stream_out[7]~reg0.CLK
CLOCK_50 => stream_out[8]~reg0.CLK
CLOCK_50 => stream_out[9]~reg0.CLK
CLOCK_50 => stream_out[10]~reg0.CLK
CLOCK_50 => stream_out[11]~reg0.CLK
CLOCK_50 => stream_out[12]~reg0.CLK
CLOCK_50 => stream_out[13]~reg0.CLK
CLOCK_50 => stream_out[14]~reg0.CLK
CLOCK_50 => stream_out[15]~reg0.CLK
CLOCK_50 => stream_out[16]~reg0.CLK
CLOCK_50 => stream_out[17]~reg0.CLK
CLOCK_50 => stream_out[18]~reg0.CLK
CLOCK_50 => stream_out[19]~reg0.CLK
CLOCK_50 => stream_out[20]~reg0.CLK
CLOCK_50 => stream_out[21]~reg0.CLK
CLOCK_50 => stream_out[22]~reg0.CLK
CLOCK_50 => stream_out[23]~reg0.CLK
CLOCK_50 => hold_eight[0].CLK
CLOCK_50 => hold_eight[1].CLK
CLOCK_50 => hold_eight[2].CLK
CLOCK_50 => hold_eight[3].CLK
CLOCK_50 => hold_eight[4].CLK
CLOCK_50 => hold_eight[5].CLK
CLOCK_50 => hold_eight[6].CLK
CLOCK_50 => hold_eight[7].CLK
CLOCK_50 => hold_eight[8].CLK
CLOCK_50 => hold_eight[9].CLK
CLOCK_50 => hold_eight[10].CLK
CLOCK_50 => hold_eight[11].CLK
CLOCK_50 => hold_eight[12].CLK
CLOCK_50 => hold_eight[13].CLK
CLOCK_50 => hold_eight[14].CLK
CLOCK_50 => hold_eight[15].CLK
CLOCK_50 => hold_eight[16].CLK
CLOCK_50 => hold_eight[17].CLK
CLOCK_50 => hold_eight[18].CLK
CLOCK_50 => hold_eight[19].CLK
CLOCK_50 => hold_eight[20].CLK
CLOCK_50 => hold_eight[21].CLK
CLOCK_50 => hold_eight[22].CLK
CLOCK_50 => hold_eight[23].CLK
CLOCK_50 => hold_seven[0].CLK
CLOCK_50 => hold_seven[1].CLK
CLOCK_50 => hold_seven[2].CLK
CLOCK_50 => hold_seven[3].CLK
CLOCK_50 => hold_seven[4].CLK
CLOCK_50 => hold_seven[5].CLK
CLOCK_50 => hold_seven[6].CLK
CLOCK_50 => hold_seven[7].CLK
CLOCK_50 => hold_seven[8].CLK
CLOCK_50 => hold_seven[9].CLK
CLOCK_50 => hold_seven[10].CLK
CLOCK_50 => hold_seven[11].CLK
CLOCK_50 => hold_seven[12].CLK
CLOCK_50 => hold_seven[13].CLK
CLOCK_50 => hold_seven[14].CLK
CLOCK_50 => hold_seven[15].CLK
CLOCK_50 => hold_seven[16].CLK
CLOCK_50 => hold_seven[17].CLK
CLOCK_50 => hold_seven[18].CLK
CLOCK_50 => hold_seven[19].CLK
CLOCK_50 => hold_seven[20].CLK
CLOCK_50 => hold_seven[21].CLK
CLOCK_50 => hold_seven[22].CLK
CLOCK_50 => hold_seven[23].CLK
CLOCK_50 => hold_six[0].CLK
CLOCK_50 => hold_six[1].CLK
CLOCK_50 => hold_six[2].CLK
CLOCK_50 => hold_six[3].CLK
CLOCK_50 => hold_six[4].CLK
CLOCK_50 => hold_six[5].CLK
CLOCK_50 => hold_six[6].CLK
CLOCK_50 => hold_six[7].CLK
CLOCK_50 => hold_six[8].CLK
CLOCK_50 => hold_six[9].CLK
CLOCK_50 => hold_six[10].CLK
CLOCK_50 => hold_six[11].CLK
CLOCK_50 => hold_six[12].CLK
CLOCK_50 => hold_six[13].CLK
CLOCK_50 => hold_six[14].CLK
CLOCK_50 => hold_six[15].CLK
CLOCK_50 => hold_six[16].CLK
CLOCK_50 => hold_six[17].CLK
CLOCK_50 => hold_six[18].CLK
CLOCK_50 => hold_six[19].CLK
CLOCK_50 => hold_six[20].CLK
CLOCK_50 => hold_six[21].CLK
CLOCK_50 => hold_six[22].CLK
CLOCK_50 => hold_six[23].CLK
CLOCK_50 => hold_five[0].CLK
CLOCK_50 => hold_five[1].CLK
CLOCK_50 => hold_five[2].CLK
CLOCK_50 => hold_five[3].CLK
CLOCK_50 => hold_five[4].CLK
CLOCK_50 => hold_five[5].CLK
CLOCK_50 => hold_five[6].CLK
CLOCK_50 => hold_five[7].CLK
CLOCK_50 => hold_five[8].CLK
CLOCK_50 => hold_five[9].CLK
CLOCK_50 => hold_five[10].CLK
CLOCK_50 => hold_five[11].CLK
CLOCK_50 => hold_five[12].CLK
CLOCK_50 => hold_five[13].CLK
CLOCK_50 => hold_five[14].CLK
CLOCK_50 => hold_five[15].CLK
CLOCK_50 => hold_five[16].CLK
CLOCK_50 => hold_five[17].CLK
CLOCK_50 => hold_five[18].CLK
CLOCK_50 => hold_five[19].CLK
CLOCK_50 => hold_five[20].CLK
CLOCK_50 => hold_five[21].CLK
CLOCK_50 => hold_five[22].CLK
CLOCK_50 => hold_five[23].CLK
CLOCK_50 => hold_four[0].CLK
CLOCK_50 => hold_four[1].CLK
CLOCK_50 => hold_four[2].CLK
CLOCK_50 => hold_four[3].CLK
CLOCK_50 => hold_four[4].CLK
CLOCK_50 => hold_four[5].CLK
CLOCK_50 => hold_four[6].CLK
CLOCK_50 => hold_four[7].CLK
CLOCK_50 => hold_four[8].CLK
CLOCK_50 => hold_four[9].CLK
CLOCK_50 => hold_four[10].CLK
CLOCK_50 => hold_four[11].CLK
CLOCK_50 => hold_four[12].CLK
CLOCK_50 => hold_four[13].CLK
CLOCK_50 => hold_four[14].CLK
CLOCK_50 => hold_four[15].CLK
CLOCK_50 => hold_four[16].CLK
CLOCK_50 => hold_four[17].CLK
CLOCK_50 => hold_four[18].CLK
CLOCK_50 => hold_four[19].CLK
CLOCK_50 => hold_four[20].CLK
CLOCK_50 => hold_four[21].CLK
CLOCK_50 => hold_four[22].CLK
CLOCK_50 => hold_four[23].CLK
CLOCK_50 => hold_three[0].CLK
CLOCK_50 => hold_three[1].CLK
CLOCK_50 => hold_three[2].CLK
CLOCK_50 => hold_three[3].CLK
CLOCK_50 => hold_three[4].CLK
CLOCK_50 => hold_three[5].CLK
CLOCK_50 => hold_three[6].CLK
CLOCK_50 => hold_three[7].CLK
CLOCK_50 => hold_three[8].CLK
CLOCK_50 => hold_three[9].CLK
CLOCK_50 => hold_three[10].CLK
CLOCK_50 => hold_three[11].CLK
CLOCK_50 => hold_three[12].CLK
CLOCK_50 => hold_three[13].CLK
CLOCK_50 => hold_three[14].CLK
CLOCK_50 => hold_three[15].CLK
CLOCK_50 => hold_three[16].CLK
CLOCK_50 => hold_three[17].CLK
CLOCK_50 => hold_three[18].CLK
CLOCK_50 => hold_three[19].CLK
CLOCK_50 => hold_three[20].CLK
CLOCK_50 => hold_three[21].CLK
CLOCK_50 => hold_three[22].CLK
CLOCK_50 => hold_three[23].CLK
CLOCK_50 => hold_two[0].CLK
CLOCK_50 => hold_two[1].CLK
CLOCK_50 => hold_two[2].CLK
CLOCK_50 => hold_two[3].CLK
CLOCK_50 => hold_two[4].CLK
CLOCK_50 => hold_two[5].CLK
CLOCK_50 => hold_two[6].CLK
CLOCK_50 => hold_two[7].CLK
CLOCK_50 => hold_two[8].CLK
CLOCK_50 => hold_two[9].CLK
CLOCK_50 => hold_two[10].CLK
CLOCK_50 => hold_two[11].CLK
CLOCK_50 => hold_two[12].CLK
CLOCK_50 => hold_two[13].CLK
CLOCK_50 => hold_two[14].CLK
CLOCK_50 => hold_two[15].CLK
CLOCK_50 => hold_two[16].CLK
CLOCK_50 => hold_two[17].CLK
CLOCK_50 => hold_two[18].CLK
CLOCK_50 => hold_two[19].CLK
CLOCK_50 => hold_two[20].CLK
CLOCK_50 => hold_two[21].CLK
CLOCK_50 => hold_two[22].CLK
CLOCK_50 => hold_two[23].CLK
CLOCK_50 => hold_one[0].CLK
CLOCK_50 => hold_one[1].CLK
CLOCK_50 => hold_one[2].CLK
CLOCK_50 => hold_one[3].CLK
CLOCK_50 => hold_one[4].CLK
CLOCK_50 => hold_one[5].CLK
CLOCK_50 => hold_one[6].CLK
CLOCK_50 => hold_one[7].CLK
CLOCK_50 => hold_one[8].CLK
CLOCK_50 => hold_one[9].CLK
CLOCK_50 => hold_one[10].CLK
CLOCK_50 => hold_one[11].CLK
CLOCK_50 => hold_one[12].CLK
CLOCK_50 => hold_one[13].CLK
CLOCK_50 => hold_one[14].CLK
CLOCK_50 => hold_one[15].CLK
CLOCK_50 => hold_one[16].CLK
CLOCK_50 => hold_one[17].CLK
CLOCK_50 => hold_one[18].CLK
CLOCK_50 => hold_one[19].CLK
CLOCK_50 => hold_one[20].CLK
CLOCK_50 => hold_one[21].CLK
CLOCK_50 => hold_one[22].CLK
CLOCK_50 => hold_one[23].CLK
valid => hold_eight[0].ENA
valid => hold_eight[1].ENA
valid => hold_eight[2].ENA
valid => hold_eight[3].ENA
valid => hold_eight[4].ENA
valid => hold_eight[5].ENA
valid => hold_eight[6].ENA
valid => hold_eight[7].ENA
valid => hold_eight[8].ENA
valid => hold_eight[9].ENA
valid => hold_eight[10].ENA
valid => hold_eight[11].ENA
valid => hold_eight[12].ENA
valid => hold_eight[13].ENA
valid => hold_eight[14].ENA
valid => hold_eight[15].ENA
valid => hold_eight[16].ENA
valid => hold_eight[17].ENA
valid => hold_eight[18].ENA
valid => hold_eight[19].ENA
valid => hold_eight[20].ENA
valid => hold_eight[21].ENA
valid => hold_eight[22].ENA
valid => hold_eight[23].ENA
valid => hold_seven[0].ENA
valid => hold_seven[1].ENA
valid => hold_seven[2].ENA
valid => hold_seven[3].ENA
valid => hold_seven[4].ENA
valid => hold_seven[5].ENA
valid => hold_seven[6].ENA
valid => hold_seven[7].ENA
valid => hold_seven[8].ENA
valid => hold_seven[9].ENA
valid => hold_seven[10].ENA
valid => hold_seven[11].ENA
valid => hold_seven[12].ENA
valid => hold_seven[13].ENA
valid => hold_seven[14].ENA
valid => hold_seven[15].ENA
valid => hold_seven[16].ENA
valid => hold_seven[17].ENA
valid => hold_seven[18].ENA
valid => hold_seven[19].ENA
valid => hold_seven[20].ENA
valid => hold_seven[21].ENA
valid => hold_seven[22].ENA
valid => hold_seven[23].ENA
valid => hold_six[0].ENA
valid => hold_six[1].ENA
valid => hold_six[2].ENA
valid => hold_six[3].ENA
valid => hold_six[4].ENA
valid => hold_six[5].ENA
valid => hold_six[6].ENA
valid => hold_six[7].ENA
valid => hold_six[8].ENA
valid => hold_six[9].ENA
valid => hold_six[10].ENA
valid => hold_six[11].ENA
valid => hold_six[12].ENA
valid => hold_six[13].ENA
valid => hold_six[14].ENA
valid => hold_six[15].ENA
valid => hold_six[16].ENA
valid => hold_six[17].ENA
valid => hold_six[18].ENA
valid => hold_six[19].ENA
valid => hold_six[20].ENA
valid => hold_six[21].ENA
valid => hold_six[22].ENA
valid => hold_six[23].ENA
valid => hold_five[0].ENA
valid => hold_five[1].ENA
valid => hold_five[2].ENA
valid => hold_five[3].ENA
valid => hold_five[4].ENA
valid => hold_five[5].ENA
valid => hold_five[6].ENA
valid => hold_five[7].ENA
valid => hold_five[8].ENA
valid => hold_five[9].ENA
valid => hold_five[10].ENA
valid => hold_five[11].ENA
valid => hold_five[12].ENA
valid => hold_five[13].ENA
valid => hold_five[14].ENA
valid => hold_five[15].ENA
valid => hold_five[16].ENA
valid => hold_five[17].ENA
valid => hold_five[18].ENA
valid => hold_five[19].ENA
valid => hold_five[20].ENA
valid => hold_five[21].ENA
valid => hold_five[22].ENA
valid => hold_five[23].ENA
valid => hold_four[0].ENA
valid => hold_four[1].ENA
valid => hold_four[2].ENA
valid => hold_four[3].ENA
valid => hold_four[4].ENA
valid => hold_four[5].ENA
valid => hold_four[6].ENA
valid => hold_four[7].ENA
valid => hold_four[8].ENA
valid => hold_four[9].ENA
valid => hold_four[10].ENA
valid => hold_four[11].ENA
valid => hold_four[12].ENA
valid => hold_four[13].ENA
valid => hold_four[14].ENA
valid => hold_four[15].ENA
valid => hold_four[16].ENA
valid => hold_four[17].ENA
valid => hold_four[18].ENA
valid => hold_four[19].ENA
valid => hold_four[20].ENA
valid => hold_four[21].ENA
valid => hold_four[22].ENA
valid => hold_four[23].ENA
valid => hold_three[0].ENA
valid => hold_three[1].ENA
valid => hold_three[2].ENA
valid => hold_three[3].ENA
valid => hold_three[4].ENA
valid => hold_three[5].ENA
valid => hold_three[6].ENA
valid => hold_three[7].ENA
valid => hold_three[8].ENA
valid => hold_three[9].ENA
valid => hold_three[10].ENA
valid => hold_three[11].ENA
valid => hold_three[12].ENA
valid => hold_three[13].ENA
valid => hold_three[14].ENA
valid => hold_three[15].ENA
valid => hold_three[16].ENA
valid => hold_three[17].ENA
valid => hold_three[18].ENA
valid => hold_three[19].ENA
valid => hold_three[20].ENA
valid => hold_three[21].ENA
valid => hold_three[22].ENA
valid => hold_three[23].ENA
valid => hold_two[0].ENA
valid => hold_two[1].ENA
valid => hold_two[2].ENA
valid => hold_two[3].ENA
valid => hold_two[4].ENA
valid => hold_two[5].ENA
valid => hold_two[6].ENA
valid => hold_two[7].ENA
valid => hold_two[8].ENA
valid => hold_two[9].ENA
valid => hold_two[10].ENA
valid => hold_two[11].ENA
valid => hold_two[12].ENA
valid => hold_two[13].ENA
valid => hold_two[14].ENA
valid => hold_two[15].ENA
valid => hold_two[16].ENA
valid => hold_two[17].ENA
valid => hold_two[18].ENA
valid => hold_two[19].ENA
valid => hold_two[20].ENA
valid => hold_two[21].ENA
valid => hold_two[22].ENA
valid => hold_two[23].ENA
valid => hold_one[0].ENA
valid => hold_one[1].ENA
valid => hold_one[2].ENA
valid => hold_one[3].ENA
valid => hold_one[4].ENA
valid => hold_one[5].ENA
valid => hold_one[6].ENA
valid => hold_one[7].ENA
valid => hold_one[8].ENA
valid => hold_one[9].ENA
valid => hold_one[10].ENA
valid => hold_one[11].ENA
valid => hold_one[12].ENA
valid => hold_one[13].ENA
valid => hold_one[14].ENA
valid => hold_one[15].ENA
valid => hold_one[16].ENA
valid => hold_one[17].ENA
valid => hold_one[18].ENA
valid => hold_one[19].ENA
valid => hold_one[20].ENA
valid => hold_one[21].ENA
valid => hold_one[22].ENA
valid => hold_one[23].ENA
stream_in[0] => ~NO_FANOUT~
stream_in[1] => ~NO_FANOUT~
stream_in[2] => ~NO_FANOUT~
stream_in[3] => hold_one[0].DATAIN
stream_in[4] => hold_one[1].DATAIN
stream_in[5] => hold_one[2].DATAIN
stream_in[6] => hold_one[3].DATAIN
stream_in[7] => hold_one[4].DATAIN
stream_in[8] => hold_one[5].DATAIN
stream_in[9] => hold_one[6].DATAIN
stream_in[10] => hold_one[7].DATAIN
stream_in[11] => hold_one[8].DATAIN
stream_in[12] => hold_one[9].DATAIN
stream_in[13] => hold_one[10].DATAIN
stream_in[14] => hold_one[11].DATAIN
stream_in[15] => hold_one[12].DATAIN
stream_in[16] => hold_one[13].DATAIN
stream_in[17] => hold_one[14].DATAIN
stream_in[18] => hold_one[15].DATAIN
stream_in[19] => hold_one[16].DATAIN
stream_in[20] => hold_one[17].DATAIN
stream_in[21] => hold_one[18].DATAIN
stream_in[22] => hold_one[19].DATAIN
stream_in[23] => hold_one[20].DATAIN
stream_in[23] => hold_one[21].DATAIN
stream_in[23] => hold_one[22].DATAIN
stream_in[23] => hold_one[23].DATAIN
stream_out[0] <= stream_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out[1] <= stream_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out[2] <= stream_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out[3] <= stream_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out[4] <= stream_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out[5] <= stream_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out[6] <= stream_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out[7] <= stream_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out[8] <= stream_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out[9] <= stream_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out[10] <= stream_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out[11] <= stream_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out[12] <= stream_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out[13] <= stream_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out[14] <= stream_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out[15] <= stream_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out[16] <= stream_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out[17] <= stream_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out[18] <= stream_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out[19] <= stream_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out[20] <= stream_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out[21] <= stream_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out[22] <= stream_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out[23] <= stream_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE


