xst -intstyle ise -filter "F:/Self learning/FPGA/Projects/BETA_ISE/iseconfig/filter.filter" -ifn "F:/Self learning/FPGA/Projects/BETA_ISE/BETA_CORE.xst" -ofn "F:/Self learning/FPGA/Projects/BETA_ISE/BETA_CORE.syr" 
xst -intstyle ise -filter "F:/Self learning/FPGA/Projects/BETA_ISE/iseconfig/filter.filter" -ifn "F:/Self learning/FPGA/Projects/BETA_ISE/BETA_CORE.xst" -ofn "F:/Self learning/FPGA/Projects/BETA_ISE/BETA_CORE.syr" 
ngdbuild -filter "iseconfig/filter.filter" -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -i -p xc6slx9-csg324-3 "BETA_CORE.ngc" BETA_CORE.ngd  
map -filter "F:/Self learning/FPGA/Projects/BETA_ISE/iseconfig/filter.filter" -intstyle ise -p xc6slx9-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o BETA_CORE_map.ncd BETA_CORE.ngd BETA_CORE.pcf 
par -filter "F:/Self learning/FPGA/Projects/BETA_ISE/iseconfig/filter.filter" -w -intstyle ise -ol high -mt off BETA_CORE_map.ncd BETA_CORE.ncd BETA_CORE.pcf 
trce -filter {F:/Self learning/FPGA/Projects/BETA_ISE/iseconfig/filter.filter} -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml BETA_CORE.twx BETA_CORE.ncd -o BETA_CORE.twr BETA_CORE.pcf 
xst -intstyle ise -filter "F:/Self learning/FPGA/Projects/BETA_ISE/iseconfig/filter.filter" -ifn "F:/Self learning/FPGA/Projects/BETA_ISE/BETA_CORE.xst" -ofn "F:/Self learning/FPGA/Projects/BETA_ISE/BETA_CORE.syr" 
xst -intstyle ise -filter "F:/Self learning/FPGA/Projects/BETA_ISE/iseconfig/filter.filter" -ifn "F:/Self learning/FPGA/Projects/BETA_ISE/BETA_CORE.xst" -ofn "F:/Self learning/FPGA/Projects/BETA_ISE/BETA_CORE.syr" 
xst -intstyle ise -filter "F:/Self learning/FPGA/Projects/BETA_ISE/iseconfig/filter.filter" -ifn "F:/Self learning/FPGA/Projects/BETA_ISE/BETA_CORE.xst" -ofn "F:/Self learning/FPGA/Projects/BETA_ISE/BETA_CORE.syr" 
xst -intstyle ise -filter "F:/Self learning/FPGA/Projects/BETA_ISE/iseconfig/filter.filter" -ifn "F:/Self learning/FPGA/Projects/BETA_ISE/BETA_CORE.xst" -ofn "F:/Self learning/FPGA/Projects/BETA_ISE/BETA_CORE.syr" 
xst -intstyle ise -filter "F:/Self learning/FPGA/Projects/BETA_ISE/iseconfig/filter.filter" -ifn "F:/Self learning/FPGA/Projects/BETA_ISE/BETA_CORE.xst" -ofn "F:/Self learning/FPGA/Projects/BETA_ISE/BETA_CORE.syr" 
xst -intstyle ise -filter "F:/Self learning/FPGA/Projects/BETA_ISE/iseconfig/filter.filter" -ifn "F:/Self learning/FPGA/Projects/BETA_ISE/BETA_CORE.xst" -ofn "F:/Self learning/FPGA/Projects/BETA_ISE/BETA_CORE.syr" 
ngdbuild -filter "iseconfig/filter.filter" -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -i -p xc6slx9-csg324-3 "BETA_CORE.ngc" BETA_CORE.ngd  
map -filter "F:/Self learning/FPGA/Projects/BETA_ISE/iseconfig/filter.filter" -intstyle ise -p xc6slx9-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o BETA_CORE_map.ncd BETA_CORE.ngd BETA_CORE.pcf 
par -filter "F:/Self learning/FPGA/Projects/BETA_ISE/iseconfig/filter.filter" -w -intstyle ise -ol high -mt off BETA_CORE_map.ncd BETA_CORE.ncd BETA_CORE.pcf 
trce -filter {F:/Self learning/FPGA/Projects/BETA_ISE/iseconfig/filter.filter} -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml BETA_CORE.twx BETA_CORE.ncd -o BETA_CORE.twr BETA_CORE.pcf 
xst -intstyle ise -filter "F:/Self learning/FPGA/Projects/BETA_ISE/iseconfig/filter.filter" -ifn "F:/Self learning/FPGA/Projects/BETA_ISE/BETA_CORE.xst" -ofn "F:/Self learning/FPGA/Projects/BETA_ISE/BETA_CORE.syr" 
ngdbuild -filter "iseconfig/filter.filter" -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -i -p xc6slx9-csg324-3 "BETA_CORE.ngc" BETA_CORE.ngd  
map -filter "F:/Self learning/FPGA/Projects/BETA_ISE/iseconfig/filter.filter" -intstyle ise -p xc6slx9-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o BETA_CORE_map.ncd BETA_CORE.ngd BETA_CORE.pcf 
par -filter "F:/Self learning/FPGA/Projects/BETA_ISE/iseconfig/filter.filter" -w -intstyle ise -ol high -mt off BETA_CORE_map.ncd BETA_CORE.ncd BETA_CORE.pcf 
trce -filter {F:/Self learning/FPGA/Projects/BETA_ISE/iseconfig/filter.filter} -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml BETA_CORE.twx BETA_CORE.ncd -o BETA_CORE.twr BETA_CORE.pcf 
xst -intstyle ise -filter "F:/Self learning/FPGA/Projects/BETA_ISE/iseconfig/filter.filter" -ifn "F:/Self learning/FPGA/Projects/BETA_ISE/BETA_CORE.xst" -ofn "F:/Self learning/FPGA/Projects/BETA_ISE/BETA_CORE.syr" 
ngdbuild -filter "iseconfig/filter.filter" -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -i -p xc6slx9-csg324-3 "BETA_CORE.ngc" BETA_CORE.ngd  
map -filter "F:/Self learning/FPGA/Projects/BETA_ISE/iseconfig/filter.filter" -intstyle ise -p xc6slx9-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o BETA_CORE_map.ncd BETA_CORE.ngd BETA_CORE.pcf 
par -filter "F:/Self learning/FPGA/Projects/BETA_ISE/iseconfig/filter.filter" -w -intstyle ise -ol high -mt off BETA_CORE_map.ncd BETA_CORE.ncd BETA_CORE.pcf 
trce -filter {F:/Self learning/FPGA/Projects/BETA_ISE/iseconfig/filter.filter} -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml BETA_CORE.twx BETA_CORE.ncd -o BETA_CORE.twr BETA_CORE.pcf 
vhdtdtfi -lang verilog -prj BETA_ISE -o "F:/Self learning/FPGA/Projects/BETA_ISE/BETA_CORE.tfi" -lib work "F:/Self learning/FPGA/Projects/BETA_ISE//BETA_CORE.v" -module BETA_CORE -template C:/Xilinx/14.7/ISE_DS/ISE//data/tfi.tft -deleteonerror 
