
*** Running vivado
    with args -log ov7675_test_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ov7675_test_wrapper.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source ov7675_test_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
add_files: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 308.852 ; gain = 17.023
Command: synth_design -top ov7675_test_wrapper -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 19980 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 757.797 ; gain = 177.227
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ov7675_test_wrapper' [C:/Users/ikeno/Documents/VIVADO/OV7675_test/OV7675_test.srcs/sources_1/bd/ov7675_test/hdl/ov7675_test_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'ov7675_test' [C:/Users/ikeno/Documents/VIVADO/OV7675_test/OV7675_test.srcs/sources_1/bd/ov7675_test/synth/ov7675_test.v:13]
INFO: [Synth 8-6157] synthesizing module 'ov7675_test_VGA_test_0_0' [C:/Users/ikeno/Documents/VIVADO/OV7675_test/OV7675_test.runs/synth_1/.Xil/Vivado-8712-DESKTOP-AAS46BS/realtime/ov7675_test_VGA_test_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ov7675_test_VGA_test_0_0' (1#1) [C:/Users/ikeno/Documents/VIVADO/OV7675_test/OV7675_test.runs/synth_1/.Xil/Vivado-8712-DESKTOP-AAS46BS/realtime/ov7675_test_VGA_test_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ov7675_test_blk_mem_gen_0_1' [C:/Users/ikeno/Documents/VIVADO/OV7675_test/OV7675_test.runs/synth_1/.Xil/Vivado-8712-DESKTOP-AAS46BS/realtime/ov7675_test_blk_mem_gen_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ov7675_test_blk_mem_gen_0_1' (2#1) [C:/Users/ikeno/Documents/VIVADO/OV7675_test/OV7675_test.runs/synth_1/.Xil/Vivado-8712-DESKTOP-AAS46BS/realtime/ov7675_test_blk_mem_gen_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ov7675_test_clk_wiz_0_0' [C:/Users/ikeno/Documents/VIVADO/OV7675_test/OV7675_test.runs/synth_1/.Xil/Vivado-8712-DESKTOP-AAS46BS/realtime/ov7675_test_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ov7675_test_clk_wiz_0_0' (3#1) [C:/Users/ikeno/Documents/VIVADO/OV7675_test/OV7675_test.runs/synth_1/.Xil/Vivado-8712-DESKTOP-AAS46BS/realtime/ov7675_test_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'ov7675_test_ov7675_ctrl_0_0' [C:/Users/ikeno/Documents/VIVADO/OV7675_test/OV7675_test.runs/synth_1/.Xil/Vivado-8712-DESKTOP-AAS46BS/realtime/ov7675_test_ov7675_ctrl_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ov7675_test_ov7675_ctrl_0_0' (4#1) [C:/Users/ikeno/Documents/VIVADO/OV7675_test/OV7675_test.runs/synth_1/.Xil/Vivado-8712-DESKTOP-AAS46BS/realtime/ov7675_test_ov7675_ctrl_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ov7675_test_sccb_if_0_0' [C:/Users/ikeno/Documents/VIVADO/OV7675_test/OV7675_test.runs/synth_1/.Xil/Vivado-8712-DESKTOP-AAS46BS/realtime/ov7675_test_sccb_if_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ov7675_test_sccb_if_0_0' (5#1) [C:/Users/ikeno/Documents/VIVADO/OV7675_test/OV7675_test.runs/synth_1/.Xil/Vivado-8712-DESKTOP-AAS46BS/realtime/ov7675_test_sccb_if_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ov7675_test' (6#1) [C:/Users/ikeno/Documents/VIVADO/OV7675_test/OV7675_test.srcs/sources_1/bd/ov7675_test/synth/ov7675_test.v:13]
INFO: [Synth 8-6155] done synthesizing module 'ov7675_test_wrapper' (7#1) [C:/Users/ikeno/Documents/VIVADO/OV7675_test/OV7675_test.srcs/sources_1/bd/ov7675_test/hdl/ov7675_test_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 824.363 ; gain = 243.793
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 824.363 ; gain = 243.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 824.363 ; gain = 243.793
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/ikeno/Documents/VIVADO/OV7675_test/OV7675_test.srcs/sources_1/bd/ov7675_test/ip/ov7675_test_clk_wiz_0_0/ov7675_test_clk_wiz_0_0/ov7675_test_clk_wiz_0_0_in_context.xdc] for cell 'ov7675_test_i/clk_wiz_0'
Finished Parsing XDC File [c:/Users/ikeno/Documents/VIVADO/OV7675_test/OV7675_test.srcs/sources_1/bd/ov7675_test/ip/ov7675_test_clk_wiz_0_0/ov7675_test_clk_wiz_0_0/ov7675_test_clk_wiz_0_0_in_context.xdc] for cell 'ov7675_test_i/clk_wiz_0'
Parsing XDC File [c:/Users/ikeno/Documents/VIVADO/OV7675_test/OV7675_test.srcs/sources_1/bd/ov7675_test/ip/ov7675_test_VGA_test_0_0/ov7675_test_VGA_test_0_0/ov7675_test_VGA_test_0_0_in_context.xdc] for cell 'ov7675_test_i/VGA_test_0'
Finished Parsing XDC File [c:/Users/ikeno/Documents/VIVADO/OV7675_test/OV7675_test.srcs/sources_1/bd/ov7675_test/ip/ov7675_test_VGA_test_0_0/ov7675_test_VGA_test_0_0/ov7675_test_VGA_test_0_0_in_context.xdc] for cell 'ov7675_test_i/VGA_test_0'
Parsing XDC File [c:/Users/ikeno/Documents/VIVADO/OV7675_test/OV7675_test.srcs/sources_1/bd/ov7675_test/ip/ov7675_test_ov7675_ctrl_0_0/ov7675_test_ov7675_ctrl_0_0/ov7675_test_ov7675_ctrl_0_0_in_context.xdc] for cell 'ov7675_test_i/ov7675_ctrl_0'
Finished Parsing XDC File [c:/Users/ikeno/Documents/VIVADO/OV7675_test/OV7675_test.srcs/sources_1/bd/ov7675_test/ip/ov7675_test_ov7675_ctrl_0_0/ov7675_test_ov7675_ctrl_0_0/ov7675_test_ov7675_ctrl_0_0_in_context.xdc] for cell 'ov7675_test_i/ov7675_ctrl_0'
Parsing XDC File [c:/Users/ikeno/Documents/VIVADO/OV7675_test/OV7675_test.srcs/sources_1/bd/ov7675_test/ip/ov7675_test_blk_mem_gen_0_1/ov7675_test_blk_mem_gen_0_1/ov7675_test_blk_mem_gen_0_1_in_context.xdc] for cell 'ov7675_test_i/blk_mem_gen_0'
Finished Parsing XDC File [c:/Users/ikeno/Documents/VIVADO/OV7675_test/OV7675_test.srcs/sources_1/bd/ov7675_test/ip/ov7675_test_blk_mem_gen_0_1/ov7675_test_blk_mem_gen_0_1/ov7675_test_blk_mem_gen_0_1_in_context.xdc] for cell 'ov7675_test_i/blk_mem_gen_0'
Parsing XDC File [c:/Users/ikeno/Documents/VIVADO/OV7675_test/OV7675_test.srcs/sources_1/bd/ov7675_test/ip/ov7675_test_sccb_if_0_0/ov7675_test_sccb_if_0_0/ov7675_test_sccb_if_0_0_in_context.xdc] for cell 'ov7675_test_i/sccb_if_0'
Finished Parsing XDC File [c:/Users/ikeno/Documents/VIVADO/OV7675_test/OV7675_test.srcs/sources_1/bd/ov7675_test/ip/ov7675_test_sccb_if_0_0/ov7675_test_sccb_if_0_0/ov7675_test_sccb_if_0_0_in_context.xdc] for cell 'ov7675_test_i/sccb_if_0'
Parsing XDC File [C:/Users/ikeno/Documents/VIVADO/OV7675_test/OV7675_test.srcs/constrs_1/new/ov7675_test.xdc]
Finished Parsing XDC File [C:/Users/ikeno/Documents/VIVADO/OV7675_test/OV7675_test.srcs/constrs_1/new/ov7675_test.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/ikeno/Documents/VIVADO/OV7675_test/OV7675_test.srcs/constrs_1/new/ov7675_test.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ov7675_test_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ov7675_test_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/ikeno/Documents/VIVADO/OV7675_test/OV7675_test.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/ikeno/Documents/VIVADO/OV7675_test/OV7675_test.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 884.945 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.204 . Memory (MB): peak = 884.945 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 884.945 ; gain = 304.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 884.945 ; gain = 304.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_125. (constraint file  c:/Users/ikeno/Documents/VIVADO/OV7675_test/OV7675_test.srcs/sources_1/bd/ov7675_test/ip/ov7675_test_clk_wiz_0_0/ov7675_test_clk_wiz_0_0/ov7675_test_clk_wiz_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_125. (constraint file  c:/Users/ikeno/Documents/VIVADO/OV7675_test/OV7675_test.srcs/sources_1/bd/ov7675_test/ip/ov7675_test_clk_wiz_0_0/ov7675_test_clk_wiz_0_0/ov7675_test_clk_wiz_0_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for ov7675_test_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ov7675_test_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ov7675_test_i/VGA_test_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ov7675_test_i/ov7675_ctrl_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ov7675_test_i/blk_mem_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ov7675_test_i/sccb_if_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 884.945 ; gain = 304.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 884.945 ; gain = 304.375
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 884.945 ; gain = 304.375
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'ov7675_test_i/clk_wiz_0/clk_out1' to pin 'ov7675_test_i/clk_wiz_0/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 910.223 ; gain = 329.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 910.223 ; gain = 329.652
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 919.824 ; gain = 339.254
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 935.617 ; gain = 355.047
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 935.617 ; gain = 355.047
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 935.617 ; gain = 355.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 935.617 ; gain = 355.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 935.617 ; gain = 355.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 935.617 ; gain = 355.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------------+----------+
|      |BlackBox name               |Instances |
+------+----------------------------+----------+
|1     |ov7675_test_VGA_test_0_0    |         1|
|2     |ov7675_test_blk_mem_gen_0_1 |         1|
|3     |ov7675_test_clk_wiz_0_0     |         1|
|4     |ov7675_test_ov7675_ctrl_0_0 |         1|
|5     |ov7675_test_sccb_if_0_0     |         1|
+------+----------------------------+----------+

Report Cell Usage: 
+------+----------------------------+------+
|      |Cell                        |Count |
+------+----------------------------+------+
|1     |ov7675_test_VGA_test_0_0    |     1|
|2     |ov7675_test_blk_mem_gen_0_1 |     1|
|3     |ov7675_test_clk_wiz_0_0     |     1|
|4     |ov7675_test_ov7675_ctrl_0_0 |     1|
|5     |ov7675_test_sccb_if_0_0     |     1|
|6     |IBUF                        |    12|
|7     |OBUF                        |    19|
+------+----------------------------+------+

Report Instance Areas: 
+------+----------------+------------+------+
|      |Instance        |Module      |Cells |
+------+----------------+------------+------+
|1     |top             |            |   117|
|2     |  ov7675_test_i |ov7675_test |    86|
+------+----------------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 935.617 ; gain = 355.047
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:27 . Memory (MB): peak = 935.617 ; gain = 294.465
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 935.617 ; gain = 355.047
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 955.375 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:42 . Memory (MB): peak = 955.375 ; gain = 646.523
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 955.375 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/ikeno/Documents/VIVADO/OV7675_test/OV7675_test.runs/synth_1/ov7675_test_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ov7675_test_wrapper_utilization_synth.rpt -pb ov7675_test_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Nov  9 15:13:56 2019...
