module hsync #(parameter N = 10, M = 800)
		(input logic clock,
		 input logic reset,
		 output logic y);

	logic [N-1:0] intern;
	always_ff @(posedge clock, posedge reset)
		if (reset | intern == (M-1)) intern <= 0;
		else intern <= intern + 1;

	assign y = (intern >= 96);

endmodule
		
