Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date         : Tue Jun 22 18:19:07 2021
| Host         : Shears running 64-bit Ubuntu 16.04.6 LTS
| Command      : report_timing_summary -file ./rundir/post_place_timing_summary.rpt
| Design       : top
| Device       : 7z020-clg400
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 564 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 1795 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.501        0.000                      0                72413       -0.208     -450.597                   8807                72413        0.750        0.000                       0                 60625  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 2.500}        5.000           200.000         
clk2x  {0.000 1.250}        2.500           400.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 1.582        0.000                      0                29881       -0.142       -1.124                     25                29881        2.000        0.000                       0                 41417  
clk2x               0.504        0.000                      0                28420       -0.208       -4.035                     56                28420        0.750        0.000                       0                 19208  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk2x         clk                 0.522        0.000                      0                12544       -0.186     -397.879                   7771                12544  
clk           clk2x               0.501        0.000                      0                 4704       -0.171      -47.558                    955                 4704  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        1.582ns,  Total Violation        0.000ns
Hold  :           25  Failing Endpoints,  Worst Slack       -0.142ns,  Total Violation       -1.124ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.582ns  (required time - arrival time)
  Source:                 fsm/state/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            array/pe_2_12/dff_e/q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.110ns  (logic 0.313ns (10.064%)  route 2.797ns (89.936%))
  Logic Levels:           0  
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.235ns = ( 6.235 - 5.000 ) 
    Source Clock Delay      (SCD):    1.244ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=41416, unset)        1.244     1.244    fsm/state/clk
    SLICE_X35Y67         FDRE                                         r  fsm/state/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y67         FDRE (Prop_fdre_C_Q)         0.313     1.557 r  fsm/state/q_reg[0]/Q
                         net (fo=1573, estimated)     2.797     4.354    array/pe_2_12/dff_e/q_reg[0]_0[0]
    SLICE_X105Y5         FDRE                                         r  array/pe_2_12/dff_e/q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=41416, unset)        1.235     6.235    array/pe_2_12/dff_e/clk
    SLICE_X105Y5         FDRE                                         r  array/pe_2_12/dff_e/q_reg[0]/C
                         clock pessimism              0.000     6.235    
                         clock uncertainty           -0.035     6.200    
    SLICE_X105Y5         FDRE (Setup_fdre_C_CE)      -0.264     5.936    array/pe_2_12/dff_e/q_reg[0]
  -------------------------------------------------------------------
                         required time                          5.936    
                         arrival time                          -4.354    
  -------------------------------------------------------------------
                         slack                                  1.582    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.142ns  (arrival time - required time)
  Source:                 array/pe_7_3/dff_e/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            array/pe_8_3/dff_e/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.594%)  route 0.138ns (49.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.939ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=41416, unset)        0.583     0.583    array/pe_7_3/dff_e/clk
    SLICE_X89Y99         FDRE                                         r  array/pe_7_3/dff_e/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y99         FDRE (Prop_fdre_C_Q)         0.141     0.724 r  array/pe_7_3/dff_e/q_reg[1]/Q
                         net (fo=2, estimated)        0.138     0.862    array/pe_8_3/dff_e/q_reg[7]_1[1]
    SLICE_X87Y100        FDRE                                         r  array/pe_8_3/dff_e/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=41416, unset)        0.939     0.939    array/pe_8_3/dff_e/clk
    SLICE_X87Y100        FDRE                                         r  array/pe_8_3/dff_e/q_reg[1]/C
                         clock pessimism             -0.005     0.934    
    SLICE_X87Y100        FDRE (Hold_fdre_C_D)         0.070     1.004    array/pe_8_3/dff_e/q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.004    
                         arrival time                           0.862    
  -------------------------------------------------------------------
                         slack                                 -0.142    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X111Y136  array/pe_0_0/dff_a/q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X30Y81    array/pe_13_5/dff_a/q_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X111Y136  array/pe_0_0/dff_a/q_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk2x
  To Clock:  clk2x

Setup :            0  Failing Endpoints,  Worst Slack        0.504ns,  Total Violation        0.000ns
Hold  :           56  Failing Endpoints,  Worst Slack       -0.208ns,  Total Violation       -4.035ns
PW    :            0  Failing Endpoints,  Worst Slack        0.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.504ns  (required time - arrival time)
  Source:                 array/pe_5_13/int8_quad_mac/mul/dff_dsp_in0/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk2x  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            array/pe_5_13/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[20]
                            (rising edge-triggered cell DSP48E1 clocked by clk2x  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk2x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk2x rise@2.500ns - clk2x rise@0.000ns)
  Data Path Delay:        1.491ns  (logic 0.313ns (20.993%)  route 1.178ns (79.007%))
  Logic Levels:           0  
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.205ns = ( 3.705 - 2.500 ) 
    Source Clock Delay      (SCD):    1.314ns
    Clock Pessimism Removal (CPR):    0.011ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2x rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk2x (IN)
                         net (fo=19207, unset)        1.314     1.314    array/pe_5_13/int8_quad_mac/mul/dff_dsp_in0/clk2x
    SLICE_X76Y21         FDRE                                         r  array/pe_5_13/int8_quad_mac/mul/dff_dsp_in0/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y21         FDRE (Prop_fdre_C_Q)         0.313     1.627 r  array/pe_5_13/int8_quad_mac/mul/dff_dsp_in0/q_reg[3]/Q
                         net (fo=1, estimated)        1.178     2.805    array/pe_5_13/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/A[20]
    DSP48_X2Y5           DSP48E1                                      r  array/pe_5_13/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[20]
  -------------------------------------------------------------------    -------------------

                         (clock clk2x rise edge)      2.500     2.500 r  
                                                      0.000     2.500 r  clk2x (IN)
                         net (fo=19207, unset)        1.205     3.705    array/pe_5_13/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/CLK
    DSP48_X2Y5           DSP48E1                                      r  array/pe_5_13/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.011     3.716    
                         clock uncertainty           -0.035     3.681    
    DSP48_X2Y5           DSP48E1 (Setup_dsp48e1_CLK_A[20])
                                                     -0.372     3.309    array/pe_5_13/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                          3.309    
                         arrival time                          -2.805    
  -------------------------------------------------------------------
                         slack                                  0.504    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.208ns  (arrival time - required time)
  Source:                 array/pe_6_3/int8_quad_mac/mul/dff_dsp_in2/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk2x  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            array/pe_6_3/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/B[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk2x  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk2x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2x rise@0.000ns - clk2x rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (47.049%)  route 0.159ns (52.951%))
  Logic Levels:           0  
  Clock Path Skew:        0.426ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.037ns
    Source Clock Delay      (SCD):    0.606ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2x rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk2x (IN)
                         net (fo=19207, unset)        0.606     0.606    array/pe_6_3/int8_quad_mac/mul/dff_dsp_in2/clk2x
    SLICE_X93Y99         FDRE                                         r  array/pe_6_3/int8_quad_mac/mul/dff_dsp_in2/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y99         FDRE (Prop_fdre_C_Q)         0.141     0.747 r  array/pe_6_3/int8_quad_mac/mul/dff_dsp_in2/q_reg[0]/Q
                         net (fo=1, estimated)        0.159     0.906    array/pe_6_3/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/B[0]
    DSP48_X3Y41          DSP48E1                                      r  array/pe_6_3/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/B[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk2x rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk2x (IN)
                         net (fo=19207, unset)        1.037     1.037    array/pe_6_3/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/CLK
    DSP48_X3Y41          DSP48E1                                      r  array/pe_6_3/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
                         clock pessimism             -0.005     1.032    
    DSP48_X3Y41          DSP48E1 (Hold_dsp48e1_CLK_B[0])
                                                      0.082     1.114    array/pe_6_3/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                         -1.114    
                         arrival time                           0.906    
  -------------------------------------------------------------------
                         slack                                 -0.208    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk2x
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { clk2x }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK  n/a            1.590         2.500       0.910      DSP48_X4Y58     array/pe_0_0/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
Low Pulse Width   Slow    FDRE/C       n/a            0.500         1.250       0.750      SLICE_X102Y111  array/pe_2_3/int8_quad_mac/mul/dff_ae1/q_reg[13]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         1.250       0.750      SLICE_X100Y147  array/pe_0_0/int8_quad_mac/mul/dff_ae0/q_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk2x
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.522ns,  Total Violation        0.000ns
Hold  :         7771  Failing Endpoints,  Worst Slack       -0.186ns,  Total Violation     -397.879ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.522ns  (required time - arrival time)
  Source:                 array/pe_13_13/int8_quad_mac/mul/dff_ae0/q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk2x  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            array/pe_13_13/int8_quad_mac/mul/dff_mul_ce/q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk rise@5.000ns - clk2x rise@2.500ns)
  Data Path Delay:        1.754ns  (logic 0.341ns (19.441%)  route 1.413ns (80.559%))
  Logic Levels:           0  
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.174ns = ( 6.174 - 5.000 ) 
    Source Clock Delay      (SCD):    1.345ns = ( 3.845 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2x rise edge)      2.500     2.500 r  
                                                      0.000     2.500 r  clk2x (IN)
                         net (fo=19207, unset)        1.345     3.845    array/pe_13_13/int8_quad_mac/mul/dff_ae0/clk2x
    SLICE_X19Y2          FDRE                                         r  array/pe_13_13/int8_quad_mac/mul/dff_ae0/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y2          FDRE (Prop_fdre_C_Q)         0.341     4.186 r  array/pe_13_13/int8_quad_mac/mul/dff_ae0/q_reg[7]/Q
                         net (fo=2, estimated)        1.413     5.599    array/pe_13_13/int8_quad_mac/mul/dff_mul_ce/D[7]
    SLICE_X57Y11         FDRE                                         r  array/pe_13_13/int8_quad_mac/mul/dff_mul_ce/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=41416, unset)        1.174     6.174    array/pe_13_13/int8_quad_mac/mul/dff_mul_ce/clk
    SLICE_X57Y11         FDRE                                         r  array/pe_13_13/int8_quad_mac/mul/dff_mul_ce/q_reg[7]/C
                         clock pessimism              0.000     6.174    
                         clock uncertainty           -0.035     6.139    
    SLICE_X57Y11         FDRE (Setup_fdre_C_D)       -0.018     6.121    array/pe_13_13/int8_quad_mac/mul/dff_mul_ce/q_reg[7]
  -------------------------------------------------------------------
                         required time                          6.121    
                         arrival time                          -5.599    
  -------------------------------------------------------------------
                         slack                                  0.522    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.186ns  (arrival time - required time)
  Source:                 array/pe_8_3/int8_quad_mac/mul/dff_be1/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk2x  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            array/pe_8_3/int8_quad_mac/mul/dff_mul_be/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk2x rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.238%)  route 0.134ns (48.762%))
  Logic Levels:           0  
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.934ns
    Source Clock Delay      (SCD):    0.579ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2x rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk2x (IN)
                         net (fo=19207, unset)        0.579     0.579    array/pe_8_3/int8_quad_mac/mul/dff_be1/clk2x
    SLICE_X61Y99         FDRE                                         r  array/pe_8_3/int8_quad_mac/mul/dff_be1/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y99         FDRE (Prop_fdre_C_Q)         0.141     0.720 r  array/pe_8_3/int8_quad_mac/mul/dff_be1/q_reg[2]/Q
                         net (fo=1, estimated)        0.134     0.854    array/pe_8_3/int8_quad_mac/mul/dff_mul_be/D[2]
    SLICE_X61Y101        FDRE                                         r  array/pe_8_3/int8_quad_mac/mul/dff_mul_be/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=41416, unset)        0.934     0.934    array/pe_8_3/int8_quad_mac/mul/dff_mul_be/clk
    SLICE_X61Y101        FDRE                                         r  array/pe_8_3/int8_quad_mac/mul/dff_mul_be/q_reg[2]/C
                         clock pessimism              0.000     0.934    
                         clock uncertainty            0.035     0.969    
    SLICE_X61Y101        FDRE (Hold_fdre_C_D)         0.071     1.040    array/pe_8_3/int8_quad_mac/mul/dff_mul_be/q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.040    
                         arrival time                           0.854    
  -------------------------------------------------------------------
                         slack                                 -0.186    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk2x

Setup :            0  Failing Endpoints,  Worst Slack        0.501ns,  Total Violation        0.000ns
Hold  :          955  Failing Endpoints,  Worst Slack       -0.171ns,  Total Violation      -47.558ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.501ns  (required time - arrival time)
  Source:                 array/pe_11_4/dff_c/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            array/pe_11_4/int8_quad_mac/mul/dff_dsp_in0/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk2x  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk2x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk2x rise@2.500ns - clk rise@0.000ns)
  Data Path Delay:        1.763ns  (logic 0.563ns (31.934%)  route 1.200ns (68.066%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.149ns = ( 3.649 - 2.500 ) 
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=41416, unset)        1.448     1.448    array/pe_11_4/dff_c/clk
    SLICE_X30Y107        FDRE                                         r  array/pe_11_4/dff_c/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y107        FDRE (Prop_fdre_C_Q)         0.361     1.809 r  array/pe_11_4/dff_c/q_reg[1]/Q
                         net (fo=2, estimated)        1.200     3.009    array/pe_11_4/int8_quad_mac/mul/q_reg[7]_4[1]
    SLICE_X30Y93         LUT3 (Prop_lut3_I0_O)        0.202     3.211 r  array/pe_11_4/int8_quad_mac/mul/q[1]_i_1__7/O
                         net (fo=1, routed)           0.000     3.211    array/pe_11_4/int8_quad_mac/mul/dff_dsp_in0/D[1]
    SLICE_X30Y93         FDRE                                         r  array/pe_11_4/int8_quad_mac/mul/dff_dsp_in0/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2x rise edge)      2.500     2.500 r  
                                                      0.000     2.500 r  clk2x (IN)
                         net (fo=19207, unset)        1.149     3.649    array/pe_11_4/int8_quad_mac/mul/dff_dsp_in0/clk2x
    SLICE_X30Y93         FDRE                                         r  array/pe_11_4/int8_quad_mac/mul/dff_dsp_in0/q_reg[1]/C
                         clock pessimism              0.000     3.649    
                         clock uncertainty           -0.035     3.614    
    SLICE_X30Y93         FDRE (Setup_fdre_C_D)        0.098     3.712    array/pe_11_4/int8_quad_mac/mul/dff_dsp_in0/q_reg[1]
  -------------------------------------------------------------------
                         required time                          3.712    
                         arrival time                          -3.211    
  -------------------------------------------------------------------
                         slack                                  0.501    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.171ns  (arrival time - required time)
  Source:                 array/pe_7_2/dff_e/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            array/pe_7_2/int8_quad_mac/mul/dff_dsp_in2/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk2x  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk2x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2x rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.141ns (66.090%)  route 0.072ns (33.910%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.959ns
    Source Clock Delay      (SCD):    0.686ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=41416, unset)        0.686     0.686    array/pe_7_2/dff_e/clk
    SLICE_X93Y111        FDRE                                         r  array/pe_7_2/dff_e/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y111        FDRE (Prop_fdre_C_Q)         0.141     0.827 r  array/pe_7_2/dff_e/q_reg[1]/Q
                         net (fo=2, estimated)        0.072     0.899    array/pe_7_2/int8_quad_mac/mul/dff_dsp_in2/q_reg[7]_0[1]
    SLICE_X92Y111        FDRE                                         r  array/pe_7_2/int8_quad_mac/mul/dff_dsp_in2/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2x rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk2x (IN)
                         net (fo=19207, unset)        0.959     0.959    array/pe_7_2/int8_quad_mac/mul/dff_dsp_in2/clk2x
    SLICE_X92Y111        FDRE                                         r  array/pe_7_2/int8_quad_mac/mul/dff_dsp_in2/q_reg[1]/C
                         clock pessimism              0.000     0.959    
                         clock uncertainty            0.035     0.994    
    SLICE_X92Y111        FDRE (Hold_fdre_C_D)         0.076     1.070    array/pe_7_2/int8_quad_mac/mul/dff_dsp_in2/q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.070    
                         arrival time                           0.899    
  -------------------------------------------------------------------
                         slack                                 -0.171    





