# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../FullAdder_D16.srcs/sources_1/new/FullAdder_D16.vhd" \

# Do not sort compile order
nosort
