From e8c979d46af6c59fe6165f1e588e7e17adc19eff Mon Sep 17 00:00:00 2001
From: Tanghongwei <tanghongwei2024@outlook.com>
Date: Sat, 13 Sep 2025 22:52:41 +0800
Subject: [PATCH 4/4] build

---
 .gitignore          |    1 -
 build/ysyxSoCFull.v | 6729 +++++++++++++++++++++++++++++++++++++++++++
 2 files changed, 6729 insertions(+), 1 deletion(-)
 create mode 100644 build/ysyxSoCFull.v

diff --git a/.gitignore b/.gitignore
index 3c0160d0..89f9ac04 100644
--- a/.gitignore
+++ b/.gitignore
@@ -1,2 +1 @@
-build/
 out/
diff --git a/build/ysyxSoCFull.v b/build/ysyxSoCFull.v
new file mode 100644
index 00000000..9ffc8721
--- /dev/null
+++ b/build/ysyxSoCFull.v
@@ -0,0 +1,6729 @@
+// Generated by CIRCT firtool-1.105.0
+
+// Include register initializers in init blocks unless synthesis is set
+`ifndef RANDOMIZE
+  `ifdef RANDOMIZE_REG_INIT
+    `define RANDOMIZE
+  `endif // RANDOMIZE_REG_INIT
+`endif // not def RANDOMIZE
+`ifndef SYNTHESIS
+  `ifndef ENABLE_INITIAL_REG_
+    `define ENABLE_INITIAL_REG_
+  `endif // not def ENABLE_INITIAL_REG_
+`endif // not def SYNTHESIS
+
+
+// Include rmemory initializers in init blocks unless synthesis is set
+`ifndef RANDOMIZE
+  `ifdef RANDOMIZE_MEM_INIT
+    `define RANDOMIZE
+  `endif // RANDOMIZE_MEM_INIT
+`endif // not def RANDOMIZE
+`ifndef SYNTHESIS
+  `ifndef ENABLE_INITIAL_MEM_
+    `define ENABLE_INITIAL_MEM_
+  `endif // not def ENABLE_INITIAL_MEM_
+`endif // not def SYNTHESIS
+
+// Standard header to adapt well known macros for register randomization.
+
+// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
+`ifndef RANDOM
+  `define RANDOM $random
+`endif // not def RANDOM
+
+// Users can define INIT_RANDOM as general code that gets injected into the
+// initializer block for modules with registers.
+`ifndef INIT_RANDOM
+  `define INIT_RANDOM
+`endif // not def INIT_RANDOM
+
+// If using random initialization, you can also define RANDOMIZE_DELAY to
+// customize the delay used, otherwise 0.002 is used.
+`ifndef RANDOMIZE_DELAY
+  `define RANDOMIZE_DELAY 0.002
+`endif // not def RANDOMIZE_DELAY
+
+// Define INIT_RANDOM_PROLOG_ for use in our modules below.
+`ifndef INIT_RANDOM_PROLOG_
+  `ifdef RANDOMIZE
+    `ifdef VERILATOR
+      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
+    `else  // VERILATOR
+      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
+    `endif // VERILATOR
+  `else  // RANDOMIZE
+    `define INIT_RANDOM_PROLOG_
+  `endif // RANDOMIZE
+`endif // not def INIT_RANDOM_PROLOG_
+// VCS coverage exclude_file
+module ram_2x2(	// src/main/scala/chisel3/util/Decoupled.scala:256:91
+  input        R0_addr,
+               R0_en,
+               R0_clk,
+  output [1:0] R0_data,
+  input        W0_addr,
+               W0_en,
+               W0_clk,
+  input  [1:0] W0_data
+);
+
+  reg [1:0] Memory[0:1];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
+  always @(posedge W0_clk) begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
+    if (W0_en & 1'h1)	// src/main/scala/chisel3/util/Decoupled.scala:256:91
+      Memory[W0_addr] <= W0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
+  end // always @(posedge)
+  `ifdef ENABLE_INITIAL_MEM_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
+    reg [31:0] _RANDOM_MEM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
+    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
+      `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
+      `ifdef RANDOMIZE_MEM_INIT	// src/main/scala/chisel3/util/Decoupled.scala:256:91
+        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
+          _RANDOM_MEM = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
+          Memory[i[0]] = _RANDOM_MEM[1:0];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
+        end
+      `endif // RANDOMIZE_MEM_INIT
+    end // initial
+  `endif // ENABLE_INITIAL_MEM_
+  assign R0_data = R0_en ? Memory[R0_addr] : 2'bx;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
+endmodule
+
+module Queue2_UInt2(	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+  input        clock,	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+               reset,	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+  output       io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
+  input        io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
+  input  [1:0] io_enq_bits,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
+  input        io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
+  output       io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
+  output [1:0] io_deq_bits	// src/main/scala/chisel3/util/Decoupled.scala:255:14
+);
+
+  wire [1:0] _ram_ext_R0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
+  reg        wrap;	// src/main/scala/chisel3/util/Counter.scala:61:40
+  reg        wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40
+  reg        maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
+  wire       ptr_match = wrap == wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33
+  wire       empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}
+  wire       full = ptr_match & maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24
+  wire       io_deq_valid_0 = io_enq_valid | ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:261:25, :285:{16,19}, :297:{24,39}
+  wire       do_deq = ~empty & io_deq_ready & io_deq_valid_0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :264:27, :285:16, :297:{24,39}, :298:17, :300:14
+  wire       do_enq = ~(empty & io_deq_ready) & ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :262:24, :263:27, :286:19, :298:17, :301:{26,35}
+  always @(posedge clock) begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+    if (reset) begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+      wrap <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
+      wrap_1 <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
+      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
+    end
+    else begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :263:27, :298:17, :301:{26,35}
+        wrap <= wrap - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
+      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :264:27, :298:17, :300:14
+        wrap_1 <= wrap_1 - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
+      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :263:27, :264:27, :276:{15,27}, :277:16, :298:17, :300:14, :301:{26,35}
+        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :263:27, :298:17, :301:{26,35}
+    end
+  end // always @(posedge)
+  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+    `endif // FIRRTL_BEFORE_INITIAL
+    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+        `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+      `endif // INIT_RANDOM_PROLOG_
+      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+        wrap = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
+        wrap_1 = _RANDOM[/*Zero width*/ 1'b0][1];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
+        maybe_full = _RANDOM[/*Zero width*/ 1'b0][2];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
+      `endif // RANDOMIZE_REG_INIT
+    end // initial
+    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+      `FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+    `endif // FIRRTL_AFTER_INITIAL
+  `endif // ENABLE_INITIAL_REG_
+  ram_2x2 ram_ext (	// src/main/scala/chisel3/util/Decoupled.scala:256:91
+    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
+    .R0_en   (1'h1),
+    .R0_clk  (clock),
+    .R0_data (_ram_ext_R0_data),
+    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
+    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :263:27, :298:17, :301:{26,35}
+    .W0_clk  (clock),
+    .W0_data (io_enq_bits)
+  );	// src/main/scala/chisel3/util/Decoupled.scala:256:91
+  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :262:24, :286:19
+  assign io_deq_valid = io_deq_valid_0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :285:16, :297:{24,39}
+  assign io_deq_bits = empty ? io_enq_bits : _ram_ext_R0_data;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :261:25, :293:17, :298:17, :299:19
+endmodule
+
+
+// Users can define 'STOP_COND' to add an extra gate to stop conditions.
+`ifndef STOP_COND_
+  `ifdef STOP_COND
+    `define STOP_COND_ (`STOP_COND)
+  `else  // STOP_COND
+    `define STOP_COND_ 1
+  `endif // STOP_COND
+`endif // not def STOP_COND_
+
+// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
+`ifndef ASSERT_VERBOSE_COND_
+  `ifdef ASSERT_VERBOSE_COND
+    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
+  `else  // ASSERT_VERBOSE_COND
+    `define ASSERT_VERBOSE_COND_ 1
+  `endif // ASSERT_VERBOSE_COND
+`endif // not def ASSERT_VERBOSE_COND_
+module AXI4Xbar(	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9
+  input         clock,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9
+                reset,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9
+  output        auto_anon_in_awready,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input         auto_anon_in_awvalid,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input  [3:0]  auto_anon_in_awid,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input  [31:0] auto_anon_in_awaddr,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input  [7:0]  auto_anon_in_awlen,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input  [2:0]  auto_anon_in_awsize,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input  [1:0]  auto_anon_in_awburst,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output        auto_anon_in_wready,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input         auto_anon_in_wvalid,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input  [31:0] auto_anon_in_wdata,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input  [3:0]  auto_anon_in_wstrb,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input         auto_anon_in_wlast,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+                auto_anon_in_bready,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output        auto_anon_in_bvalid,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output [3:0]  auto_anon_in_bid,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output [1:0]  auto_anon_in_bresp,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output        auto_anon_in_arready,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input         auto_anon_in_arvalid,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input  [3:0]  auto_anon_in_arid,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input  [31:0] auto_anon_in_araddr,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input  [7:0]  auto_anon_in_arlen,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input  [2:0]  auto_anon_in_arsize,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input  [1:0]  auto_anon_in_arburst,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input         auto_anon_in_rready,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output        auto_anon_in_rvalid,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output [3:0]  auto_anon_in_rid,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output [31:0] auto_anon_in_rdata,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output [1:0]  auto_anon_in_rresp,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output        auto_anon_in_rlast,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input         auto_anon_out_1_awready,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output        auto_anon_out_1_awvalid,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output [3:0]  auto_anon_out_1_awid,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output [31:0] auto_anon_out_1_awaddr,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output [7:0]  auto_anon_out_1_awlen,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output [2:0]  auto_anon_out_1_awsize,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output [1:0]  auto_anon_out_1_awburst,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input         auto_anon_out_1_wready,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output        auto_anon_out_1_wvalid,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output [31:0] auto_anon_out_1_wdata,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output [3:0]  auto_anon_out_1_wstrb,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output        auto_anon_out_1_wlast,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+                auto_anon_out_1_bready,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input         auto_anon_out_1_bvalid,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input  [3:0]  auto_anon_out_1_bid,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input  [1:0]  auto_anon_out_1_bresp,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input         auto_anon_out_1_arready,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output        auto_anon_out_1_arvalid,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output [3:0]  auto_anon_out_1_arid,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output [31:0] auto_anon_out_1_araddr,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output [7:0]  auto_anon_out_1_arlen,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output [2:0]  auto_anon_out_1_arsize,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output [1:0]  auto_anon_out_1_arburst,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output        auto_anon_out_1_rready,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input         auto_anon_out_1_rvalid,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input  [3:0]  auto_anon_out_1_rid,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input  [31:0] auto_anon_out_1_rdata,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input  [1:0]  auto_anon_out_1_rresp,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input         auto_anon_out_1_rlast,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+                auto_anon_out_0_awready,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output        auto_anon_out_0_awvalid,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output [3:0]  auto_anon_out_0_awid,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output [31:0] auto_anon_out_0_awaddr,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output [7:0]  auto_anon_out_0_awlen,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output [2:0]  auto_anon_out_0_awsize,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output [1:0]  auto_anon_out_0_awburst,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input         auto_anon_out_0_wready,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output        auto_anon_out_0_wvalid,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output [31:0] auto_anon_out_0_wdata,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output [3:0]  auto_anon_out_0_wstrb,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output        auto_anon_out_0_wlast,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+                auto_anon_out_0_bready,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input         auto_anon_out_0_bvalid,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input  [3:0]  auto_anon_out_0_bid,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input  [1:0]  auto_anon_out_0_bresp,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input         auto_anon_out_0_arready,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output        auto_anon_out_0_arvalid,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output [3:0]  auto_anon_out_0_arid,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output [31:0] auto_anon_out_0_araddr,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output [7:0]  auto_anon_out_0_arlen,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output [2:0]  auto_anon_out_0_arsize,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output [1:0]  auto_anon_out_0_arburst,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output        auto_anon_out_0_rready,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input         auto_anon_out_0_rvalid,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input  [3:0]  auto_anon_out_0_rid,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input  [31:0] auto_anon_out_0_rdata,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input  [1:0]  auto_anon_out_0_rresp,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input         auto_anon_out_0_rlast	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+);
+
+  wire [3:0]  _in_0_bT_5;	// src/main/scala/chisel3/util/Mux.scala:30:73
+  wire        in_0_bvalid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:308:22
+  wire [3:0]  _in_0_rT_12;	// src/main/scala/chisel3/util/Mux.scala:30:73
+  wire        _in_0_rT_3;	// src/main/scala/chisel3/util/Mux.scala:30:73
+  wire        in_0_rvalid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:308:22
+  wire        in_0_wready;	// src/main/scala/chisel3/util/Mux.scala:30:73
+  wire        in_0_awready;	// src/main/scala/chisel3/util/Mux.scala:30:73
+  wire        in_0_arready;	// src/main/scala/chisel3/util/Mux.scala:30:73
+  wire        anonIn_awready;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:163:{45,82}
+  wire        anonIn_arready;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:154:45
+  wire        _awIn_0_io_enq_ready;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:74:47
+  wire        _awIn_0_io_deq_valid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:74:47
+  wire [1:0]  _awIn_0_io_deq_bits;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:74:47
+  wire        requestARIO_0_0 =
+    ~(auto_anon_in_araddr[31])
+    | {~(auto_anon_in_araddr[31]), auto_anon_in_araddr[29:28]} == 3'h0;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25, home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :71:97, home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{31,41,46,59}
+  wire [3:0]  _requestARIO_T_11 = auto_anon_in_araddr[31:28] ^ 4'hA;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25, home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:31
+  wire        requestARIO_0_1 = {_requestARIO_T_11[3], _requestARIO_T_11[1:0]} == 3'h0;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{31,41,46,59}
+  wire        requestAWIO_0_0 =
+    ~(auto_anon_in_awaddr[31])
+    | {~(auto_anon_in_awaddr[31]), auto_anon_in_awaddr[29:28]} == 3'h0;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25, home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :71:97, home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{31,41,46,59}
+  wire [3:0]  _requestAWIO_T_11 = auto_anon_in_awaddr[31:28] ^ 4'hA;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25, home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:31
+  wire        requestAWIO_0_1 = {_requestAWIO_T_11[3], _requestAWIO_T_11[1:0]} == 3'h0;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{31,41,46,59}
+  wire [15:0] arSel = 16'h1 << auto_anon_in_arid;	// src/main/scala/chisel3/util/OneHot.scala:65:12
+  wire [15:0] awSel = 16'h1 << auto_anon_in_awid;	// src/main/scala/chisel3/util/OneHot.scala:65:12
+  wire [15:0] rSel = 16'h1 << _in_0_rT_12;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/chisel3/util/OneHot.scala:65:12
+  wire [15:0] bSel = 16'h1 << _in_0_bT_5;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/chisel3/util/OneHot.scala:65:12
+  wire        _arFIFOMap_15_T_1 = anonIn_arready & auto_anon_in_arvalid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:154:45, src/main/scala/chisel3/util/Decoupled.scala:51:35
+  wire        _arFIFOMap_0_T_2 = arSel[0] & _arFIFOMap_15_T_1;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:143:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/OneHot.scala:65:12
+  wire        _arFIFOMap_15_T_4 = auto_anon_in_rready & in_0_rvalid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:308:22, src/main/scala/chisel3/util/Decoupled.scala:51:35
+  wire        _arFIFOMap_0_T_6 = rSel[0] & _arFIFOMap_15_T_4 & _in_0_rT_3;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:144:{19,24,43}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/chisel3/util/OneHot.scala:65:12
+  reg  [2:0]  arFIFOMap_0_count;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
+  reg         arFIFOMap_0_last;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:129:29
+  wire        _arFIFOMap_0_T_20 = arFIFOMap_0_count != 3'h7;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :132:43
+  wire        _awFIFOMap_15_T_1 = anonIn_awready & auto_anon_in_awvalid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:163:{45,82}, src/main/scala/chisel3/util/Decoupled.scala:51:35
+  wire        _awFIFOMap_0_T_2 = awSel[0] & _awFIFOMap_15_T_1;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:147:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/OneHot.scala:65:12
+  wire        _awFIFOMap_15_T_4 = auto_anon_in_bready & in_0_bvalid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:308:22, src/main/scala/chisel3/util/Decoupled.scala:51:35
+  wire        _awFIFOMap_0_T_5 = bSel[0] & _awFIFOMap_15_T_4;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:148:{19,24}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/OneHot.scala:65:12
+  reg  [2:0]  awFIFOMap_0_count;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
+  reg         awFIFOMap_0_last;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:129:29
+  wire        _awFIFOMap_0_T_19 = awFIFOMap_0_count != 3'h7;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :132:43
+  wire        _arFIFOMap_1_T_2 = arSel[1] & _arFIFOMap_15_T_1;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:143:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/OneHot.scala:65:12
+  wire        _arFIFOMap_1_T_6 = rSel[1] & _arFIFOMap_15_T_4 & _in_0_rT_3;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:144:{19,24,43}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/chisel3/util/OneHot.scala:65:12
+  reg  [2:0]  arFIFOMap_1_count;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
+  reg         arFIFOMap_1_last;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:129:29
+  wire        _arFIFOMap_1_T_20 = arFIFOMap_1_count != 3'h7;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :132:43
+  wire        _awFIFOMap_1_T_2 = awSel[1] & _awFIFOMap_15_T_1;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:147:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/OneHot.scala:65:12
+  wire        _awFIFOMap_1_T_5 = bSel[1] & _awFIFOMap_15_T_4;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:148:{19,24}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/OneHot.scala:65:12
+  reg  [2:0]  awFIFOMap_1_count;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
+  reg         awFIFOMap_1_last;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:129:29
+  wire        _awFIFOMap_1_T_19 = awFIFOMap_1_count != 3'h7;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :132:43
+  wire        _arFIFOMap_2_T_2 = arSel[2] & _arFIFOMap_15_T_1;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:143:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/OneHot.scala:65:12
+  wire        _arFIFOMap_2_T_6 = rSel[2] & _arFIFOMap_15_T_4 & _in_0_rT_3;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:144:{19,24,43}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/chisel3/util/OneHot.scala:65:12
+  reg  [2:0]  arFIFOMap_2_count;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
+  reg         arFIFOMap_2_last;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:129:29
+  wire        _arFIFOMap_2_T_20 = arFIFOMap_2_count != 3'h7;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :132:43
+  wire        _awFIFOMap_2_T_2 = awSel[2] & _awFIFOMap_15_T_1;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:147:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/OneHot.scala:65:12
+  wire        _awFIFOMap_2_T_5 = bSel[2] & _awFIFOMap_15_T_4;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:148:{19,24}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/OneHot.scala:65:12
+  reg  [2:0]  awFIFOMap_2_count;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
+  reg         awFIFOMap_2_last;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:129:29
+  wire        _awFIFOMap_2_T_19 = awFIFOMap_2_count != 3'h7;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :132:43
+  wire        _arFIFOMap_3_T_2 = arSel[3] & _arFIFOMap_15_T_1;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:143:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/OneHot.scala:65:12
+  wire        _arFIFOMap_3_T_6 = rSel[3] & _arFIFOMap_15_T_4 & _in_0_rT_3;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:144:{19,24,43}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/chisel3/util/OneHot.scala:65:12
+  reg  [2:0]  arFIFOMap_3_count;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
+  reg         arFIFOMap_3_last;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:129:29
+  wire        _arFIFOMap_3_T_20 = arFIFOMap_3_count != 3'h7;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :132:43
+  wire        _awFIFOMap_3_T_2 = awSel[3] & _awFIFOMap_15_T_1;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:147:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/OneHot.scala:65:12
+  wire        _awFIFOMap_3_T_5 = bSel[3] & _awFIFOMap_15_T_4;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:148:{19,24}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/OneHot.scala:65:12
+  reg  [2:0]  awFIFOMap_3_count;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
+  reg         awFIFOMap_3_last;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:129:29
+  wire        _awFIFOMap_3_T_19 = awFIFOMap_3_count != 3'h7;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :132:43
+  wire        _arFIFOMap_4_T_2 = arSel[4] & _arFIFOMap_15_T_1;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:143:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/OneHot.scala:65:12
+  wire        _arFIFOMap_4_T_6 = rSel[4] & _arFIFOMap_15_T_4 & _in_0_rT_3;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:144:{19,24,43}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/chisel3/util/OneHot.scala:65:12
+  reg  [2:0]  arFIFOMap_4_count;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
+  reg         arFIFOMap_4_last;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:129:29
+  wire        _arFIFOMap_4_T_20 = arFIFOMap_4_count != 3'h7;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :132:43
+  wire        _awFIFOMap_4_T_2 = awSel[4] & _awFIFOMap_15_T_1;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:147:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/OneHot.scala:65:12
+  wire        _awFIFOMap_4_T_5 = bSel[4] & _awFIFOMap_15_T_4;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:148:{19,24}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/OneHot.scala:65:12
+  reg  [2:0]  awFIFOMap_4_count;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
+  reg         awFIFOMap_4_last;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:129:29
+  wire        _awFIFOMap_4_T_19 = awFIFOMap_4_count != 3'h7;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :132:43
+  wire        _arFIFOMap_5_T_2 = arSel[5] & _arFIFOMap_15_T_1;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:143:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/OneHot.scala:65:12
+  wire        _arFIFOMap_5_T_6 = rSel[5] & _arFIFOMap_15_T_4 & _in_0_rT_3;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:144:{19,24,43}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/chisel3/util/OneHot.scala:65:12
+  reg  [2:0]  arFIFOMap_5_count;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
+  reg         arFIFOMap_5_last;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:129:29
+  wire        _arFIFOMap_5_T_20 = arFIFOMap_5_count != 3'h7;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :132:43
+  wire        _awFIFOMap_5_T_2 = awSel[5] & _awFIFOMap_15_T_1;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:147:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/OneHot.scala:65:12
+  wire        _awFIFOMap_5_T_5 = bSel[5] & _awFIFOMap_15_T_4;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:148:{19,24}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/OneHot.scala:65:12
+  reg  [2:0]  awFIFOMap_5_count;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
+  reg         awFIFOMap_5_last;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:129:29
+  wire        _awFIFOMap_5_T_19 = awFIFOMap_5_count != 3'h7;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :132:43
+  wire        _arFIFOMap_6_T_2 = arSel[6] & _arFIFOMap_15_T_1;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:143:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/OneHot.scala:65:12
+  wire        _arFIFOMap_6_T_6 = rSel[6] & _arFIFOMap_15_T_4 & _in_0_rT_3;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:144:{19,24,43}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/chisel3/util/OneHot.scala:65:12
+  reg  [2:0]  arFIFOMap_6_count;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
+  reg         arFIFOMap_6_last;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:129:29
+  wire        _arFIFOMap_6_T_20 = arFIFOMap_6_count != 3'h7;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :132:43
+  wire        _awFIFOMap_6_T_2 = awSel[6] & _awFIFOMap_15_T_1;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:147:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/OneHot.scala:65:12
+  wire        _awFIFOMap_6_T_5 = bSel[6] & _awFIFOMap_15_T_4;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:148:{19,24}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/OneHot.scala:65:12
+  reg  [2:0]  awFIFOMap_6_count;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
+  reg         awFIFOMap_6_last;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:129:29
+  wire        _awFIFOMap_6_T_19 = awFIFOMap_6_count != 3'h7;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :132:43
+  wire        _arFIFOMap_7_T_2 = arSel[7] & _arFIFOMap_15_T_1;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:143:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/OneHot.scala:65:12
+  wire        _arFIFOMap_7_T_6 = rSel[7] & _arFIFOMap_15_T_4 & _in_0_rT_3;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:144:{19,24,43}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/chisel3/util/OneHot.scala:65:12
+  reg  [2:0]  arFIFOMap_7_count;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
+  reg         arFIFOMap_7_last;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:129:29
+  wire        _arFIFOMap_7_T_20 = arFIFOMap_7_count != 3'h7;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :132:43
+  wire        _awFIFOMap_7_T_2 = awSel[7] & _awFIFOMap_15_T_1;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:147:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/OneHot.scala:65:12
+  wire        _awFIFOMap_7_T_5 = bSel[7] & _awFIFOMap_15_T_4;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:148:{19,24}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/OneHot.scala:65:12
+  reg  [2:0]  awFIFOMap_7_count;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
+  reg         awFIFOMap_7_last;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:129:29
+  wire        _awFIFOMap_7_T_19 = awFIFOMap_7_count != 3'h7;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :132:43
+  wire        _arFIFOMap_8_T_2 = arSel[8] & _arFIFOMap_15_T_1;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:143:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/OneHot.scala:65:12
+  wire        _arFIFOMap_8_T_6 = rSel[8] & _arFIFOMap_15_T_4 & _in_0_rT_3;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:144:{19,24,43}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/chisel3/util/OneHot.scala:65:12
+  reg  [2:0]  arFIFOMap_8_count;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
+  reg         arFIFOMap_8_last;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:129:29
+  wire        _arFIFOMap_8_T_20 = arFIFOMap_8_count != 3'h7;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :132:43
+  wire        _awFIFOMap_8_T_2 = awSel[8] & _awFIFOMap_15_T_1;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:147:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/OneHot.scala:65:12
+  wire        _awFIFOMap_8_T_5 = bSel[8] & _awFIFOMap_15_T_4;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:148:{19,24}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/OneHot.scala:65:12
+  reg  [2:0]  awFIFOMap_8_count;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
+  reg         awFIFOMap_8_last;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:129:29
+  wire        _awFIFOMap_8_T_19 = awFIFOMap_8_count != 3'h7;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :132:43
+  wire        _arFIFOMap_9_T_2 = arSel[9] & _arFIFOMap_15_T_1;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:143:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/OneHot.scala:65:12
+  wire        _arFIFOMap_9_T_6 = rSel[9] & _arFIFOMap_15_T_4 & _in_0_rT_3;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:144:{19,24,43}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/chisel3/util/OneHot.scala:65:12
+  reg  [2:0]  arFIFOMap_9_count;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
+  reg         arFIFOMap_9_last;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:129:29
+  wire        _arFIFOMap_9_T_20 = arFIFOMap_9_count != 3'h7;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :132:43
+  wire        _awFIFOMap_9_T_2 = awSel[9] & _awFIFOMap_15_T_1;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:147:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/OneHot.scala:65:12
+  wire        _awFIFOMap_9_T_5 = bSel[9] & _awFIFOMap_15_T_4;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:148:{19,24}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/OneHot.scala:65:12
+  reg  [2:0]  awFIFOMap_9_count;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
+  reg         awFIFOMap_9_last;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:129:29
+  wire        _awFIFOMap_9_T_19 = awFIFOMap_9_count != 3'h7;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :132:43
+  wire        _arFIFOMap_10_T_2 = arSel[10] & _arFIFOMap_15_T_1;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:143:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/OneHot.scala:65:12
+  wire        _arFIFOMap_10_T_6 = rSel[10] & _arFIFOMap_15_T_4 & _in_0_rT_3;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:144:{19,24,43}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/chisel3/util/OneHot.scala:65:12
+  reg  [2:0]  arFIFOMap_10_count;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
+  reg         arFIFOMap_10_last;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:129:29
+  wire        _arFIFOMap_10_T_20 = arFIFOMap_10_count != 3'h7;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :132:43
+  wire        _awFIFOMap_10_T_2 = awSel[10] & _awFIFOMap_15_T_1;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:147:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/OneHot.scala:65:12
+  wire        _awFIFOMap_10_T_5 = bSel[10] & _awFIFOMap_15_T_4;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:148:{19,24}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/OneHot.scala:65:12
+  reg  [2:0]  awFIFOMap_10_count;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
+  reg         awFIFOMap_10_last;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:129:29
+  wire        _awFIFOMap_10_T_19 = awFIFOMap_10_count != 3'h7;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :132:43
+  wire        _arFIFOMap_11_T_2 = arSel[11] & _arFIFOMap_15_T_1;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:143:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/OneHot.scala:65:12
+  wire        _arFIFOMap_11_T_6 = rSel[11] & _arFIFOMap_15_T_4 & _in_0_rT_3;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:144:{19,24,43}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/chisel3/util/OneHot.scala:65:12
+  reg  [2:0]  arFIFOMap_11_count;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
+  reg         arFIFOMap_11_last;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:129:29
+  wire        _arFIFOMap_11_T_20 = arFIFOMap_11_count != 3'h7;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :132:43
+  wire        _awFIFOMap_11_T_2 = awSel[11] & _awFIFOMap_15_T_1;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:147:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/OneHot.scala:65:12
+  wire        _awFIFOMap_11_T_5 = bSel[11] & _awFIFOMap_15_T_4;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:148:{19,24}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/OneHot.scala:65:12
+  reg  [2:0]  awFIFOMap_11_count;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
+  reg         awFIFOMap_11_last;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:129:29
+  wire        _awFIFOMap_11_T_19 = awFIFOMap_11_count != 3'h7;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :132:43
+  wire        _arFIFOMap_12_T_2 = arSel[12] & _arFIFOMap_15_T_1;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:143:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/OneHot.scala:65:12
+  wire        _arFIFOMap_12_T_6 = rSel[12] & _arFIFOMap_15_T_4 & _in_0_rT_3;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:144:{19,24,43}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/chisel3/util/OneHot.scala:65:12
+  reg  [2:0]  arFIFOMap_12_count;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
+  reg         arFIFOMap_12_last;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:129:29
+  wire        _arFIFOMap_12_T_20 = arFIFOMap_12_count != 3'h7;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :132:43
+  wire        _awFIFOMap_12_T_2 = awSel[12] & _awFIFOMap_15_T_1;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:147:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/OneHot.scala:65:12
+  wire        _awFIFOMap_12_T_5 = bSel[12] & _awFIFOMap_15_T_4;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:148:{19,24}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/OneHot.scala:65:12
+  reg  [2:0]  awFIFOMap_12_count;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
+  reg         awFIFOMap_12_last;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:129:29
+  wire        _awFIFOMap_12_T_19 = awFIFOMap_12_count != 3'h7;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :132:43
+  wire        _arFIFOMap_13_T_2 = arSel[13] & _arFIFOMap_15_T_1;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:143:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/OneHot.scala:65:12
+  wire        _arFIFOMap_13_T_6 = rSel[13] & _arFIFOMap_15_T_4 & _in_0_rT_3;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:144:{19,24,43}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/chisel3/util/OneHot.scala:65:12
+  reg  [2:0]  arFIFOMap_13_count;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
+  reg         arFIFOMap_13_last;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:129:29
+  wire        _arFIFOMap_13_T_20 = arFIFOMap_13_count != 3'h7;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :132:43
+  wire        _awFIFOMap_13_T_2 = awSel[13] & _awFIFOMap_15_T_1;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:147:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/OneHot.scala:65:12
+  wire        _awFIFOMap_13_T_5 = bSel[13] & _awFIFOMap_15_T_4;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:148:{19,24}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/OneHot.scala:65:12
+  reg  [2:0]  awFIFOMap_13_count;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
+  reg         awFIFOMap_13_last;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:129:29
+  wire        _awFIFOMap_13_T_19 = awFIFOMap_13_count != 3'h7;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :132:43
+  wire        _arFIFOMap_14_T_2 = arSel[14] & _arFIFOMap_15_T_1;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:143:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/OneHot.scala:65:12
+  wire        _arFIFOMap_14_T_6 = rSel[14] & _arFIFOMap_15_T_4 & _in_0_rT_3;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:144:{19,24,43}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/chisel3/util/OneHot.scala:65:12
+  reg  [2:0]  arFIFOMap_14_count;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
+  reg         arFIFOMap_14_last;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:129:29
+  wire        _arFIFOMap_14_T_20 = arFIFOMap_14_count != 3'h7;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :132:43
+  wire        _awFIFOMap_14_T_2 = awSel[14] & _awFIFOMap_15_T_1;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:147:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/OneHot.scala:65:12
+  wire        _awFIFOMap_14_T_5 = bSel[14] & _awFIFOMap_15_T_4;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:148:{19,24}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/OneHot.scala:65:12
+  reg  [2:0]  awFIFOMap_14_count;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
+  reg         awFIFOMap_14_last;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:129:29
+  wire        _awFIFOMap_14_T_19 = awFIFOMap_14_count != 3'h7;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :132:43
+  wire        _arFIFOMap_15_T_2 = arSel[15] & _arFIFOMap_15_T_1;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:143:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/OneHot.scala:65:12
+  wire        _arFIFOMap_15_T_6 = rSel[15] & _arFIFOMap_15_T_4 & _in_0_rT_3;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:144:{19,24,43}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/chisel3/util/OneHot.scala:65:12
+  reg  [2:0]  arFIFOMap_15_count;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
+  reg         arFIFOMap_15_last;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:129:29
+  wire        _arFIFOMap_15_T_20 = arFIFOMap_15_count != 3'h7;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :132:43
+  wire        _awFIFOMap_15_T_2 = awSel[15] & _awFIFOMap_15_T_1;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:147:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/OneHot.scala:65:12
+  wire        _awFIFOMap_15_T_5 = bSel[15] & _awFIFOMap_15_T_4;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:148:{19,24}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/OneHot.scala:65:12
+  reg  [2:0]  awFIFOMap_15_count;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
+  reg         awFIFOMap_15_last;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:129:29
+  wire        _awFIFOMap_15_T_19 = awFIFOMap_15_count != 3'h7;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :132:43
+  wire [15:0] _GEN =
+    {{(arFIFOMap_15_count == 3'h0 | arFIFOMap_15_last == requestARIO_0_1)
+        & _arFIFOMap_15_T_20},
+     {(arFIFOMap_14_count == 3'h0 | arFIFOMap_14_last == requestARIO_0_1)
+        & _arFIFOMap_14_T_20},
+     {(arFIFOMap_13_count == 3'h0 | arFIFOMap_13_last == requestARIO_0_1)
+        & _arFIFOMap_13_T_20},
+     {(arFIFOMap_12_count == 3'h0 | arFIFOMap_12_last == requestARIO_0_1)
+        & _arFIFOMap_12_T_20},
+     {(arFIFOMap_11_count == 3'h0 | arFIFOMap_11_last == requestARIO_0_1)
+        & _arFIFOMap_11_T_20},
+     {(arFIFOMap_10_count == 3'h0 | arFIFOMap_10_last == requestARIO_0_1)
+        & _arFIFOMap_10_T_20},
+     {(arFIFOMap_9_count == 3'h0 | arFIFOMap_9_last == requestARIO_0_1)
+        & _arFIFOMap_9_T_20},
+     {(arFIFOMap_8_count == 3'h0 | arFIFOMap_8_last == requestARIO_0_1)
+        & _arFIFOMap_8_T_20},
+     {(arFIFOMap_7_count == 3'h0 | arFIFOMap_7_last == requestARIO_0_1)
+        & _arFIFOMap_7_T_20},
+     {(arFIFOMap_6_count == 3'h0 | arFIFOMap_6_last == requestARIO_0_1)
+        & _arFIFOMap_6_T_20},
+     {(arFIFOMap_5_count == 3'h0 | arFIFOMap_5_last == requestARIO_0_1)
+        & _arFIFOMap_5_T_20},
+     {(arFIFOMap_4_count == 3'h0 | arFIFOMap_4_last == requestARIO_0_1)
+        & _arFIFOMap_4_T_20},
+     {(arFIFOMap_3_count == 3'h0 | arFIFOMap_3_last == requestARIO_0_1)
+        & _arFIFOMap_3_T_20},
+     {(arFIFOMap_2_count == 3'h0 | arFIFOMap_2_last == requestARIO_0_1)
+        & _arFIFOMap_2_T_20},
+     {(arFIFOMap_1_count == 3'h0 | arFIFOMap_1_last == requestARIO_0_1)
+        & _arFIFOMap_1_T_20},
+     {(arFIFOMap_0_count == 3'h0 | arFIFOMap_0_last == requestARIO_0_1)
+        & _arFIFOMap_0_T_20}};	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34, :129:29, :132:43, :135:71, :136:{22,30,44}, :153:45, home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}
+  wire        in_0_arvalid = auto_anon_in_arvalid & _GEN[auto_anon_in_arid];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:153:45
+  assign anonIn_arready = in_0_arready & _GEN[auto_anon_in_arid];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:153:45, :154:45, src/main/scala/chisel3/util/Mux.scala:30:73
+  reg         latched;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:161:30
+  wire        _anonIn_awready_T = latched | _awIn_0_io_enq_ready;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:74:47, :161:30, :162:57
+  wire [15:0] _GEN_0 =
+    {{(awFIFOMap_15_count == 3'h0 | awFIFOMap_15_last == requestAWIO_0_1)
+        & _awFIFOMap_15_T_19},
+     {(awFIFOMap_14_count == 3'h0 | awFIFOMap_14_last == requestAWIO_0_1)
+        & _awFIFOMap_14_T_19},
+     {(awFIFOMap_13_count == 3'h0 | awFIFOMap_13_last == requestAWIO_0_1)
+        & _awFIFOMap_13_T_19},
+     {(awFIFOMap_12_count == 3'h0 | awFIFOMap_12_last == requestAWIO_0_1)
+        & _awFIFOMap_12_T_19},
+     {(awFIFOMap_11_count == 3'h0 | awFIFOMap_11_last == requestAWIO_0_1)
+        & _awFIFOMap_11_T_19},
+     {(awFIFOMap_10_count == 3'h0 | awFIFOMap_10_last == requestAWIO_0_1)
+        & _awFIFOMap_10_T_19},
+     {(awFIFOMap_9_count == 3'h0 | awFIFOMap_9_last == requestAWIO_0_1)
+        & _awFIFOMap_9_T_19},
+     {(awFIFOMap_8_count == 3'h0 | awFIFOMap_8_last == requestAWIO_0_1)
+        & _awFIFOMap_8_T_19},
+     {(awFIFOMap_7_count == 3'h0 | awFIFOMap_7_last == requestAWIO_0_1)
+        & _awFIFOMap_7_T_19},
+     {(awFIFOMap_6_count == 3'h0 | awFIFOMap_6_last == requestAWIO_0_1)
+        & _awFIFOMap_6_T_19},
+     {(awFIFOMap_5_count == 3'h0 | awFIFOMap_5_last == requestAWIO_0_1)
+        & _awFIFOMap_5_T_19},
+     {(awFIFOMap_4_count == 3'h0 | awFIFOMap_4_last == requestAWIO_0_1)
+        & _awFIFOMap_4_T_19},
+     {(awFIFOMap_3_count == 3'h0 | awFIFOMap_3_last == requestAWIO_0_1)
+        & _awFIFOMap_3_T_19},
+     {(awFIFOMap_2_count == 3'h0 | awFIFOMap_2_last == requestAWIO_0_1)
+        & _awFIFOMap_2_T_19},
+     {(awFIFOMap_1_count == 3'h0 | awFIFOMap_1_last == requestAWIO_0_1)
+        & _awFIFOMap_1_T_19},
+     {(awFIFOMap_0_count == 3'h0 | awFIFOMap_0_last == requestAWIO_0_1)
+        & _awFIFOMap_0_T_19}};	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34, :129:29, :132:43, :135:71, :136:{22,30,44}, :162:82, home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}
+  wire        in_0_awvalid =
+    auto_anon_in_awvalid & _anonIn_awready_T & _GEN_0[auto_anon_in_awid];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:162:{45,57,82}
+  assign anonIn_awready =
+    in_0_awready & _anonIn_awready_T & _GEN_0[auto_anon_in_awid];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:162:{57,82}, :163:{45,82}, src/main/scala/chisel3/util/Mux.scala:30:73
+  wire        awIn_0_io_enq_valid = auto_anon_in_awvalid & ~latched;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:161:30, :164:{51,54}
+  wire        in_0_wvalid = auto_anon_in_wvalid & _awIn_0_io_deq_valid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:74:47, :169:43
+  assign in_0_arready =
+    requestARIO_0_0 & auto_anon_out_0_arready | requestARIO_0_1
+    & auto_anon_out_1_arready;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:71:97, home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}, src/main/scala/chisel3/util/Mux.scala:30:73
+  assign in_0_awready =
+    requestAWIO_0_0 & auto_anon_out_0_awready | requestAWIO_0_1
+    & auto_anon_out_1_awready;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:71:97, home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}, src/main/scala/chisel3/util/Mux.scala:30:73
+  assign in_0_wready =
+    _awIn_0_io_deq_bits[0] & auto_anon_out_0_wready | _awIn_0_io_deq_bits[1]
+    & auto_anon_out_1_wready;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:74:47, :84:73, src/main/scala/chisel3/util/Mux.scala:30:73
+  reg         idle_2;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:272:23
+  wire        anyValid = auto_anon_out_0_rvalid | auto_anon_out_1_rvalid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:276:36
+  wire [1:0]  readys_valid = {auto_anon_out_1_rvalid, auto_anon_out_0_rvalid};	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:278:49
+  reg  [1:0]  readys_mask;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/tilelink/Arbiter.scala:23:23
+  wire [1:0]  _readys_filter_T_1 = readys_valid & ~readys_mask;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:278:49, home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/tilelink/Arbiter.scala:23:23, :24:{28,30}
+  wire [3:0]  readys_unready =
+    {1'h0,
+     _readys_filter_T_1[1],
+     {_readys_filter_T_1[0], auto_anon_out_1_rvalid} | _readys_filter_T_1}
+    | {readys_mask, 2'h0};	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/tilelink/Arbiter.scala:23:23, :24:28, :25:{58,66}, home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/util/package.scala:262:43
+  wire [1:0]  readys_readys = ~(readys_unready[3:2] & readys_unready[1:0]);	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/tilelink/Arbiter.scala:25:58, :26:{18,29,39,48}
+  wire        prefixOR_1 = readys_readys[0] & auto_anon_out_0_rvalid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:278:73, :280:67, home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/tilelink/Arbiter.scala:26:18
+  wire        winner_2_1 = readys_readys[1] & auto_anon_out_1_rvalid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:278:73, :280:67, home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/tilelink/Arbiter.scala:26:18
+  reg         state_2_0;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:291:24
+  reg         state_2_1;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:291:24
+  wire        muxState_2_0 = idle_2 ? prefixOR_1 : state_2_0;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:272:23, :280:67, :291:24, :292:23
+  wire        muxState_2_1 = idle_2 ? winner_2_1 : state_2_1;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:272:23, :280:67, :291:24, :292:23
+  assign in_0_rvalid =
+    idle_2
+      ? anyValid
+      : state_2_0 & auto_anon_out_0_rvalid | state_2_1 & auto_anon_out_1_rvalid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:272:23, :276:36, :291:24, :308:22, src/main/scala/chisel3/util/Mux.scala:30:73
+  assign _in_0_rT_3 =
+    muxState_2_0 & auto_anon_out_0_rlast | muxState_2_1
+    & auto_anon_out_1_rlast;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:292:23, src/main/scala/chisel3/util/Mux.scala:30:73
+  assign _in_0_rT_12 =
+    (muxState_2_0 ? auto_anon_out_0_rid : 4'h0)
+    | (muxState_2_1 ? auto_anon_out_1_rid : 4'h0);	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:292:23, src/main/scala/chisel3/util/Mux.scala:30:73
+  reg         idle_3;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:272:23
+  wire        anyValid_1 = auto_anon_out_0_bvalid | auto_anon_out_1_bvalid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:276:36
+  wire [1:0]  readys_valid_1 = {auto_anon_out_1_bvalid, auto_anon_out_0_bvalid};	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:278:49
+  reg  [1:0]  readys_mask_1;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/tilelink/Arbiter.scala:23:23
+  wire [1:0]  _readys_filter_T_3 = readys_valid_1 & ~readys_mask_1;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:278:49, home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/tilelink/Arbiter.scala:23:23, :24:{28,30}
+  wire [3:0]  readys_unready_1 =
+    {1'h0,
+     _readys_filter_T_3[1],
+     {_readys_filter_T_3[0], auto_anon_out_1_bvalid} | _readys_filter_T_3}
+    | {readys_mask_1, 2'h0};	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/tilelink/Arbiter.scala:23:23, :24:28, :25:{58,66}, home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/util/package.scala:262:43
+  wire [1:0]  readys_readys_1 = ~(readys_unready_1[3:2] & readys_unready_1[1:0]);	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/tilelink/Arbiter.scala:25:58, :26:{18,29,39,48}
+  wire        winner_3_0 = readys_readys_1[0] & auto_anon_out_0_bvalid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:278:73, :280:67, home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/tilelink/Arbiter.scala:26:18
+  wire        winner_3_1 = readys_readys_1[1] & auto_anon_out_1_bvalid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:278:73, :280:67, home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/tilelink/Arbiter.scala:26:18
+  `ifndef SYNTHESIS	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+    always @(posedge clock) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+      if (~reset & {~_arFIFOMap_0_T_6, arFIFOMap_0_count} == 4'h0) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :131:{22,23,34,43}, :144:{24,43}
+        if (`ASSERT_VERBOSE_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+          $error("Assertion failed at Xbar.scala:131\n");	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+        if (`STOP_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+          $fatal;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+      end
+      if (~reset & ~(~_arFIFOMap_0_T_2 | _arFIFOMap_0_T_20)) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:{22,23,34,43}, :143:25
+        if (`ASSERT_VERBOSE_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+          $error("Assertion failed at Xbar.scala:132\n");	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+        if (`STOP_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+          $fatal;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+      end
+      if (~reset & {~_awFIFOMap_0_T_5, awFIFOMap_0_count} == 4'h0) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :131:{22,23,34,43}, :148:24
+        if (`ASSERT_VERBOSE_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+          $error("Assertion failed at Xbar.scala:131\n");	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+        if (`STOP_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+          $fatal;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+      end
+      if (~reset & ~(~_awFIFOMap_0_T_2 | _awFIFOMap_0_T_19)) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:{22,23,34,43}, :147:25
+        if (`ASSERT_VERBOSE_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+          $error("Assertion failed at Xbar.scala:132\n");	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+        if (`STOP_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+          $fatal;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+      end
+      if (~reset & {~_arFIFOMap_1_T_6, arFIFOMap_1_count} == 4'h0) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :131:{22,23,34,43}, :144:{24,43}
+        if (`ASSERT_VERBOSE_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+          $error("Assertion failed at Xbar.scala:131\n");	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+        if (`STOP_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+          $fatal;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+      end
+      if (~reset & ~(~_arFIFOMap_1_T_2 | _arFIFOMap_1_T_20)) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:{22,23,34,43}, :143:25
+        if (`ASSERT_VERBOSE_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+          $error("Assertion failed at Xbar.scala:132\n");	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+        if (`STOP_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+          $fatal;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+      end
+      if (~reset & {~_awFIFOMap_1_T_5, awFIFOMap_1_count} == 4'h0) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :131:{22,23,34,43}, :148:24
+        if (`ASSERT_VERBOSE_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+          $error("Assertion failed at Xbar.scala:131\n");	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+        if (`STOP_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+          $fatal;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+      end
+      if (~reset & ~(~_awFIFOMap_1_T_2 | _awFIFOMap_1_T_19)) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:{22,23,34,43}, :147:25
+        if (`ASSERT_VERBOSE_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+          $error("Assertion failed at Xbar.scala:132\n");	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+        if (`STOP_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+          $fatal;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+      end
+      if (~reset & {~_arFIFOMap_2_T_6, arFIFOMap_2_count} == 4'h0) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :131:{22,23,34,43}, :144:{24,43}
+        if (`ASSERT_VERBOSE_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+          $error("Assertion failed at Xbar.scala:131\n");	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+        if (`STOP_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+          $fatal;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+      end
+      if (~reset & ~(~_arFIFOMap_2_T_2 | _arFIFOMap_2_T_20)) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:{22,23,34,43}, :143:25
+        if (`ASSERT_VERBOSE_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+          $error("Assertion failed at Xbar.scala:132\n");	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+        if (`STOP_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+          $fatal;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+      end
+      if (~reset & {~_awFIFOMap_2_T_5, awFIFOMap_2_count} == 4'h0) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :131:{22,23,34,43}, :148:24
+        if (`ASSERT_VERBOSE_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+          $error("Assertion failed at Xbar.scala:131\n");	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+        if (`STOP_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+          $fatal;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+      end
+      if (~reset & ~(~_awFIFOMap_2_T_2 | _awFIFOMap_2_T_19)) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:{22,23,34,43}, :147:25
+        if (`ASSERT_VERBOSE_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+          $error("Assertion failed at Xbar.scala:132\n");	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+        if (`STOP_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+          $fatal;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+      end
+      if (~reset & {~_arFIFOMap_3_T_6, arFIFOMap_3_count} == 4'h0) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :131:{22,23,34,43}, :144:{24,43}
+        if (`ASSERT_VERBOSE_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+          $error("Assertion failed at Xbar.scala:131\n");	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+        if (`STOP_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+          $fatal;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+      end
+      if (~reset & ~(~_arFIFOMap_3_T_2 | _arFIFOMap_3_T_20)) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:{22,23,34,43}, :143:25
+        if (`ASSERT_VERBOSE_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+          $error("Assertion failed at Xbar.scala:132\n");	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+        if (`STOP_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+          $fatal;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+      end
+      if (~reset & {~_awFIFOMap_3_T_5, awFIFOMap_3_count} == 4'h0) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :131:{22,23,34,43}, :148:24
+        if (`ASSERT_VERBOSE_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+          $error("Assertion failed at Xbar.scala:131\n");	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+        if (`STOP_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+          $fatal;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+      end
+      if (~reset & ~(~_awFIFOMap_3_T_2 | _awFIFOMap_3_T_19)) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:{22,23,34,43}, :147:25
+        if (`ASSERT_VERBOSE_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+          $error("Assertion failed at Xbar.scala:132\n");	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+        if (`STOP_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+          $fatal;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+      end
+      if (~reset & {~_arFIFOMap_4_T_6, arFIFOMap_4_count} == 4'h0) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :131:{22,23,34,43}, :144:{24,43}
+        if (`ASSERT_VERBOSE_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+          $error("Assertion failed at Xbar.scala:131\n");	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+        if (`STOP_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+          $fatal;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+      end
+      if (~reset & ~(~_arFIFOMap_4_T_2 | _arFIFOMap_4_T_20)) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:{22,23,34,43}, :143:25
+        if (`ASSERT_VERBOSE_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+          $error("Assertion failed at Xbar.scala:132\n");	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+        if (`STOP_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+          $fatal;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+      end
+      if (~reset & {~_awFIFOMap_4_T_5, awFIFOMap_4_count} == 4'h0) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :131:{22,23,34,43}, :148:24
+        if (`ASSERT_VERBOSE_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+          $error("Assertion failed at Xbar.scala:131\n");	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+        if (`STOP_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+          $fatal;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+      end
+      if (~reset & ~(~_awFIFOMap_4_T_2 | _awFIFOMap_4_T_19)) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:{22,23,34,43}, :147:25
+        if (`ASSERT_VERBOSE_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+          $error("Assertion failed at Xbar.scala:132\n");	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+        if (`STOP_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+          $fatal;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+      end
+      if (~reset & {~_arFIFOMap_5_T_6, arFIFOMap_5_count} == 4'h0) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :131:{22,23,34,43}, :144:{24,43}
+        if (`ASSERT_VERBOSE_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+          $error("Assertion failed at Xbar.scala:131\n");	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+        if (`STOP_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+          $fatal;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+      end
+      if (~reset & ~(~_arFIFOMap_5_T_2 | _arFIFOMap_5_T_20)) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:{22,23,34,43}, :143:25
+        if (`ASSERT_VERBOSE_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+          $error("Assertion failed at Xbar.scala:132\n");	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+        if (`STOP_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+          $fatal;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+      end
+      if (~reset & {~_awFIFOMap_5_T_5, awFIFOMap_5_count} == 4'h0) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :131:{22,23,34,43}, :148:24
+        if (`ASSERT_VERBOSE_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+          $error("Assertion failed at Xbar.scala:131\n");	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+        if (`STOP_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+          $fatal;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+      end
+      if (~reset & ~(~_awFIFOMap_5_T_2 | _awFIFOMap_5_T_19)) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:{22,23,34,43}, :147:25
+        if (`ASSERT_VERBOSE_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+          $error("Assertion failed at Xbar.scala:132\n");	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+        if (`STOP_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+          $fatal;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+      end
+      if (~reset & {~_arFIFOMap_6_T_6, arFIFOMap_6_count} == 4'h0) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :131:{22,23,34,43}, :144:{24,43}
+        if (`ASSERT_VERBOSE_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+          $error("Assertion failed at Xbar.scala:131\n");	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+        if (`STOP_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+          $fatal;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+      end
+      if (~reset & ~(~_arFIFOMap_6_T_2 | _arFIFOMap_6_T_20)) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:{22,23,34,43}, :143:25
+        if (`ASSERT_VERBOSE_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+          $error("Assertion failed at Xbar.scala:132\n");	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+        if (`STOP_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+          $fatal;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+      end
+      if (~reset & {~_awFIFOMap_6_T_5, awFIFOMap_6_count} == 4'h0) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :131:{22,23,34,43}, :148:24
+        if (`ASSERT_VERBOSE_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+          $error("Assertion failed at Xbar.scala:131\n");	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+        if (`STOP_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+          $fatal;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+      end
+      if (~reset & ~(~_awFIFOMap_6_T_2 | _awFIFOMap_6_T_19)) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:{22,23,34,43}, :147:25
+        if (`ASSERT_VERBOSE_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+          $error("Assertion failed at Xbar.scala:132\n");	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+        if (`STOP_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+          $fatal;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+      end
+      if (~reset & {~_arFIFOMap_7_T_6, arFIFOMap_7_count} == 4'h0) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :131:{22,23,34,43}, :144:{24,43}
+        if (`ASSERT_VERBOSE_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+          $error("Assertion failed at Xbar.scala:131\n");	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+        if (`STOP_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+          $fatal;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+      end
+      if (~reset & ~(~_arFIFOMap_7_T_2 | _arFIFOMap_7_T_20)) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:{22,23,34,43}, :143:25
+        if (`ASSERT_VERBOSE_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+          $error("Assertion failed at Xbar.scala:132\n");	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+        if (`STOP_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+          $fatal;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+      end
+      if (~reset & {~_awFIFOMap_7_T_5, awFIFOMap_7_count} == 4'h0) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :131:{22,23,34,43}, :148:24
+        if (`ASSERT_VERBOSE_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+          $error("Assertion failed at Xbar.scala:131\n");	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+        if (`STOP_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+          $fatal;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+      end
+      if (~reset & ~(~_awFIFOMap_7_T_2 | _awFIFOMap_7_T_19)) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:{22,23,34,43}, :147:25
+        if (`ASSERT_VERBOSE_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+          $error("Assertion failed at Xbar.scala:132\n");	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+        if (`STOP_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+          $fatal;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+      end
+      if (~reset & {~_arFIFOMap_8_T_6, arFIFOMap_8_count} == 4'h0) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :131:{22,23,34,43}, :144:{24,43}
+        if (`ASSERT_VERBOSE_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+          $error("Assertion failed at Xbar.scala:131\n");	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+        if (`STOP_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+          $fatal;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+      end
+      if (~reset & ~(~_arFIFOMap_8_T_2 | _arFIFOMap_8_T_20)) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:{22,23,34,43}, :143:25
+        if (`ASSERT_VERBOSE_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+          $error("Assertion failed at Xbar.scala:132\n");	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+        if (`STOP_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+          $fatal;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+      end
+      if (~reset & {~_awFIFOMap_8_T_5, awFIFOMap_8_count} == 4'h0) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :131:{22,23,34,43}, :148:24
+        if (`ASSERT_VERBOSE_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+          $error("Assertion failed at Xbar.scala:131\n");	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+        if (`STOP_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+          $fatal;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+      end
+      if (~reset & ~(~_awFIFOMap_8_T_2 | _awFIFOMap_8_T_19)) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:{22,23,34,43}, :147:25
+        if (`ASSERT_VERBOSE_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+          $error("Assertion failed at Xbar.scala:132\n");	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+        if (`STOP_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+          $fatal;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+      end
+      if (~reset & {~_arFIFOMap_9_T_6, arFIFOMap_9_count} == 4'h0) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :131:{22,23,34,43}, :144:{24,43}
+        if (`ASSERT_VERBOSE_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+          $error("Assertion failed at Xbar.scala:131\n");	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+        if (`STOP_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+          $fatal;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+      end
+      if (~reset & ~(~_arFIFOMap_9_T_2 | _arFIFOMap_9_T_20)) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:{22,23,34,43}, :143:25
+        if (`ASSERT_VERBOSE_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+          $error("Assertion failed at Xbar.scala:132\n");	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+        if (`STOP_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+          $fatal;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+      end
+      if (~reset & {~_awFIFOMap_9_T_5, awFIFOMap_9_count} == 4'h0) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :131:{22,23,34,43}, :148:24
+        if (`ASSERT_VERBOSE_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+          $error("Assertion failed at Xbar.scala:131\n");	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+        if (`STOP_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+          $fatal;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+      end
+      if (~reset & ~(~_awFIFOMap_9_T_2 | _awFIFOMap_9_T_19)) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:{22,23,34,43}, :147:25
+        if (`ASSERT_VERBOSE_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+          $error("Assertion failed at Xbar.scala:132\n");	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+        if (`STOP_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+          $fatal;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+      end
+      if (~reset & {~_arFIFOMap_10_T_6, arFIFOMap_10_count} == 4'h0) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :131:{22,23,34,43}, :144:{24,43}
+        if (`ASSERT_VERBOSE_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+          $error("Assertion failed at Xbar.scala:131\n");	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+        if (`STOP_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+          $fatal;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+      end
+      if (~reset & ~(~_arFIFOMap_10_T_2 | _arFIFOMap_10_T_20)) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:{22,23,34,43}, :143:25
+        if (`ASSERT_VERBOSE_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+          $error("Assertion failed at Xbar.scala:132\n");	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+        if (`STOP_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+          $fatal;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+      end
+      if (~reset & {~_awFIFOMap_10_T_5, awFIFOMap_10_count} == 4'h0) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :131:{22,23,34,43}, :148:24
+        if (`ASSERT_VERBOSE_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+          $error("Assertion failed at Xbar.scala:131\n");	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+        if (`STOP_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+          $fatal;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+      end
+      if (~reset & ~(~_awFIFOMap_10_T_2 | _awFIFOMap_10_T_19)) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:{22,23,34,43}, :147:25
+        if (`ASSERT_VERBOSE_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+          $error("Assertion failed at Xbar.scala:132\n");	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+        if (`STOP_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+          $fatal;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+      end
+      if (~reset & {~_arFIFOMap_11_T_6, arFIFOMap_11_count} == 4'h0) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :131:{22,23,34,43}, :144:{24,43}
+        if (`ASSERT_VERBOSE_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+          $error("Assertion failed at Xbar.scala:131\n");	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+        if (`STOP_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+          $fatal;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+      end
+      if (~reset & ~(~_arFIFOMap_11_T_2 | _arFIFOMap_11_T_20)) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:{22,23,34,43}, :143:25
+        if (`ASSERT_VERBOSE_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+          $error("Assertion failed at Xbar.scala:132\n");	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+        if (`STOP_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+          $fatal;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+      end
+      if (~reset & {~_awFIFOMap_11_T_5, awFIFOMap_11_count} == 4'h0) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :131:{22,23,34,43}, :148:24
+        if (`ASSERT_VERBOSE_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+          $error("Assertion failed at Xbar.scala:131\n");	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+        if (`STOP_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+          $fatal;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+      end
+      if (~reset & ~(~_awFIFOMap_11_T_2 | _awFIFOMap_11_T_19)) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:{22,23,34,43}, :147:25
+        if (`ASSERT_VERBOSE_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+          $error("Assertion failed at Xbar.scala:132\n");	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+        if (`STOP_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+          $fatal;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+      end
+      if (~reset & {~_arFIFOMap_12_T_6, arFIFOMap_12_count} == 4'h0) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :131:{22,23,34,43}, :144:{24,43}
+        if (`ASSERT_VERBOSE_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+          $error("Assertion failed at Xbar.scala:131\n");	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+        if (`STOP_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+          $fatal;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+      end
+      if (~reset & ~(~_arFIFOMap_12_T_2 | _arFIFOMap_12_T_20)) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:{22,23,34,43}, :143:25
+        if (`ASSERT_VERBOSE_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+          $error("Assertion failed at Xbar.scala:132\n");	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+        if (`STOP_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+          $fatal;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+      end
+      if (~reset & {~_awFIFOMap_12_T_5, awFIFOMap_12_count} == 4'h0) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :131:{22,23,34,43}, :148:24
+        if (`ASSERT_VERBOSE_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+          $error("Assertion failed at Xbar.scala:131\n");	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+        if (`STOP_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+          $fatal;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+      end
+      if (~reset & ~(~_awFIFOMap_12_T_2 | _awFIFOMap_12_T_19)) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:{22,23,34,43}, :147:25
+        if (`ASSERT_VERBOSE_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+          $error("Assertion failed at Xbar.scala:132\n");	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+        if (`STOP_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+          $fatal;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+      end
+      if (~reset & {~_arFIFOMap_13_T_6, arFIFOMap_13_count} == 4'h0) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :131:{22,23,34,43}, :144:{24,43}
+        if (`ASSERT_VERBOSE_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+          $error("Assertion failed at Xbar.scala:131\n");	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+        if (`STOP_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+          $fatal;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+      end
+      if (~reset & ~(~_arFIFOMap_13_T_2 | _arFIFOMap_13_T_20)) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:{22,23,34,43}, :143:25
+        if (`ASSERT_VERBOSE_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+          $error("Assertion failed at Xbar.scala:132\n");	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+        if (`STOP_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+          $fatal;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+      end
+      if (~reset & {~_awFIFOMap_13_T_5, awFIFOMap_13_count} == 4'h0) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :131:{22,23,34,43}, :148:24
+        if (`ASSERT_VERBOSE_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+          $error("Assertion failed at Xbar.scala:131\n");	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+        if (`STOP_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+          $fatal;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+      end
+      if (~reset & ~(~_awFIFOMap_13_T_2 | _awFIFOMap_13_T_19)) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:{22,23,34,43}, :147:25
+        if (`ASSERT_VERBOSE_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+          $error("Assertion failed at Xbar.scala:132\n");	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+        if (`STOP_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+          $fatal;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+      end
+      if (~reset & {~_arFIFOMap_14_T_6, arFIFOMap_14_count} == 4'h0) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :131:{22,23,34,43}, :144:{24,43}
+        if (`ASSERT_VERBOSE_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+          $error("Assertion failed at Xbar.scala:131\n");	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+        if (`STOP_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+          $fatal;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+      end
+      if (~reset & ~(~_arFIFOMap_14_T_2 | _arFIFOMap_14_T_20)) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:{22,23,34,43}, :143:25
+        if (`ASSERT_VERBOSE_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+          $error("Assertion failed at Xbar.scala:132\n");	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+        if (`STOP_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+          $fatal;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+      end
+      if (~reset & {~_awFIFOMap_14_T_5, awFIFOMap_14_count} == 4'h0) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :131:{22,23,34,43}, :148:24
+        if (`ASSERT_VERBOSE_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+          $error("Assertion failed at Xbar.scala:131\n");	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+        if (`STOP_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+          $fatal;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+      end
+      if (~reset & ~(~_awFIFOMap_14_T_2 | _awFIFOMap_14_T_19)) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:{22,23,34,43}, :147:25
+        if (`ASSERT_VERBOSE_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+          $error("Assertion failed at Xbar.scala:132\n");	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+        if (`STOP_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+          $fatal;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+      end
+      if (~reset & {~_arFIFOMap_15_T_6, arFIFOMap_15_count} == 4'h0) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :131:{22,23,34,43}, :144:{24,43}
+        if (`ASSERT_VERBOSE_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+          $error("Assertion failed at Xbar.scala:131\n");	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+        if (`STOP_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+          $fatal;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+      end
+      if (~reset & ~(~_arFIFOMap_15_T_2 | _arFIFOMap_15_T_20)) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:{22,23,34,43}, :143:25
+        if (`ASSERT_VERBOSE_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+          $error("Assertion failed at Xbar.scala:132\n");	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+        if (`STOP_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+          $fatal;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+      end
+      if (~reset & {~_awFIFOMap_15_T_5, awFIFOMap_15_count} == 4'h0) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :131:{22,23,34,43}, :148:24
+        if (`ASSERT_VERBOSE_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+          $error("Assertion failed at Xbar.scala:131\n");	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+        if (`STOP_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+          $fatal;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+      end
+      if (~reset & ~(~_awFIFOMap_15_T_2 | _awFIFOMap_15_T_19)) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:{22,23,34,43}, :147:25
+        if (`ASSERT_VERBOSE_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+          $error("Assertion failed at Xbar.scala:132\n");	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+        if (`STOP_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+          $fatal;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+      end
+      if (~reset & ~(~prefixOR_1 | ~winner_2_1)) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:280:67, :286:{11,54,57,60}, :288:12
+        if (`ASSERT_VERBOSE_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:286:11
+          $error("Assertion failed at Xbar.scala:286\n");	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:286:11
+        if (`STOP_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:286:11
+          $fatal;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:286:11
+      end
+      if (~reset & ~(~anyValid | prefixOR_1 | winner_2_1)) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:276:36, :280:67, :288:{12,13,23,41}
+        if (`ASSERT_VERBOSE_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:288:12
+          $error("Assertion failed at Xbar.scala:288\n");	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:288:12
+        if (`STOP_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:288:12
+          $fatal;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:288:12
+      end
+      if (~reset & ~(~winner_3_0 | ~winner_3_1)) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:280:67, :286:{11,54,57,60}, :288:12
+        if (`ASSERT_VERBOSE_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:286:11
+          $error("Assertion failed at Xbar.scala:286\n");	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:286:11
+        if (`STOP_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:286:11
+          $fatal;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:286:11
+      end
+      if (~reset & ~(~anyValid_1 | winner_3_0 | winner_3_1)) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:276:36, :280:67, :288:{12,13,23,41}
+        if (`ASSERT_VERBOSE_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:288:12
+          $error("Assertion failed at Xbar.scala:288\n");	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:288:12
+        if (`STOP_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:288:12
+          $fatal;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:288:12
+      end
+    end // always @(posedge)
+  `endif // not def SYNTHESIS
+  reg         state_3_0;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:291:24
+  reg         state_3_1;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:291:24
+  wire        muxState_3_0 = idle_3 ? winner_3_0 : state_3_0;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:272:23, :280:67, :291:24, :292:23
+  wire        muxState_3_1 = idle_3 ? winner_3_1 : state_3_1;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:272:23, :280:67, :291:24, :292:23
+  assign in_0_bvalid =
+    idle_3
+      ? anyValid_1
+      : state_3_0 & auto_anon_out_0_bvalid | state_3_1 & auto_anon_out_1_bvalid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:272:23, :276:36, :291:24, :308:22, src/main/scala/chisel3/util/Mux.scala:30:73
+  assign _in_0_bT_5 =
+    (muxState_3_0 ? auto_anon_out_0_bid : 4'h0)
+    | (muxState_3_1 ? auto_anon_out_1_bid : 4'h0);	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:292:23, src/main/scala/chisel3/util/Mux.scala:30:73
+  always @(posedge clock) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9
+    if (reset) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9
+      arFIFOMap_0_count <= 3'h0;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
+      awFIFOMap_0_count <= 3'h0;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
+      arFIFOMap_1_count <= 3'h0;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
+      awFIFOMap_1_count <= 3'h0;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
+      arFIFOMap_2_count <= 3'h0;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
+      awFIFOMap_2_count <= 3'h0;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
+      arFIFOMap_3_count <= 3'h0;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
+      awFIFOMap_3_count <= 3'h0;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
+      arFIFOMap_4_count <= 3'h0;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
+      awFIFOMap_4_count <= 3'h0;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
+      arFIFOMap_5_count <= 3'h0;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
+      awFIFOMap_5_count <= 3'h0;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
+      arFIFOMap_6_count <= 3'h0;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
+      awFIFOMap_6_count <= 3'h0;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
+      arFIFOMap_7_count <= 3'h0;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
+      awFIFOMap_7_count <= 3'h0;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
+      arFIFOMap_8_count <= 3'h0;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
+      awFIFOMap_8_count <= 3'h0;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
+      arFIFOMap_9_count <= 3'h0;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
+      awFIFOMap_9_count <= 3'h0;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
+      arFIFOMap_10_count <= 3'h0;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
+      awFIFOMap_10_count <= 3'h0;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
+      arFIFOMap_11_count <= 3'h0;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
+      awFIFOMap_11_count <= 3'h0;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
+      arFIFOMap_12_count <= 3'h0;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
+      awFIFOMap_12_count <= 3'h0;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
+      arFIFOMap_13_count <= 3'h0;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
+      awFIFOMap_13_count <= 3'h0;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
+      arFIFOMap_14_count <= 3'h0;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
+      awFIFOMap_14_count <= 3'h0;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
+      arFIFOMap_15_count <= 3'h0;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
+      awFIFOMap_15_count <= 3'h0;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
+      latched <= 1'h0;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:161:30
+      idle_2 <= 1'h1;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:272:23
+      readys_mask <= 2'h3;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/tilelink/Arbiter.scala:23:23
+      state_2_0 <= 1'h0;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:291:24
+      state_2_1 <= 1'h0;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:291:24
+      idle_3 <= 1'h1;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:272:23
+      readys_mask_1 <= 2'h3;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/tilelink/Arbiter.scala:23:23
+      state_3_0 <= 1'h0;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:291:24
+      state_3_1 <= 1'h0;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:291:24
+    end
+    else begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9
+      arFIFOMap_0_count <=
+        arFIFOMap_0_count + {2'h0, _arFIFOMap_0_T_2} - {2'h0, _arFIFOMap_0_T_6};	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :130:{30,48}, :143:25, :144:{24,43}
+      awFIFOMap_0_count <=
+        awFIFOMap_0_count + {2'h0, _awFIFOMap_0_T_2} - {2'h0, _awFIFOMap_0_T_5};	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :130:{30,48}, :147:25, :148:24
+      arFIFOMap_1_count <=
+        arFIFOMap_1_count + {2'h0, _arFIFOMap_1_T_2} - {2'h0, _arFIFOMap_1_T_6};	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :130:{30,48}, :143:25, :144:{24,43}
+      awFIFOMap_1_count <=
+        awFIFOMap_1_count + {2'h0, _awFIFOMap_1_T_2} - {2'h0, _awFIFOMap_1_T_5};	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :130:{30,48}, :147:25, :148:24
+      arFIFOMap_2_count <=
+        arFIFOMap_2_count + {2'h0, _arFIFOMap_2_T_2} - {2'h0, _arFIFOMap_2_T_6};	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :130:{30,48}, :143:25, :144:{24,43}
+      awFIFOMap_2_count <=
+        awFIFOMap_2_count + {2'h0, _awFIFOMap_2_T_2} - {2'h0, _awFIFOMap_2_T_5};	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :130:{30,48}, :147:25, :148:24
+      arFIFOMap_3_count <=
+        arFIFOMap_3_count + {2'h0, _arFIFOMap_3_T_2} - {2'h0, _arFIFOMap_3_T_6};	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :130:{30,48}, :143:25, :144:{24,43}
+      awFIFOMap_3_count <=
+        awFIFOMap_3_count + {2'h0, _awFIFOMap_3_T_2} - {2'h0, _awFIFOMap_3_T_5};	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :130:{30,48}, :147:25, :148:24
+      arFIFOMap_4_count <=
+        arFIFOMap_4_count + {2'h0, _arFIFOMap_4_T_2} - {2'h0, _arFIFOMap_4_T_6};	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :130:{30,48}, :143:25, :144:{24,43}
+      awFIFOMap_4_count <=
+        awFIFOMap_4_count + {2'h0, _awFIFOMap_4_T_2} - {2'h0, _awFIFOMap_4_T_5};	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :130:{30,48}, :147:25, :148:24
+      arFIFOMap_5_count <=
+        arFIFOMap_5_count + {2'h0, _arFIFOMap_5_T_2} - {2'h0, _arFIFOMap_5_T_6};	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :130:{30,48}, :143:25, :144:{24,43}
+      awFIFOMap_5_count <=
+        awFIFOMap_5_count + {2'h0, _awFIFOMap_5_T_2} - {2'h0, _awFIFOMap_5_T_5};	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :130:{30,48}, :147:25, :148:24
+      arFIFOMap_6_count <=
+        arFIFOMap_6_count + {2'h0, _arFIFOMap_6_T_2} - {2'h0, _arFIFOMap_6_T_6};	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :130:{30,48}, :143:25, :144:{24,43}
+      awFIFOMap_6_count <=
+        awFIFOMap_6_count + {2'h0, _awFIFOMap_6_T_2} - {2'h0, _awFIFOMap_6_T_5};	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :130:{30,48}, :147:25, :148:24
+      arFIFOMap_7_count <=
+        arFIFOMap_7_count + {2'h0, _arFIFOMap_7_T_2} - {2'h0, _arFIFOMap_7_T_6};	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :130:{30,48}, :143:25, :144:{24,43}
+      awFIFOMap_7_count <=
+        awFIFOMap_7_count + {2'h0, _awFIFOMap_7_T_2} - {2'h0, _awFIFOMap_7_T_5};	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :130:{30,48}, :147:25, :148:24
+      arFIFOMap_8_count <=
+        arFIFOMap_8_count + {2'h0, _arFIFOMap_8_T_2} - {2'h0, _arFIFOMap_8_T_6};	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :130:{30,48}, :143:25, :144:{24,43}
+      awFIFOMap_8_count <=
+        awFIFOMap_8_count + {2'h0, _awFIFOMap_8_T_2} - {2'h0, _awFIFOMap_8_T_5};	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :130:{30,48}, :147:25, :148:24
+      arFIFOMap_9_count <=
+        arFIFOMap_9_count + {2'h0, _arFIFOMap_9_T_2} - {2'h0, _arFIFOMap_9_T_6};	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :130:{30,48}, :143:25, :144:{24,43}
+      awFIFOMap_9_count <=
+        awFIFOMap_9_count + {2'h0, _awFIFOMap_9_T_2} - {2'h0, _awFIFOMap_9_T_5};	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :130:{30,48}, :147:25, :148:24
+      arFIFOMap_10_count <=
+        arFIFOMap_10_count + {2'h0, _arFIFOMap_10_T_2} - {2'h0, _arFIFOMap_10_T_6};	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :130:{30,48}, :143:25, :144:{24,43}
+      awFIFOMap_10_count <=
+        awFIFOMap_10_count + {2'h0, _awFIFOMap_10_T_2} - {2'h0, _awFIFOMap_10_T_5};	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :130:{30,48}, :147:25, :148:24
+      arFIFOMap_11_count <=
+        arFIFOMap_11_count + {2'h0, _arFIFOMap_11_T_2} - {2'h0, _arFIFOMap_11_T_6};	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :130:{30,48}, :143:25, :144:{24,43}
+      awFIFOMap_11_count <=
+        awFIFOMap_11_count + {2'h0, _awFIFOMap_11_T_2} - {2'h0, _awFIFOMap_11_T_5};	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :130:{30,48}, :147:25, :148:24
+      arFIFOMap_12_count <=
+        arFIFOMap_12_count + {2'h0, _arFIFOMap_12_T_2} - {2'h0, _arFIFOMap_12_T_6};	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :130:{30,48}, :143:25, :144:{24,43}
+      awFIFOMap_12_count <=
+        awFIFOMap_12_count + {2'h0, _awFIFOMap_12_T_2} - {2'h0, _awFIFOMap_12_T_5};	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :130:{30,48}, :147:25, :148:24
+      arFIFOMap_13_count <=
+        arFIFOMap_13_count + {2'h0, _arFIFOMap_13_T_2} - {2'h0, _arFIFOMap_13_T_6};	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :130:{30,48}, :143:25, :144:{24,43}
+      awFIFOMap_13_count <=
+        awFIFOMap_13_count + {2'h0, _awFIFOMap_13_T_2} - {2'h0, _awFIFOMap_13_T_5};	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :130:{30,48}, :147:25, :148:24
+      arFIFOMap_14_count <=
+        arFIFOMap_14_count + {2'h0, _arFIFOMap_14_T_2} - {2'h0, _arFIFOMap_14_T_6};	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :130:{30,48}, :143:25, :144:{24,43}
+      awFIFOMap_14_count <=
+        awFIFOMap_14_count + {2'h0, _awFIFOMap_14_T_2} - {2'h0, _awFIFOMap_14_T_5};	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :130:{30,48}, :147:25, :148:24
+      arFIFOMap_15_count <=
+        arFIFOMap_15_count + {2'h0, _arFIFOMap_15_T_2} - {2'h0, _arFIFOMap_15_T_6};	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :130:{30,48}, :143:25, :144:{24,43}
+      awFIFOMap_15_count <=
+        awFIFOMap_15_count + {2'h0, _awFIFOMap_15_T_2} - {2'h0, _awFIFOMap_15_T_5};	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :130:{30,48}, :147:25, :148:24
+      latched <=
+        ~(in_0_awready & in_0_awvalid)
+        & (_awIn_0_io_enq_ready & awIn_0_io_enq_valid | latched);	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:74:47, :161:30, :162:{45,82}, :164:51, :165:{36,46}, :166:{30,40}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
+      idle_2 <= auto_anon_in_rready & in_0_rvalid | ~anyValid & idle_2;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:272:23, :276:36, :296:{21,28}, :297:{22,29}, :308:22, src/main/scala/chisel3/util/Decoupled.scala:51:35
+      if (idle_2 & (|readys_valid)) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:272:23, :278:49, home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/tilelink/Arbiter.scala:27:{18,27}
+        automatic logic [1:0] _readys_mask_T = readys_readys & readys_valid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:278:49, home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/tilelink/Arbiter.scala:26:18, :28:29
+        readys_mask <= _readys_mask_T | {_readys_mask_T[0], 1'h0};	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/tilelink/Arbiter.scala:23:23, :28:29, home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/util/package.scala:253:{43,53}
+      end
+      if (idle_2) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:272:23
+        state_2_0 <= prefixOR_1;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:280:67, :291:24
+        state_2_1 <= winner_2_1;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:280:67, :291:24
+      end
+      idle_3 <= auto_anon_in_bready & in_0_bvalid | ~anyValid_1 & idle_3;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:272:23, :276:36, :296:{21,28}, :297:{22,29}, :308:22, src/main/scala/chisel3/util/Decoupled.scala:51:35
+      if (idle_3 & (|readys_valid_1)) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:272:23, :278:49, home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/tilelink/Arbiter.scala:27:{18,27}
+        automatic logic [1:0] _readys_mask_T_5 = readys_readys_1 & readys_valid_1;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:278:49, home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/tilelink/Arbiter.scala:26:18, :28:29
+        readys_mask_1 <= _readys_mask_T_5 | {_readys_mask_T_5[0], 1'h0};	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/tilelink/Arbiter.scala:23:23, :28:29, home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/util/package.scala:253:{43,53}
+      end
+      if (idle_3) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:272:23
+        state_3_0 <= winner_3_0;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:280:67, :291:24
+        state_3_1 <= winner_3_1;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:280:67, :291:24
+      end
+    end
+    if (_arFIFOMap_0_T_2)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:143:25
+      arFIFOMap_0_last <= requestARIO_0_1;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:129:29, home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}
+    if (_awFIFOMap_0_T_2)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:147:25
+      awFIFOMap_0_last <= requestAWIO_0_1;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:129:29, home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}
+    if (_arFIFOMap_1_T_2)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:143:25
+      arFIFOMap_1_last <= requestARIO_0_1;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:129:29, home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}
+    if (_awFIFOMap_1_T_2)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:147:25
+      awFIFOMap_1_last <= requestAWIO_0_1;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:129:29, home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}
+    if (_arFIFOMap_2_T_2)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:143:25
+      arFIFOMap_2_last <= requestARIO_0_1;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:129:29, home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}
+    if (_awFIFOMap_2_T_2)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:147:25
+      awFIFOMap_2_last <= requestAWIO_0_1;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:129:29, home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}
+    if (_arFIFOMap_3_T_2)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:143:25
+      arFIFOMap_3_last <= requestARIO_0_1;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:129:29, home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}
+    if (_awFIFOMap_3_T_2)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:147:25
+      awFIFOMap_3_last <= requestAWIO_0_1;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:129:29, home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}
+    if (_arFIFOMap_4_T_2)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:143:25
+      arFIFOMap_4_last <= requestARIO_0_1;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:129:29, home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}
+    if (_awFIFOMap_4_T_2)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:147:25
+      awFIFOMap_4_last <= requestAWIO_0_1;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:129:29, home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}
+    if (_arFIFOMap_5_T_2)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:143:25
+      arFIFOMap_5_last <= requestARIO_0_1;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:129:29, home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}
+    if (_awFIFOMap_5_T_2)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:147:25
+      awFIFOMap_5_last <= requestAWIO_0_1;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:129:29, home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}
+    if (_arFIFOMap_6_T_2)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:143:25
+      arFIFOMap_6_last <= requestARIO_0_1;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:129:29, home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}
+    if (_awFIFOMap_6_T_2)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:147:25
+      awFIFOMap_6_last <= requestAWIO_0_1;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:129:29, home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}
+    if (_arFIFOMap_7_T_2)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:143:25
+      arFIFOMap_7_last <= requestARIO_0_1;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:129:29, home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}
+    if (_awFIFOMap_7_T_2)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:147:25
+      awFIFOMap_7_last <= requestAWIO_0_1;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:129:29, home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}
+    if (_arFIFOMap_8_T_2)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:143:25
+      arFIFOMap_8_last <= requestARIO_0_1;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:129:29, home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}
+    if (_awFIFOMap_8_T_2)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:147:25
+      awFIFOMap_8_last <= requestAWIO_0_1;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:129:29, home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}
+    if (_arFIFOMap_9_T_2)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:143:25
+      arFIFOMap_9_last <= requestARIO_0_1;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:129:29, home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}
+    if (_awFIFOMap_9_T_2)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:147:25
+      awFIFOMap_9_last <= requestAWIO_0_1;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:129:29, home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}
+    if (_arFIFOMap_10_T_2)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:143:25
+      arFIFOMap_10_last <= requestARIO_0_1;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:129:29, home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}
+    if (_awFIFOMap_10_T_2)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:147:25
+      awFIFOMap_10_last <= requestAWIO_0_1;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:129:29, home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}
+    if (_arFIFOMap_11_T_2)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:143:25
+      arFIFOMap_11_last <= requestARIO_0_1;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:129:29, home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}
+    if (_awFIFOMap_11_T_2)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:147:25
+      awFIFOMap_11_last <= requestAWIO_0_1;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:129:29, home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}
+    if (_arFIFOMap_12_T_2)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:143:25
+      arFIFOMap_12_last <= requestARIO_0_1;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:129:29, home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}
+    if (_awFIFOMap_12_T_2)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:147:25
+      awFIFOMap_12_last <= requestAWIO_0_1;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:129:29, home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}
+    if (_arFIFOMap_13_T_2)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:143:25
+      arFIFOMap_13_last <= requestARIO_0_1;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:129:29, home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}
+    if (_awFIFOMap_13_T_2)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:147:25
+      awFIFOMap_13_last <= requestAWIO_0_1;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:129:29, home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}
+    if (_arFIFOMap_14_T_2)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:143:25
+      arFIFOMap_14_last <= requestARIO_0_1;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:129:29, home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}
+    if (_awFIFOMap_14_T_2)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:147:25
+      awFIFOMap_14_last <= requestAWIO_0_1;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:129:29, home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}
+    if (_arFIFOMap_15_T_2)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:143:25
+      arFIFOMap_15_last <= requestARIO_0_1;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:129:29, home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}
+    if (_awFIFOMap_15_T_2)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:147:25
+      awFIFOMap_15_last <= requestAWIO_0_1;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:129:29, home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}
+  end // always @(posedge)
+  `ifdef ENABLE_INITIAL_REG_	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9
+    `ifdef FIRRTL_BEFORE_INITIAL	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9
+      `FIRRTL_BEFORE_INITIAL	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9
+    `endif // FIRRTL_BEFORE_INITIAL
+    initial begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9
+      automatic logic [31:0] _RANDOM[0:4];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9
+      `ifdef INIT_RANDOM_PROLOG_	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9
+        `INIT_RANDOM_PROLOG_	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9
+      `endif // INIT_RANDOM_PROLOG_
+      `ifdef RANDOMIZE_REG_INIT	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9
+        for (logic [2:0] i = 3'h0; i < 3'h5; i += 3'h1) begin
+          _RANDOM[i] = `RANDOM;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9
+        end	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9
+        arFIFOMap_0_count = _RANDOM[3'h0][2:0];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
+        arFIFOMap_0_last = _RANDOM[3'h0][3];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34, :129:29
+        awFIFOMap_0_count = _RANDOM[3'h0][6:4];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
+        awFIFOMap_0_last = _RANDOM[3'h0][7];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34, :129:29
+        arFIFOMap_1_count = _RANDOM[3'h0][10:8];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
+        arFIFOMap_1_last = _RANDOM[3'h0][11];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34, :129:29
+        awFIFOMap_1_count = _RANDOM[3'h0][14:12];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
+        awFIFOMap_1_last = _RANDOM[3'h0][15];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34, :129:29
+        arFIFOMap_2_count = _RANDOM[3'h0][18:16];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
+        arFIFOMap_2_last = _RANDOM[3'h0][19];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34, :129:29
+        awFIFOMap_2_count = _RANDOM[3'h0][22:20];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
+        awFIFOMap_2_last = _RANDOM[3'h0][23];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34, :129:29
+        arFIFOMap_3_count = _RANDOM[3'h0][26:24];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
+        arFIFOMap_3_last = _RANDOM[3'h0][27];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34, :129:29
+        awFIFOMap_3_count = _RANDOM[3'h0][30:28];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
+        awFIFOMap_3_last = _RANDOM[3'h0][31];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34, :129:29
+        arFIFOMap_4_count = _RANDOM[3'h1][2:0];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
+        arFIFOMap_4_last = _RANDOM[3'h1][3];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34, :129:29
+        awFIFOMap_4_count = _RANDOM[3'h1][6:4];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
+        awFIFOMap_4_last = _RANDOM[3'h1][7];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34, :129:29
+        arFIFOMap_5_count = _RANDOM[3'h1][10:8];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
+        arFIFOMap_5_last = _RANDOM[3'h1][11];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34, :129:29
+        awFIFOMap_5_count = _RANDOM[3'h1][14:12];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
+        awFIFOMap_5_last = _RANDOM[3'h1][15];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34, :129:29
+        arFIFOMap_6_count = _RANDOM[3'h1][18:16];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
+        arFIFOMap_6_last = _RANDOM[3'h1][19];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34, :129:29
+        awFIFOMap_6_count = _RANDOM[3'h1][22:20];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
+        awFIFOMap_6_last = _RANDOM[3'h1][23];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34, :129:29
+        arFIFOMap_7_count = _RANDOM[3'h1][26:24];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
+        arFIFOMap_7_last = _RANDOM[3'h1][27];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34, :129:29
+        awFIFOMap_7_count = _RANDOM[3'h1][30:28];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
+        awFIFOMap_7_last = _RANDOM[3'h1][31];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34, :129:29
+        arFIFOMap_8_count = _RANDOM[3'h2][2:0];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
+        arFIFOMap_8_last = _RANDOM[3'h2][3];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34, :129:29
+        awFIFOMap_8_count = _RANDOM[3'h2][6:4];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
+        awFIFOMap_8_last = _RANDOM[3'h2][7];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34, :129:29
+        arFIFOMap_9_count = _RANDOM[3'h2][10:8];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
+        arFIFOMap_9_last = _RANDOM[3'h2][11];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34, :129:29
+        awFIFOMap_9_count = _RANDOM[3'h2][14:12];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
+        awFIFOMap_9_last = _RANDOM[3'h2][15];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34, :129:29
+        arFIFOMap_10_count = _RANDOM[3'h2][18:16];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
+        arFIFOMap_10_last = _RANDOM[3'h2][19];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34, :129:29
+        awFIFOMap_10_count = _RANDOM[3'h2][22:20];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
+        awFIFOMap_10_last = _RANDOM[3'h2][23];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34, :129:29
+        arFIFOMap_11_count = _RANDOM[3'h2][26:24];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
+        arFIFOMap_11_last = _RANDOM[3'h2][27];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34, :129:29
+        awFIFOMap_11_count = _RANDOM[3'h2][30:28];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
+        awFIFOMap_11_last = _RANDOM[3'h2][31];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34, :129:29
+        arFIFOMap_12_count = _RANDOM[3'h3][2:0];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
+        arFIFOMap_12_last = _RANDOM[3'h3][3];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34, :129:29
+        awFIFOMap_12_count = _RANDOM[3'h3][6:4];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
+        awFIFOMap_12_last = _RANDOM[3'h3][7];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34, :129:29
+        arFIFOMap_13_count = _RANDOM[3'h3][10:8];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
+        arFIFOMap_13_last = _RANDOM[3'h3][11];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34, :129:29
+        awFIFOMap_13_count = _RANDOM[3'h3][14:12];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
+        awFIFOMap_13_last = _RANDOM[3'h3][15];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34, :129:29
+        arFIFOMap_14_count = _RANDOM[3'h3][18:16];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
+        arFIFOMap_14_last = _RANDOM[3'h3][19];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34, :129:29
+        awFIFOMap_14_count = _RANDOM[3'h3][22:20];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
+        awFIFOMap_14_last = _RANDOM[3'h3][23];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34, :129:29
+        arFIFOMap_15_count = _RANDOM[3'h3][26:24];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
+        arFIFOMap_15_last = _RANDOM[3'h3][27];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34, :129:29
+        awFIFOMap_15_count = _RANDOM[3'h3][30:28];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
+        awFIFOMap_15_last = _RANDOM[3'h3][31];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34, :129:29
+        latched = _RANDOM[3'h4][0];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :161:30
+        idle_2 = _RANDOM[3'h4][9];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :161:30, :272:23
+        readys_mask = _RANDOM[3'h4][11:10];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :161:30, home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/tilelink/Arbiter.scala:23:23
+        state_2_0 = _RANDOM[3'h4][12];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :161:30, :291:24
+        state_2_1 = _RANDOM[3'h4][13];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :161:30, :291:24
+        idle_3 = _RANDOM[3'h4][14];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :161:30, :272:23
+        readys_mask_1 = _RANDOM[3'h4][16:15];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :161:30, home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/tilelink/Arbiter.scala:23:23
+        state_3_0 = _RANDOM[3'h4][17];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :161:30, :291:24
+        state_3_1 = _RANDOM[3'h4][18];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :161:30, :291:24
+      `endif // RANDOMIZE_REG_INIT
+    end // initial
+    `ifdef FIRRTL_AFTER_INITIAL	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9
+      `FIRRTL_AFTER_INITIAL	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9
+    `endif // FIRRTL_AFTER_INITIAL
+  `endif // ENABLE_INITIAL_REG_
+  Queue2_UInt2 awIn_0 (	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:74:47
+    .clock        (clock),
+    .reset        (reset),
+    .io_enq_ready (_awIn_0_io_enq_ready),
+    .io_enq_valid (awIn_0_io_enq_valid),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:164:51
+    .io_enq_bits  ({requestAWIO_0_1, requestAWIO_0_0}),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:71:97, :83:75, home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}
+    .io_deq_ready (auto_anon_in_wvalid & auto_anon_in_wlast & in_0_wready),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:171:{50,74}, src/main/scala/chisel3/util/Mux.scala:30:73
+    .io_deq_valid (_awIn_0_io_deq_valid),
+    .io_deq_bits  (_awIn_0_io_deq_bits)
+  );	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:74:47
+  assign auto_anon_in_awready = anonIn_awready;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :163:{45,82}
+  assign auto_anon_in_wready = in_0_wready & _awIn_0_io_deq_valid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :74:47, :170:43, src/main/scala/chisel3/util/Mux.scala:30:73
+  assign auto_anon_in_bvalid = in_0_bvalid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :308:22
+  assign auto_anon_in_bid = _in_0_bT_5;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, src/main/scala/chisel3/util/Mux.scala:30:73
+  assign auto_anon_in_bresp =
+    (muxState_3_0 ? auto_anon_out_0_bresp : 2'h0)
+    | (muxState_3_1 ? auto_anon_out_1_bresp : 2'h0);	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :292:23, src/main/scala/chisel3/util/Mux.scala:30:73
+  assign auto_anon_in_arready = anonIn_arready;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :154:45
+  assign auto_anon_in_rvalid = in_0_rvalid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :308:22
+  assign auto_anon_in_rid = _in_0_rT_12;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, src/main/scala/chisel3/util/Mux.scala:30:73
+  assign auto_anon_in_rdata =
+    (muxState_2_0 ? auto_anon_out_0_rdata : 32'h0)
+    | (muxState_2_1 ? auto_anon_out_1_rdata : 32'h0);	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :292:23, src/main/scala/chisel3/util/Mux.scala:30:73
+  assign auto_anon_in_rresp =
+    (muxState_2_0 ? auto_anon_out_0_rresp : 2'h0)
+    | (muxState_2_1 ? auto_anon_out_1_rresp : 2'h0);	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :292:23, src/main/scala/chisel3/util/Mux.scala:30:73
+  assign auto_anon_in_rlast = _in_0_rT_3;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, src/main/scala/chisel3/util/Mux.scala:30:73
+  assign auto_anon_out_1_awvalid = in_0_awvalid & requestAWIO_0_1;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :162:{45,82}, :252:40, home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}
+  assign auto_anon_out_1_awid = auto_anon_in_awid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9
+  assign auto_anon_out_1_awaddr = auto_anon_in_awaddr;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9
+  assign auto_anon_out_1_awlen = auto_anon_in_awlen;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9
+  assign auto_anon_out_1_awsize = auto_anon_in_awsize;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9
+  assign auto_anon_out_1_awburst = auto_anon_in_awburst;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9
+  assign auto_anon_out_1_wvalid = in_0_wvalid & _awIn_0_io_deq_bits[1];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :74:47, :84:73, :169:43, :252:40
+  assign auto_anon_out_1_wdata = auto_anon_in_wdata;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9
+  assign auto_anon_out_1_wstrb = auto_anon_in_wstrb;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9
+  assign auto_anon_out_1_wlast = auto_anon_in_wlast;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9
+  assign auto_anon_out_1_bready =
+    auto_anon_in_bready & (idle_3 ? readys_readys_1[1] : state_3_1);	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :272:23, :278:73, :291:24, :300:24, :302:31, home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/tilelink/Arbiter.scala:26:18
+  assign auto_anon_out_1_arvalid = in_0_arvalid & requestARIO_0_1;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :153:45, :252:40, home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}
+  assign auto_anon_out_1_arid = auto_anon_in_arid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9
+  assign auto_anon_out_1_araddr = auto_anon_in_araddr;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9
+  assign auto_anon_out_1_arlen = auto_anon_in_arlen;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9
+  assign auto_anon_out_1_arsize = auto_anon_in_arsize;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9
+  assign auto_anon_out_1_arburst = auto_anon_in_arburst;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9
+  assign auto_anon_out_1_rready =
+    auto_anon_in_rready & (idle_2 ? readys_readys[1] : state_2_1);	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :272:23, :278:73, :291:24, :300:24, :302:31, home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/tilelink/Arbiter.scala:26:18
+  assign auto_anon_out_0_awvalid = in_0_awvalid & requestAWIO_0_0;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :71:97, :162:{45,82}, :252:40
+  assign auto_anon_out_0_awid = auto_anon_in_awid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9
+  assign auto_anon_out_0_awaddr = auto_anon_in_awaddr;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9
+  assign auto_anon_out_0_awlen = auto_anon_in_awlen;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9
+  assign auto_anon_out_0_awsize = auto_anon_in_awsize;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9
+  assign auto_anon_out_0_awburst = auto_anon_in_awburst;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9
+  assign auto_anon_out_0_wvalid = in_0_wvalid & _awIn_0_io_deq_bits[0];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :74:47, :84:73, :169:43, :252:40
+  assign auto_anon_out_0_wdata = auto_anon_in_wdata;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9
+  assign auto_anon_out_0_wstrb = auto_anon_in_wstrb;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9
+  assign auto_anon_out_0_wlast = auto_anon_in_wlast;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9
+  assign auto_anon_out_0_bready =
+    auto_anon_in_bready & (idle_3 ? readys_readys_1[0] : state_3_0);	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :272:23, :278:73, :291:24, :300:24, :302:31, home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/tilelink/Arbiter.scala:26:18
+  assign auto_anon_out_0_arvalid = in_0_arvalid & requestARIO_0_0;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :71:97, :153:45, :252:40
+  assign auto_anon_out_0_arid = auto_anon_in_arid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9
+  assign auto_anon_out_0_araddr = auto_anon_in_araddr;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9
+  assign auto_anon_out_0_arlen = auto_anon_in_arlen;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9
+  assign auto_anon_out_0_arsize = auto_anon_in_arsize;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9
+  assign auto_anon_out_0_arburst = auto_anon_in_arburst;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9
+  assign auto_anon_out_0_rready =
+    auto_anon_in_rready & (idle_2 ? readys_readys[0] : state_2_0);	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :272:23, :278:73, :291:24, :300:24, :302:31, home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/tilelink/Arbiter.scala:26:18
+endmodule
+
+// VCS coverage exclude_file
+module ram_2x3(	// src/main/scala/chisel3/util/Decoupled.scala:256:91
+  input        R0_addr,
+               R0_en,
+               R0_clk,
+  output [2:0] R0_data,
+  input        W0_addr,
+               W0_en,
+               W0_clk,
+  input  [2:0] W0_data
+);
+
+  reg [2:0] Memory[0:1];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
+  always @(posedge W0_clk) begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
+    if (W0_en & 1'h1)	// src/main/scala/chisel3/util/Decoupled.scala:256:91
+      Memory[W0_addr] <= W0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
+  end // always @(posedge)
+  `ifdef ENABLE_INITIAL_MEM_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
+    reg [31:0] _RANDOM_MEM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
+    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
+      `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
+      `ifdef RANDOMIZE_MEM_INIT	// src/main/scala/chisel3/util/Decoupled.scala:256:91
+        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
+          _RANDOM_MEM = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
+          Memory[i[0]] = _RANDOM_MEM[2:0];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
+        end
+      `endif // RANDOMIZE_MEM_INIT
+    end // initial
+  `endif // ENABLE_INITIAL_MEM_
+  assign R0_data = R0_en ? Memory[R0_addr] : 3'bx;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
+endmodule
+
+module Queue2_UInt3(	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+  input        clock,	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+               reset,	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+  output       io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
+  input        io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
+  input  [2:0] io_enq_bits,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
+  input        io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
+  output       io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
+  output [2:0] io_deq_bits	// src/main/scala/chisel3/util/Decoupled.scala:255:14
+);
+
+  wire [2:0] _ram_ext_R0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
+  reg        wrap;	// src/main/scala/chisel3/util/Counter.scala:61:40
+  reg        wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40
+  reg        maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
+  wire       ptr_match = wrap == wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33
+  wire       empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}
+  wire       full = ptr_match & maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24
+  wire       io_deq_valid_0 = io_enq_valid | ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:261:25, :285:{16,19}, :297:{24,39}
+  wire       do_deq = ~empty & io_deq_ready & io_deq_valid_0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :264:27, :285:16, :297:{24,39}, :298:17, :300:14
+  wire       do_enq = ~(empty & io_deq_ready) & ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :262:24, :263:27, :286:19, :298:17, :301:{26,35}
+  always @(posedge clock) begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+    if (reset) begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+      wrap <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
+      wrap_1 <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
+      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
+    end
+    else begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :263:27, :298:17, :301:{26,35}
+        wrap <= wrap - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
+      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :264:27, :298:17, :300:14
+        wrap_1 <= wrap_1 - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
+      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :263:27, :264:27, :276:{15,27}, :277:16, :298:17, :300:14, :301:{26,35}
+        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :263:27, :298:17, :301:{26,35}
+    end
+  end // always @(posedge)
+  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+    `endif // FIRRTL_BEFORE_INITIAL
+    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+        `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+      `endif // INIT_RANDOM_PROLOG_
+      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+        wrap = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
+        wrap_1 = _RANDOM[/*Zero width*/ 1'b0][1];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
+        maybe_full = _RANDOM[/*Zero width*/ 1'b0][2];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
+      `endif // RANDOMIZE_REG_INIT
+    end // initial
+    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+      `FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+    `endif // FIRRTL_AFTER_INITIAL
+  `endif // ENABLE_INITIAL_REG_
+  ram_2x3 ram_ext (	// src/main/scala/chisel3/util/Decoupled.scala:256:91
+    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
+    .R0_en   (1'h1),
+    .R0_clk  (clock),
+    .R0_data (_ram_ext_R0_data),
+    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
+    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :263:27, :298:17, :301:{26,35}
+    .W0_clk  (clock),
+    .W0_data (io_enq_bits)
+  );	// src/main/scala/chisel3/util/Decoupled.scala:256:91
+  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :262:24, :286:19
+  assign io_deq_valid = io_deq_valid_0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :285:16, :297:{24,39}
+  assign io_deq_bits = empty ? io_enq_bits : _ram_ext_R0_data;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :261:25, :293:17, :298:17, :299:19
+endmodule
+
+module AXI4Xbar_1(	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9
+  input         clock,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9
+                reset,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9
+  output        auto_anon_in_awready,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input         auto_anon_in_awvalid,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input  [3:0]  auto_anon_in_awid,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input  [31:0] auto_anon_in_awaddr,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input  [2:0]  auto_anon_in_awsize,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input  [1:0]  auto_anon_in_awburst,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output        auto_anon_in_wready,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input         auto_anon_in_wvalid,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input  [31:0] auto_anon_in_wdata,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input  [3:0]  auto_anon_in_wstrb,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input         auto_anon_in_wlast,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+                auto_anon_in_bready,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output        auto_anon_in_bvalid,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output [3:0]  auto_anon_in_bid,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output [1:0]  auto_anon_in_bresp,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output        auto_anon_in_arready,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input         auto_anon_in_arvalid,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input  [3:0]  auto_anon_in_arid,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input  [31:0] auto_anon_in_araddr,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input  [2:0]  auto_anon_in_arsize,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input  [1:0]  auto_anon_in_arburst,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input         auto_anon_in_rready,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output        auto_anon_in_rvalid,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output [3:0]  auto_anon_in_rid,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output [31:0] auto_anon_in_rdata,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output [1:0]  auto_anon_in_rresp,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output        auto_anon_in_rlast,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input         auto_anon_out_2_awready,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output        auto_anon_out_2_awvalid,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output [3:0]  auto_anon_out_2_awid,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output [27:0] auto_anon_out_2_awaddr,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input         auto_anon_out_2_wready,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output        auto_anon_out_2_wvalid,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output [31:0] auto_anon_out_2_wdata,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output [3:0]  auto_anon_out_2_wstrb,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output        auto_anon_out_2_bready,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input         auto_anon_out_2_bvalid,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input  [3:0]  auto_anon_out_2_bid,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input  [1:0]  auto_anon_out_2_bresp,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input         auto_anon_out_2_arready,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output        auto_anon_out_2_arvalid,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output [3:0]  auto_anon_out_2_arid,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output [27:0] auto_anon_out_2_araddr,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output        auto_anon_out_2_rready,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input         auto_anon_out_2_rvalid,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input  [3:0]  auto_anon_out_2_rid,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input  [31:0] auto_anon_out_2_rdata,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input  [1:0]  auto_anon_out_2_rresp,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output        auto_anon_out_1_awvalid,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+                auto_anon_out_1_wvalid,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input         auto_anon_out_1_arready,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output        auto_anon_out_1_arvalid,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output [3:0]  auto_anon_out_1_arid,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output [29:0] auto_anon_out_1_araddr,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output        auto_anon_out_1_rready,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input         auto_anon_out_1_rvalid,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input  [3:0]  auto_anon_out_1_rid,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input  [31:0] auto_anon_out_1_rdata,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input         auto_anon_out_0_awready,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output        auto_anon_out_0_awvalid,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output [3:0]  auto_anon_out_0_awid,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output [31:0] auto_anon_out_0_awaddr,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output [2:0]  auto_anon_out_0_awsize,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output [1:0]  auto_anon_out_0_awburst,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input         auto_anon_out_0_wready,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output        auto_anon_out_0_wvalid,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output [31:0] auto_anon_out_0_wdata,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output [3:0]  auto_anon_out_0_wstrb,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output        auto_anon_out_0_wlast,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+                auto_anon_out_0_bready,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input         auto_anon_out_0_bvalid,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input  [3:0]  auto_anon_out_0_bid,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input  [1:0]  auto_anon_out_0_bresp,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input         auto_anon_out_0_arready,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output        auto_anon_out_0_arvalid,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output [3:0]  auto_anon_out_0_arid,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output [31:0] auto_anon_out_0_araddr,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output [2:0]  auto_anon_out_0_arsize,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output [1:0]  auto_anon_out_0_arburst,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output        auto_anon_out_0_rready,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input         auto_anon_out_0_rvalid,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input  [3:0]  auto_anon_out_0_rid,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input  [31:0] auto_anon_out_0_rdata,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input  [1:0]  auto_anon_out_0_rresp,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input         auto_anon_out_0_rlast	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+);
+
+  wire [3:0]  _in_0_bT_9;	// src/main/scala/chisel3/util/Mux.scala:30:73
+  wire        in_0_bvalid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:308:22
+  wire [3:0]  _in_0_rT_20;	// src/main/scala/chisel3/util/Mux.scala:30:73
+  wire        _in_0_rT_5;	// src/main/scala/chisel3/util/Mux.scala:30:73
+  wire        in_0_rvalid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:308:22
+  wire        in_0_wready;	// src/main/scala/chisel3/util/Mux.scala:30:73
+  wire        in_0_awready;	// src/main/scala/chisel3/util/Mux.scala:30:73
+  wire        in_0_arready;	// src/main/scala/chisel3/util/Mux.scala:30:73
+  wire        anonIn_awready;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:163:45
+  wire        _awIn_0_io_enq_ready;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:74:47
+  wire        _awIn_0_io_deq_valid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:74:47
+  wire [2:0]  _awIn_0_io_deq_bits;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:74:47
+  wire [5:0]  _GEN = auto_anon_in_araddr[29:24] ^ 6'h21;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:31
+  wire        requestARIO_0_0 =
+    {auto_anon_in_araddr[29], auto_anon_in_araddr[24]} == 2'h0
+    | {_GEN[5:4], _GEN[0]} == 3'h0 | (&(auto_anon_in_araddr[29:28]));	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25, home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :71:97, home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{31,41,46,59}
+  wire        requestARIO_0_1 =
+    {auto_anon_in_araddr[29:28] ^ 2'h2, auto_anon_in_araddr[24]} == 3'h0;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{31,41,46,59}
+  wire        requestARIO_0_2 =
+    {auto_anon_in_araddr[29:28], ~(auto_anon_in_araddr[24])} == 3'h0;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{31,41,46,59}
+  wire [5:0]  _GEN_0 = auto_anon_in_awaddr[29:24] ^ 6'h21;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:31
+  wire        requestAWIO_0_0 =
+    {auto_anon_in_awaddr[29], auto_anon_in_awaddr[24]} == 2'h0
+    | {_GEN_0[5:4], _GEN_0[0]} == 3'h0 | (&(auto_anon_in_awaddr[29:28]));	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25, home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :71:97, home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{31,41,46,59}
+  wire        requestAWIO_0_1 =
+    {auto_anon_in_awaddr[29:28] ^ 2'h2, auto_anon_in_awaddr[24]} == 3'h0;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{31,41,46,59}
+  wire        requestAWIO_0_2 =
+    {auto_anon_in_awaddr[29:28], ~(auto_anon_in_awaddr[24])} == 3'h0;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{31,41,46,59}
+  wire [15:0] arSel = 16'h1 << auto_anon_in_arid;	// src/main/scala/chisel3/util/OneHot.scala:65:12
+  wire [15:0] awSel = 16'h1 << auto_anon_in_awid;	// src/main/scala/chisel3/util/OneHot.scala:65:12
+  wire [15:0] rSel = 16'h1 << _in_0_rT_20;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/chisel3/util/OneHot.scala:65:12
+  wire [15:0] bSel = 16'h1 << _in_0_bT_9;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/chisel3/util/OneHot.scala:65:12
+  wire        _arFIFOMap_15_T_1 = in_0_arready & auto_anon_in_arvalid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
+  wire        _arFIFOMap_0_T_2 = arSel[0] & _arFIFOMap_15_T_1;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:143:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/OneHot.scala:65:12
+  wire        _arFIFOMap_15_T_4 = auto_anon_in_rready & in_0_rvalid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:308:22, src/main/scala/chisel3/util/Decoupled.scala:51:35
+  wire        _arFIFOMap_0_T_6 = rSel[0] & _arFIFOMap_15_T_4 & _in_0_rT_5;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:144:{19,24,43}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/chisel3/util/OneHot.scala:65:12
+  reg         arFIFOMap_0_count;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
+  wire        _awFIFOMap_15_T_1 = anonIn_awready & auto_anon_in_awvalid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:163:45, src/main/scala/chisel3/util/Decoupled.scala:51:35
+  wire        _awFIFOMap_0_T_2 = awSel[0] & _awFIFOMap_15_T_1;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:147:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/OneHot.scala:65:12
+  wire        _awFIFOMap_15_T_4 = auto_anon_in_bready & in_0_bvalid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:308:22, src/main/scala/chisel3/util/Decoupled.scala:51:35
+  wire        _awFIFOMap_0_T_5 = bSel[0] & _awFIFOMap_15_T_4;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:148:{19,24}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/OneHot.scala:65:12
+  reg         awFIFOMap_0_count;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
+  wire        _arFIFOMap_1_T_2 = arSel[1] & _arFIFOMap_15_T_1;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:143:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/OneHot.scala:65:12
+  wire        _arFIFOMap_1_T_6 = rSel[1] & _arFIFOMap_15_T_4 & _in_0_rT_5;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:144:{19,24,43}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/chisel3/util/OneHot.scala:65:12
+  reg         arFIFOMap_1_count;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
+  wire        _awFIFOMap_1_T_2 = awSel[1] & _awFIFOMap_15_T_1;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:147:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/OneHot.scala:65:12
+  wire        _awFIFOMap_1_T_5 = bSel[1] & _awFIFOMap_15_T_4;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:148:{19,24}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/OneHot.scala:65:12
+  reg         awFIFOMap_1_count;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
+  wire        _arFIFOMap_2_T_2 = arSel[2] & _arFIFOMap_15_T_1;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:143:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/OneHot.scala:65:12
+  wire        _arFIFOMap_2_T_6 = rSel[2] & _arFIFOMap_15_T_4 & _in_0_rT_5;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:144:{19,24,43}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/chisel3/util/OneHot.scala:65:12
+  reg         arFIFOMap_2_count;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
+  wire        _awFIFOMap_2_T_2 = awSel[2] & _awFIFOMap_15_T_1;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:147:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/OneHot.scala:65:12
+  wire        _awFIFOMap_2_T_5 = bSel[2] & _awFIFOMap_15_T_4;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:148:{19,24}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/OneHot.scala:65:12
+  reg         awFIFOMap_2_count;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
+  wire        _arFIFOMap_3_T_2 = arSel[3] & _arFIFOMap_15_T_1;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:143:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/OneHot.scala:65:12
+  wire        _arFIFOMap_3_T_6 = rSel[3] & _arFIFOMap_15_T_4 & _in_0_rT_5;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:144:{19,24,43}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/chisel3/util/OneHot.scala:65:12
+  reg         arFIFOMap_3_count;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
+  wire        _awFIFOMap_3_T_2 = awSel[3] & _awFIFOMap_15_T_1;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:147:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/OneHot.scala:65:12
+  wire        _awFIFOMap_3_T_5 = bSel[3] & _awFIFOMap_15_T_4;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:148:{19,24}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/OneHot.scala:65:12
+  reg         awFIFOMap_3_count;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
+  wire        _arFIFOMap_4_T_2 = arSel[4] & _arFIFOMap_15_T_1;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:143:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/OneHot.scala:65:12
+  wire        _arFIFOMap_4_T_6 = rSel[4] & _arFIFOMap_15_T_4 & _in_0_rT_5;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:144:{19,24,43}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/chisel3/util/OneHot.scala:65:12
+  reg         arFIFOMap_4_count;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
+  wire        _awFIFOMap_4_T_2 = awSel[4] & _awFIFOMap_15_T_1;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:147:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/OneHot.scala:65:12
+  wire        _awFIFOMap_4_T_5 = bSel[4] & _awFIFOMap_15_T_4;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:148:{19,24}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/OneHot.scala:65:12
+  reg         awFIFOMap_4_count;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
+  wire        _arFIFOMap_5_T_2 = arSel[5] & _arFIFOMap_15_T_1;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:143:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/OneHot.scala:65:12
+  wire        _arFIFOMap_5_T_6 = rSel[5] & _arFIFOMap_15_T_4 & _in_0_rT_5;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:144:{19,24,43}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/chisel3/util/OneHot.scala:65:12
+  reg         arFIFOMap_5_count;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
+  wire        _awFIFOMap_5_T_2 = awSel[5] & _awFIFOMap_15_T_1;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:147:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/OneHot.scala:65:12
+  wire        _awFIFOMap_5_T_5 = bSel[5] & _awFIFOMap_15_T_4;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:148:{19,24}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/OneHot.scala:65:12
+  reg         awFIFOMap_5_count;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
+  wire        _arFIFOMap_6_T_2 = arSel[6] & _arFIFOMap_15_T_1;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:143:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/OneHot.scala:65:12
+  wire        _arFIFOMap_6_T_6 = rSel[6] & _arFIFOMap_15_T_4 & _in_0_rT_5;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:144:{19,24,43}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/chisel3/util/OneHot.scala:65:12
+  reg         arFIFOMap_6_count;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
+  wire        _awFIFOMap_6_T_2 = awSel[6] & _awFIFOMap_15_T_1;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:147:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/OneHot.scala:65:12
+  wire        _awFIFOMap_6_T_5 = bSel[6] & _awFIFOMap_15_T_4;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:148:{19,24}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/OneHot.scala:65:12
+  reg         awFIFOMap_6_count;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
+  wire        _arFIFOMap_7_T_2 = arSel[7] & _arFIFOMap_15_T_1;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:143:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/OneHot.scala:65:12
+  wire        _arFIFOMap_7_T_6 = rSel[7] & _arFIFOMap_15_T_4 & _in_0_rT_5;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:144:{19,24,43}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/chisel3/util/OneHot.scala:65:12
+  reg         arFIFOMap_7_count;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
+  wire        _awFIFOMap_7_T_2 = awSel[7] & _awFIFOMap_15_T_1;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:147:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/OneHot.scala:65:12
+  wire        _awFIFOMap_7_T_5 = bSel[7] & _awFIFOMap_15_T_4;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:148:{19,24}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/OneHot.scala:65:12
+  reg         awFIFOMap_7_count;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
+  wire        _arFIFOMap_8_T_2 = arSel[8] & _arFIFOMap_15_T_1;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:143:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/OneHot.scala:65:12
+  wire        _arFIFOMap_8_T_6 = rSel[8] & _arFIFOMap_15_T_4 & _in_0_rT_5;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:144:{19,24,43}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/chisel3/util/OneHot.scala:65:12
+  reg         arFIFOMap_8_count;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
+  wire        _awFIFOMap_8_T_2 = awSel[8] & _awFIFOMap_15_T_1;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:147:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/OneHot.scala:65:12
+  wire        _awFIFOMap_8_T_5 = bSel[8] & _awFIFOMap_15_T_4;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:148:{19,24}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/OneHot.scala:65:12
+  reg         awFIFOMap_8_count;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
+  wire        _arFIFOMap_9_T_2 = arSel[9] & _arFIFOMap_15_T_1;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:143:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/OneHot.scala:65:12
+  wire        _arFIFOMap_9_T_6 = rSel[9] & _arFIFOMap_15_T_4 & _in_0_rT_5;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:144:{19,24,43}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/chisel3/util/OneHot.scala:65:12
+  reg         arFIFOMap_9_count;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
+  wire        _awFIFOMap_9_T_2 = awSel[9] & _awFIFOMap_15_T_1;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:147:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/OneHot.scala:65:12
+  wire        _awFIFOMap_9_T_5 = bSel[9] & _awFIFOMap_15_T_4;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:148:{19,24}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/OneHot.scala:65:12
+  reg         awFIFOMap_9_count;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
+  wire        _arFIFOMap_10_T_2 = arSel[10] & _arFIFOMap_15_T_1;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:143:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/OneHot.scala:65:12
+  wire        _arFIFOMap_10_T_6 = rSel[10] & _arFIFOMap_15_T_4 & _in_0_rT_5;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:144:{19,24,43}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/chisel3/util/OneHot.scala:65:12
+  reg         arFIFOMap_10_count;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
+  wire        _awFIFOMap_10_T_2 = awSel[10] & _awFIFOMap_15_T_1;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:147:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/OneHot.scala:65:12
+  wire        _awFIFOMap_10_T_5 = bSel[10] & _awFIFOMap_15_T_4;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:148:{19,24}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/OneHot.scala:65:12
+  reg         awFIFOMap_10_count;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
+  wire        _arFIFOMap_11_T_2 = arSel[11] & _arFIFOMap_15_T_1;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:143:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/OneHot.scala:65:12
+  wire        _arFIFOMap_11_T_6 = rSel[11] & _arFIFOMap_15_T_4 & _in_0_rT_5;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:144:{19,24,43}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/chisel3/util/OneHot.scala:65:12
+  reg         arFIFOMap_11_count;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
+  wire        _awFIFOMap_11_T_2 = awSel[11] & _awFIFOMap_15_T_1;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:147:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/OneHot.scala:65:12
+  wire        _awFIFOMap_11_T_5 = bSel[11] & _awFIFOMap_15_T_4;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:148:{19,24}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/OneHot.scala:65:12
+  reg         awFIFOMap_11_count;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
+  wire        _arFIFOMap_12_T_2 = arSel[12] & _arFIFOMap_15_T_1;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:143:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/OneHot.scala:65:12
+  wire        _arFIFOMap_12_T_6 = rSel[12] & _arFIFOMap_15_T_4 & _in_0_rT_5;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:144:{19,24,43}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/chisel3/util/OneHot.scala:65:12
+  reg         arFIFOMap_12_count;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
+  wire        _awFIFOMap_12_T_2 = awSel[12] & _awFIFOMap_15_T_1;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:147:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/OneHot.scala:65:12
+  wire        _awFIFOMap_12_T_5 = bSel[12] & _awFIFOMap_15_T_4;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:148:{19,24}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/OneHot.scala:65:12
+  reg         awFIFOMap_12_count;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
+  wire        _arFIFOMap_13_T_2 = arSel[13] & _arFIFOMap_15_T_1;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:143:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/OneHot.scala:65:12
+  wire        _arFIFOMap_13_T_6 = rSel[13] & _arFIFOMap_15_T_4 & _in_0_rT_5;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:144:{19,24,43}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/chisel3/util/OneHot.scala:65:12
+  reg         arFIFOMap_13_count;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
+  wire        _awFIFOMap_13_T_2 = awSel[13] & _awFIFOMap_15_T_1;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:147:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/OneHot.scala:65:12
+  wire        _awFIFOMap_13_T_5 = bSel[13] & _awFIFOMap_15_T_4;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:148:{19,24}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/OneHot.scala:65:12
+  reg         awFIFOMap_13_count;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
+  wire        _arFIFOMap_14_T_2 = arSel[14] & _arFIFOMap_15_T_1;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:143:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/OneHot.scala:65:12
+  wire        _arFIFOMap_14_T_6 = rSel[14] & _arFIFOMap_15_T_4 & _in_0_rT_5;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:144:{19,24,43}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/chisel3/util/OneHot.scala:65:12
+  reg         arFIFOMap_14_count;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
+  wire        _awFIFOMap_14_T_2 = awSel[14] & _awFIFOMap_15_T_1;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:147:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/OneHot.scala:65:12
+  wire        _awFIFOMap_14_T_5 = bSel[14] & _awFIFOMap_15_T_4;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:148:{19,24}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/OneHot.scala:65:12
+  reg         awFIFOMap_14_count;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
+  wire        _arFIFOMap_15_T_2 = arSel[15] & _arFIFOMap_15_T_1;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:143:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/OneHot.scala:65:12
+  wire        _arFIFOMap_15_T_6 = rSel[15] & _arFIFOMap_15_T_4 & _in_0_rT_5;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:144:{19,24,43}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/chisel3/util/OneHot.scala:65:12
+  reg         arFIFOMap_15_count;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
+  wire        _awFIFOMap_15_T_2 = awSel[15] & _awFIFOMap_15_T_1;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:147:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/OneHot.scala:65:12
+  wire        _awFIFOMap_15_T_5 = bSel[15] & _awFIFOMap_15_T_4;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:148:{19,24}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/OneHot.scala:65:12
+  reg         awFIFOMap_15_count;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
+  reg         latched;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:161:30
+  wire        _anonIn_awready_T = latched | _awIn_0_io_enq_ready;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:74:47, :161:30, :162:57
+  wire        in_0_awvalid = auto_anon_in_awvalid & _anonIn_awready_T;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:162:{45,57}
+  assign anonIn_awready = in_0_awready & _anonIn_awready_T;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:162:57, :163:45, src/main/scala/chisel3/util/Mux.scala:30:73
+  wire        awIn_0_io_enq_valid = auto_anon_in_awvalid & ~latched;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:161:30, :164:{51,54}
+  wire        in_0_wvalid = auto_anon_in_wvalid & _awIn_0_io_deq_valid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:74:47, :169:43
+  assign in_0_arready =
+    requestARIO_0_0 & auto_anon_out_0_arready | requestARIO_0_1
+    & auto_anon_out_1_arready | requestARIO_0_2 & auto_anon_out_2_arready;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:71:97, home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}, src/main/scala/chisel3/util/Mux.scala:30:73
+  assign in_0_awready =
+    requestAWIO_0_0 & auto_anon_out_0_awready | requestAWIO_0_2
+    & auto_anon_out_2_awready;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:71:97, home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}, src/main/scala/chisel3/util/Mux.scala:30:73
+  assign in_0_wready =
+    _awIn_0_io_deq_bits[0] & auto_anon_out_0_wready | _awIn_0_io_deq_bits[2]
+    & auto_anon_out_2_wready;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:74:47, :84:73, src/main/scala/chisel3/util/Mux.scala:30:73
+  reg         idle_3;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:272:23
+  wire        anyValid =
+    auto_anon_out_0_rvalid | auto_anon_out_1_rvalid | auto_anon_out_2_rvalid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:276:36
+  wire [2:0]  readys_valid =
+    {auto_anon_out_2_rvalid, auto_anon_out_1_rvalid, auto_anon_out_0_rvalid};	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:278:49
+  reg  [2:0]  readys_mask;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/tilelink/Arbiter.scala:23:23
+  wire [2:0]  _readys_filter_T_1 = readys_valid & ~readys_mask;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:278:49, home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/tilelink/Arbiter.scala:23:23, :24:{28,30}
+  wire [3:0]  _GEN_1 =
+    {_readys_filter_T_1[1:0], auto_anon_out_2_rvalid, auto_anon_out_1_rvalid}
+    | {_readys_filter_T_1, auto_anon_out_2_rvalid};	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/tilelink/Arbiter.scala:24:28, home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/util/package.scala:262:{43,48}
+  wire [5:0]  readys_unready =
+    {1'h0,
+     _readys_filter_T_1[2],
+     _GEN_1[3],
+     _GEN_1[2:0] | {_readys_filter_T_1[2], _GEN_1[3:2]}} | {readys_mask, 3'h0};	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/tilelink/Arbiter.scala:23:23, :24:28, :25:{58,66}, home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/util/package.scala:262:{43,48}
+  wire [2:0]  readys_readys = ~(readys_unready[5:3] & readys_unready[2:0]);	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/tilelink/Arbiter.scala:25:58, :26:{18,29,39,48}
+  wire        prefixOR_1 = readys_readys[0] & auto_anon_out_0_rvalid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:278:73, :280:67, home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/tilelink/Arbiter.scala:26:18
+  wire        winner_3_1 = readys_readys[1] & auto_anon_out_1_rvalid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:278:73, :280:67, home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/tilelink/Arbiter.scala:26:18
+  wire        winner_3_2 = readys_readys[2] & auto_anon_out_2_rvalid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:278:73, :280:67, home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/tilelink/Arbiter.scala:26:18
+  reg         state_3_0;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:291:24
+  reg         state_3_1;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:291:24
+  reg         state_3_2;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:291:24
+  wire        muxState_3_0 = idle_3 ? prefixOR_1 : state_3_0;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:272:23, :280:67, :291:24, :292:23
+  wire        muxState_3_1 = idle_3 ? winner_3_1 : state_3_1;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:272:23, :280:67, :291:24, :292:23
+  wire        muxState_3_2 = idle_3 ? winner_3_2 : state_3_2;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:272:23, :280:67, :291:24, :292:23
+  assign in_0_rvalid =
+    idle_3
+      ? anyValid
+      : state_3_0 & auto_anon_out_0_rvalid | state_3_1 & auto_anon_out_1_rvalid
+        | state_3_2 & auto_anon_out_2_rvalid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:272:23, :276:36, :291:24, :308:22, src/main/scala/chisel3/util/Mux.scala:30:73
+  assign _in_0_rT_5 =
+    muxState_3_0 & auto_anon_out_0_rlast | muxState_3_1 | muxState_3_2;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:292:23, src/main/scala/chisel3/util/Mux.scala:30:73
+  assign _in_0_rT_20 =
+    (muxState_3_0 ? auto_anon_out_0_rid : 4'h0)
+    | (muxState_3_1 ? auto_anon_out_1_rid : 4'h0)
+    | (muxState_3_2 ? auto_anon_out_2_rid : 4'h0);	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:292:23, src/main/scala/chisel3/util/Mux.scala:30:73
+  reg         idle_4;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:272:23
+  wire        anyValid_1 = auto_anon_out_0_bvalid | auto_anon_out_2_bvalid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:276:36
+  wire [2:0]  readys_valid_1 = {auto_anon_out_2_bvalid, 1'h0, auto_anon_out_0_bvalid};	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:278:49
+  reg  [2:0]  readys_mask_1;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/tilelink/Arbiter.scala:23:23
+  wire [2:0]  _readys_filter_T_3 = readys_valid_1 & ~readys_mask_1;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:278:49, home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/tilelink/Arbiter.scala:23:23, :24:{28,30}
+  wire [3:0]  _GEN_2 =
+    {_readys_filter_T_3[1:0], auto_anon_out_2_bvalid, 1'h0}
+    | {_readys_filter_T_3, auto_anon_out_2_bvalid};	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/tilelink/Arbiter.scala:24:28, home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/util/package.scala:262:{43,48}
+  wire [5:0]  readys_unready_1 =
+    {1'h0,
+     _readys_filter_T_3[2],
+     _GEN_2[3],
+     _GEN_2[2:0] | {_readys_filter_T_3[2], _GEN_2[3:2]}} | {readys_mask_1, 3'h0};	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/tilelink/Arbiter.scala:23:23, :24:28, :25:{58,66}, home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/util/package.scala:262:{43,48}
+  wire [2:0]  readys_readys_1 = ~(readys_unready_1[5:3] & readys_unready_1[2:0]);	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/tilelink/Arbiter.scala:25:58, :26:{18,29,39,48}
+  wire        winner_4_0 = readys_readys_1[0] & auto_anon_out_0_bvalid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:278:73, :280:67, home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/tilelink/Arbiter.scala:26:18
+  wire        winner_4_2 = readys_readys_1[2] & auto_anon_out_2_bvalid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:278:73, :280:67, home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/tilelink/Arbiter.scala:26:18
+  `ifndef SYNTHESIS	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+    always @(posedge clock) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+      if (~reset & ~(~_arFIFOMap_0_T_6 | arFIFOMap_0_count)) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :131:{22,23,34}, :144:{24,43}
+        if (`ASSERT_VERBOSE_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+          $error("Assertion failed at Xbar.scala:131\n");	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+        if (`STOP_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+          $fatal;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+      end
+      if (~reset & ~(~_arFIFOMap_0_T_2 | ~arFIFOMap_0_count)) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :132:{22,23,34,43}, :143:25
+        if (`ASSERT_VERBOSE_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+          $error("Assertion failed at Xbar.scala:132\n");	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+        if (`STOP_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+          $fatal;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+      end
+      if (~reset & ~(~_awFIFOMap_0_T_5 | awFIFOMap_0_count)) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :131:{22,23,34}, :148:24
+        if (`ASSERT_VERBOSE_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+          $error("Assertion failed at Xbar.scala:131\n");	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+        if (`STOP_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+          $fatal;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+      end
+      if (~reset & ~(~_awFIFOMap_0_T_2 | ~awFIFOMap_0_count)) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :132:{22,23,34,43}, :147:25
+        if (`ASSERT_VERBOSE_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+          $error("Assertion failed at Xbar.scala:132\n");	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+        if (`STOP_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+          $fatal;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+      end
+      if (~reset & ~(~_arFIFOMap_1_T_6 | arFIFOMap_1_count)) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :131:{22,23,34}, :144:{24,43}
+        if (`ASSERT_VERBOSE_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+          $error("Assertion failed at Xbar.scala:131\n");	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+        if (`STOP_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+          $fatal;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+      end
+      if (~reset & ~(~_arFIFOMap_1_T_2 | ~arFIFOMap_1_count)) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :132:{22,23,34,43}, :143:25
+        if (`ASSERT_VERBOSE_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+          $error("Assertion failed at Xbar.scala:132\n");	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+        if (`STOP_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+          $fatal;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+      end
+      if (~reset & ~(~_awFIFOMap_1_T_5 | awFIFOMap_1_count)) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :131:{22,23,34}, :148:24
+        if (`ASSERT_VERBOSE_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+          $error("Assertion failed at Xbar.scala:131\n");	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+        if (`STOP_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+          $fatal;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+      end
+      if (~reset & ~(~_awFIFOMap_1_T_2 | ~awFIFOMap_1_count)) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :132:{22,23,34,43}, :147:25
+        if (`ASSERT_VERBOSE_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+          $error("Assertion failed at Xbar.scala:132\n");	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+        if (`STOP_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+          $fatal;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+      end
+      if (~reset & ~(~_arFIFOMap_2_T_6 | arFIFOMap_2_count)) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :131:{22,23,34}, :144:{24,43}
+        if (`ASSERT_VERBOSE_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+          $error("Assertion failed at Xbar.scala:131\n");	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+        if (`STOP_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+          $fatal;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+      end
+      if (~reset & ~(~_arFIFOMap_2_T_2 | ~arFIFOMap_2_count)) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :132:{22,23,34,43}, :143:25
+        if (`ASSERT_VERBOSE_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+          $error("Assertion failed at Xbar.scala:132\n");	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+        if (`STOP_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+          $fatal;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+      end
+      if (~reset & ~(~_awFIFOMap_2_T_5 | awFIFOMap_2_count)) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :131:{22,23,34}, :148:24
+        if (`ASSERT_VERBOSE_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+          $error("Assertion failed at Xbar.scala:131\n");	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+        if (`STOP_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+          $fatal;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+      end
+      if (~reset & ~(~_awFIFOMap_2_T_2 | ~awFIFOMap_2_count)) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :132:{22,23,34,43}, :147:25
+        if (`ASSERT_VERBOSE_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+          $error("Assertion failed at Xbar.scala:132\n");	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+        if (`STOP_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+          $fatal;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+      end
+      if (~reset & ~(~_arFIFOMap_3_T_6 | arFIFOMap_3_count)) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :131:{22,23,34}, :144:{24,43}
+        if (`ASSERT_VERBOSE_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+          $error("Assertion failed at Xbar.scala:131\n");	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+        if (`STOP_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+          $fatal;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+      end
+      if (~reset & ~(~_arFIFOMap_3_T_2 | ~arFIFOMap_3_count)) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :132:{22,23,34,43}, :143:25
+        if (`ASSERT_VERBOSE_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+          $error("Assertion failed at Xbar.scala:132\n");	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+        if (`STOP_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+          $fatal;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+      end
+      if (~reset & ~(~_awFIFOMap_3_T_5 | awFIFOMap_3_count)) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :131:{22,23,34}, :148:24
+        if (`ASSERT_VERBOSE_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+          $error("Assertion failed at Xbar.scala:131\n");	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+        if (`STOP_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+          $fatal;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+      end
+      if (~reset & ~(~_awFIFOMap_3_T_2 | ~awFIFOMap_3_count)) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :132:{22,23,34,43}, :147:25
+        if (`ASSERT_VERBOSE_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+          $error("Assertion failed at Xbar.scala:132\n");	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+        if (`STOP_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+          $fatal;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+      end
+      if (~reset & ~(~_arFIFOMap_4_T_6 | arFIFOMap_4_count)) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :131:{22,23,34}, :144:{24,43}
+        if (`ASSERT_VERBOSE_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+          $error("Assertion failed at Xbar.scala:131\n");	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+        if (`STOP_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+          $fatal;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+      end
+      if (~reset & ~(~_arFIFOMap_4_T_2 | ~arFIFOMap_4_count)) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :132:{22,23,34,43}, :143:25
+        if (`ASSERT_VERBOSE_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+          $error("Assertion failed at Xbar.scala:132\n");	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+        if (`STOP_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+          $fatal;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+      end
+      if (~reset & ~(~_awFIFOMap_4_T_5 | awFIFOMap_4_count)) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :131:{22,23,34}, :148:24
+        if (`ASSERT_VERBOSE_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+          $error("Assertion failed at Xbar.scala:131\n");	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+        if (`STOP_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+          $fatal;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+      end
+      if (~reset & ~(~_awFIFOMap_4_T_2 | ~awFIFOMap_4_count)) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :132:{22,23,34,43}, :147:25
+        if (`ASSERT_VERBOSE_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+          $error("Assertion failed at Xbar.scala:132\n");	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+        if (`STOP_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+          $fatal;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+      end
+      if (~reset & ~(~_arFIFOMap_5_T_6 | arFIFOMap_5_count)) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :131:{22,23,34}, :144:{24,43}
+        if (`ASSERT_VERBOSE_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+          $error("Assertion failed at Xbar.scala:131\n");	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+        if (`STOP_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+          $fatal;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+      end
+      if (~reset & ~(~_arFIFOMap_5_T_2 | ~arFIFOMap_5_count)) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :132:{22,23,34,43}, :143:25
+        if (`ASSERT_VERBOSE_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+          $error("Assertion failed at Xbar.scala:132\n");	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+        if (`STOP_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+          $fatal;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+      end
+      if (~reset & ~(~_awFIFOMap_5_T_5 | awFIFOMap_5_count)) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :131:{22,23,34}, :148:24
+        if (`ASSERT_VERBOSE_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+          $error("Assertion failed at Xbar.scala:131\n");	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+        if (`STOP_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+          $fatal;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+      end
+      if (~reset & ~(~_awFIFOMap_5_T_2 | ~awFIFOMap_5_count)) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :132:{22,23,34,43}, :147:25
+        if (`ASSERT_VERBOSE_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+          $error("Assertion failed at Xbar.scala:132\n");	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+        if (`STOP_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+          $fatal;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+      end
+      if (~reset & ~(~_arFIFOMap_6_T_6 | arFIFOMap_6_count)) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :131:{22,23,34}, :144:{24,43}
+        if (`ASSERT_VERBOSE_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+          $error("Assertion failed at Xbar.scala:131\n");	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+        if (`STOP_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+          $fatal;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+      end
+      if (~reset & ~(~_arFIFOMap_6_T_2 | ~arFIFOMap_6_count)) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :132:{22,23,34,43}, :143:25
+        if (`ASSERT_VERBOSE_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+          $error("Assertion failed at Xbar.scala:132\n");	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+        if (`STOP_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+          $fatal;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+      end
+      if (~reset & ~(~_awFIFOMap_6_T_5 | awFIFOMap_6_count)) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :131:{22,23,34}, :148:24
+        if (`ASSERT_VERBOSE_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+          $error("Assertion failed at Xbar.scala:131\n");	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+        if (`STOP_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+          $fatal;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+      end
+      if (~reset & ~(~_awFIFOMap_6_T_2 | ~awFIFOMap_6_count)) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :132:{22,23,34,43}, :147:25
+        if (`ASSERT_VERBOSE_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+          $error("Assertion failed at Xbar.scala:132\n");	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+        if (`STOP_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+          $fatal;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+      end
+      if (~reset & ~(~_arFIFOMap_7_T_6 | arFIFOMap_7_count)) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :131:{22,23,34}, :144:{24,43}
+        if (`ASSERT_VERBOSE_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+          $error("Assertion failed at Xbar.scala:131\n");	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+        if (`STOP_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+          $fatal;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+      end
+      if (~reset & ~(~_arFIFOMap_7_T_2 | ~arFIFOMap_7_count)) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :132:{22,23,34,43}, :143:25
+        if (`ASSERT_VERBOSE_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+          $error("Assertion failed at Xbar.scala:132\n");	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+        if (`STOP_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+          $fatal;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+      end
+      if (~reset & ~(~_awFIFOMap_7_T_5 | awFIFOMap_7_count)) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :131:{22,23,34}, :148:24
+        if (`ASSERT_VERBOSE_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+          $error("Assertion failed at Xbar.scala:131\n");	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+        if (`STOP_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+          $fatal;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+      end
+      if (~reset & ~(~_awFIFOMap_7_T_2 | ~awFIFOMap_7_count)) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :132:{22,23,34,43}, :147:25
+        if (`ASSERT_VERBOSE_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+          $error("Assertion failed at Xbar.scala:132\n");	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+        if (`STOP_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+          $fatal;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+      end
+      if (~reset & ~(~_arFIFOMap_8_T_6 | arFIFOMap_8_count)) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :131:{22,23,34}, :144:{24,43}
+        if (`ASSERT_VERBOSE_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+          $error("Assertion failed at Xbar.scala:131\n");	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+        if (`STOP_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+          $fatal;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+      end
+      if (~reset & ~(~_arFIFOMap_8_T_2 | ~arFIFOMap_8_count)) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :132:{22,23,34,43}, :143:25
+        if (`ASSERT_VERBOSE_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+          $error("Assertion failed at Xbar.scala:132\n");	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+        if (`STOP_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+          $fatal;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+      end
+      if (~reset & ~(~_awFIFOMap_8_T_5 | awFIFOMap_8_count)) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :131:{22,23,34}, :148:24
+        if (`ASSERT_VERBOSE_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+          $error("Assertion failed at Xbar.scala:131\n");	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+        if (`STOP_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+          $fatal;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+      end
+      if (~reset & ~(~_awFIFOMap_8_T_2 | ~awFIFOMap_8_count)) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :132:{22,23,34,43}, :147:25
+        if (`ASSERT_VERBOSE_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+          $error("Assertion failed at Xbar.scala:132\n");	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+        if (`STOP_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+          $fatal;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+      end
+      if (~reset & ~(~_arFIFOMap_9_T_6 | arFIFOMap_9_count)) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :131:{22,23,34}, :144:{24,43}
+        if (`ASSERT_VERBOSE_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+          $error("Assertion failed at Xbar.scala:131\n");	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+        if (`STOP_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+          $fatal;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+      end
+      if (~reset & ~(~_arFIFOMap_9_T_2 | ~arFIFOMap_9_count)) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :132:{22,23,34,43}, :143:25
+        if (`ASSERT_VERBOSE_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+          $error("Assertion failed at Xbar.scala:132\n");	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+        if (`STOP_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+          $fatal;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+      end
+      if (~reset & ~(~_awFIFOMap_9_T_5 | awFIFOMap_9_count)) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :131:{22,23,34}, :148:24
+        if (`ASSERT_VERBOSE_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+          $error("Assertion failed at Xbar.scala:131\n");	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+        if (`STOP_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+          $fatal;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+      end
+      if (~reset & ~(~_awFIFOMap_9_T_2 | ~awFIFOMap_9_count)) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :132:{22,23,34,43}, :147:25
+        if (`ASSERT_VERBOSE_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+          $error("Assertion failed at Xbar.scala:132\n");	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+        if (`STOP_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+          $fatal;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+      end
+      if (~reset & ~(~_arFIFOMap_10_T_6 | arFIFOMap_10_count)) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :131:{22,23,34}, :144:{24,43}
+        if (`ASSERT_VERBOSE_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+          $error("Assertion failed at Xbar.scala:131\n");	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+        if (`STOP_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+          $fatal;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+      end
+      if (~reset & ~(~_arFIFOMap_10_T_2 | ~arFIFOMap_10_count)) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :132:{22,23,34,43}, :143:25
+        if (`ASSERT_VERBOSE_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+          $error("Assertion failed at Xbar.scala:132\n");	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+        if (`STOP_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+          $fatal;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+      end
+      if (~reset & ~(~_awFIFOMap_10_T_5 | awFIFOMap_10_count)) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :131:{22,23,34}, :148:24
+        if (`ASSERT_VERBOSE_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+          $error("Assertion failed at Xbar.scala:131\n");	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+        if (`STOP_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+          $fatal;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+      end
+      if (~reset & ~(~_awFIFOMap_10_T_2 | ~awFIFOMap_10_count)) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :132:{22,23,34,43}, :147:25
+        if (`ASSERT_VERBOSE_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+          $error("Assertion failed at Xbar.scala:132\n");	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+        if (`STOP_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+          $fatal;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+      end
+      if (~reset & ~(~_arFIFOMap_11_T_6 | arFIFOMap_11_count)) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :131:{22,23,34}, :144:{24,43}
+        if (`ASSERT_VERBOSE_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+          $error("Assertion failed at Xbar.scala:131\n");	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+        if (`STOP_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+          $fatal;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+      end
+      if (~reset & ~(~_arFIFOMap_11_T_2 | ~arFIFOMap_11_count)) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :132:{22,23,34,43}, :143:25
+        if (`ASSERT_VERBOSE_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+          $error("Assertion failed at Xbar.scala:132\n");	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+        if (`STOP_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+          $fatal;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+      end
+      if (~reset & ~(~_awFIFOMap_11_T_5 | awFIFOMap_11_count)) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :131:{22,23,34}, :148:24
+        if (`ASSERT_VERBOSE_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+          $error("Assertion failed at Xbar.scala:131\n");	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+        if (`STOP_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+          $fatal;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+      end
+      if (~reset & ~(~_awFIFOMap_11_T_2 | ~awFIFOMap_11_count)) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :132:{22,23,34,43}, :147:25
+        if (`ASSERT_VERBOSE_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+          $error("Assertion failed at Xbar.scala:132\n");	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+        if (`STOP_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+          $fatal;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+      end
+      if (~reset & ~(~_arFIFOMap_12_T_6 | arFIFOMap_12_count)) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :131:{22,23,34}, :144:{24,43}
+        if (`ASSERT_VERBOSE_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+          $error("Assertion failed at Xbar.scala:131\n");	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+        if (`STOP_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+          $fatal;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+      end
+      if (~reset & ~(~_arFIFOMap_12_T_2 | ~arFIFOMap_12_count)) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :132:{22,23,34,43}, :143:25
+        if (`ASSERT_VERBOSE_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+          $error("Assertion failed at Xbar.scala:132\n");	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+        if (`STOP_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+          $fatal;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+      end
+      if (~reset & ~(~_awFIFOMap_12_T_5 | awFIFOMap_12_count)) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :131:{22,23,34}, :148:24
+        if (`ASSERT_VERBOSE_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+          $error("Assertion failed at Xbar.scala:131\n");	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+        if (`STOP_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+          $fatal;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+      end
+      if (~reset & ~(~_awFIFOMap_12_T_2 | ~awFIFOMap_12_count)) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :132:{22,23,34,43}, :147:25
+        if (`ASSERT_VERBOSE_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+          $error("Assertion failed at Xbar.scala:132\n");	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+        if (`STOP_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+          $fatal;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+      end
+      if (~reset & ~(~_arFIFOMap_13_T_6 | arFIFOMap_13_count)) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :131:{22,23,34}, :144:{24,43}
+        if (`ASSERT_VERBOSE_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+          $error("Assertion failed at Xbar.scala:131\n");	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+        if (`STOP_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+          $fatal;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+      end
+      if (~reset & ~(~_arFIFOMap_13_T_2 | ~arFIFOMap_13_count)) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :132:{22,23,34,43}, :143:25
+        if (`ASSERT_VERBOSE_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+          $error("Assertion failed at Xbar.scala:132\n");	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+        if (`STOP_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+          $fatal;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+      end
+      if (~reset & ~(~_awFIFOMap_13_T_5 | awFIFOMap_13_count)) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :131:{22,23,34}, :148:24
+        if (`ASSERT_VERBOSE_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+          $error("Assertion failed at Xbar.scala:131\n");	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+        if (`STOP_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+          $fatal;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+      end
+      if (~reset & ~(~_awFIFOMap_13_T_2 | ~awFIFOMap_13_count)) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :132:{22,23,34,43}, :147:25
+        if (`ASSERT_VERBOSE_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+          $error("Assertion failed at Xbar.scala:132\n");	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+        if (`STOP_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+          $fatal;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+      end
+      if (~reset & ~(~_arFIFOMap_14_T_6 | arFIFOMap_14_count)) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :131:{22,23,34}, :144:{24,43}
+        if (`ASSERT_VERBOSE_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+          $error("Assertion failed at Xbar.scala:131\n");	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+        if (`STOP_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+          $fatal;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+      end
+      if (~reset & ~(~_arFIFOMap_14_T_2 | ~arFIFOMap_14_count)) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :132:{22,23,34,43}, :143:25
+        if (`ASSERT_VERBOSE_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+          $error("Assertion failed at Xbar.scala:132\n");	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+        if (`STOP_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+          $fatal;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+      end
+      if (~reset & ~(~_awFIFOMap_14_T_5 | awFIFOMap_14_count)) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :131:{22,23,34}, :148:24
+        if (`ASSERT_VERBOSE_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+          $error("Assertion failed at Xbar.scala:131\n");	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+        if (`STOP_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+          $fatal;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+      end
+      if (~reset & ~(~_awFIFOMap_14_T_2 | ~awFIFOMap_14_count)) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :132:{22,23,34,43}, :147:25
+        if (`ASSERT_VERBOSE_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+          $error("Assertion failed at Xbar.scala:132\n");	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+        if (`STOP_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+          $fatal;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+      end
+      if (~reset & ~(~_arFIFOMap_15_T_6 | arFIFOMap_15_count)) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :131:{22,23,34}, :144:{24,43}
+        if (`ASSERT_VERBOSE_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+          $error("Assertion failed at Xbar.scala:131\n");	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+        if (`STOP_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+          $fatal;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+      end
+      if (~reset & ~(~_arFIFOMap_15_T_2 | ~arFIFOMap_15_count)) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :132:{22,23,34,43}, :143:25
+        if (`ASSERT_VERBOSE_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+          $error("Assertion failed at Xbar.scala:132\n");	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+        if (`STOP_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+          $fatal;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+      end
+      if (~reset & ~(~_awFIFOMap_15_T_5 | awFIFOMap_15_count)) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :131:{22,23,34}, :148:24
+        if (`ASSERT_VERBOSE_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+          $error("Assertion failed at Xbar.scala:131\n");	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+        if (`STOP_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+          $fatal;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:131:22
+      end
+      if (~reset & ~(~_awFIFOMap_15_T_2 | ~awFIFOMap_15_count)) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :132:{22,23,34,43}, :147:25
+        if (`ASSERT_VERBOSE_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+          $error("Assertion failed at Xbar.scala:132\n");	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+        if (`STOP_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+          $fatal;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:132:22
+      end
+      if (~reset
+          & ~((~prefixOR_1 | ~winner_3_1)
+              & (~(prefixOR_1 | winner_3_1) | ~winner_3_2))) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:280:67, :285:46, :286:{11,54,57,60,75}, :288:12
+        if (`ASSERT_VERBOSE_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:286:11
+          $error("Assertion failed at Xbar.scala:286\n");	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:286:11
+        if (`STOP_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:286:11
+          $fatal;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:286:11
+      end
+      if (~reset & ~(~anyValid | prefixOR_1 | winner_3_1 | winner_3_2)) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:276:36, :280:67, :288:{12,13,23,41}
+        if (`ASSERT_VERBOSE_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:288:12
+          $error("Assertion failed at Xbar.scala:288\n");	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:288:12
+        if (`STOP_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:288:12
+          $fatal;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:288:12
+      end
+      if (~reset & ~(~winner_4_0 | ~winner_4_2)) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:280:67, :286:{11,54,57,60}, :288:12
+        if (`ASSERT_VERBOSE_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:286:11
+          $error("Assertion failed at Xbar.scala:286\n");	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:286:11
+        if (`STOP_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:286:11
+          $fatal;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:286:11
+      end
+      if (~reset & ~(~anyValid_1 | winner_4_0 | winner_4_2)) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:276:36, :280:67, :288:{12,13,23,41}
+        if (`ASSERT_VERBOSE_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:288:12
+          $error("Assertion failed at Xbar.scala:288\n");	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:288:12
+        if (`STOP_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:288:12
+          $fatal;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:288:12
+      end
+    end // always @(posedge)
+  `endif // not def SYNTHESIS
+  reg         state_4_0;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:291:24
+  reg         state_4_2;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:291:24
+  wire        muxState_4_0 = idle_4 ? winner_4_0 : state_4_0;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:272:23, :280:67, :291:24, :292:23
+  wire        muxState_4_2 = idle_4 ? winner_4_2 : state_4_2;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:272:23, :280:67, :291:24, :292:23
+  assign in_0_bvalid =
+    idle_4
+      ? anyValid_1
+      : state_4_0 & auto_anon_out_0_bvalid | state_4_2 & auto_anon_out_2_bvalid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:272:23, :276:36, :291:24, :308:22, src/main/scala/chisel3/util/Mux.scala:30:73
+  assign _in_0_bT_9 =
+    (muxState_4_0 ? auto_anon_out_0_bid : 4'h0)
+    | (muxState_4_2 ? auto_anon_out_2_bid : 4'h0);	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:292:23, src/main/scala/chisel3/util/Mux.scala:30:73
+  always @(posedge clock) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9
+    if (reset) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9
+      arFIFOMap_0_count <= 1'h0;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
+      awFIFOMap_0_count <= 1'h0;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
+      arFIFOMap_1_count <= 1'h0;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
+      awFIFOMap_1_count <= 1'h0;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
+      arFIFOMap_2_count <= 1'h0;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
+      awFIFOMap_2_count <= 1'h0;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
+      arFIFOMap_3_count <= 1'h0;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
+      awFIFOMap_3_count <= 1'h0;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
+      arFIFOMap_4_count <= 1'h0;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
+      awFIFOMap_4_count <= 1'h0;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
+      arFIFOMap_5_count <= 1'h0;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
+      awFIFOMap_5_count <= 1'h0;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
+      arFIFOMap_6_count <= 1'h0;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
+      awFIFOMap_6_count <= 1'h0;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
+      arFIFOMap_7_count <= 1'h0;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
+      awFIFOMap_7_count <= 1'h0;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
+      arFIFOMap_8_count <= 1'h0;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
+      awFIFOMap_8_count <= 1'h0;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
+      arFIFOMap_9_count <= 1'h0;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
+      awFIFOMap_9_count <= 1'h0;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
+      arFIFOMap_10_count <= 1'h0;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
+      awFIFOMap_10_count <= 1'h0;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
+      arFIFOMap_11_count <= 1'h0;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
+      awFIFOMap_11_count <= 1'h0;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
+      arFIFOMap_12_count <= 1'h0;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
+      awFIFOMap_12_count <= 1'h0;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
+      arFIFOMap_13_count <= 1'h0;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
+      awFIFOMap_13_count <= 1'h0;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
+      arFIFOMap_14_count <= 1'h0;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
+      awFIFOMap_14_count <= 1'h0;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
+      arFIFOMap_15_count <= 1'h0;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
+      awFIFOMap_15_count <= 1'h0;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34
+      latched <= 1'h0;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:161:30
+      idle_3 <= 1'h1;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:272:23
+      readys_mask <= 3'h7;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/tilelink/Arbiter.scala:23:23
+      state_3_0 <= 1'h0;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:291:24
+      state_3_1 <= 1'h0;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:291:24
+      state_3_2 <= 1'h0;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:291:24
+      idle_4 <= 1'h1;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:272:23
+      readys_mask_1 <= 3'h7;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/tilelink/Arbiter.scala:23:23
+      state_4_0 <= 1'h0;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:291:24
+      state_4_2 <= 1'h0;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:291:24
+    end
+    else begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9
+      arFIFOMap_0_count <= arFIFOMap_0_count + _arFIFOMap_0_T_2 - _arFIFOMap_0_T_6;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :130:{30,48}, :143:25, :144:{24,43}
+      awFIFOMap_0_count <= awFIFOMap_0_count + _awFIFOMap_0_T_2 - _awFIFOMap_0_T_5;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :130:{30,48}, :147:25, :148:24
+      arFIFOMap_1_count <= arFIFOMap_1_count + _arFIFOMap_1_T_2 - _arFIFOMap_1_T_6;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :130:{30,48}, :143:25, :144:{24,43}
+      awFIFOMap_1_count <= awFIFOMap_1_count + _awFIFOMap_1_T_2 - _awFIFOMap_1_T_5;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :130:{30,48}, :147:25, :148:24
+      arFIFOMap_2_count <= arFIFOMap_2_count + _arFIFOMap_2_T_2 - _arFIFOMap_2_T_6;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :130:{30,48}, :143:25, :144:{24,43}
+      awFIFOMap_2_count <= awFIFOMap_2_count + _awFIFOMap_2_T_2 - _awFIFOMap_2_T_5;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :130:{30,48}, :147:25, :148:24
+      arFIFOMap_3_count <= arFIFOMap_3_count + _arFIFOMap_3_T_2 - _arFIFOMap_3_T_6;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :130:{30,48}, :143:25, :144:{24,43}
+      awFIFOMap_3_count <= awFIFOMap_3_count + _awFIFOMap_3_T_2 - _awFIFOMap_3_T_5;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :130:{30,48}, :147:25, :148:24
+      arFIFOMap_4_count <= arFIFOMap_4_count + _arFIFOMap_4_T_2 - _arFIFOMap_4_T_6;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :130:{30,48}, :143:25, :144:{24,43}
+      awFIFOMap_4_count <= awFIFOMap_4_count + _awFIFOMap_4_T_2 - _awFIFOMap_4_T_5;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :130:{30,48}, :147:25, :148:24
+      arFIFOMap_5_count <= arFIFOMap_5_count + _arFIFOMap_5_T_2 - _arFIFOMap_5_T_6;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :130:{30,48}, :143:25, :144:{24,43}
+      awFIFOMap_5_count <= awFIFOMap_5_count + _awFIFOMap_5_T_2 - _awFIFOMap_5_T_5;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :130:{30,48}, :147:25, :148:24
+      arFIFOMap_6_count <= arFIFOMap_6_count + _arFIFOMap_6_T_2 - _arFIFOMap_6_T_6;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :130:{30,48}, :143:25, :144:{24,43}
+      awFIFOMap_6_count <= awFIFOMap_6_count + _awFIFOMap_6_T_2 - _awFIFOMap_6_T_5;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :130:{30,48}, :147:25, :148:24
+      arFIFOMap_7_count <= arFIFOMap_7_count + _arFIFOMap_7_T_2 - _arFIFOMap_7_T_6;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :130:{30,48}, :143:25, :144:{24,43}
+      awFIFOMap_7_count <= awFIFOMap_7_count + _awFIFOMap_7_T_2 - _awFIFOMap_7_T_5;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :130:{30,48}, :147:25, :148:24
+      arFIFOMap_8_count <= arFIFOMap_8_count + _arFIFOMap_8_T_2 - _arFIFOMap_8_T_6;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :130:{30,48}, :143:25, :144:{24,43}
+      awFIFOMap_8_count <= awFIFOMap_8_count + _awFIFOMap_8_T_2 - _awFIFOMap_8_T_5;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :130:{30,48}, :147:25, :148:24
+      arFIFOMap_9_count <= arFIFOMap_9_count + _arFIFOMap_9_T_2 - _arFIFOMap_9_T_6;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :130:{30,48}, :143:25, :144:{24,43}
+      awFIFOMap_9_count <= awFIFOMap_9_count + _awFIFOMap_9_T_2 - _awFIFOMap_9_T_5;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :130:{30,48}, :147:25, :148:24
+      arFIFOMap_10_count <= arFIFOMap_10_count + _arFIFOMap_10_T_2 - _arFIFOMap_10_T_6;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :130:{30,48}, :143:25, :144:{24,43}
+      awFIFOMap_10_count <= awFIFOMap_10_count + _awFIFOMap_10_T_2 - _awFIFOMap_10_T_5;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :130:{30,48}, :147:25, :148:24
+      arFIFOMap_11_count <= arFIFOMap_11_count + _arFIFOMap_11_T_2 - _arFIFOMap_11_T_6;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :130:{30,48}, :143:25, :144:{24,43}
+      awFIFOMap_11_count <= awFIFOMap_11_count + _awFIFOMap_11_T_2 - _awFIFOMap_11_T_5;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :130:{30,48}, :147:25, :148:24
+      arFIFOMap_12_count <= arFIFOMap_12_count + _arFIFOMap_12_T_2 - _arFIFOMap_12_T_6;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :130:{30,48}, :143:25, :144:{24,43}
+      awFIFOMap_12_count <= awFIFOMap_12_count + _awFIFOMap_12_T_2 - _awFIFOMap_12_T_5;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :130:{30,48}, :147:25, :148:24
+      arFIFOMap_13_count <= arFIFOMap_13_count + _arFIFOMap_13_T_2 - _arFIFOMap_13_T_6;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :130:{30,48}, :143:25, :144:{24,43}
+      awFIFOMap_13_count <= awFIFOMap_13_count + _awFIFOMap_13_T_2 - _awFIFOMap_13_T_5;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :130:{30,48}, :147:25, :148:24
+      arFIFOMap_14_count <= arFIFOMap_14_count + _arFIFOMap_14_T_2 - _arFIFOMap_14_T_6;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :130:{30,48}, :143:25, :144:{24,43}
+      awFIFOMap_14_count <= awFIFOMap_14_count + _awFIFOMap_14_T_2 - _awFIFOMap_14_T_5;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :130:{30,48}, :147:25, :148:24
+      arFIFOMap_15_count <= arFIFOMap_15_count + _arFIFOMap_15_T_2 - _arFIFOMap_15_T_6;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :130:{30,48}, :143:25, :144:{24,43}
+      awFIFOMap_15_count <= awFIFOMap_15_count + _awFIFOMap_15_T_2 - _awFIFOMap_15_T_5;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:128:34, :130:{30,48}, :147:25, :148:24
+      latched <=
+        ~(in_0_awready & in_0_awvalid)
+        & (_awIn_0_io_enq_ready & awIn_0_io_enq_valid | latched);	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:74:47, :161:30, :162:45, :164:51, :165:{36,46}, :166:{30,40}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
+      idle_3 <= auto_anon_in_rready & in_0_rvalid | ~anyValid & idle_3;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:272:23, :276:36, :296:{21,28}, :297:{22,29}, :308:22, src/main/scala/chisel3/util/Decoupled.scala:51:35
+      if (idle_3 & (|readys_valid)) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:272:23, :278:49, home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/tilelink/Arbiter.scala:27:{18,27}
+        automatic logic [2:0] _readys_mask_T = readys_readys & readys_valid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:278:49, home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/tilelink/Arbiter.scala:26:18, :28:29
+        automatic logic [2:0] _readys_mask_T_3 =
+          _readys_mask_T | {_readys_mask_T[1:0], 1'h0};	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/tilelink/Arbiter.scala:28:29, home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/util/package.scala:253:{43,53}
+        readys_mask <= _readys_mask_T_3 | {_readys_mask_T_3[0], 2'h0};	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/tilelink/Arbiter.scala:23:23, home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/util/package.scala:253:{43,53}
+      end
+      if (idle_3) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:272:23
+        state_3_0 <= prefixOR_1;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:280:67, :291:24
+        state_3_1 <= winner_3_1;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:280:67, :291:24
+        state_3_2 <= winner_3_2;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:280:67, :291:24
+      end
+      idle_4 <= auto_anon_in_bready & in_0_bvalid | ~anyValid_1 & idle_4;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:272:23, :276:36, :296:{21,28}, :297:{22,29}, :308:22, src/main/scala/chisel3/util/Decoupled.scala:51:35
+      if (idle_4 & (|{auto_anon_out_2_bvalid, auto_anon_out_0_bvalid})) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:272:23, :278:49, home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/tilelink/Arbiter.scala:27:{18,27}
+        automatic logic [2:0] _readys_mask_T_8 = readys_readys_1 & readys_valid_1;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:278:49, home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/tilelink/Arbiter.scala:26:18, :28:29
+        automatic logic [2:0] _readys_mask_T_11 =
+          _readys_mask_T_8 | {_readys_mask_T_8[1:0], 1'h0};	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/tilelink/Arbiter.scala:28:29, home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/util/package.scala:253:{43,53}
+        readys_mask_1 <= _readys_mask_T_11 | {_readys_mask_T_11[0], 2'h0};	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/tilelink/Arbiter.scala:23:23, home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/util/package.scala:253:{43,53}
+      end
+      if (idle_4) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:272:23
+        state_4_0 <= winner_4_0;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:280:67, :291:24
+        state_4_2 <= winner_4_2;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:280:67, :291:24
+      end
+    end
+  end // always @(posedge)
+  `ifdef ENABLE_INITIAL_REG_	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9
+    `ifdef FIRRTL_BEFORE_INITIAL	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9
+      `FIRRTL_BEFORE_INITIAL	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9
+    `endif // FIRRTL_BEFORE_INITIAL
+    initial begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9
+      automatic logic [31:0] _RANDOM[0:3];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9
+      `ifdef INIT_RANDOM_PROLOG_	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9
+        `INIT_RANDOM_PROLOG_	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9
+      `endif // INIT_RANDOM_PROLOG_
+      `ifdef RANDOMIZE_REG_INIT	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9
+        for (logic [2:0] i = 3'h0; i < 3'h4; i += 3'h1) begin
+          _RANDOM[i[1:0]] = `RANDOM;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9
+        end	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9
+        arFIFOMap_0_count = _RANDOM[2'h0][0];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
+        awFIFOMap_0_count = _RANDOM[2'h0][3];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
+        arFIFOMap_1_count = _RANDOM[2'h0][6];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
+        awFIFOMap_1_count = _RANDOM[2'h0][9];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
+        arFIFOMap_2_count = _RANDOM[2'h0][12];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
+        awFIFOMap_2_count = _RANDOM[2'h0][15];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
+        arFIFOMap_3_count = _RANDOM[2'h0][18];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
+        awFIFOMap_3_count = _RANDOM[2'h0][21];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
+        arFIFOMap_4_count = _RANDOM[2'h0][24];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
+        awFIFOMap_4_count = _RANDOM[2'h0][27];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
+        arFIFOMap_5_count = _RANDOM[2'h0][30];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
+        awFIFOMap_5_count = _RANDOM[2'h1][1];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
+        arFIFOMap_6_count = _RANDOM[2'h1][4];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
+        awFIFOMap_6_count = _RANDOM[2'h1][7];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
+        arFIFOMap_7_count = _RANDOM[2'h1][10];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
+        awFIFOMap_7_count = _RANDOM[2'h1][13];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
+        arFIFOMap_8_count = _RANDOM[2'h1][16];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
+        awFIFOMap_8_count = _RANDOM[2'h1][19];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
+        arFIFOMap_9_count = _RANDOM[2'h1][22];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
+        awFIFOMap_9_count = _RANDOM[2'h1][25];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
+        arFIFOMap_10_count = _RANDOM[2'h1][28];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
+        awFIFOMap_10_count = _RANDOM[2'h1][31];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
+        arFIFOMap_11_count = _RANDOM[2'h2][2];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
+        awFIFOMap_11_count = _RANDOM[2'h2][5];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
+        arFIFOMap_12_count = _RANDOM[2'h2][8];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
+        awFIFOMap_12_count = _RANDOM[2'h2][11];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
+        arFIFOMap_13_count = _RANDOM[2'h2][14];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
+        awFIFOMap_13_count = _RANDOM[2'h2][17];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
+        arFIFOMap_14_count = _RANDOM[2'h2][20];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
+        awFIFOMap_14_count = _RANDOM[2'h2][23];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
+        arFIFOMap_15_count = _RANDOM[2'h2][26];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
+        awFIFOMap_15_count = _RANDOM[2'h2][29];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :128:34
+        latched = _RANDOM[2'h3][0];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :161:30
+        idle_3 = _RANDOM[2'h3][13];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :161:30, :272:23
+        readys_mask = _RANDOM[2'h3][16:14];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :161:30, home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/tilelink/Arbiter.scala:23:23
+        state_3_0 = _RANDOM[2'h3][17];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :161:30, :291:24
+        state_3_1 = _RANDOM[2'h3][18];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :161:30, :291:24
+        state_3_2 = _RANDOM[2'h3][19];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :161:30, :291:24
+        idle_4 = _RANDOM[2'h3][20];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :161:30, :272:23
+        readys_mask_1 = _RANDOM[2'h3][23:21];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :161:30, home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/tilelink/Arbiter.scala:23:23
+        state_4_0 = _RANDOM[2'h3][24];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :161:30, :291:24
+        state_4_2 = _RANDOM[2'h3][26];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :161:30, :291:24
+      `endif // RANDOMIZE_REG_INIT
+    end // initial
+    `ifdef FIRRTL_AFTER_INITIAL	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9
+      `FIRRTL_AFTER_INITIAL	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9
+    `endif // FIRRTL_AFTER_INITIAL
+  `endif // ENABLE_INITIAL_REG_
+  Queue2_UInt3 awIn_0 (	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:74:47
+    .clock        (clock),
+    .reset        (reset),
+    .io_enq_ready (_awIn_0_io_enq_ready),
+    .io_enq_valid (awIn_0_io_enq_valid),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:164:51
+    .io_enq_bits  ({requestAWIO_0_2, requestAWIO_0_1, requestAWIO_0_0}),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:71:97, :83:75, home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}
+    .io_deq_ready (auto_anon_in_wvalid & auto_anon_in_wlast & in_0_wready),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:171:{50,74}, src/main/scala/chisel3/util/Mux.scala:30:73
+    .io_deq_valid (_awIn_0_io_deq_valid),
+    .io_deq_bits  (_awIn_0_io_deq_bits)
+  );	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:74:47
+  assign auto_anon_in_awready = anonIn_awready;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :163:45
+  assign auto_anon_in_wready = in_0_wready & _awIn_0_io_deq_valid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :74:47, :170:43, src/main/scala/chisel3/util/Mux.scala:30:73
+  assign auto_anon_in_bvalid = in_0_bvalid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :308:22
+  assign auto_anon_in_bid = _in_0_bT_9;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, src/main/scala/chisel3/util/Mux.scala:30:73
+  assign auto_anon_in_bresp =
+    (muxState_4_0 ? auto_anon_out_0_bresp : 2'h0)
+    | (muxState_4_2 ? auto_anon_out_2_bresp : 2'h0);	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :292:23, src/main/scala/chisel3/util/Mux.scala:30:73
+  assign auto_anon_in_arready = in_0_arready;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, src/main/scala/chisel3/util/Mux.scala:30:73
+  assign auto_anon_in_rvalid = in_0_rvalid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :308:22
+  assign auto_anon_in_rid = _in_0_rT_20;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, src/main/scala/chisel3/util/Mux.scala:30:73
+  assign auto_anon_in_rdata =
+    (muxState_3_0 ? auto_anon_out_0_rdata : 32'h0)
+    | (muxState_3_1 ? auto_anon_out_1_rdata : 32'h0)
+    | (muxState_3_2 ? auto_anon_out_2_rdata : 32'h0);	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :292:23, src/main/scala/chisel3/util/Mux.scala:30:73
+  assign auto_anon_in_rresp =
+    (muxState_3_0 ? auto_anon_out_0_rresp : 2'h0)
+    | (muxState_3_2 ? auto_anon_out_2_rresp : 2'h0);	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :292:23, src/main/scala/chisel3/util/Mux.scala:30:73
+  assign auto_anon_in_rlast = _in_0_rT_5;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, src/main/scala/chisel3/util/Mux.scala:30:73
+  assign auto_anon_out_2_awvalid = in_0_awvalid & requestAWIO_0_2;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :162:45, :252:40, home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}
+  assign auto_anon_out_2_awid = auto_anon_in_awid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9
+  assign auto_anon_out_2_awaddr = auto_anon_in_awaddr[27:0];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :182:37
+  assign auto_anon_out_2_wvalid = in_0_wvalid & _awIn_0_io_deq_bits[2];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :74:47, :84:73, :169:43, :252:40
+  assign auto_anon_out_2_wdata = auto_anon_in_wdata;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9
+  assign auto_anon_out_2_wstrb = auto_anon_in_wstrb;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9
+  assign auto_anon_out_2_bready =
+    auto_anon_in_bready & (idle_4 ? readys_readys_1[2] : state_4_2);	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :272:23, :278:73, :291:24, :300:24, :302:31, home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/tilelink/Arbiter.scala:26:18
+  assign auto_anon_out_2_arvalid = auto_anon_in_arvalid & requestARIO_0_2;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :252:40, home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}
+  assign auto_anon_out_2_arid = auto_anon_in_arid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9
+  assign auto_anon_out_2_araddr = auto_anon_in_araddr[27:0];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :182:37
+  assign auto_anon_out_2_rready =
+    auto_anon_in_rready & (idle_3 ? readys_readys[2] : state_3_2);	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :272:23, :278:73, :291:24, :300:24, :302:31, home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/tilelink/Arbiter.scala:26:18
+  assign auto_anon_out_1_awvalid = in_0_awvalid & requestAWIO_0_1;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :162:45, :252:40, home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}
+  assign auto_anon_out_1_wvalid = in_0_wvalid & _awIn_0_io_deq_bits[1];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :74:47, :84:73, :169:43, :252:40
+  assign auto_anon_out_1_arvalid = auto_anon_in_arvalid & requestARIO_0_1;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :252:40, home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}
+  assign auto_anon_out_1_arid = auto_anon_in_arid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9
+  assign auto_anon_out_1_araddr = auto_anon_in_araddr[29:0];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:31
+  assign auto_anon_out_1_rready =
+    auto_anon_in_rready & (idle_3 ? readys_readys[1] : state_3_1);	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :272:23, :278:73, :291:24, :300:24, :302:31, home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/tilelink/Arbiter.scala:26:18
+  assign auto_anon_out_0_awvalid = in_0_awvalid & requestAWIO_0_0;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :71:97, :162:45, :252:40
+  assign auto_anon_out_0_awid = auto_anon_in_awid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9
+  assign auto_anon_out_0_awaddr = auto_anon_in_awaddr;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9
+  assign auto_anon_out_0_awsize = auto_anon_in_awsize;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9
+  assign auto_anon_out_0_awburst = auto_anon_in_awburst;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9
+  assign auto_anon_out_0_wvalid = in_0_wvalid & _awIn_0_io_deq_bits[0];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :74:47, :84:73, :169:43, :252:40
+  assign auto_anon_out_0_wdata = auto_anon_in_wdata;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9
+  assign auto_anon_out_0_wstrb = auto_anon_in_wstrb;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9
+  assign auto_anon_out_0_wlast = auto_anon_in_wlast;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9
+  assign auto_anon_out_0_bready =
+    auto_anon_in_bready & (idle_4 ? readys_readys_1[0] : state_4_0);	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :272:23, :278:73, :291:24, :300:24, :302:31, home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/tilelink/Arbiter.scala:26:18
+  assign auto_anon_out_0_arvalid = auto_anon_in_arvalid & requestARIO_0_0;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :71:97, :252:40
+  assign auto_anon_out_0_arid = auto_anon_in_arid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9
+  assign auto_anon_out_0_araddr = auto_anon_in_araddr;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9
+  assign auto_anon_out_0_arsize = auto_anon_in_arsize;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9
+  assign auto_anon_out_0_arburst = auto_anon_in_arburst;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9
+  assign auto_anon_out_0_rready =
+    auto_anon_in_rready & (idle_3 ? readys_readys[0] : state_3_0);	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:60:9, :272:23, :278:73, :291:24, :300:24, :302:31, home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/tilelink/Arbiter.scala:26:18
+endmodule
+
+module APBFanout(	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/apb/Xbar.scala:28:9
+  input         auto_anon_in_psel,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+                auto_anon_in_penable,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+                auto_anon_in_pwrite,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input  [31:0] auto_anon_in_paddr,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input  [2:0]  auto_anon_in_pprot,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input  [31:0] auto_anon_in_pwdata,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input  [3:0]  auto_anon_in_pstrb,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output        auto_anon_in_pready,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+                auto_anon_in_pslverr,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output [31:0] auto_anon_in_prdata,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output        auto_anon_out_5_psel,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+                auto_anon_out_5_penable,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+                auto_anon_out_5_pwrite,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output [29:0] auto_anon_out_5_paddr,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output [2:0]  auto_anon_out_5_pprot,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output [31:0] auto_anon_out_5_pwdata,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output [3:0]  auto_anon_out_5_pstrb,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input         auto_anon_out_5_pready,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+                auto_anon_out_5_pslverr,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input  [31:0] auto_anon_out_5_prdata,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output        auto_anon_out_4_psel,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+                auto_anon_out_4_penable,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+                auto_anon_out_4_pwrite,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output [28:0] auto_anon_out_4_paddr,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output [2:0]  auto_anon_out_4_pprot,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output [31:0] auto_anon_out_4_pwdata,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output [3:0]  auto_anon_out_4_pstrb,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input         auto_anon_out_4_pready,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+                auto_anon_out_4_pslverr,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input  [31:0] auto_anon_out_4_prdata,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output        auto_anon_out_3_psel,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+                auto_anon_out_3_penable,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+                auto_anon_out_3_pwrite,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output [28:0] auto_anon_out_3_paddr,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output [2:0]  auto_anon_out_3_pprot,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output [31:0] auto_anon_out_3_pwdata,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output [3:0]  auto_anon_out_3_pstrb,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input         auto_anon_out_3_pready,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+                auto_anon_out_3_pslverr,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input  [31:0] auto_anon_out_3_prdata,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output        auto_anon_out_2_psel,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+                auto_anon_out_2_penable,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+                auto_anon_out_2_pwrite,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output [31:0] auto_anon_out_2_paddr,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output [2:0]  auto_anon_out_2_pprot,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output [31:0] auto_anon_out_2_pwdata,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output [3:0]  auto_anon_out_2_pstrb,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input         auto_anon_out_2_pready,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+                auto_anon_out_2_pslverr,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input  [31:0] auto_anon_out_2_prdata,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output        auto_anon_out_1_psel,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+                auto_anon_out_1_penable,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+                auto_anon_out_1_pwrite,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output [28:0] auto_anon_out_1_paddr,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output [2:0]  auto_anon_out_1_pprot,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output [31:0] auto_anon_out_1_pwdata,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output [3:0]  auto_anon_out_1_pstrb,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input         auto_anon_out_1_pready,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+                auto_anon_out_1_pslverr,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input  [31:0] auto_anon_out_1_prdata,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output        auto_anon_out_0_psel,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+                auto_anon_out_0_penable,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+                auto_anon_out_0_pwrite,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output [29:0] auto_anon_out_0_paddr,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output [2:0]  auto_anon_out_0_pprot,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output [31:0] auto_anon_out_0_pwdata,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output [3:0]  auto_anon_out_0_pstrb,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input         auto_anon_out_0_pready,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+                auto_anon_out_0_pslverr,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input  [31:0] auto_anon_out_0_prdata	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+);
+
+  wire [16:0] _GEN = auto_anon_in_paddr[28:12] ^ 17'h10001;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:31
+  wire        sel_0 =
+    {auto_anon_in_paddr[29], _GEN[16], auto_anon_in_paddr[16], _GEN[1:0]} == 5'h0
+    | (&(auto_anon_in_paddr[29:28]));	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/apb/Xbar.scala:48:87, home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{31,41,46,59}
+  wire        sel_1 =
+    {auto_anon_in_paddr[29],
+     ~(auto_anon_in_paddr[28]),
+     auto_anon_in_paddr[16],
+     auto_anon_in_paddr[13:12]} == 5'h0;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{31,41,46,59}
+  wire        sel_2 = auto_anon_in_paddr[29:28] == 2'h0;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{31,41,46,59}
+  wire [16:0] _GEN_0 = auto_anon_in_paddr[28:12] ^ 17'h10002;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:31
+  wire        sel_3 =
+    {auto_anon_in_paddr[29], _GEN_0[16], auto_anon_in_paddr[16], _GEN_0[1:0]} == 5'h0;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{31,41,46,59}
+  wire [16:0] _GEN_1 = auto_anon_in_paddr[28:12] ^ 17'h10011;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:31
+  wire        sel_4 =
+    {auto_anon_in_paddr[29], _GEN_1[16], _GEN_1[4], _GEN_1[1:0]} == 5'h0;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{31,41,46,59}
+  wire        sel_5 = auto_anon_in_paddr[29:28] == 2'h2;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{31,41,46,59}
+  assign auto_anon_in_pready =
+    ~(sel_0 & ~auto_anon_out_0_pready | sel_1 & ~auto_anon_out_1_pready | sel_2
+      & ~auto_anon_out_2_pready | sel_3 & ~auto_anon_out_3_pready | sel_4
+      & ~auto_anon_out_4_pready | sel_5 & ~auto_anon_out_5_pready);	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/apb/Xbar.scala:28:9, :48:87, :55:{21,44}, home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}, src/main/scala/chisel3/util/Mux.scala:30:73
+  assign auto_anon_in_pslverr =
+    sel_0 & auto_anon_out_0_pslverr | sel_1 & auto_anon_out_1_pslverr | sel_2
+    & auto_anon_out_2_pslverr | sel_3 & auto_anon_out_3_pslverr | sel_4
+    & auto_anon_out_4_pslverr | sel_5 & auto_anon_out_5_pslverr;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/apb/Xbar.scala:28:9, :48:87, home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}, src/main/scala/chisel3/util/Mux.scala:30:73
+  assign auto_anon_in_prdata =
+    (sel_0 ? auto_anon_out_0_prdata : 32'h0) | (sel_1 ? auto_anon_out_1_prdata : 32'h0)
+    | (sel_2 ? auto_anon_out_2_prdata : 32'h0) | (sel_3 ? auto_anon_out_3_prdata : 32'h0)
+    | (sel_4 ? auto_anon_out_4_prdata : 32'h0) | (sel_5 ? auto_anon_out_5_prdata : 32'h0);	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/apb/Xbar.scala:28:9, :48:87, home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}, src/main/scala/chisel3/util/Mux.scala:30:73
+  assign auto_anon_out_5_psel = sel_5 & auto_anon_in_psel;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/apb/Xbar.scala:28:9, :51:28, home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}
+  assign auto_anon_out_5_penable = sel_5 & auto_anon_in_penable;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/apb/Xbar.scala:28:9, :52:28, home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}
+  assign auto_anon_out_5_pwrite = auto_anon_in_pwrite;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/apb/Xbar.scala:28:9
+  assign auto_anon_out_5_paddr = auto_anon_in_paddr[29:0];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/apb/Xbar.scala:28:9, home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:31
+  assign auto_anon_out_5_pprot = auto_anon_in_pprot;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/apb/Xbar.scala:28:9
+  assign auto_anon_out_5_pwdata = auto_anon_in_pwdata;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/apb/Xbar.scala:28:9
+  assign auto_anon_out_5_pstrb = auto_anon_in_pstrb;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/apb/Xbar.scala:28:9
+  assign auto_anon_out_4_psel = sel_4 & auto_anon_in_psel;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/apb/Xbar.scala:28:9, :51:28, home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}
+  assign auto_anon_out_4_penable = sel_4 & auto_anon_in_penable;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/apb/Xbar.scala:28:9, :52:28, home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}
+  assign auto_anon_out_4_pwrite = auto_anon_in_pwrite;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/apb/Xbar.scala:28:9
+  assign auto_anon_out_4_paddr = auto_anon_in_paddr[28:0];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/apb/Xbar.scala:28:9, home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:31
+  assign auto_anon_out_4_pprot = auto_anon_in_pprot;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/apb/Xbar.scala:28:9
+  assign auto_anon_out_4_pwdata = auto_anon_in_pwdata;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/apb/Xbar.scala:28:9
+  assign auto_anon_out_4_pstrb = auto_anon_in_pstrb;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/apb/Xbar.scala:28:9
+  assign auto_anon_out_3_psel = sel_3 & auto_anon_in_psel;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/apb/Xbar.scala:28:9, :51:28, home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}
+  assign auto_anon_out_3_penable = sel_3 & auto_anon_in_penable;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/apb/Xbar.scala:28:9, :52:28, home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}
+  assign auto_anon_out_3_pwrite = auto_anon_in_pwrite;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/apb/Xbar.scala:28:9
+  assign auto_anon_out_3_paddr = auto_anon_in_paddr[28:0];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/apb/Xbar.scala:28:9, home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:31
+  assign auto_anon_out_3_pprot = auto_anon_in_pprot;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/apb/Xbar.scala:28:9
+  assign auto_anon_out_3_pwdata = auto_anon_in_pwdata;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/apb/Xbar.scala:28:9
+  assign auto_anon_out_3_pstrb = auto_anon_in_pstrb;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/apb/Xbar.scala:28:9
+  assign auto_anon_out_2_psel = sel_2 & auto_anon_in_psel;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/apb/Xbar.scala:28:9, :51:28, home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}
+  assign auto_anon_out_2_penable = sel_2 & auto_anon_in_penable;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/apb/Xbar.scala:28:9, :52:28, home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}
+  assign auto_anon_out_2_pwrite = auto_anon_in_pwrite;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/apb/Xbar.scala:28:9
+  assign auto_anon_out_2_paddr = auto_anon_in_paddr;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/apb/Xbar.scala:28:9
+  assign auto_anon_out_2_pprot = auto_anon_in_pprot;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/apb/Xbar.scala:28:9
+  assign auto_anon_out_2_pwdata = auto_anon_in_pwdata;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/apb/Xbar.scala:28:9
+  assign auto_anon_out_2_pstrb = auto_anon_in_pstrb;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/apb/Xbar.scala:28:9
+  assign auto_anon_out_1_psel = sel_1 & auto_anon_in_psel;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/apb/Xbar.scala:28:9, :51:28, home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}
+  assign auto_anon_out_1_penable = sel_1 & auto_anon_in_penable;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/apb/Xbar.scala:28:9, :52:28, home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}
+  assign auto_anon_out_1_pwrite = auto_anon_in_pwrite;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/apb/Xbar.scala:28:9
+  assign auto_anon_out_1_paddr = auto_anon_in_paddr[28:0];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/apb/Xbar.scala:28:9, home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:31
+  assign auto_anon_out_1_pprot = auto_anon_in_pprot;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/apb/Xbar.scala:28:9
+  assign auto_anon_out_1_pwdata = auto_anon_in_pwdata;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/apb/Xbar.scala:28:9
+  assign auto_anon_out_1_pstrb = auto_anon_in_pstrb;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/apb/Xbar.scala:28:9
+  assign auto_anon_out_0_psel = sel_0 & auto_anon_in_psel;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/apb/Xbar.scala:28:9, :48:87, :51:28
+  assign auto_anon_out_0_penable = sel_0 & auto_anon_in_penable;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/apb/Xbar.scala:28:9, :48:87, :52:28
+  assign auto_anon_out_0_pwrite = auto_anon_in_pwrite;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/apb/Xbar.scala:28:9
+  assign auto_anon_out_0_paddr = auto_anon_in_paddr[29:0];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/apb/Xbar.scala:28:9, home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:31
+  assign auto_anon_out_0_pprot = auto_anon_in_pprot;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/apb/Xbar.scala:28:9
+  assign auto_anon_out_0_pwdata = auto_anon_in_pwdata;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/apb/Xbar.scala:28:9
+  assign auto_anon_out_0_pstrb = auto_anon_in_pstrb;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/apb/Xbar.scala:28:9
+endmodule
+
+module CPU(	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/CPU.scala:33:9
+  input         clock,	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/CPU.scala:33:9
+                reset,	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/CPU.scala:33:9
+                auto_master_out_awready,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output        auto_master_out_awvalid,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output [3:0]  auto_master_out_awid,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output [31:0] auto_master_out_awaddr,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output [7:0]  auto_master_out_awlen,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output [2:0]  auto_master_out_awsize,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output [1:0]  auto_master_out_awburst,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input         auto_master_out_wready,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output        auto_master_out_wvalid,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output [31:0] auto_master_out_wdata,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output [3:0]  auto_master_out_wstrb,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output        auto_master_out_wlast,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+                auto_master_out_bready,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input         auto_master_out_bvalid,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input  [3:0]  auto_master_out_bid,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input  [1:0]  auto_master_out_bresp,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input         auto_master_out_arready,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output        auto_master_out_arvalid,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output [3:0]  auto_master_out_arid,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output [31:0] auto_master_out_araddr,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output [7:0]  auto_master_out_arlen,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output [2:0]  auto_master_out_arsize,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output [1:0]  auto_master_out_arburst,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output        auto_master_out_rready,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input         auto_master_out_rvalid,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input  [3:0]  auto_master_out_rid,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input  [31:0] auto_master_out_rdata,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input  [1:0]  auto_master_out_rresp,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input         auto_master_out_rlast	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+);
+
+  ysyx_25020037 cpu (	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/CPU.scala:38:21
+    .clock                   (clock),
+    .reset                   (reset),
+    .io_interrupt            (1'h0),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/CPU.scala:35:23, :36:19, :38:21
+    .io_master_awready      (auto_master_out_awready),
+    .io_master_awvalid      (auto_master_out_awvalid),
+    .io_master_awid    (auto_master_out_awid),
+    .io_master_awaddr  (auto_master_out_awaddr),
+    .io_master_awlen   (auto_master_out_awlen),
+    .io_master_awsize  (auto_master_out_awsize),
+    .io_master_awburst (auto_master_out_awburst),
+    .io_master_wready       (auto_master_out_wready),
+    .io_master_wvalid       (auto_master_out_wvalid),
+    .io_master_wdata   (auto_master_out_wdata),
+    .io_master_wstrb   (auto_master_out_wstrb),
+    .io_master_wlast   (auto_master_out_wlast),
+    .io_master_bready       (auto_master_out_bready),
+    .io_master_bvalid       (auto_master_out_bvalid),
+    .io_master_bid     (auto_master_out_bid),
+    .io_master_bresp   (auto_master_out_bresp),
+    .io_master_arready      (auto_master_out_arready),
+    .io_master_arvalid      (auto_master_out_arvalid),
+    .io_master_arid    (auto_master_out_arid),
+    .io_master_araddr  (auto_master_out_araddr),
+    .io_master_arlen   (auto_master_out_arlen),
+    .io_master_arsize  (auto_master_out_arsize),
+    .io_master_arburst (auto_master_out_arburst),
+    .io_master_rready       (auto_master_out_rready),
+    .io_master_rvalid       (auto_master_out_rvalid),
+    .io_master_rid     (auto_master_out_rid),
+    .io_master_rdata   (auto_master_out_rdata),
+    .io_master_rresp   (auto_master_out_rresp),
+    .io_master_rlast   (auto_master_out_rlast),
+    .io_slave_awready       (/* unused */),
+    .io_slave_awvalid       (1'h0),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/CPU.scala:35:23, :36:19, :38:21
+    .io_slave_awid     (4'h0),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/CPU.scala:36:19, :38:21
+    .io_slave_awaddr   (32'h0),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/CPU.scala:36:19, :38:21
+    .io_slave_awlen    (8'h0),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/CPU.scala:36:19, :38:21
+    .io_slave_awsize   (3'h0),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/CPU.scala:36:19, :38:21
+    .io_slave_awburst  (2'h0),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/CPU.scala:36:19, :38:21
+    .io_slave_wready        (/* unused */),
+    .io_slave_wvalid        (1'h0),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/CPU.scala:35:23, :36:19, :38:21
+    .io_slave_wdata    (32'h0),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/CPU.scala:36:19, :38:21
+    .io_slave_wstrb    (4'h0),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/CPU.scala:36:19, :38:21
+    .io_slave_wlast    (1'h0),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/CPU.scala:35:23, :36:19, :38:21
+    .io_slave_bready        (1'h0),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/CPU.scala:35:23, :36:19, :38:21
+    .io_slave_bvalid        (/* unused */),
+    .io_slave_bid      (/* unused */),
+    .io_slave_bresp    (/* unused */),
+    .io_slave_arready       (/* unused */),
+    .io_slave_arvalid       (1'h0),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/CPU.scala:35:23, :36:19, :38:21
+    .io_slave_arid     (4'h0),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/CPU.scala:36:19, :38:21
+    .io_slave_araddr   (32'h0),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/CPU.scala:36:19, :38:21
+    .io_slave_arlen    (8'h0),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/CPU.scala:36:19, :38:21
+    .io_slave_arsize   (3'h0),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/CPU.scala:36:19, :38:21
+    .io_slave_arburst  (2'h0),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/CPU.scala:36:19, :38:21
+    .io_slave_rready        (1'h0),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/CPU.scala:35:23, :36:19, :38:21
+    .io_slave_rvalid        (/* unused */),
+    .io_slave_rid      (/* unused */),
+    .io_slave_rdata    (/* unused */),
+    .io_slave_rresp    (/* unused */),
+    .io_slave_rlast    (/* unused */)
+  );	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/CPU.scala:38:21
+endmodule
+
+module APBUart16550(	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/device/Uart16550.scala:35:9
+  input         clock,	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/device/Uart16550.scala:35:9
+                reset,	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/device/Uart16550.scala:35:9
+                auto_in_psel,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+                auto_in_penable,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+                auto_in_pwrite,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input  [28:0] auto_in_paddr,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input  [2:0]  auto_in_pprot,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input  [31:0] auto_in_pwdata,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input  [3:0]  auto_in_pstrb,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output        auto_in_pready,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+                auto_in_pslverr,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output [31:0] auto_in_prdata,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input         uart_rx,	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/device/Uart16550.scala:37:18
+  output        uart_tx	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/device/Uart16550.scala:37:18
+);
+
+  uart_top_apb muart (	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/device/Uart16550.scala:39:23
+    .clock      (clock),
+    .reset      (reset),
+    .in_psel    (auto_in_psel),
+    .in_penable (auto_in_penable),
+    .in_pwrite  (auto_in_pwrite),
+    .in_paddr   ({3'h0, auto_in_paddr}),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/device/Uart16550.scala:42:17
+    .in_pprot   (auto_in_pprot),
+    .in_pwdata  (auto_in_pwdata),
+    .in_pstrb   (auto_in_pstrb),
+    .in_pready  (auto_in_pready),
+    .in_pslverr (auto_in_pslverr),
+    .in_prdata  (auto_in_prdata),
+    .uart_rx    (uart_rx),
+    .uart_tx    (uart_tx)
+  );	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/device/Uart16550.scala:39:23
+endmodule
+
+module APBGPIO(	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/device/GPIO.scala:42:9
+  input         clock,	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/device/GPIO.scala:42:9
+                reset,	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/device/GPIO.scala:42:9
+                auto_in_psel,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+                auto_in_penable,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+                auto_in_pwrite,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input  [28:0] auto_in_paddr,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input  [2:0]  auto_in_pprot,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input  [31:0] auto_in_pwdata,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input  [3:0]  auto_in_pstrb,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output        auto_in_pready,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+                auto_in_pslverr,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output [31:0] auto_in_prdata,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output [15:0] gpio_bundle_out,	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/device/GPIO.scala:44:25
+  input  [15:0] gpio_bundle_in,	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/device/GPIO.scala:44:25
+  output [7:0]  gpio_bundle_seg_0,	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/device/GPIO.scala:44:25
+                gpio_bundle_seg_1,	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/device/GPIO.scala:44:25
+                gpio_bundle_seg_2,	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/device/GPIO.scala:44:25
+                gpio_bundle_seg_3,	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/device/GPIO.scala:44:25
+                gpio_bundle_seg_4,	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/device/GPIO.scala:44:25
+                gpio_bundle_seg_5,	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/device/GPIO.scala:44:25
+                gpio_bundle_seg_6,	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/device/GPIO.scala:44:25
+                gpio_bundle_seg_7	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/device/GPIO.scala:44:25
+);
+
+  gpio_top_apb mgpio (	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/device/GPIO.scala:46:23
+    .clock      (clock),
+    .reset      (reset),
+    .in_psel    (auto_in_psel),
+    .in_penable (auto_in_penable),
+    .in_pwrite  (auto_in_pwrite),
+    .in_paddr   ({3'h0, auto_in_paddr}),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/device/GPIO.scala:49:17
+    .in_pprot   (auto_in_pprot),
+    .in_pwdata  (auto_in_pwdata),
+    .in_pstrb   (auto_in_pstrb),
+    .in_pready  (auto_in_pready),
+    .in_pslverr (auto_in_pslverr),
+    .in_prdata  (auto_in_prdata),
+    .gpio_out   (gpio_bundle_out),
+    .gpio_in    (gpio_bundle_in),
+    .gpio_seg_0 (gpio_bundle_seg_0),
+    .gpio_seg_1 (gpio_bundle_seg_1),
+    .gpio_seg_2 (gpio_bundle_seg_2),
+    .gpio_seg_3 (gpio_bundle_seg_3),
+    .gpio_seg_4 (gpio_bundle_seg_4),
+    .gpio_seg_5 (gpio_bundle_seg_5),
+    .gpio_seg_6 (gpio_bundle_seg_6),
+    .gpio_seg_7 (gpio_bundle_seg_7)
+  );	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/device/GPIO.scala:46:23
+endmodule
+
+module APBKeyboard(	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/device/Keyboard.scala:41:9
+  input         clock,	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/device/Keyboard.scala:41:9
+                reset,	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/device/Keyboard.scala:41:9
+                auto_in_psel,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+                auto_in_penable,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+                auto_in_pwrite,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input  [28:0] auto_in_paddr,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input  [2:0]  auto_in_pprot,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input  [31:0] auto_in_pwdata,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input  [3:0]  auto_in_pstrb,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output        auto_in_pready,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+                auto_in_pslverr,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output [31:0] auto_in_prdata,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input         ps2_bundle_clk,	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/device/Keyboard.scala:43:24
+                ps2_bundle_data	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/device/Keyboard.scala:43:24
+);
+
+  ps2_top_apb mps2 (	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/device/Keyboard.scala:45:22
+    .clock      (clock),
+    .reset      (reset),
+    .in_psel    (auto_in_psel),
+    .in_penable (auto_in_penable),
+    .in_pwrite  (auto_in_pwrite),
+    .in_paddr   ({3'h0, auto_in_paddr}),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/device/Keyboard.scala:48:16
+    .in_pprot   (auto_in_pprot),
+    .in_pwdata  (auto_in_pwdata),
+    .in_pstrb   (auto_in_pstrb),
+    .in_pready  (auto_in_pready),
+    .in_pslverr (auto_in_pslverr),
+    .in_prdata  (auto_in_prdata),
+    .ps2_clk    (ps2_bundle_clk),
+    .ps2_data   (ps2_bundle_data)
+  );	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/device/Keyboard.scala:45:22
+endmodule
+
+module APBVGA(	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/device/VGA.scala:45:9
+  input         clock,	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/device/VGA.scala:45:9
+                reset,	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/device/VGA.scala:45:9
+                auto_in_psel,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+                auto_in_penable,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+                auto_in_pwrite,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input  [29:0] auto_in_paddr,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input  [2:0]  auto_in_pprot,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input  [31:0] auto_in_pwdata,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input  [3:0]  auto_in_pstrb,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output        auto_in_pready,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+                auto_in_pslverr,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output [31:0] auto_in_prdata,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output [7:0]  vga_bundle_r,	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/device/VGA.scala:47:24
+                vga_bundle_g,	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/device/VGA.scala:47:24
+                vga_bundle_b,	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/device/VGA.scala:47:24
+  output        vga_bundle_hsync,	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/device/VGA.scala:47:24
+                vga_bundle_vsync,	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/device/VGA.scala:47:24
+                vga_bundle_valid	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/device/VGA.scala:47:24
+);
+
+  vga_top_apb mvga (	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/device/VGA.scala:49:22
+    .clock      (clock),
+    .reset      (reset),
+    .in_psel    (auto_in_psel),
+    .in_penable (auto_in_penable),
+    .in_pwrite  (auto_in_pwrite),
+    .in_paddr   ({2'h0, auto_in_paddr}),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/device/VGA.scala:52:16
+    .in_pprot   (auto_in_pprot),
+    .in_pwdata  (auto_in_pwdata),
+    .in_pstrb   (auto_in_pstrb),
+    .in_pready  (auto_in_pready),
+    .in_pslverr (auto_in_pslverr),
+    .in_prdata  (auto_in_prdata),
+    .vga_r      (vga_bundle_r),
+    .vga_g      (vga_bundle_g),
+    .vga_b      (vga_bundle_b),
+    .vga_hsync  (vga_bundle_hsync),
+    .vga_vsync  (vga_bundle_vsync),
+    .vga_valid  (vga_bundle_valid)
+  );	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/device/VGA.scala:49:22
+endmodule
+
+module APBSPI(	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/device/SPI.scala:42:9
+  input         clock,	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/device/SPI.scala:42:9
+                reset,	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/device/SPI.scala:42:9
+                auto_in_psel,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+                auto_in_penable,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+                auto_in_pwrite,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input  [29:0] auto_in_paddr,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input  [2:0]  auto_in_pprot,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input  [31:0] auto_in_pwdata,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input  [3:0]  auto_in_pstrb,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output        auto_in_pready,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+                auto_in_pslverr,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output [31:0] auto_in_prdata,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output        spi_bundle_sck,	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/device/SPI.scala:44:24
+  output [7:0]  spi_bundle_ss,	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/device/SPI.scala:44:24
+  output        spi_bundle_mosi,	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/device/SPI.scala:44:24
+  input         spi_bundle_miso	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/device/SPI.scala:44:24
+);
+
+  spi_top_apb mspi (	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/device/SPI.scala:46:22
+    .clock       (clock),
+    .reset       (reset),
+    .in_psel     (auto_in_psel),
+    .in_penable  (auto_in_penable),
+    .in_pwrite   (auto_in_pwrite),
+    .in_paddr    ({2'h0, auto_in_paddr}),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/device/SPI.scala:49:16
+    .in_pprot    (auto_in_pprot),
+    .in_pwdata   (auto_in_pwdata),
+    .in_pstrb    (auto_in_pstrb),
+    .in_pready   (auto_in_pready),
+    .in_pslverr  (auto_in_pslverr),
+    .in_prdata   (auto_in_prdata),
+    .spi_sck     (spi_bundle_sck),
+    .spi_ss      (spi_bundle_ss),
+    .spi_mosi    (spi_bundle_mosi),
+    .spi_miso    (spi_bundle_miso),
+    .spi_irq_out (/* unused */)
+  );	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/device/SPI.scala:46:22
+endmodule
+
+module APBPSRAM(	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/device/PSRAM.scala:46:9
+  input         clock,	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/device/PSRAM.scala:46:9
+                reset,	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/device/PSRAM.scala:46:9
+                auto_in_psel,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+                auto_in_penable,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+                auto_in_pwrite,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input  [31:0] auto_in_paddr,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input  [2:0]  auto_in_pprot,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input  [31:0] auto_in_pwdata,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input  [3:0]  auto_in_pstrb,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output        auto_in_pready,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+                auto_in_pslverr,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output [31:0] auto_in_prdata,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output        qspi_bundle_sck,	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/device/PSRAM.scala:48:25
+                qspi_bundle_ce_n,	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/device/PSRAM.scala:48:25
+  inout  [3:0]  qspi_bundle_dio	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/device/PSRAM.scala:48:25
+);
+
+  psram_top_apb mpsram (	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/device/PSRAM.scala:50:24
+    .clock      (clock),
+    .reset      (reset),
+    .in_psel    (auto_in_psel),
+    .in_penable (auto_in_penable),
+    .in_pwrite  (auto_in_pwrite),
+    .in_paddr   (auto_in_paddr),
+    .in_pprot   (auto_in_pprot),
+    .in_pwdata  (auto_in_pwdata),
+    .in_pstrb   (auto_in_pstrb),
+    .in_pready  (auto_in_pready),
+    .in_pslverr (auto_in_pslverr),
+    .in_prdata  (auto_in_prdata),
+    .qspi_sck   (qspi_bundle_sck),
+    .qspi_ce_n  (qspi_bundle_ce_n),
+    .qspi_dio   (qspi_bundle_dio)
+  );	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/device/PSRAM.scala:50:24
+endmodule
+
+module AXI4MROM(	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/device/MROM.scala:45:9
+  input         clock,	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/device/MROM.scala:45:9
+                reset,	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/device/MROM.scala:45:9
+                auto_in_awvalid,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+                auto_in_wvalid,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output        auto_in_arready,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input         auto_in_arvalid,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input  [3:0]  auto_in_arid,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input  [29:0] auto_in_araddr,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input         auto_in_rready,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output        auto_in_rvalid,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output [3:0]  auto_in_rid,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output [31:0] auto_in_rdata	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+);
+
+  wire [31:0] _mrom_rdata;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/device/MROM.scala:48:22
+  reg         state;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/device/MROM.scala:51:24
+  wire        _nodeIn_rid_T = ~state & auto_in_arvalid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/device/MROM.scala:51:24, :52:24, src/main/scala/chisel3/util/Decoupled.scala:51:35
+  reg  [31:0] nodeIn_rdata_r;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/device/MROM.scala:61:32
+  reg  [3:0]  nodeIn_rid_r;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/device/MROM.scala:62:30
+  `ifndef SYNTHESIS	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/device/MROM.scala:71:11
+    always @(posedge clock) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/device/MROM.scala:71:11
+      if (~reset & auto_in_awvalid) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/device/MROM.scala:71:11
+        if (`ASSERT_VERBOSE_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/device/MROM.scala:71:11
+          $error("Assertion failed: do not support write operations\n");	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/device/MROM.scala:71:11
+        if (`STOP_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/device/MROM.scala:71:11
+          $fatal;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/device/MROM.scala:71:11
+      end
+      if (~reset & auto_in_wvalid) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/device/MROM.scala:71:11, :72:11
+        if (`ASSERT_VERBOSE_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/device/MROM.scala:72:11
+          $error("Assertion failed: do not support write operations\n");	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/device/MROM.scala:72:11
+        if (`STOP_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/device/MROM.scala:72:11
+          $fatal;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/device/MROM.scala:72:11
+      end
+    end // always @(posedge)
+  `endif // not def SYNTHESIS
+  always @(posedge clock) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/device/MROM.scala:45:9
+    if (reset)	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/device/MROM.scala:45:9
+      state <= 1'h0;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/device/MROM.scala:45:9, :51:24
+    else if (state)	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/device/MROM.scala:51:24
+      state <= ~(auto_in_rready & state);	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/device/MROM.scala:51:24, :54:19, src/main/scala/chisel3/util/Decoupled.scala:51:35
+    else	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/device/MROM.scala:51:24
+      state <= _nodeIn_rid_T;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/device/MROM.scala:51:24, src/main/scala/chisel3/util/Decoupled.scala:51:35
+    if (_nodeIn_rid_T) begin	// src/main/scala/chisel3/util/Decoupled.scala:51:35
+      nodeIn_rdata_r <= _mrom_rdata;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/device/MROM.scala:48:22, :61:32
+      nodeIn_rid_r <= auto_in_arid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/device/MROM.scala:62:30
+    end
+  end // always @(posedge)
+  `ifdef ENABLE_INITIAL_REG_	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/device/MROM.scala:45:9
+    `ifdef FIRRTL_BEFORE_INITIAL	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/device/MROM.scala:45:9
+      `FIRRTL_BEFORE_INITIAL	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/device/MROM.scala:45:9
+    `endif // FIRRTL_BEFORE_INITIAL
+    initial begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/device/MROM.scala:45:9
+      automatic logic [31:0] _RANDOM[0:1];	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/device/MROM.scala:45:9
+      `ifdef INIT_RANDOM_PROLOG_	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/device/MROM.scala:45:9
+        `INIT_RANDOM_PROLOG_	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/device/MROM.scala:45:9
+      `endif // INIT_RANDOM_PROLOG_
+      `ifdef RANDOMIZE_REG_INIT	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/device/MROM.scala:45:9
+        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
+          _RANDOM[i[0]] = `RANDOM;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/device/MROM.scala:45:9
+        end	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/device/MROM.scala:45:9
+        state = _RANDOM[1'h0][0];	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/device/MROM.scala:45:9, :51:24
+        nodeIn_rdata_r = {_RANDOM[1'h0][31:1], _RANDOM[1'h1][0]};	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/device/MROM.scala:45:9, :51:24, :61:32
+        nodeIn_rid_r = _RANDOM[1'h1][4:1];	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/device/MROM.scala:45:9, :61:32, :62:30
+      `endif // RANDOMIZE_REG_INIT
+    end // initial
+    `ifdef FIRRTL_AFTER_INITIAL	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/device/MROM.scala:45:9
+      `FIRRTL_AFTER_INITIAL	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/device/MROM.scala:45:9
+    `endif // FIRRTL_AFTER_INITIAL
+  `endif // ENABLE_INITIAL_REG_
+  MROMHelper mrom (	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/device/MROM.scala:48:22
+    .raddr ({2'h0, auto_in_araddr}),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/device/MROM.scala:45:9, :56:19
+    .ren   (_nodeIn_rid_T),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
+    .rdata (_mrom_rdata)
+  );	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/device/MROM.scala:48:22
+  assign auto_in_arready = ~state;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/device/MROM.scala:45:9, :51:24, :52:24
+  assign auto_in_rvalid = state;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/device/MROM.scala:45:9, :51:24
+  assign auto_in_rid = nodeIn_rid_r;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/device/MROM.scala:45:9, :62:30
+  assign auto_in_rdata = nodeIn_rdata_r;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/device/MROM.scala:45:9, :61:32
+endmodule
+
+// VCS coverage exclude_file
+module mem_2048x32(	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26
+  input  [10:0] R0_addr,
+  input         R0_en,
+                R0_clk,
+  output [31:0] R0_data,
+  input  [10:0] W0_addr,
+  input         W0_en,
+                W0_clk,
+  input  [31:0] W0_data,
+  input  [3:0]  W0_mask
+);
+
+  reg [31:0] Memory[0:2047];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26
+  reg        _R0_en_d0;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26
+  reg [10:0] _R0_addr_d0;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26
+  always @(posedge R0_clk) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26
+    _R0_en_d0 <= R0_en;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26
+    _R0_addr_d0 <= R0_addr;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26
+  end // always @(posedge)
+  always @(posedge W0_clk) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26
+    if (W0_en & W0_mask[0])	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26
+      Memory[W0_addr][32'h0 +: 8] <= W0_data[7:0];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26
+    if (W0_en & W0_mask[1])	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26
+      Memory[W0_addr][32'h8 +: 8] <= W0_data[15:8];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26
+    if (W0_en & W0_mask[2])	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26
+      Memory[W0_addr][32'h10 +: 8] <= W0_data[23:16];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26
+    if (W0_en & W0_mask[3])	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26
+      Memory[W0_addr][32'h18 +: 8] <= W0_data[31:24];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26
+  end // always @(posedge)
+  `ifdef ENABLE_INITIAL_MEM_	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26
+    `ifdef RANDOMIZE_REG_INIT	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26
+      reg [31:0] _RANDOM;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26
+    `endif // RANDOMIZE_REG_INIT
+    reg [31:0] _RANDOM_MEM;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26
+    initial begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26
+      `INIT_RANDOM_PROLOG_	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26
+      `ifdef RANDOMIZE_MEM_INIT	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26
+        for (logic [11:0] i = 12'h0; i < 12'h800; i += 12'h1) begin
+          _RANDOM_MEM = `RANDOM;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26
+          Memory[i[10:0]] = _RANDOM_MEM;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26
+        end
+      `endif // RANDOMIZE_MEM_INIT
+      `ifdef RANDOMIZE_REG_INIT	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26
+        _RANDOM = {`RANDOM};	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26
+        _R0_en_d0 = _RANDOM[0];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26
+        _R0_addr_d0 = _RANDOM[11:1];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26
+      `endif // RANDOMIZE_REG_INIT
+    end // initial
+  `endif // ENABLE_INITIAL_MEM_
+  assign R0_data = _R0_en_d0 ? Memory[_R0_addr_d0] : 32'bx;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26
+endmodule
+
+module AXI4RAM(	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/SRAM.scala:58:9
+  input         clock,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/SRAM.scala:58:9
+                reset,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/SRAM.scala:58:9
+  output        auto_in_awready,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input         auto_in_awvalid,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input  [3:0]  auto_in_awid,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input  [27:0] auto_in_awaddr,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output        auto_in_wready,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input         auto_in_wvalid,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input  [31:0] auto_in_wdata,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input  [3:0]  auto_in_wstrb,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input         auto_in_bready,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output        auto_in_bvalid,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output [3:0]  auto_in_bid,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output [1:0]  auto_in_bresp,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output        auto_in_arready,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input         auto_in_arvalid,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input  [3:0]  auto_in_arid,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input  [27:0] auto_in_araddr,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input         auto_in_rready,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output        auto_in_rvalid,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output [3:0]  auto_in_rid,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output [31:0] auto_in_rdata,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output [1:0]  auto_in_rresp	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+);
+
+  wire        nodeIn_arready;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/SRAM.scala:122:31
+  wire        nodeIn_awready;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/SRAM.scala:97:32
+  wire [31:0] _mem_ext_R0_data;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26
+  wire        w_sel0 = auto_in_awaddr[27:13] == 15'h7800;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25, home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}
+  reg         w_full;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/SRAM.scala:75:25
+  reg  [3:0]  w_id;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/SRAM.scala:76:21
+  reg         r_sel1;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/SRAM.scala:78:25
+  reg         w_sel1;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/SRAM.scala:79:25
+  wire        _GEN = nodeIn_awready & auto_in_awvalid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/SRAM.scala:97:32, src/main/scala/chisel3/util/Decoupled.scala:51:35
+  assign nodeIn_awready = auto_in_wvalid & (auto_in_bready | ~w_full);	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/SRAM.scala:75:25, :97:{32,47,50}
+  reg         r_full;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/SRAM.scala:104:25
+  reg  [3:0]  r_id;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/SRAM.scala:105:21
+  wire        ren = nodeIn_arready & auto_in_arvalid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/SRAM.scala:122:31, src/main/scala/chisel3/util/Decoupled.scala:51:35
+  reg         rdata_REG;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/util/package.scala:100:91
+  reg  [7:0]  rdata_r0;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/util/package.scala:88:63
+  reg  [7:0]  rdata_r1;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/util/package.scala:88:63
+  reg  [7:0]  rdata_r2;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/util/package.scala:88:63
+  reg  [7:0]  rdata_r3;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/util/package.scala:88:63
+  assign nodeIn_arready = auto_in_rready | ~r_full;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/SRAM.scala:104:25, :122:{31,34}
+  always @(posedge clock) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/SRAM.scala:58:9
+    if (reset) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/SRAM.scala:58:9
+      w_full <= 1'h0;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/SRAM.scala:58:9, :75:25
+      r_full <= 1'h0;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/SRAM.scala:58:9, :104:25
+    end
+    else begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/SRAM.scala:58:9
+      w_full <= _GEN | ~(auto_in_bready & w_full) & w_full;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/SRAM.scala:75:25, :81:{23,32}, :82:{23,32}, src/main/scala/chisel3/util/Decoupled.scala:51:35
+      r_full <= ren | ~(auto_in_rready & r_full) & r_full;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/SRAM.scala:104:25, :108:{23,32}, :109:{23,32}, src/main/scala/chisel3/util/Decoupled.scala:51:35
+    end
+    if (_GEN)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
+      w_id <= auto_in_awid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/SRAM.scala:76:21
+    r_sel1 <= auto_in_araddr[27:13] == 15'h7800;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25, home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/SRAM.scala:78:25, home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}
+    w_sel1 <= w_sel0;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/SRAM.scala:79:25, home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}
+    if (ren)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
+      r_id <= auto_in_arid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/SRAM.scala:105:21
+    rdata_REG <= ren;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/util/package.scala:100:91, src/main/scala/chisel3/util/Decoupled.scala:51:35
+    if (rdata_REG) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/util/package.scala:100:91
+      rdata_r0 <= _mem_ext_R0_data[7:0];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26, home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/util/package.scala:88:63
+      rdata_r1 <= _mem_ext_R0_data[15:8];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26, home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/util/package.scala:88:63
+      rdata_r2 <= _mem_ext_R0_data[23:16];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26, home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/util/package.scala:88:63
+      rdata_r3 <= _mem_ext_R0_data[31:24];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26, home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/util/package.scala:88:63
+    end
+  end // always @(posedge)
+  `ifdef ENABLE_INITIAL_REG_	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/SRAM.scala:58:9
+    `ifdef FIRRTL_BEFORE_INITIAL	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/SRAM.scala:58:9
+      `FIRRTL_BEFORE_INITIAL	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/SRAM.scala:58:9
+    `endif // FIRRTL_BEFORE_INITIAL
+    initial begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/SRAM.scala:58:9
+      automatic logic [31:0] _RANDOM[0:1];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/SRAM.scala:58:9
+      `ifdef INIT_RANDOM_PROLOG_	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/SRAM.scala:58:9
+        `INIT_RANDOM_PROLOG_	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/SRAM.scala:58:9
+      `endif // INIT_RANDOM_PROLOG_
+      `ifdef RANDOMIZE_REG_INIT	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/SRAM.scala:58:9
+        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
+          _RANDOM[i[0]] = `RANDOM;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/SRAM.scala:58:9
+        end	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/SRAM.scala:58:9
+        w_full = _RANDOM[1'h0][0];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/SRAM.scala:58:9, :75:25
+        w_id = _RANDOM[1'h0][4:1];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/SRAM.scala:58:9, :75:25, :76:21
+        r_sel1 = _RANDOM[1'h0][5];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/SRAM.scala:58:9, :75:25, :78:25
+        w_sel1 = _RANDOM[1'h0][6];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/SRAM.scala:58:9, :75:25, :79:25
+        r_full = _RANDOM[1'h0][7];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/SRAM.scala:58:9, :75:25, :104:25
+        r_id = _RANDOM[1'h0][11:8];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/SRAM.scala:58:9, :75:25, :105:21
+        rdata_REG = _RANDOM[1'h0][12];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/SRAM.scala:58:9, :75:25, home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/util/package.scala:100:91
+        rdata_r0 = _RANDOM[1'h0][20:13];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/SRAM.scala:58:9, :75:25, home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/util/package.scala:88:63
+        rdata_r1 = _RANDOM[1'h0][28:21];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/SRAM.scala:58:9, :75:25, home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/util/package.scala:88:63
+        rdata_r2 = {_RANDOM[1'h0][31:29], _RANDOM[1'h1][4:0]};	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/SRAM.scala:58:9, :75:25, home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/util/package.scala:88:63
+        rdata_r3 = _RANDOM[1'h1][12:5];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/SRAM.scala:58:9, home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/util/package.scala:88:63
+      `endif // RANDOMIZE_REG_INIT
+    end // initial
+    `ifdef FIRRTL_AFTER_INITIAL	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/SRAM.scala:58:9
+      `FIRRTL_AFTER_INITIAL	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/SRAM.scala:58:9
+    `endif // FIRRTL_AFTER_INITIAL
+  `endif // ENABLE_INITIAL_REG_
+  mem_2048x32 mem_ext (	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26
+    .R0_addr (auto_in_araddr[12:2]),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/SRAM.scala:70:{21,49,73}
+    .R0_en   (ren),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
+    .R0_clk  (clock),
+    .R0_data (_mem_ext_R0_data),
+    .W0_addr (auto_in_awaddr[12:2]),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/SRAM.scala:71:{21,49,73}
+    .W0_en   (_GEN & w_sel0),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/SRAM.scala:91:22, home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}, src/main/scala/chisel3/util/Decoupled.scala:51:35
+    .W0_clk  (clock),
+    .W0_data (auto_in_wdata),
+    .W0_mask (auto_in_wstrb)
+  );	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26
+  assign auto_in_awready = nodeIn_awready;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/SRAM.scala:58:9, :97:32
+  assign auto_in_wready = auto_in_awvalid & (auto_in_bready | ~w_full);	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/SRAM.scala:58:9, :75:25, :97:50, :98:{32,47}
+  assign auto_in_bvalid = w_full;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/SRAM.scala:58:9, :75:25
+  assign auto_in_bid = w_id;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/SRAM.scala:58:9, :76:21
+  assign auto_in_bresp = w_sel1 ? 2'h0 : 2'h3;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/SRAM.scala:58:9, :79:25, :101:26
+  assign auto_in_arready = nodeIn_arready;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/SRAM.scala:58:9, :122:31
+  assign auto_in_rvalid = r_full;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/SRAM.scala:58:9, :104:25
+  assign auto_in_rid = r_id;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/SRAM.scala:58:9, :105:21
+  assign auto_in_rdata =
+    {rdata_REG ? _mem_ext_R0_data[31:24] : rdata_r3,
+     rdata_REG ? _mem_ext_R0_data[23:16] : rdata_r2,
+     rdata_REG ? _mem_ext_R0_data[15:8] : rdata_r1,
+     rdata_REG ? _mem_ext_R0_data[7:0] : rdata_r0};	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/SRAM.scala:58:9, :126:26, home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26, home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/util/package.scala:88:{42,63}, :100:91
+  assign auto_in_rresp = r_sel1 ? 2'h0 : 2'h3;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/SRAM.scala:58:9, :78:25, :125:26
+endmodule
+
+module AXI4SDRAM(	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/device/SDRAM.scala:65:9
+  input         clock,	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/device/SDRAM.scala:65:9
+                reset,	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/device/SDRAM.scala:65:9
+  output        auto_in_awready,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input         auto_in_awvalid,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input  [3:0]  auto_in_awid,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input  [31:0] auto_in_awaddr,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input  [7:0]  auto_in_awlen,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input  [2:0]  auto_in_awsize,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input  [1:0]  auto_in_awburst,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output        auto_in_wready,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input         auto_in_wvalid,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input  [31:0] auto_in_wdata,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input  [3:0]  auto_in_wstrb,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input         auto_in_wlast,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+                auto_in_bready,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output        auto_in_bvalid,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output [3:0]  auto_in_bid,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output [1:0]  auto_in_bresp,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output        auto_in_arready,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input         auto_in_arvalid,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input  [3:0]  auto_in_arid,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input  [31:0] auto_in_araddr,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input  [7:0]  auto_in_arlen,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input  [2:0]  auto_in_arsize,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input  [1:0]  auto_in_arburst,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input         auto_in_rready,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output        auto_in_rvalid,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output [3:0]  auto_in_rid,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output [31:0] auto_in_rdata,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output [1:0]  auto_in_rresp,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output        auto_in_rlast,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+                sdram_bundle_clk,	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/device/SDRAM.scala:67:26
+                sdram_bundle_cke,	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/device/SDRAM.scala:67:26
+                sdram_bundle_cs,	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/device/SDRAM.scala:67:26
+                sdram_bundle_ras,	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/device/SDRAM.scala:67:26
+                sdram_bundle_cas,	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/device/SDRAM.scala:67:26
+                sdram_bundle_we,	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/device/SDRAM.scala:67:26
+  output [13:0] sdram_bundle_a,	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/device/SDRAM.scala:67:26
+  output [1:0]  sdram_bundle_ba,	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/device/SDRAM.scala:67:26
+  output [3:0]  sdram_bundle_dqm,	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/device/SDRAM.scala:67:26
+  inout  [31:0] sdram_bundle_dq	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/device/SDRAM.scala:67:26
+);
+
+  sdram_top_axi msdram (	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/device/SDRAM.scala:69:24
+    .clock            (clock),
+    .reset            (reset),
+    .in_awready      (auto_in_awready),
+    .in_awvalid      (auto_in_awvalid),
+    .in_awid    (auto_in_awid),
+    .in_awaddr  (auto_in_awaddr),
+    .in_awlen   (auto_in_awlen),
+    .in_awsize  (auto_in_awsize),
+    .in_awburst (auto_in_awburst),
+    .in_wready       (auto_in_wready),
+    .in_wvalid       (auto_in_wvalid),
+    .in_wdata   (auto_in_wdata),
+    .in_wstrb   (auto_in_wstrb),
+    .in_wlast   (auto_in_wlast),
+    .in_bready       (auto_in_bready),
+    .in_bvalid       (auto_in_bvalid),
+    .in_bid     (auto_in_bid),
+    .in_bresp   (auto_in_bresp),
+    .in_arready      (auto_in_arready),
+    .in_arvalid      (auto_in_arvalid),
+    .in_arid    (auto_in_arid),
+    .in_araddr  (auto_in_araddr),
+    .in_arlen   (auto_in_arlen),
+    .in_arsize  (auto_in_arsize),
+    .in_arburst (auto_in_arburst),
+    .in_rready       (auto_in_rready),
+    .in_rvalid       (auto_in_rvalid),
+    .in_rid     (auto_in_rid),
+    .in_rdata   (auto_in_rdata),
+    .in_rresp   (auto_in_rresp),
+    .in_rlast   (auto_in_rlast),
+    .sdram_clk        (sdram_bundle_clk),
+    .sdram_cke        (sdram_bundle_cke),
+    .sdram_cs         (sdram_bundle_cs),
+    .sdram_ras        (sdram_bundle_ras),
+    .sdram_cas        (sdram_bundle_cas),
+    .sdram_we         (sdram_bundle_we),
+    .sdram_a          (sdram_bundle_a),
+    .sdram_ba         (sdram_bundle_ba),
+    .sdram_dqm        (sdram_bundle_dqm),
+    .sdram_dq         (sdram_bundle_dq)
+  );	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/device/SDRAM.scala:69:24
+endmodule
+
+module AXI4ToAPB(	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4ToAPB.scala:45:25
+  input         clock,	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4ToAPB.scala:45:25
+                reset,	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4ToAPB.scala:45:25
+  output        auto_in_awready,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input         auto_in_awvalid,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input  [3:0]  auto_in_awid,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input  [31:0] auto_in_awaddr,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input  [7:0]  auto_in_awlen,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input  [2:0]  auto_in_awsize,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output        auto_in_wready,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input         auto_in_wvalid,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input  [31:0] auto_in_wdata,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input  [3:0]  auto_in_wstrb,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input         auto_in_bready,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output        auto_in_bvalid,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output [3:0]  auto_in_bid,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output [1:0]  auto_in_bresp,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output        auto_in_arready,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input         auto_in_arvalid,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input  [3:0]  auto_in_arid,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input  [31:0] auto_in_araddr,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input  [7:0]  auto_in_arlen,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input  [2:0]  auto_in_arsize,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input         auto_in_rready,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output        auto_in_rvalid,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output [3:0]  auto_in_rid,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output [31:0] auto_in_rdata,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output [1:0]  auto_in_rresp,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output        auto_out_psel,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+                auto_out_penable,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+                auto_out_pwrite,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output [31:0] auto_out_paddr,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+                auto_out_pwdata,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output [3:0]  auto_out_pstrb,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input         auto_out_pready,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+                auto_out_pslverr,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input  [31:0] auto_out_prdata	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+);
+
+  wire        nodeOut_penable;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4ToAPB.scala:75:28
+  reg  [1:0]  state;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4ToAPB.scala:50:26
+  wire        _is_write_T = state == 2'h0;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4ToAPB.scala:50:26, :51:32
+  wire        accept_read = _is_write_T & auto_in_arvalid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4ToAPB.scala:51:{32,44}
+  wire        accept_write =
+    ~accept_read & _is_write_T & auto_in_awvalid & auto_in_wvalid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4ToAPB.scala:51:{32,44}, :52:{26,39,61,73}
+  reg         is_write_r;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/util/package.scala:88:63
+  wire        is_write = _is_write_T ? accept_write : is_write_r;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/util/package.scala:88:{42,63}, home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4ToAPB.scala:51:32, :52:{39,61,73}
+  `ifndef SYNTHESIS	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4ToAPB.scala:61:13
+    always @(posedge clock) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4ToAPB.scala:61:13
+      if (~reset & auto_in_arvalid & (|auto_in_arlen)) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4ToAPB.scala:61:{13,25,40}
+        if (`ASSERT_VERBOSE_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4ToAPB.scala:61:13
+          $error("Assertion failed at AXI4ToAPB.scala:61\n");	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4ToAPB.scala:61:13
+        if (`STOP_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4ToAPB.scala:61:13
+          $fatal;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4ToAPB.scala:61:13
+      end
+      if (~reset & auto_in_awvalid & (|auto_in_awlen)) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4ToAPB.scala:61:13, :62:{13,25,40}
+        if (`ASSERT_VERBOSE_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4ToAPB.scala:62:13
+          $error("Assertion failed at AXI4ToAPB.scala:62\n");	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4ToAPB.scala:62:13
+        if (`STOP_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4ToAPB.scala:62:13
+          $fatal;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4ToAPB.scala:62:13
+      end
+      if (~reset & auto_in_arvalid & auto_in_arsize > 3'h2) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4ToAPB.scala:45:25, :61:13, :64:{13,25,41}
+        if (`ASSERT_VERBOSE_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4ToAPB.scala:64:13
+          $error("Assertion failed at AXI4ToAPB.scala:64\n");	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4ToAPB.scala:64:13
+        if (`STOP_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4ToAPB.scala:64:13
+          $fatal;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4ToAPB.scala:64:13
+      end
+      if (~reset & auto_in_awvalid & auto_in_awsize > 3'h2) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4ToAPB.scala:45:25, :61:13, :65:{13,25,41}
+        if (`ASSERT_VERBOSE_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4ToAPB.scala:65:13
+          $error("Assertion failed at AXI4ToAPB.scala:65\n");	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4ToAPB.scala:65:13
+        if (`STOP_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4ToAPB.scala:65:13
+          $fatal;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4ToAPB.scala:65:13
+      end
+    end // always @(posedge)
+  `endif // not def SYNTHESIS
+  reg  [3:0]  rid_reg;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4ToAPB.scala:67:33
+  reg  [3:0]  bid_reg;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4ToAPB.scala:68:33
+  reg  [31:0] araddr_reg_r;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/util/package.scala:88:63
+  reg  [31:0] awaddr_reg_r;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/util/package.scala:88:63
+  reg  [31:0] wdata_reg_r;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/util/package.scala:88:63
+  reg  [3:0]  wstrb_reg_r;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/util/package.scala:88:63
+  assign nodeOut_penable = state == 2'h1;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4ToAPB.scala:50:26, :75:28
+  wire [1:0]  resp = {auto_out_pslverr, 1'h0};	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4ToAPB.scala:86:21
+  reg  [1:0]  resp_hold_r;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/util/package.scala:88:63
+  wire [1:0]  resp_hold = nodeOut_penable ? resp : resp_hold_r;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/util/package.scala:88:{42,63}, home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4ToAPB.scala:75:28, :86:21
+  wire        _nodeIn_bvalid_T_2 = state == 2'h2;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4ToAPB.scala:50:26, :88:82
+  wire        nodeIn_rvalid =
+    ~is_write & (nodeOut_penable & auto_out_pready | _nodeIn_bvalid_T_2);	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/util/package.scala:88:42, home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4ToAPB.scala:75:28, :88:{19,29,57,72,82}
+  reg  [31:0] nodeIn_rdata_r;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/util/package.scala:88:63
+  wire        nodeIn_bvalid =
+    is_write & (nodeOut_penable & auto_out_pready | _nodeIn_bvalid_T_2);	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/util/package.scala:88:42, home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4ToAPB.scala:75:28, :88:82, :94:{28,56,71}
+  always @(posedge clock) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4ToAPB.scala:45:25
+    if (reset)	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4ToAPB.scala:45:25
+      state <= 2'h0;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4ToAPB.scala:50:26
+    else begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4ToAPB.scala:45:25
+      automatic logic [3:0][1:0] _GEN;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4ToAPB.scala:50:26, :51:32, :54:22, :55:33, :56:33, :57:43
+      _GEN =
+        {{state},
+         {{~(auto_in_rready & nodeIn_rvalid | auto_in_bready & nodeIn_bvalid), 1'h0}},
+         {auto_out_pready
+            ? {~(auto_in_rready & nodeIn_rvalid | auto_in_bready & nodeIn_bvalid),
+               1'h0}
+            : 2'h1},
+         {{1'h0, auto_in_arvalid | auto_in_awvalid & auto_in_wvalid}}};	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4ToAPB.scala:50:26, :51:32, :54:22, :55:{33,39,49,62}, :56:{33,39,55,63}, :57:{43,49,57}, :88:29, :94:28, src/main/scala/chisel3/util/Decoupled.scala:51:35
+      state <= _GEN[state];	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4ToAPB.scala:50:26, :51:32, :54:22, :55:33, :56:33, :57:43
+    end
+    if (_is_write_T)	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4ToAPB.scala:51:32
+      is_write_r <= accept_write;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/util/package.scala:88:63, home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4ToAPB.scala:52:{39,61,73}
+    if (accept_read) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4ToAPB.scala:51:44
+      rid_reg <= auto_in_arid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4ToAPB.scala:67:33
+      araddr_reg_r <= auto_in_araddr;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/util/package.scala:88:63
+    end
+    if (accept_write) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4ToAPB.scala:52:{39,61,73}
+      bid_reg <= auto_in_awid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4ToAPB.scala:68:33
+      awaddr_reg_r <= auto_in_awaddr;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/util/package.scala:88:63
+      wdata_reg_r <= auto_in_wdata;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/util/package.scala:88:63
+      wstrb_reg_r <= auto_in_wstrb;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/util/package.scala:88:63
+    end
+    if (nodeOut_penable) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4ToAPB.scala:75:28
+      resp_hold_r <= resp;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/util/package.scala:88:63, home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4ToAPB.scala:86:21
+      nodeIn_rdata_r <= auto_out_prdata;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/util/package.scala:88:63
+    end
+  end // always @(posedge)
+  `ifdef ENABLE_INITIAL_REG_	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4ToAPB.scala:45:25
+    `ifdef FIRRTL_BEFORE_INITIAL	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4ToAPB.scala:45:25
+      `FIRRTL_BEFORE_INITIAL	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4ToAPB.scala:45:25
+    `endif // FIRRTL_BEFORE_INITIAL
+    initial begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4ToAPB.scala:45:25
+      automatic logic [31:0] _RANDOM[0:4];	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4ToAPB.scala:45:25
+      `ifdef INIT_RANDOM_PROLOG_	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4ToAPB.scala:45:25
+        `INIT_RANDOM_PROLOG_	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4ToAPB.scala:45:25
+      `endif // INIT_RANDOM_PROLOG_
+      `ifdef RANDOMIZE_REG_INIT	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4ToAPB.scala:45:25
+        for (logic [2:0] i = 3'h0; i < 3'h5; i += 3'h1) begin
+          _RANDOM[i] = `RANDOM;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4ToAPB.scala:45:25
+        end	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4ToAPB.scala:45:25
+        state = _RANDOM[3'h0][1:0];	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4ToAPB.scala:45:25, :50:26
+        is_write_r = _RANDOM[3'h0][2];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/util/package.scala:88:63, home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4ToAPB.scala:45:25, :50:26
+        rid_reg = _RANDOM[3'h0][6:3];	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4ToAPB.scala:45:25, :50:26, :67:33
+        bid_reg = _RANDOM[3'h0][10:7];	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4ToAPB.scala:45:25, :50:26, :68:33
+        araddr_reg_r = {_RANDOM[3'h0][31:11], _RANDOM[3'h1][10:0]};	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/util/package.scala:88:63, home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4ToAPB.scala:45:25, :50:26
+        awaddr_reg_r = {_RANDOM[3'h1][31:11], _RANDOM[3'h2][10:0]};	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/util/package.scala:88:63, home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4ToAPB.scala:45:25
+        wdata_reg_r = {_RANDOM[3'h2][31:11], _RANDOM[3'h3][10:0]};	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/util/package.scala:88:63, home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4ToAPB.scala:45:25
+        wstrb_reg_r = _RANDOM[3'h3][14:11];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/util/package.scala:88:63, home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4ToAPB.scala:45:25
+        resp_hold_r = _RANDOM[3'h3][16:15];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/util/package.scala:88:63, home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4ToAPB.scala:45:25
+        nodeIn_rdata_r = {_RANDOM[3'h3][31:17], _RANDOM[3'h4][16:0]};	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/util/package.scala:88:63, home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4ToAPB.scala:45:25
+      `endif // RANDOMIZE_REG_INIT
+    end // initial
+    `ifdef FIRRTL_AFTER_INITIAL	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4ToAPB.scala:45:25
+      `FIRRTL_AFTER_INITIAL	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4ToAPB.scala:45:25
+    `endif // FIRRTL_AFTER_INITIAL
+  `endif // ENABLE_INITIAL_REG_
+  assign auto_in_awready = accept_write;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4ToAPB.scala:45:25, :52:{39,61,73}
+  assign auto_in_wready = accept_write;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4ToAPB.scala:45:25, :52:{39,61,73}
+  assign auto_in_bvalid = nodeIn_bvalid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4ToAPB.scala:45:25, :94:28
+  assign auto_in_bid = bid_reg;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4ToAPB.scala:45:25, :68:33
+  assign auto_in_bresp = resp_hold;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/util/package.scala:88:42, home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4ToAPB.scala:45:25
+  assign auto_in_arready = accept_read;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4ToAPB.scala:45:25, :51:44
+  assign auto_in_rvalid = nodeIn_rvalid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4ToAPB.scala:45:25, :88:29
+  assign auto_in_rid = rid_reg;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4ToAPB.scala:45:25, :67:33
+  assign auto_in_rdata = nodeOut_penable ? auto_out_prdata : nodeIn_rdata_r;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/util/package.scala:88:{42,63}, home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4ToAPB.scala:45:25, :75:28
+  assign auto_in_rresp = resp_hold;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/util/package.scala:88:42, home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4ToAPB.scala:45:25
+  assign auto_out_psel = accept_read | accept_write | nodeOut_penable;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4ToAPB.scala:45:25, :51:44, :52:{39,61,73}, :74:{35,52}, :75:28
+  assign auto_out_penable = nodeOut_penable;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4ToAPB.scala:45:25, :75:28
+  assign auto_out_pwrite = is_write;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/util/package.scala:88:42, home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4ToAPB.scala:45:25
+  assign auto_out_paddr =
+    is_write
+      ? (accept_write ? auto_in_awaddr : awaddr_reg_r)
+      : accept_read ? auto_in_araddr : araddr_reg_r;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/util/package.scala:88:{42,63}, home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4ToAPB.scala:45:25, :51:44, :52:{39,61,73}, :77:25
+  assign auto_out_pwdata = accept_write ? auto_in_wdata : wdata_reg_r;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/util/package.scala:88:{42,63}, home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4ToAPB.scala:45:25, :52:{39,61,73}
+  assign auto_out_pstrb =
+    is_write ? (accept_write ? auto_in_wstrb : wstrb_reg_r) : 4'h0;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/util/package.scala:88:{42,63}, home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4ToAPB.scala:45:25, :52:{39,61,73}, :80:25
+endmodule
+
+// VCS coverage exclude_file
+module ram_2x47(	// src/main/scala/chisel3/util/Decoupled.scala:256:91
+  input         R0_addr,
+                R0_en,
+                R0_clk,
+  output [46:0] R0_data,
+  input         W0_addr,
+                W0_en,
+                W0_clk,
+  input  [46:0] W0_data
+);
+
+  reg [46:0] Memory[0:1];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
+  always @(posedge W0_clk) begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
+    if (W0_en & 1'h1)	// src/main/scala/chisel3/util/Decoupled.scala:256:91
+      Memory[W0_addr] <= W0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
+  end // always @(posedge)
+  `ifdef ENABLE_INITIAL_MEM_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
+    reg [63:0] _RANDOM_MEM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
+    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
+      `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
+      `ifdef RANDOMIZE_MEM_INIT	// src/main/scala/chisel3/util/Decoupled.scala:256:91
+        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
+          for (logic [6:0] j = 7'h0; j < 7'h40; j += 7'h20) begin
+            _RANDOM_MEM[j +: 32] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
+          end
+          Memory[i[0]] = _RANDOM_MEM[46:0];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
+        end
+      `endif // RANDOMIZE_MEM_INIT
+    end // initial
+  `endif // ENABLE_INITIAL_MEM_
+  assign R0_data = R0_en ? Memory[R0_addr] : 47'bx;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
+endmodule
+
+module Queue2_AXI4BundleAW(	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+  input         clock,	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+                reset,	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+  output        io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
+  input         io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
+  input  [3:0]  io_enq_bits_id,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
+  input  [31:0] io_enq_bits_addr,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
+  input  [2:0]  io_enq_bits_size,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
+  input  [1:0]  io_enq_bits_burst,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
+  input         io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
+  output        io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
+  output [3:0]  io_deq_bits_id,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
+  output [31:0] io_deq_bits_addr,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
+  output [7:0]  io_deq_bits_len,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
+  output [2:0]  io_deq_bits_size	// src/main/scala/chisel3/util/Decoupled.scala:255:14
+);
+
+  wire [46:0] _ram_ext_R0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
+  reg         wrap;	// src/main/scala/chisel3/util/Counter.scala:61:40
+  reg         wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40
+  reg         maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
+  wire        ptr_match = wrap == wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33
+  wire        empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}
+  wire        full = ptr_match & maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24
+  wire        do_enq = ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :262:24, :286:19
+  always @(posedge clock) begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+    if (reset) begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+      wrap <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
+      wrap_1 <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
+      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
+    end
+    else begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+      automatic logic do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19
+      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
+        wrap <= wrap - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
+      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
+        wrap_1 <= wrap_1 - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
+      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16
+        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
+    end
+  end // always @(posedge)
+  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+    `endif // FIRRTL_BEFORE_INITIAL
+    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+        `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+      `endif // INIT_RANDOM_PROLOG_
+      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+        wrap = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
+        wrap_1 = _RANDOM[/*Zero width*/ 1'b0][1];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
+        maybe_full = _RANDOM[/*Zero width*/ 1'b0][2];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
+      `endif // RANDOMIZE_REG_INIT
+    end // initial
+    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+      `FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+    `endif // FIRRTL_AFTER_INITIAL
+  `endif // ENABLE_INITIAL_REG_
+  ram_2x47 ram_ext (	// src/main/scala/chisel3/util/Decoupled.scala:256:91
+    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
+    .R0_en   (1'h1),
+    .R0_clk  (clock),
+    .R0_data (_ram_ext_R0_data),
+    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
+    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
+    .W0_clk  (clock),
+    .W0_data ({io_enq_bits_id, io_enq_bits_addr, 8'h0, io_enq_bits_size})	// src/main/scala/chisel3/util/Decoupled.scala:255:14, :256:91
+  );	// src/main/scala/chisel3/util/Decoupled.scala:256:91
+  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :262:24, :286:19
+  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :261:25, :285:19
+  assign io_deq_bits_id = _ram_ext_R0_data[46:43];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
+  assign io_deq_bits_addr = _ram_ext_R0_data[42:11];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
+  assign io_deq_bits_len = _ram_ext_R0_data[10:3];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
+  assign io_deq_bits_size = _ram_ext_R0_data[2:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
+endmodule
+
+// VCS coverage exclude_file
+module ram_2x36(	// src/main/scala/chisel3/util/Decoupled.scala:256:91
+  input         R0_addr,
+                R0_en,
+                R0_clk,
+  output [35:0] R0_data,
+  input         W0_addr,
+                W0_en,
+                W0_clk,
+  input  [35:0] W0_data
+);
+
+  reg [35:0] Memory[0:1];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
+  always @(posedge W0_clk) begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
+    if (W0_en & 1'h1)	// src/main/scala/chisel3/util/Decoupled.scala:256:91
+      Memory[W0_addr] <= W0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
+  end // always @(posedge)
+  `ifdef ENABLE_INITIAL_MEM_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
+    reg [63:0] _RANDOM_MEM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
+    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
+      `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
+      `ifdef RANDOMIZE_MEM_INIT	// src/main/scala/chisel3/util/Decoupled.scala:256:91
+        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
+          for (logic [6:0] j = 7'h0; j < 7'h40; j += 7'h20) begin
+            _RANDOM_MEM[j +: 32] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
+          end
+          Memory[i[0]] = _RANDOM_MEM[35:0];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
+        end
+      `endif // RANDOMIZE_MEM_INIT
+    end // initial
+  `endif // ENABLE_INITIAL_MEM_
+  assign R0_data = R0_en ? Memory[R0_addr] : 36'bx;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
+endmodule
+
+module Queue2_AXI4BundleW(	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+  input         clock,	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+                reset,	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+  output        io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
+  input         io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
+  input  [31:0] io_enq_bits_data,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
+  input  [3:0]  io_enq_bits_strb,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
+  input         io_enq_bits_last,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
+                io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
+  output        io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
+  output [31:0] io_deq_bits_data,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
+  output [3:0]  io_deq_bits_strb	// src/main/scala/chisel3/util/Decoupled.scala:255:14
+);
+
+  wire [35:0] _ram_ext_R0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
+  reg         wrap;	// src/main/scala/chisel3/util/Counter.scala:61:40
+  reg         wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40
+  reg         maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
+  wire        ptr_match = wrap == wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33
+  wire        empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}
+  wire        full = ptr_match & maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24
+  wire        do_enq = ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :262:24, :286:19
+  always @(posedge clock) begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+    if (reset) begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+      wrap <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
+      wrap_1 <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
+      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
+    end
+    else begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+      automatic logic do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19
+      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
+        wrap <= wrap - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
+      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
+        wrap_1 <= wrap_1 - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
+      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16
+        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
+    end
+  end // always @(posedge)
+  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+    `endif // FIRRTL_BEFORE_INITIAL
+    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+        `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+      `endif // INIT_RANDOM_PROLOG_
+      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+        wrap = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
+        wrap_1 = _RANDOM[/*Zero width*/ 1'b0][1];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
+        maybe_full = _RANDOM[/*Zero width*/ 1'b0][2];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
+      `endif // RANDOMIZE_REG_INIT
+    end // initial
+    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+      `FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+    `endif // FIRRTL_AFTER_INITIAL
+  `endif // ENABLE_INITIAL_REG_
+  ram_2x36 ram_ext (	// src/main/scala/chisel3/util/Decoupled.scala:256:91
+    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
+    .R0_en   (1'h1),
+    .R0_clk  (clock),
+    .R0_data (_ram_ext_R0_data),
+    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
+    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
+    .W0_clk  (clock),
+    .W0_data ({io_enq_bits_data, io_enq_bits_strb})	// src/main/scala/chisel3/util/Decoupled.scala:256:91
+  );	// src/main/scala/chisel3/util/Decoupled.scala:256:91
+  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :262:24, :286:19
+  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :261:25, :285:19
+  assign io_deq_bits_data = _ram_ext_R0_data[35:4];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
+  assign io_deq_bits_strb = _ram_ext_R0_data[3:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
+endmodule
+
+// VCS coverage exclude_file
+module ram_2x6(	// src/main/scala/chisel3/util/Decoupled.scala:256:91
+  input        R0_addr,
+               R0_en,
+               R0_clk,
+  output [5:0] R0_data,
+  input        W0_addr,
+               W0_en,
+               W0_clk,
+  input  [5:0] W0_data
+);
+
+  reg [5:0] Memory[0:1];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
+  always @(posedge W0_clk) begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
+    if (W0_en & 1'h1)	// src/main/scala/chisel3/util/Decoupled.scala:256:91
+      Memory[W0_addr] <= W0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
+  end // always @(posedge)
+  `ifdef ENABLE_INITIAL_MEM_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
+    reg [31:0] _RANDOM_MEM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
+    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
+      `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
+      `ifdef RANDOMIZE_MEM_INIT	// src/main/scala/chisel3/util/Decoupled.scala:256:91
+        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
+          _RANDOM_MEM = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
+          Memory[i[0]] = _RANDOM_MEM[5:0];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
+        end
+      `endif // RANDOMIZE_MEM_INIT
+    end // initial
+  `endif // ENABLE_INITIAL_MEM_
+  assign R0_data = R0_en ? Memory[R0_addr] : 6'bx;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
+endmodule
+
+module Queue2_AXI4BundleB(	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+  input        clock,	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+               reset,	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+  output       io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
+  input        io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
+  input  [3:0] io_enq_bits_id,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
+  input  [1:0] io_enq_bits_resp,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
+  input        io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
+  output       io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
+  output [3:0] io_deq_bits_id,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
+  output [1:0] io_deq_bits_resp	// src/main/scala/chisel3/util/Decoupled.scala:255:14
+);
+
+  wire [5:0] _ram_ext_R0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
+  reg        wrap;	// src/main/scala/chisel3/util/Counter.scala:61:40
+  reg        wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40
+  reg        maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
+  wire       ptr_match = wrap == wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33
+  wire       empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}
+  wire       full = ptr_match & maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24
+  wire       do_enq = ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :262:24, :286:19
+  always @(posedge clock) begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+    if (reset) begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+      wrap <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
+      wrap_1 <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
+      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
+    end
+    else begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+      automatic logic do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19
+      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
+        wrap <= wrap - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
+      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
+        wrap_1 <= wrap_1 - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
+      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16
+        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
+    end
+  end // always @(posedge)
+  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+    `endif // FIRRTL_BEFORE_INITIAL
+    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+        `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+      `endif // INIT_RANDOM_PROLOG_
+      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+        wrap = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
+        wrap_1 = _RANDOM[/*Zero width*/ 1'b0][1];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
+        maybe_full = _RANDOM[/*Zero width*/ 1'b0][2];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
+      `endif // RANDOMIZE_REG_INIT
+    end // initial
+    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+      `FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+    `endif // FIRRTL_AFTER_INITIAL
+  `endif // ENABLE_INITIAL_REG_
+  ram_2x6 ram_ext (	// src/main/scala/chisel3/util/Decoupled.scala:256:91
+    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
+    .R0_en   (1'h1),
+    .R0_clk  (clock),
+    .R0_data (_ram_ext_R0_data),
+    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
+    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
+    .W0_clk  (clock),
+    .W0_data ({io_enq_bits_id, io_enq_bits_resp})	// src/main/scala/chisel3/util/Decoupled.scala:256:91
+  );	// src/main/scala/chisel3/util/Decoupled.scala:256:91
+  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :262:24, :286:19
+  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :261:25, :285:19
+  assign io_deq_bits_id = _ram_ext_R0_data[5:2];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
+  assign io_deq_bits_resp = _ram_ext_R0_data[1:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
+endmodule
+
+module Queue2_AXI4BundleAR(	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+  input         clock,	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+                reset,	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+  output        io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
+  input         io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
+  input  [3:0]  io_enq_bits_id,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
+  input  [31:0] io_enq_bits_addr,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
+  input  [2:0]  io_enq_bits_size,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
+  input  [1:0]  io_enq_bits_burst,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
+  input         io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
+  output        io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
+  output [3:0]  io_deq_bits_id,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
+  output [31:0] io_deq_bits_addr,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
+  output [7:0]  io_deq_bits_len,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
+  output [2:0]  io_deq_bits_size	// src/main/scala/chisel3/util/Decoupled.scala:255:14
+);
+
+  wire [46:0] _ram_ext_R0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
+  reg         wrap;	// src/main/scala/chisel3/util/Counter.scala:61:40
+  reg         wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40
+  reg         maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
+  wire        ptr_match = wrap == wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33
+  wire        empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}
+  wire        full = ptr_match & maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24
+  wire        do_enq = ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :262:24, :286:19
+  always @(posedge clock) begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+    if (reset) begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+      wrap <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
+      wrap_1 <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
+      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
+    end
+    else begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+      automatic logic do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19
+      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
+        wrap <= wrap - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
+      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
+        wrap_1 <= wrap_1 - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
+      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16
+        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
+    end
+  end // always @(posedge)
+  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+    `endif // FIRRTL_BEFORE_INITIAL
+    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+        `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+      `endif // INIT_RANDOM_PROLOG_
+      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+        wrap = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
+        wrap_1 = _RANDOM[/*Zero width*/ 1'b0][1];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
+        maybe_full = _RANDOM[/*Zero width*/ 1'b0][2];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
+      `endif // RANDOMIZE_REG_INIT
+    end // initial
+    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+      `FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+    `endif // FIRRTL_AFTER_INITIAL
+  `endif // ENABLE_INITIAL_REG_
+  ram_2x47 ram_ext (	// src/main/scala/chisel3/util/Decoupled.scala:256:91
+    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
+    .R0_en   (1'h1),
+    .R0_clk  (clock),
+    .R0_data (_ram_ext_R0_data),
+    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
+    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
+    .W0_clk  (clock),
+    .W0_data ({io_enq_bits_id, io_enq_bits_addr, 8'h0, io_enq_bits_size})	// src/main/scala/chisel3/util/Decoupled.scala:255:14, :256:91
+  );	// src/main/scala/chisel3/util/Decoupled.scala:256:91
+  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :262:24, :286:19
+  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :261:25, :285:19
+  assign io_deq_bits_id = _ram_ext_R0_data[46:43];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
+  assign io_deq_bits_addr = _ram_ext_R0_data[42:11];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
+  assign io_deq_bits_len = _ram_ext_R0_data[10:3];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
+  assign io_deq_bits_size = _ram_ext_R0_data[2:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
+endmodule
+
+// VCS coverage exclude_file
+module ram_2x39(	// src/main/scala/chisel3/util/Decoupled.scala:256:91
+  input         R0_addr,
+                R0_en,
+                R0_clk,
+  output [38:0] R0_data,
+  input         W0_addr,
+                W0_en,
+                W0_clk,
+  input  [38:0] W0_data
+);
+
+  reg [38:0] Memory[0:1];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
+  always @(posedge W0_clk) begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
+    if (W0_en & 1'h1)	// src/main/scala/chisel3/util/Decoupled.scala:256:91
+      Memory[W0_addr] <= W0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
+  end // always @(posedge)
+  `ifdef ENABLE_INITIAL_MEM_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
+    reg [63:0] _RANDOM_MEM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
+    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
+      `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
+      `ifdef RANDOMIZE_MEM_INIT	// src/main/scala/chisel3/util/Decoupled.scala:256:91
+        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
+          for (logic [6:0] j = 7'h0; j < 7'h40; j += 7'h20) begin
+            _RANDOM_MEM[j +: 32] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
+          end
+          Memory[i[0]] = _RANDOM_MEM[38:0];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
+        end
+      `endif // RANDOMIZE_MEM_INIT
+    end // initial
+  `endif // ENABLE_INITIAL_MEM_
+  assign R0_data = R0_en ? Memory[R0_addr] : 39'bx;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
+endmodule
+
+module Queue2_AXI4BundleR(	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+  input         clock,	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+                reset,	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+  output        io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
+  input         io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
+  input  [3:0]  io_enq_bits_id,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
+  input  [31:0] io_enq_bits_data,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
+  input  [1:0]  io_enq_bits_resp,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
+  input         io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
+  output        io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
+  output [3:0]  io_deq_bits_id,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
+  output [31:0] io_deq_bits_data,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
+  output [1:0]  io_deq_bits_resp,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
+  output        io_deq_bits_last	// src/main/scala/chisel3/util/Decoupled.scala:255:14
+);
+
+  wire [38:0] _ram_ext_R0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
+  reg         wrap;	// src/main/scala/chisel3/util/Counter.scala:61:40
+  reg         wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40
+  reg         maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
+  wire        ptr_match = wrap == wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33
+  wire        empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}
+  wire        full = ptr_match & maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24
+  wire        do_enq = ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :262:24, :286:19
+  always @(posedge clock) begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+    if (reset) begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+      wrap <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
+      wrap_1 <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
+      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
+    end
+    else begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+      automatic logic do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19
+      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
+        wrap <= wrap - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
+      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
+        wrap_1 <= wrap_1 - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
+      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16
+        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
+    end
+  end // always @(posedge)
+  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+    `endif // FIRRTL_BEFORE_INITIAL
+    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+        `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+      `endif // INIT_RANDOM_PROLOG_
+      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+        wrap = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
+        wrap_1 = _RANDOM[/*Zero width*/ 1'b0][1];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
+        maybe_full = _RANDOM[/*Zero width*/ 1'b0][2];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
+      `endif // RANDOMIZE_REG_INIT
+    end // initial
+    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+      `FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+    `endif // FIRRTL_AFTER_INITIAL
+  `endif // ENABLE_INITIAL_REG_
+  ram_2x39 ram_ext (	// src/main/scala/chisel3/util/Decoupled.scala:256:91
+    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
+    .R0_en   (1'h1),
+    .R0_clk  (clock),
+    .R0_data (_ram_ext_R0_data),
+    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
+    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
+    .W0_clk  (clock),
+    .W0_data ({io_enq_bits_id, io_enq_bits_data, io_enq_bits_resp, 1'h1})	// src/main/scala/chisel3/util/Decoupled.scala:256:91
+  );	// src/main/scala/chisel3/util/Decoupled.scala:256:91
+  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :262:24, :286:19
+  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :261:25, :285:19
+  assign io_deq_bits_id = _ram_ext_R0_data[38:35];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
+  assign io_deq_bits_data = _ram_ext_R0_data[34:3];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
+  assign io_deq_bits_resp = _ram_ext_R0_data[2:1];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
+  assign io_deq_bits_last = _ram_ext_R0_data[0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
+endmodule
+
+module AXI4Buffer(	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Buffer.scala:37:9
+  input         clock,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Buffer.scala:37:9
+                reset,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Buffer.scala:37:9
+  output        auto_in_awready,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input         auto_in_awvalid,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input  [3:0]  auto_in_awid,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input  [31:0] auto_in_awaddr,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input  [2:0]  auto_in_awsize,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input  [1:0]  auto_in_awburst,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output        auto_in_wready,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input         auto_in_wvalid,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input  [31:0] auto_in_wdata,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input  [3:0]  auto_in_wstrb,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input         auto_in_wlast,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+                auto_in_bready,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output        auto_in_bvalid,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output [3:0]  auto_in_bid,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output [1:0]  auto_in_bresp,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output        auto_in_arready,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input         auto_in_arvalid,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input  [3:0]  auto_in_arid,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input  [31:0] auto_in_araddr,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input  [2:0]  auto_in_arsize,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input  [1:0]  auto_in_arburst,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input         auto_in_rready,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output        auto_in_rvalid,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output [3:0]  auto_in_rid,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output [31:0] auto_in_rdata,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output [1:0]  auto_in_rresp,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output        auto_in_rlast,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input         auto_out_awready,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output        auto_out_awvalid,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output [3:0]  auto_out_awid,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output [31:0] auto_out_awaddr,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output [7:0]  auto_out_awlen,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output [2:0]  auto_out_awsize,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input         auto_out_wready,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output        auto_out_wvalid,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output [31:0] auto_out_wdata,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output [3:0]  auto_out_wstrb,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output        auto_out_bready,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input         auto_out_bvalid,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input  [3:0]  auto_out_bid,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input  [1:0]  auto_out_bresp,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input         auto_out_arready,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output        auto_out_arvalid,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output [3:0]  auto_out_arid,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output [31:0] auto_out_araddr,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output [7:0]  auto_out_arlen,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output [2:0]  auto_out_arsize,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output        auto_out_rready,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input         auto_out_rvalid,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input  [3:0]  auto_out_rid,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input  [31:0] auto_out_rdata,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input  [1:0]  auto_out_rresp	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+);
+
+  Queue2_AXI4BundleAW nodeOut_awdeq_q (	// src/main/scala/chisel3/util/Decoupled.scala:362:21
+    .clock             (clock),
+    .reset             (reset),
+    .io_enq_ready      (auto_in_awready),
+    .io_enq_valid      (auto_in_awvalid),
+    .io_enq_bits_id    (auto_in_awid),
+    .io_enq_bits_addr  (auto_in_awaddr),
+    .io_enq_bits_size  (auto_in_awsize),
+    .io_enq_bits_burst (auto_in_awburst),
+    .io_deq_ready      (auto_out_awready),
+    .io_deq_valid      (auto_out_awvalid),
+    .io_deq_bits_id    (auto_out_awid),
+    .io_deq_bits_addr  (auto_out_awaddr),
+    .io_deq_bits_len   (auto_out_awlen),
+    .io_deq_bits_size  (auto_out_awsize)
+  );	// src/main/scala/chisel3/util/Decoupled.scala:362:21
+  Queue2_AXI4BundleW nodeOut_wdeq_q (	// src/main/scala/chisel3/util/Decoupled.scala:362:21
+    .clock            (clock),
+    .reset            (reset),
+    .io_enq_ready     (auto_in_wready),
+    .io_enq_valid     (auto_in_wvalid),
+    .io_enq_bits_data (auto_in_wdata),
+    .io_enq_bits_strb (auto_in_wstrb),
+    .io_enq_bits_last (auto_in_wlast),
+    .io_deq_ready     (auto_out_wready),
+    .io_deq_valid     (auto_out_wvalid),
+    .io_deq_bits_data (auto_out_wdata),
+    .io_deq_bits_strb (auto_out_wstrb)
+  );	// src/main/scala/chisel3/util/Decoupled.scala:362:21
+  Queue2_AXI4BundleB nodeIn_bdeq_q (	// src/main/scala/chisel3/util/Decoupled.scala:362:21
+    .clock            (clock),
+    .reset            (reset),
+    .io_enq_ready     (auto_out_bready),
+    .io_enq_valid     (auto_out_bvalid),
+    .io_enq_bits_id   (auto_out_bid),
+    .io_enq_bits_resp (auto_out_bresp),
+    .io_deq_ready     (auto_in_bready),
+    .io_deq_valid     (auto_in_bvalid),
+    .io_deq_bits_id   (auto_in_bid),
+    .io_deq_bits_resp (auto_in_bresp)
+  );	// src/main/scala/chisel3/util/Decoupled.scala:362:21
+  Queue2_AXI4BundleAR nodeOut_ardeq_q (	// src/main/scala/chisel3/util/Decoupled.scala:362:21
+    .clock             (clock),
+    .reset             (reset),
+    .io_enq_ready      (auto_in_arready),
+    .io_enq_valid      (auto_in_arvalid),
+    .io_enq_bits_id    (auto_in_arid),
+    .io_enq_bits_addr  (auto_in_araddr),
+    .io_enq_bits_size  (auto_in_arsize),
+    .io_enq_bits_burst (auto_in_arburst),
+    .io_deq_ready      (auto_out_arready),
+    .io_deq_valid      (auto_out_arvalid),
+    .io_deq_bits_id    (auto_out_arid),
+    .io_deq_bits_addr  (auto_out_araddr),
+    .io_deq_bits_len   (auto_out_arlen),
+    .io_deq_bits_size  (auto_out_arsize)
+  );	// src/main/scala/chisel3/util/Decoupled.scala:362:21
+  Queue2_AXI4BundleR nodeIn_rdeq_q (	// src/main/scala/chisel3/util/Decoupled.scala:362:21
+    .clock            (clock),
+    .reset            (reset),
+    .io_enq_ready     (auto_out_rready),
+    .io_enq_valid     (auto_out_rvalid),
+    .io_enq_bits_id   (auto_out_rid),
+    .io_enq_bits_data (auto_out_rdata),
+    .io_enq_bits_resp (auto_out_rresp),
+    .io_deq_ready     (auto_in_rready),
+    .io_deq_valid     (auto_in_rvalid),
+    .io_deq_bits_id   (auto_in_rid),
+    .io_deq_bits_data (auto_in_rdata),
+    .io_deq_bits_resp (auto_in_rresp),
+    .io_deq_bits_last (auto_in_rlast)
+  );	// src/main/scala/chisel3/util/Decoupled.scala:362:21
+endmodule
+
+module Queue1_BundleMap(	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+  input  clock,	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+         reset,	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+  output io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
+  input  io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
+         io_enq_bits_real_last,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
+         io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
+  output io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
+         io_deq_bits_real_last	// src/main/scala/chisel3/util/Decoupled.scala:255:14
+);
+
+  reg full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
+  reg ram_real_last;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
+  always @(posedge clock) begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+    automatic logic do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35
+    do_enq = ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :286:19
+    if (reset)	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+      full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
+    else if (~(do_enq == (io_deq_ready & full)))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16
+      full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
+    if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
+      ram_real_last <= io_enq_bits_real_last;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
+  end // always @(posedge)
+  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+    `endif // FIRRTL_BEFORE_INITIAL
+    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+        `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+      `endif // INIT_RANDOM_PROLOG_
+      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+        full = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
+        ram_real_last = _RANDOM[/*Zero width*/ 1'b0][1];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27
+      `endif // RANDOMIZE_REG_INIT
+    end // initial
+    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+      `FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+    `endif // FIRRTL_AFTER_INITIAL
+  `endif // ENABLE_INITIAL_REG_
+  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27, :286:19
+  assign io_deq_valid = full;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
+  assign io_deq_bits_real_last = ram_real_last;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
+endmodule
+
+module AXI4UserYanker(	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:36:9
+  input         clock,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:36:9
+                reset,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:36:9
+  output        auto_in_awready,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input         auto_in_awvalid,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input  [3:0]  auto_in_awid,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input  [31:0] auto_in_awaddr,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input  [2:0]  auto_in_awsize,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input  [1:0]  auto_in_awburst,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input         auto_in_awecho_real_last,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output        auto_in_wready,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input         auto_in_wvalid,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input  [31:0] auto_in_wdata,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input  [3:0]  auto_in_wstrb,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input         auto_in_wlast,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+                auto_in_bready,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output        auto_in_bvalid,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output [3:0]  auto_in_bid,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output [1:0]  auto_in_bresp,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output        auto_in_becho_real_last,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+                auto_in_arready,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input         auto_in_arvalid,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input  [3:0]  auto_in_arid,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input  [31:0] auto_in_araddr,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input  [2:0]  auto_in_arsize,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input  [1:0]  auto_in_arburst,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input         auto_in_arecho_real_last,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+                auto_in_rready,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output        auto_in_rvalid,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output [3:0]  auto_in_rid,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output [31:0] auto_in_rdata,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output [1:0]  auto_in_rresp,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output        auto_in_recho_real_last,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+                auto_in_rlast,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input         auto_out_awready,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output        auto_out_awvalid,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output [3:0]  auto_out_awid,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output [31:0] auto_out_awaddr,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output [2:0]  auto_out_awsize,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output [1:0]  auto_out_awburst,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input         auto_out_wready,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output        auto_out_wvalid,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output [31:0] auto_out_wdata,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output [3:0]  auto_out_wstrb,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output        auto_out_wlast,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+                auto_out_bready,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input         auto_out_bvalid,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input  [3:0]  auto_out_bid,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input  [1:0]  auto_out_bresp,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input         auto_out_arready,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output        auto_out_arvalid,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output [3:0]  auto_out_arid,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output [31:0] auto_out_araddr,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output [2:0]  auto_out_arsize,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output [1:0]  auto_out_arburst,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output        auto_out_rready,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input         auto_out_rvalid,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input  [3:0]  auto_out_rid,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input  [31:0] auto_out_rdata,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input  [1:0]  auto_out_rresp,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input         auto_out_rlast	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+);
+
+  wire        _Queue1_BundleMap_31_io_enq_ready;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
+  wire        _Queue1_BundleMap_31_io_deq_valid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
+  wire        _Queue1_BundleMap_31_io_deq_bits_real_last;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
+  wire        _Queue1_BundleMap_30_io_enq_ready;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
+  wire        _Queue1_BundleMap_30_io_deq_valid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
+  wire        _Queue1_BundleMap_30_io_deq_bits_real_last;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
+  wire        _Queue1_BundleMap_29_io_enq_ready;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
+  wire        _Queue1_BundleMap_29_io_deq_valid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
+  wire        _Queue1_BundleMap_29_io_deq_bits_real_last;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
+  wire        _Queue1_BundleMap_28_io_enq_ready;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
+  wire        _Queue1_BundleMap_28_io_deq_valid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
+  wire        _Queue1_BundleMap_28_io_deq_bits_real_last;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
+  wire        _Queue1_BundleMap_27_io_enq_ready;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
+  wire        _Queue1_BundleMap_27_io_deq_valid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
+  wire        _Queue1_BundleMap_27_io_deq_bits_real_last;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
+  wire        _Queue1_BundleMap_26_io_enq_ready;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
+  wire        _Queue1_BundleMap_26_io_deq_valid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
+  wire        _Queue1_BundleMap_26_io_deq_bits_real_last;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
+  wire        _Queue1_BundleMap_25_io_enq_ready;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
+  wire        _Queue1_BundleMap_25_io_deq_valid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
+  wire        _Queue1_BundleMap_25_io_deq_bits_real_last;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
+  wire        _Queue1_BundleMap_24_io_enq_ready;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
+  wire        _Queue1_BundleMap_24_io_deq_valid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
+  wire        _Queue1_BundleMap_24_io_deq_bits_real_last;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
+  wire        _Queue1_BundleMap_23_io_enq_ready;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
+  wire        _Queue1_BundleMap_23_io_deq_valid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
+  wire        _Queue1_BundleMap_23_io_deq_bits_real_last;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
+  wire        _Queue1_BundleMap_22_io_enq_ready;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
+  wire        _Queue1_BundleMap_22_io_deq_valid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
+  wire        _Queue1_BundleMap_22_io_deq_bits_real_last;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
+  wire        _Queue1_BundleMap_21_io_enq_ready;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
+  wire        _Queue1_BundleMap_21_io_deq_valid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
+  wire        _Queue1_BundleMap_21_io_deq_bits_real_last;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
+  wire        _Queue1_BundleMap_20_io_enq_ready;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
+  wire        _Queue1_BundleMap_20_io_deq_valid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
+  wire        _Queue1_BundleMap_20_io_deq_bits_real_last;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
+  wire        _Queue1_BundleMap_19_io_enq_ready;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
+  wire        _Queue1_BundleMap_19_io_deq_valid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
+  wire        _Queue1_BundleMap_19_io_deq_bits_real_last;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
+  wire        _Queue1_BundleMap_18_io_enq_ready;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
+  wire        _Queue1_BundleMap_18_io_deq_valid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
+  wire        _Queue1_BundleMap_18_io_deq_bits_real_last;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
+  wire        _Queue1_BundleMap_17_io_enq_ready;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
+  wire        _Queue1_BundleMap_17_io_deq_valid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
+  wire        _Queue1_BundleMap_17_io_deq_bits_real_last;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
+  wire        _Queue1_BundleMap_16_io_enq_ready;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
+  wire        _Queue1_BundleMap_16_io_deq_valid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
+  wire        _Queue1_BundleMap_16_io_deq_bits_real_last;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
+  wire        _Queue1_BundleMap_15_io_enq_ready;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
+  wire        _Queue1_BundleMap_15_io_deq_valid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
+  wire        _Queue1_BundleMap_15_io_deq_bits_real_last;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
+  wire        _Queue1_BundleMap_14_io_enq_ready;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
+  wire        _Queue1_BundleMap_14_io_deq_valid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
+  wire        _Queue1_BundleMap_14_io_deq_bits_real_last;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
+  wire        _Queue1_BundleMap_13_io_enq_ready;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
+  wire        _Queue1_BundleMap_13_io_deq_valid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
+  wire        _Queue1_BundleMap_13_io_deq_bits_real_last;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
+  wire        _Queue1_BundleMap_12_io_enq_ready;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
+  wire        _Queue1_BundleMap_12_io_deq_valid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
+  wire        _Queue1_BundleMap_12_io_deq_bits_real_last;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
+  wire        _Queue1_BundleMap_11_io_enq_ready;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
+  wire        _Queue1_BundleMap_11_io_deq_valid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
+  wire        _Queue1_BundleMap_11_io_deq_bits_real_last;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
+  wire        _Queue1_BundleMap_10_io_enq_ready;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
+  wire        _Queue1_BundleMap_10_io_deq_valid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
+  wire        _Queue1_BundleMap_10_io_deq_bits_real_last;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
+  wire        _Queue1_BundleMap_9_io_enq_ready;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
+  wire        _Queue1_BundleMap_9_io_deq_valid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
+  wire        _Queue1_BundleMap_9_io_deq_bits_real_last;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
+  wire        _Queue1_BundleMap_8_io_enq_ready;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
+  wire        _Queue1_BundleMap_8_io_deq_valid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
+  wire        _Queue1_BundleMap_8_io_deq_bits_real_last;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
+  wire        _Queue1_BundleMap_7_io_enq_ready;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
+  wire        _Queue1_BundleMap_7_io_deq_valid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
+  wire        _Queue1_BundleMap_7_io_deq_bits_real_last;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
+  wire        _Queue1_BundleMap_6_io_enq_ready;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
+  wire        _Queue1_BundleMap_6_io_deq_valid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
+  wire        _Queue1_BundleMap_6_io_deq_bits_real_last;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
+  wire        _Queue1_BundleMap_5_io_enq_ready;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
+  wire        _Queue1_BundleMap_5_io_deq_valid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
+  wire        _Queue1_BundleMap_5_io_deq_bits_real_last;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
+  wire        _Queue1_BundleMap_4_io_enq_ready;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
+  wire        _Queue1_BundleMap_4_io_deq_valid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
+  wire        _Queue1_BundleMap_4_io_deq_bits_real_last;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
+  wire        _Queue1_BundleMap_3_io_enq_ready;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
+  wire        _Queue1_BundleMap_3_io_deq_valid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
+  wire        _Queue1_BundleMap_3_io_deq_bits_real_last;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
+  wire        _Queue1_BundleMap_2_io_enq_ready;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
+  wire        _Queue1_BundleMap_2_io_deq_valid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
+  wire        _Queue1_BundleMap_2_io_deq_bits_real_last;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
+  wire        _Queue1_BundleMap_1_io_enq_ready;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
+  wire        _Queue1_BundleMap_1_io_deq_valid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
+  wire        _Queue1_BundleMap_1_io_deq_bits_real_last;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
+  wire        _Queue1_BundleMap_io_enq_ready;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
+  wire        _Queue1_BundleMap_io_deq_valid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
+  wire        _Queue1_BundleMap_io_deq_bits_real_last;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
+  wire [15:0] _GEN =
+    {{_Queue1_BundleMap_15_io_enq_ready},
+     {_Queue1_BundleMap_14_io_enq_ready},
+     {_Queue1_BundleMap_13_io_enq_ready},
+     {_Queue1_BundleMap_12_io_enq_ready},
+     {_Queue1_BundleMap_11_io_enq_ready},
+     {_Queue1_BundleMap_10_io_enq_ready},
+     {_Queue1_BundleMap_9_io_enq_ready},
+     {_Queue1_BundleMap_8_io_enq_ready},
+     {_Queue1_BundleMap_7_io_enq_ready},
+     {_Queue1_BundleMap_6_io_enq_ready},
+     {_Queue1_BundleMap_5_io_enq_ready},
+     {_Queue1_BundleMap_4_io_enq_ready},
+     {_Queue1_BundleMap_3_io_enq_ready},
+     {_Queue1_BundleMap_2_io_enq_ready},
+     {_Queue1_BundleMap_1_io_enq_ready},
+     {_Queue1_BundleMap_io_enq_ready}};	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17, :60:36
+  wire [15:0] _GEN_0 =
+    {{_Queue1_BundleMap_15_io_deq_bits_real_last},
+     {_Queue1_BundleMap_14_io_deq_bits_real_last},
+     {_Queue1_BundleMap_13_io_deq_bits_real_last},
+     {_Queue1_BundleMap_12_io_deq_bits_real_last},
+     {_Queue1_BundleMap_11_io_deq_bits_real_last},
+     {_Queue1_BundleMap_10_io_deq_bits_real_last},
+     {_Queue1_BundleMap_9_io_deq_bits_real_last},
+     {_Queue1_BundleMap_8_io_deq_bits_real_last},
+     {_Queue1_BundleMap_7_io_deq_bits_real_last},
+     {_Queue1_BundleMap_6_io_deq_bits_real_last},
+     {_Queue1_BundleMap_5_io_deq_bits_real_last},
+     {_Queue1_BundleMap_4_io_deq_bits_real_last},
+     {_Queue1_BundleMap_3_io_deq_bits_real_last},
+     {_Queue1_BundleMap_2_io_deq_bits_real_last},
+     {_Queue1_BundleMap_1_io_deq_bits_real_last},
+     {_Queue1_BundleMap_io_deq_bits_real_last}};	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17, :73:22
+  wire [15:0] _arsel_T_1 = 16'h1 << auto_in_arid;	// src/main/scala/chisel3/util/OneHot.scala:65:12
+  wire [15:0] _rsel_T_1 = 16'h1 << auto_out_rid;	// src/main/scala/chisel3/util/OneHot.scala:65:12
+  wire        _GEN_1 = auto_out_rvalid & auto_in_rready;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:78:37
+  wire        _GEN_2 = auto_in_arvalid & auto_out_arready;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:81:37
+  wire [15:0] _GEN_3 =
+    {{_Queue1_BundleMap_31_io_enq_ready},
+     {_Queue1_BundleMap_30_io_enq_ready},
+     {_Queue1_BundleMap_29_io_enq_ready},
+     {_Queue1_BundleMap_28_io_enq_ready},
+     {_Queue1_BundleMap_27_io_enq_ready},
+     {_Queue1_BundleMap_26_io_enq_ready},
+     {_Queue1_BundleMap_25_io_enq_ready},
+     {_Queue1_BundleMap_24_io_enq_ready},
+     {_Queue1_BundleMap_23_io_enq_ready},
+     {_Queue1_BundleMap_22_io_enq_ready},
+     {_Queue1_BundleMap_21_io_enq_ready},
+     {_Queue1_BundleMap_20_io_enq_ready},
+     {_Queue1_BundleMap_19_io_enq_ready},
+     {_Queue1_BundleMap_18_io_enq_ready},
+     {_Queue1_BundleMap_17_io_enq_ready},
+     {_Queue1_BundleMap_16_io_enq_ready}};	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17, :89:36
+  `ifndef SYNTHESIS	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:69:14
+    always @(posedge clock) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:69:14
+      automatic logic [15:0] _GEN_4 =
+        {{_Queue1_BundleMap_15_io_deq_valid},
+         {_Queue1_BundleMap_14_io_deq_valid},
+         {_Queue1_BundleMap_13_io_deq_valid},
+         {_Queue1_BundleMap_12_io_deq_valid},
+         {_Queue1_BundleMap_11_io_deq_valid},
+         {_Queue1_BundleMap_10_io_deq_valid},
+         {_Queue1_BundleMap_9_io_deq_valid},
+         {_Queue1_BundleMap_8_io_deq_valid},
+         {_Queue1_BundleMap_7_io_deq_valid},
+         {_Queue1_BundleMap_6_io_deq_valid},
+         {_Queue1_BundleMap_5_io_deq_valid},
+         {_Queue1_BundleMap_4_io_deq_valid},
+         {_Queue1_BundleMap_3_io_deq_valid},
+         {_Queue1_BundleMap_2_io_deq_valid},
+         {_Queue1_BundleMap_1_io_deq_valid},
+         {_Queue1_BundleMap_io_deq_valid}};	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17, :69:28
+      automatic logic [15:0] _GEN_5 =
+        {{_Queue1_BundleMap_31_io_deq_valid},
+         {_Queue1_BundleMap_30_io_deq_valid},
+         {_Queue1_BundleMap_29_io_deq_valid},
+         {_Queue1_BundleMap_28_io_deq_valid},
+         {_Queue1_BundleMap_27_io_deq_valid},
+         {_Queue1_BundleMap_26_io_deq_valid},
+         {_Queue1_BundleMap_25_io_deq_valid},
+         {_Queue1_BundleMap_24_io_deq_valid},
+         {_Queue1_BundleMap_23_io_deq_valid},
+         {_Queue1_BundleMap_22_io_deq_valid},
+         {_Queue1_BundleMap_21_io_deq_valid},
+         {_Queue1_BundleMap_20_io_deq_valid},
+         {_Queue1_BundleMap_19_io_deq_valid},
+         {_Queue1_BundleMap_18_io_deq_valid},
+         {_Queue1_BundleMap_17_io_deq_valid},
+         {_Queue1_BundleMap_16_io_deq_valid}};	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17, :98:28
+      if (~reset & ~(~auto_out_rvalid | _GEN_4[auto_out_rid])) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:69:{14,15,28}
+        if (`ASSERT_VERBOSE_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:69:14
+          $error("Assertion failed at UserYanker.scala:69\n");	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:69:14
+        if (`STOP_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:69:14
+          $fatal;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:69:14
+      end
+      if (~reset & ~(~auto_out_bvalid | _GEN_5[auto_out_bid])) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:69:14, :98:{14,15,28}
+        if (`ASSERT_VERBOSE_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:98:14
+          $error("Assertion failed at UserYanker.scala:98\n");	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:98:14
+        if (`STOP_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:98:14
+          $fatal;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:98:14
+      end
+    end // always @(posedge)
+  `endif // not def SYNTHESIS
+  wire [15:0] _GEN_6 =
+    {{_Queue1_BundleMap_31_io_deq_bits_real_last},
+     {_Queue1_BundleMap_30_io_deq_bits_real_last},
+     {_Queue1_BundleMap_29_io_deq_bits_real_last},
+     {_Queue1_BundleMap_28_io_deq_bits_real_last},
+     {_Queue1_BundleMap_27_io_deq_bits_real_last},
+     {_Queue1_BundleMap_26_io_deq_bits_real_last},
+     {_Queue1_BundleMap_25_io_deq_bits_real_last},
+     {_Queue1_BundleMap_24_io_deq_bits_real_last},
+     {_Queue1_BundleMap_23_io_deq_bits_real_last},
+     {_Queue1_BundleMap_22_io_deq_bits_real_last},
+     {_Queue1_BundleMap_21_io_deq_bits_real_last},
+     {_Queue1_BundleMap_20_io_deq_bits_real_last},
+     {_Queue1_BundleMap_19_io_deq_bits_real_last},
+     {_Queue1_BundleMap_18_io_deq_bits_real_last},
+     {_Queue1_BundleMap_17_io_deq_bits_real_last},
+     {_Queue1_BundleMap_16_io_deq_bits_real_last}};	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17, :102:22
+  wire [15:0] _awsel_T_1 = 16'h1 << auto_in_awid;	// src/main/scala/chisel3/util/OneHot.scala:65:12
+  wire [15:0] _bsel_T_1 = 16'h1 << auto_out_bid;	// src/main/scala/chisel3/util/OneHot.scala:65:12
+  wire        _GEN_7 = auto_out_bvalid & auto_in_bready;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:107:37
+  wire        _GEN_8 = auto_in_awvalid & auto_out_awready;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:110:37
+  Queue1_BundleMap Queue1_BundleMap (	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
+    .clock                 (clock),
+    .reset                 (reset),
+    .io_enq_ready          (_Queue1_BundleMap_io_enq_ready),
+    .io_enq_valid          (_GEN_2 & _arsel_T_1[0]),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:75:55, :81:{37,53}, src/main/scala/chisel3/util/OneHot.scala:65:12
+    .io_enq_bits_real_last (auto_in_arecho_real_last),
+    .io_deq_ready          (_GEN_1 & _rsel_T_1[0] & auto_out_rlast),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:76:55, :78:{37,53,58}, src/main/scala/chisel3/util/OneHot.scala:65:12
+    .io_deq_valid          (_Queue1_BundleMap_io_deq_valid),
+    .io_deq_bits_real_last (_Queue1_BundleMap_io_deq_bits_real_last)
+  );	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
+  Queue1_BundleMap Queue1_BundleMap_1 (	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
+    .clock                 (clock),
+    .reset                 (reset),
+    .io_enq_ready          (_Queue1_BundleMap_1_io_enq_ready),
+    .io_enq_valid          (_GEN_2 & _arsel_T_1[1]),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:75:55, :81:{37,53}, src/main/scala/chisel3/util/OneHot.scala:65:12
+    .io_enq_bits_real_last (auto_in_arecho_real_last),
+    .io_deq_ready          (_GEN_1 & _rsel_T_1[1] & auto_out_rlast),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:76:55, :78:{37,53,58}, src/main/scala/chisel3/util/OneHot.scala:65:12
+    .io_deq_valid          (_Queue1_BundleMap_1_io_deq_valid),
+    .io_deq_bits_real_last (_Queue1_BundleMap_1_io_deq_bits_real_last)
+  );	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
+  Queue1_BundleMap Queue1_BundleMap_2 (	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
+    .clock                 (clock),
+    .reset                 (reset),
+    .io_enq_ready          (_Queue1_BundleMap_2_io_enq_ready),
+    .io_enq_valid          (_GEN_2 & _arsel_T_1[2]),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:75:55, :81:{37,53}, src/main/scala/chisel3/util/OneHot.scala:65:12
+    .io_enq_bits_real_last (auto_in_arecho_real_last),
+    .io_deq_ready          (_GEN_1 & _rsel_T_1[2] & auto_out_rlast),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:76:55, :78:{37,53,58}, src/main/scala/chisel3/util/OneHot.scala:65:12
+    .io_deq_valid          (_Queue1_BundleMap_2_io_deq_valid),
+    .io_deq_bits_real_last (_Queue1_BundleMap_2_io_deq_bits_real_last)
+  );	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
+  Queue1_BundleMap Queue1_BundleMap_3 (	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
+    .clock                 (clock),
+    .reset                 (reset),
+    .io_enq_ready          (_Queue1_BundleMap_3_io_enq_ready),
+    .io_enq_valid          (_GEN_2 & _arsel_T_1[3]),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:75:55, :81:{37,53}, src/main/scala/chisel3/util/OneHot.scala:65:12
+    .io_enq_bits_real_last (auto_in_arecho_real_last),
+    .io_deq_ready          (_GEN_1 & _rsel_T_1[3] & auto_out_rlast),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:76:55, :78:{37,53,58}, src/main/scala/chisel3/util/OneHot.scala:65:12
+    .io_deq_valid          (_Queue1_BundleMap_3_io_deq_valid),
+    .io_deq_bits_real_last (_Queue1_BundleMap_3_io_deq_bits_real_last)
+  );	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
+  Queue1_BundleMap Queue1_BundleMap_4 (	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
+    .clock                 (clock),
+    .reset                 (reset),
+    .io_enq_ready          (_Queue1_BundleMap_4_io_enq_ready),
+    .io_enq_valid          (_GEN_2 & _arsel_T_1[4]),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:75:55, :81:{37,53}, src/main/scala/chisel3/util/OneHot.scala:65:12
+    .io_enq_bits_real_last (auto_in_arecho_real_last),
+    .io_deq_ready          (_GEN_1 & _rsel_T_1[4] & auto_out_rlast),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:76:55, :78:{37,53,58}, src/main/scala/chisel3/util/OneHot.scala:65:12
+    .io_deq_valid          (_Queue1_BundleMap_4_io_deq_valid),
+    .io_deq_bits_real_last (_Queue1_BundleMap_4_io_deq_bits_real_last)
+  );	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
+  Queue1_BundleMap Queue1_BundleMap_5 (	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
+    .clock                 (clock),
+    .reset                 (reset),
+    .io_enq_ready          (_Queue1_BundleMap_5_io_enq_ready),
+    .io_enq_valid          (_GEN_2 & _arsel_T_1[5]),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:75:55, :81:{37,53}, src/main/scala/chisel3/util/OneHot.scala:65:12
+    .io_enq_bits_real_last (auto_in_arecho_real_last),
+    .io_deq_ready          (_GEN_1 & _rsel_T_1[5] & auto_out_rlast),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:76:55, :78:{37,53,58}, src/main/scala/chisel3/util/OneHot.scala:65:12
+    .io_deq_valid          (_Queue1_BundleMap_5_io_deq_valid),
+    .io_deq_bits_real_last (_Queue1_BundleMap_5_io_deq_bits_real_last)
+  );	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
+  Queue1_BundleMap Queue1_BundleMap_6 (	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
+    .clock                 (clock),
+    .reset                 (reset),
+    .io_enq_ready          (_Queue1_BundleMap_6_io_enq_ready),
+    .io_enq_valid          (_GEN_2 & _arsel_T_1[6]),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:75:55, :81:{37,53}, src/main/scala/chisel3/util/OneHot.scala:65:12
+    .io_enq_bits_real_last (auto_in_arecho_real_last),
+    .io_deq_ready          (_GEN_1 & _rsel_T_1[6] & auto_out_rlast),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:76:55, :78:{37,53,58}, src/main/scala/chisel3/util/OneHot.scala:65:12
+    .io_deq_valid          (_Queue1_BundleMap_6_io_deq_valid),
+    .io_deq_bits_real_last (_Queue1_BundleMap_6_io_deq_bits_real_last)
+  );	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
+  Queue1_BundleMap Queue1_BundleMap_7 (	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
+    .clock                 (clock),
+    .reset                 (reset),
+    .io_enq_ready          (_Queue1_BundleMap_7_io_enq_ready),
+    .io_enq_valid          (_GEN_2 & _arsel_T_1[7]),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:75:55, :81:{37,53}, src/main/scala/chisel3/util/OneHot.scala:65:12
+    .io_enq_bits_real_last (auto_in_arecho_real_last),
+    .io_deq_ready          (_GEN_1 & _rsel_T_1[7] & auto_out_rlast),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:76:55, :78:{37,53,58}, src/main/scala/chisel3/util/OneHot.scala:65:12
+    .io_deq_valid          (_Queue1_BundleMap_7_io_deq_valid),
+    .io_deq_bits_real_last (_Queue1_BundleMap_7_io_deq_bits_real_last)
+  );	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
+  Queue1_BundleMap Queue1_BundleMap_8 (	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
+    .clock                 (clock),
+    .reset                 (reset),
+    .io_enq_ready          (_Queue1_BundleMap_8_io_enq_ready),
+    .io_enq_valid          (_GEN_2 & _arsel_T_1[8]),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:75:55, :81:{37,53}, src/main/scala/chisel3/util/OneHot.scala:65:12
+    .io_enq_bits_real_last (auto_in_arecho_real_last),
+    .io_deq_ready          (_GEN_1 & _rsel_T_1[8] & auto_out_rlast),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:76:55, :78:{37,53,58}, src/main/scala/chisel3/util/OneHot.scala:65:12
+    .io_deq_valid          (_Queue1_BundleMap_8_io_deq_valid),
+    .io_deq_bits_real_last (_Queue1_BundleMap_8_io_deq_bits_real_last)
+  );	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
+  Queue1_BundleMap Queue1_BundleMap_9 (	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
+    .clock                 (clock),
+    .reset                 (reset),
+    .io_enq_ready          (_Queue1_BundleMap_9_io_enq_ready),
+    .io_enq_valid          (_GEN_2 & _arsel_T_1[9]),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:75:55, :81:{37,53}, src/main/scala/chisel3/util/OneHot.scala:65:12
+    .io_enq_bits_real_last (auto_in_arecho_real_last),
+    .io_deq_ready          (_GEN_1 & _rsel_T_1[9] & auto_out_rlast),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:76:55, :78:{37,53,58}, src/main/scala/chisel3/util/OneHot.scala:65:12
+    .io_deq_valid          (_Queue1_BundleMap_9_io_deq_valid),
+    .io_deq_bits_real_last (_Queue1_BundleMap_9_io_deq_bits_real_last)
+  );	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
+  Queue1_BundleMap Queue1_BundleMap_10 (	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
+    .clock                 (clock),
+    .reset                 (reset),
+    .io_enq_ready          (_Queue1_BundleMap_10_io_enq_ready),
+    .io_enq_valid          (_GEN_2 & _arsel_T_1[10]),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:75:55, :81:{37,53}, src/main/scala/chisel3/util/OneHot.scala:65:12
+    .io_enq_bits_real_last (auto_in_arecho_real_last),
+    .io_deq_ready          (_GEN_1 & _rsel_T_1[10] & auto_out_rlast),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:76:55, :78:{37,53,58}, src/main/scala/chisel3/util/OneHot.scala:65:12
+    .io_deq_valid          (_Queue1_BundleMap_10_io_deq_valid),
+    .io_deq_bits_real_last (_Queue1_BundleMap_10_io_deq_bits_real_last)
+  );	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
+  Queue1_BundleMap Queue1_BundleMap_11 (	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
+    .clock                 (clock),
+    .reset                 (reset),
+    .io_enq_ready          (_Queue1_BundleMap_11_io_enq_ready),
+    .io_enq_valid          (_GEN_2 & _arsel_T_1[11]),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:75:55, :81:{37,53}, src/main/scala/chisel3/util/OneHot.scala:65:12
+    .io_enq_bits_real_last (auto_in_arecho_real_last),
+    .io_deq_ready          (_GEN_1 & _rsel_T_1[11] & auto_out_rlast),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:76:55, :78:{37,53,58}, src/main/scala/chisel3/util/OneHot.scala:65:12
+    .io_deq_valid          (_Queue1_BundleMap_11_io_deq_valid),
+    .io_deq_bits_real_last (_Queue1_BundleMap_11_io_deq_bits_real_last)
+  );	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
+  Queue1_BundleMap Queue1_BundleMap_12 (	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
+    .clock                 (clock),
+    .reset                 (reset),
+    .io_enq_ready          (_Queue1_BundleMap_12_io_enq_ready),
+    .io_enq_valid          (_GEN_2 & _arsel_T_1[12]),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:75:55, :81:{37,53}, src/main/scala/chisel3/util/OneHot.scala:65:12
+    .io_enq_bits_real_last (auto_in_arecho_real_last),
+    .io_deq_ready          (_GEN_1 & _rsel_T_1[12] & auto_out_rlast),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:76:55, :78:{37,53,58}, src/main/scala/chisel3/util/OneHot.scala:65:12
+    .io_deq_valid          (_Queue1_BundleMap_12_io_deq_valid),
+    .io_deq_bits_real_last (_Queue1_BundleMap_12_io_deq_bits_real_last)
+  );	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
+  Queue1_BundleMap Queue1_BundleMap_13 (	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
+    .clock                 (clock),
+    .reset                 (reset),
+    .io_enq_ready          (_Queue1_BundleMap_13_io_enq_ready),
+    .io_enq_valid          (_GEN_2 & _arsel_T_1[13]),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:75:55, :81:{37,53}, src/main/scala/chisel3/util/OneHot.scala:65:12
+    .io_enq_bits_real_last (auto_in_arecho_real_last),
+    .io_deq_ready          (_GEN_1 & _rsel_T_1[13] & auto_out_rlast),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:76:55, :78:{37,53,58}, src/main/scala/chisel3/util/OneHot.scala:65:12
+    .io_deq_valid          (_Queue1_BundleMap_13_io_deq_valid),
+    .io_deq_bits_real_last (_Queue1_BundleMap_13_io_deq_bits_real_last)
+  );	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
+  Queue1_BundleMap Queue1_BundleMap_14 (	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
+    .clock                 (clock),
+    .reset                 (reset),
+    .io_enq_ready          (_Queue1_BundleMap_14_io_enq_ready),
+    .io_enq_valid          (_GEN_2 & _arsel_T_1[14]),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:75:55, :81:{37,53}, src/main/scala/chisel3/util/OneHot.scala:65:12
+    .io_enq_bits_real_last (auto_in_arecho_real_last),
+    .io_deq_ready          (_GEN_1 & _rsel_T_1[14] & auto_out_rlast),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:76:55, :78:{37,53,58}, src/main/scala/chisel3/util/OneHot.scala:65:12
+    .io_deq_valid          (_Queue1_BundleMap_14_io_deq_valid),
+    .io_deq_bits_real_last (_Queue1_BundleMap_14_io_deq_bits_real_last)
+  );	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
+  Queue1_BundleMap Queue1_BundleMap_15 (	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
+    .clock                 (clock),
+    .reset                 (reset),
+    .io_enq_ready          (_Queue1_BundleMap_15_io_enq_ready),
+    .io_enq_valid          (_GEN_2 & _arsel_T_1[15]),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:75:55, :81:{37,53}, src/main/scala/chisel3/util/OneHot.scala:65:12
+    .io_enq_bits_real_last (auto_in_arecho_real_last),
+    .io_deq_ready          (_GEN_1 & _rsel_T_1[15] & auto_out_rlast),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:76:55, :78:{37,53,58}, src/main/scala/chisel3/util/OneHot.scala:65:12
+    .io_deq_valid          (_Queue1_BundleMap_15_io_deq_valid),
+    .io_deq_bits_real_last (_Queue1_BundleMap_15_io_deq_bits_real_last)
+  );	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
+  Queue1_BundleMap Queue1_BundleMap_16 (	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
+    .clock                 (clock),
+    .reset                 (reset),
+    .io_enq_ready          (_Queue1_BundleMap_16_io_enq_ready),
+    .io_enq_valid          (_GEN_8 & _awsel_T_1[0]),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:104:55, :110:{37,53}, src/main/scala/chisel3/util/OneHot.scala:65:12
+    .io_enq_bits_real_last (auto_in_awecho_real_last),
+    .io_deq_ready          (_GEN_7 & _bsel_T_1[0]),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:105:55, :107:{37,53}, src/main/scala/chisel3/util/OneHot.scala:65:12
+    .io_deq_valid          (_Queue1_BundleMap_16_io_deq_valid),
+    .io_deq_bits_real_last (_Queue1_BundleMap_16_io_deq_bits_real_last)
+  );	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
+  Queue1_BundleMap Queue1_BundleMap_17 (	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
+    .clock                 (clock),
+    .reset                 (reset),
+    .io_enq_ready          (_Queue1_BundleMap_17_io_enq_ready),
+    .io_enq_valid          (_GEN_8 & _awsel_T_1[1]),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:104:55, :110:{37,53}, src/main/scala/chisel3/util/OneHot.scala:65:12
+    .io_enq_bits_real_last (auto_in_awecho_real_last),
+    .io_deq_ready          (_GEN_7 & _bsel_T_1[1]),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:105:55, :107:{37,53}, src/main/scala/chisel3/util/OneHot.scala:65:12
+    .io_deq_valid          (_Queue1_BundleMap_17_io_deq_valid),
+    .io_deq_bits_real_last (_Queue1_BundleMap_17_io_deq_bits_real_last)
+  );	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
+  Queue1_BundleMap Queue1_BundleMap_18 (	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
+    .clock                 (clock),
+    .reset                 (reset),
+    .io_enq_ready          (_Queue1_BundleMap_18_io_enq_ready),
+    .io_enq_valid          (_GEN_8 & _awsel_T_1[2]),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:104:55, :110:{37,53}, src/main/scala/chisel3/util/OneHot.scala:65:12
+    .io_enq_bits_real_last (auto_in_awecho_real_last),
+    .io_deq_ready          (_GEN_7 & _bsel_T_1[2]),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:105:55, :107:{37,53}, src/main/scala/chisel3/util/OneHot.scala:65:12
+    .io_deq_valid          (_Queue1_BundleMap_18_io_deq_valid),
+    .io_deq_bits_real_last (_Queue1_BundleMap_18_io_deq_bits_real_last)
+  );	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
+  Queue1_BundleMap Queue1_BundleMap_19 (	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
+    .clock                 (clock),
+    .reset                 (reset),
+    .io_enq_ready          (_Queue1_BundleMap_19_io_enq_ready),
+    .io_enq_valid          (_GEN_8 & _awsel_T_1[3]),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:104:55, :110:{37,53}, src/main/scala/chisel3/util/OneHot.scala:65:12
+    .io_enq_bits_real_last (auto_in_awecho_real_last),
+    .io_deq_ready          (_GEN_7 & _bsel_T_1[3]),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:105:55, :107:{37,53}, src/main/scala/chisel3/util/OneHot.scala:65:12
+    .io_deq_valid          (_Queue1_BundleMap_19_io_deq_valid),
+    .io_deq_bits_real_last (_Queue1_BundleMap_19_io_deq_bits_real_last)
+  );	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
+  Queue1_BundleMap Queue1_BundleMap_20 (	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
+    .clock                 (clock),
+    .reset                 (reset),
+    .io_enq_ready          (_Queue1_BundleMap_20_io_enq_ready),
+    .io_enq_valid          (_GEN_8 & _awsel_T_1[4]),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:104:55, :110:{37,53}, src/main/scala/chisel3/util/OneHot.scala:65:12
+    .io_enq_bits_real_last (auto_in_awecho_real_last),
+    .io_deq_ready          (_GEN_7 & _bsel_T_1[4]),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:105:55, :107:{37,53}, src/main/scala/chisel3/util/OneHot.scala:65:12
+    .io_deq_valid          (_Queue1_BundleMap_20_io_deq_valid),
+    .io_deq_bits_real_last (_Queue1_BundleMap_20_io_deq_bits_real_last)
+  );	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
+  Queue1_BundleMap Queue1_BundleMap_21 (	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
+    .clock                 (clock),
+    .reset                 (reset),
+    .io_enq_ready          (_Queue1_BundleMap_21_io_enq_ready),
+    .io_enq_valid          (_GEN_8 & _awsel_T_1[5]),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:104:55, :110:{37,53}, src/main/scala/chisel3/util/OneHot.scala:65:12
+    .io_enq_bits_real_last (auto_in_awecho_real_last),
+    .io_deq_ready          (_GEN_7 & _bsel_T_1[5]),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:105:55, :107:{37,53}, src/main/scala/chisel3/util/OneHot.scala:65:12
+    .io_deq_valid          (_Queue1_BundleMap_21_io_deq_valid),
+    .io_deq_bits_real_last (_Queue1_BundleMap_21_io_deq_bits_real_last)
+  );	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
+  Queue1_BundleMap Queue1_BundleMap_22 (	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
+    .clock                 (clock),
+    .reset                 (reset),
+    .io_enq_ready          (_Queue1_BundleMap_22_io_enq_ready),
+    .io_enq_valid          (_GEN_8 & _awsel_T_1[6]),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:104:55, :110:{37,53}, src/main/scala/chisel3/util/OneHot.scala:65:12
+    .io_enq_bits_real_last (auto_in_awecho_real_last),
+    .io_deq_ready          (_GEN_7 & _bsel_T_1[6]),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:105:55, :107:{37,53}, src/main/scala/chisel3/util/OneHot.scala:65:12
+    .io_deq_valid          (_Queue1_BundleMap_22_io_deq_valid),
+    .io_deq_bits_real_last (_Queue1_BundleMap_22_io_deq_bits_real_last)
+  );	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
+  Queue1_BundleMap Queue1_BundleMap_23 (	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
+    .clock                 (clock),
+    .reset                 (reset),
+    .io_enq_ready          (_Queue1_BundleMap_23_io_enq_ready),
+    .io_enq_valid          (_GEN_8 & _awsel_T_1[7]),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:104:55, :110:{37,53}, src/main/scala/chisel3/util/OneHot.scala:65:12
+    .io_enq_bits_real_last (auto_in_awecho_real_last),
+    .io_deq_ready          (_GEN_7 & _bsel_T_1[7]),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:105:55, :107:{37,53}, src/main/scala/chisel3/util/OneHot.scala:65:12
+    .io_deq_valid          (_Queue1_BundleMap_23_io_deq_valid),
+    .io_deq_bits_real_last (_Queue1_BundleMap_23_io_deq_bits_real_last)
+  );	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
+  Queue1_BundleMap Queue1_BundleMap_24 (	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
+    .clock                 (clock),
+    .reset                 (reset),
+    .io_enq_ready          (_Queue1_BundleMap_24_io_enq_ready),
+    .io_enq_valid          (_GEN_8 & _awsel_T_1[8]),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:104:55, :110:{37,53}, src/main/scala/chisel3/util/OneHot.scala:65:12
+    .io_enq_bits_real_last (auto_in_awecho_real_last),
+    .io_deq_ready          (_GEN_7 & _bsel_T_1[8]),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:105:55, :107:{37,53}, src/main/scala/chisel3/util/OneHot.scala:65:12
+    .io_deq_valid          (_Queue1_BundleMap_24_io_deq_valid),
+    .io_deq_bits_real_last (_Queue1_BundleMap_24_io_deq_bits_real_last)
+  );	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
+  Queue1_BundleMap Queue1_BundleMap_25 (	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
+    .clock                 (clock),
+    .reset                 (reset),
+    .io_enq_ready          (_Queue1_BundleMap_25_io_enq_ready),
+    .io_enq_valid          (_GEN_8 & _awsel_T_1[9]),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:104:55, :110:{37,53}, src/main/scala/chisel3/util/OneHot.scala:65:12
+    .io_enq_bits_real_last (auto_in_awecho_real_last),
+    .io_deq_ready          (_GEN_7 & _bsel_T_1[9]),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:105:55, :107:{37,53}, src/main/scala/chisel3/util/OneHot.scala:65:12
+    .io_deq_valid          (_Queue1_BundleMap_25_io_deq_valid),
+    .io_deq_bits_real_last (_Queue1_BundleMap_25_io_deq_bits_real_last)
+  );	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
+  Queue1_BundleMap Queue1_BundleMap_26 (	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
+    .clock                 (clock),
+    .reset                 (reset),
+    .io_enq_ready          (_Queue1_BundleMap_26_io_enq_ready),
+    .io_enq_valid          (_GEN_8 & _awsel_T_1[10]),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:104:55, :110:{37,53}, src/main/scala/chisel3/util/OneHot.scala:65:12
+    .io_enq_bits_real_last (auto_in_awecho_real_last),
+    .io_deq_ready          (_GEN_7 & _bsel_T_1[10]),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:105:55, :107:{37,53}, src/main/scala/chisel3/util/OneHot.scala:65:12
+    .io_deq_valid          (_Queue1_BundleMap_26_io_deq_valid),
+    .io_deq_bits_real_last (_Queue1_BundleMap_26_io_deq_bits_real_last)
+  );	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
+  Queue1_BundleMap Queue1_BundleMap_27 (	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
+    .clock                 (clock),
+    .reset                 (reset),
+    .io_enq_ready          (_Queue1_BundleMap_27_io_enq_ready),
+    .io_enq_valid          (_GEN_8 & _awsel_T_1[11]),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:104:55, :110:{37,53}, src/main/scala/chisel3/util/OneHot.scala:65:12
+    .io_enq_bits_real_last (auto_in_awecho_real_last),
+    .io_deq_ready          (_GEN_7 & _bsel_T_1[11]),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:105:55, :107:{37,53}, src/main/scala/chisel3/util/OneHot.scala:65:12
+    .io_deq_valid          (_Queue1_BundleMap_27_io_deq_valid),
+    .io_deq_bits_real_last (_Queue1_BundleMap_27_io_deq_bits_real_last)
+  );	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
+  Queue1_BundleMap Queue1_BundleMap_28 (	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
+    .clock                 (clock),
+    .reset                 (reset),
+    .io_enq_ready          (_Queue1_BundleMap_28_io_enq_ready),
+    .io_enq_valid          (_GEN_8 & _awsel_T_1[12]),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:104:55, :110:{37,53}, src/main/scala/chisel3/util/OneHot.scala:65:12
+    .io_enq_bits_real_last (auto_in_awecho_real_last),
+    .io_deq_ready          (_GEN_7 & _bsel_T_1[12]),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:105:55, :107:{37,53}, src/main/scala/chisel3/util/OneHot.scala:65:12
+    .io_deq_valid          (_Queue1_BundleMap_28_io_deq_valid),
+    .io_deq_bits_real_last (_Queue1_BundleMap_28_io_deq_bits_real_last)
+  );	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
+  Queue1_BundleMap Queue1_BundleMap_29 (	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
+    .clock                 (clock),
+    .reset                 (reset),
+    .io_enq_ready          (_Queue1_BundleMap_29_io_enq_ready),
+    .io_enq_valid          (_GEN_8 & _awsel_T_1[13]),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:104:55, :110:{37,53}, src/main/scala/chisel3/util/OneHot.scala:65:12
+    .io_enq_bits_real_last (auto_in_awecho_real_last),
+    .io_deq_ready          (_GEN_7 & _bsel_T_1[13]),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:105:55, :107:{37,53}, src/main/scala/chisel3/util/OneHot.scala:65:12
+    .io_deq_valid          (_Queue1_BundleMap_29_io_deq_valid),
+    .io_deq_bits_real_last (_Queue1_BundleMap_29_io_deq_bits_real_last)
+  );	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
+  Queue1_BundleMap Queue1_BundleMap_30 (	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
+    .clock                 (clock),
+    .reset                 (reset),
+    .io_enq_ready          (_Queue1_BundleMap_30_io_enq_ready),
+    .io_enq_valid          (_GEN_8 & _awsel_T_1[14]),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:104:55, :110:{37,53}, src/main/scala/chisel3/util/OneHot.scala:65:12
+    .io_enq_bits_real_last (auto_in_awecho_real_last),
+    .io_deq_ready          (_GEN_7 & _bsel_T_1[14]),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:105:55, :107:{37,53}, src/main/scala/chisel3/util/OneHot.scala:65:12
+    .io_deq_valid          (_Queue1_BundleMap_30_io_deq_valid),
+    .io_deq_bits_real_last (_Queue1_BundleMap_30_io_deq_bits_real_last)
+  );	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
+  Queue1_BundleMap Queue1_BundleMap_31 (	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
+    .clock                 (clock),
+    .reset                 (reset),
+    .io_enq_ready          (_Queue1_BundleMap_31_io_enq_ready),
+    .io_enq_valid          (_GEN_8 & _awsel_T_1[15]),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:104:55, :110:{37,53}, src/main/scala/chisel3/util/OneHot.scala:65:12
+    .io_enq_bits_real_last (auto_in_awecho_real_last),
+    .io_deq_ready          (_GEN_7 & _bsel_T_1[15]),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:105:55, :107:{37,53}, src/main/scala/chisel3/util/OneHot.scala:65:12
+    .io_deq_valid          (_Queue1_BundleMap_31_io_deq_valid),
+    .io_deq_bits_real_last (_Queue1_BundleMap_31_io_deq_bits_real_last)
+  );	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17
+  assign auto_in_awready = auto_out_awready & _GEN_3[auto_in_awid];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:36:9, :89:36
+  assign auto_in_wready = auto_out_wready;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:36:9
+  assign auto_in_bvalid = auto_out_bvalid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:36:9
+  assign auto_in_bid = auto_out_bid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:36:9
+  assign auto_in_bresp = auto_out_bresp;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:36:9
+  assign auto_in_becho_real_last = _GEN_6[auto_out_bid];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:36:9, :102:22
+  assign auto_in_arready = auto_out_arready & _GEN[auto_in_arid];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:36:9, :60:36
+  assign auto_in_rvalid = auto_out_rvalid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:36:9
+  assign auto_in_rid = auto_out_rid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:36:9
+  assign auto_in_rdata = auto_out_rdata;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:36:9
+  assign auto_in_rresp = auto_out_rresp;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:36:9
+  assign auto_in_recho_real_last = _GEN_0[auto_out_rid];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:36:9, :73:22
+  assign auto_in_rlast = auto_out_rlast;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:36:9
+  assign auto_out_awvalid = auto_in_awvalid & _GEN_3[auto_in_awid];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:36:9, :89:36, :90:36
+  assign auto_out_awid = auto_in_awid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:36:9
+  assign auto_out_awaddr = auto_in_awaddr;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:36:9
+  assign auto_out_awsize = auto_in_awsize;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:36:9
+  assign auto_out_awburst = auto_in_awburst;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:36:9
+  assign auto_out_wvalid = auto_in_wvalid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:36:9
+  assign auto_out_wdata = auto_in_wdata;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:36:9
+  assign auto_out_wstrb = auto_in_wstrb;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:36:9
+  assign auto_out_wlast = auto_in_wlast;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:36:9
+  assign auto_out_bready = auto_in_bready;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:36:9
+  assign auto_out_arvalid = auto_in_arvalid & _GEN[auto_in_arid];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:36:9, :60:36, :61:36
+  assign auto_out_arid = auto_in_arid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:36:9
+  assign auto_out_araddr = auto_in_araddr;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:36:9
+  assign auto_out_arsize = auto_in_arsize;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:36:9
+  assign auto_out_arburst = auto_in_arburst;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:36:9
+  assign auto_out_rready = auto_in_rready;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:36:9
+endmodule
+
+module Queue1_AXI4BundleAR(	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+  input         clock,	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+                reset,	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+  output        io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
+  input         io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
+  input  [3:0]  io_enq_bits_id,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
+  input  [31:0] io_enq_bits_addr,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
+  input  [7:0]  io_enq_bits_len,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
+  input  [2:0]  io_enq_bits_size,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
+  input  [1:0]  io_enq_bits_burst,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
+  input         io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
+  output        io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
+  output [3:0]  io_deq_bits_id,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
+  output [31:0] io_deq_bits_addr,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
+  output [7:0]  io_deq_bits_len,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
+  output [2:0]  io_deq_bits_size,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
+  output [1:0]  io_deq_bits_burst	// src/main/scala/chisel3/util/Decoupled.scala:255:14
+);
+
+  reg  [48:0] ram;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
+  reg         full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
+  wire        io_deq_valid_0 = io_enq_valid | full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :285:16, :297:{24,39}
+  wire        do_enq = ~(~full & io_deq_ready) & ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :261:28, :263:27, :286:19, :298:17, :301:{26,35}
+  always @(posedge clock) begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+    if (reset)	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+      full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
+    else if (~(do_enq == (full & io_deq_ready & io_deq_valid_0)))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :263:27, :264:27, :276:{15,27}, :277:16, :285:16, :297:{24,39}, :298:17, :300:14, :301:{26,35}
+      full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :263:27, :298:17, :301:{26,35}
+    if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :263:27, :298:17, :301:{26,35}
+      ram <=
+        {io_enq_bits_id,
+         io_enq_bits_addr,
+         io_enq_bits_len,
+         io_enq_bits_size,
+         io_enq_bits_burst};	// src/main/scala/chisel3/util/Decoupled.scala:256:91
+  end // always @(posedge)
+  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+    `endif // FIRRTL_BEFORE_INITIAL
+    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+      automatic logic [31:0] _RANDOM[0:1];	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+        `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+      `endif // INIT_RANDOM_PROLOG_
+      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
+          _RANDOM[i[0]] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+        end	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+        full = _RANDOM[1'h0][0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
+        ram = {_RANDOM[1'h0][31:1], _RANDOM[1'h1][17:0]};	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27
+      `endif // RANDOMIZE_REG_INIT
+    end // initial
+    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+      `FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+    `endif // FIRRTL_AFTER_INITIAL
+  `endif // ENABLE_INITIAL_REG_
+  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27, :286:19
+  assign io_deq_valid = io_deq_valid_0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :285:16, :297:{24,39}
+  assign io_deq_bits_id = full ? ram[48:45] : io_enq_bits_id;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27, :293:17, :298:17, :299:19
+  assign io_deq_bits_addr = full ? ram[44:13] : io_enq_bits_addr;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27, :293:17, :298:17, :299:19
+  assign io_deq_bits_len = full ? ram[12:5] : io_enq_bits_len;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27, :293:17, :298:17, :299:19
+  assign io_deq_bits_size = full ? ram[4:2] : io_enq_bits_size;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27, :293:17, :298:17, :299:19
+  assign io_deq_bits_burst = full ? ram[1:0] : io_enq_bits_burst;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27, :293:17, :298:17, :299:19
+endmodule
+
+module Queue1_AXI4BundleAW(	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+  input         clock,	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+                reset,	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+  output        io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
+  input         io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
+  input  [3:0]  io_enq_bits_id,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
+  input  [31:0] io_enq_bits_addr,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
+  input  [7:0]  io_enq_bits_len,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
+  input  [2:0]  io_enq_bits_size,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
+  input  [1:0]  io_enq_bits_burst,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
+  input         io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
+  output        io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
+  output [3:0]  io_deq_bits_id,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
+  output [31:0] io_deq_bits_addr,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
+  output [7:0]  io_deq_bits_len,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
+  output [2:0]  io_deq_bits_size,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
+  output [1:0]  io_deq_bits_burst	// src/main/scala/chisel3/util/Decoupled.scala:255:14
+);
+
+  reg  [48:0] ram;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
+  reg         full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
+  wire        io_deq_valid_0 = io_enq_valid | full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :285:16, :297:{24,39}
+  wire        do_enq = ~(~full & io_deq_ready) & ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :261:28, :263:27, :286:19, :298:17, :301:{26,35}
+  always @(posedge clock) begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+    if (reset)	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+      full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
+    else if (~(do_enq == (full & io_deq_ready & io_deq_valid_0)))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :263:27, :264:27, :276:{15,27}, :277:16, :285:16, :297:{24,39}, :298:17, :300:14, :301:{26,35}
+      full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :263:27, :298:17, :301:{26,35}
+    if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :263:27, :298:17, :301:{26,35}
+      ram <=
+        {io_enq_bits_id,
+         io_enq_bits_addr,
+         io_enq_bits_len,
+         io_enq_bits_size,
+         io_enq_bits_burst};	// src/main/scala/chisel3/util/Decoupled.scala:256:91
+  end // always @(posedge)
+  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+    `endif // FIRRTL_BEFORE_INITIAL
+    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+      automatic logic [31:0] _RANDOM[0:1];	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+        `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+      `endif // INIT_RANDOM_PROLOG_
+      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
+          _RANDOM[i[0]] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+        end	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+        full = _RANDOM[1'h0][0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
+        ram = {_RANDOM[1'h0][31:1], _RANDOM[1'h1][17:0]};	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27
+      `endif // RANDOMIZE_REG_INIT
+    end // initial
+    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+      `FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+    `endif // FIRRTL_AFTER_INITIAL
+  `endif // ENABLE_INITIAL_REG_
+  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27, :286:19
+  assign io_deq_valid = io_deq_valid_0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :285:16, :297:{24,39}
+  assign io_deq_bits_id = full ? ram[48:45] : io_enq_bits_id;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27, :293:17, :298:17, :299:19
+  assign io_deq_bits_addr = full ? ram[44:13] : io_enq_bits_addr;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27, :293:17, :298:17, :299:19
+  assign io_deq_bits_len = full ? ram[12:5] : io_enq_bits_len;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27, :293:17, :298:17, :299:19
+  assign io_deq_bits_size = full ? ram[4:2] : io_enq_bits_size;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27, :293:17, :298:17, :299:19
+  assign io_deq_bits_burst = full ? ram[1:0] : io_enq_bits_burst;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27, :293:17, :298:17, :299:19
+endmodule
+
+module Queue1_AXI4BundleW(	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+  input         clock,	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+                reset,	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+  output        io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
+  input         io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
+  input  [31:0] io_enq_bits_data,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
+  input  [3:0]  io_enq_bits_strb,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
+  input         io_enq_bits_last,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
+                io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
+  output        io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
+  output [31:0] io_deq_bits_data,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
+  output [3:0]  io_deq_bits_strb,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
+  output        io_deq_bits_last	// src/main/scala/chisel3/util/Decoupled.scala:255:14
+);
+
+  reg  [36:0] ram;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
+  reg         full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
+  wire        io_deq_valid_0 = io_enq_valid | full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :285:16, :297:{24,39}
+  wire        do_enq = ~(~full & io_deq_ready) & ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :261:28, :263:27, :286:19, :298:17, :301:{26,35}
+  always @(posedge clock) begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+    if (reset)	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+      full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
+    else if (~(do_enq == (full & io_deq_ready & io_deq_valid_0)))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :263:27, :264:27, :276:{15,27}, :277:16, :285:16, :297:{24,39}, :298:17, :300:14, :301:{26,35}
+      full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :263:27, :298:17, :301:{26,35}
+    if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :263:27, :298:17, :301:{26,35}
+      ram <= {io_enq_bits_data, io_enq_bits_strb, io_enq_bits_last};	// src/main/scala/chisel3/util/Decoupled.scala:256:91
+  end // always @(posedge)
+  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+    `endif // FIRRTL_BEFORE_INITIAL
+    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+      automatic logic [31:0] _RANDOM[0:1];	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+        `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+      `endif // INIT_RANDOM_PROLOG_
+      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
+          _RANDOM[i[0]] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+        end	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+        full = _RANDOM[1'h0][0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
+        ram = {_RANDOM[1'h0][31:1], _RANDOM[1'h1][5:0]};	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27
+      `endif // RANDOMIZE_REG_INIT
+    end // initial
+    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+      `FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
+    `endif // FIRRTL_AFTER_INITIAL
+  `endif // ENABLE_INITIAL_REG_
+  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27, :286:19
+  assign io_deq_valid = io_deq_valid_0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :285:16, :297:{24,39}
+  assign io_deq_bits_data = full ? ram[36:5] : io_enq_bits_data;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27, :293:17, :298:17, :299:19
+  assign io_deq_bits_strb = full ? ram[4:1] : io_enq_bits_strb;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27, :293:17, :298:17, :299:19
+  assign io_deq_bits_last = full ? ram[0] : io_enq_bits_last;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27, :293:17, :298:17, :299:19
+endmodule
+
+module AXI4Fragmenter(	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9
+  input         clock,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9
+                reset,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9
+  output        auto_in_awready,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input         auto_in_awvalid,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input  [3:0]  auto_in_awid,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input  [31:0] auto_in_awaddr,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input  [7:0]  auto_in_awlen,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input  [2:0]  auto_in_awsize,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input  [1:0]  auto_in_awburst,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output        auto_in_wready,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input         auto_in_wvalid,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input  [31:0] auto_in_wdata,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input  [3:0]  auto_in_wstrb,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input         auto_in_wlast,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+                auto_in_bready,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output        auto_in_bvalid,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output [3:0]  auto_in_bid,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output [1:0]  auto_in_bresp,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output        auto_in_arready,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input         auto_in_arvalid,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input  [3:0]  auto_in_arid,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input  [31:0] auto_in_araddr,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input  [7:0]  auto_in_arlen,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input  [2:0]  auto_in_arsize,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input  [1:0]  auto_in_arburst,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input         auto_in_rready,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output        auto_in_rvalid,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output [3:0]  auto_in_rid,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output [31:0] auto_in_rdata,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output [1:0]  auto_in_rresp,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output        auto_in_rlast,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input         auto_out_awready,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output        auto_out_awvalid,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output [3:0]  auto_out_awid,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output [31:0] auto_out_awaddr,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output [2:0]  auto_out_awsize,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output [1:0]  auto_out_awburst,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output        auto_out_awecho_real_last,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input         auto_out_wready,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output        auto_out_wvalid,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output [31:0] auto_out_wdata,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output [3:0]  auto_out_wstrb,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output        auto_out_wlast,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+                auto_out_bready,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input         auto_out_bvalid,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input  [3:0]  auto_out_bid,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input  [1:0]  auto_out_bresp,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input         auto_out_becho_real_last,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+                auto_out_arready,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output        auto_out_arvalid,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output [3:0]  auto_out_arid,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output [31:0] auto_out_araddr,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output [2:0]  auto_out_arsize,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output [1:0]  auto_out_arburst,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  output        auto_out_arecho_real_last,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+                auto_out_rready,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input         auto_out_rvalid,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input  [3:0]  auto_out_rid,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input  [31:0] auto_out_rdata,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input  [1:0]  auto_out_rresp,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+  input         auto_out_recho_real_last,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+                auto_out_rlast	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/dependencies/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:100:25
+);
+
+  wire             nodeOut_wvalid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:185:33
+  wire             w_idle;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:177:30
+  wire             in_awready;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:168:35
+  wire             _in_wdeq_q_io_deq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:362:21
+  wire             _in_wdeq_q_io_deq_bits_last;	// src/main/scala/chisel3/util/Decoupled.scala:362:21
+  wire             _deq_q_1_io_deq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:362:21
+  wire [31:0]      _deq_q_1_io_deq_bits_addr;	// src/main/scala/chisel3/util/Decoupled.scala:362:21
+  wire [7:0]       _deq_q_1_io_deq_bits_len;	// src/main/scala/chisel3/util/Decoupled.scala:362:21
+  wire [2:0]       _deq_q_1_io_deq_bits_size;	// src/main/scala/chisel3/util/Decoupled.scala:362:21
+  wire [1:0]       _deq_q_1_io_deq_bits_burst;	// src/main/scala/chisel3/util/Decoupled.scala:362:21
+  wire             _deq_q_io_deq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:362:21
+  wire [31:0]      _deq_q_io_deq_bits_addr;	// src/main/scala/chisel3/util/Decoupled.scala:362:21
+  wire [7:0]       _deq_q_io_deq_bits_len;	// src/main/scala/chisel3/util/Decoupled.scala:362:21
+  wire [2:0]       _deq_q_io_deq_bits_size;	// src/main/scala/chisel3/util/Decoupled.scala:362:21
+  wire [1:0]       _deq_q_io_deq_bits_burst;	// src/main/scala/chisel3/util/Decoupled.scala:362:21
+  reg              busy;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:68:29
+  reg  [31:0]      r_addr;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:69:25
+  reg  [7:0]       r_len;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:70:25
+  wire [7:0]       len = busy ? r_len : _deq_q_io_deq_bits_len;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:68:29, :70:25, :72:23, src/main/scala/chisel3/util/Decoupled.scala:362:21
+  wire [31:0]      addr = busy ? r_addr : _deq_q_io_deq_bits_addr;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:68:29, :69:25, :73:23, src/main/scala/chisel3/util/Decoupled.scala:362:21
+  wire [31:0]      _out_bits_addr_T = ~addr;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:73:23, :130:28
+  wire [8:0]       _out_bits_addr_T_1 = 9'h3 << _deq_q_io_deq_bits_size;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/util/package.scala:243:71, src/main/scala/chisel3/util/Decoupled.scala:362:21
+  reg              busy_1;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:68:29
+  reg  [31:0]      r_addr_1;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:69:25
+  reg  [7:0]       r_len_1;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:70:25
+  wire [7:0]       len_1 = busy_1 ? r_len_1 : _deq_q_1_io_deq_bits_len;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:68:29, :70:25, :72:23, src/main/scala/chisel3/util/Decoupled.scala:362:21
+  wire [31:0]      addr_1 = busy_1 ? r_addr_1 : _deq_q_1_io_deq_bits_addr;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:68:29, :69:25, :73:23, src/main/scala/chisel3/util/Decoupled.scala:362:21
+  wire [31:0]      _out_bits_addr_T_6 = ~addr_1;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:73:23, :130:28
+  wire [8:0]       _out_bits_addr_T_7 = 9'h3 << _deq_q_1_io_deq_bits_size;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/util/package.scala:243:71, src/main/scala/chisel3/util/Decoupled.scala:362:21
+  reg              wbeats_latched;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:160:35
+  wire             _in_awready_T = w_idle | wbeats_latched;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:160:35, :167:52, :177:30
+  wire             nodeOut_awvalid = _deq_q_1_io_deq_valid & _in_awready_T;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:167:{35,52}, src/main/scala/chisel3/util/Decoupled.scala:362:21
+  assign in_awready = auto_out_awready & _in_awready_T;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:167:52, :168:35
+  wire             wbeats_valid = _deq_q_1_io_deq_valid & ~wbeats_latched;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:160:35, :169:{35,38}, src/main/scala/chisel3/util/Decoupled.scala:362:21
+  reg  [8:0]       w_counter;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:176:30
+  assign w_idle = w_counter == 9'h0;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:176:30, :177:30
+  wire [8:0]       w_todo = w_idle ? {8'h0, wbeats_valid} : w_counter;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:169:35, :176:30, :177:30, :178:{23,35}
+  wire             w_last = w_todo == 9'h1;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:178:23, :179:27
+  wire             _wcounter_T = auto_out_wready & nodeOut_wvalid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:185:33, src/main/scala/chisel3/util/Decoupled.scala:51:35
+  assign nodeOut_wvalid = _in_wdeq_q_io_deq_valid & (~w_idle | wbeats_valid);	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:169:35, :177:30, :185:{33,37,51}, src/main/scala/chisel3/util/Decoupled.scala:362:21
+  `ifndef SYNTHESIS	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:181:14
+    always @(posedge clock) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:181:14
+      if (~reset & {~_wcounter_T, w_todo} == 10'h0) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:178:23, :181:{14,15,27,37}, src/main/scala/chisel3/util/Decoupled.scala:51:35
+        if (`ASSERT_VERBOSE_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:181:14
+          $error("Assertion failed at Fragmenter.scala:181\n");	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:181:14
+        if (`STOP_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:181:14
+          $fatal;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:181:14
+      end
+      if (~reset & ~(~nodeOut_wvalid | ~_in_wdeq_q_io_deq_bits_last | w_last)) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:179:27, :181:14, :185:33, :190:{14,15,28,31,47}, src/main/scala/chisel3/util/Decoupled.scala:362:21
+        if (`ASSERT_VERBOSE_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:190:14
+          $error("Assertion failed at Fragmenter.scala:190\n");	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:190:14
+        if (`STOP_COND_)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:190:14
+          $fatal;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:190:14
+      end
+    end // always @(posedge)
+  `endif // not def SYNTHESIS
+  wire             nodeOut_bready = auto_in_bready | ~auto_out_becho_real_last;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:208:{33,36}
+  reg  [1:0]       error_0;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:211:26
+  reg  [1:0]       error_1;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:211:26
+  reg  [1:0]       error_2;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:211:26
+  reg  [1:0]       error_3;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:211:26
+  reg  [1:0]       error_4;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:211:26
+  reg  [1:0]       error_5;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:211:26
+  reg  [1:0]       error_6;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:211:26
+  reg  [1:0]       error_7;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:211:26
+  reg  [1:0]       error_8;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:211:26
+  reg  [1:0]       error_9;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:211:26
+  reg  [1:0]       error_10;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:211:26
+  reg  [1:0]       error_11;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:211:26
+  reg  [1:0]       error_12;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:211:26
+  reg  [1:0]       error_13;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:211:26
+  reg  [1:0]       error_14;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:211:26
+  reg  [1:0]       error_15;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:211:26
+  wire [15:0][1:0] _GEN =
+    {{error_15},
+     {error_14},
+     {error_13},
+     {error_12},
+     {error_11},
+     {error_10},
+     {error_9},
+     {error_8},
+     {error_7},
+     {error_6},
+     {error_5},
+     {error_4},
+     {error_3},
+     {error_2},
+     {error_1},
+     {error_0}};	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:211:26, :212:41
+  always @(posedge clock) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9
+    automatic logic _GEN_0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35
+    automatic logic _GEN_1;	// src/main/scala/chisel3/util/Decoupled.scala:51:35
+    _GEN_0 = auto_out_arready & _deq_q_io_deq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :362:21
+    _GEN_1 = in_awready & _deq_q_1_io_deq_valid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:168:35, src/main/scala/chisel3/util/Decoupled.scala:51:35, :362:21
+    if (reset) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9
+      busy <= 1'h0;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:68:29
+      busy_1 <= 1'h0;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:68:29
+      wbeats_latched <= 1'h0;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:160:35
+      w_counter <= 9'h0;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:176:30
+      error_0 <= 2'h0;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :211:26
+      error_1 <= 2'h0;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :211:26
+      error_2 <= 2'h0;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :211:26
+      error_3 <= 2'h0;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :211:26
+      error_4 <= 2'h0;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :211:26
+      error_5 <= 2'h0;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :211:26
+      error_6 <= 2'h0;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :211:26
+      error_7 <= 2'h0;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :211:26
+      error_8 <= 2'h0;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :211:26
+      error_9 <= 2'h0;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :211:26
+      error_10 <= 2'h0;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :211:26
+      error_11 <= 2'h0;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :211:26
+      error_12 <= 2'h0;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :211:26
+      error_13 <= 2'h0;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :211:26
+      error_14 <= 2'h0;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :211:26
+      error_15 <= 2'h0;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :211:26
+    end
+    else begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9
+      automatic logic [15:0] _GEN_2 = 16'h1 << auto_out_bid;	// src/main/scala/chisel3/util/OneHot.scala:65:12
+      automatic logic        _GEN_3 = nodeOut_bready & auto_out_bvalid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:208:33, src/main/scala/chisel3/util/Decoupled.scala:51:35
+      if (_GEN_0)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
+        busy <= |len;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:68:29, :72:23, :118:27
+      if (_GEN_1)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
+        busy_1 <= |len_1;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:68:29, :72:23, :118:27
+      wbeats_latched <=
+        ~(auto_out_awready & nodeOut_awvalid)
+        & (wbeats_valid & w_idle | wbeats_latched);	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:160:35, :163:{26,43,60}, :164:{26,43}, :167:35, :169:35, :177:30, src/main/scala/chisel3/util/Decoupled.scala:51:35
+      w_counter <= w_todo - {8'h0, _wcounter_T};	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:176:30, :178:23, :180:27, src/main/scala/chisel3/util/Decoupled.scala:51:35
+      if (_GEN_2[0] & _GEN_3)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:213:63, :214:19, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/OneHot.scala:65:12
+        error_0 <= auto_out_becho_real_last ? 2'h0 : error_0 | auto_out_bresp;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :211:26, :214:{46,64}
+      if (_GEN_2[1] & _GEN_3)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:213:63, :214:19, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/OneHot.scala:65:12
+        error_1 <= auto_out_becho_real_last ? 2'h0 : error_1 | auto_out_bresp;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :211:26, :214:{46,64}
+      if (_GEN_2[2] & _GEN_3)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:213:63, :214:19, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/OneHot.scala:65:12
+        error_2 <= auto_out_becho_real_last ? 2'h0 : error_2 | auto_out_bresp;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :211:26, :214:{46,64}
+      if (_GEN_2[3] & _GEN_3)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:213:63, :214:19, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/OneHot.scala:65:12
+        error_3 <= auto_out_becho_real_last ? 2'h0 : error_3 | auto_out_bresp;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :211:26, :214:{46,64}
+      if (_GEN_2[4] & _GEN_3)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:213:63, :214:19, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/OneHot.scala:65:12
+        error_4 <= auto_out_becho_real_last ? 2'h0 : error_4 | auto_out_bresp;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :211:26, :214:{46,64}
+      if (_GEN_2[5] & _GEN_3)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:213:63, :214:19, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/OneHot.scala:65:12
+        error_5 <= auto_out_becho_real_last ? 2'h0 : error_5 | auto_out_bresp;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :211:26, :214:{46,64}
+      if (_GEN_2[6] & _GEN_3)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:213:63, :214:19, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/OneHot.scala:65:12
+        error_6 <= auto_out_becho_real_last ? 2'h0 : error_6 | auto_out_bresp;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :211:26, :214:{46,64}
+      if (_GEN_2[7] & _GEN_3)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:213:63, :214:19, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/OneHot.scala:65:12
+        error_7 <= auto_out_becho_real_last ? 2'h0 : error_7 | auto_out_bresp;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :211:26, :214:{46,64}
+      if (_GEN_2[8] & _GEN_3)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:213:63, :214:19, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/OneHot.scala:65:12
+        error_8 <= auto_out_becho_real_last ? 2'h0 : error_8 | auto_out_bresp;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :211:26, :214:{46,64}
+      if (_GEN_2[9] & _GEN_3)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:213:63, :214:19, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/OneHot.scala:65:12
+        error_9 <= auto_out_becho_real_last ? 2'h0 : error_9 | auto_out_bresp;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :211:26, :214:{46,64}
+      if (_GEN_2[10] & _GEN_3)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:213:63, :214:19, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/OneHot.scala:65:12
+        error_10 <=
+          auto_out_becho_real_last ? 2'h0 : error_10 | auto_out_bresp;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :211:26, :214:{46,64}
+      if (_GEN_2[11] & _GEN_3)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:213:63, :214:19, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/OneHot.scala:65:12
+        error_11 <=
+          auto_out_becho_real_last ? 2'h0 : error_11 | auto_out_bresp;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :211:26, :214:{46,64}
+      if (_GEN_2[12] & _GEN_3)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:213:63, :214:19, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/OneHot.scala:65:12
+        error_12 <=
+          auto_out_becho_real_last ? 2'h0 : error_12 | auto_out_bresp;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :211:26, :214:{46,64}
+      if (_GEN_2[13] & _GEN_3)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:213:63, :214:19, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/OneHot.scala:65:12
+        error_13 <=
+          auto_out_becho_real_last ? 2'h0 : error_13 | auto_out_bresp;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :211:26, :214:{46,64}
+      if (_GEN_2[14] & _GEN_3)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:213:63, :214:19, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/OneHot.scala:65:12
+        error_14 <=
+          auto_out_becho_real_last ? 2'h0 : error_14 | auto_out_bresp;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :211:26, :214:{46,64}
+      if (_GEN_2[15] & _GEN_3)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:213:63, :214:19, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/OneHot.scala:65:12
+        error_15 <=
+          auto_out_becho_real_last ? 2'h0 : error_15 | auto_out_bresp;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :211:26, :214:{46,64}
+    end
+    if (_GEN_0) begin	// src/main/scala/chisel3/util/Decoupled.scala:51:35
+      automatic logic [31:0] _inc_addr_T_1 =
+        addr + {16'h0, 16'h1 << _deq_q_io_deq_bits_size};	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:73:23, :108:{29,38}, src/main/scala/chisel3/util/Decoupled.scala:362:21
+      automatic logic [22:0] _wrapMask_T_1 =
+        {7'h0, _deq_q_io_deq_bits_len, 8'hFF} << _deq_q_io_deq_bits_size;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Bundles.scala:33:21, src/main/scala/chisel3/util/Decoupled.scala:362:21
+      automatic logic [31:0] _mux_addr_T_1 = ~_deq_q_io_deq_bits_addr;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:112:49, src/main/scala/chisel3/util/Decoupled.scala:362:21
+      r_addr <=
+        _deq_q_io_deq_bits_burst == 2'h0
+          ? _deq_q_io_deq_bits_addr
+          : _deq_q_io_deq_bits_burst == 2'h2
+              ? {17'h0, _inc_addr_T_1[14:0] & _wrapMask_T_1[22:8]}
+                | ~{_mux_addr_T_1[31:15], _mux_addr_T_1[14:0] | _wrapMask_T_1[22:8]}
+              : _inc_addr_T_1;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Bundles.scala:33:{21,30}, home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :69:25, :100:34, :108:29, :110:35, :111:{28,59}, :112:{20,33,45,47,49,62}, :114:60, :115:20, src/main/scala/chisel3/util/Decoupled.scala:362:21
+      r_len <= len - 8'h1;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:70:25, :72:23, :135:25
+    end
+    if (_GEN_1) begin	// src/main/scala/chisel3/util/Decoupled.scala:51:35
+      automatic logic [31:0] _inc_addr_T_3 =
+        addr_1 + {16'h0, 16'h1 << _deq_q_1_io_deq_bits_size};	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:73:23, :108:{29,38}, src/main/scala/chisel3/util/Decoupled.scala:362:21
+      automatic logic [22:0] _wrapMask_T_3 =
+        {7'h0, _deq_q_1_io_deq_bits_len, 8'hFF} << _deq_q_1_io_deq_bits_size;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Bundles.scala:33:21, src/main/scala/chisel3/util/Decoupled.scala:362:21
+      automatic logic [31:0] _mux_addr_T_6 = ~_deq_q_1_io_deq_bits_addr;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:112:49, src/main/scala/chisel3/util/Decoupled.scala:362:21
+      r_addr_1 <=
+        _deq_q_1_io_deq_bits_burst == 2'h0
+          ? _deq_q_1_io_deq_bits_addr
+          : _deq_q_1_io_deq_bits_burst == 2'h2
+              ? {17'h0, _inc_addr_T_3[14:0] & _wrapMask_T_3[22:8]}
+                | ~{_mux_addr_T_6[31:15], _mux_addr_T_6[14:0] | _wrapMask_T_3[22:8]}
+              : _inc_addr_T_3;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Bundles.scala:33:{21,30}, home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :69:25, :100:34, :108:29, :110:35, :111:{28,59}, :112:{20,33,45,47,49,62}, :114:60, :115:20, src/main/scala/chisel3/util/Decoupled.scala:362:21
+      r_len_1 <= len_1 - 8'h1;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:70:25, :72:23, :135:25
+    end
+  end // always @(posedge)
+  `ifdef ENABLE_INITIAL_REG_	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9
+    `ifdef FIRRTL_BEFORE_INITIAL	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9
+      `FIRRTL_BEFORE_INITIAL	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9
+    `endif // FIRRTL_BEFORE_INITIAL
+    initial begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9
+      automatic logic [31:0] _RANDOM[0:3];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9
+      `ifdef INIT_RANDOM_PROLOG_	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9
+        `INIT_RANDOM_PROLOG_	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9
+      `endif // INIT_RANDOM_PROLOG_
+      `ifdef RANDOMIZE_REG_INIT	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9
+        for (logic [2:0] i = 3'h0; i < 3'h4; i += 3'h1) begin
+          _RANDOM[i[1:0]] = `RANDOM;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9
+        end	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9
+        busy = _RANDOM[2'h0][0];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :68:29
+        r_addr = {_RANDOM[2'h0][31:1], _RANDOM[2'h1][0]};	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :68:29, :69:25
+        r_len = _RANDOM[2'h1][8:1];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :69:25, :70:25
+        busy_1 = _RANDOM[2'h1][9];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :68:29, :69:25
+        r_addr_1 = {_RANDOM[2'h1][31:10], _RANDOM[2'h2][9:0]};	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :69:25
+        r_len_1 = _RANDOM[2'h2][17:10];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :69:25, :70:25
+        wbeats_latched = _RANDOM[2'h2][18];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :69:25, :160:35
+        w_counter = _RANDOM[2'h2][27:19];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :69:25, :176:30
+        error_0 = _RANDOM[2'h2][29:28];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :69:25, :211:26
+        error_1 = _RANDOM[2'h2][31:30];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :69:25, :211:26
+        error_2 = _RANDOM[2'h3][1:0];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :211:26
+        error_3 = _RANDOM[2'h3][3:2];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :211:26
+        error_4 = _RANDOM[2'h3][5:4];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :211:26
+        error_5 = _RANDOM[2'h3][7:6];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :211:26
+        error_6 = _RANDOM[2'h3][9:8];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :211:26
+        error_7 = _RANDOM[2'h3][11:10];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :211:26
+        error_8 = _RANDOM[2'h3][13:12];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :211:26
+        error_9 = _RANDOM[2'h3][15:14];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :211:26
+        error_10 = _RANDOM[2'h3][17:16];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :211:26
+        error_11 = _RANDOM[2'h3][19:18];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :211:26
+        error_12 = _RANDOM[2'h3][21:20];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :211:26
+        error_13 = _RANDOM[2'h3][23:22];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :211:26
+        error_14 = _RANDOM[2'h3][25:24];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :211:26
+        error_15 = _RANDOM[2'h3][27:26];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :211:26
+      `endif // RANDOMIZE_REG_INIT
+    end // initial
+    `ifdef FIRRTL_AFTER_INITIAL	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9
+      `FIRRTL_AFTER_INITIAL	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9
+    `endif // FIRRTL_AFTER_INITIAL
+  `endif // ENABLE_INITIAL_REG_
+  Queue1_AXI4BundleAR deq_q (	// src/main/scala/chisel3/util/Decoupled.scala:362:21
+    .clock             (clock),
+    .reset             (reset),
+    .io_enq_ready      (auto_in_arready),
+    .io_enq_valid      (auto_in_arvalid),
+    .io_enq_bits_id    (auto_in_arid),
+    .io_enq_bits_addr  (auto_in_araddr),
+    .io_enq_bits_len   (auto_in_arlen),
+    .io_enq_bits_size  (auto_in_arsize),
+    .io_enq_bits_burst (auto_in_arburst),
+    .io_deq_ready      (auto_out_arready & ~(|len)),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:72:23, :118:27, :119:30
+    .io_deq_valid      (_deq_q_io_deq_valid),
+    .io_deq_bits_id    (auto_out_arid),
+    .io_deq_bits_addr  (_deq_q_io_deq_bits_addr),
+    .io_deq_bits_len   (_deq_q_io_deq_bits_len),
+    .io_deq_bits_size  (_deq_q_io_deq_bits_size),
+    .io_deq_bits_burst (_deq_q_io_deq_bits_burst)
+  );	// src/main/scala/chisel3/util/Decoupled.scala:362:21
+  Queue1_AXI4BundleAW deq_q_1 (	// src/main/scala/chisel3/util/Decoupled.scala:362:21
+    .clock             (clock),
+    .reset             (reset),
+    .io_enq_ready      (auto_in_awready),
+    .io_enq_valid      (auto_in_awvalid),
+    .io_enq_bits_id    (auto_in_awid),
+    .io_enq_bits_addr  (auto_in_awaddr),
+    .io_enq_bits_len   (auto_in_awlen),
+    .io_enq_bits_size  (auto_in_awsize),
+    .io_enq_bits_burst (auto_in_awburst),
+    .io_deq_ready      (in_awready & ~(|len_1)),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:72:23, :118:27, :119:30, :168:35
+    .io_deq_valid      (_deq_q_1_io_deq_valid),
+    .io_deq_bits_id    (auto_out_awid),
+    .io_deq_bits_addr  (_deq_q_1_io_deq_bits_addr),
+    .io_deq_bits_len   (_deq_q_1_io_deq_bits_len),
+    .io_deq_bits_size  (_deq_q_1_io_deq_bits_size),
+    .io_deq_bits_burst (_deq_q_1_io_deq_bits_burst)
+  );	// src/main/scala/chisel3/util/Decoupled.scala:362:21
+  Queue1_AXI4BundleW in_wdeq_q (	// src/main/scala/chisel3/util/Decoupled.scala:362:21
+    .clock            (clock),
+    .reset            (reset),
+    .io_enq_ready     (auto_in_wready),
+    .io_enq_valid     (auto_in_wvalid),
+    .io_enq_bits_data (auto_in_wdata),
+    .io_enq_bits_strb (auto_in_wstrb),
+    .io_enq_bits_last (auto_in_wlast),
+    .io_deq_ready     (auto_out_wready & (~w_idle | wbeats_valid)),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:169:35, :177:30, :185:37, :186:{33,51}
+    .io_deq_valid     (_in_wdeq_q_io_deq_valid),
+    .io_deq_bits_data (auto_out_wdata),
+    .io_deq_bits_strb (auto_out_wstrb),
+    .io_deq_bits_last (_in_wdeq_q_io_deq_bits_last)
+  );	// src/main/scala/chisel3/util/Decoupled.scala:362:21
+  assign auto_in_bvalid = auto_out_bvalid & auto_out_becho_real_last;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :207:33
+  assign auto_in_bid = auto_out_bid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9
+  assign auto_in_bresp = auto_out_bresp | _GEN[auto_out_bid];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :212:41
+  assign auto_in_rvalid = auto_out_rvalid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9
+  assign auto_in_rid = auto_out_rid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9
+  assign auto_in_rdata = auto_out_rdata;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9
+  assign auto_in_rresp = auto_out_rresp;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9
+  assign auto_in_rlast = auto_out_rlast & auto_out_recho_real_last;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :198:41
+  assign auto_out_awvalid = nodeOut_awvalid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :167:35
+  assign auto_out_awaddr =
+    ~{_out_bits_addr_T_6[31:2], _out_bits_addr_T_6[1:0] | ~(_out_bits_addr_T_7[1:0])};	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :130:{26,28,34}, home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/util/package.scala:243:{46,71,76}
+  assign auto_out_awsize = _deq_q_1_io_deq_bits_size;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, src/main/scala/chisel3/util/Decoupled.scala:362:21
+  assign auto_out_awburst = _deq_q_1_io_deq_bits_burst;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, src/main/scala/chisel3/util/Decoupled.scala:362:21
+  assign auto_out_awecho_real_last = ~(|len_1);	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :72:23, :118:27
+  assign auto_out_wvalid = nodeOut_wvalid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :185:33
+  assign auto_out_wlast = w_last;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :179:27
+  assign auto_out_bready = nodeOut_bready;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :208:33
+  assign auto_out_arvalid = _deq_q_io_deq_valid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, src/main/scala/chisel3/util/Decoupled.scala:362:21
+  assign auto_out_araddr =
+    ~{_out_bits_addr_T[31:2], _out_bits_addr_T[1:0] | ~(_out_bits_addr_T_1[1:0])};	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :130:{26,28,34}, home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/util/package.scala:243:{46,71,76}
+  assign auto_out_arsize = _deq_q_io_deq_bits_size;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, src/main/scala/chisel3/util/Decoupled.scala:362:21
+  assign auto_out_arburst = _deq_q_io_deq_bits_burst;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, src/main/scala/chisel3/util/Decoupled.scala:362:21
+  assign auto_out_arecho_real_last = ~(|len);	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :72:23, :118:27
+  assign auto_out_rready = auto_in_rready;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9
+endmodule
+
+module NonSyncResetSynchronizerPrimitiveShiftReg_d10(	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/util/SynchronizerReg.scala:37:15
+  input  clock,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/util/SynchronizerReg.scala:37:15
+         io_d,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/util/ShiftReg.scala:36:14
+  output io_q	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/util/ShiftReg.scala:36:14
+);
+
+  reg sync_0;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/util/SynchronizerReg.scala:51:66
+  reg sync_1;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/util/SynchronizerReg.scala:51:66
+  reg sync_2;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/util/SynchronizerReg.scala:51:66
+  reg sync_3;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/util/SynchronizerReg.scala:51:66
+  reg sync_4;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/util/SynchronizerReg.scala:51:66
+  reg sync_5;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/util/SynchronizerReg.scala:51:66
+  reg sync_6;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/util/SynchronizerReg.scala:51:66
+  reg sync_7;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/util/SynchronizerReg.scala:51:66
+  reg sync_8;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/util/SynchronizerReg.scala:51:66
+  reg sync_9;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/util/SynchronizerReg.scala:51:66
+  always @(posedge clock) begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/util/SynchronizerReg.scala:37:15
+    sync_0 <= sync_1;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/util/SynchronizerReg.scala:51:66
+    sync_1 <= sync_2;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/util/SynchronizerReg.scala:51:66
+    sync_2 <= sync_3;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/util/SynchronizerReg.scala:51:66
+    sync_3 <= sync_4;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/util/SynchronizerReg.scala:51:66
+    sync_4 <= sync_5;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/util/SynchronizerReg.scala:51:66
+    sync_5 <= sync_6;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/util/SynchronizerReg.scala:51:66
+    sync_6 <= sync_7;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/util/SynchronizerReg.scala:51:66
+    sync_7 <= sync_8;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/util/SynchronizerReg.scala:51:66
+    sync_8 <= sync_9;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/util/SynchronizerReg.scala:51:66
+    sync_9 <= io_d;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/util/SynchronizerReg.scala:51:66
+  end // always @(posedge)
+  `ifdef ENABLE_INITIAL_REG_	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/util/SynchronizerReg.scala:37:15
+    `ifdef FIRRTL_BEFORE_INITIAL	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/util/SynchronizerReg.scala:37:15
+      `FIRRTL_BEFORE_INITIAL	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/util/SynchronizerReg.scala:37:15
+    `endif // FIRRTL_BEFORE_INITIAL
+    initial begin	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/util/SynchronizerReg.scala:37:15
+      automatic logic [31:0] _RANDOM[0:0];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/util/SynchronizerReg.scala:37:15
+      `ifdef INIT_RANDOM_PROLOG_	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/util/SynchronizerReg.scala:37:15
+        `INIT_RANDOM_PROLOG_	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/util/SynchronizerReg.scala:37:15
+      `endif // INIT_RANDOM_PROLOG_
+      `ifdef RANDOMIZE_REG_INIT	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/util/SynchronizerReg.scala:37:15
+        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/util/SynchronizerReg.scala:37:15
+        sync_0 = _RANDOM[/*Zero width*/ 1'b0][0];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/util/SynchronizerReg.scala:37:15, :51:66
+        sync_1 = _RANDOM[/*Zero width*/ 1'b0][1];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/util/SynchronizerReg.scala:37:15, :51:66
+        sync_2 = _RANDOM[/*Zero width*/ 1'b0][2];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/util/SynchronizerReg.scala:37:15, :51:66
+        sync_3 = _RANDOM[/*Zero width*/ 1'b0][3];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/util/SynchronizerReg.scala:37:15, :51:66
+        sync_4 = _RANDOM[/*Zero width*/ 1'b0][4];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/util/SynchronizerReg.scala:37:15, :51:66
+        sync_5 = _RANDOM[/*Zero width*/ 1'b0][5];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/util/SynchronizerReg.scala:37:15, :51:66
+        sync_6 = _RANDOM[/*Zero width*/ 1'b0][6];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/util/SynchronizerReg.scala:37:15, :51:66
+        sync_7 = _RANDOM[/*Zero width*/ 1'b0][7];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/util/SynchronizerReg.scala:37:15, :51:66
+        sync_8 = _RANDOM[/*Zero width*/ 1'b0][8];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/util/SynchronizerReg.scala:37:15, :51:66
+        sync_9 = _RANDOM[/*Zero width*/ 1'b0][9];	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/util/SynchronizerReg.scala:37:15, :51:66
+      `endif // RANDOMIZE_REG_INIT
+    end // initial
+    `ifdef FIRRTL_AFTER_INITIAL	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/util/SynchronizerReg.scala:37:15
+      `FIRRTL_AFTER_INITIAL	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/util/SynchronizerReg.scala:37:15
+    `endif // FIRRTL_AFTER_INITIAL
+  `endif // ENABLE_INITIAL_REG_
+  assign io_q = sync_0;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/util/SynchronizerReg.scala:37:15, :51:66
+endmodule
+
+module SynchronizerShiftReg_w1_d10(	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/util/SynchronizerReg.scala:169:7
+  input  clock,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/util/SynchronizerReg.scala:169:7
+         io_d,	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/util/ShiftReg.scala:36:14
+  output io_q	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/util/ShiftReg.scala:36:14
+);
+
+  NonSyncResetSynchronizerPrimitiveShiftReg_d10 output_chain (	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/util/ShiftReg.scala:45:23
+    .clock (clock),
+    .io_d  (io_d),
+    .io_q  (io_q)
+  );	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/util/ShiftReg.scala:45:23
+endmodule
+
+module ysyxSoCASIC(	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:59:9
+  input         clock,	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:59:9
+                reset,	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:59:9
+  output        spi_sck,	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:86:17
+  output [7:0]  spi_ss,	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:86:17
+  output        spi_mosi,	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:86:17
+  input         spi_miso,	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:86:17
+                uart_rx,	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:87:18
+  output        uart_tx,	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:87:18
+                psram_sck,	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:88:19
+                psram_ce_n,	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:88:19
+  inout  [3:0]  psram_dio,	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:88:19
+  output        sdram_clk,	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:89:19
+                sdram_cke,	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:89:19
+                sdram_cs,	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:89:19
+                sdram_ras,	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:89:19
+                sdram_cas,	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:89:19
+                sdram_we,	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:89:19
+  output [13:0] sdram_a,	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:89:19
+  output [1:0]  sdram_ba,	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:89:19
+  output [3:0]  sdram_dqm,	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:89:19
+  inout  [31:0] sdram_dq,	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:89:19
+  output [15:0] gpio_out,	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:90:18
+  input  [15:0] gpio_in,	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:90:18
+  output [7:0]  gpio_seg_0,	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:90:18
+                gpio_seg_1,	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:90:18
+                gpio_seg_2,	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:90:18
+                gpio_seg_3,	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:90:18
+                gpio_seg_4,	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:90:18
+                gpio_seg_5,	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:90:18
+                gpio_seg_6,	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:90:18
+                gpio_seg_7,	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:90:18
+  input         ps2_clk,	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:91:17
+                ps2_data,	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:91:17
+  output [7:0]  vga_r,	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:92:17
+                vga_g,	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:92:17
+                vga_b,	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:92:17
+  output        vga_hsync,	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:92:17
+                vga_vsync,	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:92:17
+                vga_valid	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:92:17
+);
+
+  wire        _cpu_reset_chain_io_q;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/util/ShiftReg.scala:45:23
+  wire        _axi4delay_delayer_in_awready;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4Delayer.scala:34:27
+  wire        _axi4delay_delayer_in_wready;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4Delayer.scala:34:27
+  wire        _axi4delay_delayer_in_bvalid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4Delayer.scala:34:27
+  wire [3:0]  _axi4delay_delayer_in_bid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4Delayer.scala:34:27
+  wire [1:0]  _axi4delay_delayer_in_bresp;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4Delayer.scala:34:27
+  wire        _axi4delay_delayer_in_arready;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4Delayer.scala:34:27
+  wire        _axi4delay_delayer_in_rvalid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4Delayer.scala:34:27
+  wire [3:0]  _axi4delay_delayer_in_rid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4Delayer.scala:34:27
+  wire [31:0] _axi4delay_delayer_in_rdata;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4Delayer.scala:34:27
+  wire [1:0]  _axi4delay_delayer_in_rresp;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4Delayer.scala:34:27
+  wire        _axi4delay_delayer_in_rlast;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4Delayer.scala:34:27
+  wire        _axi4delay_delayer_out_awvalid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4Delayer.scala:34:27
+  wire [3:0]  _axi4delay_delayer_out_awid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4Delayer.scala:34:27
+  wire [31:0] _axi4delay_delayer_out_awaddr;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4Delayer.scala:34:27
+  wire [7:0]  _axi4delay_delayer_out_awlen;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4Delayer.scala:34:27
+  wire [2:0]  _axi4delay_delayer_out_awsize;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4Delayer.scala:34:27
+  wire [1:0]  _axi4delay_delayer_out_awburst;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4Delayer.scala:34:27
+  wire        _axi4delay_delayer_out_wvalid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4Delayer.scala:34:27
+  wire [31:0] _axi4delay_delayer_out_wdata;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4Delayer.scala:34:27
+  wire [3:0]  _axi4delay_delayer_out_wstrb;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4Delayer.scala:34:27
+  wire        _axi4delay_delayer_out_wlast;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4Delayer.scala:34:27
+  wire        _axi4delay_delayer_out_bready;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4Delayer.scala:34:27
+  wire        _axi4delay_delayer_out_arvalid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4Delayer.scala:34:27
+  wire [3:0]  _axi4delay_delayer_out_arid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4Delayer.scala:34:27
+  wire [31:0] _axi4delay_delayer_out_araddr;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4Delayer.scala:34:27
+  wire [7:0]  _axi4delay_delayer_out_arlen;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4Delayer.scala:34:27
+  wire [2:0]  _axi4delay_delayer_out_arsize;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4Delayer.scala:34:27
+  wire [1:0]  _axi4delay_delayer_out_arburst;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4Delayer.scala:34:27
+  wire        _axi4delay_delayer_out_rready;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4Delayer.scala:34:27
+  wire        _axi4frag_auto_in_awready;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30
+  wire        _axi4frag_auto_in_wready;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30
+  wire        _axi4frag_auto_in_bvalid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30
+  wire [3:0]  _axi4frag_auto_in_bid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30
+  wire [1:0]  _axi4frag_auto_in_bresp;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30
+  wire        _axi4frag_auto_in_arready;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30
+  wire        _axi4frag_auto_in_rvalid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30
+  wire [3:0]  _axi4frag_auto_in_rid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30
+  wire [31:0] _axi4frag_auto_in_rdata;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30
+  wire [1:0]  _axi4frag_auto_in_rresp;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30
+  wire        _axi4frag_auto_in_rlast;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30
+  wire        _axi4frag_auto_out_awvalid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30
+  wire [3:0]  _axi4frag_auto_out_awid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30
+  wire [31:0] _axi4frag_auto_out_awaddr;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30
+  wire [2:0]  _axi4frag_auto_out_awsize;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30
+  wire [1:0]  _axi4frag_auto_out_awburst;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30
+  wire        _axi4frag_auto_out_awecho_real_last;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30
+  wire        _axi4frag_auto_out_wvalid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30
+  wire [31:0] _axi4frag_auto_out_wdata;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30
+  wire [3:0]  _axi4frag_auto_out_wstrb;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30
+  wire        _axi4frag_auto_out_wlast;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30
+  wire        _axi4frag_auto_out_bready;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30
+  wire        _axi4frag_auto_out_arvalid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30
+  wire [3:0]  _axi4frag_auto_out_arid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30
+  wire [31:0] _axi4frag_auto_out_araddr;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30
+  wire [2:0]  _axi4frag_auto_out_arsize;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30
+  wire [1:0]  _axi4frag_auto_out_arburst;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30
+  wire        _axi4frag_auto_out_arecho_real_last;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30
+  wire        _axi4frag_auto_out_rready;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30
+  wire        _axi4yank_auto_in_awready;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30
+  wire        _axi4yank_auto_in_wready;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30
+  wire        _axi4yank_auto_in_bvalid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30
+  wire [3:0]  _axi4yank_auto_in_bid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30
+  wire [1:0]  _axi4yank_auto_in_bresp;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30
+  wire        _axi4yank_auto_in_becho_real_last;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30
+  wire        _axi4yank_auto_in_arready;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30
+  wire        _axi4yank_auto_in_rvalid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30
+  wire [3:0]  _axi4yank_auto_in_rid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30
+  wire [31:0] _axi4yank_auto_in_rdata;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30
+  wire [1:0]  _axi4yank_auto_in_rresp;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30
+  wire        _axi4yank_auto_in_recho_real_last;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30
+  wire        _axi4yank_auto_in_rlast;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30
+  wire        _axi4yank_auto_out_awvalid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30
+  wire [3:0]  _axi4yank_auto_out_awid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30
+  wire [31:0] _axi4yank_auto_out_awaddr;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30
+  wire [2:0]  _axi4yank_auto_out_awsize;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30
+  wire [1:0]  _axi4yank_auto_out_awburst;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30
+  wire        _axi4yank_auto_out_wvalid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30
+  wire [31:0] _axi4yank_auto_out_wdata;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30
+  wire [3:0]  _axi4yank_auto_out_wstrb;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30
+  wire        _axi4yank_auto_out_wlast;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30
+  wire        _axi4yank_auto_out_bready;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30
+  wire        _axi4yank_auto_out_arvalid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30
+  wire [3:0]  _axi4yank_auto_out_arid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30
+  wire [31:0] _axi4yank_auto_out_araddr;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30
+  wire [2:0]  _axi4yank_auto_out_arsize;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30
+  wire [1:0]  _axi4yank_auto_out_arburst;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30
+  wire        _axi4yank_auto_out_rready;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30
+  wire        _axi4buf_auto_in_awready;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Buffer.scala:68:29
+  wire        _axi4buf_auto_in_wready;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Buffer.scala:68:29
+  wire        _axi4buf_auto_in_bvalid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Buffer.scala:68:29
+  wire [3:0]  _axi4buf_auto_in_bid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Buffer.scala:68:29
+  wire [1:0]  _axi4buf_auto_in_bresp;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Buffer.scala:68:29
+  wire        _axi4buf_auto_in_arready;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Buffer.scala:68:29
+  wire        _axi4buf_auto_in_rvalid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Buffer.scala:68:29
+  wire [3:0]  _axi4buf_auto_in_rid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Buffer.scala:68:29
+  wire [31:0] _axi4buf_auto_in_rdata;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Buffer.scala:68:29
+  wire [1:0]  _axi4buf_auto_in_rresp;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Buffer.scala:68:29
+  wire        _axi4buf_auto_in_rlast;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Buffer.scala:68:29
+  wire        _axi4buf_auto_out_awvalid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Buffer.scala:68:29
+  wire [3:0]  _axi4buf_auto_out_awid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Buffer.scala:68:29
+  wire [31:0] _axi4buf_auto_out_awaddr;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Buffer.scala:68:29
+  wire [7:0]  _axi4buf_auto_out_awlen;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Buffer.scala:68:29
+  wire [2:0]  _axi4buf_auto_out_awsize;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Buffer.scala:68:29
+  wire        _axi4buf_auto_out_wvalid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Buffer.scala:68:29
+  wire [31:0] _axi4buf_auto_out_wdata;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Buffer.scala:68:29
+  wire [3:0]  _axi4buf_auto_out_wstrb;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Buffer.scala:68:29
+  wire        _axi4buf_auto_out_bready;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Buffer.scala:68:29
+  wire        _axi4buf_auto_out_arvalid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Buffer.scala:68:29
+  wire [3:0]  _axi4buf_auto_out_arid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Buffer.scala:68:29
+  wire [31:0] _axi4buf_auto_out_araddr;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Buffer.scala:68:29
+  wire [7:0]  _axi4buf_auto_out_arlen;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Buffer.scala:68:29
+  wire [2:0]  _axi4buf_auto_out_arsize;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Buffer.scala:68:29
+  wire        _axi4buf_auto_out_rready;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Buffer.scala:68:29
+  wire        _axi42apb_auto_in_awready;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4ToAPB.scala:103:30
+  wire        _axi42apb_auto_in_wready;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4ToAPB.scala:103:30
+  wire        _axi42apb_auto_in_bvalid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4ToAPB.scala:103:30
+  wire [3:0]  _axi42apb_auto_in_bid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4ToAPB.scala:103:30
+  wire [1:0]  _axi42apb_auto_in_bresp;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4ToAPB.scala:103:30
+  wire        _axi42apb_auto_in_arready;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4ToAPB.scala:103:30
+  wire        _axi42apb_auto_in_rvalid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4ToAPB.scala:103:30
+  wire [3:0]  _axi42apb_auto_in_rid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4ToAPB.scala:103:30
+  wire [31:0] _axi42apb_auto_in_rdata;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4ToAPB.scala:103:30
+  wire [1:0]  _axi42apb_auto_in_rresp;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4ToAPB.scala:103:30
+  wire        _axi42apb_auto_out_psel;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4ToAPB.scala:103:30
+  wire        _axi42apb_auto_out_penable;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4ToAPB.scala:103:30
+  wire        _axi42apb_auto_out_pwrite;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4ToAPB.scala:103:30
+  wire [31:0] _axi42apb_auto_out_paddr;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4ToAPB.scala:103:30
+  wire [31:0] _axi42apb_auto_out_pwdata;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4ToAPB.scala:103:30
+  wire [3:0]  _axi42apb_auto_out_pstrb;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4ToAPB.scala:103:30
+  wire        _apbdelay_delayer_in_pready;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/APBDelayer.scala:34:27
+  wire        _apbdelay_delayer_in_pslverr;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/APBDelayer.scala:34:27
+  wire [31:0] _apbdelay_delayer_in_prdata;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/APBDelayer.scala:34:27
+  wire        _apbdelay_delayer_out_psel;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/APBDelayer.scala:34:27
+  wire        _apbdelay_delayer_out_penable;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/APBDelayer.scala:34:27
+  wire        _apbdelay_delayer_out_pwrite;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/APBDelayer.scala:34:27
+  wire [31:0] _apbdelay_delayer_out_paddr;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/APBDelayer.scala:34:27
+  wire [2:0]  _apbdelay_delayer_out_pprot;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/APBDelayer.scala:34:27
+  wire [31:0] _apbdelay_delayer_out_pwdata;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/APBDelayer.scala:34:27
+  wire [3:0]  _apbdelay_delayer_out_pstrb;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/APBDelayer.scala:34:27
+  wire        _lsdram_axi_auto_in_awready;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:48:60
+  wire        _lsdram_axi_auto_in_wready;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:48:60
+  wire        _lsdram_axi_auto_in_bvalid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:48:60
+  wire [3:0]  _lsdram_axi_auto_in_bid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:48:60
+  wire [1:0]  _lsdram_axi_auto_in_bresp;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:48:60
+  wire        _lsdram_axi_auto_in_arready;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:48:60
+  wire        _lsdram_axi_auto_in_rvalid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:48:60
+  wire [3:0]  _lsdram_axi_auto_in_rid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:48:60
+  wire [31:0] _lsdram_axi_auto_in_rdata;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:48:60
+  wire [1:0]  _lsdram_axi_auto_in_rresp;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:48:60
+  wire        _lsdram_axi_auto_in_rlast;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:48:60
+  wire        _axi4ram_auto_in_awready;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/SRAM.scala:144:29
+  wire        _axi4ram_auto_in_wready;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/SRAM.scala:144:29
+  wire        _axi4ram_auto_in_bvalid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/SRAM.scala:144:29
+  wire [3:0]  _axi4ram_auto_in_bid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/SRAM.scala:144:29
+  wire [1:0]  _axi4ram_auto_in_bresp;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/SRAM.scala:144:29
+  wire        _axi4ram_auto_in_arready;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/SRAM.scala:144:29
+  wire        _axi4ram_auto_in_rvalid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/SRAM.scala:144:29
+  wire [3:0]  _axi4ram_auto_in_rid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/SRAM.scala:144:29
+  wire [31:0] _axi4ram_auto_in_rdata;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/SRAM.scala:144:29
+  wire [1:0]  _axi4ram_auto_in_rresp;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/SRAM.scala:144:29
+  wire        _lmrom_auto_in_arready;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:43:25
+  wire        _lmrom_auto_in_rvalid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:43:25
+  wire [3:0]  _lmrom_auto_in_rid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:43:25
+  wire [31:0] _lmrom_auto_in_rdata;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:43:25
+  wire        _lpsram_auto_in_pready;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:42:26
+  wire        _lpsram_auto_in_pslverr;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:42:26
+  wire [31:0] _lpsram_auto_in_prdata;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:42:26
+  wire        _lspi_auto_in_pready;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:38:25
+  wire        _lspi_auto_in_pslverr;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:38:25
+  wire [31:0] _lspi_auto_in_prdata;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:38:25
+  wire        _lvga_auto_in_pready;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:37:24
+  wire        _lvga_auto_in_pslverr;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:37:24
+  wire [31:0] _lvga_auto_in_prdata;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:37:24
+  wire        _lkeyboard_auto_in_pready;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:36:29
+  wire        _lkeyboard_auto_in_pslverr;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:36:29
+  wire [31:0] _lkeyboard_auto_in_prdata;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:36:29
+  wire        _lgpio_auto_in_pready;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:35:25
+  wire        _lgpio_auto_in_pslverr;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:35:25
+  wire [31:0] _lgpio_auto_in_prdata;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:35:25
+  wire        _luart_auto_in_pready;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:34:25
+  wire        _luart_auto_in_pslverr;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:34:25
+  wire [31:0] _luart_auto_in_prdata;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:34:25
+  wire        _cpu_auto_master_out_awvalid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:30:23
+  wire [3:0]  _cpu_auto_master_out_awid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:30:23
+  wire [31:0] _cpu_auto_master_out_awaddr;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:30:23
+  wire [7:0]  _cpu_auto_master_out_awlen;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:30:23
+  wire [2:0]  _cpu_auto_master_out_awsize;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:30:23
+  wire [1:0]  _cpu_auto_master_out_awburst;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:30:23
+  wire        _cpu_auto_master_out_wvalid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:30:23
+  wire [31:0] _cpu_auto_master_out_wdata;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:30:23
+  wire [3:0]  _cpu_auto_master_out_wstrb;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:30:23
+  wire        _cpu_auto_master_out_wlast;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:30:23
+  wire        _cpu_auto_master_out_bready;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:30:23
+  wire        _cpu_auto_master_out_arvalid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:30:23
+  wire [3:0]  _cpu_auto_master_out_arid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:30:23
+  wire [31:0] _cpu_auto_master_out_araddr;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:30:23
+  wire [7:0]  _cpu_auto_master_out_arlen;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:30:23
+  wire [2:0]  _cpu_auto_master_out_arsize;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:30:23
+  wire [1:0]  _cpu_auto_master_out_arburst;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:30:23
+  wire        _cpu_auto_master_out_rready;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:30:23
+  wire        _apbxbar_auto_anon_in_pready;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:29:27
+  wire        _apbxbar_auto_anon_in_pslverr;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:29:27
+  wire [31:0] _apbxbar_auto_anon_in_prdata;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:29:27
+  wire        _apbxbar_auto_anon_out_5_psel;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:29:27
+  wire        _apbxbar_auto_anon_out_5_penable;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:29:27
+  wire        _apbxbar_auto_anon_out_5_pwrite;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:29:27
+  wire [29:0] _apbxbar_auto_anon_out_5_paddr;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:29:27
+  wire [2:0]  _apbxbar_auto_anon_out_5_pprot;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:29:27
+  wire [31:0] _apbxbar_auto_anon_out_5_pwdata;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:29:27
+  wire [3:0]  _apbxbar_auto_anon_out_5_pstrb;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:29:27
+  wire        _apbxbar_auto_anon_out_4_psel;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:29:27
+  wire        _apbxbar_auto_anon_out_4_penable;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:29:27
+  wire        _apbxbar_auto_anon_out_4_pwrite;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:29:27
+  wire [28:0] _apbxbar_auto_anon_out_4_paddr;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:29:27
+  wire [2:0]  _apbxbar_auto_anon_out_4_pprot;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:29:27
+  wire [31:0] _apbxbar_auto_anon_out_4_pwdata;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:29:27
+  wire [3:0]  _apbxbar_auto_anon_out_4_pstrb;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:29:27
+  wire        _apbxbar_auto_anon_out_3_psel;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:29:27
+  wire        _apbxbar_auto_anon_out_3_penable;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:29:27
+  wire        _apbxbar_auto_anon_out_3_pwrite;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:29:27
+  wire [28:0] _apbxbar_auto_anon_out_3_paddr;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:29:27
+  wire [2:0]  _apbxbar_auto_anon_out_3_pprot;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:29:27
+  wire [31:0] _apbxbar_auto_anon_out_3_pwdata;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:29:27
+  wire [3:0]  _apbxbar_auto_anon_out_3_pstrb;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:29:27
+  wire        _apbxbar_auto_anon_out_2_psel;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:29:27
+  wire        _apbxbar_auto_anon_out_2_penable;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:29:27
+  wire        _apbxbar_auto_anon_out_2_pwrite;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:29:27
+  wire [31:0] _apbxbar_auto_anon_out_2_paddr;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:29:27
+  wire [2:0]  _apbxbar_auto_anon_out_2_pprot;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:29:27
+  wire [31:0] _apbxbar_auto_anon_out_2_pwdata;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:29:27
+  wire [3:0]  _apbxbar_auto_anon_out_2_pstrb;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:29:27
+  wire        _apbxbar_auto_anon_out_1_psel;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:29:27
+  wire        _apbxbar_auto_anon_out_1_penable;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:29:27
+  wire        _apbxbar_auto_anon_out_1_pwrite;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:29:27
+  wire [28:0] _apbxbar_auto_anon_out_1_paddr;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:29:27
+  wire [2:0]  _apbxbar_auto_anon_out_1_pprot;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:29:27
+  wire [31:0] _apbxbar_auto_anon_out_1_pwdata;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:29:27
+  wire [3:0]  _apbxbar_auto_anon_out_1_pstrb;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:29:27
+  wire        _apbxbar_auto_anon_out_0_psel;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:29:27
+  wire        _apbxbar_auto_anon_out_0_penable;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:29:27
+  wire        _apbxbar_auto_anon_out_0_pwrite;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:29:27
+  wire [29:0] _apbxbar_auto_anon_out_0_paddr;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:29:27
+  wire [2:0]  _apbxbar_auto_anon_out_0_pprot;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:29:27
+  wire [31:0] _apbxbar_auto_anon_out_0_pwdata;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:29:27
+  wire [3:0]  _apbxbar_auto_anon_out_0_pstrb;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:29:27
+  wire        _axi4xbar_1_auto_anon_in_awready;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+  wire        _axi4xbar_1_auto_anon_in_wready;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+  wire        _axi4xbar_1_auto_anon_in_bvalid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+  wire [3:0]  _axi4xbar_1_auto_anon_in_bid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+  wire [1:0]  _axi4xbar_1_auto_anon_in_bresp;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+  wire        _axi4xbar_1_auto_anon_in_arready;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+  wire        _axi4xbar_1_auto_anon_in_rvalid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+  wire [3:0]  _axi4xbar_1_auto_anon_in_rid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+  wire [31:0] _axi4xbar_1_auto_anon_in_rdata;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+  wire [1:0]  _axi4xbar_1_auto_anon_in_rresp;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+  wire        _axi4xbar_1_auto_anon_in_rlast;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+  wire        _axi4xbar_1_auto_anon_out_2_awvalid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+  wire [3:0]  _axi4xbar_1_auto_anon_out_2_awid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+  wire [27:0] _axi4xbar_1_auto_anon_out_2_awaddr;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+  wire        _axi4xbar_1_auto_anon_out_2_wvalid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+  wire [31:0] _axi4xbar_1_auto_anon_out_2_wdata;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+  wire [3:0]  _axi4xbar_1_auto_anon_out_2_wstrb;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+  wire        _axi4xbar_1_auto_anon_out_2_bready;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+  wire        _axi4xbar_1_auto_anon_out_2_arvalid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+  wire [3:0]  _axi4xbar_1_auto_anon_out_2_arid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+  wire [27:0] _axi4xbar_1_auto_anon_out_2_araddr;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+  wire        _axi4xbar_1_auto_anon_out_2_rready;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+  wire        _axi4xbar_1_auto_anon_out_1_awvalid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+  wire        _axi4xbar_1_auto_anon_out_1_wvalid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+  wire        _axi4xbar_1_auto_anon_out_1_arvalid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+  wire [3:0]  _axi4xbar_1_auto_anon_out_1_arid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+  wire [29:0] _axi4xbar_1_auto_anon_out_1_araddr;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+  wire        _axi4xbar_1_auto_anon_out_1_rready;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+  wire        _axi4xbar_1_auto_anon_out_0_awvalid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+  wire [3:0]  _axi4xbar_1_auto_anon_out_0_awid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+  wire [31:0] _axi4xbar_1_auto_anon_out_0_awaddr;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+  wire [2:0]  _axi4xbar_1_auto_anon_out_0_awsize;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+  wire [1:0]  _axi4xbar_1_auto_anon_out_0_awburst;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+  wire        _axi4xbar_1_auto_anon_out_0_wvalid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+  wire [31:0] _axi4xbar_1_auto_anon_out_0_wdata;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+  wire [3:0]  _axi4xbar_1_auto_anon_out_0_wstrb;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+  wire        _axi4xbar_1_auto_anon_out_0_wlast;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+  wire        _axi4xbar_1_auto_anon_out_0_bready;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+  wire        _axi4xbar_1_auto_anon_out_0_arvalid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+  wire [3:0]  _axi4xbar_1_auto_anon_out_0_arid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+  wire [31:0] _axi4xbar_1_auto_anon_out_0_araddr;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+  wire [2:0]  _axi4xbar_1_auto_anon_out_0_arsize;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+  wire [1:0]  _axi4xbar_1_auto_anon_out_0_arburst;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+  wire        _axi4xbar_1_auto_anon_out_0_rready;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+  wire        _axi4xbar_auto_anon_in_awready;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+  wire        _axi4xbar_auto_anon_in_wready;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+  wire        _axi4xbar_auto_anon_in_bvalid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+  wire [3:0]  _axi4xbar_auto_anon_in_bid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+  wire [1:0]  _axi4xbar_auto_anon_in_bresp;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+  wire        _axi4xbar_auto_anon_in_arready;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+  wire        _axi4xbar_auto_anon_in_rvalid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+  wire [3:0]  _axi4xbar_auto_anon_in_rid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+  wire [31:0] _axi4xbar_auto_anon_in_rdata;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+  wire [1:0]  _axi4xbar_auto_anon_in_rresp;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+  wire        _axi4xbar_auto_anon_in_rlast;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+  wire        _axi4xbar_auto_anon_out_1_awvalid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+  wire [3:0]  _axi4xbar_auto_anon_out_1_awid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+  wire [31:0] _axi4xbar_auto_anon_out_1_awaddr;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+  wire [7:0]  _axi4xbar_auto_anon_out_1_awlen;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+  wire [2:0]  _axi4xbar_auto_anon_out_1_awsize;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+  wire [1:0]  _axi4xbar_auto_anon_out_1_awburst;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+  wire        _axi4xbar_auto_anon_out_1_wvalid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+  wire [31:0] _axi4xbar_auto_anon_out_1_wdata;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+  wire [3:0]  _axi4xbar_auto_anon_out_1_wstrb;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+  wire        _axi4xbar_auto_anon_out_1_wlast;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+  wire        _axi4xbar_auto_anon_out_1_bready;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+  wire        _axi4xbar_auto_anon_out_1_arvalid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+  wire [3:0]  _axi4xbar_auto_anon_out_1_arid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+  wire [31:0] _axi4xbar_auto_anon_out_1_araddr;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+  wire [7:0]  _axi4xbar_auto_anon_out_1_arlen;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+  wire [2:0]  _axi4xbar_auto_anon_out_1_arsize;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+  wire [1:0]  _axi4xbar_auto_anon_out_1_arburst;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+  wire        _axi4xbar_auto_anon_out_1_rready;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+  wire        _axi4xbar_auto_anon_out_0_awvalid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+  wire [3:0]  _axi4xbar_auto_anon_out_0_awid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+  wire [31:0] _axi4xbar_auto_anon_out_0_awaddr;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+  wire [7:0]  _axi4xbar_auto_anon_out_0_awlen;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+  wire [2:0]  _axi4xbar_auto_anon_out_0_awsize;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+  wire [1:0]  _axi4xbar_auto_anon_out_0_awburst;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+  wire        _axi4xbar_auto_anon_out_0_wvalid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+  wire [31:0] _axi4xbar_auto_anon_out_0_wdata;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+  wire [3:0]  _axi4xbar_auto_anon_out_0_wstrb;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+  wire        _axi4xbar_auto_anon_out_0_wlast;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+  wire        _axi4xbar_auto_anon_out_0_bready;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+  wire        _axi4xbar_auto_anon_out_0_arvalid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+  wire [3:0]  _axi4xbar_auto_anon_out_0_arid;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+  wire [31:0] _axi4xbar_auto_anon_out_0_araddr;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+  wire [7:0]  _axi4xbar_auto_anon_out_0_arlen;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+  wire [2:0]  _axi4xbar_auto_anon_out_0_arsize;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+  wire [1:0]  _axi4xbar_auto_anon_out_0_arburst;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+  wire        _axi4xbar_auto_anon_out_0_rready;	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+  AXI4Xbar axi4xbar (	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+    .clock                         (clock),
+    .reset                         (reset),
+    .auto_anon_in_awready         (_axi4xbar_auto_anon_in_awready),
+    .auto_anon_in_awvalid         (_cpu_auto_master_out_awvalid),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:30:23
+    .auto_anon_in_awid       (_cpu_auto_master_out_awid),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:30:23
+    .auto_anon_in_awaddr     (_cpu_auto_master_out_awaddr),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:30:23
+    .auto_anon_in_awlen      (_cpu_auto_master_out_awlen),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:30:23
+    .auto_anon_in_awsize     (_cpu_auto_master_out_awsize),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:30:23
+    .auto_anon_in_awburst    (_cpu_auto_master_out_awburst),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:30:23
+    .auto_anon_in_wready          (_axi4xbar_auto_anon_in_wready),
+    .auto_anon_in_wvalid          (_cpu_auto_master_out_wvalid),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:30:23
+    .auto_anon_in_wdata      (_cpu_auto_master_out_wdata),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:30:23
+    .auto_anon_in_wstrb      (_cpu_auto_master_out_wstrb),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:30:23
+    .auto_anon_in_wlast      (_cpu_auto_master_out_wlast),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:30:23
+    .auto_anon_in_bready          (_cpu_auto_master_out_bready),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:30:23
+    .auto_anon_in_bvalid          (_axi4xbar_auto_anon_in_bvalid),
+    .auto_anon_in_bid        (_axi4xbar_auto_anon_in_bid),
+    .auto_anon_in_bresp      (_axi4xbar_auto_anon_in_bresp),
+    .auto_anon_in_arready         (_axi4xbar_auto_anon_in_arready),
+    .auto_anon_in_arvalid         (_cpu_auto_master_out_arvalid),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:30:23
+    .auto_anon_in_arid       (_cpu_auto_master_out_arid),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:30:23
+    .auto_anon_in_araddr     (_cpu_auto_master_out_araddr),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:30:23
+    .auto_anon_in_arlen      (_cpu_auto_master_out_arlen),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:30:23
+    .auto_anon_in_arsize     (_cpu_auto_master_out_arsize),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:30:23
+    .auto_anon_in_arburst    (_cpu_auto_master_out_arburst),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:30:23
+    .auto_anon_in_rready          (_cpu_auto_master_out_rready),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:30:23
+    .auto_anon_in_rvalid          (_axi4xbar_auto_anon_in_rvalid),
+    .auto_anon_in_rid        (_axi4xbar_auto_anon_in_rid),
+    .auto_anon_in_rdata      (_axi4xbar_auto_anon_in_rdata),
+    .auto_anon_in_rresp      (_axi4xbar_auto_anon_in_rresp),
+    .auto_anon_in_rlast      (_axi4xbar_auto_anon_in_rlast),
+    .auto_anon_out_1_awready      (_axi4delay_delayer_in_awready),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4Delayer.scala:34:27
+    .auto_anon_out_1_awvalid      (_axi4xbar_auto_anon_out_1_awvalid),
+    .auto_anon_out_1_awid    (_axi4xbar_auto_anon_out_1_awid),
+    .auto_anon_out_1_awaddr  (_axi4xbar_auto_anon_out_1_awaddr),
+    .auto_anon_out_1_awlen   (_axi4xbar_auto_anon_out_1_awlen),
+    .auto_anon_out_1_awsize  (_axi4xbar_auto_anon_out_1_awsize),
+    .auto_anon_out_1_awburst (_axi4xbar_auto_anon_out_1_awburst),
+    .auto_anon_out_1_wready       (_axi4delay_delayer_in_wready),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4Delayer.scala:34:27
+    .auto_anon_out_1_wvalid       (_axi4xbar_auto_anon_out_1_wvalid),
+    .auto_anon_out_1_wdata   (_axi4xbar_auto_anon_out_1_wdata),
+    .auto_anon_out_1_wstrb   (_axi4xbar_auto_anon_out_1_wstrb),
+    .auto_anon_out_1_wlast   (_axi4xbar_auto_anon_out_1_wlast),
+    .auto_anon_out_1_bready       (_axi4xbar_auto_anon_out_1_bready),
+    .auto_anon_out_1_bvalid       (_axi4delay_delayer_in_bvalid),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4Delayer.scala:34:27
+    .auto_anon_out_1_bid     (_axi4delay_delayer_in_bid),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4Delayer.scala:34:27
+    .auto_anon_out_1_bresp   (_axi4delay_delayer_in_bresp),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4Delayer.scala:34:27
+    .auto_anon_out_1_arready      (_axi4delay_delayer_in_arready),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4Delayer.scala:34:27
+    .auto_anon_out_1_arvalid      (_axi4xbar_auto_anon_out_1_arvalid),
+    .auto_anon_out_1_arid    (_axi4xbar_auto_anon_out_1_arid),
+    .auto_anon_out_1_araddr  (_axi4xbar_auto_anon_out_1_araddr),
+    .auto_anon_out_1_arlen   (_axi4xbar_auto_anon_out_1_arlen),
+    .auto_anon_out_1_arsize  (_axi4xbar_auto_anon_out_1_arsize),
+    .auto_anon_out_1_arburst (_axi4xbar_auto_anon_out_1_arburst),
+    .auto_anon_out_1_rready       (_axi4xbar_auto_anon_out_1_rready),
+    .auto_anon_out_1_rvalid       (_axi4delay_delayer_in_rvalid),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4Delayer.scala:34:27
+    .auto_anon_out_1_rid     (_axi4delay_delayer_in_rid),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4Delayer.scala:34:27
+    .auto_anon_out_1_rdata   (_axi4delay_delayer_in_rdata),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4Delayer.scala:34:27
+    .auto_anon_out_1_rresp   (_axi4delay_delayer_in_rresp),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4Delayer.scala:34:27
+    .auto_anon_out_1_rlast   (_axi4delay_delayer_in_rlast),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4Delayer.scala:34:27
+    .auto_anon_out_0_awready      (_axi4frag_auto_in_awready),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30
+    .auto_anon_out_0_awvalid      (_axi4xbar_auto_anon_out_0_awvalid),
+    .auto_anon_out_0_awid    (_axi4xbar_auto_anon_out_0_awid),
+    .auto_anon_out_0_awaddr  (_axi4xbar_auto_anon_out_0_awaddr),
+    .auto_anon_out_0_awlen   (_axi4xbar_auto_anon_out_0_awlen),
+    .auto_anon_out_0_awsize  (_axi4xbar_auto_anon_out_0_awsize),
+    .auto_anon_out_0_awburst (_axi4xbar_auto_anon_out_0_awburst),
+    .auto_anon_out_0_wready       (_axi4frag_auto_in_wready),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30
+    .auto_anon_out_0_wvalid       (_axi4xbar_auto_anon_out_0_wvalid),
+    .auto_anon_out_0_wdata   (_axi4xbar_auto_anon_out_0_wdata),
+    .auto_anon_out_0_wstrb   (_axi4xbar_auto_anon_out_0_wstrb),
+    .auto_anon_out_0_wlast   (_axi4xbar_auto_anon_out_0_wlast),
+    .auto_anon_out_0_bready       (_axi4xbar_auto_anon_out_0_bready),
+    .auto_anon_out_0_bvalid       (_axi4frag_auto_in_bvalid),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30
+    .auto_anon_out_0_bid     (_axi4frag_auto_in_bid),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30
+    .auto_anon_out_0_bresp   (_axi4frag_auto_in_bresp),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30
+    .auto_anon_out_0_arready      (_axi4frag_auto_in_arready),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30
+    .auto_anon_out_0_arvalid      (_axi4xbar_auto_anon_out_0_arvalid),
+    .auto_anon_out_0_arid    (_axi4xbar_auto_anon_out_0_arid),
+    .auto_anon_out_0_araddr  (_axi4xbar_auto_anon_out_0_araddr),
+    .auto_anon_out_0_arlen   (_axi4xbar_auto_anon_out_0_arlen),
+    .auto_anon_out_0_arsize  (_axi4xbar_auto_anon_out_0_arsize),
+    .auto_anon_out_0_arburst (_axi4xbar_auto_anon_out_0_arburst),
+    .auto_anon_out_0_rready       (_axi4xbar_auto_anon_out_0_rready),
+    .auto_anon_out_0_rvalid       (_axi4frag_auto_in_rvalid),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30
+    .auto_anon_out_0_rid     (_axi4frag_auto_in_rid),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30
+    .auto_anon_out_0_rdata   (_axi4frag_auto_in_rdata),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30
+    .auto_anon_out_0_rresp   (_axi4frag_auto_in_rresp),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30
+    .auto_anon_out_0_rlast   (_axi4frag_auto_in_rlast)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30
+  );	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+  AXI4Xbar_1 axi4xbar_1 (	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+    .clock                         (clock),
+    .reset                         (reset),
+    .auto_anon_in_awready         (_axi4xbar_1_auto_anon_in_awready),
+    .auto_anon_in_awvalid         (_axi4yank_auto_out_awvalid),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30
+    .auto_anon_in_awid       (_axi4yank_auto_out_awid),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30
+    .auto_anon_in_awaddr     (_axi4yank_auto_out_awaddr),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30
+    .auto_anon_in_awsize     (_axi4yank_auto_out_awsize),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30
+    .auto_anon_in_awburst    (_axi4yank_auto_out_awburst),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30
+    .auto_anon_in_wready          (_axi4xbar_1_auto_anon_in_wready),
+    .auto_anon_in_wvalid          (_axi4yank_auto_out_wvalid),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30
+    .auto_anon_in_wdata      (_axi4yank_auto_out_wdata),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30
+    .auto_anon_in_wstrb      (_axi4yank_auto_out_wstrb),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30
+    .auto_anon_in_wlast      (_axi4yank_auto_out_wlast),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30
+    .auto_anon_in_bready          (_axi4yank_auto_out_bready),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30
+    .auto_anon_in_bvalid          (_axi4xbar_1_auto_anon_in_bvalid),
+    .auto_anon_in_bid        (_axi4xbar_1_auto_anon_in_bid),
+    .auto_anon_in_bresp      (_axi4xbar_1_auto_anon_in_bresp),
+    .auto_anon_in_arready         (_axi4xbar_1_auto_anon_in_arready),
+    .auto_anon_in_arvalid         (_axi4yank_auto_out_arvalid),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30
+    .auto_anon_in_arid       (_axi4yank_auto_out_arid),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30
+    .auto_anon_in_araddr     (_axi4yank_auto_out_araddr),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30
+    .auto_anon_in_arsize     (_axi4yank_auto_out_arsize),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30
+    .auto_anon_in_arburst    (_axi4yank_auto_out_arburst),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30
+    .auto_anon_in_rready          (_axi4yank_auto_out_rready),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30
+    .auto_anon_in_rvalid          (_axi4xbar_1_auto_anon_in_rvalid),
+    .auto_anon_in_rid        (_axi4xbar_1_auto_anon_in_rid),
+    .auto_anon_in_rdata      (_axi4xbar_1_auto_anon_in_rdata),
+    .auto_anon_in_rresp      (_axi4xbar_1_auto_anon_in_rresp),
+    .auto_anon_in_rlast      (_axi4xbar_1_auto_anon_in_rlast),
+    .auto_anon_out_2_awready      (_axi4ram_auto_in_awready),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/SRAM.scala:144:29
+    .auto_anon_out_2_awvalid      (_axi4xbar_1_auto_anon_out_2_awvalid),
+    .auto_anon_out_2_awid    (_axi4xbar_1_auto_anon_out_2_awid),
+    .auto_anon_out_2_awaddr  (_axi4xbar_1_auto_anon_out_2_awaddr),
+    .auto_anon_out_2_wready       (_axi4ram_auto_in_wready),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/SRAM.scala:144:29
+    .auto_anon_out_2_wvalid       (_axi4xbar_1_auto_anon_out_2_wvalid),
+    .auto_anon_out_2_wdata   (_axi4xbar_1_auto_anon_out_2_wdata),
+    .auto_anon_out_2_wstrb   (_axi4xbar_1_auto_anon_out_2_wstrb),
+    .auto_anon_out_2_bready       (_axi4xbar_1_auto_anon_out_2_bready),
+    .auto_anon_out_2_bvalid       (_axi4ram_auto_in_bvalid),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/SRAM.scala:144:29
+    .auto_anon_out_2_bid     (_axi4ram_auto_in_bid),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/SRAM.scala:144:29
+    .auto_anon_out_2_bresp   (_axi4ram_auto_in_bresp),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/SRAM.scala:144:29
+    .auto_anon_out_2_arready      (_axi4ram_auto_in_arready),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/SRAM.scala:144:29
+    .auto_anon_out_2_arvalid      (_axi4xbar_1_auto_anon_out_2_arvalid),
+    .auto_anon_out_2_arid    (_axi4xbar_1_auto_anon_out_2_arid),
+    .auto_anon_out_2_araddr  (_axi4xbar_1_auto_anon_out_2_araddr),
+    .auto_anon_out_2_rready       (_axi4xbar_1_auto_anon_out_2_rready),
+    .auto_anon_out_2_rvalid       (_axi4ram_auto_in_rvalid),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/SRAM.scala:144:29
+    .auto_anon_out_2_rid     (_axi4ram_auto_in_rid),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/SRAM.scala:144:29
+    .auto_anon_out_2_rdata   (_axi4ram_auto_in_rdata),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/SRAM.scala:144:29
+    .auto_anon_out_2_rresp   (_axi4ram_auto_in_rresp),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/SRAM.scala:144:29
+    .auto_anon_out_1_awvalid      (_axi4xbar_1_auto_anon_out_1_awvalid),
+    .auto_anon_out_1_wvalid       (_axi4xbar_1_auto_anon_out_1_wvalid),
+    .auto_anon_out_1_arready      (_lmrom_auto_in_arready),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:43:25
+    .auto_anon_out_1_arvalid      (_axi4xbar_1_auto_anon_out_1_arvalid),
+    .auto_anon_out_1_arid    (_axi4xbar_1_auto_anon_out_1_arid),
+    .auto_anon_out_1_araddr  (_axi4xbar_1_auto_anon_out_1_araddr),
+    .auto_anon_out_1_rready       (_axi4xbar_1_auto_anon_out_1_rready),
+    .auto_anon_out_1_rvalid       (_lmrom_auto_in_rvalid),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:43:25
+    .auto_anon_out_1_rid     (_lmrom_auto_in_rid),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:43:25
+    .auto_anon_out_1_rdata   (_lmrom_auto_in_rdata),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:43:25
+    .auto_anon_out_0_awready      (_axi4buf_auto_in_awready),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Buffer.scala:68:29
+    .auto_anon_out_0_awvalid      (_axi4xbar_1_auto_anon_out_0_awvalid),
+    .auto_anon_out_0_awid    (_axi4xbar_1_auto_anon_out_0_awid),
+    .auto_anon_out_0_awaddr  (_axi4xbar_1_auto_anon_out_0_awaddr),
+    .auto_anon_out_0_awsize  (_axi4xbar_1_auto_anon_out_0_awsize),
+    .auto_anon_out_0_awburst (_axi4xbar_1_auto_anon_out_0_awburst),
+    .auto_anon_out_0_wready       (_axi4buf_auto_in_wready),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Buffer.scala:68:29
+    .auto_anon_out_0_wvalid       (_axi4xbar_1_auto_anon_out_0_wvalid),
+    .auto_anon_out_0_wdata   (_axi4xbar_1_auto_anon_out_0_wdata),
+    .auto_anon_out_0_wstrb   (_axi4xbar_1_auto_anon_out_0_wstrb),
+    .auto_anon_out_0_wlast   (_axi4xbar_1_auto_anon_out_0_wlast),
+    .auto_anon_out_0_bready       (_axi4xbar_1_auto_anon_out_0_bready),
+    .auto_anon_out_0_bvalid       (_axi4buf_auto_in_bvalid),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Buffer.scala:68:29
+    .auto_anon_out_0_bid     (_axi4buf_auto_in_bid),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Buffer.scala:68:29
+    .auto_anon_out_0_bresp   (_axi4buf_auto_in_bresp),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Buffer.scala:68:29
+    .auto_anon_out_0_arready      (_axi4buf_auto_in_arready),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Buffer.scala:68:29
+    .auto_anon_out_0_arvalid      (_axi4xbar_1_auto_anon_out_0_arvalid),
+    .auto_anon_out_0_arid    (_axi4xbar_1_auto_anon_out_0_arid),
+    .auto_anon_out_0_araddr  (_axi4xbar_1_auto_anon_out_0_araddr),
+    .auto_anon_out_0_arsize  (_axi4xbar_1_auto_anon_out_0_arsize),
+    .auto_anon_out_0_arburst (_axi4xbar_1_auto_anon_out_0_arburst),
+    .auto_anon_out_0_rready       (_axi4xbar_1_auto_anon_out_0_rready),
+    .auto_anon_out_0_rvalid       (_axi4buf_auto_in_rvalid),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Buffer.scala:68:29
+    .auto_anon_out_0_rid     (_axi4buf_auto_in_rid),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Buffer.scala:68:29
+    .auto_anon_out_0_rdata   (_axi4buf_auto_in_rdata),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Buffer.scala:68:29
+    .auto_anon_out_0_rresp   (_axi4buf_auto_in_rresp),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Buffer.scala:68:29
+    .auto_anon_out_0_rlast   (_axi4buf_auto_in_rlast)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Buffer.scala:68:29
+  );	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+  APBFanout apbxbar (	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:29:27
+    .auto_anon_in_psel       (_apbdelay_delayer_out_psel),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/APBDelayer.scala:34:27
+    .auto_anon_in_penable    (_apbdelay_delayer_out_penable),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/APBDelayer.scala:34:27
+    .auto_anon_in_pwrite     (_apbdelay_delayer_out_pwrite),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/APBDelayer.scala:34:27
+    .auto_anon_in_paddr      (_apbdelay_delayer_out_paddr),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/APBDelayer.scala:34:27
+    .auto_anon_in_pprot      (_apbdelay_delayer_out_pprot),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/APBDelayer.scala:34:27
+    .auto_anon_in_pwdata     (_apbdelay_delayer_out_pwdata),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/APBDelayer.scala:34:27
+    .auto_anon_in_pstrb      (_apbdelay_delayer_out_pstrb),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/APBDelayer.scala:34:27
+    .auto_anon_in_pready     (_apbxbar_auto_anon_in_pready),
+    .auto_anon_in_pslverr    (_apbxbar_auto_anon_in_pslverr),
+    .auto_anon_in_prdata     (_apbxbar_auto_anon_in_prdata),
+    .auto_anon_out_5_psel    (_apbxbar_auto_anon_out_5_psel),
+    .auto_anon_out_5_penable (_apbxbar_auto_anon_out_5_penable),
+    .auto_anon_out_5_pwrite  (_apbxbar_auto_anon_out_5_pwrite),
+    .auto_anon_out_5_paddr   (_apbxbar_auto_anon_out_5_paddr),
+    .auto_anon_out_5_pprot   (_apbxbar_auto_anon_out_5_pprot),
+    .auto_anon_out_5_pwdata  (_apbxbar_auto_anon_out_5_pwdata),
+    .auto_anon_out_5_pstrb   (_apbxbar_auto_anon_out_5_pstrb),
+    .auto_anon_out_5_pready  (_lvga_auto_in_pready),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:37:24
+    .auto_anon_out_5_pslverr (_lvga_auto_in_pslverr),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:37:24
+    .auto_anon_out_5_prdata  (_lvga_auto_in_prdata),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:37:24
+    .auto_anon_out_4_psel    (_apbxbar_auto_anon_out_4_psel),
+    .auto_anon_out_4_penable (_apbxbar_auto_anon_out_4_penable),
+    .auto_anon_out_4_pwrite  (_apbxbar_auto_anon_out_4_pwrite),
+    .auto_anon_out_4_paddr   (_apbxbar_auto_anon_out_4_paddr),
+    .auto_anon_out_4_pprot   (_apbxbar_auto_anon_out_4_pprot),
+    .auto_anon_out_4_pwdata  (_apbxbar_auto_anon_out_4_pwdata),
+    .auto_anon_out_4_pstrb   (_apbxbar_auto_anon_out_4_pstrb),
+    .auto_anon_out_4_pready  (_lkeyboard_auto_in_pready),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:36:29
+    .auto_anon_out_4_pslverr (_lkeyboard_auto_in_pslverr),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:36:29
+    .auto_anon_out_4_prdata  (_lkeyboard_auto_in_prdata),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:36:29
+    .auto_anon_out_3_psel    (_apbxbar_auto_anon_out_3_psel),
+    .auto_anon_out_3_penable (_apbxbar_auto_anon_out_3_penable),
+    .auto_anon_out_3_pwrite  (_apbxbar_auto_anon_out_3_pwrite),
+    .auto_anon_out_3_paddr   (_apbxbar_auto_anon_out_3_paddr),
+    .auto_anon_out_3_pprot   (_apbxbar_auto_anon_out_3_pprot),
+    .auto_anon_out_3_pwdata  (_apbxbar_auto_anon_out_3_pwdata),
+    .auto_anon_out_3_pstrb   (_apbxbar_auto_anon_out_3_pstrb),
+    .auto_anon_out_3_pready  (_lgpio_auto_in_pready),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:35:25
+    .auto_anon_out_3_pslverr (_lgpio_auto_in_pslverr),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:35:25
+    .auto_anon_out_3_prdata  (_lgpio_auto_in_prdata),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:35:25
+    .auto_anon_out_2_psel    (_apbxbar_auto_anon_out_2_psel),
+    .auto_anon_out_2_penable (_apbxbar_auto_anon_out_2_penable),
+    .auto_anon_out_2_pwrite  (_apbxbar_auto_anon_out_2_pwrite),
+    .auto_anon_out_2_paddr   (_apbxbar_auto_anon_out_2_paddr),
+    .auto_anon_out_2_pprot   (_apbxbar_auto_anon_out_2_pprot),
+    .auto_anon_out_2_pwdata  (_apbxbar_auto_anon_out_2_pwdata),
+    .auto_anon_out_2_pstrb   (_apbxbar_auto_anon_out_2_pstrb),
+    .auto_anon_out_2_pready  (_lpsram_auto_in_pready),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:42:26
+    .auto_anon_out_2_pslverr (_lpsram_auto_in_pslverr),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:42:26
+    .auto_anon_out_2_prdata  (_lpsram_auto_in_prdata),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:42:26
+    .auto_anon_out_1_psel    (_apbxbar_auto_anon_out_1_psel),
+    .auto_anon_out_1_penable (_apbxbar_auto_anon_out_1_penable),
+    .auto_anon_out_1_pwrite  (_apbxbar_auto_anon_out_1_pwrite),
+    .auto_anon_out_1_paddr   (_apbxbar_auto_anon_out_1_paddr),
+    .auto_anon_out_1_pprot   (_apbxbar_auto_anon_out_1_pprot),
+    .auto_anon_out_1_pwdata  (_apbxbar_auto_anon_out_1_pwdata),
+    .auto_anon_out_1_pstrb   (_apbxbar_auto_anon_out_1_pstrb),
+    .auto_anon_out_1_pready  (_luart_auto_in_pready),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:34:25
+    .auto_anon_out_1_pslverr (_luart_auto_in_pslverr),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:34:25
+    .auto_anon_out_1_prdata  (_luart_auto_in_prdata),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:34:25
+    .auto_anon_out_0_psel    (_apbxbar_auto_anon_out_0_psel),
+    .auto_anon_out_0_penable (_apbxbar_auto_anon_out_0_penable),
+    .auto_anon_out_0_pwrite  (_apbxbar_auto_anon_out_0_pwrite),
+    .auto_anon_out_0_paddr   (_apbxbar_auto_anon_out_0_paddr),
+    .auto_anon_out_0_pprot   (_apbxbar_auto_anon_out_0_pprot),
+    .auto_anon_out_0_pwdata  (_apbxbar_auto_anon_out_0_pwdata),
+    .auto_anon_out_0_pstrb   (_apbxbar_auto_anon_out_0_pstrb),
+    .auto_anon_out_0_pready  (_lspi_auto_in_pready),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:38:25
+    .auto_anon_out_0_pslverr (_lspi_auto_in_pslverr),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:38:25
+    .auto_anon_out_0_prdata  (_lspi_auto_in_prdata)	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:38:25
+  );	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:29:27
+  CPU cpu (	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:30:23
+    .clock                         (clock),
+    .reset                         (_cpu_reset_chain_io_q | reset),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/util/ShiftReg.scala:45:23, home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:62:64
+    .auto_master_out_awready      (_axi4xbar_auto_anon_in_awready),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+    .auto_master_out_awvalid      (_cpu_auto_master_out_awvalid),
+    .auto_master_out_awid    (_cpu_auto_master_out_awid),
+    .auto_master_out_awaddr  (_cpu_auto_master_out_awaddr),
+    .auto_master_out_awlen   (_cpu_auto_master_out_awlen),
+    .auto_master_out_awsize  (_cpu_auto_master_out_awsize),
+    .auto_master_out_awburst (_cpu_auto_master_out_awburst),
+    .auto_master_out_wready       (_axi4xbar_auto_anon_in_wready),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+    .auto_master_out_wvalid       (_cpu_auto_master_out_wvalid),
+    .auto_master_out_wdata   (_cpu_auto_master_out_wdata),
+    .auto_master_out_wstrb   (_cpu_auto_master_out_wstrb),
+    .auto_master_out_wlast   (_cpu_auto_master_out_wlast),
+    .auto_master_out_bready       (_cpu_auto_master_out_bready),
+    .auto_master_out_bvalid       (_axi4xbar_auto_anon_in_bvalid),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+    .auto_master_out_bid     (_axi4xbar_auto_anon_in_bid),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+    .auto_master_out_bresp   (_axi4xbar_auto_anon_in_bresp),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+    .auto_master_out_arready      (_axi4xbar_auto_anon_in_arready),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+    .auto_master_out_arvalid      (_cpu_auto_master_out_arvalid),
+    .auto_master_out_arid    (_cpu_auto_master_out_arid),
+    .auto_master_out_araddr  (_cpu_auto_master_out_araddr),
+    .auto_master_out_arlen   (_cpu_auto_master_out_arlen),
+    .auto_master_out_arsize  (_cpu_auto_master_out_arsize),
+    .auto_master_out_arburst (_cpu_auto_master_out_arburst),
+    .auto_master_out_rready       (_cpu_auto_master_out_rready),
+    .auto_master_out_rvalid       (_axi4xbar_auto_anon_in_rvalid),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+    .auto_master_out_rid     (_axi4xbar_auto_anon_in_rid),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+    .auto_master_out_rdata   (_axi4xbar_auto_anon_in_rdata),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+    .auto_master_out_rresp   (_axi4xbar_auto_anon_in_rresp),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+    .auto_master_out_rlast   (_axi4xbar_auto_anon_in_rlast)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+  );	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:30:23
+  APBUart16550 luart (	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:34:25
+    .clock           (clock),
+    .reset           (reset),
+    .auto_in_psel    (_apbxbar_auto_anon_out_1_psel),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:29:27
+    .auto_in_penable (_apbxbar_auto_anon_out_1_penable),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:29:27
+    .auto_in_pwrite  (_apbxbar_auto_anon_out_1_pwrite),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:29:27
+    .auto_in_paddr   (_apbxbar_auto_anon_out_1_paddr),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:29:27
+    .auto_in_pprot   (_apbxbar_auto_anon_out_1_pprot),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:29:27
+    .auto_in_pwdata  (_apbxbar_auto_anon_out_1_pwdata),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:29:27
+    .auto_in_pstrb   (_apbxbar_auto_anon_out_1_pstrb),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:29:27
+    .auto_in_pready  (_luart_auto_in_pready),
+    .auto_in_pslverr (_luart_auto_in_pslverr),
+    .auto_in_prdata  (_luart_auto_in_prdata),
+    .uart_rx         (uart_rx),
+    .uart_tx         (uart_tx)
+  );	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:34:25
+  APBGPIO lgpio (	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:35:25
+    .clock             (clock),
+    .reset             (reset),
+    .auto_in_psel      (_apbxbar_auto_anon_out_3_psel),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:29:27
+    .auto_in_penable   (_apbxbar_auto_anon_out_3_penable),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:29:27
+    .auto_in_pwrite    (_apbxbar_auto_anon_out_3_pwrite),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:29:27
+    .auto_in_paddr     (_apbxbar_auto_anon_out_3_paddr),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:29:27
+    .auto_in_pprot     (_apbxbar_auto_anon_out_3_pprot),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:29:27
+    .auto_in_pwdata    (_apbxbar_auto_anon_out_3_pwdata),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:29:27
+    .auto_in_pstrb     (_apbxbar_auto_anon_out_3_pstrb),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:29:27
+    .auto_in_pready    (_lgpio_auto_in_pready),
+    .auto_in_pslverr   (_lgpio_auto_in_pslverr),
+    .auto_in_prdata    (_lgpio_auto_in_prdata),
+    .gpio_bundle_out   (gpio_out),
+    .gpio_bundle_in    (gpio_in),
+    .gpio_bundle_seg_0 (gpio_seg_0),
+    .gpio_bundle_seg_1 (gpio_seg_1),
+    .gpio_bundle_seg_2 (gpio_seg_2),
+    .gpio_bundle_seg_3 (gpio_seg_3),
+    .gpio_bundle_seg_4 (gpio_seg_4),
+    .gpio_bundle_seg_5 (gpio_seg_5),
+    .gpio_bundle_seg_6 (gpio_seg_6),
+    .gpio_bundle_seg_7 (gpio_seg_7)
+  );	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:35:25
+  APBKeyboard lkeyboard (	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:36:29
+    .clock           (clock),
+    .reset           (reset),
+    .auto_in_psel    (_apbxbar_auto_anon_out_4_psel),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:29:27
+    .auto_in_penable (_apbxbar_auto_anon_out_4_penable),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:29:27
+    .auto_in_pwrite  (_apbxbar_auto_anon_out_4_pwrite),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:29:27
+    .auto_in_paddr   (_apbxbar_auto_anon_out_4_paddr),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:29:27
+    .auto_in_pprot   (_apbxbar_auto_anon_out_4_pprot),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:29:27
+    .auto_in_pwdata  (_apbxbar_auto_anon_out_4_pwdata),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:29:27
+    .auto_in_pstrb   (_apbxbar_auto_anon_out_4_pstrb),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:29:27
+    .auto_in_pready  (_lkeyboard_auto_in_pready),
+    .auto_in_pslverr (_lkeyboard_auto_in_pslverr),
+    .auto_in_prdata  (_lkeyboard_auto_in_prdata),
+    .ps2_bundle_clk  (ps2_clk),
+    .ps2_bundle_data (ps2_data)
+  );	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:36:29
+  APBVGA lvga (	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:37:24
+    .clock            (clock),
+    .reset            (reset),
+    .auto_in_psel     (_apbxbar_auto_anon_out_5_psel),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:29:27
+    .auto_in_penable  (_apbxbar_auto_anon_out_5_penable),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:29:27
+    .auto_in_pwrite   (_apbxbar_auto_anon_out_5_pwrite),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:29:27
+    .auto_in_paddr    (_apbxbar_auto_anon_out_5_paddr),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:29:27
+    .auto_in_pprot    (_apbxbar_auto_anon_out_5_pprot),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:29:27
+    .auto_in_pwdata   (_apbxbar_auto_anon_out_5_pwdata),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:29:27
+    .auto_in_pstrb    (_apbxbar_auto_anon_out_5_pstrb),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:29:27
+    .auto_in_pready   (_lvga_auto_in_pready),
+    .auto_in_pslverr  (_lvga_auto_in_pslverr),
+    .auto_in_prdata   (_lvga_auto_in_prdata),
+    .vga_bundle_r     (vga_r),
+    .vga_bundle_g     (vga_g),
+    .vga_bundle_b     (vga_b),
+    .vga_bundle_hsync (vga_hsync),
+    .vga_bundle_vsync (vga_vsync),
+    .vga_bundle_valid (vga_valid)
+  );	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:37:24
+  APBSPI lspi (	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:38:25
+    .clock           (clock),
+    .reset           (reset),
+    .auto_in_psel    (_apbxbar_auto_anon_out_0_psel),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:29:27
+    .auto_in_penable (_apbxbar_auto_anon_out_0_penable),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:29:27
+    .auto_in_pwrite  (_apbxbar_auto_anon_out_0_pwrite),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:29:27
+    .auto_in_paddr   (_apbxbar_auto_anon_out_0_paddr),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:29:27
+    .auto_in_pprot   (_apbxbar_auto_anon_out_0_pprot),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:29:27
+    .auto_in_pwdata  (_apbxbar_auto_anon_out_0_pwdata),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:29:27
+    .auto_in_pstrb   (_apbxbar_auto_anon_out_0_pstrb),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:29:27
+    .auto_in_pready  (_lspi_auto_in_pready),
+    .auto_in_pslverr (_lspi_auto_in_pslverr),
+    .auto_in_prdata  (_lspi_auto_in_prdata),
+    .spi_bundle_sck  (spi_sck),
+    .spi_bundle_ss   (spi_ss),
+    .spi_bundle_mosi (spi_mosi),
+    .spi_bundle_miso (spi_miso)
+  );	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:38:25
+  APBPSRAM lpsram (	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:42:26
+    .clock            (clock),
+    .reset            (reset),
+    .auto_in_psel     (_apbxbar_auto_anon_out_2_psel),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:29:27
+    .auto_in_penable  (_apbxbar_auto_anon_out_2_penable),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:29:27
+    .auto_in_pwrite   (_apbxbar_auto_anon_out_2_pwrite),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:29:27
+    .auto_in_paddr    (_apbxbar_auto_anon_out_2_paddr),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:29:27
+    .auto_in_pprot    (_apbxbar_auto_anon_out_2_pprot),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:29:27
+    .auto_in_pwdata   (_apbxbar_auto_anon_out_2_pwdata),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:29:27
+    .auto_in_pstrb    (_apbxbar_auto_anon_out_2_pstrb),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:29:27
+    .auto_in_pready   (_lpsram_auto_in_pready),
+    .auto_in_pslverr  (_lpsram_auto_in_pslverr),
+    .auto_in_prdata   (_lpsram_auto_in_prdata),
+    .qspi_bundle_sck  (psram_sck),
+    .qspi_bundle_ce_n (psram_ce_n),
+    .qspi_bundle_dio  (psram_dio)
+  );	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:42:26
+  AXI4MROM lmrom (	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:43:25
+    .clock                (clock),
+    .reset                (reset),
+    .auto_in_awvalid     (_axi4xbar_1_auto_anon_out_1_awvalid),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+    .auto_in_wvalid      (_axi4xbar_1_auto_anon_out_1_wvalid),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+    .auto_in_arready     (_lmrom_auto_in_arready),
+    .auto_in_arvalid     (_axi4xbar_1_auto_anon_out_1_arvalid),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+    .auto_in_arid   (_axi4xbar_1_auto_anon_out_1_arid),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+    .auto_in_araddr (_axi4xbar_1_auto_anon_out_1_araddr),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+    .auto_in_rready      (_axi4xbar_1_auto_anon_out_1_rready),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+    .auto_in_rvalid      (_lmrom_auto_in_rvalid),
+    .auto_in_rid    (_lmrom_auto_in_rid),
+    .auto_in_rdata  (_lmrom_auto_in_rdata)
+  );	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:43:25
+  AXI4RAM axi4ram (	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/SRAM.scala:144:29
+    .clock                (clock),
+    .reset                (reset),
+    .auto_in_awready     (_axi4ram_auto_in_awready),
+    .auto_in_awvalid     (_axi4xbar_1_auto_anon_out_2_awvalid),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+    .auto_in_awid   (_axi4xbar_1_auto_anon_out_2_awid),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+    .auto_in_awaddr (_axi4xbar_1_auto_anon_out_2_awaddr),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+    .auto_in_wready      (_axi4ram_auto_in_wready),
+    .auto_in_wvalid      (_axi4xbar_1_auto_anon_out_2_wvalid),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+    .auto_in_wdata  (_axi4xbar_1_auto_anon_out_2_wdata),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+    .auto_in_wstrb  (_axi4xbar_1_auto_anon_out_2_wstrb),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+    .auto_in_bready      (_axi4xbar_1_auto_anon_out_2_bready),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+    .auto_in_bvalid      (_axi4ram_auto_in_bvalid),
+    .auto_in_bid    (_axi4ram_auto_in_bid),
+    .auto_in_bresp  (_axi4ram_auto_in_bresp),
+    .auto_in_arready     (_axi4ram_auto_in_arready),
+    .auto_in_arvalid     (_axi4xbar_1_auto_anon_out_2_arvalid),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+    .auto_in_arid   (_axi4xbar_1_auto_anon_out_2_arid),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+    .auto_in_araddr (_axi4xbar_1_auto_anon_out_2_araddr),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+    .auto_in_rready      (_axi4xbar_1_auto_anon_out_2_rready),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+    .auto_in_rvalid      (_axi4ram_auto_in_rvalid),
+    .auto_in_rid    (_axi4ram_auto_in_rid),
+    .auto_in_rdata  (_axi4ram_auto_in_rdata),
+    .auto_in_rresp  (_axi4ram_auto_in_rresp)
+  );	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/SRAM.scala:144:29
+  AXI4SDRAM lsdram_axi (	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:48:60
+    .clock                 (clock),
+    .reset                 (reset),
+    .auto_in_awready      (_lsdram_axi_auto_in_awready),
+    .auto_in_awvalid      (_axi4delay_delayer_out_awvalid),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4Delayer.scala:34:27
+    .auto_in_awid    (_axi4delay_delayer_out_awid),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4Delayer.scala:34:27
+    .auto_in_awaddr  (_axi4delay_delayer_out_awaddr),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4Delayer.scala:34:27
+    .auto_in_awlen   (_axi4delay_delayer_out_awlen),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4Delayer.scala:34:27
+    .auto_in_awsize  (_axi4delay_delayer_out_awsize),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4Delayer.scala:34:27
+    .auto_in_awburst (_axi4delay_delayer_out_awburst),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4Delayer.scala:34:27
+    .auto_in_wready       (_lsdram_axi_auto_in_wready),
+    .auto_in_wvalid       (_axi4delay_delayer_out_wvalid),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4Delayer.scala:34:27
+    .auto_in_wdata   (_axi4delay_delayer_out_wdata),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4Delayer.scala:34:27
+    .auto_in_wstrb   (_axi4delay_delayer_out_wstrb),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4Delayer.scala:34:27
+    .auto_in_wlast   (_axi4delay_delayer_out_wlast),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4Delayer.scala:34:27
+    .auto_in_bready       (_axi4delay_delayer_out_bready),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4Delayer.scala:34:27
+    .auto_in_bvalid       (_lsdram_axi_auto_in_bvalid),
+    .auto_in_bid     (_lsdram_axi_auto_in_bid),
+    .auto_in_bresp   (_lsdram_axi_auto_in_bresp),
+    .auto_in_arready      (_lsdram_axi_auto_in_arready),
+    .auto_in_arvalid      (_axi4delay_delayer_out_arvalid),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4Delayer.scala:34:27
+    .auto_in_arid    (_axi4delay_delayer_out_arid),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4Delayer.scala:34:27
+    .auto_in_araddr  (_axi4delay_delayer_out_araddr),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4Delayer.scala:34:27
+    .auto_in_arlen   (_axi4delay_delayer_out_arlen),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4Delayer.scala:34:27
+    .auto_in_arsize  (_axi4delay_delayer_out_arsize),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4Delayer.scala:34:27
+    .auto_in_arburst (_axi4delay_delayer_out_arburst),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4Delayer.scala:34:27
+    .auto_in_rready       (_axi4delay_delayer_out_rready),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4Delayer.scala:34:27
+    .auto_in_rvalid       (_lsdram_axi_auto_in_rvalid),
+    .auto_in_rid     (_lsdram_axi_auto_in_rid),
+    .auto_in_rdata   (_lsdram_axi_auto_in_rdata),
+    .auto_in_rresp   (_lsdram_axi_auto_in_rresp),
+    .auto_in_rlast   (_lsdram_axi_auto_in_rlast),
+    .sdram_bundle_clk      (sdram_clk),
+    .sdram_bundle_cke      (sdram_cke),
+    .sdram_bundle_cs       (sdram_cs),
+    .sdram_bundle_ras      (sdram_ras),
+    .sdram_bundle_cas      (sdram_cas),
+    .sdram_bundle_we       (sdram_we),
+    .sdram_bundle_a        (sdram_a),
+    .sdram_bundle_ba       (sdram_ba),
+    .sdram_bundle_dqm      (sdram_dqm),
+    .sdram_bundle_dq       (sdram_dq)
+  );	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:48:60
+  apb_delayer apbdelay_delayer (	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/APBDelayer.scala:34:27
+    .clock       (clock),
+    .reset       (reset),
+    .in_psel     (_axi42apb_auto_out_psel),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4ToAPB.scala:103:30
+    .in_penable  (_axi42apb_auto_out_penable),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4ToAPB.scala:103:30
+    .in_pwrite   (_axi42apb_auto_out_pwrite),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4ToAPB.scala:103:30
+    .in_paddr    (_axi42apb_auto_out_paddr),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4ToAPB.scala:103:30
+    .in_pprot    (3'h1),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/APBDelayer.scala:34:27, home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4ToAPB.scala:103:30
+    .in_pwdata   (_axi42apb_auto_out_pwdata),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4ToAPB.scala:103:30
+    .in_pstrb    (_axi42apb_auto_out_pstrb),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4ToAPB.scala:103:30
+    .in_pready   (_apbdelay_delayer_in_pready),
+    .in_pslverr  (_apbdelay_delayer_in_pslverr),
+    .in_prdata   (_apbdelay_delayer_in_prdata),
+    .out_psel    (_apbdelay_delayer_out_psel),
+    .out_penable (_apbdelay_delayer_out_penable),
+    .out_pwrite  (_apbdelay_delayer_out_pwrite),
+    .out_paddr   (_apbdelay_delayer_out_paddr),
+    .out_pprot   (_apbdelay_delayer_out_pprot),
+    .out_pwdata  (_apbdelay_delayer_out_pwdata),
+    .out_pstrb   (_apbdelay_delayer_out_pstrb),
+    .out_pready  (_apbxbar_auto_anon_in_pready),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:29:27
+    .out_pslverr (_apbxbar_auto_anon_in_pslverr),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:29:27
+    .out_prdata  (_apbxbar_auto_anon_in_prdata)	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:29:27
+  );	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/APBDelayer.scala:34:27
+  AXI4ToAPB axi42apb (	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4ToAPB.scala:103:30
+    .clock                (clock),
+    .reset                (reset),
+    .auto_in_awready     (_axi42apb_auto_in_awready),
+    .auto_in_awvalid     (_axi4buf_auto_out_awvalid),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Buffer.scala:68:29
+    .auto_in_awid   (_axi4buf_auto_out_awid),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Buffer.scala:68:29
+    .auto_in_awaddr (_axi4buf_auto_out_awaddr),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Buffer.scala:68:29
+    .auto_in_awlen  (_axi4buf_auto_out_awlen),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Buffer.scala:68:29
+    .auto_in_awsize (_axi4buf_auto_out_awsize),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Buffer.scala:68:29
+    .auto_in_wready      (_axi42apb_auto_in_wready),
+    .auto_in_wvalid      (_axi4buf_auto_out_wvalid),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Buffer.scala:68:29
+    .auto_in_wdata  (_axi4buf_auto_out_wdata),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Buffer.scala:68:29
+    .auto_in_wstrb  (_axi4buf_auto_out_wstrb),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Buffer.scala:68:29
+    .auto_in_bready      (_axi4buf_auto_out_bready),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Buffer.scala:68:29
+    .auto_in_bvalid      (_axi42apb_auto_in_bvalid),
+    .auto_in_bid    (_axi42apb_auto_in_bid),
+    .auto_in_bresp  (_axi42apb_auto_in_bresp),
+    .auto_in_arready     (_axi42apb_auto_in_arready),
+    .auto_in_arvalid     (_axi4buf_auto_out_arvalid),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Buffer.scala:68:29
+    .auto_in_arid   (_axi4buf_auto_out_arid),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Buffer.scala:68:29
+    .auto_in_araddr (_axi4buf_auto_out_araddr),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Buffer.scala:68:29
+    .auto_in_arlen  (_axi4buf_auto_out_arlen),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Buffer.scala:68:29
+    .auto_in_arsize (_axi4buf_auto_out_arsize),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Buffer.scala:68:29
+    .auto_in_rready      (_axi4buf_auto_out_rready),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Buffer.scala:68:29
+    .auto_in_rvalid      (_axi42apb_auto_in_rvalid),
+    .auto_in_rid    (_axi42apb_auto_in_rid),
+    .auto_in_rdata  (_axi42apb_auto_in_rdata),
+    .auto_in_rresp  (_axi42apb_auto_in_rresp),
+    .auto_out_psel        (_axi42apb_auto_out_psel),
+    .auto_out_penable     (_axi42apb_auto_out_penable),
+    .auto_out_pwrite      (_axi42apb_auto_out_pwrite),
+    .auto_out_paddr       (_axi42apb_auto_out_paddr),
+    .auto_out_pwdata      (_axi42apb_auto_out_pwdata),
+    .auto_out_pstrb       (_axi42apb_auto_out_pstrb),
+    .auto_out_pready      (_apbdelay_delayer_in_pready),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/APBDelayer.scala:34:27
+    .auto_out_pslverr     (_apbdelay_delayer_in_pslverr),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/APBDelayer.scala:34:27
+    .auto_out_prdata      (_apbdelay_delayer_in_prdata)	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/APBDelayer.scala:34:27
+  );	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4ToAPB.scala:103:30
+  AXI4Buffer axi4buf (	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Buffer.scala:68:29
+    .clock                 (clock),
+    .reset                 (reset),
+    .auto_in_awready      (_axi4buf_auto_in_awready),
+    .auto_in_awvalid      (_axi4xbar_1_auto_anon_out_0_awvalid),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+    .auto_in_awid    (_axi4xbar_1_auto_anon_out_0_awid),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+    .auto_in_awaddr  (_axi4xbar_1_auto_anon_out_0_awaddr),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+    .auto_in_awsize  (_axi4xbar_1_auto_anon_out_0_awsize),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+    .auto_in_awburst (_axi4xbar_1_auto_anon_out_0_awburst),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+    .auto_in_wready       (_axi4buf_auto_in_wready),
+    .auto_in_wvalid       (_axi4xbar_1_auto_anon_out_0_wvalid),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+    .auto_in_wdata   (_axi4xbar_1_auto_anon_out_0_wdata),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+    .auto_in_wstrb   (_axi4xbar_1_auto_anon_out_0_wstrb),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+    .auto_in_wlast   (_axi4xbar_1_auto_anon_out_0_wlast),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+    .auto_in_bready       (_axi4xbar_1_auto_anon_out_0_bready),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+    .auto_in_bvalid       (_axi4buf_auto_in_bvalid),
+    .auto_in_bid     (_axi4buf_auto_in_bid),
+    .auto_in_bresp   (_axi4buf_auto_in_bresp),
+    .auto_in_arready      (_axi4buf_auto_in_arready),
+    .auto_in_arvalid      (_axi4xbar_1_auto_anon_out_0_arvalid),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+    .auto_in_arid    (_axi4xbar_1_auto_anon_out_0_arid),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+    .auto_in_araddr  (_axi4xbar_1_auto_anon_out_0_araddr),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+    .auto_in_arsize  (_axi4xbar_1_auto_anon_out_0_arsize),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+    .auto_in_arburst (_axi4xbar_1_auto_anon_out_0_arburst),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+    .auto_in_rready       (_axi4xbar_1_auto_anon_out_0_rready),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+    .auto_in_rvalid       (_axi4buf_auto_in_rvalid),
+    .auto_in_rid     (_axi4buf_auto_in_rid),
+    .auto_in_rdata   (_axi4buf_auto_in_rdata),
+    .auto_in_rresp   (_axi4buf_auto_in_rresp),
+    .auto_in_rlast   (_axi4buf_auto_in_rlast),
+    .auto_out_awready     (_axi42apb_auto_in_awready),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4ToAPB.scala:103:30
+    .auto_out_awvalid     (_axi4buf_auto_out_awvalid),
+    .auto_out_awid   (_axi4buf_auto_out_awid),
+    .auto_out_awaddr (_axi4buf_auto_out_awaddr),
+    .auto_out_awlen  (_axi4buf_auto_out_awlen),
+    .auto_out_awsize (_axi4buf_auto_out_awsize),
+    .auto_out_wready      (_axi42apb_auto_in_wready),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4ToAPB.scala:103:30
+    .auto_out_wvalid      (_axi4buf_auto_out_wvalid),
+    .auto_out_wdata  (_axi4buf_auto_out_wdata),
+    .auto_out_wstrb  (_axi4buf_auto_out_wstrb),
+    .auto_out_bready      (_axi4buf_auto_out_bready),
+    .auto_out_bvalid      (_axi42apb_auto_in_bvalid),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4ToAPB.scala:103:30
+    .auto_out_bid    (_axi42apb_auto_in_bid),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4ToAPB.scala:103:30
+    .auto_out_bresp  (_axi42apb_auto_in_bresp),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4ToAPB.scala:103:30
+    .auto_out_arready     (_axi42apb_auto_in_arready),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4ToAPB.scala:103:30
+    .auto_out_arvalid     (_axi4buf_auto_out_arvalid),
+    .auto_out_arid   (_axi4buf_auto_out_arid),
+    .auto_out_araddr (_axi4buf_auto_out_araddr),
+    .auto_out_arlen  (_axi4buf_auto_out_arlen),
+    .auto_out_arsize (_axi4buf_auto_out_arsize),
+    .auto_out_rready      (_axi4buf_auto_out_rready),
+    .auto_out_rvalid      (_axi42apb_auto_in_rvalid),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4ToAPB.scala:103:30
+    .auto_out_rid    (_axi42apb_auto_in_rid),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4ToAPB.scala:103:30
+    .auto_out_rdata  (_axi42apb_auto_in_rdata),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4ToAPB.scala:103:30
+    .auto_out_rresp  (_axi42apb_auto_in_rresp)	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4ToAPB.scala:103:30
+  );	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Buffer.scala:68:29
+  AXI4UserYanker axi4yank (	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30
+    .clock                          (clock),
+    .reset                          (reset),
+    .auto_in_awready               (_axi4yank_auto_in_awready),
+    .auto_in_awvalid               (_axi4frag_auto_out_awvalid),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30
+    .auto_in_awid             (_axi4frag_auto_out_awid),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30
+    .auto_in_awaddr           (_axi4frag_auto_out_awaddr),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30
+    .auto_in_awsize           (_axi4frag_auto_out_awsize),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30
+    .auto_in_awburst          (_axi4frag_auto_out_awburst),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30
+    .auto_in_awecho_real_last (_axi4frag_auto_out_awecho_real_last),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30
+    .auto_in_wready                (_axi4yank_auto_in_wready),
+    .auto_in_wvalid                (_axi4frag_auto_out_wvalid),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30
+    .auto_in_wdata            (_axi4frag_auto_out_wdata),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30
+    .auto_in_wstrb            (_axi4frag_auto_out_wstrb),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30
+    .auto_in_wlast            (_axi4frag_auto_out_wlast),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30
+    .auto_in_bready                (_axi4frag_auto_out_bready),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30
+    .auto_in_bvalid                (_axi4yank_auto_in_bvalid),
+    .auto_in_bid              (_axi4yank_auto_in_bid),
+    .auto_in_bresp            (_axi4yank_auto_in_bresp),
+    .auto_in_becho_real_last  (_axi4yank_auto_in_becho_real_last),
+    .auto_in_arready               (_axi4yank_auto_in_arready),
+    .auto_in_arvalid               (_axi4frag_auto_out_arvalid),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30
+    .auto_in_arid             (_axi4frag_auto_out_arid),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30
+    .auto_in_araddr           (_axi4frag_auto_out_araddr),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30
+    .auto_in_arsize           (_axi4frag_auto_out_arsize),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30
+    .auto_in_arburst          (_axi4frag_auto_out_arburst),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30
+    .auto_in_arecho_real_last (_axi4frag_auto_out_arecho_real_last),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30
+    .auto_in_rready                (_axi4frag_auto_out_rready),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30
+    .auto_in_rvalid                (_axi4yank_auto_in_rvalid),
+    .auto_in_rid              (_axi4yank_auto_in_rid),
+    .auto_in_rdata            (_axi4yank_auto_in_rdata),
+    .auto_in_rresp            (_axi4yank_auto_in_rresp),
+    .auto_in_recho_real_last  (_axi4yank_auto_in_recho_real_last),
+    .auto_in_rlast            (_axi4yank_auto_in_rlast),
+    .auto_out_awready              (_axi4xbar_1_auto_anon_in_awready),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+    .auto_out_awvalid              (_axi4yank_auto_out_awvalid),
+    .auto_out_awid            (_axi4yank_auto_out_awid),
+    .auto_out_awaddr          (_axi4yank_auto_out_awaddr),
+    .auto_out_awsize          (_axi4yank_auto_out_awsize),
+    .auto_out_awburst         (_axi4yank_auto_out_awburst),
+    .auto_out_wready               (_axi4xbar_1_auto_anon_in_wready),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+    .auto_out_wvalid               (_axi4yank_auto_out_wvalid),
+    .auto_out_wdata           (_axi4yank_auto_out_wdata),
+    .auto_out_wstrb           (_axi4yank_auto_out_wstrb),
+    .auto_out_wlast           (_axi4yank_auto_out_wlast),
+    .auto_out_bready               (_axi4yank_auto_out_bready),
+    .auto_out_bvalid               (_axi4xbar_1_auto_anon_in_bvalid),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+    .auto_out_bid             (_axi4xbar_1_auto_anon_in_bid),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+    .auto_out_bresp           (_axi4xbar_1_auto_anon_in_bresp),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+    .auto_out_arready              (_axi4xbar_1_auto_anon_in_arready),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+    .auto_out_arvalid              (_axi4yank_auto_out_arvalid),
+    .auto_out_arid            (_axi4yank_auto_out_arid),
+    .auto_out_araddr          (_axi4yank_auto_out_araddr),
+    .auto_out_arsize          (_axi4yank_auto_out_arsize),
+    .auto_out_arburst         (_axi4yank_auto_out_arburst),
+    .auto_out_rready               (_axi4yank_auto_out_rready),
+    .auto_out_rvalid               (_axi4xbar_1_auto_anon_in_rvalid),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+    .auto_out_rid             (_axi4xbar_1_auto_anon_in_rid),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+    .auto_out_rdata           (_axi4xbar_1_auto_anon_in_rdata),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+    .auto_out_rresp           (_axi4xbar_1_auto_anon_in_rresp),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+    .auto_out_rlast           (_axi4xbar_1_auto_anon_in_rlast)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+  );	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30
+  AXI4Fragmenter axi4frag (	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30
+    .clock                           (clock),
+    .reset                           (reset),
+    .auto_in_awready                (_axi4frag_auto_in_awready),
+    .auto_in_awvalid                (_axi4xbar_auto_anon_out_0_awvalid),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+    .auto_in_awid              (_axi4xbar_auto_anon_out_0_awid),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+    .auto_in_awaddr            (_axi4xbar_auto_anon_out_0_awaddr),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+    .auto_in_awlen             (_axi4xbar_auto_anon_out_0_awlen),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+    .auto_in_awsize            (_axi4xbar_auto_anon_out_0_awsize),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+    .auto_in_awburst           (_axi4xbar_auto_anon_out_0_awburst),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+    .auto_in_wready                 (_axi4frag_auto_in_wready),
+    .auto_in_wvalid                 (_axi4xbar_auto_anon_out_0_wvalid),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+    .auto_in_wdata             (_axi4xbar_auto_anon_out_0_wdata),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+    .auto_in_wstrb             (_axi4xbar_auto_anon_out_0_wstrb),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+    .auto_in_wlast             (_axi4xbar_auto_anon_out_0_wlast),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+    .auto_in_bready                 (_axi4xbar_auto_anon_out_0_bready),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+    .auto_in_bvalid                 (_axi4frag_auto_in_bvalid),
+    .auto_in_bid               (_axi4frag_auto_in_bid),
+    .auto_in_bresp             (_axi4frag_auto_in_bresp),
+    .auto_in_arready                (_axi4frag_auto_in_arready),
+    .auto_in_arvalid                (_axi4xbar_auto_anon_out_0_arvalid),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+    .auto_in_arid              (_axi4xbar_auto_anon_out_0_arid),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+    .auto_in_araddr            (_axi4xbar_auto_anon_out_0_araddr),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+    .auto_in_arlen             (_axi4xbar_auto_anon_out_0_arlen),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+    .auto_in_arsize            (_axi4xbar_auto_anon_out_0_arsize),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+    .auto_in_arburst           (_axi4xbar_auto_anon_out_0_arburst),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+    .auto_in_rready                 (_axi4xbar_auto_anon_out_0_rready),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+    .auto_in_rvalid                 (_axi4frag_auto_in_rvalid),
+    .auto_in_rid               (_axi4frag_auto_in_rid),
+    .auto_in_rdata             (_axi4frag_auto_in_rdata),
+    .auto_in_rresp             (_axi4frag_auto_in_rresp),
+    .auto_in_rlast             (_axi4frag_auto_in_rlast),
+    .auto_out_awready               (_axi4yank_auto_in_awready),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30
+    .auto_out_awvalid               (_axi4frag_auto_out_awvalid),
+    .auto_out_awid             (_axi4frag_auto_out_awid),
+    .auto_out_awaddr           (_axi4frag_auto_out_awaddr),
+    .auto_out_awsize           (_axi4frag_auto_out_awsize),
+    .auto_out_awburst          (_axi4frag_auto_out_awburst),
+    .auto_out_awecho_real_last (_axi4frag_auto_out_awecho_real_last),
+    .auto_out_wready                (_axi4yank_auto_in_wready),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30
+    .auto_out_wvalid                (_axi4frag_auto_out_wvalid),
+    .auto_out_wdata            (_axi4frag_auto_out_wdata),
+    .auto_out_wstrb            (_axi4frag_auto_out_wstrb),
+    .auto_out_wlast            (_axi4frag_auto_out_wlast),
+    .auto_out_bready                (_axi4frag_auto_out_bready),
+    .auto_out_bvalid                (_axi4yank_auto_in_bvalid),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30
+    .auto_out_bid              (_axi4yank_auto_in_bid),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30
+    .auto_out_bresp            (_axi4yank_auto_in_bresp),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30
+    .auto_out_becho_real_last  (_axi4yank_auto_in_becho_real_last),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30
+    .auto_out_arready               (_axi4yank_auto_in_arready),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30
+    .auto_out_arvalid               (_axi4frag_auto_out_arvalid),
+    .auto_out_arid             (_axi4frag_auto_out_arid),
+    .auto_out_araddr           (_axi4frag_auto_out_araddr),
+    .auto_out_arsize           (_axi4frag_auto_out_arsize),
+    .auto_out_arburst          (_axi4frag_auto_out_arburst),
+    .auto_out_arecho_real_last (_axi4frag_auto_out_arecho_real_last),
+    .auto_out_rready                (_axi4frag_auto_out_rready),
+    .auto_out_rvalid                (_axi4yank_auto_in_rvalid),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30
+    .auto_out_rid              (_axi4yank_auto_in_rid),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30
+    .auto_out_rdata            (_axi4yank_auto_in_rdata),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30
+    .auto_out_rresp            (_axi4yank_auto_in_rresp),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30
+    .auto_out_recho_real_last  (_axi4yank_auto_in_recho_real_last),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30
+    .auto_out_rlast            (_axi4yank_auto_in_rlast)	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30
+  );	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30
+  axi4_delayer axi4delay_delayer (	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4Delayer.scala:34:27
+    .clock             (clock),
+    .reset             (reset),
+    .in_awready       (_axi4delay_delayer_in_awready),
+    .in_awvalid       (_axi4xbar_auto_anon_out_1_awvalid),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+    .in_awid     (_axi4xbar_auto_anon_out_1_awid),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+    .in_awaddr   (_axi4xbar_auto_anon_out_1_awaddr),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+    .in_awlen    (_axi4xbar_auto_anon_out_1_awlen),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+    .in_awsize   (_axi4xbar_auto_anon_out_1_awsize),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+    .in_awburst  (_axi4xbar_auto_anon_out_1_awburst),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+    .in_wready        (_axi4delay_delayer_in_wready),
+    .in_wvalid        (_axi4xbar_auto_anon_out_1_wvalid),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+    .in_wdata    (_axi4xbar_auto_anon_out_1_wdata),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+    .in_wstrb    (_axi4xbar_auto_anon_out_1_wstrb),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+    .in_wlast    (_axi4xbar_auto_anon_out_1_wlast),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+    .in_bready        (_axi4xbar_auto_anon_out_1_bready),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+    .in_bvalid        (_axi4delay_delayer_in_bvalid),
+    .in_bid      (_axi4delay_delayer_in_bid),
+    .in_bresp    (_axi4delay_delayer_in_bresp),
+    .in_arready       (_axi4delay_delayer_in_arready),
+    .in_arvalid       (_axi4xbar_auto_anon_out_1_arvalid),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+    .in_arid     (_axi4xbar_auto_anon_out_1_arid),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+    .in_araddr   (_axi4xbar_auto_anon_out_1_araddr),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+    .in_arlen    (_axi4xbar_auto_anon_out_1_arlen),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+    .in_arsize   (_axi4xbar_auto_anon_out_1_arsize),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+    .in_arburst  (_axi4xbar_auto_anon_out_1_arburst),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+    .in_rready        (_axi4xbar_auto_anon_out_1_rready),	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/amba/axi4/Xbar.scala:241:30
+    .in_rvalid        (_axi4delay_delayer_in_rvalid),
+    .in_rid      (_axi4delay_delayer_in_rid),
+    .in_rdata    (_axi4delay_delayer_in_rdata),
+    .in_rresp    (_axi4delay_delayer_in_rresp),
+    .in_rlast    (_axi4delay_delayer_in_rlast),
+    .out_awready      (_lsdram_axi_auto_in_awready),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:48:60
+    .out_awvalid      (_axi4delay_delayer_out_awvalid),
+    .out_awid    (_axi4delay_delayer_out_awid),
+    .out_awaddr  (_axi4delay_delayer_out_awaddr),
+    .out_awlen   (_axi4delay_delayer_out_awlen),
+    .out_awsize  (_axi4delay_delayer_out_awsize),
+    .out_awburst (_axi4delay_delayer_out_awburst),
+    .out_wready       (_lsdram_axi_auto_in_wready),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:48:60
+    .out_wvalid       (_axi4delay_delayer_out_wvalid),
+    .out_wdata   (_axi4delay_delayer_out_wdata),
+    .out_wstrb   (_axi4delay_delayer_out_wstrb),
+    .out_wlast   (_axi4delay_delayer_out_wlast),
+    .out_bready       (_axi4delay_delayer_out_bready),
+    .out_bvalid       (_lsdram_axi_auto_in_bvalid),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:48:60
+    .out_bid     (_lsdram_axi_auto_in_bid),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:48:60
+    .out_bresp   (_lsdram_axi_auto_in_bresp),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:48:60
+    .out_arready      (_lsdram_axi_auto_in_arready),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:48:60
+    .out_arvalid      (_axi4delay_delayer_out_arvalid),
+    .out_arid    (_axi4delay_delayer_out_arid),
+    .out_araddr  (_axi4delay_delayer_out_araddr),
+    .out_arlen   (_axi4delay_delayer_out_arlen),
+    .out_arsize  (_axi4delay_delayer_out_arsize),
+    .out_arburst (_axi4delay_delayer_out_arburst),
+    .out_rready       (_axi4delay_delayer_out_rready),
+    .out_rvalid       (_lsdram_axi_auto_in_rvalid),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:48:60
+    .out_rid     (_lsdram_axi_auto_in_rid),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:48:60
+    .out_rdata   (_lsdram_axi_auto_in_rdata),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:48:60
+    .out_rresp   (_lsdram_axi_auto_in_rresp),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:48:60
+    .out_rlast   (_lsdram_axi_auto_in_rlast)	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:48:60
+  );	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/amba/AXI4Delayer.scala:34:27
+  SynchronizerShiftReg_w1_d10 cpu_reset_chain (	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/util/ShiftReg.scala:45:23
+    .clock (clock),
+    .io_d  (reset),
+    .io_q  (_cpu_reset_chain_io_q)
+  );	// home/tanghongwei/ysyx-workbench/ysyxSoC/rocket-chip/src/main/scala/util/ShiftReg.scala:45:23
+endmodule
+
+module ysyxSoCFull(	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:111:9
+  input         clock,	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:111:9
+                reset,	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:111:9
+  output [15:0] externalPins_gpio_out,	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:148:26
+  input  [15:0] externalPins_gpio_in,	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:148:26
+  output [7:0]  externalPins_gpio_seg_0,	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:148:26
+                externalPins_gpio_seg_1,	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:148:26
+                externalPins_gpio_seg_2,	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:148:26
+                externalPins_gpio_seg_3,	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:148:26
+                externalPins_gpio_seg_4,	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:148:26
+                externalPins_gpio_seg_5,	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:148:26
+                externalPins_gpio_seg_6,	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:148:26
+                externalPins_gpio_seg_7,	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:148:26
+  input         externalPins_ps2_clk,	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:148:26
+                externalPins_ps2_data,	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:148:26
+  output [7:0]  externalPins_vga_r,	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:148:26
+                externalPins_vga_g,	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:148:26
+                externalPins_vga_b,	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:148:26
+  output        externalPins_vga_hsync,	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:148:26
+                externalPins_vga_vsync,	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:148:26
+                externalPins_vga_valid,	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:148:26
+  input         externalPins_uart_rx,	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:148:26
+  output        externalPins_uart_tx	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:148:26
+);
+
+  wire        _bitrev_miso;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:138:24
+  wire        _flash_miso;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:135:23
+  wire        _asic_spi_sck;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:107:24
+  wire [7:0]  _asic_spi_ss;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:107:24
+  wire        _asic_spi_mosi;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:107:24
+  wire        _asic_psram_sck;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:107:24
+  wire        _asic_psram_ce_n;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:107:24
+  wire        _asic_sdram_clk;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:107:24
+  wire        _asic_sdram_cke;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:107:24
+  wire        _asic_sdram_cs;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:107:24
+  wire        _asic_sdram_ras;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:107:24
+  wire        _asic_sdram_cas;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:107:24
+  wire        _asic_sdram_we;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:107:24
+  wire [13:0] _asic_sdram_a;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:107:24
+  wire [1:0]  _asic_sdram_ba;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:107:24
+  wire [3:0]  _asic_sdram_dqm;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:107:24
+  wire [3:0]  _dio_wire;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:143:23
+  wire [31:0] _dq_wire;	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:145:23
+  ysyxSoCASIC asic (	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:107:24
+    .clock      (clock),
+    .reset      (reset),
+    .spi_sck    (_asic_spi_sck),
+    .spi_ss     (_asic_spi_ss),
+    .spi_mosi   (_asic_spi_mosi),
+    .spi_miso   (_bitrev_miso & _flash_miso),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:135:23, :138:24, :141:69
+    .uart_rx    (externalPins_uart_rx),
+    .uart_tx    (externalPins_uart_tx),
+    .psram_sck  (_asic_psram_sck),
+    .psram_ce_n (_asic_psram_ce_n),
+    .psram_dio  (_dio_wire),
+    .sdram_clk  (_asic_sdram_clk),
+    .sdram_cke  (_asic_sdram_cke),
+    .sdram_cs   (_asic_sdram_cs),
+    .sdram_ras  (_asic_sdram_ras),
+    .sdram_cas  (_asic_sdram_cas),
+    .sdram_we   (_asic_sdram_we),
+    .sdram_a    (_asic_sdram_a),
+    .sdram_ba   (_asic_sdram_ba),
+    .sdram_dqm  (_asic_sdram_dqm),
+    .sdram_dq   (_dq_wire),
+    .gpio_out   (externalPins_gpio_out),
+    .gpio_in    (externalPins_gpio_in),
+    .gpio_seg_0 (externalPins_gpio_seg_0),
+    .gpio_seg_1 (externalPins_gpio_seg_1),
+    .gpio_seg_2 (externalPins_gpio_seg_2),
+    .gpio_seg_3 (externalPins_gpio_seg_3),
+    .gpio_seg_4 (externalPins_gpio_seg_4),
+    .gpio_seg_5 (externalPins_gpio_seg_5),
+    .gpio_seg_6 (externalPins_gpio_seg_6),
+    .gpio_seg_7 (externalPins_gpio_seg_7),
+    .ps2_clk    (externalPins_ps2_clk),
+    .ps2_data   (externalPins_ps2_data),
+    .vga_r      (externalPins_vga_r),
+    .vga_g      (externalPins_vga_g),
+    .vga_b      (externalPins_vga_b),
+    .vga_hsync  (externalPins_vga_hsync),
+    .vga_vsync  (externalPins_vga_vsync),
+    .vga_valid  (externalPins_vga_valid)
+  );	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:107:24
+  flash flash (	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:135:23
+    .sck  (_asic_spi_sck),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:107:24
+    .ss   (_asic_spi_ss[0]),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:107:24, :137:32
+    .mosi (_asic_spi_mosi),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:107:24
+    .miso (_flash_miso)
+  );	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:135:23
+  bitrev bitrev (	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:138:24
+    .sck  (_asic_spi_sck),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:107:24
+    .ss   (_asic_spi_ss[7]),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:107:24, :140:33
+    .mosi (_asic_spi_mosi),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:107:24
+    .miso (_bitrev_miso)
+  );	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:138:24
+  psram psram (	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:143:23
+    .sck  (_asic_psram_sck),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:107:24
+    .ce_n (_asic_psram_ce_n),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:107:24
+    .dio  (_dio_wire)
+  );	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:143:23
+  sdram sdram (	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:145:23
+    .clk (_asic_sdram_clk),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:107:24
+    .cke (_asic_sdram_cke),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:107:24
+    .cs  (_asic_sdram_cs),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:107:24
+    .ras (_asic_sdram_ras),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:107:24
+    .cas (_asic_sdram_cas),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:107:24
+    .we  (_asic_sdram_we),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:107:24
+    .a   (_asic_sdram_a),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:107:24
+    .ba  (_asic_sdram_ba),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:107:24
+    .dqm (_asic_sdram_dqm),	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:107:24
+    .dq  (_dq_wire)
+  );	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/SoC.scala:145:23
+endmodule
+
+module ysyxSoCTop(	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/Top.scala:13:7
+  input clock,	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/Top.scala:13:7
+        reset	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/Top.scala:13:7
+);
+
+  ysyxSoCFull dut (	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/Top.scala:18:20
+    .clock                   (clock),
+    .reset                   (reset),
+    .externalPins_gpio_out   (/* unused */),
+    .externalPins_gpio_in    (16'h0),
+    .externalPins_gpio_seg_0 (/* unused */),
+    .externalPins_gpio_seg_1 (/* unused */),
+    .externalPins_gpio_seg_2 (/* unused */),
+    .externalPins_gpio_seg_3 (/* unused */),
+    .externalPins_gpio_seg_4 (/* unused */),
+    .externalPins_gpio_seg_5 (/* unused */),
+    .externalPins_gpio_seg_6 (/* unused */),
+    .externalPins_gpio_seg_7 (/* unused */),
+    .externalPins_ps2_clk    (1'h0),
+    .externalPins_ps2_data   (1'h0),
+    .externalPins_vga_r      (/* unused */),
+    .externalPins_vga_g      (/* unused */),
+    .externalPins_vga_b      (/* unused */),
+    .externalPins_vga_hsync  (/* unused */),
+    .externalPins_vga_vsync  (/* unused */),
+    .externalPins_vga_valid  (/* unused */),
+    .externalPins_uart_rx    (1'h0),
+    .externalPins_uart_tx    (/* unused */)
+  );	// home/tanghongwei/ysyx-workbench/ysyxSoC/src/Top.scala:18:20
+endmodule
+
+
+// ----- 8< ----- FILE "./MROMHelper.v" ----- 8< -----
+
+module MROMHelper(
+  input [31:0] raddr,
+  input ren,
+  output reg [31:0] rdata
+);
+import "DPI-C" function void mrom_read(input int raddr, output int rdata);
+always @(*) begin
+  if (ren) mrom_read(raddr, rdata);
+  else rdata = 0;
+end
+endmodule
+    
-- 
2.34.1

