INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" into library xil_defaultlib
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
