Info: Generated by version: 19.1 build 240
Info: Starting: Create simulation model
Info: qsys-generate C:\Users\natha\Desktop\mid_cru_proto\modules\s1_pipe\gbt_sync\gbt_sub_sync\fifo.ip --simulation=VHDL --allow-mixed-language-simulation --output-directory=C:\Users\natha\Desktop\mid_cru_proto\modules\s1_pipe\gbt_sync\gbt_sub_sync\fifo --family="Cyclone 10 GX" --part=10CX085YF672E5G
: fifo.fifo_0: Targeting device family: Cyclone 10 GX.
: fifo.fifo_0: Tab: 'DCFIFO 1' is unavailable while using Single-Clock FIFO.
: fifo.fifo_0: Tab: 'DCFIFO 2' is unavailable while using Single-Clock FIFO.
Info: fifo: "Transforming system: fifo"
Info: fifo: "Naming system components in system: fifo"
Info: fifo: "Processing generation queue"
Info: fifo: "Generating: fifo"
Info: fifo: "Generating: fifo_fifo_191_nveaihq"
Info: fifo: Done "fifo" with 2 modules, 2 files
Info: Generating the following file(s) for MODELSIM simulator in C:/Users/natha/Desktop/mid_cru_proto/modules/s1_pipe/gbt_sync/gbt_sub_sync/fifo/sim/ directory:
Info: 	common/modelsim_files.tcl
Info: Generating the following file(s) for RIVIERA simulator in C:/Users/natha/Desktop/mid_cru_proto/modules/s1_pipe/gbt_sync/gbt_sub_sync/fifo/sim/ directory:
Info: 	common/riviera_files.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/natha/Desktop/mid_cru_proto/modules/s1_pipe/gbt_sync/gbt_sub_sync/fifo/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --system-file=C:\Users\natha\Desktop\mid_cru_proto\modules\s1_pipe\gbt_sync\gbt_sub_sync\fifo.ip --output-directory=C:/Users/natha/Desktop/mid_cru_proto/modules/s1_pipe/gbt_sync/gbt_sub_sync/fifo/sim/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in C:/Users/natha/Desktop/mid_cru_proto/modules/s1_pipe/gbt_sync/gbt_sub_sync/fifo/sim/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for RIVIERA simulator in C:/Users/natha/Desktop/mid_cru_proto/modules/s1_pipe/gbt_sync/gbt_sub_sync/fifo/sim/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/natha/Desktop/mid_cru_proto/modules/s1_pipe/gbt_sync/gbt_sub_sync/fifo/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create Modelsim Project.
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\natha\Desktop\mid_cru_proto\modules\s1_pipe\gbt_sync\gbt_sub_sync\fifo.ip --block-symbol-file --output-directory=C:\Users\natha\Desktop\mid_cru_proto\modules\s1_pipe\gbt_sync\gbt_sub_sync\fifo --family="Cyclone 10 GX" --part=10CX085YF672E5G
: fifo.fifo_0: Targeting device family: Cyclone 10 GX.
: fifo.fifo_0: Tab: 'DCFIFO 1' is unavailable while using Single-Clock FIFO.
: fifo.fifo_0: Tab: 'DCFIFO 2' is unavailable while using Single-Clock FIFO.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\natha\Desktop\mid_cru_proto\modules\s1_pipe\gbt_sync\gbt_sub_sync\fifo.ip --synthesis=VHDL --output-directory=C:\Users\natha\Desktop\mid_cru_proto\modules\s1_pipe\gbt_sync\gbt_sub_sync\fifo --family="Cyclone 10 GX" --part=10CX085YF672E5G
: fifo.fifo_0: Targeting device family: Cyclone 10 GX.
: fifo.fifo_0: Tab: 'DCFIFO 1' is unavailable while using Single-Clock FIFO.
: fifo.fifo_0: Tab: 'DCFIFO 2' is unavailable while using Single-Clock FIFO.
Info: Skipping generation of fifo: files already generated.
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
Info: Starting: Generate IP Core Documentation
Info: No documentation filesets were found for components in fifo. No files generated.
Info: Finished: Generate IP Core Documentation
