Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Reading design: bram.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "bram.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "bram"
Output Format                      : NGC
Target Device                      : xc5vlx110t-1-ff1136

---- Source Options
Top Module Name                    : bram
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "../../memory/bram_sim.v" in library work
Module <bram> compiled
No errors in compilation
Analysis of file <"bram.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <bram> in library <work> with parameters.
	size = "00000000000000000000001000000000"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <bram>.
	size = 32'sb00000000000000000000001000000000
INFO:Xst:2546 - "../../memory/bram_sim.v" line 39: reading initialization file "mem.dat".
INFO:Xst:1433 - Contents of array <i_mem> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1433 - Contents of array <i_mem> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
Module <bram> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <bram>.
    Related source file is "../../memory/bram_sim.v".
WARNING:Xst:647 - Input <addra<14:9>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <addrb<14:9>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit tristate buffer for signal <douta>.
    Found 8-bit tristate buffer for signal <doutb>.
    Found 8-bit 512-to-1 multiplexer for signal <$varindex0000> created at line 48.
    Found 8-bit 512-to-1 multiplexer for signal <$varindex0001> created at line 49.
    Found 4096-bit register for signal <i_mem>.
INFO:Xst:738 - HDL ADVISOR - 4096 flip-flops were inferred for signal <i_mem>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred 4088 D-type flip-flop(s).
	inferred  16 Multiplexer(s).
	inferred  16 Tristate(s).
Unit <bram> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 512
 8-bit register                                        : 512
# Multiplexers                                         : 2
 8-bit 512-to-1 multiplexer                            : 2
# Tristates                                            : 2
 8-bit tristate buffer                                 : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 4096
 Flip-Flops                                            : 4096
# Multiplexers                                         : 16
 1-bit 512-to-1 multiplexer                            : 16

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <bram> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block bram, actual ratio is 17.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 4096
 Flip-Flops                                            : 4096

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : bram.ngr
Top Level Output File Name         : bram
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 68

Cell Usage :
# BELS                             : 8490
#      INV                         : 2
#      LUT2                        : 14
#      LUT3                        : 94
#      LUT4                        : 4310
#      LUT5                        : 564
#      LUT6                        : 3490
#      MUXF7                       : 16
# FlipFlops/Latches                : 4096
#      FDCE                        : 4
#      FDE                         : 4088
#      FDPE                        : 4
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 55
#      IBUF                        : 39
#      OBUFT                       : 16
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 5vlx110tff1136-1 


Slice Logic Utilization: 
 Number of Slice Registers:            4096  out of  69120     5%  
 Number of Slice LUTs:                 8474  out of  69120    12%  
    Number used as Logic:              8474  out of  69120    12%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   8474
   Number with an unused Flip Flop:    4378  out of   8474    51%  
   Number with an unused LUT:             0  out of   8474     0%  
   Number of fully used LUT-FF pairs:  4096  out of   8474    48%  
   Number of unique control sets:       512

IO Utilization: 
 Number of IOs:                          68
 Number of bonded IOBs:                  56  out of    640     8%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clka                               | BUFGP                  | 4096  |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
rsta                               | IBUF                   | 8     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: No path found
   Minimum input arrival time before clock: 4.762ns
   Maximum output required time after clock: 7.786ns
   Maximum combinational path delay: 8.438ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clka'
  Total number of paths / destination ports: 143352 / 8192
-------------------------------------------------------------------------
Offset:              4.762ns (Levels of Logic = 4)
  Source:            addrb<0> (PAD)
  Destination:       i_mem_1_0 (FF)
  Destination Clock: clka rising

  Data Path: addrb<0> to i_mem_1_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1297   0.818   1.187  addrb_0_IBUF (addrb_0_IBUF)
     LUT5:I0->O           16   0.094   1.055  i_mem_129_cmp_eq000011 (N578)
     LUT5:I0->O            9   0.094   0.833  i_mem_65_cmp_eq00001 (i_mem_65_cmp_eq0000)
     LUT5:I1->O            8   0.094   0.374  i_mem_65_and000076 (i_mem_65_and0000)
     FDE:CE                    0.213          i_mem_65_0
    ----------------------------------------
    Total                      4.762ns (1.313ns logic, 3.449ns route)
                                       (27.6% logic, 72.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clka'
  Total number of paths / destination ports: 8192 / 16
-------------------------------------------------------------------------
Offset:              7.786ns (Levels of Logic = 6)
  Source:            i_mem_426_7 (FF)
  Destination:       douta<7> (PAD)
  Source Clock:      clka rising

  Data Path: i_mem_426_7 to douta<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.471   0.978  i_mem_426_7 (i_mem_426_7)
     LUT6:I1->O            1   0.094   0.973  mux7_1814 (mux7_1814)
     LUT6:I1->O            1   0.094   0.973  mux7_134 (mux7_134)
     LUT6:I1->O            1   0.094   0.973  mux7_81 (mux7_81)
     LUT6:I1->O            1   0.094   0.000  mux7_3 (mux7_3)
     MUXF7:I1->O           1   0.254   0.336  mux7_2_f7 (douta_7_OBUFT)
     OBUFT:I->O                2.452          douta_7_OBUFT (douta<7>)
    ----------------------------------------
    Total                      7.786ns (3.553ns logic, 4.233ns route)
                                       (45.6% logic, 54.4% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 5472 / 16
-------------------------------------------------------------------------
Delay:               8.438ns (Levels of Logic = 7)
  Source:            addra<0> (PAD)
  Destination:       douta<7> (PAD)

  Data Path: addra<0> to douta<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1321   0.818   1.283  addra_0_IBUF (addra_0_IBUF)
     LUT6:I0->O            1   0.094   0.973  mux1_1814 (mux1_1814)
     LUT6:I1->O            1   0.094   0.973  mux1_134 (mux1_134)
     LUT6:I1->O            1   0.094   0.973  mux1_81 (mux1_81)
     LUT6:I1->O            1   0.094   0.000  mux1_3 (mux1_3)
     MUXF7:I1->O           1   0.254   0.336  mux1_2_f7 (douta_1_OBUFT)
     OBUFT:I->O                2.452          douta_1_OBUFT (douta<1>)
    ----------------------------------------
    Total                      8.438ns (3.900ns logic, 4.538ns route)
                                       (46.2% logic, 53.8% route)

=========================================================================


Total REAL time to Xst completion: 110.00 secs
Total CPU time to Xst completion: 109.88 secs
 
--> 

Total memory usage is 476824 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    4 (   0 filtered)

