
Cadence Innovus(TM) Implementation System.
Copyright 2015 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v15.23-s045_1, built Fri Apr 22 12:32:52 PDT 2016
Options:	
Date:		Sun Mar  9 20:05:25 2025
Host:		ieng6-ece-16.ucsd.edu (x86_64 w/Linux 3.10.0-1160.119.1.el7.x86_64) (4cores*8cpus*Intel(R) Xeon(R) Gold 5220 CPU @ 2.20GHz 25344KB)
OS:		CentOS Linux release 7.9.2009 (Core)

License:
		invs	Innovus Implementation System	15.2	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPOAX-142):	OA features will be disabled in this session.


**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getDrawView
<CMD> loadWorkspace -name Physical
<CMD> win
<CMD> set init_pwr_net VDD
<CMD> set init_gnd_net VSS
<CMD> set init_verilog ./netlist/core.v
<CMD> set init_design_netlisttype Verilog
<CMD> set init_design_settop 1
<CMD> set init_top_cell core
<CMD> set init_lef_file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef
<CMD> create_library_set -name WC_LIB -timing $worst_timing_lib
<CMD> create_library_set -name BC_LIB -timing $best_timing_lib
<CMD> create_rc_corner -name Cmax -cap_table $worst_captbl -T 125
<CMD> create_rc_corner -name Cmin -cap_table $best_captbl -T -40
<CMD> create_delay_corner -name WC -library_set WC_LIB -rc_corner Cmax
<CMD> create_delay_corner -name BC -library_set BC_LIB -rc_corner Cmin
<CMD> create_constraint_mode -name CON -sdc_file [list $sdc]
<CMD> create_analysis_view -name WC_VIEW -delay_corner WC -constraint_mode CON
<CMD> create_analysis_view -name BC_VIEW -delay_corner BC -constraint_mode CON
<CMD> init_design -setup WC_VIEW -hold BC_VIEW
**ERROR: (IMPOAX-820):	The OA features are disabled in the current session of Innovus because the oax shared library could not be loaded properly. This could be because your installation was not properly configured. To enable OA features, exit the current session and re-launch Innovus either after fixing your installation by running the Configure Installation phase, or after setting the OA_HOME variable to point to a proper OA installation. Check the "OpenAccess Installation and Configuration Guide" manual for more information.

**ERROR: (IMPOAX-850):	oaxCreateCdsLibArray command cannot be run as OA features are disabled in this session.

Loading LEF file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef ...
WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 28.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 867.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 877.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1014.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1024.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1161.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1171.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1308.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1318.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1372.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1383.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1604.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1614.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1769.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1771.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1772.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1776.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1778.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1779.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1783.
Set DBUPerIGU to M2 pitch 400.
**WARN: (IMPLF-200):	Pin 'I' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

viaInitial starts at Sun Mar  9 20:05:45 2025
viaInitial ends at Sun Mar  9 20:05:45 2025
Reading WC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib' ...
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2XD1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3XD1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4XD1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D1' is not defined in the library.
Message <TECHLIB-436> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
Read 811 cells in library 'tcbn65gpluswc' 
Reading BC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gplusbc.lib' ...
Read 811 cells in library 'tcbn65gplusbc' 
*** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.21min, fe_real=0.37min, fe_mem=472.7M) ***
*** Begin netlist parsing (mem=472.7M) ***
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D2' is defined in LEF but not in the timing library.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Created 811 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist './netlist/core.v'

*** Memory Usage v#1 (Current mem = 475.707M, initial mem = 149.258M) ***
*** End netlist parsing (cpu=0:00:00.2, real=0:00:01.0, mem=475.7M) ***
Set top cell to core.
Hooked 1622 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell core ...
*** Netlist is unique.
** info: there are 1751 modules.
** info: there are 23050 stdCell insts.

*** Memory Usage v#1 (Current mem = 545.539M, initial mem = 149.258M) ***
**WARN: (IMPFP-3961):	The techSite 'dcore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ccore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
WC_VIEW BC_VIEW
Initializing multi-corner RC extraction with 2 active RC Corners ...
Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: WC_VIEW
    RC-Corner Name        : Cmax
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: BC_VIEW
    RC-Corner Name        : Cmin
    RC-Corner Index       : 1
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
*Info: initialize multi-corner CTS.
Reading timing constraints file './constraints/core.sdc' ...
Current (total cpu=0:00:13.6, real=0:00:23.0, peak res=301.4M, current mem=668.6M)
**WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ./constraints/core.sdc, Line 8).

INFO (CTE): Reading of timing constraints file ./constraints/core.sdc completed, with 1 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:01.0, peak res=316.7M, current mem=685.9M)
Current (total cpu=0:00:13.7, real=0:00:24.0, peak res=316.7M, current mem=685.9M)
Total number of combinational cells: 492
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified unusable delay cells: 9
All delay cells are dont_use. Buffers will be used to fix hold violations.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPFP-3961           2  The techSite '%s' has no related cells i...
WARNING   IMPEXT-2710          2  Basic Cap table for layer M%d is ignored...
WARNING   IMPEXT-2760          2  Layer M%d specified in the cap table is ...
WARNING   IMPEXT-2771          2  Via %s specified in the cap table is ign...
WARNING   IMPEXT-2801          2  Resistance values are not provided in th...
WARNING   IMPVL-159         1622  Pin '%s' of cell '%s' is defined in LEF ...
ERROR     IMPOAX-820           1  The OA features are disabled in the curr...
ERROR     IMPOAX-850           1  %s command cannot be run as OA features ...
*** Message Summary: 1633 warning(s), 2 error(s)

<CMD> set_interactive_constraint_modes {CON}
<CMD> setDesignMode -process 65
Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
Updating process node dependent CCOpt properties for the 65nm process node.
<CMD> floorPlan -site core -r 1 0.50 10.0 10.0 10.0 10.0
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose
23050 new pwr-pin connections were made to global net 'VDD'.
<CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose
23050 new gnd-pin connections were made to global net 'VSS'.
<CMD> addRing -spacing {top 2 bottom 2 left 2 right 2} -width {top 3 bottom 3 left 3 right 3} -layer {top M1 bottom M1 left M2 right M2} -center 1 -type core_rings -nets {VSS VDD}

Ring generation is complete; vias are now being generated.
The power planner created 8 wires.
*** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 691.9M) ***
<CMD> setAddStripeMode -break_at block_ring
Stripe will break at block ring.
<CMD> addStripe -nets {VDD VSS} -layer M4 -direction vertical -width 2 -spacing 6 -number_of_sets 22

Starting stripe generation ...
Non-Default setAddStripeOption Settings :
  NONE
Stripe generation is complete; vias are now being generated.
The power planner created 44 wires.
*** Ending Stripe Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 691.9M) ***
<CMD> sroute
*** Begin SPECIAL ROUTE on Sun Mar  9 20:05:49 2025 ***
SPECIAL ROUTE ran on directory: /home/linux/ieng6/ee260bwi25/nbalasubramanian/project1/core_nh/pnr
SPECIAL ROUTE ran on machine: ieng6-ece-16.ucsd.edu (Linux 3.10.0-1160.119.1.el7.x86_64 Xeon 2.19Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSpecial set to true
srouteConnectConverterPin set to false
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1381.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 17 layers, 8 routing layers, 1 overlap layer
Read in 846 macros, 133 used
Read in 133 components
  133 core components: 133 unplaced, 0 placed, 0 fixed
Read in 403 logical pins
Read in 403 nets
Read in 2 special nets, 2 routed
Read in 266 terminals
Begin power routing ...
**WARN: (IMPSR-1254):	Cannot find any block pin of net VDD. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VDD. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1254):	Cannot find any block pin of net VSS. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VSS. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 510
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 255
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1404.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 106 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished


sroute post-processing starts at Sun Mar  9 20:05:49 2025
The viaGen is rebuilding shadow vias for net VSS.
sroute post-processing ends at Sun Mar  9 20:05:50 2025

sroute post-processing starts at Sun Mar  9 20:05:50 2025
The viaGen is rebuilding shadow vias for net VDD.
sroute post-processing ends at Sun Mar  9 20:05:50 2025
sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:1
sroute: Total Memory used = 24.42 megs
sroute: Total Peak Memory used = 711.88 megs
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.6 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Left -layer 3 -spreadType center -spacing 2 -pin {{mem_in[*]} {clk} {inst[*]} {reset}}
Successfully spread [83] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 711.9M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.6 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 3 -spreadType center -spacing 1 -pin {{out[*]} {sum_out[*]}}
Successfully spread [320] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 711.9M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> legalizePin

Start pin legalization for the partition [core]:
**WARN: (IMPPTN-562):	Pin [sum_out[159]] is [FIXED] at location ( 239.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[158]] is [FIXED] at location ( 238.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[157]] is [FIXED] at location ( 237.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[156]] is [FIXED] at location ( 236.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[155]] is [FIXED] at location ( 235.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[154]] is [FIXED] at location ( 234.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[153]] is [FIXED] at location ( 233.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[152]] is [FIXED] at location ( 232.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[151]] is [FIXED] at location ( 231.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[150]] is [FIXED] at location ( 230.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[149]] is [FIXED] at location ( 229.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[148]] is [FIXED] at location ( 228.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[147]] is [FIXED] at location ( 227.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[146]] is [FIXED] at location ( 226.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[145]] is [FIXED] at location ( 225.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[144]] is [FIXED] at location ( 224.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[143]] is [FIXED] at location ( 223.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[142]] is [FIXED] at location ( 222.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[141]] is [FIXED] at location ( 221.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[140]] is [FIXED] at location ( 220.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[139]] is [FIXED] at location ( 219.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[138]] is [FIXED] at location ( 218.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[137]] is [FIXED] at location ( 217.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[136]] is [FIXED] at location ( 216.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[135]] is [FIXED] at location ( 215.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[134]] is [FIXED] at location ( 214.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[133]] is [FIXED] at location ( 213.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[132]] is [FIXED] at location ( 212.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[131]] is [FIXED] at location ( 211.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[130]] is [FIXED] at location ( 210.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[129]] is [FIXED] at location ( 209.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[128]] is [FIXED] at location ( 208.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[127]] is [FIXED] at location ( 207.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[126]] is [FIXED] at location ( 206.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[125]] is [FIXED] at location ( 205.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[124]] is [FIXED] at location ( 204.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[123]] is [FIXED] at location ( 203.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[122]] is [FIXED] at location ( 202.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[121]] is [FIXED] at location ( 201.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[120]] is [FIXED] at location ( 200.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[119]] is [FIXED] at location ( 199.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[118]] is [FIXED] at location ( 198.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[117]] is [FIXED] at location ( 197.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[116]] is [FIXED] at location ( 196.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[115]] is [FIXED] at location ( 195.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[114]] is [FIXED] at location ( 194.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[113]] is [FIXED] at location ( 193.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[112]] is [FIXED] at location ( 192.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[111]] is [FIXED] at location ( 191.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[110]] is [FIXED] at location ( 190.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[109]] is [FIXED] at location ( 189.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[108]] is [FIXED] at location ( 188.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[107]] is [FIXED] at location ( 187.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[106]] is [FIXED] at location ( 186.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[105]] is [FIXED] at location ( 185.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[104]] is [FIXED] at location ( 184.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[103]] is [FIXED] at location ( 183.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[102]] is [FIXED] at location ( 182.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[101]] is [FIXED] at location ( 181.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[100]] is [FIXED] at location ( 180.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[99]] is [FIXED] at location ( 179.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[98]] is [FIXED] at location ( 178.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[97]] is [FIXED] at location ( 177.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[96]] is [FIXED] at location ( 176.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[95]] is [FIXED] at location ( 175.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[94]] is [FIXED] at location ( 174.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[93]] is [FIXED] at location ( 173.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[92]] is [FIXED] at location ( 172.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[91]] is [FIXED] at location ( 171.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[90]] is [FIXED] at location ( 170.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[89]] is [FIXED] at location ( 169.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[88]] is [FIXED] at location ( 168.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[87]] is [FIXED] at location ( 167.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[86]] is [FIXED] at location ( 166.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[85]] is [FIXED] at location ( 165.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[84]] is [FIXED] at location ( 164.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[83]] is [FIXED] at location ( 163.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[82]] is [FIXED] at location ( 162.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[81]] is [FIXED] at location ( 161.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[80]] is [FIXED] at location ( 160.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[79]] is [FIXED] at location ( 159.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[78]] is [FIXED] at location ( 158.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[77]] is [FIXED] at location ( 157.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[76]] is [FIXED] at location ( 156.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[75]] is [FIXED] at location ( 155.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[74]] is [FIXED] at location ( 154.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[73]] is [FIXED] at location ( 153.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[72]] is [FIXED] at location ( 152.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[71]] is [FIXED] at location ( 151.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[70]] is [FIXED] at location ( 150.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[69]] is [FIXED] at location ( 149.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[68]] is [FIXED] at location ( 148.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[67]] is [FIXED] at location ( 147.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[66]] is [FIXED] at location ( 146.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[65]] is [FIXED] at location ( 145.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[64]] is [FIXED] at location ( 144.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[63]] is [FIXED] at location ( 143.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[62]] is [FIXED] at location ( 142.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[61]] is [FIXED] at location ( 141.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[60]] is [FIXED] at location ( 140.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[59]] is [FIXED] at location ( 139.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[58]] is [FIXED] at location ( 138.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[57]] is [FIXED] at location ( 137.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[56]] is [FIXED] at location ( 136.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[55]] is [FIXED] at location ( 135.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[54]] is [FIXED] at location ( 134.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[53]] is [FIXED] at location ( 133.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[52]] is [FIXED] at location ( 132.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[51]] is [FIXED] at location ( 131.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[50]] is [FIXED] at location ( 130.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[49]] is [FIXED] at location ( 129.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[48]] is [FIXED] at location ( 128.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[47]] is [FIXED] at location ( 127.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[46]] is [FIXED] at location ( 126.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[45]] is [FIXED] at location ( 125.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[44]] is [FIXED] at location ( 124.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[43]] is [FIXED] at location ( 123.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[42]] is [FIXED] at location ( 122.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[41]] is [FIXED] at location ( 121.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[40]] is [FIXED] at location ( 120.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[39]] is [FIXED] at location ( 119.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[38]] is [FIXED] at location ( 118.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[37]] is [FIXED] at location ( 117.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[36]] is [FIXED] at location ( 116.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[35]] is [FIXED] at location ( 115.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[34]] is [FIXED] at location ( 114.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[33]] is [FIXED] at location ( 113.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[32]] is [FIXED] at location ( 112.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[31]] is [FIXED] at location ( 111.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[30]] is [FIXED] at location ( 110.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[29]] is [FIXED] at location ( 109.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[28]] is [FIXED] at location ( 108.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[27]] is [FIXED] at location ( 107.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[26]] is [FIXED] at location ( 106.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[25]] is [FIXED] at location ( 105.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[24]] is [FIXED] at location ( 104.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[23]] is [FIXED] at location ( 103.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[22]] is [FIXED] at location ( 102.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[21]] is [FIXED] at location ( 101.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[20]] is [FIXED] at location ( 100.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[19]] is [FIXED] at location (  99.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[18]] is [FIXED] at location (  98.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[17]] is [FIXED] at location (  97.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[16]] is [FIXED] at location (  96.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[15]] is [FIXED] at location (  95.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[14]] is [FIXED] at location (  94.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[13]] is [FIXED] at location (  93.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[12]] is [FIXED] at location (  92.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[11]] is [FIXED] at location (  91.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[10]] is [FIXED] at location (  90.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[9]] is [FIXED] at location (  89.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[8]] is [FIXED] at location (  88.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[7]] is [FIXED] at location (  87.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[6]] is [FIXED] at location (  86.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[5]] is [FIXED] at location (  85.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[4]] is [FIXED] at location (  84.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[3]] is [FIXED] at location (  83.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[2]] is [FIXED] at location (  82.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[1]] is [FIXED] at location (  81.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[0]] is [FIXED] at location (  80.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[159]] is [FIXED] at location ( 399.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[158]] is [FIXED] at location ( 398.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[157]] is [FIXED] at location ( 397.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[156]] is [FIXED] at location ( 396.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[155]] is [FIXED] at location ( 395.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[154]] is [FIXED] at location ( 394.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[153]] is [FIXED] at location ( 393.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[152]] is [FIXED] at location ( 392.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[151]] is [FIXED] at location ( 391.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[150]] is [FIXED] at location ( 390.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[149]] is [FIXED] at location ( 389.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[148]] is [FIXED] at location ( 388.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[147]] is [FIXED] at location ( 387.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[146]] is [FIXED] at location ( 386.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[145]] is [FIXED] at location ( 385.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[144]] is [FIXED] at location ( 384.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[143]] is [FIXED] at location ( 383.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[142]] is [FIXED] at location ( 382.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[141]] is [FIXED] at location ( 381.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[140]] is [FIXED] at location ( 380.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[139]] is [FIXED] at location ( 379.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[138]] is [FIXED] at location ( 378.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[137]] is [FIXED] at location ( 377.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[136]] is [FIXED] at location ( 376.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[135]] is [FIXED] at location ( 375.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[134]] is [FIXED] at location ( 374.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[133]] is [FIXED] at location ( 373.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[132]] is [FIXED] at location ( 372.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[131]] is [FIXED] at location ( 371.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[130]] is [FIXED] at location ( 370.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[129]] is [FIXED] at location ( 369.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[128]] is [FIXED] at location ( 368.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[127]] is [FIXED] at location ( 367.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[126]] is [FIXED] at location ( 366.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[125]] is [FIXED] at location ( 365.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[124]] is [FIXED] at location ( 364.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[123]] is [FIXED] at location ( 363.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[122]] is [FIXED] at location ( 362.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[121]] is [FIXED] at location ( 361.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[120]] is [FIXED] at location ( 360.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[119]] is [FIXED] at location ( 359.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[118]] is [FIXED] at location ( 358.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[117]] is [FIXED] at location ( 357.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[116]] is [FIXED] at location ( 356.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[115]] is [FIXED] at location ( 355.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[114]] is [FIXED] at location ( 354.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[113]] is [FIXED] at location ( 353.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[112]] is [FIXED] at location ( 352.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[111]] is [FIXED] at location ( 351.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[110]] is [FIXED] at location ( 350.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[109]] is [FIXED] at location ( 349.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[108]] is [FIXED] at location ( 348.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[107]] is [FIXED] at location ( 347.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[106]] is [FIXED] at location ( 346.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[105]] is [FIXED] at location ( 345.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[104]] is [FIXED] at location ( 344.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[103]] is [FIXED] at location ( 343.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[102]] is [FIXED] at location ( 342.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[101]] is [FIXED] at location ( 341.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[100]] is [FIXED] at location ( 340.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[99]] is [FIXED] at location ( 339.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[98]] is [FIXED] at location ( 338.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[97]] is [FIXED] at location ( 337.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[96]] is [FIXED] at location ( 336.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[95]] is [FIXED] at location ( 335.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[94]] is [FIXED] at location ( 334.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[93]] is [FIXED] at location ( 333.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[92]] is [FIXED] at location ( 332.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[91]] is [FIXED] at location ( 331.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[90]] is [FIXED] at location ( 330.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[89]] is [FIXED] at location ( 329.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[88]] is [FIXED] at location ( 328.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[87]] is [FIXED] at location ( 327.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[86]] is [FIXED] at location ( 326.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[85]] is [FIXED] at location ( 325.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[84]] is [FIXED] at location ( 324.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[83]] is [FIXED] at location ( 323.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[82]] is [FIXED] at location ( 322.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[81]] is [FIXED] at location ( 321.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[80]] is [FIXED] at location ( 320.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[79]] is [FIXED] at location ( 319.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[78]] is [FIXED] at location ( 318.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[77]] is [FIXED] at location ( 317.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[76]] is [FIXED] at location ( 316.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[75]] is [FIXED] at location ( 315.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[74]] is [FIXED] at location ( 314.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[73]] is [FIXED] at location ( 313.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[72]] is [FIXED] at location ( 312.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[71]] is [FIXED] at location ( 311.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[70]] is [FIXED] at location ( 310.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[69]] is [FIXED] at location ( 309.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[68]] is [FIXED] at location ( 308.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[67]] is [FIXED] at location ( 307.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[66]] is [FIXED] at location ( 306.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[65]] is [FIXED] at location ( 305.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[64]] is [FIXED] at location ( 304.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[63]] is [FIXED] at location ( 303.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[62]] is [FIXED] at location ( 302.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[61]] is [FIXED] at location ( 301.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[60]] is [FIXED] at location ( 300.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[59]] is [FIXED] at location ( 299.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[58]] is [FIXED] at location ( 298.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[57]] is [FIXED] at location ( 297.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[56]] is [FIXED] at location ( 296.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[55]] is [FIXED] at location ( 295.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[54]] is [FIXED] at location ( 294.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[53]] is [FIXED] at location ( 293.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[52]] is [FIXED] at location ( 292.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[51]] is [FIXED] at location ( 291.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[50]] is [FIXED] at location ( 290.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[49]] is [FIXED] at location ( 289.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[48]] is [FIXED] at location ( 288.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[47]] is [FIXED] at location ( 287.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[46]] is [FIXED] at location ( 286.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[45]] is [FIXED] at location ( 285.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[44]] is [FIXED] at location ( 284.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[43]] is [FIXED] at location ( 283.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[42]] is [FIXED] at location ( 282.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[41]] is [FIXED] at location ( 281.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[40]] is [FIXED] at location ( 280.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[39]] is [FIXED] at location ( 279.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[38]] is [FIXED] at location ( 278.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[37]] is [FIXED] at location ( 277.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[36]] is [FIXED] at location ( 276.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[35]] is [FIXED] at location ( 275.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[34]] is [FIXED] at location ( 274.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[33]] is [FIXED] at location ( 273.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[32]] is [FIXED] at location ( 272.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[31]] is [FIXED] at location ( 271.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[30]] is [FIXED] at location ( 270.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[29]] is [FIXED] at location ( 269.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[28]] is [FIXED] at location ( 268.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[27]] is [FIXED] at location ( 267.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[26]] is [FIXED] at location ( 266.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[25]] is [FIXED] at location ( 265.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[24]] is [FIXED] at location ( 264.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[23]] is [FIXED] at location ( 263.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[22]] is [FIXED] at location ( 262.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[21]] is [FIXED] at location ( 261.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[20]] is [FIXED] at location ( 260.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[19]] is [FIXED] at location ( 259.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[18]] is [FIXED] at location ( 258.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[17]] is [FIXED] at location ( 257.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[16]] is [FIXED] at location ( 256.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[15]] is [FIXED] at location ( 255.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[14]] is [FIXED] at location ( 254.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[13]] is [FIXED] at location ( 253.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[12]] is [FIXED] at location ( 252.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[11]] is [FIXED] at location ( 251.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[10]] is [FIXED] at location ( 250.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[9]] is [FIXED] at location ( 249.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[8]] is [FIXED] at location ( 248.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[7]] is [FIXED] at location ( 247.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[6]] is [FIXED] at location ( 246.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[5]] is [FIXED] at location ( 245.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[4]] is [FIXED] at location ( 244.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[3]] is [FIXED] at location ( 243.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[2]] is [FIXED] at location ( 242.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[1]] is [FIXED] at location ( 241.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[0]] is [FIXED] at location ( 240.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
Summary report for top level: [core] 
	Total Pads                         : 0
	Total Pins                         : 403
	Legally Assigned Pins              : 83
	Illegally Assigned Pins            : 320
	Unplaced Pins                      : 0
	Constant/Spl Net Pins              : 0
	Internal Pins                      : 0
	Legally Assigned Feedthrough Pins  : 0
	Illegally Assigned Feedthrough Pins: 0
End of Summary report
320 pin(s) of the Partition core could not be legalized.
End pin legalization for the partition [core].

legalizePin : finished (cpu = 0:00:00.1 real = 0:00:00.0, mem = 711.9M).
<CMD> saveDesign pinPlaced.enc
Writing Netlist "pinPlaced.enc.dat.tmp/core.v.gz" ...
Saving AAE Data ...
Saving preference file pinPlaced.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving floorplan file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement file ...
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=711.9M) ***
Saving DEF file ...
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
Cmin Cmax
Generated self-contained design pinPlaced.enc.dat.tmp

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 0 warning(s), 3 error(s)

<CMD> saveDesign floorplan.enc
Writing Netlist "floorplan.enc.dat.tmp/core.v.gz" ...
Saving AAE Data ...
Saving preference file floorplan.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving floorplan file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement file ...
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=724.0M) ***
Saving DEF file ...
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
Cmin Cmax
Generated self-contained design floorplan.enc.dat.tmp

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 0 warning(s), 3 error(s)

<CMD> setPlaceMode -timingDriven true -reorderScan false -congEffort medium -modulePlan false
<CMD> setOptMode -effort high -powerEffort high -leakageToDynamicRatio 0.5 -fixFanoutLoad true -restruct true -verbose true
<CMD> place_opt_design
*** Starting GigaPlace ***
**INFO: user set placement options
setPlaceMode -congEffort medium -modulePlan false -reorderScan false -timingDriven true
**INFO: user set opt options
setOptMode -effort high -fixFanoutLoad true -leakageToDynamicRatio 0.5 -powerEffort high -restruct true -verbose true
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.18281 path_group
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
End delay calculation. (MEM=941.562 CPU=0:00:02.5 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:03.7  real=0:00:04.0  mem= 941.6M) ***
**INFO : CPU of IO adjustment for placeDesign : (CPU : 0:00:05.0) (Real : 0:00:05.0) (mem : 941.6M)
*** Start deleteBufferTree ***
*info: Marking 0 level shifter instances dont touch
*info: Marking 0 always on instances dont touch
Info: Detect buffers to remove automatically.
Analyzing netlist ...
All-RC-Corners-Per-Net-In-Memory is turned ON...
Updating netlist

Cleanup ECO timing graph ...
Cleanup RC data ...
Cleanup routing data ...
*summary: 448 instances (buffers/inverters) removed
*       :      5 instances of type 'INVD4' removed
*       :      5 instances of type 'INVD3' removed
*       :      9 instances of type 'INVD2' removed
*       :     13 instances of type 'INVD1' removed
*       :     23 instances of type 'INVD0' removed
*       :      1 instance  of type 'CKND3' removed
*       :     19 instances of type 'CKND2' removed
*       :    176 instances of type 'CKBD4' removed
*       :      7 instances of type 'CKBD2' removed
*       :     36 instances of type 'CKBD1' removed
*       :      9 instances of type 'BUFFD8' removed
*       :     15 instances of type 'BUFFD4' removed
*       :     12 instances of type 'BUFFD3' removed
*       :     88 instances of type 'BUFFD2' removed
*       :     20 instances of type 'BUFFD1' removed
*       :     10 instances of type 'BUFFD0' removed
*** Finish deleteBufferTree (0:00:00.8) ***
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Deleted 0 physical inst  (cell - / prefix -).
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=medium gpeffort=medium 
**WARN: (IMPSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored.
Define the scan chains before using this option.
Type 'man IMPSP-9042' for more detail.
#std cell=22610 (0 fixed + 22610 movable) #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=24818 #term=86799 #term/net=3.50, #fixedIo=0, #floatIo=0, #fixedPin=243, #floatPin=0
stdCell: 22610 single + 0 double + 0 multi
Total standard cell length = 57.6648 (mm), area = 0.1038 (mm^2)
Estimated cell power/ground rail width = 0.365 um
Average module density = 0.497.
Density for the design = 0.497.
       = stdcell_area 288324 sites (103797 um^2) / alloc_area 579589 sites (208652 um^2).
Pin Density = 0.1489.
            = total # of pins 86799 / total area 582930.
*Internal placement parameters: * | 14 | 0x000555
End delay calculation. (MEM=955.094 CPU=0:00:02.4 REAL=0:00:03.0)
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 1.002e+05 (5.86e+04 4.16e+04)
              Est.  stn bbox = 1.256e+05 (8.21e+04 4.35e+04)
              cpu = 0:00:00.5 real = 0:00:01.0 mem = 955.1M
Iteration  2: Total net bbox = 1.328e+05 (5.86e+04 7.42e+04)
              Est.  stn bbox = 1.808e+05 (8.21e+04 9.87e+04)
              cpu = 0:00:00.5 real = 0:00:00.0 mem = 955.1M
Iteration  3: Total net bbox = 1.488e+05 (7.46e+04 7.42e+04)
              Est.  stn bbox = 2.024e+05 (1.04e+05 9.87e+04)
              cpu = 0:00:01.2 real = 0:00:01.0 mem = 955.1M
Iteration  4: Total net bbox = 1.849e+05 (7.66e+04 1.08e+05)
              Est.  stn bbox = 2.663e+05 (1.10e+05 1.57e+05)
              cpu = 0:00:01.8 real = 0:00:02.0 mem = 955.1M
End delay calculation. (MEM=974.172 CPU=0:00:02.5 REAL=0:00:03.0)
Iteration  5: Total net bbox = 5.028e+05 (2.40e+05 2.63e+05)
              Est.  stn bbox = 6.324e+05 (2.99e+05 3.34e+05)
              cpu = 0:00:11.4 real = 0:00:12.0 mem = 974.2M
Iteration  6: Total net bbox = 3.528e+05 (1.62e+05 1.91e+05)
              Est.  stn bbox = 4.664e+05 (2.15e+05 2.51e+05)
              cpu = 0:00:02.2 real = 0:00:02.0 mem = 974.2M
End delay calculation. (MEM=974.172 CPU=0:00:02.5 REAL=0:00:02.0)
Iteration  7: Total net bbox = 3.715e+05 (1.80e+05 1.91e+05)
              Est.  stn bbox = 4.855e+05 (2.34e+05 2.51e+05)
              cpu = 0:00:05.1 real = 0:00:05.0 mem = 974.2M
Iteration  8: Total net bbox = 4.030e+05 (1.80e+05 2.23e+05)
              Est.  stn bbox = 5.214e+05 (2.34e+05 2.87e+05)
              cpu = 0:00:00.8 real = 0:00:01.0 mem = 974.2M
End delay calculation. (MEM=974.172 CPU=0:00:02.5 REAL=0:00:03.0)
Iteration  9: Total net bbox = 4.133e+05 (1.91e+05 2.23e+05)
              Est.  stn bbox = 5.336e+05 (2.46e+05 2.87e+05)
              cpu = 0:00:05.5 real = 0:00:05.0 mem = 974.2M
Iteration 10: Total net bbox = 4.315e+05 (1.91e+05 2.41e+05)
              Est.  stn bbox = 5.549e+05 (2.46e+05 3.08e+05)
              cpu = 0:00:01.0 real = 0:00:01.0 mem = 974.2M
End delay calculation. (MEM=974.172 CPU=0:00:02.4 REAL=0:00:02.0)
Iteration 11: Total net bbox = 4.431e+05 (2.02e+05 2.41e+05)
              Est.  stn bbox = 5.679e+05 (2.59e+05 3.08e+05)
              cpu = 0:00:05.5 real = 0:00:06.0 mem = 974.2M
Iteration 12: Total net bbox = 4.584e+05 (2.02e+05 2.56e+05)
              Est.  stn bbox = 5.845e+05 (2.59e+05 3.25e+05)
              cpu = 0:00:01.2 real = 0:00:01.0 mem = 974.2M
End delay calculation. (MEM=974.172 CPU=0:00:02.4 REAL=0:00:03.0)
Iteration 13: Total net bbox = 4.669e+05 (2.02e+05 2.65e+05)
              Est.  stn bbox = 5.934e+05 (2.59e+05 3.34e+05)
              cpu = 0:00:05.9 real = 0:00:06.0 mem = 974.2M
Iteration 14: Total net bbox = 4.668e+05 (2.02e+05 2.65e+05)
              Est.  stn bbox = 5.934e+05 (2.59e+05 3.34e+05)
              cpu = 0:00:00.6 real = 0:00:00.0 mem = 974.2M
Iteration 15: Total net bbox = 5.030e+05 (2.35e+05 2.67e+05)
              Est.  stn bbox = 6.303e+05 (2.93e+05 3.37e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 974.2M
*** cost = 5.030e+05 (2.35e+05 2.67e+05) (cpu for global=0:00:43.0) real=0:00:43.0***
Info: 0 clock gating cells identified, 0 (on average) moved
*** Starting refinePlace (0:01:12 mem=872.7M) ***
Total net bbox length = 5.030e+05 (2.355e+05 2.675e+05) (ext = 3.015e+04)
Move report: Detail placement moves 19451 insts, mean move: 1.70 um, max move: 49.40 um
	Max move on inst (mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U1138): (407.60, 357.40) --> (413.80, 314.20)
	Runtime: CPU: 0:00:03.6 REAL: 0:00:03.0 MEM: 880.9MB
Summary Report:
Instances move: 19451 (out of 22610 movable)
Mean displacement: 1.70 um
Max displacement: 49.40 um (Instance: mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U1138) (407.6, 357.4) -> (413.8, 314.2)
	Length: 10 sites, height: 1 rows, site name: core, cell type: XNR2D1
Total net bbox length = 4.847e+05 (2.170e+05 2.678e+05) (ext = 2.988e+04)
Runtime: CPU: 0:00:03.6 REAL: 0:00:03.0 MEM: 880.9MB
*** Finished refinePlace (0:01:16 mem=880.9M) ***
*** Finished Initial Placement (cpu=0:00:51.5, real=0:00:51.0, mem=880.9M) ***
Starting IO pin assignment...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=17660 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=24818  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 24818 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 24818 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 5.967162e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 86556
[NR-eagl] Layer2(M2)(V) length: 2.056290e+05um, number of vias: 119814
[NR-eagl] Layer3(M3)(H) length: 2.394423e+05um, number of vias: 11028
[NR-eagl] Layer4(M4)(V) length: 9.555849e+04um, number of vias: 3396
[NR-eagl] Layer5(M5)(H) length: 4.110765e+04um, number of vias: 1888
[NR-eagl] Layer6(M6)(V) length: 3.155103e+04um, number of vias: 10
[NR-eagl] Layer7(M7)(H) length: 1.019000e+02um, number of vias: 8
[NR-eagl] Layer8(M8)(V) length: 2.632000e+02um, number of vias: 0
[NR-eagl] Total length: 6.136535e+05um, number of vias: 222700
[NR-eagl] End Peak syMemory usage = 911.9 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 0.95 seconds
**placeDesign ... cpu = 0: 0:59, real = 0: 0:59, mem = 901.8M **
-clockNDRAwarePlaceOpt false               # bool, default=false, private
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
WC_VIEW BC_VIEW
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPTS-403):	Delay calculation was forced to extrapolate table data outside of the characterized range. In some cases, extrapolation can reduce the accuracy of the delay calculation. You can enable more detailed reporting of these cases by enabling the command 'setDelayCalMode -reportOutBound true'.
Type 'man IMPTS-403' for more detail.
**WARN: (IMPOPT-7136):	timing_socv_statistical_min_max_mode 'statistical' is not supported by Innovus. Setting it to 'mean_and_three_sigma_bounded'.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 909.8M, totSessionCpu=0:01:19 **
Added -handlePreroute to trialRouteMode
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.1
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
WC_VIEW BC_VIEW
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=910.8M)
Extraction called for design 'core' of instances=22610 and nets=25074 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 910.793M)
** Profile ** Start :  cpu=0:00:00.0, mem=910.8M
** Profile ** Other data :  cpu=0:00:00.1, mem=910.8M
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1012.3 CPU=0:00:03.0 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:04.0  real=0:00:04.0  mem= 1012.3M) ***
*** Done Building Timing Graph (cpu=0:00:04.4 real=0:00:04.0 totSessionCpu=0:01:24 mem=1012.3M)
** Profile ** Overall slacks :  cpu=0:00:04.4, mem=1012.3M
** Profile ** DRVs :  cpu=0:00:00.4, mem=1012.3M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -9.091  |
|           TNS (ns):|-12426.7 |
|    Violating Paths:|  6091   |
|          All Paths:|  6712   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    195 (195)     |   -0.577   |    195 (195)     |
|   max_tran     |    198 (9349)    |   -7.881   |    198 (9349)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.461%
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1012.3M
**optDesign ... cpu = 0:00:05, real = 0:00:06, mem = 959.7M, totSessionCpu=0:01:24 **
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 962.7M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 962.7M) ***

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 22610

Instance distribution across the VT partitions:

 LVT : inst = 7243 (32.0%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 7243 (32.0%)

 HVT : inst = 15367 (68.0%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 15367 (68.0%)

Reporting took 0 sec
**INFO: Num dontuse cells 97, Num usable cells 843
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 843
Info: 1 clock net  excluded from IPO operation.
Design State:
    #signal nets       :  24978
    #routed signal nets:  0
    #clock nets        :  0
    #routed clock nets :  0
OptMgr: Begin leakage power optimization
OptMgr: Number of active setup views: 1

Power Net Detected:
    Voltage	    Name
    0.00V	    VSS
    0.90V	    VDD

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=797.61MB/797.61MB)

Begin Processing Timing Window Data for Power Calculation

clk(1000MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=797.73MB/797.73MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=797.77MB/797.77MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-09 20:07:00 (2025-Mar-10 03:07:00 GMT)
2025-Mar-09 20:07:00 (2025-Mar-10 03:07:00 GMT): 10%
2025-Mar-09 20:07:00 (2025-Mar-10 03:07:00 GMT): 20%
2025-Mar-09 20:07:00 (2025-Mar-10 03:07:00 GMT): 30%
2025-Mar-09 20:07:00 (2025-Mar-10 03:07:00 GMT): 40%
2025-Mar-09 20:07:00 (2025-Mar-10 03:07:00 GMT): 50%
2025-Mar-09 20:07:00 (2025-Mar-10 03:07:00 GMT): 60%
2025-Mar-09 20:07:00 (2025-Mar-10 03:07:00 GMT): 70%
2025-Mar-09 20:07:00 (2025-Mar-10 03:07:00 GMT): 80%
2025-Mar-09 20:07:00 (2025-Mar-10 03:07:00 GMT): 90%

Finished Levelizing
2025-Mar-09 20:07:01 (2025-Mar-10 03:07:01 GMT)

Starting Activity Propagation
2025-Mar-09 20:07:01 (2025-Mar-10 03:07:01 GMT)
** INFO:  (VOLTUS_POWR-1356): No default input activity has been set. Defaulting to 0.2.
Use 'set_default_switching_activity -input_activity' command to change the default activity value.

2025-Mar-09 20:07:01 (2025-Mar-10 03:07:01 GMT): 10%
2025-Mar-09 20:07:01 (2025-Mar-10 03:07:01 GMT): 20%

Finished Activity Propagation
2025-Mar-09 20:07:01 (2025-Mar-10 03:07:01 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=798.89MB/798.89MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-09 20:07:01 (2025-Mar-10 03:07:01 GMT)
 ... Calculating leakage power
2025-Mar-09 20:07:01 (2025-Mar-10 03:07:01 GMT): 10%
2025-Mar-09 20:07:01 (2025-Mar-10 03:07:01 GMT): 20%
2025-Mar-09 20:07:01 (2025-Mar-10 03:07:01 GMT): 30%
2025-Mar-09 20:07:01 (2025-Mar-10 03:07:01 GMT): 40%

Finished Calculating power
2025-Mar-09 20:07:01 (2025-Mar-10 03:07:01 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=799.05MB/799.05MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=799.05MB/799.05MB)

Ended Power Analysis: (cpu=0:00:01, real=0:00:01, mem(process/total)=799.09MB/799.09MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-09 20:07:01 (2025-Mar-10 03:07:01 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: core
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power -leakage
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Leakage Power:         0.93222447
-----------------------------------------------------------------------------------------


Group                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
Sequential                         0.288        30.9
Macro                                  0           0
IO                                     0           0
Combinational                     0.6442        69.1
Clock (Combinational)                  0           0
Clock (Sequential)                     0           0
-----------------------------------------------------------------------------------------
Total                             0.9322         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9     0.9322         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U1091 (FA1D4): 	 0.0002618
* 		Highest Leakage Power: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U1091 (FA1D4): 	 0.0002618
* 		Total Cap: 	1.73553e-10 F
* 		Total instances in design: 22610
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Total leakage power = 0.932224 mW
Cell usage statistics:  
Library tcbn65gpluswc , 22610 cells ( 100.000000%) , 0.932224 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=799.10MB/799.10MB)

OptMgr: Optimization mode is pre-route
OptMgr: current WNS: -9.191 ns
OptMgr: Using aggressive mode for Force Mode

Design leakage power (state independent) = 0.926 mW
Resizable instances =  22610 (100.0%), leakage = 0.926 mW (100.0%)
Leakage power distribution among resizable instances:
 Total LVT =   7243 (32.0%), lkg = 0.262 mW (28.3%)
   -ve slk =   7237 (32.0%), lkg = 0.262 mW (28.3%)
 Total MVT =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
   -ve slk =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
 Total HVT =  15367 (68.0%), lkg = 0.664 mW (71.7%)
   -ve slk =  15201 (67.2%), lkg = 0.662 mW (71.5%)

OptMgr: Begin forced downsizing
OptMgr: 6960 instances resized in force mode
OptMgr: Updating timing
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1026.35 CPU=0:00:03.1 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:04.0  real=0:00:04.0  mem= 1026.4M) ***
OptMgr: Design WNS: -11.605 ns
OptMgr: 2056 (30%) instances reverted to original cell
OptMgr: Updating timing
OptMgr: Design WNS: -9.191 ns

Design leakage power (state independent) = 0.865 mW
Resizable instances =  22610 (100.0%), leakage = 0.865 mW (100.0%)
Leakage power distribution among resizable instances:
 Total LVT =   3164 (14.0%), lkg = 0.130 mW (15.0%)
   -ve slk =   3158 (14.0%), lkg = 0.130 mW (15.0%)
 Total MVT =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
   -ve slk =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
 Total HVT =  19446 (86.0%), lkg = 0.735 mW (85.0%)
   -ve slk =  19284 (85.3%), lkg = 0.733 mW (84.8%)


Summary: cell sizing

 4904 instances changed cell type

                       UpSize    DownSize   SameSize   Total
                       ------    --------   --------   -----
    Sequential            0          0          0          0
 Combinational            0          0       4904       4904

    1 instances changed cell type from        AN2D0   to    CKAN2D0
    4 instances changed cell type from        AN2D1   to    CKAN2D0
   15 instances changed cell type from       AN2XD1   to    CKAN2D0
  204 instances changed cell type from       AO21D1   to     AO21D0
    6 instances changed cell type from      AOI21D1   to    AOI21D0
   10 instances changed cell type from      CKAN2D1   to    CKAN2D0
  327 instances changed cell type from     CKMUX2D1   to   CKMUX2D0
  137 instances changed cell type from      CKND2D1   to    CKND2D0
  193 instances changed cell type from     CKXOR2D1   to   CKXOR2D0
    1 instances changed cell type from     CKXOR2D1   to     XOR2D0
   52 instances changed cell type from       IND2D1   to     IND2D0
  117 instances changed cell type from       INR2D1   to     INR2D0
    1 instances changed cell type from       INR2D1   to    INR2XD0
   48 instances changed cell type from       INR2D2   to    INR2XD1
   29 instances changed cell type from      INR2XD0   to     INR2D0
  163 instances changed cell type from        INVD1   to      CKND0
    4 instances changed cell type from      IOA21D1   to    IOA21D0
    3 instances changed cell type from     MOAI22D1   to   MOAI22D0
   29 instances changed cell type from        ND2D0   to    CKND2D0
  119 instances changed cell type from        ND2D1   to    CKND2D0
   93 instances changed cell type from        ND2D2   to    CKND2D2
   12 instances changed cell type from        ND2D3   to    CKND2D3
   32 instances changed cell type from        ND2D4   to    CKND2D4
    2 instances changed cell type from        ND2D8   to    CKND2D8
    2 instances changed cell type from        ND3D1   to      ND3D0
    1 instances changed cell type from        ND4D1   to      ND4D0
   25 instances changed cell type from        NR2D1   to      NR2D0
    6 instances changed cell type from        NR2D1   to     NR2XD0
   29 instances changed cell type from        NR2D2   to     NR2XD1
    1 instances changed cell type from        NR2D4   to     NR2XD2
   30 instances changed cell type from       NR2XD0   to      NR2D0
    3 instances changed cell type from       OA21D1   to     OA21D0
   35 instances changed cell type from      OAI21D1   to    OAI21D0
  937 instances changed cell type from      OAI22D1   to    OAI22D0
   38 instances changed cell type from        OR2D1   to      OR2D0
    2 instances changed cell type from       OR2XD1   to      OR2D0
 2144 instances changed cell type from       XNR2D1   to     XNR2D0
    2 instances changed cell type from       XNR3D1   to     XNR3D0
   47 instances changed cell type from       XOR3D1   to     XOR3D0
  checkSum: 4904



Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=826.89MB/826.89MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=826.99MB/826.99MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=826.99MB/826.99MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-09 20:07:12 (2025-Mar-10 03:07:12 GMT)
2025-Mar-09 20:07:12 (2025-Mar-10 03:07:12 GMT): 10%
2025-Mar-09 20:07:12 (2025-Mar-10 03:07:12 GMT): 20%
2025-Mar-09 20:07:12 (2025-Mar-10 03:07:12 GMT): 30%
2025-Mar-09 20:07:12 (2025-Mar-10 03:07:12 GMT): 40%
2025-Mar-09 20:07:12 (2025-Mar-10 03:07:12 GMT): 50%
2025-Mar-09 20:07:12 (2025-Mar-10 03:07:12 GMT): 60%
2025-Mar-09 20:07:12 (2025-Mar-10 03:07:12 GMT): 70%
2025-Mar-09 20:07:12 (2025-Mar-10 03:07:12 GMT): 80%
2025-Mar-09 20:07:12 (2025-Mar-10 03:07:12 GMT): 90%

Finished Levelizing
2025-Mar-09 20:07:12 (2025-Mar-10 03:07:12 GMT)

Starting Activity Propagation
2025-Mar-09 20:07:12 (2025-Mar-10 03:07:12 GMT)
2025-Mar-09 20:07:12 (2025-Mar-10 03:07:12 GMT): 10%
2025-Mar-09 20:07:12 (2025-Mar-10 03:07:12 GMT): 20%

Finished Activity Propagation
2025-Mar-09 20:07:13 (2025-Mar-10 03:07:13 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=830.63MB/830.63MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-09 20:07:13 (2025-Mar-10 03:07:13 GMT)
 ... Calculating leakage power
2025-Mar-09 20:07:13 (2025-Mar-10 03:07:13 GMT): 10%
2025-Mar-09 20:07:13 (2025-Mar-10 03:07:13 GMT): 20%
2025-Mar-09 20:07:13 (2025-Mar-10 03:07:13 GMT): 30%
2025-Mar-09 20:07:13 (2025-Mar-10 03:07:13 GMT): 40%

Finished Calculating power
2025-Mar-09 20:07:13 (2025-Mar-10 03:07:13 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=830.63MB/830.63MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=830.63MB/830.63MB)

Ended Power Analysis: (cpu=0:00:02, real=0:00:01, mem(process/total)=830.63MB/830.63MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-09 20:07:13 (2025-Mar-10 03:07:13 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: core
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power -leakage
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Leakage Power:         0.87051094
-----------------------------------------------------------------------------------------


Group                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
Sequential                         0.288       33.09
Macro                                  0           0
IO                                     0           0
Combinational                     0.5825       66.91
Clock (Combinational)                  0           0
Clock (Sequential)                     0           0
-----------------------------------------------------------------------------------------
Total                             0.8705         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9     0.8705         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U1091 (FA1D4): 	 0.0002618
* 		Highest Leakage Power: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U1091 (FA1D4): 	 0.0002618
* 		Total Cap: 	1.6983e-10 F
* 		Total instances in design: 22610
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Total leakage power = 0.870511 mW
Cell usage statistics:  
Library tcbn65gpluswc , 22610 cells ( 100.000000%) , 0.870511 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=831.40MB/831.40MB)

OptMgr: Leakage power optimization took: 13 seconds
OptMgr: End leakage power optimization
The useful skew maximum allowed delay is: 0.2
**INFO: Num dontuse cells 97, Num usable cells 843
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 843
Info: 1 clock net  excluded from IPO operation.
*info: There are 18 candidate Buffer cells
*info: There are 18 candidate Inverter cells

Netlist preparation processing... 

Constant propagation run...
CPU of constant propagation run : 0:00:00.0 (mem :1147.4M)

Dangling output instance removal run...
CPU of dangling output instance removal run : 0:00:00.0 (mem :1147.4M)

Dont care observability instance removal run...
CPU of dont care observability instance removal run : 0:00:00.0 (mem :1147.4M)

Removed instances... 

Replaced instances... 

Removed 0 instance
	CPU for removing db instances : 0:00:00.0 (mem :1147.4M)
	CPU for removing timing graph nodes : 0:00:00.0 (mem :1147.4M)
CPU of: netlist preparation :0:00:00.0 (mem :1147.4M)

Mark undriven nets with IPOIgnored run...
**WARN: (IMPOPT-7098):	WARNING: out[159] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: out[158] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: out[157] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: out[156] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: out[155] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: out[154] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: out[153] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: out[152] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: out[151] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: out[150] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: out[149] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: out[148] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: out[147] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: out[146] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: out[145] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: out[144] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: out[143] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: out[142] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: out[141] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: out[140] is an undriven net with 1 fanouts.
**WARN: (EMS-27):	Message (IMPOPT-7098) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
CPU of marking undriven nets with IPOIgnored run : 0:00:00.0 (mem :1147.4M)
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch

Completed downsize cell map
Forced downsizing resized 1243 out of 22610 instances
     #inst not ok to resize: 0
     #inst with no smaller cells: 16450
**INFO: Num dontuse cells 97, Num usable cells 843
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 843
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -14.031  TNS Slack -26491.612 Density 48.48
+----------+---------+--------+----------+------------+--------+
| Density  | Commits |  WNS   |   TNS    |    Real    |  Mem   |
+----------+---------+--------+----------+------------+--------+
|    48.48%|        -| -14.031|-26491.612|   0:00:00.0| 1230.6M|
|    48.48%|        1| -14.031|-26491.611|   0:00:01.0| 1230.6M|
|    48.47%|        2| -14.031|-26491.449|   0:00:00.0| 1230.6M|
|    48.10%|      606| -14.031|-26443.744|   0:00:04.0| 1230.6M|
|    48.10%|        3| -14.031|-26443.672|   0:00:01.0| 1230.6M|
|    48.10%|        0| -14.031|-26443.672|   0:00:00.0| 1230.6M|
+----------+---------+--------+----------+------------+--------+
Reclaim Optimization End WNS Slack -14.031  TNS Slack -26443.672 Density 48.10
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:07.5) (real = 0:00:08.0) **
Executing incremental physical updates
Executing incremental physical updates
*** Finished Area Reclaim Optimization (cpu=0:00:08, real=0:00:08, mem=1071.76M, totSessionCpu=0:01:53).
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 97, Num usable cells 843
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 843
Begin: GigaOpt high fanout net optimization
Info: 1 clock net  excluded from IPO operation.
+----------+---------+--------+----------+------------+--------+
| Density  | Commits |  WNS   |   TNS    |    Real    |  Mem   |
+----------+---------+--------+----------+------------+--------+
|    48.10%|        -| -14.031|-26443.672|   0:00:00.0| 1205.3M|
|    48.10%|        -| -14.031|-26443.672|   0:00:00.0| 1205.3M|
+----------+---------+--------+----------+------------+--------+

*** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1205.3M) ***
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 1 clock net  excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|   336   | 10872   |   295   |    295  |     0   |     0   |     0   |     0   | -14.03 |          0|          0|          0|  48.10  |            |           |
|    28   |  1582   |     0   |      0  |     0   |     0   |     0   |     0   | -2.32 |        191|          0|        274|  48.33  |   0:00:08.0|    1227.6M|
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -2.32 |          1|          0|         27|  48.34  |   0:00:02.0|    1227.6M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:10.1 real=0:00:11.0 mem=1227.6M) ***

End: GigaOpt DRV Optimization
Leakage Power Opt: resetting the buf/inv selection
**optDesign ... cpu = 0:00:51, real = 0:00:51, mem = 1076.7M, totSessionCpu=0:02:09 **
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 97, Num usable cells 843
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 843
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 257 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack -2.320  TNS Slack -4149.037 
+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   |   TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.320|-4149.037|    48.34%|   0:00:00.0| 1222.3M|   WC_VIEW|  default| ofifo_inst/col_idx_7__fifo_instance/q6_reg_9_/D    |
|  -2.310|-2834.066|    48.57%|   0:00:16.0| 1292.3M|   WC_VIEW|  default| ofifo_inst/col_idx_7__fifo_instance/q6_reg_9_/D    |
|  -2.310|-2497.135|    49.03%|   0:00:12.0| 1292.3M|   WC_VIEW|  default| ofifo_inst/col_idx_7__fifo_instance/q6_reg_9_/D    |
|  -2.310|-2497.135|    49.03%|   0:00:01.0| 1292.3M|   WC_VIEW|  default| ofifo_inst/col_idx_7__fifo_instance/q6_reg_9_/D    |
|  -1.662|-1674.760|    49.52%|   0:00:32.0| 1292.3M|   WC_VIEW|  default| ofifo_inst/col_idx_7__fifo_instance/q3_reg_13_/D   |
|  -1.662|-1624.629|    49.64%|   0:00:09.0| 1287.6M|   WC_VIEW|  default| ofifo_inst/col_idx_7__fifo_instance/q3_reg_13_/D   |
|  -1.662|-1611.919|    49.75%|   0:00:04.0| 1287.6M|   WC_VIEW|  default| ofifo_inst/col_idx_7__fifo_instance/q3_reg_13_/D   |
|  -1.662|-1611.919|    49.75%|   0:00:01.0| 1287.6M|   WC_VIEW|  default| ofifo_inst/col_idx_7__fifo_instance/q3_reg_13_/D   |
|  -1.525|-1489.956|    50.11%|   0:00:13.0| 1287.6M|   WC_VIEW|  default| ofifo_inst/col_idx_7__fifo_instance/q3_reg_13_/D   |
|  -1.525|-1488.976|    50.13%|   0:00:06.0| 1285.1M|   WC_VIEW|  default| ofifo_inst/col_idx_7__fifo_instance/q3_reg_13_/D   |
|  -1.525|-1488.590|    50.15%|   0:00:02.0| 1304.2M|   WC_VIEW|  default| ofifo_inst/col_idx_7__fifo_instance/q3_reg_13_/D   |
|  -1.525|-1488.590|    50.15%|   0:00:01.0| 1304.2M|   WC_VIEW|  default| ofifo_inst/col_idx_7__fifo_instance/q3_reg_13_/D   |
|  -1.493|-1454.849|    50.47%|   0:00:06.0| 1304.2M|   WC_VIEW|  default| ofifo_inst/col_idx_7__fifo_instance/q3_reg_13_/D   |
|  -1.491|-1454.651|    50.47%|   0:00:04.0| 1304.2M|   WC_VIEW|  default| ofifo_inst/col_idx_7__fifo_instance/q3_reg_13_/D   |
|  -1.491|-1454.437|    50.47%|   0:00:02.0| 1304.2M|   WC_VIEW|  default| ofifo_inst/col_idx_7__fifo_instance/q3_reg_13_/D   |
|  -1.491|-1454.437|    50.47%|   0:00:01.0| 1304.2M|   WC_VIEW|  default| ofifo_inst/col_idx_7__fifo_instance/q3_reg_13_/D   |
|  -1.491|-1444.262|    50.58%|   0:00:03.0| 1304.2M|   WC_VIEW|  default| ofifo_inst/col_idx_7__fifo_instance/q3_reg_13_/D   |
|  -1.491|-1444.262|    50.58%|   0:00:04.0| 1304.2M|   WC_VIEW|  default| ofifo_inst/col_idx_7__fifo_instance/q3_reg_13_/D   |
+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:01:57 real=0:01:57 mem=1304.2M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:01:57 real=0:01:57 mem=1304.2M) ***
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** GigaOpt Global Opt End WNS Slack -1.491  TNS Slack -1444.263 
End: GigaOpt Global Optimization
Leakage Power Opt: resetting the buf/inv selection

Active setup views:
 WC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

*** Timing NOT met, worst failing slack is -1.491
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 97, Num usable cells 843
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 843
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -1.491  TNS Slack -1444.263 Density 50.58
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    50.58%|        -|  -1.491|-1444.263|   0:00:00.0| 1272.0M|
|    50.56%|       37|  -1.491|-1443.565|   0:00:03.0| 1272.0M|
|    50.56%|        0|  -1.491|-1443.565|   0:00:00.0| 1272.0M|
|    50.53%|       26|  -1.491|-1443.585|   0:00:01.0| 1272.0M|
|    50.24%|      790|  -1.485|-1444.798|   0:00:06.0| 1272.0M|
|    50.23%|       23|  -1.485|-1444.802|   0:00:00.0| 1272.0M|
|    50.23%|        1|  -1.485|-1444.802|   0:00:01.0| 1272.0M|
|    50.23%|        0|  -1.485|-1444.802|   0:00:00.0| 1272.0M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -1.485  TNS Slack -1444.802 Density 50.23
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:12.6) (real = 0:00:13.0) **
Executing incremental physical updates
Executing incremental physical updates
*** Finished Area Reclaim Optimization (cpu=0:00:13, real=0:00:13, mem=1123.22M, totSessionCpu=0:04:26).
setup target slack: 0.1
extra slack: 0.1
std delay: 0.0142
real setup target slack: 0.0142
[NR-eagl] Started earlyGlobalRoute kernel
[NR-eagl] Initial Peak syMemory usage = 1123.2 MB
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=17660 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=25589  numIgnoredNets=3
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 25586 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 25586 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 6.023250e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eagl] End Peak syMemory usage = 1147.9 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 0.52 seconds
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
*** Starting refinePlace (0:04:28 mem=1147.9M) ***
incr SKP is on..., with optDC mode
tdgpInitIgnoreNetLoadFix on 
(cpu=0:00:01.2 mem=1147.9M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:01.5 mem=1147.9M) ***
Move report: Timing Driven Placement moves 23378 insts, mean move: 26.73 um, max move: 173.20 um
	Max move on inst (mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_27_): (363.60, 119.80) --> (419.80, 236.80)
	Runtime: CPU: 0:01:44 REAL: 0:01:45 MEM: 1295.0MB
Move report: Detail placement moves 3743 insts, mean move: 1.68 um, max move: 16.60 um
	Max move on inst (mac_array_instance/FE_OFC792_q_temp_166_): (208.60, 359.20) --> (225.20, 359.20)
	Runtime: CPU: 0:00:03.1 REAL: 0:00:03.0 MEM: 1295.0MB
Summary Report:
Instances move: 23377 (out of 23381 movable)
Mean displacement: 26.74 um
Max displacement: 174.00 um (Instance: mac_array_instance/col_idx_6__mac_col_inst/FE_OFC748_q_temp_411_) (363.6, 119.8) -> (422.4, 235)
	Length: 12 sites, height: 1 rows, site name: core, cell type: BUFFD6
Runtime: CPU: 0:01:47 REAL: 0:01:48 MEM: 1295.0MB
*** Finished refinePlace (0:06:15 mem=1295.0M) ***
Trial Route Overflow 0(H) 0(V)
Starting congestion repair ...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=17660 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=25589  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 25589 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 25589 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.312358e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Skipped repairing congestion.
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 88095
[NR-eagl] Layer2(M2)(V) length: 2.066744e+05um, number of vias: 130668
[NR-eagl] Layer3(M3)(H) length: 2.263156e+05um, number of vias: 6430
[NR-eagl] Layer4(M4)(V) length: 6.587968e+04um, number of vias: 2719
[NR-eagl] Layer5(M5)(H) length: 2.855712e+04um, number of vias: 1571
[NR-eagl] Layer6(M6)(V) length: 1.995820e+04um, number of vias: 6
[NR-eagl] Layer7(M7)(H) length: 2.000000e+00um, number of vias: 0
[NR-eagl] Layer8(M8)(V) length: 0.000000e+00um, number of vias: 0
[NR-eagl] Total length: 5.473870e+05um, number of vias: 229489
End of congRepair (cpu=0:00:01.1, real=0:00:01.0)
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1155.7M)
Extraction called for design 'core' of instances=23381 and nets=25846 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1155.746M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:04:59, real = 0:04:59, mem = 1147.1M, totSessionCpu=0:06:17 **
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1234.42 CPU=0:00:03.1 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:04.1  real=0:00:04.0  mem= 1234.4M) ***
*** Timing NOT met, worst failing slack is -1.400
*** Check timing (0:00:04.6)
**INFO: Num dontuse cells 97, Num usable cells 843
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 843
Begin: GigaOpt Optimization in TNS mode
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 257 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -1.400 TNS Slack -1408.744 Density 50.23
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.400|   -1.400|-1401.416|-1408.744|    50.23%|   0:00:00.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_13_/D   |
|  -1.358|   -1.358|-1390.533|-1397.861|    50.23%|   0:00:00.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_14_/D   |
|  -1.339|   -1.339|-1379.209|-1386.536|    50.23%|   0:00:01.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_14_/D   |
|  -1.322|   -1.322|-1372.737|-1380.065|    50.23%|   0:00:00.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_14_/D   |
|  -1.317|   -1.317|-1347.669|-1354.997|    50.24%|   0:00:00.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_14_/D   |
|  -1.303|   -1.303|-1346.332|-1353.659|    50.24%|   0:00:00.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_15_/D   |
|  -1.281|   -1.281|-1339.728|-1347.056|    50.25%|   0:00:01.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_12_/D   |
|  -1.270|   -1.270|-1323.114|-1330.442|    50.26%|   0:00:00.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_15_/D   |
|  -1.262|   -1.262|-1317.369|-1324.697|    50.26%|   0:00:00.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_12_/D   |
|  -1.240|   -1.240|-1303.575|-1310.903|    50.27%|   0:00:01.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_16_/D   |
|  -1.230|   -1.230|-1288.267|-1295.595|    50.27%|   0:00:00.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_15_/D   |
|  -1.219|   -1.219|-1278.798|-1286.126|    50.27%|   0:00:00.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_15_/D   |
|  -1.208|   -1.208|-1266.646|-1273.974|    50.28%|   0:00:01.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_16_/D   |
|  -1.204|   -1.204|-1260.272|-1267.599|    50.28%|   0:00:00.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_16_/D   |
|  -1.196|   -1.196|-1254.312|-1261.640|    50.28%|   0:00:00.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_18_/D   |
|  -1.188|   -1.188|-1249.131|-1256.459|    50.29%|   0:00:01.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_18_/D   |
|  -1.172|   -1.172|-1241.700|-1249.027|    50.29%|   0:00:00.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_15_/D   |
|  -1.161|   -1.161|-1232.189|-1239.517|    50.29%|   0:00:00.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_19_/D   |
|  -1.156|   -1.156|-1226.871|-1234.199|    50.31%|   0:00:01.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_15_/D   |
|  -1.153|   -1.153|-1222.076|-1229.403|    50.31%|   0:00:01.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_15_/D   |
|  -1.149|   -1.149|-1217.149|-1224.477|    50.32%|   0:00:00.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_15_/D   |
|  -1.143|   -1.143|-1210.624|-1217.952|    50.33%|   0:00:01.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_19_/D   |
|  -1.141|   -1.141|-1205.982|-1213.310|    50.34%|   0:00:00.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_18_/D   |
|  -1.136|   -1.136|-1199.870|-1207.198|    50.34%|   0:00:01.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_12_/D   |
|  -1.136|   -1.136|-1194.749|-1202.077|    50.35%|   0:00:00.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_12_/D   |
|  -1.136|   -1.136|-1194.473|-1201.801|    50.35%|   0:00:00.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_12_/D   |
|  -1.132|   -1.132|-1191.191|-1198.519|    50.36%|   0:00:01.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_12_/D   |
|  -1.131|   -1.131|-1187.863|-1195.190|    50.38%|   0:00:00.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_12_/D   |
|  -1.131|   -1.131|-1187.407|-1194.734|    50.38%|   0:00:00.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_12_/D   |
|  -1.131|   -1.131|-1185.829|-1193.157|    50.38%|   0:00:01.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_12_/D   |
|  -1.127|   -1.127|-1184.404|-1191.732|    50.39%|   0:00:00.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_14_/D   |
|  -1.123|   -1.123|-1181.009|-1188.337|    50.39%|   0:00:00.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_12_/D   |
|  -1.123|   -1.123|-1179.555|-1186.882|    50.40%|   0:00:01.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_12_/D   |
|  -1.121|   -1.121|-1179.045|-1186.373|    50.41%|   0:00:00.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_14_/D   |
|  -1.121|   -1.121|-1177.477|-1184.805|    50.41%|   0:00:00.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_14_/D   |
|  -1.115|   -1.115|-1176.505|-1183.833|    50.43%|   0:00:00.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_15_/D   |
|  -1.110|   -1.110|-1172.301|-1179.628|    50.44%|   0:00:01.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_15_/D   |
|  -1.109|   -1.109|-1164.601|-1171.928|    50.45%|   0:00:01.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_15_/D   |
|  -1.109|   -1.109|-1164.335|-1171.663|    50.45%|   0:00:00.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_15_/D   |
|  -1.109|   -1.109|-1161.897|-1169.225|    50.46%|   0:00:00.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_15_/D   |
|  -1.101|   -1.101|-1161.386|-1168.714|    50.48%|   0:00:00.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_15_/D   |
|  -1.100|   -1.100|-1159.095|-1166.423|    50.50%|   0:00:01.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_15_/D   |
|  -1.100|   -1.100|-1154.433|-1161.761|    50.50%|   0:00:01.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_15_/D   |
|  -1.097|   -1.097|-1153.352|-1160.680|    50.51%|   0:00:00.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_15_/D   |
|  -1.097|   -1.097|-1152.786|-1160.114|    50.52%|   0:00:00.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_15_/D   |
|  -1.092|   -1.092|-1152.242|-1159.569|    50.53%|   0:00:00.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_15_/D   |
|  -1.092|   -1.092|-1149.521|-1156.849|    50.55%|   0:00:01.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_15_/D   |
|  -1.090|   -1.090|-1148.650|-1155.977|    50.55%|   0:00:00.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_15_/D   |
|  -1.091|   -1.091|-1148.412|-1155.740|    50.56%|   0:00:01.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_15_/D   |
|  -1.088|   -1.088|-1148.184|-1155.511|    50.56%|   0:00:00.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_15_/D   |
|  -1.088|   -1.088|-1147.262|-1154.590|    50.57%|   0:00:00.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_15_/D   |
|  -1.084|   -1.084|-1146.474|-1153.802|    50.59%|   0:00:00.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_15_/D   |
|  -1.084|   -1.084|-1144.983|-1152.311|    50.60%|   0:00:01.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_15_/D   |
|  -1.081|   -1.081|-1143.782|-1151.110|    50.61%|   0:00:00.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_13_/D   |
|  -1.081|   -1.081|-1143.556|-1150.884|    50.62%|   0:00:01.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_13_/D   |
|  -1.079|   -1.079|-1142.911|-1150.239|    50.64%|   0:00:00.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_19_/D   |
|  -1.078|   -1.078|-1141.611|-1148.939|    50.65%|   0:00:01.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_15_/D   |
|  -1.078|   -1.078|-1141.421|-1148.749|    50.65%|   0:00:00.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_15_/D   |
|  -1.078|   -1.078|-1141.212|-1148.540|    50.65%|   0:00:00.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_15_/D   |
|  -1.075|   -1.075|-1140.639|-1147.967|    50.66%|   0:00:00.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_12_/D   |
|  -1.075|   -1.075|-1139.931|-1147.259|    50.66%|   0:00:00.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_12_/D   |
|  -1.072|   -1.072|-1139.617|-1146.945|    50.67%|   0:00:01.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_15_/D   |
|  -1.072|   -1.072|-1137.974|-1145.302|    50.68%|   0:00:00.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_15_/D   |
|  -1.072|   -1.072|-1137.807|-1145.134|    50.68%|   0:00:00.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_15_/D   |
|  -1.068|   -1.068|-1136.348|-1143.675|    50.70%|   0:00:00.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_15_/D   |
|  -1.067|   -1.067|-1135.595|-1142.923|    50.70%|   0:00:01.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q4_reg_15_/D   |
|  -1.067|   -1.067|-1135.432|-1142.760|    50.70%|   0:00:00.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q4_reg_15_/D   |
|  -1.067|   -1.067|-1135.371|-1142.699|    50.71%|   0:00:00.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q4_reg_15_/D   |
|  -1.066|   -1.066|-1134.644|-1141.972|    50.73%|   0:00:01.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_19_/D   |
|  -1.066|   -1.066|-1133.799|-1141.127|    50.73%|   0:00:00.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_19_/D   |
|  -1.066|   -1.066|-1133.723|-1141.051|    50.73%|   0:00:00.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_19_/D   |
|  -1.064|   -1.064|-1132.812|-1140.139|    50.74%|   0:00:00.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_15_/D   |
|  -1.064|   -1.064|-1131.455|-1138.783|    50.75%|   0:00:01.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_16_/D   |
|  -1.064|   -1.064|-1131.444|-1138.772|    50.75%|   0:00:00.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_16_/D   |
|  -1.062|   -1.062|-1130.286|-1137.614|    50.77%|   0:00:00.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_16_/D   |
|  -1.062|   -1.062|-1129.961|-1137.289|    50.78%|   0:00:01.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_16_/D   |
|  -1.061|   -1.061|-1128.443|-1135.770|    50.80%|   0:00:00.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_18_/D   |
|  -1.061|   -1.061|-1127.740|-1135.068|    50.81%|   0:00:00.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_18_/D   |
|  -1.061|   -1.061|-1127.717|-1135.045|    50.81%|   0:00:00.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_18_/D   |
|  -1.057|   -1.057|-1126.191|-1133.519|    50.85%|   0:00:01.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_15_/D   |
|  -1.057|   -1.057|-1124.530|-1131.858|    50.85%|   0:00:01.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_15_/D   |
|  -1.057|   -1.057|-1124.492|-1131.820|    50.85%|   0:00:00.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_15_/D   |
|  -1.055|   -1.055|-1123.131|-1130.458|    50.89%|   0:00:00.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_15_/D   |
|  -1.054|   -1.054|-1121.933|-1129.260|    50.90%|   0:00:01.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_15_/D   |
|  -1.054|   -1.054|-1121.719|-1129.047|    50.90%|   0:00:00.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_15_/D   |
|  -1.054|   -1.054|-1121.406|-1128.734|    50.92%|   0:00:00.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_14_/D   |
|  -1.052|   -1.052|-1120.611|-1127.939|    50.94%|   0:00:01.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_16_/D   |
|  -1.052|   -1.052|-1119.493|-1126.820|    50.95%|   0:00:00.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_16_/D   |
|  -1.050|   -1.050|-1118.620|-1125.947|    50.97%|   0:00:01.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_15_/D   |
|  -1.050|   -1.050|-1117.928|-1125.256|    50.98%|   0:00:00.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_15_/D   |
|  -1.048|   -1.048|-1116.852|-1124.180|    51.00%|   0:00:00.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_15_/D   |
|  -1.048|   -1.048|-1116.396|-1123.724|    51.02%|   0:00:02.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_15_/D   |
|  -1.048|   -1.048|-1116.151|-1123.479|    51.03%|   0:00:00.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_15_/D   |
|  -1.048|   -1.048|-1113.046|-1120.374|    51.07%|   0:00:01.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_15_/D   |
|  -1.046|   -1.046|-1112.522|-1119.850|    51.08%|   0:00:00.0| 1329.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_15_/D   |
|  -1.045|   -1.045|-1113.422|-1120.750|    51.09%|   0:00:01.0| 1327.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_15_/D   |
|  -1.045|   -1.045|-1112.922|-1120.250|    51.11%|   0:00:01.0| 1327.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_15_/D   |
|  -1.045|   -1.045|-1110.870|-1118.198|    51.11%|   0:00:00.0| 1327.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_15_/D   |
|  -1.045|   -1.045|-1109.809|-1117.136|    51.14%|   0:00:01.0| 1327.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_15_/D   |
|  -1.044|   -1.044|-1109.005|-1116.333|    51.14%|   0:00:00.0| 1327.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_15_/D   |
|  -1.044|   -1.044|-1108.283|-1115.610|    51.15%|   0:00:00.0| 1327.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_15_/D   |
|  -1.044|   -1.044|-1107.897|-1115.225|    51.15%|   0:00:00.0| 1327.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_15_/D   |
|  -1.044|   -1.044|-1107.742|-1115.069|    51.15%|   0:00:00.0| 1327.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_15_/D   |
|  -1.045|   -1.045|-1107.520|-1114.848|    51.16%|   0:00:00.0| 1327.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_15_/D   |
|  -1.045|   -1.045|-1107.298|-1114.626|    51.16%|   0:00:00.0| 1327.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_15_/D   |
|  -1.045|   -1.045|-1107.185|-1114.513|    51.17%|   0:00:00.0| 1327.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_15_/D   |
|  -1.045|   -1.045|-1104.824|-1112.152|    51.20%|   0:00:02.0| 1327.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_15_/D   |
|  -1.045|   -1.045|-1104.559|-1111.887|    51.20%|   0:00:00.0| 1327.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_15_/D   |
|  -1.045|   -1.045|-1103.322|-1110.649|    51.25%|   0:00:01.0| 1327.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_15_/D   |
|  -1.045|   -1.045|-1103.269|-1110.597|    51.25%|   0:00:00.0| 1327.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_15_/D   |
|  -1.045|   -1.045|-1101.633|-1108.961|    51.27%|   0:00:01.0| 1327.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_15_/D   |
|  -1.045|   -1.045|-1101.182|-1108.510|    51.28%|   0:00:00.0| 1327.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_15_/D   |
|  -1.045|   -1.045|-1101.023|-1108.351|    51.28%|   0:00:00.0| 1327.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_15_/D   |
|  -1.045|   -1.045|-1100.958|-1108.286|    51.28%|   0:00:00.0| 1327.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_15_/D   |
|  -1.045|   -1.045|-1098.714|-1106.042|    51.31%|   0:00:02.0| 1327.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_10_/D   |
|  -1.045|   -1.045|-1098.657|-1105.984|    51.31%|   0:00:00.0| 1327.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_10_/D   |
|  -1.045|   -1.045|-1097.091|-1104.419|    51.35%|   0:00:01.0| 1327.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_10_/D   |
|  -1.045|   -1.045|-1096.681|-1104.009|    51.35%|   0:00:00.0| 1327.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_10_/D   |
|  -1.045|   -1.045|-1095.839|-1103.167|    51.36%|   0:00:01.0| 1327.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_10_/D   |
|  -1.045|   -1.045|-1095.513|-1102.841|    51.39%|   0:00:00.0| 1327.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_10_/D   |
|  -1.045|   -1.045|-1095.432|-1102.760|    51.40%|   0:00:01.0| 1327.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_10_/D   |
|  -1.045|   -1.045|-1095.380|-1102.708|    51.40%|   0:00:00.0| 1327.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_10_/D   |
|  -1.045|   -1.045|-1092.417|-1099.745|    51.42%|   0:00:02.0| 1327.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_15_/D   |
|  -1.045|   -1.045|-1091.972|-1099.300|    51.42%|   0:00:00.0| 1327.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_15_/D   |
|  -1.045|   -1.045|-1090.586|-1097.914|    51.46%|   0:00:01.0| 1327.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_15_/D   |
|  -1.045|   -1.045|-1090.433|-1097.761|    51.47%|   0:00:00.0| 1327.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_15_/D   |
|  -1.045|   -1.045|-1090.026|-1097.354|    51.47%|   0:00:01.0| 1327.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_15_/D   |
|  -1.045|   -1.045|-1088.207|-1095.535|    51.52%|   0:00:01.0| 1327.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_15_/D   |
|  -1.045|   -1.045|-1085.088|-1092.416|    51.55%|   0:00:04.0| 1327.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
|  -1.045|   -1.045|-1084.168|-1091.496|    51.64%|   0:00:01.0| 1327.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
|  -1.045|   -1.045|-1083.613|-1090.941|    51.66%|   0:00:01.0| 1327.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
|  -1.045|   -1.045|-1083.312|-1090.639|    51.66%|   0:00:00.0| 1327.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
|  -1.045|   -1.045|-1082.787|-1090.115|    51.67%|   0:00:01.0| 1327.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_17_/D   |
|  -1.045|   -1.045|-1082.778|-1090.105|    51.67%|   0:00:00.0| 1327.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_17_/D   |
|  -1.045|   -1.045|-1082.721|-1090.049|    51.67%|   0:00:00.0| 1327.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_17_/D   |
|  -1.045|   -1.045|-1082.589|-1089.917|    51.71%|   0:00:01.0| 1327.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_17_/D   |
|  -1.045|   -1.045|-1081.391|-1088.719|    51.73%|   0:00:02.0| 1328.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_18_/D   |
|  -1.045|   -1.045|-1079.007|-1086.335|    51.79%|   0:00:01.0| 1328.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_18_/D   |
|  -1.045|   -1.045|-1078.725|-1086.052|    51.80%|   0:00:00.0| 1328.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_18_/D   |
|  -1.045|   -1.045|-1078.689|-1086.016|    51.80%|   0:00:01.0| 1328.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_18_/D   |
|  -1.045|   -1.045|-1078.447|-1085.775|    51.83%|   0:00:00.0| 1328.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_18_/D   |
|  -1.045|   -1.045|-1078.233|-1085.561|    51.84%|   0:00:02.0| 1329.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_12_/D   |
|  -1.045|   -1.045|-1077.707|-1085.035|    51.89%|   0:00:01.0| 1329.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_16_/D   |
|  -1.045|   -1.045|-1077.492|-1084.820|    51.89%|   0:00:00.0| 1329.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_16_/D   |
|  -1.045|   -1.045|-1077.401|-1084.729|    51.90%|   0:00:01.0| 1329.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_16_/D   |
|  -1.045|   -1.045|-1076.761|-1084.089|    51.93%|   0:00:00.0| 1330.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_16_/D   |
|  -1.045|   -1.045|-1076.750|-1084.078|    51.93%|   0:00:01.0| 1330.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_16_/D   |
|  -1.045|   -1.045|-1076.497|-1083.825|    51.96%|   0:00:01.0| 1330.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_18_/D   |
|  -1.045|   -1.045|-1076.254|-1083.582|    51.99%|   0:00:00.0| 1330.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_18_/D   |
|  -1.045|   -1.045|-1076.140|-1083.467|    52.00%|   0:00:01.0| 1330.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_15_/D   |
|  -1.045|   -1.045|-1075.826|-1083.154|    52.00%|   0:00:00.0| 1330.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_15_/D   |
|  -1.045|   -1.045|-1075.742|-1083.070|    52.00%|   0:00:00.0| 1330.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_15_/D   |
|  -1.045|   -1.045|-1075.597|-1082.925|    52.01%|   0:00:00.0| 1330.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_15_/D   |
|  -1.045|   -1.045|-1075.595|-1082.923|    52.03%|   0:00:01.0| 1330.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_15_/D   |
|  -1.045|   -1.045|-1074.458|-1081.786|    52.04%|   0:00:01.0| 1331.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_9_/D    |
|  -1.045|   -1.045|-1074.172|-1081.500|    52.06%|   0:00:00.0| 1331.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_9_/D    |
|  -1.045|   -1.045|-1074.060|-1081.388|    52.06%|   0:00:00.0| 1331.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_9_/D    |
|  -1.045|   -1.045|-1073.323|-1080.651|    52.06%|   0:00:01.0| 1331.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_9_/D    |
|  -1.045|   -1.045|-1073.239|-1080.567|    52.06%|   0:00:00.0| 1331.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_9_/D    |
|  -1.045|   -1.045|-1073.211|-1080.539|    52.06%|   0:00:00.0| 1331.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_9_/D    |
|  -1.045|   -1.045|-1070.994|-1078.322|    52.07%|   0:00:01.0| 1331.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_11_/D   |
|  -1.045|   -1.045|-1070.648|-1077.975|    52.08%|   0:00:00.0| 1331.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_11_/D   |
|  -1.045|   -1.045|-1069.658|-1076.986|    52.10%|   0:00:02.0| 1331.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_8_/D    |
|  -1.045|   -1.045|-1069.641|-1076.969|    52.10%|   0:00:00.0| 1331.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_8_/D    |
|  -1.045|   -1.045|-1069.536|-1076.864|    52.11%|   0:00:00.0| 1331.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_8_/D    |
|  -1.045|   -1.045|-1069.512|-1076.840|    52.11%|   0:00:00.0| 1331.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_8_/D    |
|  -1.045|   -1.045|-1069.446|-1076.773|    52.12%|   0:00:00.0| 1331.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_8_/D    |
|  -1.045|   -1.045|-1068.994|-1076.322|    52.14%|   0:00:02.0| 1331.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_8_/D    |
|  -1.045|   -1.045|-1068.800|-1076.127|    52.17%|   0:00:00.0| 1331.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_8_/D    |
|  -1.045|   -1.045|-1068.764|-1076.092|    52.17%|   0:00:00.0| 1331.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_8_/D    |
|  -1.045|   -1.045|-1068.760|-1076.087|    52.18%|   0:00:00.0| 1332.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_8_/D    |
|  -1.045|   -1.045|-1068.717|-1076.044|    52.18%|   0:00:01.0| 1332.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_8_/D    |
|  -1.045|   -1.045|-1068.371|-1075.699|    52.19%|   0:00:00.0| 1332.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_9_/D    |
|  -1.045|   -1.045|-1068.358|-1075.686|    52.19%|   0:00:00.0| 1332.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_9_/D    |
|  -1.045|   -1.045|-1068.353|-1075.681|    52.19%|   0:00:00.0| 1332.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_9_/D    |
|  -1.045|   -1.045|-1068.340|-1075.668|    52.19%|   0:00:00.0| 1332.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_9_/D    |
|  -1.045|   -1.045|-1068.337|-1075.664|    52.19%|   0:00:00.0| 1332.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_9_/D    |
|  -1.045|   -1.045|-1068.323|-1075.651|    52.19%|   0:00:00.0| 1332.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_9_/D    |
|  -1.045|   -1.045|-1066.469|-1073.797|    52.19%|   0:00:01.0| 1332.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_10_/D   |
|  -1.045|   -1.045|-1066.337|-1073.665|    52.20%|   0:00:00.0| 1332.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_10_/D   |
|  -1.045|   -1.045|-1066.334|-1073.662|    52.20%|   0:00:00.0| 1332.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_10_/D   |
|  -1.045|   -1.045|-1065.722|-1073.050|    52.20%|   0:00:01.0| 1332.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_9_/D    |
|  -1.045|   -1.045|-1065.681|-1073.009|    52.20%|   0:00:00.0| 1332.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_9_/D    |
|  -1.045|   -1.045|-1065.677|-1073.005|    52.20%|   0:00:00.0| 1332.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_9_/D    |
|  -1.045|   -1.045|-1064.418|-1071.746|    52.21%|   0:00:00.0| 1332.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_4_/D    |
|  -1.045|   -1.045|-1064.137|-1071.465|    52.21%|   0:00:01.0| 1332.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_4_/D    |
|  -1.045|   -1.045|-1063.015|-1070.342|    52.21%|   0:00:00.0| 1332.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_7_/D    |
|  -1.045|   -1.045|-1062.408|-1069.736|    52.21%|   0:00:00.0| 1332.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_5_/D    |
|  -1.045|   -1.045|-1062.357|-1069.685|    52.22%|   0:00:01.0| 1332.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_5_/D    |
|  -1.045|   -1.045|-1061.988|-1069.316|    52.22%|   0:00:00.0| 1332.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_5_/D    |
|  -1.045|   -1.045|-1060.007|-1067.335|    52.22%|   0:00:00.0| 1332.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_5_/D    |
|  -1.045|   -1.045|-1059.978|-1067.305|    52.22%|   0:00:00.0| 1332.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_5_/D    |
|  -1.045|   -1.045|-1059.934|-1067.262|    52.22%|   0:00:00.0| 1332.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_5_/D    |
|  -1.045|   -1.045|-1059.915|-1067.242|    52.22%|   0:00:01.0| 1332.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_5_/D    |
|  -1.045|   -1.045|-1059.718|-1067.046|    52.22%|   0:00:00.0| 1332.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_7_/D    |
|  -1.045|   -1.045|-1059.681|-1067.009|    52.22%|   0:00:00.0| 1332.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_7_/D    |
|  -1.045|   -1.045|-1059.434|-1066.762|    52.23%|   0:00:00.0| 1332.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_7_/D    |
|  -1.045|   -1.045|-1059.234|-1066.561|    52.23%|   0:00:01.0| 1332.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_7_/D    |
|  -1.045|   -1.045|-1058.789|-1066.117|    52.23%|   0:00:00.0| 1332.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_6_/D    |
|  -1.045|   -1.045|-1058.731|-1066.059|    52.24%|   0:00:00.0| 1332.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_6_/D    |
|  -1.045|   -1.045|-1058.500|-1065.828|    52.24%|   0:00:00.0| 1332.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_6_/D    |
|  -1.045|   -1.045|-1058.475|-1065.803|    52.24%|   0:00:01.0| 1332.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q4_reg_6_/D    |
|  -1.045|   -1.045|-1058.458|-1065.785|    52.24%|   0:00:00.0| 1332.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q4_reg_6_/D    |
|  -1.045|   -1.045|-1058.140|-1065.468|    52.25%|   0:00:00.0| 1332.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_3_/D    |
|  -1.045|   -1.045|-1058.089|-1065.417|    52.25%|   0:00:01.0| 1332.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q4_reg_4_/D    |
|  -1.045|   -1.045|-1057.998|-1065.326|    52.26%|   0:00:00.0| 1332.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_5_/D    |
|  -1.045|   -1.045|-1057.975|-1065.302|    52.26%|   0:00:00.0| 1332.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_5_/D    |
|  -1.045|   -1.045|-1057.799|-1065.127|    52.26%|   0:00:00.0| 1332.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_5_/D    |
|  -1.045|   -1.045|-1057.738|-1065.066|    52.26%|   0:00:00.0| 1332.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_5_/D    |
|  -1.045|   -1.045|-1057.588|-1064.916|    52.26%|   0:00:00.0| 1332.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_3_/D    |
|  -1.045|   -1.045|-1057.516|-1064.844|    52.26%|   0:00:00.0| 1332.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_3_/D    |
|  -1.045|   -1.045|-1057.332|-1064.659|    52.26%|   0:00:01.0| 1332.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_3_/D    |
|  -1.045|   -1.045|-1057.133|-1064.461|    52.26%|   0:00:00.0| 1332.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_3_/D    |
|  -1.045|   -1.045|-1057.116|-1064.444|    52.26%|   0:00:00.0| 1332.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_5_/D    |
|  -1.045|   -1.045|-1056.976|-1064.304|    52.27%|   0:00:00.0| 1332.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_5_/D    |
|  -1.045|   -1.045|-1056.909|-1064.237|    52.27%|   0:00:00.0| 1332.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_5_/D    |
|  -1.045|   -1.045|-1056.886|-1064.214|    52.27%|   0:00:00.0| 1332.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_4_/D    |
|  -1.045|   -1.045|-1056.819|-1064.147|    52.27%|   0:00:00.0| 1332.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_4_/D    |
|  -1.045|   -1.045|-1056.809|-1064.137|    52.27%|   0:00:00.0| 1332.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_4_/D    |
|  -1.045|   -1.045|-1056.742|-1064.070|    52.27%|   0:00:01.0| 1332.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_5_/D    |
|  -1.045|   -1.045|-1055.682|-1063.010|    52.27%|   0:00:00.0| 1332.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_3_/D    |
|  -1.045|   -1.045|-1055.605|-1062.933|    52.27%|   0:00:00.0| 1332.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_3_/D    |
|  -1.045|   -1.045|-1054.739|-1062.066|    52.28%|   0:00:00.0| 1332.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_2_/D    |
|  -1.045|   -1.045|-1054.597|-1061.925|    52.29%|   0:00:01.0| 1332.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_2_/D    |
|  -1.045|   -1.045|-1054.720|-1062.048|    52.30%|   0:00:00.0| 1332.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_2_/D    |
|  -1.045|   -1.045|-1054.565|-1061.893|    52.31%|   0:00:00.0| 1332.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_2_/D    |
|  -1.045|   -1.045|-1053.888|-1061.216|    52.32%|   0:00:01.0| 1332.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_2_/D    |
|  -1.045|   -1.045|-1053.851|-1061.179|    52.32%|   0:00:00.0| 1332.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_2_/D    |
|  -1.045|   -1.045|-1053.848|-1061.176|    52.32%|   0:00:00.0| 1332.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_3_/D    |
|  -1.045|   -1.045|-1053.798|-1061.126|    52.32%|   0:00:00.0| 1332.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_3_/D    |
|  -1.045|   -1.045|-1053.712|-1061.040|    52.32%|   0:00:01.0| 1332.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_2_/D    |
|  -1.045|   -1.045|-1053.570|-1060.898|    52.32%|   0:00:00.0| 1332.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_1_/D    |
|  -1.045|   -1.045|-1053.566|-1060.894|    52.32%|   0:00:00.0| 1332.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_2_/D    |
|  -1.045|   -1.045|-1053.531|-1060.859|    52.32%|   0:00:00.0| 1332.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_1_/D    |
|  -1.045|   -1.045|-1053.372|-1060.700|    52.32%|   0:00:00.0| 1332.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_1_/D    |
|  -1.045|   -1.045|-1053.367|-1060.695|    52.32%|   0:00:00.0| 1332.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_1_/D    |
|  -1.045|   -1.045|-1053.350|-1060.678|    52.32%|   0:00:00.0| 1332.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_1_/D    |
|  -1.045|   -1.045|-1053.102|-1060.430|    52.32%|   0:00:00.0| 1332.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_1_/D    |
|  -1.045|   -1.045|-1053.098|-1060.426|    52.32%|   0:00:00.0| 1332.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_1_/D    |
|  -1.045|   -1.045|-1053.048|-1060.376|    52.32%|   0:00:01.0| 1332.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_1_/D    |
|  -1.045|   -1.045|-1052.988|-1060.316|    52.32%|   0:00:00.0| 1332.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_1_/D    |
|  -1.045|   -1.045|-1052.955|-1060.283|    52.32%|   0:00:00.0| 1332.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_1_/D    |
|  -1.045|   -1.045|-1052.896|-1060.223|    52.32%|   0:00:00.0| 1332.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_1_/D    |
|  -1.045|   -1.045|-1051.483|-1058.907|    52.33%|   0:00:00.0| 1332.2M|   WC_VIEW|  reg2reg| psum_mem_instance/memory1_reg_51_/D                |
|  -1.045|   -1.045|-1050.481|-1057.924|    52.33%|   0:00:00.0| 1332.2M|   WC_VIEW|  reg2reg| psum_mem_instance/memory0_reg_52_/D                |
|  -1.045|   -1.045|-1048.848|-1056.328|    52.33%|   0:00:00.0| 1332.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_0_/D    |
|  -1.045|   -1.045|-1048.032|-1055.547|    52.33%|   0:00:00.0| 1332.2M|   WC_VIEW|  reg2reg| psum_mem_instance/memory0_reg_62_/D                |
|  -1.045|   -1.045|-1047.729|-1055.280|    52.33%|   0:00:00.0| 1332.2M|        NA|       NA| NA                                                 |
|  -1.045|   -1.045|-1047.729|-1055.280|    52.33%|   0:00:00.0| 1332.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_15_/D   |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:35 real=0:01:34 mem=1332.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:35 real=0:01:34 mem=1332.2M) ***
** GigaOpt Optimizer WNS Slack -1.045 TNS Slack -1055.280 Density 52.33
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -1.045  TNS Slack -1055.280 Density 52.33
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    52.33%|        -|  -1.045|-1055.280|   0:00:00.0| 1332.2M|
|    52.28%|       67|  -1.045|-1055.197|   0:00:01.0| 1332.2M|
|    52.07%|      446|  -1.046|-1058.455|   0:00:05.0| 1332.2M|
|    52.07%|        5|  -1.046|-1058.455|   0:00:00.0| 1332.2M|
|    52.07%|        1|  -1.046|-1058.455|   0:00:00.0| 1332.2M|
|    52.07%|        0|  -1.046|-1058.455|   0:00:00.0| 1332.2M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -1.046  TNS Slack -1058.455 Density 52.07
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:06.4) (real = 0:00:07.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:06, real=0:00:07, mem=1332.18M, totSessionCpu=0:08:09).
** GigaOpt Optimizer WNS Slack -1.046 TNS Slack -1058.455 Density 52.07
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:01:41 real=0:01:41 mem=1332.2M) ***

End: GigaOpt Optimization in TNS mode
setup target slack: 0.1
extra slack: 0.1
std delay: 0.0142
real setup target slack: 0.0142
[NR-eagl] Started earlyGlobalRoute kernel
[NR-eagl] Initial Peak syMemory usage = 1196.6 MB
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=17660 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=26749  numIgnoredNets=5
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 26744 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 26744 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.07% V. EstWL: 5.389110e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.05% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.11% V
[NR-eagl] End Peak syMemory usage = 1221.6 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 0.62 seconds
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
*** Starting refinePlace (0:08:11 mem=1221.6M) ***
incr SKP is on..., with optDC mode
tdgpInitIgnoreNetLoadFix on 
Move report: Timing Driven Placement moves 24588 insts, mean move: 10.51 um, max move: 77.60 um
	Max move on inst (mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RC_1156_0): (437.60, 328.60) --> (376.20, 312.40)
	Runtime: CPU: 0:01:42 REAL: 0:01:42 MEM: 1323.5MB
Move report: Detail placement moves 4417 insts, mean move: 1.45 um, max move: 15.20 um
	Max move on inst (mac_array_instance/FE_OFC810_q_temp_165_): (203.80, 359.20) --> (219.00, 359.20)
	Runtime: CPU: 0:00:03.2 REAL: 0:00:04.0 MEM: 1323.5MB
Summary Report:
Instances move: 24585 (out of 24617 movable)
Mean displacement: 10.53 um
Max displacement: 77.60 um (Instance: mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RC_1156_0) (437.6, 328.6) -> (376.2, 312.4)
	Length: 4 sites, height: 1 rows, site name: core, cell type: INVD2
Runtime: CPU: 0:01:45 REAL: 0:01:46 MEM: 1323.5MB
*** Finished refinePlace (0:09:56 mem=1323.5M) ***
Trial Route Overflow 0(H) 0(V)
Starting congestion repair ...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=17660 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=26749  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 26749 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 26749 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 5.248854e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Skipped repairing congestion.
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 91440
[NR-eagl] Layer2(M2)(V) length: 2.030275e+05um, number of vias: 134444
[NR-eagl] Layer3(M3)(H) length: 2.235053e+05um, number of vias: 6546
[NR-eagl] Layer4(M4)(V) length: 6.688299e+04um, number of vias: 2807
[NR-eagl] Layer5(M5)(H) length: 2.869543e+04um, number of vias: 1620
[NR-eagl] Layer6(M6)(V) length: 1.914385e+04um, number of vias: 4
[NR-eagl] Layer7(M7)(H) length: 1.600000e+00um, number of vias: 2
[NR-eagl] Layer8(M8)(V) length: 7.120000e+01um, number of vias: 0
[NR-eagl] Total length: 5.413279e+05um, number of vias: 236863
End of congRepair (cpu=0:00:01.2, real=0:00:01.0)
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1182.9M)
Extraction called for design 'core' of instances=24617 and nets=27006 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1182.871M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:08:40, real = 0:08:40, mem = 1176.1M, totSessionCpu=0:09:58 **
Include MVT Delays for Hold Opt
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1249.5 CPU=0:00:03.2 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:04.3  real=0:00:04.0  mem= 1249.5M) ***
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 97, Num usable cells 843
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 843
Begin: GigaOpt DRV Optimization
Info: 1 clock net  excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     1   |     2   |     1   |      1  |     0   |     0   |     0   |     0   | -1.08 |          0|          0|          0|  52.07  |            |           |
|     4   |   269   |     0   |      0  |     0   |     0   |     0   |     0   | -1.08 |         25|          0|         15|  52.09  |   0:00:02.0|    1347.9M|
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -1.08 |          0|          0|          4|  52.09  |   0:00:00.0|    1347.9M|
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -1.08 |          0|          0|          0|  52.09  |   0:00:00.0|    1347.9M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:02.4 real=0:00:02.0 mem=1347.9M) ***

*** Starting refinePlace (0:10:11 mem=1379.9M) ***
Total net bbox length = 4.355e+05 (1.998e+05 2.358e+05) (ext = 2.416e+04)
Move report: Detail placement moves 24 insts, mean move: 1.23 um, max move: 3.60 um
	Max move on inst (ofifo_inst/col_idx_2__fifo_instance/mux_8_1a/FE_OFC1440_rd_ptr_0_): (235.20, 301.60) --> (235.20, 298.00)
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1379.9MB
Summary Report:
Instances move: 24 (out of 24642 movable)
Mean displacement: 1.23 um
Max displacement: 3.60 um (Instance: ofifo_inst/col_idx_2__fifo_instance/mux_8_1a/FE_OFC1440_rd_ptr_0_) (235.2, 301.6) -> (235.2, 298)
	Length: 7 sites, height: 1 rows, site name: core, cell type: CKBD3
Total net bbox length = 4.355e+05 (1.998e+05 2.358e+05) (ext = 2.416e+04)
Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1379.9MB
*** Finished refinePlace (0:10:11 mem=1379.9M) ***
Finished re-routing un-routed nets (0:00:00.0 1379.9M)


Density : 0.5209
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:00.8 real=0:00:01.0 mem=1379.9M) ***
End: GigaOpt DRV Optimization
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=1201.3M
** Profile ** Other data :  cpu=0:00:00.1, mem=1201.3M
** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1211.3M
** Profile ** DRVs :  cpu=0:00:00.4, mem=1211.3M

------------------------------------------------------------
     Summary (cpu=0.12min real=0.12min mem=1201.3M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.081  | -1.081  | -0.583  |
|           TNS (ns):| -1235.8 | -1168.5 | -78.206 |
|    Violating Paths:|  2210   |  1866   |   474   |
|          All Paths:|  6712   |  5278   |  5570   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 52.087%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1211.3M
**optDesign ... cpu = 0:08:53, real = 0:08:54, mem = 1201.3M, totSessionCpu=0:10:12 **
*** Timing NOT met, worst failing slack is -1.081
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 97, Num usable cells 843
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 843
Begin: GigaOpt Optimization in WNS mode
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 257 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -1.081 TNS Slack -1235.845 Density 52.09
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.081|   -1.081|-1168.474|-1235.845|    52.09%|   0:00:00.0| 1334.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_18_/D   |
|  -1.064|   -1.064|-1164.787|-1232.159|    52.09%|   0:00:01.0| 1334.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_10_/D   |
|  -1.056|   -1.056|-1163.830|-1231.201|    52.10%|   0:00:00.0| 1334.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_14_/D   |
|  -1.044|   -1.044|-1161.450|-1228.821|    52.10%|   0:00:00.0| 1334.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_17_/D   |
|  -1.036|   -1.036|-1156.600|-1223.971|    52.10%|   0:00:01.0| 1334.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_18_/D   |
|  -1.028|   -1.028|-1146.422|-1213.794|    52.11%|   0:00:01.0| 1334.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_12_/D   |
|  -1.025|   -1.025|-1141.464|-1208.835|    52.11%|   0:00:00.0| 1334.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_19_/D   |
|  -1.020|   -1.020|-1140.707|-1208.078|    52.11%|   0:00:00.0| 1334.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_14_/D   |
|  -1.013|   -1.013|-1138.679|-1206.050|    52.12%|   0:00:01.0| 1334.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_11_/D   |
|  -1.011|   -1.011|-1132.226|-1199.598|    52.13%|   0:00:01.0| 1334.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_19_/D   |
|  -1.010|   -1.010|-1131.221|-1198.593|    52.13%|   0:00:00.0| 1334.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_19_/D   |
|  -1.003|   -1.003|-1130.569|-1197.940|    52.14%|   0:00:01.0| 1334.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_19_/D   |
|  -1.002|   -1.002|-1125.709|-1193.081|    52.14%|   0:00:00.0| 1334.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_11_/D   |
|  -0.994|   -0.994|-1124.711|-1192.083|    52.15%|   0:00:00.0| 1334.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_19_/D   |
|  -0.994|   -0.994|-1120.275|-1187.646|    52.16%|   0:00:01.0| 1334.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_15_/D   |
|  -0.988|   -0.988|-1119.258|-1186.630|    52.17%|   0:00:00.0| 1334.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_15_/D   |
|  -0.985|   -0.985|-1115.491|-1182.863|    52.18%|   0:00:01.0| 1334.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_15_/D   |
|  -0.980|   -0.980|-1112.375|-1179.746|    52.19%|   0:00:01.0| 1334.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_15_/D   |
|  -0.977|   -0.977|-1106.258|-1173.629|    52.21%|   0:00:01.0| 1334.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_17_/D   |
|  -0.973|   -0.973|-1103.851|-1171.223|    52.21%|   0:00:00.0| 1334.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_15_/D   |
|  -0.973|   -0.973|-1100.448|-1167.819|    52.23%|   0:00:01.0| 1334.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_15_/D   |
|  -0.973|   -0.973|-1099.908|-1167.280|    52.24%|   0:00:00.0| 1334.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_15_/D   |
|  -0.965|   -0.965|-1099.736|-1167.108|    52.24%|   0:00:00.0| 1334.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_19_/D   |
|  -0.965|   -0.965|-1095.267|-1162.639|    52.27%|   0:00:01.0| 1334.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_11_/D   |
|  -0.963|   -0.963|-1090.811|-1158.182|    52.27%|   0:00:01.0| 1334.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_11_/D   |
|  -0.956|   -0.956|-1089.629|-1157.000|    52.28%|   0:00:00.0| 1334.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_19_/D   |
|  -0.956|   -0.956|-1083.014|-1150.386|    52.31%|   0:00:01.0| 1334.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
|  -0.955|   -0.955|-1081.218|-1148.589|    52.32%|   0:00:00.0| 1334.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_15_/D   |
|  -0.955|   -0.955|-1080.641|-1148.013|    52.32%|   0:00:01.0| 1334.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_15_/D   |
|  -0.954|   -0.954|-1080.077|-1147.449|    52.32%|   0:00:00.0| 1334.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_15_/D   |
|  -0.947|   -0.947|-1078.328|-1145.700|    52.33%|   0:00:00.0| 1334.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_14_/D   |
|  -0.945|   -0.945|-1071.070|-1138.442|    52.36%|   0:00:01.0| 1334.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_15_/D   |
|  -0.945|   -0.945|-1068.634|-1136.005|    52.37%|   0:00:00.0| 1334.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_15_/D   |
|  -0.938|   -0.938|-1067.663|-1135.035|    52.38%|   0:00:00.0| 1334.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_15_/D   |
|  -0.938|   -0.938|-1062.136|-1129.507|    52.41%|   0:00:01.0| 1334.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_15_/D   |
|  -0.938|   -0.938|-1060.604|-1127.975|    52.42%|   0:00:01.0| 1334.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_15_/D   |
|  -0.931|   -0.931|-1060.104|-1127.476|    52.43%|   0:00:00.0| 1334.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_19_/D   |
|  -0.931|   -0.931|-1054.430|-1121.802|    52.46%|   0:00:01.0| 1334.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_15_/D   |
|  -0.931|   -0.931|-1053.967|-1121.338|    52.46%|   0:00:00.0| 1334.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_15_/D   |
|  -0.924|   -0.924|-1053.161|-1120.532|    52.47%|   0:00:00.0| 1334.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_16_/D   |
|  -0.923|   -0.923|-1048.003|-1115.375|    52.50%|   0:00:02.0| 1334.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_12_/D   |
|  -0.923|   -0.923|-1046.237|-1113.609|    52.50%|   0:00:00.0| 1334.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_12_/D   |
|  -0.919|   -0.919|-1045.204|-1112.576|    52.52%|   0:00:00.0| 1334.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_17_/D   |
|  -0.917|   -0.917|-1042.031|-1109.402|    52.54%|   0:00:01.0| 1334.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
|  -0.917|   -0.917|-1039.647|-1107.018|    52.55%|   0:00:00.0| 1334.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
|  -0.914|   -0.914|-1038.990|-1106.362|    52.56%|   0:00:00.0| 1334.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_15_/D   |
|  -0.914|   -0.914|-1037.204|-1104.575|    52.57%|   0:00:01.0| 1334.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_15_/D   |
|  -0.914|   -0.914|-1037.163|-1104.535|    52.58%|   0:00:00.0| 1334.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_15_/D   |
|  -0.910|   -0.910|-1036.714|-1104.085|    52.58%|   0:00:00.0| 1335.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_15_/D   |
|  -0.910|   -0.910|-1033.574|-1100.946|    52.60%|   0:00:01.0| 1335.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_15_/D   |
|  -0.910|   -0.910|-1033.105|-1100.476|    52.61%|   0:00:00.0| 1335.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_15_/D   |
|  -0.908|   -0.908|-1032.460|-1099.831|    52.63%|   0:00:01.0| 1336.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q5_reg_13_/D   |
|  -0.908|   -0.908|-1030.927|-1098.299|    52.64%|   0:00:00.0| 1336.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q5_reg_13_/D   |
|  -0.903|   -0.903|-1030.896|-1098.267|    52.64%|   0:00:00.0| 1336.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_14_/D   |
|  -0.903|   -0.903|-1026.700|-1094.071|    52.66%|   0:00:01.0| 1336.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_16_/D   |
|  -0.903|   -0.903|-1026.521|-1093.892|    52.67%|   0:00:01.0| 1336.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_16_/D   |
|  -0.900|   -0.900|-1025.005|-1092.377|    52.69%|   0:00:00.0| 1336.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_16_/D   |
|  -0.900|   -0.900|-1023.851|-1091.223|    52.71%|   0:00:00.0| 1336.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_16_/D   |
|  -0.900|   -0.900|-1023.529|-1090.901|    52.71%|   0:00:01.0| 1336.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_16_/D   |
|  -0.899|   -0.899|-1023.251|-1090.622|    52.72%|   0:00:00.0| 1336.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_17_/D   |
|  -0.899|   -0.899|-1022.630|-1090.001|    52.73%|   0:00:00.0| 1336.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_17_/D   |
|  -0.898|   -0.898|-1022.253|-1089.625|    52.73%|   0:00:00.0| 1336.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_12_/D   |
|  -0.898|   -0.898|-1021.895|-1089.266|    52.74%|   0:00:01.0| 1336.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_12_/D   |
|  -0.898|   -0.898|-1021.814|-1089.186|    52.74%|   0:00:00.0| 1336.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_12_/D   |
|  -0.897|   -0.897|-1021.253|-1088.625|    52.75%|   0:00:00.0| 1336.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_14_/D   |
|  -0.897|   -0.897|-1020.717|-1088.089|    52.76%|   0:00:00.0| 1336.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_14_/D   |
|  -0.897|   -0.897|-1020.635|-1088.007|    52.76%|   0:00:00.0| 1336.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_14_/D   |
|  -0.894|   -0.894|-1020.599|-1087.970|    52.76%|   0:00:00.0| 1336.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_15_/D   |
|  -0.894|   -0.894|-1019.273|-1086.645|    52.78%|   0:00:01.0| 1336.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_15_/D   |
|  -0.894|   -0.894|-1019.260|-1086.631|    52.78%|   0:00:00.0| 1336.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_15_/D   |
|  -0.891|   -0.891|-1018.794|-1086.165|    52.79%|   0:00:00.0| 1336.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_16_/D   |
|  -0.891|   -0.891|-1017.193|-1084.564|    52.80%|   0:00:01.0| 1336.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_16_/D   |
|  -0.891|   -0.891|-1017.123|-1084.495|    52.81%|   0:00:00.0| 1336.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_16_/D   |
|  -0.890|   -0.890|-1016.324|-1083.695|    52.81%|   0:00:01.0| 1337.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_16_/D   |
|  -0.890|   -0.890|-1016.061|-1083.432|    52.82%|   0:00:00.0| 1337.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_16_/D   |
|  -0.888|   -0.888|-1015.616|-1082.987|    52.83%|   0:00:00.0| 1337.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q5_reg_13_/D   |
|  -0.888|   -0.888|-1014.733|-1082.104|    52.84%|   0:00:01.0| 1337.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q5_reg_13_/D   |
|  -0.888|   -0.888|-1014.639|-1082.011|    52.84%|   0:00:00.0| 1337.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q5_reg_13_/D   |
|  -0.886|   -0.886|-1014.864|-1082.235|    52.85%|   0:00:00.0| 1337.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q5_reg_11_/D   |
|  -0.886|   -0.886|-1014.090|-1081.462|    52.85%|   0:00:00.0| 1337.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_15_/D   |
|  -0.886|   -0.886|-1014.061|-1081.433|    52.86%|   0:00:01.0| 1337.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_15_/D   |
|  -0.884|   -0.884|-1012.820|-1080.192|    52.87%|   0:00:00.0| 1337.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q5_reg_11_/D   |
|  -0.885|   -0.885|-1011.971|-1079.343|    52.88%|   0:00:00.0| 1337.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q5_reg_11_/D   |
|  -0.885|   -0.885|-1011.813|-1079.184|    52.88%|   0:00:00.0| 1337.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q5_reg_11_/D   |
|  -0.881|   -0.881|-1011.160|-1078.531|    52.90%|   0:00:01.0| 1337.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_15_/D   |
|  -0.881|   -0.881|-1008.487|-1075.858|    52.91%|   0:00:01.0| 1337.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_15_/D   |
|  -0.881|   -0.881|-1008.329|-1075.700|    52.91%|   0:00:00.0| 1337.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_15_/D   |
|  -0.877|   -0.877|-1007.617|-1074.989|    52.93%|   0:00:00.0| 1337.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_12_/D   |
|  -0.877|   -0.877|-1006.344|-1073.715|    52.95%|   0:00:01.0| 1337.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_12_/D   |
|  -0.877|   -0.877|-1006.249|-1073.620|    52.95%|   0:00:00.0| 1337.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_12_/D   |
|  -0.876|   -0.876|-1004.297|-1071.669|    52.99%|   0:00:01.0| 1337.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_14_/D   |
|  -0.876|   -0.876|-1004.174|-1071.546|    52.99%|   0:00:00.0| 1337.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_14_/D   |
|  -0.876|   -0.876|-1004.093|-1071.464|    52.99%|   0:00:00.0| 1337.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_14_/D   |
|  -0.875|   -0.875|-1002.430|-1069.802|    53.01%|   0:00:01.0| 1337.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_16_/D   |
|  -0.875|   -0.875|-1001.998|-1069.369|    53.02%|   0:00:00.0| 1337.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_16_/D   |
|  -0.875|   -0.875|-1001.844|-1069.215|    53.02%|   0:00:00.0| 1337.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_16_/D   |
|  -0.873|   -0.873|-1001.597|-1068.968|    53.03%|   0:00:01.0| 1337.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_17_/D   |
|  -0.871|   -0.871|-1000.642|-1068.013|    53.04%|   0:00:00.0| 1337.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
|  -0.871|   -0.871|-1000.382|-1067.753|    53.05%|   0:00:01.0| 1337.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
|  -0.871|   -0.871|-1000.318|-1067.690|    53.05%|   0:00:00.0| 1337.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
|  -0.870|   -0.870|-1000.074|-1067.445|    53.08%|   0:00:00.0| 1337.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_10_/D   |
|  -0.870|   -0.870| -999.675|-1067.047|    53.08%|   0:00:01.0| 1337.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_10_/D   |
|  -0.869|   -0.869| -999.129|-1066.500|    53.09%|   0:00:00.0| 1337.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_13_/D   |
|  -0.869|   -0.869| -998.499|-1065.870|    53.10%|   0:00:00.0| 1337.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_13_/D   |
|  -0.869|   -0.869| -998.498|-1065.870|    53.10%|   0:00:00.0| 1337.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_13_/D   |
|  -0.868|   -0.868| -997.838|-1065.209|    53.11%|   0:00:01.0| 1337.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_15_/D   |
|  -0.864|   -0.864| -997.089|-1064.460|    53.12%|   0:00:00.0| 1337.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
|  -0.864|   -0.864| -994.076|-1061.448|    53.14%|   0:00:03.0| 1337.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_17_/D   |
|  -0.860|   -0.860| -993.030|-1060.402|    53.15%|   0:00:00.0| 1337.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_11_/D   |
|  -0.858|   -0.858| -990.117|-1057.488|    53.18%|   0:00:04.0| 1338.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_11_/D   |
|  -0.857|   -0.857| -988.686|-1056.057|    53.20%|   0:00:01.0| 1339.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q4_reg_16_/D   |
|  -0.856|   -0.856| -987.184|-1054.556|    53.22%|   0:00:02.0| 1339.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_14_/D   |
|  -0.854|   -0.854| -986.291|-1053.662|    53.23%|   0:00:01.0| 1339.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_15_/D   |
|  -0.854|   -0.854| -985.535|-1052.907|    53.24%|   0:00:01.0| 1339.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_16_/D   |
|  -0.852|   -0.852| -985.014|-1052.385|    53.25%|   0:00:00.0| 1339.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_14_/D   |
|  -0.851|   -0.851| -983.570|-1050.942|    53.26%|   0:00:02.0| 1341.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_14_/D   |
|  -0.848|   -0.848| -981.701|-1049.072|    53.28%|   0:00:02.0| 1341.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_18_/D   |
|  -0.847|   -0.847| -980.661|-1048.033|    53.30%|   0:00:02.0| 1341.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_15_/D   |
|  -0.846|   -0.846| -980.052|-1047.424|    53.32%|   0:00:03.0| 1343.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_14_/D   |
|  -0.843|   -0.843| -978.560|-1045.932|    53.34%|   0:00:03.0| 1343.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_16_/D   |
|  -0.842|   -0.842| -977.390|-1044.762|    53.35%|   0:00:01.0| 1343.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_16_/D   |
|  -0.841|   -0.841| -976.561|-1043.932|    53.36%|   0:00:01.0| 1343.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_12_/D   |
|  -0.840|   -0.840| -975.114|-1042.486|    53.38%|   0:00:02.0| 1343.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_19_/D   |
|  -0.838|   -0.838| -973.454|-1040.826|    53.39%|   0:00:06.0| 1343.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_14_/D   |
|  -0.837|   -0.837| -971.303|-1038.674|    53.42%|   0:00:02.0| 1345.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_15_/D   |
|  -0.836|   -0.836| -970.585|-1037.957|    53.43%|   0:00:01.0| 1345.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
|  -0.835|   -0.835| -969.525|-1036.896|    53.44%|   0:00:02.0| 1345.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_19_/D   |
|  -0.834|   -0.834| -968.833|-1036.204|    53.46%|   0:00:02.0| 1345.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_14_/D   |
|  -0.832|   -0.832| -967.816|-1035.188|    53.48%|   0:00:04.0| 1345.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_12_/D   |
|  -0.833|   -0.833| -966.934|-1034.305|    53.51%|   0:00:02.0| 1345.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_18_/D   |
|  -0.831|   -0.831| -967.023|-1034.395|    53.51%|   0:00:01.0| 1345.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_14_/D   |
|  -0.830|   -0.830| -966.070|-1033.441|    53.53%|   0:00:04.0| 1346.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_11_/D   |
|  -0.829|   -0.829| -964.374|-1031.745|    53.54%|   0:00:04.0| 1347.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q5_reg_15_/D   |
|  -0.827|   -0.827| -962.802|-1030.173|    53.56%|   0:00:02.0| 1347.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_12_/D   |
|  -0.826|   -0.826| -960.143|-1027.515|    53.58%|   0:00:03.0| 1349.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_15_/D   |
|  -0.825|   -0.825| -959.599|-1026.970|    53.60%|   0:00:03.0| 1349.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_15_/D   |
|  -0.824|   -0.824| -958.506|-1025.877|    53.62%|   0:00:03.0| 1350.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_19_/D   |
|  -0.823|   -0.823| -957.280|-1024.651|    53.63%|   0:00:03.0| 1350.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_17_/D   |
|  -0.822|   -0.822| -955.330|-1022.702|    53.64%|   0:00:02.0| 1350.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_15_/D   |
|  -0.822|   -0.822| -954.961|-1022.333|    53.64%|   0:00:02.0| 1352.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_14_/D   |
|  -0.820|   -0.820| -954.532|-1021.904|    53.66%|   0:00:03.0| 1352.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_16_/D   |
|  -0.819|   -0.819| -953.348|-1020.719|    53.68%|   0:00:04.0| 1352.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_15_/D   |
|  -0.818|   -0.818| -952.855|-1020.226|    53.71%|   0:00:06.0| 1352.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_13_/D   |
|  -0.817|   -0.817| -951.573|-1018.945|    53.72%|   0:00:04.0| 1353.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_14_/D   |
|  -0.816|   -0.816| -950.790|-1018.161|    53.73%|   0:00:03.0| 1354.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_17_/D   |
|  -0.816|   -0.816| -950.370|-1017.742|    53.73%|   0:00:04.0| 1354.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
|  -0.815|   -0.815| -949.715|-1017.087|    53.74%|   0:00:03.0| 1354.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_18_/D   |
|  -0.814|   -0.814| -949.167|-1016.539|    53.74%|   0:00:03.0| 1355.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
|  -0.813|   -0.813| -947.491|-1014.863|    53.76%|   0:00:05.0| 1355.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
|  -0.812|   -0.812| -947.119|-1014.490|    53.77%|   0:00:03.0| 1355.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
|  -0.812|   -0.812| -946.561|-1013.932|    53.78%|   0:00:04.0| 1358.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
|  -0.812|   -0.812| -946.110|-1013.481|    53.79%|   0:00:01.0| 1358.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
|  -0.812|   -0.812| -944.843|-1012.214|    53.90%|   0:00:02.0| 1358.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
|  -0.809|   -0.809| -943.729|-1011.101|    53.94%|   0:00:01.0| 1358.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
|  -0.808|   -0.808| -942.273|-1009.644|    53.96%|   0:00:02.0| 1358.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
|  -0.807|   -0.807| -941.963|-1009.334|    53.96%|   0:00:02.0| 1358.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
|  -0.806|   -0.806| -941.356|-1008.727|    53.97%|   0:00:01.0| 1358.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
|  -0.806|   -0.806| -941.025|-1008.396|    53.98%|   0:00:03.0| 1358.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
|  -0.805|   -0.805| -939.997|-1007.368|    54.11%|   0:00:01.0| 1358.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_15_/D   |
|  -0.806|   -0.806| -939.526|-1006.897|    54.12%|   0:00:03.0| 1358.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_15_/D   |
|  -0.804|   -0.804| -939.168|-1006.539|    54.12%|   0:00:00.0| 1358.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_16_/D   |
|  -0.802|   -0.802| -938.234|-1005.605|    54.13%|   0:00:01.0| 1358.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
|  -0.801|   -0.801| -935.537|-1002.908|    54.15%|   0:00:03.0| 1358.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_15_/D   |
|  -0.800|   -0.800| -934.602|-1001.974|    54.16%|   0:00:03.0| 1358.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_15_/D   |
|  -0.799|   -0.799| -933.245|-1000.616|    54.17%|   0:00:04.0| 1358.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_15_/D   |
|  -0.799|   -0.799| -932.807|-1000.178|    54.18%|   0:00:04.0| 1358.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q4_reg_19_/D   |
|  -0.798|   -0.798| -932.061| -999.433|    54.19%|   0:00:05.0| 1358.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
|  -0.798|   -0.798| -930.917| -998.289|    54.20%|   0:00:08.0| 1359.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_15_/D   |
|  -0.797|   -0.797| -930.595| -997.967|    54.21%|   0:00:04.0| 1359.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
|  -0.797|   -0.797| -929.789| -997.160|    54.21%|   0:00:03.0| 1359.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
|  -0.797|   -0.797| -929.158| -996.530|    54.21%|   0:00:01.0| 1359.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
|  -0.797|   -0.797| -927.700| -995.071|    54.35%|   0:00:01.0| 1359.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_15_/D   |
|  -0.795|   -0.795| -927.331| -994.703|    54.37%|   0:00:01.0| 1359.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
|  -0.794|   -0.794| -926.924| -994.295|    54.38%|   0:00:02.0| 1359.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_14_/D   |
|  -0.793|   -0.793| -925.971| -993.342|    54.39%|   0:00:01.0| 1359.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_15_/D   |
|  -0.793|   -0.793| -925.396| -992.768|    54.41%|   0:00:03.0| 1359.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_14_/D   |
|  -0.792|   -0.792| -924.547| -991.918|    54.42%|   0:00:04.0| 1359.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
|  -0.792|   -0.792| -924.131| -991.503|    54.43%|   0:00:03.0| 1359.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
|  -0.792|   -0.792| -923.949| -991.321|    54.43%|   0:00:01.0| 1359.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
|  -0.792|   -0.792| -923.931| -991.302|    54.43%|   0:00:00.0| 1359.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
|  -0.792|   -0.792| -923.110| -990.482|    54.51%|   0:00:01.0| 1359.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_17_/D   |
|  -0.791|   -0.791| -922.882| -990.254|    54.53%|   0:00:01.0| 1359.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
|  -0.791|   -0.791| -922.499| -989.871|    54.55%|   0:00:03.0| 1359.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
|  -0.791|   -0.791| -922.347| -989.719|    54.55%|   0:00:03.0| 1359.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
|  -0.790|   -0.790| -921.969| -989.340|    54.59%|   0:00:00.0| 1359.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_15_/D   |
|  -0.789|   -0.789| -921.396| -988.768|    54.61%|   0:00:01.0| 1359.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_15_/D   |
|  -0.789|   -0.789| -920.142| -987.513|    54.62%|   0:00:02.0| 1359.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_15_/D   |
|  -0.789|   -0.789| -919.720| -987.091|    54.63%|   0:00:03.0| 1359.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_15_/D   |
|  -0.788|   -0.788| -919.643| -987.015|    54.63%|   0:00:00.0| 1359.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
|  -0.786|   -0.786| -919.372| -986.744|    54.64%|   0:00:04.0| 1359.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
|  -0.785|   -0.785| -918.750| -986.121|    54.65%|   0:00:08.0| 1359.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_15_/D   |
|  -0.785|   -0.785| -918.076| -985.447|    54.66%|   0:00:10.0| 1359.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_15_/D   |
|  -0.785|   -0.785| -917.979| -985.351|    54.66%|   0:00:00.0| 1359.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_15_/D   |
|  -0.787|   -0.787| -916.087| -983.459|    54.79%|   0:00:02.0| 1359.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_14_/D   |
|  -0.784|   -0.784| -915.986| -983.358|    54.81%|   0:00:00.0| 1359.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
|  -0.784|   -0.784| -915.889| -983.261|    54.81%|   0:00:02.0| 1359.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_15_/D   |
|  -0.784|   -0.784| -915.829| -983.200|    54.81%|   0:00:01.0| 1359.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_15_/D   |
|  -0.784|   -0.784| -915.675| -983.047|    54.81%|   0:00:00.0| 1359.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_15_/D   |
|  -0.783|   -0.783| -915.317| -982.688|    54.85%|   0:00:01.0| 1359.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
|  -0.783|   -0.783| -915.048| -982.420|    54.86%|   0:00:03.0| 1359.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
|  -0.783|   -0.783| -914.954| -982.325|    54.86%|   0:00:00.0| 1359.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
|  -0.782|   -0.782| -914.666| -982.037|    54.90%|   0:00:01.0| 1359.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_15_/D   |
|  -0.782|   -0.782| -914.185| -981.557|    54.91%|   0:00:05.0| 1359.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_15_/D   |
|  -0.781|   -0.781| -914.086| -981.457|    54.91%|   0:00:03.0| 1359.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_15_/D   |
|  -0.782|   -0.782| -913.590| -980.962|    54.92%|   0:00:03.0| 1359.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_15_/D   |
|  -0.780|   -0.780| -913.402| -980.774|    54.92%|   0:00:01.0| 1359.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_15_/D   |
|  -0.780|   -0.780| -913.136| -980.508|    54.92%|   0:00:05.0| 1359.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
|  -0.780|   -0.780| -912.542| -979.914|    54.92%|   0:00:04.0| 1359.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
|  -0.779|   -0.779| -911.911| -979.283|    55.00%|   0:00:02.0| 1359.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_15_/D   |
|  -0.778|   -0.778| -911.412| -978.784|    55.06%|   0:00:02.0| 1359.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_14_/D   |
|  -0.778|   -0.778| -910.753| -978.124|    55.06%|   0:00:03.0| 1359.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_15_/D   |
|  -0.777|   -0.777| -909.725| -977.097|    55.07%|   0:00:04.0| 1359.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
|  -0.777|   -0.777| -908.852| -976.223|    55.08%|   0:00:05.0| 1359.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
|  -0.777|   -0.777| -908.335| -975.706|    55.16%|   0:00:02.0| 1359.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
|  -0.776|   -0.776| -907.408| -974.779|    55.17%|   0:00:06.0| 1359.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_15_/D   |
|  -0.775|   -0.775| -907.205| -974.576|    55.18%|   0:00:02.0| 1359.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_12_/D   |
|  -0.775|   -0.775| -906.758| -974.129|    55.19%|   0:00:04.0| 1360.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_15_/D   |
|  -0.775|   -0.775| -906.661| -974.032|    55.20%|   0:00:05.0| 1360.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_15_/D   |
|  -0.775|   -0.775| -906.617| -973.988|    55.20%|   0:00:00.0| 1360.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_15_/D   |
|  -0.775|   -0.775| -906.528| -973.899|    55.30%|   0:00:02.0| 1360.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_15_/D   |
|  -0.775|   -0.775| -906.162| -973.533|    55.30%|   0:00:00.0| 1360.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_15_/D   |
|  -0.776|   -0.776| -906.025| -973.397|    55.33%|   0:00:03.0| 1360.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_15_/D   |
|  -0.776|   -0.776| -905.902| -973.273|    55.36%|   0:00:01.0| 1360.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_15_/D   |
|  -0.776|   -0.776| -905.896| -973.268|    55.36%|   0:00:00.0| 1360.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_15_/D   |
|  -0.776|   -0.776| -905.906| -973.277|    55.38%|   0:00:00.0| 1360.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_15_/D   |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:05:35 real=0:05:35 mem=1360.0M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.583|   -0.776| -78.206| -973.277|    55.38%|   0:00:00.0| 1360.0M|   WC_VIEW|  default| psum_mem_instance/Q_reg_125_/D                     |
|  -0.534|   -0.776| -77.442| -972.513|    55.38%|   0:00:00.0| 1360.0M|   WC_VIEW|  default| psum_mem_instance/Q_reg_102_/D                     |
|  -0.511|   -0.776| -72.806| -967.877|    55.38%|   0:00:00.0| 1360.0M|   WC_VIEW|  default| psum_mem_instance/Q_reg_133_/D                     |
|  -0.504|   -0.776| -70.738| -965.809|    55.38%|   0:00:00.0| 1360.0M|   WC_VIEW|  default| psum_mem_instance/Q_reg_109_/D                     |
|  -0.467|   -0.776| -61.869| -956.940|    55.38%|   0:00:00.0| 1360.0M|   WC_VIEW|  default| psum_mem_instance/Q_reg_125_/D                     |
|  -0.418|   -0.776| -60.815| -955.886|    55.38%|   0:00:00.0| 1360.0M|   WC_VIEW|  default| psum_mem_instance/Q_reg_125_/D                     |
|  -0.387|   -0.776| -60.757| -955.828|    55.38%|   0:00:00.0| 1360.0M|   WC_VIEW|  default| psum_mem_instance/Q_reg_125_/D                     |
|  -0.374|   -0.776| -58.201| -953.272|    55.38%|   0:00:00.0| 1360.0M|   WC_VIEW|  default| psum_mem_instance/Q_reg_109_/D                     |
|  -0.350|   -0.776| -56.114| -951.181|    55.38%|   0:00:00.0| 1360.0M|   WC_VIEW|  default| psum_mem_instance/Q_reg_133_/D                     |
|  -0.307|   -0.776| -53.427| -948.494|    55.38%|   0:00:00.0| 1360.0M|   WC_VIEW|  default| psum_mem_instance/Q_reg_60_/D                      |
|  -0.282|   -0.776| -52.244| -947.312|    55.39%|   0:00:00.0| 1360.0M|   WC_VIEW|  default| psum_mem_instance/Q_reg_23_/D                      |
|  -0.273|   -0.776| -49.482| -944.549|    55.39%|   0:00:00.0| 1360.0M|   WC_VIEW|  default| psum_mem_instance/Q_reg_125_/D                     |
|  -0.262|   -0.776| -48.281| -943.628|    55.39%|   0:00:01.0| 1360.0M|   WC_VIEW|  default| psum_mem_instance/Q_reg_125_/D                     |
|  -0.254|   -0.776| -48.244| -943.592|    55.39%|   0:00:00.0| 1360.0M|   WC_VIEW|  default| psum_mem_instance/Q_reg_125_/D                     |
|  -0.246|   -0.776| -48.446| -943.794|    55.39%|   0:00:00.0| 1360.0M|   WC_VIEW|  default| psum_mem_instance/Q_reg_125_/D                     |
|  -0.237|   -0.776| -43.969| -939.317|    55.39%|   0:00:00.0| 1360.0M|   WC_VIEW|  default| psum_mem_instance/Q_reg_125_/D                     |
|  -0.228|   -0.776| -43.806| -939.154|    55.39%|   0:00:00.0| 1360.0M|   WC_VIEW|  default| psum_mem_instance/Q_reg_125_/D                     |
|  -0.208|   -0.776| -43.680| -939.028|    55.39%|   0:00:00.0| 1360.0M|   WC_VIEW|  default| psum_mem_instance/Q_reg_109_/D                     |
|  -0.194|   -0.776| -40.366| -935.714|    55.40%|   0:00:00.0| 1360.0M|   WC_VIEW|  default| psum_mem_instance/memory2_reg_68_/D                |
|  -0.172|   -0.776| -22.975| -923.563|    55.40%|   0:00:00.0| 1360.0M|   WC_VIEW|  default| psum_mem_instance/Q_reg_109_/D                     |
|  -0.160|   -0.776| -22.168| -922.756|    55.40%|   0:00:00.0| 1360.0M|   WC_VIEW|  default| psum_mem_instance/Q_reg_102_/D                     |
|  -0.149|   -0.776| -21.472| -922.077|    55.40%|   0:00:00.0| 1360.0M|   WC_VIEW|  default| psum_mem_instance/Q_reg_133_/D                     |
|  -0.141|   -0.776| -20.520| -921.124|    55.40%|   0:00:00.0| 1360.0M|   WC_VIEW|  default| psum_mem_instance/Q_reg_7_/D                       |
|  -0.141|   -0.776| -18.381| -918.985|    55.40%|   0:00:00.0| 1360.0M|   WC_VIEW|  default| psum_mem_instance/Q_reg_7_/D                       |
|  -0.119|   -0.776| -18.236| -918.841|    55.40%|   0:00:00.0| 1360.0M|   WC_VIEW|  default| psum_mem_instance/Q_reg_102_/D                     |
|  -0.109|   -0.776| -10.852| -915.861|    55.40%|   0:00:01.0| 1360.0M|   WC_VIEW|  default| psum_mem_instance/Q_reg_102_/D                     |
|  -0.105|   -0.776| -10.281| -915.290|    55.41%|   0:00:00.0| 1360.0M|   WC_VIEW|  default| psum_mem_instance/Q_reg_133_/D                     |
|  -0.094|   -0.776|  -4.761| -909.770|    55.41%|   0:00:00.0| 1360.0M|   WC_VIEW|  default| psum_mem_instance/Q_reg_102_/D                     |
|  -0.091|   -0.776|  -4.470| -909.497|    55.41%|   0:00:00.0| 1360.0M|   WC_VIEW|  default| psum_mem_instance/Q_reg_63_/D                      |
|  -0.091|   -0.776|  -4.417| -909.444|    55.41%|   0:00:00.0| 1360.0M|   WC_VIEW|  default| psum_mem_instance/Q_reg_63_/D                      |
|  -0.080|   -0.776|  -3.860| -908.887|    55.41%|   0:00:00.0| 1360.0M|   WC_VIEW|  default| psum_mem_instance/Q_reg_133_/D                     |
|  -0.072|   -0.776|  -3.783| -908.810|    55.41%|   0:00:00.0| 1360.0M|   WC_VIEW|  default| psum_mem_instance/Q_reg_29_/D                      |
|  -0.064|   -0.776|  -3.233| -908.261|    55.42%|   0:00:00.0| 1360.0M|   WC_VIEW|  default| psum_mem_instance/Q_reg_125_/D                     |
|  -0.053|   -0.776|  -2.307| -907.335|    55.42%|   0:00:00.0| 1360.0M|   WC_VIEW|  default| psum_mem_instance/Q_reg_63_/D                      |
|  -0.048|   -0.776|  -2.255| -907.282|    55.42%|   0:00:00.0| 1360.0M|   WC_VIEW|  default| psum_mem_instance/Q_reg_133_/D                     |
|  -0.040|   -0.776|  -2.213| -907.240|    55.42%|   0:00:01.0| 1360.0M|   WC_VIEW|  default| psum_mem_instance/Q_reg_133_/D                     |
|  -0.034|   -0.776|  -2.099| -907.126|    55.42%|   0:00:00.0| 1360.0M|   WC_VIEW|  default| psum_mem_instance/Q_reg_106_/D                     |
|  -0.026|   -0.776|  -0.986| -906.636|    55.43%|   0:00:00.0| 1360.0M|   WC_VIEW|  default| psum_mem_instance/Q_reg_109_/D                     |
|  -0.022|   -0.776|  -0.890| -906.539|    55.43%|   0:00:00.0| 1360.0M|   WC_VIEW|  default| psum_mem_instance/Q_reg_102_/D                     |
|  -0.015|   -0.776|  -0.321| -905.971|    55.43%|   0:00:00.0| 1360.0M|   WC_VIEW|  default| psum_mem_instance/Q_reg_102_/D                     |
|  -0.009|   -0.776|  -0.033| -905.792|    55.44%|   0:00:00.0| 1360.0M|   WC_VIEW|  default| psum_mem_instance/Q_reg_102_/D                     |
|  -0.001|   -0.776|  -0.006| -905.765|    55.44%|   0:00:00.0| 1360.0M|   WC_VIEW|  default| psum_mem_instance/Q_reg_113_/D                     |
|   0.003|   -0.776|   0.000| -905.758|    55.44%|   0:00:00.0| 1360.0M|   WC_VIEW|  default| psum_mem_instance/Q_reg_102_/D                     |
|   0.006|   -0.776|   0.000| -905.758|    55.45%|   0:00:01.0| 1360.0M|   WC_VIEW|  default| psum_mem_instance/Q_reg_102_/D                     |
|   0.012|   -0.776|   0.000| -905.759|    55.45%|   0:00:00.0| 1360.0M|   WC_VIEW|  default| psum_mem_instance/Q_reg_34_/D                      |
|   0.020|   -0.776|   0.000| -905.701|    55.45%|   0:00:00.0| 1360.0M|   WC_VIEW|  default| qmem_instance/memory3_reg_16_/D                    |
|   0.020|   -0.776|   0.000| -905.701|    55.45%|   0:00:00.0| 1360.0M|   WC_VIEW|  default| qmem_instance/memory3_reg_16_/D                    |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:04.7 real=0:00:04.0 mem=1360.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:05:39 real=0:05:40 mem=1360.0M) ***
** GigaOpt Optimizer WNS Slack -0.776 TNS Slack -905.701 Density 55.45
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -0.776  TNS Slack -905.701 Density 55.45
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    55.45%|        -|  -0.776|-905.701|   0:00:00.0| 1360.0M|
|    55.28%|       98|  -0.781|-905.850|   0:00:02.0| 1360.0M|
|    55.03%|      470|  -0.786|-907.318|   0:00:05.0| 1360.0M|
|    55.03%|        5|  -0.786|-907.318|   0:00:00.0| 1360.0M|
|    55.03%|        0|  -0.786|-907.318|   0:00:01.0| 1360.0M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.786  TNS Slack -907.318 Density 55.03
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 461 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:07.3) (real = 0:00:08.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:07, real=0:00:08, mem=1360.03M, totSessionCpu=0:16:03).
*** Starting refinePlace (0:16:03 mem=1376.0M) ***
Total net bbox length = 4.416e+05 (2.049e+05 2.367e+05) (ext = 2.416e+04)
Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1376.0MB
Move report: Detail placement moves 5393 insts, mean move: 0.79 um, max move: 5.60 um
	Max move on inst (mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U329): (407.80, 418.60) --> (404.00, 420.40)
	Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 1380.4MB
Summary Report:
Instances move: 5393 (out of 25273 movable)
Mean displacement: 0.79 um
Max displacement: 5.60 um (Instance: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U329) (407.8, 418.6) -> (404, 420.4)
	Length: 28 sites, height: 1 rows, site name: core, cell type: FA1D1
Total net bbox length = 4.441e+05 (2.065e+05 2.376e+05) (ext = 2.416e+04)
Runtime: CPU: 0:00:00.7 REAL: 0:00:00.0 MEM: 1380.4MB
*** Finished refinePlace (0:16:04 mem=1380.4M) ***
Finished re-routing un-routed nets (0:00:00.0 1380.4M)


Density : 0.5503
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:01.1 real=0:00:01.0 mem=1380.4M) ***
** GigaOpt Optimizer WNS Slack -0.786 TNS Slack -907.318 Density 55.03
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 1
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.786|   -0.786|-907.318| -907.318|    55.03%|   0:00:00.0| 1380.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_12_/D   |
|  -0.779|   -0.779|-906.549| -906.549|    55.04%|   0:00:02.0| 1380.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
|  -0.775|   -0.775|-905.979| -905.979|    55.05%|   0:00:10.0| 1380.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
|  -0.774|   -0.774|-904.787| -904.787|    55.08%|   0:00:32.0| 1382.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
|  -0.775|   -0.775|-904.425| -904.425|    55.08%|   0:00:20.0| 1382.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
|  -0.772|   -0.772|-903.854| -903.854|    55.20%|   0:00:02.0| 1382.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_16_/D   |
|  -0.770|   -0.770|-903.341| -903.341|    55.22%|   0:00:13.0| 1387.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_15_/D   |
|  -0.770|   -0.770|-901.722| -901.722|    55.24%|   0:00:28.0| 1391.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_15_/D   |
|  -0.770|   -0.770|-901.459| -901.459|    55.25%|   0:00:06.0| 1391.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_15_/D   |
|  -0.770|   -0.770|-901.440| -901.440|    55.25%|   0:00:00.0| 1391.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_15_/D   |
|  -0.767|   -0.767|-899.922| -899.922|    55.41%|   0:00:03.0| 1391.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_14_/D   |
|  -0.767|   -0.767|-898.556| -898.556|    55.44%|   0:00:38.0| 1391.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_14_/D   |
|  -0.767|   -0.767|-898.058| -898.058|    55.46%|   0:00:07.0| 1391.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_14_/D   |
|  -0.765|   -0.765|-897.519| -897.519|    55.59%|   0:00:03.0| 1391.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_15_/D   |
|  -0.765|   -0.765|-896.604| -896.604|    55.60%|   0:00:11.0| 1391.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_15_/D   |
|  -0.765|   -0.765|-896.347| -896.347|    55.61%|   0:00:02.0| 1391.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_15_/D   |
|  -0.764|   -0.764|-895.870| -895.870|    55.66%|   0:00:03.0| 1391.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_14_/D   |
|  -0.762|   -0.762|-894.578| -894.578|    55.68%|   0:00:11.0| 1391.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_15_/D   |
|  -0.761|   -0.761|-893.300| -893.300|    55.70%|   0:00:19.0| 1394.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
|  -0.761|   -0.761|-892.471| -892.471|    55.73%|   0:00:31.0| 1399.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
|  -0.761|   -0.761|-892.447| -892.447|    55.74%|   0:00:00.0| 1399.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
|  -0.761|   -0.761|-892.350| -892.350|    55.74%|   0:00:02.0| 1399.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
|  -0.761|   -0.761|-891.701| -891.701|    55.92%|   0:00:04.0| 1399.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
|  -0.761|   -0.761|-891.210| -891.210|    55.97%|   0:00:03.0| 1399.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
|  -0.757|   -0.757|-891.148| -891.148|    55.97%|   0:00:01.0| 1399.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_14_/D   |
|  -0.757|   -0.757|-890.776| -890.776|    56.00%|   0:00:03.0| 1399.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_14_/D   |
|  -0.757|   -0.757|-890.564| -890.564|    56.00%|   0:00:00.0| 1399.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_14_/D   |
|  -0.756|   -0.756|-890.435| -890.435|    56.16%|   0:00:04.0| 1399.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_11_/D   |
|  -0.756|   -0.756|-889.924| -889.924|    56.17%|   0:00:02.0| 1399.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
|  -0.756|   -0.756|-889.901| -889.901|    56.16%|   0:00:00.0| 1399.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
|  -0.756|   -0.756|-889.272| -889.272|    56.22%|   0:00:02.0| 1399.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_14_/D   |
|  -0.756|   -0.756|-888.086| -888.086|    56.27%|   0:00:06.0| 1397.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_13_/D   |
|  -0.754|   -0.754|-887.993| -887.993|    56.27%|   0:00:02.0| 1397.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_17_/D   |
|  -0.755|   -0.755|-887.735| -887.735|    56.28%|   0:00:01.0| 1397.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_17_/D   |
|  -0.754|   -0.754|-887.492| -887.492|    56.33%|   0:00:02.0| 1397.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_11_/D   |
|  -0.754|   -0.754|-886.964| -886.964|    56.39%|   0:00:04.0| 1397.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_16_/D   |
|  -0.754|   -0.754|-886.916| -886.916|    56.39%|   0:00:01.0| 1397.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_16_/D   |
|  -0.753|   -0.753|-886.924| -886.924|    56.44%|   0:00:01.0| 1397.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
|  -0.753|   -0.753|-886.805| -886.805|    56.44%|   0:00:02.0| 1397.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
|  -0.753|   -0.753|-886.797| -886.797|    56.44%|   0:00:00.0| 1397.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
|  -0.752|   -0.752|-886.356| -886.356|    56.51%|   0:00:03.0| 1397.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_14_/D   |
|  -0.752|   -0.752|-885.884| -885.884|    56.51%|   0:00:02.0| 1398.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_14_/D   |
|  -0.751|   -0.751|-885.466| -885.466|    56.56%|   0:00:04.0| 1398.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_11_/D   |
|  -0.751|   -0.751|-885.386| -885.386|    56.57%|   0:00:02.0| 1398.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_11_/D   |
|  -0.751|   -0.751|-885.380| -885.380|    56.57%|   0:00:00.0| 1398.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_11_/D   |
|  -0.750|   -0.750|-884.619| -884.619|    56.63%|   0:00:07.0| 1398.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
|  -0.750|   -0.750|-884.459| -884.459|    56.64%|   0:00:01.0| 1398.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
|  -0.750|   -0.750|-884.453| -884.453|    56.64%|   0:00:01.0| 1398.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
|  -0.749|   -0.749|-883.409| -883.409|    56.71%|   0:00:06.0| 1398.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
|  -0.749|   -0.749|-882.779| -882.779|    56.75%|   0:00:01.0| 1398.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
|  -0.749|   -0.749|-882.508| -882.508|    56.76%|   0:00:03.0| 1398.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
|  -0.748|   -0.748|-882.472| -882.472|    56.78%|   0:00:01.0| 1398.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_15_/D   |
|  -0.748|   -0.748|-882.017| -882.017|    56.86%|   0:00:04.0| 1398.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_11_/D   |
|  -0.748|   -0.748|-881.879| -881.879|    56.86%|   0:00:02.0| 1398.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_14_/D   |
|  -0.747|   -0.747|-881.571| -881.571|    56.91%|   0:00:05.0| 1399.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_11_/D   |
|  -0.747|   -0.747|-880.732| -880.732|    56.98%|   0:00:03.0| 1400.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
|  -0.746|   -0.746|-880.271| -880.271|    56.99%|   0:00:02.0| 1400.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
|  -0.745|   -0.745|-879.925| -879.925|    57.14%|   0:00:09.0| 1400.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_11_/D   |
|  -0.745|   -0.745|-878.141| -878.141|    57.17%|   0:00:07.0| 1400.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_11_/D   |
|  -0.745|   -0.745|-878.187| -878.187|    57.35%|   0:00:06.0| 1400.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_11_/D   |
|  -0.745|   -0.745|-877.872| -877.872|    57.50%|   0:00:07.0| 1400.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_11_/D   |
|  -0.744|   -0.744|-877.858| -877.858|    57.58%|   0:00:04.0| 1400.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
|  -0.743|   -0.743|-876.953| -876.953|    57.59%|   0:00:05.0| 1401.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_15_/D   |
|  -0.743|   -0.743|-876.895| -876.895|    57.60%|   0:00:06.0| 1402.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_15_/D   |
|  -0.743|   -0.743|-876.880| -876.880|    57.60%|   0:00:01.0| 1404.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_15_/D   |
|  -0.743|   -0.743|-876.700| -876.700|    58.01%|   0:00:17.0| 1405.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_14_/D   |
|  -0.742|   -0.742|-876.653| -876.653|    58.02%|   0:00:00.0| 1405.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_14_/D   |
|  -0.742|   -0.742|-876.586| -876.586|    58.02%|   0:00:03.0| 1405.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_14_/D   |
|  -0.742|   -0.742|-876.153| -876.153|    58.07%|   0:00:01.0| 1405.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_15_/D   |
|  -0.742|   -0.742|-876.025| -876.025|    58.08%|   0:00:01.0| 1405.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_15_/D   |
|  -0.742|   -0.742|-875.955| -875.955|    58.14%|   0:00:02.0| 1405.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_15_/D   |
|  -0.742|   -0.742|-875.941| -875.941|    58.14%|   0:00:00.0| 1405.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_15_/D   |
|  -0.742|   -0.742|-875.938| -875.938|    58.15%|   0:00:00.0| 1405.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_15_/D   |
|  -0.742|   -0.742|-875.882| -875.882|    58.17%|   0:00:01.0| 1405.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_15_/D   |
|  -0.742|   -0.742|-875.882| -875.882|    58.19%|   0:00:01.0| 1405.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_15_/D   |
|  -0.742|   -0.742|-875.882| -875.882|    58.19%|   0:00:00.0| 1405.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_15_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:06:39 real=0:06:39 mem=1405.3M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.006|   -0.742|   0.000| -875.882|    58.19%|   0:00:00.0| 1405.3M|   WC_VIEW|  default| psum_mem_instance/Q_reg_115_/D                     |
|   0.013|   -0.742|   0.000| -875.882|    58.19%|   0:00:00.0| 1405.3M|   WC_VIEW|  default| psum_mem_instance/Q_reg_129_/D                     |
|   0.021|   -0.742|   0.000| -875.882|    58.19%|   0:00:00.0| 1405.3M|        NA|       NA| NA                                                 |
|   0.021|   -0.742|   0.000| -875.882|    58.19%|   0:00:00.0| 1405.3M|   WC_VIEW|       NA| NA                                                 |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=1405.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:06:39 real=0:06:39 mem=1405.3M) ***
** GigaOpt Optimizer WNS Slack -0.742 TNS Slack -875.882 Density 58.19
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -0.742  TNS Slack -875.882 Density 58.19
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    58.19%|        -|  -0.742|-875.882|   0:00:00.0| 1405.3M|
|    58.06%|      125|  -0.742|-874.967|   0:00:03.0| 1405.3M|
|    57.73%|      655|  -0.742|-874.344|   0:00:06.0| 1405.3M|
|    57.72%|        7|  -0.742|-874.344|   0:00:00.0| 1405.3M|
|    57.72%|        0|  -0.742|-874.344|   0:00:00.0| 1405.3M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.742  TNS Slack -874.344 Density 57.72
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 722 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:08.8) (real = 0:00:09.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:09, real=0:00:09, mem=1402.83M, totSessionCpu=0:22:52).
*** Starting refinePlace (0:22:53 mem=1402.8M) ***
Total net bbox length = 4.523e+05 (2.118e+05 2.405e+05) (ext = 2.416e+04)
Move report: Timing Driven Placement moves 6497 insts, mean move: 5.38 um, max move: 54.60 um
	Max move on inst (mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U672): (391.60, 323.20) --> (444.40, 325.00)
	Runtime: CPU: 0:00:04.9 REAL: 0:00:05.0 MEM: 1415.3MB
Move report: Detail placement moves 6566 insts, mean move: 0.70 um, max move: 5.60 um
	Max move on inst (mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_4324_0): (393.20, 202.60) --> (397.00, 204.40)
	Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1415.3MB
Summary Report:
Instances move: 10688 (out of 26800 movable)
Mean displacement: 3.61 um
Max displacement: 54.60 um (Instance: mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U672) (391.6, 323.2) -> (444.4, 325)
	Length: 4 sites, height: 1 rows, site name: core, cell type: NR2XD0
Total net bbox length = 4.662e+05 (2.203e+05 2.459e+05) (ext = 2.416e+04)
Runtime: CPU: 0:00:05.6 REAL: 0:00:06.0 MEM: 1415.3MB
*** Finished refinePlace (0:22:58 mem=1415.3M) ***
Finished re-routing un-routed nets (0:00:00.1 1415.3M)


Density : 0.5772
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:06.6 real=0:00:06.0 mem=1415.3M) ***
** GigaOpt Optimizer WNS Slack -0.836 TNS Slack -905.387 Density 57.72
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 2
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.836|   -0.836|-905.387| -905.387|    57.72%|   0:00:00.0| 1415.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_13_/D   |
|  -0.807|   -0.807|-899.288| -899.288|    57.72%|   0:00:00.0| 1415.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
|  -0.790|   -0.790|-897.687| -897.687|    57.72%|   0:00:00.0| 1415.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_13_/D   |
|  -0.785|   -0.785|-895.833| -895.833|    57.73%|   0:00:02.0| 1415.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
|  -0.780|   -0.780|-893.762| -893.762|    57.74%|   0:00:00.0| 1415.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_14_/D   |
|  -0.777|   -0.777|-890.409| -890.409|    57.74%|   0:00:03.0| 1415.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
|  -0.772|   -0.772|-889.664| -889.664|    57.74%|   0:00:02.0| 1415.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_15_/D   |
|  -0.771|   -0.771|-888.735| -888.735|    57.74%|   0:00:02.0| 1415.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
|  -0.769|   -0.769|-888.082| -888.082|    57.75%|   0:00:02.0| 1415.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_14_/D   |
|  -0.769|   -0.769|-888.000| -888.000|    57.75%|   0:00:01.0| 1415.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_14_/D   |
|  -0.769|   -0.769|-887.924| -887.924|    57.75%|   0:00:00.0| 1415.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_14_/D   |
|  -0.763|   -0.763|-887.098| -887.098|    57.76%|   0:00:00.0| 1415.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
|  -0.759|   -0.759|-885.224| -885.224|    57.77%|   0:00:08.0| 1415.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_13_/D   |
|  -0.759|   -0.759|-884.618| -884.618|    57.78%|   0:00:01.0| 1415.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_13_/D   |
|  -0.759|   -0.759|-884.613| -884.613|    57.78%|   0:00:00.0| 1415.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_13_/D   |
|  -0.757|   -0.757|-883.663| -883.663|    57.81%|   0:00:02.0| 1415.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
|  -0.756|   -0.756|-883.168| -883.168|    57.82%|   0:00:02.0| 1415.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
|  -0.756|   -0.756|-883.063| -883.063|    57.82%|   0:00:00.0| 1408.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
|  -0.753|   -0.753|-882.412| -882.412|    57.87%|   0:00:02.0| 1408.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_19_/D   |
|  -0.753|   -0.753|-881.233| -881.233|    57.87%|   0:00:01.0| 1408.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_14_/D   |
|  -0.753|   -0.753|-881.039| -881.039|    57.88%|   0:00:00.0| 1408.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_14_/D   |
|  -0.753|   -0.753|-881.035| -881.035|    57.88%|   0:00:00.0| 1408.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_14_/D   |
|  -0.753|   -0.753|-880.016| -880.016|    57.92%|   0:00:02.0| 1408.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
|  -0.754|   -0.754|-879.999| -879.999|    57.94%|   0:00:00.0| 1408.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_13_/D   |
|  -0.753|   -0.753|-879.973| -879.973|    57.94%|   0:00:01.0| 1408.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_13_/D   |
|  -0.755|   -0.755|-879.532| -879.532|    57.99%|   0:00:02.0| 1408.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_13_/D   |
|  -0.752|   -0.752|-879.221| -879.221|    58.03%|   0:00:00.0| 1408.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_13_/D   |
|  -0.750|   -0.750|-879.048| -879.048|    58.03%|   0:00:01.0| 1408.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_14_/D   |
|  -0.749|   -0.749|-877.963| -877.963|    58.03%|   0:00:03.0| 1408.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_13_/D   |
|  -0.748|   -0.748|-877.890| -877.890|    58.04%|   0:00:04.0| 1406.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_13_/D   |
|  -0.748|   -0.748|-877.775| -877.775|    58.04%|   0:00:01.0| 1406.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_13_/D   |
|  -0.748|   -0.748|-877.659| -877.659|    58.04%|   0:00:00.0| 1406.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_13_/D   |
|  -0.748|   -0.748|-877.571| -877.571|    58.04%|   0:00:00.0| 1406.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_13_/D   |
|  -0.745|   -0.745|-876.672| -876.672|    58.08%|   0:00:01.0| 1406.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_19_/D   |
|  -0.743|   -0.743|-875.506| -875.506|    58.10%|   0:00:04.0| 1406.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_14_/D   |
|  -0.744|   -0.744|-874.138| -874.138|    58.11%|   0:00:14.0| 1406.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_14_/D   |
|  -0.744|   -0.744|-873.974| -873.974|    58.11%|   0:00:04.0| 1406.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_14_/D   |
|  -0.743|   -0.743|-873.344| -873.344|    58.22%|   0:00:01.0| 1406.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_14_/D   |
|  -0.742|   -0.742|-872.845| -872.845|    58.28%|   0:00:01.0| 1406.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_14_/D   |
|  -0.741|   -0.741|-872.739| -872.739|    58.34%|   0:00:04.0| 1406.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_19_/D   |
|  -0.743|   -0.743|-872.008| -872.008|    58.40%|   0:00:04.0| 1406.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_19_/D   |
|  -0.741|   -0.741|-871.847| -871.847|    58.41%|   0:00:01.0| 1406.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_14_/D   |
|  -0.741|   -0.741|-871.805| -871.805|    58.41%|   0:00:00.0| 1406.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_14_/D   |
|  -0.741|   -0.741|-871.944| -871.944|    58.42%|   0:00:01.0| 1406.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_14_/D   |
|  -0.740|   -0.740|-871.799| -871.799|    58.44%|   0:00:02.0| 1406.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_14_/D   |
|  -0.739|   -0.739|-871.641| -871.641|    58.44%|   0:00:00.0| 1406.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
|  -0.739|   -0.739|-871.391| -871.391|    58.46%|   0:00:06.0| 1406.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
|  -0.738|   -0.738|-871.456| -871.456|    58.50%|   0:00:01.0| 1406.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_19_/D   |
|  -0.737|   -0.737|-871.031| -871.031|    58.51%|   0:00:09.0| 1406.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
|  -0.737|   -0.737|-870.138| -870.138|    58.52%|   0:00:14.0| 1406.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_17_/D   |
|  -0.737|   -0.737|-869.725| -869.725|    58.52%|   0:00:13.0| 1406.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_19_/D   |
|  -0.737|   -0.737|-869.607| -869.607|    58.52%|   0:00:01.0| 1407.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_19_/D   |
|  -0.737|   -0.737|-869.049| -869.049|    58.70%|   0:00:02.0| 1407.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_19_/D   |
|  -0.737|   -0.737|-868.969| -868.969|    58.72%|   0:00:01.0| 1407.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_19_/D   |
|  -0.736|   -0.736|-868.948| -868.948|    58.72%|   0:00:00.0| 1407.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_14_/D   |
|  -0.735|   -0.735|-868.454| -868.454|    58.73%|   0:00:06.0| 1407.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_14_/D   |
|  -0.736|   -0.736|-868.423| -868.423|    58.73%|   0:00:07.0| 1407.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_19_/D   |
|  -0.735|   -0.735|-868.474| -868.474|    58.78%|   0:00:01.0| 1408.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_14_/D   |
|  -0.736|   -0.736|-868.143| -868.143|    58.81%|   0:00:01.0| 1409.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_14_/D   |
|  -0.736|   -0.736|-868.099| -868.099|    58.81%|   0:00:01.0| 1409.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_14_/D   |
|  -0.737|   -0.737|-868.081| -868.081|    58.89%|   0:00:03.0| 1409.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_14_/D   |
|  -0.737|   -0.737|-867.990| -867.990|    58.89%|   0:00:00.0| 1409.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_14_/D   |
|  -0.737|   -0.737|-867.995| -867.995|    58.90%|   0:00:01.0| 1409.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_14_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:02:26 real=0:02:26 mem=1409.6M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.005|   -0.737|   0.000| -867.995|    58.90%|   0:00:00.0| 1409.6M|   WC_VIEW|  default| psum_mem_instance/Q_reg_76_/D                      |
|   0.013|   -0.737|   0.000| -867.995|    58.90%|   0:00:00.0| 1409.6M|   WC_VIEW|  default| psum_mem_instance/Q_reg_129_/D                     |
|   0.020|   -0.737|   0.000| -867.995|    58.90%|   0:00:00.0| 1409.6M|   WC_VIEW|  default| psum_mem_instance/Q_reg_72_/D                      |
|   0.020|   -0.737|   0.000| -867.995|    58.90%|   0:00:00.0| 1409.6M|   WC_VIEW|  default| psum_mem_instance/Q_reg_72_/D                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.4 real=0:00:00.0 mem=1409.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:02:26 real=0:02:26 mem=1409.6M) ***
** GigaOpt Optimizer WNS Slack -0.737 TNS Slack -867.995 Density 58.90
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -0.737  TNS Slack -867.995 Density 58.90
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    58.90%|        -|  -0.737|-867.995|   0:00:00.0| 1409.6M|
|    58.84%|       62|  -0.741|-868.625|   0:00:03.0| 1409.6M|
|    58.57%|      543|  -0.736|-867.539|   0:00:05.0| 1409.6M|
|    58.57%|        1|  -0.736|-867.539|   0:00:00.0| 1409.6M|
|    58.57%|        0|  -0.736|-867.539|   0:00:00.0| 1409.6M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.736  TNS Slack -867.539 Density 58.57
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 769 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:08.2) (real = 0:00:08.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:08, real=0:00:08, mem=1406.29M, totSessionCpu=0:25:34).
*** Starting refinePlace (0:25:34 mem=1406.3M) ***
Total net bbox length = 4.680e+05 (2.215e+05 2.465e+05) (ext = 2.416e+04)
Move report: Timing Driven Placement moves 1520 insts, mean move: 4.90 um, max move: 37.80 um
	Max move on inst (mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_5090_0): (413.80, 202.60) --> (442.60, 211.60)
	Runtime: CPU: 0:00:01.9 REAL: 0:00:02.0 MEM: 1417.0MB
Move report: Detail placement moves 4454 insts, mean move: 0.78 um, max move: 6.40 um
	Max move on inst (mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RC_5040_0): (456.80, 294.40) --> (459.60, 298.00)
	Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 1417.0MB
Summary Report:
Instances move: 5420 (out of 27098 movable)
Mean displacement: 1.97 um
Max displacement: 38.00 um (Instance: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_5090_0) (413.8, 202.6) -> (442.8, 211.6)
	Length: 4 sites, height: 1 rows, site name: core, cell type: INVD2
Total net bbox length = 4.714e+05 (2.237e+05 2.476e+05) (ext = 2.416e+04)
Runtime: CPU: 0:00:02.6 REAL: 0:00:02.0 MEM: 1417.0MB
*** Finished refinePlace (0:25:37 mem=1417.0M) ***
Finished re-routing un-routed nets (0:00:00.0 1417.0M)


Density : 0.5857
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:03.3 real=0:00:04.0 mem=1417.0M) ***
** GigaOpt Optimizer WNS Slack -0.773 TNS Slack -871.196 Density 58.57
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 3
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.773|   -0.773|-871.196| -871.196|    58.57%|   0:00:00.0| 1417.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/D   |
|  -0.759|   -0.759|-870.528| -870.528|    58.58%|   0:00:00.0| 1417.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/D   |
|  -0.752|   -0.752|-870.121| -870.121|    58.58%|   0:00:01.0| 1417.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/D   |
|  -0.752|   -0.752|-869.805| -869.805|    58.59%|   0:00:05.0| 1417.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_18_/D   |
|  -0.748|   -0.748|-869.965| -869.965|    58.59%|   0:00:01.0| 1417.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_19_/D   |
|  -0.745|   -0.745|-869.176| -869.176|    58.59%|   0:00:06.0| 1417.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/D   |
|  -0.745|   -0.745|-868.776| -868.776|    58.60%|   0:00:03.0| 1417.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_14_/D   |
|  -0.744|   -0.744|-868.726| -868.726|    58.60%|   0:00:01.0| 1417.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_11_/D   |
|  -0.744|   -0.744|-868.698| -868.698|    58.60%|   0:00:02.0| 1411.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_11_/D   |
|  -0.740|   -0.740|-867.956| -867.956|    58.63%|   0:00:00.0| 1411.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/D   |
|  -0.736|   -0.736|-867.170| -867.170|    58.63%|   0:00:09.0| 1411.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_19_/D   |
|  -0.737|   -0.737|-867.137| -867.137|    58.64%|   0:00:37.0| 1421.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_19_/D   |
|  -0.733|   -0.733|-866.522| -866.522|    58.73%|   0:00:04.0| 1421.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_18_/D   |
|  -0.735|   -0.735|-866.018| -866.018|    58.75%|   0:00:58.0| 1422.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
|  -0.734|   -0.734|-865.860| -865.860|    58.75%|   0:00:04.0| 1418.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
|  -0.734|   -0.734|-865.752| -865.752|    58.75%|   0:00:00.0| 1418.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
|  -0.734|   -0.734|-865.075| -865.075|    58.90%|   0:00:08.0| 1418.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
|  -0.734|   -0.734|-864.674| -864.674|    58.97%|   0:00:10.0| 1418.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
|  -0.730|   -0.730|-864.507| -864.507|    58.98%|   0:00:01.0| 1418.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
|  -0.731|   -0.731|-863.661| -863.661|    58.99%|   0:00:45.0| 1424.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_14_/D   |
|  -0.731|   -0.731|-863.288| -863.288|    58.99%|   0:00:05.0| 1424.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_14_/D   |
|  -0.730|   -0.730|-863.166| -863.166|    59.12%|   0:00:04.0| 1424.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
|  -0.731|   -0.731|-862.605| -862.605|    59.18%|   0:00:07.0| 1424.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
|  -0.730|   -0.730|-862.581| -862.581|    59.18%|   0:00:00.0| 1424.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
|  -0.730|   -0.730|-862.467| -862.467|    59.18%|   0:00:01.0| 1424.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
|  -0.730|   -0.730|-862.331| -862.331|    59.22%|   0:00:01.0| 1424.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
|  -0.730|   -0.730|-862.620| -862.620|    59.27%|   0:00:04.0| 1424.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_3_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_33_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_3_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_5_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_22_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_37_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_41_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_33_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_25_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_45_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_45_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_1_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_35_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.726|   -0.726|-861.670| -861.965|    59.35%|   0:00:35.0| 1428.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
|  -0.726|   -0.726|-861.641| -861.936|    59.35%|   0:00:01.0| 1426.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
|  -0.726|   -0.726|-861.246| -861.541|    59.35%|   0:00:00.0| 1426.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
|  -0.726|   -0.726|-860.456| -860.752|    59.55%|   0:00:03.0| 1426.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
|  -0.726|   -0.726|-860.289| -860.584|    59.61%|   0:00:02.0| 1427.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
|  -0.726|   -0.726|-860.231| -860.526|    59.61%|   0:00:00.0| 1427.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
|  -0.727|   -0.727|-859.899| -860.194|    59.73%|   0:00:07.0| 1429.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_13_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_59_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_43_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_61_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_3_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_29_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_41_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_37_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_19_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_5_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_14_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.722|   -0.722|-860.130| -860.935|    59.82%|   0:00:23.0| 1429.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_19_/D   |
|  -0.722|   -0.722|-860.054| -860.859|    59.83%|   0:00:11.0| 1429.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_19_/D   |
|  -0.721|   -0.721|-859.398| -860.203|    59.98%|   0:00:03.0| 1430.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
|  -0.721|   -0.721|-859.252| -860.058|    59.99%|   0:00:09.0| 1430.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
|  -0.721|   -0.721|-859.173| -859.978|    59.99%|   0:00:00.0| 1430.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
|  -0.721|   -0.721|-858.917| -859.722|    60.07%|   0:00:01.0| 1430.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
|  -0.721|   -0.721|-858.854| -859.660|    60.07%|   0:00:02.0| 1430.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
|  -0.721|   -0.721|-858.844| -859.649|    60.07%|   0:00:00.0| 1430.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
|  -0.722|   -0.722|-858.052| -858.857|    60.16%|   0:00:03.0| 1430.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_49_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_17_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_51_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_5_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_46_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_7_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_17_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_57_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_37_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_6_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_41_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_49_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_33_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_12_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_22_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_13_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_13_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_11_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_1_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_12_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_36_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_36_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.718|   -0.718|-858.968| -860.353|    60.18%|   0:00:28.0| 1434.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_11_/D   |
|  -0.718|   -0.718|-858.715| -860.100|    60.17%|   0:00:09.0| 1432.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_11_/D   |
|  -0.718|   -0.718|-858.714| -860.099|    60.17%|   0:00:01.0| 1432.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_11_/D   |
|  -0.718|   -0.718|-858.396| -859.781|    60.33%|   0:00:03.0| 1432.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_15_/D   |
|  -0.718|   -0.718|-857.821| -859.206|    60.39%|   0:00:03.0| 1432.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_14_/D   |
|  -0.717|   -0.717|-857.480| -858.865|    60.40%|   0:00:01.0| 1432.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_13_/D   |
|  -0.717|   -0.717|-857.042| -858.427|    60.40%|   0:00:06.0| 1433.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_13_/D   |
|  -0.717|   -0.717|-856.895| -858.279|    60.48%|   0:00:03.0| 1433.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
|  -0.717|   -0.717|-856.706| -858.091|    60.50%|   0:00:01.0| 1433.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
|  -0.718|   -0.718|-856.585| -857.969|    60.60%|   0:00:05.0| 1434.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
|  -0.718|   -0.718|-856.570| -857.955|    60.62%|   0:00:01.0| 1434.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_4_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_5_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_57_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_12_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_57_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_4_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_58_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_20_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_3_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_22_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_9_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_42_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_49_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_28_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_17_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_10_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_55_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_28_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_26_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_62_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_6_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_33_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_11_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_37_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_20_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_12_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_51_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_38_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_33_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_30_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.714|   -0.714|-857.696| -859.530|    60.64%|   0:00:20.0| 1435.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_14_/D   |
|  -0.714|   -0.714|-857.449| -859.283|    60.64%|   0:00:03.0| 1435.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_14_/D   |
|  -0.714|   -0.714|-857.418| -859.252|    60.64%|   0:00:01.0| 1435.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_14_/D   |
|  -0.714|   -0.714|-857.054| -858.888|    60.76%|   0:00:02.0| 1435.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_19_/D   |
|  -0.713|   -0.713|-857.293| -859.127|    60.80%|   0:00:03.0| 1454.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
|  -0.715|   -0.715|-854.003| -855.837|    61.07%|   0:00:17.0| 1454.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_15_/D   |
|  -0.715|   -0.715|-853.960| -855.794|    61.16%|   0:00:03.0| 1454.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_15_/D   |
|  -0.715|   -0.715|-853.918| -855.752|    61.17%|   0:00:01.0| 1454.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_15_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_33_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_45_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_35_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_54_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_37_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_61_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_11_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_35_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_18_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_22_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_5_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_55_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_61_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_45_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_17_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_45_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_25_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_28_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_38_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_62_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_30_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_30_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_54_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_44_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_53_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_34_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_62_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_54_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_29_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_35_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.711|   -0.711|-853.768| -856.349|    61.16%|   0:00:11.0| 1454.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_13_/D   |
|  -0.711|   -0.711|-853.430| -856.011|    61.23%|   0:00:03.0| 1454.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_19_/D   |
|  -0.711|   -0.711|-853.217| -855.798|    61.27%|   0:00:04.0| 1454.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_19_/D   |
|  -0.711|   -0.711|-853.082| -855.663|    61.28%|   0:00:01.0| 1454.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_19_/D   |
|  -0.711|   -0.711|-852.750| -855.330|    61.37%|   0:00:04.0| 1454.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_19_/D   |
|  -0.711|   -0.711|-852.595| -855.176|    61.42%|   0:00:02.0| 1454.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_19_/D   |
|  -0.711|   -0.711|-852.595| -855.176|    61.43%|   0:00:00.0| 1454.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_19_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_45_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_11_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_38_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_25_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_6_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_39_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_38_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_27_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_30_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_50_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_33_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_22_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_4_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_26_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_27_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_44_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_29_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_13_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_54_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_26_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_50_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_4_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_12_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_63_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_19_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_29_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_62_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_61_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_18_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_11_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_9_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_36_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_6_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_52_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_11_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_26_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.708|   -0.708|-853.628| -857.017|    61.43%|   0:00:15.0| 1454.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_19_/D   |
|  -0.710|   -0.710|-853.322| -856.710|    61.44%|   0:00:03.0| 1437.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_19_/D   |
|  -0.708|   -0.708|-853.282| -856.670|    61.44%|   0:00:00.0| 1437.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_19_/D   |
|  -0.708|   -0.708|-853.211| -856.599|    61.50%|   0:00:02.0| 1437.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_19_/D   |
|  -0.708|   -0.708|-852.786| -856.174|    61.53%|   0:00:01.0| 1437.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_19_/D   |
|  -0.708|   -0.708|-852.719| -856.107|    61.60%|   0:00:03.0| 1437.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_19_/D   |
|  -0.708|   -0.708|-852.655| -856.043|    61.61%|   0:00:00.0| 1437.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_19_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_46_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_29_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_2_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_26_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_4_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_12_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_35_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_45_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_39_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_35_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_52_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_57_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_53_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_10_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_38_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_15_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_14_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_38_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_44_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_10_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_4_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_14_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_47_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_14_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_27_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_15_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_34_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_46_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_18_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_54_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_6_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_42_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_10_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.705|   -0.705|-852.410| -856.916|    61.60%|   0:00:12.0| 1437.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_13_/D   |
|  -0.705|   -0.705|-852.399| -856.905|    61.60%|   0:00:01.0| 1437.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_13_/D   |
|  -0.705|   -0.705|-851.919| -856.425|    61.66%|   0:00:02.0| 1437.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_13_/D   |
|  -0.705|   -0.705|-851.844| -856.350|    61.68%|   0:00:00.0| 1437.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_13_/D   |
|  -0.705|   -0.705|-851.747| -856.253|    61.72%|   0:00:03.0| 1437.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_13_/D   |
|  -0.705|   -0.705|-851.661| -856.167|    61.75%|   0:00:01.0| 1437.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_13_/D   |
|  -0.705|   -0.705|-851.657| -856.163|    61.75%|   0:00:00.0| 1437.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_13_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_29_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_31_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_12_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_35_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_11_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_28_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_9_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_14_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_28_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_28_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_47_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_12_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_39_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_22_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_44_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_45_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_26_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_54_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_30_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_4_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_53_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_2_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_23_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_7_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_6_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_36_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_54_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_26_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_38_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_2_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_36_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_29_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_63_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_42_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_29_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_29_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_23_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_30_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_12_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_59_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_23_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_19_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_46_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.702|   -0.702|-852.634| -857.808|    61.75%|   0:00:17.0| 1437.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_19_/D   |
|  -0.702|   -0.702|-852.254| -857.428|    61.75%|   0:00:01.0| 1437.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_19_/D   |
|  -0.702|   -0.702|-852.209| -857.382|    61.75%|   0:00:01.0| 1437.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_19_/D   |
|  -0.701|   -0.701|-851.636| -856.810|    61.84%|   0:00:01.0| 1437.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_19_/D   |
|  -0.701|   -0.701|-851.124| -856.297|    61.91%|   0:00:05.0| 1437.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_19_/D   |
|  -0.701|   -0.701|-851.058| -856.231|    61.91%|   0:00:00.0| 1437.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_19_/D   |
|  -0.701|   -0.701|-850.962| -856.136|    61.92%|   0:00:04.0| 1437.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_19_/D   |
|  -0.701|   -0.701|-850.849| -856.022|    62.10%|   0:00:04.0| 1437.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_19_/D   |
|  -0.701|   -0.701|-850.201| -855.374|    62.20%|   0:00:05.0| 1438.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_19_/D   |
|  -0.701|   -0.701|-850.187| -855.360|    62.20%|   0:00:00.0| 1438.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_19_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_6_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_42_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_39_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_60_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_62_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_42_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_39_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_57_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_60_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_7_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_50_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_60_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_54_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_54_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_44_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_1_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_44_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_18_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_60_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_20_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_62_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_15_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_61_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_39_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_30_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_2_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_6_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_52_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_51_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_5_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_31_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_22_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_42_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_52_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_60_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_45_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_54_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_10_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_62_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_35_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_52_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_34_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_31_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_21_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_18_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_16_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.697|   -0.697|-850.099| -856.224|    62.20%|   0:00:19.0| 1443.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
|  -0.697|   -0.697|-849.804| -855.928|    62.20%|   0:00:02.0| 1443.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_14_/D   |
|  -0.697|   -0.697|-849.517| -855.642|    62.19%|   0:00:02.0| 1443.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_14_/D   |
|  -0.697|   -0.697|-849.356| -855.481|    62.44%|   0:00:09.0| 1443.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_19_/D   |
|  -0.697|   -0.697|-849.182| -855.306|    62.64%|   0:00:09.0| 1445.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_15_/D   |
|  -0.697|   -0.697|-849.020| -855.144|    62.65%|   0:00:00.0| 1445.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_15_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_4_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_60_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_31_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_13_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_40_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_38_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_12_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_58_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_13_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_20_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_59_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_34_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_46_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_34_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_31_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_24_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_46_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_12_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_50_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_58_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_30_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_22_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_2_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_44_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_22_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_31_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_24_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_38_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_28_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_52_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_42_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_22_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_50_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_23_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_18_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_29_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_4_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_22_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_42_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_63_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_52_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.693|   -0.693|-849.143| -856.273|    62.64%|   0:00:12.0| 1445.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_14_/D   |
|  -0.693|   -0.693|-849.089| -856.218|    62.64%|   0:00:00.0| 1445.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_14_/D   |
|  -0.693|   -0.693|-849.175| -856.305|    62.73%|   0:00:03.0| 1445.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
|  -0.693|   -0.693|-849.114| -856.243|    62.78%|   0:00:02.0| 1445.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
|  -0.694|   -0.694|-849.074| -856.203|    62.84%|   0:00:03.0| 1445.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_31_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_18_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_44_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_34_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_39_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_15_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_6_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_8_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_53_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_7_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_8_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_4_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_23_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_20_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_55_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_39_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_44_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_30_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_14_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_33_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_39_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_2_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_55_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_40_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_22_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_4_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_28_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_36_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_38_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_6_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_15_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_58_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_38_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_2_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_38_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_22_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_35_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_32_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_14_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_55_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_44_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_54_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_5_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_22_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.690|   -0.690|-848.293| -856.792|    62.86%|   0:00:18.0| 1445.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_14_/D   |
|  -0.690|   -0.690|-847.916| -856.415|    62.87%|   0:00:01.0| 1445.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_15_/D   |
|  -0.690|   -0.690|-847.808| -856.307|    62.87%|   0:00:00.0| 1445.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_15_/D   |
|  -0.689|   -0.689|-847.545| -856.044|    62.95%|   0:00:02.0| 1445.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
|  -0.688|   -0.688|-847.004| -855.503|    62.95%|   0:00:06.0| 1445.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_14_/D   |
|  -0.688|   -0.688|-846.848| -855.347|    62.95%|   0:00:01.0| 1445.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_14_/D   |
|  -0.688|   -0.688|-846.717| -855.216|    63.03%|   0:00:01.0| 1445.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_14_/D   |
|  -0.689|   -0.689|-846.695| -855.194|    63.06%|   0:00:01.0| 1445.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_19_/D   |
|  -0.688|   -0.688|-846.600| -855.100|    63.06%|   0:00:01.0| 1445.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
|  -0.688|   -0.688|-846.056| -854.555|    63.06%|   0:00:03.0| 1445.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
|  -0.688|   -0.688|-845.998| -854.497|    63.10%|   0:00:01.0| 1445.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
|  -0.688|   -0.688|-845.472| -853.971|    63.16%|   0:00:03.0| 1445.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
|  -0.688|   -0.688|-845.442| -853.941|    63.19%|   0:00:02.0| 1445.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
|  -0.688|   -0.688|-845.427| -853.926|    63.19%|   0:00:00.0| 1445.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_21_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_25_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_7_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_54_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_7_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_60_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_30_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_14_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_26_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_18_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_15_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_2_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_56_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_30_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_58_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_52_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_51_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_7_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_45_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_14_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_14_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_6_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_5_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_28_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_55_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_46_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_36_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_15_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_14_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_30_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_39_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_60_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_46_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_7_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_36_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_29_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_55_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_58_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.685|   -0.685|-845.706| -855.378|    63.19%|   0:00:10.0| 1445.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
|  -0.687|   -0.687|-845.440| -855.113|    63.18%|   0:00:03.0| 1445.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_19_/D   |
|  -0.685|   -0.685|-845.338| -855.011|    63.18%|   0:00:01.0| 1445.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
|  -0.686|   -0.686|-844.661| -854.334|    63.28%|   0:00:02.0| 1445.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
|  -0.686|   -0.686|-844.541| -854.214|    63.32%|   0:00:00.0| 1445.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
|  -0.686|   -0.686|-844.477| -854.149|    63.41%|   0:00:04.0| 1445.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
|  -0.686|   -0.686|-844.445| -854.117|    63.42%|   0:00:01.0| 1445.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_46_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_23_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_3_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_60_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_38_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_58_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_55_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_58_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_36_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_46_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_12_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_20_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_23_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_50_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_23_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_44_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_4_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_32_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_47_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_35_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_37_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_11_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_3_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_6_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_36_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_27_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_36_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_54_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_31_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_36_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_38_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_34_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_15_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_24_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_35_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_28_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_23_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_34_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_12_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_21_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_7_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_50_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_21_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_19_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.681|   -0.681|-843.462| -855.556|    63.41%|   0:00:20.0| 1446.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_14_/D   |
|  -0.682|   -0.682|-843.040| -855.134|    63.41%|   0:00:04.0| 1446.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_19_/D   |
|  -0.681|   -0.681|-843.029| -855.123|    63.41%|   0:00:00.0| 1446.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_14_/D   |
|  -0.683|   -0.683|-842.886| -854.981|    63.50%|   0:00:03.0| 1446.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
|  -0.681|   -0.681|-842.643| -854.738|    63.51%|   0:00:01.0| 1446.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_14_/D   |
|  -0.681|   -0.681|-842.577| -854.671|    63.52%|   0:00:00.0| 1446.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_14_/D   |
|  -0.682|   -0.682|-841.363| -853.457|    63.64%|   0:00:06.0| 1447.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_14_/D   |
|  -0.682|   -0.682|-841.355| -853.449|    63.67%|   0:00:01.0| 1447.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_14_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_26_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_19_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_16_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_28_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_10_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_16_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_20_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_10_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_59_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_55_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_2_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_62_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_63_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_23_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_10_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_24_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_60_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_55_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_44_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_34_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_14_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_28_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_0_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_62_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_50_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_61_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_2_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_18_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_23_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_29_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_55_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_30_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_45_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_14_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_31_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_16_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_34_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_58_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_17_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_15_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_63_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_46_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_33_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_15_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_14_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_53_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_54_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.678|   -0.678|-840.549| -854.245|    63.66%|   0:00:13.0| 1447.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
|  -0.678|   -0.678|-840.134| -853.831|    63.66%|   0:00:03.0| 1447.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
|  -0.678|   -0.678|-839.461| -853.158|    63.76%|   0:00:02.0| 1447.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
|  -0.678|   -0.678|-839.197| -852.894|    63.78%|   0:00:02.0| 1447.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
|  -0.677|   -0.677|-839.120| -852.817|    63.79%|   0:00:00.0| 1447.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
|  -0.677|   -0.677|-838.498| -852.195|    63.78%|   0:00:11.0| 1447.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
|  -0.677|   -0.677|-838.435| -852.132|    63.78%|   0:00:00.0| 1447.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
|  -0.677|   -0.677|-838.423| -852.120|    63.77%|   0:00:01.0| 1447.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
|  -0.676|   -0.676|-837.896| -851.593|    63.83%|   0:00:01.0| 1447.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_19_/D   |
|  -0.676|   -0.676|-837.608| -851.305|    63.83%|   0:00:07.0| 1447.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
|  -0.676|   -0.676|-837.497| -851.194|    63.82%|   0:00:01.0| 1447.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_15_/D   |
|  -0.675|   -0.675|-837.505| -851.201|    63.87%|   0:00:02.0| 1447.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_19_/D   |
|  -0.675|   -0.675|-836.876| -850.573|    63.91%|   0:00:02.0| 1447.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
|  -0.676|   -0.676|-836.615| -850.311|    63.91%|   0:00:10.0| 1450.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_19_/D   |
|  -0.675|   -0.675|-836.532| -850.229|    63.92%|   0:00:01.0| 1450.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
|  -0.675|   -0.675|-836.415| -850.112|    63.96%|   0:00:01.0| 1450.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
|  -0.675|   -0.675|-836.258| -849.955|    64.03%|   0:00:04.0| 1450.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
|  -0.675|   -0.675|-836.138| -849.835|    64.08%|   0:00:02.0| 1450.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_53_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_18_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_62_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_50_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_46_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_26_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_55_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_47_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_42_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_58_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_16_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_19_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_62_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_16_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_0_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_36_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_20_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_7_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_45_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_47_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_19_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_15_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_27_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_22_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_52_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_32_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_52_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_37_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_55_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_52_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_13_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_47_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_42_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_59_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_10_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_0_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_30_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_3_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_18_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_63_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_47_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_54_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_48_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_44_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_22_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_14_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_23_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.671|   -0.671|-835.046| -850.750|    64.07%|   0:00:16.0| 1451.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
|  -0.671|   -0.671|-835.003| -850.707|    64.07%|   0:00:03.0| 1451.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
|  -0.671|   -0.671|-834.959| -850.663|    64.07%|   0:00:00.0| 1451.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
|  -0.672|   -0.672|-834.945| -850.649|    64.18%|   0:00:03.0| 1451.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
|  -0.671|   -0.671|-834.925| -850.629|    64.22%|   0:00:01.0| 1451.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
|  -0.671|   -0.671|-834.435| -850.139|    64.23%|   0:00:02.0| 1451.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
|  -0.671|   -0.671|-834.403| -850.107|    64.23%|   0:00:01.0| 1451.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
|  -0.671|   -0.671|-834.401| -850.105|    64.27%|   0:00:01.0| 1451.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_59_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_11_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_60_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_40_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_47_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_44_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_40_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_36_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_48_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_18_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_35_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_27_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_5_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_19_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_63_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_2_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_20_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_29_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_28_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_61_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_13_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_60_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_25_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_43_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_24_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_18_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_0_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_31_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_63_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_6_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_17_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_41_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_29_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_47_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_15_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_5_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_58_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_32_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_32_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_59_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_57_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.668|   -0.668|-832.587| -850.789|    64.29%|   0:00:18.0| 1461.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_19_/D   |
|  -0.668|   -0.668|-832.237| -850.440|    64.28%|   0:00:05.0| 1461.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_19_/D   |
|  -0.667|   -0.667|-831.952| -850.154|    64.36%|   0:00:02.0| 1461.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
|  -0.668|   -0.668|-831.819| -850.021|    64.36%|   0:00:09.0| 1461.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
|  -0.668|   -0.668|-831.489| -849.691|    64.39%|   0:00:01.0| 1461.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
|  -0.668|   -0.668|-831.439| -849.641|    64.40%|   0:00:01.0| 1461.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
|  -0.668|   -0.668|-831.432| -849.634|    64.40%|   0:00:00.0| 1461.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
|  -0.668|   -0.668|-831.053| -849.255|    64.44%|   0:00:02.0| 1461.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
|  -0.668|   -0.668|-831.017| -849.219|    64.47%|   0:00:00.0| 1461.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_60_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_44_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_3_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_30_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_51_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_1_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_3_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_10_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_5_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_4_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_56_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_1_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_55_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_20_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_13_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_45_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_7_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_58_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_31_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_48_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_13_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_5_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_23_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_46_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_12_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_48_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_39_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_37_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_44_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_50_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_39_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_6_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_20_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_16_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_28_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_18_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_32_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_37_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_59_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.665|   -0.665|-829.773| -850.000|    64.46%|   0:00:13.0| 1461.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_13_/D   |
|  -0.664|   -0.664|-829.592| -849.819|    64.46%|   0:00:02.0| 1461.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q4_reg_12_/D   |
|  -0.664|   -0.664|-829.429| -849.656|    64.46%|   0:00:00.0| 1461.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q4_reg_12_/D   |
|  -0.664|   -0.664|-829.299| -849.526|    64.53%|   0:00:02.0| 1461.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
|  -0.664|   -0.664|-829.047| -849.273|    64.57%|   0:00:01.0| 1461.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
|  -0.664|   -0.664|-828.944| -849.171|    64.57%|   0:00:01.0| 1461.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
|  -0.664|   -0.664|-828.186| -848.413|    64.65%|   0:00:04.0| 1461.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
|  -0.664|   -0.664|-827.972| -848.199|    64.68%|   0:00:01.0| 1461.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
|  -0.664|   -0.664|-827.967| -848.193|    64.68%|   0:00:01.0| 1461.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_30_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_59_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_31_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_9_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_8_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_47_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_11_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_48_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_38_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_5_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_52_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_52_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_25_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_16_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_4_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_45_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_37_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_14_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_60_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_16_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_37_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_10_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_10_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_42_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_62_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_62_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_46_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_36_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_29_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_1_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_24_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_50_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_48_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_63_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_42_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_48_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_20_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_31_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_36_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_36_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_36_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.662|   -0.662|-825.389| -847.557|    64.67%|   0:00:07.0| 1461.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_13_/D   |
|  -0.662|   -0.662|-825.335| -847.503|    64.67%|   0:00:01.0| 1461.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_13_/D   |
|  -0.661|   -0.661|-825.017| -847.184|    64.73%|   0:00:01.0| 1461.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
|  -0.661|   -0.661|-824.767| -846.934|    64.76%|   0:00:02.0| 1461.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
|  -0.661|   -0.661|-824.707| -846.874|    64.76%|   0:00:01.0| 1461.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
|  -0.661|   -0.661|-824.624| -846.791|    64.76%|   0:00:00.0| 1461.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
|  -0.661|   -0.661|-824.541| -846.708|    64.77%|   0:00:01.0| 1461.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
|  -0.661|   -0.661|-824.300| -846.467|    64.81%|   0:00:02.0| 1461.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_19_/D   |
|  -0.661|   -0.661|-824.187| -846.354|    64.82%|   0:00:01.0| 1461.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q4_reg_18_/D   |
|  -0.661|   -0.661|-824.157| -846.324|    64.83%|   0:00:01.0| 1461.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q4_reg_18_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_63_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_3_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_53_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_61_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_36_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_20_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_48_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_10_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_49_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_31_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_26_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_38_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_24_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_48_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_42_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_56_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_61_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_33_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_12_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_0_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_57_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_32_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_55_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_60_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_47_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_54_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_47_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_32_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_1_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_26_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_20_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_24_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_7_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_13_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_10_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_18_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_2_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_9_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_61_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_53_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_9_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_47_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_48_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_34_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_45_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_7_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_56_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_46_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_53_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_36_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_36_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_36_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.658|   -0.658|-822.569| -847.144|    64.81%|   0:00:13.0| 1461.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_19_/D   |
|  -0.658|   -0.658|-822.392| -846.968|    64.81%|   0:00:03.0| 1461.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_19_/D   |
|  -0.661|   -0.661|-822.313| -846.889|    64.87%|   0:00:02.0| 1461.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_19_/D   |
|  -0.660|   -0.660|-822.197| -846.773|    64.88%|   0:00:00.0| 1461.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_15_/D   |
|  -0.660|   -0.660|-822.173| -846.749|    64.88%|   0:00:01.0| 1461.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_15_/D   |
|  -0.659|   -0.659|-822.092| -846.668|    64.92%|   0:00:01.0| 1461.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_19_/D   |
|  -0.659|   -0.659|-821.894| -846.470|    64.95%|   0:00:01.0| 1461.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_19_/D   |
|  -0.659|   -0.659|-821.887| -846.463|    64.95%|   0:00:00.0| 1461.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_19_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_60_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_52_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_11_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_32_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_43_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_58_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_39_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_47_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_56_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_32_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_61_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_37_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_8_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_50_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_51_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_6_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_40_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_7_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_32_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_48_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_0_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_12_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_15_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_40_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_0_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_48_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_24_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_33_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_23_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_15_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_31_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_25_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_27_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_35_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_16_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_11_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_36_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_36_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_36_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.654|   -0.654|-819.527| -845.786|    64.94%|   0:00:09.0| 1461.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_19_/D   |
|  -0.654|   -0.654|-819.321| -845.580|    64.94%|   0:00:02.0| 1461.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_19_/D   |
|  -0.654|   -0.654|-819.218| -845.477|    64.94%|   0:00:00.0| 1461.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_19_/D   |
|  -0.654|   -0.654|-818.714| -844.973|    65.02%|   0:00:01.0| 1461.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_19_/D   |
|  -0.654|   -0.654|-818.416| -844.674|    65.05%|   0:00:01.0| 1461.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
|  -0.654|   -0.654|-818.166| -844.424|    65.06%|   0:00:01.0| 1461.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_2_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_4_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_51_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_28_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_56_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_1_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_43_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_21_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_13_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_9_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_43_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_56_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_0_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_48_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_2_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_33_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_46_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_8_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_57_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_41_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_40_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_61_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_28_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_48_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_51_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_43_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_25_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_16_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_6_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_21_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_20_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_50_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_16_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_1_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_8_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_56_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_0_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_0_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_57_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_9_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_8_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_4_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_7_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.650|   -0.650|-815.366| -843.798|    65.07%|   0:00:13.0| 1461.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
|  -0.650|   -0.650|-815.070| -843.502|    65.07%|   0:00:00.0| 1461.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
|  -0.653|   -0.653|-814.772| -843.203|    65.11%|   0:00:02.0| 1461.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
|  -0.650|   -0.650|-813.921| -842.352|    65.11%|   0:00:00.0| 1461.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q4_reg_18_/D   |
|  -0.649|   -0.649|-813.313| -841.744|    65.12%|   0:00:01.0| 1461.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
|  -0.649|   -0.649|-812.688| -841.120|    65.12%|   0:00:02.0| 1461.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_63_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_39_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_56_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_17_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_0_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_24_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_49_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_26_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_43_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_10_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_27_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_3_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_47_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_51_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_26_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_41_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_58_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_48_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_19_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_34_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_24_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_17_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_8_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_8_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_40_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_23_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_34_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_11_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_49_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_58_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_0_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_2_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_23_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_27_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_34_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_34_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_34_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.646|   -0.646|-809.442| -839.574|    65.13%|   0:00:09.0| 1461.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_19_/D   |
|  -0.646|   -0.646|-809.128| -839.260|    65.13%|   0:00:01.0| 1461.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_19_/D   |
|  -0.646|   -0.646|-808.639| -838.771|    65.18%|   0:00:01.0| 1461.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_19_/D   |
|  -0.645|   -0.645|-808.193| -838.324|    65.21%|   0:00:02.0| 1461.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_13_/D   |
|  -0.645|   -0.645|-807.971| -838.102|    65.21%|   0:00:01.0| 1461.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_19_/D   |
|  -0.645|   -0.645|-807.849| -837.981|    65.21%|   0:00:02.0| 1461.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_19_/D   |
|  -0.646|   -0.646|-807.521| -837.653|    65.23%|   0:00:01.0| 1461.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
|  -0.645|   -0.645|-807.475| -837.607|    65.23%|   0:00:00.0| 1461.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_19_/D   |
|  -0.645|   -0.645|-807.322| -837.453|    65.26%|   0:00:01.0| 1461.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_19_/D   |
|  -0.645|   -0.645|-807.287| -837.418|    65.28%|   0:00:00.0| 1461.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_19_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_39_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_56_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_17_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_15_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_40_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_21_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_24_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_50_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_2_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_18_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_37_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_21_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_58_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_17_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_53_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_49_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_52_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_34_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_32_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_16_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_41_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_63_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_33_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_40_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_57_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_3_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_25_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_1_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_40_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_39_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_49_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_50_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_8_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_57_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_34_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_8_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_43_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_16_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_56_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_56_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_40_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_34_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_34_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_34_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.640|   -0.640|-803.162| -835.184|    65.27%|   0:00:07.0| 1464.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_13_/D   |
|  -0.640|   -0.640|-803.099| -835.121|    65.27%|   0:00:00.0| 1464.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_13_/D   |
|  -0.640|   -0.640|-801.007| -833.029|    65.31%|   0:00:01.0| 1464.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_13_/D   |
|  -0.640|   -0.640|-800.971| -832.992|    65.32%|   0:00:00.0| 1464.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_13_/D   |
|  -0.640|   -0.640|-800.949| -832.971|    65.32%|   0:00:01.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_13_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_41_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_49_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_55_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_62_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_15_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_40_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_63_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_52_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_48_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_26_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_16_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_40_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_25_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_62_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_8_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_9_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_25_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_11_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_34_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_24_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_35_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_0_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_33_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_0_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_49_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_40_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_42_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_51_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_10_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_49_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_31_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_57_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_56_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_33_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_8_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_8_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_24_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_59_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_41_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_47_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_26_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_50_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_63_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_32_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_9_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_1_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.633|   -0.633|-791.367| -826.032|    65.34%|   0:00:03.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_15_/D   |
|  -0.633|   -0.633|-791.100| -825.765|    65.34%|   0:00:01.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_15_/D   |
|  -0.633|   -0.633|-791.083| -825.748|    65.34%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_15_/D   |
|  -0.632|   -0.632|-789.741| -824.406|    65.35%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_15_/D   |
|  -0.631|   -0.631|-788.008| -822.673|    65.36%|   0:00:01.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_19_/D   |
|  -0.631|   -0.631|-787.874| -822.539|    65.36%|   0:00:01.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_19_/D   |
|  -0.631|   -0.631|-787.864| -822.529|    65.36%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_19_/D   |
|  -0.630|   -0.630|-787.378| -822.043|    65.37%|   0:00:01.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
|  -0.628|   -0.628|-786.693| -821.358|    65.36%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_13_/D   |
|  -0.628|   -0.628|-785.532| -820.197|    65.37%|   0:00:02.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_14_/D   |
|  -0.629|   -0.629|-785.145| -819.810|    65.39%|   0:00:01.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_14_/D   |
|  -0.629|   -0.629|-785.012| -819.677|    65.39%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_14_/D   |
|  -0.629|   -0.629|-784.448| -819.114|    65.40%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_14_/D   |
|  -0.629|   -0.629|-784.393| -819.058|    65.40%|   0:00:01.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_14_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_56_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_57_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_32_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_41_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_17_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_0_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_33_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_7_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_8_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_0_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_8_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_16_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_42_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_9_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_56_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_41_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_24_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_56_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_63_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_17_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_43_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_42_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_24_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_40_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_27_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_32_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_32_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_34_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_34_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_34_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.617|   -0.617|-732.673| -768.710|    65.41%|   0:00:00.0| 1466.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_19_/D   |
|  -0.607|   -0.607|-731.624| -767.661|    65.41%|   0:00:00.0| 1466.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_15_/D   |
|  -0.598|   -0.598|-727.695| -763.733|    65.41%|   0:00:00.0| 1466.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
|  -0.594|   -0.594|-722.134| -758.172|    65.41%|   0:00:01.0| 1466.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_19_/D   |
|  -0.589|   -0.589|-720.285| -756.322|    65.41%|   0:00:00.0| 1466.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_15_/D   |
|  -0.584|   -0.584|-715.867| -751.904|    65.41%|   0:00:01.0| 1466.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
|  -0.582|   -0.582|-714.087| -750.125|    65.41%|   0:00:01.0| 1466.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
|  -0.580|   -0.580|-713.207| -749.245|    65.41%|   0:00:01.0| 1466.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_19_/D   |
|  -0.580|   -0.580|-711.034| -747.071|    65.41%|   0:00:01.0| 1466.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_15_/D   |
|  -0.580|   -0.580|-710.246| -746.283|    65.41%|   0:00:00.0| 1466.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_15_/D   |
|  -0.575|   -0.575|-708.217| -744.255|    65.42%|   0:00:00.0| 1466.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
|  -0.576|   -0.576|-706.346| -742.383|    65.42%|   0:00:01.0| 1466.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
|  -0.573|   -0.573|-706.166| -742.204|    65.42%|   0:00:00.0| 1466.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_15_/D   |
|  -0.572|   -0.572|-705.980| -742.017|    65.42%|   0:00:01.0| 1466.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_15_/D   |
|  -0.569|   -0.569|-704.544| -740.581|    65.43%|   0:00:01.0| 1466.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
|  -0.568|   -0.568|-703.281| -739.318|    65.43%|   0:00:01.0| 1466.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
|  -0.568|   -0.568|-702.435| -738.472|    65.43%|   0:00:01.0| 1466.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_15_/D   |
|  -0.568|   -0.568|-702.369| -738.406|    65.43%|   0:00:00.0| 1466.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_15_/D   |
|  -0.566|   -0.566|-701.354| -737.391|    65.44%|   0:00:00.0| 1466.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_15_/D   |
|  -0.566|   -0.566|-700.110| -736.147|    65.47%|   0:00:01.0| 1466.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_15_/D   |
|  -0.566|   -0.566|-698.776| -734.813|    65.49%|   0:00:01.0| 1466.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_15_/D   |
|  -0.566|   -0.566|-698.773| -734.811|    65.50%|   0:00:00.0| 1466.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_15_/D   |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.566|   -0.566|-698.793| -734.831|    65.51%|   0:00:00.0| 1466.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_15_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:16:04 real=0:16:04 mem=1466.0M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.129|   -0.566| -62.605| -734.831|    65.51%|   0:00:01.0| 1466.0M|   WC_VIEW|  default| mac_array_instance/col_idx_3__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_47_/D                                         |
|  -0.114|   -0.566| -51.389| -723.615|    65.51%|   0:00:00.0| 1466.0M|   WC_VIEW|  default| mac_array_instance/col_idx_4__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_29_/D                                         |
|  -0.102|   -0.566| -48.114| -720.340|    65.51%|   0:00:00.0| 1466.0M|   WC_VIEW|  default| mac_array_instance/col_idx_6__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_32_/D                                         |
|  -0.091|   -0.566| -40.778| -713.003|    65.51%|   0:00:00.0| 1466.0M|   WC_VIEW|  default| mac_array_instance/col_idx_8__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_40_/D                                         |
|  -0.082|   -0.566| -36.573| -708.799|    65.51%|   0:00:00.0| 1466.0M|   WC_VIEW|  default| mac_array_instance/col_idx_5__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_35_/D                                         |
|  -0.074|   -0.566| -21.550| -693.496|    65.51%|   0:00:00.0| 1466.0M|   WC_VIEW|  default| mac_array_instance/col_idx_2__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_5_/D                                          |
|  -0.065|   -0.566|  -8.410| -680.223|    65.52%|   0:00:01.0| 1466.0M|   WC_VIEW|  default| mac_array_instance/col_idx_7__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_42_/D                                         |
|  -0.056|   -0.566|  -7.004| -678.761|    65.52%|   0:00:00.0| 1466.0M|   WC_VIEW|  default| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_34_/D                                           |
|  -0.039|   -0.566|  -5.466| -675.813|    65.52%|   0:00:00.0| 1466.0M|   WC_VIEW|  default| mac_array_instance/col_idx_4__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_34_/D                                           |
|  -0.029|   -0.566|  -3.529| -673.850|    65.52%|   0:00:00.0| 1466.0M|   WC_VIEW|  default| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_34_/D                                           |
|  -0.017|   -0.566|  -0.452| -669.076|    65.52%|   0:00:00.0| 1466.0M|   WC_VIEW|  default| mac_array_instance/col_idx_2__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_5_/D                                          |
|  -0.010|   -0.566|  -0.076| -668.684|    65.52%|   0:00:00.0| 1466.0M|   WC_VIEW|  default| mac_array_instance/col_idx_4__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_29_/D                                         |
|  -0.000|   -0.566|  -0.000| -667.495|    65.52%|   0:00:00.0| 1466.0M|   WC_VIEW|  default| mac_array_instance/col_idx_2__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_58_/D                                           |
|   0.007|   -0.566|   0.000| -661.610|    65.53%|   0:00:01.0| 1466.0M|   WC_VIEW|  default| psum_mem_instance/Q_reg_121_/D                     |
|   0.014|   -0.566|   0.000| -657.775|    65.53%|   0:00:00.0| 1466.0M|   WC_VIEW|  default| mac_array_instance/col_idx_7__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_2_/D                                            |
|   0.014|   -0.566|   0.000| -657.775|    65.53%|   0:00:00.0| 1466.0M|   WC_VIEW|  default| mac_array_instance/col_idx_7__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_2_/D                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:02.3 real=0:00:03.0 mem=1466.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:16:06 real=0:16:07 mem=1466.0M) ***
** GigaOpt Optimizer WNS Slack -0.566 TNS Slack -657.775 Density 65.53
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -0.566  TNS Slack -657.775 Density 65.53
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    65.53%|        -|  -0.566|-657.775|   0:00:00.0| 1466.0M|
|    64.96%|      508|  -0.566|-657.610|   0:00:05.0| 1466.0M|
|    63.11%|     2938|  -0.560|-648.592|   0:00:12.0| 1466.0M|
|    63.11%|       14|  -0.560|-648.580|   0:00:00.0| 1466.0M|
|    63.11%|        0|  -0.560|-648.580|   0:00:00.0| 1466.0M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.560  TNS Slack -648.580 Density 63.11
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 1217 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:17.6) (real = 0:00:17.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:18, real=0:00:17, mem=1466.04M, totSessionCpu=0:42:01).
*** Starting refinePlace (0:42:01 mem=1466.0M) ***
Total net bbox length = 4.921e+05 (2.354e+05 2.567e+05) (ext = 2.416e+04)
Move report: Timing Driven Placement moves 20028 insts, mean move: 7.67 um, max move: 70.00 um
	Max move on inst (mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_7524_0): (211.20, 343.00) --> (232.60, 294.40)
	Runtime: CPU: 0:00:09.4 REAL: 0:00:09.0 MEM: 1486.2MB
Move report: Detail placement moves 9983 insts, mean move: 0.54 um, max move: 5.40 um
	Max move on inst (mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_2537_0): (127.00, 416.80) --> (125.20, 420.40)
	Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 1486.2MB
Summary Report:
Instances move: 20971 (out of 30711 movable)
Mean displacement: 7.38 um
Max displacement: 70.20 um (Instance: mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_7524_0) (211.2, 343) -> (232.8, 294.4)
	Length: 6 sites, height: 1 rows, site name: core, cell type: INVD3
Total net bbox length = 4.974e+05 (2.408e+05 2.566e+05) (ext = 2.417e+04)
Runtime: CPU: 0:00:10.2 REAL: 0:00:10.0 MEM: 1486.2MB
*** Finished refinePlace (0:42:12 mem=1486.2M) ***
Finished re-routing un-routed nets (0:00:00.3 1486.2M)


Density : 0.6311
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:13.2 real=0:00:14.0 mem=1486.2M) ***
** GigaOpt Optimizer WNS Slack -0.606 TNS Slack -668.543 Density 63.11
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 4
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.606|   -0.606|-668.543| -668.543|    63.11%|   0:00:00.0| 1486.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_19_/D   |
|  -0.595|   -0.595|-665.976| -665.976|    63.11%|   0:00:00.0| 1486.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
|  -0.587|   -0.587|-665.934| -665.934|    63.11%|   0:00:01.0| 1486.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_19_/D   |
|  -0.580|   -0.580|-664.827| -664.827|    63.11%|   0:00:00.0| 1486.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_19_/D   |
|  -0.572|   -0.572|-660.898| -660.898|    63.12%|   0:00:01.0| 1486.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_18_/D   |
|  -0.569|   -0.569|-657.627| -657.627|    63.12%|   0:00:04.0| 1486.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_19_/D   |
|  -0.565|   -0.565|-656.288| -656.288|    63.12%|   0:00:05.0| 1486.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_19_/D   |
|  -0.561|   -0.561|-653.195| -653.195|    63.13%|   0:00:02.0| 1486.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_14_/D   |
|  -0.561|   -0.561|-650.559| -650.559|    63.13%|   0:00:08.0| 1486.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_19_/D   |
|  -0.561|   -0.561|-650.410| -650.410|    63.13%|   0:00:00.0| 1486.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_19_/D   |
|  -0.553|   -0.553|-650.108| -650.108|    63.13%|   0:00:00.0| 1486.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_13_/D   |
|  -0.555|   -0.555|-646.276| -646.276|    63.14%|   0:00:27.0| 1486.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_12_/D   |
|  -0.554|   -0.554|-645.731| -645.731|    63.14%|   0:00:01.0| 1486.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_14_/D   |
|  -0.550|   -0.550|-644.924| -644.924|    63.17%|   0:00:00.0| 1486.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_19_/D   |
|  -0.550|   -0.550|-643.412| -643.412|    63.17%|   0:00:14.0| 1486.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_19_/D   |
|  -0.550|   -0.550|-643.245| -643.245|    63.18%|   0:00:00.0| 1486.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_19_/D   |
|  -0.548|   -0.548|-642.573| -642.573|    63.24%|   0:00:01.0| 1486.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_19_/D   |
|  -0.546|   -0.546|-641.945| -641.945|    63.24%|   0:00:02.0| 1471.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
|  -0.546|   -0.546|-641.526| -641.526|    63.25%|   0:00:02.0| 1467.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
|  -0.546|   -0.546|-641.456| -641.456|    63.25%|   0:00:00.0| 1467.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
|  -0.543|   -0.543|-640.399| -640.399|    63.32%|   0:00:02.0| 1467.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
|  -0.542|   -0.542|-639.314| -639.314|    63.33%|   0:00:04.0| 1467.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_13_/D   |
|  -0.541|   -0.541|-638.384| -638.384|    63.44%|   0:00:05.0| 1467.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_18_/D   |
|  -0.541|   -0.541|-637.952| -637.952|    63.44%|   0:00:01.0| 1467.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_18_/D   |
|  -0.540|   -0.540|-637.175| -637.175|    63.49%|   0:00:02.0| 1467.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
|  -0.540|   -0.540|-636.930| -636.930|    63.50%|   0:00:01.0| 1467.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
|  -0.540|   -0.540|-636.892| -636.892|    63.50%|   0:00:00.0| 1467.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
|  -0.539|   -0.539|-636.747| -636.747|    63.52%|   0:00:01.0| 1467.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_13_/D   |
|  -0.539|   -0.539|-636.579| -636.579|    63.52%|   0:00:01.0| 1467.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_13_/D   |
|  -0.538|   -0.538|-636.231| -636.231|    63.54%|   0:00:01.0| 1467.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_13_/D   |
|  -0.538|   -0.538|-636.118| -636.118|    63.55%|   0:00:01.0| 1467.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_13_/D   |
|  -0.538|   -0.538|-635.967| -635.967|    63.55%|   0:00:00.0| 1467.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_13_/D   |
|  -0.538|   -0.538|-634.854| -634.854|    63.59%|   0:00:04.0| 1467.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_13_/D   |
|  -0.538|   -0.538|-634.849| -634.849|    63.61%|   0:00:00.0| 1467.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_13_/D   |
|  -0.538|   -0.538|-634.800| -634.800|    63.72%|   0:00:05.0| 1467.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_13_/D   |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.538|   -0.538|-634.790| -634.790|    63.75%|   0:00:01.0| 1467.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_13_/D   |
|  -0.538|   -0.538|-634.790| -634.790|    63.76%|   0:00:00.0| 1467.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_13_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:37 real=0:01:37 mem=1467.9M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.000|   -0.538|   0.000| -634.790|    63.76%|   0:00:00.0| 1467.9M|   WC_VIEW|  default| psum_mem_instance/Q_reg_64_/D                      |
|   0.007|   -0.538|   0.000| -634.790|    63.76%|   0:00:00.0| 1467.9M|   WC_VIEW|  default| psum_mem_instance/memory2_reg_124_/D               |
|   0.013|   -0.538|   0.000| -634.790|    63.76%|   0:00:00.0| 1467.9M|   WC_VIEW|  default| psum_mem_instance/Q_reg_129_/D                     |
|   0.020|   -0.538|   0.000| -632.626|    63.76%|   0:00:00.0| 1467.9M|   WC_VIEW|  default| psum_mem_instance/Q_reg_72_/D                      |
|   0.020|   -0.538|   0.000| -632.626|    63.76%|   0:00:00.0| 1467.9M|   WC_VIEW|  default| psum_mem_instance/Q_reg_72_/D                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.6 real=0:00:00.0 mem=1467.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:38 real=0:01:38 mem=1467.9M) ***
** GigaOpt Optimizer WNS Slack -0.538 TNS Slack -632.626 Density 63.76
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -0.538  TNS Slack -632.626 Density 63.76
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    63.76%|        -|  -0.538|-632.626|   0:00:00.0| 1467.9M|
|    63.52%|      226|  -0.538|-631.533|   0:00:05.0| 1467.9M|
|    62.92%|     1419|  -0.541|-630.341|   0:00:08.0| 1467.9M|
|    62.92%|        7|  -0.541|-630.341|   0:00:00.0| 1467.9M|
|    62.92%|        1|  -0.541|-630.341|   0:00:01.0| 1467.9M|
|    62.92%|        0|  -0.541|-630.341|   0:00:00.0| 1467.9M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.541  TNS Slack -630.341 Density 62.92
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 1270 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:13.4) (real = 0:00:14.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:13, real=0:00:14, mem=1467.86M, totSessionCpu=0:44:06).
*** Starting refinePlace (0:44:07 mem=1467.9M) ***
Total net bbox length = 4.987e+05 (2.416e+05 2.572e+05) (ext = 2.417e+04)
Move report: Timing Driven Placement moves 1676 insts, mean move: 3.93 um, max move: 27.40 um
	Max move on inst (psum_mem_instance/memory2_reg_121_): (297.00, 67.60) --> (308.20, 51.40)
	Runtime: CPU: 0:00:02.0 REAL: 0:00:02.0 MEM: 1477.8MB
Move report: Detail placement moves 3473 insts, mean move: 0.58 um, max move: 5.20 um
	Max move on inst (mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RC_9598_0): (422.60, 101.80) --> (426.00, 100.00)
	Runtime: CPU: 0:00:00.7 REAL: 0:00:00.0 MEM: 1477.8MB
Summary Report:
Instances move: 4359 (out of 30762 movable)
Mean displacement: 1.90 um
Max displacement: 27.80 um (Instance: mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U615) (232.4, 125.2) -> (206.4, 127)
	Length: 28 sites, height: 1 rows, site name: core, cell type: FA1D1
Total net bbox length = 5.004e+05 (2.426e+05 2.578e+05) (ext = 2.416e+04)
Runtime: CPU: 0:00:02.7 REAL: 0:00:02.0 MEM: 1477.8MB
*** Finished refinePlace (0:44:09 mem=1477.8M) ***
Finished re-routing un-routed nets (0:00:00.0 1477.8M)


Density : 0.6292
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:03.5 real=0:00:03.0 mem=1477.8M) ***
** GigaOpt Optimizer WNS Slack -0.586 TNS Slack -632.924 Density 62.92
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 5
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.586|   -0.586|-632.924| -632.924|    62.92%|   0:00:00.0| 1477.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q4_reg_19_/D   |
|  -0.566|   -0.566|-631.923| -631.923|    62.92%|   0:00:01.0| 1477.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q4_reg_19_/D   |
|  -0.560|   -0.560|-631.760| -631.760|    62.92%|   0:00:00.0| 1477.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q4_reg_18_/D   |
|  -0.551|   -0.551|-631.497| -631.497|    62.92%|   0:00:00.0| 1477.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q4_reg_18_/D   |
|  -0.546|   -0.546|-631.379| -631.379|    62.92%|   0:00:00.0| 1477.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q4_reg_19_/D   |
|  -0.541|   -0.541|-630.779| -630.779|    62.93%|   0:00:03.0| 1477.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_16_/D   |
|  -0.536|   -0.536|-630.450| -630.450|    62.93%|   0:00:03.0| 1477.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
|  -0.535|   -0.535|-629.468| -629.468|    62.93%|   0:00:31.0| 1477.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
|  -0.535|   -0.535|-629.042| -629.042|    62.94%|   0:00:17.0| 1477.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
|  -0.535|   -0.535|-628.926| -628.926|    62.94%|   0:00:01.0| 1477.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
|  -0.535|   -0.535|-628.738| -628.738|    62.94%|   0:00:01.0| 1477.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
|  -0.534|   -0.534|-628.142| -628.142|    63.00%|   0:00:02.0| 1477.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
|  -0.534|   -0.534|-627.765| -627.765|    63.00%|   0:00:07.0| 1470.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
|  -0.532|   -0.532|-627.377| -627.377|    63.04%|   0:00:02.0| 1470.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_17_/D   |
|  -0.532|   -0.532|-627.117| -627.117|    63.05%|   0:00:04.0| 1468.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_17_/D   |
|  -0.532|   -0.532|-627.110| -627.110|    63.05%|   0:00:01.0| 1468.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_17_/D   |
|  -0.530|   -0.530|-626.732| -626.732|    63.14%|   0:00:03.0| 1468.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_17_/D   |
|  -0.530|   -0.530|-626.180| -626.180|    63.15%|   0:00:03.0| 1468.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_15_/D   |
|  -0.530|   -0.530|-625.945| -625.945|    63.21%|   0:00:03.0| 1468.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
|  -0.530|   -0.530|-625.273| -625.273|    63.21%|   0:00:02.0| 1468.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
|  -0.530|   -0.530|-624.810| -624.810|    63.26%|   0:00:04.0| 1468.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
|  -0.530|   -0.530|-624.808| -624.808|    63.28%|   0:00:02.0| 1468.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
|  -0.530|   -0.530|-624.615| -624.615|    63.41%|   0:00:07.0| 1468.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
|  -0.530|   -0.530|-624.608| -624.608|    63.42%|   0:00:00.0| 1468.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.530|   -0.530|-624.543| -624.543|    63.42%|   0:00:01.0| 1468.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
|  -0.530|   -0.530|-624.507| -624.507|    63.42%|   0:00:00.0| 1468.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
|  -0.530|   -0.530|-624.464| -624.464|    63.47%|   0:00:01.0| 1468.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
|  -0.530|   -0.530|-624.321| -624.321|    63.50%|   0:00:01.0| 1468.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
|  -0.530|   -0.530|-624.322| -624.322|    63.50%|   0:00:00.0| 1468.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:40 real=0:01:40 mem=1468.0M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.004|   -0.530|   0.000| -624.322|    63.50%|   0:00:00.0| 1468.0M|   WC_VIEW|  default| psum_mem_instance/Q_reg_98_/D                      |
|   0.011|   -0.530|   0.000| -624.322|    63.50%|   0:00:00.0| 1468.0M|   WC_VIEW|  default| psum_mem_instance/Q_reg_132_/D                     |
|   0.014|   -0.530|   0.000| -624.321|    63.50%|   0:00:01.0| 1468.0M|   WC_VIEW|  default| psum_mem_instance/Q_reg_137_/D                     |
|   0.019|   -0.530|   0.000| -624.321|    63.51%|   0:00:00.0| 1468.0M|   WC_VIEW|  default| psum_mem_instance/Q_reg_137_/D                     |
|   0.019|   -0.530|   0.000| -624.321|    63.51%|   0:00:00.0| 1468.0M|   WC_VIEW|  default| psum_mem_instance/Q_reg_137_/D                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.7 real=0:00:01.0 mem=1468.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:40 real=0:01:41 mem=1468.0M) ***
** GigaOpt Optimizer WNS Slack -0.530 TNS Slack -624.321 Density 63.51
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -0.530  TNS Slack -624.321 Density 63.51
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    63.51%|        -|  -0.530|-624.321|   0:00:00.0| 1468.0M|
|    63.42%|       89|  -0.530|-624.091|   0:00:04.0| 1468.0M|
|    63.11%|      856|  -0.529|-623.438|   0:00:07.0| 1468.0M|
|    63.11%|        3|  -0.529|-623.438|   0:00:00.0| 1468.0M|
|    63.11%|        0|  -0.529|-623.438|   0:00:00.0| 1468.0M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.529  TNS Slack -623.438 Density 63.11
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 1312 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:11.1) (real = 0:00:11.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:11, real=0:00:11, mem=1468.03M, totSessionCpu=0:46:02).
*** Starting refinePlace (0:46:02 mem=1468.0M) ***
Total net bbox length = 5.013e+05 (2.429e+05 2.583e+05) (ext = 2.416e+04)
Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1468.0MB
Move report: Detail placement moves 3199 insts, mean move: 0.61 um, max move: 5.20 um
	Max move on inst (mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RC_6928_0): (378.00, 415.00) --> (379.60, 418.60)
	Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 1475.0MB
Summary Report:
Instances move: 3199 (out of 30881 movable)
Mean displacement: 0.61 um
Max displacement: 5.20 um (Instance: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RC_6928_0) (378, 415) -> (379.6, 418.6)
	Length: 9 sites, height: 1 rows, site name: core, cell type: IOA21D2
Total net bbox length = 5.025e+05 (2.437e+05 2.588e+05) (ext = 2.417e+04)
Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 1475.0MB
*** Finished refinePlace (0:46:03 mem=1475.0M) ***
Finished re-routing un-routed nets (0:00:00.0 1475.0M)


Density : 0.6311
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:01.7 real=0:00:02.0 mem=1475.0M) ***
** GigaOpt Optimizer WNS Slack -0.535 TNS Slack -624.711 Density 63.11
Recovering Place ECO bump
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.535|   -0.535|-624.711| -624.711|    63.11%|   0:00:00.0| 1475.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q4_reg_18_/D   |
|  -0.529|   -0.529|-623.956| -623.956|    63.11%|   0:00:12.0| 1469.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q4_reg_18_/D   |
|  -0.529|   -0.529|-623.890| -623.890|    63.11%|   0:00:06.0| 1469.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q4_reg_18_/D   |
|  -0.529|   -0.529|-623.876| -623.876|    63.11%|   0:00:00.0| 1469.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q4_reg_18_/D   |
|  -0.529|   -0.529|-623.604| -623.604|    63.14%|   0:00:01.0| 1469.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q4_reg_18_/D   |
|  -0.529|   -0.529|-623.581| -623.581|    63.15%|   0:00:02.0| 1469.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q4_reg_18_/D   |
|  -0.529|   -0.529|-623.565| -623.565|    63.16%|   0:00:01.0| 1469.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q4_reg_18_/D   |
|  -0.529|   -0.529|-623.565| -623.565|    63.16%|   0:00:00.0| 1469.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q4_reg_18_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:21.7 real=0:00:22.0 mem=1469.4M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.004|   -0.529|   0.000| -623.565|    63.16%|   0:00:00.0| 1469.4M|   WC_VIEW|  default| psum_mem_instance/Q_reg_98_/D                      |
|   0.012|   -0.529|   0.000| -623.565|    63.16%|   0:00:00.0| 1469.4M|   WC_VIEW|  default| psum_mem_instance/Q_reg_102_/D                     |
|   0.020|   -0.529|   0.000| -623.565|    63.16%|   0:00:00.0| 1469.4M|   WC_VIEW|  default| mac_array_instance/col_idx_6__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_18_/D                                         |
|   0.020|   -0.529|   0.000| -623.565|    63.16%|   0:00:00.0| 1469.4M|   WC_VIEW|  default| mac_array_instance/col_idx_6__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_18_/D                                         |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.7 real=0:00:00.0 mem=1469.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:22.5 real=0:00:22.0 mem=1469.4M) ***
*** Starting refinePlace (0:46:27 mem=1469.4M) ***
Total net bbox length = 5.026e+05 (2.437e+05 2.589e+05) (ext = 2.417e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1469.4MB
Summary Report:
Instances move: 0 (out of 30895 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.026e+05 (2.437e+05 2.589e+05) (ext = 2.417e+04)
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1469.4MB
*** Finished refinePlace (0:46:27 mem=1469.4M) ***
Finished re-routing un-routed nets (0:00:00.0 1469.4M)


Density : 0.6316
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:00.8 real=0:00:01.0 mem=1469.4M) ***
** GigaOpt Optimizer WNS Slack -0.529 TNS Slack -623.566 Density 63.16
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 1317 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:36:11 real=0:36:12 mem=1469.4M) ***

End: GigaOpt Optimization in WNS mode
*** Timing NOT met, worst failing slack is -0.529
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 97, Num usable cells 843
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 843
Begin: GigaOpt Optimization in TNS mode
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 257 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.529 TNS Slack -623.566 Density 63.16
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.529|   -0.529|-623.566| -623.566|    63.16%|   0:00:00.0| 1451.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q4_reg_18_/D   |
|  -0.526|   -0.526|-621.360| -621.360|    63.20%|   0:01:11.0| 1463.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_15_/D   |
|  -0.526|   -0.526|-620.800| -620.800|    63.21%|   0:00:29.0| 1463.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_15_/D   |
|  -0.526|   -0.526|-620.640| -620.640|    63.22%|   0:00:06.0| 1463.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_15_/D   |
|  -0.526|   -0.526|-619.501| -619.501|    63.35%|   0:00:07.0| 1463.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_15_/D   |
|  -0.526|   -0.526|-619.363| -619.363|    63.36%|   0:00:02.0| 1463.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_15_/D   |
|  -0.526|   -0.526|-618.550| -618.550|    63.37%|   0:00:24.0| 1458.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_15_/D   |
|  -0.526|   -0.526|-618.541| -618.541|    63.37%|   0:00:01.0| 1458.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_15_/D   |
|  -0.526|   -0.526|-618.164| -618.164|    63.43%|   0:00:04.0| 1458.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_15_/D   |
|  -0.526|   -0.526|-618.150| -618.150|    63.43%|   0:00:00.0| 1458.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_15_/D   |
|  -0.526|   -0.526|-618.054| -618.054|    63.44%|   0:00:08.0| 1458.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_15_/D   |
|  -0.526|   -0.526|-617.891| -617.891|    63.46%|   0:00:02.0| 1458.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_15_/D   |
|  -0.526|   -0.526|-615.958| -615.958|    63.48%|   0:00:23.0| 1458.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q4_reg_13_/D   |
|  -0.526|   -0.526|-615.903| -615.903|    63.49%|   0:00:01.0| 1458.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q4_reg_13_/D   |
|  -0.526|   -0.526|-615.266| -615.266|    63.53%|   0:00:08.0| 1458.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_13_/D   |
|  -0.526|   -0.526|-614.941| -614.941|    63.54%|   0:00:01.0| 1458.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_15_/D   |
|  -0.526|   -0.526|-614.712| -614.712|    63.55%|   0:00:12.0| 1458.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_15_/D   |
|  -0.526|   -0.526|-614.695| -614.695|    63.55%|   0:00:00.0| 1458.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_15_/D   |
|  -0.526|   -0.526|-614.300| -614.300|    63.56%|   0:00:02.0| 1458.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_15_/D   |
|  -0.526|   -0.526|-614.292| -614.292|    63.56%|   0:00:01.0| 1458.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_15_/D   |
|  -0.526|   -0.526|-614.195| -614.195|    63.56%|   0:00:06.0| 1458.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_15_/D   |
|  -0.526|   -0.526|-614.060| -614.060|    63.58%|   0:00:01.0| 1458.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_15_/D   |
|  -0.526|   -0.526|-614.030| -614.030|    63.58%|   0:00:01.0| 1458.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_15_/D   |
|  -0.526|   -0.526|-612.763| -612.763|    63.59%|   0:00:26.0| 1468.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_19_/D   |
|  -0.526|   -0.526|-612.541| -612.541|    63.60%|   0:00:01.0| 1468.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_17_/D   |
|  -0.526|   -0.526|-611.951| -611.951|    63.62%|   0:00:06.0| 1468.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_17_/D   |
|  -0.526|   -0.526|-611.849| -611.849|    63.62%|   0:00:00.0| 1468.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_17_/D   |
|  -0.526|   -0.526|-611.815| -611.815|    63.62%|   0:00:01.0| 1468.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_17_/D   |
|  -0.526|   -0.526|-611.744| -611.744|    63.63%|   0:00:00.0| 1468.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_17_/D   |
|  -0.526|   -0.526|-609.896| -609.896|    63.64%|   0:00:02.0| 1468.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_19_/D   |
|  -0.526|   -0.526|-609.894| -609.894|    63.64%|   0:00:00.0| 1468.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_19_/D   |
|  -0.526|   -0.526|-609.799| -609.799|    63.65%|   0:00:01.0| 1468.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_19_/D   |
|  -0.526|   -0.526|-609.783| -609.783|    63.65%|   0:00:00.0| 1468.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_19_/D   |
|  -0.526|   -0.526|-609.748| -609.748|    63.65%|   0:00:00.0| 1468.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_19_/D   |
|  -0.526|   -0.526|-609.740| -609.740|    63.65%|   0:00:00.0| 1468.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_19_/D   |
|  -0.526|   -0.526|-608.068| -608.068|    63.66%|   0:00:02.0| 1468.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_11_/D   |
|  -0.526|   -0.526|-607.133| -607.133|    63.66%|   0:00:02.0| 1468.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_11_/D   |
|  -0.526|   -0.526|-607.041| -607.041|    63.66%|   0:00:00.0| 1468.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_11_/D   |
|  -0.526|   -0.526|-606.938| -606.938|    63.67%|   0:00:01.0| 1464.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_11_/D   |
|  -0.526|   -0.526|-606.772| -606.772|    63.68%|   0:00:01.0| 1464.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_11_/D   |
|  -0.526|   -0.526|-606.768| -606.768|    63.68%|   0:00:00.0| 1464.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_11_/D   |
|  -0.526|   -0.526|-606.753| -606.753|    63.68%|   0:00:00.0| 1464.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_11_/D   |
|  -0.526|   -0.526|-606.725| -606.725|    63.68%|   0:00:00.0| 1464.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_11_/D   |
|  -0.526|   -0.526|-604.589| -604.589|    63.69%|   0:00:02.0| 1464.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_11_/D   |
|  -0.526|   -0.526|-603.921| -603.921|    63.69%|   0:00:01.0| 1464.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_10_/D   |
|  -0.526|   -0.526|-603.919| -603.919|    63.69%|   0:00:00.0| 1464.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_10_/D   |
|  -0.526|   -0.526|-603.681| -603.681|    63.71%|   0:00:01.0| 1464.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_9_/D    |
|  -0.526|   -0.526|-603.643| -603.643|    63.72%|   0:00:00.0| 1464.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_9_/D    |
|  -0.526|   -0.526|-603.622| -603.622|    63.72%|   0:00:01.0| 1464.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_9_/D    |
|  -0.526|   -0.526|-600.890| -600.890|    63.74%|   0:00:01.0| 1464.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_9_/D    |
|  -0.526|   -0.526|-600.867| -600.867|    63.74%|   0:00:00.0| 1464.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_9_/D    |
|  -0.526|   -0.526|-600.413| -600.413|    63.75%|   0:00:01.0| 1464.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_9_/D    |
|  -0.526|   -0.526|-600.349| -600.349|    63.75%|   0:00:00.0| 1464.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_9_/D    |
|  -0.526|   -0.526|-600.219| -600.219|    63.75%|   0:00:00.0| 1464.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_9_/D    |
|  -0.526|   -0.526|-600.088| -600.088|    63.75%|   0:00:00.0| 1464.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_9_/D    |
|  -0.526|   -0.526|-599.396| -599.396|    63.76%|   0:00:01.0| 1464.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_9_/D    |
|  -0.526|   -0.526|-599.060| -599.060|    63.76%|   0:00:01.0| 1464.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_9_/D    |
|  -0.526|   -0.526|-598.807| -598.807|    63.76%|   0:00:00.0| 1464.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_9_/D    |
|  -0.526|   -0.526|-598.591| -598.591|    63.76%|   0:00:01.0| 1464.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_8_/D    |
|  -0.526|   -0.526|-598.062| -598.062|    63.76%|   0:00:01.0| 1464.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_9_/D    |
|  -0.526|   -0.526|-598.036| -598.036|    63.77%|   0:00:00.0| 1464.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_9_/D    |
|  -0.526|   -0.526|-598.009| -598.009|    63.77%|   0:00:00.0| 1464.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_9_/D    |
|  -0.526|   -0.526|-598.004| -598.004|    63.77%|   0:00:00.0| 1464.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_9_/D    |
|  -0.526|   -0.526|-596.516| -596.516|    63.77%|   0:00:02.0| 1464.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_8_/D    |
|  -0.526|   -0.526|-596.134| -596.134|    63.77%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_9_/D    |
|  -0.526|   -0.526|-595.119| -595.119|    63.78%|   0:00:01.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_9_/D    |
|  -0.526|   -0.526|-594.811| -594.811|    63.78%|   0:00:03.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_9_/D    |
|  -0.526|   -0.526|-594.491| -594.491|    63.78%|   0:00:01.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_9_/D    |
|  -0.526|   -0.526|-594.451| -594.451|    63.78%|   0:00:01.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_9_/D    |
|  -0.526|   -0.526|-594.445| -594.445|    63.78%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_9_/D    |
|  -0.526|   -0.526|-594.378| -594.378|    63.79%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_9_/D    |
|  -0.526|   -0.526|-594.346| -594.346|    63.79%|   0:00:01.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_9_/D    |
|  -0.526|   -0.526|-594.312| -594.312|    63.80%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_9_/D    |
|  -0.526|   -0.526|-592.981| -592.981|    63.80%|   0:00:01.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_7_/D    |
|  -0.526|   -0.526|-592.833| -592.833|    63.80%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_7_/D    |
|  -0.526|   -0.526|-592.750| -592.750|    63.80%|   0:00:01.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_8_/D    |
|  -0.526|   -0.526|-592.474| -592.474|    63.81%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_6_/D    |
|  -0.526|   -0.526|-592.228| -592.228|    63.81%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_8_/D    |
|  -0.526|   -0.526|-592.219| -592.219|    63.81%|   0:00:01.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_8_/D    |
|  -0.526|   -0.526|-592.084| -592.084|    63.82%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_8_/D    |
|  -0.526|   -0.526|-591.793| -591.793|    63.82%|   0:00:01.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_7_/D    |
|  -0.526|   -0.526|-591.741| -591.741|    63.82%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_7_/D    |
|  -0.526|   -0.526|-591.579| -591.579|    63.82%|   0:00:01.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_7_/D    |
|  -0.526|   -0.526|-591.471| -591.471|    63.83%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_8_/D    |
|  -0.526|   -0.526|-591.351| -591.351|    63.83%|   0:00:01.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_8_/D    |
|  -0.526|   -0.526|-590.106| -590.106|    63.84%|   0:00:02.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_8_/D    |
|  -0.526|   -0.526|-589.716| -589.716|    63.85%|   0:00:01.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_8_/D    |
|  -0.526|   -0.526|-589.703| -589.703|    63.85%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_8_/D    |
|  -0.526|   -0.526|-589.695| -589.695|    63.85%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_8_/D    |
|  -0.526|   -0.526|-587.836| -587.836|    63.86%|   0:00:01.0| 1484.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_6_/D    |
|  -0.526|   -0.526|-587.825| -587.825|    63.86%|   0:00:01.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_6_/D    |
|  -0.526|   -0.526|-587.626| -587.626|    63.87%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_7_/D    |
|  -0.526|   -0.526|-586.984| -586.984|    63.86%|   0:00:01.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_8_/D    |
|  -0.526|   -0.526|-586.498| -586.498|    63.87%|   0:00:01.0| 1484.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_8_/D    |
|  -0.526|   -0.526|-586.464| -586.464|    63.87%|   0:00:00.0| 1484.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_8_/D    |
|  -0.526|   -0.526|-586.319| -586.319|    63.87%|   0:00:04.0| 1484.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_7_/D    |
|  -0.526|   -0.526|-586.048| -586.048|    63.87%|   0:00:00.0| 1484.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_8_/D    |
|  -0.526|   -0.526|-585.814| -585.814|    63.88%|   0:00:01.0| 1484.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_8_/D    |
|  -0.526|   -0.526|-585.793| -585.793|    63.88%|   0:00:01.0| 1484.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_6_/D    |
|  -0.526|   -0.526|-585.721| -585.721|    63.88%|   0:00:01.0| 1484.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_6_/D    |
|  -0.526|   -0.526|-584.741| -584.741|    63.89%|   0:00:01.0| 1484.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_7_/D    |
|  -0.526|   -0.526|-583.970| -583.970|    63.89%|   0:00:01.0| 1484.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_6_/D    |
|  -0.526|   -0.526|-583.881| -583.881|    63.89%|   0:00:00.0| 1484.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_6_/D    |
|  -0.526|   -0.526|-583.812| -583.812|    63.89%|   0:00:00.0| 1484.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_7_/D    |
|  -0.526|   -0.526|-583.793| -583.793|    63.89%|   0:00:01.0| 1484.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_7_/D    |
|  -0.526|   -0.526|-583.715| -583.715|    63.89%|   0:00:00.0| 1484.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_7_/D    |
|  -0.526|   -0.526|-583.708| -583.708|    63.89%|   0:00:00.0| 1484.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_6_/D    |
|  -0.526|   -0.526|-583.675| -583.675|    63.89%|   0:00:01.0| 1484.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_7_/D    |
|  -0.526|   -0.526|-583.637| -583.637|    63.89%|   0:00:00.0| 1484.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_7_/D    |
|  -0.526|   -0.526|-583.618| -583.618|    63.89%|   0:00:00.0| 1484.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_7_/D    |
|  -0.526|   -0.526|-583.593| -583.593|    63.90%|   0:00:01.0| 1484.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_6_/D    |
|  -0.526|   -0.526|-583.556| -583.556|    63.90%|   0:00:00.0| 1484.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_7_/D    |
|  -0.526|   -0.526|-581.026| -581.026|    63.91%|   0:00:02.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_7_/D    |
|  -0.526|   -0.526|-580.874| -580.874|    63.91%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_6_/D    |
|  -0.526|   -0.526|-580.757| -580.757|    63.91%|   0:00:01.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_6_/D    |
|  -0.526|   -0.526|-580.686| -580.686|    63.91%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_6_/D    |
|  -0.526|   -0.526|-580.638| -580.638|    63.92%|   0:00:01.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_6_/D    |
|  -0.526|   -0.526|-580.587| -580.587|    63.92%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_6_/D    |
|  -0.526|   -0.526|-580.570| -580.570|    63.92%|   0:00:01.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_6_/D    |
|  -0.526|   -0.526|-580.434| -580.434|    63.92%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_6_/D    |
|  -0.526|   -0.526|-580.190| -580.190|    63.92%|   0:00:01.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_6_/D    |
|  -0.526|   -0.526|-580.092| -580.092|    63.92%|   0:00:01.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_6_/D    |
|  -0.526|   -0.526|-580.060| -580.060|    63.92%|   0:00:01.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_6_/D    |
|  -0.526|   -0.526|-579.977| -579.977|    63.93%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_6_/D    |
|  -0.526|   -0.526|-579.974| -579.974|    63.93%|   0:00:01.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_6_/D    |
|  -0.526|   -0.526|-579.080| -579.080|    63.93%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_7_/D    |
|  -0.526|   -0.526|-579.049| -579.049|    63.93%|   0:00:01.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_7_/D    |
|  -0.526|   -0.526|-578.950| -578.950|    63.94%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_7_/D    |
|  -0.526|   -0.526|-578.740| -578.740|    63.94%|   0:00:01.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_7_/D    |
|  -0.526|   -0.526|-575.495| -575.495|    63.95%|   0:00:01.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_7_/D    |
|  -0.526|   -0.526|-575.482| -575.482|    63.95%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_7_/D    |
|  -0.526|   -0.526|-575.470| -575.470|    63.95%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_6_/D    |
|  -0.526|   -0.526|-575.326| -575.326|    63.95%|   0:00:01.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_6_/D    |
|  -0.526|   -0.526|-575.305| -575.305|    63.95%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_6_/D    |
|  -0.526|   -0.526|-575.116| -575.116|    63.96%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_5_/D    |
|  -0.526|   -0.526|-574.635| -574.635|    63.96%|   0:00:01.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_6_/D    |
|  -0.526|   -0.526|-574.257| -574.257|    63.96%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_6_/D    |
|  -0.526|   -0.526|-574.135| -574.135|    63.96%|   0:00:01.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_5_/D    |
|  -0.526|   -0.526|-573.983| -573.983|    63.96%|   0:00:01.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_5_/D    |
|  -0.526|   -0.526|-573.928| -573.928|    63.97%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_6_/D    |
|  -0.526|   -0.526|-573.912| -573.912|    63.97%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_6_/D    |
|  -0.526|   -0.526|-573.908| -573.908|    63.97%|   0:00:01.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_6_/D    |
|  -0.526|   -0.526|-571.819| -571.819|    63.97%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_5_/D    |
|  -0.526|   -0.526|-571.744| -571.744|    63.98%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_5_/D    |
|  -0.526|   -0.526|-571.396| -571.396|    63.98%|   0:00:01.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_5_/D    |
|  -0.526|   -0.526|-571.346| -571.346|    63.98%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_5_/D    |
|  -0.526|   -0.526|-571.302| -571.302|    63.98%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_5_/D    |
|  -0.526|   -0.526|-571.144| -571.144|    63.98%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_5_/D    |
|  -0.526|   -0.526|-571.135| -571.135|    63.99%|   0:00:01.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_5_/D    |
|  -0.526|   -0.526|-570.742| -570.742|    63.99%|   0:00:01.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_5_/D    |
|  -0.526|   -0.526|-570.740| -570.740|    63.99%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_5_/D    |
|  -0.526|   -0.526|-570.662| -570.662|    64.00%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_5_/D    |
|  -0.526|   -0.526|-570.622| -570.622|    64.01%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_5_/D    |
|  -0.526|   -0.526|-570.606| -570.606|    64.01%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_5_/D    |
|  -0.526|   -0.526|-570.586| -570.586|    64.01%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_5_/D    |
|  -0.526|   -0.526|-570.566| -570.566|    64.01%|   0:00:01.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_5_/D    |
|  -0.526|   -0.526|-570.545| -570.545|    64.01%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_5_/D    |
|  -0.526|   -0.526|-570.520| -570.520|    64.01%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_5_/D    |
|  -0.526|   -0.526|-570.516| -570.516|    64.01%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_5_/D    |
|  -0.526|   -0.526|-532.103| -532.103|    64.01%|   0:00:01.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_4_/D    |
|  -0.526|   -0.526|-532.085| -532.085|    64.01%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q4_reg_2_/D    |
|  -0.526|   -0.526|-531.549| -531.549|    64.01%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q4_reg_3_/D    |
|  -0.526|   -0.526|-531.484| -531.484|    64.01%|   0:00:01.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q4_reg_3_/D    |
|  -0.526|   -0.526|-531.386| -531.386|    64.01%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_4_/D    |
|  -0.526|   -0.526|-531.193| -531.193|    64.01%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_2_/D    |
|  -0.526|   -0.526|-530.384| -530.384|    64.01%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_2_/D    |
|  -0.526|   -0.526|-529.666| -529.666|    64.01%|   0:00:01.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q4_reg_4_/D    |
|  -0.526|   -0.526|-529.614| -529.614|    64.01%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q4_reg_3_/D    |
|  -0.526|   -0.526|-529.431| -529.431|    64.01%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_4_/D    |
|  -0.526|   -0.526|-529.415| -529.415|    64.01%|   0:00:01.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_4_/D    |
|  -0.526|   -0.526|-529.204| -529.204|    64.02%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_4_/D    |
|  -0.526|   -0.526|-529.201| -529.201|    64.02%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_4_/D    |
|  -0.526|   -0.526|-529.189| -529.189|    64.02%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_4_/D    |
|  -0.526|   -0.526|-526.010| -526.010|    64.02%|   0:00:01.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_4_/D    |
|  -0.526|   -0.526|-525.661| -525.661|    64.02%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_2_/D    |
|  -0.526|   -0.526|-525.259| -525.259|    64.02%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_4_/D    |
|  -0.526|   -0.526|-525.107| -525.107|    64.03%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_4_/D    |
|  -0.526|   -0.526|-525.103| -525.103|    64.03%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_4_/D    |
|  -0.526|   -0.526|-525.036| -525.036|    64.03%|   0:00:01.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_4_/D    |
|  -0.526|   -0.526|-515.791| -515.791|    64.03%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_4_/D    |
|  -0.526|   -0.526|-515.760| -515.760|    64.03%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_4_/D    |
|  -0.526|   -0.526|-515.744| -515.744|    64.03%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_4_/D    |
|  -0.526|   -0.526|-515.678| -515.678|    64.03%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_4_/D    |
|  -0.526|   -0.526|-499.816| -499.816|    64.03%|   0:00:01.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_2_/D    |
|  -0.526|   -0.526|-495.800| -495.800|    64.04%|   0:00:01.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_4_/D    |
|  -0.526|   -0.526|-494.884| -494.884|    64.05%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_4_/D    |
|  -0.526|   -0.526|-494.851| -494.851|    64.06%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_4_/D    |
|  -0.527|   -0.527|-492.928| -492.928|    64.06%|   0:00:01.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_3_/D    |
|  -0.527|   -0.527|-491.717| -491.717|    64.06%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_3_/D    |
|  -0.527|   -0.527|-491.530| -491.530|    64.07%|   0:00:00.0| 1484.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_3_/D    |
|  -0.527|   -0.527|-491.478| -491.478|    64.07%|   0:00:01.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_3_/D    |
|  -0.527|   -0.527|-491.445| -491.445|    64.07%|   0:00:01.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_3_/D    |
|  -0.527|   -0.527|-491.293| -491.293|    64.07%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_3_/D    |
|  -0.527|   -0.527|-491.202| -491.202|    64.07%|   0:00:01.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_3_/D    |
|  -0.527|   -0.527|-491.159| -491.159|    64.07%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_3_/D    |
|  -0.527|   -0.527|-490.073| -490.073|    64.07%|   0:00:01.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_3_/D    |
|  -0.527|   -0.527|-489.978| -489.978|    64.07%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_3_/D    |
|  -0.527|   -0.527|-489.826| -489.826|    64.07%|   0:00:01.0| 1484.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_3_/D    |
|  -0.527|   -0.527|-483.949| -483.949|    64.07%|   0:00:00.0| 1484.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_3_/D    |
|  -0.527|   -0.527|-483.802| -483.802|    64.07%|   0:00:01.0| 1484.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_3_/D    |
|  -0.527|   -0.527|-483.768| -483.768|    64.07%|   0:00:00.0| 1484.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_3_/D    |
|  -0.527|   -0.527|-483.708| -483.708|    64.08%|   0:00:00.0| 1484.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_3_/D    |
|  -0.527|   -0.527|-483.707| -483.707|    64.08%|   0:00:01.0| 1484.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_3_/D    |
|  -0.527|   -0.527|-483.665| -483.665|    64.08%|   0:00:00.0| 1484.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_3_/D    |
|  -0.527|   -0.527|-483.642| -483.642|    64.08%|   0:00:01.0| 1484.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_3_/D    |
|  -0.527|   -0.527|-483.624| -483.624|    64.08%|   0:00:01.0| 1484.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_3_/D    |
|  -0.527|   -0.527|-483.614| -483.614|    64.08%|   0:00:00.0| 1484.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_3_/D    |
|  -0.527|   -0.527|-483.524| -483.524|    64.09%|   0:00:00.0| 1484.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_3_/D    |
|  -0.527|   -0.527|-483.440| -483.440|    64.09%|   0:00:01.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_3_/D    |
|  -0.527|   -0.527|-483.394| -483.394|    64.09%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_3_/D    |
|  -0.527|   -0.527|-483.392| -483.392|    64.09%|   0:00:01.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_3_/D    |
|  -0.527|   -0.527|-483.336| -483.336|    64.10%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_3_/D    |
|  -0.527|   -0.527|-483.282| -483.282|    64.10%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_3_/D    |
|  -0.527|   -0.527|-482.531| -482.531|    64.10%|   0:00:01.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_3_/D    |
|  -0.527|   -0.527|-482.489| -482.489|    64.10%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_3_/D    |
|  -0.527|   -0.527|-482.407| -482.407|    64.10%|   0:00:01.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_3_/D    |
|  -0.527|   -0.527|-482.350| -482.350|    64.10%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_3_/D    |
|  -0.527|   -0.527|-479.219| -479.219|    64.10%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_3_/D    |
|  -0.527|   -0.527|-477.188| -477.188|    64.10%|   0:00:01.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_1_/D    |
|  -0.527|   -0.527|-475.059| -475.059|    64.10%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_2_/D    |
|  -0.527|   -0.527|-475.003| -475.003|    64.10%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_2_/D    |
|  -0.527|   -0.527|-472.084| -472.084|    64.11%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_2_/D    |
|  -0.527|   -0.527|-471.277| -471.277|    64.11%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_2_/D    |
|  -0.527|   -0.527|-470.875| -470.875|    64.11%|   0:00:01.0| 1484.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q4_reg_2_/D    |
|  -0.527|   -0.527|-470.418| -470.418|    64.11%|   0:00:00.0| 1484.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_1_/D    |
|  -0.527|   -0.527|-470.058| -470.058|    64.11%|   0:00:00.0| 1484.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q4_reg_2_/D    |
|  -0.527|   -0.527|-469.812| -469.812|    64.11%|   0:00:00.0| 1484.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q4_reg_2_/D    |
|  -0.527|   -0.527|-469.701| -469.701|    64.11%|   0:00:01.0| 1484.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_2_/D    |
|  -0.527|   -0.527|-469.445| -469.445|    64.12%|   0:00:00.0| 1484.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_2_/D    |
|  -0.527|   -0.527|-469.428| -469.428|    64.12%|   0:00:00.0| 1484.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_2_/D    |
|  -0.527|   -0.527|-469.259| -469.259|    64.12%|   0:00:00.0| 1484.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_2_/D    |
|  -0.527|   -0.527|-469.192| -469.192|    64.12%|   0:00:00.0| 1484.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_2_/D    |
|  -0.527|   -0.527|-469.046| -469.046|    64.12%|   0:00:01.0| 1484.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_1_/D    |
|  -0.527|   -0.527|-468.942| -468.942|    64.13%|   0:00:01.0| 1484.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_2_/D    |
|  -0.527|   -0.527|-468.912| -468.912|    64.13%|   0:00:00.0| 1484.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_2_/D    |
|  -0.527|   -0.527|-468.875| -468.875|    64.14%|   0:00:00.0| 1484.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_2_/D    |
|  -0.527|   -0.527|-468.868| -468.868|    64.14%|   0:00:01.0| 1484.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q5_reg_2_/D    |
|  -0.527|   -0.527|-468.868| -468.868|    64.15%|   0:00:01.0| 1484.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_15_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:05:49 real=0:05:48 mem=1484.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:05:49 real=0:05:49 mem=1484.1M) ***
** GigaOpt Optimizer WNS Slack -0.527 TNS Slack -468.868 Density 64.15
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -0.527  TNS Slack -468.868 Density 64.15
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    64.15%|        -|  -0.527|-468.868|   0:00:00.0| 1484.1M|
|    64.05%|      100|  -0.527|-468.858|   0:00:03.0| 1484.1M|
|    63.70%|      917|  -0.526|-473.180|   0:00:09.0| 1484.1M|
|    63.70%|        9|  -0.526|-473.181|   0:00:00.0| 1484.1M|
|    63.70%|        0|  -0.526|-473.181|   0:00:00.0| 1484.1M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.526  TNS Slack -473.180 Density 63.70
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 1460 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:12.3) (real = 0:00:12.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:12, real=0:00:12, mem=1464.99M, totSessionCpu=0:52:33).
*** Starting refinePlace (0:52:34 mem=1481.0M) ***
Total net bbox length = 5.049e+05 (2.452e+05 2.597e+05) (ext = 2.417e+04)
Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1481.0MB
Move report: Detail placement moves 5933 insts, mean move: 0.73 um, max move: 5.40 um
	Max move on inst (mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RC_10443_0): (291.00, 407.80) --> (287.40, 406.00)
	Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 1486.1MB
Summary Report:
Instances move: 5933 (out of 31523 movable)
Mean displacement: 0.73 um
Max displacement: 5.40 um (Instance: mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RC_10443_0) (291, 407.8) -> (287.4, 406)
	Length: 4 sites, height: 1 rows, site name: core, cell type: NR2D0
Total net bbox length = 5.078e+05 (2.472e+05 2.606e+05) (ext = 2.417e+04)
Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 1486.1MB
*** Finished refinePlace (0:52:35 mem=1486.1M) ***
Finished re-routing un-routed nets (0:00:00.0 1486.1M)


Density : 0.6370
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:01.8 real=0:00:01.0 mem=1486.1M) ***
** GigaOpt Optimizer WNS Slack -0.526 TNS Slack -473.538 Density 63.70
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 1460 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:06:03 real=0:06:04 mem=1486.1M) ***

End: GigaOpt Optimization in TNS mode
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -0.526  TNS Slack -473.538 Density 63.70
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    63.70%|        -|  -0.526|-473.538|   0:00:00.0| 1478.3M|
|    63.70%|        1|  -0.526|-473.538|   0:00:01.0| 1478.3M|
|    63.65%|       93|  -0.526|-473.538|   0:00:02.0| 1478.3M|
|    63.65%|        9|  -0.526|-473.538|   0:00:00.0| 1478.3M|
|    63.65%|        0|  -0.526|-473.538|   0:00:00.0| 1478.3M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.526  TNS Slack -473.538 Density 63.65
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 1460 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:03.4) (real = 0:00:03.0) **
*** Starting refinePlace (0:52:39 mem=1478.3M) ***
Total net bbox length = 5.078e+05 (2.472e+05 2.606e+05) (ext = 2.417e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1478.3MB
Summary Report:
Instances move: 0 (out of 31522 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.078e+05 (2.472e+05 2.606e+05) (ext = 2.417e+04)
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1478.3MB
*** Finished refinePlace (0:52:40 mem=1478.3M) ***
Finished re-routing un-routed nets (0:00:00.0 1478.3M)


Density : 0.6365
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:00.9 real=0:00:01.0 mem=1478.3M) ***
*** Finished Area Reclaim Optimization (cpu=0:00:04, real=0:00:04, mem=1329.44M, totSessionCpu=0:52:40).
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=17660 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=33474  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 33474 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 1460 net(s) in layer range [7, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.15% H + 0.23% V. EstWL: 5.889960e+04um
[NR-eagl] 
[NR-eagl] Layer group 2: route 32014 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.07% V. EstWL: 5.355144e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.01% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.02% V
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 110160
[NR-eagl] Layer2(M2)(V) length: 1.945981e+05um, number of vias: 153906
[NR-eagl] Layer3(M3)(H) length: 2.370569e+05um, number of vias: 14916
[NR-eagl] Layer4(M4)(V) length: 6.827764e+04um, number of vias: 10562
[NR-eagl] Layer5(M5)(H) length: 3.659542e+04um, number of vias: 8934
[NR-eagl] Layer6(M6)(V) length: 2.005703e+04um, number of vias: 6890
[NR-eagl] Layer7(M7)(H) length: 2.672260e+04um, number of vias: 7148
[NR-eagl] Layer8(M8)(V) length: 3.320974e+04um, number of vias: 0
[NR-eagl] Total length: 6.165174e+05um, number of vias: 312516
[NR-eagl] End Peak syMemory usage = 1319.7 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 1.58 seconds
Extraction called for design 'core' of instances=31522 and nets=33731 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1308.746M)
Compute RC Scale Done ...
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1399.71 CPU=0:00:03.8 REAL=0:00:04.0)
*** CDM Built up (cpu=0:00:05.2  real=0:00:06.0  mem= 1399.7M) ***
Begin: GigaOpt postEco DRV Optimization
Info: 1 clock net  excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     1   |     3   |     1   |      1  |     0   |     0   |     0   |     0   | -0.70 |          0|          0|          0|  63.65  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.70 |          0|          0|          1|  63.65  |   0:00:00.0|    1476.0M|
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.70 |          0|          0|          0|  63.65  |   0:00:00.0|    1476.0M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 378 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:00.7 real=0:00:01.0 mem=1476.0M) ***

*** Starting refinePlace (0:52:54 mem=1508.0M) ***
Total net bbox length = 5.078e+05 (2.472e+05 2.606e+05) (ext = 2.417e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1508.0MB
Summary Report:
Instances move: 0 (out of 31522 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.078e+05 (2.472e+05 2.606e+05) (ext = 2.417e+04)
Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1508.0MB
*** Finished refinePlace (0:52:54 mem=1508.0M) ***
Finished re-routing un-routed nets (0:00:00.0 1508.0M)


Density : 0.6365
Max route overflow : 0.0002


*** Finish Physical Update (cpu=0:00:00.9 real=0:00:01.0 mem=1508.0M) ***
End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after routing: -0.526 -> -0.701 (bump = 0.175)
Begin: GigaOpt postEco optimization
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 257 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.701 TNS Slack -580.387 Density 63.65
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.701|   -0.701|-580.354| -580.387|    63.65%|   0:00:00.0| 1491.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_12_/D   |
|  -0.688|   -0.688|-579.020| -579.054|    63.64%|   0:00:00.0| 1491.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_12_/D   |
|  -0.683|   -0.683|-578.242| -578.276|    63.64%|   0:00:01.0| 1491.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_12_/D   |
|  -0.676|   -0.676|-577.811| -577.844|    63.64%|   0:00:01.0| 1491.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_12_/D   |
|  -0.672|   -0.672|-577.209| -577.243|    63.65%|   0:00:01.0| 1491.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_12_/D   |
|  -0.672|   -0.672|-576.681| -576.714|    63.64%|   0:00:00.0| 1491.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_12_/D   |
|  -0.664|   -0.664|-576.396| -576.430|    63.65%|   0:00:01.0| 1491.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_12_/D   |
|  -0.661|   -0.661|-576.046| -576.080|    63.64%|   0:00:00.0| 1491.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_17_/D   |
|  -0.661|   -0.661|-576.031| -576.064|    63.64%|   0:00:00.0| 1491.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_17_/D   |
|  -0.655|   -0.655|-574.322| -574.355|    63.64%|   0:00:01.0| 1491.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_17_/D   |
|  -0.655|   -0.655|-574.322| -574.355|    63.64%|   0:00:00.0| 1491.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_17_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:04.9 real=0:00:05.0 mem=1491.3M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.006|   -0.655|  -0.034| -574.355|    63.64%|   0:00:00.0| 1491.3M|   WC_VIEW|  default| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_41_/D                                           |
|   0.000|   -0.655|   0.000| -574.322|    63.65%|   0:00:01.0| 1491.3M|   WC_VIEW|       NA| NA                                                 |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.8 real=0:00:01.0 mem=1491.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:05.8 real=0:00:06.0 mem=1491.3M) ***
** GigaOpt Optimizer WNS Slack -0.655 TNS Slack -574.322 Density 63.65
*** Starting refinePlace (0:53:04 mem=1491.3M) ***
Total net bbox length = 5.079e+05 (2.473e+05 2.606e+05) (ext = 2.417e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1491.3MB
Summary Report:
Instances move: 0 (out of 31515 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.079e+05 (2.473e+05 2.606e+05) (ext = 2.417e+04)
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1491.3MB
*** Finished refinePlace (0:53:04 mem=1491.3M) ***
Finished re-routing un-routed nets (0:00:00.0 1491.3M)


Density : 0.6365
Max route overflow : 0.0002


*** Finish Physical Update (cpu=0:00:00.9 real=0:00:00.0 mem=1491.3M) ***
** GigaOpt Optimizer WNS Slack -0.655 TNS Slack -574.322 Density 63.65
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 374 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:07.3 real=0:00:08.0 mem=1491.3M) ***

End: GigaOpt postEco optimization
GigaOpt: WNS changes after postEco optimization: -0.526 -> -0.655 (bump = 0.129)
Begin: GigaOpt nonLegal postEco optimization
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 257 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.655 TNS Slack -574.322 Density 63.65
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.655|   -0.655|-574.322| -574.322|    63.65%|   0:00:00.0| 1491.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_17_/D   |
|  -0.650|   -0.650|-573.844| -573.844|    63.65%|   0:00:01.0| 1491.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_17_/D   |
|  -0.650|   -0.650|-573.652| -573.652|    63.65%|   0:00:02.0| 1491.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_17_/D   |
|  -0.642|   -0.642|-573.069| -573.069|    63.66%|   0:00:00.0| 1491.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_17_/D   |
|  -0.641|   -0.641|-571.957| -571.957|    63.66%|   0:00:05.0| 1480.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_17_/D   |
|  -0.641|   -0.641|-571.888| -571.888|    63.66%|   0:00:01.0| 1480.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_17_/D   |
|  -0.638|   -0.638|-571.453| -571.453|    63.68%|   0:00:00.0| 1480.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_17_/D   |
|  -0.638|   -0.638|-569.997| -569.997|    63.68%|   0:00:02.0| 1480.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_17_/D   |
|  -0.638|   -0.638|-569.987| -569.987|    63.68%|   0:00:00.0| 1480.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_17_/D   |
|  -0.637|   -0.637|-569.772| -569.772|    63.70%|   0:00:00.0| 1480.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_17_/D   |
|  -0.637|   -0.637|-569.221| -569.221|    63.70%|   0:00:01.0| 1480.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_17_/D   |
|  -0.637|   -0.637|-569.106| -569.106|    63.71%|   0:00:00.0| 1480.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_17_/D   |
|  -0.637|   -0.637|-569.078| -569.078|    63.72%|   0:00:10.0| 1480.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_17_/D   |
|  -0.635|   -0.635|-568.303| -568.303|    63.73%|   0:00:02.0| 1480.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_12_/D   |
|  -0.634|   -0.634|-568.258| -568.258|    63.74%|   0:00:01.0| 1480.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_12_/D   |
|  -0.634|   -0.634|-567.714| -567.714|    63.74%|   0:00:00.0| 1480.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_12_/D   |
|  -0.634|   -0.634|-567.709| -567.709|    63.74%|   0:00:00.0| 1480.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_12_/D   |
|  -0.631|   -0.631|-567.528| -567.528|    63.76%|   0:00:03.0| 1480.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_12_/D   |
|  -0.631|   -0.631|-567.538| -567.538|    63.79%|   0:00:05.0| 1480.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_12_/D   |
|  -0.631|   -0.631|-567.538| -567.538|    63.79%|   0:00:00.0| 1480.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_12_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:32.9 real=0:00:33.0 mem=1480.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:32.9 real=0:00:33.0 mem=1480.0M) ***
** GigaOpt Optimizer WNS Slack -0.631 TNS Slack -567.538 Density 63.79
*** Starting refinePlace (0:53:42 mem=1480.0M) ***
Total net bbox length = 5.081e+05 (2.474e+05 2.607e+05) (ext = 2.417e+04)
Move report: Detail placement moves 1218 insts, mean move: 0.60 um, max move: 4.80 um
	Max move on inst (mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPC5013_n786): (185.20, 411.40) --> (184.00, 415.00)
	Runtime: CPU: 0:00:00.8 REAL: 0:00:00.0 MEM: 1485.1MB
Summary Report:
Instances move: 1218 (out of 31560 movable)
Mean displacement: 0.60 um
Max displacement: 4.80 um (Instance: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPC5013_n786) (185.2, 411.4) -> (184, 415)
	Length: 6 sites, height: 1 rows, site name: core, cell type: BUFFD2
Total net bbox length = 5.085e+05 (2.477e+05 2.608e+05) (ext = 2.417e+04)
Runtime: CPU: 0:00:00.8 REAL: 0:00:00.0 MEM: 1485.1MB
*** Finished refinePlace (0:53:43 mem=1485.1M) ***
Finished re-routing un-routed nets (0:00:00.0 1485.1M)


Density : 0.6379
Max route overflow : 0.0002


*** Finish Physical Update (cpu=0:00:01.4 real=0:00:02.0 mem=1485.1M) ***
** GigaOpt Optimizer WNS Slack -0.631 TNS Slack -567.538 Density 63.79
Optimizer WNS Pass 1
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.631|   -0.631|-567.538| -567.538|    63.79%|   0:00:00.0| 1485.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_12_/D   |
|  -0.628|   -0.628|-564.778| -564.778|    63.79%|   0:00:07.0| 1485.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_13_/D   |
|  -0.625|   -0.625|-564.546| -564.546|    63.82%|   0:00:01.0| 1485.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_17_/D   |
|  -0.625|   -0.625|-563.615| -563.615|    63.82%|   0:00:01.0| 1485.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_17_/D   |
|  -0.625|   -0.625|-563.605| -563.605|    63.82%|   0:00:00.0| 1485.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_17_/D   |
|  -0.623|   -0.623|-563.481| -563.481|    63.83%|   0:00:01.0| 1485.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_17_/D   |
|  -0.623|   -0.623|-562.845| -562.845|    63.83%|   0:00:00.0| 1485.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_17_/D   |
|  -0.623|   -0.623|-562.891| -562.891|    63.90%|   0:00:10.0| 1485.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_17_/D   |
|  -0.623|   -0.623|-562.803| -562.803|    63.90%|   0:00:00.0| 1485.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_17_/D   |
|  -0.623|   -0.623|-562.776| -562.776|    63.91%|   0:00:01.0| 1485.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_17_/D   |
|  -0.623|   -0.623|-562.771| -562.771|    63.92%|   0:00:01.0| 1485.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_17_/D   |
|  -0.623|   -0.623|-562.771| -562.771|    63.92%|   0:00:01.0| 1485.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_17_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:23.0 real=0:00:23.0 mem=1485.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:23.1 real=0:00:23.0 mem=1485.1M) ***
** GigaOpt Optimizer WNS Slack -0.623 TNS Slack -562.771 Density 63.92
*** Starting refinePlace (0:54:07 mem=1485.1M) ***
Total net bbox length = 5.090e+05 (2.480e+05 2.610e+05) (ext = 2.417e+04)
Move report: Detail placement moves 1343 insts, mean move: 0.63 um, max move: 5.20 um
	Max move on inst (mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_5437_0): (158.00, 443.80) --> (161.40, 442.00)
	Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 1488.0MB
Summary Report:
Instances move: 1343 (out of 31608 movable)
Mean displacement: 0.63 um
Max displacement: 5.20 um (Instance: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_5437_0) (158, 443.8) -> (161.4, 442)
	Length: 4 sites, height: 1 rows, site name: core, cell type: ND2D1
Total net bbox length = 5.093e+05 (2.482e+05 2.611e+05) (ext = 2.417e+04)
Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 1488.0MB
*** Finished refinePlace (0:54:08 mem=1488.0M) ***
Finished re-routing un-routed nets (0:00:00.0 1488.0M)


Density : 0.6392
Max route overflow : 0.0002


*** Finish Physical Update (cpu=0:00:01.6 real=0:00:02.0 mem=1488.0M) ***
** GigaOpt Optimizer WNS Slack -0.623 TNS Slack -562.771 Density 63.92
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 361 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:01:00 real=0:01:00.0 mem=1488.0M) ***

End: GigaOpt nonLegal postEco optimization
Design TNS changes after trial route: -473.438 -> -562.671
Begin: GigaOpt TNS recovery
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 257 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.623 TNS Slack -562.771 Density 63.92
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.623|   -0.623|-562.771| -562.771|    63.92%|   0:00:00.0| 1488.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_17_/D   |
|  -0.618|   -0.618|-561.251| -561.251|    63.93%|   0:00:04.0| 1480.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_13_/D   |
|  -0.618|   -0.618|-560.005| -560.005|    63.94%|   0:00:02.0| 1480.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_13_/D   |
|  -0.618|   -0.618|-558.908| -558.908|    63.96%|   0:00:00.0| 1480.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_13_/D   |
|  -0.618|   -0.618|-558.659| -558.659|    63.95%|   0:00:00.0| 1480.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_13_/D   |
|  -0.618|   -0.618|-556.378| -556.378|    63.95%|   0:00:03.0| 1480.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_13_/D   |
|  -0.618|   -0.618|-556.351| -556.351|    63.95%|   0:00:01.0| 1480.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_13_/D   |
|  -0.618|   -0.618|-556.326| -556.326|    63.95%|   0:00:00.0| 1480.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_13_/D   |
|  -0.618|   -0.618|-556.255| -556.255|    63.96%|   0:00:00.0| 1480.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_13_/D   |
|  -0.618|   -0.618|-554.786| -554.786|    63.96%|   0:00:03.0| 1480.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_17_/D   |
|  -0.618|   -0.618|-554.612| -554.612|    63.96%|   0:00:00.0| 1480.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_17_/D   |
|  -0.618|   -0.618|-554.164| -554.164|    63.96%|   0:00:03.0| 1480.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_17_/D   |
|  -0.618|   -0.618|-553.981| -553.981|    63.96%|   0:00:01.0| 1480.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_11_/D   |
|  -0.618|   -0.618|-553.925| -553.925|    63.97%|   0:00:00.0| 1480.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_11_/D   |
|  -0.618|   -0.618|-553.888| -553.888|    63.97%|   0:00:01.0| 1480.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_15_/D   |
|  -0.618|   -0.618|-553.573| -553.573|    63.97%|   0:00:01.0| 1480.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_10_/D   |
|  -0.618|   -0.618|-553.509| -553.509|    63.97%|   0:00:00.0| 1480.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_10_/D   |
|  -0.618|   -0.618|-551.888| -551.888|    63.97%|   0:00:00.0| 1480.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_11_/D   |
|  -0.618|   -0.618|-551.781| -551.781|    63.97%|   0:00:01.0| 1480.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_9_/D    |
|  -0.618|   -0.618|-549.401| -549.401|    63.98%|   0:00:00.0| 1480.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_8_/D    |
|  -0.618|   -0.618|-549.381| -549.381|    63.98%|   0:00:00.0| 1480.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_9_/D    |
|  -0.618|   -0.618|-549.354| -549.354|    63.98%|   0:00:00.0| 1480.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_9_/D    |
|  -0.618|   -0.618|-548.923| -548.923|    63.98%|   0:00:00.0| 1480.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q4_reg_9_/D    |
|  -0.618|   -0.618|-548.786| -548.786|    63.98%|   0:00:01.0| 1480.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_8_/D    |
|  -0.618|   -0.618|-548.561| -548.561|    63.98%|   0:00:00.0| 1480.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_8_/D    |
|  -0.618|   -0.618|-547.443| -547.443|    63.98%|   0:00:00.0| 1480.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_8_/D    |
|  -0.618|   -0.618|-547.399| -547.399|    63.98%|   0:00:01.0| 1480.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_8_/D    |
|  -0.618|   -0.618|-547.293| -547.293|    63.98%|   0:00:00.0| 1480.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_8_/D    |
|  -0.618|   -0.618|-547.180| -547.180|    63.98%|   0:00:00.0| 1480.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_8_/D    |
|  -0.618|   -0.618|-547.172| -547.172|    63.98%|   0:00:00.0| 1480.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_8_/D    |
|  -0.618|   -0.618|-547.171| -547.171|    63.98%|   0:00:00.0| 1480.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_8_/D    |
|  -0.618|   -0.618|-547.044| -547.044|    63.98%|   0:00:01.0| 1480.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_7_/D    |
|  -0.618|   -0.618|-546.955| -546.955|    63.98%|   0:00:00.0| 1480.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_7_/D    |
|  -0.618|   -0.618|-545.281| -545.281|    63.99%|   0:00:01.0| 1480.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_8_/D    |
|  -0.618|   -0.618|-545.196| -545.196|    63.99%|   0:00:00.0| 1480.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_8_/D    |
|  -0.618|   -0.618|-545.188| -545.188|    63.99%|   0:00:00.0| 1480.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_8_/D    |
|  -0.618|   -0.618|-545.121| -545.121|    63.99%|   0:00:00.0| 1480.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_8_/D    |
|  -0.618|   -0.618|-545.023| -545.023|    63.99%|   0:00:00.0| 1480.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_7_/D    |
|  -0.618|   -0.618|-544.873| -544.873|    63.99%|   0:00:01.0| 1480.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_6_/D    |
|  -0.618|   -0.618|-544.823| -544.823|    63.99%|   0:00:00.0| 1480.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_7_/D    |
|  -0.618|   -0.618|-544.726| -544.726|    63.99%|   0:00:01.0| 1480.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_7_/D    |
|  -0.618|   -0.618|-544.572| -544.572|    64.00%|   0:00:00.0| 1480.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_6_/D    |
|  -0.618|   -0.618|-544.571| -544.571|    64.00%|   0:00:01.0| 1480.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_6_/D    |
|  -0.618|   -0.618|-544.565| -544.565|    64.00%|   0:00:00.0| 1480.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_6_/D    |
|  -0.618|   -0.618|-544.273| -544.273|    64.00%|   0:00:00.0| 1480.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_6_/D    |
|  -0.618|   -0.618|-544.270| -544.270|    64.00%|   0:00:00.0| 1480.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_6_/D    |
|  -0.618|   -0.618|-544.245| -544.245|    64.00%|   0:00:00.0| 1480.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_6_/D    |
|  -0.618|   -0.618|-544.171| -544.171|    64.00%|   0:00:01.0| 1480.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_6_/D    |
|  -0.618|   -0.618|-543.656| -543.656|    64.00%|   0:00:00.0| 1480.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_5_/D    |
|  -0.618|   -0.618|-543.543| -543.543|    64.00%|   0:00:00.0| 1480.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_5_/D    |
|  -0.618|   -0.618|-543.477| -543.477|    64.00%|   0:00:00.0| 1480.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_5_/D    |
|  -0.618|   -0.618|-543.456| -543.456|    64.00%|   0:00:00.0| 1480.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_5_/D    |
|  -0.618|   -0.618|-543.412| -543.412|    64.00%|   0:00:01.0| 1480.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_5_/D    |
|  -0.618|   -0.618|-543.366| -543.366|    64.00%|   0:00:00.0| 1480.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_4_/D    |
|  -0.618|   -0.618|-543.343| -543.343|    64.00%|   0:00:00.0| 1480.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_4_/D    |
|  -0.618|   -0.618|-543.267| -543.267|    64.01%|   0:00:00.0| 1480.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_4_/D    |
|  -0.618|   -0.618|-543.241| -543.241|    64.01%|   0:00:00.0| 1480.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_4_/D    |
|  -0.618|   -0.618|-543.160| -543.160|    64.01%|   0:00:00.0| 1480.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_4_/D    |
|  -0.618|   -0.618|-543.028| -543.028|    64.01%|   0:00:01.0| 1480.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_4_/D    |
|  -0.618|   -0.618|-542.918| -542.918|    64.01%|   0:00:00.0| 1480.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_4_/D    |
|  -0.618|   -0.618|-542.304| -542.304|    64.01%|   0:00:00.0| 1480.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_3_/D    |
|  -0.618|   -0.618|-541.843| -541.843|    64.01%|   0:00:00.0| 1480.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_3_/D    |
|  -0.618|   -0.618|-541.719| -541.719|    64.01%|   0:00:01.0| 1480.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_3_/D    |
|  -0.618|   -0.618|-541.680| -541.680|    64.01%|   0:00:00.0| 1480.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_3_/D    |
|  -0.618|   -0.618|-541.673| -541.673|    64.02%|   0:00:00.0| 1480.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_3_/D    |
|  -0.618|   -0.618|-541.648| -541.648|    64.02%|   0:00:00.0| 1480.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_3_/D    |
|  -0.618|   -0.618|-541.646| -541.646|    64.02%|   0:00:00.0| 1480.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_3_/D    |
|  -0.618|   -0.618|-541.538| -541.538|    64.02%|   0:00:00.0| 1480.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_3_/D    |
|  -0.618|   -0.618|-541.518| -541.518|    64.02%|   0:00:01.0| 1480.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_3_/D    |
|  -0.618|   -0.618|-541.499| -541.499|    64.02%|   0:00:00.0| 1480.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_3_/D    |
|  -0.618|   -0.618|-540.518| -540.518|    64.02%|   0:00:00.0| 1480.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_1_/D    |
|  -0.618|   -0.618|-540.001| -540.001|    64.02%|   0:00:01.0| 1480.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_2_/D    |
|  -0.618|   -0.618|-539.639| -539.639|    64.02%|   0:00:00.0| 1480.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_2_/D    |
|  -0.618|   -0.618|-539.632| -539.632|    64.02%|   0:00:00.0| 1480.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_2_/D    |
|  -0.618|   -0.618|-539.621| -539.621|    64.02%|   0:00:00.0| 1480.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_2_/D    |
|  -0.618|   -0.618|-539.604| -539.604|    64.02%|   0:00:00.0| 1480.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_2_/D    |
|  -0.618|   -0.618|-539.472| -539.472|    64.02%|   0:00:00.0| 1480.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_2_/D    |
|  -0.618|   -0.618|-539.388| -539.388|    64.03%|   0:00:01.0| 1480.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_2_/D    |
|  -0.618|   -0.618|-539.279| -539.279|    64.03%|   0:00:00.0| 1480.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_2_/D    |
|  -0.618|   -0.618|-539.264| -539.264|    64.03%|   0:00:00.0| 1480.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_2_/D    |
|  -0.618|   -0.618|-539.264| -539.264|    64.03%|   0:00:00.0| 1480.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_13_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:34.3 real=0:00:34.0 mem=1480.2M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.005|   -0.618|  -0.005| -539.264|    64.03%|   0:00:00.0| 1480.2M|   WC_VIEW|  default| ofifo_inst/col_idx_6__fifo_instance/q3_reg_19_/D   |
|   0.000|   -0.618|   0.000| -539.235|    64.03%|   0:00:01.0| 1480.2M|   WC_VIEW|       NA| NA                                                 |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:01.0 mem=1480.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:34.5 real=0:00:35.0 mem=1480.2M) ***
** GigaOpt Optimizer WNS Slack -0.618 TNS Slack -539.235 Density 64.03
*** Starting refinePlace (0:54:47 mem=1480.2M) ***
Total net bbox length = 5.098e+05 (2.484e+05 2.614e+05) (ext = 2.417e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1480.2MB
Summary Report:
Instances move: 0 (out of 31615 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.098e+05 (2.484e+05 2.614e+05) (ext = 2.417e+04)
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1480.2MB
*** Finished refinePlace (0:54:48 mem=1480.2M) ***
Finished re-routing un-routed nets (0:00:00.0 1480.2M)


Density : 0.6403
Max route overflow : 0.0002


*** Finish Physical Update (cpu=0:00:00.9 real=0:00:00.0 mem=1480.2M) ***
** GigaOpt Optimizer WNS Slack -0.618 TNS Slack -539.338 Density 64.03
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 352 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:36.1 real=0:00:37.0 mem=1480.2M) ***

End: GigaOpt TNS recovery
GigaOpt: WNS changes after routing: -0.526 -> -0.618 (bump = 0.092)
Begin: GigaOpt postEco optimization
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 257 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.618 TNS Slack -539.338 Density 64.03
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.618|   -0.618|-539.338| -539.338|    64.03%|   0:00:01.0| 1480.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_13_/D   |
|  -0.615|   -0.615|-538.254| -538.254|    64.04%|   0:00:07.0| 1481.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_17_/D   |
|  -0.615|   -0.615|-538.338| -538.338|    64.06%|   0:00:00.0| 1481.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_17_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:07.7 real=0:00:08.0 mem=1481.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:07.7 real=0:00:08.0 mem=1481.9M) ***
** GigaOpt Optimizer WNS Slack -0.615 TNS Slack -538.338 Density 64.06
*** Starting refinePlace (0:55:00 mem=1481.9M) ***
Total net bbox length = 5.100e+05 (2.485e+05 2.615e+05) (ext = 2.417e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1481.9MB
Summary Report:
Instances move: 0 (out of 31636 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.100e+05 (2.485e+05 2.615e+05) (ext = 2.417e+04)
Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1481.9MB
*** Finished refinePlace (0:55:00 mem=1481.9M) ***
Finished re-routing un-routed nets (0:00:00.0 1481.9M)


Density : 0.6406
Max route overflow : 0.0002


*** Finish Physical Update (cpu=0:00:00.9 real=0:00:01.0 mem=1481.9M) ***
** GigaOpt Optimizer WNS Slack -0.615 TNS Slack -538.338 Density 64.06
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 355 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:09.3 real=0:00:09.0 mem=1481.9M) ***

End: GigaOpt postEco optimization
*** Steiner Routed Nets: 2.558%; Threshold: 100; Threshold for Hold: 100
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1447.6M)
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 257 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.615 TNS Slack -538.338 Density 64.06
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.615|   -0.615|-538.338| -538.338|    64.06%|   0:00:00.0| 1481.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_17_/D   |
|  -0.615|   -0.615|-538.342| -538.342|    64.06%|   0:00:02.0| 1481.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_18_/D   |
|  -0.615|   -0.615|-538.342| -538.342|    64.06%|   0:00:01.0| 1481.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_8_/D    |
|  -0.615|   -0.615|-538.342| -538.342|    64.06%|   0:00:00.0| 1481.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_5_/D    |
|  -0.615|   -0.615|-538.342| -538.342|    64.06%|   0:00:00.0| 1481.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_3_/D    |
|  -0.615|   -0.615|-538.339| -538.339|    64.06%|   0:00:00.0| 1481.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_2_/D    |
|  -0.615|   -0.615|-538.338| -538.338|    64.06%|   0:00:00.0| 1481.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_17_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:03.1 real=0:00:03.0 mem=1481.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:03.2 real=0:00:03.0 mem=1481.9M) ***
** GigaOpt Optimizer WNS Slack -0.615 TNS Slack -538.338 Density 64.06
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 355 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:03.6 real=0:00:03.0 mem=1481.9M) ***

End: GigaOpt Optimization in post-eco TNS mode
**optDesign ... cpu = 0:53:49, real = 0:53:50, mem = 1332.9M, totSessionCpu=0:55:08 **
** Profile ** Start :  cpu=0:00:00.0, mem=1332.9M
** Profile ** Other data :  cpu=0:00:00.1, mem=1332.9M
** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1340.9M
** Profile ** DRVs :  cpu=0:00:00.6, mem=1340.9M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.615  | -0.615  |  0.003  |
|           TNS (ns):|-538.338 |-538.338 |  0.000  |
|    Violating Paths:|  1149   |  1149   |    0    |
|          All Paths:|  6712   |  5278   |  5570   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 64.057%
Routing Overflow: 0.00% H and 0.02% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1340.9M
Info: 1 clock net  excluded from IPO operation.
WC_VIEW BC_VIEW

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1109.72MB/1109.72MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1109.72MB/1109.72MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1109.72MB/1109.72MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-09 21:00:46 (2025-Mar-10 04:00:46 GMT)
2025-Mar-09 21:00:46 (2025-Mar-10 04:00:46 GMT): 10%
2025-Mar-09 21:00:46 (2025-Mar-10 04:00:46 GMT): 20%
2025-Mar-09 21:00:46 (2025-Mar-10 04:00:46 GMT): 30%
2025-Mar-09 21:00:46 (2025-Mar-10 04:00:46 GMT): 40%
2025-Mar-09 21:00:46 (2025-Mar-10 04:00:46 GMT): 50%
2025-Mar-09 21:00:46 (2025-Mar-10 04:00:46 GMT): 60%
2025-Mar-09 21:00:46 (2025-Mar-10 04:00:46 GMT): 70%
2025-Mar-09 21:00:46 (2025-Mar-10 04:00:46 GMT): 80%
2025-Mar-09 21:00:46 (2025-Mar-10 04:00:46 GMT): 90%

Finished Levelizing
2025-Mar-09 21:00:46 (2025-Mar-10 04:00:46 GMT)

Starting Activity Propagation
2025-Mar-09 21:00:46 (2025-Mar-10 04:00:46 GMT)
2025-Mar-09 21:00:47 (2025-Mar-10 04:00:47 GMT): 10%
2025-Mar-09 21:00:47 (2025-Mar-10 04:00:47 GMT): 20%

Finished Activity Propagation
2025-Mar-09 21:00:48 (2025-Mar-10 04:00:48 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:01, mem(process/total)=1110.56MB/1110.56MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-09 21:00:48 (2025-Mar-10 04:00:48 GMT)
 ... Calculating switching power
2025-Mar-09 21:00:48 (2025-Mar-10 04:00:48 GMT): 10%
2025-Mar-09 21:00:48 (2025-Mar-10 04:00:48 GMT): 20%
2025-Mar-09 21:00:48 (2025-Mar-10 04:00:48 GMT): 30%
2025-Mar-09 21:00:48 (2025-Mar-10 04:00:48 GMT): 40%
2025-Mar-09 21:00:48 (2025-Mar-10 04:00:48 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-09 21:00:49 (2025-Mar-10 04:00:49 GMT): 60%
2025-Mar-09 21:00:50 (2025-Mar-10 04:00:50 GMT): 70%
2025-Mar-09 21:00:50 (2025-Mar-10 04:00:50 GMT): 80%
2025-Mar-09 21:00:51 (2025-Mar-10 04:00:51 GMT): 90%

Finished Calculating power
2025-Mar-09 21:00:51 (2025-Mar-10 04:00:51 GMT)
Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total)=1110.66MB/1110.66MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1110.66MB/1110.66MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:06, mem(process/total)=1110.66MB/1110.66MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-09 21:00:51 (2025-Mar-10 04:00:51 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: core
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       80.77238367 	   66.9949%
Total Switching Power:      38.41468682 	   31.8622%
Total Leakage Power:         1.37799304 	    1.1429%
Total Power:               120.56506392
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         42.87       3.178      0.3187       46.36       38.45
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                      37.91       35.24       1.059        74.2       61.55
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              80.77       38.41       1.378       120.6         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      80.77       38.41       1.378       120.6         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OFC630_array_out_38_ (BUFFD16): 	    0.1232
* 		Highest Leakage Power: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1305 (FA1D4): 	 0.0002652
* 		Total Cap: 	2.23133e-10 F
* 		Total instances in design: 31636
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1110.66MB/1110.66MB)

Begin: Power Optimization
Reclaim Optimization WNS Slack -0.615  TNS Slack -538.338 Density 64.06
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    64.06%|        -|  -0.615|-538.338|   0:00:00.0| 1489.7M|
|    64.06%|        0|  -0.615|-538.339|   0:00:04.0| 1489.7M|
|    64.06%|       46|  -0.615|-538.215|   0:00:15.0| 1489.7M|
|    63.98%|      116|  -0.615|-538.145|   0:00:24.0| 1484.0M|
|    63.98%|        1|  -0.615|-538.145|   0:00:00.0| 1484.0M|
|    63.92%|     1586|  -0.615|-537.390|   0:00:11.0| 1487.1M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.615  TNS Slack -537.390 Density 63.92
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 355 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Power Optimization (cpu = 0:00:55.6) (real = 0:00:55.0) **
Executing incremental physical updates
*** Starting refinePlace (0:56:12 mem=1452.8M) ***
Total net bbox length = 5.094e+05 (2.482e+05 2.612e+05) (ext = 2.417e+04)
Move report: Detail placement moves 1051 insts, mean move: 0.55 um, max move: 4.60 um
	Max move on inst (mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RC_1901_0): (442.20, 344.80) --> (445.00, 343.00)
	Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 1452.8MB
Summary Report:
Instances move: 1051 (out of 31484 movable)
Mean displacement: 0.55 um
Max displacement: 4.60 um (Instance: mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RC_1901_0) (442.2, 344.8) -> (445, 343)
	Length: 9 sites, height: 1 rows, site name: core, cell type: ND2D3
Total net bbox length = 5.096e+05 (2.484e+05 2.613e+05) (ext = 2.417e+04)
Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 1452.8MB
*** Finished refinePlace (0:56:13 mem=1452.8M) ***
Checking setup slack degradation ...
Info: 1 clock net  excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.615|   -0.615|-537.390| -537.390|    63.92%|   0:00:00.0| 1487.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_17_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish pre-CTS Optimize Step (cpu=0:00:00.9 real=0:00:01.0 mem=1487.1M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:01.2 real=0:00:01.0 mem=1487.1M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 355 constrained nets 
**** End NDR-Layer Usage Statistics ****

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1168.70MB/1168.70MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1168.70MB/1168.70MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1168.70MB/1168.70MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-09 21:01:56 (2025-Mar-10 04:01:56 GMT)
2025-Mar-09 21:01:56 (2025-Mar-10 04:01:56 GMT): 10%
2025-Mar-09 21:01:56 (2025-Mar-10 04:01:56 GMT): 20%
2025-Mar-09 21:01:56 (2025-Mar-10 04:01:56 GMT): 30%
2025-Mar-09 21:01:56 (2025-Mar-10 04:01:56 GMT): 40%
2025-Mar-09 21:01:56 (2025-Mar-10 04:01:56 GMT): 50%
2025-Mar-09 21:01:56 (2025-Mar-10 04:01:56 GMT): 60%
2025-Mar-09 21:01:56 (2025-Mar-10 04:01:56 GMT): 70%
2025-Mar-09 21:01:56 (2025-Mar-10 04:01:56 GMT): 80%
2025-Mar-09 21:01:56 (2025-Mar-10 04:01:56 GMT): 90%

Finished Levelizing
2025-Mar-09 21:01:56 (2025-Mar-10 04:01:56 GMT)

Starting Activity Propagation
2025-Mar-09 21:01:56 (2025-Mar-10 04:01:56 GMT)
2025-Mar-09 21:01:57 (2025-Mar-10 04:01:57 GMT): 10%
2025-Mar-09 21:01:57 (2025-Mar-10 04:01:57 GMT): 20%

Finished Activity Propagation
2025-Mar-09 21:01:57 (2025-Mar-10 04:01:57 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1169.29MB/1169.29MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-09 21:01:57 (2025-Mar-10 04:01:57 GMT)
 ... Calculating switching power
2025-Mar-09 21:01:58 (2025-Mar-10 04:01:58 GMT): 10%
2025-Mar-09 21:01:58 (2025-Mar-10 04:01:58 GMT): 20%
2025-Mar-09 21:01:58 (2025-Mar-10 04:01:58 GMT): 30%
2025-Mar-09 21:01:58 (2025-Mar-10 04:01:58 GMT): 40%
2025-Mar-09 21:01:58 (2025-Mar-10 04:01:58 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-09 21:01:58 (2025-Mar-10 04:01:58 GMT): 60%
2025-Mar-09 21:01:59 (2025-Mar-10 04:01:59 GMT): 70%
2025-Mar-09 21:02:00 (2025-Mar-10 04:02:00 GMT): 80%
2025-Mar-09 21:02:00 (2025-Mar-10 04:02:00 GMT): 90%

Finished Calculating power
2025-Mar-09 21:02:01 (2025-Mar-10 04:02:01 GMT)
Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total)=1169.29MB/1169.29MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1169.29MB/1169.29MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:05, mem(process/total)=1169.29MB/1169.29MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-09 21:02:01 (2025-Mar-10 04:02:01 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: core
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       80.60642630 	   67.0591%
Total Switching Power:      38.22852751 	   31.8036%
Total Leakage Power:         1.36709585 	    1.1373%
Total Power:               120.20204995
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         42.87       3.168      0.3187       46.36       38.56
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                      37.74       35.06       1.048       73.85       61.44
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              80.61       38.23       1.367       120.2         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      80.61       38.23       1.367       120.2         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OFC630_array_out_38_ (BUFFD16): 	    0.1232
* 		Highest Leakage Power: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1305 (FA1D4): 	 0.0002652
* 		Total Cap: 	2.2201e-10 F
* 		Total instances in design: 31484
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1169.29MB/1169.29MB)

*** Finished Leakage Power Optimization (cpu=0:01:09, real=0:01:08, mem=1335.18M, totSessionCpu=0:56:25).
Extraction called for design 'core' of instances=31484 and nets=33689 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1316.496M)
doiPBLastSyncSlave
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1395.21 CPU=0:00:03.7 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:05.2  real=0:00:05.0  mem= 1395.2M) ***

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1128.34MB/1128.34MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1128.65MB/1128.65MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1128.65MB/1128.65MB)

Begin Processing Signal Activity


Starting Activity Propagation
2025-Mar-09 21:02:08 (2025-Mar-10 04:02:08 GMT)
2025-Mar-09 21:02:09 (2025-Mar-10 04:02:09 GMT): 10%
2025-Mar-09 21:02:09 (2025-Mar-10 04:02:09 GMT): 20%

Finished Activity Propagation
2025-Mar-09 21:02:10 (2025-Mar-10 04:02:10 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1129.39MB/1129.39MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-09 21:02:10 (2025-Mar-10 04:02:10 GMT)
 ... Calculating switching power
2025-Mar-09 21:02:10 (2025-Mar-10 04:02:10 GMT): 10%
2025-Mar-09 21:02:10 (2025-Mar-10 04:02:10 GMT): 20%
2025-Mar-09 21:02:10 (2025-Mar-10 04:02:10 GMT): 30%
2025-Mar-09 21:02:10 (2025-Mar-10 04:02:10 GMT): 40%
2025-Mar-09 21:02:10 (2025-Mar-10 04:02:10 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-09 21:02:11 (2025-Mar-10 04:02:11 GMT): 60%
2025-Mar-09 21:02:11 (2025-Mar-10 04:02:11 GMT): 70%
2025-Mar-09 21:02:12 (2025-Mar-10 04:02:12 GMT): 80%
2025-Mar-09 21:02:13 (2025-Mar-10 04:02:13 GMT): 90%

Finished Calculating power
2025-Mar-09 21:02:13 (2025-Mar-10 04:02:13 GMT)
Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total)=1129.39MB/1129.39MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1129.39MB/1129.39MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:05, mem(process/total)=1129.39MB/1129.39MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-09 21:02:13 (2025-Mar-10 04:02:13 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: core

*

*	Liberty Libraries used: 

*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib

*

*	Power Domain used: 

*		Rail:        VDD 	Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/core_preCTS.power

*

-----------------------------------------------------------------------------------------



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       80.60644020 	   67.0591%
Total Switching Power:      38.22852751 	   31.8036%
Total Leakage Power:         1.36709585 	    1.1373%
Total Power:               120.20206385
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         42.87       3.168      0.3187       46.36       38.56
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                      37.74       35.06       1.048       73.85       61.44
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              80.61       38.23       1.367       120.2         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      80.61       38.23       1.367       120.2         100
Total leakage power = 1.3671 mW
Cell usage statistics:  
Library tcbn65gpluswc , 31484 cells ( 100.000000%) , 1.3671 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1129.47MB/1129.47MB)


Output file is ./timingReports/core_preCTS.power.
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:55:19, real = 0:55:20, mem = 1335.2M, totSessionCpu=0:56:38 **
** Profile ** Start :  cpu=0:00:00.0, mem=1335.2M
** Profile ** Other data :  cpu=0:00:00.1, mem=1335.2M
** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1345.2M
** Profile ** Total reports :  cpu=0:00:00.9, mem=1337.2M
** Profile ** DRVs :  cpu=0:00:00.6, mem=1337.2M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.615  | -0.615  |  0.003  |
|           TNS (ns):|-537.188 |-537.188 |  0.000  |
|    Violating Paths:|  1149   |  1149   |    0    |
|          All Paths:|  6712   |  5278   |  5570   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 63.916%
Routing Overflow: 0.00% H and 0.02% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1337.2M
**optDesign ... cpu = 0:55:21, real = 0:55:22, mem = 1335.2M, totSessionCpu=0:56:39 **
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
*** Finished optDesign ***
 *** Writing scheduling file: 'scheduling_file.cts.18281' ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
**place_opt_design ... cpu = 0:56:21, real = 0:56:22, mem = 1268.6M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPTS-403            1  Delay calculation was forced to extrapol...
WARNING   IMPEXT-3442          5  The version of the capacitance table fil...
WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
WARNING   IMPSP-9042           1  Scan chains were not defined, -ignoreSca...
WARNING   IMPOPT-3663          1  Power view is not set. First setup analy...
WARNING   IMPOPT-3195          2  Analysis mode has changed.               
WARNING   IMPOPT-7098        160  WARNING: %s is an undriven net with %d f...
WARNING   IMPOPT-7136          1  %s '%s' is not supported by Innovus. Set...
WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
*** Message Summary: 173 warning(s), 0 error(s)

<CMD> addFiller -cell {DCAP DCAP4 DCAP8 DCAP16 DCAP32} -merge true
*INFO: Adding fillers to top-module.
*INFO:   Added 2454 filler insts (cell DCAP32 / prefix FILLER).
*INFO:   Added 1854 filler insts (cell DCAP16 / prefix FILLER).
*INFO:   Added 3517 filler insts (cell DCAP8 / prefix FILLER).
*INFO:   Added 5023 filler insts (cell DCAP4 / prefix FILLER).
*INFO:   Added 15281 filler insts (cell DCAP / prefix FILLER).
*INFO: Total 28129 filler insts added - prefix FILLER (CPU: 0:00:00.7).
For 28129 new insts, 28129 new pwr-pin connections were made to global net 'VDD'.
28129 new gnd-pin connections were made to global net 'VSS'.
*** Applied 2 GNC rules (cpu = 0:00:00.0)
For 59613 new insts, 0 new pwr-pin connection was made to global net 'VDD'.
0 new gnd-pin connection was made to global net 'VSS'.
*** Applied 2 GNC rules (cpu = 0:00:00.0)
<CMD> saveDesign placement.enc
Writing Netlist "placement.enc.dat.tmp/core.v.gz" ...
Saving AAE Data ...
Saving scheduling_file.cts.18281 in placement.enc.dat/scheduling_file.cts
Saving preference file placement.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving floorplan file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement file ...
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.5 real=0:00:01.0 mem=1269.7M) ***
Saving DEF file ...
Saving rc congestion map placement.enc.dat.tmp/core.congmap.gz ...
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
Cmin Cmax
Generated self-contained design placement.enc.dat.tmp

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 0 warning(s), 3 error(s)

<CMD> set_ccopt_property -update_io_latency false
<CMD> create_ccopt_clock_tree_spec -file constraints/core.ccopt
Creating clock tree spec for modes (timing configs): CON
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Analyzing clock structure... 
Analyzing clock structure done.
Wrote: constraints/core.ccopt
<CMD> ccopt_design
(ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
(ccopt_design): create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): CON
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Analyzing clock structure... 
Analyzing clock structure done.
Extracting original clock gating for clk... 
  clock_tree clk contains 5024 sinks and 0 clock gates.
  Extraction for clk complete.
Extracting original clock gating for clk done.
Checking clock tree convergence... 
Checking clock tree convergence done.
Preferred extra space for top nets is 0
Preferred extra space for trunk nets is 1
Preferred extra space for leaf nets is 1
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
Using CCOpt effort low.
Begin checking placement ... (start mem=1263.3M, init mem=1263.3M)
*info: Placed = 59613         
*info: Unplaced = 0           
Placement Density:98.61%(206945/209855)
Finished checkPlace (cpu: total=0:00:00.3, vio checks=0:00:00.1; mem=1263.3M)
Validating CTS configuration... 
  Non-default CCOpt properties:
  preferred_extra_space is set for at least one key
  route_type is set for at least one key
  update_io_latency: 0 (default: true)
setPlaceMode -congEffort medium -modulePlan false -reorderScan false -timingDriven true
  Route type trimming info:
    No route type modifications were made.
  Clock tree balancer configuration for clock_tree clk:
  Non-default CCOpt properties for clock tree clk:
    route_type (leaf): default_route_type_leaf (default: default)
    route_type (trunk): default_route_type_nonleaf (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
  For power_domain auto-default and effective power_domain auto-default:
    Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
    Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
    Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
    Unblocked area available for placement of any clock cells in power_domain auto-default: 228578.800um^2
  Top Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Mask Constraint: 0.
  Trunk Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  Leaf Routing info:
    Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  For timing_corner WC:setup, late:
    Slew time target (leaf):    0.105ns
    Slew time target (trunk):   0.105ns
    Slew time target (top):     0.105ns
    Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.057ns
    Buffer max distance for power_domain auto-default and effective power_domain auto-default: 562.449um
  Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
    Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, maxDistance=562.449um, maxSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
    Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, maxDistance=460.235um, maxSlew=0.087ns, speed=6202.628um per ns, cellArea=13.298um^2 per 1000um}
    Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, maxDistance=441.111um, maxSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
  Info: CCOpt is analyzing the delay of a net driven by CKBD16/Z using a timing arc from cell CKBD16
  Info: CCOpt is analyzing the delay of a net driven by CKND12/ZN using a timing arc from cell CKND12
  Info: CCOpt is analyzing the delay of a net driven by CKLNQD16/Q using a timing arc from cell CKLNQD16
  Clock tree balancer configuration for skew_group clk/CON:
    Sources:                     pin clk
    Total number of sinks:       5024
    Delay constrained sinks:     5024
    Non-leaf sinks:              0
    Ignore pins:                 0
   Timing corner WC:setup.late:
    Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing info for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing info for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing info for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
  
  Via Selection for Estimated Routes (rule default):
  
  ----------------------------------------------------------------
  Layer    Via Cell        Res.     Cap.     RC       Top of Stack
  Range                    (Ohm)    (fF)     (fs)     Only
  ----------------------------------------------------------------
  M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
  M2-M3    VIA23_1cut      1.500    0.030    0.046    false
  M3-M4    VIA34_1cut      1.500    0.030    0.046    false
  M4-M5    VIA45_1cut      1.500    0.030    0.046    false
  M5-M6    VIA56_1cut      1.500    0.028    0.043    false
  M6-M7    VIA67_1cut      0.220    0.099    0.022    false
  M7-M8    VIA78_1cut      0.220    0.119    0.026    false
  ----------------------------------------------------------------
  
Validating CTS configuration done.
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

All good
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=17660 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=33432  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 33432 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 355 net(s) in layer range [7, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.01% V. EstWL: 3.106620e+04um
[NR-eagl] 
[NR-eagl] Layer group 2: route 33077 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 5.649174e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 110127
[NR-eagl] Layer2(M2)(V) length: 2.019288e+05um, number of vias: 155988
[NR-eagl] Layer3(M3)(H) length: 2.464580e+05um, number of vias: 11674
[NR-eagl] Layer4(M4)(V) length: 7.447941e+04um, number of vias: 6870
[NR-eagl] Layer5(M5)(H) length: 3.955921e+04um, number of vias: 5082
[NR-eagl] Layer6(M6)(V) length: 2.312489e+04um, number of vias: 2777
[NR-eagl] Layer7(M7)(H) length: 1.489940e+04um, number of vias: 3083
[NR-eagl] Layer8(M8)(V) length: 1.696300e+04um, number of vias: 0
[NR-eagl] Total length: 6.174127e+05um, number of vias: 295601
[NR-eagl] End Peak syMemory usage = 1271.6 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 1.55 seconds
setPlaceMode -congEffort medium -modulePlan false -reorderScan false -timingDriven true
Validating CTS configuration... 
  Non-default CCOpt properties:
  cts_merge_clock_gates is set for at least one key
  cts_merge_clock_logic is set for at least one key
  preferred_extra_space is set for at least one key
  route_type is set for at least one key
  update_io_latency: 0 (default: true)
  Route type trimming info:
    No route type modifications were made.
  Clock tree balancer configuration for clock_tree clk:
  Non-default CCOpt properties for clock tree clk:
    cts_merge_clock_gates: true (default: false)
    cts_merge_clock_logic: true (default: false)
    route_type (leaf): default_route_type_leaf (default: default)
    route_type (trunk): default_route_type_nonleaf (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
  For power_domain auto-default and effective power_domain auto-default:
    Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
    Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
    Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
    Unblocked area available for placement of any clock cells in power_domain auto-default: 228578.800um^2
  Top Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Mask Constraint: 0.
  Trunk Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  Leaf Routing info:
    Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  For timing_corner WC:setup, late:
    Slew time target (leaf):    0.105ns
    Slew time target (trunk):   0.105ns
    Slew time target (top):     0.105ns
    Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.057ns
    Buffer max distance for power_domain auto-default and effective power_domain auto-default: 562.449um
  Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
    Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, maxDistance=562.449um, maxSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
    Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, maxDistance=460.235um, maxSlew=0.087ns, speed=6202.628um per ns, cellArea=13.298um^2 per 1000um}
    Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, maxDistance=441.111um, maxSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
  Clock tree balancer configuration for skew_group clk/CON:
    Sources:                     pin clk
    Total number of sinks:       5024
    Delay constrained sinks:     5024
    Non-leaf sinks:              0
    Ignore pins:                 0
   Timing corner WC:setup.late:
    Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing info for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing info for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing info for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
  
  Via Selection for Estimated Routes (rule default):
  
  ----------------------------------------------------------------
  Layer    Via Cell        Res.     Cap.     RC       Top of Stack
  Range                    (Ohm)    (fF)     (fs)     Only
  ----------------------------------------------------------------
  M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
  M2-M3    VIA23_1cut      1.500    0.030    0.046    false
  M3-M4    VIA34_1cut      1.500    0.030    0.046    false
  M4-M5    VIA45_1cut      1.500    0.030    0.046    false
  M5-M6    VIA56_1cut      1.500    0.028    0.043    false
  M6-M7    VIA67_1cut      0.220    0.099    0.022    false
  M7-M8    VIA78_1cut      0.220    0.119    0.026    false
  ----------------------------------------------------------------
  
Validating CTS configuration done.
Adding driver cell for primary IO roots...
Maximizing clock DAG abstraction... 
Maximizing clock DAG abstraction done.
Synthesizing clock trees... 
  Merging duplicate siblings in DAG... 
    Resynthesising clock tree into netlist... 
    Resynthesising clock tree into netlist done.
    Summary of the merge of duplicate siblings
    
    ----------------------------------------------------------
    Description                          Number of occurrences
    ----------------------------------------------------------
    Total clock gates                              0
    Globally unique enables                        0
    Potentially mergeable clock gates              0
    Actually merged                                0
    ----------------------------------------------------------
    
    
    Disconnecting clock tree from netlist... 
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Clustering... 
    Clock DAG stats before clustering:
      cell counts    : b=0, i=0, cg=0, l=0, total=0
      cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
    Clustering clock_tree clk... 
      Creating channel graph for ccopt_3_8... 
      Creating channel graph for ccopt_3_8 done.
      Creating channel graph for ccopt_3_4_available_3_8... 
      Creating channel graph for ccopt_3_4_available_3_8 done.
      Rebuilding timing graph... 
      Rebuilding timing graph done.
    Clustering clock_tree clk done.
    Clock DAG stats after bottom-up phase:
      cell counts    : b=96, i=0, cg=0, l=0, total=96
      cell areas     : b=967.680um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=967.680um^2
    Legalizing clock trees... 
      Resynthesising clock tree into netlist... 
      Resynthesising clock tree into netlist done.
*** Starting refinePlace (0:56:58 mem=1326.0M) ***
Total net bbox length = 5.187e+05 (2.530e+05 2.657e+05) (ext = 2.441e+04)
**ERROR: (IMPSP-2002):	Density too high (99.1%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 5.187e+05 (2.530e+05 2.657e+05) (ext = 2.441e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1326.0MB
*** Finished refinePlace (0:56:58 mem=1326.0M) ***
      Disconnecting clock tree from netlist... 
      Disconnecting clock tree from netlist done.
      Rebuilding timing graph... 
      Rebuilding timing graph done.
      
      Clock tree legalization - Histogram:
      ====================================
      
      --------------------------------
      Movement (um)    Number of cells
      --------------------------------
      [1.82,2.56)             1
      [2.56,3.3)              0
      [3.3,4.04)              7
      [4.04,4.78)             1
      [4.78,5.52)             2
      [5.52,6.26)             0
      [6.26,7)                4
      [7,7.74)                5
      [7.74,8.48)             2
      [8.48,9.22)             1
      --------------------------------
      
      
      Clock tree legalization - Top 10 Movements:
      ===========================================
      
      --------------------------------------------------------------------------------------------------------------------------------------------------------------
      Movement (um)    Desired              Achieved             Node
                       location             location             
      --------------------------------------------------------------------------------------------------------------------------------------------------------------
          9.22         (132.093,212.683)    (131.507,221.317)    ccl clock buffer, uid:A16f83 (a lib_cell CKBD16) at (129.000,220.600), in power domain auto-default
          8.15         (376.108,253.718)    (378.493,259.483)    ccl clock buffer, uid:A170a8 (a lib_cell CKBD16) at (375.400,258.400), in power domain auto-default
          8            (248.907,192.518)    (248.107,199.718)    ccl clock buffer, uid:A16f60 (a lib_cell CKBD16) at (245.600,199.000), in power domain auto-default
          7.6          (132.093,212.683)    (124.493,212.683)    ccl clock buffer, uid:A16f66 (a lib_cell CKBD16) at (121.400,211.600), in power domain auto-default
          7.2          (248.907,192.518)    (248.907,185.317)    ccl clock buffer, uid:A170fc (a lib_cell CKBD16) at (246.400,184.600), in power domain auto-default
          7.2          (127.707,210.518)    (127.707,203.317)    ccl clock buffer, uid:A16f89 (a lib_cell CKBD16) at (125.200,202.600), in power domain auto-default
          7.2          (362.507,142.118)    (362.507,134.917)    ccl clock buffer, uid:A170b2 (a lib_cell CKBD16) at (360.000,134.200), in power domain auto-default
          7.2          (376.108,253.718)    (376.108,246.517)    ccl clock buffer, uid:A170b5 (a lib_cell CKBD16) at (373.600,245.800), in power domain auto-default
          6.82         (92.707,350.918)     (98.093,349.483)     ccl clock buffer, uid:A16f65 (a lib_cell CKBD16) at (95.000,348.400), in power domain auto-default
          6.35         (264.308,77.317)     (264.892,83.082)     ccl clock buffer, uid:A16f6f (a lib_cell CKBD16) at (261.800,82.000), in power domain auto-default
      --------------------------------------------------------------------------------------------------------------------------------------------------------------
      
    Legalizing clock trees done.
    Clock DAG stats after 'Clustering':
      cell counts    : b=96, i=0, cg=0, l=0, total=96
      cell areas     : b=967.680um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=967.680um^2
      gate capacitance : top=0.000pF, trunk=0.528pF, leaf=4.580pF, total=5.108pF
      wire capacitance : top=0.000pF, trunk=0.537pF, leaf=4.197pF, total=4.734pF
      wire lengths   : top=0.000um, trunk=3329.995um, leaf=22093.263um, total=25423.257um
      sink capacitance : count=5024, total=4.580pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Clustering':none
    Clock tree state after 'Clustering':
      clock_tree clk: worst slew is leaf(0.100),trunk(0.077),top(nil), margined worst slew is leaf(0.100),trunk(0.077),top(nil)
      skew_group clk/CON: insertion delay [min=0.356, max=0.436, avg=0.387, sd=0.017], skew [0.079 vs 0.057*, 90.3% {0.357, 0.385, 0.414}] (wid=0.026 ws=0.016) (gid=0.414 gs=0.067)
    Clock network insertion delays are now [0.356ns, 0.436ns] average 0.387ns std.dev 0.017ns
  Clustering done.
  Resynthesising clock tree into netlist... 
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree... 
    Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'core' of instances=59709 and nets=37823 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1260.723M)

    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist... 
  Disconnecting clock tree from netlist done.
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  Rebuilding timing graph Clock DAG stats After congestion update:
  Rebuilding timing graph   cell counts    : b=96, i=0, cg=0, l=0, total=96
  Rebuilding timing graph   cell areas     : b=967.680um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=967.680um^2
  Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.528pF, leaf=4.580pF, total=5.108pF
  Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.539pF, leaf=4.208pF, total=4.747pF
  Rebuilding timing graph   wire lengths   : top=0.000um, trunk=3329.995um, leaf=22093.263um, total=25423.257um
  Rebuilding timing graph   sink capacitance : count=5024, total=4.580pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
  Rebuilding timing graph Clock DAG net violations After congestion update:none
  Clock tree state After congestion update:
    clock_tree clk: worst slew is leaf(0.100),trunk(0.077),top(nil), margined worst slew is leaf(0.100),trunk(0.077),top(nil)
    skew_group clk/CON: insertion delay [min=0.357, max=0.436, avg=0.387, sd=0.017], skew [0.080 vs 0.057*, 90.3% {0.357, 0.386, 0.414}] (wid=0.026 ws=0.016) (gid=0.415 gs=0.067)
  Clock network insertion delays are now [0.357ns, 0.436ns] average 0.387ns std.dev 0.017ns
  Fixing clock tree slew time and max cap violations... 
    Fixing clock tree overload: 
    Fixing clock tree overload: .
    Fixing clock tree overload: ..
    Fixing clock tree overload: ...
    Fixing clock tree overload: ... 20% 
    Fixing clock tree overload: ... 20% .
    Fixing clock tree overload: ... 20% ..
    Fixing clock tree overload: ... 20% ...
    Fixing clock tree overload: ... 20% ... 40% 
    Fixing clock tree overload: ... 20% ... 40% .
    Fixing clock tree overload: ... 20% ... 40% ..
    Fixing clock tree overload: ... 20% ... 40% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts    : b=96, i=0, cg=0, l=0, total=96
      cell areas     : b=967.680um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=967.680um^2
      gate capacitance : top=0.000pF, trunk=0.528pF, leaf=4.580pF, total=5.108pF
      wire capacitance : top=0.000pF, trunk=0.539pF, leaf=4.208pF, total=4.747pF
      wire lengths   : top=0.000um, trunk=3329.995um, leaf=22093.263um, total=25423.257um
      sink capacitance : count=5024, total=4.580pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations':none
    Clock tree state after 'Fixing clock tree slew time and max cap violations':
      clock_tree clk: worst slew is leaf(0.100),trunk(0.077),top(nil), margined worst slew is leaf(0.100),trunk(0.077),top(nil)
      skew_group clk/CON: insertion delay [min=0.357, max=0.436, avg=0.387, sd=0.017], skew [0.080 vs 0.057*, 90.3% {0.357, 0.386, 0.414}] (wid=0.026 ws=0.016) (gid=0.415 gs=0.067)
    Clock network insertion delays are now [0.357ns, 0.436ns] average 0.387ns std.dev 0.017ns
  Fixing clock tree slew time and max cap violations done.
  Fixing clock tree slew time and max cap violations - detailed pass... 
    Fixing clock tree overload: 
    Fixing clock tree overload: .
    Fixing clock tree overload: ..
    Fixing clock tree overload: ...
    Fixing clock tree overload: ... 20% 
    Fixing clock tree overload: ... 20% .
    Fixing clock tree overload: ... 20% ..
    Fixing clock tree overload: ... 20% ...
    Fixing clock tree overload: ... 20% ... 40% 
    Fixing clock tree overload: ... 20% ... 40% .
    Fixing clock tree overload: ... 20% ... 40% ..
    Fixing clock tree overload: ... 20% ... 40% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts    : b=96, i=0, cg=0, l=0, total=96
      cell areas     : b=967.680um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=967.680um^2
      gate capacitance : top=0.000pF, trunk=0.528pF, leaf=4.580pF, total=5.108pF
      wire capacitance : top=0.000pF, trunk=0.539pF, leaf=4.208pF, total=4.747pF
      wire lengths   : top=0.000um, trunk=3329.995um, leaf=22093.263um, total=25423.257um
      sink capacitance : count=5024, total=4.580pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass':none
    Clock tree state after 'Fixing clock tree slew time and max cap violations - detailed pass':
      clock_tree clk: worst slew is leaf(0.100),trunk(0.077),top(nil), margined worst slew is leaf(0.100),trunk(0.077),top(nil)
      skew_group clk/CON: insertion delay [min=0.357, max=0.436, avg=0.387, sd=0.017], skew [0.080 vs 0.057*, 90.3% {0.357, 0.386, 0.414}] (wid=0.026 ws=0.016) (gid=0.415 gs=0.067)
    Clock network insertion delays are now [0.357ns, 0.436ns] average 0.387ns std.dev 0.017ns
  Fixing clock tree slew time and max cap violations - detailed pass done.
  Removing unnecessary root buffering... 
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts    : b=95, i=0, cg=0, l=0, total=95
      cell areas     : b=955.440um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=955.440um^2
      gate capacitance : top=0.000pF, trunk=0.521pF, leaf=4.580pF, total=5.101pF
      wire capacitance : top=0.000pF, trunk=0.638pF, leaf=4.208pF, total=4.846pF
      wire lengths   : top=0.000um, trunk=3981.690um, leaf=22093.263um, total=26074.952um
      sink capacitance : count=5024, total=4.580pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Removing unnecessary root buffering':none
    Clock tree state after 'Removing unnecessary root buffering':
      clock_tree clk: worst slew is leaf(0.100),trunk(0.103),top(nil), margined worst slew is leaf(0.100),trunk(0.103),top(nil)
      skew_group clk/CON: insertion delay [min=0.322, max=0.388, avg=0.351, sd=0.014], skew [0.066 vs 0.057*, 96.5% {0.322, 0.351, 0.379}] (wid=0.048 ws=0.016) (gid=0.350 gs=0.059)
    Clock network insertion delays are now [0.322ns, 0.388ns] average 0.351ns std.dev 0.014ns
  Removing unnecessary root buffering done.
  Equalizing net lengths... 
    Clock DAG stats after 'Equalizing net lengths':
      cell counts    : b=95, i=0, cg=0, l=0, total=95
      cell areas     : b=955.440um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=955.440um^2
      gate capacitance : top=0.000pF, trunk=0.521pF, leaf=4.580pF, total=5.101pF
      wire capacitance : top=0.000pF, trunk=0.638pF, leaf=4.208pF, total=4.846pF
      wire lengths   : top=0.000um, trunk=3981.690um, leaf=22093.263um, total=26074.952um
      sink capacitance : count=5024, total=4.580pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Equalizing net lengths':none
    Clock tree state after 'Equalizing net lengths':
      clock_tree clk: worst slew is leaf(0.100),trunk(0.103),top(nil), margined worst slew is leaf(0.100),trunk(0.103),top(nil)
      skew_group clk/CON: insertion delay [min=0.322, max=0.388, avg=0.351, sd=0.014], skew [0.066 vs 0.057*, 96.5% {0.322, 0.351, 0.379}] (wid=0.048 ws=0.016) (gid=0.350 gs=0.059)
    Clock network insertion delays are now [0.322ns, 0.388ns] average 0.351ns std.dev 0.014ns
  Equalizing net lengths done.
  Reducing insertion delay 1... 
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts    : b=95, i=0, cg=0, l=0, total=95
      cell areas     : b=955.440um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=955.440um^2
      gate capacitance : top=0.000pF, trunk=0.521pF, leaf=4.580pF, total=5.101pF
      wire capacitance : top=0.000pF, trunk=0.638pF, leaf=4.208pF, total=4.846pF
      wire lengths   : top=0.000um, trunk=3981.690um, leaf=22093.263um, total=26074.952um
      sink capacitance : count=5024, total=4.580pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Reducing insertion delay 1':none
    Clock tree state after 'Reducing insertion delay 1':
      clock_tree clk: worst slew is leaf(0.100),trunk(0.103),top(nil), margined worst slew is leaf(0.100),trunk(0.103),top(nil)
      skew_group clk/CON: insertion delay [min=0.322, max=0.388, avg=0.351, sd=0.014], skew [0.066 vs 0.057*, 96.5% {0.322, 0.351, 0.379}] (wid=0.048 ws=0.016) (gid=0.350 gs=0.059)
    Clock network insertion delays are now [0.322ns, 0.388ns] average 0.351ns std.dev 0.014ns
  Reducing insertion delay 1 done.
  Removing longest path buffering... 
    Clock DAG stats after removing longest path buffering:
      cell counts    : b=95, i=0, cg=0, l=0, total=95
      cell areas     : b=955.440um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=955.440um^2
      gate capacitance : top=0.000pF, trunk=0.521pF, leaf=4.580pF, total=5.101pF
      wire capacitance : top=0.000pF, trunk=0.638pF, leaf=4.208pF, total=4.846pF
      wire lengths   : top=0.000um, trunk=3981.690um, leaf=22093.263um, total=26074.952um
      sink capacitance : count=5024, total=4.580pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after removing longest path buffering:none
    Clock tree state after removing longest path buffering:
      clock_tree clk: worst slew is leaf(0.100),trunk(0.103),top(nil), margined worst slew is leaf(0.100),trunk(0.103),top(nil)
      skew_group clk/CON: insertion delay [min=0.322, max=0.388, avg=0.351, sd=0.014], skew [0.066 vs 0.057*, 96.5% {0.322, 0.351, 0.379}] (wid=0.048 ws=0.016) (gid=0.350 gs=0.059)
    Clock network insertion delays are now [0.322ns, 0.388ns] average 0.351ns std.dev 0.014ns
    Clock DAG stats after 'Removing longest path buffering':
      cell counts    : b=95, i=0, cg=0, l=0, total=95
      cell areas     : b=955.440um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=955.440um^2
      gate capacitance : top=0.000pF, trunk=0.521pF, leaf=4.580pF, total=5.101pF
      wire capacitance : top=0.000pF, trunk=0.638pF, leaf=4.208pF, total=4.846pF
      wire lengths   : top=0.000um, trunk=3981.690um, leaf=22093.263um, total=26074.952um
      sink capacitance : count=5024, total=4.580pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Removing longest path buffering':none
    Clock tree state after 'Removing longest path buffering':
      clock_tree clk: worst slew is leaf(0.100),trunk(0.103),top(nil), margined worst slew is leaf(0.100),trunk(0.103),top(nil)
      skew_group clk/CON: insertion delay [min=0.322, max=0.388, avg=0.351, sd=0.014], skew [0.066 vs 0.057*, 96.5% {0.322, 0.351, 0.379}] (wid=0.048 ws=0.016) (gid=0.350 gs=0.059)
    Clock network insertion delays are now [0.322ns, 0.388ns] average 0.351ns std.dev 0.014ns
  Removing longest path buffering done.
  Reducing insertion delay 2... 
    Path optimization required 174 stage delay updates 
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts    : b=95, i=0, cg=0, l=0, total=95
      cell areas     : b=955.440um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=955.440um^2
      gate capacitance : top=0.000pF, trunk=0.521pF, leaf=4.580pF, total=5.101pF
      wire capacitance : top=0.000pF, trunk=0.637pF, leaf=4.207pF, total=4.843pF
      wire lengths   : top=0.000um, trunk=3981.432um, leaf=22085.090um, total=26066.522um
      sink capacitance : count=5024, total=4.580pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Reducing insertion delay 2':none
    Clock tree state after 'Reducing insertion delay 2':
      clock_tree clk: worst slew is leaf(0.097),trunk(0.103),top(nil), margined worst slew is leaf(0.097),trunk(0.103),top(nil)
      skew_group clk/CON: insertion delay [min=0.322, max=0.385, avg=0.350, sd=0.014], skew [0.062 vs 0.057*, 96.6% {0.322, 0.351, 0.379}] (wid=0.048 ws=0.016) (gid=0.349 gs=0.059)
    Clock network insertion delays are now [0.322ns, 0.385ns] average 0.350ns std.dev 0.014ns
  Reducing insertion delay 2 done.
  Reducing clock tree power 1... 
    Resizing gates: 
    Resizing gates: .
    Resizing gates: ..
    Resizing gates: ...
    Resizing gates: ... 20% 
    Resizing gates: ... 20% .
    Resizing gates: ... 20% ..
    Resizing gates: ... 20% ...
    Resizing gates: ... 20% ... 40% 
    Resizing gates: ... 20% ... 40% .
    Resizing gates: ... 20% ... 40% ..
    Resizing gates: ... 20% ... 40% ...
    Resizing gates: ... 20% ... 40% ... 60% 
    Resizing gates: ... 20% ... 40% ... 60% .
    Resizing gates: ... 20% ... 40% ... 60% ..
    Resizing gates: ... 20% ... 40% ... 60% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% 
    Resizing gates: ... 20% ... 40% ... 60% ... 80% .
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts    : b=95, i=0, cg=0, l=0, total=95
      cell areas     : b=748.080um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=748.080um^2
      gate capacitance : top=0.000pF, trunk=0.413pF, leaf=4.580pF, total=4.993pF
      wire capacitance : top=0.000pF, trunk=0.636pF, leaf=4.210pF, total=4.846pF
      wire lengths   : top=0.000um, trunk=3979.433um, leaf=22104.555um, total=26083.988um
      sink capacitance : count=5024, total=4.580pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Reducing clock tree power 1':none
    Clock tree state after 'Reducing clock tree power 1':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.102),top(nil), margined worst slew is leaf(0.105),trunk(0.102),top(nil)
      skew_group clk/CON: insertion delay [min=0.352, max=0.397, avg=0.380, sd=0.007], skew [0.045 vs 0.057, 100% {0.352, 0.380, 0.397}] (wid=0.047 ws=0.015) (gid=0.364 gs=0.041)
    Clock network insertion delays are now [0.352ns, 0.397ns] average 0.380ns std.dev 0.007ns
  Reducing clock tree power 1 done.
  Reducing clock tree power 2... 
    Path optimization required 0 stage delay updates 
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts    : b=95, i=0, cg=0, l=0, total=95
      cell areas     : b=748.080um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=748.080um^2
      gate capacitance : top=0.000pF, trunk=0.413pF, leaf=4.580pF, total=4.993pF
      wire capacitance : top=0.000pF, trunk=0.636pF, leaf=4.210pF, total=4.846pF
      wire lengths   : top=0.000um, trunk=3979.433um, leaf=22104.555um, total=26083.988um
      sink capacitance : count=5024, total=4.580pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Reducing clock tree power 2':none
    Clock tree state after 'Reducing clock tree power 2':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.102),top(nil), margined worst slew is leaf(0.105),trunk(0.102),top(nil)
      skew_group clk/CON: insertion delay [min=0.352, max=0.397, avg=0.380, sd=0.007], skew [0.045 vs 0.057, 100% {0.352, 0.380, 0.397}] (wid=0.047 ws=0.015) (gid=0.364 gs=0.041)
    Clock network insertion delays are now [0.352ns, 0.397ns] average 0.380ns std.dev 0.007ns
  Reducing clock tree power 2 done.
  Approximately balancing fragments step... 
    Resolving skew group constraints... 
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 24 variables and 62 constraints; tolerance 1
    Resolving skew group constraints done.
    Approximately balancing fragments... 
      Approximately balancing fragments, wire and cell delays, iteration 1... 
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts    : b=95, i=0, cg=0, l=0, total=95
          cell areas     : b=748.080um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=748.080um^2
          gate capacitance : top=0.000pF, trunk=0.413pF, leaf=4.580pF, total=4.993pF
          wire capacitance : top=0.000pF, trunk=0.636pF, leaf=4.210pF, total=4.846pF
          wire lengths   : top=0.000um, trunk=3979.433um, leaf=22104.555um, total=26083.988um
          sink capacitance : count=5024, total=4.580pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1:none
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts    : b=95, i=0, cg=0, l=0, total=95
      cell areas     : b=748.080um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=748.080um^2
      gate capacitance : top=0.000pF, trunk=0.413pF, leaf=4.580pF, total=4.993pF
      wire capacitance : top=0.000pF, trunk=0.636pF, leaf=4.210pF, total=4.846pF
      wire lengths   : top=0.000um, trunk=3979.433um, leaf=22104.555um, total=26083.988um
      sink capacitance : count=5024, total=4.580pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Approximately balancing fragments step':none
    Clock tree state after 'Approximately balancing fragments step':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.102),top(nil), margined worst slew is leaf(0.105),trunk(0.102),top(nil)
    Clock network insertion delays are now [0.352ns, 0.397ns] average 0.380ns std.dev 0.007ns
  Approximately balancing fragments step done.
  Clock DAG stats after Approximately balancing fragments:
    cell counts    : b=95, i=0, cg=0, l=0, total=95
    cell areas     : b=748.080um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=748.080um^2
    gate capacitance : top=0.000pF, trunk=0.413pF, leaf=4.580pF, total=4.993pF
    wire capacitance : top=0.000pF, trunk=0.636pF, leaf=4.210pF, total=4.846pF
    wire lengths   : top=0.000um, trunk=3979.433um, leaf=22104.555um, total=26083.988um
    sink capacitance : count=5024, total=4.580pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
  Clock DAG net violations after Approximately balancing fragments:none
  Clock tree state after Approximately balancing fragments:
    clock_tree clk: worst slew is leaf(0.105),trunk(0.102),top(nil), margined worst slew is leaf(0.105),trunk(0.102),top(nil)
    skew_group clk/CON: insertion delay [min=0.352, max=0.397, avg=0.380, sd=0.007], skew [0.045 vs 0.057, 100% {0.352, 0.380, 0.397}] (wid=0.047 ws=0.015) (gid=0.364 gs=0.041)
  Clock network insertion delays are now [0.352ns, 0.397ns] average 0.380ns std.dev 0.007ns
  Improving fragments clock skew... 
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts    : b=95, i=0, cg=0, l=0, total=95
      cell areas     : b=748.080um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=748.080um^2
      gate capacitance : top=0.000pF, trunk=0.413pF, leaf=4.580pF, total=4.993pF
      wire capacitance : top=0.000pF, trunk=0.636pF, leaf=4.210pF, total=4.846pF
      wire lengths   : top=0.000um, trunk=3979.433um, leaf=22104.555um, total=26083.988um
      sink capacitance : count=5024, total=4.580pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Improving fragments clock skew':none
    Clock tree state after 'Improving fragments clock skew':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.102),top(nil), margined worst slew is leaf(0.105),trunk(0.102),top(nil)
      skew_group clk/CON: insertion delay [min=0.352, max=0.397, avg=0.380, sd=0.007], skew [0.045 vs 0.057, 100% {0.352, 0.380, 0.397}] (wid=0.047 ws=0.015) (gid=0.364 gs=0.041)
    Clock network insertion delays are now [0.352ns, 0.397ns] average 0.380ns std.dev 0.007ns
  Improving fragments clock skew done.
  Approximately balancing step... 
    Resolving skew group constraints... 
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 24 variables and 62 constraints; tolerance 1
    Resolving skew group constraints done.
    Approximately balancing... 
      Approximately balancing, wire and cell delays, iteration 1... 
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts    : b=95, i=0, cg=0, l=0, total=95
          cell areas     : b=748.080um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=748.080um^2
          gate capacitance : top=0.000pF, trunk=0.413pF, leaf=4.580pF, total=4.993pF
          wire capacitance : top=0.000pF, trunk=0.636pF, leaf=4.210pF, total=4.846pF
          wire lengths   : top=0.000um, trunk=3979.433um, leaf=22104.555um, total=26083.988um
          sink capacitance : count=5024, total=4.580pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1:none
      Approximately balancing, wire and cell delays, iteration 1 done.
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts    : b=95, i=0, cg=0, l=0, total=95
      cell areas     : b=748.080um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=748.080um^2
      gate capacitance : top=0.000pF, trunk=0.413pF, leaf=4.580pF, total=4.993pF
      wire capacitance : top=0.000pF, trunk=0.636pF, leaf=4.210pF, total=4.846pF
      wire lengths   : top=0.000um, trunk=3979.433um, leaf=22104.555um, total=26083.988um
      sink capacitance : count=5024, total=4.580pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Approximately balancing step':none
    Clock tree state after 'Approximately balancing step':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.102),top(nil), margined worst slew is leaf(0.105),trunk(0.102),top(nil)
      skew_group clk/CON: insertion delay [min=0.352, max=0.397, avg=0.380, sd=0.007], skew [0.045 vs 0.057, 100% {0.352, 0.380, 0.397}] (wid=0.047 ws=0.015) (gid=0.364 gs=0.041)
    Clock network insertion delays are now [0.352ns, 0.397ns] average 0.380ns std.dev 0.007ns
  Approximately balancing step done.
  Fixing clock tree overload... 
    Fixing clock tree overload: 
    Fixing clock tree overload: .
    Fixing clock tree overload: ..
    Fixing clock tree overload: ...
    Fixing clock tree overload: ... 20% 
    Fixing clock tree overload: ... 20% .
    Fixing clock tree overload: ... 20% ..
    Fixing clock tree overload: ... 20% ...
    Fixing clock tree overload: ... 20% ... 40% 
    Fixing clock tree overload: ... 20% ... 40% .
    Fixing clock tree overload: ... 20% ... 40% ..
    Fixing clock tree overload: ... 20% ... 40% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts    : b=95, i=0, cg=0, l=0, total=95
      cell areas     : b=748.080um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=748.080um^2
      gate capacitance : top=0.000pF, trunk=0.413pF, leaf=4.580pF, total=4.993pF
      wire capacitance : top=0.000pF, trunk=0.636pF, leaf=4.210pF, total=4.846pF
      wire lengths   : top=0.000um, trunk=3979.433um, leaf=22104.555um, total=26083.988um
      sink capacitance : count=5024, total=4.580pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Fixing clock tree overload':none
    Clock tree state after 'Fixing clock tree overload':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.102),top(nil), margined worst slew is leaf(0.105),trunk(0.102),top(nil)
      skew_group clk/CON: insertion delay [min=0.352, max=0.397, avg=0.380, sd=0.007], skew [0.045 vs 0.057, 100% {0.352, 0.380, 0.397}] (wid=0.047 ws=0.015) (gid=0.364 gs=0.041)
    Clock network insertion delays are now [0.352ns, 0.397ns] average 0.380ns std.dev 0.007ns
  Fixing clock tree overload done.
  Approximately balancing paths... 
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts    : b=95, i=0, cg=0, l=0, total=95
      cell areas     : b=748.080um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=748.080um^2
      gate capacitance : top=0.000pF, trunk=0.413pF, leaf=4.580pF, total=4.993pF
      wire capacitance : top=0.000pF, trunk=0.636pF, leaf=4.210pF, total=4.846pF
      wire lengths   : top=0.000um, trunk=3979.433um, leaf=22104.555um, total=26083.988um
      sink capacitance : count=5024, total=4.580pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Approximately balancing paths':none
    Clock tree state after 'Approximately balancing paths':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.102),top(nil), margined worst slew is leaf(0.105),trunk(0.102),top(nil)
      skew_group clk/CON: insertion delay [min=0.352, max=0.397, avg=0.380, sd=0.007], skew [0.045 vs 0.057, 100% {0.352, 0.380, 0.397}] (wid=0.047 ws=0.015) (gid=0.364 gs=0.041)
    Clock network insertion delays are now [0.352ns, 0.397ns] average 0.380ns std.dev 0.007ns
  Approximately balancing paths done.
  Resynthesising clock tree into netlist... 
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree... 
    Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'core' of instances=59708 and nets=37822 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:00.0  MEM: 1260.727M)

    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist... 
  Disconnecting clock tree from netlist done.
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  Rebuilding timing graph Clock DAG stats After congestion update:
  Rebuilding timing graph   cell counts    : b=95, i=0, cg=0, l=0, total=95
  Rebuilding timing graph   cell areas     : b=748.080um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=748.080um^2
  Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.413pF, leaf=4.580pF, total=4.993pF
  Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.637pF, leaf=4.210pF, total=4.847pF
  Rebuilding timing graph   wire lengths   : top=0.000um, trunk=3979.433um, leaf=22104.555um, total=26083.988um
  Rebuilding timing graph   sink capacitance : count=5024, total=4.580pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
  Rebuilding timing graph Clock DAG net violations After congestion update:none
  Clock tree state After congestion update:
    clock_tree clk: worst slew is leaf(0.105),trunk(0.102),top(nil), margined worst slew is leaf(0.105),trunk(0.102),top(nil)
    skew_group clk/CON: insertion delay [min=0.352, max=0.397, avg=0.381, sd=0.007], skew [0.045 vs 0.057, 100% {0.352, 0.380, 0.397}] (wid=0.047 ws=0.015) (gid=0.363 gs=0.041)
  Clock network insertion delays are now [0.352ns, 0.397ns] average 0.381ns std.dev 0.007ns
  Improving clock skew... 
    Clock DAG stats after 'Improving clock skew':
      cell counts    : b=95, i=0, cg=0, l=0, total=95
      cell areas     : b=748.080um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=748.080um^2
      gate capacitance : top=0.000pF, trunk=0.413pF, leaf=4.580pF, total=4.993pF
      wire capacitance : top=0.000pF, trunk=0.637pF, leaf=4.210pF, total=4.847pF
      wire lengths   : top=0.000um, trunk=3979.433um, leaf=22104.555um, total=26083.988um
      sink capacitance : count=5024, total=4.580pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Improving clock skew':none
    Clock tree state after 'Improving clock skew':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.102),top(nil), margined worst slew is leaf(0.105),trunk(0.102),top(nil)
      skew_group clk/CON: insertion delay [min=0.352, max=0.397, avg=0.381, sd=0.007], skew [0.045 vs 0.057, 100% {0.352, 0.380, 0.397}] (wid=0.047 ws=0.015) (gid=0.363 gs=0.041)
    Clock network insertion delays are now [0.352ns, 0.397ns] average 0.381ns std.dev 0.007ns
  Improving clock skew done.
  Reducing clock tree power 3... 
    Initial gate capacitance is (rise=4.993pF fall=4.976pF).
    Resizing gates: 
    Resizing gates: .
    Resizing gates: ..
    Resizing gates: ...
    Resizing gates: ... 20% 
    Resizing gates: ... 20% .
    Resizing gates: ... 20% ..
    Resizing gates: ... 20% ...
    Resizing gates: ... 20% ... 40% 
    Resizing gates: ... 20% ... 40% .
    Resizing gates: ... 20% ... 40% ..
    Resizing gates: ... 20% ... 40% ...
    Resizing gates: ... 20% ... 40% ... 60% 
    Resizing gates: ... 20% ... 40% ... 60% .
    Resizing gates: ... 20% ... 40% ... 60% ..
    Resizing gates: ... 20% ... 40% ... 60% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% 
    Resizing gates: ... 20% ... 40% ... 60% ... 80% .
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Stopping in iteration 1: unable to make further power recovery in this step.
    Iteration 1: gate capacitance is (rise=4.972pF fall=4.956pF).
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts    : b=95, i=0, cg=0, l=0, total=95
      cell areas     : b=709.920um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=709.920um^2
      gate capacitance : top=0.000pF, trunk=0.392pF, leaf=4.580pF, total=4.972pF
      wire capacitance : top=0.000pF, trunk=0.637pF, leaf=4.204pF, total=4.841pF
      wire lengths   : top=0.000um, trunk=3981.728um, leaf=22066.865um, total=26048.593um
      sink capacitance : count=5024, total=4.580pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Reducing clock tree power 3':none
    Clock tree state after 'Reducing clock tree power 3':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.103),top(nil), margined worst slew is leaf(0.105),trunk(0.103),top(nil)
      skew_group clk/CON: insertion delay [min=0.359, max=0.402, avg=0.376, sd=0.009], skew [0.043 vs 0.057, 100% {0.359, 0.375, 0.402}] (wid=0.041 ws=0.015) (gid=0.378 gs=0.052)
    Clock network insertion delays are now [0.359ns, 0.402ns] average 0.376ns std.dev 0.009ns
BalancingStep Reducing clock tree power 3 has increased max latencies (wire and cell) to be greater than the max desired latencies
{clk/CON,WC: 3976.86 -> 4018}
  Reducing clock tree power 3 done.
  Improving insertion delay... 
    Clock DAG stats after improving insertion delay:
      cell counts    : b=95, i=0, cg=0, l=0, total=95
      cell areas     : b=709.920um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=709.920um^2
      gate capacitance : top=0.000pF, trunk=0.392pF, leaf=4.580pF, total=4.972pF
      wire capacitance : top=0.000pF, trunk=0.637pF, leaf=4.204pF, total=4.841pF
      wire lengths   : top=0.000um, trunk=3981.728um, leaf=22066.865um, total=26048.593um
      sink capacitance : count=5024, total=4.580pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after improving insertion delay:none
    Clock tree state after improving insertion delay:
      clock_tree clk: worst slew is leaf(0.105),trunk(0.103),top(nil), margined worst slew is leaf(0.105),trunk(0.103),top(nil)
      skew_group clk/CON: insertion delay [min=0.359, max=0.402, avg=0.376, sd=0.009], skew [0.043 vs 0.057, 100% {0.359, 0.375, 0.402}] (wid=0.041 ws=0.015) (gid=0.378 gs=0.052)
    Clock network insertion delays are now [0.359ns, 0.402ns] average 0.376ns std.dev 0.009ns
    Clock DAG stats after 'Improving insertion delay':
      cell counts    : b=95, i=0, cg=0, l=0, total=95
      cell areas     : b=709.920um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=709.920um^2
      gate capacitance : top=0.000pF, trunk=0.392pF, leaf=4.580pF, total=4.972pF
      wire capacitance : top=0.000pF, trunk=0.637pF, leaf=4.204pF, total=4.841pF
      wire lengths   : top=0.000um, trunk=3981.728um, leaf=22066.865um, total=26048.593um
      sink capacitance : count=5024, total=4.580pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Improving insertion delay':none
    Clock tree state after 'Improving insertion delay':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.103),top(nil), margined worst slew is leaf(0.105),trunk(0.103),top(nil)
      skew_group clk/CON: insertion delay [min=0.359, max=0.402, avg=0.376, sd=0.009], skew [0.043 vs 0.057, 100% {0.359, 0.375, 0.402}] (wid=0.041 ws=0.015) (gid=0.378 gs=0.052)
    Clock network insertion delays are now [0.359ns, 0.402ns] average 0.376ns std.dev 0.009ns
BalancingStep Improving insertion delay has increased max latencies (wire and cell) to be greater than the max desired latencies
{clk/CON,WC: 3976.86 -> 4018}
  Improving insertion delay done.
  Total capacitance is (rise=9.813pF fall=9.797pF), of which (rise=4.841pF fall=4.841pF) is wire, and (rise=4.972pF fall=4.956pF) is gate.
  Legalizer releasing space for clock trees... 
  Legalizer releasing space for clock trees done.
  Updating netlist... 
*
* Starting clock placement refinement...
*
* First pass: Refine non-clock instances...
*
*** Starting refinePlace (0:57:12 mem=1326.0M) ***
Total net bbox length = 5.194e+05 (2.536e+05 2.658e+05) (ext = 2.417e+04)
Density distribution unevenness ratio = 0.637%
Move report: Detail placement moves 21415 insts, mean move: 4.01 um, max move: 295.00 um
	Max move on inst (FILLER_9628): (27.60, 157.60) --> (29.20, 451.00)
	Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 1326.0MB
Summary Report:
Instances move: 10861 (out of 26460 movable)
Mean displacement: 1.51 um
Max displacement: 59.00 um (Instance: qmem_instance/U382) (42.6, 267.4) -> (53, 218.8)
	Length: 9 sites, height: 1 rows, site name: core, cell type: MUX2D0
Total net bbox length = 5.310e+05 (2.608e+05 2.702e+05) (ext = 2.414e+04)
Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 1326.0MB
*** Finished refinePlace (0:57:14 mem=1326.0M) ***
*
* Second pass: Refine clock instances...
*
*** Starting refinePlace (0:57:14 mem=1326.0M) ***
Total net bbox length = 5.310e+05 (2.608e+05 2.702e+05) (ext = 2.414e+04)
Density distribution unevenness ratio = 0.182%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 1326.0MB
Summary Report:
Instances move: 0 (out of 31579 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.310e+05 (2.608e+05 2.702e+05) (ext = 2.414e+04)
Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 1326.0MB
*** Finished refinePlace (0:57:15 mem=1326.0M) ***
*
* No clock instances moved during refinement.
*
* Finished with clock placement refinement.
*

    Rebuilding timing graph... 
    Rebuilding timing graph done.
    Clock implementation routing... Net route status summary:
  Clock:        96 (unrouted=96, trialRouted=0, noStatus=0, routed=0, fixed=0)
  Non-clock: 33431 (unrouted=0, trialRouted=33431, noStatus=0, routed=0, fixed=0)
(Not counting 4295 nets with <2 term connections)

      Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'core' of instances=59708 and nets=37822 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1327.500M)

      Updating RC parasitics by calling: "extractRC -noRouteCheck" done.

CCOPT: Preparing to route 96 clock nets with NanoRoute.
  All net are default rule.
  Removed pre-existing routes for 96 nets.
  Preferred NanoRoute mode settings: Current

  drouteAutoStop = "false"
  drouteEndIteration = "20"
  drouteExpDeterministicMultiThread = "true"
  envHonorGlobalRoute = "false"
  grouteExpUseNanoRoute2 = "false"
  routeAllowPinAsFeedthrough = "false"
  routeExpDeterministicMultiThread = "true"
  routeSelectedNetOnly = "true"
  routeWithEco = "true"
  routeWithSiDriven = "false"
  routeWithTimingDriven = "false"
      Clock detailed routing... 
globalDetailRoute

#setNanoRouteMode -drouteAutoStop false
#setNanoRouteMode -drouteEndIteration 20
#setNanoRouteMode -routeAllowPinAsFeedthrough "false"
#setNanoRouteMode -routeSelectedNetOnly true
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Sun Mar  9 21:02:54 2025
#
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Start routing data preparation.
#WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.090.
#WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.090.
#WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.400.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 37820 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:18, elapsed time = 00:00:18, memory = 1130.91 (MB), peak = 1203.17 (MB)
#Merging special wires...
#reading routing guides ......
#Number of eco nets is 0
#
#Start data preparation...
#
#Data preparation is done on Sun Mar  9 21:03:13 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Sun Mar  9 21:03:14 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        2306          79       25440    92.62%
#  Metal 2        V        2311          84       25440     0.71%
#  Metal 3        H        2385           0       25440     0.38%
#  Metal 4        V        1699         696       25440     3.10%
#  Metal 5        H        2385           0       25440     0.00%
#  Metal 6        V        2395           0       25440     0.00%
#  Metal 7        H         596           0       25440     0.00%
#  Metal 8        V         599           0       25440     0.00%
#  --------------------------------------------------------------
#  Total                  14676       4.48%  203520    12.10%
#
#  96 nets (0.25%) with 1 preferred extra spacing.
#
#
#Routing guide is on.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1136.14 (MB), peak = 1203.17 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1166.89 (MB), peak = 1203.17 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1171.43 (MB), peak = 1203.17 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 4295 (skipped).
#Total number of selected nets for routing = 96.
#Total number of unselected nets (but routable) for routing = 33431 (skipped).
#Total number of nets in the design = 37822.
#
#33431 skipped nets do not have any wires.
#96 routable nets have only global wires.
#96 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 96               0  
#------------------------------------------------
#        Total                 96               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                 96                369           33062  
#-------------------------------------------------------------------
#        Total                 96                369           33062  
#-------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      3(0.01%)   (0.01%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4     24(0.10%)   (0.10%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#  --------------------------------
#     Total     27(0.02%)   (0.02%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.03% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 96
#Total wire length = 26157 um.
#Total half perimeter of net bounding box = 10822 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 159 um.
#Total wire length on LAYER M3 = 16212 um.
#Total wire length on LAYER M4 = 9678 um.
#Total wire length on LAYER M5 = 33 um.
#Total wire length on LAYER M6 = 75 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 13145
#Up-Via Summary (total 13145):
#           
#-----------------------
#  Metal 1         5214
#  Metal 2         4676
#  Metal 3         3229
#  Metal 4           13
#  Metal 5           13
#-----------------------
#                 13145 
#
#Total number of involved priority nets 96
#Maximum src to sink distance for priority net 475.5
#Average of max src_to_sink distance for priority net 106.2
#Average of ave src_to_sink distance for priority net 61.5
#Max overcon = 1 tracks.
#Total overcon = 0.02%.
#Worst layer Gcell overcon rate = 0.10%.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1171.68 (MB), peak = 1203.17 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1141.83 (MB), peak = 1203.17 (MB)
#Start Track Assignment.
#Done with 3682 horizontal wires in 2 hboxes and 2364 vertical wires in 2 hboxes.
#Done with 68 horizontal wires in 2 hboxes and 38 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 96
#Total wire length = 28938 um.
#Total half perimeter of net bounding box = 10822 um.
#Total wire length on LAYER M1 = 2849 um.
#Total wire length on LAYER M2 = 146 um.
#Total wire length on LAYER M3 = 16202 um.
#Total wire length on LAYER M4 = 9631 um.
#Total wire length on LAYER M5 = 31 um.
#Total wire length on LAYER M6 = 79 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 13145
#Up-Via Summary (total 13145):
#           
#-----------------------
#  Metal 1         5214
#  Metal 2         4676
#  Metal 3         3229
#  Metal 4           13
#  Metal 5           13
#-----------------------
#                 13145 
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1158.21 (MB), peak = 1203.17 (MB)
#
#Cpu time = 00:00:21
#Elapsed time = 00:00:21
#Increased memory = 46.57 (MB)
#Total memory = 1158.25 (MB)
#Peak memory = 1203.17 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 7.3% of the total area was rechecked for DRC, and 68.1% required routing.
#    number of violations = 0
#cpu time = 00:00:40, elapsed time = 00:00:40, memory = 1177.89 (MB), peak = 1203.17 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1151.38 (MB), peak = 1203.17 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 96
#Total wire length = 27077 um.
#Total half perimeter of net bounding box = 10822 um.
#Total wire length on LAYER M1 = 11 um.
#Total wire length on LAYER M2 = 1143 um.
#Total wire length on LAYER M3 = 15181 um.
#Total wire length on LAYER M4 = 10741 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 14822
#Total number of multi-cut vias = 94 (  0.6%)
#Total number of single cut vias = 14728 ( 99.4%)
#Up-Via Summary (total 14822):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        5096 ( 98.2%)        94 (  1.8%)       5190
#  Metal 2        5012 (100.0%)         0 (  0.0%)       5012
#  Metal 3        4620 (100.0%)         0 (  0.0%)       4620
#-----------------------------------------------------------
#                14728 ( 99.4%)        94 (  0.6%)      14822 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:40
#Elapsed time = 00:00:40
#Increased memory = -8.38 (MB)
#Total memory = 1149.86 (MB)
#Peak memory = 1203.17 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:40
#Elapsed time = 00:00:40
#Increased memory = -8.38 (MB)
#Total memory = 1149.86 (MB)
#Peak memory = 1203.17 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:01:03
#Elapsed time = 00:01:02
#Increased memory = 45.28 (MB)
#Total memory = 1129.98 (MB)
#Peak memory = 1203.17 (MB)
#Number of warnings = 28
#Total number of warnings = 28
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sun Mar  9 21:03:57 2025
#

      Clock detailed routing done.
Checking guided vs. routed lengths for 96 nets...

      
      Guided max path lengths
      =======================
      
      ---------------------------------------
      From (um)    To (um)    Number of paths
      ---------------------------------------
         0.000      50.000           3
        50.000     100.000          75
       100.000     150.000          10
       150.000     200.000           3
       200.000     250.000           0
       250.000     300.000           0
       300.000     350.000           1
       350.000     400.000           1
       400.000     450.000           1
       450.000     500.000           2
      ---------------------------------------
      
      Deviation of routing from guided max path lengths
      =================================================
      
      --------------------------------------
      From (%)    To (%)     Number of paths
      --------------------------------------
      below         0.000           6
        0.000      20.000          53
       20.000      40.000          19
       40.000      60.000          10
       60.000      80.000           7
       80.000     100.000           0
      100.000     120.000           0
      120.000     140.000           1
      --------------------------------------
      

    Top 10 notable deviations of routed length from guided length
    =============================================================

    Net CTS_166 (83 terminals)
    Guided length:  max path =    43.795um, total =   306.348um
    Routed length:  max path =   102.200um, total =   365.780um
    Deviation:      max path =   133.360%,  total =    19.400%

    Net ofifo_inst/CTS_7 (63 terminals)
    Guided length:  max path =    54.165um, total =   278.280um
    Routed length:  max path =    95.200um, total =   309.240um
    Deviation:      max path =    75.759%,  total =    11.125%

    Net CTS_179 (68 terminals)
    Guided length:  max path =    82.157um, total =   284.775um
    Routed length:  max path =   142.200um, total =   326.500um
    Deviation:      max path =    73.082%,  total =    14.652%

    Net CTS_175 (89 terminals)
    Guided length:  max path =    64.955um, total =   319.028um
    Routed length:  max path =   112.400um, total =   381.260um
    Deviation:      max path =    73.043%,  total =    19.507%

    Net ofifo_inst/col_idx_2__fifo_instance/CTS_8 (46 terminals)
    Guided length:  max path =    48.803um, total =   179.078um
    Routed length:  max path =    82.600um, total =   206.980um
    Deviation:      max path =    69.254%,  total =    15.581%

    Net mac_array_instance/CTS_68 (67 terminals)
    Guided length:  max path =    89.453um, total =   343.332um
    Routed length:  max path =   146.400um, total =   360.560um
    Deviation:      max path =    63.662%,  total =     5.018%

    Net CTS_170 (75 terminals)
    Guided length:  max path =    63.440um, total =   285.197um
    Routed length:  max path =   102.400um, total =   330.440um
    Deviation:      max path =    61.412%,  total =    15.864%

    Net CTS_181 (64 terminals)
    Guided length:  max path =    70.862um, total =   275.740um
    Routed length:  max path =   113.800um, total =   301.020um
    Deviation:      max path =    60.593%,  total =     9.168%

    Net mac_array_instance/CTS_63 (45 terminals)
    Guided length:  max path =    59.930um, total =   256.300um
    Routed length:  max path =    94.200um, total =   272.580um
    Deviation:      max path =    57.183%,  total =     6.352%

    Net CTS_198 (74 terminals)
    Guided length:  max path =    68.493um, total =   289.668um
    Routed length:  max path =   107.600um, total =   320.080um
    Deviation:      max path =    57.097%,  total =    10.499%

Set FIXED routing status on 96 net(s)
Set FIXED placed status on 95 instance(s)
Net route status summary:
  Clock:        96 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=96)
  Non-clock: 33431 (unrouted=33431, trialRouted=0, noStatus=0, routed=0, fixed=0)
(Not counting 4295 nets with <2 term connections)

CCOPT: Done with clock implementation routing.


CCOPT: Starting congestion repair using flow wrapper.
Trial Route Overflow 0(H) 0(V)
Starting congestion repair ...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=17660 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 96  numPreroutedWires = 15626
[NR-eagl] Read numTotalNets=33527  numIgnoredNets=96
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 0 
[NR-eagl] id=0  routeTrackId=0  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eagl] Pitch:  L1=720  L2=800  L3=800  L4=800  L5=800  L6=800  L7=3200  L8=3200
[NR-eagl] Rule id 1. Nets 33431 
[NR-eagl] id=1  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 327 net(s) in layer range [7, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.027240e+04um
[NR-eagl] 
[NR-eagl] Layer group 2: route 33104 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.02% V. EstWL: 5.587398e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Skipped repairing congestion.
[NR-eagl] Layer1(M1)(F) length: 1.120000e+01um, number of vias: 110293
[NR-eagl] Layer2(M2)(V) length: 1.910271e+05um, number of vias: 151786
[NR-eagl] Layer3(M3)(H) length: 2.432415e+05um, number of vias: 18079
[NR-eagl] Layer4(M4)(V) length: 8.715007e+04um, number of vias: 8579
[NR-eagl] Layer5(M5)(H) length: 5.551498e+04um, number of vias: 5429
[NR-eagl] Layer6(M6)(V) length: 2.797633e+04um, number of vias: 2667
[NR-eagl] Layer7(M7)(H) length: 1.483580e+04um, number of vias: 2971
[NR-eagl] Layer8(M8)(V) length: 1.649900e+04um, number of vias: 0
[NR-eagl] Total length: 6.362560e+05um, number of vias: 299804
End of congRepair (cpu=0:00:01.5, real=0:00:01.0)

CCOPT: Done with congestion repair using flow wrapper.

    Clock implementation routing done.
    Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'core' of instances=59708 and nets=37822 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:01.0  MEM: 1316.035M)

    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Rebuilding timing graph... 
    Rebuilding timing graph done.
    
    Routing Correlation Report
    ==========================
    
    Top/Trunk Low-Fanout (<=5) Routes:
    
    ------------------------------------------------------------------------------------------------------------------------------
    Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
                                  Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
    ------------------------------------------------------------------------------------------------------------------------------
    Gate Delay           ns          0.056        0.056      1.007       0.000        0.000      1.000      1.000         1.000
    S->S Wire Len.       um        255.353      256.500      1.004     212.752      214.285      1.000      1.007         0.993
    S->S Wire Res.       Ohm       286.972      288.146      1.004     235.677      237.953      1.000      1.010         0.990
    S->S Wire Res./um    Ohm         1.142        1.120      0.981       0.457        0.435      0.981      0.934         1.030
    Total Wire Len.      um        296.793      300.733      1.013     261.230      265.294      1.000      1.015         0.985
    Trans. Time          ns          0.055        0.056      1.017       0.051        0.052      1.000      1.023         0.977
    Wire Cap.            fF         46.711       47.773      1.023      41.024       42.021      1.000      1.024         0.976
    Wire Cap./um         fF          0.105        0.106      1.010       0.091        0.092      1.000      1.010         0.990
    Wire Delay           ns          0.018        0.018      1.022       0.016        0.016      1.000      1.029         0.972
    Wire Skew            ns          0.004        0.004      1.041       0.006        0.006      1.000      1.020         0.981
    ------------------------------------------------------------------------------------------------------------------------------
    
    Top/Trunk High-Fanout (>5) Routes:
    
    ------------------------------------------------------------------------------------------------------------------------------
    Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
                                  Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
    ------------------------------------------------------------------------------------------------------------------------------
    Gate Delay           ns          0.084        0.085      1.006       0.019        0.019      1.000      1.003         0.997
    S->S Wire Len.       um        109.124      110.605      1.014     116.980      117.636      1.000      1.005         0.994
    S->S Wire Res.       Ohm       130.650      130.710      1.000     128.591      129.828      0.999      1.009         0.990
    S->S Wire Res./um    Ohm         1.431        1.365      0.954       0.468        0.354      0.980      0.742         1.294
    Total Wire Len.      um        309.135      314.600      1.018     131.725      133.583      1.000      1.014         0.986
    Trans. Time          ns          0.085        0.086      1.008       0.006        0.006      0.995      0.973         1.017
    Wire Cap.            fF         49.665       50.760      1.022      20.211       20.785      1.000      1.028         0.972
    Wire Cap./um         fF          0.162        0.162      1.002       0.004        0.003      0.920      0.624         1.358
    Wire Delay           ns          0.006        0.006      1.010       0.009        0.009      1.000      1.021         0.978
    Wire Skew            ns          0.005        0.005      1.041       0.003        0.003      0.994      1.045         0.945
    ------------------------------------------------------------------------------------------------------------------------------
    
    Leaf Routes:
    
    ------------------------------------------------------------------------------------------------------------------------------
    Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
                                  Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
    ------------------------------------------------------------------------------------------------------------------------------
    Gate Delay           ns          0.097        0.096      0.992      0.005         0.005      0.969      1.033         0.910
    S->S Wire Len.       um         40.489       51.422      1.270     20.530        25.640      0.830      1.036         0.664
    S->S Wire Res.       Ohm        65.411       74.290      1.136     28.709        33.990      0.810      0.959         0.684
    S->S Wire Res./um    Ohm         1.719        1.508      0.877      0.352         0.209      0.798      0.473         1.344
    Total Wire Len.      um        262.701      274.148      1.044     58.445        60.883      0.985      1.026         0.945
    Trans. Time          ns          0.090        0.091      1.007      0.007         0.008      0.981      1.020         0.943
    Wire Cap.            fF         50.047       49.533      0.990     11.672        11.339      0.990      0.961         1.019
    Wire Cap./um         fF          0.190        0.180      0.949      0.007         0.004      0.885      0.530         1.476
    Wire Delay           ns          0.003        0.005      1.424      0.002         0.002      0.657      0.959         0.450
    Wire Skew            ns          0.000        0.000        -        0.000         0.000      1.000      1.000         1.000
    ------------------------------------------------------------------------------------------------------------------------------
    
    S->S: Measured source-to-sink; PPMCC: Pearson Product Moment Correlation Coefficient
    
    Top Wire Delay Differences (Top/Trunk Low-Fanout routes):
    
    ------------------------------------------------------------------------------------------------
    Route Sink Pin                                                                    Difference (%)
    ------------------------------------------------------------------------------------------------
    mac_array_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A1711f/I                                33.333
    CTS_ccl_BUF_CLOCK_NODE_UID_A17121/I                                                   16.667
    mac_array_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A17120/I                                12.500
    mac_array_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A170b2/I                                -2.812
    mac_array_instance/col_idx_7__mac_col_inst/CTS_ccl_BUF_CLOCK_NODE_UID_A170a3/I        -2.744
    ------------------------------------------------------------------------------------------------
    
    Clock Tree Layer Assignment (Top/Trunk Low-Fanout Routes):
    
    -----------------------------------------------------------------------------------------------
    Layer                        Pre-Route    Post-Route    Res.           Cap.          RC
                                                            (Ohm um^-1)    (fF um^-1)    (fs um^-2)
    -----------------------------------------------------------------------------------------------
    M2                             0.000um      0.200um        1.599         0.282         0.451
    M3                           730.388um    739.600um        1.599         0.282         0.451
    M4                           159.990um    162.400um        1.599         0.282         0.451
    Preferred Layer Adherence    100.000%      99.978%           -             -             -
    -----------------------------------------------------------------------------------------------
    
    Transition Time Violating Nets (Top/Trunk Low-Fanout Routes)
    ============================================================
    
    Net: mac_array_instance/CTS_58:
    
    -------------------------------------------------------------------------
    Layer                Pre-Route     Pre-Route     Post-Route    Post-Route
                         Length        Via Count     Length        Via Count
    -------------------------------------------------------------------------
    M2                     0.000um       6             0.000um          6
    M3                   389.092um       6           396.800um          6
    M4                   102.750um       9           104.800um          9
    -------------------------------------------------------------------------
    Totals               491.000um      21           500.000um         21
    -------------------------------------------------------------------------
    Quantity             Pre-Route     Post-Route        -             -
    -------------------------------------------------------------------------
    S->WS OverSlew         0.000ns       0.000ns         -             -
    S->WS Trans. Time      0.103ns       0.105ns         -             -
    S->WS Wire Len.      465.645um     470.800um         -             -
    S->WS Wire Res.      521.891Ohm    529.753Ohm        -             -
    Wire Cap.             76.887fF      79.015fF         -             -
    -------------------------------------------------------------------------
    Pre-route worst sink:
    mac_array_instance/col_idx_7__mac_col_inst/CTS_ccl_BUF_CLOCK_NODE_UID_A1-
    70a3/I.
    Post-route worst sink:
    mac_array_instance/col_idx_7__mac_col_inst/CTS_ccl_BUF_CLOCK_NODE_UID_A1-
    70a3/I.
    -------------------------------------------------------------------------
    Driver instance: mac_array_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A1711f.
    Driver fanout: 5.
    Driver cell: CKBD12.
    -------------------------------------------------------------------------
    
    Top Wire Delay Differences (Top/Trunk High-Fanout routes):
    
    -----------------------------------------------------
    Route Sink Pin                         Difference (%)
    -----------------------------------------------------
    CTS_ccl_BUF_CLOCK_NODE_UID_A16f80/I        40.000
    CTS_ccl_BUF_CLOCK_NODE_UID_A16f92/I        33.333
    CTS_ccl_BUF_CLOCK_NODE_UID_A16f66/I        25.000
    CTS_ccl_BUF_CLOCK_NODE_UID_A16f93/I        22.222
    CTS_ccl_BUF_CLOCK_NODE_UID_A16f6e/I        20.000
    -----------------------------------------------------
    
    Clock Tree Layer Assignment (Top/Trunk High-Fanout Routes):
    
    ------------------------------------------------------------------------------------------------
    Layer                        Pre-Route     Post-Route    Res.           Cap.          RC
                                                             (Ohm um^-1)    (fF um^-1)    (fs um^-2)
    ------------------------------------------------------------------------------------------------
    M2                              0.000um      11.800um       1.599         0.282         0.451
    M3                           1563.860um    1611.800um       1.599         0.282         0.451
    M4                           1527.490um    1522.400um       1.599         0.282         0.451
    Preferred Layer Adherence     100.000%       99.625%          -             -             -
    ------------------------------------------------------------------------------------------------
    
    No transition time violation increases to report
    
    Top Wire Delay Differences (Leaf routes):
    
    ----------------------------------------------------------------------
    Route Sink Pin                                          Difference (%)
    ----------------------------------------------------------------------
    psum_mem_instance/memory2_reg_87_/CP                      -2120.000
    psum_mem_instance/memory1_reg_98_/CP                      -1750.000
    ofifo_inst/col_idx_7__fifo_instance/q6_reg_3_/CP          -1280.000
    ofifo_inst/col_idx_7__fifo_instance/wr_ptr_reg_1_/CP      -1083.333
    ofifo_inst/col_idx_7__fifo_instance/q5_reg_0_/CP          -1066.667
    ----------------------------------------------------------------------
    
    Clock Tree Layer Assignment (Leaf Routes):
    
    --------------------------------------------------------------------------------------------------
    Layer                        Pre-Route      Post-Route     Res.           Cap.          RC
                                                               (Ohm um^-1)    (fF um^-1)    (fs um^-2)
    --------------------------------------------------------------------------------------------------
    M1                               0.000um       11.200um       1.787         0.272         0.487
    M2                               0.000um     1130.600um       1.599         0.282         0.451
    M3                           10731.055um    12830.000um       1.599         0.282         0.451
    M4                           11335.810um     9056.600um       1.599         0.282         0.451
    Preferred Layer Adherence      100.000%        95.042%          -             -             -
    --------------------------------------------------------------------------------------------------
    
    Transition Time Violating Nets (Leaf Routes)
    ============================================
    
    Net: CTS_194:
    
    -------------------------------------------------------------------------
    Layer                Pre-Route     Pre-Route     Post-Route    Post-Route
                         Length        Via Count     Length        Via Count
    -------------------------------------------------------------------------
    M2                     0.000um      57            13.800um         56
    M3                   125.658um      57           143.000um         54
    M4                   115.767um      84            93.400um         49
    -------------------------------------------------------------------------
    Totals               240.000um     198           249.000um        159
    -------------------------------------------------------------------------
    Quantity             Pre-Route     Post-Route        -             -
    -------------------------------------------------------------------------
    S->WS OverSlew         0.000ns       0.003ns         -             -
    S->WS Trans. Time      0.105ns       0.108ns         -             -
    S->WS Wire Len.       15.315um      36.800um         -             -
    S->WS Wire Res.       28.672Ohm     60.310Ohm        -             -
    Wire Cap.             44.348fF      45.453fF         -             -
    -------------------------------------------------------------------------
    Pre-route worst sink: kmem_instance/Q_reg_8_/CP.
    Post-route worst sink: qmem_instance/memory4_reg_2_/CP.
    -------------------------------------------------------------------------
    Driver instance: CTS_ccl_BUF_CLOCK_NODE_UID_A16f7f.
    Driver fanout: 56.
    Driver cell: CKBD8.
    -------------------------------------------------------------------------
    
    Net: CTS_183:
    
    -------------------------------------------------------------------------
    Layer                Pre-Route     Pre-Route     Post-Route    Post-Route
                         Length        Via Count     Length        Via Count
    -------------------------------------------------------------------------
    M2                     0.000um      86            40.400um         86
    M3                   133.705um      86           186.000um         86
    M4                   174.868um     127           106.600um         55
    -------------------------------------------------------------------------
    Totals               307.000um     299           332.000um        227
    -------------------------------------------------------------------------
    Quantity             Pre-Route     Post-Route        -             -
    -------------------------------------------------------------------------
    S->WS OverSlew         0.000ns       0.001ns         -             -
    S->WS Trans. Time      0.103ns       0.106ns         -             -
    S->WS Wire Len.       41.815um      52.200um         -             -
    S->WS Wire Res.       75.519Ohm     77.074Ohm        -             -
    Wire Cap.             60.127fF      61.213fF         -             -
    -------------------------------------------------------------------------
    Pre-route worst sink: psum_mem_instance/Q_reg_70_/CP.
    Post-route worst sink: psum_mem_instance/Q_reg_70_/CP.
    -------------------------------------------------------------------------
    Driver instance: CTS_ccl_BUF_CLOCK_NODE_UID_A16f84.
    Driver fanout: 85.
    Driver cell: CKBD12.
    -------------------------------------------------------------------------
    
    Net: psum_mem_instance/CTS_43:
    
    -------------------------------------------------------------------------
    Layer                Pre-Route     Pre-Route     Post-Route    Post-Route
                         Length        Via Count     Length        Via Count
    -------------------------------------------------------------------------
    M2                     0.000um      85            14.800um         84
    M3                   150.697um      85           193.200um         81
    M4                   172.773um     117           141.600um         73
    -------------------------------------------------------------------------
    Totals               322.000um     287           348.000um        238
    -------------------------------------------------------------------------
    Quantity             Pre-Route     Post-Route        -             -
    -------------------------------------------------------------------------
    S->WS OverSlew         0.000ns       0.001ns         -             -
    S->WS Trans. Time      0.104ns       0.106ns         -             -
    S->WS Wire Len.       35.500um      44.000um         -             -
    S->WS Wire Res.       56.645Ohm     59.147Ohm        -             -
    Wire Cap.             64.216fF      64.385fF         -             -
    -------------------------------------------------------------------------
    Pre-route worst sink: psum_mem_instance/memory4_reg_44_/CP.
    Post-route worst sink: psum_mem_instance/memory4_reg_44_/CP.
    -------------------------------------------------------------------------
    Driver instance: psum_mem_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A16f91.
    Driver fanout: 84.
    Driver cell: CKBD12.
    -------------------------------------------------------------------------
    
    Net: mac_array_instance/col_idx_1__mac_col_inst/CTS_8:
    
    -------------------------------------------------------------------------
    Layer                Pre-Route     Pre-Route     Post-Route    Post-Route
                         Length        Via Count     Length        Via Count
    -------------------------------------------------------------------------
    M2                     0.000um      33             4.400um         33
    M3                    63.947um      33            73.000um         32
    M4                    88.295um      41            83.000um         36
    -------------------------------------------------------------------------
    Totals               151.000um     107           160.000um        101
    -------------------------------------------------------------------------
    Quantity             Pre-Route     Post-Route        -             -
    -------------------------------------------------------------------------
    S->WS OverSlew         0.000ns       0.001ns         -             -
    S->WS Trans. Time      0.103ns       0.106ns         -             -
    S->WS Wire Len.       61.610um      52.200um         -             -
    S->WS Wire Res.       91.067Ohm     77.074Ohm        -             -
    Wire Cap.             27.492fF      28.888fF         -             -
    -------------------------------------------------------------------------
    Pre-route worst sink:
    mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_47_/CP.
    Post-route worst sink:
    mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_5_/CP.
    -------------------------------------------------------------------------
    Driver instance:
    mac_array_instance/col_idx_1__mac_col_inst/CTS_ccl_BUF_CLOCK_NODE_UID_A1-
    70ba.
    Driver fanout: 32.
    Driver cell: CKBD6.
    -------------------------------------------------------------------------
    
    Via Selection for Estimated Routes (rule default):
    
    ----------------------------------------------------------------
    Layer    Via Cell        Res.     Cap.     RC       Top of Stack
    Range                    (Ohm)    (fF)     (fs)     Only
    ----------------------------------------------------------------
    M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
    M2-M3    VIA23_1cut      1.500    0.030    0.046    false
    M3-M4    VIA34_1cut      1.500    0.030    0.046    false
    M4-M5    VIA45_1cut      1.500    0.030    0.046    false
    M5-M6    VIA56_1cut      1.500    0.028    0.043    false
    M6-M7    VIA67_1cut      0.220    0.099    0.022    false
    M7-M8    VIA78_1cut      0.220    0.119    0.026    false
    ----------------------------------------------------------------
    
    Post-Route Via Usage Statistics:
    
    --------------------------------------------------------------------------------------------------------------------------------------------------
    Layer    Via Cell            Res.     Cap.     RC       Leaf     Leaf Usage    Leaf    Trunk    Trunk Usage    Trunk    Top      Top Usage    Top
    Range                        (Ohm)    (fF)     (fs)     Usage    (%)           Tags    Usage    (%)            Tags     Usage    (%)          Tags
                                                            Count                          Count                            Count                 
    --------------------------------------------------------------------------------------------------------------------------------------------------
    M1-M2    VIA12_1cut_FAT_V    1.500    0.042    0.063       7          0%        -        -           -           -        -          -         -
    M1-M2    VIA12_1cut_V        1.500    0.032    0.047    4994         98%       ER        95         90%        ER         -          -         -
    M1-M2    VIA12_2cut_N        0.750    0.059    0.044      48          1%        -         6          6%          -        -          -         -
    M1-M2    VIA12_2cut_S        0.750    0.059    0.044      35          1%        -         5          5%          -        -          -         -
    M2-M3    VIA23_1cut          1.500    0.030    0.046    4905        100%       ER       107        100%        ER         -          -         -
    M3-M4    VIA34_1cut          1.500    0.030    0.046    4487        100%       ER       132        100%        ER         -          -         -
    M3-M4    VIA34_1stack_E      1.500    0.059    0.089       1          0%        -        -           -           -        -          -         -
    --------------------------------------------------------------------------------------------------------------------------------------------------
    
    Tag Key:
    	E=Used for route estimates;
    	R=Most frequently used by router for this net type and layer transition.
    
    
    Clock DAG stats after routing clock trees:
      cell counts    : b=95, i=0, cg=0, l=0, total=95
      cell areas     : b=709.920um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=709.920um^2
      gate capacitance : top=0.000pF, trunk=0.392pF, leaf=4.580pF, total=4.972pF
      wire capacitance : top=0.000pF, trunk=0.651pF, leaf=4.161pF, total=4.812pF
      wire lengths   : top=0.000um, trunk=4048.200um, leaf=23028.400um, total=27076.600um
      sink capacitance : count=5024, total=4.580pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after routing clock trees:
      Transition : {count=5, worst=[0.003ns, 0.001ns, 0.001ns, 0.001ns, 0.000ns]} avg=0.001ns sd=0.001ns
    Clock tree state after routing clock trees:
      clock_tree clk: worst slew is leaf(0.108),trunk(0.105),top(nil), margined worst slew is leaf(0.108),trunk(0.105),top(nil)
      skew_group clk/CON: insertion delay [min=0.358, max=0.404, avg=0.379, sd=0.009], skew [0.045 vs 0.057, 100% {0.358, 0.378, 0.404}] (wid=0.045 ws=0.018) (gid=0.378 gs=0.051)
    Clock network insertion delays are now [0.358ns, 0.404ns] average 0.379ns std.dev 0.009ns
    Legalizer reserving space for clock trees... 
    Legalizer reserving space for clock trees done.
    PostConditioning... 
      Update timing... 
        Updating timing graph... 
          
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1454.7 CPU=0:00:03.9 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:05.2  real=0:00:05.0  mem= 1454.7M) ***
        Updating timing graph done.
        Updating latch analysis... 
        Updating latch analysis done.
      Update timing done.
      Invalidating timing
      PostConditioning active optimizations:
       - DRV fixing with cell sizing
      
      Currently running CTS, using active skew data
      Rebuilding timing graph... 
      Rebuilding timing graph done.
      Rebuilding timing graph Clock DAG stats PostConditioning before bufferablility reset:
      Rebuilding timing graph   cell counts    : b=95, i=0, cg=0, l=0, total=95
      Rebuilding timing graph   cell areas     : b=709.920um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=709.920um^2
      Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.392pF, leaf=4.580pF, total=4.972pF
      Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.651pF, leaf=4.161pF, total=4.812pF
      Rebuilding timing graph   wire lengths   : top=0.000um, trunk=4048.200um, leaf=23028.400um, total=27076.600um
      Rebuilding timing graph   sink capacitance : count=5024, total=4.580pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      Rebuilding timing graph Clock DAG net violations PostConditioning before bufferablility reset:
      Rebuilding timing graph   Transition : {count=5, worst=[0.003ns, 0.001ns, 0.001ns, 0.001ns, 0.000ns]} avg=0.001ns sd=0.001ns
      Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
      Clock DAG stats PostConditioning initial state:
        cell counts    : b=95, i=0, cg=0, l=0, total=95
        cell areas     : b=709.920um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=709.920um^2
        gate capacitance : top=0.000pF, trunk=0.392pF, leaf=4.580pF, total=4.972pF
        wire capacitance : top=0.000pF, trunk=0.651pF, leaf=4.161pF, total=4.812pF
        wire lengths   : top=0.000um, trunk=4048.200um, leaf=23028.400um, total=27076.600um
        sink capacitance : count=5024, total=4.580pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      Clock DAG net violations PostConditioning initial state:
        Transition : {count=5, worst=[0.003ns, 0.001ns, 0.001ns, 0.001ns, 0.000ns]} avg=0.001ns sd=0.001ns
      Recomputing CTS skew targets... 
        Resolving skew group constraints... 
          Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 24 variables and 62 constraints; tolerance 1
        Resolving skew group constraints done.
      Recomputing CTS skew targets done.
      Fixing DRVs... 
        Fixing clock tree DRVs: 
        Fixing clock tree DRVs: .
        Fixing clock tree DRVs: ..
        Fixing clock tree DRVs: ...
        Fixing clock tree DRVs: ... 20% 
        Fixing clock tree DRVs: ... 20% .
        Fixing clock tree DRVs: ... 20% ..
        Fixing clock tree DRVs: ... 20% ...
        Fixing clock tree DRVs: ... 20% ... 40% 
        Fixing clock tree DRVs: ... 20% ... 40% .
        Fixing clock tree DRVs: ... 20% ... 40% ..
        Fixing clock tree DRVs: ... 20% ... 40% ...
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% 
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% .
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ..
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ...
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% 
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% .
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ..
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ...
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ... 100% 
        CCOpt-PostConditioning: considered: 96, tested: 96, violation detected: 5, cannot run: 0, attempted: 5, failed: 0, sized: 5
        
        PRO Statistics: Fix DRVs (cell sizing):
        =======================================
        
        Cell changes by Net Type:
        
        ------------------------------
        Net Type    Attempted    Sized
        ------------------------------
        top             0          0
        trunk           1          1
        leaf            4          4
        ------------------------------
        Total           5          5
        ------------------------------
        
        Upsized: 5, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 10.080um^2
        Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
        
        Clock DAG stats PostConditioning after DRV fixing:
          cell counts    : b=95, i=0, cg=0, l=0, total=95
          cell areas     : b=720.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=720.000um^2
          gate capacitance : top=0.000pF, trunk=0.398pF, leaf=4.580pF, total=4.977pF
          wire capacitance : top=0.000pF, trunk=0.651pF, leaf=4.161pF, total=4.812pF
          wire lengths   : top=0.000um, trunk=4048.200um, leaf=23028.400um, total=27076.600um
          sink capacitance : count=5024, total=4.580pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
        Clock DAG net violations PostConditioning after DRV fixing:none
        Clock tree state PostConditioning after DRV fixing:
          clock_tree clk: worst slew is leaf(0.104),trunk(0.095),top(nil), margined worst slew is leaf(0.104),trunk(0.095),top(nil)
          skew_group clk/CON: insertion delay [min=0.359, max=0.404, avg=0.378, sd=0.008], skew [0.045 vs 0.057, 100% {0.359, 0.377, 0.404}] (wid=0.045 ws=0.018) (gid=0.378 gs=0.050)
        Clock network insertion delays are now [0.359ns, 0.404ns] average 0.378ns std.dev 0.008ns
      Fixing DRVs done.
      
      Slew Diagnostics: After DRV fixing
      ==================================
      
      Global Causes:
      
      -------------------------------------
      Cause
      -------------------------------------
      DRV fixing with buffering is disabled
      -------------------------------------
      
      Top 5 overslews:
      
      ---------------------------------
      Overslew    Causes    Driving Pin
      ---------------------------------
        (empty table)
      ---------------------------------
      
      Slew Diagnostics Counts:
      
      -------------------
      Cause    Occurences
      -------------------
        (empty table)
      -------------------
      
      Reconnecting optimized routes... 
      Reconnecting optimized routes done.
      Refining placement... 
*
* Starting clock placement refinement...
*
* First pass: Refine non-clock instances...
*
*** Starting refinePlace (0:58:32 mem=1325.3M) ***
Total net bbox length = 5.310e+05 (2.608e+05 2.702e+05) (ext = 2.414e+04)
Density distribution unevenness ratio = 0.467%
Move report: Detail placement moves 1642 insts, mean move: 3.03 um, max move: 18.00 um
	Max move on inst (FILLER_14296): (468.40, 222.40) --> (468.40, 240.40)
	Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1334.1MB
Summary Report:
Instances move: 132 (out of 26460 movable)
Mean displacement: 3.44 um
Max displacement: 10.80 um (Instance: mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_11008_0) (186.6, 265.6) -> (197.4, 265.6)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 5.315e+05 (2.610e+05 2.705e+05) (ext = 2.414e+04)
Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 1334.1MB
*** Finished refinePlace (0:58:33 mem=1334.1M) ***
*
* Second pass: Refine clock instances...
*
*** Starting refinePlace (0:58:33 mem=1334.1M) ***
Total net bbox length = 5.315e+05 (2.610e+05 2.705e+05) (ext = 2.414e+04)
Density distribution unevenness ratio = 0.178%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 1339.6MB
Summary Report:
Instances move: 0 (out of 31579 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.315e+05 (2.610e+05 2.705e+05) (ext = 2.414e+04)
Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 1339.6MB
*** Finished refinePlace (0:58:34 mem=1339.6M) ***
*
* No clock instances moved during refinement.
*
* Finished with clock placement refinement.
*

      Refining placement done.
      Set dirty flag on 603 insts, 18 nets
      Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'core' of instances=59708 and nets=37822 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:00.0  MEM: 1325.340M)

      Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
      Rebuilding timing graph... 
      Rebuilding timing graph done.
      Rebuilding timing graph Clock DAG stats PostConditioning final:
      Rebuilding timing graph   cell counts    : b=95, i=0, cg=0, l=0, total=95
      Rebuilding timing graph   cell areas     : b=720.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=720.000um^2
      Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.398pF, leaf=4.580pF, total=4.977pF
      Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.651pF, leaf=4.161pF, total=4.812pF
      Rebuilding timing graph   wire lengths   : top=0.000um, trunk=4048.200um, leaf=23028.400um, total=27076.600um
      Rebuilding timing graph   sink capacitance : count=5024, total=4.580pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      Rebuilding timing graph Clock DAG net violations PostConditioning final:none
    PostConditioning done.
Net route status summary:
  Clock:        96 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=96)
  Non-clock: 33431 (unrouted=0, trialRouted=33431, noStatus=0, routed=0, fixed=0)
(Not counting 4295 nets with <2 term connections)
    Clock DAG stats after post-conditioning:
      cell counts    : b=95, i=0, cg=0, l=0, total=95
      cell areas     : b=720.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=720.000um^2
      gate capacitance : top=0.000pF, trunk=0.398pF, leaf=4.580pF, total=4.977pF
      wire capacitance : top=0.000pF, trunk=0.651pF, leaf=4.161pF, total=4.812pF
      wire lengths   : top=0.000um, trunk=4048.200um, leaf=23028.400um, total=27076.600um
      sink capacitance : count=5024, total=4.580pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after post-conditioning:none
    Clock tree state after post-conditioning:
      clock_tree clk: worst slew is leaf(0.104),trunk(0.095),top(nil), margined worst slew is leaf(0.104),trunk(0.095),top(nil)
      skew_group clk/CON: insertion delay [min=0.359, max=0.404, avg=0.378, sd=0.008], skew [0.045 vs 0.057, 100% {0.359, 0.377, 0.404}] (wid=0.045 ws=0.018) (gid=0.378 gs=0.050)
    Clock network insertion delays are now [0.359ns, 0.404ns] average 0.378ns std.dev 0.008ns
  Updating netlist done.
  
  Clock DAG stats at end of CTS:
  ==============================
  
  -------------------------------
  Cell type      Count    Area
  -------------------------------
  Buffers         95      720.000
  Inverters        0        0.000
  Clock Gates      0        0.000
  Clock Logic      0        0.000
  All             95      720.000
  -------------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top           0.000
  Trunk      4048.200
  Leaf      23028.400
  Total     27076.600
  --------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  --------------------------------
  Type     Gate     Wire     Total
  --------------------------------
  Top      0.000    0.000    0.000
  Trunk    0.398    0.651    1.049
  Leaf     4.580    4.161    8.740
  Total    4.977    4.812    9.789
  --------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  --------------------------------------------------------
  Count    Total    Average    Std. Dev.    Min      Max
  --------------------------------------------------------
  5024     4.580     0.001       0.000      0.001    0.001
  --------------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  None
  
  
  Clock tree summary at end of CTS:
  =================================
  
  -----------------------------------------------------
  Clock Tree        Worst Trunk Slew    Worst Leaf Slew
  -----------------------------------------------------
  clock_tree clk         0.095               0.104
  -----------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner      Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  WC:setup.late    clk/CON       0.359     0.404     0.045       0.057         0.018           0.012           0.378        0.008     100% {0.359, 0.377, 0.404}
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  Clock network insertion delays are now [0.359ns, 0.404ns] average 0.378ns std.dev 0.008ns
  
  Found a total of 0 clock tree pins with a slew violation.
  
Synthesizing clock trees done.
Connecting clock gate test enables... 
Connecting clock gate test enables done.
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

Setting all clocks to propagated mode.
CON
Resetting all latency settings from fanout cone of clock 'clk'
Resetting all latency settings from fanout cone of clock 'clk'
Clock DAG stats after update timingGraph:
  cell counts    : b=95, i=0, cg=0, l=0, total=95
  cell areas     : b=720.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=720.000um^2
  gate capacitance : top=0.000pF, trunk=0.398pF, leaf=4.580pF, total=4.977pF
  wire capacitance : top=0.000pF, trunk=0.651pF, leaf=4.161pF, total=4.812pF
  wire lengths   : top=0.000um, trunk=4048.200um, leaf=23028.400um, total=27076.600um
  sink capacitance : count=5024, total=4.580pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
Clock DAG net violations after update timingGraph:none
Clock tree state after update timingGraph:
  clock_tree clk: worst slew is leaf(0.104),trunk(0.095),top(nil), margined worst slew is leaf(0.104),trunk(0.095),top(nil)
  skew_group clk/CON: insertion delay [min=0.359, max=0.404, avg=0.378, sd=0.008], skew [0.045 vs 0.057, 100% {0.359, 0.377, 0.404}] (wid=0.045 ws=0.018) (gid=0.378 gs=0.050)
Clock network insertion delays are now [0.359ns, 0.404ns] average 0.378ns std.dev 0.008ns
Logging CTS constraint violations... 
  No violations found.
Logging CTS constraint violations done.
Synthesizing clock trees with CCOpt done.
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1316.7M, totSessionCpu=0:58:40 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.1
setUsefulSkewMode -noEcoRoute
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
WC_VIEW BC_VIEW
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1316.7M)
** Profile ** Start :  cpu=0:00:00.0, mem=1316.7M
** Profile ** Other data :  cpu=0:00:00.1, mem=1316.7M
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1391.41 CPU=0:00:03.8 REAL=0:00:04.0)
*** CDM Built up (cpu=0:00:04.3  real=0:00:04.0  mem= 1391.4M) ***
*** Done Building Timing Graph (cpu=0:00:04.9 real=0:00:05.0 totSessionCpu=0:58:45 mem=1391.4M)
** Profile ** Overall slacks :  cpu=0:00:04.9, mem=1391.4M
** Profile ** DRVs :  cpu=0:00:00.6, mem=1391.4M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.650  |
|           TNS (ns):|-555.776 |
|    Violating Paths:|  1236   |
|          All Paths:|  6712   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 64.259%
       (98.956% with Fillers)
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1391.4M
**optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 1331.4M, totSessionCpu=0:58:46 **
** INFO : this run is activating low effort ccoptDesign flow

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 31579

Instance distribution across the VT partitions:

 LVT : inst = 14917 (47.2%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 14917 (47.2%)

 HVT : inst = 16662 (52.8%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 16662 (52.8%)

Reporting took 0 sec
*** Starting optimizing excluded clock nets MEM= 1331.4M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1331.4M) ***
*** Starting optimizing excluded clock nets MEM= 1331.4M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1331.4M) ***
Include MVT Delays for Hold Opt
*** Timing NOT met, worst failing slack is -0.650
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 97, Num usable cells 843
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 843
Begin: GigaOpt Optimization in TNS mode
Info: 96 nets with fixed/cover wires excluded.
Info: 96 clock nets excluded from IPO operation.
*info: 96 clock nets excluded
*info: 2 special nets excluded.
*info: 257 no-driver nets excluded.
*info: 96 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.650 TNS Slack -555.775 Density 98.96
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.650|   -0.650|-555.775| -555.775|    98.96%|   0:00:00.0| 1553.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_12_/D   |
|  -0.641|   -0.641|-554.101| -554.101|    98.95%|   0:00:03.0| 1553.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q4_reg_16_/D   |
|  -0.641|   -0.641|-554.094| -554.094|    98.95%|   0:00:02.0| 1553.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q1_reg_18_/D   |
|  -0.641|   -0.641|-554.015| -554.015|    98.95%|   0:00:02.0| 1553.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_16_/D   |
|  -0.641|   -0.641|-553.910| -553.910|    98.95%|   0:00:01.0| 1553.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_9_/D    |
|  -0.641|   -0.641|-553.816| -553.816|    98.95%|   0:00:00.0| 1553.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_8_/D    |
|  -0.641|   -0.641|-553.817| -553.817|    98.95%|   0:00:02.0| 1553.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_6_/D    |
|  -0.641|   -0.641|-553.817| -553.817|    98.95%|   0:00:00.0| 1553.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_5_/D    |
|  -0.641|   -0.641|-553.817| -553.817|    98.95%|   0:00:01.0| 1553.5M|   WC_VIEW|  reg2reg| psum_mem_instance/memory0_reg_125_/D               |
|  -0.641|   -0.641|-553.697| -553.697|    98.95%|   0:00:01.0| 1572.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_2_/D    |
|  -0.641|   -0.641|-553.549| -553.549|    98.95%|   0:00:00.0| 1572.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_2_/D    |
|  -0.641|   -0.641|-553.518| -553.518|    98.95%|   0:00:00.0| 1572.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_2_/D    |
|  -0.641|   -0.641|-553.503| -553.503|    98.95%|   0:00:00.0| 1572.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q5_reg_1_/D    |
|  -0.641|   -0.641|-553.473| -553.473|    98.95%|   0:00:01.0| 1572.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_2_/D    |
|  -0.641|   -0.641|-553.473| -553.473|    98.95%|   0:00:00.0| 1572.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_12_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:12.6 real=0:00:13.0 mem=1572.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:12.6 real=0:00:13.0 mem=1572.6M) ***
** GigaOpt Optimizer WNS Slack -0.641 TNS Slack -553.473 Density 98.95
*** Starting refinePlace (0:59:09 mem=1588.6M) ***
Total net bbox length = 5.315e+05 (2.610e+05 2.705e+05) (ext = 2.414e+04)
Density distribution unevenness ratio = 0.359%
Density distribution unevenness ratio = 0.346%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 1588.6MB
Summary Report:
Instances move: 0 (out of 31478 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.315e+05 (2.610e+05 2.705e+05) (ext = 2.414e+04)
Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 1588.6MB
*** Finished refinePlace (0:59:10 mem=1588.6M) ***
Finished re-routing un-routed nets (0:00:00.0 1588.6M)


Density : 0.9895
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:01.5 real=0:00:01.0 mem=1588.6M) ***
** GigaOpt Optimizer WNS Slack -0.641 TNS Slack -553.473 Density 98.95
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 96 constrained nets 
Layer 7 has 326 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:16.6 real=0:00:17.0 mem=1588.6M) ***

End: GigaOpt Optimization in TNS mode
**INFO: Num dontuse cells 97, Num usable cells 843
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 843
Begin: GigaOpt Optimization in WNS mode
Info: 96 nets with fixed/cover wires excluded.
Info: 96 clock nets excluded from IPO operation.
*info: 96 clock nets excluded
*info: 2 special nets excluded.
*info: 257 no-driver nets excluded.
*info: 96 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.641 TNS Slack -553.473 Density 98.95
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.641|   -0.641|-553.473| -553.473|    98.95%|   0:00:00.0| 1553.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_12_/D   |
|  -0.630|   -0.630|-552.908| -552.908|    98.94%|   0:00:01.0| 1555.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q1_reg_14_/D   |
|  -0.626|   -0.626|-552.813| -552.813|    98.94%|   0:00:04.0| 1555.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q4_reg_12_/D   |
|  -0.626|   -0.626|-552.756| -552.756|    98.94%|   0:00:01.0| 1555.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q4_reg_12_/D   |
|  -0.626|   -0.626|-551.959| -551.959|    98.94%|   0:00:00.0| 1555.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q4_reg_12_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
End delay calculation. (MEM=6.27734 CPU=0:00:03.7 REAL=0:00:04.0)
*** CDM Built up (cpu=0:00:05.3  real=0:00:05.0  mem= 6.3M) ***
{ slack_summary { { columns { path_group } { total_neg_slack } { worst_slack } { num_of_violations } { num_of_paths } } { default { 0.000 } { 0.054 } { 0 } { 5278 } } } }

_______________________________________________________________________
skewClock sized 0 and inserted 34 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.462|   -0.462|-423.247| -426.214|    98.94%|   0:00:19.0| 1593.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q5_reg_18_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 2 and inserted 37 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.316|   -0.447|-355.296| -393.410|    98.94%|   0:00:12.0| 1614.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_13_/D   |
|  -0.319|   -0.447|-354.998| -393.112|    98.93%|   0:00:02.0| 1614.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_19_/D   |
|  -0.319|   -0.448|-354.998| -393.112|    98.93%|   0:00:00.0| 1614.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_19_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:39.0 real=0:00:39.0 mem=1614.2M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.448|   -0.448| -38.114| -393.112|    98.93%|   0:00:00.0| 1614.2M|   WC_VIEW|  default| sum_out[79]                                        |
|  -0.424|   -0.424| -38.091| -393.088|    98.93%|   0:00:00.0| 1614.2M|   WC_VIEW|  default| sum_out[79]                                        |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1614.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:39.3 real=0:00:39.0 mem=1614.2M) ***
** GigaOpt Optimizer WNS Slack -0.424 TNS Slack -393.088 Density 98.93
*** Starting refinePlace (0:59:56 mem=1630.2M) ***
Total net bbox length = 5.324e+05 (2.615e+05 2.709e+05) (ext = 2.414e+04)
Density distribution unevenness ratio = 0.432%
Density distribution unevenness ratio = 1.948%
Move report: Timing Driven Placement moves 58960 insts, mean move: 4.91 um, max move: 82.40 um
	Max move on inst (ofifo_inst/col_idx_2__fifo_instance/FE_USKC5297_CTS_8): (217.20, 357.40) --> (258.20, 316.00)
	Runtime: CPU: 0:00:16.6 REAL: 0:00:16.0 MEM: 1662.1MB
**ERROR: (IMPSP-2002):	Density too high (99.2%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 4.775e+05 (2.368e+05 2.407e+05) (ext = 2.490e+04)
Runtime: CPU: 0:00:16.6 REAL: 0:00:16.0 MEM: 1662.1MB
*** Finished refinePlace (1:00:12 mem=1662.1M) ***
Finished re-routing un-routed nets (0:00:00.1 1662.1M)


Density : 0.9916
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:18.7 real=0:00:19.0 mem=1662.1M) ***
** GigaOpt Optimizer WNS Slack -0.424 TNS Slack -385.825 Density 99.16
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 1
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.332|   -0.424|-347.640| -385.825|    99.16%|   0:00:00.0| 1662.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_17_/D   |
|  -0.325|   -0.424|-346.969| -385.154|    99.16%|   0:00:00.0| 1662.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_17_/D   |
|  -0.314|   -0.424|-345.410| -383.595|    99.16%|   0:00:01.0| 1662.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_17_/D   |
|  -0.311|   -0.424|-345.448| -383.633|    99.15%|   0:00:00.0| 1662.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_17_/D   |
|  -0.311|   -0.424|-345.234| -383.419|    99.15%|   0:00:01.0| 1662.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_17_/D   |
|  -0.302|   -0.424|-344.723| -382.908|    99.15%|   0:00:01.0| 1662.1M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_8__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_9_/D                                            |
|  -0.301|   -0.424|-342.161| -380.346|    99.14%|   0:00:04.0| 1660.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q5_reg_12_/D   |
|  -0.299|   -0.424|-342.047| -380.231|    99.14%|   0:00:01.0| 1660.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_17_/D   |
|  -0.299|   -0.424|-341.433| -379.617|    99.14%|   0:00:02.0| 1660.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_17_/D   |
|  -0.299|   -0.424|-341.304| -379.489|    99.12%|   0:00:06.0| 1638.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_17_/D   |
|  -0.299|   -0.424|-341.278| -379.462|    99.12%|   0:00:01.0| 1638.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_17_/D   |
|  -0.299|   -0.424|-339.851| -378.035|    99.12%|   0:00:00.0| 1638.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_29_/CP                                          |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 0 and inserted 24 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.294|   -0.531|-308.571| -364.093|    99.11%|   0:00:10.0| 1628.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_15_/D   |
|  -0.294|   -0.531|-308.316| -363.838|    99.11%|   0:00:08.0| 1628.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_15_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 0 and inserted 18 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.291|   -0.531|-295.979| -351.502|    99.10%|   0:00:12.0| 1628.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_17_/D   |
|  -0.291|   -0.531|-295.955| -351.478|    99.10%|   0:00:00.0| 1628.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_17_/D   |
|  -0.291|   -0.531|-295.889| -351.411|    99.10%|   0:00:01.0| 1628.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_17_/D   |
|  -0.291|   -0.531|-295.824| -351.346|    99.10%|   0:00:01.0| 1628.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_17_/D   |
|  -0.291|   -0.531|-295.824| -351.346|    99.11%|   0:00:00.0| 1628.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_17_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:49.2 real=0:00:49.0 mem=1628.2M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.531|   -0.531| -55.522| -351.346|    99.11%|   0:00:00.0| 1628.2M|   WC_VIEW|  default| sum_out[79]                                        |
|  -0.531|   -0.531| -55.522| -351.346|    99.11%|   0:00:00.0| 1628.2M|   WC_VIEW|  default| sum_out[79]                                        |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1628.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:49.5 real=0:00:49.0 mem=1628.2M) ***
** GigaOpt Optimizer WNS Slack -0.531 TNS Slack -351.346 Density 99.11
*** Starting refinePlace (1:01:05 mem=1628.2M) ***
Total net bbox length = 4.814e+05 (2.374e+05 2.440e+05) (ext = 2.489e+04)
Density distribution unevenness ratio = 1.933%
Density distribution unevenness ratio = 2.594%
Move report: Timing Driven Placement moves 57078 insts, mean move: 2.99 um, max move: 67.80 um
	Max move on inst (FE_USKC5367_CTS_191): (146.60, 177.40) --> (120.20, 218.80)
	Runtime: CPU: 0:00:13.4 REAL: 0:00:13.0 MEM: 1663.0MB
**ERROR: (IMPSP-2002):	Density too high (99.2%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 4.710e+05 (2.332e+05 2.377e+05) (ext = 2.505e+04)
Runtime: CPU: 0:00:13.4 REAL: 0:00:14.0 MEM: 1663.0MB
*** Finished refinePlace (1:01:18 mem=1663.0M) ***
Finished re-routing un-routed nets (0:00:00.1 1663.0M)


Density : 0.9920
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:15.3 real=0:00:16.0 mem=1663.0M) ***
** GigaOpt Optimizer WNS Slack -0.531 TNS Slack -350.320 Density 99.20
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 2
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.321|   -0.531|-294.695| -350.320|    99.20%|   0:00:00.0| 1663.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_19_/D   |
|  -0.300|   -0.531|-293.849| -349.475|    99.20%|   0:00:04.0| 1655.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_19_/D   |
|  -0.290|   -0.531|-293.462| -349.088|    99.19%|   0:00:01.0| 1655.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_19_/D   |
|  -0.291|   -0.531|-292.835| -348.461|    99.18%|   0:00:03.0| 1655.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_19_/D   |
|  -0.288|   -0.531|-292.774| -348.400|    99.18%|   0:00:00.0| 1655.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_19_/D   |
|  -0.287|   -0.531|-292.644| -348.270|    99.18%|   0:00:01.0| 1655.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_13_/D   |
|  -0.287|   -0.531|-292.643| -348.269|    99.18%|   0:00:01.0| 1655.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_13_/D   |
|  -0.285|   -0.531|-292.464| -348.090|    99.18%|   0:00:00.0| 1655.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_19_/D   |
|  -0.285|   -0.531|-292.285| -347.911|    99.18%|   0:00:03.0| 1653.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_19_/D   |
|  -0.283|   -0.531|-292.236| -347.862|    99.18%|   0:00:02.0| 1650.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_14_/D   |
|  -0.283|   -0.531|-291.231| -346.857|    99.18%|   0:00:02.0| 1635.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_14_/D   |
|  -0.282|   -0.531|-291.135| -346.761|    99.18%|   0:00:01.0| 1635.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q4_reg_18_/D   |
|  -0.282|   -0.531|-290.978| -346.603|    99.18%|   0:00:04.0| 1635.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q4_reg_18_/D   |
|  -0.282|   -0.531|-290.912| -346.538|    99.18%|   0:00:01.0| 1635.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_19_/D   |
|  -0.282|   -0.531|-290.888| -346.514|    99.17%|   0:00:04.0| 1627.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_19_/D   |
|  -0.282|   -0.531|-290.781| -346.408|    99.17%|   0:00:01.0| 1627.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_19_/D   |
|  -0.282|   -0.531|-290.781| -346.407|    99.17%|   0:00:00.0| 1627.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_19_/D   |
|  -0.282|   -0.531|-290.781| -346.407|    99.17%|   0:00:00.0| 1627.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_19_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:28.1 real=0:00:28.0 mem=1627.6M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.531|   -0.531| -55.626| -346.407|    99.17%|   0:00:01.0| 1627.6M|   WC_VIEW|  default| sum_out[79]                                        |
|  -0.531|   -0.531| -55.626| -346.407|    99.17%|   0:00:00.0| 1627.6M|   WC_VIEW|  default| sum_out[79]                                        |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:01.0 mem=1627.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:28.3 real=0:00:29.0 mem=1627.6M) ***
** GigaOpt Optimizer WNS Slack -0.531 TNS Slack -346.407 Density 99.17
*** Starting refinePlace (1:01:49 mem=1627.6M) ***
Total net bbox length = 4.736e+05 (2.332e+05 2.404e+05) (ext = 2.508e+04)
Density distribution unevenness ratio = 2.588%
Density distribution unevenness ratio = 2.215%
Move report: Timing Driven Placement moves 54154 insts, mean move: 2.16 um, max move: 41.00 um
	Max move on inst (mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OFC1397_n1570): (238.00, 163.00) --> (241.20, 125.20)
	Runtime: CPU: 0:00:13.8 REAL: 0:00:14.0 MEM: 1661.5MB
**ERROR: (IMPSP-2002):	Density too high (99.2%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 4.711e+05 (2.336e+05 2.375e+05) (ext = 2.510e+04)
Runtime: CPU: 0:00:13.8 REAL: 0:00:14.0 MEM: 1661.5MB
*** Finished refinePlace (1:02:03 mem=1661.5M) ***
Finished re-routing un-routed nets (0:00:00.1 1661.5M)


Density : 0.9917
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:15.3 real=0:00:15.0 mem=1661.5M) ***
** GigaOpt Optimizer WNS Slack -0.531 TNS Slack -347.346 Density 99.17
Recovering Place ECO bump
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.301|   -0.531|-291.707| -347.346|    99.17%|   0:00:00.0| 1661.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_19_/D   |
|  -0.283|   -0.531|-290.433| -346.072|    99.17%|   0:00:01.0| 1661.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_18_/D   |
|  -0.283|   -0.531|-290.185| -345.824|    99.17%|   0:00:03.0| 1661.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_18_/D   |
|  -0.283|   -0.531|-290.263| -345.902|    99.17%|   0:00:00.0| 1661.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_18_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:04.8 real=0:00:04.0 mem=1661.5M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.531|   -0.531| -55.639| -345.902|    99.17%|   0:00:00.0| 1661.5M|   WC_VIEW|  default| sum_out[79]                                        |
|  -0.531|   -0.531| -55.639| -345.902|    99.17%|   0:00:00.0| 1661.5M|   WC_VIEW|  default| sum_out[79]                                        |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1661.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:05.0 real=0:00:04.0 mem=1661.5M) ***
*** Starting refinePlace (1:02:10 mem=1661.5M) ***
Total net bbox length = 4.737e+05 (2.337e+05 2.401e+05) (ext = 2.511e+04)
**ERROR: (IMPSP-2002):	Density too high (99.2%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 4.737e+05 (2.337e+05 2.401e+05) (ext = 2.511e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1661.5MB
*** Finished refinePlace (1:02:10 mem=1661.5M) ***
Finished re-routing un-routed nets (0:00:00.0 1661.5M)


Density : 0.9917
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:00.9 real=0:00:01.0 mem=1661.5M) ***
** GigaOpt Optimizer WNS Slack -0.531 TNS Slack -345.768 Density 99.17
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 209 constrained nets 
Layer 7 has 298 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:02:55 real=0:02:56 mem=1661.5M) ***

End: GigaOpt Optimization in WNS mode
**INFO: Num dontuse cells 97, Num usable cells 843
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 843
Begin: GigaOpt Optimization in TNS mode
Info: 96 nets with fixed/cover wires excluded.
Info: 209 clock nets excluded from IPO operation.
*info: 209 clock nets excluded
*info: 2 special nets excluded.
*info: 257 no-driver nets excluded.
*info: 96 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.531 TNS Slack -345.768 Density 99.17
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.285|   -0.531|-290.135| -345.768|    99.17%|   0:00:00.0| 1611.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_19_/D   |
|  -0.285|   -0.531|-290.406| -346.039|    99.14%|   0:00:33.0| 1630.7M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_8__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_25_/D                                           |
|  -0.285|   -0.531|-288.413| -344.045|    99.14%|   0:00:00.0| 1630.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_13_/D   |
|  -0.285|   -0.531|-288.209| -343.841|    99.14%|   0:00:13.0| 1630.7M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_2__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_5_/D                                          |
|  -0.285|   -0.531|-283.545| -339.177|    99.14%|   0:00:01.0| 1630.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_17_/D   |
|  -0.285|   -0.531|-282.252| -337.884|    99.14%|   0:00:00.0| 1630.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_17_/D   |
|  -0.285|   -0.531|-282.214| -337.847|    99.14%|   0:00:09.0| 1630.7M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_48_/D                                           |
|  -0.285|   -0.531|-281.919| -337.552|    99.14%|   0:00:01.0| 1630.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_9_/D    |
|  -0.285|   -0.531|-277.413| -333.045|    99.14%|   0:00:03.0| 1630.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_15_/D   |
|  -0.285|   -0.531|-275.766| -331.398|    99.15%|   0:00:01.0| 1630.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_15_/D   |
|  -0.285|   -0.531|-275.520| -331.153|    99.14%|   0:00:02.0| 1630.7M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_2__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_45_/D                                           |
|  -0.285|   -0.531|-273.186| -328.818|    99.12%|   0:00:03.0| 1630.7M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_11_/D                                           |
|  -0.285|   -0.531|-272.381| -328.013|    99.12%|   0:00:02.0| 1630.7M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_8__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_3_/D                                            |
|  -0.285|   -0.531|-271.185| -326.817|    99.12%|   0:00:05.0| 1630.7M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_7__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_34_/D                                           |
|  -0.285|   -0.531|-271.167| -326.799|    99.12%|   0:00:01.0| 1630.7M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_7__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_34_/D                                           |
|  -0.285|   -0.531|-268.433| -324.066|    99.12%|   0:00:01.0| 1630.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_7_/D    |
|  -0.285|   -0.531|-267.230| -322.862|    99.12%|   0:00:00.0| 1630.7M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_6__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_22_/D                                         |
|  -0.285|   -0.531|-265.912| -321.544|    99.12%|   0:00:03.0| 1630.7M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_6__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_22_/D                                         |
|  -0.285|   -0.531|-265.039| -320.671|    99.12%|   0:00:04.0| 1630.7M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_7__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_56_/D                                           |
|  -0.285|   -0.531|-265.019| -320.652|    99.12%|   0:00:08.0| 1630.7M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_6__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_5_/D                                          |
|  -0.285|   -0.531|-264.897| -320.530|    99.12%|   0:00:03.0| 1630.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_6_/D    |
|  -0.285|   -0.531|-264.630| -320.262|    99.12%|   0:00:00.0| 1611.6M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_6__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_17_/D                                         |
|  -0.285|   -0.531|-264.586| -320.219|    99.13%|   0:00:03.0| 1630.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_16_/D   |
|  -0.285|   -0.531|-263.307| -318.939|    99.13%|   0:00:04.0| 1630.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_12_/D   |
|  -0.285|   -0.531|-263.277| -318.909|    99.13%|   0:00:02.0| 1630.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_17_/D   |
|  -0.285|   -0.531|-263.241| -318.874|    99.14%|   0:00:00.0| 1630.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_17_/D   |
|  -0.285|   -0.531|-263.255| -318.887|    99.14%|   0:00:07.0| 1630.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_17_/D   |
|  -0.285|   -0.531|-263.255| -318.887|    99.14%|   0:00:02.0| 1630.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_19_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:51 real=0:01:51 mem=1630.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:51 real=0:01:51 mem=1630.7M) ***
** GigaOpt Optimizer WNS Slack -0.531 TNS Slack -318.887 Density 99.14
*** Starting refinePlace (1:04:07 mem=1646.7M) ***
Total net bbox length = 4.744e+05 (2.339e+05 2.404e+05) (ext = 2.511e+04)
Density distribution unevenness ratio = 2.216%
Density distribution unevenness ratio = 2.093%
Move report: Timing Driven Placement moves 52233 insts, mean move: 1.90 um, max move: 54.20 um
	Max move on inst (ofifo_inst/col_idx_7__fifo_instance/mux_8_1a/fifo_mux_2_1g/FE_RC_11594_0): (246.00, 35.20) --> (253.40, 82.00)
	Runtime: CPU: 0:00:12.4 REAL: 0:00:12.0 MEM: 1661.1MB
**ERROR: (IMPSP-2002):	Density too high (99.1%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 4.709e+05 (2.335e+05 2.374e+05) (ext = 2.514e+04)
Runtime: CPU: 0:00:12.4 REAL: 0:00:12.0 MEM: 1661.1MB
*** Finished refinePlace (1:04:20 mem=1661.1M) ***
Finished re-routing un-routed nets (0:00:00.1 1661.1M)


Density : 0.9914
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:13.9 real=0:00:13.0 mem=1661.1M) ***
** GigaOpt Optimizer WNS Slack -0.531 TNS Slack -321.286 Density 99.14
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 209 constrained nets 
Layer 7 has 311 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:02:06 real=0:02:06 mem=1661.1M) ***

End: GigaOpt Optimization in TNS mode
Info: 96 nets with fixed/cover wires excluded.
Info: 209 clock nets excluded from IPO operation.
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=17660 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 96  numPreroutedWires = 15646
[NR-eagl] Read numTotalNets=33554  numIgnoredNets=96
[NR-eagl] There are 113 clock nets ( 113 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 33334 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] Rule id 1. Nets 113 
[NR-eagl] id=1  routeTrackId=0  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eagl] Pitch:  L1=720  L2=800  L3=800  L4=800  L5=800  L6=800  L7=3200  L8=3200
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 311 net(s) in layer range [7, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.00% V. EstWL: 2.853720e+04um
[NR-eagl] 
[NR-eagl] Layer group 2: route 113 net(s) in layer range [3, 4]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.04% V. EstWL: 4.680000e+02um
[NR-eagl] 
[NR-eagl] Layer group 3: route 33023 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.13% V. EstWL: 4.879656e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eagl] Layer1(M1)(F) length: 1.120000e+01um, number of vias: 110344
[NR-eagl] Layer2(M2)(V) length: 1.504288e+05um, number of vias: 144683
[NR-eagl] Layer3(M3)(H) length: 2.076267e+05um, number of vias: 20005
[NR-eagl] Layer4(M4)(V) length: 8.707056e+04um, number of vias: 9634
[NR-eagl] Layer5(M5)(H) length: 5.711510e+04um, number of vias: 5780
[NR-eagl] Layer6(M6)(V) length: 3.196202e+04um, number of vias: 2871
[NR-eagl] Layer7(M7)(H) length: 1.368680e+04um, number of vias: 3007
[NR-eagl] Layer8(M8)(V) length: 1.651521e+04um, number of vias: 0
[NR-eagl] Total length: 5.644164e+05um, number of vias: 296324
[NR-eagl] End Peak syMemory usage = 1462.7 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 1.69 seconds
Extraction called for design 'core' of instances=59735 and nets=33811 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:01.0  MEM: 1457.348M)
Compute RC Scale Done ...
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1548.31 CPU=0:00:03.9 REAL=0:00:04.0)
*** CDM Built up (cpu=0:00:05.4  real=0:00:06.0  mem= 1548.3M) ***
Begin: GigaOpt postEco DRV Optimization
Info: 96 nets with fixed/cover wires excluded.
Info: 209 clock nets excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.56 |          0|          0|          0|  99.14  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.56 |          0|          0|          0|  99.14  |   0:00:00.0|    1624.6M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 209 constrained nets 
Layer 7 has 231 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:00.8 real=0:00:01.0 mem=1624.6M) ***

End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after routing: -0.318 -> -0.316 (bump = -0.002)
Begin: GigaOpt postEco optimization
Info: 96 nets with fixed/cover wires excluded.
Info: 209 clock nets excluded from IPO operation.
*info: 209 clock nets excluded
*info: 2 special nets excluded.
*info: 257 no-driver nets excluded.
*info: 96 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.558 TNS Slack -325.630 Density 99.14
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.289|   -0.558|-270.357| -325.630|    99.14%|   0:00:00.0| 1659.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_18_/D   |
|  -0.281|   -0.558|-269.780| -325.053|    99.14%|   0:00:00.0| 1659.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_18_/D   |
|  -0.278|   -0.558|-269.200| -324.474|    99.14%|   0:00:02.0| 1659.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_18_/D   |
|  -0.278|   -0.558|-268.871| -324.145|    99.14%|   0:00:01.0| 1659.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_18_/D   |
|  -0.278|   -0.558|-268.803| -324.076|    99.14%|   0:00:00.0| 1659.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_18_/D   |
|  -0.278|   -0.558|-268.803| -324.076|    99.14%|   0:00:00.0| 1659.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_18_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:03.2 real=0:00:03.0 mem=1659.0M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.558|   -0.558| -55.274| -324.076|    99.14%|   0:00:00.0| 1659.0M|   WC_VIEW|  default| sum_out[79]                                        |
|  -0.529|   -0.529| -55.245| -324.047|    99.14%|   0:00:00.0| 1659.0M|   WC_VIEW|  default| sum_out[79]                                        |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1659.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:03.4 real=0:00:03.0 mem=1659.0M) ***
** GigaOpt Optimizer WNS Slack -0.529 TNS Slack -324.047 Density 99.14
*** Starting refinePlace (1:04:43 mem=1659.0M) ***
Total net bbox length = 4.735e+05 (2.335e+05 2.399e+05) (ext = 2.514e+04)
**ERROR: (IMPSP-2002):	Density too high (99.1%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 4.735e+05 (2.335e+05 2.399e+05) (ext = 2.514e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1659.0MB
*** Finished refinePlace (1:04:43 mem=1659.0M) ***
Finished re-routing un-routed nets (0:00:00.0 1659.0M)


Density : 0.9914
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:00.8 real=0:00:01.0 mem=1659.0M) ***
** GigaOpt Optimizer WNS Slack -0.529 TNS Slack -324.047 Density 99.14
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 209 constrained nets 
Layer 7 has 231 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:04.9 real=0:00:05.0 mem=1659.0M) ***

End: GigaOpt postEco optimization
GigaOpt: WNS changes after postEco optimization: -0.318 -> -0.303 (bump = -0.015)
GigaOpt: Skipping nonLegal postEco optimization
Design TNS changes after trial route: -321.186 -> -323.947
Begin: GigaOpt TNS recovery
Info: 96 nets with fixed/cover wires excluded.
Info: 209 clock nets excluded from IPO operation.
*info: 209 clock nets excluded
*info: 2 special nets excluded.
*info: 257 no-driver nets excluded.
*info: 96 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.529 TNS Slack -324.047 Density 99.14
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.278|   -0.529|-268.803| -324.047|    99.14%|   0:00:00.0| 1659.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_18_/D   |
|  -0.278|   -0.529|-264.417| -319.661|    99.14%|   0:00:03.0| 1659.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_17_/D   |
|  -0.278|   -0.529|-256.752| -311.996|    99.14%|   0:00:01.0| 1659.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_19_/D   |
|  -0.278|   -0.529|-256.748| -311.993|    99.14%|   0:00:00.0| 1659.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_19_/D   |
|  -0.278|   -0.529|-252.558| -307.802|    99.15%|   0:00:01.0| 1659.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
|  -0.278|   -0.529|-252.537| -307.782|    99.15%|   0:00:01.0| 1659.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
|  -0.278|   -0.529|-249.702| -304.947|    99.15%|   0:00:01.0| 1659.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_11_/D   |
|  -0.278|   -0.529|-249.540| -304.784|    99.15%|   0:00:00.0| 1659.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_2__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_40_/D                                         |
|  -0.278|   -0.529|-249.528| -304.772|    99.15%|   0:00:01.0| 1659.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_2__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_40_/D                                         |
|  -0.278|   -0.529|-240.154| -295.398|    99.16%|   0:00:01.0| 1659.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_2__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_61_/D                                         |
|  -0.278|   -0.529|-236.028| -291.272|    99.17%|   0:00:00.0| 1659.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_2__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_43_/D                                         |
|  -0.278|   -0.529|-233.883| -289.127|    99.17%|   0:00:02.0| 1659.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q4_reg_14_/D   |
|  -0.278|   -0.529|-233.812| -289.057|    99.18%|   0:00:00.0| 1659.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q4_reg_14_/D   |
|  -0.278|   -0.529|-226.262| -281.507|    99.19%|   0:00:02.0| 1659.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_2__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_59_/D                                         |
|  -0.278|   -0.529|-226.229| -281.474|    99.19%|   0:00:00.0| 1659.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_2__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_59_/D                                         |
|  -0.278|   -0.529|-224.552| -279.797|    99.20%|   0:00:01.0| 1659.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_10_/D   |
|  -0.278|   -0.529|-221.930| -277.174|    99.20%|   0:00:02.0| 1659.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_37_/D                                           |
|  -0.278|   -0.529|-221.533| -276.777|    99.20%|   0:00:00.0| 1659.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_37_/D                                           |
|  -0.278|   -0.529|-221.384| -276.629|    99.21%|   0:00:00.0| 1659.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_37_/D                                           |
|  -0.278|   -0.529|-221.361| -276.605|    99.21%|   0:00:00.0| 1659.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_37_/D                                           |
|  -0.278|   -0.529|-218.883| -274.128|    99.22%|   0:00:03.0| 1659.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_14_/D   |
|  -0.278|   -0.529|-218.027| -273.272|    99.22%|   0:00:00.0| 1659.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_14_/D   |
|  -0.278|   -0.529|-212.830| -268.075|    99.24%|   0:00:02.0| 1659.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_50_/D                                         |
|  -0.278|   -0.529|-212.798| -268.042|    99.24%|   0:00:01.0| 1659.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_50_/D                                         |
|  -0.278|   -0.529|-211.650| -266.894|    99.25%|   0:00:01.0| 1659.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_40_/D                                         |
|  -0.278|   -0.529|-209.114| -264.359|    99.26%|   0:00:02.0| 1659.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_23_/D                                         |
|  -0.278|   -0.529|-207.657| -262.901|    99.26%|   0:00:02.0| 1659.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_8__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_55_/D                                           |
|  -0.278|   -0.529|-206.771| -262.016|    99.27%|   0:00:02.0| 1659.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_27_/D                                         |
|  -0.278|   -0.529|-206.566| -261.811|    99.27%|   0:00:00.0| 1659.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_27_/D                                         |
|  -0.278|   -0.529|-206.488| -261.733|    99.27%|   0:00:00.0| 1659.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_27_/D                                         |
|  -0.278|   -0.529|-205.211| -260.456|    99.28%|   0:00:02.0| 1659.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_18_/D                                         |
|  -0.278|   -0.529|-205.120| -260.364|    99.28%|   0:00:00.0| 1659.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_18_/D                                         |
|  -0.278|   -0.529|-205.076| -260.320|    99.28%|   0:00:00.0| 1659.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_18_/D                                         |
|  -0.278|   -0.529|-205.031| -260.276|    99.28%|   0:00:00.0| 1659.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_18_/D                                         |
|  -0.278|   -0.529|-205.009| -260.254|    99.28%|   0:00:00.0| 1659.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_18_/D                                         |
|  -0.278|   -0.529|-204.841| -260.086|    99.28%|   0:00:01.0| 1659.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_62_/D                                         |
|  -0.278|   -0.529|-204.750| -259.995|    99.28%|   0:00:01.0| 1659.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_8__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_31_/D                                           |
|  -0.278|   -0.529|-204.649| -259.893|    99.28%|   0:00:01.0| 1659.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_7__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_8_/D                                          |
|  -0.278|   -0.529|-204.322| -259.567|    99.29%|   0:00:00.0| 1659.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_6__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_9_/D                                          |
|  -0.278|   -0.529|-204.245| -259.489|    99.29%|   0:00:01.0| 1659.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_16_/D                                         |
|  -0.278|   -0.529|-204.160| -259.405|    99.29%|   0:00:01.0| 1659.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_12_/D   |
|  -0.278|   -0.529|-204.161| -259.406|    99.29%|   0:00:00.0| 1659.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_18_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:35.9 real=0:00:36.0 mem=1659.0M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.529|   -0.529| -55.245| -259.406|    99.29%|   0:00:00.0| 1659.0M|   WC_VIEW|  default| sum_out[79]                                        |
|  -0.529|   -0.529| -54.963| -259.124|    99.29%|   0:00:00.0| 1659.0M|   WC_VIEW|  default| sum_out[84]                                        |
|  -0.529|   -0.529| -54.848| -259.009|    99.29%|   0:00:00.0| 1659.0M|   WC_VIEW|  default| sum_out[19]                                        |
|  -0.529|   -0.529| -53.978| -258.139|    99.30%|   0:00:00.0| 1659.0M|   WC_VIEW|  default| sum_out[43]                                        |
|  -0.529|   -0.529| -53.539| -257.701|    99.30%|   0:00:00.0| 1659.0M|   WC_VIEW|  default| sum_out[52]                                        |
|  -0.529|   -0.529| -52.713| -256.875|    99.30%|   0:00:01.0| 1659.0M|   WC_VIEW|  default| sum_out[103]                                       |
|  -0.529|   -0.529| -52.689| -256.850|    99.30%|   0:00:00.0| 1659.0M|   WC_VIEW|  default| sum_out[89]                                        |
|  -0.529|   -0.529| -52.153| -256.314|    99.31%|   0:00:00.0| 1659.0M|   WC_VIEW|  default| sum_out[74]                                        |
|  -0.529|   -0.529| -51.730| -255.891|    99.32%|   0:00:00.0| 1659.0M|   WC_VIEW|  default| sum_out[63]                                        |
|  -0.529|   -0.529| -51.607| -255.768|    99.32%|   0:00:00.0| 1659.0M|   WC_VIEW|  default| sum_out[146]                                       |
|  -0.529|   -0.529| -51.340| -255.501|    99.32%|   0:00:00.0| 1659.0M|   WC_VIEW|  default| sum_out[20]                                        |
|  -0.529|   -0.529| -51.158| -255.319|    99.32%|   0:00:00.0| 1659.0M|   WC_VIEW|  default| sum_out[113]                                       |
|  -0.529|   -0.529| -51.112| -255.273|    99.32%|   0:00:00.0| 1659.0M|   WC_VIEW|  default| sum_out[51]                                        |
|  -0.529|   -0.529| -50.884| -255.046|    99.32%|   0:00:00.0| 1659.0M|   WC_VIEW|  default| sum_out[97]                                        |
|  -0.529|   -0.529| -50.799| -254.960|    99.33%|   0:00:00.0| 1659.0M|   WC_VIEW|  default| sum_out[67]                                        |
|  -0.529|   -0.529| -50.707| -254.868|    99.33%|   0:00:00.0| 1659.0M|   WC_VIEW|  default| sum_out[121]                                       |
|  -0.529|   -0.529| -50.585| -254.746|    99.33%|   0:00:00.0| 1659.0M|   WC_VIEW|  default| sum_out[139]                                       |
|  -0.529|   -0.529| -50.585| -254.746|    99.33%|   0:00:00.0| 1659.0M|   WC_VIEW|  default| sum_out[79]                                        |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.7 real=0:00:01.0 mem=1659.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:36.7 real=0:00:37.0 mem=1659.0M) ***
** GigaOpt Optimizer WNS Slack -0.529 TNS Slack -254.746 Density 99.33
*** Starting refinePlace (1:05:25 mem=1659.0M) ***
Total net bbox length = 4.740e+05 (2.337e+05 2.403e+05) (ext = 2.516e+04)
**ERROR: (IMPSP-2002):	Density too high (99.3%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 4.740e+05 (2.337e+05 2.403e+05) (ext = 2.516e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1659.0MB
*** Finished refinePlace (1:05:25 mem=1659.0M) ***
Finished re-routing un-routed nets (0:00:00.0 1659.0M)


Density : 0.9933
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:00.8 real=0:00:01.0 mem=1659.0M) ***
** GigaOpt Optimizer WNS Slack -0.529 TNS Slack -254.746 Density 99.33
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 209 constrained nets 
Layer 7 has 230 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:38.2 real=0:00:38.0 mem=1659.0M) ***

End: GigaOpt TNS recovery
*** Steiner Routed Nets: 0.152%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 96 nets with fixed/cover wires excluded.
Info: 209 clock nets excluded from IPO operation.
*info: 209 clock nets excluded
*info: 2 special nets excluded.
*info: 257 no-driver nets excluded.
*info: 96 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.529 TNS Slack -254.746 Density 99.33
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.278|   -0.529|-204.161| -254.746|    99.33%|   0:00:00.0| 1659.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_18_/D   |
|  -0.278|   -0.529|-204.161| -254.746|    99.33%|   0:00:02.0| 1659.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_34_/D                                           |
|  -0.278|   -0.529|-204.161| -254.746|    99.33%|   0:00:00.0| 1659.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_12_/D   |
|  -0.278|   -0.529|-204.161| -254.746|    99.33%|   0:00:00.0| 1659.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_18_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:02.6 real=0:00:02.0 mem=1659.0M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.529|   -0.529| -50.585| -254.746|    99.33%|   0:00:01.0| 1659.0M|   WC_VIEW|  default| sum_out[79]                                        |
|  -0.529|   -0.529| -50.585| -254.746|    99.33%|   0:00:00.0| 1659.0M|   WC_VIEW|  default| sum_out[146]                                       |
|  -0.529|   -0.529| -50.585| -254.746|    99.33%|   0:00:00.0| 1659.0M|   WC_VIEW|  default| sum_out[141]                                       |
|  -0.529|   -0.529| -50.585| -254.746|    99.33%|   0:00:00.0| 1659.0M|   WC_VIEW|  default| sum_out[79]                                        |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:01.0 mem=1659.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:02.8 real=0:00:03.0 mem=1659.0M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 209 constrained nets 
Layer 7 has 230 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:03.2 real=0:00:04.0 mem=1659.0M) ***

End: GigaOpt Optimization in post-eco TNS mode
**optDesign ... cpu = 0:06:53, real = 0:06:52, mem = 1476.0M, totSessionCpu=1:05:33 **
** Profile ** Start :  cpu=0:00:00.0, mem=1476.0M
** Profile ** Other data :  cpu=0:00:00.1, mem=1476.0M
** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1484.0M
** Profile ** DRVs :  cpu=0:00:00.6, mem=1484.0M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.529  | -0.278  | -0.529  |
|           TNS (ns):|-254.747 |-204.162 | -50.585 |
|    Violating Paths:|  1789   |  1629   |   160   |
|          All Paths:|  6712   |  5278   |  5570   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 64.631%
       (99.328% with Fillers)
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1484.0M
Info: 96 nets with fixed/cover wires excluded.
Info: 209 clock nets excluded from IPO operation.
WC_VIEW BC_VIEW

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1247.10MB/1247.10MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1247.10MB/1247.10MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1247.10MB/1247.10MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-09 21:11:11 (2025-Mar-10 04:11:11 GMT)
2025-Mar-09 21:11:11 (2025-Mar-10 04:11:11 GMT): 10%
2025-Mar-09 21:11:11 (2025-Mar-10 04:11:11 GMT): 20%
2025-Mar-09 21:11:11 (2025-Mar-10 04:11:11 GMT): 30%
2025-Mar-09 21:11:11 (2025-Mar-10 04:11:11 GMT): 40%
2025-Mar-09 21:11:11 (2025-Mar-10 04:11:11 GMT): 50%
2025-Mar-09 21:11:11 (2025-Mar-10 04:11:11 GMT): 60%
2025-Mar-09 21:11:11 (2025-Mar-10 04:11:11 GMT): 70%
2025-Mar-09 21:11:11 (2025-Mar-10 04:11:11 GMT): 80%
2025-Mar-09 21:11:11 (2025-Mar-10 04:11:11 GMT): 90%

Finished Levelizing
2025-Mar-09 21:11:11 (2025-Mar-10 04:11:11 GMT)

Starting Activity Propagation
2025-Mar-09 21:11:11 (2025-Mar-10 04:11:11 GMT)
2025-Mar-09 21:11:11 (2025-Mar-10 04:11:11 GMT): 10%
2025-Mar-09 21:11:12 (2025-Mar-10 04:11:12 GMT): 20%

Finished Activity Propagation
2025-Mar-09 21:11:12 (2025-Mar-10 04:11:12 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1249.89MB/1249.89MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-09 21:11:12 (2025-Mar-10 04:11:12 GMT)
 ... Calculating switching power
2025-Mar-09 21:11:12 (2025-Mar-10 04:11:12 GMT): 10%
2025-Mar-09 21:11:12 (2025-Mar-10 04:11:12 GMT): 20%
2025-Mar-09 21:11:13 (2025-Mar-10 04:11:13 GMT): 30%
2025-Mar-09 21:11:13 (2025-Mar-10 04:11:13 GMT): 40%
2025-Mar-09 21:11:13 (2025-Mar-10 04:11:13 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-09 21:11:13 (2025-Mar-10 04:11:13 GMT): 60%
2025-Mar-09 21:11:14 (2025-Mar-10 04:11:14 GMT): 70%
2025-Mar-09 21:11:15 (2025-Mar-10 04:11:15 GMT): 80%
2025-Mar-09 21:11:15 (2025-Mar-10 04:11:15 GMT): 90%

Finished Calculating power
2025-Mar-09 21:11:16 (2025-Mar-10 04:11:16 GMT)
Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total)=1249.89MB/1249.89MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1249.89MB/1249.89MB)

Ended Power Analysis: (cpu=0:00:06, real=0:00:06, mem(process/total)=1249.89MB/1249.89MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-09 21:11:16 (2025-Mar-10 04:11:16 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: core
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       84.08610225 	   64.4518%
Total Switching Power:      44.61689116 	   34.1987%
Total Leakage Power:         1.76058747 	    1.3495%
Total Power:               130.46358103
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         42.01        3.06      0.3181       45.39       34.79
Macro                                  0           0      0.3493      0.3493      0.2677
IO                                     0           0           0           0           0
Combinational                      37.71       33.33       1.064       72.11       55.27
Clock (Combinational)              4.359       8.223     0.02953       12.61       9.667
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              84.09       44.62       1.761       130.5         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      84.09       44.62       1.761       130.5         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                4.359       8.223     0.02953       12.61       9.667
-----------------------------------------------------------------------------------------
Total                              4.359       8.223     0.02953       12.61       9.667
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: mac_array_instance/FE_USKC5330_CTS_61 (CKBD16): 	    0.1543
* 		Highest Leakage Power: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1305 (FA1D4): 	 0.0002652
* 		Total Cap: 	2.21615e-10 F
* 		Total instances in design: 59728
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap: 28129
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1254.77MB/1254.77MB)

Begin: Power Optimization
Reclaim Optimization WNS Slack -0.529  TNS Slack -254.746 Density 99.33
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    99.33%|        -|  -0.529|-254.746|   0:00:00.0| 1632.8M|
|    99.33%|        0|  -0.529|-254.746|   0:00:04.0| 1632.8M|
|    99.33%|        0|  -0.529|-254.746|   0:00:13.0| 1632.8M|
|    99.26%|       82|  -0.529|-254.745|   0:00:24.0| 1627.1M|
|    99.26%|        1|  -0.529|-254.745|   0:00:01.0| 1627.1M|
|    98.70%|     2532|  -0.529|-253.099|   0:00:19.0| 1630.2M|
|    98.70%|       57|  -0.529|-253.039|   0:00:01.0| 1630.2M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.529  TNS Slack -253.039 Density 98.70
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 209 constrained nets 
Layer 7 has 230 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Power Optimization (cpu = 0:01:03) (real = 0:01:04) **
Executing incremental physical updates
*** Starting refinePlace (1:06:45 mem=1595.9M) ***
Total net bbox length = 4.740e+05 (2.337e+05 2.404e+05) (ext = 2.516e+04)
Density distribution unevenness ratio = 2.139%
Density distribution unevenness ratio = 2.061%
Move report: Timing Driven Placement moves 50359 insts, mean move: 1.56 um, max move: 36.60 um
	Max move on inst (mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U1005): (427.80, 319.60) --> (407.40, 303.40)
	Runtime: CPU: 0:00:11.6 REAL: 0:00:11.0 MEM: 1595.9MB
Density distribution unevenness ratio = 2.064%
Move report: Detail placement moves 54685 insts, mean move: 2.30 um, max move: 44.00 um
	Max move on inst (mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U334): (416.00, 301.60) --> (415.20, 344.80)
	Runtime: CPU: 0:00:02.5 REAL: 0:00:03.0 MEM: 1595.9MB
Summary Report:
Instances move: 30682 (out of 31396 movable)
Mean displacement: 3.25 um
Max displacement: 44.20 um (Instance: mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U334) (414.2, 301.6) -> (415.2, 344.8)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 5.188e+05 (2.631e+05 2.558e+05) (ext = 2.506e+04)
Runtime: CPU: 0:00:14.2 REAL: 0:00:14.0 MEM: 1595.9MB
*** Finished refinePlace (1:06:59 mem=1595.9M) ***
Checking setup slack degradation ...
Info: 96 nets with fixed/cover wires excluded.
Info: 209 clock nets excluded from IPO operation.
Info: 96 nets with fixed/cover wires excluded.
Info: 209 clock nets excluded from IPO operation.
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.529|   -0.529|-253.039| -253.039|    98.70%|   0:00:00.0| 1630.2M|   WC_VIEW|  default| sum_out[79]                                        |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish post-CTS Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1630.2M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.5 real=0:00:00.0 mem=1630.2M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 209 constrained nets 
Layer 7 has 230 constrained nets 
**** End NDR-Layer Usage Statistics ****

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1347.66MB/1347.66MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1347.66MB/1347.66MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1347.66MB/1347.66MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-09 21:12:41 (2025-Mar-10 04:12:41 GMT)
2025-Mar-09 21:12:41 (2025-Mar-10 04:12:41 GMT): 10%
2025-Mar-09 21:12:41 (2025-Mar-10 04:12:41 GMT): 20%
2025-Mar-09 21:12:41 (2025-Mar-10 04:12:41 GMT): 30%
2025-Mar-09 21:12:41 (2025-Mar-10 04:12:41 GMT): 40%
2025-Mar-09 21:12:41 (2025-Mar-10 04:12:41 GMT): 50%
2025-Mar-09 21:12:41 (2025-Mar-10 04:12:41 GMT): 60%
2025-Mar-09 21:12:41 (2025-Mar-10 04:12:41 GMT): 70%
2025-Mar-09 21:12:42 (2025-Mar-10 04:12:42 GMT): 80%
2025-Mar-09 21:12:42 (2025-Mar-10 04:12:42 GMT): 90%

Finished Levelizing
2025-Mar-09 21:12:42 (2025-Mar-10 04:12:42 GMT)

Starting Activity Propagation
2025-Mar-09 21:12:42 (2025-Mar-10 04:12:42 GMT)
2025-Mar-09 21:12:42 (2025-Mar-10 04:12:42 GMT): 10%
2025-Mar-09 21:12:42 (2025-Mar-10 04:12:42 GMT): 20%

Finished Activity Propagation
2025-Mar-09 21:12:43 (2025-Mar-10 04:12:43 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1347.66MB/1347.66MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-09 21:12:43 (2025-Mar-10 04:12:43 GMT)
 ... Calculating switching power
2025-Mar-09 21:12:43 (2025-Mar-10 04:12:43 GMT): 10%
2025-Mar-09 21:12:43 (2025-Mar-10 04:12:43 GMT): 20%
2025-Mar-09 21:12:43 (2025-Mar-10 04:12:43 GMT): 30%
2025-Mar-09 21:12:43 (2025-Mar-10 04:12:43 GMT): 40%
2025-Mar-09 21:12:43 (2025-Mar-10 04:12:43 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-09 21:12:44 (2025-Mar-10 04:12:44 GMT): 60%
2025-Mar-09 21:12:45 (2025-Mar-10 04:12:45 GMT): 70%
2025-Mar-09 21:12:45 (2025-Mar-10 04:12:45 GMT): 80%
2025-Mar-09 21:12:46 (2025-Mar-10 04:12:46 GMT): 90%

Finished Calculating power
2025-Mar-09 21:12:46 (2025-Mar-10 04:12:46 GMT)
Ended Power Computation: (cpu=0:00:04, real=0:00:03, mem(process/total)=1347.66MB/1347.66MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1347.66MB/1347.66MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:05, mem(process/total)=1347.66MB/1347.66MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-09 21:12:46 (2025-Mar-10 04:12:46 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: core
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       83.25115979 	   64.5251%
Total Switching Power:      44.04532174 	   34.1380%
Total Leakage Power:         1.72487948 	    1.3369%
Total Power:               129.02136114
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         42.01       3.035      0.3174       45.36       35.16
Macro                                  0           0      0.3493      0.3493      0.2707
IO                                     0           0           0           0           0
Combinational                      36.89       32.79       1.029       70.71        54.8
Clock (Combinational)              4.359       8.217     0.02953       12.61        9.77
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              83.25       44.05       1.725         129         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      83.25       44.05       1.725         129         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                4.359       8.217     0.02953       12.61        9.77
-----------------------------------------------------------------------------------------
Total                              4.359       8.217     0.02953       12.61        9.77
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: mac_array_instance/FE_USKC5330_CTS_61 (CKBD16): 	    0.1543
* 		Highest Leakage Power: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1305 (FA1D4): 	 0.0002652
* 		Total Cap: 	2.19056e-10 F
* 		Total instances in design: 59618
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap: 28129
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1347.66MB/1347.66MB)

*** Finished Leakage Power Optimization (cpu=0:01:30, real=0:01:30, mem=1479.42M, totSessionCpu=1:07:11).
Extraction called for design 'core' of instances=59618 and nets=33694 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:01.0  MEM: 1460.738M)
doiPBLastSyncSlave
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1539.45 CPU=0:00:03.9 REAL=0:00:04.0)
*** CDM Built up (cpu=0:00:05.4  real=0:00:05.0  mem= 1539.5M) ***

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1282.80MB/1282.80MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1282.80MB/1282.80MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1282.80MB/1282.80MB)

Begin Processing Signal Activity


Starting Activity Propagation
2025-Mar-09 21:12:54 (2025-Mar-10 04:12:54 GMT)
2025-Mar-09 21:12:55 (2025-Mar-10 04:12:55 GMT): 10%
2025-Mar-09 21:12:55 (2025-Mar-10 04:12:55 GMT): 20%

Finished Activity Propagation
2025-Mar-09 21:12:56 (2025-Mar-10 04:12:56 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1283.36MB/1283.36MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-09 21:12:56 (2025-Mar-10 04:12:56 GMT)
 ... Calculating switching power
2025-Mar-09 21:12:56 (2025-Mar-10 04:12:56 GMT): 10%
2025-Mar-09 21:12:56 (2025-Mar-10 04:12:56 GMT): 20%
2025-Mar-09 21:12:56 (2025-Mar-10 04:12:56 GMT): 30%
2025-Mar-09 21:12:56 (2025-Mar-10 04:12:56 GMT): 40%
2025-Mar-09 21:12:56 (2025-Mar-10 04:12:56 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-09 21:12:57 (2025-Mar-10 04:12:57 GMT): 60%
2025-Mar-09 21:12:57 (2025-Mar-10 04:12:57 GMT): 70%
2025-Mar-09 21:12:58 (2025-Mar-10 04:12:58 GMT): 80%
2025-Mar-09 21:12:59 (2025-Mar-10 04:12:59 GMT): 90%

Finished Calculating power
2025-Mar-09 21:12:59 (2025-Mar-10 04:12:59 GMT)
Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total)=1283.36MB/1283.36MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1283.36MB/1283.36MB)

Ended Power Analysis: (cpu=0:00:06, real=0:00:05, mem(process/total)=1283.36MB/1283.36MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-09 21:12:59 (2025-Mar-10 04:12:59 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: core

*

*	Liberty Libraries used: 

*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib

*

*	Power Domain used: 

*		Rail:        VDD 	Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/core_postCTS.power

*

-----------------------------------------------------------------------------------------



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       83.25075504 	   64.5250%
Total Switching Power:      44.04532174 	   34.1381%
Total Leakage Power:         1.72487948 	    1.3369%
Total Power:               129.02095643
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         42.01       3.035      0.3174       45.36       35.16
Macro                                  0           0      0.3493      0.3493      0.2707
IO                                     0           0           0           0           0
Combinational                      36.89       32.79       1.029       70.71        54.8
Clock (Combinational)              4.359       8.217     0.02953       12.61        9.77
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              83.25       44.05       1.725         129         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      83.25       44.05       1.725         129         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                4.359       8.217     0.02953       12.61        9.77
-----------------------------------------------------------------------------------------
Total                              4.359       8.217     0.02953       12.61        9.77
-----------------------------------------------------------------------------------------
Total leakage power = 1.72488 mW
Cell usage statistics:  
Library tcbn65gpluswc , 59618 cells ( 100.000000%) , 1.72488 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1283.69MB/1283.69MB)


Output file is ./timingReports/core_postCTS.power.
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:08:44, real = 0:08:43, mem = 1477.4M, totSessionCpu=1:07:24 **
** Profile ** Start :  cpu=0:00:00.0, mem=1477.4M
** Profile ** Other data :  cpu=0:00:00.1, mem=1477.4M
** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1487.4M
** Profile ** Total reports :  cpu=0:00:01.0, mem=1479.4M
** Profile ** DRVs :  cpu=0:00:00.6, mem=1479.4M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.529  | -0.276  | -0.529  |
|           TNS (ns):|-253.387 |-202.637 | -50.750 |
|    Violating Paths:|  1779   |  1619   |   160   |
|          All Paths:|  6712   |  5278   |  5570   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 63.998%
       (98.695% with Fillers)
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1479.4M
**optDesign ... cpu = 0:08:46, real = 0:08:45, mem = 1477.4M, totSessionCpu=1:07:26 **
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
Set place::cacheFPlanSiteMark to 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3442          7  The version of the capacitance table fil...
ERROR     IMPSP-2002           8  Density too high (%.1f%%), stopping deta...
WARNING   IMPOPT-3663          1  Power view is not set. First setup analy...
WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
WARNING   IMPCCOPT-1361        6  Routing info for %s nets in clock tree %...
WARNING   IMPCCOPT-2231        4  CCOpt data structures have been affected...
WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
*** Message Summary: 21 warning(s), 8 error(s)

**ccopt_design ... cpu = 0:10:42, real = 0:10:40, mem = 1415.6M, totSessionCpu=1:07:27 **
<CMD> set_propagated_clock [all_clocks]
<CMD> optDesign -postCTS -hold
GigaOpt running with 1 threads.
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1421.6M, totSessionCpu=1:07:28 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -noEcoRoute
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1421.6M)
DEL0 does not have usable cells
 This may be because it is dont_use, or because it has no LEF.
 **WARN: (IMPOPT-3080):	All delay cells are dont_use. Buffers will be used to fix hold violations.
Type 'man IMPOPT-3080' for more detail.
GigaOpt Hold Optimizer is used
Include MVT Delays for Hold Opt
<optDesign CMD> fixhold  no -lvt Cells
**INFO: Num dontuse cells 396, Num usable cells 544
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 396, Num usable cells 544
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=1:07:29 mem=1419.6M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
End delay calculation. (MEM=1.80859 CPU=0:00:04.0 REAL=0:00:04.0)
*** CDM Built up (cpu=0:00:04.6  real=0:00:04.0  mem= 1.8M) ***
*** Done Building Timing Graph (cpu=0:00:05.2 real=0:00:05.0 totSessionCpu=0:00:12.7 mem=1.8M)

Active hold views:
 BC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:06.7 real=0:00:07.0 totSessionCpu=0:00:12.7 mem=1.8M ***
** Profile ** Start :  cpu=0:00:00.0, mem=1.8M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=1.8M
Done building hold timer [44348 node(s), 77382 edge(s), 1 view(s)] (fixHold) cpu=0:00:08.8 real=0:00:09.0 totSessionCpu=0:00:14.8 mem=1.8M ***

_______________________________________________________________________
Done building cte setup timing graph (fixHold) cpu=0:00:09.4 real=0:00:10.0 totSessionCpu=1:07:39 mem=1419.6M ***
** Profile ** Start :  cpu=0:00:00.0, mem=1419.6M
** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1427.6M
Restoring autoHoldViews:  BC_VIEW
** Profile ** Start :  cpu=0:00:00.0, mem=1427.6M
** Profile ** Other data :  cpu=0:00:00.2, mem=1427.6M
** Profile ** DRVs :  cpu=0:00:00.4, mem=1427.6M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.529  | -0.276  | -0.529  |
|           TNS (ns):|-253.387 |-202.637 | -50.750 |
|    Violating Paths:|  1779   |  1619   |   160   |
|          All Paths:|  6712   |  5278   |  5570   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.121  | -0.121  |  0.000  |
|           TNS (ns):| -8.302  | -8.302  |  0.000  |
|    Violating Paths:|   217   |   217   |    0    |
|          All Paths:|  5278   |  5278   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 63.998%
       (98.695% with Fillers)
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------

*Info: minBufDelay = 55.1 ps, libStdDelay = 14.2 ps, minBufSize = 5760000 (4.0)
*Info: worst delay setup view: WC_VIEW
**optDesign ... cpu = 0:00:14, real = 0:00:15, mem = 1427.6M, totSessionCpu=1:07:42 **
*info: Run optDesign holdfix with 1 thread.
Info: 96 nets with fixed/cover wires excluded.
Info: 209 clock nets excluded from IPO operation.

*** Starting Core Fixing (fixHold) cpu=0:00:13.7 real=0:00:14.0 totSessionCpu=1:07:43 mem=1636.2M density=98.695% ***

Phase I ......
Executing transform: ECO Safe Resize
**Info: Stopping hold fixing due to density exceeding max design density 95.000%
===========================================================================================
  Phase 1 : Step 1 Iter 0 Summary (ECO Safe Resize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.1208
      TNS :      -8.3014
      #VP :          217
  Density :      98.695%
------------------------------------------------------------------------------------------
 cpu=0:00:14.2 real=0:00:15.0 totSessionCpu=1:07:43 mem=1636.2M
===========================================================================================

Executing transform: AddBuffer + LegalResize
**Info: Stopping hold fixing due to density exceeding max design density 95.000%
===========================================================================================
  Phase 1 : Step 2 Iter 0 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.1208
      TNS :      -8.3014
      #VP :          217
  Density :      98.695%
------------------------------------------------------------------------------------------
 cpu=0:00:14.4 real=0:00:15.0 totSessionCpu=1:07:44 mem=1636.2M
===========================================================================================


*** Finished Core Fixing (fixHold) cpu=0:00:14.6 real=0:00:15.0 totSessionCpu=1:07:44 mem=1636.2M density=98.695% ***
*info:


=======================================================================
                Reasons for remaining hold violations
=======================================================================
*info: Total 1609 net(s) have violated hold timing slacks.

Buffering failure reasons
------------------------------------------------

Resizing failure reasons
------------------------------------------------

*info: net names were printed out to logv file

*** Finish Post CTS Hold Fixing (cpu=0:00:14.7 real=0:00:15.0 totSessionCpu=1:07:44 mem=1636.2M density=98.695%) ***
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:16, real = 0:00:17, mem = 1478.2M, totSessionCpu=1:07:44 **
** Profile ** Start :  cpu=0:00:00.0, mem=1478.2M
** Profile ** Other data :  cpu=0:00:00.1, mem=1478.2M
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
End delay calculation. (MEM=6.18359 CPU=0:00:03.9 REAL=0:00:04.0)
*** CDM Built up (cpu=0:00:04.5  real=0:00:05.0  mem= 6.2M) ***
*** Done Building Timing Graph (cpu=0:00:05.1 real=0:00:05.0 totSessionCpu=0:00:20.5 mem=6.2M)
** Profile ** Overall slacks :  cpu=-1:0-7:0-3.-4, mem=6.2M
** Profile ** Total reports :  cpu=0:00:00.3, mem=0.0M

_______________________________________________________________________
** Profile ** Overall slacks :  cpu=0:00:06.3, mem=1488.2M
** Profile ** Total reports :  cpu=0:00:01.0, mem=1480.2M
** Profile ** DRVs :  cpu=0:00:00.6, mem=1480.2M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.529  | -0.276  | -0.529  |
|           TNS (ns):|-253.387 |-202.637 | -50.750 |
|    Violating Paths:|  1779   |  1619   |   160   |
|          All Paths:|  6712   |  5278   |  5570   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.121  | -0.121  |  0.000  |
|           TNS (ns):| -8.302  | -8.302  |  0.000  |
|    Violating Paths:|   217   |   217   |    0    |
|          All Paths:|  5278   |  5278   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 63.998%
       (98.695% with Fillers)
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1480.2M
**optDesign ... cpu = 0:00:24, real = 0:00:26, mem = 1478.2M, totSessionCpu=1:07:52 **
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> saveDesign cts.enc
Writing Netlist "cts.enc.dat.tmp/core.v.gz" ...
Saving AAE Data ...
Saving scheduling_file.cts.18281 in cts.enc.dat/scheduling_file.cts
Saving preference file cts.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving floorplan file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement file ...
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.5 real=0:00:01.0 mem=1478.2M) ***
Saving DEF file ...
Saving rc congestion map cts.enc.dat.tmp/core.congmap.gz ...
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
Cmin Cmax
Generated self-contained design cts.enc.dat.tmp

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 0 warning(s), 3 error(s)

<CMD> setNanoRouteMode -quiet -drouteAllowMergedWireAtPin false
<CMD> setNanoRouteMode -quiet -drouteFixAntenna true
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
<CMD> setNanoRouteMode -quiet -routeWithSiDriven true
<CMD> setNanoRouteMode -quiet -routeSiEffort medium
<CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix false
<CMD> setNanoRouteMode -quiet -drouteAutoStop true
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly false
<CMD> setNanoRouteMode -quiet -drouteStartIteration default
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> routeDesign
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1215.74 (MB), peak = 1353.05 (MB)
#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping  will be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
#**INFO: auto set of routeReserveSpaceForMultiCut to true
#**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
Begin checking placement ... (start mem=1420.4M, init mem=1420.4M)
*info: Placed = 59618          (Fixed = 93)
*info: Unplaced = 0           
Placement Density:98.70%(207117/209855)
Finished checkPlace (cpu: total=0:00:00.3, vio checks=0:00:00.2; mem=1420.4M)
#**INFO: honoring user setting for routeWithTimingDriven set to true
#**INFO: honoring user setting for routeWithSiDriven set to true

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (96) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1420.4M) ***
#Start route 209 clock nets...

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteEndIteration 5
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Sun Mar  9 21:13:34 2025
#
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_45_ connects to NET mac_array_instance/col_idx_5__mac_col_inst/CTS_7 at location ( 441.700 311.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_44_ connects to NET mac_array_instance/col_idx_5__mac_col_inst/CTS_7 at location ( 438.500 313.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_46_ connects to NET mac_array_instance/col_idx_5__mac_col_inst/CTS_7 at location ( 448.100 306.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_45_ connects to NET mac_array_instance/col_idx_5__mac_col_inst/CTS_7 at location ( 445.700 309.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_44_ connects to NET mac_array_instance/col_idx_5__mac_col_inst/CTS_7 at location ( 440.500 307.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_47_ connects to NET mac_array_instance/col_idx_5__mac_col_inst/CTS_7 at location ( 440.100 299.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_47_ connects to NET mac_array_instance/col_idx_5__mac_col_inst/CTS_7 at location ( 433.900 299.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_63_ connects to NET mac_array_instance/col_idx_5__mac_col_inst/CTS_7 at location ( 432.900 291.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_63_ connects to NET mac_array_instance/col_idx_5__mac_col_inst/CTS_7 at location ( 429.300 288.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_62_ connects to NET mac_array_instance/col_idx_5__mac_col_inst/CTS_7 at location ( 426.500 291.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_62_ connects to NET mac_array_instance/col_idx_5__mac_col_inst/CTS_7 at location ( 425.700 289.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_61_ connects to NET mac_array_instance/col_idx_5__mac_col_inst/CTS_7 at location ( 421.900 291.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_60_ connects to NET mac_array_instance/col_idx_5__mac_col_inst/CTS_7 at location ( 413.100 291.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_ connects to NET mac_array_instance/col_idx_5__mac_col_inst/CTS_7 at location ( 420.300 288.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_15_ connects to NET mac_array_instance/col_idx_5__mac_col_inst/CTS_7 at location ( 411.900 286.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_15_ connects to NET mac_array_instance/col_idx_5__mac_col_inst/CTS_7 at location ( 405.700 286.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_14_ connects to NET mac_array_instance/col_idx_5__mac_col_inst/CTS_7 at location ( 406.500 281.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_14_ connects to NET mac_array_instance/col_idx_5__mac_col_inst/CTS_7 at location ( 405.100 275.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ connects to NET mac_array_instance/col_idx_5__mac_col_inst/CTS_7 at location ( 377.500 302.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_42_ connects to NET mac_array_instance/col_idx_5__mac_col_inst/CTS_7 at location ( 380.300 297.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (EMS-27) Message (NRDB-682) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_5__mac_col_inst/CTS_7 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET mac_array_instance/CTS_69 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_4__mac_col_inst/CTS_8 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET mac_array_instance/CTS_68 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_4__mac_col_inst/CTS_7 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET mac_array_instance/CTS_67 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET mac_array_instance/CTS_66 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_199 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_198 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_197 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_196 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_192 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET kmem_instance/CTS_4 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_190 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_188 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET psum_mem_instance/CTS_42 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_186 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET psum_mem_instance/CTS_41 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET psum_mem_instance/CTS_40 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET psum_mem_instance/CTS_39 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (EMS-27) Message (NRIG-44) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 33692 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1222.62 (MB), peak = 1353.05 (MB)
#Merging special wires...
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 47.675 404.910 ) on M1 for NET CTS_153. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 21.475 389.090 ) on M1 for NET CTS_153. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 19.275 399.890 ) on M1 for NET CTS_153. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 35.475 396.290 ) on M1 for NET CTS_153. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 46.075 396.290 ) on M1 for NET CTS_153. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 48.675 399.890 ) on M1 for NET CTS_153. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 41.475 399.890 ) on M1 for NET CTS_153. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 41.075 408.510 ) on M1 for NET CTS_153. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 21.475 390.510 ) on M1 for NET CTS_153. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 29.075 403.490 ) on M1 for NET CTS_153. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 29.475 390.510 ) on M1 for NET CTS_153. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 39.475 390.510 ) on M1 for NET CTS_153. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 58.075 404.910 ) on M1 for NET CTS_153. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 42.675 403.490 ) on M1 for NET CTS_153. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 47.875 403.490 ) on M1 for NET CTS_153. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 22.475 392.690 ) on M1 for NET CTS_153. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 23.875 403.490 ) on M1 for NET CTS_153. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 34.075 394.110 ) on M1 for NET CTS_153. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 56.075 403.490 ) on M1 for NET CTS_153. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 47.675 401.310 ) on M1 for NET CTS_153. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#Connectivity extraction summary:
#93 routed nets are extracted.
#    91 (0.27%) extracted nets are partially routed.
#3 routed nets are imported.
#113 (0.34%) nets are without wires.
#33485 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 33694.
#
#Number of eco nets is 91
#
#Start data preparation...
#
#Data preparation is done on Sun Mar  9 21:13:40 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Sun Mar  9 21:13:41 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        2306          79       25440    92.58%
#  Metal 2        V        2311          84       25440     0.71%
#  Metal 3        H        2385           0       25440     0.38%
#  Metal 4        V        1699         696       25440     3.10%
#  Metal 5        H        2385           0       25440     0.00%
#  Metal 6        V        2395           0       25440     0.00%
#  Metal 7        H         596           0       25440     0.00%
#  Metal 8        V         599           0       25440     0.00%
#  --------------------------------------------------------------
#  Total                  14676       4.48%  203520    12.10%
#
#  209 nets (0.62%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1227.26 (MB), peak = 1353.05 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1263.87 (MB), peak = 1353.05 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1263.95 (MB), peak = 1353.05 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 257 (skipped).
#Total number of nets with skipped attribute = 33228 (skipped).
#Total number of routable nets = 209.
#Total number of nets in the design = 33694.
#
#204 routable nets have only global wires.
#5 routable nets have only detail routed wires.
#33228 skipped nets have only detail routed wires.
#204 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#5 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                204               0  
#------------------------------------------------
#        Total                204               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                209                313           32915  
#-------------------------------------------------------------------
#        Total                209                313           32915  
#-------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 209
#Total wire length = 35300 um.
#Total half perimeter of net bounding box = 11237 um.
#Total wire length on LAYER M1 = 1 um.
#Total wire length on LAYER M2 = 591 um.
#Total wire length on LAYER M3 = 20531 um.
#Total wire length on LAYER M4 = 14049 um.
#Total wire length on LAYER M5 = 123 um.
#Total wire length on LAYER M6 = 6 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 15391
#Total number of multi-cut vias = 66 (  0.4%)
#Total number of single cut vias = 15325 ( 99.6%)
#Up-Via Summary (total 15391):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        5322 ( 98.8%)        66 (  1.2%)       5388
#  Metal 2        4821 (100.0%)         0 (  0.0%)       4821
#  Metal 3        5100 (100.0%)         0 (  0.0%)       5100
#  Metal 4          78 (100.0%)         0 (  0.0%)         78
#  Metal 5           4 (100.0%)         0 (  0.0%)          4
#-----------------------------------------------------------
#                15325 ( 99.6%)        66 (  0.4%)      15391 
#
#Total number of involved priority nets 204
#Maximum src to sink distance for priority net 387.8
#Average of max src_to_sink distance for priority net 52.6
#Average of ave src_to_sink distance for priority net 30.6
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1264.21 (MB), peak = 1353.05 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1238.23 (MB), peak = 1353.05 (MB)
#Start Track Assignment.
#Done with 2161 horizontal wires in 2 hboxes and 1039 vertical wires in 2 hboxes.
#Done with 50 horizontal wires in 2 hboxes and 19 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 209
#Total wire length = 36935 um.
#Total half perimeter of net bounding box = 11237 um.
#Total wire length on LAYER M1 = 1564 um.
#Total wire length on LAYER M2 = 591 um.
#Total wire length on LAYER M3 = 20553 um.
#Total wire length on LAYER M4 = 14067 um.
#Total wire length on LAYER M5 = 155 um.
#Total wire length on LAYER M6 = 5 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 15026
#Total number of multi-cut vias = 66 (  0.4%)
#Total number of single cut vias = 14960 ( 99.6%)
#Up-Via Summary (total 15026):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        5152 ( 98.7%)        66 (  1.3%)       5218
#  Metal 2        4650 (100.0%)         0 (  0.0%)       4650
#  Metal 3        5083 (100.0%)         0 (  0.0%)       5083
#  Metal 4          71 (100.0%)         0 (  0.0%)         71
#  Metal 5           4 (100.0%)         0 (  0.0%)          4
#-----------------------------------------------------------
#                14960 ( 99.6%)        66 (  0.4%)      15026 
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1254.95 (MB), peak = 1353.05 (MB)
#
#Cpu time = 00:00:08
#Elapsed time = 00:00:08
#Increased memory = 39.29 (MB)
#Total memory = 1254.95 (MB)
#Peak memory = 1353.05 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 6.3% of the total area was rechecked for DRC, and 66.0% required routing.
#    number of violations = 0
#57886 out of 59618 instances need to be verified(marked ipoed).
#    number of violations = 0
#cpu time = 00:00:55, elapsed time = 00:00:55, memory = 1282.26 (MB), peak = 1353.05 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1248.96 (MB), peak = 1353.05 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 209
#Total wire length = 30164 um.
#Total half perimeter of net bounding box = 11237 um.
#Total wire length on LAYER M1 = 4 um.
#Total wire length on LAYER M2 = 4239 um.
#Total wire length on LAYER M3 = 16511 um.
#Total wire length on LAYER M4 = 9410 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 13325
#Total number of multi-cut vias = 196 (  1.5%)
#Total number of single cut vias = 13129 ( 98.5%)
#Up-Via Summary (total 13325):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        5244 ( 96.4%)       196 (  3.6%)       5440
#  Metal 2        4832 (100.0%)         0 (  0.0%)       4832
#  Metal 3        3053 (100.0%)         0 (  0.0%)       3053
#-----------------------------------------------------------
#                13129 ( 98.5%)       196 (  1.5%)      13325 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:56
#Elapsed time = 00:00:56
#Increased memory = -7.72 (MB)
#Total memory = 1247.23 (MB)
#Peak memory = 1353.05 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:56
#Elapsed time = 00:00:56
#Increased memory = -7.72 (MB)
#Total memory = 1247.23 (MB)
#Peak memory = 1353.05 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:01:05
#Elapsed time = 00:01:05
#Increased memory = -4.55 (MB)
#Total memory = 1211.23 (MB)
#Peak memory = 1353.05 (MB)
#Number of warnings = 63
#Total number of warnings = 92
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sun Mar  9 21:14:39 2025
#

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Sun Mar  9 21:14:39 2025
#
#Generating timing data, please wait...
#33437 total nets, 209 already routed, 209 will ignore in trialRoute
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
#Dump tif for version 2.1
End delay calculation. (MEM=1497.86 CPU=0:00:03.9 REAL=0:00:04.0)
**WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
#Generating timing data took: cpu time = 00:00:09, elapsed time = 00:00:09, memory = 1178.90 (MB), peak = 1353.05 (MB)
#Done generating timing data.
#Start reading timing information from file .timing_file_18281.tif.gz ...
#Read in timing information for 403 ports, 31489 instances from timing file .timing_file_18281.tif.gz.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 33692 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#308/33437 = 0% of signal nets have been set as priority nets
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1128.50 (MB), peak = 1353.05 (MB)
#Merging special wires...
#Number of eco nets is 0
#
#Start data preparation...
#
#Data preparation is done on Sun Mar  9 21:14:53 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Sun Mar  9 21:14:53 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        2306          79       25440    92.58%
#  Metal 2        V        2311          84       25440     0.71%
#  Metal 3        H        2385           0       25440     0.38%
#  Metal 4        V        1699         696       25440     3.10%
#  Metal 5        H        2385           0       25440     0.00%
#  Metal 6        V        2395           0       25440     0.00%
#  Metal 7        H         596           0       25440     0.00%
#  Metal 8        V         599           0       25440     0.00%
#  --------------------------------------------------------------
#  Total                  14676       4.48%  203520    12.10%
#
#  209 nets (0.62%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1131.85 (MB), peak = 1353.05 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:18, elapsed time = 00:00:18, memory = 1249.91 (MB), peak = 1353.05 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1270.11 (MB), peak = 1353.05 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 257 (skipped).
#Total number of routable nets = 33437.
#Total number of nets in the design = 33694.
#
#33228 routable nets have only global wires.
#209 routable nets have only detail routed wires.
#313 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#209 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#------------------------------------------------
#        Rules   Misc Constraints   Unconstrained  
#------------------------------------------------
#      Default                313           32915  
#------------------------------------------------
#        Total                313           32915  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                209                313           32915  
#-------------------------------------------------------------------
#        Total                209                313           32915  
#-------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-3)         (4-6)         (7-9)       (10-12)   OverCon
#  --------------------------------------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2   1171(4.63%)    329(1.30%)     50(0.20%)     10(0.04%)   (6.17%)
#   Metal 3      7(0.03%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.03%)
#   Metal 4     16(0.06%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.06%)
#   Metal 5      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  --------------------------------------------------------------------------
#     Total   1194(0.67%)    329(0.18%)     50(0.03%)     10(0.01%)   (0.88%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 12
#  Overflow after GR: 0.01% H + 1.56% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 209
#Total wire length = 588404 um.
#Total half perimeter of net bounding box = 556957 um.
#Total wire length on LAYER M1 = 265 um.
#Total wire length on LAYER M2 = 133513 um.
#Total wire length on LAYER M3 = 224003 um.
#Total wire length on LAYER M4 = 136681 um.
#Total wire length on LAYER M5 = 63336 um.
#Total wire length on LAYER M6 = 4572 um.
#Total wire length on LAYER M7 = 12567 um.
#Total wire length on LAYER M8 = 13467 um.
#Total number of vias = 213155
#Total number of multi-cut vias = 196 (  0.1%)
#Total number of single cut vias = 212959 ( 99.9%)
#Up-Via Summary (total 213155):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      105008 ( 99.8%)       196 (  0.2%)     105204
#  Metal 2       77058 (100.0%)         0 (  0.0%)      77058
#  Metal 3       18778 (100.0%)         0 (  0.0%)      18778
#  Metal 4        6076 (100.0%)         0 (  0.0%)       6076
#  Metal 5        2304 (100.0%)         0 (  0.0%)       2304
#  Metal 6        2138 (100.0%)         0 (  0.0%)       2138
#  Metal 7        1597 (100.0%)         0 (  0.0%)       1597
#-----------------------------------------------------------
#               212959 ( 99.9%)       196 (  0.1%)     213155 
#
#Max overcon = 12 tracks.
#Total overcon = 0.88%.
#Worst layer Gcell overcon rate = 0.06%.
#cpu time = 00:00:24, elapsed time = 00:00:24, memory = 1270.20 (MB), peak = 1353.05 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1167.63 (MB), peak = 1353.05 (MB)
#Start Track Assignment.
#Done with 50948 horizontal wires in 2 hboxes and 42142 vertical wires in 2 hboxes.
#Done with 10684 horizontal wires in 2 hboxes and 8342 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 209
#Total wire length = 623857 um.
#Total half perimeter of net bounding box = 556957 um.
#Total wire length on LAYER M1 = 25216 um.
#Total wire length on LAYER M2 = 130631 um.
#Total wire length on LAYER M3 = 235805 um.
#Total wire length on LAYER M4 = 137032 um.
#Total wire length on LAYER M5 = 64211 um.
#Total wire length on LAYER M6 = 4635 um.
#Total wire length on LAYER M7 = 12777 um.
#Total wire length on LAYER M8 = 13549 um.
#Total number of vias = 213155
#Total number of multi-cut vias = 196 (  0.1%)
#Total number of single cut vias = 212959 ( 99.9%)
#Up-Via Summary (total 213155):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      105008 ( 99.8%)       196 (  0.2%)     105204
#  Metal 2       77058 (100.0%)         0 (  0.0%)      77058
#  Metal 3       18778 (100.0%)         0 (  0.0%)      18778
#  Metal 4        6076 (100.0%)         0 (  0.0%)       6076
#  Metal 5        2304 (100.0%)         0 (  0.0%)       2304
#  Metal 6        2138 (100.0%)         0 (  0.0%)       2138
#  Metal 7        1597 (100.0%)         0 (  0.0%)       1597
#-----------------------------------------------------------
#               212959 ( 99.9%)       196 (  0.1%)     213155 
#
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1191.71 (MB), peak = 1353.05 (MB)
#
#Cpu time = 00:00:35
#Elapsed time = 00:00:35
#Increased memory = 67.99 (MB)
#Total memory = 1191.71 (MB)
#Peak memory = 1353.05 (MB)
#routeSiEffort set to medium
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 346
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc   MinCut      Mar   Totals
#	M1          112       18       41       19        5        0        0      195
#	M2           70       40       39        0        0        0        1      150
#	M3            0        0        0        0        0        0        0        0
#	M4            0        0        0        0        0        0        0        0
#	M5            0        0        0        0        0        1        0        1
#	Totals      182       58       80       19        5        1        1      346
#cpu time = 00:04:55, elapsed time = 00:04:55, memory = 1247.99 (MB), peak = 1353.05 (MB)
#start 1st optimization iteration ...
#    number of violations = 249
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Totals
#	M1           40        8       25        0        1        0       74
#	M2           56       39       66        6        0        8      175
#	Totals       96       47       91        6        1        8      249
#cpu time = 00:00:10, elapsed time = 00:00:10, memory = 1201.11 (MB), peak = 1353.05 (MB)
#start 2nd optimization iteration ...
#    number of violations = 232
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Totals
#	M1           27        6       22        0        2        0       57
#	M2           52       20       73       20        0       10      175
#	Totals       79       26       95       20        2       10      232
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1202.12 (MB), peak = 1353.05 (MB)
#start 3rd optimization iteration ...
#    number of violations = 34
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp      Mar   Totals
#	M1            0        0        0        0        0        0
#	M2            5        1       19        6        3       34
#	Totals        5        1       19        6        3       34
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1200.71 (MB), peak = 1353.05 (MB)
#start 4th optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1200.74 (MB), peak = 1353.05 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 209
#Total wire length = 627449 um.
#Total half perimeter of net bounding box = 556957 um.
#Total wire length on LAYER M1 = 884 um.
#Total wire length on LAYER M2 = 156146 um.
#Total wire length on LAYER M3 = 229782 um.
#Total wire length on LAYER M4 = 147481 um.
#Total wire length on LAYER M5 = 65953 um.
#Total wire length on LAYER M6 = 6369 um.
#Total wire length on LAYER M7 = 9624 um.
#Total wire length on LAYER M8 = 11210 um.
#Total number of vias = 235719
#Total number of multi-cut vias = 1928 (  0.8%)
#Total number of single cut vias = 233791 ( 99.2%)
#Up-Via Summary (total 235719):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      108354 ( 98.9%)      1161 (  1.1%)     109515
#  Metal 2       94742 (100.0%)         0 (  0.0%)      94742
#  Metal 3       22577 (100.0%)         0 (  0.0%)      22577
#  Metal 4        6211 (100.0%)         0 (  0.0%)       6211
#  Metal 5         417 ( 35.2%)       767 ( 64.8%)       1184
#  Metal 6         880 (100.0%)         0 (  0.0%)        880
#  Metal 7         610 (100.0%)         0 (  0.0%)        610
#-----------------------------------------------------------
#               233791 ( 99.2%)      1928 (  0.8%)     235719 
#
#Total number of DRC violations = 0
#Cpu time = 00:05:23
#Elapsed time = 00:05:23
#Increased memory = -15.40 (MB)
#Total memory = 1176.31 (MB)
#Peak memory = 1353.05 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1178.07 (MB), peak = 1353.05 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 209
#Total wire length = 627449 um.
#Total half perimeter of net bounding box = 556957 um.
#Total wire length on LAYER M1 = 884 um.
#Total wire length on LAYER M2 = 156146 um.
#Total wire length on LAYER M3 = 229782 um.
#Total wire length on LAYER M4 = 147481 um.
#Total wire length on LAYER M5 = 65953 um.
#Total wire length on LAYER M6 = 6369 um.
#Total wire length on LAYER M7 = 9624 um.
#Total wire length on LAYER M8 = 11210 um.
#Total number of vias = 235719
#Total number of multi-cut vias = 1928 (  0.8%)
#Total number of single cut vias = 233791 ( 99.2%)
#Up-Via Summary (total 235719):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      108354 ( 98.9%)      1161 (  1.1%)     109515
#  Metal 2       94742 (100.0%)         0 (  0.0%)      94742
#  Metal 3       22577 (100.0%)         0 (  0.0%)      22577
#  Metal 4        6211 (100.0%)         0 (  0.0%)       6211
#  Metal 5         417 ( 35.2%)       767 ( 64.8%)       1184
#  Metal 6         880 (100.0%)         0 (  0.0%)        880
#  Metal 7         610 (100.0%)         0 (  0.0%)        610
#-----------------------------------------------------------
#               233791 ( 99.2%)      1928 (  0.8%)     235719 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Sun Mar  9 21:20:52 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1178.08 (MB), peak = 1353.05 (MB)
#
#Start Post Route Wire Spread.
#Done with 6589 horizontal wires in 3 hboxes and 5148 vertical wires in 3 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 209
#Total wire length = 632037 um.
#Total half perimeter of net bounding box = 556957 um.
#Total wire length on LAYER M1 = 884 um.
#Total wire length on LAYER M2 = 156779 um.
#Total wire length on LAYER M3 = 231815 um.
#Total wire length on LAYER M4 = 148942 um.
#Total wire length on LAYER M5 = 66275 um.
#Total wire length on LAYER M6 = 6379 um.
#Total wire length on LAYER M7 = 9680 um.
#Total wire length on LAYER M8 = 11282 um.
#Total number of vias = 235719
#Total number of multi-cut vias = 1928 (  0.8%)
#Total number of single cut vias = 233791 ( 99.2%)
#Up-Via Summary (total 235719):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      108354 ( 98.9%)      1161 (  1.1%)     109515
#  Metal 2       94742 (100.0%)         0 (  0.0%)      94742
#  Metal 3       22577 (100.0%)         0 (  0.0%)      22577
#  Metal 4        6211 (100.0%)         0 (  0.0%)       6211
#  Metal 5         417 ( 35.2%)       767 ( 64.8%)       1184
#  Metal 6         880 (100.0%)         0 (  0.0%)        880
#  Metal 7         610 (100.0%)         0 (  0.0%)        610
#-----------------------------------------------------------
#               233791 ( 99.2%)      1928 (  0.8%)     235719 
#
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1224.00 (MB), peak = 1353.05 (MB)
#
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 209
#Total wire length = 632037 um.
#Total half perimeter of net bounding box = 556957 um.
#Total wire length on LAYER M1 = 884 um.
#Total wire length on LAYER M2 = 156779 um.
#Total wire length on LAYER M3 = 231815 um.
#Total wire length on LAYER M4 = 148942 um.
#Total wire length on LAYER M5 = 66275 um.
#Total wire length on LAYER M6 = 6379 um.
#Total wire length on LAYER M7 = 9680 um.
#Total wire length on LAYER M8 = 11282 um.
#Total number of vias = 235719
#Total number of multi-cut vias = 1928 (  0.8%)
#Total number of single cut vias = 233791 ( 99.2%)
#Up-Via Summary (total 235719):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      108354 ( 98.9%)      1161 (  1.1%)     109515
#  Metal 2       94742 (100.0%)         0 (  0.0%)      94742
#  Metal 3       22577 (100.0%)         0 (  0.0%)      22577
#  Metal 4        6211 (100.0%)         0 (  0.0%)       6211
#  Metal 5         417 ( 35.2%)       767 ( 64.8%)       1184
#  Metal 6         880 (100.0%)         0 (  0.0%)        880
#  Metal 7         610 (100.0%)         0 (  0.0%)        610
#-----------------------------------------------------------
#               233791 ( 99.2%)      1928 (  0.8%)     235719 
#
#
#Start DRC checking..
#    number of violations = 0
#cpu time = 00:00:19, elapsed time = 00:00:19, memory = 1225.74 (MB), peak = 1353.05 (MB)
#CELL_VIEW core,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#Start Post Route via swapping..
#    number of violations = 0
#cpu time = 00:00:38, elapsed time = 00:00:38, memory = 1191.04 (MB), peak = 1353.05 (MB)
#    number of violations = 0
#cpu time = 00:00:40, elapsed time = 00:00:40, memory = 1191.40 (MB), peak = 1353.05 (MB)
#CELL_VIEW core,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 209
#Total wire length = 632037 um.
#Total half perimeter of net bounding box = 556957 um.
#Total wire length on LAYER M1 = 884 um.
#Total wire length on LAYER M2 = 156779 um.
#Total wire length on LAYER M3 = 231815 um.
#Total wire length on LAYER M4 = 148942 um.
#Total wire length on LAYER M5 = 66275 um.
#Total wire length on LAYER M6 = 6379 um.
#Total wire length on LAYER M7 = 9680 um.
#Total wire length on LAYER M8 = 11282 um.
#Total number of vias = 235719
#Total number of multi-cut vias = 163815 ( 69.5%)
#Total number of single cut vias = 71904 ( 30.5%)
#Up-Via Summary (total 235719):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       70259 ( 64.2%)     39256 ( 35.8%)     109515
#  Metal 2        1554 (  1.6%)     93188 ( 98.4%)      94742
#  Metal 3          65 (  0.3%)     22512 ( 99.7%)      22577
#  Metal 4           9 (  0.1%)      6202 ( 99.9%)       6211
#  Metal 5           1 (  0.1%)      1183 ( 99.9%)       1184
#  Metal 6          12 (  1.4%)       868 ( 98.6%)        880
#  Metal 7           4 (  0.7%)       606 ( 99.3%)        610
#-----------------------------------------------------------
#                71904 ( 30.5%)    163815 ( 69.5%)     235719 
#
#detailRoute Statistics:
#Cpu time = 00:06:32
#Elapsed time = 00:06:31
#Increased memory = -2.04 (MB)
#Total memory = 1189.67 (MB)
#Peak memory = 1353.05 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:07:19
#Elapsed time = 00:07:19
#Increased memory = -67.91 (MB)
#Total memory = 1143.32 (MB)
#Peak memory = 1353.05 (MB)
#Number of warnings = 0
#Total number of warnings = 92
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sun Mar  9 21:21:58 2025
#
#routeDesign: cpu time = 00:08:24, elapsed time = 00:08:24, memory = 1143.32 (MB), peak = 1353.05 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3442          1  The version of the capacitance table fil...
WARNING   IMPEXT-3493          1  The design extraction status has been re...
*** Message Summary: 2 warning(s), 0 error(s)

<CMD> setExtractRCMode -engine postRoute
<CMD> extractRC
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'core' of instances=59618 and nets=33694 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_18281_ieng6-ece-16.ucsd.edu_nbalasubramanian_ZwvVgd/core_18281_ygvEdm.rcdb.d  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1397.1M)
Extracted 10.0004% (CPU Time= 0:00:01.1  MEM= 1463.0M)
Extracted 20.0006% (CPU Time= 0:00:01.3  MEM= 1463.0M)
Extracted 30.0004% (CPU Time= 0:00:01.5  MEM= 1463.0M)
Extracted 40.0005% (CPU Time= 0:00:01.7  MEM= 1463.0M)
Extracted 50.0006% (CPU Time= 0:00:02.0  MEM= 1463.0M)
Extracted 60.0004% (CPU Time= 0:00:02.4  MEM= 1467.0M)
Extracted 70.0006% (CPU Time= 0:00:02.9  MEM= 1467.0M)
Extracted 80.0004% (CPU Time= 0:00:03.6  MEM= 1467.0M)
Extracted 90.0005% (CPU Time= 0:00:04.5  MEM= 1467.0M)
Extracted 100% (CPU Time= 0:00:05.4  MEM= 1467.0M)
Number of Extracted Resistors     : 590870
Number of Extracted Ground Cap.   : 582864
Number of Extracted Coupling Cap. : 961336
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1432.0M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:06.8  Real Time: 0:00:07.0  MEM: 1431.980M)
<CMD> setAnalysisMode -analysisType onChipVariation -cppr both
<CMD> optDesign -postRoute -setup -hold
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
Switching SI Aware to true by default in postroute mode   
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
Type 'man IMPOPT-7077' for more detail.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1429.2M, totSessionCpu=1:16:29 **
#Created 847 library cell signatures
#Created 33694 NETS and 0 SPECIALNETS signatures
#Created 59619 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1167.75 (MB), peak = 1353.05 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1167.76 (MB), peak = 1353.05 (MB)
Begin checking placement ... (start mem=1430.4M, init mem=1430.4M)
*info: Placed = 59618          (Fixed = 93)
*info: Unplaced = 0           
Placement Density:98.70%(207117/209855)
Finished checkPlace (cpu: total=0:00:00.3, vio checks=0:00:00.1; mem=1430.4M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
WC_VIEW BC_VIEW
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 31489

Instance distribution across the VT partitions:

 LVT : inst = 15025 (47.7%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 15025 (47.7%)

 HVT : inst = 16464 (52.3%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 16464 (52.3%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'core' of instances=59618 and nets=33694 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_18281_ieng6-ece-16.ucsd.edu_nbalasubramanian_ZwvVgd/core_18281_ygvEdm.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1422.4M)
Extracted 10.0004% (CPU Time= 0:00:01.1  MEM= 1473.3M)
Extracted 20.0006% (CPU Time= 0:00:01.3  MEM= 1473.3M)
Extracted 30.0004% (CPU Time= 0:00:01.5  MEM= 1473.3M)
Extracted 40.0005% (CPU Time= 0:00:01.7  MEM= 1473.3M)
Extracted 50.0006% (CPU Time= 0:00:02.0  MEM= 1473.3M)
Extracted 60.0004% (CPU Time= 0:00:02.4  MEM= 1477.3M)
Extracted 70.0006% (CPU Time= 0:00:02.9  MEM= 1477.3M)
Extracted 80.0004% (CPU Time= 0:00:03.7  MEM= 1477.3M)
Extracted 90.0005% (CPU Time= 0:00:04.7  MEM= 1477.3M)
Extracted 100% (CPU Time= 0:00:05.5  MEM= 1477.3M)
Number of Extracted Resistors     : 590870
Number of Extracted Ground Cap.   : 582864
Number of Extracted Coupling Cap. : 961336
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1458.3M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:07.0  Real Time: 0:00:07.0  MEM: 1458.277M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
End delay calculation. (MEM=0 CPU=0:00:04.1 REAL=0:00:04.0)
*** CDM Built up (cpu=0:00:04.6  real=0:00:04.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:05.7 real=0:00:05.0 totSessionCpu=0:00:26.9 mem=0.0M)
Done building cte hold timing graph (HoldAware) cpu=0:00:06.9 real=0:00:06.0 totSessionCpu=0:00:26.9 mem=0.0M ***

_______________________________________________________________________
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 33694,  99.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=1549.27 CPU=0:00:08.0 REAL=0:00:08.0)
Save waveform /tmp/innovus_temp_18281_ieng6-ece-16.ucsd.edu_nbalasubramanian_ZwvVgd/.AAE_7wheLi/.AAE_18281/waveform.data...
*** CDM Built up (cpu=0:00:09.0  real=0:00:09.0  mem= 1549.3M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1

Executing IPO callback for view pruning ..
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 33694,  6.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=1525.31 CPU=0:00:02.2 REAL=0:00:02.0)
*** CDM Built up (cpu=0:00:02.3  real=0:00:02.0  mem= 1525.3M) ***
*** Done Building Timing Graph (cpu=0:00:14.4 real=0:00:14.0 totSessionCpu=1:17:01 mem=1525.3M)
** Profile ** Start :  cpu=0:00:00.0, mem=1525.3M
** Profile ** Other data :  cpu=0:00:00.1, mem=1525.3M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1525.3M
** Profile ** DRVs :  cpu=0:00:00.3, mem=1525.3M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.490  | -0.379  | -0.490  |
|           TNS (ns):|-262.224 |-217.259 | -44.965 |
|    Violating Paths:|  1937   |  1776   |   161   |
|          All Paths:|  6712   |  5278   |  5570   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 63.998%
       (98.695% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:32, real = 0:00:33, mem = 1445.4M, totSessionCpu=1:17:02 **
Setting latch borrow mode to budget during optimization.
Glitch fixing enabled
<optDesign CMD> fixdrv  all VT Cells
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 97, Num usable cells 843
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 843
**INFO: Start fixing DRV (Mem = 1512.20M) ...
**INFO: Options = -postRoute -maxCap -maxTran -maxFanout -noSensitivity -backward -maxIter 1
**INFO: Start fixing DRV iteration 1 ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 209 clock nets excluded from IPO operation.
DRV pessimism of 5.00% is used.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       glitch      |       |           |           |           |         |            |           |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.49 |          0|          0|          0|  98.70  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.49 |          0|          0|          0|  98.70  |   0:00:00.0|    1760.2M|
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 209 constrained nets 
Layer 7 has 230 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:01.1 real=0:00:01.0 mem=1760.2M) ***

drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:39, real = 0:00:40, mem = 1624.5M, totSessionCpu=1:17:09 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:05, Mem = 1624.54M).
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=1624.5M
** Profile ** Other data :  cpu=0:00:00.1, mem=1624.5M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1632.6M
** Profile ** DRVs :  cpu=0:00:00.6, mem=1632.6M

------------------------------------------------------------
     SI Timing Summary (cpu=0.09min real=0.08min mem=1624.5M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.490  | -0.379  | -0.490  |
|           TNS (ns):|-262.224 |-217.259 | -44.965 |
|    Violating Paths:|  1937   |  1776   |   161   |
|          All Paths:|  6712   |  5278   |  5570   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 63.998%
       (98.695% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1632.6M
**optDesign ... cpu = 0:00:40, real = 0:00:41, mem = 1622.5M, totSessionCpu=1:17:10 **
*** Timing NOT met, worst failing slack is -0.490
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 97, Num usable cells 843
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 843
Begin: GigaOpt Optimization in WNS mode
Info: 209 clock nets excluded from IPO operation.
*info: 209 clock nets excluded
*info: 2 special nets excluded.
*info: 257 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.490 TNS Slack -262.224 Density 98.70
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.379|   -0.490|-217.260| -262.224|    98.70%|   0:00:00.0| 1689.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q5_reg_10_/D   |
|  -0.364|   -0.490|-216.867| -261.832|    98.69%|   0:00:00.0| 1689.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_16_/D   |
|  -0.364|   -0.490|-216.598| -261.563|    98.69%|   0:00:00.0| 1689.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_16_/D   |
|  -0.357|   -0.490|-216.279| -261.244|    98.69%|   0:00:00.0| 1689.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_16_/D   |
|  -0.357|   -0.490|-213.443| -258.408|    98.69%|   0:00:01.0| 1689.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_16_/D   |
|  -0.357|   -0.490|-213.267| -258.232|    98.70%|   0:00:00.0| 1698.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_16_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 4 and inserted 3 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.287|   -0.529|-239.490| -290.834|    98.69%|   0:00:09.0| 1718.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_6__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_39_/D                                           |
|  -0.286|   -0.529|-237.348| -288.692|    98.69%|   0:00:01.0| 1718.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_32_/D                                           |
|  -0.280|   -0.529|-236.964| -288.308|    98.69%|   0:00:00.0| 1718.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_32_/D                                           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 2 and inserted 1 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.279|   -0.529|-238.820| -290.164|    98.69%|   0:00:05.0| 1719.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_16_/D   |
|  -0.279|   -0.529|-238.821| -290.165|    98.69%|   0:00:01.0| 1721.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_16_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:16.9 real=0:00:17.0 mem=1721.0M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.529|   -0.529| -51.344| -290.165|    98.69%|   0:00:00.0| 1721.0M|   WC_VIEW|  default| sum_out[79]                                        |
|  -0.529|   -0.529| -51.344| -290.165|    98.69%|   0:00:00.0| 1721.0M|   WC_VIEW|  default| sum_out[79]                                        |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1721.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:17.2 real=0:00:17.0 mem=1721.0M) ***
** GigaOpt Optimizer WNS Slack -0.529 TNS Slack -290.165 Density 98.69
Update Timing Windows (Threshold 0.014) ...
Re Calculate Delays on 3 Nets
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 213 constrained nets 
Layer 7 has 230 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:17.7 real=0:00:18.0 mem=1721.0M) ***
*** Starting refinePlace (1:17:33 mem=1702.0M) ***
Density distribution unevenness ratio = 0.803%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 1702.0MB
Summary Report:
Instances move: 0 (out of 31403 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 1702.0MB
*** Finished refinePlace (1:17:34 mem=1702.0M) ***
Density distribution unevenness ratio = 0.801%
End: GigaOpt Optimization in WNS mode
**INFO: Num dontuse cells 97, Num usable cells 843
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 843
Begin: GigaOpt Optimization in TNS mode
Info: 213 clock nets excluded from IPO operation.
*info: 213 clock nets excluded
*info: 2 special nets excluded.
*info: 257 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.529 TNS Slack -290.165 Density 98.69
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.279|   -0.529|-238.821| -290.165|    98.69%|   0:00:00.0| 1721.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_16_/D   |
|  -0.279|   -0.529|-236.687| -288.031|    98.69%|   0:00:02.0| 1721.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_17_/D   |
|  -0.279|   -0.529|-236.663| -288.007|    98.69%|   0:00:01.0| 1721.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q5_reg_18_/D   |
|  -0.279|   -0.529|-235.320| -286.665|    98.69%|   0:00:00.0| 1721.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_58_/D                                           |
|  -0.279|   -0.529|-235.277| -286.621|    98.69%|   0:00:01.0| 1721.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_8__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_37_/D                                           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 19 and inserted 4 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.279|   -0.529|-228.148| -279.684|    98.69%|   0:00:08.0| 1742.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_18_/D   |
|  -0.279|   -0.529|-228.066| -279.602|    98.69%|   0:00:01.0| 1742.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_3__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_0_/D                                          |
|  -0.279|   -0.529|-228.001| -279.537|    98.69%|   0:00:00.0| 1742.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_15_/D                                         |
|  -0.279|   -0.529|-227.977| -279.512|    98.69%|   0:00:01.0| 1742.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_6__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_34_/D                                           |
|  -0.279|   -0.529|-227.937| -279.472|    98.69%|   0:00:00.0| 1742.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_9_/D    |
|  -0.279|   -0.529|-221.458| -272.994|    98.69%|   0:00:01.0| 1742.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_37_/D                                         |
|  -0.279|   -0.529|-221.438| -272.973|    98.69%|   0:00:00.0| 1742.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_11_/D                                         |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 4 and inserted 4 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.280|   -0.528|-217.914| -269.321|    98.69%|   0:00:08.0| 1742.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_6_/D    |
|  -0.280|   -0.528|-217.834| -269.241|    98.69%|   0:00:00.0| 1742.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_19_/D   |
|  -0.280|   -0.528|-217.775| -269.182|    98.69%|   0:00:01.0| 1742.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_8__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_32_/D                                         |
|  -0.280|   -0.528|-217.749| -269.156|    98.69%|   0:00:00.0| 1742.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_8__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_32_/D                                         |
|  -0.280|   -0.528|-217.563| -268.971|    98.69%|   0:00:00.0| 1742.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_7__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_4_/D                                          |
|  -0.280|   -0.528|-217.441| -268.849|    98.69%|   0:00:00.0| 1742.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_6_/D    |
|  -0.280|   -0.528|-217.423| -268.830|    98.69%|   0:00:01.0| 1742.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_7__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_58_/D                                         |
|  -0.280|   -0.528|-217.421| -268.829|    98.69%|   0:00:00.0| 1742.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_6__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_39_/D                                         |
|  -0.280|   -0.528|-217.422| -268.829|    98.69%|   0:00:00.0| 1742.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_16_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:25.2 real=0:00:25.0 mem=1742.2M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.528|   -0.528| -51.407| -268.829|    98.69%|   0:00:00.0| 1742.2M|   WC_VIEW|  default| sum_out[79]                                        |
|  -0.528|   -0.528| -51.276| -268.698|    98.69%|   0:00:00.0| 1742.2M|   WC_VIEW|  default| sum_out[1]                                         |
|  -0.528|   -0.528| -51.206| -268.627|    98.70%|   0:00:01.0| 1742.2M|   WC_VIEW|  default| sum_out[157]                                       |
|  -0.528|   -0.528| -51.206| -268.627|    98.70%|   0:00:00.0| 1742.2M|   WC_VIEW|  default| sum_out[44]                                        |
|  -0.528|   -0.528| -51.206| -268.627|    98.70%|   0:00:00.0| 1742.2M|   WC_VIEW|  default| sum_out[121]                                       |
|  -0.528|   -0.528| -51.156| -268.578|    98.70%|   0:00:00.0| 1742.2M|   WC_VIEW|  default| sum_out[120]                                       |
|  -0.528|   -0.528| -51.133| -268.555|    98.70%|   0:00:00.0| 1742.2M|   WC_VIEW|  default| sum_out[120]                                       |
|  -0.528|   -0.528| -51.133| -268.555|    98.70%|   0:00:00.0| 1742.2M|   WC_VIEW|  default| sum_out[79]                                        |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.6 real=0:00:01.0 mem=1742.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:26.0 real=0:00:26.0 mem=1742.2M) ***
** GigaOpt Optimizer WNS Slack -0.528 TNS Slack -268.555 Density 98.70
Update Timing Windows (Threshold 0.014) ...
Re Calculate Delays on 20 Nets
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 221 constrained nets 
Layer 7 has 231 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:26.6 real=0:00:27.0 mem=1742.2M) ***
*** Starting refinePlace (1:18:07 mem=1723.1M) ***
Density distribution unevenness ratio = 0.784%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 1723.1MB
Summary Report:
Instances move: 0 (out of 31426 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 1723.1MB
*** Finished refinePlace (1:18:07 mem=1723.1M) ***
Density distribution unevenness ratio = 0.782%
End: GigaOpt Optimization in TNS mode
** Profile ** Start :  cpu=0:00:00.0, mem=1606.7M
** Profile ** Other data :  cpu=0:00:00.1, mem=1606.7M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1614.7M
** Profile ** DRVs :  cpu=0:00:00.6, mem=1614.7M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.528  | -0.280  | -0.528  |
|           TNS (ns):|-268.571 |-217.420 | -51.151 |
|    Violating Paths:|  1723   |  1563   |   160   |
|          All Paths:|  6712   |  5278   |  5570   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 63.989%
       (98.687% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1614.7M
Info: 221 clock nets excluded from IPO operation.
WC_VIEW BC_VIEW

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1380.32MB/1380.32MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1380.32MB/1380.32MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1380.32MB/1380.32MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-09 21:23:49 (2025-Mar-10 04:23:49 GMT)
2025-Mar-09 21:23:49 (2025-Mar-10 04:23:49 GMT): 10%
2025-Mar-09 21:23:49 (2025-Mar-10 04:23:49 GMT): 20%
2025-Mar-09 21:23:49 (2025-Mar-10 04:23:49 GMT): 30%
2025-Mar-09 21:23:49 (2025-Mar-10 04:23:49 GMT): 40%
2025-Mar-09 21:23:49 (2025-Mar-10 04:23:49 GMT): 50%
2025-Mar-09 21:23:49 (2025-Mar-10 04:23:49 GMT): 60%
2025-Mar-09 21:23:49 (2025-Mar-10 04:23:49 GMT): 70%
2025-Mar-09 21:23:49 (2025-Mar-10 04:23:49 GMT): 80%
2025-Mar-09 21:23:49 (2025-Mar-10 04:23:49 GMT): 90%

Finished Levelizing
2025-Mar-09 21:23:49 (2025-Mar-10 04:23:49 GMT)

Starting Activity Propagation
2025-Mar-09 21:23:49 (2025-Mar-10 04:23:49 GMT)
2025-Mar-09 21:23:50 (2025-Mar-10 04:23:50 GMT): 10%
2025-Mar-09 21:23:50 (2025-Mar-10 04:23:50 GMT): 20%

Finished Activity Propagation
2025-Mar-09 21:23:51 (2025-Mar-10 04:23:51 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1380.86MB/1380.86MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-09 21:23:51 (2025-Mar-10 04:23:51 GMT)
 ... Calculating switching power
2025-Mar-09 21:23:51 (2025-Mar-10 04:23:51 GMT): 10%
2025-Mar-09 21:23:51 (2025-Mar-10 04:23:51 GMT): 20%
2025-Mar-09 21:23:51 (2025-Mar-10 04:23:51 GMT): 30%
2025-Mar-09 21:23:51 (2025-Mar-10 04:23:51 GMT): 40%
2025-Mar-09 21:23:51 (2025-Mar-10 04:23:51 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-09 21:23:52 (2025-Mar-10 04:23:52 GMT): 60%
2025-Mar-09 21:23:52 (2025-Mar-10 04:23:52 GMT): 70%
2025-Mar-09 21:23:53 (2025-Mar-10 04:23:53 GMT): 80%
2025-Mar-09 21:23:53 (2025-Mar-10 04:23:53 GMT): 90%

Finished Calculating power
2025-Mar-09 21:23:54 (2025-Mar-10 04:23:54 GMT)
Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total)=1381.02MB/1381.02MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1381.02MB/1381.02MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:05, mem(process/total)=1381.02MB/1381.02MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-09 21:23:54 (2025-Mar-10 04:23:54 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: core
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       83.12220944 	   64.8062%
Total Switching Power:      43.41597480 	   33.8492%
Total Leakage Power:         1.72457759 	    1.3446%
Total Power:               128.26276205
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         42.01       2.967      0.3169       45.29       35.31
Macro                                  0           0      0.3493      0.3493      0.2723
IO                                     0           0           0           0           0
Combinational                      36.88       32.44        1.03       70.35       54.85
Clock (Combinational)              4.229        8.01     0.02871       12.27       9.564
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              83.12       43.42       1.725       128.3         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      83.12       43.42       1.725       128.3         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                4.229        8.01     0.02871       12.27       9.564
-----------------------------------------------------------------------------------------
Total                              4.229        8.01     0.02871       12.27       9.564
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: mac_array_instance/FE_USKC5330_CTS_61 (CKBD16): 	    0.1468
* 		Highest Leakage Power: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1305 (FA1D4): 	 0.0002652
* 		Total Cap: 	2.16982e-10 F
* 		Total instances in design: 59631
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap: 28129
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1381.27MB/1381.27MB)

Begin: Power Optimization
Reclaim Optimization WNS Slack -0.528  TNS Slack -268.572 Density 98.69
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    98.69%|        -|  -0.528|-268.572|   0:00:00.0| 1887.5M|
Info: Power reclaim will skip 2969 instances with hold cells
|    98.55%|      660|  -0.528|-267.279|   0:00:17.0| 1887.5M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.528  TNS Slack -267.279 Density 98.55
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 221 constrained nets 
Layer 7 has 231 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Power Optimization (cpu = 0:00:18.2) (real = 0:00:19.0) **
*** Starting refinePlace (1:18:34 mem=1843.6M) ***
Density distribution unevenness ratio = 0.796%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 1843.6MB
Summary Report:
Instances move: 0 (out of 31426 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.7 REAL: 0:00:00.0 MEM: 1843.6MB
*** Finished refinePlace (1:18:35 mem=1843.6M) ***
Density distribution unevenness ratio = 0.794%
Running setup recovery post routing.
**optDesign ... cpu = 0:02:07, real = 0:02:06, mem = 1609.0M, totSessionCpu=1:18:36 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin (100)
*** Finish setup-recovery (cpu=0:00:01, real=0:00:01, mem=1608.96M, totSessionCpu=1:18:37 .
**optDesign ... cpu = 0:02:07, real = 0:02:07, mem = 1609.0M, totSessionCpu=1:18:37 **

Info: 221 clock nets excluded from IPO operation.
Info: 221 clock nets excluded from IPO operation.
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.528|   -0.528|-267.279| -267.279|    98.55%|   0:00:00.0| 1757.8M|   WC_VIEW|  default| sum_out[79]                                        |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish post-Route Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1757.8M) ***

*** Finish post-Route Setup Fixing (cpu=0:00:00.5 real=0:00:01.0 mem=1757.8M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 221 constrained nets 
Layer 7 has 231 constrained nets 
**** End NDR-Layer Usage Statistics ****

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1416.83MB/1416.83MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1416.83MB/1416.83MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1416.83MB/1416.83MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-09 21:24:20 (2025-Mar-10 04:24:20 GMT)
2025-Mar-09 21:24:20 (2025-Mar-10 04:24:20 GMT): 10%
2025-Mar-09 21:24:20 (2025-Mar-10 04:24:20 GMT): 20%
2025-Mar-09 21:24:20 (2025-Mar-10 04:24:20 GMT): 30%
2025-Mar-09 21:24:20 (2025-Mar-10 04:24:20 GMT): 40%
2025-Mar-09 21:24:20 (2025-Mar-10 04:24:20 GMT): 50%
2025-Mar-09 21:24:20 (2025-Mar-10 04:24:20 GMT): 60%
2025-Mar-09 21:24:20 (2025-Mar-10 04:24:20 GMT): 70%
2025-Mar-09 21:24:20 (2025-Mar-10 04:24:20 GMT): 80%
2025-Mar-09 21:24:20 (2025-Mar-10 04:24:20 GMT): 90%

Finished Levelizing
2025-Mar-09 21:24:20 (2025-Mar-10 04:24:20 GMT)

Starting Activity Propagation
2025-Mar-09 21:24:20 (2025-Mar-10 04:24:20 GMT)
2025-Mar-09 21:24:21 (2025-Mar-10 04:24:21 GMT): 10%
2025-Mar-09 21:24:21 (2025-Mar-10 04:24:21 GMT): 20%

Finished Activity Propagation
2025-Mar-09 21:24:21 (2025-Mar-10 04:24:21 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1417.38MB/1417.38MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-09 21:24:21 (2025-Mar-10 04:24:21 GMT)
 ... Calculating switching power
2025-Mar-09 21:24:21 (2025-Mar-10 04:24:21 GMT): 10%
2025-Mar-09 21:24:22 (2025-Mar-10 04:24:22 GMT): 20%
2025-Mar-09 21:24:22 (2025-Mar-10 04:24:22 GMT): 30%
2025-Mar-09 21:24:22 (2025-Mar-10 04:24:22 GMT): 40%
2025-Mar-09 21:24:22 (2025-Mar-10 04:24:22 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-09 21:24:22 (2025-Mar-10 04:24:22 GMT): 60%
2025-Mar-09 21:24:23 (2025-Mar-10 04:24:23 GMT): 70%
2025-Mar-09 21:24:23 (2025-Mar-10 04:24:23 GMT): 80%
2025-Mar-09 21:24:24 (2025-Mar-10 04:24:24 GMT): 90%

Finished Calculating power
2025-Mar-09 21:24:24 (2025-Mar-10 04:24:24 GMT)
Ended Power Computation: (cpu=0:00:03, real=0:00:02, mem(process/total)=1417.38MB/1417.38MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1417.38MB/1417.38MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:05, mem(process/total)=1417.38MB/1417.38MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-09 21:24:24 (2025-Mar-10 04:24:24 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: core
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       82.91955402 	   64.8513%
Total Switching Power:      43.22422477 	   33.8056%
Total Leakage Power:         1.71724711 	    1.3431%
Total Power:               127.86102615
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         42.02       2.961      0.3169        45.3       35.43
Macro                                  0           0      0.3493      0.3493      0.2732
IO                                     0           0           0           0           0
Combinational                      36.67       32.25       1.022       69.95       54.71
Clock (Combinational)              4.229        8.01     0.02871       12.27       9.594
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              82.92       43.22       1.717       127.9         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      82.92       43.22       1.717       127.9         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                4.229        8.01     0.02871       12.27       9.594
-----------------------------------------------------------------------------------------
Total                              4.229        8.01     0.02871       12.27       9.594
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: mac_array_instance/FE_USKC5330_CTS_61 (CKBD16): 	    0.1468
* 		Highest Leakage Power: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1305 (FA1D4): 	 0.0002652
* 		Total Cap: 	2.16301e-10 F
* 		Total instances in design: 59631
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap: 28129
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1417.63MB/1417.63MB)

*** Finished Leakage Power Optimization (cpu=0:00:31, real=0:00:31, mem=1606.95M, totSessionCpu=1:18:47).
**ERROR: (IMPOPT-310):	Design density (98.55%) exceeds/equals limit (95.00%).
GigaOpt Hold Optimizer is used
Include MVT Delays for Hold Opt
<optDesign CMD> fixhold  no -lvt Cells
**INFO: Num dontuse cells 396, Num usable cells 544
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 396, Num usable cells 544
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=1:18:47 mem=1606.9M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Latch borrow mode reset to max_borrow
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
AAE_INFO-618: Total number of nets in the design is 33707,  99.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=3.63672 CPU=0:00:07.6 REAL=0:00:08.0)
Save waveform /tmp/innovus_temp_18281_ieng6-ece-16.ucsd.edu_nbalasubramanian_ZwvVgd/.AAE_7wheLi/.AAE_18281/waveform.data...
*** CDM Built up (cpu=0:00:08.7  real=0:00:09.0  mem= 3.6M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1

Executing IPO callback for view pruning ..
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 33707,  0.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:00.4 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:00.5  real=0:00:01.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:11.8 real=0:00:12.0 totSessionCpu=0:00:40.3 mem=0.0M)
Done building cte hold timing graph (fixHold) cpu=0:00:13.3 real=0:00:14.0 totSessionCpu=0:00:40.3 mem=0.0M ***
** Profile ** Start :  cpu=0:00:00.0, mem=0.0M
** Profile ** Overall slacks :  cpu=0:00:00.2, mem=0.0M
Done building hold timer [54594 node(s), 74112 edge(s), 1 view(s)] (fixHold) cpu=0:00:15.4 real=0:00:16.0 totSessionCpu=0:00:42.4 mem=0.0M ***
Timing Data dump into file /tmp/innovus_temp_18281_ieng6-ece-16.ucsd.edu_nbalasubramanian_ZwvVgd/coe_eosdata_4eHyk1/BC_VIEW.twf, for view: BC_VIEW 
	 Dumping view 1 BC_VIEW 

_______________________________________________________________________
Done building cte setup timing graph (fixHold) cpu=0:00:15.2 real=0:00:16.0 totSessionCpu=1:19:03 mem=1606.9M ***
** Profile ** Start :  cpu=0:00:00.0, mem=1606.9M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1615.0M
Loading timing data from /tmp/innovus_temp_18281_ieng6-ece-16.ucsd.edu_nbalasubramanian_ZwvVgd/coe_eosdata_4eHyk1/BC_VIEW.twf 
	 Loading view 1 BC_VIEW 
** Profile ** Start :  cpu=0:00:00.0, mem=1615.0M
** Profile ** Other data :  cpu=0:00:00.1, mem=1615.0M
** Profile ** DRVs :  cpu=0:00:00.3, mem=1615.0M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.528  | -0.277  | -0.528  |
|           TNS (ns):|-267.278 |-216.127 | -51.151 |
|    Violating Paths:|  1712   |  1552   |   160   |
|          All Paths:|  6712   |  5278   |  5570   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.121  | -0.121  |  0.000  |
|           TNS (ns):| -11.103 | -11.103 |  0.000  |
|    Violating Paths:|   296   |   296   |    0    |
|          All Paths:|  5278   |  5278   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 63.853%
       (98.551% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------

*Info: minBufDelay = 55.1 ps, libStdDelay = 14.2 ps, minBufSize = 5760000 (4.0)
*Info: worst delay setup view: WC_VIEW
**optDesign ... cpu = 0:02:36, real = 0:02:36, mem = 1615.0M, totSessionCpu=1:19:05 **
*info: Run optDesign holdfix with 1 thread.
Info: 221 clock nets excluded from IPO operation.

*** Starting Core Fixing (fixHold) cpu=0:00:18.4 real=0:00:19.0 totSessionCpu=1:19:06 mem=1748.5M density=98.551% ***

Phase I ......
Executing transform: ECO Safe Resize
**Info: Stopping hold fixing due to density exceeding max design density 95.000%
===========================================================================================
  Phase 1 : Step 1 Iter 0 Summary (ECO Safe Resize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.1207
      TNS :     -11.1041
      #VP :          296
  Density :      98.551%
------------------------------------------------------------------------------------------
 cpu=0:00:19.0 real=0:00:20.0 totSessionCpu=1:19:06 mem=1748.5M
===========================================================================================

Executing transform: AddBuffer + LegalResize
**Info: Stopping hold fixing due to density exceeding max design density 95.000%
===========================================================================================
  Phase 1 : Step 2 Iter 0 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.1207
      TNS :     -11.1041
      #VP :          296
  Density :      98.551%
------------------------------------------------------------------------------------------
 cpu=0:00:19.1 real=0:00:20.0 totSessionCpu=1:19:06 mem=1748.5M
===========================================================================================


*** Finished Core Fixing (fixHold) cpu=0:00:19.4 real=0:00:20.0 totSessionCpu=1:19:07 mem=1748.5M density=98.551% ***
*info:


=======================================================================
                Reasons for remaining hold violations
=======================================================================
*info: Total 1914 net(s) have violated hold timing slacks.

Buffering failure reasons
------------------------------------------------

Resizing failure reasons
------------------------------------------------

*info: net names were printed out to logv file

*** Finish Post Route Hold Fixing (cpu=0:00:19.5 real=0:00:20.0 totSessionCpu=1:19:07 mem=1748.5M density=98.551%) ***
Default Rule : ""
Non Default Rules :
Worst Slack : -0.277 ns
Total 0 nets layer assigned (1.6).
GigaOpt: setting up router preferences
        design wns: -0.2773
        slack threshold: 1.1427
GigaOpt: 4 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 1004 (3.0%)
Default Rule : ""
Non Default Rules :
Worst Slack : -0.528 ns
**WARN: (IMPESI-3140):	Bumpy transitions may exist in the design which may lead to inaccurate delay computation. To report/analyze the nets having bumpy transition, please enable delay report and use command 'report_noise -bumpy_waveform' after timing analysis. Delay report is enabled by setting 'set_si_mode -enable_delay_report true' before timing analysis.
Total 9 nets layer assigned (0.4).
GigaOpt: setting up router preferences
        design wns: -0.5278
        slack threshold: 0.8922
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 1004 (3.0%)
** Profile ** Start :  cpu=0:00:00.0, mem=1726.4M
** Profile ** Other data :  cpu=0:00:00.1, mem=1726.4M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1726.4M
** Profile ** DRVs :  cpu=0:00:00.6, mem=1726.4M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.528  | -0.277  | -0.528  |
|           TNS (ns):|-267.278 |-216.127 | -51.151 |
|    Violating Paths:|  1712   |  1552   |   160   |
|          All Paths:|  6712   |  5278   |  5570   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 63.853%
       (98.551% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1726.4M
**optDesign ... cpu = 0:02:43, real = 0:02:42, mem = 1551.3M, totSessionCpu=1:19:12 **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Sun Mar  9 21:24:50 2025
#
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST ofifo_inst/col_idx_7__fifo_instance/mux_8_1a/fifo_mux_2_1g/FE_RC_11595_0 connects to NET ofifo_inst/col_idx_7__fifo_instance/mux_8_1a/fifo_mux_2_1g/FE_RN_6005_0 at location ( 254.300 41.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET ofifo_inst/col_idx_7__fifo_instance/mux_8_1a/fifo_mux_2_1g/FE_RN_6005_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST ofifo_inst/col_idx_6__fifo_instance/mux_8_1a/fifo_mux_2_1g/FE_RC_11593_0 connects to NET ofifo_inst/col_idx_6__fifo_instance/mux_8_1a/fifo_mux_2_1g/FE_RN_6004_0 at location ( 346.300 50.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET ofifo_inst/col_idx_6__fifo_instance/mux_8_1a/fifo_mux_2_1g/FE_RN_6004_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST mac_array_instance/CTS_ccl_BUF_clk_G0_L2_4 connects to NET mac_array_instance/FE_USKN5376_CTS_56 at location ( 363.300 135.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/FE_USKN5376_CTS_56 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST FE_USKC5346_CTS_175 connects to NET FE_USKN5346_CTS_175 at location ( 268.900 228.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET FE_USKN5346_CTS_175 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST mac_array_instance/CTS_ccl_BUF_clk_G0_L2_10 connects to NET mac_array_instance/FE_USKN5345_CTS_62 at location ( 230.900 380.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/FE_USKN5345_CTS_62 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST mac_array_instance/col_idx_4__mac_col_inst/CTS_ccl_BUF_clk_G0_L2_20 connects to NET mac_array_instance/CTS_70 at location ( 373.900 394.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST mac_array_instance/CTS_ccl_BUF_clk_G0_L2_24 connects to NET mac_array_instance/CTS_70 at location ( 373.700 246.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/CTS_70 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST mac_array_instance/col_idx_1__mac_col_inst/CTS_ccl_BUF_clk_G0_L2_12 connects to NET CTS_202 at location ( 176.500 246.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET CTS_202 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST CTS_ccl_BUF_clk_G0_L4_48 connects to NET CTS_189 at location ( 221.300 192.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST CTS_ccl_BUF_clk_G0_L4_45 connects to NET CTS_189 at location ( 275.300 194.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET CTS_189 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST FE_USKC5280_CTS_177 connects to NET CTS_177 at location ( 253.300 234.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET CTS_177 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST FE_USKC5346_CTS_175 connects to NET CTS_175 at location ( 271.900 229.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET CTS_175 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST CTS_ccl_BUF_clk_G0_L4_12 connects to NET CTS_169 at location ( 282.500 39.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST CTS_ccl_BUF_clk_G0_L4_17 connects to NET CTS_169 at location ( 282.300 76.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST CTS_ccl_BUF_clk_G0_L4_14 connects to NET CTS_169 at location ( 260.100 73.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET CTS_169 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST psum_mem_instance/Q_reg_126_ connects to NET psum_mem_instance/CTS_34 at location ( 255.100 14.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET psum_mem_instance/CTS_34 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST mac_array_instance/CTS_ccl_BUF_clk_G0_L2_6 connects to NET mac_array_instance/CTS_64 at location ( 248.300 422.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST mac_array_instance/CTS_ccl_BUF_clk_G0_L2_11 connects to NET mac_array_instance/CTS_64 at location ( 250.700 385.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST mac_array_instance/CTS_ccl_BUF_clk_G0_L2_7 connects to NET mac_array_instance/CTS_64 at location ( 246.500 376.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/CTS_64 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST mac_array_instance/CTS_ccl_BUF_clk_G0_L2_6 connects to NET mac_array_instance/CTS_59 at location ( 250.700 423.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/CTS_59 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (EMS-27) Message (NRDB-682) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIG-44) Imported NET mac_array_instance/CTS_58 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET mac_array_instance/CTS_54 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_5977_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET FE_OCPN5243_array_out_44_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN5238_n1622 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_5957_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (EMS-27) Message (NRIG-44) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Loading the last recorded routing design signature
#Created 18 NETS and 0 SPECIALNETS new signatures
#Summary of the placement changes since last routing:
#  Number of instances added (including moved) = 30
#  Number of instances deleted (including moved) = 17
#  Number of instances resized = 662
#  Number of instances with same cell size swap = 27
#  Number of instances with pin swaps = 11
#  Total number of placement changes (moved instances are counted twice) = 709
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 33705 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#1004/33450 = 3% of signal nets have been set as priority nets
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1282.72 (MB), peak = 1468.79 (MB)
#Merging special wires...
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 377.175 28.900 ) on M1 for NET CTS_162. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 278.250 76.000 ) on M1 for NET CTS_169. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 260.250 73.595 ) on M1 for NET CTS_169. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 278.450 40.000 ) on M1 for NET CTS_169. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 270.800 228.700 ) on M1 for NET CTS_175. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 311.600 246.615 ) on M1 for NET CTS_176. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 326.000 246.615 ) on M1 for NET CTS_176. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 252.575 234.100 ) on M1 for NET CTS_177. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 221.450 192.395 ) on M1 for NET CTS_189. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 271.250 194.800 ) on M1 for NET CTS_189. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 176.650 246.395 ) on M1 for NET CTS_202. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I1 at ( 240.305 316.900 ) on M1 for NET FE_OCPN5243_array_out_44_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I1 at ( 247.305 315.100 ) on M1 for NET FE_OCPN5243_array_out_44_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I1 at ( 131.705 93.700 ) on M1 for NET FE_OFN1306_array_out_29_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I1 at ( 125.505 95.500 ) on M1 for NET FE_OFN1306_array_out_29_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 150.600 187.385 ) on M1 for NET FE_PSN5404_sum_out_77_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 250.545 244.925 ) on M1 for NET FE_USKN5316_CTS_177. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 223.660 225.100 ) on M1 for NET FE_USKN5318_CTS_187. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 269.050 228.395 ) on M1 for NET FE_USKN5346_CTS_175. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I1 at ( 310.055 55.900 ) on M1 for NET array_out[126]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#Connectivity extraction summary:
#2014 routed nets are extracted.
#    842 (2.50%) extracted nets are partially routed.
#31424 routed nets are imported.
#12 (0.04%) nets are without wires.
#257 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 33707.
#
#Found 0 nets for post-route si or timing fixing.
#Number of eco nets is 842
#
#Start data preparation...
#
#Data preparation is done on Sun Mar  9 21:24:56 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Sun Mar  9 21:24:57 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        2306          79       25440    92.59%
#  Metal 2        V        2311          84       25440     0.71%
#  Metal 3        H        2385           0       25440     0.38%
#  Metal 4        V        1699         696       25440     3.10%
#  Metal 5        H        2385           0       25440     0.00%
#  Metal 6        V        2395           0       25440     0.00%
#  Metal 7        H         596           0       25440     0.00%
#  Metal 8        V         599           0       25440     0.00%
#  --------------------------------------------------------------
#  Total                  14676       4.48%  203520    12.10%
#
#  234 nets (0.69%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1284.30 (MB), peak = 1468.79 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1316.51 (MB), peak = 1468.79 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1316.59 (MB), peak = 1468.79 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 257 (skipped).
#Total number of routable nets = 33450.
#Total number of nets in the design = 33707.
#
#854 routable nets have only global wires.
#32596 routable nets have only detail routed wires.
#79 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#469 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                 44                 35             775  
#-------------------------------------------------------------------
#        Total                 44                 35             775  
#-------------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                234                314           32902  
#-------------------------------------------------------------------
#        Total                234                314           32902  
#-------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2     14(0.06%)   (0.06%)
#   Metal 3      1(0.00%)   (0.00%)
#   Metal 4      1(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      1(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#  --------------------------------
#     Total     17(0.01%)   (0.01%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.01% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 234
#Total wire length = 632366 um.
#Total half perimeter of net bounding box = 557234 um.
#Total wire length on LAYER M1 = 880 um.
#Total wire length on LAYER M2 = 156707 um.
#Total wire length on LAYER M3 = 231768 um.
#Total wire length on LAYER M4 = 147686 um.
#Total wire length on LAYER M5 = 66118 um.
#Total wire length on LAYER M6 = 6380 um.
#Total wire length on LAYER M7 = 10091 um.
#Total wire length on LAYER M8 = 12735 um.
#Total number of vias = 235721
#Total number of multi-cut vias = 163449 ( 69.3%)
#Total number of single cut vias = 72272 ( 30.7%)
#Up-Via Summary (total 235721):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       70268 ( 64.3%)     39090 ( 35.7%)     109358
#  Metal 2        1712 (  1.8%)     93020 ( 98.2%)      94732
#  Metal 3         133 (  0.6%)     22491 ( 99.4%)      22624
#  Metal 4          41 (  0.7%)      6195 ( 99.3%)       6236
#  Metal 5          33 (  2.7%)      1181 ( 97.3%)       1214
#  Metal 6          43 (  4.7%)       867 ( 95.3%)        910
#  Metal 7          42 (  6.5%)       605 ( 93.5%)        647
#-----------------------------------------------------------
#                72272 ( 30.7%)    163449 ( 69.3%)     235721 
#
#Total number of involved priority nets 33
#Maximum src to sink distance for priority net 475.9
#Average of max src_to_sink distance for priority net 90.9
#Average of ave src_to_sink distance for priority net 66.2
#Max overcon = 1 tracks.
#Total overcon = 0.01%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1316.64 (MB), peak = 1468.79 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1290.45 (MB), peak = 1468.79 (MB)
#Start Track Assignment.
#Done with 118 horizontal wires in 2 hboxes and 84 vertical wires in 2 hboxes.
#Done with 5 horizontal wires in 2 hboxes and 4 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 234
#Total wire length = 632481 um.
#Total half perimeter of net bounding box = 557234 um.
#Total wire length on LAYER M1 = 932 um.
#Total wire length on LAYER M2 = 156714 um.
#Total wire length on LAYER M3 = 231804 um.
#Total wire length on LAYER M4 = 147692 um.
#Total wire length on LAYER M5 = 66120 um.
#Total wire length on LAYER M6 = 6381 um.
#Total wire length on LAYER M7 = 10107 um.
#Total wire length on LAYER M8 = 12732 um.
#Total number of vias = 235699
#Total number of multi-cut vias = 163449 ( 69.3%)
#Total number of single cut vias = 72250 ( 30.7%)
#Up-Via Summary (total 235699):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       70259 ( 64.3%)     39090 ( 35.7%)     109349
#  Metal 2        1699 (  1.8%)     93020 ( 98.2%)      94719
#  Metal 3         133 (  0.6%)     22491 ( 99.4%)      22624
#  Metal 4          41 (  0.7%)      6195 ( 99.3%)       6236
#  Metal 5          33 (  2.7%)      1181 ( 97.3%)       1214
#  Metal 6          43 (  4.7%)       867 ( 95.3%)        910
#  Metal 7          42 (  6.5%)       605 ( 93.5%)        647
#-----------------------------------------------------------
#                72250 ( 30.7%)    163449 ( 69.3%)     235699 
#
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1352.14 (MB), peak = 1468.79 (MB)
#
#Cpu time = 00:00:10
#Elapsed time = 00:00:10
#Increased memory = 68.01 (MB)
#Total memory = 1352.14 (MB)
#Peak memory = 1468.79 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 8.3% of the total area was rechecked for DRC, and 44.9% required routing.
#    number of violations = 95
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   Totals
#	M1           12        2        9        9       32
#	M2           30       29        4        0       63
#	Totals       42       31       13        9       95
#692 out of 59631 instances need to be verified(marked ipoed).
#30.6% of the total area is being checked for drcs
#30.6% of the total area was checked
#    number of violations = 490
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop   CutSpc   MinCut   Totals
#	M1          181       38       59      130        1       10        1      420
#	M2           31       32        7        0        0        0        0       70
#	Totals      212       70       66      130        1       10        1      490
#cpu time = 00:01:07, elapsed time = 00:01:07, memory = 1365.86 (MB), peak = 1468.79 (MB)
#start 1st optimization iteration ...
#    number of violations = 64
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop      Mar   Totals
#	M1           19       10        3       10        0        0       42
#	M2            5        1       12        2        0        1       21
#	M3            0        0        0        0        1        0        1
#	Totals       24       11       15       12        1        1       64
#    number of process antenna violations = 1
#cpu time = 00:00:12, elapsed time = 00:00:12, memory = 1340.76 (MB), peak = 1468.79 (MB)
#start 2nd optimization iteration ...
#    number of violations = 40
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   Totals
#	M1           19        6        3       10       38
#	M2            1        1        0        0        2
#	Totals       20        7        3       10       40
#    number of process antenna violations = 1
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1334.39 (MB), peak = 1468.79 (MB)
#start 3rd optimization iteration ...
#    number of violations = 5
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   Totals
#	M1            0        0        0        0        0
#	M2            2        1        1        1        5
#	Totals        2        1        1        1        5
#    number of process antenna violations = 1
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1328.79 (MB), peak = 1468.79 (MB)
#start 4th optimization iteration ...
#    number of violations = 0
#    number of process antenna violations = 1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1318.45 (MB), peak = 1468.79 (MB)
#start 5th optimization iteration ...
#    number of violations = 0
#    number of process antenna violations = 1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1315.64 (MB), peak = 1468.79 (MB)
#start 6th optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1307.13 (MB), peak = 1468.79 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 234
#Total wire length = 632063 um.
#Total half perimeter of net bounding box = 557234 um.
#Total wire length on LAYER M1 = 907 um.
#Total wire length on LAYER M2 = 156045 um.
#Total wire length on LAYER M3 = 231936 um.
#Total wire length on LAYER M4 = 147867 um.
#Total wire length on LAYER M5 = 66117 um.
#Total wire length on LAYER M6 = 6401 um.
#Total wire length on LAYER M7 = 10065 um.
#Total wire length on LAYER M8 = 12726 um.
#Total number of vias = 237122
#Total number of multi-cut vias = 160468 ( 67.7%)
#Total number of single cut vias = 76654 ( 32.3%)
#Up-Via Summary (total 237122):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       71368 ( 65.1%)     38202 ( 34.9%)     109570
#  Metal 2        4252 (  4.4%)     91358 ( 95.6%)      95610
#  Metal 3         761 (  3.3%)     22154 ( 96.7%)      22915
#  Metal 4         123 (  2.0%)      6124 ( 98.0%)       6247
#  Metal 5          11 (  0.9%)      1205 ( 99.1%)       1216
#  Metal 6          71 (  7.8%)       840 ( 92.2%)        911
#  Metal 7          68 ( 10.4%)       585 ( 89.6%)        653
#-----------------------------------------------------------
#                76654 ( 32.3%)    160468 ( 67.7%)     237122 
#
#Total number of DRC violations = 0
#Cpu time = 00:01:23
#Elapsed time = 00:01:23
#Increased memory = -46.74 (MB)
#Total memory = 1305.40 (MB)
#Peak memory = 1468.79 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1307.13 (MB), peak = 1468.79 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 234
#Total wire length = 632063 um.
#Total half perimeter of net bounding box = 557234 um.
#Total wire length on LAYER M1 = 907 um.
#Total wire length on LAYER M2 = 156045 um.
#Total wire length on LAYER M3 = 231936 um.
#Total wire length on LAYER M4 = 147867 um.
#Total wire length on LAYER M5 = 66117 um.
#Total wire length on LAYER M6 = 6401 um.
#Total wire length on LAYER M7 = 10065 um.
#Total wire length on LAYER M8 = 12726 um.
#Total number of vias = 237122
#Total number of multi-cut vias = 160468 ( 67.7%)
#Total number of single cut vias = 76654 ( 32.3%)
#Up-Via Summary (total 237122):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       71368 ( 65.1%)     38202 ( 34.9%)     109570
#  Metal 2        4252 (  4.4%)     91358 ( 95.6%)      95610
#  Metal 3         761 (  3.3%)     22154 ( 96.7%)      22915
#  Metal 4         123 (  2.0%)      6124 ( 98.0%)       6247
#  Metal 5          11 (  0.9%)      1205 ( 99.1%)       1216
#  Metal 6          71 (  7.8%)       840 ( 92.2%)        911
#  Metal 7          68 ( 10.4%)       585 ( 89.6%)        653
#-----------------------------------------------------------
#                76654 ( 32.3%)    160468 ( 67.7%)     237122 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Sun Mar  9 21:26:29 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1307.13 (MB), peak = 1468.79 (MB)
#
#Start Post Route Wire Spread.
#Done with 793 horizontal wires in 3 hboxes and 1197 vertical wires in 3 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 234
#Total wire length = 632667 um.
#Total half perimeter of net bounding box = 557234 um.
#Total wire length on LAYER M1 = 907 um.
#Total wire length on LAYER M2 = 156165 um.
#Total wire length on LAYER M3 = 232141 um.
#Total wire length on LAYER M4 = 148098 um.
#Total wire length on LAYER M5 = 66134 um.
#Total wire length on LAYER M6 = 6408 um.
#Total wire length on LAYER M7 = 10073 um.
#Total wire length on LAYER M8 = 12742 um.
#Total number of vias = 237122
#Total number of multi-cut vias = 160468 ( 67.7%)
#Total number of single cut vias = 76654 ( 32.3%)
#Up-Via Summary (total 237122):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       71368 ( 65.1%)     38202 ( 34.9%)     109570
#  Metal 2        4252 (  4.4%)     91358 ( 95.6%)      95610
#  Metal 3         761 (  3.3%)     22154 ( 96.7%)      22915
#  Metal 4         123 (  2.0%)      6124 ( 98.0%)       6247
#  Metal 5          11 (  0.9%)      1205 ( 99.1%)       1216
#  Metal 6          71 (  7.8%)       840 ( 92.2%)        911
#  Metal 7          68 ( 10.4%)       585 ( 89.6%)        653
#-----------------------------------------------------------
#                76654 ( 32.3%)    160468 ( 67.7%)     237122 
#
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1360.09 (MB), peak = 1468.79 (MB)
#
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 234
#Total wire length = 632667 um.
#Total half perimeter of net bounding box = 557234 um.
#Total wire length on LAYER M1 = 907 um.
#Total wire length on LAYER M2 = 156165 um.
#Total wire length on LAYER M3 = 232141 um.
#Total wire length on LAYER M4 = 148098 um.
#Total wire length on LAYER M5 = 66134 um.
#Total wire length on LAYER M6 = 6408 um.
#Total wire length on LAYER M7 = 10073 um.
#Total wire length on LAYER M8 = 12742 um.
#Total number of vias = 237122
#Total number of multi-cut vias = 160468 ( 67.7%)
#Total number of single cut vias = 76654 ( 32.3%)
#Up-Via Summary (total 237122):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       71368 ( 65.1%)     38202 ( 34.9%)     109570
#  Metal 2        4252 (  4.4%)     91358 ( 95.6%)      95610
#  Metal 3         761 (  3.3%)     22154 ( 96.7%)      22915
#  Metal 4         123 (  2.0%)      6124 ( 98.0%)       6247
#  Metal 5          11 (  0.9%)      1205 ( 99.1%)       1216
#  Metal 6          71 (  7.8%)       840 ( 92.2%)        911
#  Metal 7          68 ( 10.4%)       585 ( 89.6%)        653
#-----------------------------------------------------------
#                76654 ( 32.3%)    160468 ( 67.7%)     237122 
#
#
#Start Post Route via swapping..
#51.18% of area are rerouted by ECO routing.
#    number of violations = 0
#cpu time = 00:00:20, elapsed time = 00:00:20, memory = 1318.02 (MB), peak = 1468.79 (MB)
#    number of violations = 0
#cpu time = 00:00:22, elapsed time = 00:00:22, memory = 1318.21 (MB), peak = 1468.79 (MB)
#CELL_VIEW core,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 234
#Total wire length = 632667 um.
#Total half perimeter of net bounding box = 557234 um.
#Total wire length on LAYER M1 = 907 um.
#Total wire length on LAYER M2 = 156165 um.
#Total wire length on LAYER M3 = 232141 um.
#Total wire length on LAYER M4 = 148098 um.
#Total wire length on LAYER M5 = 66134 um.
#Total wire length on LAYER M6 = 6408 um.
#Total wire length on LAYER M7 = 10073 um.
#Total wire length on LAYER M8 = 12742 um.
#Total number of vias = 237122
#Total number of multi-cut vias = 165213 ( 69.7%)
#Total number of single cut vias = 71909 ( 30.3%)
#Up-Via Summary (total 237122):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       70160 ( 64.0%)     39410 ( 36.0%)     109570
#  Metal 2        1631 (  1.7%)     93979 ( 98.3%)      95610
#  Metal 3          89 (  0.4%)     22826 ( 99.6%)      22915
#  Metal 4           9 (  0.1%)      6238 ( 99.9%)       6247
#  Metal 5           1 (  0.1%)      1215 ( 99.9%)       1216
#  Metal 6          12 (  1.3%)       899 ( 98.7%)        911
#  Metal 7           7 (  1.1%)       646 ( 98.9%)        653
#-----------------------------------------------------------
#                71909 ( 30.3%)    165213 ( 69.7%)     237122 
#
#detailRoute Statistics:
#Cpu time = 00:01:54
#Elapsed time = 00:01:54
#Increased memory = -35.66 (MB)
#Total memory = 1316.47 (MB)
#Peak memory = 1468.79 (MB)
#Updating routing design signature
#Created 847 library cell signatures
#Created 33707 NETS and 0 SPECIALNETS signatures
#Created 59632 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1318.56 (MB), peak = 1468.79 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1318.57 (MB), peak = 1468.79 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:02:08
#Elapsed time = 00:02:08
#Increased memory = -77.04 (MB)
#Total memory = 1267.27 (MB)
#Peak memory = 1468.79 (MB)
#Number of warnings = 63
#Total number of warnings = 156
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sun Mar  9 21:26:58 2025
#
**optDesign ... cpu = 0:04:51, real = 0:04:50, mem = 1507.3M, totSessionCpu=1:21:20 **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'core' of instances=59631 and nets=33707 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_18281_ieng6-ece-16.ucsd.edu_nbalasubramanian_ZwvVgd/core_18281_ygvEdm.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1507.3M)
Extracted 10.0006% (CPU Time= 0:00:01.2  MEM= 1557.2M)
Extracted 20.0006% (CPU Time= 0:00:01.4  MEM= 1557.2M)
Extracted 30.0006% (CPU Time= 0:00:01.6  MEM= 1557.2M)
Extracted 40.0006% (CPU Time= 0:00:01.9  MEM= 1557.2M)
Extracted 50.0006% (CPU Time= 0:00:02.1  MEM= 1557.2M)
Extracted 60.0006% (CPU Time= 0:00:02.6  MEM= 1561.2M)
Extracted 70.0006% (CPU Time= 0:00:03.1  MEM= 1561.2M)
Extracted 80.0006% (CPU Time= 0:00:03.9  MEM= 1561.2M)
Extracted 90.0006% (CPU Time= 0:00:04.8  MEM= 1561.2M)
Extracted 100% (CPU Time= 0:00:05.7  MEM= 1561.2M)
Number of Extracted Resistors     : 598679
Number of Extracted Ground Cap.   : 590076
Number of Extracted Coupling Cap. : 969664
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1541.1M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:07.3  Real Time: 0:00:07.0  MEM: 1541.145M)
**optDesign ... cpu = 0:04:58, real = 0:04:57, mem = 1505.3M, totSessionCpu=1:21:27 **
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
AAE_INFO-618: Total number of nets in the design is 33707,  99.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=1601.08 CPU=0:00:08.3 REAL=0:00:08.0)
Save waveform /tmp/innovus_temp_18281_ieng6-ece-16.ucsd.edu_nbalasubramanian_ZwvVgd/.AAE_7wheLi/.AAE_18281/waveform.data...
*** CDM Built up (cpu=0:00:10.5  real=0:00:10.0  mem= 1601.1M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 33707,  6.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=1577.12 CPU=0:00:02.1 REAL=0:00:02.0)
*** CDM Built up (cpu=0:00:02.2  real=0:00:02.0  mem= 1577.1M) ***
*** Done Building Timing Graph (cpu=0:00:16.4 real=0:00:17.0 totSessionCpu=1:21:44 mem=1577.1M)
**optDesign ... cpu = 0:05:15, real = 0:05:14, mem = 1507.5M, totSessionCpu=1:21:44 **
*** Timing NOT met, worst failing slack is -0.530
*** Check timing (0:00:00.1)
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 221 clock nets excluded from IPO operation.
*info: 221 clock nets excluded
*info: 2 special nets excluded.
*info: 257 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.530 TNS Slack -269.834 Density 98.55
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.286|   -0.530|-218.768| -269.834|    98.55%|   0:00:00.0| 1746.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_9_/D    |
|  -0.286|   -0.530|-218.768| -269.834|    98.55%|   0:00:01.0| 1746.3M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_3__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_58_/D                                         |
|  -0.286|   -0.530|-218.768| -269.834|    98.55%|   0:00:01.0| 1746.3M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_7__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_10_/D                                         |
|  -0.286|   -0.530|-218.768| -269.834|    98.55%|   0:00:00.0| 1746.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_9_/D    |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.7 real=0:00:02.0 mem=1746.3M) ***
Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:02.1 real=0:00:02.0 mem=1746.3M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 221 constrained nets 
Layer 7 has 240 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:02.6 real=0:00:02.0 mem=1746.3M) ***
End: GigaOpt Optimization in post-eco TNS mode
Running setup recovery post routing.
**optDesign ... cpu = 0:05:22, real = 0:05:21, mem = 1595.3M, totSessionCpu=1:21:51 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin (100)
*** Finish setup-recovery (cpu=0:00:01, real=0:00:00, mem=1595.35M, totSessionCpu=1:21:52 .
**optDesign ... cpu = 0:05:22, real = 0:05:21, mem = 1595.3M, totSessionCpu=1:21:52 **

Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:05:24, real = 0:05:23, mem = 1595.3M, totSessionCpu=1:21:53 **
** Profile ** Start :  cpu=0:00:00.0, mem=1652.6M
** Profile ** Other data :  cpu=0:00:00.1, mem=1652.6M
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
AAE_INFO-618: Total number of nets in the design is 33707,  99.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:07.6 REAL=0:00:07.0)
Save waveform /tmp/innovus_temp_18281_ieng6-ece-16.ucsd.edu_nbalasubramanian_ZwvVgd/.AAE_7wheLi/.AAE_18281/waveform.data...
*** CDM Built up (cpu=0:00:08.7  real=0:00:08.0  mem= 0.0M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 33707,  0.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:00.4 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.5  real=0:00:00.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:12.2 real=0:00:12.0 totSessionCpu=0:00:55.8 mem=0.0M)
** Profile ** Overall slacks :  cpu=-1:00:0-7.0, mem=0.0M
** Profile ** Total reports :  cpu=0:00:00.3, mem=0.0M

_______________________________________________________________________
** Profile ** Overall slacks :  cpu=0:00:13.3, mem=1652.6M
** Profile ** Total reports :  cpu=0:00:01.0, mem=1597.4M
** Profile ** DRVs :  cpu=0:00:00.7, mem=1597.4M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.530  | -0.286  | -0.530  |
|           TNS (ns):|-269.833 |-218.768 | -51.065 |
|    Violating Paths:|  1714   |  1554   |   160   |
|          All Paths:|  6712   |  5278   |  5570   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.120  | -0.120  |  0.000  |
|           TNS (ns):| -11.001 | -11.001 |  0.000  |
|    Violating Paths:|   295   |   295   |    0    |
|          All Paths:|  5278   |  5278   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 63.853%
       (98.551% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1597.4M
**optDesign ... cpu = 0:05:39, real = 0:05:39, mem = 1595.3M, totSessionCpu=1:22:08 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> optDesign -postRoute -drv
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1547.8M, totSessionCpu=1:22:12 **
#Created 847 library cell signatures
#Created 33707 NETS and 0 SPECIALNETS signatures
#Created 59632 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1338.95 (MB), peak = 1468.79 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1338.95 (MB), peak = 1468.79 (MB)
Begin checking placement ... (start mem=1547.8M, init mem=1547.8M)
*info: Placed = 59631          (Fixed = 76)
*info: Unplaced = 0           
Placement Density:98.55%(206813/209855)
Finished checkPlace (cpu: total=0:00:00.3, vio checks=0:00:00.2; mem=1547.8M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 31502

Instance distribution across the VT partitions:

 LVT : inst = 14988 (47.6%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 14988 (47.6%)

 HVT : inst = 16514 (52.4%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 16514 (52.4%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'core' of instances=59631 and nets=33707 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_18281_ieng6-ece-16.ucsd.edu_nbalasubramanian_ZwvVgd/core_18281_ygvEdm.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1537.8M)
Extracted 10.0006% (CPU Time= 0:00:01.2  MEM= 1587.6M)
Extracted 20.0006% (CPU Time= 0:00:01.4  MEM= 1587.6M)
Extracted 30.0006% (CPU Time= 0:00:01.6  MEM= 1587.6M)
Extracted 40.0006% (CPU Time= 0:00:01.8  MEM= 1587.6M)
Extracted 50.0006% (CPU Time= 0:00:02.1  MEM= 1587.6M)
Extracted 60.0006% (CPU Time= 0:00:02.6  MEM= 1591.6M)
Extracted 70.0006% (CPU Time= 0:00:03.1  MEM= 1591.6M)
Extracted 80.0006% (CPU Time= 0:00:03.9  MEM= 1591.6M)
Extracted 90.0006% (CPU Time= 0:00:04.8  MEM= 1591.6M)
Extracted 100% (CPU Time= 0:00:05.7  MEM= 1591.6M)
Number of Extracted Resistors     : 598679
Number of Extracted Ground Cap.   : 590076
Number of Extracted Coupling Cap. : 969664
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1571.6M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:07.4  Real Time: 0:00:08.0  MEM: 1571.621M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 33707,  99.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=1630.34 CPU=0:00:08.1 REAL=0:00:08.0)
Save waveform /tmp/innovus_temp_18281_ieng6-ece-16.ucsd.edu_nbalasubramanian_ZwvVgd/.AAE_7wheLi/.AAE_18281/waveform.data...
*** CDM Built up (cpu=0:00:09.1  real=0:00:09.0  mem= 1630.3M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 33707,  6.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=1606.38 CPU=0:00:02.1 REAL=0:00:02.0)
*** CDM Built up (cpu=0:00:02.2  real=0:00:02.0  mem= 1606.4M) ***
*** Done Building Timing Graph (cpu=0:00:14.3 real=0:00:15.0 totSessionCpu=1:22:37 mem=1606.4M)
** Profile ** Start :  cpu=0:00:00.0, mem=1606.4M
** Profile ** Other data :  cpu=0:00:00.1, mem=1606.4M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1606.4M
** Profile ** DRVs :  cpu=0:00:01.1, mem=1606.4M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.530  | -0.286  | -0.530  |
|           TNS (ns):|-269.833 |-218.768 | -51.065 |
|    Violating Paths:|  1714   |  1554   |   160   |
|          All Paths:|  6712   |  5278   |  5570   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 63.853%
       (98.551% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1606.4M
**optDesign ... cpu = 0:00:26, real = 0:00:26, mem = 1507.7M, totSessionCpu=1:22:38 **
Setting latch borrow mode to budget during optimization.
Glitch fixing enabled
<optDesign CMD> fixdrv  all VT Cells
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 97, Num usable cells 843
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 843
**INFO: Start fixing DRV (Mem = 1574.50M) ...
**INFO: Options = -postRoute -maxCap -maxTran -maxFanout -noSensitivity -backward -maxIter 1
**INFO: Start fixing DRV iteration 1 ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 221 clock nets excluded from IPO operation.
DRV pessimism of 5.00% is used.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       glitch      |       |           |           |           |         |            |           |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.53 |          0|          0|          0|  98.55  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.53 |          0|          0|          0|  98.55  |   0:00:00.0|    1816.2M|
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 221 constrained nets 
Layer 7 has 240 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:01.6 real=0:00:01.0 mem=1816.2M) ***

drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:34, real = 0:00:34, mem = 1664.5M, totSessionCpu=1:22:46 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:06, Mem = 1664.54M).
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=1664.5M
** Profile ** Other data :  cpu=0:00:00.1, mem=1664.5M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1674.5M
** Profile ** DRVs :  cpu=0:00:01.1, mem=1674.5M

------------------------------------------------------------
     SI Timing Summary (cpu=0.09min real=0.10min mem=1664.5M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.530  | -0.286  | -0.530  |
|           TNS (ns):|-269.833 |-218.768 | -51.065 |
|    Violating Paths:|  1714   |  1554   |   160   |
|          All Paths:|  6712   |  5278   |  5570   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 63.853%
       (98.551% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1674.5M
**optDesign ... cpu = 0:00:35, real = 0:00:35, mem = 1664.5M, totSessionCpu=1:22:47 **
** Profile ** Start :  cpu=0:00:00.0, mem=1655.0M
** Profile ** Other data :  cpu=0:00:00.1, mem=1655.0M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1655.0M
** Profile ** DRVs :  cpu=0:00:01.1, mem=1655.0M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.530  | -0.286  | -0.530  |
|           TNS (ns):|-269.833 |-218.768 | -51.065 |
|    Violating Paths:|  1714   |  1554   |   160   |
|          All Paths:|  6712   |  5278   |  5570   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 63.853%
       (98.551% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1655.0M
**optDesign ... cpu = 0:00:38, real = 0:00:37, mem = 1597.8M, totSessionCpu=1:22:50 **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSpreadWire "false"
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Sun Mar  9 21:28:28 2025
#
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Loading the last recorded routing design signature
#No placement changes detected since last routing
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 33705 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#1004/33450 = 3% of signal nets have been set as priority nets
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1363.41 (MB), peak = 1468.79 (MB)
#Merging special wires...
#Found 0 nets for post-route si or timing fixing.
#WARNING (NRGR-22) Design is already detail routed.
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = -1.41 (MB)
#Total memory = 1363.41 (MB)
#Peak memory = 1468.79 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1365.17 (MB), peak = 1468.79 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1365.17 (MB), peak = 1468.79 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 234
#Total wire length = 632667 um.
#Total half perimeter of net bounding box = 557234 um.
#Total wire length on LAYER M1 = 907 um.
#Total wire length on LAYER M2 = 156165 um.
#Total wire length on LAYER M3 = 232141 um.
#Total wire length on LAYER M4 = 148098 um.
#Total wire length on LAYER M5 = 66134 um.
#Total wire length on LAYER M6 = 6408 um.
#Total wire length on LAYER M7 = 10073 um.
#Total wire length on LAYER M8 = 12742 um.
#Total number of vias = 237122
#Total number of multi-cut vias = 165213 ( 69.7%)
#Total number of single cut vias = 71909 ( 30.3%)
#Up-Via Summary (total 237122):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       70160 ( 64.0%)     39410 ( 36.0%)     109570
#  Metal 2        1631 (  1.7%)     93979 ( 98.3%)      95610
#  Metal 3          89 (  0.4%)     22826 ( 99.6%)      22915
#  Metal 4           9 (  0.1%)      6238 ( 99.9%)       6247
#  Metal 5           1 (  0.1%)      1215 ( 99.9%)       1216
#  Metal 6          12 (  1.3%)       899 ( 98.7%)        911
#  Metal 7           7 (  1.1%)       646 ( 98.9%)        653
#-----------------------------------------------------------
#                71909 ( 30.3%)    165213 ( 69.7%)     237122 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 0.25 (MB)
#Total memory = 1363.66 (MB)
#Peak memory = 1468.79 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1365.40 (MB), peak = 1468.79 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 234
#Total wire length = 632667 um.
#Total half perimeter of net bounding box = 557234 um.
#Total wire length on LAYER M1 = 907 um.
#Total wire length on LAYER M2 = 156165 um.
#Total wire length on LAYER M3 = 232141 um.
#Total wire length on LAYER M4 = 148098 um.
#Total wire length on LAYER M5 = 66134 um.
#Total wire length on LAYER M6 = 6408 um.
#Total wire length on LAYER M7 = 10073 um.
#Total wire length on LAYER M8 = 12742 um.
#Total number of vias = 237122
#Total number of multi-cut vias = 165213 ( 69.7%)
#Total number of single cut vias = 71909 ( 30.3%)
#Up-Via Summary (total 237122):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       70160 ( 64.0%)     39410 ( 36.0%)     109570
#  Metal 2        1631 (  1.7%)     93979 ( 98.3%)      95610
#  Metal 3          89 (  0.4%)     22826 ( 99.6%)      22915
#  Metal 4           9 (  0.1%)      6238 ( 99.9%)       6247
#  Metal 5           1 (  0.1%)      1215 ( 99.9%)       1216
#  Metal 6          12 (  1.3%)       899 ( 98.7%)        911
#  Metal 7           7 (  1.1%)       646 ( 98.9%)        653
#-----------------------------------------------------------
#                71909 ( 30.3%)    165213 ( 69.7%)     237122 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route via swapping..
#0.00% of area are rerouted by ECO routing.
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1367.17 (MB), peak = 1468.79 (MB)
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1367.28 (MB), peak = 1468.79 (MB)
#CELL_VIEW core,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#No via is swapped.
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 234
#Total wire length = 632667 um.
#Total half perimeter of net bounding box = 557234 um.
#Total wire length on LAYER M1 = 907 um.
#Total wire length on LAYER M2 = 156165 um.
#Total wire length on LAYER M3 = 232141 um.
#Total wire length on LAYER M4 = 148098 um.
#Total wire length on LAYER M5 = 66134 um.
#Total wire length on LAYER M6 = 6408 um.
#Total wire length on LAYER M7 = 10073 um.
#Total wire length on LAYER M8 = 12742 um.
#Total number of vias = 237122
#Total number of multi-cut vias = 165213 ( 69.7%)
#Total number of single cut vias = 71909 ( 30.3%)
#Up-Via Summary (total 237122):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       70160 ( 64.0%)     39410 ( 36.0%)     109570
#  Metal 2        1631 (  1.7%)     93979 ( 98.3%)      95610
#  Metal 3          89 (  0.4%)     22826 ( 99.6%)      22915
#  Metal 4           9 (  0.1%)      6238 ( 99.9%)       6247
#  Metal 5           1 (  0.1%)      1215 ( 99.9%)       1216
#  Metal 6          12 (  1.3%)       899 ( 98.7%)        911
#  Metal 7           7 (  1.1%)       646 ( 98.9%)        653
#-----------------------------------------------------------
#                71909 ( 30.3%)    165213 ( 69.7%)     237122 
#
#detailRoute Statistics:
#Cpu time = 00:00:06
#Elapsed time = 00:00:06
#Increased memory = 2.13 (MB)
#Total memory = 1365.54 (MB)
#Peak memory = 1468.79 (MB)
#Updating routing design signature
#Created 847 library cell signatures
#Created 33707 NETS and 0 SPECIALNETS signatures
#Created 59632 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1373.76 (MB), peak = 1468.79 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1373.88 (MB), peak = 1468.79 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:12
#Elapsed time = 00:00:12
#Increased memory = -46.64 (MB)
#Total memory = 1349.49 (MB)
#Peak memory = 1468.79 (MB)
#Number of warnings = 1
#Total number of warnings = 157
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sun Mar  9 21:28:40 2025
#
**optDesign ... cpu = 0:00:50, real = 0:00:49, mem = 1597.5M, totSessionCpu=1:23:02 **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'core' of instances=59631 and nets=33707 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_18281_ieng6-ece-16.ucsd.edu_nbalasubramanian_ZwvVgd/core_18281_ygvEdm.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1597.5M)
Extracted 10.0006% (CPU Time= 0:00:01.2  MEM= 1639.4M)
Extracted 20.0006% (CPU Time= 0:00:01.4  MEM= 1639.4M)
Extracted 30.0006% (CPU Time= 0:00:01.6  MEM= 1639.4M)
Extracted 40.0006% (CPU Time= 0:00:01.8  MEM= 1639.4M)
Extracted 50.0006% (CPU Time= 0:00:02.1  MEM= 1639.4M)
Extracted 60.0006% (CPU Time= 0:00:02.5  MEM= 1643.4M)
Extracted 70.0006% (CPU Time= 0:00:03.0  MEM= 1643.4M)
Extracted 80.0006% (CPU Time= 0:00:03.7  MEM= 1643.4M)
Extracted 90.0006% (CPU Time= 0:00:04.7  MEM= 1643.4M)
Extracted 100% (CPU Time= 0:00:05.6  MEM= 1643.4M)
Number of Extracted Resistors     : 598679
Number of Extracted Ground Cap.   : 590076
Number of Extracted Coupling Cap. : 969664
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1631.3M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:07.1  Real Time: 0:00:07.0  MEM: 1631.348M)
**optDesign ... cpu = 0:00:57, real = 0:00:56, mem = 1565.2M, totSessionCpu=1:23:09 **
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
AAE_INFO-618: Total number of nets in the design is 33707,  99.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=1661 CPU=0:00:08.0 REAL=0:00:08.0)
Save waveform /tmp/innovus_temp_18281_ieng6-ece-16.ucsd.edu_nbalasubramanian_ZwvVgd/.AAE_7wheLi/.AAE_18281/waveform.data...
*** CDM Built up (cpu=0:00:10.1  real=0:00:10.0  mem= 1661.0M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 33707,  6.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=1637.04 CPU=0:00:02.0 REAL=0:00:02.0)
*** CDM Built up (cpu=0:00:02.2  real=0:00:02.0  mem= 1637.0M) ***
*** Done Building Timing Graph (cpu=0:00:16.0 real=0:00:16.0 totSessionCpu=1:23:25 mem=1637.0M)
**optDesign ... cpu = 0:01:13, real = 0:01:12, mem = 1567.4M, totSessionCpu=1:23:25 **
Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:14, real = 0:01:14, mem = 1567.4M, totSessionCpu=1:23:26 **
** Profile ** Start :  cpu=0:00:00.0, mem=1624.7M
** Profile ** Other data :  cpu=0:00:00.1, mem=1624.7M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1624.7M
** Profile ** Total reports :  cpu=0:00:01.5, mem=1569.5M
** Profile ** DRVs :  cpu=0:00:01.1, mem=1569.5M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.530  | -0.286  | -0.530  |
|           TNS (ns):|-269.833 |-218.768 | -51.065 |
|    Violating Paths:|  1714   |  1554   |   160   |
|          All Paths:|  6712   |  5278   |  5570   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 63.853%
       (98.551% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1569.5M
**optDesign ... cpu = 0:01:18, real = 0:01:17, mem = 1567.4M, totSessionCpu=1:23:29 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> optDesign -postRoute -inc
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1537.2M, totSessionCpu=1:23:33 **
**INFO: DRVs not fixed with -incr option
#Created 847 library cell signatures
#Created 33707 NETS and 0 SPECIALNETS signatures
#Created 59632 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1340.65 (MB), peak = 1468.79 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1340.65 (MB), peak = 1468.79 (MB)
Begin checking placement ... (start mem=1537.2M, init mem=1537.2M)
*info: Placed = 59631          (Fixed = 76)
*info: Unplaced = 0           
Placement Density:98.55%(206813/209855)
Finished checkPlace (cpu: total=0:00:00.3, vio checks=0:00:00.1; mem=1537.2M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
**INFO: setOptMode -fixDRC false -> DRV Optimization will not be done as part of the Optimization.
WC_VIEW BC_VIEW
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 31502

Instance distribution across the VT partitions:

 LVT : inst = 14988 (47.6%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 14988 (47.6%)

 HVT : inst = 16514 (52.4%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 16514 (52.4%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'core' of instances=59631 and nets=33707 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_18281_ieng6-ece-16.ucsd.edu_nbalasubramanian_ZwvVgd/core_18281_ygvEdm.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1527.2M)
Extracted 10.0006% (CPU Time= 0:00:01.2  MEM= 1593.0M)
Extracted 20.0006% (CPU Time= 0:00:01.4  MEM= 1593.0M)
Extracted 30.0006% (CPU Time= 0:00:01.6  MEM= 1593.0M)
Extracted 40.0006% (CPU Time= 0:00:01.8  MEM= 1593.0M)
Extracted 50.0006% (CPU Time= 0:00:02.1  MEM= 1593.0M)
Extracted 60.0006% (CPU Time= 0:00:02.6  MEM= 1597.0M)
Extracted 70.0006% (CPU Time= 0:00:03.1  MEM= 1597.0M)
Extracted 80.0006% (CPU Time= 0:00:03.9  MEM= 1597.0M)
Extracted 90.0006% (CPU Time= 0:00:04.9  MEM= 1597.0M)
Extracted 100% (CPU Time= 0:00:05.8  MEM= 1597.0M)
Number of Extracted Resistors     : 598679
Number of Extracted Ground Cap.   : 590076
Number of Extracted Coupling Cap. : 969664
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1577.0M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:07.4  Real Time: 0:00:07.0  MEM: 1577.027M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 33707,  99.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=1640.56 CPU=0:00:08.0 REAL=0:00:08.0)
Save waveform /tmp/innovus_temp_18281_ieng6-ece-16.ucsd.edu_nbalasubramanian_ZwvVgd/.AAE_7wheLi/.AAE_18281/waveform.data...
*** CDM Built up (cpu=0:00:09.0  real=0:00:09.0  mem= 1640.6M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1

Executing IPO callback for view pruning ..
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 33707,  6.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=1616.61 CPU=0:00:02.0 REAL=0:00:02.0)
*** CDM Built up (cpu=0:00:02.2  real=0:00:02.0  mem= 1616.6M) ***
*** Done Building Timing Graph (cpu=0:00:14.3 real=0:00:14.0 totSessionCpu=1:23:58 mem=1616.6M)
** Profile ** Start :  cpu=0:00:00.0, mem=1616.6M
** Profile ** Other data :  cpu=0:00:00.1, mem=1616.6M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1616.6M
** Profile ** DRVs :  cpu=0:00:01.1, mem=1616.6M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.530  | -0.286  | -0.530  |
|           TNS (ns):|-269.833 |-218.768 | -51.065 |
|    Violating Paths:|  1714   |  1554   |   160   |
|          All Paths:|  6712   |  5278   |  5570   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 63.853%
       (98.551% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1616.6M
**optDesign ... cpu = 0:00:26, real = 0:00:26, mem = 1511.2M, totSessionCpu=1:24:00 **
Setting latch borrow mode to budget during optimization.
*** Timing NOT met, worst failing slack is -0.530
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 97, Num usable cells 843
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 843
Begin: GigaOpt Optimization in WNS mode
Info: 221 clock nets excluded from IPO operation.
*info: 221 clock nets excluded
*info: 2 special nets excluded.
*info: 257 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.530 TNS Slack -269.834 Density 98.55
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.286|   -0.530|-218.768| -269.834|    98.55%|   0:00:00.0| 1752.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_9_/D    |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 2 and inserted 2 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.283|   -0.530|-225.322| -276.387|    98.55%|   0:00:08.0| 1753.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_19_/D   |
|  -0.283|   -0.530|-225.322| -276.387|    98.55%|   0:00:00.0| 1753.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_19_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:08.4 real=0:00:08.0 mem=1753.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:08.4 real=0:00:08.0 mem=1753.4M) ***
** GigaOpt Optimizer WNS Slack -0.530 TNS Slack -276.387 Density 98.55
Update Timing Windows (Threshold 0.014) ...
Re Calculate Delays on 10 Nets
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 223 constrained nets 
Layer 7 has 240 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:09.0 real=0:00:09.0 mem=1753.4M) ***
*** Starting refinePlace (1:24:17 mem=1742.3M) ***
Density distribution unevenness ratio = 0.794%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1742.3MB
Summary Report:
Instances move: 0 (out of 31433 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 1742.3MB
*** Finished refinePlace (1:24:18 mem=1742.3M) ***
Density distribution unevenness ratio = 0.792%
End: GigaOpt Optimization in WNS mode
**INFO: Num dontuse cells 97, Num usable cells 843
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 843
Begin: GigaOpt Optimization in TNS mode
Info: 223 clock nets excluded from IPO operation.
*info: 223 clock nets excluded
*info: 2 special nets excluded.
*info: 257 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.530 TNS Slack -276.387 Density 98.55
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.283|   -0.530|-225.322| -276.387|    98.55%|   0:00:00.0| 1755.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_19_/D   |
|  -0.283|   -0.530|-223.246| -274.311|    98.55%|   0:00:01.0| 1755.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_19_/D   |
|  -0.283|   -0.530|-223.233| -274.299|    98.55%|   0:00:02.0| 1755.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_13_/D   |
|  -0.283|   -0.530|-223.238| -274.303|    98.55%|   0:00:02.0| 1755.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_2__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_45_/D                                         |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 10 and inserted 10 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.284|   -0.548|-219.064| -276.092|    98.56%|   0:00:09.0| 1785.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_18_/D   |
|  -0.283|   -0.548|-218.253| -275.281|    98.56%|   0:00:00.0| 1785.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_3__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_51_/D                                         |
|  -0.283|   -0.548|-218.253| -275.281|    98.56%|   0:00:02.0| 1785.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_3__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_17_/D                                         |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 4 and inserted 1 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.283|   -0.548|-216.448| -274.022|    98.56%|   0:00:08.0| 1787.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_6_/D                                          |
|  -0.283|   -0.548|-216.303| -273.877|    98.56%|   0:00:00.0| 1787.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q5_reg_15_/D   |
|  -0.283|   -0.548|-216.158| -273.732|    98.56%|   0:00:01.0| 1787.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_6_/D    |
|  -0.283|   -0.548|-216.130| -273.703|    98.56%|   0:00:00.0| 1787.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_6_/D    |
|  -0.283|   -0.548|-216.034| -273.608|    98.56%|   0:00:01.0| 1787.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_10_/D   |
|  -0.283|   -0.548|-216.011| -273.585|    98.56%|   0:00:01.0| 1787.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.283|   -0.548|-215.995| -273.569|    98.56%|   0:00:00.0| 1787.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_8__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_13_/D                                         |
|  -0.283|   -0.548|-215.995| -273.569|    98.56%|   0:00:00.0| 1787.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_19_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:26.9 real=0:00:27.0 mem=1787.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:27.0 real=0:00:27.0 mem=1787.0M) ***
** GigaOpt Optimizer WNS Slack -0.548 TNS Slack -273.569 Density 98.56
Update Timing Windows (Threshold 0.014) ...
Re Calculate Delays on 18 Nets
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 234 constrained nets 
Layer 7 has 241 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:27.5 real=0:00:27.0 mem=1787.0M) ***
*** Starting refinePlace (1:24:52 mem=1767.9M) ***
Density distribution unevenness ratio = 0.786%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 1767.9MB
Summary Report:
Instances move: 0 (out of 31450 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 1767.9MB
*** Finished refinePlace (1:24:53 mem=1767.9M) ***
Density distribution unevenness ratio = 0.785%
End: GigaOpt Optimization in TNS mode
Default Rule : ""
Non Default Rules :
Worst Slack : -0.283 ns
Total 0 nets layer assigned (0.7).
GigaOpt: setting up router preferences
        design wns: -0.2827
        slack threshold: 1.1373
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 1004 (3.0%)
Default Rule : ""
Non Default Rules :
Worst Slack : -0.548 ns
Total 0 nets layer assigned (0.4).
GigaOpt: setting up router preferences
        design wns: -0.5479
        slack threshold: 0.8721
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 1004 (3.0%)
** Profile ** Start :  cpu=0:00:00.0, mem=1764.9M
** Profile ** Other data :  cpu=0:00:00.1, mem=1764.9M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1764.9M
** Profile ** DRVs :  cpu=0:00:01.1, mem=1764.9M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.548  | -0.283  | -0.548  |
|           TNS (ns):|-273.569 |-215.995 | -57.574 |
|    Violating Paths:|  1633   |  1473   |   160   |
|          All Paths:|  6712   |  5278   |  5570   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 63.860%
       (98.558% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1764.9M
**optDesign ... cpu = 0:01:24, real = 0:01:22, mem = 1599.4M, totSessionCpu=1:24:57 **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSpreadWire "false"
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Sun Mar  9 21:30:34 2025
#
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST mac_array_instance/CTS_ccl_BUF_clk_G0_L2_8 connects to NET mac_array_instance/FE_USKN5400_CTS_61 at location ( 125.900 366.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/FE_USKN5400_CTS_61 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST FE_USKC5369_CTS_174 connects to NET FE_USKN5369_CTS_174 at location ( 315.100 231.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET FE_USKN5369_CTS_174 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST mac_array_instance/CTS_ccl_BUF_clk_G0_L2_22 connects to NET mac_array_instance/CTS_70 at location ( 373.900 336.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/CTS_70 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST mac_array_instance/CTS_ccl_BUF_clk_G0_L2_22 connects to NET mac_array_instance/CTS_68 at location ( 376.900 337.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/CTS_68 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST FE_USKC5339_CTS_191 connects to NET CTS_191 at location ( 127.700 209.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET CTS_191 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST CTS_ccl_BUF_clk_G0_L4_35 connects to NET CTS_185 at location ( 190.500 88.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET CTS_185 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST FE_USKC5308_CTS_181 connects to NET CTS_181 at location ( 137.500 84.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET CTS_181 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST CTS_ccl_BUF_clk_G0_L4_27 connects to NET CTS_177 at location ( 271.900 257.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST CTS_ccl_BUF_clk_G0_L4_21 connects to NET CTS_177 at location ( 254.100 242.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET CTS_177 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST CTS_ccl_BUF_clk_G0_L4_27 connects to NET CTS_176 at location ( 274.500 257.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET CTS_176 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST FE_USKC5369_CTS_174 connects to NET CTS_174 at location ( 318.100 230.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET CTS_174 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST psum_mem_instance/CTS_ccl_BUF_clk_G0_L4_16 connects to NET CTS_169 at location ( 262.300 48.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET CTS_169 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN A1 of INST mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RC_10811_0 connects to NET mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_5685_0 at location ( 263.100 353.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_5685_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I0 of INST mac_array_instance/col_idx_2__mac_col_inst/U98 connects to NET mac_array_instance/FE_OCPN4471_q_temp_74_ at location ( 233.300 379.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/FE_OCPN4471_q_temp_74_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN A1 of INST mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RC_9464_0 connects to NET mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_4176_0 at location ( 375.100 279.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_4176_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I0 of INST mac_array_instance/col_idx_7__mac_col_inst/U16 connects to NET mac_array_instance/FE_OCPN4163_q_temp_400_ at location ( 364.300 137.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/FE_OCPN4163_q_temp_400_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I0 of INST mac_array_instance/col_idx_6__mac_col_inst/U25 connects to NET mac_array_instance/FE_OCPN2787_q_temp_331_ at location ( 406.100 245.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/FE_OCPN2787_q_temp_331_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN A1 of INST mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RC_5636_0 connects to NET mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_3308_0 at location ( 449.300 362.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_3308_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RC_10966_0 connects to NET mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_2173_0 at location ( 374.100 266.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_2173_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN A2 of INST mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RC_1599_0 connects to NET mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_1206_0 at location ( 353.700 306.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_1206_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (EMS-27) Message (NRDB-682) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_1202_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (EMS-27) Message (NRIG-44) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Loading the last recorded routing design signature
#Created 19 NETS and 0 SPECIALNETS new signatures
#Summary of the placement changes since last routing:
#  Number of instances added (including moved) = 26
#  Number of instances deleted (including moved) = 8
#  Number of instances resized = 31
#  Number of instances with same cell size swap = 1
#  Number of instances with pin swaps = 2
#  Total number of placement changes (moved instances are counted twice) = 65
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 33723 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#1004/33468 = 2% of signal nets have been set as priority nets
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1326.07 (MB), peak = 1514.32 (MB)
#Merging special wires...
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 262.450 48.395 ) on M1 for NET CTS_169. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 315.320 246.700 ) on M1 for NET CTS_170. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 317.000 230.500 ) on M1 for NET CTS_174. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 273.800 257.500 ) on M1 for NET CTS_176. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 272.050 257.195 ) on M1 for NET CTS_177. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 254.250 242.795 ) on M1 for NET CTS_177. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 136.975 84.700 ) on M1 for NET CTS_181. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 190.650 87.995 ) on M1 for NET CTS_185. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 127.105 208.900 ) on M1 for NET CTS_191. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 158.220 66.715 ) on M1 for NET FE_USKN5308_CTS_181. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 273.355 228.700 ) on M1 for NET FE_USKN5346_CTS_175. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 253.300 187.315 ) on M1 for NET FE_USKN5357_CTS_189. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 263.355 190.900 ) on M1 for NET FE_USKN5358_CTS_189. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 315.250 230.800 ) on M1 for NET FE_USKN5369_CTS_174. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 263.310 353.030 ) on M1 for NET array_out[48]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 231.540 379.895 ) on M1 for NET mac_array_instance/CTS_63. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 375.800 336.700 ) on M1 for NET mac_array_instance/CTS_68. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 374.050 336.395 ) on M1 for NET mac_array_instance/CTS_70. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I0 at ( 405.925 244.885 ) on M1 for NET mac_array_instance/FE_OCPN2787_q_temp_331_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I0 at ( 364.125 135.110 ) on M1 for NET mac_array_instance/FE_OCPN4163_q_temp_400_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#Connectivity extraction summary:
#128 routed nets are extracted.
#    67 (0.20%) extracted nets are partially routed.
#33327 routed nets are imported.
#13 (0.04%) nets are without wires.
#257 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 33725.
#
#Found 0 nets for post-route si or timing fixing.
#Number of eco nets is 67
#
#Start data preparation...
#
#Data preparation is done on Sun Mar  9 21:30:39 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Sun Mar  9 21:30:41 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        2306          79       25440    92.59%
#  Metal 2        V        2311          84       25440     0.71%
#  Metal 3        H        2385           0       25440     0.38%
#  Metal 4        V        1699         696       25440     3.10%
#  Metal 5        H        2385           0       25440     0.00%
#  Metal 6        V        2395           0       25440     0.00%
#  Metal 7        H         596           0       25440     0.00%
#  Metal 8        V         599           0       25440     0.00%
#  --------------------------------------------------------------
#  Total                  14676       4.48%  203520    12.10%
#
#  247 nets (0.73%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1327.65 (MB), peak = 1514.32 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1353.42 (MB), peak = 1514.32 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1353.56 (MB), peak = 1514.32 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 257 (skipped).
#Total number of routable nets = 33468.
#Total number of nets in the design = 33725.
#
#80 routable nets have only global wires.
#33388 routable nets have only detail routed wires.
#38 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#524 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                 33                  5              42  
#-------------------------------------------------------------------
#        Total                 33                  5              42  
#-------------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                247                315           32906  
#-------------------------------------------------------------------
#        Total                247                315           32906  
#-------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      4(0.02%)   (0.02%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      4(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 247
#Total wire length = 633085 um.
#Total half perimeter of net bounding box = 557658 um.
#Total wire length on LAYER M1 = 906 um.
#Total wire length on LAYER M2 = 156174 um.
#Total wire length on LAYER M3 = 232383 um.
#Total wire length on LAYER M4 = 148242 um.
#Total wire length on LAYER M5 = 66137 um.
#Total wire length on LAYER M6 = 6408 um.
#Total wire length on LAYER M7 = 10085 um.
#Total wire length on LAYER M8 = 12751 um.
#Total number of vias = 237244
#Total number of multi-cut vias = 165178 ( 69.6%)
#Total number of single cut vias = 72066 ( 30.4%)
#Up-Via Summary (total 237244):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       70202 ( 64.1%)     39397 ( 35.9%)     109599
#  Metal 2        1689 (  1.8%)     93960 ( 98.2%)      95649
#  Metal 3         128 (  0.6%)     22824 ( 99.4%)      22952
#  Metal 4          14 (  0.2%)      6238 ( 99.8%)       6252
#  Metal 5           6 (  0.5%)      1214 ( 99.5%)       1220
#  Metal 6          16 (  1.7%)       899 ( 98.3%)        915
#  Metal 7          11 (  1.7%)       646 ( 98.3%)        657
#-----------------------------------------------------------
#                72066 ( 30.4%)    165178 ( 69.6%)     237244 
#
#Total number of involved priority nets 33
#Maximum src to sink distance for priority net 197.1
#Average of max src_to_sink distance for priority net 55.4
#Average of ave src_to_sink distance for priority net 34.6
#Max overcon = 1 tracks.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1353.63 (MB), peak = 1514.32 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1327.42 (MB), peak = 1514.32 (MB)
#Start Track Assignment.
#Done with 45 horizontal wires in 2 hboxes and 32 vertical wires in 2 hboxes.
#Done with 5 horizontal wires in 2 hboxes and 4 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 247
#Total wire length = 633120 um.
#Total half perimeter of net bounding box = 557658 um.
#Total wire length on LAYER M1 = 923 um.
#Total wire length on LAYER M2 = 156177 um.
#Total wire length on LAYER M3 = 232403 um.
#Total wire length on LAYER M4 = 148241 um.
#Total wire length on LAYER M5 = 66135 um.
#Total wire length on LAYER M6 = 6408 um.
#Total wire length on LAYER M7 = 10083 um.
#Total wire length on LAYER M8 = 12751 um.
#Total number of vias = 237244
#Total number of multi-cut vias = 165178 ( 69.6%)
#Total number of single cut vias = 72066 ( 30.4%)
#Up-Via Summary (total 237244):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       70202 ( 64.1%)     39397 ( 35.9%)     109599
#  Metal 2        1689 (  1.8%)     93960 ( 98.2%)      95649
#  Metal 3         128 (  0.6%)     22824 ( 99.4%)      22952
#  Metal 4          14 (  0.2%)      6238 ( 99.8%)       6252
#  Metal 5           6 (  0.5%)      1214 ( 99.5%)       1220
#  Metal 6          16 (  1.7%)       899 ( 98.3%)        915
#  Metal 7          11 (  1.7%)       646 ( 98.3%)        657
#-----------------------------------------------------------
#                72066 ( 30.4%)    165178 ( 69.6%)     237244 
#
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1384.95 (MB), peak = 1514.32 (MB)
#
#Cpu time = 00:00:10
#Elapsed time = 00:00:10
#Increased memory = 57.47 (MB)
#Total memory = 1384.95 (MB)
#Peak memory = 1514.32 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 2.3% of the total area was rechecked for DRC, and 7.3% required routing.
#    number of violations = 6
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   Totals
#	M1            0        0        2        2        4
#	M2            1        1        0        0        2
#	Totals        1        1        2        2        6
#57 out of 59649 instances need to be verified(marked ipoed).
#3.5% of the total area is being checked for drcs
#3.5% of the total area was checked
#    number of violations = 69
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc   MinCut   Totals
#	M1           23        6       22       12        2        1       66
#	M2            1        2        0        0        0        0        3
#	Totals       24        8       22       12        2        1       69
#cpu time = 00:00:10, elapsed time = 00:00:10, memory = 1378.82 (MB), peak = 1514.32 (MB)
#start 1st optimization iteration ...
#    number of violations = 28
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   Totals
#	M1           12        6        2        8       28
#	Totals       12        6        2        8       28
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1355.82 (MB), peak = 1514.32 (MB)
#start 2nd optimization iteration ...
#    number of violations = 26
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   Totals
#	M1           12        4        2        8       26
#	Totals       12        4        2        8       26
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1360.46 (MB), peak = 1514.32 (MB)
#start 3rd optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1362.16 (MB), peak = 1514.32 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 247
#Total wire length = 633012 um.
#Total half perimeter of net bounding box = 557658 um.
#Total wire length on LAYER M1 = 907 um.
#Total wire length on LAYER M2 = 156128 um.
#Total wire length on LAYER M3 = 232376 um.
#Total wire length on LAYER M4 = 148246 um.
#Total wire length on LAYER M5 = 66130 um.
#Total wire length on LAYER M6 = 6405 um.
#Total wire length on LAYER M7 = 10074 um.
#Total wire length on LAYER M8 = 12747 um.
#Total number of vias = 237337
#Total number of multi-cut vias = 164840 ( 69.5%)
#Total number of single cut vias = 72497 ( 30.5%)
#Up-Via Summary (total 237337):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       70266 ( 64.1%)     39345 ( 35.9%)     109611
#  Metal 2        1914 (  2.0%)     93766 ( 98.0%)      95680
#  Metal 3         250 (  1.1%)     22747 ( 98.9%)      22997
#  Metal 4          28 (  0.4%)      6227 ( 99.6%)       6255
#  Metal 5           3 (  0.2%)      1218 ( 99.8%)       1221
#  Metal 6          20 (  2.2%)       896 ( 97.8%)        916
#  Metal 7          16 (  2.4%)       641 ( 97.6%)        657
#-----------------------------------------------------------
#                72497 ( 30.5%)    164840 ( 69.5%)     237337 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:13
#Elapsed time = 00:00:13
#Increased memory = -47.83 (MB)
#Total memory = 1337.12 (MB)
#Peak memory = 1514.32 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1338.98 (MB), peak = 1514.32 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 247
#Total wire length = 633012 um.
#Total half perimeter of net bounding box = 557658 um.
#Total wire length on LAYER M1 = 907 um.
#Total wire length on LAYER M2 = 156128 um.
#Total wire length on LAYER M3 = 232376 um.
#Total wire length on LAYER M4 = 148246 um.
#Total wire length on LAYER M5 = 66130 um.
#Total wire length on LAYER M6 = 6405 um.
#Total wire length on LAYER M7 = 10074 um.
#Total wire length on LAYER M8 = 12747 um.
#Total number of vias = 237337
#Total number of multi-cut vias = 164840 ( 69.5%)
#Total number of single cut vias = 72497 ( 30.5%)
#Up-Via Summary (total 237337):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       70266 ( 64.1%)     39345 ( 35.9%)     109611
#  Metal 2        1914 (  2.0%)     93766 ( 98.0%)      95680
#  Metal 3         250 (  1.1%)     22747 ( 98.9%)      22997
#  Metal 4          28 (  0.4%)      6227 ( 99.6%)       6255
#  Metal 5           3 (  0.2%)      1218 ( 99.8%)       1221
#  Metal 6          20 (  2.2%)       896 ( 97.8%)        916
#  Metal 7          16 (  2.4%)       641 ( 97.6%)        657
#-----------------------------------------------------------
#                72497 ( 30.5%)    164840 ( 69.5%)     237337 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route via swapping..
#9.10% of area are rerouted by ECO routing.
#    number of violations = 0
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1348.55 (MB), peak = 1514.32 (MB)
#    number of violations = 0
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1348.97 (MB), peak = 1514.32 (MB)
#CELL_VIEW core,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 247
#Total wire length = 633012 um.
#Total half perimeter of net bounding box = 557658 um.
#Total wire length on LAYER M1 = 907 um.
#Total wire length on LAYER M2 = 156128 um.
#Total wire length on LAYER M3 = 232376 um.
#Total wire length on LAYER M4 = 148246 um.
#Total wire length on LAYER M5 = 66130 um.
#Total wire length on LAYER M6 = 6405 um.
#Total wire length on LAYER M7 = 10074 um.
#Total wire length on LAYER M8 = 12747 um.
#Total number of vias = 237337
#Total number of multi-cut vias = 165406 ( 69.7%)
#Total number of single cut vias = 71931 ( 30.3%)
#Up-Via Summary (total 237337):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       70176 ( 64.0%)     39435 ( 36.0%)     109611
#  Metal 2        1633 (  1.7%)     94047 ( 98.3%)      95680
#  Metal 3          93 (  0.4%)     22904 ( 99.6%)      22997
#  Metal 4           9 (  0.1%)      6246 ( 99.9%)       6255
#  Metal 5           1 (  0.1%)      1220 ( 99.9%)       1221
#  Metal 6          12 (  1.3%)       904 ( 98.7%)        916
#  Metal 7           7 (  1.1%)       650 ( 98.9%)        657
#-----------------------------------------------------------
#                71931 ( 30.3%)    165406 ( 69.7%)     237337 
#
#detailRoute Statistics:
#Cpu time = 00:00:23
#Elapsed time = 00:00:23
#Increased memory = -37.71 (MB)
#Total memory = 1347.24 (MB)
#Peak memory = 1514.32 (MB)
#Updating routing design signature
#Created 847 library cell signatures
#Created 33725 NETS and 0 SPECIALNETS signatures
#Created 59650 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1352.98 (MB), peak = 1514.32 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1353.10 (MB), peak = 1514.32 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:37
#Elapsed time = 00:00:37
#Increased memory = -73.19 (MB)
#Total memory = 1303.77 (MB)
#Peak memory = 1514.32 (MB)
#Number of warnings = 63
#Total number of warnings = 220
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sun Mar  9 21:31:11 2025
#
**optDesign ... cpu = 0:02:00, real = 0:01:59, mem = 1562.0M, totSessionCpu=1:25:34 **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'core' of instances=59649 and nets=33725 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_18281_ieng6-ece-16.ucsd.edu_nbalasubramanian_ZwvVgd/core_18281_ygvEdm.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1562.0M)
Extracted 10.0006% (CPU Time= 0:00:01.2  MEM= 1603.9M)
Extracted 20.0006% (CPU Time= 0:00:01.4  MEM= 1603.9M)
Extracted 30.0006% (CPU Time= 0:00:01.6  MEM= 1603.9M)
Extracted 40.0006% (CPU Time= 0:00:01.8  MEM= 1603.9M)
Extracted 50.0006% (CPU Time= 0:00:02.1  MEM= 1603.9M)
Extracted 60.0006% (CPU Time= 0:00:02.5  MEM= 1607.9M)
Extracted 70.0006% (CPU Time= 0:00:03.0  MEM= 1607.9M)
Extracted 80.0006% (CPU Time= 0:00:03.7  MEM= 1607.9M)
Extracted 90.0006% (CPU Time= 0:00:04.7  MEM= 1607.9M)
Extracted 100% (CPU Time= 0:00:05.6  MEM= 1607.9M)
Number of Extracted Resistors     : 598958
Number of Extracted Ground Cap.   : 590317
Number of Extracted Coupling Cap. : 970168
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1595.9M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:07.2  Real Time: 0:00:07.0  MEM: 1595.887M)
**optDesign ... cpu = 0:02:08, real = 0:02:06, mem = 1562.0M, totSessionCpu=1:25:41 **
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
AAE_INFO-618: Total number of nets in the design is 33725,  99.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=1657.84 CPU=0:00:07.9 REAL=0:00:08.0)
Save waveform /tmp/innovus_temp_18281_ieng6-ece-16.ucsd.edu_nbalasubramanian_ZwvVgd/.AAE_7wheLi/.AAE_18281/waveform.data...
*** CDM Built up (cpu=0:00:10.0  real=0:00:10.0  mem= 1657.8M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 33725,  6.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=1633.88 CPU=0:00:02.0 REAL=0:00:02.0)
*** CDM Built up (cpu=0:00:02.1  real=0:00:02.0  mem= 1633.9M) ***
*** Done Building Timing Graph (cpu=0:00:15.7 real=0:00:16.0 totSessionCpu=1:25:57 mem=1633.9M)
**optDesign ... cpu = 0:02:23, real = 0:02:22, mem = 1564.3M, totSessionCpu=1:25:57 **
*** Timing NOT met, worst failing slack is -0.548
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 234 clock nets excluded from IPO operation.
*info: 234 clock nets excluded
*info: 2 special nets excluded.
*info: 257 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.548 TNS Slack -273.811 Density 98.56
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.284|   -0.548|-216.428| -273.811|    98.56%|   0:00:00.0| 1795.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_19_/D   |
|  -0.284|   -0.548|-216.428| -273.811|    98.56%|   0:00:01.0| 1795.3M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_3__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_13_/D                                           |
|  -0.284|   -0.548|-216.428| -273.811|    98.56%|   0:00:00.0| 1795.3M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_7__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_10_/D                                         |
|  -0.284|   -0.548|-216.428| -273.811|    98.56%|   0:00:00.0| 1795.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_19_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.5 real=0:00:01.0 mem=1795.3M) ***
Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:01.9 real=0:00:02.0 mem=1795.3M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 234 constrained nets 
Layer 7 has 241 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:02.4 real=0:00:03.0 mem=1795.3M) ***
End: GigaOpt Optimization in post-eco TNS mode
Running setup recovery post routing.
**optDesign ... cpu = 0:02:30, real = 0:02:28, mem = 1646.3M, totSessionCpu=1:26:03 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin (100)
*** Finish setup-recovery (cpu=0:00:01, real=0:00:01, mem=1646.30M, totSessionCpu=1:26:04 .
**optDesign ... cpu = 0:02:31, real = 0:02:29, mem = 1646.3M, totSessionCpu=1:26:04 **

**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1242.77MB/1242.77MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1243.10MB/1243.10MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1243.14MB/1243.14MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-09 21:31:42 (2025-Mar-10 04:31:42 GMT)
2025-Mar-09 21:31:42 (2025-Mar-10 04:31:42 GMT): 10%
2025-Mar-09 21:31:42 (2025-Mar-10 04:31:42 GMT): 20%
2025-Mar-09 21:31:42 (2025-Mar-10 04:31:42 GMT): 30%
2025-Mar-09 21:31:42 (2025-Mar-10 04:31:42 GMT): 40%
2025-Mar-09 21:31:42 (2025-Mar-10 04:31:42 GMT): 50%
2025-Mar-09 21:31:42 (2025-Mar-10 04:31:42 GMT): 60%
2025-Mar-09 21:31:42 (2025-Mar-10 04:31:42 GMT): 70%
2025-Mar-09 21:31:42 (2025-Mar-10 04:31:42 GMT): 80%
2025-Mar-09 21:31:42 (2025-Mar-10 04:31:42 GMT): 90%

Finished Levelizing
2025-Mar-09 21:31:42 (2025-Mar-10 04:31:42 GMT)

Starting Activity Propagation
2025-Mar-09 21:31:42 (2025-Mar-10 04:31:42 GMT)
2025-Mar-09 21:31:43 (2025-Mar-10 04:31:43 GMT): 10%
2025-Mar-09 21:31:43 (2025-Mar-10 04:31:43 GMT): 20%

Finished Activity Propagation
2025-Mar-09 21:31:44 (2025-Mar-10 04:31:44 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total)=1244.52MB/1244.52MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-09 21:31:44 (2025-Mar-10 04:31:44 GMT)
 ... Calculating switching power
2025-Mar-09 21:31:44 (2025-Mar-10 04:31:44 GMT): 10%
2025-Mar-09 21:31:44 (2025-Mar-10 04:31:44 GMT): 20%
2025-Mar-09 21:31:44 (2025-Mar-10 04:31:44 GMT): 30%
2025-Mar-09 21:31:44 (2025-Mar-10 04:31:44 GMT): 40%
2025-Mar-09 21:31:44 (2025-Mar-10 04:31:44 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-09 21:31:45 (2025-Mar-10 04:31:45 GMT): 60%
2025-Mar-09 21:31:45 (2025-Mar-10 04:31:45 GMT): 70%
2025-Mar-09 21:31:46 (2025-Mar-10 04:31:46 GMT): 80%
2025-Mar-09 21:31:47 (2025-Mar-10 04:31:47 GMT): 90%

Finished Calculating power
2025-Mar-09 21:31:47 (2025-Mar-10 04:31:47 GMT)
Ended Power Computation: (cpu=0:00:02, real=0:00:03, mem(process/total)=1245.58MB/1245.58MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1245.58MB/1245.58MB)

Ended Power Analysis: (cpu=0:00:06, real=0:00:06, mem(process/total)=1245.61MB/1245.61MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-09 21:31:47 (2025-Mar-10 04:31:47 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: core

*

*	Liberty Libraries used: 

*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib

*

*	Power Domain used: 

*		Rail:        VDD 	Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/core_postRoute.power

*

-----------------------------------------------------------------------------------------



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       82.85384081 	   64.7792%
Total Switching Power:      43.33068399 	   33.8781%
Total Leakage Power:         1.71733461 	    1.3427%
Total Power:               127.90185959
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         42.02        2.96       0.317        45.3       35.42
Macro                                  0           0      0.3493      0.3493      0.2731
IO                                     0           0           0           0           0
Combinational                      36.68       32.32       1.023       70.02       54.74
Clock (Combinational)               4.15       8.054     0.02827       12.23       9.564
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              82.85       43.33       1.717       127.9         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      82.85       43.33       1.717       127.9         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                 4.15       8.054     0.02827       12.23       9.564
-----------------------------------------------------------------------------------------
Total                               4.15       8.054     0.02827       12.23       9.564
-----------------------------------------------------------------------------------------
Total leakage power = 1.71733 mW
Cell usage statistics:  
Library tcbn65gpluswc , 59649 cells ( 100.000000%) , 1.71733 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1246.68MB/1246.68MB)


Output file is ./timingReports/core_postRoute.power.

_______________________________________________________________________
**optDesign ... cpu = 0:02:37, real = 0:02:36, mem = 1646.3M, totSessionCpu=1:26:10 **
Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:02:38, real = 0:02:37, mem = 1646.3M, totSessionCpu=1:26:11 **
** Profile ** Start :  cpu=0:00:00.0, mem=1703.5M
** Profile ** Other data :  cpu=0:00:00.2, mem=1703.5M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1703.5M
** Profile ** Total reports :  cpu=0:00:01.5, mem=1648.3M
** Profile ** DRVs :  cpu=0:00:01.1, mem=1648.3M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.548  | -0.284  | -0.548  |
|           TNS (ns):|-273.811 |-216.429 | -57.382 |
|    Violating Paths:|  1635   |  1475   |   160   |
|          All Paths:|  6712   |  5278   |  5570   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 63.860%
       (98.558% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1648.3M
**optDesign ... cpu = 0:02:41, real = 0:02:40, mem = 1646.3M, totSessionCpu=1:26:15 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> saveDesign route.enc
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
Writing Netlist "route.enc.dat.tmp/core.v.gz" ...
Saving AAE Data ...
Saving scheduling_file.cts.18281 in route.enc.dat/scheduling_file.cts
Saving preference file route.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving floorplan file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement file ...
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.9 real=0:00:01.0 mem=1646.3M) ***
Saving DEF file ...
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
Cmin Cmax
Generated self-contained design route.enc.dat.tmp

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 0 warning(s), 3 error(s)

<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 1590.8) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 2880
VG: elapsed time: 30.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 2
  Overlap     : 0
End Summary

  Verification Complete : 2 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:29.5  MEM: 372.2M)

<CMD> verifyConnectivity
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Sun Mar  9 21:32:27 2025

Design Name: core
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (479.0000, 477.2000)
Error Limit = 1000; Warning Limit = 50
Check all nets
**** 21:32:27 **** Processed 5000 nets.
**** 21:32:28 **** Processed 10000 nets.
**** 21:32:28 **** Processed 15000 nets.
**** 21:32:28 **** Processed 20000 nets.
**** 21:32:28 **** Processed 25000 nets.
**** 21:32:28 **** Processed 30000 nets.

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Sun Mar  9 21:32:29 2025
Time Elapsed: 0:00:02.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:02.4  MEM: -0.949M)

<CMD> report_timing -max_paths 5 > ${design}.post_route.timing.rpt
<CMD> report_power -outfile core.post_route.power.rpt

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1802.59MB/1802.59MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1802.59MB/1802.59MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1802.59MB/1802.59MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-09 21:32:31 (2025-Mar-10 04:32:31 GMT)
2025-Mar-09 21:32:31 (2025-Mar-10 04:32:31 GMT): 10%
2025-Mar-09 21:32:31 (2025-Mar-10 04:32:31 GMT): 20%
2025-Mar-09 21:32:31 (2025-Mar-10 04:32:31 GMT): 30%
2025-Mar-09 21:32:32 (2025-Mar-10 04:32:32 GMT): 40%
2025-Mar-09 21:32:32 (2025-Mar-10 04:32:32 GMT): 50%
2025-Mar-09 21:32:32 (2025-Mar-10 04:32:32 GMT): 60%
2025-Mar-09 21:32:32 (2025-Mar-10 04:32:32 GMT): 70%
2025-Mar-09 21:32:32 (2025-Mar-10 04:32:32 GMT): 80%
2025-Mar-09 21:32:32 (2025-Mar-10 04:32:32 GMT): 90%

Finished Levelizing
2025-Mar-09 21:32:32 (2025-Mar-10 04:32:32 GMT)

Starting Activity Propagation
2025-Mar-09 21:32:32 (2025-Mar-10 04:32:32 GMT)
2025-Mar-09 21:32:32 (2025-Mar-10 04:32:32 GMT): 10%
2025-Mar-09 21:32:32 (2025-Mar-10 04:32:32 GMT): 20%

Finished Activity Propagation
2025-Mar-09 21:32:33 (2025-Mar-10 04:32:33 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1802.59MB/1802.59MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-09 21:32:33 (2025-Mar-10 04:32:33 GMT)
 ... Calculating switching power
2025-Mar-09 21:32:33 (2025-Mar-10 04:32:33 GMT): 10%
2025-Mar-09 21:32:33 (2025-Mar-10 04:32:33 GMT): 20%
2025-Mar-09 21:32:33 (2025-Mar-10 04:32:33 GMT): 30%
2025-Mar-09 21:32:33 (2025-Mar-10 04:32:33 GMT): 40%
2025-Mar-09 21:32:33 (2025-Mar-10 04:32:33 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-09 21:32:34 (2025-Mar-10 04:32:34 GMT): 60%
2025-Mar-09 21:32:35 (2025-Mar-10 04:32:35 GMT): 70%
2025-Mar-09 21:32:35 (2025-Mar-10 04:32:35 GMT): 80%
2025-Mar-09 21:32:36 (2025-Mar-10 04:32:36 GMT): 90%

Finished Calculating power
2025-Mar-09 21:32:36 (2025-Mar-10 04:32:36 GMT)
Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total)=1802.75MB/1802.75MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1802.75MB/1802.75MB)

Ended Power Analysis: (cpu=0:00:06, real=0:00:05, mem(process/total)=1802.75MB/1802.75MB)

Begin Static Power Report Generation
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       82.85384081 	   64.7792%
Total Switching Power:      43.33068399 	   33.8781%
Total Leakage Power:         1.71733461 	    1.3427%
Total Power:               127.90185959
-----------------------------------------------------------------------------------------
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1802.75MB/1802.75MB)


Output file is core.post_route.power.rpt.
<CMD> summaryReport -nohtml -outfile core.post_route.summary.rpt
Start to collect the design information.
Build netlist information for Cell core.
Finished collecting the design information.
Generating standard cells used in the design report.
Analyze library ... 
Analyze netlist ... 
Generate no-driven nets information report.
Analyze timing ... 
Analyze floorplan/placement ... 
Analysis Routing ...
Report saved in file core.post_route.summary.rpt.
<CMD> streamOut core.gds2
Parse map file...
**WARN: (IMPOGDS-399):	 Only 2 layer(s) (CO M1) of a VIA object is(are) specified in map file 'streamOut.map'. A VIA object needs 3 layers (PO CO M1) being specified at the same time in the map file. Add VIA contruct(s) to the map file for the following layer(s): PO or remove VIA construct(s) from the map file for the following layer(s): CO M1.
Type 'man IMPOGDS-399' for more detail.
**WARN: (IMPOGDS-399):	 Only 2 layer(s) (CO M1) of a VIAFILL object is(are) specified in map file 'streamOut.map'. A VIAFILL object needs 3 layers (PO CO M1) being specified at the same time in the map file. Add VIAFILL contruct(s) to the map file for the following layer(s): PO or remove VIAFILL construct(s) from the map file for the following layer(s): CO M1.
Type 'man IMPOGDS-399' for more detail.
**WARN: (IMPOGDS-399):	 Only 2 layer(s) (CO M1) of a VIAFILLOPC object is(are) specified in map file 'streamOut.map'. A VIAFILLOPC object needs 3 layers (PO CO M1) being specified at the same time in the map file. Add VIAFILLOPC contruct(s) to the map file for the following layer(s): PO or remove VIAFILLOPC construct(s) from the map file for the following layer(s): CO M1.
Type 'man IMPOGDS-399' for more detail.
Writing GDSII file ...
	****** db unit per micron = 2000 ******
	****** output gds2 file unit per micron = 2000 ******
	****** unit scaling factor = 1 ******
Output for instance
Output for bump
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation
Statistics for GDS generated (version 3)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    170                             COMP
    171                          DIEAREA
    1                                 CO
    2                                 CO
    5                                 CO
    3                                 CO
    4                                 CO
    6                                 CO
    7                                 CO
    8                                 M1
    9                                 M1
    10                                M1
    11                                M1
    14                                M1
    12                                M1
    13                                M1
    15                                M1
    16                                M1
    17                                M1
    22                              VIA1
    23                              VIA1
    26                              VIA1
    24                              VIA1
    25                              VIA1
    27                              VIA1
    28                              VIA1
    29                                M2
    30                                M2
    31                                M2
    32                                M2
    35                                M2
    33                                M2
    34                                M2
    36                                M2
    37                                M2
    38                                M2
    43                              VIA2
    44                              VIA2
    47                              VIA2
    45                              VIA2
    46                              VIA2
    48                              VIA2
    49                              VIA2
    50                                M3
    51                                M3
    52                                M3
    53                                M3
    56                                M3
    54                                M3
    55                                M3
    57                                M3
    58                                M3
    59                                M3
    64                              VIA3
    65                              VIA3
    68                              VIA3
    66                              VIA3
    67                              VIA3
    69                              VIA3
    70                              VIA3
    71                                M4
    72                                M4
    73                                M4
    74                                M4
    77                                M4
    75                                M4
    76                                M4
    78                                M4
    79                                M4
    80                                M4
    85                              VIA4
    86                              VIA4
    89                              VIA4
    87                              VIA4
    88                              VIA4
    90                              VIA4
    91                              VIA4
    92                                M5
    93                                M5
    94                                M5
    95                                M5
    98                                M5
    96                                M5
    97                                M5
    99                                M5
    100                               M5
    101                               M5
    106                             VIA5
    107                             VIA5
    110                             VIA5
    108                             VIA5
    109                             VIA5
    111                             VIA5
    112                             VIA5
    113                               M6
    114                               M6
    115                               M6
    116                               M6
    119                               M6
    117                               M6
    118                               M6
    120                               M6
    121                               M6
    122                               M6
    127                             VIA6
    128                             VIA6
    131                             VIA6
    129                             VIA6
    130                             VIA6
    132                             VIA6
    133                             VIA6
    134                               M7
    135                               M7
    136                               M7
    137                               M7
    140                               M7
    138                               M7
    139                               M7
    141                               M7
    142                               M7
    143                               M7
    148                             VIA7
    149                             VIA7
    152                             VIA7
    150                             VIA7
    151                             VIA7
    153                             VIA7
    154                             VIA7
    155                               M8
    156                               M8
    157                               M8
    158                               M8
    161                               M8
    159                               M8
    160                               M8
    162                               M8
    163                               M8
    164                               M8
    18                                M1
    19                                M1
    20                                M1
    21                                M1
    39                                M2
    40                                M2
    41                                M2
    42                                M2
    60                                M3
    61                                M3
    62                                M3
    63                                M3
    81                                M4
    82                                M4
    83                                M4
    84                                M4
    102                               M5
    103                               M5
    104                               M5
    105                               M5
    123                               M6
    124                               M6
    125                               M6
    126                               M6
    144                               M7
    145                               M7
    146                               M7
    147                               M7
    165                               M8
    166                               M8
    167                               M8
    168                               M8


Stream Out Information Processed for GDS version 3:
Units: 2000 DBU

Object                             Count
----------------------------------------
Instances                          59649

Ports/Pins                           402
    metal layer M3                   402

Nets                              360516
    metal layer M1                  1457
    metal layer M2                190643
    metal layer M3                119457
    metal layer M4                 37772
    metal layer M5                  7928
    metal layer M6                  1218
    metal layer M7                  1403
    metal layer M8                   638

    Via Instances                 237337

Special Nets                         814
    metal layer M1                   768
    metal layer M2                     3
    metal layer M4                    43

    Via Instances                  17612

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Text                               33865
    metal layer M1                   574
    metal layer M2                 26941
    metal layer M3                  5961
    metal layer M4                   340
    metal layer M5                    41
    metal layer M6                     4
    metal layer M7                     2
    metal layer M8                     2


Blockages                              0


Custom Text                            0


Custom Box                             0

Trim Metal                             0

######Streamout is finished!
<CMD> write_lef_abstract core.lef
<CMD> defOut -netlist -routing core.def
Writing DEF file 'core.def', current time is Sun Mar  9 21:32:38 2025 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file 'core.def' is written, current time is Sun Mar  9 21:32:39 2025 ...
<CMD> saveNetlist core.pnr.v
Writing Netlist "core.pnr.v" ...
<CMD> setAnalysisMode -setup
**WARN: (IMPTCM-70):	Option "-setup" for command setAnalysisMode is obsolete and has been replaced by "-checkType setup". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-checkType setup".
<CMD> set_analysis_view -setup WC_VIEW -hold WC_VIEW
Initializing multi-corner RC extraction with 1 active RC Corners ...
Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: WC_VIEW
    RC-Corner Name        : Cmax
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
set_analysis_view/update_rc_corner called to change MMMC setup. New set of RC Corners are a subset of previous MMMC setup and the RC setup information for the new set has remained same. Therefore, parasitic data in the tool brought as per previous MMMC setup is being maintained.
*Info: initialize multi-corner CTS.
Reading timing constraints file '/tmp/innovus_temp_18281_ieng6-ece-16.ucsd.edu_nbalasubramanian_ZwvVgd/.mmmc70GVmJ/modes/CON/CON.sdc' ...
Current (total cpu=1:27:01, real=1:27:16, peak res=1435.4M, current mem=1616.7M)
core
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=900.2M, current mem=1626.5M)
Current (total cpu=1:27:01, real=1:27:16, peak res=1435.4M, current mem=1626.5M)
Total number of combinational cells: 492
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified unusable delay cells: 9
All delay cells are dont_use. Buffers will be used to fix hold violations.
<CMD> do_extract_model -view WC_VIEW -format dotlib ${design}_WC.lib
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO-618: Total number of nets in the design is 33725,  99.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=1748.27 CPU=0:00:07.8 REAL=0:00:08.0)
Save waveform /tmp/innovus_temp_18281_ieng6-ece-16.ucsd.edu_nbalasubramanian_ZwvVgd/.AAE_EofVvq/.AAE_18281/waveform.data...
*** CDM Built up (cpu=0:00:09.9  real=0:00:10.0  mem= 1748.3M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO-618: Total number of nets in the design is 33725,  6.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=1706.73 CPU=0:00:03.2 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:03.3  real=0:00:03.0  mem= 1706.7M) ***
All-RC-Corners-Per-Net-In-Memory is turned ON...
TAMODEL Cpu User Time =    8.9 sec
TAMODEL Memory Usage  =   17.5 MB
<CMD> write_sdf -view WC_VIEW ${design}_WC.sdf
**WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_parallel_arcs'. This setting is recommended for generating SDF for functional  simulation applications.
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO-618: Total number of nets in the design is 33725,  99.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=1756.28 CPU=0:00:07.9 REAL=0:00:07.0)
Save waveform /tmp/innovus_temp_18281_ieng6-ece-16.ucsd.edu_nbalasubramanian_ZwvVgd/.AAE_EofVvq/.AAE_18281/waveform.data...
*** CDM Built up (cpu=0:00:09.4  real=0:00:09.0  mem= 1756.3M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO-618: Total number of nets in the design is 33725,  6.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=1724.28 CPU=0:00:03.2 REAL=0:00:04.0)
*** CDM Built up (cpu=0:00:03.3  real=0:00:04.0  mem= 1724.3M) ***
<CMD> setAnalysisMode -hold
**WARN: (IMPTCM-70):	Option "-hold" for command setAnalysisMode is obsolete and has been replaced by "-checkType hold". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-checkType hold".
<CMD> set_analysis_view -setup BC_VIEW -hold BC_VIEW
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'BC_VIEW' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
Initializing multi-corner RC extraction with 1 active RC Corners ...
Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: BC_VIEW
    RC-Corner Name        : Cmin
    RC-Corner Index       : 0
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
**WARN: (IMPEXT-3503):	The corner setup has changed in the MMMC flow. New RC corners 'Cmin' have been added, therefore, no parasitic data exists for them. As a result, the parasitic data in the tool from the previous setup is deleted. Extract or restore the parasitic data for all the current corners by calling 'extractRC/spefIn'.
*Info: initialize multi-corner CTS.
Reading timing constraints file '/tmp/innovus_temp_18281_ieng6-ece-16.ucsd.edu_nbalasubramanian_ZwvVgd/.mmmc32jKqX/modes/CON/CON.sdc' ...
Current (total cpu=1:27:42, real=1:27:57, peak res=1435.4M, current mem=1575.9M)
core
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=900.7M, current mem=1585.6M)
Current (total cpu=1:27:42, real=1:27:57, peak res=1435.4M, current mem=1585.6M)
Total number of combinational cells: 492
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified unusable delay cells: 9
All delay cells are dont_use. Buffers will be used to fix hold violations.
<CMD> do_extract_model -view BC_VIEW -format dotlib ${design}_BC.lib
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'core' of instances=59649 and nets=33725 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design core.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_18281_ieng6-ece-16.ucsd.edu_nbalasubramanian_ZwvVgd/core_18281_ygvEdm.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1598.2M)
Extracted 10.0006% (CPU Time= 0:00:01.2  MEM= 1672.1M)
Extracted 20.0006% (CPU Time= 0:00:01.4  MEM= 1672.1M)
Extracted 30.0006% (CPU Time= 0:00:01.6  MEM= 1672.1M)
Extracted 40.0006% (CPU Time= 0:00:01.7  MEM= 1672.1M)
Extracted 50.0006% (CPU Time= 0:00:02.0  MEM= 1672.1M)
Extracted 60.0006% (CPU Time= 0:00:02.4  MEM= 1676.1M)
Extracted 70.0006% (CPU Time= 0:00:02.8  MEM= 1676.1M)
Extracted 80.0006% (CPU Time= 0:00:03.5  MEM= 1676.1M)
Extracted 90.0006% (CPU Time= 0:00:04.5  MEM= 1676.1M)
Extracted 100% (CPU Time= 0:00:05.3  MEM= 1676.1M)
Number of Extracted Resistors     : 598958
Number of Extracted Ground Cap.   : 590317
Number of Extracted Coupling Cap. : 970132
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1664.1M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:07.0  Real Time: 0:00:07.0  MEM: 1664.074M)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO-618: Total number of nets in the design is 33725,  99.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=1743.73 CPU=0:00:07.3 REAL=0:00:08.0)
Save waveform /tmp/innovus_temp_18281_ieng6-ece-16.ucsd.edu_nbalasubramanian_ZwvVgd/.AAE_Gnv9Gg/.AAE_18281/waveform.data...
*** CDM Built up (cpu=0:00:16.7  real=0:00:17.0  mem= 1743.7M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO-618: Total number of nets in the design is 33725,  0.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=1711.72 CPU=0:00:00.7 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.8  real=0:00:01.0  mem= 1711.7M) ***
All-RC-Corners-Per-Net-In-Memory is turned ON...
TAMODEL Cpu User Time =    8.8 sec
TAMODEL Memory Usage  =    0.0 MB
<CMD> write_sdf -view BC_VIEW ${design}_BC.sdf
**WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_parallel_arcs'. This setting is recommended for generating SDF for functional  simulation applications.
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO-618: Total number of nets in the design is 33725,  99.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=1743.73 CPU=0:00:07.0 REAL=0:00:07.0)
Save waveform /tmp/innovus_temp_18281_ieng6-ece-16.ucsd.edu_nbalasubramanian_ZwvVgd/.AAE_Gnv9Gg/.AAE_18281/waveform.data...
*** CDM Built up (cpu=0:00:08.4  real=0:00:09.0  mem= 1743.7M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO-618: Total number of nets in the design is 33725,  0.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=1711.72 CPU=0:00:00.6 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.7  real=0:00:01.0  mem= 1711.7M) ***
invalid command name "expr{(5297%60)}"
<CMD> fit
<CMD> fit
<CMD> setLayerPreference violation -isVisible 1
<CMD> uiKit::addWidget vb -type main
<CMD> violationBrowser -all -no_display_false
<CMD> optDesign -postRoute -drv
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1816.6M, totSessionCpu=1:41:18 **
*** Changing analysis mode to setup ***
#Created 847 library cell signatures
#Created 33725 NETS and 0 SPECIALNETS signatures
#Created 59650 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1428.69 (MB), peak = 1803.48 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1428.84 (MB), peak = 1803.48 (MB)
Begin checking placement ... (start mem=1809.1M, init mem=1809.1M)
*info: Placed = 59649          (Fixed = 70)
*info: Unplaced = 0           
Placement Density:98.56%(206829/209855)
Finished checkPlace (cpu: total=0:00:00.3, vio checks=0:00:00.1; mem=1809.1M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
** INFO : this run is activating 'postRoute' automaton

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (BC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = BC_VIEW
Number of VT partitions  = 1
Standard cells in design = 811
Instances in design      = 31520

Instance distribution across the VT partitions:

 LVT : inst = 15017 (47.6%), cells = 335 (41%)
   Lib tcbn65gplusbc        : inst = 15017 (47.6%)

 HVT : inst = 16503 (52.4%), cells = 457 (56%)
   Lib tcbn65gplusbc        : inst = 16503 (52.4%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'core' of instances=59649 and nets=33725 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design core.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_18281_ieng6-ece-16.ucsd.edu_nbalasubramanian_ZwvVgd/core_18281_ygvEdm.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1807.1M)
Extracted 10.0006% (CPU Time= 0:00:01.1  MEM= 1869.0M)
Extracted 20.0006% (CPU Time= 0:00:01.3  MEM= 1869.0M)
Extracted 30.0006% (CPU Time= 0:00:01.5  MEM= 1869.0M)
Extracted 40.0006% (CPU Time= 0:00:01.7  MEM= 1869.0M)
Extracted 50.0006% (CPU Time= 0:00:01.9  MEM= 1869.0M)
Extracted 60.0006% (CPU Time= 0:00:02.3  MEM= 1873.0M)
Extracted 70.0006% (CPU Time= 0:00:02.7  MEM= 1873.0M)
Extracted 80.0006% (CPU Time= 0:00:03.4  MEM= 1873.0M)
Extracted 90.0006% (CPU Time= 0:00:04.3  MEM= 1873.0M)
Extracted 100% (CPU Time= 0:00:05.2  MEM= 1873.0M)
Number of Extracted Resistors     : 598958
Number of Extracted Ground Cap.   : 590317
Number of Extracted Coupling Cap. : 970132
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1853.0M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:06.8  Real Time: 0:00:07.0  MEM: 1852.965M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
*** Calculating scaling factor for WC_LIB libraries using the default operating condition of each library.
AAE_INFO-618: Total number of nets in the design is 33725,  99.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=1941.1 CPU=0:00:07.4 REAL=0:00:08.0)
Save waveform /tmp/innovus_temp_18281_ieng6-ece-16.ucsd.edu_nbalasubramanian_ZwvVgd/.AAE_Gnv9Gg/.AAE_18281/waveform.data...
*** CDM Built up (cpu=0:00:08.9  real=0:00:09.0  mem= 1941.1M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 33725,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1917.14 CPU=0:00:00.2 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 1917.1M) ***
*** Done Building Timing Graph (cpu=0:00:11.7 real=0:00:11.0 totSessionCpu=1:41:37 mem=1917.1M)
** Profile ** Start :  cpu=0:00:00.0, mem=1917.1M
** Profile ** Other data :  cpu=0:00:00.1, mem=1917.1M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1917.1M
** Profile ** DRVs :  cpu=0:00:01.1, mem=1917.1M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 BC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.176  |  0.446  |  0.176  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  6712   |  5278   |  5570   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 63.860%
       (98.558% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1917.1M
**optDesign ... cpu = 0:00:22, real = 0:00:21, mem = 1811.7M, totSessionCpu=1:41:39 **
Setting latch borrow mode to budget during optimization.
Glitch fixing enabled
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 97, Num usable cells 843
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 843
**INFO: Start fixing DRV (Mem = 1870.42M) ...
**INFO: Options = -postRoute -maxCap -maxTran -maxFanout -noSensitivity -backward -maxIter 1
**INFO: Start fixing DRV iteration 1 ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 234 clock nets excluded from IPO operation.
DRV pessimism of 5.00% is used.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       glitch      |       |           |           |           |         |            |           |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | 0.18 |          0|          0|          0|  98.56  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | 0.18 |          0|          0|          0|  98.56  |   0:00:00.0|    2094.1M|
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 234 constrained nets 
Layer 7 has 241 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:01.5 real=0:00:01.0 mem=2094.1M) ***

drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:28, real = 0:00:27, mem = 1961.5M, totSessionCpu=1:41:45 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:05, Mem = 1961.46M).
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=1961.5M
** Profile ** Other data :  cpu=0:00:00.1, mem=1961.5M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1969.5M
** Profile ** DRVs :  cpu=0:00:01.1, mem=1969.5M

------------------------------------------------------------
     SI Timing Summary (cpu=0.08min real=0.07min mem=1961.5M)                             
------------------------------------------------------------

Setup views included:
 BC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.176  |  0.446  |  0.176  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  6712   |  5278   |  5570   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 63.860%
       (98.558% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1969.5M
**optDesign ... cpu = 0:00:30, real = 0:00:29, mem = 1961.5M, totSessionCpu=1:41:47 **
** Profile ** Start :  cpu=0:00:00.0, mem=1951.9M
** Profile ** Other data :  cpu=0:00:00.1, mem=1951.9M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1951.9M
** Profile ** DRVs :  cpu=0:00:01.3, mem=1951.9M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 BC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.176  |  0.446  |  0.176  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  6712   |  5278   |  5570   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 63.860%
       (98.558% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1951.9M
**optDesign ... cpu = 0:00:32, real = 0:00:31, mem = 1894.7M, totSessionCpu=1:41:49 **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSpreadWire "false"
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Sun Mar  9 23:02:56 2025
#
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Loading the last recorded routing design signature
#No placement changes detected since last routing
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 33723 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#1004/33468 = 2% of signal nets have been set as priority nets
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1512.62 (MB), peak = 1803.48 (MB)
#Merging special wires...
#Found 0 nets for post-route si or timing fixing.
#WARNING (NRGR-22) Design is already detail routed.
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = -1.21 (MB)
#Total memory = 1512.62 (MB)
#Peak memory = 1803.48 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 2
#
#    By Layer and Type :
#	          SpacV   Totals
#	M1            2        2
#	Totals        2        2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1514.45 (MB), peak = 1803.48 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1524.72 (MB), peak = 1803.48 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 247
#Total wire length = 633014 um.
#Total half perimeter of net bounding box = 557658 um.
#Total wire length on LAYER M1 = 907 um.
#Total wire length on LAYER M2 = 156123 um.
#Total wire length on LAYER M3 = 232379 um.
#Total wire length on LAYER M4 = 148250 um.
#Total wire length on LAYER M5 = 66130 um.
#Total wire length on LAYER M6 = 6405 um.
#Total wire length on LAYER M7 = 10074 um.
#Total wire length on LAYER M8 = 12747 um.
#Total number of vias = 237341
#Total number of multi-cut vias = 165406 ( 69.7%)
#Total number of single cut vias = 71935 ( 30.3%)
#Up-Via Summary (total 237341):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       70176 ( 64.0%)     39435 ( 36.0%)     109611
#  Metal 2        1633 (  1.7%)     94047 ( 98.3%)      95680
#  Metal 3          97 (  0.4%)     22904 ( 99.6%)      23001
#  Metal 4           9 (  0.1%)      6246 ( 99.9%)       6255
#  Metal 5           1 (  0.1%)      1220 ( 99.9%)       1221
#  Metal 6          12 (  1.3%)       904 ( 98.7%)        916
#  Metal 7           7 (  1.1%)       650 ( 98.9%)        657
#-----------------------------------------------------------
#                71935 ( 30.3%)    165406 ( 69.7%)     237341 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 4.55 (MB)
#Total memory = 1517.17 (MB)
#Peak memory = 1803.48 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1519.02 (MB), peak = 1803.48 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 247
#Total wire length = 633014 um.
#Total half perimeter of net bounding box = 557658 um.
#Total wire length on LAYER M1 = 907 um.
#Total wire length on LAYER M2 = 156123 um.
#Total wire length on LAYER M3 = 232379 um.
#Total wire length on LAYER M4 = 148250 um.
#Total wire length on LAYER M5 = 66130 um.
#Total wire length on LAYER M6 = 6405 um.
#Total wire length on LAYER M7 = 10074 um.
#Total wire length on LAYER M8 = 12747 um.
#Total number of vias = 237341
#Total number of multi-cut vias = 165406 ( 69.7%)
#Total number of single cut vias = 71935 ( 30.3%)
#Up-Via Summary (total 237341):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       70176 ( 64.0%)     39435 ( 36.0%)     109611
#  Metal 2        1633 (  1.7%)     94047 ( 98.3%)      95680
#  Metal 3          97 (  0.4%)     22904 ( 99.6%)      23001
#  Metal 4           9 (  0.1%)      6246 ( 99.9%)       6255
#  Metal 5           1 (  0.1%)      1220 ( 99.9%)       1221
#  Metal 6          12 (  1.3%)       904 ( 98.7%)        916
#  Metal 7           7 (  1.1%)       650 ( 98.9%)        657
#-----------------------------------------------------------
#                71935 ( 30.3%)    165406 ( 69.7%)     237341 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route via swapping..
#0.07% of area are rerouted by ECO routing.
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1530.62 (MB), peak = 1803.48 (MB)
#    number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1530.83 (MB), peak = 1803.48 (MB)
#CELL_VIEW core,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 247
#Total wire length = 633014 um.
#Total half perimeter of net bounding box = 557658 um.
#Total wire length on LAYER M1 = 907 um.
#Total wire length on LAYER M2 = 156123 um.
#Total wire length on LAYER M3 = 232379 um.
#Total wire length on LAYER M4 = 148250 um.
#Total wire length on LAYER M5 = 66130 um.
#Total wire length on LAYER M6 = 6405 um.
#Total wire length on LAYER M7 = 10074 um.
#Total wire length on LAYER M8 = 12747 um.
#Total number of vias = 237341
#Total number of multi-cut vias = 165411 ( 69.7%)
#Total number of single cut vias = 71930 ( 30.3%)
#Up-Via Summary (total 237341):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       70175 ( 64.0%)     39436 ( 36.0%)     109611
#  Metal 2        1633 (  1.7%)     94047 ( 98.3%)      95680
#  Metal 3          93 (  0.4%)     22908 ( 99.6%)      23001
#  Metal 4           9 (  0.1%)      6246 ( 99.9%)       6255
#  Metal 5           1 (  0.1%)      1220 ( 99.9%)       1221
#  Metal 6          12 (  1.3%)       904 ( 98.7%)        916
#  Metal 7           7 (  1.1%)       650 ( 98.9%)        657
#-----------------------------------------------------------
#                71930 ( 30.3%)    165411 ( 69.7%)     237341 
#
#detailRoute Statistics:
#Cpu time = 00:00:07
#Elapsed time = 00:00:07
#Increased memory = 16.48 (MB)
#Total memory = 1529.09 (MB)
#Peak memory = 1803.48 (MB)
#Updating routing design signature
#Created 847 library cell signatures
#Created 33725 NETS and 0 SPECIALNETS signatures
#Created 59650 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1534.98 (MB), peak = 1803.48 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1535.12 (MB), peak = 1803.48 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:14
#Elapsed time = 00:00:13
#Increased memory = -53.21 (MB)
#Total memory = 1484.80 (MB)
#Peak memory = 1803.48 (MB)
#Number of warnings = 1
#Total number of warnings = 221
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sun Mar  9 23:03:10 2025
#
**optDesign ... cpu = 0:00:46, real = 0:00:45, mem = 1862.6M, totSessionCpu=1:42:03 **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'core' of instances=59649 and nets=33725 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design core.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_18281_ieng6-ece-16.ucsd.edu_nbalasubramanian_ZwvVgd/core_18281_ygvEdm.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1862.6M)
Extracted 10.0005% (CPU Time= 0:00:01.2  MEM= 1904.4M)
Extracted 20.0004% (CPU Time= 0:00:01.4  MEM= 1904.4M)
Extracted 30.0003% (CPU Time= 0:00:01.5  MEM= 1904.4M)
Extracted 40.0006% (CPU Time= 0:00:01.7  MEM= 1904.4M)
Extracted 50.0005% (CPU Time= 0:00:02.0  MEM= 1904.4M)
Extracted 60.0004% (CPU Time= 0:00:02.4  MEM= 1908.4M)
Extracted 70.0006% (CPU Time= 0:00:02.7  MEM= 1908.4M)
Extracted 80.0005% (CPU Time= 0:00:03.4  MEM= 1908.4M)
Extracted 90.0004% (CPU Time= 0:00:04.4  MEM= 1908.4M)
Extracted 100% (CPU Time= 0:00:05.3  MEM= 1908.4M)
Number of Extracted Resistors     : 598958
Number of Extracted Ground Cap.   : 590314
Number of Extracted Coupling Cap. : 970116
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1896.4M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:06.9  Real Time: 0:00:07.0  MEM: 1896.410M)
**optDesign ... cpu = 0:00:53, real = 0:00:52, mem = 1862.6M, totSessionCpu=1:42:10 **
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
AAE_INFO-618: Total number of nets in the design is 33725,  99.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=1956.22 CPU=0:00:07.6 REAL=0:00:07.0)
Save waveform /tmp/innovus_temp_18281_ieng6-ece-16.ucsd.edu_nbalasubramanian_ZwvVgd/.AAE_Gnv9Gg/.AAE_18281/waveform.data...
*** CDM Built up (cpu=0:00:09.4  real=0:00:09.0  mem= 1956.2M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 33725,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1932.26 CPU=0:00:00.2 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.3  real=0:00:01.0  mem= 1932.3M) ***
*** Done Building Timing Graph (cpu=0:00:12.7 real=0:00:12.0 totSessionCpu=1:42:23 mem=1932.3M)
**optDesign ... cpu = 0:01:05, real = 0:01:04, mem = 1862.7M, totSessionCpu=1:42:23 **
Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:06, real = 0:01:05, mem = 1862.7M, totSessionCpu=1:42:24 **
** Profile ** Start :  cpu=0:00:00.0, mem=1919.9M
** Profile ** Other data :  cpu=0:00:00.1, mem=1919.9M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1919.9M
** Profile ** Total reports :  cpu=0:00:01.5, mem=1850.7M
** Profile ** DRVs :  cpu=0:00:01.2, mem=1850.7M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 BC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.176  |  0.446  |  0.176  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  6712   |  5278   |  5570   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 63.860%
       (98.558% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1850.7M
**optDesign ... cpu = 0:01:10, real = 0:01:09, mem = 1848.7M, totSessionCpu=1:42:27 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
*** Changing analysis mode to hold ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> fit
<CMD> setLayerPreference violation -isVisible 1
<CMD> uiKit::addWidget vb -type main
<CMD> violationBrowser -all -no_display_false
couldn't read file "route_no_drc.enc": no such file or directory
<CMD> saveDesign route_no_drc.enc
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
Writing Netlist "route_no_drc.enc.dat/core.v.gz" ...
Saving AAE Data ...
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'WC_VIEW' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
Saving scheduling_file.cts.18281 in route_no_drc.enc.dat/scheduling_file.cts
Saving preference file route_no_drc.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving floorplan file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement file ...
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.9 real=0:00:01.0 mem=1826.1M) ***
Saving DEF file ...
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
Cmin Cmax
Generated self-contained design route_no_drc.enc.dat

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
ERROR     IMPOAX-142           2  %s                                       
WARNING   IMPCTE-104           1  The constraint mode of this inactive vie...
*** Message Summary: 1 warning(s), 3 error(s)


*** Memory Usage v#1 (Current mem = 1751.465M, initial mem = 149.258M) ***
*** Message Summary: 2210 warning(s), 32 error(s)

--- Ending "Innovus" (totcpu=1:43:27, real=3:04:17, mem=1751.5M) ---
