digraph "0_linux_c2226fc9e87ba3da060e47333657cd6616652b84@pointer" {
"1000147" [label="(Call,setup_syscalls_segments(ctxt, &cs, &ss))"];
"1000142" [label="(Call,ops->get_msr(ctxt, MSR_EFER, &efer))"];
"1000137" [label="(Call,em_syscall_is_enabled(ctxt))"];
"1000103" [label="(MethodParameterIn,struct x86_emulate_ctxt *ctxt)"];
"1000159" [label="(Call,emulate_ud(ctxt))"];
"1000158" [label="(Return,return emulate_ud(ctxt);)"];
"1000161" [label="(Call,ops->get_msr(ctxt, MSR_STAR, &msr_data))"];
"1000198" [label="(Call,ops->set_segment(ctxt, cs_sel, &cs, 0, VCPU_SREG_CS))"];
"1000205" [label="(Call,ops->set_segment(ctxt, ss_sel, &ss, 0, VCPU_SREG_SS))"];
"1000237" [label="(Call,ops->get_msr(ctxt,\n\t\t\t     ctxt->mode == X86EMUL_MODE_PROT64 ?\n\t\t\t     MSR_LSTAR : MSR_CSTAR, &msr_data))"];
"1000254" [label="(Call,ops->get_msr(ctxt, MSR_SYSCALL_MASK, &msr_data))"];
"1000269" [label="(Call,ops->get_msr(ctxt, MSR_STAR, &msr_data))"];
"1000270" [label="(Identifier,ctxt)"];
"1000201" [label="(Call,&cs)"];
"1000169" [label="(Call,cs_sel = (u16)(msr_data & 0xfffc))"];
"1000137" [label="(Call,em_syscall_is_enabled(ctxt))"];
"1000160" [label="(Identifier,ctxt)"];
"1000271" [label="(Identifier,MSR_STAR)"];
"1000148" [label="(Identifier,ctxt)"];
"1000136" [label="(Call,!(em_syscall_is_enabled(ctxt)))"];
"1000143" [label="(Identifier,ctxt)"];
"1000151" [label="(Call,&ss)"];
"1000167" [label="(Identifier,msr_data)"];
"1000268" [label="(Block,)"];
"1000239" [label="(Call,ctxt->mode == X86EMUL_MODE_PROT64 ?\n\t\t\t     MSR_LSTAR : MSR_CSTAR)"];
"1000104" [label="(Block,)"];
"1000133" [label="(Call,emulate_ud(ctxt))"];
"1000145" [label="(Call,&efer)"];
"1000204" [label="(Identifier,VCPU_SREG_CS)"];
"1000161" [label="(Call,ops->get_msr(ctxt, MSR_STAR, &msr_data))"];
"1000272" [label="(Call,&msr_data)"];
"1000215" [label="(Identifier,ctxt)"];
"1000199" [label="(Identifier,ctxt)"];
"1000144" [label="(Identifier,MSR_EFER)"];
"1000261" [label="(Identifier,ctxt)"];
"1000225" [label="(Block,)"];
"1000142" [label="(Call,ops->get_msr(ctxt, MSR_EFER, &efer))"];
"1000247" [label="(Call,&msr_data)"];
"1000276" [label="(Identifier,ctxt)"];
"1000198" [label="(Call,ops->set_segment(ctxt, cs_sel, &cs, 0, VCPU_SREG_CS))"];
"1000200" [label="(Identifier,cs_sel)"];
"1000164" [label="(Call,&msr_data)"];
"1000163" [label="(Identifier,MSR_STAR)"];
"1000103" [label="(MethodParameterIn,struct x86_emulate_ctxt *ctxt)"];
"1000159" [label="(Call,emulate_ud(ctxt))"];
"1000207" [label="(Identifier,ss_sel)"];
"1000147" [label="(Call,setup_syscalls_segments(ctxt, &cs, &ss))"];
"1000237" [label="(Call,ops->get_msr(ctxt,\n\t\t\t     ctxt->mode == X86EMUL_MODE_PROT64 ?\n\t\t\t     MSR_LSTAR : MSR_CSTAR, &msr_data))"];
"1000156" [label="(Identifier,efer)"];
"1000293" [label="(MethodReturn,static int)"];
"1000203" [label="(Literal,0)"];
"1000208" [label="(Call,&ss)"];
"1000176" [label="(Call,ss_sel = (u16)(msr_data + 8))"];
"1000238" [label="(Identifier,ctxt)"];
"1000251" [label="(Identifier,ctxt)"];
"1000205" [label="(Call,ops->set_segment(ctxt, ss_sel, &ss, 0, VCPU_SREG_SS))"];
"1000140" [label="(Call,emulate_ud(ctxt))"];
"1000256" [label="(Identifier,MSR_SYSCALL_MASK)"];
"1000158" [label="(Return,return emulate_ud(ctxt);)"];
"1000153" [label="(ControlStructure,if (!(efer & EFER_SCE)))"];
"1000255" [label="(Identifier,ctxt)"];
"1000149" [label="(Call,&cs)"];
"1000162" [label="(Identifier,ctxt)"];
"1000257" [label="(Call,&msr_data)"];
"1000210" [label="(Literal,0)"];
"1000138" [label="(Identifier,ctxt)"];
"1000269" [label="(Call,ops->get_msr(ctxt, MSR_STAR, &msr_data))"];
"1000211" [label="(Identifier,VCPU_SREG_SS)"];
"1000254" [label="(Call,ops->get_msr(ctxt, MSR_SYSCALL_MASK, &msr_data))"];
"1000206" [label="(Identifier,ctxt)"];
"1000147" -> "1000104"  [label="AST: "];
"1000147" -> "1000151"  [label="CFG: "];
"1000148" -> "1000147"  [label="AST: "];
"1000149" -> "1000147"  [label="AST: "];
"1000151" -> "1000147"  [label="AST: "];
"1000156" -> "1000147"  [label="CFG: "];
"1000147" -> "1000293"  [label="DDG: &ss"];
"1000147" -> "1000293"  [label="DDG: &cs"];
"1000147" -> "1000293"  [label="DDG: setup_syscalls_segments(ctxt, &cs, &ss)"];
"1000142" -> "1000147"  [label="DDG: ctxt"];
"1000103" -> "1000147"  [label="DDG: ctxt"];
"1000147" -> "1000159"  [label="DDG: ctxt"];
"1000147" -> "1000161"  [label="DDG: ctxt"];
"1000147" -> "1000198"  [label="DDG: &cs"];
"1000147" -> "1000205"  [label="DDG: &ss"];
"1000142" -> "1000104"  [label="AST: "];
"1000142" -> "1000145"  [label="CFG: "];
"1000143" -> "1000142"  [label="AST: "];
"1000144" -> "1000142"  [label="AST: "];
"1000145" -> "1000142"  [label="AST: "];
"1000148" -> "1000142"  [label="CFG: "];
"1000142" -> "1000293"  [label="DDG: ops->get_msr(ctxt, MSR_EFER, &efer)"];
"1000142" -> "1000293"  [label="DDG: MSR_EFER"];
"1000142" -> "1000293"  [label="DDG: &efer"];
"1000137" -> "1000142"  [label="DDG: ctxt"];
"1000103" -> "1000142"  [label="DDG: ctxt"];
"1000137" -> "1000136"  [label="AST: "];
"1000137" -> "1000138"  [label="CFG: "];
"1000138" -> "1000137"  [label="AST: "];
"1000136" -> "1000137"  [label="CFG: "];
"1000137" -> "1000136"  [label="DDG: ctxt"];
"1000103" -> "1000137"  [label="DDG: ctxt"];
"1000137" -> "1000140"  [label="DDG: ctxt"];
"1000103" -> "1000102"  [label="AST: "];
"1000103" -> "1000293"  [label="DDG: ctxt"];
"1000103" -> "1000133"  [label="DDG: ctxt"];
"1000103" -> "1000140"  [label="DDG: ctxt"];
"1000103" -> "1000159"  [label="DDG: ctxt"];
"1000103" -> "1000161"  [label="DDG: ctxt"];
"1000103" -> "1000198"  [label="DDG: ctxt"];
"1000103" -> "1000205"  [label="DDG: ctxt"];
"1000103" -> "1000237"  [label="DDG: ctxt"];
"1000103" -> "1000254"  [label="DDG: ctxt"];
"1000103" -> "1000269"  [label="DDG: ctxt"];
"1000159" -> "1000158"  [label="AST: "];
"1000159" -> "1000160"  [label="CFG: "];
"1000160" -> "1000159"  [label="AST: "];
"1000158" -> "1000159"  [label="CFG: "];
"1000159" -> "1000293"  [label="DDG: emulate_ud(ctxt)"];
"1000159" -> "1000293"  [label="DDG: ctxt"];
"1000159" -> "1000158"  [label="DDG: emulate_ud(ctxt)"];
"1000158" -> "1000153"  [label="AST: "];
"1000293" -> "1000158"  [label="CFG: "];
"1000158" -> "1000293"  [label="DDG: <RET>"];
"1000161" -> "1000104"  [label="AST: "];
"1000161" -> "1000164"  [label="CFG: "];
"1000162" -> "1000161"  [label="AST: "];
"1000163" -> "1000161"  [label="AST: "];
"1000164" -> "1000161"  [label="AST: "];
"1000167" -> "1000161"  [label="CFG: "];
"1000161" -> "1000293"  [label="DDG: MSR_STAR"];
"1000161" -> "1000293"  [label="DDG: ops->get_msr(ctxt, MSR_STAR, &msr_data)"];
"1000161" -> "1000198"  [label="DDG: ctxt"];
"1000161" -> "1000237"  [label="DDG: &msr_data"];
"1000161" -> "1000269"  [label="DDG: MSR_STAR"];
"1000161" -> "1000269"  [label="DDG: &msr_data"];
"1000198" -> "1000104"  [label="AST: "];
"1000198" -> "1000204"  [label="CFG: "];
"1000199" -> "1000198"  [label="AST: "];
"1000200" -> "1000198"  [label="AST: "];
"1000201" -> "1000198"  [label="AST: "];
"1000203" -> "1000198"  [label="AST: "];
"1000204" -> "1000198"  [label="AST: "];
"1000206" -> "1000198"  [label="CFG: "];
"1000198" -> "1000293"  [label="DDG: &cs"];
"1000198" -> "1000293"  [label="DDG: cs_sel"];
"1000198" -> "1000293"  [label="DDG: VCPU_SREG_CS"];
"1000198" -> "1000293"  [label="DDG: ops->set_segment(ctxt, cs_sel, &cs, 0, VCPU_SREG_CS)"];
"1000169" -> "1000198"  [label="DDG: cs_sel"];
"1000198" -> "1000205"  [label="DDG: ctxt"];
"1000205" -> "1000104"  [label="AST: "];
"1000205" -> "1000211"  [label="CFG: "];
"1000206" -> "1000205"  [label="AST: "];
"1000207" -> "1000205"  [label="AST: "];
"1000208" -> "1000205"  [label="AST: "];
"1000210" -> "1000205"  [label="AST: "];
"1000211" -> "1000205"  [label="AST: "];
"1000215" -> "1000205"  [label="CFG: "];
"1000205" -> "1000293"  [label="DDG: &ss"];
"1000205" -> "1000293"  [label="DDG: ss_sel"];
"1000205" -> "1000293"  [label="DDG: VCPU_SREG_SS"];
"1000205" -> "1000293"  [label="DDG: ops->set_segment(ctxt, ss_sel, &ss, 0, VCPU_SREG_SS)"];
"1000176" -> "1000205"  [label="DDG: ss_sel"];
"1000205" -> "1000237"  [label="DDG: ctxt"];
"1000205" -> "1000269"  [label="DDG: ctxt"];
"1000237" -> "1000225"  [label="AST: "];
"1000237" -> "1000247"  [label="CFG: "];
"1000238" -> "1000237"  [label="AST: "];
"1000239" -> "1000237"  [label="AST: "];
"1000247" -> "1000237"  [label="AST: "];
"1000251" -> "1000237"  [label="CFG: "];
"1000237" -> "1000293"  [label="DDG: ops->get_msr(ctxt,\n\t\t\t     ctxt->mode == X86EMUL_MODE_PROT64 ?\n\t\t\t     MSR_LSTAR : MSR_CSTAR, &msr_data)"];
"1000237" -> "1000293"  [label="DDG: ctxt->mode == X86EMUL_MODE_PROT64 ?\n\t\t\t     MSR_LSTAR : MSR_CSTAR"];
"1000237" -> "1000254"  [label="DDG: ctxt"];
"1000237" -> "1000254"  [label="DDG: &msr_data"];
"1000254" -> "1000225"  [label="AST: "];
"1000254" -> "1000257"  [label="CFG: "];
"1000255" -> "1000254"  [label="AST: "];
"1000256" -> "1000254"  [label="AST: "];
"1000257" -> "1000254"  [label="AST: "];
"1000261" -> "1000254"  [label="CFG: "];
"1000254" -> "1000293"  [label="DDG: ctxt"];
"1000254" -> "1000293"  [label="DDG: ops->get_msr(ctxt, MSR_SYSCALL_MASK, &msr_data)"];
"1000254" -> "1000293"  [label="DDG: &msr_data"];
"1000254" -> "1000293"  [label="DDG: MSR_SYSCALL_MASK"];
"1000269" -> "1000268"  [label="AST: "];
"1000269" -> "1000272"  [label="CFG: "];
"1000270" -> "1000269"  [label="AST: "];
"1000271" -> "1000269"  [label="AST: "];
"1000272" -> "1000269"  [label="AST: "];
"1000276" -> "1000269"  [label="CFG: "];
"1000269" -> "1000293"  [label="DDG: ops->get_msr(ctxt, MSR_STAR, &msr_data)"];
"1000269" -> "1000293"  [label="DDG: ctxt"];
"1000269" -> "1000293"  [label="DDG: &msr_data"];
"1000269" -> "1000293"  [label="DDG: MSR_STAR"];
}
