INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ramdas/Vidyaleap/FPGA_Display/Segment7_display/Segment7_display.srcs/sim_1/new/tb_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_test
