{"Source Block": ["hdl/library/jesd204/jesd204_common/jesd204_frame_align_replace.v@106:119@HdlStmProcess", "reg  [DATA_PATH_WIDTH*8-1:0]          prev_prev_data;\nreg  [DATA_PATH_WIDTH-1:0]            prev_char_is_align;\nreg  [DPW_LOG2:0]                     jj;\nreg  [DPW_LOG2:0]                     ll;\n\nalways @(posedge clk) begin\n  data_d1 <= data;\n  data_d2 <= data_d1;\nend\n\nalways @(posedge clk) begin\n  if(reset) begin\n    char_is_align_d1 <= 'b0;\n    char_is_align_d2 <= 'b0;\n"], "Clone Blocks": [["hdl/library/jesd204/jesd204_common/jesd204_frame_align_replace.v@104:114", "wire [DATA_PATH_WIDTH-1:0]            prev_char_is_align_6;\nreg  [DATA_PATH_WIDTH*8-1:0]          prev_data;\nreg  [DATA_PATH_WIDTH*8-1:0]          prev_prev_data;\nreg  [DATA_PATH_WIDTH-1:0]            prev_char_is_align;\nreg  [DPW_LOG2:0]                     jj;\nreg  [DPW_LOG2:0]                     ll;\n\nalways @(posedge clk) begin\n  data_d1 <= data;\n  data_d2 <= data_d1;\nend\n"]], "Diff Content": {"Delete": [[111, "always @(posedge clk) begin\n"], [112, "  data_d1 <= data;\n"], [113, "  data_d2 <= data_d1;\n"], [114, "end\n"]], "Add": []}}