static int F_1 ( struct V_1 T_1 * V_2 ,\r\nconst struct V_3 * V_4 )\r\n{\r\nint V_5 = 0 ;\r\nV_5 += F_2 ( V_2 , V_4 , F_3 ( struct V_3 , V_6 . V_7 ) ) ;\r\nV_5 += F_2 ( & V_2 -> V_8 , & V_4 -> V_6 . V_7 ,\r\nsizeof( struct V_3 ) -\r\nF_3 ( struct V_3 , V_6 . V_7 ) ) ;\r\nreturn V_5 ;\r\n}\r\nstatic int F_4 ( struct V_3 * V_4 ,\r\nconst struct V_1 T_1 * V_2 ,\r\nunsigned V_9 )\r\n{\r\nint V_5 = 0 ;\r\nV_5 += F_5 ( V_4 , V_2 , F_3 ( struct V_3 , V_6 . V_7 ) ) ;\r\nV_5 += F_5 ( & V_4 -> V_6 . V_7 , & V_2 -> V_8 ,\r\nsizeof( struct V_3 ) -\r\nF_3 ( struct V_3 , V_6 . V_7 ) +\r\nV_9 ) ;\r\nreturn V_5 ;\r\n}\r\nstruct V_10 * F_6 ( struct V_3 * V_4 )\r\n{\r\nstruct V_11 * V_12 ;\r\nstruct V_10 * V_5 ;\r\nunsigned long V_13 ;\r\nF_7 () ;\r\nif ( ! V_14 -> V_15 . V_16 ) {\r\nF_8 ( L_1 ) ;\r\nF_9 ( V_17 ) ;\r\n}\r\nF_10 ( V_4 -> V_6 . V_18 , V_19 , V_20 | V_14 -> V_15 . V_21 ) ;\r\nV_13 = F_1 ( & V_14 -> V_15 . V_16 -> V_4 , V_4 ) ;\r\nV_13 += F_11 ( V_14 -> V_15 . V_22 , & V_14 -> V_15 . V_16 -> V_22 ) ;\r\nif ( V_13 ) {\r\nF_8 ( L_2 ) ;\r\nF_9 ( V_17 ) ;\r\n}\r\nV_12 = & F_12 ( V_23 , F_13 () ) ;\r\nV_14 -> V_15 . V_24 = V_14 -> V_15 . V_25 ;\r\nV_14 -> V_15 . V_26 = V_27 ;\r\nF_14 ( V_12 , & V_14 -> V_15 ) ;\r\nV_14 -> V_15 . V_25 = 0 ;\r\nF_15 () ;\r\nV_5 = V_28 -> V_29 ;\r\nV_5 -> V_30 = V_14 -> V_15 . V_31 ;\r\nF_16 ( V_5 , V_14 -> V_15 . V_32 ) ;\r\nreturn V_5 ;\r\n}\r\nstatic void F_17 ( struct V_33 * V_34 )\r\n{\r\nT_2 * V_35 ;\r\nT_3 * V_36 ;\r\nT_4 * V_37 ;\r\nT_5 * V_38 ;\r\nT_6 * V_39 ;\r\nint V_40 ;\r\nF_18 ( & V_34 -> V_41 ) ;\r\nV_35 = F_19 ( V_34 , 0xA0000 ) ;\r\nif ( F_20 ( V_35 ) )\r\ngoto V_42;\r\nV_36 = F_21 ( V_35 , 0xA0000 ) ;\r\nif ( F_22 ( V_36 ) )\r\ngoto V_42;\r\nV_37 = F_23 ( V_36 , 0xA0000 ) ;\r\nF_24 ( V_34 , 0xA0000 , V_37 ) ;\r\nif ( F_25 ( V_37 ) )\r\ngoto V_42;\r\nV_38 = F_26 ( V_34 , V_37 , 0xA0000 , & V_39 ) ;\r\nfor ( V_40 = 0 ; V_40 < 32 ; V_40 ++ ) {\r\nif ( F_27 ( * V_38 ) )\r\nF_28 ( V_38 , F_29 ( * V_38 ) ) ;\r\nV_38 ++ ;\r\n}\r\nF_30 ( V_38 , V_39 ) ;\r\nV_42:\r\nF_31 ( & V_34 -> V_41 ) ;\r\nF_32 () ;\r\n}\r\nstatic void F_33 ( struct V_43 * V_44 , struct V_45 * V_46 )\r\n{\r\nstruct V_11 * V_12 ;\r\nV_44 -> V_4 . V_6 . V_47 = 0 ;\r\nV_44 -> V_4 . V_6 . V_48 = 0 ;\r\nV_44 -> V_4 . V_6 . V_30 = 0 ;\r\n#ifndef F_34\r\nV_44 -> V_4 . V_6 . V_49 = 0 ;\r\n#endif\r\nV_19 = V_44 -> V_4 . V_6 . V_18 ;\r\nV_44 -> V_4 . V_6 . V_18 &= V_50 ;\r\nV_44 -> V_4 . V_6 . V_18 |= V_44 -> V_29 -> V_18 & ~ V_50 ;\r\nV_44 -> V_4 . V_6 . V_18 |= V_51 ;\r\nswitch ( V_44 -> V_52 ) {\r\ncase V_53 :\r\nV_46 -> V_15 . V_21 = 0 ;\r\nbreak;\r\ncase V_54 :\r\nV_46 -> V_15 . V_21 = V_55 | V_56 ;\r\nbreak;\r\ncase V_57 :\r\nV_46 -> V_15 . V_21 = V_58 | V_55 | V_56 ;\r\nbreak;\r\ndefault:\r\nV_46 -> V_15 . V_21 = V_59 | V_58 | V_55 | V_56 ;\r\nbreak;\r\n}\r\nV_44 -> V_29 -> V_60 = V_61 ;\r\nV_46 -> V_15 . V_25 = V_46 -> V_15 . V_24 ;\r\nV_46 -> V_15 . V_31 = V_44 -> V_29 -> V_30 ;\r\nV_46 -> V_15 . V_32 = F_35 ( V_44 -> V_29 ) ;\r\nV_12 = & F_12 ( V_23 , F_13 () ) ;\r\nV_46 -> V_15 . V_24 = ( unsigned long ) & V_44 -> V_62 ;\r\nif ( V_63 )\r\nV_46 -> V_15 . V_26 = 0 ;\r\nF_14 ( V_12 , & V_46 -> V_15 ) ;\r\nF_15 () ;\r\nV_46 -> V_15 . V_22 = V_44 -> V_22 ;\r\nif ( V_44 -> V_18 & V_64 )\r\nF_17 ( V_46 -> V_34 ) ;\r\n#ifdef F_36\r\nif ( F_37 ( V_14 -> V_65 ) )\r\nF_38 ( 1 , 0 ) ;\r\n#endif\r\n__asm__ __volatile__(\r\n"movl %0,%%esp\n\t"\r\n"movl %1,%%ebp\n\t"\r\n#ifdef F_34\r\n"mov %2, %%gs\n\t"\r\n#endif\r\n"jmp resume_userspace"\r\n:\r\n:"r" (&info->regs), "r" (task_thread_info(tsk)), "r" (0));\r\n}\r\nstatic inline void F_39 ( struct V_3 * V_66 , int V_67 )\r\n{\r\nstruct V_10 * V_29 ;\r\nV_29 = F_6 ( V_66 ) ;\r\nV_29 -> V_60 = V_67 ;\r\n__asm__ __volatile__("movl %0,%%esp\n\t"\r\n"movl %1,%%ebp\n\t"\r\n"jmp resume_userspace"\r\n: : "r" (regs32), "r" (current_thread_info()));\r\n}\r\nstatic inline void F_40 ( struct V_3 * V_4 )\r\n{\r\nV_19 |= V_20 ;\r\nif ( V_19 & V_68 )\r\nF_39 ( V_4 , V_69 ) ;\r\n}\r\nstatic inline void F_41 ( struct V_3 * V_4 )\r\n{\r\nV_19 &= ~ V_20 ;\r\n}\r\nstatic inline void F_42 ( struct V_3 * V_4 )\r\n{\r\nV_4 -> V_6 . V_18 &= ~ V_70 ;\r\n}\r\nstatic inline void F_43 ( struct V_3 * V_4 )\r\n{\r\nV_4 -> V_6 . V_18 &= ~ V_58 ;\r\n}\r\nstatic inline void F_44 ( unsigned long V_18 , struct V_3 * V_4 )\r\n{\r\nF_10 ( V_19 , V_18 , V_14 -> V_15 . V_21 ) ;\r\nF_10 ( V_4 -> V_6 . V_18 , V_18 , V_50 ) ;\r\nif ( V_18 & V_71 )\r\nF_40 ( V_4 ) ;\r\nelse\r\nF_41 ( V_4 ) ;\r\n}\r\nstatic inline void F_45 ( unsigned short V_18 , struct V_3 * V_4 )\r\n{\r\nF_10 ( V_72 , V_18 , V_14 -> V_15 . V_21 ) ;\r\nF_10 ( V_4 -> V_6 . V_18 , V_18 , V_50 ) ;\r\nif ( V_18 & V_71 )\r\nF_40 ( V_4 ) ;\r\nelse\r\nF_41 ( V_4 ) ;\r\n}\r\nstatic inline unsigned long F_46 ( struct V_3 * V_4 )\r\n{\r\nunsigned long V_18 = V_4 -> V_6 . V_18 & V_73 ;\r\nif ( V_19 & V_20 )\r\nV_18 |= V_71 ;\r\nV_18 |= V_56 ;\r\nreturn V_18 | ( V_19 & V_14 -> V_15 . V_21 ) ;\r\n}\r\nstatic inline int F_47 ( int V_74 , struct V_75 * V_76 )\r\n{\r\n__asm__ __volatile__("btl %2,%1\n\tsbbl %0,%0"\r\n:"=r" (nr)\r\n:"m" (*bitmap), "r" (nr));\r\nreturn V_74 ;\r\n}\r\nstatic void F_48 ( struct V_3 * V_4 , int V_40 ,\r\nunsigned char T_1 * V_77 , unsigned short V_78 )\r\n{\r\nunsigned long T_1 * V_79 ;\r\nunsigned long V_80 ;\r\nif ( V_4 -> V_6 . V_81 == V_82 )\r\ngoto V_83;\r\nif ( F_47 ( V_40 , & V_28 -> V_84 ) )\r\ngoto V_83;\r\nif ( V_40 == 0x21 && F_47 ( F_49 ( V_4 ) , & V_28 -> V_85 ) )\r\ngoto V_83;\r\nV_79 = ( unsigned long T_1 * ) ( V_40 << 2 ) ;\r\nif ( F_50 ( V_80 , V_79 ) )\r\ngoto V_83;\r\nif ( ( V_80 >> 16 ) == V_82 )\r\ngoto V_83;\r\nF_51 ( V_77 , V_78 , F_46 ( V_4 ) , V_83 ) ;\r\nF_51 ( V_77 , V_78 , V_4 -> V_6 . V_81 , V_83 ) ;\r\nF_51 ( V_77 , V_78 , F_52 ( V_4 ) , V_83 ) ;\r\nV_4 -> V_6 . V_81 = V_80 >> 16 ;\r\nF_53 ( V_4 ) -= 6 ;\r\nF_52 ( V_4 ) = V_80 & 0xffff ;\r\nF_42 ( V_4 ) ;\r\nF_41 ( V_4 ) ;\r\nF_43 ( V_4 ) ;\r\nreturn;\r\nV_83:\r\nF_39 ( V_4 , V_86 + ( V_40 << 8 ) ) ;\r\n}\r\nint F_54 ( struct V_3 * V_4 , long V_87 , int V_88 )\r\n{\r\nif ( V_89 . V_90 ) {\r\nif ( ( V_88 == 3 ) || ( V_88 == 1 ) ) {\r\nV_28 -> V_29 -> V_60 = V_91 + ( V_88 << 8 ) ;\r\nF_55 ( V_92 ) ;\r\nreturn 0 ;\r\n}\r\nF_48 ( V_4 , V_88 , ( unsigned char T_1 * ) ( V_4 -> V_6 . V_93 << 4 ) , F_53 ( V_4 ) ) ;\r\nreturn 0 ;\r\n}\r\nif ( V_88 != 1 )\r\nreturn 1 ;\r\nV_14 -> V_15 . V_94 = V_88 ;\r\nV_14 -> V_15 . V_87 = V_87 ;\r\nF_56 ( V_95 , V_14 ) ;\r\nreturn 0 ;\r\n}\r\nvoid F_57 ( struct V_3 * V_4 , long V_87 )\r\n{\r\nunsigned char V_96 ;\r\nunsigned char T_1 * V_97 ;\r\nunsigned char T_1 * V_77 ;\r\nunsigned short V_98 , V_78 , V_99 ;\r\nint V_100 , V_101 ;\r\n#define F_58 \\r\nif (VMPI.vm86dbg_active && VMPI.vm86dbg_TFpendig) \\r\nnewflags |= X86_EFLAGS_TF\r\n#define F_59 do { \\r\nif (VMPI.force_return_for_pic && (VEFLAGS & (X86_EFLAGS_IF | X86_EFLAGS_VIF))) \\r\nreturn_to_32bit(regs, VM86_PICRETURN); \\r\nif (orig_flags & X86_EFLAGS_TF) \\r\nhandle_vm86_trap(regs, 0, 1); \\r\nreturn; } while (0)\r\nV_99 = * ( unsigned short * ) & V_4 -> V_6 . V_18 ;\r\nV_97 = ( unsigned char T_1 * ) ( V_4 -> V_6 . V_81 << 4 ) ;\r\nV_77 = ( unsigned char T_1 * ) ( V_4 -> V_6 . V_93 << 4 ) ;\r\nV_78 = F_53 ( V_4 ) ;\r\nV_98 = F_52 ( V_4 ) ;\r\nV_100 = 0 ;\r\nV_101 = 0 ;\r\ndo {\r\nswitch ( V_96 = F_60 ( V_97 , V_98 , V_102 ) ) {\r\ncase 0x66 : V_100 = 1 ; break;\r\ncase 0x67 : break;\r\ncase 0x2e : break;\r\ncase 0x3e : break;\r\ncase 0x26 : break;\r\ncase 0x36 : break;\r\ncase 0x65 : break;\r\ncase 0x64 : break;\r\ncase 0xf2 : break;\r\ncase 0xf3 : break;\r\ndefault: V_101 = 1 ;\r\n}\r\n} while ( ! V_101 );\r\nswitch ( V_96 ) {\r\ncase 0x9c :\r\nif ( V_100 ) {\r\nF_61 ( V_77 , V_78 , F_46 ( V_4 ) , V_102 ) ;\r\nF_53 ( V_4 ) -= 4 ;\r\n} else {\r\nF_51 ( V_77 , V_78 , F_46 ( V_4 ) , V_102 ) ;\r\nF_53 ( V_4 ) -= 2 ;\r\n}\r\nF_52 ( V_4 ) = V_98 ;\r\nF_59 ;\r\ncase 0x9d :\r\n{\r\nunsigned long V_103 ;\r\nif ( V_100 ) {\r\nV_103 = F_62 ( V_77 , V_78 , V_102 ) ;\r\nF_53 ( V_4 ) += 4 ;\r\n} else {\r\nV_103 = F_63 ( V_77 , V_78 , V_102 ) ;\r\nF_53 ( V_4 ) += 2 ;\r\n}\r\nF_52 ( V_4 ) = V_98 ;\r\nF_58 ;\r\nif ( V_100 )\r\nF_44 ( V_103 , V_4 ) ;\r\nelse\r\nF_45 ( V_103 , V_4 ) ;\r\nF_59 ;\r\n}\r\ncase 0xcd : {\r\nint V_104 = F_60 ( V_97 , V_98 , V_102 ) ;\r\nF_52 ( V_4 ) = V_98 ;\r\nif ( V_89 . V_105 ) {\r\nif ( ( 1 << ( V_104 & 7 ) ) & V_89 . V_106 [ V_104 >> 3 ] )\r\nF_39 ( V_4 , V_86 + ( V_104 << 8 ) ) ;\r\n}\r\nF_48 ( V_4 , V_104 , V_77 , V_78 ) ;\r\nreturn;\r\n}\r\ncase 0xcf :\r\n{\r\nunsigned long V_107 ;\r\nunsigned long V_108 ;\r\nunsigned long V_103 ;\r\nif ( V_100 ) {\r\nV_107 = F_62 ( V_77 , V_78 , V_102 ) ;\r\nV_108 = F_62 ( V_77 , V_78 , V_102 ) ;\r\nV_103 = F_62 ( V_77 , V_78 , V_102 ) ;\r\nF_53 ( V_4 ) += 12 ;\r\n} else {\r\nV_107 = F_63 ( V_77 , V_78 , V_102 ) ;\r\nV_108 = F_63 ( V_77 , V_78 , V_102 ) ;\r\nV_103 = F_63 ( V_77 , V_78 , V_102 ) ;\r\nF_53 ( V_4 ) += 6 ;\r\n}\r\nF_52 ( V_4 ) = V_107 ;\r\nV_4 -> V_6 . V_81 = V_108 ;\r\nF_58 ;\r\nif ( V_100 ) {\r\nF_44 ( V_103 , V_4 ) ;\r\n} else {\r\nF_45 ( V_103 , V_4 ) ;\r\n}\r\nF_59 ;\r\n}\r\ncase 0xfa :\r\nF_52 ( V_4 ) = V_98 ;\r\nF_41 ( V_4 ) ;\r\nF_59 ;\r\ncase 0xfb :\r\nF_52 ( V_4 ) = V_98 ;\r\nF_40 ( V_4 ) ;\r\nF_59 ;\r\ndefault:\r\nF_39 ( V_4 , V_109 ) ;\r\n}\r\nreturn;\r\nV_102:\r\nF_39 ( V_4 , V_109 ) ;\r\n}\r\nstatic T_7 F_64 ( int V_104 , void * V_110 )\r\n{\r\nint V_111 ;\r\nunsigned long V_18 ;\r\nF_65 ( & V_112 , V_18 ) ;\r\nV_111 = 1 << V_104 ;\r\nif ( ( V_113 & V_111 ) || ! V_114 [ V_104 ] . V_46 )\r\ngoto V_42;\r\nV_113 |= V_111 ;\r\nif ( V_114 [ V_104 ] . V_115 )\r\nF_66 ( V_114 [ V_104 ] . V_115 , V_114 [ V_104 ] . V_46 , 1 ) ;\r\nF_67 ( V_104 ) ;\r\nF_68 ( & V_112 , V_18 ) ;\r\nreturn V_116 ;\r\nV_42:\r\nF_68 ( & V_112 , V_18 ) ;\r\nreturn V_117 ;\r\n}\r\nstatic inline void F_69 ( int V_118 )\r\n{\r\nunsigned long V_18 ;\r\nF_70 ( V_118 , NULL ) ;\r\nV_114 [ V_118 ] . V_46 = NULL ;\r\nF_65 ( & V_112 , V_18 ) ;\r\nV_113 &= ~ ( 1 << V_118 ) ;\r\nF_68 ( & V_112 , V_18 ) ;\r\n}\r\nvoid F_71 ( struct V_45 * V_119 )\r\n{\r\nint V_40 ;\r\nfor ( V_40 = V_120 ; V_40 <= V_121 ; V_40 ++ )\r\nif ( V_114 [ V_40 ] . V_46 == V_119 )\r\nF_69 ( V_40 ) ;\r\n}\r\nstatic inline int F_72 ( int V_118 )\r\n{\r\nint V_122 ;\r\nunsigned long V_18 ;\r\nint V_5 = 0 ;\r\nif ( F_73 ( V_118 ) ) return 0 ;\r\nif ( V_114 [ V_118 ] . V_46 != V_14 ) return 0 ;\r\nF_65 ( & V_112 , V_18 ) ;\r\nV_122 = V_113 & ( 1 << V_118 ) ;\r\nV_113 &= ~ V_122 ;\r\nif ( V_122 ) {\r\nF_74 ( V_118 ) ;\r\nV_5 = 1 ;\r\n}\r\nF_68 ( & V_112 , V_18 ) ;\r\nreturn V_5 ;\r\n}\r\nstatic int F_75 ( int V_123 , int V_118 )\r\n{\r\nint V_5 ;\r\nswitch ( V_123 ) {\r\ncase V_124 : {\r\nreturn F_72 ( V_118 ) ;\r\n}\r\ncase V_125 : {\r\nreturn V_113 ;\r\n}\r\ncase V_126 : {\r\nint V_115 = V_118 >> 8 ;\r\nint V_127 = V_118 & 255 ;\r\nif ( ! F_76 ( V_128 ) ) return - V_129 ;\r\nif ( ! ( ( 1 << V_115 ) & V_130 ) ) return - V_129 ;\r\nif ( F_73 ( V_127 ) ) return - V_129 ;\r\nif ( V_114 [ V_127 ] . V_46 ) return - V_129 ;\r\nV_5 = F_77 ( V_127 , & F_64 , 0 , V_131 , NULL ) ;\r\nif ( V_5 ) return V_5 ;\r\nV_114 [ V_127 ] . V_115 = V_115 ;\r\nV_114 [ V_127 ] . V_46 = V_14 ;\r\nreturn V_127 ;\r\n}\r\ncase V_132 : {\r\nif ( F_73 ( V_118 ) ) return - V_129 ;\r\nif ( ! V_114 [ V_118 ] . V_46 ) return 0 ;\r\nif ( V_114 [ V_118 ] . V_46 != V_14 ) return - V_129 ;\r\nF_69 ( V_118 ) ;\r\nreturn 0 ;\r\n}\r\n}\r\nreturn - V_133 ;\r\n}
