# Tiny Tapeout project information
project:
  title:        "AXI4-Lite Master-Slave"
  author:       "geethikavijayarangan"
  discord:      ""      # optional
  description:  "AXI4-Lite master-slave with top module integration"
  language:     "Verilog"
  clock_hz:     0

  # Use 1x2 since your design is larger than the minimal tile
  tiles: "1x2"

  # Top module must start with tt_um_
  top_module:  "tt_um_axi4lite_top"

  # List each Verilog source file inside src/
  source_files:
    - "project.v"
    - "axi4lite_master.v"
    - "axi4lite_slave.v"

# Pinout â€“ updated with directions and roles
pinout:
  # Inputs (ui_in[7:0])
  ui[0]: "start_write"
  ui[1]: "write_addr[0]"
  ui[2]: "write_addr[1]"
  ui[3]: "read_addr[0]"
  ui[4]: "start_read"
  ui[5]: "read_addr[1]"
  ui[6]: "reserved"
  ui[7]: "reserved"

  # Outputs (uo_out[7:0])
  uo[0]: "done"
  uo[1]: "reserved"
  uo[2]: "reserved"
  uo[3]: "reserved"
  uo[4]: "reserved"
  uo[5]: "reserved"
  uo[6]: "reserved"
  uo[7]: "reserved"

  # Bidirectional pins (uio_in/uio_out/uio_oe[7:0])
  uio[0]: "data[0]"
  uio[1]: "data[1]"
  uio[2]: "data[2]"
  uio[3]: "data[3]"
  uio[4]: "data[4]"
  uio[5]: "data[5]"
  uio[6]: "data[6]"
  uio[7]: "data[7]"

# Do not change!
yaml_version: 6
