
GPIO_°´¼ü_ÂÖÑ¯²éÑ¯.elf:     file format elf32-littleriscv
GPIO_°´¼ü_ÂÖÑ¯²éÑ¯.elf
architecture: riscv:rv32, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x0800015c

Program Header:
    LOAD off    0x00001000 vaddr 0x08000000 paddr 0x08000000 align 2**12
         filesz 0x00001fa4 memsz 0x00001fa4 flags r-x
    LOAD off    0x00003000 vaddr 0x20000000 paddr 0x08001fa4 align 2**12
         filesz 0x00000068 memsz 0x00000068 flags rw-
    LOAD off    0x00003068 vaddr 0x20000068 paddr 0x20000068 align 2**12
         filesz 0x00000000 memsz 0x00000094 flags rw-
    LOAD off    0x00003800 vaddr 0x20007800 paddr 0x200000fc align 2**12
         filesz 0x00000000 memsz 0x00000800 flags rw-

Sections:
Idx Name                       Size      VMA       LMA       File off  Algn  Flags
  0 .init                      00000238  08000000  08000000  00001000  2**2  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ilalign                   00000000  08000238  08000238  00003068  2**0  CONTENTS
  2 .text                      00001d5e  08000240  08000240  00001240  2**6  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .sdata2._global_impure_ptr 00000004  08001fa0  08001fa0  00002fa0  2**2  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .lalign                    00000000  08001fa4  08001fa4  00003068  2**0  CONTENTS
  5 .dalign                    00000000  20000000  20000000  00003068  2**0  CONTENTS
  6 .data                      00000068  20000000  08001fa4  00003000  2**2  CONTENTS, ALLOC, LOAD, DATA
  7 .bss                       00000094  20000068  20000068  00003068  2**2  ALLOC
  8 .stack                     00000800  20007800  200000fc  00003800  2**0  ALLOC
  9 .debug_info                000059ed  00000000  00000000  00003068  2**0  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev              00001323  00000000  00000000  00008a55  2**0  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges             00000620  00000000  00000000  00009d78  2**3  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges              00000548  00000000  00000000  0000a398  2**3  CONTENTS, READONLY, DEBUGGING
 13 .debug_line                00004fb3  00000000  00000000  0000a8e0  2**0  CONTENTS, READONLY, DEBUGGING
 14 .debug_str                 0000227c  00000000  00000000  0000f893  2**0  CONTENTS, READONLY, DEBUGGING
 15 .comment                   00000039  00000000  00000000  00011b0f  2**0  CONTENTS, READONLY
 16 .debug_frame               00001808  00000000  00000000  00011b48  2**2  CONTENTS, READONLY, DEBUGGING
SYMBOL TABLE:
08000000 l    d  .init	00000000 .init
08000238 l    d  .ilalign	00000000 .ilalign
08000240 l    d  .text	00000000 .text
08001fa0 l    d  .sdata2._global_impure_ptr	00000000 .sdata2._global_impure_ptr
08001fa4 l    d  .lalign	00000000 .lalign
20000000 l    d  .dalign	00000000 .dalign
20000000 l    d  .data	00000000 .data
20000068 l    d  .bss	00000000 .bss
20007800 l    d  .stack	00000000 .stack
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    df *ABS*	00000000 ./RISCV/env_Eclipse/start.o
08000000 l       .init	00000000 vector_base
08000182 l       .init	00000000 _start0800
00000000 l    df *ABS*	00000000 _exit.c
00000000 l    df *ABS*	00000000 write_hex.c
00000000 l    df *ABS*	00000000 handlers.c
00000000 l    df *ABS*	00000000 main.c
00000000 l    df *ABS*	00000000 divdf3.c
00000000 l    df *ABS*	00000000 muldf3.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 write.c
00000000 l    df *ABS*	00000000 ./RISCV/env_Eclipse/entry.o
080006ac l       .text	00000000 service_loop
00000000 l    df *ABS*	00000000 init.c
00000000 l    df *ABS*	00000000 n200_func.c
00000000 l    df *ABS*	00000000 gd32vf103_gpio.c
00000000 l    df *ABS*	00000000 gd32vf103_rcu.c
00000000 l    df *ABS*	00000000 gd32vf103_usart.c
00000000 l    df *ABS*	00000000 system_gd32vf103.c
08000bb6 l     F .text	00000014 system_clock_config
08000c72 l     F .text	00000196 system_clock_108m_hxtal
00000000 l    df *ABS*	00000000 ledf2.c
00000000 l    df *ABS*	00000000 floatunsidf.c
00000000 l    df *ABS*	00000000 floatundidf.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 atexit.c
00000000 l    df *ABS*	00000000 exit.c
00000000 l    df *ABS*	00000000 fini.c
00000000 l    df *ABS*	00000000 init.c
00000000 l    df *ABS*	00000000 syswrite.c
00000000 l    df *ABS*	00000000 writer.c
00000000 l    df *ABS*	00000000 __atexit.c
2000006c l     O .bss	0000008c _global_atexit0
00000000 l    df *ABS*	00000000 __call_atexit.c
00000000 l    df *ABS*	00000000 impure.c
20000000 l     O .data	00000060 impure_data
00000000 l    df *ABS*	00000000 reent.c
00000000 l    df *ABS*	00000000 
08001fa4 l       .sdata2._global_impure_ptr	00000000 __fini_array_end
08001fa4 l       .sdata2._global_impure_ptr	00000000 __fini_array_start
08001fa4 l       .sdata2._global_impure_ptr	00000000 __init_array_end
08001fa4 l       .sdata2._global_impure_ptr	00000000 __preinit_array_end
08001fa4 l       .sdata2._global_impure_ptr	00000000 __init_array_start
08001fa4 l       .sdata2._global_impure_ptr	00000000 __preinit_array_start
20000860 g       .data	00000000 __global_pointer$
200000f8 g     O .bss	00000004 errno
00000800 g       *ABS*	00000000 __stack_size
08001566 g     F .text	000000b6 .hidden __ltdf2
20000060 g     O .data	00000004 SystemCoreClock
0800070a  w    F .text	00000036 handle_trap
0800067c  w      .text	00000000 irq_entry
20007800 g       .stack	00000000 _heap_end
08001fa0 g     O .sdata2._global_impure_ptr	00000004 _global_impure_ptr
08001da0 g     F .text	0000006e __libc_init_array
08001acc g     F .text	00000066 .hidden __floatunsidf
08000740 g     F .text	0000001e _init
08001d66 g     F .text	0000003a __libc_fini_array
080006ee  w    F .text	0000001c handle_nmi
08001e0e g     F .text	00000012 write
08001566 g     F .text	000000b6 .hidden __ledf2
08000ed0 g     F .text	000000e2 delay_1ms
08000544 g     F .text	000000b0 write_hex
08001cba g     F .text	00000076 .hidden __clzsi2
08000a84 g     F .text	00000024 gpio_bit_reset
20000068 g     O .bss	00000004 _global_atexit
08001ed6 g     F .text	000000c8 __call_exitprocs
20008000 g       .stack	00000000 _sp
0800015c g     F .init	00000000 _start
08000b12 g     F .text	00000040 rcu_periph_clock_enable
08001b32 g     F .text	00000188 .hidden __floatundidf
08000230 g       .init	00000000 enable_mcycle_minstret
08001e4e g     F .text	00000088 __register_exitproc
08000796 g     F .text	0000006e get_timer_value
08000fb2 g     F .text	000005b4 .hidden __divdf3
0800161c g     F .text	000004b0 .hidden __muldf3
20000068 g       .bss	00000000 __bss_start
08000b52 g     F .text	00000028 usart_data_transmit
08000e08 g     F .text	00000090 main
08000600  w      .text	00000000 trap_entry
0800022a g       .init	00000000 disable_mcycle_minstret
08000780 g     F .text	00000016 mtime_hi
08000868 g     F .text	0000003e eclic_mode_enable
08000bca g     F .text	000000a8 SystemInit
0800075e g     F .text	0000000e _fini
08000300 g     O .text	00000100 .hidden __clz_tab
08001d30 g     F .text	0000000a atexit
08001e20 g     F .text	0000002e _write_r
20000064 g     O .data	00000004 _impure_ptr
20000000 g       .dalign	00000000 _data
08000e98 g     F .text	00000038 led_init
08000ae6 g     F .text	0000002c gpio_input_bit_get
08000494 g     F .text	00000070 _write
20000068 g       .bss	00000000 _edata
20000100 g       .bss	00000000 _end
08000504  w    F .text	00000040 _put_char
08001fa4 g       .lalign	00000000 _data_lma
0800076c g     F .text	00000014 mtime_lo
08001d3a g     F .text	0000002c exit
08000804 g     F .text	00000064 eclic_init
08000400 g     F .text	00000094 _exit
08000b7a g     F .text	0000003c usart_flag_get
080008a6 g     F .text	000001de gpio_init
08000aa8 g     F .text	0000003e gpio_bit_write



Disassembly of section .init:

08000000 <vector_base>:
vector_base():
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../RISCV/env_Eclipse/start.S:73
    .weak  CAN1_RX1_IRQHandler
    .weak  CAN1_EWMC_IRQHandler
    .weak  USBFS_IRQHandler

vector_base:
    j _start
 8000000:	aab1                	j	800015c <_start>
 8000002:	0001                	nop
	...

0800015c <_start>:
_start():
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../RISCV/env_Eclipse/start.S:167
	.globl _start
	.type _start,@function

_start:

	csrc CSR_MSTATUS, MSTATUS_MIE
 800015c:	30047073          	csrci	mstatus,8
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../RISCV/env_Eclipse/start.S:169
	/* Jump to logical address first to ensure correct operation of RAM region  */
    la		a0,	_start
 8000160:	00000517          	auipc	a0,0x0
 8000164:	ffc50513          	addi	a0,a0,-4 # 800015c <_start>
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../RISCV/env_Eclipse/start.S:170
    li		a1,	1
 8000168:	4585                	li	a1,1
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../RISCV/env_Eclipse/start.S:171
	slli	a1,	a1, 29
 800016a:	05f6                	slli	a1,a1,0x1d
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../RISCV/env_Eclipse/start.S:172
    bleu	a1, a0, _start0800
 800016c:	00b57b63          	bgeu	a0,a1,8000182 <_start0800>
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../RISCV/env_Eclipse/start.S:173
    srli	a1,	a1, 2
 8000170:	8189                	srli	a1,a1,0x2
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../RISCV/env_Eclipse/start.S:174
    bleu	a1, a0, _start0800
 8000172:	00b57863          	bgeu	a0,a1,8000182 <_start0800>
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../RISCV/env_Eclipse/start.S:175
    la		a0,	_start0800
 8000176:	00000517          	auipc	a0,0x0
 800017a:	00c50513          	addi	a0,a0,12 # 8000182 <_start0800>
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../RISCV/env_Eclipse/start.S:176
    add		a0, a0, a1
 800017e:	952e                	add	a0,a0,a1
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../RISCV/env_Eclipse/start.S:177
	jr      a0
 8000180:	8502                	jr	a0

08000182 <_start0800>:
_start0800():
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../RISCV/env_Eclipse/start.S:182

_start0800:

    /* Set the the NMI base to share with mtvec by setting CSR_MMISC_CTL */
    li t0, 0x200
 8000182:	20000293          	li	t0,512
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../RISCV/env_Eclipse/start.S:183
    csrs CSR_MMISC_CTL, t0
 8000186:	7d02a073          	csrs	0x7d0,t0
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../RISCV/env_Eclipse/start.S:186

	/* Intial the mtvt*/
    la t0, vector_base
 800018a:	00000297          	auipc	t0,0x0
 800018e:	e7628293          	addi	t0,t0,-394 # 8000000 <vector_base>
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../RISCV/env_Eclipse/start.S:187
    csrw CSR_MTVT, t0
 8000192:	30729073          	csrw	mtvt,t0
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../RISCV/env_Eclipse/start.S:190

	/* Intial the mtvt2 and enable it*/
    la t0, irq_entry
 8000196:	00000297          	auipc	t0,0x0
 800019a:	4e628293          	addi	t0,t0,1254 # 800067c <irq_entry>
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../RISCV/env_Eclipse/start.S:191
    csrw CSR_MTVT2, t0
 800019e:	7ec29073          	csrw	0x7ec,t0
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../RISCV/env_Eclipse/start.S:192
    csrs CSR_MTVT2, 0x1
 80001a2:	7ec0e073          	csrsi	0x7ec,1
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../RISCV/env_Eclipse/start.S:195

    /* Intial the CSR MTVEC for the Trap ane NMI base addr*/
    la t0, trap_entry
 80001a6:	00000297          	auipc	t0,0x0
 80001aa:	45a28293          	addi	t0,t0,1114 # 8000600 <trap_entry>
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../RISCV/env_Eclipse/start.S:196
    csrw CSR_MTVEC, t0
 80001ae:	30529073          	csrw	mtvec,t0
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../RISCV/env_Eclipse/start.S:207
	csrw fcsr, x0
#endif

.option push
.option norelax
	la gp, __global_pointer$
 80001b2:	18000197          	auipc	gp,0x18000
 80001b6:	6ae18193          	addi	gp,gp,1710 # 20000860 <__global_pointer$>
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../RISCV/env_Eclipse/start.S:209
.option pop
	la sp, _sp
 80001ba:	18008117          	auipc	sp,0x18008
 80001be:	e4610113          	addi	sp,sp,-442 # 20008000 <_sp>
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../RISCV/env_Eclipse/start.S:212

	/* Load data section */
	la a0, _data_lma
 80001c2:	00002517          	auipc	a0,0x2
 80001c6:	de250513          	addi	a0,a0,-542 # 8001fa4 <__fini_array_end>
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../RISCV/env_Eclipse/start.S:213
	la a1, _data
 80001ca:	18000597          	auipc	a1,0x18000
 80001ce:	e3658593          	addi	a1,a1,-458 # 20000000 <_data>
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../RISCV/env_Eclipse/start.S:214
	la a2, _edata
 80001d2:	18000617          	auipc	a2,0x18000
 80001d6:	e9660613          	addi	a2,a2,-362 # 20000068 <_global_atexit>
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../RISCV/env_Eclipse/start.S:215
	bgeu a1, a2, 2f
 80001da:	00c5fa63          	bgeu	a1,a2,80001ee <_start0800+0x6c>
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../RISCV/env_Eclipse/start.S:217
1:
	lw t0, (a0)
 80001de:	00052283          	lw	t0,0(a0)
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../RISCV/env_Eclipse/start.S:218
	sw t0, (a1)
 80001e2:	0055a023          	sw	t0,0(a1)
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../RISCV/env_Eclipse/start.S:219
	addi a0, a0, 4
 80001e6:	0511                	addi	a0,a0,4
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../RISCV/env_Eclipse/start.S:220
	addi a1, a1, 4
 80001e8:	0591                	addi	a1,a1,4
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../RISCV/env_Eclipse/start.S:221
	bltu a1, a2, 1b
 80001ea:	fec5eae3          	bltu	a1,a2,80001de <_start0800+0x5c>
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../RISCV/env_Eclipse/start.S:224
2:
	/* Clear bss section */
	la a0, __bss_start
 80001ee:	18000517          	auipc	a0,0x18000
 80001f2:	e7a50513          	addi	a0,a0,-390 # 20000068 <_global_atexit>
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../RISCV/env_Eclipse/start.S:225
	la a1, _end
 80001f6:	8a018593          	addi	a1,gp,-1888 # 20000100 <_end>
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../RISCV/env_Eclipse/start.S:226
	bgeu a0, a1, 2f
 80001fa:	00b57763          	bgeu	a0,a1,8000208 <_start0800+0x86>
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../RISCV/env_Eclipse/start.S:228
1:
	sw zero, (a0)
 80001fe:	00052023          	sw	zero,0(a0)
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../RISCV/env_Eclipse/start.S:229
	addi a0, a0, 4
 8000202:	0511                	addi	a0,a0,4
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../RISCV/env_Eclipse/start.S:230
	bltu a0, a1, 1b
 8000204:	feb56de3          	bltu	a0,a1,80001fe <_start0800+0x7c>
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../RISCV/env_Eclipse/start.S:233
2:
	/*enable mcycle_minstret*/
    csrci CSR_MCOUNTINHIBIT, 0x5
 8000208:	3202f073          	csrci	mucounteren,5
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../RISCV/env_Eclipse/start.S:235
	/* Call global constructors */
	la a0, __libc_fini_array
 800020c:	00002517          	auipc	a0,0x2
 8000210:	b5a50513          	addi	a0,a0,-1190 # 8001d66 <__libc_fini_array>
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../RISCV/env_Eclipse/start.S:236
	call atexit
 8000214:	31d010ef          	jal	ra,8001d30 <atexit>
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../RISCV/env_Eclipse/start.S:237
	call __libc_init_array
 8000218:	389010ef          	jal	ra,8001da0 <__libc_init_array>
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../RISCV/env_Eclipse/start.S:241


	/* argc = argv = 0 */
	li a0, 0
 800021c:	4501                	li	a0,0
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../RISCV/env_Eclipse/start.S:242
	li a1, 0
 800021e:	4581                	li	a1,0
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../RISCV/env_Eclipse/start.S:243
	call main
 8000220:	3e9000ef          	jal	ra,8000e08 <main>
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../RISCV/env_Eclipse/start.S:244
	tail exit
 8000224:	3170106f          	j	8001d3a <exit>
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../RISCV/env_Eclipse/start.S:247

1:
	j 1b
 8000228:	a001                	j	8000228 <_start0800+0xa6>

0800022a <disable_mcycle_minstret>:
disable_mcycle_minstret():
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../RISCV/env_Eclipse/start.S:251
	
	.global disable_mcycle_minstret
disable_mcycle_minstret:
        csrsi CSR_MCOUNTINHIBIT, 0x5
 800022a:	3202e073          	csrsi	mucounteren,5
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../RISCV/env_Eclipse/start.S:252
	ret
 800022e:	8082                	ret

08000230 <enable_mcycle_minstret>:
enable_mcycle_minstret():
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../RISCV/env_Eclipse/start.S:256

	.global enable_mcycle_minstret
enable_mcycle_minstret:
        csrci CSR_MCOUNTINHIBIT, 0x5
 8000230:	3202f073          	csrci	mucounteren,5
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../RISCV/env_Eclipse/start.S:257
	ret
 8000234:	8082                	ret
	...

Disassembly of section .text:

08000240 <__clz_tab-0xc0>:
 8000240:	000a                	c.slli	zero,0x2
 8000242:	0000                	unimp
 8000244:	500a                	0x500a
 8000246:	6f72                	flw	ft10,28(sp)
 8000248:	6d617267          	0x6d617267
 800024c:	6820                	flw	fs0,80(s0)
 800024e:	7361                	lui	t1,0xffff8
 8000250:	6520                	flw	fs0,72(a0)
 8000252:	6978                	flw	fa4,84(a0)
 8000254:	6574                	flw	fa3,76(a0)
 8000256:	2064                	fld	fs1,192(s0)
 8000258:	68746977          	0x68746977
 800025c:	6320                	flw	fs0,64(a4)
 800025e:	3a65646f          	jal	s0,8056604 <__fini_array_end+0x54660>
 8000262:	0000                	unimp
 8000264:	7830                	flw	fa2,112(s0)
 8000266:	0000                	unimp
 8000268:	6d6e                	flw	fs10,216(sp)
 800026a:	0a69                	addi	s4,s4,26
 800026c:	0000                	unimp
 800026e:	0000                	unimp
 8000270:	7274                	flw	fa3,100(a2)
 8000272:	7061                	c.lui	zero,0xffff8
 8000274:	000a                	c.slli	zero,0x2
 8000276:	0000                	unimp
 8000278:	0000                	unimp
 800027a:	0000                	unimp
 800027c:	4000                	lw	s0,0(s0)
 800027e:	0f7440af          	0xf7440af
 8000282:	0000                	unimp
 8000284:	0df8                	addi	a4,sp,732
 8000286:	0000                	unimp
 8000288:	0f08                	addi	a0,sp,912
 800028a:	0000                	unimp
 800028c:	0f10                	addi	a2,sp,912
 800028e:	0000                	unimp
 8000290:	0f08                	addi	a0,sp,912
 8000292:	0000                	unimp
 8000294:	0e28                	addi	a0,sp,792
 8000296:	0000                	unimp
 8000298:	0f08                	addi	a0,sp,912
 800029a:	0000                	unimp
 800029c:	0f10                	addi	a2,sp,912
 800029e:	0000                	unimp
 80002a0:	0df8                	addi	a4,sp,732
 80002a2:	0000                	unimp
 80002a4:	0df8                	addi	a4,sp,732
 80002a6:	0000                	unimp
 80002a8:	0e28                	addi	a0,sp,792
 80002aa:	0000                	unimp
 80002ac:	0f10                	addi	a2,sp,912
 80002ae:	0000                	unimp
 80002b0:	0f6a                	slli	t5,t5,0x1a
 80002b2:	0000                	unimp
 80002b4:	0f6a                	slli	t5,t5,0x1a
 80002b6:	0000                	unimp
 80002b8:	0f6a                	slli	t5,t5,0x1a
 80002ba:	0000                	unimp
 80002bc:	0e28                	addi	a0,sp,792
 80002be:	0000                	unimp
 80002c0:	1568                	addi	a0,sp,684
 80002c2:	0000                	unimp
 80002c4:	145e                	slli	s0,s0,0x37
 80002c6:	0000                	unimp
 80002c8:	145e                	slli	s0,s0,0x37
 80002ca:	0000                	unimp
 80002cc:	145c                	addi	a5,sp,548
 80002ce:	0000                	unimp
 80002d0:	1464                	addi	s1,sp,556
 80002d2:	0000                	unimp
 80002d4:	1464                	addi	s1,sp,556
 80002d6:	0000                	unimp
 80002d8:	142a                	slli	s0,s0,0x2a
 80002da:	0000                	unimp
 80002dc:	145c                	addi	a5,sp,548
 80002de:	0000                	unimp
 80002e0:	1464                	addi	s1,sp,556
 80002e2:	0000                	unimp
 80002e4:	142a                	slli	s0,s0,0x2a
 80002e6:	0000                	unimp
 80002e8:	1464                	addi	s1,sp,556
 80002ea:	0000                	unimp
 80002ec:	145c                	addi	a5,sp,548
 80002ee:	0000                	unimp
 80002f0:	1554                	addi	a3,sp,676
 80002f2:	0000                	unimp
 80002f4:	1554                	addi	a3,sp,676
 80002f6:	0000                	unimp
 80002f8:	1554                	addi	a3,sp,676
 80002fa:	0000                	unimp
 80002fc:	142a                	slli	s0,s0,0x2a
	...

08000300 <__clz_tab>:
 8000300:	0100 0202 0303 0303 0404 0404 0404 0404     ................
 8000310:	0505 0505 0505 0505 0505 0505 0505 0505     ................
 8000320:	0606 0606 0606 0606 0606 0606 0606 0606     ................
 8000330:	0606 0606 0606 0606 0606 0606 0606 0606     ................
 8000340:	0707 0707 0707 0707 0707 0707 0707 0707     ................
 8000350:	0707 0707 0707 0707 0707 0707 0707 0707     ................
 8000360:	0707 0707 0707 0707 0707 0707 0707 0707     ................
 8000370:	0707 0707 0707 0707 0707 0707 0707 0707     ................
 8000380:	0808 0808 0808 0808 0808 0808 0808 0808     ................
 8000390:	0808 0808 0808 0808 0808 0808 0808 0808     ................
 80003a0:	0808 0808 0808 0808 0808 0808 0808 0808     ................
 80003b0:	0808 0808 0808 0808 0808 0808 0808 0808     ................
 80003c0:	0808 0808 0808 0808 0808 0808 0808 0808     ................
 80003d0:	0808 0808 0808 0808 0808 0808 0808 0808     ................
 80003e0:	0808 0808 0808 0808 0808 0808 0808 0808     ................
 80003f0:	0808 0808 0808 0808 0808 0808 0808 0808     ................

08000400 <_exit>:
_exit():
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../RISCV/stubs/_exit.c:9

#include "stub.h"


void _exit(int code)
{
 8000400:	7139                	addi	sp,sp,-64
 8000402:	de06                	sw	ra,60(sp)
 8000404:	dc22                	sw	s0,56(sp)
 8000406:	0080                	addi	s0,sp,64
 8000408:	fca42623          	sw	a0,-52(s0)
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../RISCV/stubs/_exit.c:10
  const char message[] = "\nProgram has exited with code:";
 800040c:	080007b7          	lui	a5,0x8000
 8000410:	2447a883          	lw	a7,580(a5) # 8000244 <enable_mcycle_minstret+0x14>
 8000414:	24478713          	addi	a4,a5,580
 8000418:	00472803          	lw	a6,4(a4)
 800041c:	24478713          	addi	a4,a5,580
 8000420:	4708                	lw	a0,8(a4)
 8000422:	24478713          	addi	a4,a5,580
 8000426:	474c                	lw	a1,12(a4)
 8000428:	24478713          	addi	a4,a5,580
 800042c:	4b10                	lw	a2,16(a4)
 800042e:	24478713          	addi	a4,a5,580
 8000432:	4b54                	lw	a3,20(a4)
 8000434:	24478713          	addi	a4,a5,580
 8000438:	4f18                	lw	a4,24(a4)
 800043a:	fd142823          	sw	a7,-48(s0)
 800043e:	fd042a23          	sw	a6,-44(s0)
 8000442:	fca42c23          	sw	a0,-40(s0)
 8000446:	fcb42e23          	sw	a1,-36(s0)
 800044a:	fec42023          	sw	a2,-32(s0)
 800044e:	fed42223          	sw	a3,-28(s0)
 8000452:	fee42423          	sw	a4,-24(s0)
 8000456:	24478793          	addi	a5,a5,580
 800045a:	01c7d703          	lhu	a4,28(a5)
 800045e:	fee41623          	sh	a4,-20(s0)
 8000462:	01e7c783          	lbu	a5,30(a5)
 8000466:	fef40723          	sb	a5,-18(s0)
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../RISCV/stubs/_exit.c:12

  write(STDERR_FILENO, message, sizeof(message) - 1);
 800046a:	fd040793          	addi	a5,s0,-48
 800046e:	4679                	li	a2,30
 8000470:	85be                	mv	a1,a5
 8000472:	4509                	li	a0,2
 8000474:	19b010ef          	jal	ra,8001e0e <write>
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../RISCV/stubs/_exit.c:13
  write_hex(STDERR_FILENO, code);
 8000478:	fcc42783          	lw	a5,-52(s0)
 800047c:	85be                	mv	a1,a5
 800047e:	4509                	li	a0,2
 8000480:	20d1                	jal	8000544 <write_hex>
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../RISCV/stubs/_exit.c:14
  write(STDERR_FILENO, "\n", 1);
 8000482:	4605                	li	a2,1
 8000484:	080007b7          	lui	a5,0x8000
 8000488:	24078593          	addi	a1,a5,576 # 8000240 <enable_mcycle_minstret+0x10>
 800048c:	4509                	li	a0,2
 800048e:	181010ef          	jal	ra,8001e0e <write>
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../RISCV/stubs/_exit.c:16 (discriminator 1)

  for (;;);
 8000492:	a001                	j	8000492 <_exit+0x92>

08000494 <_write>:
_write():
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../RISCV/stubs/write.c:17

typedef unsigned int size_t;

extern int _put_char(int ch) __attribute__((weak));

ssize_t _write(int fd, const void* ptr, size_t len) {
 8000494:	7179                	addi	sp,sp,-48
 8000496:	d606                	sw	ra,44(sp)
 8000498:	d422                	sw	s0,40(sp)
 800049a:	1800                	addi	s0,sp,48
 800049c:	fca42e23          	sw	a0,-36(s0)
 80004a0:	fcb42c23          	sw	a1,-40(s0)
 80004a4:	fcc42a23          	sw	a2,-44(s0)
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../RISCV/stubs/write.c:18
	const uint8_t * current = (const uint8_t *) ptr;
 80004a8:	fd842783          	lw	a5,-40(s0)
 80004ac:	fef42423          	sw	a5,-24(s0)
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../RISCV/stubs/write.c:22

//	if (isatty(fd)) 
	{
		for (size_t jj = 0; jj < len; jj++) {
 80004b0:	fe042623          	sw	zero,-20(s0)
 80004b4:	a81d                	j	80004ea <_write+0x56>
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../RISCV/stubs/write.c:23
			_put_char(current[jj]);
 80004b6:	fe842703          	lw	a4,-24(s0)
 80004ba:	fec42783          	lw	a5,-20(s0)
 80004be:	97ba                	add	a5,a5,a4
 80004c0:	0007c783          	lbu	a5,0(a5)
 80004c4:	853e                	mv	a0,a5
 80004c6:	283d                	jal	8000504 <_put_char>
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../RISCV/stubs/write.c:25

			if (current[jj] == '\n') {
 80004c8:	fe842703          	lw	a4,-24(s0)
 80004cc:	fec42783          	lw	a5,-20(s0)
 80004d0:	97ba                	add	a5,a5,a4
 80004d2:	0007c703          	lbu	a4,0(a5)
 80004d6:	47a9                	li	a5,10
 80004d8:	00f71463          	bne	a4,a5,80004e0 <_write+0x4c>
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../RISCV/stubs/write.c:26
				_put_char('\r');
 80004dc:	4535                	li	a0,13
 80004de:	201d                	jal	8000504 <_put_char>
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../RISCV/stubs/write.c:22 (discriminator 2)
		for (size_t jj = 0; jj < len; jj++) {
 80004e0:	fec42783          	lw	a5,-20(s0)
 80004e4:	0785                	addi	a5,a5,1
 80004e6:	fef42623          	sw	a5,-20(s0)
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../RISCV/stubs/write.c:22 (discriminator 1)
 80004ea:	fec42703          	lw	a4,-20(s0)
 80004ee:	fd442783          	lw	a5,-44(s0)
 80004f2:	fcf762e3          	bltu	a4,a5,80004b6 <_write+0x22>
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../RISCV/stubs/write.c:29
			}
		}
		return len;
 80004f6:	fd442783          	lw	a5,-44(s0)
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../RISCV/stubs/write.c:33
	}

	return _stub(EBADF);
}
 80004fa:	853e                	mv	a0,a5
 80004fc:	50b2                	lw	ra,44(sp)
 80004fe:	5422                	lw	s0,40(sp)
 8000500:	6145                	addi	sp,sp,48
 8000502:	8082                	ret

08000504 <_put_char>:
_put_char():
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../RISCV/stubs/write.c:40
int puts(const char* string) {
	return _write(0, (const void *) string, strlen(string));
}

int _put_char(int ch)
{
 8000504:	1101                	addi	sp,sp,-32
 8000506:	ce06                	sw	ra,28(sp)
 8000508:	cc22                	sw	s0,24(sp)
 800050a:	1000                	addi	s0,sp,32
 800050c:	fea42623          	sw	a0,-20(s0)
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../RISCV/stubs/write.c:41
    usart_data_transmit(USART0, (uint8_t) ch );
 8000510:	fec42783          	lw	a5,-20(s0)
 8000514:	0ff7f793          	andi	a5,a5,255
 8000518:	85be                	mv	a1,a5
 800051a:	400147b7          	lui	a5,0x40014
 800051e:	80078513          	addi	a0,a5,-2048 # 40013800 <_sp+0x2000b800>
 8000522:	2d05                	jal	8000b52 <usart_data_transmit>
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../RISCV/stubs/write.c:42
    while (usart_flag_get(USART0, USART_FLAG_TBE)== RESET){
 8000524:	0001                	nop
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../RISCV/stubs/write.c:42 (discriminator 1)
 8000526:	459d                	li	a1,7
 8000528:	400147b7          	lui	a5,0x40014
 800052c:	80078513          	addi	a0,a5,-2048 # 40013800 <_sp+0x2000b800>
 8000530:	25a9                	jal	8000b7a <usart_flag_get>
 8000532:	87aa                	mv	a5,a0
 8000534:	dbed                	beqz	a5,8000526 <_put_char+0x22>
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../RISCV/stubs/write.c:45
    }

    return ch;
 8000536:	fec42783          	lw	a5,-20(s0)
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../RISCV/stubs/write.c:46
}
 800053a:	853e                	mv	a0,a5
 800053c:	40f2                	lw	ra,28(sp)
 800053e:	4462                	lw	s0,24(sp)
 8000540:	6105                	addi	sp,sp,32
 8000542:	8082                	ret

08000544 <write_hex>:
write_hex():
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../RISCV/stubs/write_hex.c:7

#include <stdint.h>
#include <unistd.h>

void write_hex(int fd, unsigned long int hex)
{
 8000544:	7179                	addi	sp,sp,-48
 8000546:	d606                	sw	ra,44(sp)
 8000548:	d422                	sw	s0,40(sp)
 800054a:	1800                	addi	s0,sp,48
 800054c:	fca42e23          	sw	a0,-36(s0)
 8000550:	fcb42c23          	sw	a1,-40(s0)
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../RISCV/stubs/write_hex.c:11
  uint8_t ii;
  uint8_t jj;
  char towrite;
  write(fd , "0x", 2);
 8000554:	4609                	li	a2,2
 8000556:	080007b7          	lui	a5,0x8000
 800055a:	26478593          	addi	a1,a5,612 # 8000264 <enable_mcycle_minstret+0x34>
 800055e:	fdc42503          	lw	a0,-36(s0)
 8000562:	0ad010ef          	jal	ra,8001e0e <write>
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../RISCV/stubs/write_hex.c:12
  for (ii = sizeof(unsigned long int) * 2 ; ii > 0; ii--) {
 8000566:	47a1                	li	a5,8
 8000568:	fef407a3          	sb	a5,-17(s0)
 800056c:	a8a5                	j	80005e4 <write_hex+0xa0>
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../RISCV/stubs/write_hex.c:13
    jj = ii - 1;
 800056e:	fef44783          	lbu	a5,-17(s0)
 8000572:	17fd                	addi	a5,a5,-1
 8000574:	fef40723          	sb	a5,-18(s0)
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../RISCV/stubs/write_hex.c:14
    uint8_t digit = ((hex & (0xF << (jj*4))) >> (jj*4));
 8000578:	fee44783          	lbu	a5,-18(s0)
 800057c:	078a                	slli	a5,a5,0x2
 800057e:	473d                	li	a4,15
 8000580:	00f717b3          	sll	a5,a4,a5
 8000584:	873e                	mv	a4,a5
 8000586:	fd842783          	lw	a5,-40(s0)
 800058a:	8f7d                	and	a4,a4,a5
 800058c:	fee44783          	lbu	a5,-18(s0)
 8000590:	078a                	slli	a5,a5,0x2
 8000592:	00f757b3          	srl	a5,a4,a5
 8000596:	fef406a3          	sb	a5,-19(s0)
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../RISCV/stubs/write_hex.c:15
    towrite = digit < 0xA ? ('0' + digit) : ('A' +  (digit - 0xA));
 800059a:	fed44703          	lbu	a4,-19(s0)
 800059e:	47a5                	li	a5,9
 80005a0:	00e7eb63          	bltu	a5,a4,80005b6 <write_hex+0x72>
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../RISCV/stubs/write_hex.c:15 (discriminator 1)
 80005a4:	fed44783          	lbu	a5,-19(s0)
 80005a8:	03078793          	addi	a5,a5,48
 80005ac:	0ff7f793          	andi	a5,a5,255
 80005b0:	07e2                	slli	a5,a5,0x18
 80005b2:	87e1                	srai	a5,a5,0x18
 80005b4:	a809                	j	80005c6 <write_hex+0x82>
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../RISCV/stubs/write_hex.c:15 (discriminator 2)
 80005b6:	fed44783          	lbu	a5,-19(s0)
 80005ba:	03778793          	addi	a5,a5,55
 80005be:	0ff7f793          	andi	a5,a5,255
 80005c2:	07e2                	slli	a5,a5,0x18
 80005c4:	87e1                	srai	a5,a5,0x18
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../RISCV/stubs/write_hex.c:15 (discriminator 4)
 80005c6:	fef40623          	sb	a5,-20(s0)
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../RISCV/stubs/write_hex.c:16 (discriminator 4)
    write(fd, &towrite, 1);
 80005ca:	fec40793          	addi	a5,s0,-20
 80005ce:	4605                	li	a2,1
 80005d0:	85be                	mv	a1,a5
 80005d2:	fdc42503          	lw	a0,-36(s0)
 80005d6:	039010ef          	jal	ra,8001e0e <write>
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../RISCV/stubs/write_hex.c:12 (discriminator 4)
  for (ii = sizeof(unsigned long int) * 2 ; ii > 0; ii--) {
 80005da:	fef44783          	lbu	a5,-17(s0)
 80005de:	17fd                	addi	a5,a5,-1
 80005e0:	fef407a3          	sb	a5,-17(s0)
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../RISCV/stubs/write_hex.c:12 (discriminator 2)
 80005e4:	fef44783          	lbu	a5,-17(s0)
 80005e8:	f3d9                	bnez	a5,800056e <write_hex+0x2a>
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../RISCV/stubs/write_hex.c:18
  }
}
 80005ea:	0001                	nop
 80005ec:	50b2                	lw	ra,44(sp)
 80005ee:	5422                	lw	s0,40(sp)
 80005f0:	6145                	addi	sp,sp,48
 80005f2:	8082                	ret
	...

08000600 <trap_entry>:
trap_entry():
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../RISCV/env_Eclipse/entry.S:218
trap_entry:
  // Allocate the stack space
 // addi sp, sp, -19*REGBYTES

  // Save the caller saving registers (context)
  SAVE_CONTEXT
 8000600:	715d                	addi	sp,sp,-80
 8000602:	c006                	sw	ra,0(sp)
 8000604:	c212                	sw	tp,4(sp)
 8000606:	c416                	sw	t0,8(sp)
 8000608:	c61a                	sw	t1,12(sp)
 800060a:	c81e                	sw	t2,16(sp)
 800060c:	ca2a                	sw	a0,20(sp)
 800060e:	cc2e                	sw	a1,24(sp)
 8000610:	ce32                	sw	a2,28(sp)
 8000612:	d036                	sw	a3,32(sp)
 8000614:	d23a                	sw	a4,36(sp)
 8000616:	d43e                	sw	a5,40(sp)
 8000618:	d642                	sw	a6,44(sp)
 800061a:	d846                	sw	a7,48(sp)
 800061c:	da72                	sw	t3,52(sp)
 800061e:	dc76                	sw	t4,56(sp)
 8000620:	de7a                	sw	t5,60(sp)
 8000622:	c0fe                	sw	t6,64(sp)
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../RISCV/env_Eclipse/entry.S:220
  // Save the MEPC/Mstatus/Msubm reg
  SAVE_EPC_STATUS
 8000624:	341022f3          	csrr	t0,mepc
 8000628:	c096                	sw	t0,64(sp)
 800062a:	300022f3          	csrr	t0,mstatus
 800062e:	c296                	sw	t0,68(sp)
 8000630:	7c4022f3          	csrr	t0,0x7c4
 8000634:	c496                	sw	t0,72(sp)
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../RISCV/env_Eclipse/entry.S:223

     // Set the function argument
  csrr a0, mcause
 8000636:	34202573          	csrr	a0,mcause
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../RISCV/env_Eclipse/entry.S:224
  mv a1, sp
 800063a:	858a                	mv	a1,sp
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../RISCV/env_Eclipse/entry.S:226
     // Call the function
  call handle_trap
 800063c:	20f9                	jal	800070a <handle_trap>
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../RISCV/env_Eclipse/entry.S:229

  // Restore the MEPC/Mstatus/Msubm reg
  RESTORE_EPC_STATUS
 800063e:	4286                	lw	t0,64(sp)
 8000640:	34129073          	csrw	mepc,t0
 8000644:	4296                	lw	t0,68(sp)
 8000646:	30029073          	csrw	mstatus,t0
 800064a:	42a6                	lw	t0,72(sp)
 800064c:	7c429073          	csrw	0x7c4,t0
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../RISCV/env_Eclipse/entry.S:231
  // Restore the caller saving registers (context)
  RESTORE_CONTEXT
 8000650:	4082                	lw	ra,0(sp)
 8000652:	4212                	lw	tp,4(sp)
 8000654:	42a2                	lw	t0,8(sp)
 8000656:	4332                	lw	t1,12(sp)
 8000658:	43c2                	lw	t2,16(sp)
 800065a:	4552                	lw	a0,20(sp)
 800065c:	45e2                	lw	a1,24(sp)
 800065e:	4672                	lw	a2,28(sp)
 8000660:	5682                	lw	a3,32(sp)
 8000662:	5712                	lw	a4,36(sp)
 8000664:	57a2                	lw	a5,40(sp)
 8000666:	5832                	lw	a6,44(sp)
 8000668:	58c2                	lw	a7,48(sp)
 800066a:	5e52                	lw	t3,52(sp)
 800066c:	5ee2                	lw	t4,56(sp)
 800066e:	5f72                	lw	t5,60(sp)
 8000670:	4f86                	lw	t6,64(sp)
 8000672:	6161                	addi	sp,sp,80
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../RISCV/env_Eclipse/entry.S:236

  // De-allocate the stack space
 // addi sp, sp, 19*REGBYTES
  // Return to regular code
  mret
 8000674:	30200073          	mret
 8000678:	0000                	unimp
	...

0800067c <irq_entry>:
irq_entry():
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../RISCV/env_Eclipse/entry.S:251
.weak irq_entry
irq_entry: // -------------> This label will be set to MTVT2 register
  // Allocate the stack space
  

  SAVE_CONTEXT// Save 16 regs
 800067c:	715d                	addi	sp,sp,-80
 800067e:	c006                	sw	ra,0(sp)
 8000680:	c212                	sw	tp,4(sp)
 8000682:	c416                	sw	t0,8(sp)
 8000684:	c61a                	sw	t1,12(sp)
 8000686:	c81e                	sw	t2,16(sp)
 8000688:	ca2a                	sw	a0,20(sp)
 800068a:	cc2e                	sw	a1,24(sp)
 800068c:	ce32                	sw	a2,28(sp)
 800068e:	d036                	sw	a3,32(sp)
 8000690:	d23a                	sw	a4,36(sp)
 8000692:	d43e                	sw	a5,40(sp)
 8000694:	d642                	sw	a6,44(sp)
 8000696:	d846                	sw	a7,48(sp)
 8000698:	da72                	sw	t3,52(sp)
 800069a:	dc76                	sw	t4,56(sp)
 800069c:	de7a                	sw	t5,60(sp)
 800069e:	c0fe                	sw	t6,64(sp)
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../RISCV/env_Eclipse/entry.S:254

  //------This special CSR read operation, which is actually use mcause as operand to directly store it to memory
  csrrwi  x0, CSR_PUSHMCAUSE, 17
 80006a0:	7ee8d073          	csrwi	0x7ee,17
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../RISCV/env_Eclipse/entry.S:256
  //------This special CSR read operation, which is actually use mepc as operand to directly store it to memory
  csrrwi  x0, CSR_PUSHMEPC, 18
 80006a4:	7ef95073          	csrwi	0x7ef,18
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../RISCV/env_Eclipse/entry.S:258
  //------This special CSR read operation, which is actually use Msubm as operand to directly store it to memory
  csrrwi  x0, CSR_PUSHMSUBM, 19
 80006a8:	7eb9d073          	csrwi	0x7eb,19

080006ac <service_loop>:
service_loop():
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../RISCV/env_Eclipse/entry.S:264
 
service_loop:
  //------This special CSR read/write operation, which is actually Claim the CLIC to find its pending highest
  // ID, if the ID is not 0, then automatically enable the mstatus.MIE, and jump to its vector-entry-label, and
  // update the link register 
  csrrw ra, CSR_JALMNXTI, ra 
 80006ac:	7ed090f3          	csrrw	ra,0x7ed,ra
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../RISCV/env_Eclipse/entry.S:269
  
  //RESTORE_CONTEXT_EXCPT_X5

  #---- Critical section with interrupts disabled -----------------------
  DISABLE_MIE # Disable interrupts 
 80006b0:	30047073          	csrci	mstatus,8
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../RISCV/env_Eclipse/entry.S:271

  LOAD x5,  19*REGBYTES(sp)
 80006b4:	42b6                	lw	t0,76(sp)
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../RISCV/env_Eclipse/entry.S:272
  csrw CSR_MSUBM, x5  
 80006b6:	7c429073          	csrw	0x7c4,t0
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../RISCV/env_Eclipse/entry.S:273
  LOAD x5,  18*REGBYTES(sp)
 80006ba:	42a6                	lw	t0,72(sp)
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../RISCV/env_Eclipse/entry.S:274
  csrw CSR_MEPC, x5  
 80006bc:	34129073          	csrw	mepc,t0
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../RISCV/env_Eclipse/entry.S:275
  LOAD x5,  17*REGBYTES(sp)
 80006c0:	4296                	lw	t0,68(sp)
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../RISCV/env_Eclipse/entry.S:276
  csrw CSR_MCAUSE, x5  
 80006c2:	34229073          	csrw	mcause,t0
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../RISCV/env_Eclipse/entry.S:279


  RESTORE_CONTEXT
 80006c6:	4082                	lw	ra,0(sp)
 80006c8:	4212                	lw	tp,4(sp)
 80006ca:	42a2                	lw	t0,8(sp)
 80006cc:	4332                	lw	t1,12(sp)
 80006ce:	43c2                	lw	t2,16(sp)
 80006d0:	4552                	lw	a0,20(sp)
 80006d2:	45e2                	lw	a1,24(sp)
 80006d4:	4672                	lw	a2,28(sp)
 80006d6:	5682                	lw	a3,32(sp)
 80006d8:	5712                	lw	a4,36(sp)
 80006da:	57a2                	lw	a5,40(sp)
 80006dc:	5832                	lw	a6,44(sp)
 80006de:	58c2                	lw	a7,48(sp)
 80006e0:	5e52                	lw	t3,52(sp)
 80006e2:	5ee2                	lw	t4,56(sp)
 80006e4:	5f72                	lw	t5,60(sp)
 80006e6:	4f86                	lw	t6,64(sp)
 80006e8:	6161                	addi	sp,sp,80
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../RISCV/env_Eclipse/entry.S:283

  
  // Return to regular code
  mret
 80006ea:	30200073          	mret

080006ee <handle_nmi>:
handle_nmi():
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../RISCV/env_Eclipse/handlers.c:9
#include <unistd.h>
#include "riscv_encoding.h"
#include "n200_func.h"

__attribute__((weak)) uintptr_t handle_nmi()
{
 80006ee:	1141                	addi	sp,sp,-16
 80006f0:	c606                	sw	ra,12(sp)
 80006f2:	c422                	sw	s0,8(sp)
 80006f4:	0800                	addi	s0,sp,16
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../RISCV/env_Eclipse/handlers.c:10
  write(1, "nmi\n", 5);
 80006f6:	4615                	li	a2,5
 80006f8:	080007b7          	lui	a5,0x8000
 80006fc:	26878593          	addi	a1,a5,616 # 8000268 <enable_mcycle_minstret+0x38>
 8000700:	4505                	li	a0,1
 8000702:	70c010ef          	jal	ra,8001e0e <write>
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../RISCV/env_Eclipse/handlers.c:11
  _exit(1);
 8000706:	4505                	li	a0,1
 8000708:	39e5                	jal	8000400 <_exit>

0800070a <handle_trap>:
handle_trap():
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../RISCV/env_Eclipse/handlers.c:17
  return 0;
}


__attribute__((weak)) uintptr_t handle_trap(uintptr_t mcause, uintptr_t sp)
{
 800070a:	1101                	addi	sp,sp,-32
 800070c:	ce06                	sw	ra,28(sp)
 800070e:	cc22                	sw	s0,24(sp)
 8000710:	1000                	addi	s0,sp,32
 8000712:	fea42623          	sw	a0,-20(s0)
 8000716:	feb42423          	sw	a1,-24(s0)
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../RISCV/env_Eclipse/handlers.c:18
  if(mcause == 0xFFF) {
 800071a:	fec42703          	lw	a4,-20(s0)
 800071e:	6785                	lui	a5,0x1
 8000720:	17fd                	addi	a5,a5,-1
 8000722:	00f71363          	bne	a4,a5,8000728 <handle_trap+0x1e>
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../RISCV/env_Eclipse/handlers.c:19
      handle_nmi();
 8000726:	37e1                	jal	80006ee <handle_nmi>
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../RISCV/env_Eclipse/handlers.c:21
  }
  write(1, "trap\n", 5);
 8000728:	4615                	li	a2,5
 800072a:	080007b7          	lui	a5,0x8000
 800072e:	27078593          	addi	a1,a5,624 # 8000270 <enable_mcycle_minstret+0x40>
 8000732:	4505                	li	a0,1
 8000734:	6da010ef          	jal	ra,8001e0e <write>
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../RISCV/env_Eclipse/handlers.c:25
  //printf("In trap handler, the mcause is %d\n", mcause);
  //printf("In trap handler, the mepc is 0x%x\n", read_csr(mepc));
  //printf("In trap handler, the mtval is 0x%x\n", read_csr(mbadaddr));
  _exit(mcause);
 8000738:	fec42783          	lw	a5,-20(s0)
 800073c:	853e                	mv	a0,a5
 800073e:	31c9                	jal	8000400 <_exit>

08000740 <_init>:
_init():
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../RISCV/env_Eclipse/init.c:11
#include "riscv_encoding.h"
#include "n200_func.h"

extern uint32_t disable_mcycle_minstret();
void _init()
{
 8000740:	1141                	addi	sp,sp,-16
 8000742:	c606                	sw	ra,12(sp)
 8000744:	c422                	sw	s0,8(sp)
 8000746:	0800                	addi	s0,sp,16
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../RISCV/env_Eclipse/init.c:12
	SystemInit();
 8000748:	2149                	jal	8000bca <SystemInit>
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../RISCV/env_Eclipse/init.c:15

	//ECLIC init
	eclic_init(ECLIC_NUM_INTERRUPTS);
 800074a:	05700513          	li	a0,87
 800074e:	285d                	jal	8000804 <eclic_init>
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../RISCV/env_Eclipse/init.c:16
	eclic_mode_enable();
 8000750:	2a21                	jal	8000868 <eclic_mode_enable>
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../RISCV/env_Eclipse/init.c:29
	//pmp_open_all_space();
	//switch_m2u_mode();
	
    /* Before enter into main, add the cycle/instret disable by default to save power,
    only use them when needed to measure the cycle/instret */
	disable_mcycle_minstret();
 8000752:	3ce1                	jal	800022a <disable_mcycle_minstret>
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../RISCV/env_Eclipse/init.c:30
}
 8000754:	0001                	nop
 8000756:	40b2                	lw	ra,12(sp)
 8000758:	4422                	lw	s0,8(sp)
 800075a:	0141                	addi	sp,sp,16
 800075c:	8082                	ret

0800075e <_fini>:
_fini():
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../RISCV/env_Eclipse/init.c:33

void _fini()
{
 800075e:	1141                	addi	sp,sp,-16
 8000760:	c622                	sw	s0,12(sp)
 8000762:	0800                	addi	s0,sp,16
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../RISCV/env_Eclipse/init.c:34
}
 8000764:	0001                	nop
 8000766:	4432                	lw	s0,12(sp)
 8000768:	0141                	addi	sp,sp,16
 800076a:	8082                	ret

0800076c <mtime_lo>:
mtime_lo():
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../RISCV/drivers/n200_func.c:32
    asm volatile ("mret":::);
    asm volatile ("1:":::);
} 

uint32_t mtime_lo(void)
{
 800076c:	1141                	addi	sp,sp,-16
 800076e:	c622                	sw	s0,12(sp)
 8000770:	0800                	addi	s0,sp,16
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../RISCV/drivers/n200_func.c:33
  return *(volatile uint32_t *)(TIMER_CTRL_ADDR + TIMER_MTIME);
 8000772:	d10007b7          	lui	a5,0xd1000
 8000776:	439c                	lw	a5,0(a5)
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../RISCV/drivers/n200_func.c:34
}
 8000778:	853e                	mv	a0,a5
 800077a:	4432                	lw	s0,12(sp)
 800077c:	0141                	addi	sp,sp,16
 800077e:	8082                	ret

08000780 <mtime_hi>:
mtime_hi():
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../RISCV/drivers/n200_func.c:38


uint32_t mtime_hi(void)
{
 8000780:	1141                	addi	sp,sp,-16
 8000782:	c622                	sw	s0,12(sp)
 8000784:	0800                	addi	s0,sp,16
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../RISCV/drivers/n200_func.c:39
  return *(volatile uint32_t *)(TIMER_CTRL_ADDR + TIMER_MTIME + 4);
 8000786:	d10007b7          	lui	a5,0xd1000
 800078a:	0791                	addi	a5,a5,4
 800078c:	439c                	lw	a5,0(a5)
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../RISCV/drivers/n200_func.c:40
}
 800078e:	853e                	mv	a0,a5
 8000790:	4432                	lw	s0,12(sp)
 8000792:	0141                	addi	sp,sp,16
 8000794:	8082                	ret

08000796 <get_timer_value>:
get_timer_value():
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../RISCV/drivers/n200_func.c:43

uint64_t get_timer_value()
{
 8000796:	7139                	addi	sp,sp,-64
 8000798:	de06                	sw	ra,60(sp)
 800079a:	dc22                	sw	s0,56(sp)
 800079c:	da4a                	sw	s2,52(sp)
 800079e:	d84e                	sw	s3,48(sp)
 80007a0:	d652                	sw	s4,44(sp)
 80007a2:	d456                	sw	s5,40(sp)
 80007a4:	d25a                	sw	s6,36(sp)
 80007a6:	d05e                	sw	s7,32(sp)
 80007a8:	ce62                	sw	s8,28(sp)
 80007aa:	cc66                	sw	s9,24(sp)
 80007ac:	0080                	addi	s0,sp,64
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../RISCV/drivers/n200_func.c:45
  while (1) {
    uint32_t hi = mtime_hi();
 80007ae:	3fc9                	jal	8000780 <mtime_hi>
 80007b0:	fca42623          	sw	a0,-52(s0)
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../RISCV/drivers/n200_func.c:46
    uint32_t lo = mtime_lo();
 80007b4:	3f65                	jal	800076c <mtime_lo>
 80007b6:	fca42423          	sw	a0,-56(s0)
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../RISCV/drivers/n200_func.c:47
    if (hi == mtime_hi())
 80007ba:	37d9                	jal	8000780 <mtime_hi>
 80007bc:	872a                	mv	a4,a0
 80007be:	fcc42783          	lw	a5,-52(s0)
 80007c2:	fee796e3          	bne	a5,a4,80007ae <get_timer_value+0x18>
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../RISCV/drivers/n200_func.c:48
      return ((uint64_t)hi << 32) | lo;
 80007c6:	fcc42783          	lw	a5,-52(s0)
 80007ca:	8c3e                	mv	s8,a5
 80007cc:	4c81                	li	s9,0
 80007ce:	000c1993          	slli	s3,s8,0x0
 80007d2:	4901                	li	s2,0
 80007d4:	fc842783          	lw	a5,-56(s0)
 80007d8:	8a3e                	mv	s4,a5
 80007da:	4a81                	li	s5,0
 80007dc:	01496b33          	or	s6,s2,s4
 80007e0:	0159ebb3          	or	s7,s3,s5
 80007e4:	87da                	mv	a5,s6
 80007e6:	885e                	mv	a6,s7
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../RISCV/drivers/n200_func.c:50
  }
}
 80007e8:	853e                	mv	a0,a5
 80007ea:	85c2                	mv	a1,a6
 80007ec:	50f2                	lw	ra,60(sp)
 80007ee:	5462                	lw	s0,56(sp)
 80007f0:	5952                	lw	s2,52(sp)
 80007f2:	59c2                	lw	s3,48(sp)
 80007f4:	5a32                	lw	s4,44(sp)
 80007f6:	5aa2                	lw	s5,40(sp)
 80007f8:	5b12                	lw	s6,36(sp)
 80007fa:	5b82                	lw	s7,32(sp)
 80007fc:	4c72                	lw	s8,28(sp)
 80007fe:	4ce2                	lw	s9,24(sp)
 8000800:	6121                	addi	sp,sp,64
 8000802:	8082                	ret

08000804 <eclic_init>:
eclic_init():
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../RISCV/drivers/n200_func.c:121



  
void eclic_init ( uint32_t num_irq )
{
 8000804:	7179                	addi	sp,sp,-48
 8000806:	d622                	sw	s0,44(sp)
 8000808:	1800                	addi	s0,sp,48
 800080a:	fca42e23          	sw	a0,-36(s0)
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../RISCV/drivers/n200_func.c:126

  typedef volatile uint32_t vuint32_t;

  //clear cfg register 
  *(volatile uint8_t*)(ECLIC_ADDR_BASE+ECLIC_CFG_OFFSET)=0;
 800080e:	d20007b7          	lui	a5,0xd2000
 8000812:	00078023          	sb	zero,0(a5) # d2000000 <_sp+0xb1ff8000>
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../RISCV/drivers/n200_func.c:129

  //clear minthresh register 
  *(volatile uint8_t*)(ECLIC_ADDR_BASE+ECLIC_MTH_OFFSET)=0;
 8000816:	d20007b7          	lui	a5,0xd2000
 800081a:	07ad                	addi	a5,a5,11
 800081c:	00078023          	sb	zero,0(a5) # d2000000 <_sp+0xb1ff8000>
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../RISCV/drivers/n200_func.c:134

  //clear all IP/IE/ATTR/CTRL bits for all interrupt sources
  vuint32_t * ptr;

  vuint32_t * base = (vuint32_t*)(ECLIC_ADDR_BASE + ECLIC_INT_IP_OFFSET);
 8000820:	d20017b7          	lui	a5,0xd2001
 8000824:	fef42423          	sw	a5,-24(s0)
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../RISCV/drivers/n200_func.c:135
  vuint32_t * upper = (vuint32_t*)(base + num_irq*4);
 8000828:	fdc42783          	lw	a5,-36(s0)
 800082c:	0792                	slli	a5,a5,0x4
 800082e:	fe842703          	lw	a4,-24(s0)
 8000832:	97ba                	add	a5,a5,a4
 8000834:	fef42223          	sw	a5,-28(s0)
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../RISCV/drivers/n200_func.c:137

  for (ptr = base; ptr < upper; ptr=ptr+4){
 8000838:	fe842783          	lw	a5,-24(s0)
 800083c:	fef42623          	sw	a5,-20(s0)
 8000840:	a811                	j	8000854 <eclic_init+0x50>
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../RISCV/drivers/n200_func.c:138 (discriminator 3)
    *ptr = 0;
 8000842:	fec42783          	lw	a5,-20(s0)
 8000846:	0007a023          	sw	zero,0(a5) # d2001000 <_sp+0xb1ff9000>
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../RISCV/drivers/n200_func.c:137 (discriminator 3)
  for (ptr = base; ptr < upper; ptr=ptr+4){
 800084a:	fec42783          	lw	a5,-20(s0)
 800084e:	07c1                	addi	a5,a5,16
 8000850:	fef42623          	sw	a5,-20(s0)
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../RISCV/drivers/n200_func.c:137 (discriminator 1)
 8000854:	fec42703          	lw	a4,-20(s0)
 8000858:	fe442783          	lw	a5,-28(s0)
 800085c:	fef763e3          	bltu	a4,a5,8000842 <eclic_init+0x3e>
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../RISCV/drivers/n200_func.c:140
  }
}
 8000860:	0001                	nop
 8000862:	5432                	lw	s0,44(sp)
 8000864:	6145                	addi	sp,sp,48
 8000866:	8082                	ret

08000868 <eclic_mode_enable>:
eclic_mode_enable():
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../RISCV/drivers/n200_func.c:332
	uint8_t priority = intctrl >> (nlbits+(8 - ECLICINTCTLBITS));

	return priority;
}

void eclic_mode_enable() {
 8000868:	1101                	addi	sp,sp,-32
 800086a:	ce22                	sw	s0,28(sp)
 800086c:	1000                	addi	s0,sp,32
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../RISCV/drivers/n200_func.c:333
  uint32_t mtvec_value = read_csr(mtvec);
 800086e:	305027f3          	csrr	a5,mtvec
 8000872:	fef42623          	sw	a5,-20(s0)
 8000876:	fec42783          	lw	a5,-20(s0)
 800087a:	fef42423          	sw	a5,-24(s0)
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../RISCV/drivers/n200_func.c:334
  mtvec_value = mtvec_value & 0xFFFFFFC0;
 800087e:	fe842783          	lw	a5,-24(s0)
 8000882:	fc07f793          	andi	a5,a5,-64
 8000886:	fef42423          	sw	a5,-24(s0)
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../RISCV/drivers/n200_func.c:335
  mtvec_value = mtvec_value | 0x00000003;
 800088a:	fe842783          	lw	a5,-24(s0)
 800088e:	0037e793          	ori	a5,a5,3
 8000892:	fef42423          	sw	a5,-24(s0)
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../RISCV/drivers/n200_func.c:336
  write_csr(mtvec,mtvec_value);
 8000896:	fe842783          	lw	a5,-24(s0)
 800089a:	30579073          	csrw	mtvec,a5
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../RISCV/drivers/n200_func.c:337
}
 800089e:	0001                	nop
 80008a0:	4472                	lw	s0,28(sp)
 80008a2:	6105                	addi	sp,sp,32
 80008a4:	8082                	ret

080008a6 <gpio_init>:
gpio_init():
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../Peripherals/Source/gd32vf103_gpio.c:125
    \param[out] none
    \retval     none
*/
void gpio_init(uint32_t gpio_periph, uint32_t mode, uint32_t speed,
        uint32_t pin)
{
 80008a6:	7179                	addi	sp,sp,-48
 80008a8:	d622                	sw	s0,44(sp)
 80008aa:	1800                	addi	s0,sp,48
 80008ac:	fca42e23          	sw	a0,-36(s0)
 80008b0:	fcb42c23          	sw	a1,-40(s0)
 80008b4:	fcc42a23          	sw	a2,-44(s0)
 80008b8:	fcd42823          	sw	a3,-48(s0)
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../Peripherals/Source/gd32vf103_gpio.c:127
    uint16_t i;
    uint32_t temp_mode = 0U;
 80008bc:	fe042423          	sw	zero,-24(s0)
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../Peripherals/Source/gd32vf103_gpio.c:128
    uint32_t reg = 0U;
 80008c0:	fe042223          	sw	zero,-28(s0)
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../Peripherals/Source/gd32vf103_gpio.c:131

    /* GPIO mode configuration */
    temp_mode = (uint32_t) (mode & ((uint32_t) 0x0FU));
 80008c4:	fd842783          	lw	a5,-40(s0)
 80008c8:	8bbd                	andi	a5,a5,15
 80008ca:	fef42423          	sw	a5,-24(s0)
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../Peripherals/Source/gd32vf103_gpio.c:134

    /* GPIO speed configuration */
    if (((uint32_t) 0x00U) != ((uint32_t) mode & ((uint32_t) 0x10U))) {
 80008ce:	fd842783          	lw	a5,-40(s0)
 80008d2:	8bc1                	andi	a5,a5,16
 80008d4:	cb81                	beqz	a5,80008e4 <gpio_init+0x3e>
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../Peripherals/Source/gd32vf103_gpio.c:136
        /* output mode max speed:10MHz,2MHz,50MHz */
        temp_mode |= (uint32_t) speed;
 80008d6:	fe842703          	lw	a4,-24(s0)
 80008da:	fd442783          	lw	a5,-44(s0)
 80008de:	8fd9                	or	a5,a5,a4
 80008e0:	fef42423          	sw	a5,-24(s0)
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../Peripherals/Source/gd32vf103_gpio.c:140
    }

    /* configure the eight low port pins with GPIO_CTL0 */
    for (i = 0U; i < 8U; i++) {
 80008e4:	fe041723          	sh	zero,-18(s0)
 80008e8:	a84d                	j	800099a <gpio_init+0xf4>
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../Peripherals/Source/gd32vf103_gpio.c:141
        if ((1U << i) & pin) {
 80008ea:	fee45783          	lhu	a5,-18(s0)
 80008ee:	4705                	li	a4,1
 80008f0:	00f71733          	sll	a4,a4,a5
 80008f4:	fd042783          	lw	a5,-48(s0)
 80008f8:	8ff9                	and	a5,a5,a4
 80008fa:	cbd9                	beqz	a5,8000990 <gpio_init+0xea>
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../Peripherals/Source/gd32vf103_gpio.c:142
            reg = GPIO_CTL0(gpio_periph);
 80008fc:	fdc42783          	lw	a5,-36(s0)
 8000900:	439c                	lw	a5,0(a5)
 8000902:	fef42223          	sw	a5,-28(s0)
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../Peripherals/Source/gd32vf103_gpio.c:145

            /* clear the specified pin mode bits */
            reg &= ~GPIO_MODE_MASK(i);
 8000906:	fee45783          	lhu	a5,-18(s0)
 800090a:	078a                	slli	a5,a5,0x2
 800090c:	473d                	li	a4,15
 800090e:	00f717b3          	sll	a5,a4,a5
 8000912:	fff7c793          	not	a5,a5
 8000916:	fe442703          	lw	a4,-28(s0)
 800091a:	8ff9                	and	a5,a5,a4
 800091c:	fef42223          	sw	a5,-28(s0)
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../Peripherals/Source/gd32vf103_gpio.c:147
            /* set the specified pin mode bits */
            reg |= GPIO_MODE_SET(i, temp_mode);
 8000920:	fee45783          	lhu	a5,-18(s0)
 8000924:	078a                	slli	a5,a5,0x2
 8000926:	fe842703          	lw	a4,-24(s0)
 800092a:	00f717b3          	sll	a5,a4,a5
 800092e:	fe442703          	lw	a4,-28(s0)
 8000932:	8fd9                	or	a5,a5,a4
 8000934:	fef42223          	sw	a5,-28(s0)
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../Peripherals/Source/gd32vf103_gpio.c:150

            /* set IPD or IPU */
            if (GPIO_MODE_IPD == mode) {
 8000938:	fd842703          	lw	a4,-40(s0)
 800093c:	02800793          	li	a5,40
 8000940:	02f71063          	bne	a4,a5,8000960 <gpio_init+0xba>
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../Peripherals/Source/gd32vf103_gpio.c:152
                /* reset the corresponding OCTL bit */
                GPIO_BC(gpio_periph) = (uint32_t) ((1U << i) & pin);
 8000944:	fee45783          	lhu	a5,-18(s0)
 8000948:	4705                	li	a4,1
 800094a:	00f71733          	sll	a4,a4,a5
 800094e:	fdc42783          	lw	a5,-36(s0)
 8000952:	07d1                	addi	a5,a5,20
 8000954:	86be                	mv	a3,a5
 8000956:	fd042783          	lw	a5,-48(s0)
 800095a:	8ff9                	and	a5,a5,a4
 800095c:	c29c                	sw	a5,0(a3)
 800095e:	a025                	j	8000986 <gpio_init+0xe0>
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../Peripherals/Source/gd32vf103_gpio.c:155
            } else {
                /* set the corresponding OCTL bit */
                if (GPIO_MODE_IPU == mode) {
 8000960:	fd842703          	lw	a4,-40(s0)
 8000964:	04800793          	li	a5,72
 8000968:	00f71f63          	bne	a4,a5,8000986 <gpio_init+0xe0>
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../Peripherals/Source/gd32vf103_gpio.c:156
                    GPIO_BOP(gpio_periph) = (uint32_t) ((1U << i) & pin);
 800096c:	fee45783          	lhu	a5,-18(s0)
 8000970:	4705                	li	a4,1
 8000972:	00f71733          	sll	a4,a4,a5
 8000976:	fdc42783          	lw	a5,-36(s0)
 800097a:	07c1                	addi	a5,a5,16
 800097c:	86be                	mv	a3,a5
 800097e:	fd042783          	lw	a5,-48(s0)
 8000982:	8ff9                	and	a5,a5,a4
 8000984:	c29c                	sw	a5,0(a3)
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../Peripherals/Source/gd32vf103_gpio.c:160
                }
            }
            /* set GPIO_CTL0 register */
            GPIO_CTL0(gpio_periph) = reg;
 8000986:	fdc42783          	lw	a5,-36(s0)
 800098a:	fe442703          	lw	a4,-28(s0)
 800098e:	c398                	sw	a4,0(a5)
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../Peripherals/Source/gd32vf103_gpio.c:140 (discriminator 2)
    for (i = 0U; i < 8U; i++) {
 8000990:	fee45783          	lhu	a5,-18(s0)
 8000994:	0785                	addi	a5,a5,1
 8000996:	fef41723          	sh	a5,-18(s0)
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../Peripherals/Source/gd32vf103_gpio.c:140 (discriminator 1)
 800099a:	fee45703          	lhu	a4,-18(s0)
 800099e:	479d                	li	a5,7
 80009a0:	f4e7f5e3          	bgeu	a5,a4,80008ea <gpio_init+0x44>
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../Peripherals/Source/gd32vf103_gpio.c:164
        }
    }
    /* configure the eight high port pins with GPIO_CTL1 */
    for (i = 8U; i < 16U; i++) {
 80009a4:	47a1                	li	a5,8
 80009a6:	fef41723          	sh	a5,-18(s0)
 80009aa:	a0e1                	j	8000a72 <gpio_init+0x1cc>
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../Peripherals/Source/gd32vf103_gpio.c:165
        if ((1U << i) & pin) {
 80009ac:	fee45783          	lhu	a5,-18(s0)
 80009b0:	4705                	li	a4,1
 80009b2:	00f71733          	sll	a4,a4,a5
 80009b6:	fd042783          	lw	a5,-48(s0)
 80009ba:	8ff9                	and	a5,a5,a4
 80009bc:	c7d5                	beqz	a5,8000a68 <gpio_init+0x1c2>
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../Peripherals/Source/gd32vf103_gpio.c:166
            reg = GPIO_CTL1(gpio_periph);
 80009be:	fdc42783          	lw	a5,-36(s0)
 80009c2:	0791                	addi	a5,a5,4
 80009c4:	439c                	lw	a5,0(a5)
 80009c6:	fef42223          	sw	a5,-28(s0)
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../Peripherals/Source/gd32vf103_gpio.c:169

            /* clear the specified pin mode bits */
            reg &= ~GPIO_MODE_MASK(i - 8U);
 80009ca:	fee45703          	lhu	a4,-18(s0)
 80009ce:	400007b7          	lui	a5,0x40000
 80009d2:	17e1                	addi	a5,a5,-8
 80009d4:	97ba                	add	a5,a5,a4
 80009d6:	078a                	slli	a5,a5,0x2
 80009d8:	473d                	li	a4,15
 80009da:	00f717b3          	sll	a5,a4,a5
 80009de:	fff7c793          	not	a5,a5
 80009e2:	fe442703          	lw	a4,-28(s0)
 80009e6:	8ff9                	and	a5,a5,a4
 80009e8:	fef42223          	sw	a5,-28(s0)
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../Peripherals/Source/gd32vf103_gpio.c:171
            /* set the specified pin mode bits */
            reg |= GPIO_MODE_SET(i - 8U, temp_mode);
 80009ec:	fee45703          	lhu	a4,-18(s0)
 80009f0:	400007b7          	lui	a5,0x40000
 80009f4:	17e1                	addi	a5,a5,-8
 80009f6:	97ba                	add	a5,a5,a4
 80009f8:	078a                	slli	a5,a5,0x2
 80009fa:	fe842703          	lw	a4,-24(s0)
 80009fe:	00f717b3          	sll	a5,a4,a5
 8000a02:	fe442703          	lw	a4,-28(s0)
 8000a06:	8fd9                	or	a5,a5,a4
 8000a08:	fef42223          	sw	a5,-28(s0)
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../Peripherals/Source/gd32vf103_gpio.c:174

            /* set IPD or IPU */
            if (GPIO_MODE_IPD == mode) {
 8000a0c:	fd842703          	lw	a4,-40(s0)
 8000a10:	02800793          	li	a5,40
 8000a14:	02f71063          	bne	a4,a5,8000a34 <gpio_init+0x18e>
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../Peripherals/Source/gd32vf103_gpio.c:176
                /* reset the corresponding OCTL bit */
                GPIO_BC(gpio_periph) = (uint32_t) ((1U << i) & pin);
 8000a18:	fee45783          	lhu	a5,-18(s0)
 8000a1c:	4705                	li	a4,1
 8000a1e:	00f71733          	sll	a4,a4,a5
 8000a22:	fdc42783          	lw	a5,-36(s0)
 8000a26:	07d1                	addi	a5,a5,20
 8000a28:	86be                	mv	a3,a5
 8000a2a:	fd042783          	lw	a5,-48(s0)
 8000a2e:	8ff9                	and	a5,a5,a4
 8000a30:	c29c                	sw	a5,0(a3)
 8000a32:	a025                	j	8000a5a <gpio_init+0x1b4>
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../Peripherals/Source/gd32vf103_gpio.c:179
            } else {
                /* set the corresponding OCTL bit */
                if (GPIO_MODE_IPU == mode) {
 8000a34:	fd842703          	lw	a4,-40(s0)
 8000a38:	04800793          	li	a5,72
 8000a3c:	00f71f63          	bne	a4,a5,8000a5a <gpio_init+0x1b4>
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../Peripherals/Source/gd32vf103_gpio.c:180
                    GPIO_BOP(gpio_periph) = (uint32_t) ((1U << i) & pin);
 8000a40:	fee45783          	lhu	a5,-18(s0)
 8000a44:	4705                	li	a4,1
 8000a46:	00f71733          	sll	a4,a4,a5
 8000a4a:	fdc42783          	lw	a5,-36(s0)
 8000a4e:	07c1                	addi	a5,a5,16
 8000a50:	86be                	mv	a3,a5
 8000a52:	fd042783          	lw	a5,-48(s0)
 8000a56:	8ff9                	and	a5,a5,a4
 8000a58:	c29c                	sw	a5,0(a3)
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../Peripherals/Source/gd32vf103_gpio.c:184
                }
            }
            /* set GPIO_CTL1 register */
            GPIO_CTL1(gpio_periph) = reg;
 8000a5a:	fdc42783          	lw	a5,-36(s0)
 8000a5e:	0791                	addi	a5,a5,4
 8000a60:	873e                	mv	a4,a5
 8000a62:	fe442783          	lw	a5,-28(s0)
 8000a66:	c31c                	sw	a5,0(a4)
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../Peripherals/Source/gd32vf103_gpio.c:164 (discriminator 2)
    for (i = 8U; i < 16U; i++) {
 8000a68:	fee45783          	lhu	a5,-18(s0)
 8000a6c:	0785                	addi	a5,a5,1
 8000a6e:	fef41723          	sh	a5,-18(s0)
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../Peripherals/Source/gd32vf103_gpio.c:164 (discriminator 1)
 8000a72:	fee45703          	lhu	a4,-18(s0)
 8000a76:	47bd                	li	a5,15
 8000a78:	f2e7fae3          	bgeu	a5,a4,80009ac <gpio_init+0x106>
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../Peripherals/Source/gd32vf103_gpio.c:187
        }
    }
}
 8000a7c:	0001                	nop
 8000a7e:	5432                	lw	s0,44(sp)
 8000a80:	6145                	addi	sp,sp,48
 8000a82:	8082                	ret

08000a84 <gpio_bit_reset>:
gpio_bit_reset():
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../Peripherals/Source/gd32vf103_gpio.c:213
      \arg        GPIO_PIN_x(x=0..15), GPIO_PIN_ALL
    \param[out] none
    \retval     none
*/
void gpio_bit_reset(uint32_t gpio_periph, uint32_t pin)
{
 8000a84:	1101                	addi	sp,sp,-32
 8000a86:	ce22                	sw	s0,28(sp)
 8000a88:	1000                	addi	s0,sp,32
 8000a8a:	fea42623          	sw	a0,-20(s0)
 8000a8e:	feb42423          	sw	a1,-24(s0)
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../Peripherals/Source/gd32vf103_gpio.c:214
    GPIO_BC(gpio_periph) = (uint32_t) pin;
 8000a92:	fec42783          	lw	a5,-20(s0)
 8000a96:	07d1                	addi	a5,a5,20
 8000a98:	873e                	mv	a4,a5
 8000a9a:	fe842783          	lw	a5,-24(s0)
 8000a9e:	c31c                	sw	a5,0(a4)
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../Peripherals/Source/gd32vf103_gpio.c:215
}
 8000aa0:	0001                	nop
 8000aa2:	4472                	lw	s0,28(sp)
 8000aa4:	6105                	addi	sp,sp,32
 8000aa6:	8082                	ret

08000aa8 <gpio_bit_write>:
gpio_bit_write():
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../Peripherals/Source/gd32vf103_gpio.c:231
      \arg        SET: set the port pin
    \param[out] none
    \retval     none
*/
void gpio_bit_write(uint32_t gpio_periph, uint32_t pin, bit_status bit_value)
{
 8000aa8:	1101                	addi	sp,sp,-32
 8000aaa:	ce22                	sw	s0,28(sp)
 8000aac:	1000                	addi	s0,sp,32
 8000aae:	fea42623          	sw	a0,-20(s0)
 8000ab2:	feb42423          	sw	a1,-24(s0)
 8000ab6:	fec42223          	sw	a2,-28(s0)
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../Peripherals/Source/gd32vf103_gpio.c:232
    if (RESET != bit_value) {
 8000aba:	fe442783          	lw	a5,-28(s0)
 8000abe:	cb89                	beqz	a5,8000ad0 <gpio_bit_write+0x28>
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../Peripherals/Source/gd32vf103_gpio.c:233
        GPIO_BOP(gpio_periph) = (uint32_t) pin;
 8000ac0:	fec42783          	lw	a5,-20(s0)
 8000ac4:	07c1                	addi	a5,a5,16
 8000ac6:	873e                	mv	a4,a5
 8000ac8:	fe842783          	lw	a5,-24(s0)
 8000acc:	c31c                	sw	a5,0(a4)
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../Peripherals/Source/gd32vf103_gpio.c:237
    } else {
        GPIO_BC(gpio_periph) = (uint32_t) pin;
    }
}
 8000ace:	a801                	j	8000ade <gpio_bit_write+0x36>
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../Peripherals/Source/gd32vf103_gpio.c:235
        GPIO_BC(gpio_periph) = (uint32_t) pin;
 8000ad0:	fec42783          	lw	a5,-20(s0)
 8000ad4:	07d1                	addi	a5,a5,20
 8000ad6:	873e                	mv	a4,a5
 8000ad8:	fe842783          	lw	a5,-24(s0)
 8000adc:	c31c                	sw	a5,0(a4)
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../Peripherals/Source/gd32vf103_gpio.c:237
}
 8000ade:	0001                	nop
 8000ae0:	4472                	lw	s0,28(sp)
 8000ae2:	6105                	addi	sp,sp,32
 8000ae4:	8082                	ret

08000ae6 <gpio_input_bit_get>:
gpio_input_bit_get():
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../Peripherals/Source/gd32vf103_gpio.c:261
      \arg        GPIO_PIN_x(x=0..15), GPIO_PIN_ALL
    \param[out] none
    \retval     input status of gpio pin: SET or RESET
*/
FlagStatus gpio_input_bit_get(uint32_t gpio_periph, uint32_t pin)
{
 8000ae6:	1101                	addi	sp,sp,-32
 8000ae8:	ce22                	sw	s0,28(sp)
 8000aea:	1000                	addi	s0,sp,32
 8000aec:	fea42623          	sw	a0,-20(s0)
 8000af0:	feb42423          	sw	a1,-24(s0)
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../Peripherals/Source/gd32vf103_gpio.c:262
    if ((uint32_t) RESET != (GPIO_ISTAT(gpio_periph) & (pin))) {
 8000af4:	fec42783          	lw	a5,-20(s0)
 8000af8:	07a1                	addi	a5,a5,8
 8000afa:	4398                	lw	a4,0(a5)
 8000afc:	fe842783          	lw	a5,-24(s0)
 8000b00:	8ff9                	and	a5,a5,a4
 8000b02:	c399                	beqz	a5,8000b08 <gpio_input_bit_get+0x22>
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../Peripherals/Source/gd32vf103_gpio.c:263
        return SET;
 8000b04:	4785                	li	a5,1
 8000b06:	a011                	j	8000b0a <gpio_input_bit_get+0x24>
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../Peripherals/Source/gd32vf103_gpio.c:265
    } else {
        return RESET;
 8000b08:	4781                	li	a5,0
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../Peripherals/Source/gd32vf103_gpio.c:267
    }
}
 8000b0a:	853e                	mv	a0,a5
 8000b0c:	4472                	lw	s0,28(sp)
 8000b0e:	6105                	addi	sp,sp,32
 8000b10:	8082                	ret

08000b12 <rcu_periph_clock_enable>:
rcu_periph_clock_enable():
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../Peripherals/Source/gd32vf103_rcu.c:98
      \arg        RCU_BKPI: BKP interface clock
    \param[out] none
    \retval     none
*/
void rcu_periph_clock_enable(rcu_periph_enum periph)
{
 8000b12:	1101                	addi	sp,sp,-32
 8000b14:	ce22                	sw	s0,28(sp)
 8000b16:	1000                	addi	s0,sp,32
 8000b18:	fea42623          	sw	a0,-20(s0)
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../Peripherals/Source/gd32vf103_rcu.c:99
    RCU_REG_VAL(periph) |= BIT(RCU_BIT_POS(periph));
 8000b1c:	fec42783          	lw	a5,-20(s0)
 8000b20:	0067d713          	srli	a4,a5,0x6
 8000b24:	400217b7          	lui	a5,0x40021
 8000b28:	97ba                	add	a5,a5,a4
 8000b2a:	4398                	lw	a4,0(a5)
 8000b2c:	fec42783          	lw	a5,-20(s0)
 8000b30:	8bfd                	andi	a5,a5,31
 8000b32:	4685                	li	a3,1
 8000b34:	00f697b3          	sll	a5,a3,a5
 8000b38:	fec42683          	lw	a3,-20(s0)
 8000b3c:	0066d613          	srli	a2,a3,0x6
 8000b40:	400216b7          	lui	a3,0x40021
 8000b44:	96b2                	add	a3,a3,a2
 8000b46:	8fd9                	or	a5,a5,a4
 8000b48:	c29c                	sw	a5,0(a3)
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../Peripherals/Source/gd32vf103_rcu.c:100
}
 8000b4a:	0001                	nop
 8000b4c:	4472                	lw	s0,28(sp)
 8000b4e:	6105                	addi	sp,sp,32
 8000b50:	8082                	ret

08000b52 <usart_data_transmit>:
usart_data_transmit():
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../Peripherals/Source/gd32vf103_usart.c:247
    \param[in]  data: data of transmission 
    \param[out] none
    \retval     none
*/
void usart_data_transmit(uint32_t usart_periph, uint32_t data)
{
 8000b52:	1101                	addi	sp,sp,-32
 8000b54:	ce22                	sw	s0,28(sp)
 8000b56:	1000                	addi	s0,sp,32
 8000b58:	fea42623          	sw	a0,-20(s0)
 8000b5c:	feb42423          	sw	a1,-24(s0)
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../Peripherals/Source/gd32vf103_usart.c:248
    USART_DATA(usart_periph) = USART_DATA_DATA & data;
 8000b60:	fec42783          	lw	a5,-20(s0)
 8000b64:	0791                	addi	a5,a5,4
 8000b66:	873e                	mv	a4,a5
 8000b68:	fe842783          	lw	a5,-24(s0)
 8000b6c:	1ff7f793          	andi	a5,a5,511
 8000b70:	c31c                	sw	a5,0(a4)
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../Peripherals/Source/gd32vf103_usart.c:249
}
 8000b72:	0001                	nop
 8000b74:	4472                	lw	s0,28(sp)
 8000b76:	6105                	addi	sp,sp,32
 8000b78:	8082                	ret

08000b7a <usart_flag_get>:
usart_flag_get():
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../Peripherals/Source/gd32vf103_usart.c:648
      \arg        USART_FLAG_PERR: parity error flag 
    \param[out] none
    \retval     FlagStatus: SET or RESET
*/
FlagStatus usart_flag_get(uint32_t usart_periph, usart_flag_enum flag)
{
 8000b7a:	1101                	addi	sp,sp,-32
 8000b7c:	ce22                	sw	s0,28(sp)
 8000b7e:	1000                	addi	s0,sp,32
 8000b80:	fea42623          	sw	a0,-20(s0)
 8000b84:	feb42423          	sw	a1,-24(s0)
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../Peripherals/Source/gd32vf103_usart.c:649
    if(RESET != (USART_REG_VAL(usart_periph, flag) & BIT(USART_BIT_POS(flag)))){
 8000b88:	fe842783          	lw	a5,-24(s0)
 8000b8c:	8399                	srli	a5,a5,0x6
 8000b8e:	3ff7f713          	andi	a4,a5,1023
 8000b92:	fec42783          	lw	a5,-20(s0)
 8000b96:	97ba                	add	a5,a5,a4
 8000b98:	4398                	lw	a4,0(a5)
 8000b9a:	fe842783          	lw	a5,-24(s0)
 8000b9e:	8bfd                	andi	a5,a5,31
 8000ba0:	00f757b3          	srl	a5,a4,a5
 8000ba4:	8b85                	andi	a5,a5,1
 8000ba6:	c399                	beqz	a5,8000bac <usart_flag_get+0x32>
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../Peripherals/Source/gd32vf103_usart.c:650
        return SET;
 8000ba8:	4785                	li	a5,1
 8000baa:	a011                	j	8000bae <usart_flag_get+0x34>
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../Peripherals/Source/gd32vf103_usart.c:652
    }else{
        return RESET;
 8000bac:	4781                	li	a5,0
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../Peripherals/Source/gd32vf103_usart.c:654
    }
}
 8000bae:	853e                	mv	a0,a5
 8000bb0:	4472                	lw	s0,28(sp)
 8000bb2:	6105                	addi	sp,sp,32
 8000bb4:	8082                	ret

08000bb6 <system_clock_config>:
system_clock_config():
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../Peripherals/system_gd32vf103.c:116
    \param[in]  none
    \param[out] none
    \retval     none
*/
static void system_clock_config(void)
{
 8000bb6:	1141                	addi	sp,sp,-16
 8000bb8:	c606                	sw	ra,12(sp)
 8000bba:	c422                	sw	s0,8(sp)
 8000bbc:	0800                	addi	s0,sp,16
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../Peripherals/system_gd32vf103.c:132
#elif defined (__SYSTEM_CLOCK_72M_PLL_HXTAL)
    system_clock_72m_hxtal();
#elif defined (__SYSTEM_CLOCK_96M_PLL_HXTAL)
    system_clock_96m_hxtal();
#elif defined (__SYSTEM_CLOCK_108M_PLL_HXTAL)
    system_clock_108m_hxtal();
 8000bbe:	2855                	jal	8000c72 <system_clock_108m_hxtal>
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../Peripherals/system_gd32vf103.c:141
#elif defined (__SYSTEM_CLOCK_72M_PLL_IRC8M)
    system_clock_72m_irc8m();
#elif defined (__SYSTEM_CLOCK_108M_PLL_IRC8M)
    system_clock_108m_irc8m();
#endif /* __SYSTEM_CLOCK_HXTAL */
}
 8000bc0:	0001                	nop
 8000bc2:	40b2                	lw	ra,12(sp)
 8000bc4:	4422                	lw	s0,8(sp)
 8000bc6:	0141                	addi	sp,sp,16
 8000bc8:	8082                	ret

08000bca <SystemInit>:
SystemInit():
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../Peripherals/system_gd32vf103.c:150
    \param[in]  none
    \param[out] none
    \retval     none
*/
void SystemInit(void)
{
 8000bca:	1141                	addi	sp,sp,-16
 8000bcc:	c606                	sw	ra,12(sp)
 8000bce:	c422                	sw	s0,8(sp)
 8000bd0:	0800                	addi	s0,sp,16
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../Peripherals/system_gd32vf103.c:153
    /* reset the RCC clock configuration to the default reset state */
    /* enable IRC8M */
    RCU_CTL |= RCU_CTL_IRC8MEN;
 8000bd2:	400217b7          	lui	a5,0x40021
 8000bd6:	4398                	lw	a4,0(a5)
 8000bd8:	400217b7          	lui	a5,0x40021
 8000bdc:	00176713          	ori	a4,a4,1
 8000be0:	c398                	sw	a4,0(a5)
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../Peripherals/system_gd32vf103.c:156
    
    /* reset SCS, AHBPSC, APB1PSC, APB2PSC, ADCPSC, CKOUT0SEL bits */
    RCU_CFG0 &= ~(RCU_CFG0_SCS | RCU_CFG0_AHBPSC | RCU_CFG0_APB1PSC | RCU_CFG0_APB2PSC |
 8000be2:	400217b7          	lui	a5,0x40021
 8000be6:	0791                	addi	a5,a5,4
 8000be8:	4394                	lw	a3,0(a5)
 8000bea:	400217b7          	lui	a5,0x40021
 8000bee:	0791                	addi	a5,a5,4
 8000bf0:	e0ff0737          	lui	a4,0xe0ff0
 8000bf4:	0731                	addi	a4,a4,12
 8000bf6:	8f75                	and	a4,a4,a3
 8000bf8:	c398                	sw	a4,0(a5)
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../Peripherals/system_gd32vf103.c:160
                  RCU_CFG0_ADCPSC | RCU_CFG0_ADCPSC_2 | RCU_CFG0_CKOUT0SEL);

    /* reset HXTALEN, CKMEN, PLLEN bits */
    RCU_CTL &= ~(RCU_CTL_HXTALEN | RCU_CTL_CKMEN | RCU_CTL_PLLEN);
 8000bfa:	400217b7          	lui	a5,0x40021
 8000bfe:	4394                	lw	a3,0(a5)
 8000c00:	400217b7          	lui	a5,0x40021
 8000c04:	fef70737          	lui	a4,0xfef70
 8000c08:	177d                	addi	a4,a4,-1
 8000c0a:	8f75                	and	a4,a4,a3
 8000c0c:	c398                	sw	a4,0(a5)
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../Peripherals/system_gd32vf103.c:163

    /* Reset HXTALBPS bit */
    RCU_CTL &= ~(RCU_CTL_HXTALBPS);
 8000c0e:	400217b7          	lui	a5,0x40021
 8000c12:	4394                	lw	a3,0(a5)
 8000c14:	400217b7          	lui	a5,0x40021
 8000c18:	fffc0737          	lui	a4,0xfffc0
 8000c1c:	177d                	addi	a4,a4,-1
 8000c1e:	8f75                	and	a4,a4,a3
 8000c20:	c398                	sw	a4,0(a5)
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../Peripherals/system_gd32vf103.c:167

    /* reset PLLSEL, PREDV0_LSB, PLLMF, USBFSPSC bits */
    
    RCU_CFG0 &= ~(RCU_CFG0_PLLSEL | RCU_CFG0_PREDV0_LSB | RCU_CFG0_PLLMF |
 8000c22:	400217b7          	lui	a5,0x40021
 8000c26:	0791                	addi	a5,a5,4
 8000c28:	4394                	lw	a3,0(a5)
 8000c2a:	400217b7          	lui	a5,0x40021
 8000c2e:	0791                	addi	a5,a5,4
 8000c30:	df010737          	lui	a4,0xdf010
 8000c34:	177d                	addi	a4,a4,-1
 8000c36:	8f75                	and	a4,a4,a3
 8000c38:	c398                	sw	a4,0(a5)
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../Peripherals/system_gd32vf103.c:169
                  RCU_CFG0_USBFSPSC | RCU_CFG0_PLLMF_4);
    RCU_CFG1 = 0x00000000U;
 8000c3a:	400217b7          	lui	a5,0x40021
 8000c3e:	02c78793          	addi	a5,a5,44 # 4002102c <_sp+0x2001902c>
 8000c42:	0007a023          	sw	zero,0(a5)
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../Peripherals/system_gd32vf103.c:172

    /* Reset HXTALEN, CKMEN, PLLEN, PLL1EN and PLL2EN bits */
    RCU_CTL &= ~(RCU_CTL_PLLEN | RCU_CTL_PLL1EN | RCU_CTL_PLL2EN | RCU_CTL_CKMEN | RCU_CTL_HXTALEN);
 8000c46:	400217b7          	lui	a5,0x40021
 8000c4a:	4394                	lw	a3,0(a5)
 8000c4c:	400217b7          	lui	a5,0x40021
 8000c50:	eaf70737          	lui	a4,0xeaf70
 8000c54:	177d                	addi	a4,a4,-1
 8000c56:	8f75                	and	a4,a4,a3
 8000c58:	c398                	sw	a4,0(a5)
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../Peripherals/system_gd32vf103.c:174
    /* disable all interrupts */
    RCU_INT = 0x00FF0000U;
 8000c5a:	400217b7          	lui	a5,0x40021
 8000c5e:	07a1                	addi	a5,a5,8
 8000c60:	00ff0737          	lui	a4,0xff0
 8000c64:	c398                	sw	a4,0(a5)
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../Peripherals/system_gd32vf103.c:177

    /* Configure the System clock source, PLL Multiplier, AHB/APBx prescalers and Flash settings */
    system_clock_config();
 8000c66:	3f81                	jal	8000bb6 <system_clock_config>
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../Peripherals/system_gd32vf103.c:178
}
 8000c68:	0001                	nop
 8000c6a:	40b2                	lw	ra,12(sp)
 8000c6c:	4422                	lw	s0,8(sp)
 8000c6e:	0141                	addi	sp,sp,16
 8000c70:	8082                	ret

08000c72 <system_clock_108m_hxtal>:
system_clock_108m_hxtal():
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../Peripherals/system_gd32vf103.c:751
    \param[out] none
    \retval     none
*/

static void system_clock_108m_hxtal(void)
{
 8000c72:	1101                	addi	sp,sp,-32
 8000c74:	ce22                	sw	s0,28(sp)
 8000c76:	1000                	addi	s0,sp,32
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../Peripherals/system_gd32vf103.c:752
    uint32_t timeout   = 0U;
 8000c78:	fe042623          	sw	zero,-20(s0)
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../Peripherals/system_gd32vf103.c:753
    uint32_t stab_flag = 0U;
 8000c7c:	fe042423          	sw	zero,-24(s0)
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../Peripherals/system_gd32vf103.c:756

    /* enable HXTAL */
    RCU_CTL |= RCU_CTL_HXTALEN;
 8000c80:	400217b7          	lui	a5,0x40021
 8000c84:	4394                	lw	a3,0(a5)
 8000c86:	400217b7          	lui	a5,0x40021
 8000c8a:	6741                	lui	a4,0x10
 8000c8c:	8f55                	or	a4,a4,a3
 8000c8e:	c398                	sw	a4,0(a5)
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../Peripherals/system_gd32vf103.c:760 (discriminator 2)

    /* wait until HXTAL is stable or the startup time is longer than HXTAL_STARTUP_TIMEOUT */
    do{
        timeout++;
 8000c90:	fec42783          	lw	a5,-20(s0)
 8000c94:	0785                	addi	a5,a5,1
 8000c96:	fef42623          	sw	a5,-20(s0)
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../Peripherals/system_gd32vf103.c:761 (discriminator 2)
        stab_flag = (RCU_CTL & RCU_CTL_HXTALSTB);
 8000c9a:	400217b7          	lui	a5,0x40021
 8000c9e:	4398                	lw	a4,0(a5)
 8000ca0:	000207b7          	lui	a5,0x20
 8000ca4:	8ff9                	and	a5,a5,a4
 8000ca6:	fef42423          	sw	a5,-24(s0)
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../Peripherals/system_gd32vf103.c:762 (discriminator 2)
    }while((0U == stab_flag) && (HXTAL_STARTUP_TIMEOUT != timeout));
 8000caa:	fe842783          	lw	a5,-24(s0)
 8000cae:	e799                	bnez	a5,8000cbc <system_clock_108m_hxtal+0x4a>
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../Peripherals/system_gd32vf103.c:762 (discriminator 1)
 8000cb0:	fec42703          	lw	a4,-20(s0)
 8000cb4:	67c1                	lui	a5,0x10
 8000cb6:	17fd                	addi	a5,a5,-1
 8000cb8:	fcf71ce3          	bne	a4,a5,8000c90 <system_clock_108m_hxtal+0x1e>
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../Peripherals/system_gd32vf103.c:765

    /* if fail */
    if(0U == (RCU_CTL & RCU_CTL_HXTALSTB)){
 8000cbc:	400217b7          	lui	a5,0x40021
 8000cc0:	4398                	lw	a4,0(a5)
 8000cc2:	000207b7          	lui	a5,0x20
 8000cc6:	8ff9                	and	a5,a5,a4
 8000cc8:	e391                	bnez	a5,8000ccc <system_clock_108m_hxtal+0x5a>
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../Peripherals/system_gd32vf103.c:766 (discriminator 1)
        while(1){
 8000cca:	a001                	j	8000cca <system_clock_108m_hxtal+0x58>
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../Peripherals/system_gd32vf103.c:772
        }
    }

    /* HXTAL is stable */
    /* AHB = SYSCLK */
    RCU_CFG0 |= RCU_AHB_CKSYS_DIV1;
 8000ccc:	400217b7          	lui	a5,0x40021
 8000cd0:	00478713          	addi	a4,a5,4 # 40021004 <_sp+0x20019004>
 8000cd4:	400217b7          	lui	a5,0x40021
 8000cd8:	0791                	addi	a5,a5,4
 8000cda:	4318                	lw	a4,0(a4)
 8000cdc:	c398                	sw	a4,0(a5)
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../Peripherals/system_gd32vf103.c:774
    /* APB2 = AHB/1 */
    RCU_CFG0 |= RCU_APB2_CKAHB_DIV1;
 8000cde:	400217b7          	lui	a5,0x40021
 8000ce2:	00478713          	addi	a4,a5,4 # 40021004 <_sp+0x20019004>
 8000ce6:	400217b7          	lui	a5,0x40021
 8000cea:	0791                	addi	a5,a5,4
 8000cec:	4318                	lw	a4,0(a4)
 8000cee:	c398                	sw	a4,0(a5)
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../Peripherals/system_gd32vf103.c:776
    /* APB1 = AHB/2 */
    RCU_CFG0 |= RCU_APB1_CKAHB_DIV2;
 8000cf0:	400217b7          	lui	a5,0x40021
 8000cf4:	0791                	addi	a5,a5,4
 8000cf6:	4398                	lw	a4,0(a5)
 8000cf8:	400217b7          	lui	a5,0x40021
 8000cfc:	0791                	addi	a5,a5,4
 8000cfe:	40076713          	ori	a4,a4,1024
 8000d02:	c398                	sw	a4,0(a5)
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../Peripherals/system_gd32vf103.c:779

    /* CK_PLL = (CK_PREDIV0) * 27 = 108 MHz */ 
    RCU_CFG0 &= ~(RCU_CFG0_PLLMF | RCU_CFG0_PLLMF_4);
 8000d04:	400217b7          	lui	a5,0x40021
 8000d08:	0791                	addi	a5,a5,4
 8000d0a:	4394                	lw	a3,0(a5)
 8000d0c:	400217b7          	lui	a5,0x40021
 8000d10:	0791                	addi	a5,a5,4
 8000d12:	dfc40737          	lui	a4,0xdfc40
 8000d16:	177d                	addi	a4,a4,-1
 8000d18:	8f75                	and	a4,a4,a3
 8000d1a:	c398                	sw	a4,0(a5)
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../Peripherals/system_gd32vf103.c:780
    RCU_CFG0 |= (RCU_PLLSRC_HXTAL | RCU_PLL_MUL27);
 8000d1c:	400217b7          	lui	a5,0x40021
 8000d20:	0791                	addi	a5,a5,4
 8000d22:	4394                	lw	a3,0(a5)
 8000d24:	400217b7          	lui	a5,0x40021
 8000d28:	0791                	addi	a5,a5,4
 8000d2a:	20290737          	lui	a4,0x20290
 8000d2e:	8f55                	or	a4,a4,a3
 8000d30:	c398                	sw	a4,0(a5)
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../Peripherals/system_gd32vf103.c:799
		RCU_CTL |= RCU_CTL_PLL2EN;
		/* wait till PLL1 is ready */
		while(0U == (RCU_CTL & RCU_CTL_PLL2STB)){
		}
    }else if(HXTAL_VALUE==8000000){
		RCU_CFG1 &= ~(RCU_CFG1_PREDV0SEL | RCU_CFG1_PREDV1 | RCU_CFG1_PLL1MF | RCU_CFG1_PREDV0);
 8000d32:	400217b7          	lui	a5,0x40021
 8000d36:	02c78793          	addi	a5,a5,44 # 4002102c <_sp+0x2001902c>
 8000d3a:	4394                	lw	a3,0(a5)
 8000d3c:	400217b7          	lui	a5,0x40021
 8000d40:	02c78793          	addi	a5,a5,44 # 4002102c <_sp+0x2001902c>
 8000d44:	773d                	lui	a4,0xfffef
 8000d46:	8f75                	and	a4,a4,a3
 8000d48:	c398                	sw	a4,0(a5)
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../Peripherals/system_gd32vf103.c:800
		RCU_CFG1 |= (RCU_PREDV0SRC_HXTAL | RCU_PREDV0_DIV2 | RCU_PREDV1_DIV2 | RCU_PLL1_MUL20 | RCU_PLL2_MUL20);
 8000d4a:	400217b7          	lui	a5,0x40021
 8000d4e:	02c78793          	addi	a5,a5,44 # 4002102c <_sp+0x2001902c>
 8000d52:	4394                	lw	a3,0(a5)
 8000d54:	400217b7          	lui	a5,0x40021
 8000d58:	02c78793          	addi	a5,a5,44 # 4002102c <_sp+0x2001902c>
 8000d5c:	6741                	lui	a4,0x10
 8000d5e:	f1170713          	addi	a4,a4,-239 # ff11 <__stack_size+0xf711>
 8000d62:	8f55                	or	a4,a4,a3
 8000d64:	c398                	sw	a4,0(a5)
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../Peripherals/system_gd32vf103.c:803

		/* enable PLL1 */
		RCU_CTL |= RCU_CTL_PLL1EN;
 8000d66:	400217b7          	lui	a5,0x40021
 8000d6a:	4394                	lw	a3,0(a5)
 8000d6c:	400217b7          	lui	a5,0x40021
 8000d70:	04000737          	lui	a4,0x4000
 8000d74:	8f55                	or	a4,a4,a3
 8000d76:	c398                	sw	a4,0(a5)
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../Peripherals/system_gd32vf103.c:805
		/* wait till PLL1 is ready */
		while(0U == (RCU_CTL & RCU_CTL_PLL1STB)){
 8000d78:	0001                	nop
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../Peripherals/system_gd32vf103.c:805 (discriminator 1)
 8000d7a:	400217b7          	lui	a5,0x40021
 8000d7e:	4398                	lw	a4,0(a5)
 8000d80:	080007b7          	lui	a5,0x8000
 8000d84:	8ff9                	and	a5,a5,a4
 8000d86:	dbf5                	beqz	a5,8000d7a <system_clock_108m_hxtal+0x108>
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../Peripherals/system_gd32vf103.c:809
		}

		/* enable PLL2 */
		RCU_CTL |= RCU_CTL_PLL2EN;
 8000d88:	400217b7          	lui	a5,0x40021
 8000d8c:	4394                	lw	a3,0(a5)
 8000d8e:	400217b7          	lui	a5,0x40021
 8000d92:	10000737          	lui	a4,0x10000
 8000d96:	8f55                	or	a4,a4,a3
 8000d98:	c398                	sw	a4,0(a5)
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../Peripherals/system_gd32vf103.c:811
		/* wait till PLL1 is ready */
		while(0U == (RCU_CTL & RCU_CTL_PLL2STB)){
 8000d9a:	0001                	nop
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../Peripherals/system_gd32vf103.c:811 (discriminator 1)
 8000d9c:	400217b7          	lui	a5,0x40021
 8000da0:	4398                	lw	a4,0(a5)
 8000da2:	200007b7          	lui	a5,0x20000
 8000da6:	8ff9                	and	a5,a5,a4
 8000da8:	dbf5                	beqz	a5,8000d9c <system_clock_108m_hxtal+0x12a>
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../Peripherals/system_gd32vf103.c:816
		}

    }
    /* enable PLL */
    RCU_CTL |= RCU_CTL_PLLEN;
 8000daa:	400217b7          	lui	a5,0x40021
 8000dae:	4394                	lw	a3,0(a5)
 8000db0:	400217b7          	lui	a5,0x40021
 8000db4:	01000737          	lui	a4,0x1000
 8000db8:	8f55                	or	a4,a4,a3
 8000dba:	c398                	sw	a4,0(a5)
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../Peripherals/system_gd32vf103.c:819

    /* wait until PLL is stable */
    while(0U == (RCU_CTL & RCU_CTL_PLLSTB)){
 8000dbc:	0001                	nop
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../Peripherals/system_gd32vf103.c:819 (discriminator 1)
 8000dbe:	400217b7          	lui	a5,0x40021
 8000dc2:	4398                	lw	a4,0(a5)
 8000dc4:	020007b7          	lui	a5,0x2000
 8000dc8:	8ff9                	and	a5,a5,a4
 8000dca:	dbf5                	beqz	a5,8000dbe <system_clock_108m_hxtal+0x14c>
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../Peripherals/system_gd32vf103.c:823
    }

    /* select PLL as system clock */
    RCU_CFG0 &= ~RCU_CFG0_SCS;
 8000dcc:	400217b7          	lui	a5,0x40021
 8000dd0:	0791                	addi	a5,a5,4
 8000dd2:	4398                	lw	a4,0(a5)
 8000dd4:	400217b7          	lui	a5,0x40021
 8000dd8:	0791                	addi	a5,a5,4
 8000dda:	9b71                	andi	a4,a4,-4
 8000ddc:	c398                	sw	a4,0(a5)
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../Peripherals/system_gd32vf103.c:824
    RCU_CFG0 |= RCU_CKSYSSRC_PLL;
 8000dde:	400217b7          	lui	a5,0x40021
 8000de2:	0791                	addi	a5,a5,4
 8000de4:	4398                	lw	a4,0(a5)
 8000de6:	400217b7          	lui	a5,0x40021
 8000dea:	0791                	addi	a5,a5,4
 8000dec:	00276713          	ori	a4,a4,2
 8000df0:	c398                	sw	a4,0(a5)
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../Peripherals/system_gd32vf103.c:827

    /* wait until PLL is selected as system clock */
    while(0U == (RCU_CFG0 & RCU_SCSS_PLL)){
 8000df2:	0001                	nop
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../Peripherals/system_gd32vf103.c:827 (discriminator 1)
 8000df4:	400217b7          	lui	a5,0x40021
 8000df8:	0791                	addi	a5,a5,4
 8000dfa:	439c                	lw	a5,0(a5)
 8000dfc:	8ba1                	andi	a5,a5,8
 8000dfe:	dbfd                	beqz	a5,8000df4 <system_clock_108m_hxtal+0x182>
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../Peripherals/system_gd32vf103.c:829
    }
}
 8000e00:	0001                	nop
 8000e02:	4472                	lw	s0,28(sp)
 8000e04:	6105                	addi	sp,sp,32
 8000e06:	8082                	ret

08000e08 <main>:
main():
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../Application/main.c:16
    \param[in]  none
    \param[out] none
    \retval     none
*/
int main(void)
{
 8000e08:	1141                	addi	sp,sp,-16
 8000e0a:	c606                	sw	ra,12(sp)
 8000e0c:	c422                	sw	s0,8(sp)
 8000e0e:	0800                	addi	s0,sp,16
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../Application/main.c:18
    /* ³õÊ¼»¯start¿ª·¢°åÉÏµÄLED */
    led_init();
 8000e10:	2061                	jal	8000e98 <led_init>
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../Application/main.c:20
    /* ´ò¿ªstart¿ª·¢°åÉÏµÄ°´¼üWakeup clock */
    rcu_periph_clock_enable(RCU_GPIOA);
 8000e12:	60200513          	li	a0,1538
 8000e16:	39f5                	jal	8000b12 <rcu_periph_clock_enable>
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../Application/main.c:21
    rcu_periph_clock_enable(RCU_AF);
 8000e18:	60000513          	li	a0,1536
 8000e1c:	39dd                	jal	8000b12 <rcu_periph_clock_enable>
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../Application/main.c:23
    /* ÅäÖÃ×÷ÎªÊäÈë¿ÚµÄ°´¼üµÄ¶Ë¿ÚºÅ */
    gpio_init(GPIOA, GPIO_MODE_IN_FLOATING, GPIO_OSPEED_50MHZ, GPIO_PIN_0);
 8000e1e:	4685                	li	a3,1
 8000e20:	460d                	li	a2,3
 8000e22:	4591                	li	a1,4
 8000e24:	400117b7          	lui	a5,0x40011
 8000e28:	80078513          	addi	a0,a5,-2048 # 40010800 <_sp+0x20008800>
 8000e2c:	3cad                	jal	80008a6 <gpio_init>
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../Application/main.c:26
    while(1)
	{
		if(SET ==  gpio_input_bit_get(GPIOA, GPIO_PIN_0))
 8000e2e:	4585                	li	a1,1
 8000e30:	400117b7          	lui	a5,0x40011
 8000e34:	80078513          	addi	a0,a5,-2048 # 40010800 <_sp+0x20008800>
 8000e38:	317d                	jal	8000ae6 <gpio_input_bit_get>
 8000e3a:	872a                	mv	a4,a0
 8000e3c:	4785                	li	a5,1
 8000e3e:	fef718e3          	bne	a4,a5,8000e2e <main+0x26>
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../Application/main.c:29
		{
			/* °´¼ü·À¶¶ */
			delay_1ms(50);
 8000e42:	03200513          	li	a0,50
 8000e46:	2069                	jal	8000ed0 <delay_1ms>
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../Application/main.c:30
			if(SET == gpio_input_bit_get(GPIOA, GPIO_PIN_0))
 8000e48:	4585                	li	a1,1
 8000e4a:	400117b7          	lui	a5,0x40011
 8000e4e:	80078513          	addi	a0,a5,-2048 # 40010800 <_sp+0x20008800>
 8000e52:	3951                	jal	8000ae6 <gpio_input_bit_get>
 8000e54:	872a                	mv	a4,a0
 8000e56:	4785                	li	a5,1
 8000e58:	02f71463          	bne	a4,a5,8000e80 <main+0x78>
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../Application/main.c:33
			{
				/* ·­×ª LED µÄ×´Ì¬ */
				gpio_bit_write(GPIOA, GPIO_PIN_7, (bit_status)(1-gpio_input_bit_get(GPIOA, GPIO_PIN_7)));
 8000e5c:	08000593          	li	a1,128
 8000e60:	400117b7          	lui	a5,0x40011
 8000e64:	80078513          	addi	a0,a5,-2048 # 40010800 <_sp+0x20008800>
 8000e68:	39bd                	jal	8000ae6 <gpio_input_bit_get>
 8000e6a:	872a                	mv	a4,a0
 8000e6c:	4785                	li	a5,1
 8000e6e:	8f99                	sub	a5,a5,a4
 8000e70:	863e                	mv	a2,a5
 8000e72:	08000593          	li	a1,128
 8000e76:	400117b7          	lui	a5,0x40011
 8000e7a:	80078513          	addi	a0,a5,-2048 # 40010800 <_sp+0x20008800>
 8000e7e:	312d                	jal	8000aa8 <gpio_bit_write>
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../Application/main.c:35
			}
			while(SET == gpio_input_bit_get(GPIOA, GPIO_PIN_0))
 8000e80:	0001                	nop
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../Application/main.c:35 (discriminator 1)
 8000e82:	4585                	li	a1,1
 8000e84:	400117b7          	lui	a5,0x40011
 8000e88:	80078513          	addi	a0,a5,-2048 # 40010800 <_sp+0x20008800>
 8000e8c:	39a9                	jal	8000ae6 <gpio_input_bit_get>
 8000e8e:	872a                	mv	a4,a0
 8000e90:	4785                	li	a5,1
 8000e92:	fef708e3          	beq	a4,a5,8000e82 <main+0x7a>
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../Application/main.c:26
		if(SET ==  gpio_input_bit_get(GPIOA, GPIO_PIN_0))
 8000e96:	bf61                	j	8000e2e <main+0x26>

08000e98 <led_init>:
led_init():
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../Application/main.c:49
    \param[in]  none
    \param[out] none
    \retval     none
*/
void led_init(void)
{
 8000e98:	1141                	addi	sp,sp,-16
 8000e9a:	c606                	sw	ra,12(sp)
 8000e9c:	c422                	sw	s0,8(sp)
 8000e9e:	0800                	addi	s0,sp,16
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../Application/main.c:51
    /* ´ò¿ª LED clock */
   rcu_periph_clock_enable(RCU_GPIOA);
 8000ea0:	60200513          	li	a0,1538
 8000ea4:	31bd                	jal	8000b12 <rcu_periph_clock_enable>
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../Application/main.c:53
   /* È·¶¨ LED µÄ GPIO±àºÅ */
   gpio_init(GPIOA, GPIO_MODE_OUT_PP, GPIO_OSPEED_50MHZ, GPIO_PIN_7);
 8000ea6:	08000693          	li	a3,128
 8000eaa:	460d                	li	a2,3
 8000eac:	45c1                	li	a1,16
 8000eae:	400117b7          	lui	a5,0x40011
 8000eb2:	80078513          	addi	a0,a5,-2048 # 40010800 <_sp+0x20008800>
 8000eb6:	3ac5                	jal	80008a6 <gpio_init>
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../Application/main.c:55
   /* ¹Ø±Õ LEDs */
   gpio_bit_reset(GPIOA, GPIO_PIN_7);
 8000eb8:	08000593          	li	a1,128
 8000ebc:	400117b7          	lui	a5,0x40011
 8000ec0:	80078513          	addi	a0,a5,-2048 # 40010800 <_sp+0x20008800>
 8000ec4:	36c1                	jal	8000a84 <gpio_bit_reset>
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../Application/main.c:56
}
 8000ec6:	0001                	nop
 8000ec8:	40b2                	lw	ra,12(sp)
 8000eca:	4422                	lw	s0,8(sp)
 8000ecc:	0141                	addi	sp,sp,16
 8000ece:	8082                	ret

08000ed0 <delay_1ms>:
delay_1ms():
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../Application/main.c:65
    \param[in]  count: ÑÓÊ±1ms
    \param[out] none
    \retval     none
*/
void delay_1ms(uint32_t count)
{
 8000ed0:	715d                	addi	sp,sp,-80
 8000ed2:	c686                	sw	ra,76(sp)
 8000ed4:	c4a2                	sw	s0,72(sp)
 8000ed6:	c2ca                	sw	s2,68(sp)
 8000ed8:	c0ce                	sw	s3,64(sp)
 8000eda:	de52                	sw	s4,60(sp)
 8000edc:	dc56                	sw	s5,56(sp)
 8000ede:	0880                	addi	s0,sp,80
 8000ee0:	faa42e23          	sw	a0,-68(s0)
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../Application/main.c:68
    uint64_t start_mtime, delta_mtime;
    // Don't start measuruing until we see an mtime tick
    uint64_t tmp = get_timer_value();
 8000ee4:	8b3ff0ef          	jal	ra,8000796 <get_timer_value>
 8000ee8:	fca42c23          	sw	a0,-40(s0)
 8000eec:	fcb42e23          	sw	a1,-36(s0)
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../Application/main.c:71 (discriminator 1)
    do
    {
    start_mtime = get_timer_value();
 8000ef0:	8a7ff0ef          	jal	ra,8000796 <get_timer_value>
 8000ef4:	fca42823          	sw	a0,-48(s0)
 8000ef8:	fcb42a23          	sw	a1,-44(s0)
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../Application/main.c:73 (discriminator 1)
    }
    while (start_mtime == tmp);
 8000efc:	fd042703          	lw	a4,-48(s0)
 8000f00:	fd842783          	lw	a5,-40(s0)
 8000f04:	00f71963          	bne	a4,a5,8000f16 <delay_1ms+0x46>
 8000f08:	fd442703          	lw	a4,-44(s0)
 8000f0c:	fdc42783          	lw	a5,-36(s0)
 8000f10:	00f71363          	bne	a4,a5,8000f16 <delay_1ms+0x46>
 8000f14:	bff1                	j	8000ef0 <delay_1ms+0x20>
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../Application/main.c:76 (discriminator 1)
    do
    {
    delta_mtime = get_timer_value() - start_mtime;
 8000f16:	881ff0ef          	jal	ra,8000796 <get_timer_value>
 8000f1a:	86aa                	mv	a3,a0
 8000f1c:	872e                	mv	a4,a1
 8000f1e:	fd042583          	lw	a1,-48(s0)
 8000f22:	fd442603          	lw	a2,-44(s0)
 8000f26:	40b687b3          	sub	a5,a3,a1
 8000f2a:	853e                	mv	a0,a5
 8000f2c:	00a6b533          	sltu	a0,a3,a0
 8000f30:	40c70833          	sub	a6,a4,a2
 8000f34:	40a80733          	sub	a4,a6,a0
 8000f38:	883a                	mv	a6,a4
 8000f3a:	fcf42423          	sw	a5,-56(s0)
 8000f3e:	fd042623          	sw	a6,-52(s0)
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../Application/main.c:78 (discriminator 1)
    }
    while(delta_mtime <(SystemCoreClock/4000.0 *count ));
 8000f42:	fc842503          	lw	a0,-56(s0)
 8000f46:	fcc42583          	lw	a1,-52(s0)
 8000f4a:	3e9000ef          	jal	ra,8001b32 <__floatundidf>
 8000f4e:	892a                	mv	s2,a0
 8000f50:	89ae                	mv	s3,a1
 8000f52:	200007b7          	lui	a5,0x20000
 8000f56:	0607a783          	lw	a5,96(a5) # 20000060 <SystemCoreClock>
 8000f5a:	853e                	mv	a0,a5
 8000f5c:	371000ef          	jal	ra,8001acc <__floatunsidf>
 8000f60:	080007b7          	lui	a5,0x8000
 8000f64:	2787a603          	lw	a2,632(a5) # 8000278 <enable_mcycle_minstret+0x48>
 8000f68:	27c7a683          	lw	a3,636(a5)
 8000f6c:	2099                	jal	8000fb2 <__divdf3>
 8000f6e:	87aa                	mv	a5,a0
 8000f70:	882e                	mv	a6,a1
 8000f72:	8a3e                	mv	s4,a5
 8000f74:	8ac2                	mv	s5,a6
 8000f76:	fbc42503          	lw	a0,-68(s0)
 8000f7a:	353000ef          	jal	ra,8001acc <__floatunsidf>
 8000f7e:	87aa                	mv	a5,a0
 8000f80:	882e                	mv	a6,a1
 8000f82:	863e                	mv	a2,a5
 8000f84:	86c2                	mv	a3,a6
 8000f86:	8552                	mv	a0,s4
 8000f88:	85d6                	mv	a1,s5
 8000f8a:	2d49                	jal	800161c <__muldf3>
 8000f8c:	87aa                	mv	a5,a0
 8000f8e:	882e                	mv	a6,a1
 8000f90:	863e                	mv	a2,a5
 8000f92:	86c2                	mv	a3,a6
 8000f94:	854a                	mv	a0,s2
 8000f96:	85ce                	mv	a1,s3
 8000f98:	23f9                	jal	8001566 <__ledf2>
 8000f9a:	87aa                	mv	a5,a0
 8000f9c:	f607cde3          	bltz	a5,8000f16 <delay_1ms+0x46>
D:\OneDrive - mail.hfut.edu.cn\ÎÄµµ\GitHub\GD32VF103_Demo_Suites_HFUT_WH\Project\(2) GPIO_°´¼ü_ÂÖÑ¯²éÑ¯\Debug/../Application/main.c:79
}
 8000fa0:	0001                	nop
 8000fa2:	40b6                	lw	ra,76(sp)
 8000fa4:	4426                	lw	s0,72(sp)
 8000fa6:	4916                	lw	s2,68(sp)
 8000fa8:	4986                	lw	s3,64(sp)
 8000faa:	5a72                	lw	s4,60(sp)
 8000fac:	5ae2                	lw	s5,56(sp)
 8000fae:	6161                	addi	sp,sp,80
 8000fb0:	8082                	ret

08000fb2 <__divdf3>:
__divdf3():
 8000fb2:	7139                	addi	sp,sp,-64
 8000fb4:	0145d793          	srli	a5,a1,0x14
 8000fb8:	dc22                	sw	s0,56(sp)
 8000fba:	d84a                	sw	s2,48(sp)
 8000fbc:	d256                	sw	s5,36(sp)
 8000fbe:	892a                	mv	s2,a0
 8000fc0:	00c59413          	slli	s0,a1,0xc
 8000fc4:	de06                	sw	ra,60(sp)
 8000fc6:	da26                	sw	s1,52(sp)
 8000fc8:	d64e                	sw	s3,44(sp)
 8000fca:	d452                	sw	s4,40(sp)
 8000fcc:	d05a                	sw	s6,32(sp)
 8000fce:	ce5e                	sw	s7,28(sp)
 8000fd0:	7ff7f513          	andi	a0,a5,2047
 8000fd4:	8031                	srli	s0,s0,0xc
 8000fd6:	01f5da93          	srli	s5,a1,0x1f
 8000fda:	10050b63          	beqz	a0,80010f0 <__divdf3+0x13e>
 8000fde:	7ff00793          	li	a5,2047
 8000fe2:	14f50b63          	beq	a0,a5,8001138 <__divdf3+0x186>
 8000fe6:	01d95a13          	srli	s4,s2,0x1d
 8000fea:	040e                	slli	s0,s0,0x3
 8000fec:	008a6433          	or	s0,s4,s0
 8000ff0:	00800a37          	lui	s4,0x800
 8000ff4:	01446a33          	or	s4,s0,s4
 8000ff8:	00391b13          	slli	s6,s2,0x3
 8000ffc:	c0150493          	addi	s1,a0,-1023
 8001000:	4401                	li	s0,0
 8001002:	4b81                	li	s7,0
 8001004:	0146d813          	srli	a6,a3,0x14
 8001008:	00c69913          	slli	s2,a3,0xc
 800100c:	7ff87813          	andi	a6,a6,2047
 8001010:	88b2                	mv	a7,a2
 8001012:	00c95913          	srli	s2,s2,0xc
 8001016:	01f6d993          	srli	s3,a3,0x1f
 800101a:	08080e63          	beqz	a6,80010b6 <__divdf3+0x104>
 800101e:	7ff00793          	li	a5,2047
 8001022:	04f80063          	beq	a6,a5,8001062 <__divdf3+0xb0>
 8001026:	01d65713          	srli	a4,a2,0x1d
 800102a:	090e                	slli	s2,s2,0x3
 800102c:	01276933          	or	s2,a4,s2
 8001030:	c0180813          	addi	a6,a6,-1023
 8001034:	008007b7          	lui	a5,0x800
 8001038:	00f96733          	or	a4,s2,a5
 800103c:	00361893          	slli	a7,a2,0x3
 8001040:	410484b3          	sub	s1,s1,a6
 8001044:	4581                	li	a1,0
 8001046:	47bd                	li	a5,15
 8001048:	013ac833          	xor	a6,s5,s3
 800104c:	1a87e463          	bltu	a5,s0,80011f4 <__divdf3+0x242>
 8001050:	fffff797          	auipc	a5,0xfffff
 8001054:	23078793          	addi	a5,a5,560 # 8000280 <enable_mcycle_minstret+0x50>
 8001058:	040a                	slli	s0,s0,0x2
 800105a:	943e                	add	s0,s0,a5
 800105c:	4010                	lw	a2,0(s0)
 800105e:	963e                	add	a2,a2,a5
 8001060:	8602                	jr	a2
 8001062:	00c96733          	or	a4,s2,a2
 8001066:	80148493          	addi	s1,s1,-2047
 800106a:	10071263          	bnez	a4,800116e <__divdf3+0x1bc>
 800106e:	00246413          	ori	s0,s0,2
 8001072:	4881                	li	a7,0
 8001074:	4589                	li	a1,2
 8001076:	bfc1                	j	8001046 <__divdf3+0x94>
 8001078:	7ff00613          	li	a2,2047
 800107c:	4781                	li	a5,0
 800107e:	4701                	li	a4,0
 8001080:	07b2                	slli	a5,a5,0xc
 8001082:	50f2                	lw	ra,60(sp)
 8001084:	5462                	lw	s0,56(sp)
 8001086:	0652                	slli	a2,a2,0x14
 8001088:	83b1                	srli	a5,a5,0xc
 800108a:	087e                	slli	a6,a6,0x1f
 800108c:	8fd1                	or	a5,a5,a2
 800108e:	0107e7b3          	or	a5,a5,a6
 8001092:	54d2                	lw	s1,52(sp)
 8001094:	5942                	lw	s2,48(sp)
 8001096:	59b2                	lw	s3,44(sp)
 8001098:	5a22                	lw	s4,40(sp)
 800109a:	5a92                	lw	s5,36(sp)
 800109c:	5b02                	lw	s6,32(sp)
 800109e:	4bf2                	lw	s7,28(sp)
 80010a0:	853a                	mv	a0,a4
 80010a2:	85be                	mv	a1,a5
 80010a4:	6121                	addi	sp,sp,64
 80010a6:	8082                	ret
 80010a8:	4801                	li	a6,0
 80010aa:	7ff00613          	li	a2,2047
 80010ae:	000807b7          	lui	a5,0x80
 80010b2:	4701                	li	a4,0
 80010b4:	b7f1                	j	8001080 <__divdf3+0xce>
 80010b6:	00c96733          	or	a4,s2,a2
 80010ba:	c74d                	beqz	a4,8001164 <__divdf3+0x1b2>
 80010bc:	30090863          	beqz	s2,80013cc <__divdf3+0x41a>
 80010c0:	854a                	mv	a0,s2
 80010c2:	c432                	sw	a2,8(sp)
 80010c4:	3f7000ef          	jal	ra,8001cba <__clzsi2>
 80010c8:	4622                	lw	a2,8(sp)
 80010ca:	ff550713          	addi	a4,a0,-11
 80010ce:	47f5                	li	a5,29
 80010d0:	ff850693          	addi	a3,a0,-8
 80010d4:	8f99                	sub	a5,a5,a4
 80010d6:	00d91933          	sll	s2,s2,a3
 80010da:	00f657b3          	srl	a5,a2,a5
 80010de:	0127e733          	or	a4,a5,s2
 80010e2:	00d618b3          	sll	a7,a2,a3
 80010e6:	9526                	add	a0,a0,s1
 80010e8:	3f350493          	addi	s1,a0,1011
 80010ec:	4581                	li	a1,0
 80010ee:	bfa1                	j	8001046 <__divdf3+0x94>
 80010f0:	01246a33          	or	s4,s0,s2
 80010f4:	060a0363          	beqz	s4,800115a <__divdf3+0x1a8>
 80010f8:	c636                	sw	a3,12(sp)
 80010fa:	c432                	sw	a2,8(sp)
 80010fc:	2a040663          	beqz	s0,80013a8 <__divdf3+0x3f6>
 8001100:	8522                	mv	a0,s0
 8001102:	3b9000ef          	jal	ra,8001cba <__clzsi2>
 8001106:	4622                	lw	a2,8(sp)
 8001108:	46b2                	lw	a3,12(sp)
 800110a:	84aa                	mv	s1,a0
 800110c:	ff550713          	addi	a4,a0,-11
 8001110:	4a75                	li	s4,29
 8001112:	ff848b13          	addi	s6,s1,-8
 8001116:	40ea0a33          	sub	s4,s4,a4
 800111a:	01641433          	sll	s0,s0,s6
 800111e:	01495a33          	srl	s4,s2,s4
 8001122:	008a6a33          	or	s4,s4,s0
 8001126:	01691b33          	sll	s6,s2,s6
 800112a:	c0d00513          	li	a0,-1011
 800112e:	409504b3          	sub	s1,a0,s1
 8001132:	4401                	li	s0,0
 8001134:	4b81                	li	s7,0
 8001136:	b5f9                	j	8001004 <__divdf3+0x52>
 8001138:	01246a33          	or	s4,s0,s2
 800113c:	000a1863          	bnez	s4,800114c <__divdf3+0x19a>
 8001140:	4421                	li	s0,8
 8001142:	4b01                	li	s6,0
 8001144:	7ff00493          	li	s1,2047
 8001148:	4b89                	li	s7,2
 800114a:	bd6d                	j	8001004 <__divdf3+0x52>
 800114c:	8a22                	mv	s4,s0
 800114e:	8b4a                	mv	s6,s2
 8001150:	4431                	li	s0,12
 8001152:	7ff00493          	li	s1,2047
 8001156:	4b8d                	li	s7,3
 8001158:	b575                	j	8001004 <__divdf3+0x52>
 800115a:	4411                	li	s0,4
 800115c:	4b01                	li	s6,0
 800115e:	4481                	li	s1,0
 8001160:	4b85                	li	s7,1
 8001162:	b54d                	j	8001004 <__divdf3+0x52>
 8001164:	00146413          	ori	s0,s0,1
 8001168:	4881                	li	a7,0
 800116a:	4585                	li	a1,1
 800116c:	bde9                	j	8001046 <__divdf3+0x94>
 800116e:	00346413          	ori	s0,s0,3
 8001172:	874a                	mv	a4,s2
 8001174:	458d                	li	a1,3
 8001176:	bdc1                	j	8001046 <__divdf3+0x94>
 8001178:	2e050a63          	beqz	a0,800146c <__divdf3+0x4ba>
 800117c:	4785                	li	a5,1
 800117e:	8f89                	sub	a5,a5,a0
 8001180:	03800693          	li	a3,56
 8001184:	32f6dd63          	bge	a3,a5,80014be <__divdf3+0x50c>
 8001188:	4601                	li	a2,0
 800118a:	4781                	li	a5,0
 800118c:	4701                	li	a4,0
 800118e:	bdcd                	j	8001080 <__divdf3+0xce>
 8001190:	86ce                	mv	a3,s3
 8001192:	4789                	li	a5,2
 8001194:	3af58d63          	beq	a1,a5,800154e <__divdf3+0x59c>
 8001198:	478d                	li	a5,3
 800119a:	f0f587e3          	beq	a1,a5,80010a8 <__divdf3+0xf6>
 800119e:	4785                	li	a5,1
 80011a0:	8836                	mv	a6,a3
 80011a2:	fef583e3          	beq	a1,a5,8001188 <__divdf3+0x1d6>
 80011a6:	3ff48513          	addi	a0,s1,1023
 80011aa:	fca057e3          	blez	a0,8001178 <__divdf3+0x1c6>
 80011ae:	0078f793          	andi	a5,a7,7
 80011b2:	28079663          	bnez	a5,800143e <__divdf3+0x48c>
 80011b6:	0038d693          	srli	a3,a7,0x3
 80011ba:	00771793          	slli	a5,a4,0x7
 80011be:	0007d863          	bgez	a5,80011ce <__divdf3+0x21c>
 80011c2:	ff0007b7          	lui	a5,0xff000
 80011c6:	17fd                	addi	a5,a5,-1
 80011c8:	8f7d                	and	a4,a4,a5
 80011ca:	40048513          	addi	a0,s1,1024
 80011ce:	7fe00793          	li	a5,2046
 80011d2:	eaa7c3e3          	blt	a5,a0,8001078 <__divdf3+0xc6>
 80011d6:	01d71613          	slli	a2,a4,0x1d
 80011da:	00971793          	slli	a5,a4,0x9
 80011de:	83b1                	srli	a5,a5,0xc
 80011e0:	00d66733          	or	a4,a2,a3
 80011e4:	7ff57613          	andi	a2,a0,2047
 80011e8:	bd61                	j	8001080 <__divdf3+0xce>
 80011ea:	86d6                	mv	a3,s5
 80011ec:	8752                	mv	a4,s4
 80011ee:	88da                	mv	a7,s6
 80011f0:	85de                	mv	a1,s7
 80011f2:	b745                	j	8001192 <__divdf3+0x1e0>
 80011f4:	23476163          	bltu	a4,s4,8001416 <__divdf3+0x464>
 80011f8:	20ea0d63          	beq	s4,a4,8001412 <__divdf3+0x460>
 80011fc:	86da                	mv	a3,s6
 80011fe:	14fd                	addi	s1,s1,-1
 8001200:	8452                	mv	s0,s4
 8001202:	4b01                	li	s6,0
 8001204:	00871793          	slli	a5,a4,0x8
 8001208:	0188d313          	srli	t1,a7,0x18
 800120c:	00f36333          	or	t1,t1,a5
 8001210:	01035e93          	srli	t4,t1,0x10
 8001214:	03d457b3          	divu	a5,s0,t4
 8001218:	01031f13          	slli	t5,t1,0x10
 800121c:	010f5f13          	srli	t5,t5,0x10
 8001220:	0106d593          	srli	a1,a3,0x10
 8001224:	00889e13          	slli	t3,a7,0x8
 8001228:	03d47433          	remu	s0,s0,t4
 800122c:	02ff0733          	mul	a4,t5,a5
 8001230:	0442                	slli	s0,s0,0x10
 8001232:	8dc1                	or	a1,a1,s0
 8001234:	00e5fb63          	bgeu	a1,a4,800124a <__divdf3+0x298>
 8001238:	959a                	add	a1,a1,t1
 800123a:	fff78613          	addi	a2,a5,-1 # feffffff <_sp+0xdeff7fff>
 800123e:	2665ee63          	bltu	a1,t1,80014ba <__divdf3+0x508>
 8001242:	26e5fc63          	bgeu	a1,a4,80014ba <__divdf3+0x508>
 8001246:	17f9                	addi	a5,a5,-2
 8001248:	959a                	add	a1,a1,t1
 800124a:	8d99                	sub	a1,a1,a4
 800124c:	03d5d733          	divu	a4,a1,t4
 8001250:	06c2                	slli	a3,a3,0x10
 8001252:	82c1                	srli	a3,a3,0x10
 8001254:	03d5f5b3          	remu	a1,a1,t4
 8001258:	02ef0633          	mul	a2,t5,a4
 800125c:	05c2                	slli	a1,a1,0x10
 800125e:	8dd5                	or	a1,a1,a3
 8001260:	00c5fb63          	bgeu	a1,a2,8001276 <__divdf3+0x2c4>
 8001264:	959a                	add	a1,a1,t1
 8001266:	fff70693          	addi	a3,a4,-1 # ffffff <__stack_size+0xfff7ff>
 800126a:	2465e663          	bltu	a1,t1,80014b6 <__divdf3+0x504>
 800126e:	24c5f463          	bgeu	a1,a2,80014b6 <__divdf3+0x504>
 8001272:	1779                	addi	a4,a4,-2
 8001274:	959a                	add	a1,a1,t1
 8001276:	07c2                	slli	a5,a5,0x10
 8001278:	6441                	lui	s0,0x10
 800127a:	8f5d                	or	a4,a4,a5
 800127c:	fff40793          	addi	a5,s0,-1 # ffff <__stack_size+0xf7ff>
 8001280:	00f77533          	and	a0,a4,a5
 8001284:	01075893          	srli	a7,a4,0x10
 8001288:	010e5f93          	srli	t6,t3,0x10
 800128c:	00fe77b3          	and	a5,t3,a5
 8001290:	02f502b3          	mul	t0,a0,a5
 8001294:	40c586b3          	sub	a3,a1,a2
 8001298:	02f883b3          	mul	t2,a7,a5
 800129c:	0102d593          	srli	a1,t0,0x10
 80012a0:	02af8633          	mul	a2,t6,a0
 80012a4:	961e                	add	a2,a2,t2
 80012a6:	962e                	add	a2,a2,a1
 80012a8:	03f88533          	mul	a0,a7,t6
 80012ac:	00767363          	bgeu	a2,t2,80012b2 <__divdf3+0x300>
 80012b0:	9522                	add	a0,a0,s0
 80012b2:	68c1                	lui	a7,0x10
 80012b4:	18fd                	addi	a7,a7,-1
 80012b6:	01065593          	srli	a1,a2,0x10
 80012ba:	01167633          	and	a2,a2,a7
 80012be:	0642                	slli	a2,a2,0x10
 80012c0:	0112f8b3          	and	a7,t0,a7
 80012c4:	95aa                	add	a1,a1,a0
 80012c6:	9646                	add	a2,a2,a7
 80012c8:	12b6e663          	bltu	a3,a1,80013f4 <__divdf3+0x442>
 80012cc:	12b68263          	beq	a3,a1,80013f0 <__divdf3+0x43e>
 80012d0:	40cb0633          	sub	a2,s6,a2
 80012d4:	8e8d                	sub	a3,a3,a1
 80012d6:	00cb3b33          	sltu	s6,s6,a2
 80012da:	41668b33          	sub	s6,a3,s6
 80012de:	3ff48513          	addi	a0,s1,1023
 80012e2:	17630c63          	beq	t1,s6,800145a <__divdf3+0x4a8>
 80012e6:	03db58b3          	divu	a7,s6,t4
 80012ea:	01065593          	srli	a1,a2,0x10
 80012ee:	03db7b33          	remu	s6,s6,t4
 80012f2:	031f06b3          	mul	a3,t5,a7
 80012f6:	0b42                	slli	s6,s6,0x10
 80012f8:	0165eb33          	or	s6,a1,s6
 80012fc:	00db7b63          	bgeu	s6,a3,8001312 <__divdf3+0x360>
 8001300:	9b1a                	add	s6,s6,t1
 8001302:	fff88593          	addi	a1,a7,-1 # ffff <__stack_size+0xf7ff>
 8001306:	206b6d63          	bltu	s6,t1,8001520 <__divdf3+0x56e>
 800130a:	20db7b63          	bgeu	s6,a3,8001520 <__divdf3+0x56e>
 800130e:	18f9                	addi	a7,a7,-2
 8001310:	9b1a                	add	s6,s6,t1
 8001312:	40db0b33          	sub	s6,s6,a3
 8001316:	03db56b3          	divu	a3,s6,t4
 800131a:	0642                	slli	a2,a2,0x10
 800131c:	8241                	srli	a2,a2,0x10
 800131e:	03db7b33          	remu	s6,s6,t4
 8001322:	02df0f33          	mul	t5,t5,a3
 8001326:	0b42                	slli	s6,s6,0x10
 8001328:	01666633          	or	a2,a2,s6
 800132c:	01e67b63          	bgeu	a2,t5,8001342 <__divdf3+0x390>
 8001330:	961a                	add	a2,a2,t1
 8001332:	fff68593          	addi	a1,a3,-1 # 40020fff <_sp+0x20018fff>
 8001336:	1e666763          	bltu	a2,t1,8001524 <__divdf3+0x572>
 800133a:	1fe67563          	bgeu	a2,t5,8001524 <__divdf3+0x572>
 800133e:	16f9                	addi	a3,a3,-2
 8001340:	961a                	add	a2,a2,t1
 8001342:	08c2                	slli	a7,a7,0x10
 8001344:	00d8e8b3          	or	a7,a7,a3
 8001348:	01089593          	slli	a1,a7,0x10
 800134c:	0108d293          	srli	t0,a7,0x10
 8001350:	81c1                	srli	a1,a1,0x10
 8001352:	02f58eb3          	mul	t4,a1,a5
 8001356:	41e60633          	sub	a2,a2,t5
 800135a:	02bf85b3          	mul	a1,t6,a1
 800135e:	010ed693          	srli	a3,t4,0x10
 8001362:	02f287b3          	mul	a5,t0,a5
 8001366:	95be                	add	a1,a1,a5
 8001368:	96ae                	add	a3,a3,a1
 800136a:	025f8fb3          	mul	t6,t6,t0
 800136e:	00f6f463          	bgeu	a3,a5,8001376 <__divdf3+0x3c4>
 8001372:	67c1                	lui	a5,0x10
 8001374:	9fbe                	add	t6,t6,a5
 8001376:	65c1                	lui	a1,0x10
 8001378:	15fd                	addi	a1,a1,-1
 800137a:	0106d793          	srli	a5,a3,0x10
 800137e:	8eed                	and	a3,a3,a1
 8001380:	06c2                	slli	a3,a3,0x10
 8001382:	00befeb3          	and	t4,t4,a1
 8001386:	9fbe                	add	t6,t6,a5
 8001388:	96f6                	add	a3,a3,t4
 800138a:	09f67f63          	bgeu	a2,t6,8001428 <__divdf3+0x476>
 800138e:	961a                	add	a2,a2,t1
 8001390:	fff88793          	addi	a5,a7,-1
 8001394:	1a666963          	bltu	a2,t1,8001546 <__divdf3+0x594>
 8001398:	19f66863          	bltu	a2,t6,8001528 <__divdf3+0x576>
 800139c:	1bf60f63          	beq	a2,t6,800155a <__divdf3+0x5a8>
 80013a0:	88be                	mv	a7,a5
 80013a2:	0018e893          	ori	a7,a7,1
 80013a6:	b511                	j	80011aa <__divdf3+0x1f8>
 80013a8:	854a                	mv	a0,s2
 80013aa:	111000ef          	jal	ra,8001cba <__clzsi2>
 80013ae:	01550713          	addi	a4,a0,21
 80013b2:	45f1                	li	a1,28
 80013b4:	02050493          	addi	s1,a0,32
 80013b8:	4622                	lw	a2,8(sp)
 80013ba:	46b2                	lw	a3,12(sp)
 80013bc:	d4e5dae3          	bge	a1,a4,8001110 <__divdf3+0x15e>
 80013c0:	ff850413          	addi	s0,a0,-8
 80013c4:	00891a33          	sll	s4,s2,s0
 80013c8:	4b01                	li	s6,0
 80013ca:	b385                	j	800112a <__divdf3+0x178>
 80013cc:	8532                	mv	a0,a2
 80013ce:	c432                	sw	a2,8(sp)
 80013d0:	0eb000ef          	jal	ra,8001cba <__clzsi2>
 80013d4:	01550713          	addi	a4,a0,21
 80013d8:	46f1                	li	a3,28
 80013da:	87aa                	mv	a5,a0
 80013dc:	4622                	lw	a2,8(sp)
 80013de:	02050513          	addi	a0,a0,32
 80013e2:	cee6d6e3          	bge	a3,a4,80010ce <__divdf3+0x11c>
 80013e6:	17e1                	addi	a5,a5,-8
 80013e8:	00f61733          	sll	a4,a2,a5
 80013ec:	4881                	li	a7,0
 80013ee:	b9e5                	j	80010e6 <__divdf3+0x134>
 80013f0:	eecb70e3          	bgeu	s6,a2,80012d0 <__divdf3+0x31e>
 80013f4:	9b72                	add	s6,s6,t3
 80013f6:	01cb3533          	sltu	a0,s6,t3
 80013fa:	951a                	add	a0,a0,t1
 80013fc:	96aa                	add	a3,a3,a0
 80013fe:	fff70513          	addi	a0,a4,-1
 8001402:	02d37863          	bgeu	t1,a3,8001432 <__divdf3+0x480>
 8001406:	10b6e663          	bltu	a3,a1,8001512 <__divdf3+0x560>
 800140a:	10d58263          	beq	a1,a3,800150e <__divdf3+0x55c>
 800140e:	872a                	mv	a4,a0
 8001410:	b5c1                	j	80012d0 <__divdf3+0x31e>
 8001412:	df1b65e3          	bltu	s6,a7,80011fc <__divdf3+0x24a>
 8001416:	001b5593          	srli	a1,s6,0x1
 800141a:	01fa1693          	slli	a3,s4,0x1f
 800141e:	001a5413          	srli	s0,s4,0x1
 8001422:	8ecd                	or	a3,a3,a1
 8001424:	0b7e                	slli	s6,s6,0x1f
 8001426:	bbf9                	j	8001204 <__divdf3+0x252>
 8001428:	f7f61de3          	bne	a2,t6,80013a2 <__divdf3+0x3f0>
 800142c:	d6068fe3          	beqz	a3,80011aa <__divdf3+0x1f8>
 8001430:	bfb9                	j	800138e <__divdf3+0x3dc>
 8001432:	fcd31ee3          	bne	t1,a3,800140e <__divdf3+0x45c>
 8001436:	fdcb78e3          	bgeu	s6,t3,8001406 <__divdf3+0x454>
 800143a:	872a                	mv	a4,a0
 800143c:	bd51                	j	80012d0 <__divdf3+0x31e>
 800143e:	00f8f793          	andi	a5,a7,15
 8001442:	4691                	li	a3,4
 8001444:	d6d789e3          	beq	a5,a3,80011b6 <__divdf3+0x204>
 8001448:	ffc8b793          	sltiu	a5,a7,-4
 800144c:	00488693          	addi	a3,a7,4
 8001450:	0017c793          	xori	a5,a5,1
 8001454:	828d                	srli	a3,a3,0x3
 8001456:	973e                	add	a4,a4,a5
 8001458:	b38d                	j	80011ba <__divdf3+0x208>
 800145a:	4681                	li	a3,0
 800145c:	4785                	li	a5,1
 800145e:	fea04ce3          	bgtz	a0,8001456 <__divdf3+0x4a4>
 8001462:	58fd                	li	a7,-1
 8001464:	d0051ce3          	bnez	a0,800117c <__divdf3+0x1ca>
 8001468:	c0100493          	li	s1,-1023
 800146c:	4785                	li	a5,1
 800146e:	41e48513          	addi	a0,s1,1054
 8001472:	00a716b3          	sll	a3,a4,a0
 8001476:	00f8d633          	srl	a2,a7,a5
 800147a:	00a89533          	sll	a0,a7,a0
 800147e:	8ed1                	or	a3,a3,a2
 8001480:	00a03533          	snez	a0,a0
 8001484:	8ec9                	or	a3,a3,a0
 8001486:	0076f613          	andi	a2,a3,7
 800148a:	00f75733          	srl	a4,a4,a5
 800148e:	ce01                	beqz	a2,80014a6 <__divdf3+0x4f4>
 8001490:	00f6f793          	andi	a5,a3,15
 8001494:	4611                	li	a2,4
 8001496:	00c78863          	beq	a5,a2,80014a6 <__divdf3+0x4f4>
 800149a:	00468793          	addi	a5,a3,4
 800149e:	00d7b6b3          	sltu	a3,a5,a3
 80014a2:	9736                	add	a4,a4,a3
 80014a4:	86be                	mv	a3,a5
 80014a6:	00871793          	slli	a5,a4,0x8
 80014aa:	0407d863          	bgez	a5,80014fa <__divdf3+0x548>
 80014ae:	4605                	li	a2,1
 80014b0:	4781                	li	a5,0
 80014b2:	4701                	li	a4,0
 80014b4:	b6f1                	j	8001080 <__divdf3+0xce>
 80014b6:	8736                	mv	a4,a3
 80014b8:	bb7d                	j	8001276 <__divdf3+0x2c4>
 80014ba:	87b2                	mv	a5,a2
 80014bc:	b379                	j	800124a <__divdf3+0x298>
 80014be:	46fd                	li	a3,31
 80014c0:	faf6d7e3          	bge	a3,a5,800146e <__divdf3+0x4bc>
 80014c4:	5605                	li	a2,-31
 80014c6:	8e09                	sub	a2,a2,a0
 80014c8:	02000693          	li	a3,32
 80014cc:	00c75633          	srl	a2,a4,a2
 80014d0:	00d78863          	beq	a5,a3,80014e0 <__divdf3+0x52e>
 80014d4:	43e48793          	addi	a5,s1,1086
 80014d8:	00f717b3          	sll	a5,a4,a5
 80014dc:	00f8e8b3          	or	a7,a7,a5
 80014e0:	011036b3          	snez	a3,a7
 80014e4:	8ed1                	or	a3,a3,a2
 80014e6:	0076f613          	andi	a2,a3,7
 80014ea:	4781                	li	a5,0
 80014ec:	ce01                	beqz	a2,8001504 <__divdf3+0x552>
 80014ee:	00f6f793          	andi	a5,a3,15
 80014f2:	4611                	li	a2,4
 80014f4:	4701                	li	a4,0
 80014f6:	fac792e3          	bne	a5,a2,800149a <__divdf3+0x4e8>
 80014fa:	00971793          	slli	a5,a4,0x9
 80014fe:	01d71613          	slli	a2,a4,0x1d
 8001502:	83b1                	srli	a5,a5,0xc
 8001504:	0036d713          	srli	a4,a3,0x3
 8001508:	8f51                	or	a4,a4,a2
 800150a:	4601                	li	a2,0
 800150c:	be95                	j	8001080 <__divdf3+0xce>
 800150e:	f0cb70e3          	bgeu	s6,a2,800140e <__divdf3+0x45c>
 8001512:	9b72                	add	s6,s6,t3
 8001514:	01cb3533          	sltu	a0,s6,t3
 8001518:	951a                	add	a0,a0,t1
 800151a:	1779                	addi	a4,a4,-2
 800151c:	96aa                	add	a3,a3,a0
 800151e:	bb4d                	j	80012d0 <__divdf3+0x31e>
 8001520:	88ae                	mv	a7,a1
 8001522:	bbc5                	j	8001312 <__divdf3+0x360>
 8001524:	86ae                	mv	a3,a1
 8001526:	bd31                	j	8001342 <__divdf3+0x390>
 8001528:	001e1793          	slli	a5,t3,0x1
 800152c:	01c7be33          	sltu	t3,a5,t3
 8001530:	9372                	add	t1,t1,t3
 8001532:	961a                	add	a2,a2,t1
 8001534:	18f9                	addi	a7,a7,-2
 8001536:	8e3e                	mv	t3,a5
 8001538:	e7f615e3          	bne	a2,t6,80013a2 <__divdf3+0x3f0>
 800153c:	c6de07e3          	beq	t3,a3,80011aa <__divdf3+0x1f8>
 8001540:	0018e893          	ori	a7,a7,1
 8001544:	b19d                	j	80011aa <__divdf3+0x1f8>
 8001546:	88be                	mv	a7,a5
 8001548:	fff60ae3          	beq	a2,t6,800153c <__divdf3+0x58a>
 800154c:	bd99                	j	80013a2 <__divdf3+0x3f0>
 800154e:	8836                	mv	a6,a3
 8001550:	7ff00613          	li	a2,2047
 8001554:	4781                	li	a5,0
 8001556:	4701                	li	a4,0
 8001558:	b625                	j	8001080 <__divdf3+0xce>
 800155a:	fcde67e3          	bltu	t3,a3,8001528 <__divdf3+0x576>
 800155e:	88be                	mv	a7,a5
 8001560:	fede10e3          	bne	t3,a3,8001540 <__divdf3+0x58e>
 8001564:	b199                	j	80011aa <__divdf3+0x1f8>

08001566 <__ledf2>:
__ltdf2():
 8001566:	0145d713          	srli	a4,a1,0x14
 800156a:	001007b7          	lui	a5,0x100
 800156e:	17fd                	addi	a5,a5,-1
 8001570:	0146d813          	srli	a6,a3,0x14
 8001574:	7ff77713          	andi	a4,a4,2047
 8001578:	7ff00893          	li	a7,2047
 800157c:	00b7fe33          	and	t3,a5,a1
 8001580:	8eaa                	mv	t4,a0
 8001582:	8ff5                	and	a5,a5,a3
 8001584:	81fd                	srli	a1,a1,0x1f
 8001586:	8f32                	mv	t5,a2
 8001588:	7ff87813          	andi	a6,a6,2047
 800158c:	82fd                	srli	a3,a3,0x1f
 800158e:	03170e63          	beq	a4,a7,80015ca <__ledf2+0x64>
 8001592:	01180d63          	beq	a6,a7,80015ac <__ledf2+0x46>
 8001596:	e329                	bnez	a4,80015d8 <__ledf2+0x72>
 8001598:	00ae68b3          	or	a7,t3,a0
 800159c:	00081f63          	bnez	a6,80015ba <__ledf2+0x54>
 80015a0:	8e5d                	or	a2,a2,a5
 80015a2:	ee01                	bnez	a2,80015ba <__ledf2+0x54>
 80015a4:	4301                	li	t1,0
 80015a6:	04088c63          	beqz	a7,80015fe <__ledf2+0x98>
 80015aa:	a821                	j	80015c2 <__ledf2+0x5c>
 80015ac:	00c7e8b3          	or	a7,a5,a2
 80015b0:	4309                	li	t1,2
 80015b2:	04089663          	bnez	a7,80015fe <__ledf2+0x98>
 80015b6:	d36d                	beqz	a4,8001598 <__ledf2+0x32>
 80015b8:	a005                	j	80015d8 <__ledf2+0x72>
 80015ba:	04088463          	beqz	a7,8001602 <__ledf2+0x9c>
 80015be:	02d58563          	beq	a1,a3,80015e8 <__ledf2+0x82>
 80015c2:	4305                	li	t1,1
 80015c4:	cd8d                	beqz	a1,80015fe <__ledf2+0x98>
 80015c6:	537d                	li	t1,-1
 80015c8:	a81d                	j	80015fe <__ledf2+0x98>
 80015ca:	00ae68b3          	or	a7,t3,a0
 80015ce:	4309                	li	t1,2
 80015d0:	02089763          	bnez	a7,80015fe <__ledf2+0x98>
 80015d4:	02e80a63          	beq	a6,a4,8001608 <__ledf2+0xa2>
 80015d8:	00081463          	bnez	a6,80015e0 <__ledf2+0x7a>
 80015dc:	8e5d                	or	a2,a2,a5
 80015de:	d275                	beqz	a2,80015c2 <__ledf2+0x5c>
 80015e0:	fed591e3          	bne	a1,a3,80015c2 <__ledf2+0x5c>
 80015e4:	fce84fe3          	blt	a6,a4,80015c2 <__ledf2+0x5c>
 80015e8:	01074963          	blt	a4,a6,80015fa <__ledf2+0x94>
 80015ec:	fdc7ebe3          	bltu	a5,t3,80015c2 <__ledf2+0x5c>
 80015f0:	00fe0f63          	beq	t3,a5,800160e <__ledf2+0xa8>
 80015f4:	4301                	li	t1,0
 80015f6:	00fe7463          	bgeu	t3,a5,80015fe <__ledf2+0x98>
 80015fa:	d5f1                	beqz	a1,80015c6 <__ledf2+0x60>
 80015fc:	4305                	li	t1,1
 80015fe:	851a                	mv	a0,t1
 8001600:	8082                	ret
 8001602:	feed                	bnez	a3,80015fc <__ledf2+0x96>
 8001604:	537d                	li	t1,-1
 8001606:	bfe5                	j	80015fe <__ledf2+0x98>
 8001608:	8e5d                	or	a2,a2,a5
 800160a:	da79                	beqz	a2,80015e0 <__ledf2+0x7a>
 800160c:	bfcd                	j	80015fe <__ledf2+0x98>
 800160e:	fbdf6ae3          	bltu	t5,t4,80015c2 <__ledf2+0x5c>
 8001612:	4301                	li	t1,0
 8001614:	ffeef5e3          	bgeu	t4,t5,80015fe <__ledf2+0x98>
 8001618:	f1f5                	bnez	a1,80015fc <__ledf2+0x96>
 800161a:	b775                	j	80015c6 <__ledf2+0x60>

0800161c <__muldf3>:
__muldf3():
 800161c:	7139                	addi	sp,sp,-64
 800161e:	d84a                	sw	s2,48(sp)
 8001620:	0145d913          	srli	s2,a1,0x14
 8001624:	d64e                	sw	s3,44(sp)
 8001626:	d452                	sw	s4,40(sp)
 8001628:	d256                	sw	s5,36(sp)
 800162a:	00c59993          	slli	s3,a1,0xc
 800162e:	de06                	sw	ra,60(sp)
 8001630:	dc22                	sw	s0,56(sp)
 8001632:	da26                	sw	s1,52(sp)
 8001634:	d05a                	sw	s6,32(sp)
 8001636:	ce5e                	sw	s7,28(sp)
 8001638:	7ff97913          	andi	s2,s2,2047
 800163c:	8a2a                	mv	s4,a0
 800163e:	00c9d993          	srli	s3,s3,0xc
 8001642:	01f5da93          	srli	s5,a1,0x1f
 8001646:	0e090d63          	beqz	s2,8001740 <__muldf3+0x124>
 800164a:	7ff00793          	li	a5,2047
 800164e:	18f90463          	beq	s2,a5,80017d6 <__muldf3+0x1ba>
 8001652:	01d55413          	srli	s0,a0,0x1d
 8001656:	098e                	slli	s3,s3,0x3
 8001658:	013469b3          	or	s3,s0,s3
 800165c:	00800437          	lui	s0,0x800
 8001660:	0089e433          	or	s0,s3,s0
 8001664:	00351493          	slli	s1,a0,0x3
 8001668:	c0190913          	addi	s2,s2,-1023
 800166c:	4981                	li	s3,0
 800166e:	4b81                	li	s7,0
 8001670:	0146d713          	srli	a4,a3,0x14
 8001674:	00c69a13          	slli	s4,a3,0xc
 8001678:	7ff77713          	andi	a4,a4,2047
 800167c:	85b2                	mv	a1,a2
 800167e:	00ca5a13          	srli	s4,s4,0xc
 8001682:	01f6db13          	srli	s6,a3,0x1f
 8001686:	10070a63          	beqz	a4,800179a <__muldf3+0x17e>
 800168a:	7ff00793          	li	a5,2047
 800168e:	04f70363          	beq	a4,a5,80016d4 <__muldf3+0xb8>
 8001692:	01d65793          	srli	a5,a2,0x1d
 8001696:	0a0e                	slli	s4,s4,0x3
 8001698:	0147ea33          	or	s4,a5,s4
 800169c:	c0170713          	addi	a4,a4,-1023
 80016a0:	008007b7          	lui	a5,0x800
 80016a4:	00fa67b3          	or	a5,s4,a5
 80016a8:	00361593          	slli	a1,a2,0x3
 80016ac:	993a                	add	s2,s2,a4
 80016ae:	4881                	li	a7,0
 80016b0:	016ac733          	xor	a4,s5,s6
 80016b4:	46bd                	li	a3,15
 80016b6:	853a                	mv	a0,a4
 80016b8:	00190813          	addi	a6,s2,1
 80016bc:	1736e663          	bltu	a3,s3,8001828 <__muldf3+0x20c>
 80016c0:	fffff617          	auipc	a2,0xfffff
 80016c4:	c0060613          	addi	a2,a2,-1024 # 80002c0 <enable_mcycle_minstret+0x90>
 80016c8:	098a                	slli	s3,s3,0x2
 80016ca:	99b2                	add	s3,s3,a2
 80016cc:	0009a683          	lw	a3,0(s3)
 80016d0:	96b2                	add	a3,a3,a2
 80016d2:	8682                	jr	a3
 80016d4:	00ca67b3          	or	a5,s4,a2
 80016d8:	7ff90913          	addi	s2,s2,2047
 80016dc:	12079763          	bnez	a5,800180a <__muldf3+0x1ee>
 80016e0:	0029e993          	ori	s3,s3,2
 80016e4:	4581                	li	a1,0
 80016e6:	4889                	li	a7,2
 80016e8:	b7e1                	j	80016b0 <__muldf3+0x94>
 80016ea:	4701                	li	a4,0
 80016ec:	7ff00793          	li	a5,2047
 80016f0:	00080437          	lui	s0,0x80
 80016f4:	4481                	li	s1,0
 80016f6:	0432                	slli	s0,s0,0xc
 80016f8:	07d2                	slli	a5,a5,0x14
 80016fa:	8031                	srli	s0,s0,0xc
 80016fc:	077e                	slli	a4,a4,0x1f
 80016fe:	8c5d                	or	s0,s0,a5
 8001700:	8c59                	or	s0,s0,a4
 8001702:	85a2                	mv	a1,s0
 8001704:	50f2                	lw	ra,60(sp)
 8001706:	5462                	lw	s0,56(sp)
 8001708:	8526                	mv	a0,s1
 800170a:	5942                	lw	s2,48(sp)
 800170c:	54d2                	lw	s1,52(sp)
 800170e:	59b2                	lw	s3,44(sp)
 8001710:	5a22                	lw	s4,40(sp)
 8001712:	5a92                	lw	s5,36(sp)
 8001714:	5b02                	lw	s6,32(sp)
 8001716:	4bf2                	lw	s7,28(sp)
 8001718:	6121                	addi	sp,sp,64
 800171a:	8082                	ret
 800171c:	855a                	mv	a0,s6
 800171e:	843e                	mv	s0,a5
 8001720:	84ae                	mv	s1,a1
 8001722:	8bc6                	mv	s7,a7
 8001724:	4789                	li	a5,2
 8001726:	0efb8b63          	beq	s7,a5,800181c <__muldf3+0x200>
 800172a:	478d                	li	a5,3
 800172c:	fafb8fe3          	beq	s7,a5,80016ea <__muldf3+0xce>
 8001730:	4785                	li	a5,1
 8001732:	872a                	mv	a4,a0
 8001734:	38fb9a63          	bne	s7,a5,8001ac8 <__muldf3+0x4ac>
 8001738:	4781                	li	a5,0
 800173a:	4401                	li	s0,0
 800173c:	4481                	li	s1,0
 800173e:	bf65                	j	80016f6 <__muldf3+0xda>
 8001740:	00a9e433          	or	s0,s3,a0
 8001744:	cc55                	beqz	s0,8001800 <__muldf3+0x1e4>
 8001746:	c636                	sw	a3,12(sp)
 8001748:	c432                	sw	a2,8(sp)
 800174a:	2a098963          	beqz	s3,80019fc <__muldf3+0x3e0>
 800174e:	854e                	mv	a0,s3
 8001750:	23ad                	jal	8001cba <__clzsi2>
 8001752:	4622                	lw	a2,8(sp)
 8001754:	46b2                	lw	a3,12(sp)
 8001756:	87aa                	mv	a5,a0
 8001758:	ff550713          	addi	a4,a0,-11
 800175c:	4475                	li	s0,29
 800175e:	ff878493          	addi	s1,a5,-8 # 7ffff8 <__stack_size+0x7ff7f8>
 8001762:	8c19                	sub	s0,s0,a4
 8001764:	009999b3          	sll	s3,s3,s1
 8001768:	008a5433          	srl	s0,s4,s0
 800176c:	01346433          	or	s0,s0,s3
 8001770:	009a14b3          	sll	s1,s4,s1
 8001774:	0146d713          	srli	a4,a3,0x14
 8001778:	c0d00913          	li	s2,-1011
 800177c:	00c69a13          	slli	s4,a3,0xc
 8001780:	7ff77713          	andi	a4,a4,2047
 8001784:	40f90933          	sub	s2,s2,a5
 8001788:	4981                	li	s3,0
 800178a:	4b81                	li	s7,0
 800178c:	85b2                	mv	a1,a2
 800178e:	00ca5a13          	srli	s4,s4,0xc
 8001792:	01f6db13          	srli	s6,a3,0x1f
 8001796:	ee071ae3          	bnez	a4,800168a <__muldf3+0x6e>
 800179a:	00ca67b3          	or	a5,s4,a2
 800179e:	c7a9                	beqz	a5,80017e8 <__muldf3+0x1cc>
 80017a0:	220a0e63          	beqz	s4,80019dc <__muldf3+0x3c0>
 80017a4:	8552                	mv	a0,s4
 80017a6:	c432                	sw	a2,8(sp)
 80017a8:	2b09                	jal	8001cba <__clzsi2>
 80017aa:	4622                	lw	a2,8(sp)
 80017ac:	872a                	mv	a4,a0
 80017ae:	ff550693          	addi	a3,a0,-11
 80017b2:	47f5                	li	a5,29
 80017b4:	ff870593          	addi	a1,a4,-8
 80017b8:	8f95                	sub	a5,a5,a3
 80017ba:	00ba1a33          	sll	s4,s4,a1
 80017be:	00f657b3          	srl	a5,a2,a5
 80017c2:	0147e7b3          	or	a5,a5,s4
 80017c6:	00b615b3          	sll	a1,a2,a1
 80017ca:	40e90933          	sub	s2,s2,a4
 80017ce:	c0d90913          	addi	s2,s2,-1011
 80017d2:	4881                	li	a7,0
 80017d4:	bdf1                	j	80016b0 <__muldf3+0x94>
 80017d6:	00a9e433          	or	s0,s3,a0
 80017da:	ec01                	bnez	s0,80017f2 <__muldf3+0x1d6>
 80017dc:	49a1                	li	s3,8
 80017de:	4481                	li	s1,0
 80017e0:	7ff00913          	li	s2,2047
 80017e4:	4b89                	li	s7,2
 80017e6:	b569                	j	8001670 <__muldf3+0x54>
 80017e8:	0019e993          	ori	s3,s3,1
 80017ec:	4581                	li	a1,0
 80017ee:	4885                	li	a7,1
 80017f0:	b5c1                	j	80016b0 <__muldf3+0x94>
 80017f2:	844e                	mv	s0,s3
 80017f4:	84aa                	mv	s1,a0
 80017f6:	49b1                	li	s3,12
 80017f8:	7ff00913          	li	s2,2047
 80017fc:	4b8d                	li	s7,3
 80017fe:	bd8d                	j	8001670 <__muldf3+0x54>
 8001800:	4991                	li	s3,4
 8001802:	4481                	li	s1,0
 8001804:	4901                	li	s2,0
 8001806:	4b85                	li	s7,1
 8001808:	b5a5                	j	8001670 <__muldf3+0x54>
 800180a:	0039e993          	ori	s3,s3,3
 800180e:	87d2                	mv	a5,s4
 8001810:	488d                	li	a7,3
 8001812:	bd79                	j	80016b0 <__muldf3+0x94>
 8001814:	4789                	li	a5,2
 8001816:	8556                	mv	a0,s5
 8001818:	f0fb99e3          	bne	s7,a5,800172a <__muldf3+0x10e>
 800181c:	872a                	mv	a4,a0
 800181e:	7ff00793          	li	a5,2047
 8001822:	4401                	li	s0,0
 8001824:	4481                	li	s1,0
 8001826:	bdc1                	j	80016f6 <__muldf3+0xda>
 8001828:	6ec1                	lui	t4,0x10
 800182a:	fffe8613          	addi	a2,t4,-1 # ffff <__stack_size+0xf7ff>
 800182e:	0104d693          	srli	a3,s1,0x10
 8001832:	0105de13          	srli	t3,a1,0x10
 8001836:	8cf1                	and	s1,s1,a2
 8001838:	8df1                	and	a1,a1,a2
 800183a:	02958633          	mul	a2,a1,s1
 800183e:	02b68333          	mul	t1,a3,a1
 8001842:	01065893          	srli	a7,a2,0x10
 8001846:	029e0533          	mul	a0,t3,s1
 800184a:	951a                	add	a0,a0,t1
 800184c:	98aa                	add	a7,a7,a0
 800184e:	03c682b3          	mul	t0,a3,t3
 8001852:	0068f363          	bgeu	a7,t1,8001858 <__muldf3+0x23c>
 8001856:	92f6                	add	t0,t0,t4
 8001858:	6fc1                	lui	t6,0x10
 800185a:	ffff8313          	addi	t1,t6,-1 # ffff <__stack_size+0xf7ff>
 800185e:	0067f533          	and	a0,a5,t1
 8001862:	0107d393          	srli	t2,a5,0x10
 8001866:	0068f7b3          	and	a5,a7,t1
 800186a:	07c2                	slli	a5,a5,0x10
 800186c:	00667333          	and	t1,a2,t1
 8001870:	933e                	add	t1,t1,a5
 8001872:	02950633          	mul	a2,a0,s1
 8001876:	0108d893          	srli	a7,a7,0x10
 800187a:	02a687b3          	mul	a5,a3,a0
 800187e:	01065f13          	srli	t5,a2,0x10
 8001882:	029384b3          	mul	s1,t2,s1
 8001886:	94be                	add	s1,s1,a5
 8001888:	94fa                	add	s1,s1,t5
 800188a:	02768eb3          	mul	t4,a3,t2
 800188e:	00f4f363          	bgeu	s1,a5,8001894 <__muldf3+0x278>
 8001892:	9efe                	add	t4,t4,t6
 8001894:	6a41                	lui	s4,0x10
 8001896:	fffa0793          	addi	a5,s4,-1 # ffff <__stack_size+0xf7ff>
 800189a:	01045f93          	srli	t6,s0,0x10
 800189e:	00f476b3          	and	a3,s0,a5
 80018a2:	00f4f9b3          	and	s3,s1,a5
 80018a6:	8e7d                	and	a2,a2,a5
 80018a8:	80c1                	srli	s1,s1,0x10
 80018aa:	02d58433          	mul	s0,a1,a3
 80018ae:	09c2                	slli	s3,s3,0x10
 80018b0:	01d48f33          	add	t5,s1,t4
 80018b4:	99b2                	add	s3,s3,a2
 80018b6:	98ce                	add	a7,a7,s3
 80018b8:	02de07b3          	mul	a5,t3,a3
 80018bc:	01045e93          	srli	t4,s0,0x10
 80018c0:	02bf85b3          	mul	a1,t6,a1
 80018c4:	97ae                	add	a5,a5,a1
 80018c6:	9ebe                	add	t4,t4,a5
 80018c8:	03fe0e33          	mul	t3,t3,t6
 80018cc:	00bef363          	bgeu	t4,a1,80018d2 <__muldf3+0x2b6>
 80018d0:	9e52                	add	t3,t3,s4
 80018d2:	67c1                	lui	a5,0x10
 80018d4:	fff78593          	addi	a1,a5,-1 # ffff <__stack_size+0xf7ff>
 80018d8:	00bef633          	and	a2,t4,a1
 80018dc:	8c6d                	and	s0,s0,a1
 80018de:	0642                	slli	a2,a2,0x10
 80018e0:	9622                	add	a2,a2,s0
 80018e2:	010ede93          	srli	t4,t4,0x10
 80018e6:	02d505b3          	mul	a1,a0,a3
 80018ea:	9e76                	add	t3,t3,t4
 80018ec:	02af8533          	mul	a0,t6,a0
 80018f0:	0105d413          	srli	s0,a1,0x10
 80018f4:	02d386b3          	mul	a3,t2,a3
 80018f8:	96aa                	add	a3,a3,a0
 80018fa:	96a2                	add	a3,a3,s0
 80018fc:	03f38fb3          	mul	t6,t2,t6
 8001900:	00a6f363          	bgeu	a3,a0,8001906 <__muldf3+0x2ea>
 8001904:	9fbe                	add	t6,t6,a5
 8001906:	6541                	lui	a0,0x10
 8001908:	157d                	addi	a0,a0,-1
 800190a:	00a6f7b3          	and	a5,a3,a0
 800190e:	07c2                	slli	a5,a5,0x10
 8001910:	8d6d                	and	a0,a0,a1
 8001912:	97aa                	add	a5,a5,a0
 8001914:	005885b3          	add	a1,a7,t0
 8001918:	0135b9b3          	sltu	s3,a1,s3
 800191c:	97fa                	add	a5,a5,t5
 800191e:	95b2                	add	a1,a1,a2
 8001920:	01378433          	add	s0,a5,s3
 8001924:	00c5b633          	sltu	a2,a1,a2
 8001928:	01c40eb3          	add	t4,s0,t3
 800192c:	00ce8533          	add	a0,t4,a2
 8001930:	01343433          	sltu	s0,s0,s3
 8001934:	01e7b7b3          	sltu	a5,a5,t5
 8001938:	8fc1                	or	a5,a5,s0
 800193a:	01cebe33          	sltu	t3,t4,t3
 800193e:	0106d413          	srli	s0,a3,0x10
 8001942:	00c53633          	sltu	a2,a0,a2
 8001946:	943e                	add	s0,s0,a5
 8001948:	00ce6633          	or	a2,t3,a2
 800194c:	00959493          	slli	s1,a1,0x9
 8001950:	9432                	add	s0,s0,a2
 8001952:	947e                	add	s0,s0,t6
 8001954:	0064e4b3          	or	s1,s1,t1
 8001958:	0426                	slli	s0,s0,0x9
 800195a:	01755693          	srli	a3,a0,0x17
 800195e:	009034b3          	snez	s1,s1
 8001962:	81dd                	srli	a1,a1,0x17
 8001964:	00951793          	slli	a5,a0,0x9
 8001968:	8ccd                	or	s1,s1,a1
 800196a:	8c55                	or	s0,s0,a3
 800196c:	8cdd                	or	s1,s1,a5
 800196e:	00741793          	slli	a5,s0,0x7
 8001972:	0007db63          	bgez	a5,8001988 <__muldf3+0x36c>
 8001976:	0014d793          	srli	a5,s1,0x1
 800197a:	8885                	andi	s1,s1,1
 800197c:	01f41693          	slli	a3,s0,0x1f
 8001980:	8cdd                	or	s1,s1,a5
 8001982:	8cd5                	or	s1,s1,a3
 8001984:	8005                	srli	s0,s0,0x1
 8001986:	8942                	mv	s2,a6
 8001988:	3ff90793          	addi	a5,s2,1023
 800198c:	08f05763          	blez	a5,8001a1a <__muldf3+0x3fe>
 8001990:	0074f693          	andi	a3,s1,7
 8001994:	ce81                	beqz	a3,80019ac <__muldf3+0x390>
 8001996:	00f4f693          	andi	a3,s1,15
 800199a:	4611                	li	a2,4
 800199c:	00c68863          	beq	a3,a2,80019ac <__muldf3+0x390>
 80019a0:	00448693          	addi	a3,s1,4
 80019a4:	0096b4b3          	sltu	s1,a3,s1
 80019a8:	9426                	add	s0,s0,s1
 80019aa:	84b6                	mv	s1,a3
 80019ac:	00741693          	slli	a3,s0,0x7
 80019b0:	0006d863          	bgez	a3,80019c0 <__muldf3+0x3a4>
 80019b4:	ff0007b7          	lui	a5,0xff000
 80019b8:	17fd                	addi	a5,a5,-1
 80019ba:	8c7d                	and	s0,s0,a5
 80019bc:	40090793          	addi	a5,s2,1024
 80019c0:	7fe00693          	li	a3,2046
 80019c4:	0ef6cd63          	blt	a3,a5,8001abe <__muldf3+0x4a2>
 80019c8:	0034d693          	srli	a3,s1,0x3
 80019cc:	01d41493          	slli	s1,s0,0x1d
 80019d0:	0426                	slli	s0,s0,0x9
 80019d2:	8cd5                	or	s1,s1,a3
 80019d4:	8031                	srli	s0,s0,0xc
 80019d6:	7ff7f793          	andi	a5,a5,2047
 80019da:	bb31                	j	80016f6 <__muldf3+0xda>
 80019dc:	8532                	mv	a0,a2
 80019de:	c432                	sw	a2,8(sp)
 80019e0:	2ce9                	jal	8001cba <__clzsi2>
 80019e2:	01550693          	addi	a3,a0,21 # 10015 <__stack_size+0xf815>
 80019e6:	47f1                	li	a5,28
 80019e8:	02050713          	addi	a4,a0,32
 80019ec:	4622                	lw	a2,8(sp)
 80019ee:	dcd7d2e3          	bge	a5,a3,80017b2 <__muldf3+0x196>
 80019f2:	1561                	addi	a0,a0,-8
 80019f4:	00a617b3          	sll	a5,a2,a0
 80019f8:	4581                	li	a1,0
 80019fa:	bbc1                	j	80017ca <__muldf3+0x1ae>
 80019fc:	2c7d                	jal	8001cba <__clzsi2>
 80019fe:	01550713          	addi	a4,a0,21
 8001a02:	45f1                	li	a1,28
 8001a04:	02050793          	addi	a5,a0,32
 8001a08:	4622                	lw	a2,8(sp)
 8001a0a:	46b2                	lw	a3,12(sp)
 8001a0c:	d4e5d8e3          	bge	a1,a4,800175c <__muldf3+0x140>
 8001a10:	1561                	addi	a0,a0,-8
 8001a12:	00aa1433          	sll	s0,s4,a0
 8001a16:	4481                	li	s1,0
 8001a18:	bbb1                	j	8001774 <__muldf3+0x158>
 8001a1a:	4685                	li	a3,1
 8001a1c:	8e9d                	sub	a3,a3,a5
 8001a1e:	e7b1                	bnez	a5,8001a6a <__muldf3+0x44e>
 8001a20:	41e90913          	addi	s2,s2,1054
 8001a24:	012497b3          	sll	a5,s1,s2
 8001a28:	00d4d4b3          	srl	s1,s1,a3
 8001a2c:	01241933          	sll	s2,s0,s2
 8001a30:	00f037b3          	snez	a5,a5
 8001a34:	009964b3          	or	s1,s2,s1
 8001a38:	8cdd                	or	s1,s1,a5
 8001a3a:	0074f793          	andi	a5,s1,7
 8001a3e:	00d456b3          	srl	a3,s0,a3
 8001a42:	cf81                	beqz	a5,8001a5a <__muldf3+0x43e>
 8001a44:	00f4f793          	andi	a5,s1,15
 8001a48:	4611                	li	a2,4
 8001a4a:	00c78863          	beq	a5,a2,8001a5a <__muldf3+0x43e>
 8001a4e:	00448793          	addi	a5,s1,4
 8001a52:	0097b4b3          	sltu	s1,a5,s1
 8001a56:	96a6                	add	a3,a3,s1
 8001a58:	84be                	mv	s1,a5
 8001a5a:	00869793          	slli	a5,a3,0x8
 8001a5e:	0407d863          	bgez	a5,8001aae <__muldf3+0x492>
 8001a62:	4785                	li	a5,1
 8001a64:	4401                	li	s0,0
 8001a66:	4481                	li	s1,0
 8001a68:	b179                	j	80016f6 <__muldf3+0xda>
 8001a6a:	03800613          	li	a2,56
 8001a6e:	ccd645e3          	blt	a2,a3,8001738 <__muldf3+0x11c>
 8001a72:	467d                	li	a2,31
 8001a74:	fad656e3          	bge	a2,a3,8001a20 <__muldf3+0x404>
 8001a78:	5605                	li	a2,-31
 8001a7a:	40f607b3          	sub	a5,a2,a5
 8001a7e:	02000593          	li	a1,32
 8001a82:	00f45633          	srl	a2,s0,a5
 8001a86:	00b68763          	beq	a3,a1,8001a94 <__muldf3+0x478>
 8001a8a:	43e90913          	addi	s2,s2,1086
 8001a8e:	012417b3          	sll	a5,s0,s2
 8001a92:	8cdd                	or	s1,s1,a5
 8001a94:	009034b3          	snez	s1,s1
 8001a98:	8cd1                	or	s1,s1,a2
 8001a9a:	0074f693          	andi	a3,s1,7
 8001a9e:	4401                	li	s0,0
 8001aa0:	ca99                	beqz	a3,8001ab6 <__muldf3+0x49a>
 8001aa2:	00f4f793          	andi	a5,s1,15
 8001aa6:	4611                	li	a2,4
 8001aa8:	4681                	li	a3,0
 8001aaa:	fac792e3          	bne	a5,a2,8001a4e <__muldf3+0x432>
 8001aae:	00969413          	slli	s0,a3,0x9
 8001ab2:	8031                	srli	s0,s0,0xc
 8001ab4:	06f6                	slli	a3,a3,0x1d
 8001ab6:	808d                	srli	s1,s1,0x3
 8001ab8:	8cd5                	or	s1,s1,a3
 8001aba:	4781                	li	a5,0
 8001abc:	b92d                	j	80016f6 <__muldf3+0xda>
 8001abe:	7ff00793          	li	a5,2047
 8001ac2:	4401                	li	s0,0
 8001ac4:	4481                	li	s1,0
 8001ac6:	b905                	j	80016f6 <__muldf3+0xda>
 8001ac8:	8942                	mv	s2,a6
 8001aca:	bd7d                	j	8001988 <__muldf3+0x36c>

08001acc <__floatunsidf>:
__floatunsidf():
 8001acc:	cd15                	beqz	a0,8001b08 <__floatunsidf+0x3c>
 8001ace:	1141                	addi	sp,sp,-16
 8001ad0:	c422                	sw	s0,8(sp)
 8001ad2:	c606                	sw	ra,12(sp)
 8001ad4:	842a                	mv	s0,a0
 8001ad6:	22d5                	jal	8001cba <__clzsi2>
 8001ad8:	41e00693          	li	a3,1054
 8001adc:	8e89                	sub	a3,a3,a0
 8001ade:	47a9                	li	a5,10
 8001ae0:	7ff6f693          	andi	a3,a3,2047
 8001ae4:	02a7dc63          	bge	a5,a0,8001b1c <__floatunsidf+0x50>
 8001ae8:	1555                	addi	a0,a0,-11
 8001aea:	00a417b3          	sll	a5,s0,a0
 8001aee:	07b2                	slli	a5,a5,0xc
 8001af0:	83b1                	srli	a5,a5,0xc
 8001af2:	4701                	li	a4,0
 8001af4:	40b2                	lw	ra,12(sp)
 8001af6:	4422                	lw	s0,8(sp)
 8001af8:	07b2                	slli	a5,a5,0xc
 8001afa:	06d2                	slli	a3,a3,0x14
 8001afc:	83b1                	srli	a5,a5,0xc
 8001afe:	8fd5                	or	a5,a5,a3
 8001b00:	853a                	mv	a0,a4
 8001b02:	85be                	mv	a1,a5
 8001b04:	0141                	addi	sp,sp,16
 8001b06:	8082                	ret
 8001b08:	4781                	li	a5,0
 8001b0a:	4681                	li	a3,0
 8001b0c:	07b2                	slli	a5,a5,0xc
 8001b0e:	06d2                	slli	a3,a3,0x14
 8001b10:	83b1                	srli	a5,a5,0xc
 8001b12:	4701                	li	a4,0
 8001b14:	8fd5                	or	a5,a5,a3
 8001b16:	853a                	mv	a0,a4
 8001b18:	85be                	mv	a1,a5
 8001b1a:	8082                	ret
 8001b1c:	472d                	li	a4,11
 8001b1e:	8f09                	sub	a4,a4,a0
 8001b20:	00e457b3          	srl	a5,s0,a4
 8001b24:	07b2                	slli	a5,a5,0xc
 8001b26:	01550713          	addi	a4,a0,21
 8001b2a:	00e41733          	sll	a4,s0,a4
 8001b2e:	83b1                	srli	a5,a5,0xc
 8001b30:	b7d1                	j	8001af4 <__floatunsidf+0x28>

08001b32 <__floatundidf>:
__floatundidf():
 8001b32:	00b567b3          	or	a5,a0,a1
 8001b36:	cf9d                	beqz	a5,8001b74 <__floatundidf+0x42>
 8001b38:	1141                	addi	sp,sp,-16
 8001b3a:	c422                	sw	s0,8(sp)
 8001b3c:	c226                	sw	s1,4(sp)
 8001b3e:	c04a                	sw	s2,0(sp)
 8001b40:	c606                	sw	ra,12(sp)
 8001b42:	84aa                	mv	s1,a0
 8001b44:	892e                	mv	s2,a1
 8001b46:	842e                	mv	s0,a1
 8001b48:	c1a1                	beqz	a1,8001b88 <__floatundidf+0x56>
 8001b4a:	852e                	mv	a0,a1
 8001b4c:	22bd                	jal	8001cba <__clzsi2>
 8001b4e:	43e00693          	li	a3,1086
 8001b52:	8e89                	sub	a3,a3,a0
 8001b54:	43300793          	li	a5,1075
 8001b58:	06d7c463          	blt	a5,a3,8001bc0 <__floatundidf+0x8e>
 8001b5c:	00c91793          	slli	a5,s2,0xc
 8001b60:	462d                	li	a2,11
 8001b62:	8726                	mv	a4,s1
 8001b64:	7ff6f693          	andi	a3,a3,2047
 8001b68:	83b1                	srli	a5,a5,0xc
 8001b6a:	0ca65c63          	bge	a2,a0,8001c42 <__floatundidf+0x110>
 8001b6e:	ff550613          	addi	a2,a0,-11
 8001b72:	a80d                	j	8001ba4 <__floatundidf+0x72>
 8001b74:	4781                	li	a5,0
 8001b76:	4681                	li	a3,0
 8001b78:	07b2                	slli	a5,a5,0xc
 8001b7a:	06d2                	slli	a3,a3,0x14
 8001b7c:	83b1                	srli	a5,a5,0xc
 8001b7e:	4701                	li	a4,0
 8001b80:	8fd5                	or	a5,a5,a3
 8001b82:	853a                	mv	a0,a4
 8001b84:	85be                	mv	a1,a5
 8001b86:	8082                	ret
 8001b88:	2a0d                	jal	8001cba <__clzsi2>
 8001b8a:	862a                	mv	a2,a0
 8001b8c:	43e00693          	li	a3,1086
 8001b90:	02050513          	addi	a0,a0,32
 8001b94:	8e89                	sub	a3,a3,a0
 8001b96:	02a00713          	li	a4,42
 8001b9a:	7ff6f693          	andi	a3,a3,2047
 8001b9e:	0ca74c63          	blt	a4,a0,8001c76 <__floatundidf+0x144>
 8001ba2:	0655                	addi	a2,a2,21
 8001ba4:	02b00713          	li	a4,43
 8001ba8:	8f09                	sub	a4,a4,a0
 8001baa:	00c917b3          	sll	a5,s2,a2
 8001bae:	00e4d733          	srl	a4,s1,a4
 8001bb2:	8f5d                	or	a4,a4,a5
 8001bb4:	00c71793          	slli	a5,a4,0xc
 8001bb8:	83b1                	srli	a5,a5,0xc
 8001bba:	00c49733          	sll	a4,s1,a2
 8001bbe:	a051                	j	8001c42 <__floatundidf+0x110>
 8001bc0:	43600793          	li	a5,1078
 8001bc4:	02d7d963          	bge	a5,a3,8001bf6 <__floatundidf+0xc4>
 8001bc8:	01850713          	addi	a4,a0,24
 8001bcc:	03850793          	addi	a5,a0,56
 8001bd0:	0c074763          	bltz	a4,8001c9e <__floatundidf+0x16c>
 8001bd4:	00e49633          	sll	a2,s1,a4
 8001bd8:	4701                	li	a4,0
 8001bda:	4421                	li	s0,8
 8001bdc:	8c09                	sub	s0,s0,a0
 8001bde:	8f51                	or	a4,a4,a2
 8001be0:	fe040793          	addi	a5,s0,-32 # 7ffe0 <__stack_size+0x7f7e0>
 8001be4:	00e03733          	snez	a4,a4
 8001be8:	0807cf63          	bltz	a5,8001c86 <__floatundidf+0x154>
 8001bec:	00f954b3          	srl	s1,s2,a5
 8001bf0:	4781                	li	a5,0
 8001bf2:	8cd9                	or	s1,s1,a4
 8001bf4:	843e                	mv	s0,a5
 8001bf6:	47a1                	li	a5,8
 8001bf8:	06a7c163          	blt	a5,a0,8001c5a <__floatundidf+0x128>
 8001bfc:	ff800737          	lui	a4,0xff800
 8001c00:	177d                	addi	a4,a4,-1
 8001c02:	0074f613          	andi	a2,s1,7
 8001c06:	00e477b3          	and	a5,s0,a4
 8001c0a:	c605                	beqz	a2,8001c32 <__floatundidf+0x100>
 8001c0c:	00f4f613          	andi	a2,s1,15
 8001c10:	4591                	li	a1,4
 8001c12:	02b60063          	beq	a2,a1,8001c32 <__floatundidf+0x100>
 8001c16:	00448613          	addi	a2,s1,4
 8001c1a:	009634b3          	sltu	s1,a2,s1
 8001c1e:	97a6                	add	a5,a5,s1
 8001c20:	00879593          	slli	a1,a5,0x8
 8001c24:	0805d963          	bgez	a1,8001cb6 <__floatundidf+0x184>
 8001c28:	43f00693          	li	a3,1087
 8001c2c:	8ff9                	and	a5,a5,a4
 8001c2e:	8e89                	sub	a3,a3,a0
 8001c30:	84b2                	mv	s1,a2
 8001c32:	01d79713          	slli	a4,a5,0x1d
 8001c36:	808d                	srli	s1,s1,0x3
 8001c38:	07a6                	slli	a5,a5,0x9
 8001c3a:	8f45                	or	a4,a4,s1
 8001c3c:	83b1                	srli	a5,a5,0xc
 8001c3e:	7ff6f693          	andi	a3,a3,2047
 8001c42:	40b2                	lw	ra,12(sp)
 8001c44:	4422                	lw	s0,8(sp)
 8001c46:	07b2                	slli	a5,a5,0xc
 8001c48:	06d2                	slli	a3,a3,0x14
 8001c4a:	83b1                	srli	a5,a5,0xc
 8001c4c:	8fd5                	or	a5,a5,a3
 8001c4e:	4492                	lw	s1,4(sp)
 8001c50:	4902                	lw	s2,0(sp)
 8001c52:	853a                	mv	a0,a4
 8001c54:	85be                	mv	a1,a5
 8001c56:	0141                	addi	sp,sp,16
 8001c58:	8082                	ret
 8001c5a:	02800713          	li	a4,40
 8001c5e:	ff850613          	addi	a2,a0,-8
 8001c62:	8f09                	sub	a4,a4,a0
 8001c64:	00e4d733          	srl	a4,s1,a4
 8001c68:	00c417b3          	sll	a5,s0,a2
 8001c6c:	00f76433          	or	s0,a4,a5
 8001c70:	00c494b3          	sll	s1,s1,a2
 8001c74:	b761                	j	8001bfc <__floatundidf+0xca>
 8001c76:	ff560793          	addi	a5,a2,-11
 8001c7a:	00f497b3          	sll	a5,s1,a5
 8001c7e:	07b2                	slli	a5,a5,0xc
 8001c80:	83b1                	srli	a5,a5,0xc
 8001c82:	4701                	li	a4,0
 8001c84:	bf7d                	j	8001c42 <__floatundidf+0x110>
 8001c86:	467d                	li	a2,31
 8001c88:	00191793          	slli	a5,s2,0x1
 8001c8c:	8e01                	sub	a2,a2,s0
 8001c8e:	00c797b3          	sll	a5,a5,a2
 8001c92:	0084d4b3          	srl	s1,s1,s0
 8001c96:	8cdd                	or	s1,s1,a5
 8001c98:	008957b3          	srl	a5,s2,s0
 8001c9c:	bf99                	j	8001bf2 <__floatundidf+0xc0>
 8001c9e:	467d                	li	a2,31
 8001ca0:	8e1d                	sub	a2,a2,a5
 8001ca2:	0014d713          	srli	a4,s1,0x1
 8001ca6:	00c75733          	srl	a4,a4,a2
 8001caa:	00f91633          	sll	a2,s2,a5
 8001cae:	8e59                	or	a2,a2,a4
 8001cb0:	00f49733          	sll	a4,s1,a5
 8001cb4:	b71d                	j	8001bda <__floatundidf+0xa8>
 8001cb6:	84b2                	mv	s1,a2
 8001cb8:	bfad                	j	8001c32 <__floatundidf+0x100>

08001cba <__clzsi2>:
__clzsi2():
 8001cba:	67c1                	lui	a5,0x10
 8001cbc:	02f57e63          	bgeu	a0,a5,8001cf8 <__clzsi2+0x3e>
 8001cc0:	0ff00793          	li	a5,255
 8001cc4:	02000713          	li	a4,32
 8001cc8:	00a7ec63          	bltu	a5,a0,8001ce0 <__clzsi2+0x26>
 8001ccc:	ffffe797          	auipc	a5,0xffffe
 8001cd0:	63478793          	addi	a5,a5,1588 # 8000300 <__clz_tab>
 8001cd4:	97aa                	add	a5,a5,a0
 8001cd6:	0007c503          	lbu	a0,0(a5)
 8001cda:	40a70533          	sub	a0,a4,a0
 8001cde:	8082                	ret
 8001ce0:	8121                	srli	a0,a0,0x8
 8001ce2:	ffffe797          	auipc	a5,0xffffe
 8001ce6:	61e78793          	addi	a5,a5,1566 # 8000300 <__clz_tab>
 8001cea:	97aa                	add	a5,a5,a0
 8001cec:	0007c503          	lbu	a0,0(a5)
 8001cf0:	4761                	li	a4,24
 8001cf2:	40a70533          	sub	a0,a4,a0
 8001cf6:	8082                	ret
 8001cf8:	010007b7          	lui	a5,0x1000
 8001cfc:	00f56e63          	bltu	a0,a5,8001d18 <__clzsi2+0x5e>
 8001d00:	8161                	srli	a0,a0,0x18
 8001d02:	ffffe797          	auipc	a5,0xffffe
 8001d06:	5fe78793          	addi	a5,a5,1534 # 8000300 <__clz_tab>
 8001d0a:	97aa                	add	a5,a5,a0
 8001d0c:	0007c503          	lbu	a0,0(a5)
 8001d10:	4721                	li	a4,8
 8001d12:	40a70533          	sub	a0,a4,a0
 8001d16:	8082                	ret
 8001d18:	8141                	srli	a0,a0,0x10
 8001d1a:	ffffe797          	auipc	a5,0xffffe
 8001d1e:	5e678793          	addi	a5,a5,1510 # 8000300 <__clz_tab>
 8001d22:	97aa                	add	a5,a5,a0
 8001d24:	0007c503          	lbu	a0,0(a5)
 8001d28:	4741                	li	a4,16
 8001d2a:	40a70533          	sub	a0,a4,a0
 8001d2e:	8082                	ret

08001d30 <atexit>:
atexit():
 8001d30:	85aa                	mv	a1,a0
 8001d32:	4681                	li	a3,0
 8001d34:	4601                	li	a2,0
 8001d36:	4501                	li	a0,0
 8001d38:	aa19                	j	8001e4e <__register_exitproc>

08001d3a <exit>:
exit():
 8001d3a:	1141                	addi	sp,sp,-16
 8001d3c:	c422                	sw	s0,8(sp)
 8001d3e:	c606                	sw	ra,12(sp)
 8001d40:	00000797          	auipc	a5,0x0
 8001d44:	19678793          	addi	a5,a5,406 # 8001ed6 <__call_exitprocs>
 8001d48:	842a                	mv	s0,a0
 8001d4a:	c399                	beqz	a5,8001d50 <exit+0x16>
 8001d4c:	4581                	li	a1,0
 8001d4e:	2261                	jal	8001ed6 <__call_exitprocs>
 8001d50:	00000797          	auipc	a5,0x0
 8001d54:	25078793          	addi	a5,a5,592 # 8001fa0 <_global_impure_ptr>
 8001d58:	4388                	lw	a0,0(a5)
 8001d5a:	551c                	lw	a5,40(a0)
 8001d5c:	c391                	beqz	a5,8001d60 <exit+0x26>
 8001d5e:	9782                	jalr	a5
 8001d60:	8522                	mv	a0,s0
 8001d62:	e9efe0ef          	jal	ra,8000400 <_exit>

08001d66 <__libc_fini_array>:
__libc_fini_array():
 8001d66:	1141                	addi	sp,sp,-16
 8001d68:	00000797          	auipc	a5,0x0
 8001d6c:	23c78793          	addi	a5,a5,572 # 8001fa4 <__fini_array_end>
 8001d70:	c422                	sw	s0,8(sp)
 8001d72:	00000417          	auipc	s0,0x0
 8001d76:	23240413          	addi	s0,s0,562 # 8001fa4 <__fini_array_end>
 8001d7a:	8c1d                	sub	s0,s0,a5
 8001d7c:	c226                	sw	s1,4(sp)
 8001d7e:	c606                	sw	ra,12(sp)
 8001d80:	8409                	srai	s0,s0,0x2
 8001d82:	84be                	mv	s1,a5
 8001d84:	e419                	bnez	s0,8001d92 <__libc_fini_array+0x2c>
 8001d86:	4422                	lw	s0,8(sp)
 8001d88:	40b2                	lw	ra,12(sp)
 8001d8a:	4492                	lw	s1,4(sp)
 8001d8c:	0141                	addi	sp,sp,16
 8001d8e:	9d1fe06f          	j	800075e <_fini>
 8001d92:	147d                	addi	s0,s0,-1
 8001d94:	00241793          	slli	a5,s0,0x2
 8001d98:	97a6                	add	a5,a5,s1
 8001d9a:	439c                	lw	a5,0(a5)
 8001d9c:	9782                	jalr	a5
 8001d9e:	b7dd                	j	8001d84 <__libc_fini_array+0x1e>

08001da0 <__libc_init_array>:
__libc_init_array():
 8001da0:	1141                	addi	sp,sp,-16
 8001da2:	00000797          	auipc	a5,0x0
 8001da6:	20278793          	addi	a5,a5,514 # 8001fa4 <__fini_array_end>
 8001daa:	c422                	sw	s0,8(sp)
 8001dac:	00000417          	auipc	s0,0x0
 8001db0:	1f840413          	addi	s0,s0,504 # 8001fa4 <__fini_array_end>
 8001db4:	8c1d                	sub	s0,s0,a5
 8001db6:	c226                	sw	s1,4(sp)
 8001db8:	c04a                	sw	s2,0(sp)
 8001dba:	c606                	sw	ra,12(sp)
 8001dbc:	8409                	srai	s0,s0,0x2
 8001dbe:	4481                	li	s1,0
 8001dc0:	893e                	mv	s2,a5
 8001dc2:	02849863          	bne	s1,s0,8001df2 <__libc_init_array+0x52>
 8001dc6:	97bfe0ef          	jal	ra,8000740 <_init>
 8001dca:	00000797          	auipc	a5,0x0
 8001dce:	1da78793          	addi	a5,a5,474 # 8001fa4 <__fini_array_end>
 8001dd2:	00000417          	auipc	s0,0x0
 8001dd6:	1d240413          	addi	s0,s0,466 # 8001fa4 <__fini_array_end>
 8001dda:	8c1d                	sub	s0,s0,a5
 8001ddc:	8409                	srai	s0,s0,0x2
 8001dde:	4481                	li	s1,0
 8001de0:	893e                	mv	s2,a5
 8001de2:	00849f63          	bne	s1,s0,8001e00 <__libc_init_array+0x60>
 8001de6:	40b2                	lw	ra,12(sp)
 8001de8:	4422                	lw	s0,8(sp)
 8001dea:	4492                	lw	s1,4(sp)
 8001dec:	4902                	lw	s2,0(sp)
 8001dee:	0141                	addi	sp,sp,16
 8001df0:	8082                	ret
 8001df2:	00249793          	slli	a5,s1,0x2
 8001df6:	97ca                	add	a5,a5,s2
 8001df8:	439c                	lw	a5,0(a5)
 8001dfa:	0485                	addi	s1,s1,1
 8001dfc:	9782                	jalr	a5
 8001dfe:	b7d1                	j	8001dc2 <__libc_init_array+0x22>
 8001e00:	00249793          	slli	a5,s1,0x2
 8001e04:	97ca                	add	a5,a5,s2
 8001e06:	439c                	lw	a5,0(a5)
 8001e08:	0485                	addi	s1,s1,1
 8001e0a:	9782                	jalr	a5
 8001e0c:	bfd9                	j	8001de2 <__libc_init_array+0x42>

08001e0e <write>:
write():
 8001e0e:	17ffe797          	auipc	a5,0x17ffe
 8001e12:	25678793          	addi	a5,a5,598 # 20000064 <_impure_ptr>
 8001e16:	86b2                	mv	a3,a2
 8001e18:	862e                	mv	a2,a1
 8001e1a:	85aa                	mv	a1,a0
 8001e1c:	4388                	lw	a0,0(a5)
 8001e1e:	a009                	j	8001e20 <_write_r>

08001e20 <_write_r>:
_write_r():
 8001e20:	1141                	addi	sp,sp,-16
 8001e22:	c422                	sw	s0,8(sp)
 8001e24:	842a                	mv	s0,a0
 8001e26:	852e                	mv	a0,a1
 8001e28:	85b2                	mv	a1,a2
 8001e2a:	8636                	mv	a2,a3
 8001e2c:	8801ac23          	sw	zero,-1896(gp) # 200000f8 <errno>
 8001e30:	c606                	sw	ra,12(sp)
 8001e32:	e62fe0ef          	jal	ra,8000494 <_write>
 8001e36:	57fd                	li	a5,-1
 8001e38:	00f51763          	bne	a0,a5,8001e46 <_write_r+0x26>
 8001e3c:	89818793          	addi	a5,gp,-1896 # 200000f8 <errno>
 8001e40:	439c                	lw	a5,0(a5)
 8001e42:	c391                	beqz	a5,8001e46 <_write_r+0x26>
 8001e44:	c01c                	sw	a5,0(s0)
 8001e46:	40b2                	lw	ra,12(sp)
 8001e48:	4422                	lw	s0,8(sp)
 8001e4a:	0141                	addi	sp,sp,16
 8001e4c:	8082                	ret

08001e4e <__register_exitproc>:
__register_exitproc():
 8001e4e:	17ffe797          	auipc	a5,0x17ffe
 8001e52:	21a78793          	addi	a5,a5,538 # 20000068 <_global_atexit>
 8001e56:	439c                	lw	a5,0(a5)
 8001e58:	8e2a                	mv	t3,a0
 8001e5a:	e39d                	bnez	a5,8001e80 <__register_exitproc+0x32>
 8001e5c:	17ffe717          	auipc	a4,0x17ffe
 8001e60:	21070713          	addi	a4,a4,528 # 2000006c <_global_atexit0>
 8001e64:	17ffe797          	auipc	a5,0x17ffe
 8001e68:	20e7a223          	sw	a4,516(a5) # 20000068 <_global_atexit>
 8001e6c:	f7ffe517          	auipc	a0,0xf7ffe
 8001e70:	19450513          	addi	a0,a0,404 # 0 <__stack_size-0x800>
 8001e74:	87ba                	mv	a5,a4
 8001e76:	c509                	beqz	a0,8001e80 <__register_exitproc+0x32>
 8001e78:	411c                	lw	a5,0(a0)
 8001e7a:	88f1aa23          	sw	a5,-1900(gp) # 200000f4 <_global_atexit0+0x88>
 8001e7e:	87ba                	mv	a5,a4
 8001e80:	43d8                	lw	a4,4(a5)
 8001e82:	487d                	li	a6,31
 8001e84:	557d                	li	a0,-1
 8001e86:	04e84763          	blt	a6,a4,8001ed4 <__register_exitproc+0x86>
 8001e8a:	020e0e63          	beqz	t3,8001ec6 <__register_exitproc+0x78>
 8001e8e:	0887a803          	lw	a6,136(a5)
 8001e92:	04080163          	beqz	a6,8001ed4 <__register_exitproc+0x86>
 8001e96:	00271893          	slli	a7,a4,0x2
 8001e9a:	98c2                	add	a7,a7,a6
 8001e9c:	00c8a023          	sw	a2,0(a7)
 8001ea0:	10082303          	lw	t1,256(a6)
 8001ea4:	4605                	li	a2,1
 8001ea6:	00e61633          	sll	a2,a2,a4
 8001eaa:	00c36333          	or	t1,t1,a2
 8001eae:	10682023          	sw	t1,256(a6)
 8001eb2:	08d8a023          	sw	a3,128(a7)
 8001eb6:	4689                	li	a3,2
 8001eb8:	00de1763          	bne	t3,a3,8001ec6 <__register_exitproc+0x78>
 8001ebc:	10482683          	lw	a3,260(a6)
 8001ec0:	8e55                	or	a2,a2,a3
 8001ec2:	10c82223          	sw	a2,260(a6)
 8001ec6:	00170693          	addi	a3,a4,1
 8001eca:	070a                	slli	a4,a4,0x2
 8001ecc:	c3d4                	sw	a3,4(a5)
 8001ece:	97ba                	add	a5,a5,a4
 8001ed0:	c78c                	sw	a1,8(a5)
 8001ed2:	4501                	li	a0,0
 8001ed4:	8082                	ret

08001ed6 <__call_exitprocs>:
__call_exitprocs():
 8001ed6:	7179                	addi	sp,sp,-48
 8001ed8:	cc52                	sw	s4,24(sp)
 8001eda:	ca56                	sw	s5,20(sp)
 8001edc:	c85a                	sw	s6,16(sp)
 8001ede:	c65e                	sw	s7,12(sp)
 8001ee0:	d606                	sw	ra,44(sp)
 8001ee2:	d422                	sw	s0,40(sp)
 8001ee4:	d226                	sw	s1,36(sp)
 8001ee6:	d04a                	sw	s2,32(sp)
 8001ee8:	ce4e                	sw	s3,28(sp)
 8001eea:	c462                	sw	s8,8(sp)
 8001eec:	8b2a                	mv	s6,a0
 8001eee:	8a2e                	mv	s4,a1
 8001ef0:	17ffea97          	auipc	s5,0x17ffe
 8001ef4:	178a8a93          	addi	s5,s5,376 # 20000068 <_global_atexit>
 8001ef8:	4b85                	li	s7,1
 8001efa:	000aa403          	lw	s0,0(s5)
 8001efe:	c811                	beqz	s0,8001f12 <__call_exitprocs+0x3c>
 8001f00:	4044                	lw	s1,4(s0)
 8001f02:	08842983          	lw	s3,136(s0)
 8001f06:	fff48913          	addi	s2,s1,-1
 8001f0a:	048a                	slli	s1,s1,0x2
 8001f0c:	94a2                	add	s1,s1,s0
 8001f0e:	00095e63          	bgez	s2,8001f2a <__call_exitprocs+0x54>
 8001f12:	50b2                	lw	ra,44(sp)
 8001f14:	5422                	lw	s0,40(sp)
 8001f16:	5492                	lw	s1,36(sp)
 8001f18:	5902                	lw	s2,32(sp)
 8001f1a:	49f2                	lw	s3,28(sp)
 8001f1c:	4a62                	lw	s4,24(sp)
 8001f1e:	4ad2                	lw	s5,20(sp)
 8001f20:	4b42                	lw	s6,16(sp)
 8001f22:	4bb2                	lw	s7,12(sp)
 8001f24:	4c22                	lw	s8,8(sp)
 8001f26:	6145                	addi	sp,sp,48
 8001f28:	8082                	ret
 8001f2a:	000a0e63          	beqz	s4,8001f46 <__call_exitprocs+0x70>
 8001f2e:	00099563          	bnez	s3,8001f38 <__call_exitprocs+0x62>
 8001f32:	197d                	addi	s2,s2,-1
 8001f34:	14f1                	addi	s1,s1,-4
 8001f36:	bfe1                	j	8001f0e <__call_exitprocs+0x38>
 8001f38:	00291793          	slli	a5,s2,0x2
 8001f3c:	97ce                	add	a5,a5,s3
 8001f3e:	0807a783          	lw	a5,128(a5)
 8001f42:	ff4798e3          	bne	a5,s4,8001f32 <__call_exitprocs+0x5c>
 8001f46:	4058                	lw	a4,4(s0)
 8001f48:	40dc                	lw	a5,4(s1)
 8001f4a:	177d                	addi	a4,a4,-1
 8001f4c:	03271863          	bne	a4,s2,8001f7c <__call_exitprocs+0xa6>
 8001f50:	01242223          	sw	s2,4(s0)
 8001f54:	dff9                	beqz	a5,8001f32 <__call_exitprocs+0x5c>
 8001f56:	00442c03          	lw	s8,4(s0)
 8001f5a:	00098863          	beqz	s3,8001f6a <__call_exitprocs+0x94>
 8001f5e:	1009a683          	lw	a3,256(s3)
 8001f62:	012b9733          	sll	a4,s7,s2
 8001f66:	8ef9                	and	a3,a3,a4
 8001f68:	ee89                	bnez	a3,8001f82 <__call_exitprocs+0xac>
 8001f6a:	9782                	jalr	a5
 8001f6c:	4058                	lw	a4,4(s0)
 8001f6e:	000aa783          	lw	a5,0(s5)
 8001f72:	f98714e3          	bne	a4,s8,8001efa <__call_exitprocs+0x24>
 8001f76:	faf40ee3          	beq	s0,a5,8001f32 <__call_exitprocs+0x5c>
 8001f7a:	b741                	j	8001efa <__call_exitprocs+0x24>
 8001f7c:	0004a223          	sw	zero,4(s1)
 8001f80:	bfd1                	j	8001f54 <__call_exitprocs+0x7e>
 8001f82:	00291693          	slli	a3,s2,0x2
 8001f86:	96ce                	add	a3,a3,s3
 8001f88:	428c                	lw	a1,0(a3)
 8001f8a:	1049a683          	lw	a3,260(s3)
 8001f8e:	8f75                	and	a4,a4,a3
 8001f90:	e701                	bnez	a4,8001f98 <__call_exitprocs+0xc2>
 8001f92:	855a                	mv	a0,s6
 8001f94:	9782                	jalr	a5
 8001f96:	bfd9                	j	8001f6c <__call_exitprocs+0x96>
 8001f98:	852e                	mv	a0,a1
 8001f9a:	9782                	jalr	a5
 8001f9c:	bfc1                	j	8001f6c <__call_exitprocs+0x96>
