;redcode
;assert 1
	SPL 0, <-52
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB #72, @200
	DAT #20, <12
	DAT #20, <12
	SPL 0, <0
	ADD 3, 80
	CMP -207, <-120
	DAT #100, #100
	SPL 0, <708
	SLT 20, @12
	SPL 0, <708
	SLT #270, <1
	SLT #270, <1
	JMN -30, 9
	SUB -0, -2
	MOV -7, <-20
	SLT -1, 600
	DJN 0, <708
	MOV -7, <-20
	SPL -700, -602
	SPL 0, #60
	SPL 0, #60
	SUB 300, 90
	SPL <127, 106
	ADD 100, 100
	JMN -30, 9
	SUB @127, 106
	DAT #20, <12
	ADD 210, 60
	ADD 210, 60
	SLT -1, 600
	SUB 1, 101
	SUB 1, 101
	SUB 1, 101
	MOV 1, 101
	SUB @127, 106
	MOV 20, @12
	JMP 1, 101
	DAT #-1, #600
	JMN @12, #201
	CMP @121, 103
	CMP @121, 103
	MOV -7, <-20
	MOV -7, <-20
	MOV -1, <-27
	MOV -1, <-27
	SLT 12, @10
	SLT 12, @10
