Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Dec 31 10:21:03 2022
| Host         : DESKTOP-6FS0B1R running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 7 register/latch pins with no clock driven by root clock pin: part2/count_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: part2/count_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: part2/count_reg[11]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: part2/count_reg[12]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: part2/count_reg[13]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: part2/count_reg[14]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: part2/count_reg[15]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: part2/count_reg[16]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: part2/count_reg[17]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: part2/count_reg[18]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: part2/count_reg[19]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: part2/count_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: part2/count_reg[20]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: part2/count_reg[21]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: part2/count_reg[22]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: part2/count_reg[23]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: part2/count_reg[24]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: part2/count_reg[25]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: part2/count_reg[26]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: part2/count_reg[27]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: part2/count_reg[28]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: part2/count_reg[29]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: part2/count_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: part2/count_reg[30]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: part2/count_reg[31]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: part2/count_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: part2/count_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: part2/count_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: part2/count_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: part2/count_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: part2/count_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: part2/count_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: part2/max_count_reg[24]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: part2/max_count_reg[25]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: part2/max_count_reg[26]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: part2/max_count_reg[27]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: part2/max_count_reg[28]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: part2/max_count_reg[29]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: part2/max_count_reg[30]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: part2/max_count_reg[31]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 14 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.413        0.000                      0                   64        0.262        0.000                      0                   64        4.500        0.000                       0                    41  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.251        0.000                      0                   32        0.262        0.000                      0                   32        4.500        0.000                       0                    41  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              4.413        0.000                      0                   32        1.184        0.000                      0                   32  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.251ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.251ns  (required time - arrival time)
  Source:                 part2/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            part2/count_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.743ns  (logic 2.148ns (78.301%)  route 0.595ns (21.699%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.721     5.324    part2/clk
    SLICE_X1Y62          FDCE                                         r  part2/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDCE (Prop_fdce_C_Q)         0.456     5.780 r  part2/count_reg[1]/Q
                         net (fo=2, routed)           0.595     6.375    part2/count_reg[1]
    SLICE_X1Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.049 r  part2/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.049    part2/count_reg[0]_i_1_n_0
    SLICE_X1Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.163 r  part2/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.163    part2/count_reg[4]_i_1_n_0
    SLICE_X1Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.277 r  part2/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.277    part2/count_reg[8]_i_1_n_0
    SLICE_X1Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.391 r  part2/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.391    part2/count_reg[12]_i_1_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.505 r  part2/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.505    part2/count_reg[16]_i_1_n_0
    SLICE_X1Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.619 r  part2/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.619    part2/count_reg[20]_i_1_n_0
    SLICE_X1Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.733 r  part2/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.733    part2/count_reg[24]_i_1_n_0
    SLICE_X1Y69          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.067 r  part2/count_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.067    part2/count_reg[28]_i_1_n_6
    SLICE_X1Y69          FDCE                                         r  part2/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.594    15.017    part2/clk
    SLICE_X1Y69          FDCE                                         r  part2/count_reg[29]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X1Y69          FDCE (Setup_fdce_C_D)        0.062    15.318    part2/count_reg[29]
  -------------------------------------------------------------------
                         required time                         15.318    
                         arrival time                          -8.067    
  -------------------------------------------------------------------
                         slack                                  7.251    

Slack (MET) :             7.272ns  (required time - arrival time)
  Source:                 part2/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            part2/count_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.722ns  (logic 2.127ns (78.134%)  route 0.595ns (21.866%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.721     5.324    part2/clk
    SLICE_X1Y62          FDCE                                         r  part2/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDCE (Prop_fdce_C_Q)         0.456     5.780 r  part2/count_reg[1]/Q
                         net (fo=2, routed)           0.595     6.375    part2/count_reg[1]
    SLICE_X1Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.049 r  part2/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.049    part2/count_reg[0]_i_1_n_0
    SLICE_X1Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.163 r  part2/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.163    part2/count_reg[4]_i_1_n_0
    SLICE_X1Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.277 r  part2/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.277    part2/count_reg[8]_i_1_n_0
    SLICE_X1Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.391 r  part2/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.391    part2/count_reg[12]_i_1_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.505 r  part2/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.505    part2/count_reg[16]_i_1_n_0
    SLICE_X1Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.619 r  part2/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.619    part2/count_reg[20]_i_1_n_0
    SLICE_X1Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.733 r  part2/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.733    part2/count_reg[24]_i_1_n_0
    SLICE_X1Y69          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.046 r  part2/count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.046    part2/count_reg[28]_i_1_n_4
    SLICE_X1Y69          FDCE                                         r  part2/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.594    15.017    part2/clk
    SLICE_X1Y69          FDCE                                         r  part2/count_reg[31]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X1Y69          FDCE (Setup_fdce_C_D)        0.062    15.318    part2/count_reg[31]
  -------------------------------------------------------------------
                         required time                         15.318    
                         arrival time                          -8.046    
  -------------------------------------------------------------------
                         slack                                  7.272    

Slack (MET) :             7.346ns  (required time - arrival time)
  Source:                 part2/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            part2/count_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.648ns  (logic 2.053ns (77.523%)  route 0.595ns (22.477%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.721     5.324    part2/clk
    SLICE_X1Y62          FDCE                                         r  part2/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDCE (Prop_fdce_C_Q)         0.456     5.780 r  part2/count_reg[1]/Q
                         net (fo=2, routed)           0.595     6.375    part2/count_reg[1]
    SLICE_X1Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.049 r  part2/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.049    part2/count_reg[0]_i_1_n_0
    SLICE_X1Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.163 r  part2/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.163    part2/count_reg[4]_i_1_n_0
    SLICE_X1Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.277 r  part2/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.277    part2/count_reg[8]_i_1_n_0
    SLICE_X1Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.391 r  part2/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.391    part2/count_reg[12]_i_1_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.505 r  part2/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.505    part2/count_reg[16]_i_1_n_0
    SLICE_X1Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.619 r  part2/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.619    part2/count_reg[20]_i_1_n_0
    SLICE_X1Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.733 r  part2/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.733    part2/count_reg[24]_i_1_n_0
    SLICE_X1Y69          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.972 r  part2/count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.972    part2/count_reg[28]_i_1_n_5
    SLICE_X1Y69          FDCE                                         r  part2/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.594    15.017    part2/clk
    SLICE_X1Y69          FDCE                                         r  part2/count_reg[30]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X1Y69          FDCE (Setup_fdce_C_D)        0.062    15.318    part2/count_reg[30]
  -------------------------------------------------------------------
                         required time                         15.318    
                         arrival time                          -7.972    
  -------------------------------------------------------------------
                         slack                                  7.346    

Slack (MET) :             7.362ns  (required time - arrival time)
  Source:                 part2/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            part2/count_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.632ns  (logic 2.037ns (77.386%)  route 0.595ns (22.614%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.721     5.324    part2/clk
    SLICE_X1Y62          FDCE                                         r  part2/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDCE (Prop_fdce_C_Q)         0.456     5.780 r  part2/count_reg[1]/Q
                         net (fo=2, routed)           0.595     6.375    part2/count_reg[1]
    SLICE_X1Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.049 r  part2/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.049    part2/count_reg[0]_i_1_n_0
    SLICE_X1Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.163 r  part2/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.163    part2/count_reg[4]_i_1_n_0
    SLICE_X1Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.277 r  part2/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.277    part2/count_reg[8]_i_1_n_0
    SLICE_X1Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.391 r  part2/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.391    part2/count_reg[12]_i_1_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.505 r  part2/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.505    part2/count_reg[16]_i_1_n_0
    SLICE_X1Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.619 r  part2/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.619    part2/count_reg[20]_i_1_n_0
    SLICE_X1Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.733 r  part2/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.733    part2/count_reg[24]_i_1_n_0
    SLICE_X1Y69          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.956 r  part2/count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.956    part2/count_reg[28]_i_1_n_7
    SLICE_X1Y69          FDCE                                         r  part2/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.594    15.017    part2/clk
    SLICE_X1Y69          FDCE                                         r  part2/count_reg[28]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X1Y69          FDCE (Setup_fdce_C_D)        0.062    15.318    part2/count_reg[28]
  -------------------------------------------------------------------
                         required time                         15.318    
                         arrival time                          -7.956    
  -------------------------------------------------------------------
                         slack                                  7.362    

Slack (MET) :             7.366ns  (required time - arrival time)
  Source:                 part2/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            part2/count_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.629ns  (logic 2.034ns (77.360%)  route 0.595ns (22.640%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.721     5.324    part2/clk
    SLICE_X1Y62          FDCE                                         r  part2/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDCE (Prop_fdce_C_Q)         0.456     5.780 r  part2/count_reg[1]/Q
                         net (fo=2, routed)           0.595     6.375    part2/count_reg[1]
    SLICE_X1Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.049 r  part2/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.049    part2/count_reg[0]_i_1_n_0
    SLICE_X1Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.163 r  part2/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.163    part2/count_reg[4]_i_1_n_0
    SLICE_X1Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.277 r  part2/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.277    part2/count_reg[8]_i_1_n_0
    SLICE_X1Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.391 r  part2/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.391    part2/count_reg[12]_i_1_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.505 r  part2/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.505    part2/count_reg[16]_i_1_n_0
    SLICE_X1Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.619 r  part2/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.619    part2/count_reg[20]_i_1_n_0
    SLICE_X1Y68          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.953 r  part2/count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.953    part2/count_reg[24]_i_1_n_6
    SLICE_X1Y68          FDCE                                         r  part2/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.595    15.018    part2/clk
    SLICE_X1Y68          FDCE                                         r  part2/count_reg[25]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X1Y68          FDCE (Setup_fdce_C_D)        0.062    15.319    part2/count_reg[25]
  -------------------------------------------------------------------
                         required time                         15.319    
                         arrival time                          -7.953    
  -------------------------------------------------------------------
                         slack                                  7.366    

Slack (MET) :             7.387ns  (required time - arrival time)
  Source:                 part2/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            part2/count_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.608ns  (logic 2.013ns (77.178%)  route 0.595ns (22.822%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.721     5.324    part2/clk
    SLICE_X1Y62          FDCE                                         r  part2/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDCE (Prop_fdce_C_Q)         0.456     5.780 r  part2/count_reg[1]/Q
                         net (fo=2, routed)           0.595     6.375    part2/count_reg[1]
    SLICE_X1Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.049 r  part2/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.049    part2/count_reg[0]_i_1_n_0
    SLICE_X1Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.163 r  part2/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.163    part2/count_reg[4]_i_1_n_0
    SLICE_X1Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.277 r  part2/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.277    part2/count_reg[8]_i_1_n_0
    SLICE_X1Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.391 r  part2/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.391    part2/count_reg[12]_i_1_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.505 r  part2/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.505    part2/count_reg[16]_i_1_n_0
    SLICE_X1Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.619 r  part2/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.619    part2/count_reg[20]_i_1_n_0
    SLICE_X1Y68          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.932 r  part2/count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.932    part2/count_reg[24]_i_1_n_4
    SLICE_X1Y68          FDCE                                         r  part2/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.595    15.018    part2/clk
    SLICE_X1Y68          FDCE                                         r  part2/count_reg[27]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X1Y68          FDCE (Setup_fdce_C_D)        0.062    15.319    part2/count_reg[27]
  -------------------------------------------------------------------
                         required time                         15.319    
                         arrival time                          -7.932    
  -------------------------------------------------------------------
                         slack                                  7.387    

Slack (MET) :             7.461ns  (required time - arrival time)
  Source:                 part2/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            part2/count_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.534ns  (logic 1.939ns (76.512%)  route 0.595ns (23.488%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.721     5.324    part2/clk
    SLICE_X1Y62          FDCE                                         r  part2/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDCE (Prop_fdce_C_Q)         0.456     5.780 r  part2/count_reg[1]/Q
                         net (fo=2, routed)           0.595     6.375    part2/count_reg[1]
    SLICE_X1Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.049 r  part2/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.049    part2/count_reg[0]_i_1_n_0
    SLICE_X1Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.163 r  part2/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.163    part2/count_reg[4]_i_1_n_0
    SLICE_X1Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.277 r  part2/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.277    part2/count_reg[8]_i_1_n_0
    SLICE_X1Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.391 r  part2/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.391    part2/count_reg[12]_i_1_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.505 r  part2/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.505    part2/count_reg[16]_i_1_n_0
    SLICE_X1Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.619 r  part2/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.619    part2/count_reg[20]_i_1_n_0
    SLICE_X1Y68          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.858 r  part2/count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.858    part2/count_reg[24]_i_1_n_5
    SLICE_X1Y68          FDCE                                         r  part2/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.595    15.018    part2/clk
    SLICE_X1Y68          FDCE                                         r  part2/count_reg[26]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X1Y68          FDCE (Setup_fdce_C_D)        0.062    15.319    part2/count_reg[26]
  -------------------------------------------------------------------
                         required time                         15.319    
                         arrival time                          -7.858    
  -------------------------------------------------------------------
                         slack                                  7.461    

Slack (MET) :             7.477ns  (required time - arrival time)
  Source:                 part2/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            part2/count_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.518ns  (logic 1.923ns (76.362%)  route 0.595ns (23.638%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.721     5.324    part2/clk
    SLICE_X1Y62          FDCE                                         r  part2/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDCE (Prop_fdce_C_Q)         0.456     5.780 r  part2/count_reg[1]/Q
                         net (fo=2, routed)           0.595     6.375    part2/count_reg[1]
    SLICE_X1Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.049 r  part2/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.049    part2/count_reg[0]_i_1_n_0
    SLICE_X1Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.163 r  part2/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.163    part2/count_reg[4]_i_1_n_0
    SLICE_X1Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.277 r  part2/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.277    part2/count_reg[8]_i_1_n_0
    SLICE_X1Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.391 r  part2/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.391    part2/count_reg[12]_i_1_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.505 r  part2/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.505    part2/count_reg[16]_i_1_n_0
    SLICE_X1Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.619 r  part2/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.619    part2/count_reg[20]_i_1_n_0
    SLICE_X1Y68          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.842 r  part2/count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.842    part2/count_reg[24]_i_1_n_7
    SLICE_X1Y68          FDCE                                         r  part2/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.595    15.018    part2/clk
    SLICE_X1Y68          FDCE                                         r  part2/count_reg[24]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X1Y68          FDCE (Setup_fdce_C_D)        0.062    15.319    part2/count_reg[24]
  -------------------------------------------------------------------
                         required time                         15.319    
                         arrival time                          -7.842    
  -------------------------------------------------------------------
                         slack                                  7.477    

Slack (MET) :             7.482ns  (required time - arrival time)
  Source:                 part2/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            part2/count_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.515ns  (logic 1.920ns (76.334%)  route 0.595ns (23.666%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.721     5.324    part2/clk
    SLICE_X1Y62          FDCE                                         r  part2/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDCE (Prop_fdce_C_Q)         0.456     5.780 r  part2/count_reg[1]/Q
                         net (fo=2, routed)           0.595     6.375    part2/count_reg[1]
    SLICE_X1Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.049 r  part2/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.049    part2/count_reg[0]_i_1_n_0
    SLICE_X1Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.163 r  part2/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.163    part2/count_reg[4]_i_1_n_0
    SLICE_X1Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.277 r  part2/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.277    part2/count_reg[8]_i_1_n_0
    SLICE_X1Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.391 r  part2/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.391    part2/count_reg[12]_i_1_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.505 r  part2/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.505    part2/count_reg[16]_i_1_n_0
    SLICE_X1Y67          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.839 r  part2/count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.839    part2/count_reg[20]_i_1_n_6
    SLICE_X1Y67          FDCE                                         r  part2/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.597    15.020    part2/clk
    SLICE_X1Y67          FDCE                                         r  part2/count_reg[21]/C
                         clock pessimism              0.275    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X1Y67          FDCE (Setup_fdce_C_D)        0.062    15.321    part2/count_reg[21]
  -------------------------------------------------------------------
                         required time                         15.321    
                         arrival time                          -7.839    
  -------------------------------------------------------------------
                         slack                                  7.482    

Slack (MET) :             7.503ns  (required time - arrival time)
  Source:                 part2/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            part2/count_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.494ns  (logic 1.899ns (76.135%)  route 0.595ns (23.865%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.721     5.324    part2/clk
    SLICE_X1Y62          FDCE                                         r  part2/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDCE (Prop_fdce_C_Q)         0.456     5.780 r  part2/count_reg[1]/Q
                         net (fo=2, routed)           0.595     6.375    part2/count_reg[1]
    SLICE_X1Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.049 r  part2/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.049    part2/count_reg[0]_i_1_n_0
    SLICE_X1Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.163 r  part2/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.163    part2/count_reg[4]_i_1_n_0
    SLICE_X1Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.277 r  part2/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.277    part2/count_reg[8]_i_1_n_0
    SLICE_X1Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.391 r  part2/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.391    part2/count_reg[12]_i_1_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.505 r  part2/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.505    part2/count_reg[16]_i_1_n_0
    SLICE_X1Y67          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.818 r  part2/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.818    part2/count_reg[20]_i_1_n_4
    SLICE_X1Y67          FDCE                                         r  part2/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.597    15.020    part2/clk
    SLICE_X1Y67          FDCE                                         r  part2/count_reg[23]/C
                         clock pessimism              0.275    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X1Y67          FDCE (Setup_fdce_C_D)        0.062    15.321    part2/count_reg[23]
  -------------------------------------------------------------------
                         required time                         15.321    
                         arrival time                          -7.818    
  -------------------------------------------------------------------
                         slack                                  7.503    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 part2/count_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            part2/count_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.597     1.516    part2/clk
    SLICE_X1Y68          FDCE                                         r  part2/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDCE (Prop_fdce_C_Q)         0.141     1.657 r  part2/count_reg[27]/Q
                         net (fo=2, routed)           0.118     1.775    part2/count_reg[27]
    SLICE_X1Y68          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.883 r  part2/count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.883    part2/count_reg[24]_i_1_n_4
    SLICE_X1Y68          FDCE                                         r  part2/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.868     2.033    part2/clk
    SLICE_X1Y68          FDCE                                         r  part2/count_reg[27]/C
                         clock pessimism             -0.516     1.516    
    SLICE_X1Y68          FDCE (Hold_fdce_C_D)         0.105     1.621    part2/count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 part2/count_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            part2/count_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.599     1.518    part2/clk
    SLICE_X1Y66          FDCE                                         r  part2/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDCE (Prop_fdce_C_Q)         0.141     1.659 r  part2/count_reg[19]/Q
                         net (fo=2, routed)           0.119     1.779    part2/count_reg[19]
    SLICE_X1Y66          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.887 r  part2/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.887    part2/count_reg[16]_i_1_n_4
    SLICE_X1Y66          FDCE                                         r  part2/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.870     2.035    part2/clk
    SLICE_X1Y66          FDCE                                         r  part2/count_reg[19]/C
                         clock pessimism             -0.516     1.518    
    SLICE_X1Y66          FDCE (Hold_fdce_C_D)         0.105     1.623    part2/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 part2/count_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            part2/count_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.598     1.517    part2/clk
    SLICE_X1Y67          FDCE                                         r  part2/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDCE (Prop_fdce_C_Q)         0.141     1.658 r  part2/count_reg[23]/Q
                         net (fo=2, routed)           0.120     1.779    part2/count_reg[23]
    SLICE_X1Y67          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.887 r  part2/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.887    part2/count_reg[20]_i_1_n_4
    SLICE_X1Y67          FDCE                                         r  part2/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.869     2.034    part2/clk
    SLICE_X1Y67          FDCE                                         r  part2/count_reg[23]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X1Y67          FDCE (Hold_fdce_C_D)         0.105     1.622    part2/count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 part2/count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            part2/count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.600     1.519    part2/clk
    SLICE_X1Y65          FDCE                                         r  part2/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDCE (Prop_fdce_C_Q)         0.141     1.660 r  part2/count_reg[15]/Q
                         net (fo=2, routed)           0.120     1.781    part2/count_reg[15]
    SLICE_X1Y65          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.889 r  part2/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.889    part2/count_reg[12]_i_1_n_4
    SLICE_X1Y65          FDCE                                         r  part2/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.871     2.036    part2/clk
    SLICE_X1Y65          FDCE                                         r  part2/count_reg[15]/C
                         clock pessimism             -0.516     1.519    
    SLICE_X1Y65          FDCE (Hold_fdce_C_D)         0.105     1.624    part2/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 part2/count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            part2/count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.600     1.519    part2/clk
    SLICE_X1Y64          FDCE                                         r  part2/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDCE (Prop_fdce_C_Q)         0.141     1.660 r  part2/count_reg[11]/Q
                         net (fo=2, routed)           0.120     1.781    part2/count_reg[11]
    SLICE_X1Y64          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.889 r  part2/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.889    part2/count_reg[8]_i_1_n_4
    SLICE_X1Y64          FDCE                                         r  part2/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.872     2.037    part2/clk
    SLICE_X1Y64          FDCE                                         r  part2/count_reg[11]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X1Y64          FDCE (Hold_fdce_C_D)         0.105     1.624    part2/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 part2/count_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            part2/count_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.596     1.515    part2/clk
    SLICE_X1Y69          FDCE                                         r  part2/count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDCE (Prop_fdce_C_Q)         0.141     1.656 r  part2/count_reg[31]/Q
                         net (fo=2, routed)           0.120     1.777    part2/count_reg[31]
    SLICE_X1Y69          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.885 r  part2/count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.885    part2/count_reg[28]_i_1_n_4
    SLICE_X1Y69          FDCE                                         r  part2/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.867     2.032    part2/clk
    SLICE_X1Y69          FDCE                                         r  part2/count_reg[31]/C
                         clock pessimism             -0.516     1.515    
    SLICE_X1Y69          FDCE (Hold_fdce_C_D)         0.105     1.620    part2/count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 part2/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            part2/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.601     1.520    part2/clk
    SLICE_X1Y62          FDCE                                         r  part2/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDCE (Prop_fdce_C_Q)         0.141     1.661 r  part2/count_reg[3]/Q
                         net (fo=2, routed)           0.120     1.782    part2/count_reg[3]
    SLICE_X1Y62          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.890 r  part2/count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.890    part2/count_reg[0]_i_1_n_4
    SLICE_X1Y62          FDCE                                         r  part2/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.873     2.038    part2/clk
    SLICE_X1Y62          FDCE                                         r  part2/count_reg[3]/C
                         clock pessimism             -0.517     1.520    
    SLICE_X1Y62          FDCE (Hold_fdce_C_D)         0.105     1.625    part2/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 part2/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            part2/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.600     1.519    part2/clk
    SLICE_X1Y63          FDCE                                         r  part2/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y63          FDCE (Prop_fdce_C_Q)         0.141     1.660 r  part2/count_reg[7]/Q
                         net (fo=2, routed)           0.120     1.781    part2/count_reg[7]
    SLICE_X1Y63          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.889 r  part2/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.889    part2/count_reg[4]_i_1_n_4
    SLICE_X1Y63          FDCE                                         r  part2/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.872     2.037    part2/clk
    SLICE_X1Y63          FDCE                                         r  part2/count_reg[7]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X1Y63          FDCE (Hold_fdce_C_D)         0.105     1.624    part2/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 part2/count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            part2/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.256ns (68.994%)  route 0.115ns (31.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.600     1.519    part2/clk
    SLICE_X1Y64          FDCE                                         r  part2/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDCE (Prop_fdce_C_Q)         0.141     1.660 r  part2/count_reg[8]/Q
                         net (fo=2, routed)           0.115     1.775    part2/count_reg[8]
    SLICE_X1Y64          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.890 r  part2/count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.890    part2/count_reg[8]_i_1_n_7
    SLICE_X1Y64          FDCE                                         r  part2/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.872     2.037    part2/clk
    SLICE_X1Y64          FDCE                                         r  part2/count_reg[8]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X1Y64          FDCE (Hold_fdce_C_D)         0.105     1.624    part2/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 part2/count_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            part2/count_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.599     1.518    part2/clk
    SLICE_X1Y66          FDCE                                         r  part2/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDCE (Prop_fdce_C_Q)         0.141     1.659 r  part2/count_reg[16]/Q
                         net (fo=2, routed)           0.116     1.776    part2/count_reg[16]
    SLICE_X1Y66          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.891 r  part2/count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.891    part2/count_reg[16]_i_1_n_7
    SLICE_X1Y66          FDCE                                         r  part2/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.870     2.035    part2/clk
    SLICE_X1Y66          FDCE                                         r  part2/count_reg[16]/C
                         clock pessimism             -0.516     1.518    
    SLICE_X1Y66          FDCE (Hold_fdce_C_D)         0.105     1.623    part2/count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y62     part2/count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y64     part2/count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y64     part2/count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y65     part2/count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y65     part2/count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y65     part2/count_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y65     part2/count_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y66     part2/count_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y66     part2/count_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y69     part2/count_reg[28]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y69     part2/count_reg[29]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y69     part2/count_reg[30]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y69     part2/count_reg[31]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y65     part2/count_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y65     part2/count_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y65     part2/count_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y65     part2/count_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y67     part2/count_reg[20]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y67     part2/count_reg[20]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y65     part2/count_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y65     part2/count_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y65     part2/count_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y65     part2/count_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y66     part2/count_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y66     part2/count_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y66     part2/count_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y66     part2/count_reg[19]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y62     part2/count_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y62     part2/count_reg[0]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.413ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.184ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.413ns  (required time - arrival time)
  Source:                 part2/max_count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            part2/count_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.127ns  (logic 1.847ns (36.027%)  route 3.280ns (63.973%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.716     5.319    part2/clk
    SLICE_X2Y67          FDRE                                         r  part2/max_count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDRE (Prop_fdre_C_Q)         0.518     5.837 r  part2/max_count_reg[24]/Q
                         net (fo=9, routed)           1.006     6.842    part2/max_count[24]
    SLICE_X0Y65          LUT4 (Prop_lut4_I1_O)        0.124     6.966 r  part2/cnt_out_carry_i_3/O
                         net (fo=1, routed)           0.000     6.966    part2/cnt_out_carry_i_3_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.516 r  part2/cnt_out_carry/CO[3]
                         net (fo=1, routed)           0.000     7.516    part2/cnt_out_carry_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.630 r  part2/cnt_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.630    part2/cnt_out_carry__0_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.858 f  part2/cnt_out_carry__1/CO[2]
                         net (fo=8, routed)           0.848     8.706    part2/CLK
    SLICE_X0Y69          LUT2 (Prop_lut2_I1_O)        0.313     9.019 f  part2/count[0]_i_2/O
                         net (fo=32, routed)          1.426    10.445    part2/count[0]_i_2_n_0
    SLICE_X1Y62          FDCE                                         f  part2/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.601    15.024    part2/clk
    SLICE_X1Y62          FDCE                                         r  part2/count_reg[0]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X1Y62          FDCE (Recov_fdce_C_CLR)     -0.405    14.858    part2/count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.858    
                         arrival time                         -10.445    
  -------------------------------------------------------------------
                         slack                                  4.413    

Slack (MET) :             4.413ns  (required time - arrival time)
  Source:                 part2/max_count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            part2/count_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.127ns  (logic 1.847ns (36.027%)  route 3.280ns (63.973%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.716     5.319    part2/clk
    SLICE_X2Y67          FDRE                                         r  part2/max_count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDRE (Prop_fdre_C_Q)         0.518     5.837 r  part2/max_count_reg[24]/Q
                         net (fo=9, routed)           1.006     6.842    part2/max_count[24]
    SLICE_X0Y65          LUT4 (Prop_lut4_I1_O)        0.124     6.966 r  part2/cnt_out_carry_i_3/O
                         net (fo=1, routed)           0.000     6.966    part2/cnt_out_carry_i_3_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.516 r  part2/cnt_out_carry/CO[3]
                         net (fo=1, routed)           0.000     7.516    part2/cnt_out_carry_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.630 r  part2/cnt_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.630    part2/cnt_out_carry__0_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.858 f  part2/cnt_out_carry__1/CO[2]
                         net (fo=8, routed)           0.848     8.706    part2/CLK
    SLICE_X0Y69          LUT2 (Prop_lut2_I1_O)        0.313     9.019 f  part2/count[0]_i_2/O
                         net (fo=32, routed)          1.426    10.445    part2/count[0]_i_2_n_0
    SLICE_X1Y62          FDCE                                         f  part2/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.601    15.024    part2/clk
    SLICE_X1Y62          FDCE                                         r  part2/count_reg[1]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X1Y62          FDCE (Recov_fdce_C_CLR)     -0.405    14.858    part2/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.858    
                         arrival time                         -10.445    
  -------------------------------------------------------------------
                         slack                                  4.413    

Slack (MET) :             4.413ns  (required time - arrival time)
  Source:                 part2/max_count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            part2/count_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.127ns  (logic 1.847ns (36.027%)  route 3.280ns (63.973%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.716     5.319    part2/clk
    SLICE_X2Y67          FDRE                                         r  part2/max_count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDRE (Prop_fdre_C_Q)         0.518     5.837 r  part2/max_count_reg[24]/Q
                         net (fo=9, routed)           1.006     6.842    part2/max_count[24]
    SLICE_X0Y65          LUT4 (Prop_lut4_I1_O)        0.124     6.966 r  part2/cnt_out_carry_i_3/O
                         net (fo=1, routed)           0.000     6.966    part2/cnt_out_carry_i_3_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.516 r  part2/cnt_out_carry/CO[3]
                         net (fo=1, routed)           0.000     7.516    part2/cnt_out_carry_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.630 r  part2/cnt_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.630    part2/cnt_out_carry__0_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.858 f  part2/cnt_out_carry__1/CO[2]
                         net (fo=8, routed)           0.848     8.706    part2/CLK
    SLICE_X0Y69          LUT2 (Prop_lut2_I1_O)        0.313     9.019 f  part2/count[0]_i_2/O
                         net (fo=32, routed)          1.426    10.445    part2/count[0]_i_2_n_0
    SLICE_X1Y62          FDCE                                         f  part2/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.601    15.024    part2/clk
    SLICE_X1Y62          FDCE                                         r  part2/count_reg[2]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X1Y62          FDCE (Recov_fdce_C_CLR)     -0.405    14.858    part2/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.858    
                         arrival time                         -10.445    
  -------------------------------------------------------------------
                         slack                                  4.413    

Slack (MET) :             4.413ns  (required time - arrival time)
  Source:                 part2/max_count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            part2/count_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.127ns  (logic 1.847ns (36.027%)  route 3.280ns (63.973%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.716     5.319    part2/clk
    SLICE_X2Y67          FDRE                                         r  part2/max_count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDRE (Prop_fdre_C_Q)         0.518     5.837 r  part2/max_count_reg[24]/Q
                         net (fo=9, routed)           1.006     6.842    part2/max_count[24]
    SLICE_X0Y65          LUT4 (Prop_lut4_I1_O)        0.124     6.966 r  part2/cnt_out_carry_i_3/O
                         net (fo=1, routed)           0.000     6.966    part2/cnt_out_carry_i_3_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.516 r  part2/cnt_out_carry/CO[3]
                         net (fo=1, routed)           0.000     7.516    part2/cnt_out_carry_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.630 r  part2/cnt_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.630    part2/cnt_out_carry__0_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.858 f  part2/cnt_out_carry__1/CO[2]
                         net (fo=8, routed)           0.848     8.706    part2/CLK
    SLICE_X0Y69          LUT2 (Prop_lut2_I1_O)        0.313     9.019 f  part2/count[0]_i_2/O
                         net (fo=32, routed)          1.426    10.445    part2/count[0]_i_2_n_0
    SLICE_X1Y62          FDCE                                         f  part2/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.601    15.024    part2/clk
    SLICE_X1Y62          FDCE                                         r  part2/count_reg[3]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X1Y62          FDCE (Recov_fdce_C_CLR)     -0.405    14.858    part2/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.858    
                         arrival time                         -10.445    
  -------------------------------------------------------------------
                         slack                                  4.413    

Slack (MET) :             4.461ns  (required time - arrival time)
  Source:                 part2/max_count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            part2/count_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.078ns  (logic 1.847ns (36.375%)  route 3.231ns (63.625%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.716     5.319    part2/clk
    SLICE_X2Y67          FDRE                                         r  part2/max_count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDRE (Prop_fdre_C_Q)         0.518     5.837 r  part2/max_count_reg[24]/Q
                         net (fo=9, routed)           1.006     6.842    part2/max_count[24]
    SLICE_X0Y65          LUT4 (Prop_lut4_I1_O)        0.124     6.966 r  part2/cnt_out_carry_i_3/O
                         net (fo=1, routed)           0.000     6.966    part2/cnt_out_carry_i_3_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.516 r  part2/cnt_out_carry/CO[3]
                         net (fo=1, routed)           0.000     7.516    part2/cnt_out_carry_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.630 r  part2/cnt_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.630    part2/cnt_out_carry__0_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.858 f  part2/cnt_out_carry__1/CO[2]
                         net (fo=8, routed)           0.848     8.706    part2/CLK
    SLICE_X0Y69          LUT2 (Prop_lut2_I1_O)        0.313     9.019 f  part2/count[0]_i_2/O
                         net (fo=32, routed)          1.377    10.396    part2/count[0]_i_2_n_0
    SLICE_X1Y63          FDCE                                         f  part2/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.600    15.023    part2/clk
    SLICE_X1Y63          FDCE                                         r  part2/count_reg[4]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X1Y63          FDCE (Recov_fdce_C_CLR)     -0.405    14.857    part2/count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.857    
                         arrival time                         -10.396    
  -------------------------------------------------------------------
                         slack                                  4.461    

Slack (MET) :             4.461ns  (required time - arrival time)
  Source:                 part2/max_count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            part2/count_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.078ns  (logic 1.847ns (36.375%)  route 3.231ns (63.625%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.716     5.319    part2/clk
    SLICE_X2Y67          FDRE                                         r  part2/max_count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDRE (Prop_fdre_C_Q)         0.518     5.837 r  part2/max_count_reg[24]/Q
                         net (fo=9, routed)           1.006     6.842    part2/max_count[24]
    SLICE_X0Y65          LUT4 (Prop_lut4_I1_O)        0.124     6.966 r  part2/cnt_out_carry_i_3/O
                         net (fo=1, routed)           0.000     6.966    part2/cnt_out_carry_i_3_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.516 r  part2/cnt_out_carry/CO[3]
                         net (fo=1, routed)           0.000     7.516    part2/cnt_out_carry_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.630 r  part2/cnt_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.630    part2/cnt_out_carry__0_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.858 f  part2/cnt_out_carry__1/CO[2]
                         net (fo=8, routed)           0.848     8.706    part2/CLK
    SLICE_X0Y69          LUT2 (Prop_lut2_I1_O)        0.313     9.019 f  part2/count[0]_i_2/O
                         net (fo=32, routed)          1.377    10.396    part2/count[0]_i_2_n_0
    SLICE_X1Y63          FDCE                                         f  part2/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.600    15.023    part2/clk
    SLICE_X1Y63          FDCE                                         r  part2/count_reg[5]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X1Y63          FDCE (Recov_fdce_C_CLR)     -0.405    14.857    part2/count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.857    
                         arrival time                         -10.396    
  -------------------------------------------------------------------
                         slack                                  4.461    

Slack (MET) :             4.461ns  (required time - arrival time)
  Source:                 part2/max_count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            part2/count_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.078ns  (logic 1.847ns (36.375%)  route 3.231ns (63.625%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.716     5.319    part2/clk
    SLICE_X2Y67          FDRE                                         r  part2/max_count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDRE (Prop_fdre_C_Q)         0.518     5.837 r  part2/max_count_reg[24]/Q
                         net (fo=9, routed)           1.006     6.842    part2/max_count[24]
    SLICE_X0Y65          LUT4 (Prop_lut4_I1_O)        0.124     6.966 r  part2/cnt_out_carry_i_3/O
                         net (fo=1, routed)           0.000     6.966    part2/cnt_out_carry_i_3_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.516 r  part2/cnt_out_carry/CO[3]
                         net (fo=1, routed)           0.000     7.516    part2/cnt_out_carry_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.630 r  part2/cnt_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.630    part2/cnt_out_carry__0_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.858 f  part2/cnt_out_carry__1/CO[2]
                         net (fo=8, routed)           0.848     8.706    part2/CLK
    SLICE_X0Y69          LUT2 (Prop_lut2_I1_O)        0.313     9.019 f  part2/count[0]_i_2/O
                         net (fo=32, routed)          1.377    10.396    part2/count[0]_i_2_n_0
    SLICE_X1Y63          FDCE                                         f  part2/count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.600    15.023    part2/clk
    SLICE_X1Y63          FDCE                                         r  part2/count_reg[6]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X1Y63          FDCE (Recov_fdce_C_CLR)     -0.405    14.857    part2/count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.857    
                         arrival time                         -10.396    
  -------------------------------------------------------------------
                         slack                                  4.461    

Slack (MET) :             4.461ns  (required time - arrival time)
  Source:                 part2/max_count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            part2/count_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.078ns  (logic 1.847ns (36.375%)  route 3.231ns (63.625%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.716     5.319    part2/clk
    SLICE_X2Y67          FDRE                                         r  part2/max_count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDRE (Prop_fdre_C_Q)         0.518     5.837 r  part2/max_count_reg[24]/Q
                         net (fo=9, routed)           1.006     6.842    part2/max_count[24]
    SLICE_X0Y65          LUT4 (Prop_lut4_I1_O)        0.124     6.966 r  part2/cnt_out_carry_i_3/O
                         net (fo=1, routed)           0.000     6.966    part2/cnt_out_carry_i_3_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.516 r  part2/cnt_out_carry/CO[3]
                         net (fo=1, routed)           0.000     7.516    part2/cnt_out_carry_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.630 r  part2/cnt_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.630    part2/cnt_out_carry__0_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.858 f  part2/cnt_out_carry__1/CO[2]
                         net (fo=8, routed)           0.848     8.706    part2/CLK
    SLICE_X0Y69          LUT2 (Prop_lut2_I1_O)        0.313     9.019 f  part2/count[0]_i_2/O
                         net (fo=32, routed)          1.377    10.396    part2/count[0]_i_2_n_0
    SLICE_X1Y63          FDCE                                         f  part2/count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.600    15.023    part2/clk
    SLICE_X1Y63          FDCE                                         r  part2/count_reg[7]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X1Y63          FDCE (Recov_fdce_C_CLR)     -0.405    14.857    part2/count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.857    
                         arrival time                         -10.396    
  -------------------------------------------------------------------
                         slack                                  4.461    

Slack (MET) :             4.749ns  (required time - arrival time)
  Source:                 part2/max_count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            part2/count_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.789ns  (logic 1.847ns (38.566%)  route 2.942ns (61.434%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.716     5.319    part2/clk
    SLICE_X2Y67          FDRE                                         r  part2/max_count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDRE (Prop_fdre_C_Q)         0.518     5.837 r  part2/max_count_reg[24]/Q
                         net (fo=9, routed)           1.006     6.842    part2/max_count[24]
    SLICE_X0Y65          LUT4 (Prop_lut4_I1_O)        0.124     6.966 r  part2/cnt_out_carry_i_3/O
                         net (fo=1, routed)           0.000     6.966    part2/cnt_out_carry_i_3_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.516 r  part2/cnt_out_carry/CO[3]
                         net (fo=1, routed)           0.000     7.516    part2/cnt_out_carry_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.630 r  part2/cnt_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.630    part2/cnt_out_carry__0_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.858 f  part2/cnt_out_carry__1/CO[2]
                         net (fo=8, routed)           0.848     8.706    part2/CLK
    SLICE_X0Y69          LUT2 (Prop_lut2_I1_O)        0.313     9.019 f  part2/count[0]_i_2/O
                         net (fo=32, routed)          1.089    10.108    part2/count[0]_i_2_n_0
    SLICE_X1Y64          FDCE                                         f  part2/count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.600    15.023    part2/clk
    SLICE_X1Y64          FDCE                                         r  part2/count_reg[10]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X1Y64          FDCE (Recov_fdce_C_CLR)     -0.405    14.857    part2/count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.857    
                         arrival time                         -10.108    
  -------------------------------------------------------------------
                         slack                                  4.749    

Slack (MET) :             4.749ns  (required time - arrival time)
  Source:                 part2/max_count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            part2/count_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.789ns  (logic 1.847ns (38.566%)  route 2.942ns (61.434%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.716     5.319    part2/clk
    SLICE_X2Y67          FDRE                                         r  part2/max_count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDRE (Prop_fdre_C_Q)         0.518     5.837 r  part2/max_count_reg[24]/Q
                         net (fo=9, routed)           1.006     6.842    part2/max_count[24]
    SLICE_X0Y65          LUT4 (Prop_lut4_I1_O)        0.124     6.966 r  part2/cnt_out_carry_i_3/O
                         net (fo=1, routed)           0.000     6.966    part2/cnt_out_carry_i_3_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.516 r  part2/cnt_out_carry/CO[3]
                         net (fo=1, routed)           0.000     7.516    part2/cnt_out_carry_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.630 r  part2/cnt_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.630    part2/cnt_out_carry__0_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.858 f  part2/cnt_out_carry__1/CO[2]
                         net (fo=8, routed)           0.848     8.706    part2/CLK
    SLICE_X0Y69          LUT2 (Prop_lut2_I1_O)        0.313     9.019 f  part2/count[0]_i_2/O
                         net (fo=32, routed)          1.089    10.108    part2/count[0]_i_2_n_0
    SLICE_X1Y64          FDCE                                         f  part2/count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.600    15.023    part2/clk
    SLICE_X1Y64          FDCE                                         r  part2/count_reg[11]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X1Y64          FDCE (Recov_fdce_C_CLR)     -0.405    14.857    part2/count_reg[11]
  -------------------------------------------------------------------
                         required time                         14.857    
                         arrival time                         -10.108    
  -------------------------------------------------------------------
                         slack                                  4.749    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.184ns  (arrival time - required time)
  Source:                 part2/count_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            part2/count_reg[24]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.107ns  (logic 0.377ns (34.071%)  route 0.730ns (65.930%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.596     1.515    part2/clk
    SLICE_X1Y69          FDCE                                         r  part2/count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDCE (Prop_fdce_C_Q)         0.141     1.656 r  part2/count_reg[31]/Q
                         net (fo=2, routed)           0.170     1.826    part2/count_reg[31]
    SLICE_X0Y67          LUT4 (Prop_lut4_I2_O)        0.045     1.871 r  part2/cnt_out_carry__1_i_1/O
                         net (fo=1, routed)           0.000     1.871    part2/cnt_out_carry__1_i_1_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081     1.952 f  part2/cnt_out_carry__1/CO[2]
                         net (fo=8, routed)           0.318     2.270    part2/CLK
    SLICE_X0Y69          LUT2 (Prop_lut2_I1_O)        0.110     2.380 f  part2/count[0]_i_2/O
                         net (fo=32, routed)          0.241     2.622    part2/count[0]_i_2_n_0
    SLICE_X1Y68          FDCE                                         f  part2/count_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.868     2.033    part2/clk
    SLICE_X1Y68          FDCE                                         r  part2/count_reg[24]/C
                         clock pessimism             -0.502     1.530    
    SLICE_X1Y68          FDCE (Remov_fdce_C_CLR)     -0.092     1.438    part2/count_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.438    
                         arrival time                           2.622    
  -------------------------------------------------------------------
                         slack                                  1.184    

Slack (MET) :             1.184ns  (arrival time - required time)
  Source:                 part2/count_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            part2/count_reg[25]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.107ns  (logic 0.377ns (34.071%)  route 0.730ns (65.930%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.596     1.515    part2/clk
    SLICE_X1Y69          FDCE                                         r  part2/count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDCE (Prop_fdce_C_Q)         0.141     1.656 r  part2/count_reg[31]/Q
                         net (fo=2, routed)           0.170     1.826    part2/count_reg[31]
    SLICE_X0Y67          LUT4 (Prop_lut4_I2_O)        0.045     1.871 r  part2/cnt_out_carry__1_i_1/O
                         net (fo=1, routed)           0.000     1.871    part2/cnt_out_carry__1_i_1_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081     1.952 f  part2/cnt_out_carry__1/CO[2]
                         net (fo=8, routed)           0.318     2.270    part2/CLK
    SLICE_X0Y69          LUT2 (Prop_lut2_I1_O)        0.110     2.380 f  part2/count[0]_i_2/O
                         net (fo=32, routed)          0.241     2.622    part2/count[0]_i_2_n_0
    SLICE_X1Y68          FDCE                                         f  part2/count_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.868     2.033    part2/clk
    SLICE_X1Y68          FDCE                                         r  part2/count_reg[25]/C
                         clock pessimism             -0.502     1.530    
    SLICE_X1Y68          FDCE (Remov_fdce_C_CLR)     -0.092     1.438    part2/count_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.438    
                         arrival time                           2.622    
  -------------------------------------------------------------------
                         slack                                  1.184    

Slack (MET) :             1.184ns  (arrival time - required time)
  Source:                 part2/count_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            part2/count_reg[26]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.107ns  (logic 0.377ns (34.071%)  route 0.730ns (65.930%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.596     1.515    part2/clk
    SLICE_X1Y69          FDCE                                         r  part2/count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDCE (Prop_fdce_C_Q)         0.141     1.656 r  part2/count_reg[31]/Q
                         net (fo=2, routed)           0.170     1.826    part2/count_reg[31]
    SLICE_X0Y67          LUT4 (Prop_lut4_I2_O)        0.045     1.871 r  part2/cnt_out_carry__1_i_1/O
                         net (fo=1, routed)           0.000     1.871    part2/cnt_out_carry__1_i_1_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081     1.952 f  part2/cnt_out_carry__1/CO[2]
                         net (fo=8, routed)           0.318     2.270    part2/CLK
    SLICE_X0Y69          LUT2 (Prop_lut2_I1_O)        0.110     2.380 f  part2/count[0]_i_2/O
                         net (fo=32, routed)          0.241     2.622    part2/count[0]_i_2_n_0
    SLICE_X1Y68          FDCE                                         f  part2/count_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.868     2.033    part2/clk
    SLICE_X1Y68          FDCE                                         r  part2/count_reg[26]/C
                         clock pessimism             -0.502     1.530    
    SLICE_X1Y68          FDCE (Remov_fdce_C_CLR)     -0.092     1.438    part2/count_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.438    
                         arrival time                           2.622    
  -------------------------------------------------------------------
                         slack                                  1.184    

Slack (MET) :             1.184ns  (arrival time - required time)
  Source:                 part2/count_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            part2/count_reg[27]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.107ns  (logic 0.377ns (34.071%)  route 0.730ns (65.930%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.596     1.515    part2/clk
    SLICE_X1Y69          FDCE                                         r  part2/count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDCE (Prop_fdce_C_Q)         0.141     1.656 r  part2/count_reg[31]/Q
                         net (fo=2, routed)           0.170     1.826    part2/count_reg[31]
    SLICE_X0Y67          LUT4 (Prop_lut4_I2_O)        0.045     1.871 r  part2/cnt_out_carry__1_i_1/O
                         net (fo=1, routed)           0.000     1.871    part2/cnt_out_carry__1_i_1_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081     1.952 f  part2/cnt_out_carry__1/CO[2]
                         net (fo=8, routed)           0.318     2.270    part2/CLK
    SLICE_X0Y69          LUT2 (Prop_lut2_I1_O)        0.110     2.380 f  part2/count[0]_i_2/O
                         net (fo=32, routed)          0.241     2.622    part2/count[0]_i_2_n_0
    SLICE_X1Y68          FDCE                                         f  part2/count_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.868     2.033    part2/clk
    SLICE_X1Y68          FDCE                                         r  part2/count_reg[27]/C
                         clock pessimism             -0.502     1.530    
    SLICE_X1Y68          FDCE (Remov_fdce_C_CLR)     -0.092     1.438    part2/count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.438    
                         arrival time                           2.622    
  -------------------------------------------------------------------
                         slack                                  1.184    

Slack (MET) :             1.276ns  (arrival time - required time)
  Source:                 part2/count_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            part2/count_reg[28]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.184ns  (logic 0.377ns (31.853%)  route 0.807ns (68.147%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.596     1.515    part2/clk
    SLICE_X1Y69          FDCE                                         r  part2/count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDCE (Prop_fdce_C_Q)         0.141     1.656 r  part2/count_reg[31]/Q
                         net (fo=2, routed)           0.170     1.826    part2/count_reg[31]
    SLICE_X0Y67          LUT4 (Prop_lut4_I2_O)        0.045     1.871 r  part2/cnt_out_carry__1_i_1/O
                         net (fo=1, routed)           0.000     1.871    part2/cnt_out_carry__1_i_1_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081     1.952 f  part2/cnt_out_carry__1/CO[2]
                         net (fo=8, routed)           0.318     2.270    part2/CLK
    SLICE_X0Y69          LUT2 (Prop_lut2_I1_O)        0.110     2.380 f  part2/count[0]_i_2/O
                         net (fo=32, routed)          0.318     2.699    part2/count[0]_i_2_n_0
    SLICE_X1Y69          FDCE                                         f  part2/count_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.867     2.032    part2/clk
    SLICE_X1Y69          FDCE                                         r  part2/count_reg[28]/C
                         clock pessimism             -0.516     1.515    
    SLICE_X1Y69          FDCE (Remov_fdce_C_CLR)     -0.092     1.423    part2/count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.423    
                         arrival time                           2.699    
  -------------------------------------------------------------------
                         slack                                  1.276    

Slack (MET) :             1.276ns  (arrival time - required time)
  Source:                 part2/count_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            part2/count_reg[29]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.184ns  (logic 0.377ns (31.853%)  route 0.807ns (68.147%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.596     1.515    part2/clk
    SLICE_X1Y69          FDCE                                         r  part2/count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDCE (Prop_fdce_C_Q)         0.141     1.656 r  part2/count_reg[31]/Q
                         net (fo=2, routed)           0.170     1.826    part2/count_reg[31]
    SLICE_X0Y67          LUT4 (Prop_lut4_I2_O)        0.045     1.871 r  part2/cnt_out_carry__1_i_1/O
                         net (fo=1, routed)           0.000     1.871    part2/cnt_out_carry__1_i_1_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081     1.952 f  part2/cnt_out_carry__1/CO[2]
                         net (fo=8, routed)           0.318     2.270    part2/CLK
    SLICE_X0Y69          LUT2 (Prop_lut2_I1_O)        0.110     2.380 f  part2/count[0]_i_2/O
                         net (fo=32, routed)          0.318     2.699    part2/count[0]_i_2_n_0
    SLICE_X1Y69          FDCE                                         f  part2/count_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.867     2.032    part2/clk
    SLICE_X1Y69          FDCE                                         r  part2/count_reg[29]/C
                         clock pessimism             -0.516     1.515    
    SLICE_X1Y69          FDCE (Remov_fdce_C_CLR)     -0.092     1.423    part2/count_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.423    
                         arrival time                           2.699    
  -------------------------------------------------------------------
                         slack                                  1.276    

Slack (MET) :             1.276ns  (arrival time - required time)
  Source:                 part2/count_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            part2/count_reg[30]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.184ns  (logic 0.377ns (31.853%)  route 0.807ns (68.147%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.596     1.515    part2/clk
    SLICE_X1Y69          FDCE                                         r  part2/count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDCE (Prop_fdce_C_Q)         0.141     1.656 r  part2/count_reg[31]/Q
                         net (fo=2, routed)           0.170     1.826    part2/count_reg[31]
    SLICE_X0Y67          LUT4 (Prop_lut4_I2_O)        0.045     1.871 r  part2/cnt_out_carry__1_i_1/O
                         net (fo=1, routed)           0.000     1.871    part2/cnt_out_carry__1_i_1_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081     1.952 f  part2/cnt_out_carry__1/CO[2]
                         net (fo=8, routed)           0.318     2.270    part2/CLK
    SLICE_X0Y69          LUT2 (Prop_lut2_I1_O)        0.110     2.380 f  part2/count[0]_i_2/O
                         net (fo=32, routed)          0.318     2.699    part2/count[0]_i_2_n_0
    SLICE_X1Y69          FDCE                                         f  part2/count_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.867     2.032    part2/clk
    SLICE_X1Y69          FDCE                                         r  part2/count_reg[30]/C
                         clock pessimism             -0.516     1.515    
    SLICE_X1Y69          FDCE (Remov_fdce_C_CLR)     -0.092     1.423    part2/count_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.423    
                         arrival time                           2.699    
  -------------------------------------------------------------------
                         slack                                  1.276    

Slack (MET) :             1.276ns  (arrival time - required time)
  Source:                 part2/count_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            part2/count_reg[31]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.184ns  (logic 0.377ns (31.853%)  route 0.807ns (68.147%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.596     1.515    part2/clk
    SLICE_X1Y69          FDCE                                         r  part2/count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDCE (Prop_fdce_C_Q)         0.141     1.656 r  part2/count_reg[31]/Q
                         net (fo=2, routed)           0.170     1.826    part2/count_reg[31]
    SLICE_X0Y67          LUT4 (Prop_lut4_I2_O)        0.045     1.871 r  part2/cnt_out_carry__1_i_1/O
                         net (fo=1, routed)           0.000     1.871    part2/cnt_out_carry__1_i_1_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081     1.952 f  part2/cnt_out_carry__1/CO[2]
                         net (fo=8, routed)           0.318     2.270    part2/CLK
    SLICE_X0Y69          LUT2 (Prop_lut2_I1_O)        0.110     2.380 f  part2/count[0]_i_2/O
                         net (fo=32, routed)          0.318     2.699    part2/count[0]_i_2_n_0
    SLICE_X1Y69          FDCE                                         f  part2/count_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.867     2.032    part2/clk
    SLICE_X1Y69          FDCE                                         r  part2/count_reg[31]/C
                         clock pessimism             -0.516     1.515    
    SLICE_X1Y69          FDCE (Remov_fdce_C_CLR)     -0.092     1.423    part2/count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.423    
                         arrival time                           2.699    
  -------------------------------------------------------------------
                         slack                                  1.276    

Slack (MET) :             1.304ns  (arrival time - required time)
  Source:                 part2/count_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            part2/count_reg[20]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.228ns  (logic 0.377ns (30.699%)  route 0.851ns (69.301%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.596     1.515    part2/clk
    SLICE_X1Y69          FDCE                                         r  part2/count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDCE (Prop_fdce_C_Q)         0.141     1.656 r  part2/count_reg[31]/Q
                         net (fo=2, routed)           0.170     1.826    part2/count_reg[31]
    SLICE_X0Y67          LUT4 (Prop_lut4_I2_O)        0.045     1.871 r  part2/cnt_out_carry__1_i_1/O
                         net (fo=1, routed)           0.000     1.871    part2/cnt_out_carry__1_i_1_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081     1.952 f  part2/cnt_out_carry__1/CO[2]
                         net (fo=8, routed)           0.318     2.270    part2/CLK
    SLICE_X0Y69          LUT2 (Prop_lut2_I1_O)        0.110     2.380 f  part2/count[0]_i_2/O
                         net (fo=32, routed)          0.363     2.743    part2/count[0]_i_2_n_0
    SLICE_X1Y67          FDCE                                         f  part2/count_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.869     2.034    part2/clk
    SLICE_X1Y67          FDCE                                         r  part2/count_reg[20]/C
                         clock pessimism             -0.502     1.531    
    SLICE_X1Y67          FDCE (Remov_fdce_C_CLR)     -0.092     1.439    part2/count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.439    
                         arrival time                           2.743    
  -------------------------------------------------------------------
                         slack                                  1.304    

Slack (MET) :             1.304ns  (arrival time - required time)
  Source:                 part2/count_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            part2/count_reg[21]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.228ns  (logic 0.377ns (30.699%)  route 0.851ns (69.301%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.596     1.515    part2/clk
    SLICE_X1Y69          FDCE                                         r  part2/count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDCE (Prop_fdce_C_Q)         0.141     1.656 r  part2/count_reg[31]/Q
                         net (fo=2, routed)           0.170     1.826    part2/count_reg[31]
    SLICE_X0Y67          LUT4 (Prop_lut4_I2_O)        0.045     1.871 r  part2/cnt_out_carry__1_i_1/O
                         net (fo=1, routed)           0.000     1.871    part2/cnt_out_carry__1_i_1_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081     1.952 f  part2/cnt_out_carry__1/CO[2]
                         net (fo=8, routed)           0.318     2.270    part2/CLK
    SLICE_X0Y69          LUT2 (Prop_lut2_I1_O)        0.110     2.380 f  part2/count[0]_i_2/O
                         net (fo=32, routed)          0.363     2.743    part2/count[0]_i_2_n_0
    SLICE_X1Y67          FDCE                                         f  part2/count_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.869     2.034    part2/clk
    SLICE_X1Y67          FDCE                                         r  part2/count_reg[21]/C
                         clock pessimism             -0.502     1.531    
    SLICE_X1Y67          FDCE (Remov_fdce_C_CLR)     -0.092     1.439    part2/count_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.439    
                         arrival time                           2.743    
  -------------------------------------------------------------------
                         slack                                  1.304    





