// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        bckgndYUV_din,
        bckgndYUV_num_data_valid,
        bckgndYUV_fifo_cap,
        bckgndYUV_full_n,
        bckgndYUV_write,
        rampVal_3_flag_0,
        hdata_flag_0,
        rampVal_2_flag_0,
        width_val,
        rampStart_1,
        ZplateHorContStart_val,
        patternId_val,
        conv2_i_i10_i233_cast,
        y,
        empty_41,
        barWidth_cast,
        barWidth,
        shl_i,
        ZplateHorContDelta_val,
        ZplateVerContStart_val,
        cmp12_i,
        ZplateVerContDelta_val,
        sub_i_i_i,
        barWidthMinSamples,
        cmp11_i,
        cmp_i287,
        sub35_i,
        empty,
        zext_ln565,
        cmp121_i,
        rampVal_3_flag_1_out,
        rampVal_3_flag_1_out_ap_vld,
        rampVal_3_new_1_out,
        rampVal_3_new_1_out_ap_vld,
        rampVal_3_loc_1_out_i,
        rampVal_3_loc_1_out_o,
        rampVal_3_loc_1_out_o_ap_vld,
        rampVal_loc_1_out_i,
        rampVal_loc_1_out_o,
        rampVal_loc_1_out_o_ap_vld,
        hBarSel_4_0_loc_1_out_i,
        hBarSel_4_0_loc_1_out_o,
        hBarSel_4_0_loc_1_out_o_ap_vld,
        zonePlateVAddr_loc_1_out_i,
        zonePlateVAddr_loc_1_out_o,
        zonePlateVAddr_loc_1_out_o_ap_vld,
        vBarSel_loc_1_out_i,
        vBarSel_loc_1_out_o,
        vBarSel_loc_1_out_o_ap_vld,
        hBarSel_0_loc_1_out_i,
        hBarSel_0_loc_1_out_o,
        hBarSel_0_loc_1_out_o_ap_vld,
        hdata_flag_1_out,
        hdata_flag_1_out_ap_vld,
        hdata_new_1_out,
        hdata_new_1_out_ap_vld,
        hdata_loc_1_out_i,
        hdata_loc_1_out_o,
        hdata_loc_1_out_o_ap_vld,
        vBarSel_2_loc_1_out_i,
        vBarSel_2_loc_1_out_o,
        vBarSel_2_loc_1_out_o_ap_vld,
        hBarSel_3_0_loc_1_out_i,
        hBarSel_3_0_loc_1_out_o,
        hBarSel_3_0_loc_1_out_o_ap_vld,
        rampVal_2_flag_1_out,
        rampVal_2_flag_1_out_ap_vld,
        rampVal_2_new_1_out,
        rampVal_2_new_1_out_ap_vld,
        rampVal_2_loc_1_out_i,
        rampVal_2_loc_1_out_o,
        rampVal_2_loc_1_out_o_ap_vld,
        vBarSel_3_loc_1_out_i,
        vBarSel_3_loc_1_out_o,
        vBarSel_3_loc_1_out_o_ap_vld,
        hBarSel_5_0_loc_1_out_i,
        hBarSel_5_0_loc_1_out_o,
        hBarSel_5_0_loc_1_out_o_ap_vld,
        p_0_2_0_0_0217_out_i,
        p_0_2_0_0_0217_out_o,
        p_0_2_0_0_0217_out_o_ap_vld,
        p_0_1_0_0_0215_out_i,
        p_0_1_0_0_0215_out_o,
        p_0_1_0_0_0215_out_o_ap_vld,
        p_0_0_0_0_0213_out_i,
        p_0_0_0_0_0213_out_o,
        p_0_0_0_0_0213_out_o_ap_vld,
        rampVal,
        rampVal_ap_vld,
        hBarSel_4_0,
        hBarSel_4_0_ap_vld,
        zonePlateVAddr,
        zonePlateVAddr_ap_vld,
        hBarSel_0,
        hBarSel_0_ap_vld,
        vBarSel,
        vBarSel_ap_vld,
        hBarSel_3_0,
        hBarSel_3_0_ap_vld,
        vBarSel_2,
        vBarSel_2_ap_vld,
        hBarSel_5_0,
        hBarSel_5_0_ap_vld,
        vBarSel_1,
        vBarSel_1_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [23:0] bckgndYUV_din;
input  [4:0] bckgndYUV_num_data_valid;
input  [4:0] bckgndYUV_fifo_cap;
input   bckgndYUV_full_n;
output   bckgndYUV_write;
input  [0:0] rampVal_3_flag_0;
input  [0:0] hdata_flag_0;
input  [0:0] rampVal_2_flag_0;
input  [15:0] width_val;
input  [7:0] rampStart_1;
input  [15:0] ZplateHorContStart_val;
input  [7:0] patternId_val;
input  [7:0] conv2_i_i10_i233_cast;
input  [15:0] y;
input  [7:0] empty_41;
input  [10:0] barWidth_cast;
input  [10:0] barWidth;
input  [15:0] shl_i;
input  [15:0] ZplateHorContDelta_val;
input  [15:0] ZplateVerContStart_val;
input  [0:0] cmp12_i;
input  [15:0] ZplateVerContDelta_val;
input  [10:0] sub_i_i_i;
input  [9:0] barWidthMinSamples;
input  [0:0] cmp11_i;
input  [0:0] cmp_i287;
input  [16:0] sub35_i;
input  [7:0] empty;
input  [1:0] zext_ln565;
input  [0:0] cmp121_i;
output  [0:0] rampVal_3_flag_1_out;
output   rampVal_3_flag_1_out_ap_vld;
output  [15:0] rampVal_3_new_1_out;
output   rampVal_3_new_1_out_ap_vld;
input  [15:0] rampVal_3_loc_1_out_i;
output  [15:0] rampVal_3_loc_1_out_o;
output   rampVal_3_loc_1_out_o_ap_vld;
input  [15:0] rampVal_loc_1_out_i;
output  [15:0] rampVal_loc_1_out_o;
output   rampVal_loc_1_out_o_ap_vld;
input  [7:0] hBarSel_4_0_loc_1_out_i;
output  [7:0] hBarSel_4_0_loc_1_out_o;
output   hBarSel_4_0_loc_1_out_o_ap_vld;
input  [15:0] zonePlateVAddr_loc_1_out_i;
output  [15:0] zonePlateVAddr_loc_1_out_o;
output   zonePlateVAddr_loc_1_out_o_ap_vld;
input  [7:0] vBarSel_loc_1_out_i;
output  [7:0] vBarSel_loc_1_out_o;
output   vBarSel_loc_1_out_o_ap_vld;
input  [7:0] hBarSel_0_loc_1_out_i;
output  [7:0] hBarSel_0_loc_1_out_o;
output   hBarSel_0_loc_1_out_o_ap_vld;
output  [0:0] hdata_flag_1_out;
output   hdata_flag_1_out_ap_vld;
output  [15:0] hdata_new_1_out;
output   hdata_new_1_out_ap_vld;
input  [15:0] hdata_loc_1_out_i;
output  [15:0] hdata_loc_1_out_o;
output   hdata_loc_1_out_o_ap_vld;
input  [7:0] vBarSel_2_loc_1_out_i;
output  [7:0] vBarSel_2_loc_1_out_o;
output   vBarSel_2_loc_1_out_o_ap_vld;
input  [7:0] hBarSel_3_0_loc_1_out_i;
output  [7:0] hBarSel_3_0_loc_1_out_o;
output   hBarSel_3_0_loc_1_out_o_ap_vld;
output  [0:0] rampVal_2_flag_1_out;
output   rampVal_2_flag_1_out_ap_vld;
output  [15:0] rampVal_2_new_1_out;
output   rampVal_2_new_1_out_ap_vld;
input  [15:0] rampVal_2_loc_1_out_i;
output  [15:0] rampVal_2_loc_1_out_o;
output   rampVal_2_loc_1_out_o_ap_vld;
input  [7:0] vBarSel_3_loc_1_out_i;
output  [7:0] vBarSel_3_loc_1_out_o;
output   vBarSel_3_loc_1_out_o_ap_vld;
input  [7:0] hBarSel_5_0_loc_1_out_i;
output  [7:0] hBarSel_5_0_loc_1_out_o;
output   hBarSel_5_0_loc_1_out_o_ap_vld;
input  [7:0] p_0_2_0_0_0217_out_i;
output  [7:0] p_0_2_0_0_0217_out_o;
output   p_0_2_0_0_0217_out_o_ap_vld;
input  [7:0] p_0_1_0_0_0215_out_i;
output  [7:0] p_0_1_0_0_0215_out_o;
output   p_0_1_0_0_0215_out_o_ap_vld;
input  [7:0] p_0_0_0_0_0213_out_i;
output  [7:0] p_0_0_0_0_0213_out_o;
output   p_0_0_0_0_0213_out_o_ap_vld;
output  [7:0] rampVal;
output   rampVal_ap_vld;
output  [7:0] hBarSel_4_0;
output   hBarSel_4_0_ap_vld;
output  [15:0] zonePlateVAddr;
output   zonePlateVAddr_ap_vld;
output  [2:0] hBarSel_0;
output   hBarSel_0_ap_vld;
output  [2:0] vBarSel;
output   vBarSel_ap_vld;
output  [2:0] hBarSel_3_0;
output   hBarSel_3_0_ap_vld;
output  [7:0] vBarSel_2;
output   vBarSel_2_ap_vld;
output  [2:0] hBarSel_5_0;
output   hBarSel_5_0_ap_vld;
output  [0:0] vBarSel_1;
output   vBarSel_1_ap_vld;

reg ap_idle;
reg bckgndYUV_write;
reg rampVal_3_flag_1_out_ap_vld;
reg rampVal_3_new_1_out_ap_vld;
reg[15:0] rampVal_3_loc_1_out_o;
reg rampVal_3_loc_1_out_o_ap_vld;
reg[15:0] rampVal_loc_1_out_o;
reg rampVal_loc_1_out_o_ap_vld;
reg[7:0] hBarSel_4_0_loc_1_out_o;
reg hBarSel_4_0_loc_1_out_o_ap_vld;
reg[15:0] zonePlateVAddr_loc_1_out_o;
reg zonePlateVAddr_loc_1_out_o_ap_vld;
reg[7:0] vBarSel_loc_1_out_o;
reg vBarSel_loc_1_out_o_ap_vld;
reg[7:0] hBarSel_0_loc_1_out_o;
reg hBarSel_0_loc_1_out_o_ap_vld;
reg hdata_flag_1_out_ap_vld;
reg hdata_new_1_out_ap_vld;
reg[15:0] hdata_loc_1_out_o;
reg hdata_loc_1_out_o_ap_vld;
reg[7:0] vBarSel_2_loc_1_out_o;
reg vBarSel_2_loc_1_out_o_ap_vld;
reg[7:0] hBarSel_3_0_loc_1_out_o;
reg hBarSel_3_0_loc_1_out_o_ap_vld;
reg rampVal_2_flag_1_out_ap_vld;
reg rampVal_2_new_1_out_ap_vld;
reg[15:0] rampVal_2_loc_1_out_o;
reg rampVal_2_loc_1_out_o_ap_vld;
reg[7:0] vBarSel_3_loc_1_out_o;
reg vBarSel_3_loc_1_out_o_ap_vld;
reg[7:0] hBarSel_5_0_loc_1_out_o;
reg hBarSel_5_0_loc_1_out_o_ap_vld;
reg[7:0] p_0_2_0_0_0217_out_o;
reg p_0_2_0_0_0217_out_o_ap_vld;
reg[7:0] p_0_1_0_0_0215_out_o;
reg p_0_1_0_0_0215_out_o_ap_vld;
reg[7:0] p_0_0_0_0_0213_out_o;
reg p_0_0_0_0_0213_out_o_ap_vld;
reg[7:0] rampVal;
reg rampVal_ap_vld;
reg[7:0] hBarSel_4_0;
reg hBarSel_4_0_ap_vld;
reg[15:0] zonePlateVAddr;
reg zonePlateVAddr_ap_vld;
reg[2:0] hBarSel_0;
reg hBarSel_0_ap_vld;
reg[2:0] vBarSel;
reg vBarSel_ap_vld;
reg[2:0] hBarSel_3_0;
reg hBarSel_3_0_ap_vld;
reg[7:0] vBarSel_2;
reg vBarSel_2_ap_vld;
reg[2:0] hBarSel_5_0;
reg hBarSel_5_0_ap_vld;
reg[0:0] vBarSel_1;
reg vBarSel_1_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_enable_reg_pp0_iter21;
reg    ap_enable_reg_pp0_iter22;
reg    ap_enable_reg_pp0_iter23;
reg    ap_idle_pp0;
reg    ap_block_state24_pp0_stage0_iter23;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln565_fu_1100_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg   [2:0] tpgBarSelYuv_y_address0;
reg    tpgBarSelYuv_y_ce0;
wire   [7:0] tpgBarSelYuv_y_q0;
reg   [2:0] tpgBarSelYuv_u_address0;
reg    tpgBarSelYuv_u_ce0;
wire   [7:0] tpgBarSelYuv_u_q0;
reg   [2:0] tpgBarSelYuv_v_address0;
reg    tpgBarSelYuv_v_ce0;
wire   [7:0] tpgBarSelYuv_v_q0;
reg   [10:0] xBar_0;
wire   [10:0] tpgSinTableArray_address0;
reg    tpgSinTableArray_ce0;
wire   [19:0] tpgSinTableArray_q0;
reg   [15:0] zonePlateVDelta;
wire   [5:0] tpgTartanBarArray_address0;
reg    tpgTartanBarArray_ce0;
wire   [2:0] tpgTartanBarArray_q0;
reg   [9:0] xCount_0;
reg   [9:0] yCount;
reg   [9:0] xCount_4_0;
reg   [0:0] vHatch;
reg   [9:0] yCount_2;
wire   [8:0] tpgSinTableArray_9bit_0_address0;
reg    tpgSinTableArray_9bit_0_ce0;
wire   [7:0] tpgSinTableArray_9bit_0_q0;
wire   [8:0] tpgSinTableArray_9bit_0_address1;
reg    tpgSinTableArray_9bit_0_ce1;
wire   [7:0] tpgSinTableArray_9bit_0_q1;
wire   [8:0] tpgSinTableArray_9bit_0_address2;
reg    tpgSinTableArray_9bit_0_ce2;
wire   [7:0] tpgSinTableArray_9bit_0_q2;
wire   [8:0] tpgSinTableArray_9bit_1_address0;
reg    tpgSinTableArray_9bit_1_ce0;
wire   [7:0] tpgSinTableArray_9bit_1_q0;
wire   [8:0] tpgSinTableArray_9bit_1_address1;
reg    tpgSinTableArray_9bit_1_ce1;
wire   [7:0] tpgSinTableArray_9bit_1_q1;
wire   [8:0] tpgSinTableArray_9bit_1_address2;
reg    tpgSinTableArray_9bit_1_ce2;
wire   [7:0] tpgSinTableArray_9bit_1_q2;
wire   [8:0] tpgSinTableArray_9bit_2_address0;
reg    tpgSinTableArray_9bit_2_ce0;
wire   [8:0] tpgSinTableArray_9bit_2_q0;
wire   [8:0] tpgSinTableArray_9bit_2_address1;
reg    tpgSinTableArray_9bit_2_ce1;
wire   [8:0] tpgSinTableArray_9bit_2_q1;
wire   [8:0] tpgSinTableArray_9bit_2_address2;
reg    tpgSinTableArray_9bit_2_ce2;
wire   [8:0] tpgSinTableArray_9bit_2_q2;
wire   [8:0] tpgSinTableArray_9bit_3_address0;
reg    tpgSinTableArray_9bit_3_ce0;
wire   [7:0] tpgSinTableArray_9bit_3_q0;
wire   [8:0] tpgSinTableArray_9bit_3_address1;
reg    tpgSinTableArray_9bit_3_ce1;
wire   [7:0] tpgSinTableArray_9bit_3_q1;
wire   [8:0] tpgSinTableArray_9bit_3_address2;
reg    tpgSinTableArray_9bit_3_ce2;
wire   [7:0] tpgSinTableArray_9bit_3_q2;
wire   [8:0] tpgSinTableArray_9bit_4_address0;
reg    tpgSinTableArray_9bit_4_ce0;
wire   [7:0] tpgSinTableArray_9bit_4_q0;
wire   [8:0] tpgSinTableArray_9bit_4_address1;
reg    tpgSinTableArray_9bit_4_ce1;
wire   [7:0] tpgSinTableArray_9bit_4_q1;
wire   [8:0] tpgSinTableArray_9bit_4_address2;
reg    tpgSinTableArray_9bit_4_ce2;
wire   [7:0] tpgSinTableArray_9bit_4_q2;
wire   [4:0] tpgCheckerBoardArray_address0;
reg    tpgCheckerBoardArray_ce0;
wire   [1:0] tpgCheckerBoardArray_q0;
reg   [9:0] xCount_3_0;
reg   [9:0] yCount_3;
reg   [27:0] rSerie;
reg   [27:0] gSerie;
reg   [27:0] bSerie;
wire   [2:0] DPtpgBarSelYuv_601_y_address0;
reg    DPtpgBarSelYuv_601_y_ce0;
wire   [7:0] DPtpgBarSelYuv_601_y_q0;
wire   [2:0] DPtpgBarSelYuv_601_u_address0;
reg    DPtpgBarSelYuv_601_u_ce0;
wire   [7:0] DPtpgBarSelYuv_601_u_q0;
wire   [2:0] DPtpgBarSelYuv_601_v_address0;
reg    DPtpgBarSelYuv_601_v_ce0;
wire   [7:0] DPtpgBarSelYuv_601_v_q0;
wire   [3:0] DPtpgBarArray_address0;
reg    DPtpgBarArray_ce0;
wire   [2:0] DPtpgBarArray_q0;
reg   [9:0] xCount_5_0;
reg   [5:0] yCount_1;
wire   [2:0] DPtpgBarSelYuv_709_y_address0;
reg    DPtpgBarSelYuv_709_y_ce0;
wire   [7:0] DPtpgBarSelYuv_709_y_q0;
wire   [2:0] DPtpgBarSelYuv_709_u_address0;
reg    DPtpgBarSelYuv_709_u_ce0;
wire   [7:0] DPtpgBarSelYuv_709_u_q0;
wire   [2:0] DPtpgBarSelYuv_709_v_address0;
reg    DPtpgBarSelYuv_709_v_ce0;
wire   [7:0] DPtpgBarSelYuv_709_v_q0;
reg    bckgndYUV_blk_n;
wire    ap_block_pp0_stage0;
reg   [7:0] reg_1048;
reg    ap_block_pp0_stage0_11001;
wire   [7:0] patternId_val_read_reg_3687;
reg    ap_predicate_pred423_state22;
reg    ap_predicate_pred428_state22;
reg    ap_predicate_pred434_state22;
reg   [7:0] reg_1052;
reg   [7:0] reg_1056;
wire   [0:0] cmp121_i_read_reg_3626;
wire   [0:0] cmp_i287_read_read_fu_470_p2;
wire   [0:0] cmp_i287_read_reg_3635;
wire   [7:0] patternId_val_read_read_fu_554_p2;
wire   [15:0] zext_ln565_cast_fu_1060_p1;
reg   [15:0] zext_ln565_cast_reg_3703;
wire   [11:0] barWidth_cast_cast_fu_1064_p1;
reg   [11:0] barWidth_cast_cast_reg_3710;
wire   [15:0] conv2_i_i10_i233_cast_cast_fu_1068_p1;
reg   [15:0] conv2_i_i10_i233_cast_cast_reg_3715;
reg   [0:0] icmp_ln565_reg_3720;
reg   [0:0] icmp_ln565_reg_3720_pp0_iter1_reg;
reg   [0:0] icmp_ln565_reg_3720_pp0_iter2_reg;
reg   [0:0] icmp_ln565_reg_3720_pp0_iter3_reg;
reg   [0:0] icmp_ln565_reg_3720_pp0_iter4_reg;
reg   [0:0] icmp_ln565_reg_3720_pp0_iter5_reg;
reg   [0:0] icmp_ln565_reg_3720_pp0_iter6_reg;
reg   [0:0] icmp_ln565_reg_3720_pp0_iter7_reg;
reg   [0:0] icmp_ln565_reg_3720_pp0_iter8_reg;
reg   [0:0] icmp_ln565_reg_3720_pp0_iter9_reg;
reg   [0:0] icmp_ln565_reg_3720_pp0_iter10_reg;
reg   [0:0] icmp_ln565_reg_3720_pp0_iter11_reg;
reg   [0:0] icmp_ln565_reg_3720_pp0_iter12_reg;
reg   [0:0] icmp_ln565_reg_3720_pp0_iter13_reg;
reg   [0:0] icmp_ln565_reg_3720_pp0_iter14_reg;
reg   [0:0] icmp_ln565_reg_3720_pp0_iter15_reg;
reg   [0:0] icmp_ln565_reg_3720_pp0_iter16_reg;
reg   [0:0] icmp_ln565_reg_3720_pp0_iter17_reg;
reg   [0:0] icmp_ln565_reg_3720_pp0_iter18_reg;
reg   [0:0] icmp_ln565_reg_3720_pp0_iter19_reg;
reg   [0:0] icmp_ln565_reg_3720_pp0_iter20_reg;
reg   [0:0] icmp_ln565_reg_3720_pp0_iter21_reg;
wire   [16:0] zext_ln565_1_fu_1112_p1;
wire   [10:0] trunc_ln565_10_fu_1120_p1;
reg   [10:0] trunc_ln565_10_reg_3729;
reg   [10:0] trunc_ln565_10_reg_3729_pp0_iter1_reg;
reg   [10:0] trunc_ln565_10_reg_3729_pp0_iter2_reg;
reg   [10:0] trunc_ln565_10_reg_3729_pp0_iter3_reg;
reg   [10:0] trunc_ln565_10_reg_3729_pp0_iter4_reg;
reg   [10:0] trunc_ln565_10_reg_3729_pp0_iter5_reg;
reg   [10:0] trunc_ln565_10_reg_3729_pp0_iter6_reg;
reg   [10:0] trunc_ln565_10_reg_3729_pp0_iter7_reg;
reg   [10:0] trunc_ln565_10_reg_3729_pp0_iter8_reg;
reg   [10:0] trunc_ln565_10_reg_3729_pp0_iter9_reg;
reg   [10:0] trunc_ln565_10_reg_3729_pp0_iter10_reg;
wire   [0:0] icmp_ln1072_fu_1124_p2;
reg   [0:0] icmp_ln1072_reg_3735;
reg   [0:0] icmp_ln1072_reg_3735_pp0_iter1_reg;
reg   [0:0] icmp_ln1072_reg_3735_pp0_iter2_reg;
reg   [0:0] icmp_ln1072_reg_3735_pp0_iter3_reg;
reg   [0:0] icmp_ln1072_reg_3735_pp0_iter4_reg;
reg   [0:0] icmp_ln1072_reg_3735_pp0_iter5_reg;
reg   [0:0] icmp_ln1072_reg_3735_pp0_iter6_reg;
reg   [0:0] icmp_ln1072_reg_3735_pp0_iter7_reg;
reg   [0:0] icmp_ln1072_reg_3735_pp0_iter8_reg;
reg   [0:0] icmp_ln1072_reg_3735_pp0_iter9_reg;
reg   [0:0] icmp_ln1072_reg_3735_pp0_iter10_reg;
reg   [0:0] icmp_ln1072_reg_3735_pp0_iter11_reg;
reg   [0:0] icmp_ln1072_reg_3735_pp0_iter12_reg;
reg   [0:0] icmp_ln1072_reg_3735_pp0_iter13_reg;
reg   [0:0] icmp_ln1072_reg_3735_pp0_iter14_reg;
reg   [0:0] icmp_ln1072_reg_3735_pp0_iter15_reg;
reg   [0:0] icmp_ln1072_reg_3735_pp0_iter16_reg;
reg   [0:0] icmp_ln1072_reg_3735_pp0_iter17_reg;
reg   [0:0] icmp_ln1072_reg_3735_pp0_iter18_reg;
reg   [0:0] icmp_ln1072_reg_3735_pp0_iter19_reg;
reg   [0:0] icmp_ln1072_reg_3735_pp0_iter20_reg;
reg   [0:0] icmp_ln1072_reg_3735_pp0_iter21_reg;
wire   [10:0] add_ln549_fu_1130_p2;
reg   [10:0] add_ln549_reg_3745;
reg   [10:0] add_ln549_reg_3745_pp0_iter1_reg;
reg   [10:0] add_ln549_reg_3745_pp0_iter2_reg;
reg   [10:0] add_ln549_reg_3745_pp0_iter3_reg;
reg   [10:0] add_ln549_reg_3745_pp0_iter4_reg;
reg   [10:0] add_ln549_reg_3745_pp0_iter5_reg;
reg   [10:0] add_ln549_reg_3745_pp0_iter6_reg;
reg   [10:0] add_ln549_reg_3745_pp0_iter7_reg;
reg   [10:0] add_ln549_reg_3745_pp0_iter8_reg;
reg   [10:0] add_ln549_reg_3745_pp0_iter9_reg;
reg   [10:0] add_ln549_reg_3745_pp0_iter10_reg;
wire   [10:0] add_ln549_1_fu_1136_p2;
reg   [10:0] add_ln549_1_reg_3751;
reg   [10:0] add_ln549_1_reg_3751_pp0_iter1_reg;
reg   [10:0] add_ln549_1_reg_3751_pp0_iter2_reg;
reg   [10:0] add_ln549_1_reg_3751_pp0_iter3_reg;
reg   [10:0] add_ln549_1_reg_3751_pp0_iter4_reg;
reg   [10:0] add_ln549_1_reg_3751_pp0_iter5_reg;
reg   [10:0] add_ln549_1_reg_3751_pp0_iter6_reg;
reg   [10:0] add_ln549_1_reg_3751_pp0_iter7_reg;
reg   [10:0] add_ln549_1_reg_3751_pp0_iter8_reg;
reg   [10:0] add_ln549_1_reg_3751_pp0_iter9_reg;
reg   [10:0] add_ln549_1_reg_3751_pp0_iter10_reg;
wire   [0:0] icmp_ln1746_fu_1148_p2;
reg   [0:0] icmp_ln1746_reg_3757;
reg   [0:0] icmp_ln1746_reg_3757_pp0_iter1_reg;
reg   [0:0] icmp_ln1746_reg_3757_pp0_iter2_reg;
reg   [0:0] icmp_ln1746_reg_3757_pp0_iter3_reg;
reg   [0:0] icmp_ln1746_reg_3757_pp0_iter4_reg;
reg   [0:0] icmp_ln1746_reg_3757_pp0_iter5_reg;
reg   [0:0] icmp_ln1746_reg_3757_pp0_iter6_reg;
reg   [0:0] icmp_ln1746_reg_3757_pp0_iter7_reg;
reg   [0:0] icmp_ln1746_reg_3757_pp0_iter8_reg;
reg   [0:0] icmp_ln1746_reg_3757_pp0_iter9_reg;
reg   [0:0] icmp_ln1746_reg_3757_pp0_iter10_reg;
reg   [0:0] icmp_ln1746_reg_3757_pp0_iter11_reg;
reg   [0:0] icmp_ln1746_reg_3757_pp0_iter12_reg;
reg   [0:0] icmp_ln1746_reg_3757_pp0_iter13_reg;
reg   [0:0] icmp_ln1746_reg_3757_pp0_iter14_reg;
reg   [0:0] icmp_ln1746_reg_3757_pp0_iter15_reg;
reg   [0:0] icmp_ln1746_reg_3757_pp0_iter16_reg;
wire   [0:0] trunc_ln1726_fu_1160_p1;
reg   [0:0] trunc_ln1726_reg_3761;
reg   [0:0] trunc_ln1726_reg_3761_pp0_iter1_reg;
reg   [0:0] trunc_ln1726_reg_3761_pp0_iter2_reg;
reg   [0:0] trunc_ln1726_reg_3761_pp0_iter3_reg;
reg   [0:0] trunc_ln1726_reg_3761_pp0_iter4_reg;
reg   [0:0] trunc_ln1726_reg_3761_pp0_iter5_reg;
reg   [0:0] trunc_ln1726_reg_3761_pp0_iter6_reg;
reg   [0:0] trunc_ln1726_reg_3761_pp0_iter7_reg;
reg   [0:0] trunc_ln1726_reg_3761_pp0_iter8_reg;
reg   [0:0] trunc_ln1726_reg_3761_pp0_iter9_reg;
reg   [0:0] trunc_ln1726_reg_3761_pp0_iter10_reg;
reg   [0:0] trunc_ln1726_reg_3761_pp0_iter11_reg;
reg   [0:0] trunc_ln1726_reg_3761_pp0_iter12_reg;
reg   [0:0] trunc_ln1726_reg_3761_pp0_iter13_reg;
reg   [0:0] trunc_ln1726_reg_3761_pp0_iter14_reg;
reg   [0:0] trunc_ln1726_reg_3761_pp0_iter15_reg;
reg   [0:0] trunc_ln1726_reg_3761_pp0_iter16_reg;
reg   [0:0] trunc_ln1726_reg_3761_pp0_iter17_reg;
reg   [0:0] trunc_ln1726_reg_3761_pp0_iter18_reg;
reg   [0:0] trunc_ln1726_reg_3761_pp0_iter19_reg;
reg   [0:0] trunc_ln1726_reg_3761_pp0_iter20_reg;
reg   [0:0] trunc_ln1726_reg_3761_pp0_iter21_reg;
wire   [0:0] icmp_ln1629_fu_1164_p2;
reg   [0:0] icmp_ln1629_reg_3766;
reg   [0:0] icmp_ln1629_reg_3766_pp0_iter1_reg;
reg   [0:0] icmp_ln1629_reg_3766_pp0_iter2_reg;
reg   [0:0] icmp_ln1629_reg_3766_pp0_iter3_reg;
reg   [0:0] icmp_ln1629_reg_3766_pp0_iter4_reg;
reg   [0:0] icmp_ln1629_reg_3766_pp0_iter5_reg;
reg   [0:0] icmp_ln1629_reg_3766_pp0_iter6_reg;
reg   [0:0] icmp_ln1629_reg_3766_pp0_iter7_reg;
reg   [0:0] icmp_ln1629_reg_3766_pp0_iter8_reg;
reg   [0:0] icmp_ln1629_reg_3766_pp0_iter9_reg;
reg   [0:0] icmp_ln1629_reg_3766_pp0_iter10_reg;
reg   [0:0] icmp_ln1629_reg_3766_pp0_iter11_reg;
reg   [0:0] icmp_ln1629_reg_3766_pp0_iter12_reg;
reg   [0:0] icmp_ln1629_reg_3766_pp0_iter13_reg;
reg   [0:0] icmp_ln1629_reg_3766_pp0_iter14_reg;
reg   [0:0] icmp_ln1629_reg_3766_pp0_iter15_reg;
reg   [0:0] icmp_ln1629_reg_3766_pp0_iter16_reg;
reg   [0:0] icmp_ln1629_reg_3766_pp0_iter17_reg;
reg   [0:0] icmp_ln1629_reg_3766_pp0_iter18_reg;
reg   [0:0] icmp_ln1629_reg_3766_pp0_iter19_reg;
reg   [0:0] icmp_ln1629_reg_3766_pp0_iter20_reg;
wire   [0:0] icmp_ln1563_fu_1176_p2;
reg   [0:0] icmp_ln1563_reg_3771;
reg   [0:0] icmp_ln1563_reg_3771_pp0_iter1_reg;
reg   [0:0] icmp_ln1563_reg_3771_pp0_iter2_reg;
reg   [0:0] icmp_ln1563_reg_3771_pp0_iter3_reg;
reg   [0:0] icmp_ln1563_reg_3771_pp0_iter4_reg;
reg   [0:0] icmp_ln1563_reg_3771_pp0_iter5_reg;
reg   [0:0] icmp_ln1563_reg_3771_pp0_iter6_reg;
reg   [0:0] icmp_ln1563_reg_3771_pp0_iter7_reg;
reg   [0:0] icmp_ln1563_reg_3771_pp0_iter8_reg;
reg   [0:0] icmp_ln1563_reg_3771_pp0_iter9_reg;
reg   [0:0] icmp_ln1563_reg_3771_pp0_iter10_reg;
reg   [0:0] icmp_ln1563_reg_3771_pp0_iter11_reg;
reg   [0:0] icmp_ln1563_reg_3771_pp0_iter12_reg;
reg   [0:0] icmp_ln1563_reg_3771_pp0_iter13_reg;
reg   [0:0] icmp_ln1563_reg_3771_pp0_iter14_reg;
reg   [0:0] icmp_ln1563_reg_3771_pp0_iter15_reg;
reg   [0:0] icmp_ln1563_reg_3771_pp0_iter16_reg;
wire   [0:0] and_ln1449_fu_1218_p2;
reg   [0:0] and_ln1449_reg_3775;
reg   [0:0] and_ln1449_reg_3775_pp0_iter1_reg;
reg   [0:0] and_ln1449_reg_3775_pp0_iter2_reg;
reg   [0:0] and_ln1449_reg_3775_pp0_iter3_reg;
reg   [0:0] and_ln1449_reg_3775_pp0_iter4_reg;
reg   [0:0] and_ln1449_reg_3775_pp0_iter5_reg;
reg   [0:0] and_ln1449_reg_3775_pp0_iter6_reg;
reg   [0:0] and_ln1449_reg_3775_pp0_iter7_reg;
reg   [0:0] and_ln1449_reg_3775_pp0_iter8_reg;
reg   [0:0] and_ln1449_reg_3775_pp0_iter9_reg;
reg   [0:0] and_ln1449_reg_3775_pp0_iter10_reg;
reg   [0:0] and_ln1449_reg_3775_pp0_iter11_reg;
reg   [0:0] and_ln1449_reg_3775_pp0_iter12_reg;
reg   [0:0] and_ln1449_reg_3775_pp0_iter13_reg;
reg   [0:0] and_ln1449_reg_3775_pp0_iter14_reg;
reg   [0:0] and_ln1449_reg_3775_pp0_iter15_reg;
reg   [0:0] and_ln1449_reg_3775_pp0_iter16_reg;
reg   [0:0] and_ln1449_reg_3775_pp0_iter17_reg;
reg   [0:0] and_ln1449_reg_3775_pp0_iter18_reg;
reg   [0:0] and_ln1449_reg_3775_pp0_iter19_reg;
wire   [0:0] icmp_ln1473_fu_1230_p2;
reg   [0:0] icmp_ln1473_reg_3779;
wire   [0:0] icmp_ln1381_fu_1254_p2;
reg   [0:0] icmp_ln1381_reg_3783;
reg   [0:0] icmp_ln1381_reg_3783_pp0_iter1_reg;
reg   [0:0] icmp_ln1381_reg_3783_pp0_iter2_reg;
reg   [0:0] icmp_ln1381_reg_3783_pp0_iter3_reg;
reg   [0:0] icmp_ln1381_reg_3783_pp0_iter4_reg;
reg   [0:0] icmp_ln1381_reg_3783_pp0_iter5_reg;
reg   [0:0] icmp_ln1381_reg_3783_pp0_iter6_reg;
reg   [0:0] icmp_ln1381_reg_3783_pp0_iter7_reg;
reg   [0:0] icmp_ln1381_reg_3783_pp0_iter8_reg;
reg   [0:0] icmp_ln1381_reg_3783_pp0_iter9_reg;
reg   [0:0] icmp_ln1381_reg_3783_pp0_iter10_reg;
reg   [0:0] icmp_ln1381_reg_3783_pp0_iter11_reg;
reg   [0:0] icmp_ln1381_reg_3783_pp0_iter12_reg;
reg   [0:0] icmp_ln1381_reg_3783_pp0_iter13_reg;
reg   [0:0] icmp_ln1381_reg_3783_pp0_iter14_reg;
reg   [0:0] icmp_ln1381_reg_3783_pp0_iter15_reg;
reg   [0:0] icmp_ln1381_reg_3783_pp0_iter16_reg;
wire   [0:0] icmp_ln1330_fu_1278_p2;
reg   [0:0] icmp_ln1330_reg_3787;
reg   [0:0] icmp_ln1330_reg_3787_pp0_iter1_reg;
reg   [0:0] icmp_ln1330_reg_3787_pp0_iter2_reg;
reg   [0:0] icmp_ln1330_reg_3787_pp0_iter3_reg;
wire   [0:0] and_ln1337_fu_1284_p2;
reg   [0:0] and_ln1337_reg_3791;
reg   [0:0] and_ln1337_reg_3791_pp0_iter1_reg;
reg   [0:0] and_ln1337_reg_3791_pp0_iter2_reg;
reg   [0:0] and_ln1337_reg_3791_pp0_iter3_reg;
wire   [0:0] icmp_ln1095_fu_1302_p2;
reg   [0:0] icmp_ln1095_reg_3795;
reg   [0:0] icmp_ln1095_reg_3795_pp0_iter1_reg;
reg   [0:0] icmp_ln1095_reg_3795_pp0_iter2_reg;
reg   [0:0] icmp_ln1095_reg_3795_pp0_iter3_reg;
reg   [0:0] icmp_ln1095_reg_3795_pp0_iter4_reg;
reg   [0:0] icmp_ln1095_reg_3795_pp0_iter5_reg;
reg   [0:0] icmp_ln1095_reg_3795_pp0_iter6_reg;
reg   [0:0] icmp_ln1095_reg_3795_pp0_iter7_reg;
reg   [0:0] icmp_ln1095_reg_3795_pp0_iter8_reg;
reg   [0:0] icmp_ln1095_reg_3795_pp0_iter9_reg;
reg   [0:0] icmp_ln1095_reg_3795_pp0_iter10_reg;
reg   [0:0] icmp_ln1095_reg_3795_pp0_iter11_reg;
reg   [0:0] icmp_ln1095_reg_3795_pp0_iter12_reg;
reg   [0:0] icmp_ln1095_reg_3795_pp0_iter13_reg;
reg   [0:0] icmp_ln1095_reg_3795_pp0_iter14_reg;
reg   [0:0] icmp_ln1095_reg_3795_pp0_iter15_reg;
reg   [0:0] icmp_ln1095_reg_3795_pp0_iter16_reg;
reg   [0:0] icmp_ln1095_reg_3795_pp0_iter17_reg;
reg   [0:0] icmp_ln1095_reg_3795_pp0_iter18_reg;
reg   [0:0] icmp_ln1095_reg_3795_pp0_iter19_reg;
wire   [0:0] and_ln1751_fu_1323_p2;
reg   [0:0] and_ln1751_reg_3799;
reg   [0:0] and_ln1751_reg_3799_pp0_iter2_reg;
reg   [0:0] and_ln1751_reg_3799_pp0_iter3_reg;
reg   [0:0] and_ln1751_reg_3799_pp0_iter4_reg;
reg   [0:0] and_ln1751_reg_3799_pp0_iter5_reg;
reg   [0:0] and_ln1751_reg_3799_pp0_iter6_reg;
reg   [0:0] and_ln1751_reg_3799_pp0_iter7_reg;
reg   [0:0] and_ln1751_reg_3799_pp0_iter8_reg;
reg   [0:0] and_ln1751_reg_3799_pp0_iter9_reg;
reg   [0:0] and_ln1751_reg_3799_pp0_iter10_reg;
reg   [0:0] and_ln1751_reg_3799_pp0_iter11_reg;
reg   [0:0] and_ln1751_reg_3799_pp0_iter12_reg;
reg   [0:0] and_ln1751_reg_3799_pp0_iter13_reg;
reg   [0:0] and_ln1751_reg_3799_pp0_iter14_reg;
reg   [0:0] and_ln1751_reg_3799_pp0_iter15_reg;
reg   [0:0] and_ln1751_reg_3799_pp0_iter16_reg;
wire   [0:0] and_ln1568_fu_1359_p2;
reg   [0:0] and_ln1568_reg_3803;
reg   [0:0] and_ln1568_reg_3803_pp0_iter2_reg;
reg   [0:0] and_ln1568_reg_3803_pp0_iter3_reg;
reg   [0:0] and_ln1568_reg_3803_pp0_iter4_reg;
reg   [0:0] and_ln1568_reg_3803_pp0_iter5_reg;
reg   [0:0] and_ln1568_reg_3803_pp0_iter6_reg;
reg   [0:0] and_ln1568_reg_3803_pp0_iter7_reg;
reg   [0:0] and_ln1568_reg_3803_pp0_iter8_reg;
reg   [0:0] and_ln1568_reg_3803_pp0_iter9_reg;
reg   [0:0] and_ln1568_reg_3803_pp0_iter10_reg;
reg   [0:0] and_ln1568_reg_3803_pp0_iter11_reg;
reg   [0:0] and_ln1568_reg_3803_pp0_iter12_reg;
reg   [0:0] and_ln1568_reg_3803_pp0_iter13_reg;
reg   [0:0] and_ln1568_reg_3803_pp0_iter14_reg;
reg   [0:0] and_ln1568_reg_3803_pp0_iter15_reg;
reg   [0:0] and_ln1568_reg_3803_pp0_iter16_reg;
wire   [0:0] icmp_ln1586_fu_1386_p2;
reg   [0:0] icmp_ln1586_reg_3807;
reg   [0:0] icmp_ln1586_reg_3807_pp0_iter2_reg;
reg   [0:0] icmp_ln1586_reg_3807_pp0_iter3_reg;
reg   [0:0] icmp_ln1586_reg_3807_pp0_iter4_reg;
reg   [0:0] icmp_ln1586_reg_3807_pp0_iter5_reg;
reg   [0:0] icmp_ln1586_reg_3807_pp0_iter6_reg;
reg   [0:0] icmp_ln1586_reg_3807_pp0_iter7_reg;
reg   [0:0] icmp_ln1586_reg_3807_pp0_iter8_reg;
reg   [0:0] icmp_ln1586_reg_3807_pp0_iter9_reg;
reg   [0:0] icmp_ln1586_reg_3807_pp0_iter10_reg;
reg   [0:0] icmp_ln1586_reg_3807_pp0_iter11_reg;
reg   [0:0] icmp_ln1586_reg_3807_pp0_iter12_reg;
reg   [0:0] icmp_ln1586_reg_3807_pp0_iter13_reg;
reg   [0:0] icmp_ln1586_reg_3807_pp0_iter14_reg;
reg   [0:0] icmp_ln1586_reg_3807_pp0_iter15_reg;
reg   [0:0] icmp_ln1586_reg_3807_pp0_iter16_reg;
wire   [0:0] and_ln1454_fu_1427_p2;
reg   [0:0] and_ln1454_reg_3811;
reg   [0:0] and_ln1454_reg_3811_pp0_iter2_reg;
reg   [0:0] and_ln1454_reg_3811_pp0_iter3_reg;
reg   [0:0] and_ln1454_reg_3811_pp0_iter4_reg;
reg   [0:0] and_ln1454_reg_3811_pp0_iter5_reg;
reg   [0:0] and_ln1454_reg_3811_pp0_iter6_reg;
reg   [0:0] and_ln1454_reg_3811_pp0_iter7_reg;
reg   [0:0] and_ln1454_reg_3811_pp0_iter8_reg;
reg   [0:0] and_ln1454_reg_3811_pp0_iter9_reg;
reg   [0:0] and_ln1454_reg_3811_pp0_iter10_reg;
reg   [0:0] and_ln1454_reg_3811_pp0_iter11_reg;
reg   [0:0] and_ln1454_reg_3811_pp0_iter12_reg;
reg   [0:0] and_ln1454_reg_3811_pp0_iter13_reg;
reg   [0:0] and_ln1454_reg_3811_pp0_iter14_reg;
reg   [0:0] and_ln1454_reg_3811_pp0_iter15_reg;
reg   [0:0] and_ln1454_reg_3811_pp0_iter16_reg;
reg   [0:0] and_ln1454_reg_3811_pp0_iter17_reg;
reg   [0:0] and_ln1454_reg_3811_pp0_iter18_reg;
reg   [0:0] and_ln1454_reg_3811_pp0_iter19_reg;
wire   [0:0] icmp_ln1478_fu_1454_p2;
wire   [0:0] icmp_ln1483_fu_1460_p2;
wire   [0:0] and_ln1386_fu_1509_p2;
reg   [0:0] and_ln1386_reg_3823;
reg   [0:0] and_ln1386_reg_3823_pp0_iter2_reg;
reg   [0:0] and_ln1386_reg_3823_pp0_iter3_reg;
reg   [0:0] and_ln1386_reg_3823_pp0_iter4_reg;
reg   [0:0] and_ln1386_reg_3823_pp0_iter5_reg;
reg   [0:0] and_ln1386_reg_3823_pp0_iter6_reg;
reg   [0:0] and_ln1386_reg_3823_pp0_iter7_reg;
reg   [0:0] and_ln1386_reg_3823_pp0_iter8_reg;
reg   [0:0] and_ln1386_reg_3823_pp0_iter9_reg;
reg   [0:0] and_ln1386_reg_3823_pp0_iter10_reg;
reg   [0:0] and_ln1386_reg_3823_pp0_iter11_reg;
reg   [0:0] and_ln1386_reg_3823_pp0_iter12_reg;
reg   [0:0] and_ln1386_reg_3823_pp0_iter13_reg;
reg   [0:0] and_ln1386_reg_3823_pp0_iter14_reg;
reg   [0:0] and_ln1386_reg_3823_pp0_iter15_reg;
reg   [0:0] and_ln1386_reg_3823_pp0_iter16_reg;
wire   [0:0] icmp_ln1405_fu_1536_p2;
reg   [0:0] icmp_ln1405_reg_3827;
reg   [0:0] icmp_ln1405_reg_3827_pp0_iter2_reg;
reg   [0:0] icmp_ln1405_reg_3827_pp0_iter3_reg;
reg   [0:0] icmp_ln1405_reg_3827_pp0_iter4_reg;
reg   [0:0] icmp_ln1405_reg_3827_pp0_iter5_reg;
reg   [0:0] icmp_ln1405_reg_3827_pp0_iter6_reg;
reg   [0:0] icmp_ln1405_reg_3827_pp0_iter7_reg;
reg   [0:0] icmp_ln1405_reg_3827_pp0_iter8_reg;
reg   [0:0] icmp_ln1405_reg_3827_pp0_iter9_reg;
reg   [0:0] icmp_ln1405_reg_3827_pp0_iter10_reg;
reg   [0:0] icmp_ln1405_reg_3827_pp0_iter11_reg;
reg   [0:0] icmp_ln1405_reg_3827_pp0_iter12_reg;
reg   [0:0] icmp_ln1405_reg_3827_pp0_iter13_reg;
reg   [0:0] icmp_ln1405_reg_3827_pp0_iter14_reg;
reg   [0:0] icmp_ln1405_reg_3827_pp0_iter15_reg;
reg   [0:0] icmp_ln1405_reg_3827_pp0_iter16_reg;
wire   [0:0] icmp_ln1250_fu_1578_p2;
reg   [0:0] icmp_ln1250_reg_3831;
reg   [0:0] icmp_ln1250_reg_3831_pp0_iter2_reg;
reg   [0:0] icmp_ln1250_reg_3831_pp0_iter3_reg;
reg   [0:0] icmp_ln1250_reg_3831_pp0_iter4_reg;
reg   [0:0] icmp_ln1250_reg_3831_pp0_iter5_reg;
reg   [0:0] icmp_ln1250_reg_3831_pp0_iter6_reg;
reg   [0:0] icmp_ln1250_reg_3831_pp0_iter7_reg;
reg   [0:0] icmp_ln1250_reg_3831_pp0_iter8_reg;
reg   [0:0] icmp_ln1250_reg_3831_pp0_iter9_reg;
reg   [0:0] icmp_ln1250_reg_3831_pp0_iter10_reg;
reg   [0:0] icmp_ln1250_reg_3831_pp0_iter11_reg;
reg   [0:0] icmp_ln1250_reg_3831_pp0_iter12_reg;
reg   [0:0] icmp_ln1250_reg_3831_pp0_iter13_reg;
reg   [0:0] icmp_ln1250_reg_3831_pp0_iter14_reg;
reg   [0:0] icmp_ln1250_reg_3831_pp0_iter15_reg;
reg   [0:0] icmp_ln1250_reg_3831_pp0_iter16_reg;
reg   [0:0] icmp_ln1250_reg_3831_pp0_iter17_reg;
wire  signed [15:0] grp_reg_int_s_fu_1613_ap_return;
reg   [10:0] lshr_ln3_reg_3845;
reg   [10:0] lshr_ln3_reg_3845_pp0_iter8_reg;
reg   [10:0] lshr_ln3_reg_3845_pp0_iter9_reg;
reg   [10:0] lshr_ln3_reg_3845_pp0_iter10_reg;
reg   [10:0] lshr_ln3_reg_3845_pp0_iter11_reg;
reg   [10:0] lshr_ln3_reg_3845_pp0_iter12_reg;
reg   [10:0] lshr_ln3_reg_3845_pp0_iter13_reg;
reg   [10:0] lshr_ln3_reg_3845_pp0_iter14_reg;
reg   [8:0] tmp_9_reg_3865;
reg   [8:0] tmp_11_reg_3870;
reg   [8:0] tmp_13_reg_3875;
wire   [2:0] grp_fu_1194_p2;
reg   [2:0] urem_ln1281_reg_3955;
reg   [7:0] tpgSinTableArray_9bit_0_load_reg_3960;
reg   [7:0] tpgSinTableArray_9bit_1_load_reg_3965;
reg   [8:0] tpgSinTableArray_9bit_2_load_reg_3970;
reg   [7:0] tpgSinTableArray_9bit_3_load_reg_3975;
reg   [7:0] tpgSinTableArray_9bit_4_load_reg_3980;
wire   [2:0] grp_fu_1200_p2;
reg   [2:0] urem_ln1285_reg_3985;
reg   [7:0] tpgSinTableArray_9bit_0_load_1_reg_3990;
reg   [7:0] tpgSinTableArray_9bit_1_load_1_reg_3995;
reg   [8:0] tpgSinTableArray_9bit_2_load_1_reg_4000;
reg   [7:0] tpgSinTableArray_9bit_3_load_1_reg_4005;
reg   [7:0] tpgSinTableArray_9bit_4_load_1_reg_4010;
wire   [2:0] grp_fu_1206_p2;
reg   [2:0] urem_ln1289_reg_4015;
reg   [7:0] tpgSinTableArray_9bit_0_load_2_reg_4020;
reg   [7:0] tpgSinTableArray_9bit_1_load_2_reg_4025;
reg   [8:0] tpgSinTableArray_9bit_2_load_2_reg_4030;
reg   [7:0] tpgSinTableArray_9bit_3_load_2_reg_4035;
reg   [7:0] tpgSinTableArray_9bit_4_load_2_reg_4040;
wire   [8:0] tmp_fu_1802_p13;
reg   [8:0] tmp_reg_4045;
wire   [8:0] tmp_s_fu_1844_p13;
reg   [8:0] tmp_s_reg_4050;
wire   [8:0] tmp_1_fu_1886_p13;
reg   [8:0] tmp_1_reg_4055;
wire   [7:0] r_fu_1934_p3;
reg   [7:0] r_reg_4065;
reg   [7:0] r_reg_4065_pp0_iter17_reg;
wire   [7:0] b_fu_1984_p3;
reg   [7:0] b_reg_4070;
reg   [7:0] b_reg_4070_pp0_iter17_reg;
reg   [7:0] b_reg_4070_pp0_iter18_reg;
reg   [7:0] b_reg_4070_pp0_iter19_reg;
wire   [14:0] zext_ln1302_fu_1992_p1;
wire   [15:0] zext_ln1302_1_fu_1996_p1;
reg   [15:0] zext_ln1302_1_reg_4082;
reg  signed [19:0] tpgSinTableArray_load_reg_4094;
wire  signed [15:0] grp_fu_3536_p3;
reg   [0:0] tmp_17_reg_4137;
reg   [7:0] trunc_ln9_reg_4142;
reg   [0:0] tmp_16_reg_4202;
reg   [7:0] trunc_ln8_reg_4207;
wire   [7:0] select_ln1314_fu_2563_p3;
reg   [7:0] select_ln1314_reg_4212;
reg   [7:0] select_ln1314_reg_4212_pp0_iter21_reg;
wire   [27:0] grp_fu_2049_p2;
reg   [27:0] mul_ln1356_reg_4232;
reg   [27:0] mul_ln1356_reg_4232_pp0_iter21_reg;
wire   [26:0] trunc_ln1356_fu_2576_p1;
reg   [26:0] trunc_ln1356_reg_4238;
reg   [7:0] pix_7_reg_4258;
reg   [7:0] pix_8_reg_4263;
reg   [7:0] pix_9_reg_4268;
reg   [7:0] pix_reg_4273;
reg   [7:0] pix_5_reg_4278;
reg   [7:0] pix_6_reg_4283;
wire   [7:0] trunc_ln1655_fu_2610_p1;
reg   [7:0] trunc_ln1655_reg_4288;
wire   [7:0] select_ln1309_fu_2648_p3;
reg   [7:0] select_ln1309_reg_4298;
wire   [7:0] select_ln1311_fu_2656_p3;
reg   [7:0] select_ln1311_reg_4303;
wire   [7:0] sub_ln1356_1_fu_2695_p2;
reg   [7:0] sub_ln1356_1_reg_4308;
wire   [9:0] grp_reg_ap_uint_10_s_fu_1212_ap_return;
reg    grp_reg_ap_uint_10_s_fu_1212_ap_ce;
reg    ap_predicate_op93_call_state1;
reg    ap_block_state24_pp0_stage0_iter23_ignore_call0;
reg    ap_block_pp0_stage0_11001_ignoreCallOp93;
wire   [15:0] grp_reg_int_s_fu_1613_d;
reg    grp_reg_int_s_fu_1613_ap_ce;
reg    ap_predicate_op217_call_state4;
reg    ap_block_state24_pp0_stage0_iter23_ignore_call5;
reg    ap_block_pp0_stage0_11001_ignoreCallOp217;
wire   [0:0] ap_phi_reg_pp0_iter0_hHatch_reg_1026;
reg   [0:0] ap_phi_reg_pp0_iter1_hHatch_reg_1026;
reg   [0:0] ap_phi_reg_pp0_iter2_hHatch_reg_1026;
reg   [0:0] ap_phi_reg_pp0_iter3_hHatch_reg_1026;
reg   [0:0] ap_phi_reg_pp0_iter4_hHatch_reg_1026;
reg   [0:0] ap_phi_reg_pp0_iter5_hHatch_reg_1026;
reg   [0:0] ap_phi_reg_pp0_iter6_hHatch_reg_1026;
reg   [0:0] ap_phi_reg_pp0_iter7_hHatch_reg_1026;
reg   [0:0] ap_phi_reg_pp0_iter8_hHatch_reg_1026;
reg   [0:0] ap_phi_reg_pp0_iter9_hHatch_reg_1026;
reg   [0:0] ap_phi_reg_pp0_iter10_hHatch_reg_1026;
reg   [0:0] ap_phi_reg_pp0_iter11_hHatch_reg_1026;
reg   [0:0] ap_phi_reg_pp0_iter12_hHatch_reg_1026;
reg   [0:0] ap_phi_reg_pp0_iter13_hHatch_reg_1026;
reg   [0:0] ap_phi_reg_pp0_iter14_hHatch_reg_1026;
reg   [0:0] ap_phi_reg_pp0_iter15_hHatch_reg_1026;
reg   [0:0] ap_phi_reg_pp0_iter16_hHatch_reg_1026;
reg   [0:0] ap_phi_reg_pp0_iter17_hHatch_reg_1026;
reg   [0:0] ap_phi_reg_pp0_iter18_hHatch_reg_1026;
reg   [0:0] ap_phi_reg_pp0_iter19_hHatch_reg_1026;
reg   [0:0] ap_phi_reg_pp0_iter20_hHatch_reg_1026;
reg   [0:0] ap_phi_reg_pp0_iter21_hHatch_reg_1026;
reg   [0:0] ap_phi_reg_pp0_iter22_hHatch_reg_1026;
wire   [63:0] zext_ln1281_fu_1763_p1;
wire   [63:0] zext_ln1285_fu_1771_p1;
wire   [63:0] zext_ln1289_fu_1779_p1;
wire   [63:0] zext_ln1355_fu_1913_p1;
wire   [63:0] zext_ln1809_fu_2362_p1;
wire   [63:0] zext_ln1601_fu_2397_p1;
wire   [63:0] zext_ln1420_fu_2469_p1;
wire   [63:0] zext_ln1809_1_fu_2501_p1;
wire   [63:0] zext_ln1601_1_fu_2515_p1;
reg    ap_predicate_pred423_state21;
wire   [63:0] zext_ln1420_1_fu_2569_p1;
reg    ap_predicate_pred428_state21;
wire   [63:0] zext_ln1260_fu_2584_p1;
reg    ap_predicate_pred434_state21;
wire   [15:0] zext_ln589_fu_3436_p1;
reg    ap_predicate_pred1610_state23;
wire   [15:0] zext_ln1101_fu_2707_p1;
reg    ap_predicate_pred1628_state22;
reg    ap_predicate_pred1634_state22;
reg    ap_predicate_pred1624_state23;
wire   [7:0] zext_ln1257_fu_2480_p1;
reg    ap_predicate_pred1652_state20;
reg    ap_predicate_pred1658_state20;
wire   [15:0] add_ln1341_fu_1637_p2;
reg    ap_predicate_pred1674_state6;
reg    ap_predicate_pred1680_state6;
wire   [7:0] zext_ln1393_fu_2269_p1;
reg    ap_predicate_pred1703_state19;
reg    ap_predicate_pred1709_state19;
wire   [7:0] zext_ln1412_fu_2297_p1;
reg    ap_predicate_pred1724_state19;
reg    ap_predicate_pred1699_state19;
wire   [15:0] zext_ln693_fu_3118_p1;
reg    ap_predicate_pred1740_state23;
wire   [7:0] add_ln1575_fu_2197_p2;
reg    ap_predicate_pred1754_state19;
reg    ap_predicate_pred1760_state19;
wire   [7:0] zext_ln1593_fu_2227_p1;
reg    ap_predicate_pred1774_state19;
reg    ap_predicate_pred1750_state19;
wire   [15:0] add_ln1664_fu_2614_p2;
reg    ap_predicate_pred1790_state22;
wire   [7:0] zext_ln1758_fu_2101_p1;
reg    ap_predicate_pred1809_state19;
reg    ap_predicate_pred1815_state19;
wire   [7:0] zext_ln1775_fu_2155_p1;
wire   [0:0] icmp_ln1768_fu_2131_p2;
reg    ap_predicate_pred1834_state19;
wire   [7:0] select_ln718_fu_2779_p3;
wire   [7:0] p_0_0_0_i_fu_2838_p9;
wire   [7:0] trunc_ln2_fu_3044_p3;
reg    ap_predicate_pred1586_state23;
reg    ap_predicate_pred1591_state23;
reg    ap_predicate_pred1862_state23;
reg    ap_predicate_pred1790_state23;
reg    ap_predicate_pred1874_state23;
reg    ap_predicate_pred423_state23;
reg    ap_predicate_pred1557_state23;
reg    ap_predicate_pred1425_state23;
reg    ap_predicate_pred428_state23;
reg    ap_predicate_pred1443_state23;
reg    ap_predicate_pred434_state23;
reg    ap_predicate_pred1918_state23;
reg    ap_predicate_pred1926_state23;
reg    ap_predicate_pred1933_state23;
reg    ap_predicate_pred1940_state23;
reg    ap_predicate_pred1947_state23;
reg    ap_predicate_pred1955_state23;
wire   [7:0] p_0_0_065_i_fu_2821_p9;
wire   [7:0] trunc_ln1_fu_3026_p3;
wire   [7:0] p_0_0_066_i_fu_2804_p9;
wire   [7:0] trunc_ln_fu_3008_p3;
wire   [7:0] select_ln1532_fu_3106_p3;
wire   [7:0] select_ln1439_fu_3182_p3;
wire   [7:0] add_ln1359_fu_3249_p2;
wire   [7:0] empty_108_fu_3402_p1;
wire   [7:0] select_ln1072_fu_3424_p3;
wire   [7:0] add_ln1101_fu_2701_p2;
reg    ap_predicate_pred1997_state19;
wire   [10:0] sub_ln1256_fu_1587_p2;
wire   [10:0] trunc_ln1252_fu_1583_p1;
reg    ap_predicate_pred2022_state5;
wire   [15:0] add_ln1343_fu_1649_p2;
wire   [2:0] add_ln1412_fu_2291_p2;
reg    ap_predicate_pred2035_state18;
wire   [9:0] sub_ln1411_fu_1541_p2;
wire   [9:0] add_ln1407_fu_1552_p2;
wire   [9:0] add_ln1388_fu_1520_p2;
wire   [2:0] add_ln1393_fu_2263_p2;
reg    ap_predicate_pred2079_state18;
wire   [9:0] sub_ln1490_fu_1466_p2;
wire   [9:0] add_ln1480_fu_1484_p2;
reg    ap_predicate_pred2101_state22;
reg    ap_predicate_pred2114_state22;
reg    ap_predicate_pred2121_state22;
wire   [9:0] add_ln1461_fu_1432_p2;
wire   [2:0] add_ln1593_fu_2221_p2;
reg    ap_predicate_pred2157_state18;
wire   [9:0] sub_ln1592_fu_1391_p2;
wire   [9:0] add_ln1588_fu_1402_p2;
wire   [9:0] add_ln1570_fu_1370_p2;
reg    ap_predicate_pred2199_state18;
wire   [27:0] lfsr_r_1_fu_2918_p3;
wire   [27:0] lfsr_g_1_fu_2954_p3;
wire   [27:0] lfsr_b_1_fu_2990_p3;
wire   [2:0] add_ln1775_fu_2149_p2;
reg    ap_predicate_pred2215_state18;
wire   [9:0] add_ln1774_fu_2137_p2;
wire   [9:0] zext_ln1770_fu_2177_p1;
reg    ap_predicate_pred1827_state19;
wire   [5:0] add_ln1753_fu_1334_p2;
wire   [0:0] xor_ln1758_fu_2095_p2;
reg    ap_predicate_pred2253_state18;
reg   [15:0] phi_mul_fu_426;
wire   [15:0] add_ln573_fu_1674_p2;
wire    ap_loop_init;
reg   [15:0] x_fu_430;
wire   [15:0] add_ln565_fu_1106_p2;
reg   [15:0] ap_sig_allocacmp_x_5;
reg   [0:0] rampVal_2_flag_1_fu_434;
reg   [0:0] hdata_flag_1_fu_438;
reg   [0:0] rampVal_3_flag_1_fu_442;
reg    ap_block_pp0_stage0_01001;
wire   [15:0] or_ln1746_fu_1142_p2;
wire   [7:0] trunc_ln565_9_fu_1116_p1;
wire   [15:0] or_ln1563_fu_1170_p2;
wire   [3:0] grp_fu_1194_p1;
wire   [10:0] grp_fu_1200_p0;
wire   [3:0] grp_fu_1200_p1;
wire   [10:0] grp_fu_1206_p0;
wire   [3:0] grp_fu_1206_p1;
wire   [15:0] or_ln1381_fu_1248_p2;
wire   [15:0] or_ln1330_fu_1272_p2;
wire   [15:0] or_ln1095_fu_1296_p2;
wire   [0:0] icmp_ln1751_fu_1317_p2;
wire   [10:0] zext_ln1568_fu_1350_p1;
wire   [0:0] icmp_ln1568_fu_1354_p2;
wire   [10:0] zext_ln1454_fu_1418_p1;
wire   [0:0] icmp_ln1454_fu_1422_p2;
wire   [10:0] zext_ln1386_fu_1500_p1;
wire   [0:0] icmp_ln1386_fu_1504_p2;
wire   [11:0] zext_ln1250_fu_1568_p1;
wire   [11:0] add_ln1250_fu_1572_p2;
wire  signed [16:0] grp_fu_3510_p3;
wire  signed [15:0] lshr_ln3_fu_1697_p1;
wire   [15:0] grp_fu_3519_p3;
wire   [10:0] grp_fu_1709_p0;
wire   [12:0] grp_fu_1709_p1;
wire   [10:0] grp_fu_1718_p0;
wire   [12:0] grp_fu_1718_p1;
wire   [10:0] grp_fu_1727_p0;
wire   [12:0] grp_fu_1727_p1;
wire   [22:0] grp_fu_1709_p2;
wire   [22:0] grp_fu_1718_p2;
wire   [22:0] grp_fu_1727_p2;
wire  signed [8:0] tmp_fu_1802_p2;
wire  signed [8:0] tmp_fu_1802_p4;
wire  signed [8:0] tmp_fu_1802_p8;
wire  signed [8:0] tmp_fu_1802_p10;
wire   [8:0] tmp_fu_1802_p11;
wire   [2:0] tmp_fu_1802_p12;
wire  signed [8:0] tmp_s_fu_1844_p2;
wire  signed [8:0] tmp_s_fu_1844_p4;
wire  signed [8:0] tmp_s_fu_1844_p8;
wire  signed [8:0] tmp_s_fu_1844_p10;
wire   [8:0] tmp_s_fu_1844_p11;
wire   [2:0] tmp_s_fu_1844_p12;
wire  signed [8:0] tmp_1_fu_1886_p2;
wire  signed [8:0] tmp_1_fu_1886_p4;
wire  signed [8:0] tmp_1_fu_1886_p8;
wire  signed [8:0] tmp_1_fu_1886_p10;
wire   [8:0] tmp_1_fu_1886_p11;
wire   [2:0] tmp_1_fu_1886_p12;
wire   [8:0] add_ln1281_fu_1917_p2;
wire   [0:0] tmp_10_fu_1922_p3;
wire   [7:0] trunc_ln1281_1_fu_1930_p1;
wire   [8:0] add_ln1285_fu_1942_p2;
wire   [0:0] tmp_12_fu_1947_p3;
wire   [7:0] trunc_ln1285_1_fu_1955_p1;
wire   [8:0] add_ln1289_fu_1967_p2;
wire   [0:0] tmp_14_fu_1972_p3;
wire   [7:0] trunc_ln1289_1_fu_1980_p1;
wire   [7:0] g_fu_1959_p3;
wire   [8:0] grp_fu_2049_p1;
wire   [0:0] trunc_ln565_5_fu_2087_p1;
wire   [2:0] trunc_ln565_2_fu_2075_p1;
wire   [5:0] trunc_ln1768_fu_2127_p1;
wire   [5:0] add_ln1770_fu_2171_p2;
wire   [2:0] trunc_ln565_3_fu_2079_p1;
wire   [14:0] shl_ln2_fu_2252_p3;
wire   [2:0] trunc_ln565_6_fu_2091_p1;
wire   [2:0] trunc_ln565_4_fu_2083_p1;
wire   [0:0] trunc_ln1778_fu_2336_p1;
wire   [3:0] shl_ln5_fu_2340_p3;
wire   [3:0] trunc_ln1778_1_fu_2352_p1;
wire   [3:0] or_ln1778_fu_2356_p2;
wire   [0:0] trunc_ln1596_fu_2371_p1;
wire   [4:0] trunc_ln1596_1_fu_2387_p1;
wire   [4:0] shl_ln4_fu_2375_p3;
wire   [4:0] tBarSel_fu_2391_p2;
wire   [14:0] grp_fu_3527_p3;
wire  signed [15:0] zext_ln1304_1_fu_2405_p0;
wire   [15:0] grp_fu_3544_p3;
wire  signed [15:0] grp_fu_3554_p3;
wire  signed [15:0] add_ln1304_3_fu_2411_p1;
wire  signed [16:0] sext_ln1304_1_fu_2408_p1;
wire   [16:0] zext_ln1304_1_fu_2405_p1;
wire   [16:0] add_ln1304_2_fu_2415_p2;
(* use_dsp48 = "no" *) wire   [15:0] add_ln1304_3_fu_2411_p2;
wire   [2:0] trunc_ln1415_fu_2443_p1;
wire   [5:0] shl_ln3_fu_2447_p3;
wire   [5:0] trunc_ln1415_1_fu_2459_p1;
wire   [5:0] or_ln1415_fu_2463_p2;
wire   [2:0] trunc_ln565_7_fu_2328_p1;
wire   [2:0] add_ln1257_fu_2474_p2;
wire  signed [2:0] sext_ln1601_fu_2511_p1;
wire   [15:0] grp_fu_3564_p3;
wire   [14:0] shl_ln_fu_2525_p3;
wire  signed [15:0] zext_ln1303_1_fu_2536_p0;
wire   [15:0] grp_fu_3572_p3;
wire   [16:0] zext_ln1303_1_fu_2536_p1;
wire   [16:0] zext_ln1303_fu_2532_p1;
wire   [16:0] add_ln1303_2_fu_2539_p2;
wire   [15:0] select_ln1629_fu_2603_p3;
wire   [16:0] grp_fu_3580_p3;
wire   [0:0] tmp_15_fu_2632_p3;
wire   [7:0] trunc_ln7_fu_2639_p4;
wire   [26:0] sub_ln1356_fu_2680_p2;
wire   [7:0] trunc_ln1356_1_fu_2685_p4;
wire   [7:0] trunc_ln565_8_fu_2595_p1;
wire   [0:0] tmp_18_fu_2894_p3;
wire   [0:0] trunc_ln1838_fu_2890_p1;
wire   [0:0] xor_ln1839_fu_2912_p2;
wire   [26:0] lshr_ln_fu_2902_p4;
wire   [0:0] tmp_19_fu_2930_p3;
wire   [0:0] trunc_ln1845_fu_2926_p1;
wire   [0:0] xor_ln1846_fu_2948_p2;
wire   [26:0] lshr_ln1_fu_2938_p4;
wire   [0:0] tmp_20_fu_2966_p3;
wire   [0:0] trunc_ln1852_fu_2962_p1;
wire   [0:0] xor_ln1853_fu_2984_p2;
wire   [26:0] lshr_ln2_fu_2974_p4;
wire   [6:0] tmp_4_fu_2998_p4;
wire   [6:0] tmp_5_fu_3016_p4;
wire   [6:0] tmp_6_fu_3034_p4;
wire   [7:0] trunc_ln565_fu_2741_p1;
wire   [7:0] add_ln1545_fu_3112_p2;
wire   [0:0] pix_10_fu_3176_p2;
wire   [0:0] tmp_21_fu_3226_p3;
wire   [7:0] trunc_ln1356_2_fu_3233_p4;
wire   [7:0] select_ln1356_fu_3242_p3;
wire   [7:0] trunc_ln565_1_fu_2745_p1;
wire   [7:0] add_ln1084_fu_3430_p2;
wire   [15:0] grp_fu_3510_p0;
wire  signed [0:0] grp_fu_3510_p1;
wire   [15:0] grp_fu_3510_p2;
wire   [15:0] grp_fu_3519_p2;
wire   [7:0] grp_fu_3527_p0;
wire   [6:0] grp_fu_3527_p1;
wire   [12:0] grp_fu_3527_p2;
wire   [7:0] grp_fu_3536_p0;
wire  signed [6:0] grp_fu_3536_p1;
wire   [7:0] grp_fu_3544_p0;
wire  signed [7:0] grp_fu_3544_p1;
wire   [7:0] grp_fu_3554_p0;
wire  signed [5:0] grp_fu_3554_p1;
wire   [14:0] grp_fu_3554_p2;
wire   [7:0] grp_fu_3564_p0;
wire   [7:0] grp_fu_3564_p1;
wire   [14:0] grp_fu_3564_p2;
wire   [7:0] grp_fu_3572_p0;
wire  signed [7:0] grp_fu_3572_p1;
wire   [7:0] grp_fu_3580_p0;
wire   [4:0] grp_fu_3580_p1;
wire   [15:0] grp_fu_3580_p2;
reg    grp_fu_1194_ce;
reg    grp_fu_1200_ce;
reg    grp_fu_1206_ce;
reg    grp_fu_1709_ce;
reg    grp_fu_1718_ce;
reg    grp_fu_1727_ce;
reg    grp_fu_2049_ce;
reg    grp_fu_3510_ce;
reg    grp_fu_3519_ce;
reg    grp_fu_3527_ce;
reg    grp_fu_3536_ce;
reg    grp_fu_3544_ce;
reg    grp_fu_3554_ce;
reg    grp_fu_3564_ce;
reg    grp_fu_3572_ce;
reg    grp_fu_3580_ce;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg    ap_loop_exit_ready_pp0_iter11_reg;
reg    ap_loop_exit_ready_pp0_iter12_reg;
reg    ap_loop_exit_ready_pp0_iter13_reg;
reg    ap_loop_exit_ready_pp0_iter14_reg;
reg    ap_loop_exit_ready_pp0_iter15_reg;
reg    ap_loop_exit_ready_pp0_iter16_reg;
reg    ap_loop_exit_ready_pp0_iter17_reg;
reg    ap_loop_exit_ready_pp0_iter18_reg;
reg    ap_loop_exit_ready_pp0_iter19_reg;
reg    ap_loop_exit_ready_pp0_iter20_reg;
reg    ap_loop_exit_ready_pp0_iter21_reg;
reg    ap_loop_exit_ready_pp0_iter22_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire   [22:0] grp_fu_1709_p00;
wire   [22:0] grp_fu_1718_p00;
wire   [22:0] grp_fu_1727_p00;
wire   [15:0] grp_fu_3544_p00;
wire   [13:0] grp_fu_3554_p00;
wire   [15:0] grp_fu_3554_p20;
wire   [15:0] grp_fu_3564_p20;
wire   [12:0] grp_fu_3580_p00;
wire   [16:0] grp_fu_3580_p20;
reg    ap_condition_3361;
reg    ap_condition_1831;
reg    ap_condition_3377;
reg    ap_condition_3380;
reg    ap_condition_3385;
reg    ap_condition_3389;
reg    ap_condition_3392;
reg    ap_condition_3397;
reg    ap_condition_3401;
reg    ap_condition_3404;
reg    ap_condition_3409;
reg    ap_condition_3416;
reg    ap_condition_3420;
reg    ap_condition_3423;
reg    ap_condition_3429;
reg    ap_condition_3434;
reg    ap_condition_3437;
reg    ap_condition_3442;
reg    ap_condition_3446;
reg    ap_condition_3451;
reg    ap_condition_3456;
reg    ap_condition_3460;
reg    ap_condition_3465;
reg    ap_condition_3469;
reg    ap_condition_3473;
reg    ap_condition_3478;
wire   [2:0] tmp_fu_1802_p1;
wire   [2:0] tmp_fu_1802_p3;
wire   [2:0] tmp_fu_1802_p5;
wire   [2:0] tmp_fu_1802_p7;
wire  signed [2:0] tmp_fu_1802_p9;
wire   [2:0] tmp_s_fu_1844_p1;
wire   [2:0] tmp_s_fu_1844_p3;
wire   [2:0] tmp_s_fu_1844_p5;
wire   [2:0] tmp_s_fu_1844_p7;
wire  signed [2:0] tmp_s_fu_1844_p9;
wire   [2:0] tmp_1_fu_1886_p1;
wire   [2:0] tmp_1_fu_1886_p3;
wire   [2:0] tmp_1_fu_1886_p5;
wire   [2:0] tmp_1_fu_1886_p7;
wire  signed [2:0] tmp_1_fu_1886_p9;
wire   [15:0] p_0_0_066_i_fu_2804_p1;
wire   [15:0] p_0_0_066_i_fu_2804_p3;
wire   [15:0] p_0_0_066_i_fu_2804_p5;
wire   [15:0] p_0_0_065_i_fu_2821_p1;
wire   [15:0] p_0_0_065_i_fu_2821_p3;
wire   [15:0] p_0_0_065_i_fu_2821_p5;
wire   [15:0] p_0_0_0_i_fu_2838_p1;
wire   [15:0] p_0_0_0_i_fu_2838_p3;
wire   [15:0] p_0_0_0_i_fu_2838_p5;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter21 = 1'b0;
#0 ap_enable_reg_pp0_iter22 = 1'b0;
#0 ap_enable_reg_pp0_iter23 = 1'b0;
#0 xBar_0 = 11'd0;
#0 zonePlateVDelta = 16'd0;
#0 xCount_0 = 10'd0;
#0 yCount = 10'd0;
#0 xCount_4_0 = 10'd0;
#0 vHatch = 1'd0;
#0 yCount_2 = 10'd0;
#0 xCount_3_0 = 10'd0;
#0 yCount_3 = 10'd0;
#0 rSerie = 28'd94741925;
#0 gSerie = 28'd178608805;
#0 bSerie = 28'd1044495;
#0 xCount_5_0 = 10'd0;
#0 yCount_1 = 6'd0;
#0 phi_mul_fu_426 = 16'd0;
#0 x_fu_430 = 16'd0;
#0 rampVal_2_flag_1_fu_434 = 1'd0;
#0 hdata_flag_1_fu_438 = 1'd0;
#0 rampVal_3_flag_1_fu_442 = 1'd0;
#0 ap_done_reg = 1'b0;
end

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_y_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
tpgBarSelYuv_y_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgBarSelYuv_y_address0),
    .ce0(tpgBarSelYuv_y_ce0),
    .q0(tpgBarSelYuv_y_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_u_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
tpgBarSelYuv_u_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgBarSelYuv_u_address0),
    .ce0(tpgBarSelYuv_u_ce0),
    .q0(tpgBarSelYuv_u_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_v_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
tpgBarSelYuv_v_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgBarSelYuv_v_address0),
    .ce0(tpgBarSelYuv_v_ce0),
    .q0(tpgBarSelYuv_v_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_ROM_AUTO_1R #(
    .DataWidth( 20 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
tpgSinTableArray_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgSinTableArray_address0),
    .ce0(tpgSinTableArray_ce0),
    .q0(tpgSinTableArray_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgTartanBarArray_ROM_AUTO_1R #(
    .DataWidth( 3 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
tpgTartanBarArray_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgTartanBarArray_address0),
    .ce0(tpgTartanBarArray_ce0),
    .q0(tpgTartanBarArray_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_9bit_0_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 410 ),
    .AddressWidth( 9 ))
tpgSinTableArray_9bit_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgSinTableArray_9bit_0_address0),
    .ce0(tpgSinTableArray_9bit_0_ce0),
    .q0(tpgSinTableArray_9bit_0_q0),
    .address1(tpgSinTableArray_9bit_0_address1),
    .ce1(tpgSinTableArray_9bit_0_ce1),
    .q1(tpgSinTableArray_9bit_0_q1),
    .address2(tpgSinTableArray_9bit_0_address2),
    .ce2(tpgSinTableArray_9bit_0_ce2),
    .q2(tpgSinTableArray_9bit_0_q2)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_9bit_1_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 410 ),
    .AddressWidth( 9 ))
tpgSinTableArray_9bit_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgSinTableArray_9bit_1_address0),
    .ce0(tpgSinTableArray_9bit_1_ce0),
    .q0(tpgSinTableArray_9bit_1_q0),
    .address1(tpgSinTableArray_9bit_1_address1),
    .ce1(tpgSinTableArray_9bit_1_ce1),
    .q1(tpgSinTableArray_9bit_1_q1),
    .address2(tpgSinTableArray_9bit_1_address2),
    .ce2(tpgSinTableArray_9bit_1_ce2),
    .q2(tpgSinTableArray_9bit_1_q2)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_9bit_2_ROM_AUTO_1R #(
    .DataWidth( 9 ),
    .AddressRange( 410 ),
    .AddressWidth( 9 ))
tpgSinTableArray_9bit_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgSinTableArray_9bit_2_address0),
    .ce0(tpgSinTableArray_9bit_2_ce0),
    .q0(tpgSinTableArray_9bit_2_q0),
    .address1(tpgSinTableArray_9bit_2_address1),
    .ce1(tpgSinTableArray_9bit_2_ce1),
    .q1(tpgSinTableArray_9bit_2_q1),
    .address2(tpgSinTableArray_9bit_2_address2),
    .ce2(tpgSinTableArray_9bit_2_ce2),
    .q2(tpgSinTableArray_9bit_2_q2)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_9bit_3_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 410 ),
    .AddressWidth( 9 ))
tpgSinTableArray_9bit_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgSinTableArray_9bit_3_address0),
    .ce0(tpgSinTableArray_9bit_3_ce0),
    .q0(tpgSinTableArray_9bit_3_q0),
    .address1(tpgSinTableArray_9bit_3_address1),
    .ce1(tpgSinTableArray_9bit_3_ce1),
    .q1(tpgSinTableArray_9bit_3_q1),
    .address2(tpgSinTableArray_9bit_3_address2),
    .ce2(tpgSinTableArray_9bit_3_ce2),
    .q2(tpgSinTableArray_9bit_3_q2)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_9bit_4_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 410 ),
    .AddressWidth( 9 ))
tpgSinTableArray_9bit_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgSinTableArray_9bit_4_address0),
    .ce0(tpgSinTableArray_9bit_4_ce0),
    .q0(tpgSinTableArray_9bit_4_q0),
    .address1(tpgSinTableArray_9bit_4_address1),
    .ce1(tpgSinTableArray_9bit_4_ce1),
    .q1(tpgSinTableArray_9bit_4_q1),
    .address2(tpgSinTableArray_9bit_4_address2),
    .ce2(tpgSinTableArray_9bit_4_ce2),
    .q2(tpgSinTableArray_9bit_4_q2)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgCheckerBoardArray_ROM_AUTO_1R #(
    .DataWidth( 2 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
tpgCheckerBoardArray_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgCheckerBoardArray_address0),
    .ce0(tpgCheckerBoardArray_ce0),
    .q0(tpgCheckerBoardArray_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_601_y_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DPtpgBarSelYuv_601_y_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DPtpgBarSelYuv_601_y_address0),
    .ce0(DPtpgBarSelYuv_601_y_ce0),
    .q0(DPtpgBarSelYuv_601_y_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_601_u_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DPtpgBarSelYuv_601_u_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DPtpgBarSelYuv_601_u_address0),
    .ce0(DPtpgBarSelYuv_601_u_ce0),
    .q0(DPtpgBarSelYuv_601_u_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_601_v_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DPtpgBarSelYuv_601_v_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DPtpgBarSelYuv_601_v_address0),
    .ce0(DPtpgBarSelYuv_601_v_ce0),
    .q0(DPtpgBarSelYuv_601_v_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarArray_ROM_AUTO_1R #(
    .DataWidth( 3 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
DPtpgBarArray_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DPtpgBarArray_address0),
    .ce0(DPtpgBarArray_ce0),
    .q0(DPtpgBarArray_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_709_y_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DPtpgBarSelYuv_709_y_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DPtpgBarSelYuv_709_y_address0),
    .ce0(DPtpgBarSelYuv_709_y_ce0),
    .q0(DPtpgBarSelYuv_709_y_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_709_u_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DPtpgBarSelYuv_709_u_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DPtpgBarSelYuv_709_u_address0),
    .ce0(DPtpgBarSelYuv_709_u_ce0),
    .q0(DPtpgBarSelYuv_709_u_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_709_v_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DPtpgBarSelYuv_709_v_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DPtpgBarSelYuv_709_v_address0),
    .ce0(DPtpgBarSelYuv_709_v_ce0),
    .q0(DPtpgBarSelYuv_709_v_q0)
);

design_1_v_tpg_0_0_reg_ap_uint_10_s grp_reg_ap_uint_10_s_fu_1212(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .d_val(barWidthMinSamples),
    .ap_return(grp_reg_ap_uint_10_s_fu_1212_ap_return),
    .ap_ce(grp_reg_ap_uint_10_s_fu_1212_ap_ce)
);

design_1_v_tpg_0_0_reg_int_s grp_reg_int_s_fu_1613(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .d(grp_reg_int_s_fu_1613_d),
    .ap_return(grp_reg_int_s_fu_1613_ap_return),
    .ap_ce(grp_reg_int_s_fu_1613_ap_ce)
);

design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1 #(
    .ID( 1 ),
    .NUM_STAGE( 15 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 3 ))
urem_11ns_4ns_3_15_1_U26(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(trunc_ln565_10_fu_1120_p1),
    .din1(grp_fu_1194_p1),
    .ce(grp_fu_1194_ce),
    .dout(grp_fu_1194_p2)
);

design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1 #(
    .ID( 1 ),
    .NUM_STAGE( 15 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 3 ))
urem_11ns_4ns_3_15_1_U27(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1200_p0),
    .din1(grp_fu_1200_p1),
    .ce(grp_fu_1200_ce),
    .dout(grp_fu_1200_p2)
);

design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1 #(
    .ID( 1 ),
    .NUM_STAGE( 15 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 3 ))
urem_11ns_4ns_3_15_1_U28(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1206_p0),
    .din1(grp_fu_1206_p1),
    .ce(grp_fu_1206_ce),
    .dout(grp_fu_1206_p2)
);

design_1_v_tpg_0_0_mul_11ns_13ns_23_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 23 ))
mul_11ns_13ns_23_2_1_U29(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1709_p0),
    .din1(grp_fu_1709_p1),
    .ce(grp_fu_1709_ce),
    .dout(grp_fu_1709_p2)
);

design_1_v_tpg_0_0_mul_11ns_13ns_23_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 23 ))
mul_11ns_13ns_23_2_1_U30(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1718_p0),
    .din1(grp_fu_1718_p1),
    .ce(grp_fu_1718_ce),
    .dout(grp_fu_1718_p2)
);

design_1_v_tpg_0_0_mul_11ns_13ns_23_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 23 ))
mul_11ns_13ns_23_2_1_U31(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1727_p0),
    .din1(grp_fu_1727_p1),
    .ce(grp_fu_1727_ce),
    .dout(grp_fu_1727_p2)
);

design_1_v_tpg_0_0_sparsemux_11_3_9_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h0 ),
    .din0_WIDTH( 9 ),
    .CASE1( 3'h1 ),
    .din1_WIDTH( 9 ),
    .CASE2( 3'h2 ),
    .din2_WIDTH( 9 ),
    .CASE3( 3'h3 ),
    .din3_WIDTH( 9 ),
    .CASE4( 3'h4 ),
    .din4_WIDTH( 9 ),
    .def_WIDTH( 9 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 9 ))
sparsemux_11_3_9_1_1_U32(
    .din0(tmp_fu_1802_p2),
    .din1(tmp_fu_1802_p4),
    .din2(tpgSinTableArray_9bit_2_load_reg_3970),
    .din3(tmp_fu_1802_p8),
    .din4(tmp_fu_1802_p10),
    .def(tmp_fu_1802_p11),
    .sel(tmp_fu_1802_p12),
    .dout(tmp_fu_1802_p13)
);

design_1_v_tpg_0_0_sparsemux_11_3_9_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h0 ),
    .din0_WIDTH( 9 ),
    .CASE1( 3'h1 ),
    .din1_WIDTH( 9 ),
    .CASE2( 3'h2 ),
    .din2_WIDTH( 9 ),
    .CASE3( 3'h3 ),
    .din3_WIDTH( 9 ),
    .CASE4( 3'h4 ),
    .din4_WIDTH( 9 ),
    .def_WIDTH( 9 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 9 ))
sparsemux_11_3_9_1_1_U33(
    .din0(tmp_s_fu_1844_p2),
    .din1(tmp_s_fu_1844_p4),
    .din2(tpgSinTableArray_9bit_2_load_1_reg_4000),
    .din3(tmp_s_fu_1844_p8),
    .din4(tmp_s_fu_1844_p10),
    .def(tmp_s_fu_1844_p11),
    .sel(tmp_s_fu_1844_p12),
    .dout(tmp_s_fu_1844_p13)
);

design_1_v_tpg_0_0_sparsemux_11_3_9_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h0 ),
    .din0_WIDTH( 9 ),
    .CASE1( 3'h1 ),
    .din1_WIDTH( 9 ),
    .CASE2( 3'h2 ),
    .din2_WIDTH( 9 ),
    .CASE3( 3'h3 ),
    .din3_WIDTH( 9 ),
    .CASE4( 3'h4 ),
    .din4_WIDTH( 9 ),
    .def_WIDTH( 9 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 9 ))
sparsemux_11_3_9_1_1_U34(
    .din0(tmp_1_fu_1886_p2),
    .din1(tmp_1_fu_1886_p4),
    .din2(tpgSinTableArray_9bit_2_load_2_reg_4030),
    .din3(tmp_1_fu_1886_p8),
    .din4(tmp_1_fu_1886_p10),
    .def(tmp_1_fu_1886_p11),
    .sel(tmp_1_fu_1886_p12),
    .dout(tmp_1_fu_1886_p13)
);

design_1_v_tpg_0_0_mul_20s_9ns_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 28 ))
mul_20s_9ns_28_4_1_U35(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tpgSinTableArray_load_reg_4094),
    .din1(grp_fu_2049_p1),
    .ce(grp_fu_2049_ce),
    .dout(grp_fu_2049_p2)
);

design_1_v_tpg_0_0_sparsemux_7_16_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 16'h0 ),
    .din0_WIDTH( 8 ),
    .CASE1( 16'h1 ),
    .din1_WIDTH( 8 ),
    .CASE2( 16'h2 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 16 ),
    .dout_WIDTH( 8 ))
sparsemux_7_16_8_1_1_U36(
    .din0(trunc_ln1655_reg_4288),
    .din1(8'd0),
    .din2(8'd0),
    .def(trunc_ln1655_reg_4288),
    .sel(zext_ln565_cast_reg_3703),
    .dout(p_0_0_066_i_fu_2804_p9)
);

design_1_v_tpg_0_0_sparsemux_7_16_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 16'h0 ),
    .din0_WIDTH( 8 ),
    .CASE1( 16'h1 ),
    .din1_WIDTH( 8 ),
    .CASE2( 16'h2 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 16 ),
    .dout_WIDTH( 8 ))
sparsemux_7_16_8_1_1_U37(
    .din0(8'd0),
    .din1(trunc_ln1655_reg_4288),
    .din2(8'd0),
    .def(trunc_ln1655_reg_4288),
    .sel(zext_ln565_cast_reg_3703),
    .dout(p_0_0_065_i_fu_2821_p9)
);

design_1_v_tpg_0_0_sparsemux_7_16_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 16'h0 ),
    .din0_WIDTH( 8 ),
    .CASE1( 16'h1 ),
    .din1_WIDTH( 8 ),
    .CASE2( 16'h2 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 16 ),
    .dout_WIDTH( 8 ))
sparsemux_7_16_8_1_1_U38(
    .din0(8'd0),
    .din1(8'd0),
    .din2(trunc_ln1655_reg_4288),
    .def(trunc_ln1655_reg_4288),
    .sel(zext_ln565_cast_reg_3703),
    .dout(p_0_0_0_i_fu_2838_p9)
);

design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
am_addmul_16ns_1s_16ns_17_4_1_U39(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3510_p0),
    .din1(grp_fu_3510_p1),
    .din2(grp_fu_3510_p2),
    .ce(grp_fu_3510_ce),
    .dout(grp_fu_3510_p3)
);

design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U40(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_reg_int_s_fu_1613_ap_return),
    .din1(ZplateHorContDelta_val),
    .din2(grp_fu_3519_p2),
    .ce(grp_fu_3519_ce),
    .dout(grp_fu_3519_p3)
);

design_1_v_tpg_0_0_mac_muladd_8ns_7ns_13ns_15_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 15 ))
mac_muladd_8ns_7ns_13ns_15_4_1_U41(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3527_p0),
    .din1(grp_fu_3527_p1),
    .din2(grp_fu_3527_p2),
    .ce(grp_fu_3527_ce),
    .dout(grp_fu_3527_p3)
);

design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_8ns_7s_16s_16_4_1_U42(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3536_p0),
    .din1(grp_fu_3536_p1),
    .din2(16'd32896),
    .ce(grp_fu_3536_ce),
    .dout(grp_fu_3536_p3)
);

design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_8ns_8s_16s_16_4_1_U43(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3544_p0),
    .din1(grp_fu_3544_p1),
    .din2(16'd32896),
    .ce(grp_fu_3544_ce),
    .dout(grp_fu_3544_p3)
);

design_1_v_tpg_0_0_mac_muladd_8ns_6s_15ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 16 ))
mac_muladd_8ns_6s_15ns_16_4_1_U44(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3554_p0),
    .din1(grp_fu_3554_p1),
    .din2(grp_fu_3554_p2),
    .ce(grp_fu_3554_ce),
    .dout(grp_fu_3554_p3)
);

design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 16 ))
mac_muladd_8ns_8ns_15ns_16_4_1_U45(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3564_p0),
    .din1(grp_fu_3564_p1),
    .din2(grp_fu_3564_p2),
    .ce(grp_fu_3564_ce),
    .dout(grp_fu_3564_p3)
);

design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_8ns_8s_16s_16_4_1_U46(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3572_p0),
    .din1(grp_fu_3572_p1),
    .din2(grp_fu_3536_p3),
    .ce(grp_fu_3572_ce),
    .dout(grp_fu_3572_p3)
);

design_1_v_tpg_0_0_mac_muladd_8ns_5ns_16ns_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8ns_5ns_16ns_17_4_1_U47(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3580_p0),
    .din1(grp_fu_3580_p1),
    .din2(grp_fu_3580_p2),
    .ce(grp_fu_3580_ce),
    .dout(grp_fu_3580_p3)
);

design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter22_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter21 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter22 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter23 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln1473_fu_1230_p2 == 1'd1) & (icmp_ln1072_fu_1124_p2 == 1'd0) & (patternId_val == 8'd12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln565_fu_1100_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln1072_fu_1124_p2 == 1'd1) & (patternId_val == 8'd12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln565_fu_1100_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_phi_reg_pp0_iter1_hHatch_reg_1026 <= 1'd1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_hHatch_reg_1026 <= ap_phi_reg_pp0_iter0_hHatch_reg_1026;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1473_reg_3779 == 1'd0) & (icmp_ln1072_reg_3735 == 1'd0) & (icmp_ln565_reg_3720 == 1'd0) & (patternId_val == 8'd12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln1483_fu_1460_p2 == 1'd1) & (icmp_ln1478_fu_1454_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter2_hHatch_reg_1026 <= 1'd1;
    end else if ((((icmp_ln1473_reg_3779 == 1'd0) & (icmp_ln1072_reg_3735 == 1'd0) & (icmp_ln565_reg_3720 == 1'd0) & (patternId_val == 8'd12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln1483_fu_1460_p2 == 1'd0) & (icmp_ln1478_fu_1454_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln1473_reg_3779 == 1'd0) & (icmp_ln1072_reg_3735 == 1'd0) & (icmp_ln565_reg_3720 == 1'd0) & (patternId_val == 8'd12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln1478_fu_1454_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_phi_reg_pp0_iter2_hHatch_reg_1026 <= 1'd0;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter2_hHatch_reg_1026 <= ap_phi_reg_pp0_iter1_hHatch_reg_1026;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            hdata_flag_1_fu_438 <= hdata_flag_0;
        end else if (((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred1740_state23 == 1'b1))) begin
            hdata_flag_1_fu_438 <= 1'd1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            phi_mul_fu_426 <= 16'd0;
        end else if ((ap_enable_reg_pp0_iter6 == 1'b1)) begin
            phi_mul_fu_426 <= add_ln573_fu_1674_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            rampVal_2_flag_1_fu_434 <= rampVal_2_flag_0;
        end else if (((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred1790_state23 == 1'b1))) begin
            rampVal_2_flag_1_fu_434 <= 1'd1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            rampVal_3_flag_1_fu_442 <= rampVal_3_flag_0;
        end else if (((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred1610_state23 == 1'b1))) begin
            rampVal_3_flag_1_fu_442 <= 1'd1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter21 == 1'b1) & (ap_predicate_pred2121_state22 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter21 == 1'b1) & (ap_predicate_pred2114_state22 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        vHatch <= 1'd1;
    end else if (((ap_enable_reg_pp0_iter21 == 1'b1) & (ap_predicate_pred2101_state22 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        vHatch <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_3385)) begin
            xBar_0 <= 11'd0;
        end else if ((1'b1 == ap_condition_3380)) begin
            xBar_0 <= trunc_ln1252_fu_1583_p1;
        end else if ((1'b1 == ap_condition_3377)) begin
            xBar_0 <= sub_ln1256_fu_1587_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_3397)) begin
            xCount_0 <= 10'd0;
        end else if ((1'b1 == ap_condition_3392)) begin
            xCount_0 <= add_ln1407_fu_1552_p2;
        end else if ((1'b1 == ap_condition_3389)) begin
            xCount_0 <= sub_ln1411_fu_1541_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_3409)) begin
            xCount_3_0 <= 10'd0;
        end else if ((1'b1 == ap_condition_3404)) begin
            xCount_3_0 <= add_ln1588_fu_1402_p2;
        end else if ((1'b1 == ap_condition_3401)) begin
            xCount_3_0 <= sub_ln1592_fu_1391_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_3434)) begin
            xCount_4_0 <= 10'd0;
        end else if ((1'b1 == ap_condition_3429)) begin
            xCount_4_0 <= 10'd0;
        end else if ((1'b1 == ap_condition_3423)) begin
            xCount_4_0 <= add_ln1480_fu_1484_p2;
        end else if ((1'b1 == ap_condition_3420)) begin
            xCount_4_0 <= 10'd0;
        end else if ((1'b1 == ap_condition_3416)) begin
            xCount_4_0 <= sub_ln1490_fu_1466_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_enable_reg_pp0_iter17 == 1'b1) & (ap_predicate_pred2215_state18 == 1'b1))) begin
            xCount_5_0 <= 10'd0;
        end else if ((1'b1 == ap_condition_3437)) begin
            xCount_5_0 <= zext_ln1770_fu_2177_p1;
        end else if ((1'b1 == ap_condition_3361)) begin
            xCount_5_0 <= add_ln1774_fu_2137_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln565_fu_1100_p2 == 1'd0))) begin
            x_fu_430 <= add_ln565_fu_1106_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            x_fu_430 <= 16'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_3451)) begin
            yCount <= 10'd0;
        end else if ((1'b1 == ap_condition_3446)) begin
            yCount <= add_ln1388_fu_1520_p2;
        end else if ((1'b1 == ap_condition_3442)) begin
            yCount <= 10'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_3465)) begin
            yCount_1 <= 6'd0;
        end else if ((1'b1 == ap_condition_3460)) begin
            yCount_1 <= add_ln1753_fu_1334_p2;
        end else if ((1'b1 == ap_condition_3456)) begin
            yCount_1 <= 6'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (((cmp_i287_read_reg_3635 == 1'd0) & (patternId_val == 8'd12) & (1'd0 == and_ln1449_reg_3775) & (1'd1 == and_ln1454_fu_1427_p2)) | ((icmp_ln1072_reg_3735 == 1'd0) & (cmp_i287_read_reg_3635 == 1'd1) & (patternId_val == 8'd12) & (1'd1 == and_ln1454_fu_1427_p2)))) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (((icmp_ln1072_fu_1124_p2 == 1'd1) & (patternId_val == 8'd12) & (cmp_i287_read_read_fu_470_p2 == 1'd1) & (icmp_ln565_fu_1100_p2 == 1'd0)) | ((patternId_val == 8'd12) & (cmp_i287_read_read_fu_470_p2 == 1'd0) & (1'd1 == and_ln1449_fu_1218_p2) & (icmp_ln565_fu_1100_p2 == 1'd0)))))) begin
        yCount_2 <= 10'd0;
    end else if (((icmp_ln1072_reg_3735 == 1'd1) & (cmp_i287_read_reg_3635 == 1'd0) & (patternId_val == 8'd12) & (1'd0 == and_ln1449_reg_3775) & (1'd0 == and_ln1454_fu_1427_p2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        yCount_2 <= add_ln1461_fu_1432_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_3478)) begin
            yCount_3 <= 10'd0;
        end else if ((1'b1 == ap_condition_3473)) begin
            yCount_3 <= add_ln1570_fu_1370_p2;
        end else if ((1'b1 == ap_condition_3469)) begin
            yCount_3 <= 10'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_pred2022_state5 == 1'b1))) begin
            zonePlateVDelta <= ZplateVerContStart_val;
        end else if (((ap_enable_reg_pp0_iter5 == 1'b1) & (ap_predicate_pred1674_state6 == 1'b1))) begin
            zonePlateVDelta <= add_ln1343_fu_1649_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln549_1_reg_3751 <= add_ln549_1_fu_1136_p2;
        add_ln549_1_reg_3751_pp0_iter1_reg <= add_ln549_1_reg_3751;
        add_ln549_reg_3745 <= add_ln549_fu_1130_p2;
        add_ln549_reg_3745_pp0_iter1_reg <= add_ln549_reg_3745;
        and_ln1337_reg_3791 <= and_ln1337_fu_1284_p2;
        and_ln1337_reg_3791_pp0_iter1_reg <= and_ln1337_reg_3791;
        and_ln1386_reg_3823 <= and_ln1386_fu_1509_p2;
        and_ln1449_reg_3775 <= and_ln1449_fu_1218_p2;
        and_ln1449_reg_3775_pp0_iter1_reg <= and_ln1449_reg_3775;
        and_ln1454_reg_3811 <= and_ln1454_fu_1427_p2;
        and_ln1568_reg_3803 <= and_ln1568_fu_1359_p2;
        and_ln1751_reg_3799 <= and_ln1751_fu_1323_p2;
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        barWidth_cast_cast_reg_3710[10 : 0] <= barWidth_cast_cast_fu_1064_p1[10 : 0];
        conv2_i_i10_i233_cast_cast_reg_3715[7 : 0] <= conv2_i_i10_i233_cast_cast_fu_1068_p1[7 : 0];
        icmp_ln1072_reg_3735 <= icmp_ln1072_fu_1124_p2;
        icmp_ln1072_reg_3735_pp0_iter1_reg <= icmp_ln1072_reg_3735;
        icmp_ln1095_reg_3795 <= icmp_ln1095_fu_1302_p2;
        icmp_ln1095_reg_3795_pp0_iter1_reg <= icmp_ln1095_reg_3795;
        icmp_ln1250_reg_3831 <= icmp_ln1250_fu_1578_p2;
        icmp_ln1330_reg_3787 <= icmp_ln1330_fu_1278_p2;
        icmp_ln1330_reg_3787_pp0_iter1_reg <= icmp_ln1330_reg_3787;
        icmp_ln1381_reg_3783 <= icmp_ln1381_fu_1254_p2;
        icmp_ln1381_reg_3783_pp0_iter1_reg <= icmp_ln1381_reg_3783;
        icmp_ln1405_reg_3827 <= icmp_ln1405_fu_1536_p2;
        icmp_ln1473_reg_3779 <= icmp_ln1473_fu_1230_p2;
        icmp_ln1563_reg_3771 <= icmp_ln1563_fu_1176_p2;
        icmp_ln1563_reg_3771_pp0_iter1_reg <= icmp_ln1563_reg_3771;
        icmp_ln1586_reg_3807 <= icmp_ln1586_fu_1386_p2;
        icmp_ln1629_reg_3766 <= icmp_ln1629_fu_1164_p2;
        icmp_ln1629_reg_3766_pp0_iter1_reg <= icmp_ln1629_reg_3766;
        icmp_ln1746_reg_3757 <= icmp_ln1746_fu_1148_p2;
        icmp_ln1746_reg_3757_pp0_iter1_reg <= icmp_ln1746_reg_3757;
        icmp_ln565_reg_3720 <= icmp_ln565_fu_1100_p2;
        icmp_ln565_reg_3720_pp0_iter1_reg <= icmp_ln565_reg_3720;
        trunc_ln1726_reg_3761 <= trunc_ln1726_fu_1160_p1;
        trunc_ln1726_reg_3761_pp0_iter1_reg <= trunc_ln1726_reg_3761;
        trunc_ln565_10_reg_3729 <= trunc_ln565_10_fu_1120_p1;
        trunc_ln565_10_reg_3729_pp0_iter1_reg <= trunc_ln565_10_reg_3729;
        zext_ln565_cast_reg_3703[1 : 0] <= zext_ln565_cast_fu_1060_p1[1 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add_ln549_1_reg_3751_pp0_iter10_reg <= add_ln549_1_reg_3751_pp0_iter9_reg;
        add_ln549_1_reg_3751_pp0_iter2_reg <= add_ln549_1_reg_3751_pp0_iter1_reg;
        add_ln549_1_reg_3751_pp0_iter3_reg <= add_ln549_1_reg_3751_pp0_iter2_reg;
        add_ln549_1_reg_3751_pp0_iter4_reg <= add_ln549_1_reg_3751_pp0_iter3_reg;
        add_ln549_1_reg_3751_pp0_iter5_reg <= add_ln549_1_reg_3751_pp0_iter4_reg;
        add_ln549_1_reg_3751_pp0_iter6_reg <= add_ln549_1_reg_3751_pp0_iter5_reg;
        add_ln549_1_reg_3751_pp0_iter7_reg <= add_ln549_1_reg_3751_pp0_iter6_reg;
        add_ln549_1_reg_3751_pp0_iter8_reg <= add_ln549_1_reg_3751_pp0_iter7_reg;
        add_ln549_1_reg_3751_pp0_iter9_reg <= add_ln549_1_reg_3751_pp0_iter8_reg;
        add_ln549_reg_3745_pp0_iter10_reg <= add_ln549_reg_3745_pp0_iter9_reg;
        add_ln549_reg_3745_pp0_iter2_reg <= add_ln549_reg_3745_pp0_iter1_reg;
        add_ln549_reg_3745_pp0_iter3_reg <= add_ln549_reg_3745_pp0_iter2_reg;
        add_ln549_reg_3745_pp0_iter4_reg <= add_ln549_reg_3745_pp0_iter3_reg;
        add_ln549_reg_3745_pp0_iter5_reg <= add_ln549_reg_3745_pp0_iter4_reg;
        add_ln549_reg_3745_pp0_iter6_reg <= add_ln549_reg_3745_pp0_iter5_reg;
        add_ln549_reg_3745_pp0_iter7_reg <= add_ln549_reg_3745_pp0_iter6_reg;
        add_ln549_reg_3745_pp0_iter8_reg <= add_ln549_reg_3745_pp0_iter7_reg;
        add_ln549_reg_3745_pp0_iter9_reg <= add_ln549_reg_3745_pp0_iter8_reg;
        and_ln1337_reg_3791_pp0_iter2_reg <= and_ln1337_reg_3791_pp0_iter1_reg;
        and_ln1337_reg_3791_pp0_iter3_reg <= and_ln1337_reg_3791_pp0_iter2_reg;
        and_ln1386_reg_3823_pp0_iter10_reg <= and_ln1386_reg_3823_pp0_iter9_reg;
        and_ln1386_reg_3823_pp0_iter11_reg <= and_ln1386_reg_3823_pp0_iter10_reg;
        and_ln1386_reg_3823_pp0_iter12_reg <= and_ln1386_reg_3823_pp0_iter11_reg;
        and_ln1386_reg_3823_pp0_iter13_reg <= and_ln1386_reg_3823_pp0_iter12_reg;
        and_ln1386_reg_3823_pp0_iter14_reg <= and_ln1386_reg_3823_pp0_iter13_reg;
        and_ln1386_reg_3823_pp0_iter15_reg <= and_ln1386_reg_3823_pp0_iter14_reg;
        and_ln1386_reg_3823_pp0_iter16_reg <= and_ln1386_reg_3823_pp0_iter15_reg;
        and_ln1386_reg_3823_pp0_iter2_reg <= and_ln1386_reg_3823;
        and_ln1386_reg_3823_pp0_iter3_reg <= and_ln1386_reg_3823_pp0_iter2_reg;
        and_ln1386_reg_3823_pp0_iter4_reg <= and_ln1386_reg_3823_pp0_iter3_reg;
        and_ln1386_reg_3823_pp0_iter5_reg <= and_ln1386_reg_3823_pp0_iter4_reg;
        and_ln1386_reg_3823_pp0_iter6_reg <= and_ln1386_reg_3823_pp0_iter5_reg;
        and_ln1386_reg_3823_pp0_iter7_reg <= and_ln1386_reg_3823_pp0_iter6_reg;
        and_ln1386_reg_3823_pp0_iter8_reg <= and_ln1386_reg_3823_pp0_iter7_reg;
        and_ln1386_reg_3823_pp0_iter9_reg <= and_ln1386_reg_3823_pp0_iter8_reg;
        and_ln1449_reg_3775_pp0_iter10_reg <= and_ln1449_reg_3775_pp0_iter9_reg;
        and_ln1449_reg_3775_pp0_iter11_reg <= and_ln1449_reg_3775_pp0_iter10_reg;
        and_ln1449_reg_3775_pp0_iter12_reg <= and_ln1449_reg_3775_pp0_iter11_reg;
        and_ln1449_reg_3775_pp0_iter13_reg <= and_ln1449_reg_3775_pp0_iter12_reg;
        and_ln1449_reg_3775_pp0_iter14_reg <= and_ln1449_reg_3775_pp0_iter13_reg;
        and_ln1449_reg_3775_pp0_iter15_reg <= and_ln1449_reg_3775_pp0_iter14_reg;
        and_ln1449_reg_3775_pp0_iter16_reg <= and_ln1449_reg_3775_pp0_iter15_reg;
        and_ln1449_reg_3775_pp0_iter17_reg <= and_ln1449_reg_3775_pp0_iter16_reg;
        and_ln1449_reg_3775_pp0_iter18_reg <= and_ln1449_reg_3775_pp0_iter17_reg;
        and_ln1449_reg_3775_pp0_iter19_reg <= and_ln1449_reg_3775_pp0_iter18_reg;
        and_ln1449_reg_3775_pp0_iter2_reg <= and_ln1449_reg_3775_pp0_iter1_reg;
        and_ln1449_reg_3775_pp0_iter3_reg <= and_ln1449_reg_3775_pp0_iter2_reg;
        and_ln1449_reg_3775_pp0_iter4_reg <= and_ln1449_reg_3775_pp0_iter3_reg;
        and_ln1449_reg_3775_pp0_iter5_reg <= and_ln1449_reg_3775_pp0_iter4_reg;
        and_ln1449_reg_3775_pp0_iter6_reg <= and_ln1449_reg_3775_pp0_iter5_reg;
        and_ln1449_reg_3775_pp0_iter7_reg <= and_ln1449_reg_3775_pp0_iter6_reg;
        and_ln1449_reg_3775_pp0_iter8_reg <= and_ln1449_reg_3775_pp0_iter7_reg;
        and_ln1449_reg_3775_pp0_iter9_reg <= and_ln1449_reg_3775_pp0_iter8_reg;
        and_ln1454_reg_3811_pp0_iter10_reg <= and_ln1454_reg_3811_pp0_iter9_reg;
        and_ln1454_reg_3811_pp0_iter11_reg <= and_ln1454_reg_3811_pp0_iter10_reg;
        and_ln1454_reg_3811_pp0_iter12_reg <= and_ln1454_reg_3811_pp0_iter11_reg;
        and_ln1454_reg_3811_pp0_iter13_reg <= and_ln1454_reg_3811_pp0_iter12_reg;
        and_ln1454_reg_3811_pp0_iter14_reg <= and_ln1454_reg_3811_pp0_iter13_reg;
        and_ln1454_reg_3811_pp0_iter15_reg <= and_ln1454_reg_3811_pp0_iter14_reg;
        and_ln1454_reg_3811_pp0_iter16_reg <= and_ln1454_reg_3811_pp0_iter15_reg;
        and_ln1454_reg_3811_pp0_iter17_reg <= and_ln1454_reg_3811_pp0_iter16_reg;
        and_ln1454_reg_3811_pp0_iter18_reg <= and_ln1454_reg_3811_pp0_iter17_reg;
        and_ln1454_reg_3811_pp0_iter19_reg <= and_ln1454_reg_3811_pp0_iter18_reg;
        and_ln1454_reg_3811_pp0_iter2_reg <= and_ln1454_reg_3811;
        and_ln1454_reg_3811_pp0_iter3_reg <= and_ln1454_reg_3811_pp0_iter2_reg;
        and_ln1454_reg_3811_pp0_iter4_reg <= and_ln1454_reg_3811_pp0_iter3_reg;
        and_ln1454_reg_3811_pp0_iter5_reg <= and_ln1454_reg_3811_pp0_iter4_reg;
        and_ln1454_reg_3811_pp0_iter6_reg <= and_ln1454_reg_3811_pp0_iter5_reg;
        and_ln1454_reg_3811_pp0_iter7_reg <= and_ln1454_reg_3811_pp0_iter6_reg;
        and_ln1454_reg_3811_pp0_iter8_reg <= and_ln1454_reg_3811_pp0_iter7_reg;
        and_ln1454_reg_3811_pp0_iter9_reg <= and_ln1454_reg_3811_pp0_iter8_reg;
        and_ln1568_reg_3803_pp0_iter10_reg <= and_ln1568_reg_3803_pp0_iter9_reg;
        and_ln1568_reg_3803_pp0_iter11_reg <= and_ln1568_reg_3803_pp0_iter10_reg;
        and_ln1568_reg_3803_pp0_iter12_reg <= and_ln1568_reg_3803_pp0_iter11_reg;
        and_ln1568_reg_3803_pp0_iter13_reg <= and_ln1568_reg_3803_pp0_iter12_reg;
        and_ln1568_reg_3803_pp0_iter14_reg <= and_ln1568_reg_3803_pp0_iter13_reg;
        and_ln1568_reg_3803_pp0_iter15_reg <= and_ln1568_reg_3803_pp0_iter14_reg;
        and_ln1568_reg_3803_pp0_iter16_reg <= and_ln1568_reg_3803_pp0_iter15_reg;
        and_ln1568_reg_3803_pp0_iter2_reg <= and_ln1568_reg_3803;
        and_ln1568_reg_3803_pp0_iter3_reg <= and_ln1568_reg_3803_pp0_iter2_reg;
        and_ln1568_reg_3803_pp0_iter4_reg <= and_ln1568_reg_3803_pp0_iter3_reg;
        and_ln1568_reg_3803_pp0_iter5_reg <= and_ln1568_reg_3803_pp0_iter4_reg;
        and_ln1568_reg_3803_pp0_iter6_reg <= and_ln1568_reg_3803_pp0_iter5_reg;
        and_ln1568_reg_3803_pp0_iter7_reg <= and_ln1568_reg_3803_pp0_iter6_reg;
        and_ln1568_reg_3803_pp0_iter8_reg <= and_ln1568_reg_3803_pp0_iter7_reg;
        and_ln1568_reg_3803_pp0_iter9_reg <= and_ln1568_reg_3803_pp0_iter8_reg;
        and_ln1751_reg_3799_pp0_iter10_reg <= and_ln1751_reg_3799_pp0_iter9_reg;
        and_ln1751_reg_3799_pp0_iter11_reg <= and_ln1751_reg_3799_pp0_iter10_reg;
        and_ln1751_reg_3799_pp0_iter12_reg <= and_ln1751_reg_3799_pp0_iter11_reg;
        and_ln1751_reg_3799_pp0_iter13_reg <= and_ln1751_reg_3799_pp0_iter12_reg;
        and_ln1751_reg_3799_pp0_iter14_reg <= and_ln1751_reg_3799_pp0_iter13_reg;
        and_ln1751_reg_3799_pp0_iter15_reg <= and_ln1751_reg_3799_pp0_iter14_reg;
        and_ln1751_reg_3799_pp0_iter16_reg <= and_ln1751_reg_3799_pp0_iter15_reg;
        and_ln1751_reg_3799_pp0_iter2_reg <= and_ln1751_reg_3799;
        and_ln1751_reg_3799_pp0_iter3_reg <= and_ln1751_reg_3799_pp0_iter2_reg;
        and_ln1751_reg_3799_pp0_iter4_reg <= and_ln1751_reg_3799_pp0_iter3_reg;
        and_ln1751_reg_3799_pp0_iter5_reg <= and_ln1751_reg_3799_pp0_iter4_reg;
        and_ln1751_reg_3799_pp0_iter6_reg <= and_ln1751_reg_3799_pp0_iter5_reg;
        and_ln1751_reg_3799_pp0_iter7_reg <= and_ln1751_reg_3799_pp0_iter6_reg;
        and_ln1751_reg_3799_pp0_iter8_reg <= and_ln1751_reg_3799_pp0_iter7_reg;
        and_ln1751_reg_3799_pp0_iter9_reg <= and_ln1751_reg_3799_pp0_iter8_reg;
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
        ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
        ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
        ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
        ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
        ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
        ap_loop_exit_ready_pp0_iter16_reg <= ap_loop_exit_ready_pp0_iter15_reg;
        ap_loop_exit_ready_pp0_iter17_reg <= ap_loop_exit_ready_pp0_iter16_reg;
        ap_loop_exit_ready_pp0_iter18_reg <= ap_loop_exit_ready_pp0_iter17_reg;
        ap_loop_exit_ready_pp0_iter19_reg <= ap_loop_exit_ready_pp0_iter18_reg;
        ap_loop_exit_ready_pp0_iter20_reg <= ap_loop_exit_ready_pp0_iter19_reg;
        ap_loop_exit_ready_pp0_iter21_reg <= ap_loop_exit_ready_pp0_iter20_reg;
        ap_loop_exit_ready_pp0_iter22_reg <= ap_loop_exit_ready_pp0_iter21_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        ap_predicate_pred1425_state23 <= (patternId_val == 8'd12);
        ap_predicate_pred1443_state23 <= (patternId_val == 8'd10);
        ap_predicate_pred1557_state23 <= (patternId_val_read_reg_3687 == 8'd13);
        ap_predicate_pred1586_state23 <= ((cmp121_i_read_reg_3626 == 1'd0) & (patternId_val_read_reg_3687 == 8'd19));
        ap_predicate_pred1591_state23 <= ((cmp121_i_read_reg_3626 == 1'd1) & (patternId_val_read_reg_3687 == 8'd19));
        ap_predicate_pred1610_state23 <= (patternId_val_read_reg_3687 == 8'd1);
        ap_predicate_pred1624_state23 <= (patternId_val_read_reg_3687 == 8'd2);
        ap_predicate_pred1628_state22 <= ((icmp_ln1072_reg_3735_pp0_iter19_reg == 1'd1) & (patternId_val_read_reg_3687 == 8'd2) & (icmp_ln1095_reg_3795_pp0_iter19_reg == 1'd0));
        ap_predicate_pred1634_state22 <= ((patternId_val_read_reg_3687 == 8'd2) & (icmp_ln1095_reg_3795_pp0_iter19_reg == 1'd1));
        ap_predicate_pred1652_state20 <= ((icmp_ln1072_reg_3735_pp0_iter17_reg == 1'd0) & (patternId_val_read_reg_3687 == 8'd9) & (icmp_ln1250_reg_3831_pp0_iter17_reg == 1'd0));
        ap_predicate_pred1658_state20 <= ((icmp_ln1072_reg_3735_pp0_iter17_reg == 1'd1) & (patternId_val_read_reg_3687 == 8'd9));
        ap_predicate_pred1674_state6 <= ((patternId_val == 8'd10) & (1'd1 == and_ln1337_reg_3791_pp0_iter3_reg) & (icmp_ln1330_reg_3787_pp0_iter3_reg == 1'd0));
        ap_predicate_pred1680_state6 <= ((patternId_val == 8'd10) & (icmp_ln1330_reg_3787_pp0_iter3_reg == 1'd1));
        ap_predicate_pred1699_state19 <= ((icmp_ln1072_reg_3735_pp0_iter16_reg == 1'd1) & (patternId_val_read_reg_3687 == 8'd11));
        ap_predicate_pred1703_state19 <= ((icmp_ln1381_reg_3783_pp0_iter16_reg == 1'd0) & (icmp_ln1072_reg_3735_pp0_iter16_reg == 1'd1) & (patternId_val_read_reg_3687 == 8'd11) & (1'd0 == and_ln1386_reg_3823_pp0_iter16_reg));
        ap_predicate_pred1709_state19 <= ((icmp_ln1381_reg_3783_pp0_iter16_reg == 1'd1) & (patternId_val_read_reg_3687 == 8'd11));
        ap_predicate_pred1724_state19 <= ((icmp_ln1072_reg_3735_pp0_iter16_reg == 1'd0) & (patternId_val_read_reg_3687 == 8'd11) & (icmp_ln1405_reg_3827_pp0_iter16_reg == 1'd0));
        ap_predicate_pred1740_state23 <= (patternId_val_read_reg_3687 == 8'd14);
        ap_predicate_pred1750_state19 <= ((icmp_ln1072_reg_3735_pp0_iter16_reg == 1'd1) & (patternId_val_read_reg_3687 == 8'd15));
        ap_predicate_pred1754_state19 <= ((icmp_ln1563_reg_3771_pp0_iter16_reg == 1'd0) & (icmp_ln1072_reg_3735_pp0_iter16_reg == 1'd1) & (patternId_val_read_reg_3687 == 8'd15) & (1'd0 == and_ln1568_reg_3803_pp0_iter16_reg));
        ap_predicate_pred1760_state19 <= ((icmp_ln1563_reg_3771_pp0_iter16_reg == 1'd1) & (patternId_val_read_reg_3687 == 8'd15));
        ap_predicate_pred1774_state19 <= ((icmp_ln1072_reg_3735_pp0_iter16_reg == 1'd0) & (patternId_val_read_reg_3687 == 8'd15) & (icmp_ln1586_reg_3807_pp0_iter16_reg == 1'd0));
        ap_predicate_pred1790_state22 <= (patternId_val_read_reg_3687 == 8'd17);
        ap_predicate_pred1790_state23 <= (patternId_val_read_reg_3687 == 8'd17);
        ap_predicate_pred1809_state19 <= ((icmp_ln1746_reg_3757_pp0_iter16_reg == 1'd0) & (icmp_ln1072_reg_3735_pp0_iter16_reg == 1'd1) & (patternId_val_read_reg_3687 == 8'd19) & (1'd0 == and_ln1751_reg_3799_pp0_iter16_reg));
        ap_predicate_pred1815_state19 <= ((icmp_ln1746_reg_3757_pp0_iter16_reg == 1'd1) & (patternId_val_read_reg_3687 == 8'd19));
        ap_predicate_pred1827_state19 <= ((icmp_ln1072_reg_3735_pp0_iter16_reg == 1'd0) & (patternId_val_read_reg_3687 == 8'd19));
        ap_predicate_pred1834_state19 <= ((icmp_ln1072_reg_3735_pp0_iter16_reg == 1'd1) & (patternId_val_read_reg_3687 == 8'd19));
        ap_predicate_pred1862_state23 <= (patternId_val_read_reg_3687 == 8'd18);
        ap_predicate_pred1874_state23 <= (patternId_val_read_reg_3687 == 8'd16);
        ap_predicate_pred1918_state23 <= (patternId_val_read_reg_3687 == 8'd8);
        ap_predicate_pred1926_state23 <= (patternId_val_read_reg_3687 == 8'd7);
        ap_predicate_pred1933_state23 <= (patternId_val_read_reg_3687 == 8'd6);
        ap_predicate_pred1940_state23 <= (patternId_val_read_reg_3687 == 8'd5);
        ap_predicate_pred1947_state23 <= (patternId_val_read_reg_3687 == 8'd4);
        ap_predicate_pred1955_state23 <= (patternId_val_read_reg_3687 == 8'd3);
        ap_predicate_pred1997_state19 <= ((icmp_ln1072_reg_3735_pp0_iter16_reg == 1'd1) & (patternId_val_read_reg_3687 == 8'd9));
        ap_predicate_pred2022_state5 <= ((patternId_val == 8'd10) & (icmp_ln1330_reg_3787_pp0_iter2_reg == 1'd1));
        ap_predicate_pred2035_state18 <= ((icmp_ln1072_reg_3735_pp0_iter15_reg == 1'd1) & (patternId_val_read_reg_3687 == 8'd11));
        ap_predicate_pred2079_state18 <= ((icmp_ln1381_reg_3783_pp0_iter15_reg == 1'd1) & (patternId_val_read_reg_3687 == 8'd11));
        ap_predicate_pred2101_state22 <= ((icmp_ln1072_reg_3735_pp0_iter19_reg == 1'd1) & (cmp_i287_read_reg_3635 == 1'd0) & (patternId_val == 8'd12) & (1'd0 == and_ln1449_reg_3775_pp0_iter19_reg) & (1'd0 == and_ln1454_reg_3811_pp0_iter19_reg));
        ap_predicate_pred2114_state22 <= (((icmp_ln1072_reg_3735_pp0_iter19_reg == 1'd0) & (cmp_i287_read_reg_3635 == 1'd1) & (patternId_val == 8'd12) & (1'd1 == and_ln1454_reg_3811_pp0_iter19_reg)) | ((cmp_i287_read_reg_3635 == 1'd0) & (patternId_val == 8'd12) & (1'd0 == and_ln1449_reg_3775_pp0_iter19_reg) & (1'd1 == and_ln1454_reg_3811_pp0_iter19_reg)));
        ap_predicate_pred2121_state22 <= (((cmp_i287_read_reg_3635 == 1'd0) & (patternId_val == 8'd12) & (1'd1 == and_ln1449_reg_3775_pp0_iter19_reg)) | ((icmp_ln1072_reg_3735_pp0_iter19_reg == 1'd1) & (cmp_i287_read_reg_3635 == 1'd1) & (patternId_val == 8'd12)));
        ap_predicate_pred2157_state18 <= ((icmp_ln1072_reg_3735_pp0_iter15_reg == 1'd1) & (patternId_val_read_reg_3687 == 8'd15));
        ap_predicate_pred2199_state18 <= ((icmp_ln1563_reg_3771_pp0_iter15_reg == 1'd1) & (patternId_val_read_reg_3687 == 8'd15));
        ap_predicate_pred2215_state18 <= ((icmp_ln1072_reg_3735_pp0_iter15_reg == 1'd1) & (patternId_val_read_reg_3687 == 8'd19));
        ap_predicate_pred2253_state18 <= ((icmp_ln1746_reg_3757_pp0_iter15_reg == 1'd1) & (patternId_val_read_reg_3687 == 8'd19));
        ap_predicate_pred423_state21 <= (patternId_val_read_reg_3687 == 8'd15);
        ap_predicate_pred423_state22 <= (patternId_val_read_reg_3687 == 8'd15);
        ap_predicate_pred423_state23 <= (patternId_val_read_reg_3687 == 8'd15);
        ap_predicate_pred428_state21 <= (patternId_val_read_reg_3687 == 8'd11);
        ap_predicate_pred428_state22 <= (patternId_val_read_reg_3687 == 8'd11);
        ap_predicate_pred428_state23 <= (patternId_val_read_reg_3687 == 8'd11);
        ap_predicate_pred434_state21 <= (patternId_val_read_reg_3687 == 8'd9);
        ap_predicate_pred434_state22 <= (patternId_val_read_reg_3687 == 8'd9);
        ap_predicate_pred434_state23 <= (patternId_val_read_reg_3687 == 8'd9);
        b_reg_4070 <= b_fu_1984_p3;
        b_reg_4070_pp0_iter17_reg <= b_reg_4070;
        b_reg_4070_pp0_iter18_reg <= b_reg_4070_pp0_iter17_reg;
        b_reg_4070_pp0_iter19_reg <= b_reg_4070_pp0_iter18_reg;
        icmp_ln1072_reg_3735_pp0_iter10_reg <= icmp_ln1072_reg_3735_pp0_iter9_reg;
        icmp_ln1072_reg_3735_pp0_iter11_reg <= icmp_ln1072_reg_3735_pp0_iter10_reg;
        icmp_ln1072_reg_3735_pp0_iter12_reg <= icmp_ln1072_reg_3735_pp0_iter11_reg;
        icmp_ln1072_reg_3735_pp0_iter13_reg <= icmp_ln1072_reg_3735_pp0_iter12_reg;
        icmp_ln1072_reg_3735_pp0_iter14_reg <= icmp_ln1072_reg_3735_pp0_iter13_reg;
        icmp_ln1072_reg_3735_pp0_iter15_reg <= icmp_ln1072_reg_3735_pp0_iter14_reg;
        icmp_ln1072_reg_3735_pp0_iter16_reg <= icmp_ln1072_reg_3735_pp0_iter15_reg;
        icmp_ln1072_reg_3735_pp0_iter17_reg <= icmp_ln1072_reg_3735_pp0_iter16_reg;
        icmp_ln1072_reg_3735_pp0_iter18_reg <= icmp_ln1072_reg_3735_pp0_iter17_reg;
        icmp_ln1072_reg_3735_pp0_iter19_reg <= icmp_ln1072_reg_3735_pp0_iter18_reg;
        icmp_ln1072_reg_3735_pp0_iter20_reg <= icmp_ln1072_reg_3735_pp0_iter19_reg;
        icmp_ln1072_reg_3735_pp0_iter21_reg <= icmp_ln1072_reg_3735_pp0_iter20_reg;
        icmp_ln1072_reg_3735_pp0_iter2_reg <= icmp_ln1072_reg_3735_pp0_iter1_reg;
        icmp_ln1072_reg_3735_pp0_iter3_reg <= icmp_ln1072_reg_3735_pp0_iter2_reg;
        icmp_ln1072_reg_3735_pp0_iter4_reg <= icmp_ln1072_reg_3735_pp0_iter3_reg;
        icmp_ln1072_reg_3735_pp0_iter5_reg <= icmp_ln1072_reg_3735_pp0_iter4_reg;
        icmp_ln1072_reg_3735_pp0_iter6_reg <= icmp_ln1072_reg_3735_pp0_iter5_reg;
        icmp_ln1072_reg_3735_pp0_iter7_reg <= icmp_ln1072_reg_3735_pp0_iter6_reg;
        icmp_ln1072_reg_3735_pp0_iter8_reg <= icmp_ln1072_reg_3735_pp0_iter7_reg;
        icmp_ln1072_reg_3735_pp0_iter9_reg <= icmp_ln1072_reg_3735_pp0_iter8_reg;
        icmp_ln1095_reg_3795_pp0_iter10_reg <= icmp_ln1095_reg_3795_pp0_iter9_reg;
        icmp_ln1095_reg_3795_pp0_iter11_reg <= icmp_ln1095_reg_3795_pp0_iter10_reg;
        icmp_ln1095_reg_3795_pp0_iter12_reg <= icmp_ln1095_reg_3795_pp0_iter11_reg;
        icmp_ln1095_reg_3795_pp0_iter13_reg <= icmp_ln1095_reg_3795_pp0_iter12_reg;
        icmp_ln1095_reg_3795_pp0_iter14_reg <= icmp_ln1095_reg_3795_pp0_iter13_reg;
        icmp_ln1095_reg_3795_pp0_iter15_reg <= icmp_ln1095_reg_3795_pp0_iter14_reg;
        icmp_ln1095_reg_3795_pp0_iter16_reg <= icmp_ln1095_reg_3795_pp0_iter15_reg;
        icmp_ln1095_reg_3795_pp0_iter17_reg <= icmp_ln1095_reg_3795_pp0_iter16_reg;
        icmp_ln1095_reg_3795_pp0_iter18_reg <= icmp_ln1095_reg_3795_pp0_iter17_reg;
        icmp_ln1095_reg_3795_pp0_iter19_reg <= icmp_ln1095_reg_3795_pp0_iter18_reg;
        icmp_ln1095_reg_3795_pp0_iter2_reg <= icmp_ln1095_reg_3795_pp0_iter1_reg;
        icmp_ln1095_reg_3795_pp0_iter3_reg <= icmp_ln1095_reg_3795_pp0_iter2_reg;
        icmp_ln1095_reg_3795_pp0_iter4_reg <= icmp_ln1095_reg_3795_pp0_iter3_reg;
        icmp_ln1095_reg_3795_pp0_iter5_reg <= icmp_ln1095_reg_3795_pp0_iter4_reg;
        icmp_ln1095_reg_3795_pp0_iter6_reg <= icmp_ln1095_reg_3795_pp0_iter5_reg;
        icmp_ln1095_reg_3795_pp0_iter7_reg <= icmp_ln1095_reg_3795_pp0_iter6_reg;
        icmp_ln1095_reg_3795_pp0_iter8_reg <= icmp_ln1095_reg_3795_pp0_iter7_reg;
        icmp_ln1095_reg_3795_pp0_iter9_reg <= icmp_ln1095_reg_3795_pp0_iter8_reg;
        icmp_ln1250_reg_3831_pp0_iter10_reg <= icmp_ln1250_reg_3831_pp0_iter9_reg;
        icmp_ln1250_reg_3831_pp0_iter11_reg <= icmp_ln1250_reg_3831_pp0_iter10_reg;
        icmp_ln1250_reg_3831_pp0_iter12_reg <= icmp_ln1250_reg_3831_pp0_iter11_reg;
        icmp_ln1250_reg_3831_pp0_iter13_reg <= icmp_ln1250_reg_3831_pp0_iter12_reg;
        icmp_ln1250_reg_3831_pp0_iter14_reg <= icmp_ln1250_reg_3831_pp0_iter13_reg;
        icmp_ln1250_reg_3831_pp0_iter15_reg <= icmp_ln1250_reg_3831_pp0_iter14_reg;
        icmp_ln1250_reg_3831_pp0_iter16_reg <= icmp_ln1250_reg_3831_pp0_iter15_reg;
        icmp_ln1250_reg_3831_pp0_iter17_reg <= icmp_ln1250_reg_3831_pp0_iter16_reg;
        icmp_ln1250_reg_3831_pp0_iter2_reg <= icmp_ln1250_reg_3831;
        icmp_ln1250_reg_3831_pp0_iter3_reg <= icmp_ln1250_reg_3831_pp0_iter2_reg;
        icmp_ln1250_reg_3831_pp0_iter4_reg <= icmp_ln1250_reg_3831_pp0_iter3_reg;
        icmp_ln1250_reg_3831_pp0_iter5_reg <= icmp_ln1250_reg_3831_pp0_iter4_reg;
        icmp_ln1250_reg_3831_pp0_iter6_reg <= icmp_ln1250_reg_3831_pp0_iter5_reg;
        icmp_ln1250_reg_3831_pp0_iter7_reg <= icmp_ln1250_reg_3831_pp0_iter6_reg;
        icmp_ln1250_reg_3831_pp0_iter8_reg <= icmp_ln1250_reg_3831_pp0_iter7_reg;
        icmp_ln1250_reg_3831_pp0_iter9_reg <= icmp_ln1250_reg_3831_pp0_iter8_reg;
        icmp_ln1330_reg_3787_pp0_iter2_reg <= icmp_ln1330_reg_3787_pp0_iter1_reg;
        icmp_ln1330_reg_3787_pp0_iter3_reg <= icmp_ln1330_reg_3787_pp0_iter2_reg;
        icmp_ln1381_reg_3783_pp0_iter10_reg <= icmp_ln1381_reg_3783_pp0_iter9_reg;
        icmp_ln1381_reg_3783_pp0_iter11_reg <= icmp_ln1381_reg_3783_pp0_iter10_reg;
        icmp_ln1381_reg_3783_pp0_iter12_reg <= icmp_ln1381_reg_3783_pp0_iter11_reg;
        icmp_ln1381_reg_3783_pp0_iter13_reg <= icmp_ln1381_reg_3783_pp0_iter12_reg;
        icmp_ln1381_reg_3783_pp0_iter14_reg <= icmp_ln1381_reg_3783_pp0_iter13_reg;
        icmp_ln1381_reg_3783_pp0_iter15_reg <= icmp_ln1381_reg_3783_pp0_iter14_reg;
        icmp_ln1381_reg_3783_pp0_iter16_reg <= icmp_ln1381_reg_3783_pp0_iter15_reg;
        icmp_ln1381_reg_3783_pp0_iter2_reg <= icmp_ln1381_reg_3783_pp0_iter1_reg;
        icmp_ln1381_reg_3783_pp0_iter3_reg <= icmp_ln1381_reg_3783_pp0_iter2_reg;
        icmp_ln1381_reg_3783_pp0_iter4_reg <= icmp_ln1381_reg_3783_pp0_iter3_reg;
        icmp_ln1381_reg_3783_pp0_iter5_reg <= icmp_ln1381_reg_3783_pp0_iter4_reg;
        icmp_ln1381_reg_3783_pp0_iter6_reg <= icmp_ln1381_reg_3783_pp0_iter5_reg;
        icmp_ln1381_reg_3783_pp0_iter7_reg <= icmp_ln1381_reg_3783_pp0_iter6_reg;
        icmp_ln1381_reg_3783_pp0_iter8_reg <= icmp_ln1381_reg_3783_pp0_iter7_reg;
        icmp_ln1381_reg_3783_pp0_iter9_reg <= icmp_ln1381_reg_3783_pp0_iter8_reg;
        icmp_ln1405_reg_3827_pp0_iter10_reg <= icmp_ln1405_reg_3827_pp0_iter9_reg;
        icmp_ln1405_reg_3827_pp0_iter11_reg <= icmp_ln1405_reg_3827_pp0_iter10_reg;
        icmp_ln1405_reg_3827_pp0_iter12_reg <= icmp_ln1405_reg_3827_pp0_iter11_reg;
        icmp_ln1405_reg_3827_pp0_iter13_reg <= icmp_ln1405_reg_3827_pp0_iter12_reg;
        icmp_ln1405_reg_3827_pp0_iter14_reg <= icmp_ln1405_reg_3827_pp0_iter13_reg;
        icmp_ln1405_reg_3827_pp0_iter15_reg <= icmp_ln1405_reg_3827_pp0_iter14_reg;
        icmp_ln1405_reg_3827_pp0_iter16_reg <= icmp_ln1405_reg_3827_pp0_iter15_reg;
        icmp_ln1405_reg_3827_pp0_iter2_reg <= icmp_ln1405_reg_3827;
        icmp_ln1405_reg_3827_pp0_iter3_reg <= icmp_ln1405_reg_3827_pp0_iter2_reg;
        icmp_ln1405_reg_3827_pp0_iter4_reg <= icmp_ln1405_reg_3827_pp0_iter3_reg;
        icmp_ln1405_reg_3827_pp0_iter5_reg <= icmp_ln1405_reg_3827_pp0_iter4_reg;
        icmp_ln1405_reg_3827_pp0_iter6_reg <= icmp_ln1405_reg_3827_pp0_iter5_reg;
        icmp_ln1405_reg_3827_pp0_iter7_reg <= icmp_ln1405_reg_3827_pp0_iter6_reg;
        icmp_ln1405_reg_3827_pp0_iter8_reg <= icmp_ln1405_reg_3827_pp0_iter7_reg;
        icmp_ln1405_reg_3827_pp0_iter9_reg <= icmp_ln1405_reg_3827_pp0_iter8_reg;
        icmp_ln1563_reg_3771_pp0_iter10_reg <= icmp_ln1563_reg_3771_pp0_iter9_reg;
        icmp_ln1563_reg_3771_pp0_iter11_reg <= icmp_ln1563_reg_3771_pp0_iter10_reg;
        icmp_ln1563_reg_3771_pp0_iter12_reg <= icmp_ln1563_reg_3771_pp0_iter11_reg;
        icmp_ln1563_reg_3771_pp0_iter13_reg <= icmp_ln1563_reg_3771_pp0_iter12_reg;
        icmp_ln1563_reg_3771_pp0_iter14_reg <= icmp_ln1563_reg_3771_pp0_iter13_reg;
        icmp_ln1563_reg_3771_pp0_iter15_reg <= icmp_ln1563_reg_3771_pp0_iter14_reg;
        icmp_ln1563_reg_3771_pp0_iter16_reg <= icmp_ln1563_reg_3771_pp0_iter15_reg;
        icmp_ln1563_reg_3771_pp0_iter2_reg <= icmp_ln1563_reg_3771_pp0_iter1_reg;
        icmp_ln1563_reg_3771_pp0_iter3_reg <= icmp_ln1563_reg_3771_pp0_iter2_reg;
        icmp_ln1563_reg_3771_pp0_iter4_reg <= icmp_ln1563_reg_3771_pp0_iter3_reg;
        icmp_ln1563_reg_3771_pp0_iter5_reg <= icmp_ln1563_reg_3771_pp0_iter4_reg;
        icmp_ln1563_reg_3771_pp0_iter6_reg <= icmp_ln1563_reg_3771_pp0_iter5_reg;
        icmp_ln1563_reg_3771_pp0_iter7_reg <= icmp_ln1563_reg_3771_pp0_iter6_reg;
        icmp_ln1563_reg_3771_pp0_iter8_reg <= icmp_ln1563_reg_3771_pp0_iter7_reg;
        icmp_ln1563_reg_3771_pp0_iter9_reg <= icmp_ln1563_reg_3771_pp0_iter8_reg;
        icmp_ln1586_reg_3807_pp0_iter10_reg <= icmp_ln1586_reg_3807_pp0_iter9_reg;
        icmp_ln1586_reg_3807_pp0_iter11_reg <= icmp_ln1586_reg_3807_pp0_iter10_reg;
        icmp_ln1586_reg_3807_pp0_iter12_reg <= icmp_ln1586_reg_3807_pp0_iter11_reg;
        icmp_ln1586_reg_3807_pp0_iter13_reg <= icmp_ln1586_reg_3807_pp0_iter12_reg;
        icmp_ln1586_reg_3807_pp0_iter14_reg <= icmp_ln1586_reg_3807_pp0_iter13_reg;
        icmp_ln1586_reg_3807_pp0_iter15_reg <= icmp_ln1586_reg_3807_pp0_iter14_reg;
        icmp_ln1586_reg_3807_pp0_iter16_reg <= icmp_ln1586_reg_3807_pp0_iter15_reg;
        icmp_ln1586_reg_3807_pp0_iter2_reg <= icmp_ln1586_reg_3807;
        icmp_ln1586_reg_3807_pp0_iter3_reg <= icmp_ln1586_reg_3807_pp0_iter2_reg;
        icmp_ln1586_reg_3807_pp0_iter4_reg <= icmp_ln1586_reg_3807_pp0_iter3_reg;
        icmp_ln1586_reg_3807_pp0_iter5_reg <= icmp_ln1586_reg_3807_pp0_iter4_reg;
        icmp_ln1586_reg_3807_pp0_iter6_reg <= icmp_ln1586_reg_3807_pp0_iter5_reg;
        icmp_ln1586_reg_3807_pp0_iter7_reg <= icmp_ln1586_reg_3807_pp0_iter6_reg;
        icmp_ln1586_reg_3807_pp0_iter8_reg <= icmp_ln1586_reg_3807_pp0_iter7_reg;
        icmp_ln1586_reg_3807_pp0_iter9_reg <= icmp_ln1586_reg_3807_pp0_iter8_reg;
        icmp_ln1629_reg_3766_pp0_iter10_reg <= icmp_ln1629_reg_3766_pp0_iter9_reg;
        icmp_ln1629_reg_3766_pp0_iter11_reg <= icmp_ln1629_reg_3766_pp0_iter10_reg;
        icmp_ln1629_reg_3766_pp0_iter12_reg <= icmp_ln1629_reg_3766_pp0_iter11_reg;
        icmp_ln1629_reg_3766_pp0_iter13_reg <= icmp_ln1629_reg_3766_pp0_iter12_reg;
        icmp_ln1629_reg_3766_pp0_iter14_reg <= icmp_ln1629_reg_3766_pp0_iter13_reg;
        icmp_ln1629_reg_3766_pp0_iter15_reg <= icmp_ln1629_reg_3766_pp0_iter14_reg;
        icmp_ln1629_reg_3766_pp0_iter16_reg <= icmp_ln1629_reg_3766_pp0_iter15_reg;
        icmp_ln1629_reg_3766_pp0_iter17_reg <= icmp_ln1629_reg_3766_pp0_iter16_reg;
        icmp_ln1629_reg_3766_pp0_iter18_reg <= icmp_ln1629_reg_3766_pp0_iter17_reg;
        icmp_ln1629_reg_3766_pp0_iter19_reg <= icmp_ln1629_reg_3766_pp0_iter18_reg;
        icmp_ln1629_reg_3766_pp0_iter20_reg <= icmp_ln1629_reg_3766_pp0_iter19_reg;
        icmp_ln1629_reg_3766_pp0_iter2_reg <= icmp_ln1629_reg_3766_pp0_iter1_reg;
        icmp_ln1629_reg_3766_pp0_iter3_reg <= icmp_ln1629_reg_3766_pp0_iter2_reg;
        icmp_ln1629_reg_3766_pp0_iter4_reg <= icmp_ln1629_reg_3766_pp0_iter3_reg;
        icmp_ln1629_reg_3766_pp0_iter5_reg <= icmp_ln1629_reg_3766_pp0_iter4_reg;
        icmp_ln1629_reg_3766_pp0_iter6_reg <= icmp_ln1629_reg_3766_pp0_iter5_reg;
        icmp_ln1629_reg_3766_pp0_iter7_reg <= icmp_ln1629_reg_3766_pp0_iter6_reg;
        icmp_ln1629_reg_3766_pp0_iter8_reg <= icmp_ln1629_reg_3766_pp0_iter7_reg;
        icmp_ln1629_reg_3766_pp0_iter9_reg <= icmp_ln1629_reg_3766_pp0_iter8_reg;
        icmp_ln1746_reg_3757_pp0_iter10_reg <= icmp_ln1746_reg_3757_pp0_iter9_reg;
        icmp_ln1746_reg_3757_pp0_iter11_reg <= icmp_ln1746_reg_3757_pp0_iter10_reg;
        icmp_ln1746_reg_3757_pp0_iter12_reg <= icmp_ln1746_reg_3757_pp0_iter11_reg;
        icmp_ln1746_reg_3757_pp0_iter13_reg <= icmp_ln1746_reg_3757_pp0_iter12_reg;
        icmp_ln1746_reg_3757_pp0_iter14_reg <= icmp_ln1746_reg_3757_pp0_iter13_reg;
        icmp_ln1746_reg_3757_pp0_iter15_reg <= icmp_ln1746_reg_3757_pp0_iter14_reg;
        icmp_ln1746_reg_3757_pp0_iter16_reg <= icmp_ln1746_reg_3757_pp0_iter15_reg;
        icmp_ln1746_reg_3757_pp0_iter2_reg <= icmp_ln1746_reg_3757_pp0_iter1_reg;
        icmp_ln1746_reg_3757_pp0_iter3_reg <= icmp_ln1746_reg_3757_pp0_iter2_reg;
        icmp_ln1746_reg_3757_pp0_iter4_reg <= icmp_ln1746_reg_3757_pp0_iter3_reg;
        icmp_ln1746_reg_3757_pp0_iter5_reg <= icmp_ln1746_reg_3757_pp0_iter4_reg;
        icmp_ln1746_reg_3757_pp0_iter6_reg <= icmp_ln1746_reg_3757_pp0_iter5_reg;
        icmp_ln1746_reg_3757_pp0_iter7_reg <= icmp_ln1746_reg_3757_pp0_iter6_reg;
        icmp_ln1746_reg_3757_pp0_iter8_reg <= icmp_ln1746_reg_3757_pp0_iter7_reg;
        icmp_ln1746_reg_3757_pp0_iter9_reg <= icmp_ln1746_reg_3757_pp0_iter8_reg;
        icmp_ln565_reg_3720_pp0_iter10_reg <= icmp_ln565_reg_3720_pp0_iter9_reg;
        icmp_ln565_reg_3720_pp0_iter11_reg <= icmp_ln565_reg_3720_pp0_iter10_reg;
        icmp_ln565_reg_3720_pp0_iter12_reg <= icmp_ln565_reg_3720_pp0_iter11_reg;
        icmp_ln565_reg_3720_pp0_iter13_reg <= icmp_ln565_reg_3720_pp0_iter12_reg;
        icmp_ln565_reg_3720_pp0_iter14_reg <= icmp_ln565_reg_3720_pp0_iter13_reg;
        icmp_ln565_reg_3720_pp0_iter15_reg <= icmp_ln565_reg_3720_pp0_iter14_reg;
        icmp_ln565_reg_3720_pp0_iter16_reg <= icmp_ln565_reg_3720_pp0_iter15_reg;
        icmp_ln565_reg_3720_pp0_iter17_reg <= icmp_ln565_reg_3720_pp0_iter16_reg;
        icmp_ln565_reg_3720_pp0_iter18_reg <= icmp_ln565_reg_3720_pp0_iter17_reg;
        icmp_ln565_reg_3720_pp0_iter19_reg <= icmp_ln565_reg_3720_pp0_iter18_reg;
        icmp_ln565_reg_3720_pp0_iter20_reg <= icmp_ln565_reg_3720_pp0_iter19_reg;
        icmp_ln565_reg_3720_pp0_iter21_reg <= icmp_ln565_reg_3720_pp0_iter20_reg;
        icmp_ln565_reg_3720_pp0_iter2_reg <= icmp_ln565_reg_3720_pp0_iter1_reg;
        icmp_ln565_reg_3720_pp0_iter3_reg <= icmp_ln565_reg_3720_pp0_iter2_reg;
        icmp_ln565_reg_3720_pp0_iter4_reg <= icmp_ln565_reg_3720_pp0_iter3_reg;
        icmp_ln565_reg_3720_pp0_iter5_reg <= icmp_ln565_reg_3720_pp0_iter4_reg;
        icmp_ln565_reg_3720_pp0_iter6_reg <= icmp_ln565_reg_3720_pp0_iter5_reg;
        icmp_ln565_reg_3720_pp0_iter7_reg <= icmp_ln565_reg_3720_pp0_iter6_reg;
        icmp_ln565_reg_3720_pp0_iter8_reg <= icmp_ln565_reg_3720_pp0_iter7_reg;
        icmp_ln565_reg_3720_pp0_iter9_reg <= icmp_ln565_reg_3720_pp0_iter8_reg;
        lshr_ln3_reg_3845 <= {{lshr_ln3_fu_1697_p1[15:5]}};
        lshr_ln3_reg_3845_pp0_iter10_reg <= lshr_ln3_reg_3845_pp0_iter9_reg;
        lshr_ln3_reg_3845_pp0_iter11_reg <= lshr_ln3_reg_3845_pp0_iter10_reg;
        lshr_ln3_reg_3845_pp0_iter12_reg <= lshr_ln3_reg_3845_pp0_iter11_reg;
        lshr_ln3_reg_3845_pp0_iter13_reg <= lshr_ln3_reg_3845_pp0_iter12_reg;
        lshr_ln3_reg_3845_pp0_iter14_reg <= lshr_ln3_reg_3845_pp0_iter13_reg;
        lshr_ln3_reg_3845_pp0_iter8_reg <= lshr_ln3_reg_3845;
        lshr_ln3_reg_3845_pp0_iter9_reg <= lshr_ln3_reg_3845_pp0_iter8_reg;
        mul_ln1356_reg_4232 <= grp_fu_2049_p2;
        mul_ln1356_reg_4232_pp0_iter21_reg <= mul_ln1356_reg_4232;
        pix_5_reg_4278 <= DPtpgBarSelYuv_601_u_q0;
        pix_6_reg_4283 <= DPtpgBarSelYuv_601_v_q0;
        pix_7_reg_4258 <= DPtpgBarSelYuv_709_y_q0;
        pix_8_reg_4263 <= DPtpgBarSelYuv_709_u_q0;
        pix_9_reg_4268 <= DPtpgBarSelYuv_709_v_q0;
        pix_reg_4273 <= DPtpgBarSelYuv_601_y_q0;
        r_reg_4065 <= r_fu_1934_p3;
        r_reg_4065_pp0_iter17_reg <= r_reg_4065;
        select_ln1309_reg_4298 <= select_ln1309_fu_2648_p3;
        select_ln1311_reg_4303 <= select_ln1311_fu_2656_p3;
        select_ln1314_reg_4212 <= select_ln1314_fu_2563_p3;
        select_ln1314_reg_4212_pp0_iter21_reg <= select_ln1314_reg_4212;
        sub_ln1356_1_reg_4308 <= sub_ln1356_1_fu_2695_p2;
        tmp_11_reg_3870 <= {{grp_fu_1718_p2[22:14]}};
        tmp_13_reg_3875 <= {{grp_fu_1727_p2[22:14]}};
        tmp_16_reg_4202 <= add_ln1303_2_fu_2539_p2[32'd16];
        tmp_17_reg_4137 <= add_ln1304_2_fu_2415_p2[32'd16];
        tmp_1_reg_4055 <= tmp_1_fu_1886_p13;
        tmp_9_reg_3865 <= {{grp_fu_1709_p2[22:14]}};
        tmp_reg_4045 <= tmp_fu_1802_p13;
        tmp_s_reg_4050 <= tmp_s_fu_1844_p13;
        tpgSinTableArray_load_reg_4094 <= tpgSinTableArray_q0;
        trunc_ln1356_reg_4238 <= trunc_ln1356_fu_2576_p1;
        trunc_ln1655_reg_4288 <= trunc_ln1655_fu_2610_p1;
        trunc_ln1726_reg_3761_pp0_iter10_reg <= trunc_ln1726_reg_3761_pp0_iter9_reg;
        trunc_ln1726_reg_3761_pp0_iter11_reg <= trunc_ln1726_reg_3761_pp0_iter10_reg;
        trunc_ln1726_reg_3761_pp0_iter12_reg <= trunc_ln1726_reg_3761_pp0_iter11_reg;
        trunc_ln1726_reg_3761_pp0_iter13_reg <= trunc_ln1726_reg_3761_pp0_iter12_reg;
        trunc_ln1726_reg_3761_pp0_iter14_reg <= trunc_ln1726_reg_3761_pp0_iter13_reg;
        trunc_ln1726_reg_3761_pp0_iter15_reg <= trunc_ln1726_reg_3761_pp0_iter14_reg;
        trunc_ln1726_reg_3761_pp0_iter16_reg <= trunc_ln1726_reg_3761_pp0_iter15_reg;
        trunc_ln1726_reg_3761_pp0_iter17_reg <= trunc_ln1726_reg_3761_pp0_iter16_reg;
        trunc_ln1726_reg_3761_pp0_iter18_reg <= trunc_ln1726_reg_3761_pp0_iter17_reg;
        trunc_ln1726_reg_3761_pp0_iter19_reg <= trunc_ln1726_reg_3761_pp0_iter18_reg;
        trunc_ln1726_reg_3761_pp0_iter20_reg <= trunc_ln1726_reg_3761_pp0_iter19_reg;
        trunc_ln1726_reg_3761_pp0_iter21_reg <= trunc_ln1726_reg_3761_pp0_iter20_reg;
        trunc_ln1726_reg_3761_pp0_iter2_reg <= trunc_ln1726_reg_3761_pp0_iter1_reg;
        trunc_ln1726_reg_3761_pp0_iter3_reg <= trunc_ln1726_reg_3761_pp0_iter2_reg;
        trunc_ln1726_reg_3761_pp0_iter4_reg <= trunc_ln1726_reg_3761_pp0_iter3_reg;
        trunc_ln1726_reg_3761_pp0_iter5_reg <= trunc_ln1726_reg_3761_pp0_iter4_reg;
        trunc_ln1726_reg_3761_pp0_iter6_reg <= trunc_ln1726_reg_3761_pp0_iter5_reg;
        trunc_ln1726_reg_3761_pp0_iter7_reg <= trunc_ln1726_reg_3761_pp0_iter6_reg;
        trunc_ln1726_reg_3761_pp0_iter8_reg <= trunc_ln1726_reg_3761_pp0_iter7_reg;
        trunc_ln1726_reg_3761_pp0_iter9_reg <= trunc_ln1726_reg_3761_pp0_iter8_reg;
        trunc_ln565_10_reg_3729_pp0_iter10_reg <= trunc_ln565_10_reg_3729_pp0_iter9_reg;
        trunc_ln565_10_reg_3729_pp0_iter2_reg <= trunc_ln565_10_reg_3729_pp0_iter1_reg;
        trunc_ln565_10_reg_3729_pp0_iter3_reg <= trunc_ln565_10_reg_3729_pp0_iter2_reg;
        trunc_ln565_10_reg_3729_pp0_iter4_reg <= trunc_ln565_10_reg_3729_pp0_iter3_reg;
        trunc_ln565_10_reg_3729_pp0_iter5_reg <= trunc_ln565_10_reg_3729_pp0_iter4_reg;
        trunc_ln565_10_reg_3729_pp0_iter6_reg <= trunc_ln565_10_reg_3729_pp0_iter5_reg;
        trunc_ln565_10_reg_3729_pp0_iter7_reg <= trunc_ln565_10_reg_3729_pp0_iter6_reg;
        trunc_ln565_10_reg_3729_pp0_iter8_reg <= trunc_ln565_10_reg_3729_pp0_iter7_reg;
        trunc_ln565_10_reg_3729_pp0_iter9_reg <= trunc_ln565_10_reg_3729_pp0_iter8_reg;
        trunc_ln8_reg_4207 <= {{add_ln1303_2_fu_2539_p2[15:8]}};
        trunc_ln9_reg_4142 <= {{add_ln1304_3_fu_2411_p2[15:8]}};
        urem_ln1281_reg_3955 <= grp_fu_1194_p2;
        urem_ln1285_reg_3985 <= grp_fu_1200_p2;
        urem_ln1289_reg_4015 <= grp_fu_1206_p2;
        zext_ln1302_1_reg_4082[7 : 0] <= zext_ln1302_1_fu_1996_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter10_hHatch_reg_1026 <= ap_phi_reg_pp0_iter9_hHatch_reg_1026;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter11_hHatch_reg_1026 <= ap_phi_reg_pp0_iter10_hHatch_reg_1026;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter12_hHatch_reg_1026 <= ap_phi_reg_pp0_iter11_hHatch_reg_1026;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter13_hHatch_reg_1026 <= ap_phi_reg_pp0_iter12_hHatch_reg_1026;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter14_hHatch_reg_1026 <= ap_phi_reg_pp0_iter13_hHatch_reg_1026;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter15_hHatch_reg_1026 <= ap_phi_reg_pp0_iter14_hHatch_reg_1026;
        tpgSinTableArray_9bit_0_load_1_reg_3990 <= tpgSinTableArray_9bit_0_q1;
        tpgSinTableArray_9bit_0_load_2_reg_4020 <= tpgSinTableArray_9bit_0_q0;
        tpgSinTableArray_9bit_0_load_reg_3960 <= tpgSinTableArray_9bit_0_q2;
        tpgSinTableArray_9bit_1_load_1_reg_3995 <= tpgSinTableArray_9bit_1_q1;
        tpgSinTableArray_9bit_1_load_2_reg_4025 <= tpgSinTableArray_9bit_1_q0;
        tpgSinTableArray_9bit_1_load_reg_3965 <= tpgSinTableArray_9bit_1_q2;
        tpgSinTableArray_9bit_2_load_1_reg_4000 <= tpgSinTableArray_9bit_2_q1;
        tpgSinTableArray_9bit_2_load_2_reg_4030 <= tpgSinTableArray_9bit_2_q0;
        tpgSinTableArray_9bit_2_load_reg_3970 <= tpgSinTableArray_9bit_2_q2;
        tpgSinTableArray_9bit_3_load_1_reg_4005 <= tpgSinTableArray_9bit_3_q1;
        tpgSinTableArray_9bit_3_load_2_reg_4035 <= tpgSinTableArray_9bit_3_q0;
        tpgSinTableArray_9bit_3_load_reg_3975 <= tpgSinTableArray_9bit_3_q2;
        tpgSinTableArray_9bit_4_load_1_reg_4010 <= tpgSinTableArray_9bit_4_q1;
        tpgSinTableArray_9bit_4_load_2_reg_4040 <= tpgSinTableArray_9bit_4_q0;
        tpgSinTableArray_9bit_4_load_reg_3980 <= tpgSinTableArray_9bit_4_q2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter15 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter16_hHatch_reg_1026 <= ap_phi_reg_pp0_iter15_hHatch_reg_1026;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter17_hHatch_reg_1026 <= ap_phi_reg_pp0_iter16_hHatch_reg_1026;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter18_hHatch_reg_1026 <= ap_phi_reg_pp0_iter17_hHatch_reg_1026;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter19_hHatch_reg_1026 <= ap_phi_reg_pp0_iter18_hHatch_reg_1026;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter20_hHatch_reg_1026 <= ap_phi_reg_pp0_iter19_hHatch_reg_1026;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter21_hHatch_reg_1026 <= ap_phi_reg_pp0_iter20_hHatch_reg_1026;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter22_hHatch_reg_1026 <= ap_phi_reg_pp0_iter21_hHatch_reg_1026;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter3_hHatch_reg_1026 <= ap_phi_reg_pp0_iter2_hHatch_reg_1026;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter4_hHatch_reg_1026 <= ap_phi_reg_pp0_iter3_hHatch_reg_1026;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter5_hHatch_reg_1026 <= ap_phi_reg_pp0_iter4_hHatch_reg_1026;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter6_hHatch_reg_1026 <= ap_phi_reg_pp0_iter5_hHatch_reg_1026;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter7_hHatch_reg_1026 <= ap_phi_reg_pp0_iter6_hHatch_reg_1026;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter8_hHatch_reg_1026 <= ap_phi_reg_pp0_iter7_hHatch_reg_1026;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter9_hHatch_reg_1026 <= ap_phi_reg_pp0_iter8_hHatch_reg_1026;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred1874_state23 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        bSerie <= lfsr_b_1_fu_2990_p3;
        gSerie <= lfsr_g_1_fu_2954_p3;
        rSerie <= lfsr_r_1_fu_2918_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter21 == 1'b1) & (ap_predicate_pred434_state22 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter21 == 1'b1) & (ap_predicate_pred428_state22 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter21 == 1'b1) & (ap_predicate_pred423_state22 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        reg_1048 <= tpgBarSelYuv_y_q0;
        reg_1052 <= tpgBarSelYuv_u_q0;
        reg_1056 <= tpgBarSelYuv_v_q0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DPtpgBarArray_ce0 = 1'b1;
    end else begin
        DPtpgBarArray_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DPtpgBarSelYuv_601_u_ce0 = 1'b1;
    end else begin
        DPtpgBarSelYuv_601_u_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DPtpgBarSelYuv_601_v_ce0 = 1'b1;
    end else begin
        DPtpgBarSelYuv_601_v_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DPtpgBarSelYuv_601_y_ce0 = 1'b1;
    end else begin
        DPtpgBarSelYuv_601_y_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DPtpgBarSelYuv_709_u_ce0 = 1'b1;
    end else begin
        DPtpgBarSelYuv_709_u_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DPtpgBarSelYuv_709_v_ce0 = 1'b1;
    end else begin
        DPtpgBarSelYuv_709_v_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DPtpgBarSelYuv_709_y_ce0 = 1'b1;
    end else begin
        DPtpgBarSelYuv_709_y_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln565_fu_1100_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter22_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_x_5 = 16'd0;
    end else begin
        ap_sig_allocacmp_x_5 = x_fu_430;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter23 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        bckgndYUV_blk_n = bckgndYUV_full_n;
    end else begin
        bckgndYUV_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter23 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        bckgndYUV_write = 1'b1;
    end else begin
        bckgndYUV_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_1194_ce = 1'b1;
    end else begin
        grp_fu_1194_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_1200_ce = 1'b1;
    end else begin
        grp_fu_1200_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_1206_ce = 1'b1;
    end else begin
        grp_fu_1206_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_1709_ce = 1'b1;
    end else begin
        grp_fu_1709_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_1718_ce = 1'b1;
    end else begin
        grp_fu_1718_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_1727_ce = 1'b1;
    end else begin
        grp_fu_1727_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_2049_ce = 1'b1;
    end else begin
        grp_fu_2049_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_3510_ce = 1'b1;
    end else begin
        grp_fu_3510_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_3519_ce = 1'b1;
    end else begin
        grp_fu_3519_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_3527_ce = 1'b1;
    end else begin
        grp_fu_3527_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_3536_ce = 1'b1;
    end else begin
        grp_fu_3536_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_3544_ce = 1'b1;
    end else begin
        grp_fu_3544_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_3554_ce = 1'b1;
    end else begin
        grp_fu_3554_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_3564_ce = 1'b1;
    end else begin
        grp_fu_3564_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_3572_ce = 1'b1;
    end else begin
        grp_fu_3572_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_3580_ce = 1'b1;
    end else begin
        grp_fu_3580_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp93))) begin
        grp_reg_ap_uint_10_s_fu_1212_ap_ce = 1'b1;
    end else begin
        grp_reg_ap_uint_10_s_fu_1212_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp217))) begin
        grp_reg_int_s_fu_1613_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_1613_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0)) begin
        if (((ap_enable_reg_pp0_iter17 == 1'b1) & (ap_predicate_pred2035_state18 == 1'b1))) begin
            hBarSel_0 = 3'd0;
        end else if (((ap_enable_reg_pp0_iter18 == 1'b1) & (ap_predicate_pred1724_state19 == 1'b1))) begin
            hBarSel_0 = add_ln1412_fu_2291_p2;
        end else begin
            hBarSel_0 = 'bx;
        end
    end else begin
        hBarSel_0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter18 == 1'b1) & (ap_predicate_pred1724_state19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter17 == 1'b1) & (ap_predicate_pred2035_state18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        hBarSel_0_ap_vld = 1'b1;
    end else begin
        hBarSel_0_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((ap_predicate_pred1699_state19 == 1'b1)) begin
            hBarSel_0_loc_1_out_o = 8'd0;
        end else if ((ap_predicate_pred1724_state19 == 1'b1)) begin
            hBarSel_0_loc_1_out_o = zext_ln1412_fu_2297_p1;
        end else begin
            hBarSel_0_loc_1_out_o = hBarSel_0_loc_1_out_i;
        end
    end else begin
        hBarSel_0_loc_1_out_o = hBarSel_0_loc_1_out_i;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter18 == 1'b1) & (ap_predicate_pred1699_state19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter18 == 1'b1) & (ap_predicate_pred1724_state19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        hBarSel_0_loc_1_out_o_ap_vld = 1'b1;
    end else begin
        hBarSel_0_loc_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0)) begin
        if (((ap_enable_reg_pp0_iter17 == 1'b1) & (ap_predicate_pred2157_state18 == 1'b1))) begin
            hBarSel_3_0 = 3'd0;
        end else if (((ap_enable_reg_pp0_iter18 == 1'b1) & (ap_predicate_pred1774_state19 == 1'b1))) begin
            hBarSel_3_0 = add_ln1593_fu_2221_p2;
        end else begin
            hBarSel_3_0 = 'bx;
        end
    end else begin
        hBarSel_3_0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter18 == 1'b1) & (ap_predicate_pred1774_state19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter17 == 1'b1) & (ap_predicate_pred2157_state18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        hBarSel_3_0_ap_vld = 1'b1;
    end else begin
        hBarSel_3_0_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((ap_predicate_pred1750_state19 == 1'b1)) begin
            hBarSel_3_0_loc_1_out_o = 8'd0;
        end else if ((ap_predicate_pred1774_state19 == 1'b1)) begin
            hBarSel_3_0_loc_1_out_o = zext_ln1593_fu_2227_p1;
        end else begin
            hBarSel_3_0_loc_1_out_o = hBarSel_3_0_loc_1_out_i;
        end
    end else begin
        hBarSel_3_0_loc_1_out_o = hBarSel_3_0_loc_1_out_i;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter18 == 1'b1) & (ap_predicate_pred1750_state19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter18 == 1'b1) & (ap_predicate_pred1774_state19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        hBarSel_3_0_loc_1_out_o_ap_vld = 1'b1;
    end else begin
        hBarSel_3_0_loc_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0)) begin
        if (((ap_enable_reg_pp0_iter18 == 1'b1) & (ap_predicate_pred1997_state19 == 1'b1))) begin
            hBarSel_4_0 = empty_41;
        end else if (((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred1652_state20 == 1'b1))) begin
            hBarSel_4_0 = zext_ln1257_fu_2480_p1;
        end else begin
            hBarSel_4_0 = 'bx;
        end
    end else begin
        hBarSel_4_0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter18 == 1'b1) & (ap_predicate_pred1997_state19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred1652_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        hBarSel_4_0_ap_vld = 1'b1;
    end else begin
        hBarSel_4_0_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((ap_predicate_pred1658_state20 == 1'b1)) begin
            hBarSel_4_0_loc_1_out_o = empty_41;
        end else if ((ap_predicate_pred1652_state20 == 1'b1)) begin
            hBarSel_4_0_loc_1_out_o = zext_ln1257_fu_2480_p1;
        end else begin
            hBarSel_4_0_loc_1_out_o = hBarSel_4_0_loc_1_out_i;
        end
    end else begin
        hBarSel_4_0_loc_1_out_o = hBarSel_4_0_loc_1_out_i;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred1658_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred1652_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        hBarSel_4_0_loc_1_out_o_ap_vld = 1'b1;
    end else begin
        hBarSel_4_0_loc_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0)) begin
        if (((ap_enable_reg_pp0_iter17 == 1'b1) & (ap_predicate_pred2215_state18 == 1'b1))) begin
            hBarSel_5_0 = 3'd0;
        end else if ((1'b1 == ap_condition_3361)) begin
            hBarSel_5_0 = add_ln1775_fu_2149_p2;
        end else begin
            hBarSel_5_0 = 'bx;
        end
    end else begin
        hBarSel_5_0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln1072_reg_3735_pp0_iter17_reg == 1'd0) & (ap_enable_reg_pp0_iter18 == 1'b1) & (patternId_val_read_reg_3687 == 8'd19) & (icmp_ln1768_fu_2131_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter17 == 1'b1) & (ap_predicate_pred2215_state18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        hBarSel_5_0_ap_vld = 1'b1;
    end else begin
        hBarSel_5_0_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((ap_predicate_pred1834_state19 == 1'b1)) begin
            hBarSel_5_0_loc_1_out_o = 8'd0;
        end else if ((1'b1 == ap_condition_1831)) begin
            hBarSel_5_0_loc_1_out_o = zext_ln1775_fu_2155_p1;
        end else begin
            hBarSel_5_0_loc_1_out_o = hBarSel_5_0_loc_1_out_i;
        end
    end else begin
        hBarSel_5_0_loc_1_out_o = hBarSel_5_0_loc_1_out_i;
    end
end

always @ (*) begin
    if ((((icmp_ln1072_reg_3735_pp0_iter17_reg == 1'd0) & (ap_enable_reg_pp0_iter18 == 1'b1) & (patternId_val_read_reg_3687 == 8'd19) & (icmp_ln1768_fu_2131_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter18 == 1'b1) & (ap_predicate_pred1834_state19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        hBarSel_5_0_loc_1_out_o_ap_vld = 1'b1;
    end else begin
        hBarSel_5_0_loc_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln565_reg_3720_pp0_iter21_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        hdata_flag_1_out_ap_vld = 1'b1;
    end else begin
        hdata_flag_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred1740_state23 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        hdata_loc_1_out_o = zext_ln693_fu_3118_p1;
    end else begin
        hdata_loc_1_out_o = hdata_loc_1_out_i;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred1740_state23 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        hdata_loc_1_out_o_ap_vld = 1'b1;
    end else begin
        hdata_loc_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred1740_state23 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        hdata_new_1_out_ap_vld = 1'b1;
    end else begin
        hdata_new_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred1610_state23 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_0_0_0_0213_out_o = select_ln1072_fu_3424_p3;
    end else if (((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred1624_state23 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_0_0_0_0213_out_o = empty_108_fu_3402_p1;
    end else if (((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred1955_state23 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_0_0_0_0213_out_o = rampStart_1;
    end else if (((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred1947_state23 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_0_0_0_0213_out_o = 8'd76;
    end else if (((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred1940_state23 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_0_0_0_0213_out_o = 8'd149;
    end else if (((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred1933_state23 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_0_0_0_0213_out_o = 8'd29;
    end else if (((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred1926_state23 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_0_0_0_0213_out_o = 8'd0;
    end else if (((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred1918_state23 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_0_0_0_0213_out_o = 8'd255;
    end else if (((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred1443_state23 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_0_0_0_0213_out_o = add_ln1359_fu_3249_p2;
    end else if (((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred1425_state23 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_0_0_0_0213_out_o = select_ln1439_fu_3182_p3;
    end else if (((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred1557_state23 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_0_0_0_0213_out_o = select_ln1309_reg_4298;
    end else if (((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred1740_state23 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_0_0_0_0213_out_o = select_ln1532_fu_3106_p3;
    end else if ((((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred434_state23 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred428_state23 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred423_state23 == 1'b1) & (1'b0 == ap_block_pp0_stage0)))) begin
        p_0_0_0_0_0213_out_o = reg_1048;
    end else if (((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred1874_state23 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_0_0_0_0213_out_o = trunc_ln_fu_3008_p3;
    end else if (((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred1790_state23 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_0_0_0_0213_out_o = p_0_0_066_i_fu_2804_p9;
    end else if (((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred1862_state23 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_0_0_0_0213_out_o = select_ln718_fu_2779_p3;
    end else if (((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred1591_state23 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_0_0_0_0213_out_o = pix_reg_4273;
    end else if (((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred1586_state23 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_0_0_0_0213_out_o = pix_7_reg_4258;
    end else begin
        p_0_0_0_0_0213_out_o = p_0_0_0_0_0213_out_i;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred1955_state23 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred1947_state23 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred1940_state23 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred1933_state23 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred1926_state23 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred1918_state23 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred434_state23 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred1443_state23 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred428_state23 == 1'b1) 
    & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred1425_state23 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred1557_state23 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred423_state23 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred1874_state23 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred1790_state23 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred1862_state23 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred1591_state23 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred1586_state23 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) 
    & (ap_predicate_pred1740_state23 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred1624_state23 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred1610_state23 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        p_0_0_0_0_0213_out_o_ap_vld = 1'b1;
    end else begin
        p_0_0_0_0_0213_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred1610_state23 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_1_0_0_0215_out_o = 8'd128;
    end else if (((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred1624_state23 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_1_0_0_0215_out_o = 8'd128;
    end else if (((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred1955_state23 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_1_0_0_0215_out_o = 8'd128;
    end else if (((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred1947_state23 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_1_0_0_0215_out_o = 8'd85;
    end else if (((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred1940_state23 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_1_0_0_0215_out_o = 8'd43;
    end else if (((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred1933_state23 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_1_0_0_0215_out_o = 8'd255;
    end else if (((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred1926_state23 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_1_0_0_0215_out_o = 8'd128;
    end else if (((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred1918_state23 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_1_0_0_0215_out_o = 8'd128;
    end else if (((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred1443_state23 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_1_0_0_0215_out_o = 8'd128;
    end else if (((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred1425_state23 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_1_0_0_0215_out_o = 8'd128;
    end else if (((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred1557_state23 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_1_0_0_0215_out_o = select_ln1311_reg_4303;
    end else if (((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred1740_state23 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_1_0_0_0215_out_o = 8'd128;
    end else if ((((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred434_state23 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred428_state23 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred423_state23 == 1'b1) & (1'b0 == ap_block_pp0_stage0)))) begin
        p_0_1_0_0_0215_out_o = reg_1052;
    end else if (((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred1874_state23 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_1_0_0_0215_out_o = trunc_ln1_fu_3026_p3;
    end else if (((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred1790_state23 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_1_0_0_0215_out_o = p_0_0_065_i_fu_2821_p9;
    end else if (((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred1862_state23 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_1_0_0_0215_out_o = select_ln718_fu_2779_p3;
    end else if (((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred1591_state23 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_1_0_0_0215_out_o = pix_5_reg_4278;
    end else if (((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred1586_state23 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_1_0_0_0215_out_o = pix_8_reg_4263;
    end else begin
        p_0_1_0_0_0215_out_o = p_0_1_0_0_0215_out_i;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred1955_state23 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred1947_state23 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred1940_state23 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred1933_state23 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred1926_state23 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred1918_state23 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred434_state23 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred1443_state23 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred428_state23 == 1'b1) 
    & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred1425_state23 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred1557_state23 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred423_state23 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred1874_state23 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred1790_state23 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred1862_state23 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred1591_state23 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred1586_state23 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) 
    & (ap_predicate_pred1740_state23 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred1624_state23 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred1610_state23 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        p_0_1_0_0_0215_out_o_ap_vld = 1'b1;
    end else begin
        p_0_1_0_0_0215_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred1610_state23 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_2_0_0_0217_out_o = 8'd128;
    end else if (((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred1624_state23 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_2_0_0_0217_out_o = 8'd128;
    end else if (((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred1955_state23 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_2_0_0_0217_out_o = 8'd128;
    end else if (((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred1947_state23 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_2_0_0_0217_out_o = 8'd255;
    end else if (((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred1940_state23 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_2_0_0_0217_out_o = 8'd21;
    end else if (((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred1933_state23 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_2_0_0_0217_out_o = 8'd107;
    end else if (((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred1926_state23 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_2_0_0_0217_out_o = 8'd128;
    end else if (((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred1918_state23 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_2_0_0_0217_out_o = 8'd128;
    end else if (((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred1443_state23 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_2_0_0_0217_out_o = 8'd128;
    end else if (((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred1425_state23 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_2_0_0_0217_out_o = 8'd128;
    end else if (((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred1557_state23 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_2_0_0_0217_out_o = select_ln1314_reg_4212_pp0_iter21_reg;
    end else if (((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred1740_state23 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_2_0_0_0217_out_o = 8'd128;
    end else if ((((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred434_state23 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred428_state23 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred423_state23 == 1'b1) & (1'b0 == ap_block_pp0_stage0)))) begin
        p_0_2_0_0_0217_out_o = reg_1056;
    end else if (((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred1874_state23 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_2_0_0_0217_out_o = trunc_ln2_fu_3044_p3;
    end else if (((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred1790_state23 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_2_0_0_0217_out_o = p_0_0_0_i_fu_2838_p9;
    end else if (((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred1862_state23 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_2_0_0_0217_out_o = select_ln718_fu_2779_p3;
    end else if (((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred1591_state23 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_2_0_0_0217_out_o = pix_6_reg_4283;
    end else if (((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred1586_state23 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_2_0_0_0217_out_o = pix_9_reg_4268;
    end else begin
        p_0_2_0_0_0217_out_o = p_0_2_0_0_0217_out_i;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred1955_state23 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred1947_state23 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred1940_state23 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred1933_state23 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred1926_state23 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred1918_state23 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred434_state23 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred1443_state23 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred428_state23 == 1'b1) 
    & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred1425_state23 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred1557_state23 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred423_state23 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred1874_state23 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred1790_state23 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred1862_state23 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred1591_state23 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred1586_state23 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) 
    & (ap_predicate_pred1740_state23 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred1624_state23 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred1610_state23 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        p_0_2_0_0_0217_out_o_ap_vld = 1'b1;
    end else begin
        p_0_2_0_0_0217_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((ap_predicate_pred1634_state22 == 1'b1)) begin
            rampVal = rampStart_1;
        end else if ((ap_predicate_pred1628_state22 == 1'b1)) begin
            rampVal = add_ln1101_fu_2701_p2;
        end else begin
            rampVal = 'bx;
        end
    end else begin
        rampVal = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln565_reg_3720_pp0_iter21_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rampVal_2_flag_1_out_ap_vld = 1'b1;
    end else begin
        rampVal_2_flag_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (ap_predicate_pred1790_state22 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        rampVal_2_loc_1_out_o = add_ln1664_fu_2614_p2;
    end else begin
        rampVal_2_loc_1_out_o = rampVal_2_loc_1_out_i;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (ap_predicate_pred1790_state22 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rampVal_2_loc_1_out_o_ap_vld = 1'b1;
    end else begin
        rampVal_2_loc_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (ap_predicate_pred1790_state22 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rampVal_2_new_1_out_ap_vld = 1'b1;
    end else begin
        rampVal_2_new_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln565_reg_3720_pp0_iter21_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rampVal_3_flag_1_out_ap_vld = 1'b1;
    end else begin
        rampVal_3_flag_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred1610_state23 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        rampVal_3_loc_1_out_o = zext_ln589_fu_3436_p1;
    end else begin
        rampVal_3_loc_1_out_o = rampVal_3_loc_1_out_i;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred1610_state23 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rampVal_3_loc_1_out_o_ap_vld = 1'b1;
    end else begin
        rampVal_3_loc_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter22 == 1'b1) & (ap_predicate_pred1610_state23 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rampVal_3_new_1_out_ap_vld = 1'b1;
    end else begin
        rampVal_3_new_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter21 == 1'b1) & (ap_predicate_pred1634_state22 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter21 == 1'b1) & (ap_predicate_pred1628_state22 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rampVal_ap_vld = 1'b1;
    end else begin
        rampVal_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((ap_predicate_pred1634_state22 == 1'b1)) begin
            rampVal_loc_1_out_o = conv2_i_i10_i233_cast_cast_reg_3715;
        end else if ((ap_predicate_pred1628_state22 == 1'b1)) begin
            rampVal_loc_1_out_o = zext_ln1101_fu_2707_p1;
        end else begin
            rampVal_loc_1_out_o = rampVal_loc_1_out_i;
        end
    end else begin
        rampVal_loc_1_out_o = rampVal_loc_1_out_i;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter21 == 1'b1) & (ap_predicate_pred1634_state22 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter21 == 1'b1) & (ap_predicate_pred1628_state22 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rampVal_loc_1_out_o_ap_vld = 1'b1;
    end else begin
        rampVal_loc_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((ap_predicate_pred434_state21 == 1'b1)) begin
            tpgBarSelYuv_u_address0 = zext_ln1260_fu_2584_p1;
        end else if ((ap_predicate_pred428_state21 == 1'b1)) begin
            tpgBarSelYuv_u_address0 = zext_ln1420_1_fu_2569_p1;
        end else if ((ap_predicate_pred423_state21 == 1'b1)) begin
            tpgBarSelYuv_u_address0 = zext_ln1601_1_fu_2515_p1;
        end else begin
            tpgBarSelYuv_u_address0 = 'bx;
        end
    end else begin
        tpgBarSelYuv_u_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred434_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred428_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred423_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        tpgBarSelYuv_u_ce0 = 1'b1;
    end else begin
        tpgBarSelYuv_u_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((ap_predicate_pred434_state21 == 1'b1)) begin
            tpgBarSelYuv_v_address0 = zext_ln1260_fu_2584_p1;
        end else if ((ap_predicate_pred428_state21 == 1'b1)) begin
            tpgBarSelYuv_v_address0 = zext_ln1420_1_fu_2569_p1;
        end else if ((ap_predicate_pred423_state21 == 1'b1)) begin
            tpgBarSelYuv_v_address0 = zext_ln1601_1_fu_2515_p1;
        end else begin
            tpgBarSelYuv_v_address0 = 'bx;
        end
    end else begin
        tpgBarSelYuv_v_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred434_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred428_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred423_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        tpgBarSelYuv_v_ce0 = 1'b1;
    end else begin
        tpgBarSelYuv_v_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((ap_predicate_pred434_state21 == 1'b1)) begin
            tpgBarSelYuv_y_address0 = zext_ln1260_fu_2584_p1;
        end else if ((ap_predicate_pred428_state21 == 1'b1)) begin
            tpgBarSelYuv_y_address0 = zext_ln1420_1_fu_2569_p1;
        end else if ((ap_predicate_pred423_state21 == 1'b1)) begin
            tpgBarSelYuv_y_address0 = zext_ln1601_1_fu_2515_p1;
        end else begin
            tpgBarSelYuv_y_address0 = 'bx;
        end
    end else begin
        tpgBarSelYuv_y_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred434_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred428_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred423_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        tpgBarSelYuv_y_ce0 = 1'b1;
    end else begin
        tpgBarSelYuv_y_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgCheckerBoardArray_ce0 = 1'b1;
    end else begin
        tpgCheckerBoardArray_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_9bit_0_ce0 = 1'b1;
    end else begin
        tpgSinTableArray_9bit_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_9bit_0_ce1 = 1'b1;
    end else begin
        tpgSinTableArray_9bit_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_9bit_0_ce2 = 1'b1;
    end else begin
        tpgSinTableArray_9bit_0_ce2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_9bit_1_ce0 = 1'b1;
    end else begin
        tpgSinTableArray_9bit_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_9bit_1_ce1 = 1'b1;
    end else begin
        tpgSinTableArray_9bit_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_9bit_1_ce2 = 1'b1;
    end else begin
        tpgSinTableArray_9bit_1_ce2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_9bit_2_ce0 = 1'b1;
    end else begin
        tpgSinTableArray_9bit_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_9bit_2_ce1 = 1'b1;
    end else begin
        tpgSinTableArray_9bit_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_9bit_2_ce2 = 1'b1;
    end else begin
        tpgSinTableArray_9bit_2_ce2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_9bit_3_ce0 = 1'b1;
    end else begin
        tpgSinTableArray_9bit_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_9bit_3_ce1 = 1'b1;
    end else begin
        tpgSinTableArray_9bit_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_9bit_3_ce2 = 1'b1;
    end else begin
        tpgSinTableArray_9bit_3_ce2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_9bit_4_ce0 = 1'b1;
    end else begin
        tpgSinTableArray_9bit_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_9bit_4_ce1 = 1'b1;
    end else begin
        tpgSinTableArray_9bit_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_9bit_4_ce2 = 1'b1;
    end else begin
        tpgSinTableArray_9bit_4_ce2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter15 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_ce0 = 1'b1;
    end else begin
        tpgSinTableArray_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgTartanBarArray_ce0 = 1'b1;
    end else begin
        tpgTartanBarArray_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0)) begin
        if (((ap_enable_reg_pp0_iter17 == 1'b1) & (ap_predicate_pred2079_state18 == 1'b1))) begin
            vBarSel = 3'd0;
        end else if (((ap_enable_reg_pp0_iter18 == 1'b1) & (ap_predicate_pred1703_state19 == 1'b1))) begin
            vBarSel = add_ln1393_fu_2263_p2;
        end else begin
            vBarSel = 'bx;
        end
    end else begin
        vBarSel = 'bx;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0)) begin
        if (((ap_enable_reg_pp0_iter17 == 1'b1) & (ap_predicate_pred2253_state18 == 1'b1))) begin
            vBarSel_1 = 1'd0;
        end else if (((ap_enable_reg_pp0_iter18 == 1'b1) & (ap_predicate_pred1809_state19 == 1'b1))) begin
            vBarSel_1 = xor_ln1758_fu_2095_p2;
        end else begin
            vBarSel_1 = 'bx;
        end
    end else begin
        vBarSel_1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter18 == 1'b1) & (ap_predicate_pred1809_state19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter17 == 1'b1) & (ap_predicate_pred2253_state18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        vBarSel_1_ap_vld = 1'b1;
    end else begin
        vBarSel_1_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0)) begin
        if (((ap_enable_reg_pp0_iter17 == 1'b1) & (ap_predicate_pred2199_state18 == 1'b1))) begin
            vBarSel_2 = 8'd0;
        end else if (((ap_enable_reg_pp0_iter18 == 1'b1) & (ap_predicate_pred1754_state19 == 1'b1))) begin
            vBarSel_2 = add_ln1575_fu_2197_p2;
        end else begin
            vBarSel_2 = 'bx;
        end
    end else begin
        vBarSel_2 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter18 == 1'b1) & (ap_predicate_pred1754_state19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter17 == 1'b1) & (ap_predicate_pred2199_state18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        vBarSel_2_ap_vld = 1'b1;
    end else begin
        vBarSel_2_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((ap_predicate_pred1760_state19 == 1'b1)) begin
            vBarSel_2_loc_1_out_o = 8'd0;
        end else if ((ap_predicate_pred1754_state19 == 1'b1)) begin
            vBarSel_2_loc_1_out_o = add_ln1575_fu_2197_p2;
        end else begin
            vBarSel_2_loc_1_out_o = vBarSel_2_loc_1_out_i;
        end
    end else begin
        vBarSel_2_loc_1_out_o = vBarSel_2_loc_1_out_i;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter18 == 1'b1) & (ap_predicate_pred1760_state19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter18 == 1'b1) & (ap_predicate_pred1754_state19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        vBarSel_2_loc_1_out_o_ap_vld = 1'b1;
    end else begin
        vBarSel_2_loc_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((ap_predicate_pred1815_state19 == 1'b1)) begin
            vBarSel_3_loc_1_out_o = 8'd0;
        end else if ((ap_predicate_pred1809_state19 == 1'b1)) begin
            vBarSel_3_loc_1_out_o = zext_ln1758_fu_2101_p1;
        end else begin
            vBarSel_3_loc_1_out_o = vBarSel_3_loc_1_out_i;
        end
    end else begin
        vBarSel_3_loc_1_out_o = vBarSel_3_loc_1_out_i;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter18 == 1'b1) & (ap_predicate_pred1815_state19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter18 == 1'b1) & (ap_predicate_pred1809_state19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        vBarSel_3_loc_1_out_o_ap_vld = 1'b1;
    end else begin
        vBarSel_3_loc_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter18 == 1'b1) & (ap_predicate_pred1703_state19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter17 == 1'b1) & (ap_predicate_pred2079_state18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        vBarSel_ap_vld = 1'b1;
    end else begin
        vBarSel_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((ap_predicate_pred1709_state19 == 1'b1)) begin
            vBarSel_loc_1_out_o = 8'd0;
        end else if ((ap_predicate_pred1703_state19 == 1'b1)) begin
            vBarSel_loc_1_out_o = zext_ln1393_fu_2269_p1;
        end else begin
            vBarSel_loc_1_out_o = vBarSel_loc_1_out_i;
        end
    end else begin
        vBarSel_loc_1_out_o = vBarSel_loc_1_out_i;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter18 == 1'b1) & (ap_predicate_pred1709_state19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter18 == 1'b1) & (ap_predicate_pred1703_state19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        vBarSel_loc_1_out_o_ap_vld = 1'b1;
    end else begin
        vBarSel_loc_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0)) begin
        if (((ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_pred2022_state5 == 1'b1))) begin
            zonePlateVAddr = shl_i;
        end else if (((ap_enable_reg_pp0_iter5 == 1'b1) & (ap_predicate_pred1674_state6 == 1'b1))) begin
            zonePlateVAddr = add_ln1341_fu_1637_p2;
        end else begin
            zonePlateVAddr = 'bx;
        end
    end else begin
        zonePlateVAddr = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter5 == 1'b1) & (ap_predicate_pred1674_state6 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_pred2022_state5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        zonePlateVAddr_ap_vld = 1'b1;
    end else begin
        zonePlateVAddr_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((ap_predicate_pred1680_state6 == 1'b1)) begin
            zonePlateVAddr_loc_1_out_o = shl_i;
        end else if ((ap_predicate_pred1674_state6 == 1'b1)) begin
            zonePlateVAddr_loc_1_out_o = add_ln1341_fu_1637_p2;
        end else begin
            zonePlateVAddr_loc_1_out_o = zonePlateVAddr_loc_1_out_i;
        end
    end else begin
        zonePlateVAddr_loc_1_out_o = zonePlateVAddr_loc_1_out_i;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter5 == 1'b1) & (ap_predicate_pred1680_state6 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter5 == 1'b1) & (ap_predicate_pred1674_state6 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        zonePlateVAddr_loc_1_out_o_ap_vld = 1'b1;
    end else begin
        zonePlateVAddr_loc_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign DPtpgBarArray_address0 = zext_ln1809_fu_2362_p1;

assign DPtpgBarSelYuv_601_u_address0 = zext_ln1809_1_fu_2501_p1;

assign DPtpgBarSelYuv_601_v_address0 = zext_ln1809_1_fu_2501_p1;

assign DPtpgBarSelYuv_601_y_address0 = zext_ln1809_1_fu_2501_p1;

assign DPtpgBarSelYuv_709_u_address0 = zext_ln1809_1_fu_2501_p1;

assign DPtpgBarSelYuv_709_v_address0 = zext_ln1809_1_fu_2501_p1;

assign DPtpgBarSelYuv_709_y_address0 = zext_ln1809_1_fu_2501_p1;

assign add_ln1084_fu_3430_p2 = (select_ln1072_fu_3424_p3 + 8'd1);

assign add_ln1101_fu_2701_p2 = (trunc_ln565_8_fu_2595_p1 + 8'd1);

assign add_ln1250_fu_1572_p2 = (zext_ln1250_fu_1568_p1 + 12'd1);

assign add_ln1257_fu_2474_p2 = (trunc_ln565_7_fu_2328_p1 + 3'd1);

assign add_ln1281_fu_1917_p2 = (tmp_reg_4045 + 9'd128);

assign add_ln1285_fu_1942_p2 = (tmp_s_reg_4050 + 9'd128);

assign add_ln1289_fu_1967_p2 = (tmp_1_reg_4055 + 9'd128);

assign add_ln1303_2_fu_2539_p2 = (zext_ln1303_1_fu_2536_p1 + zext_ln1303_fu_2532_p1);

assign add_ln1304_2_fu_2415_p2 = ($signed(sext_ln1304_1_fu_2408_p1) + $signed(zext_ln1304_1_fu_2405_p1));

assign add_ln1304_3_fu_2411_p1 = grp_fu_3544_p3;

assign add_ln1304_3_fu_2411_p2 = ($signed(grp_fu_3554_p3) + $signed(add_ln1304_3_fu_2411_p1));

assign add_ln1341_fu_1637_p2 = (zonePlateVDelta + zonePlateVAddr_loc_1_out_i);

assign add_ln1343_fu_1649_p2 = (zonePlateVDelta + ZplateVerContDelta_val);

assign add_ln1359_fu_3249_p2 = ($signed(select_ln1356_fu_3242_p3) + $signed(8'd144));

assign add_ln1388_fu_1520_p2 = (yCount + 10'd1);

assign add_ln1393_fu_2263_p2 = (trunc_ln565_6_fu_2091_p1 + 3'd1);

assign add_ln1407_fu_1552_p2 = (xCount_0 + 10'd1);

assign add_ln1412_fu_2291_p2 = (trunc_ln565_4_fu_2083_p1 + 3'd1);

assign add_ln1461_fu_1432_p2 = (yCount_2 + 10'd1);

assign add_ln1480_fu_1484_p2 = (xCount_4_0 + 10'd1);

assign add_ln1545_fu_3112_p2 = (select_ln1532_fu_3106_p3 + 8'd1);

assign add_ln1570_fu_1370_p2 = (yCount_3 + 10'd1);

assign add_ln1575_fu_2197_p2 = (vBarSel_2_loc_1_out_i + 8'd1);

assign add_ln1588_fu_1402_p2 = (xCount_3_0 + 10'd1);

assign add_ln1593_fu_2221_p2 = (trunc_ln565_3_fu_2079_p1 + 3'd1);

assign add_ln1664_fu_2614_p2 = (select_ln1629_fu_2603_p3 + 16'd1);

assign add_ln1753_fu_1334_p2 = (yCount_1 + 6'd1);

assign add_ln1770_fu_2171_p2 = (trunc_ln1768_fu_2127_p1 + 6'd1);

assign add_ln1774_fu_2137_p2 = ($signed(xCount_5_0) + $signed(10'd961));

assign add_ln1775_fu_2149_p2 = (trunc_ln565_2_fu_2075_p1 + 3'd1);

assign add_ln549_1_fu_1136_p2 = (trunc_ln565_10_fu_1120_p1 + 11'd682);

assign add_ln549_fu_1130_p2 = ($signed(trunc_ln565_10_fu_1120_p1) + $signed(11'd1364));

assign add_ln565_fu_1106_p2 = (ap_sig_allocacmp_x_5 + 16'd1);

assign add_ln573_fu_1674_p2 = (phi_mul_fu_426 + ZplateHorContStart_val);

assign and_ln1337_fu_1284_p2 = (icmp_ln1072_fu_1124_p2 & cmp12_i);

assign and_ln1386_fu_1509_p2 = (icmp_ln1386_fu_1504_p2 & icmp_ln1072_reg_3735);

assign and_ln1449_fu_1218_p2 = (icmp_ln1072_fu_1124_p2 & cmp11_i);

assign and_ln1454_fu_1427_p2 = (icmp_ln1454_fu_1422_p2 & icmp_ln1072_reg_3735);

assign and_ln1568_fu_1359_p2 = (icmp_ln1568_fu_1354_p2 & icmp_ln1072_reg_3735);

assign and_ln1751_fu_1323_p2 = (icmp_ln1751_fu_1317_p2 & icmp_ln1072_reg_3735);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_enable_reg_pp0_iter23 == 1'b1) & (1'b1 == ap_block_state24_pp0_stage0_iter23));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_enable_reg_pp0_iter23 == 1'b1) & (1'b1 == ap_block_state24_pp0_stage0_iter23));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp217 = ((ap_enable_reg_pp0_iter23 == 1'b1) & (1'b1 == ap_block_state24_pp0_stage0_iter23_ignore_call5));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp93 = ((ap_enable_reg_pp0_iter23 == 1'b1) & (1'b1 == ap_block_state24_pp0_stage0_iter23_ignore_call0));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_enable_reg_pp0_iter23 == 1'b1) & (1'b1 == ap_block_state24_pp0_stage0_iter23));
end

always @ (*) begin
    ap_block_state24_pp0_stage0_iter23 = (bckgndYUV_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state24_pp0_stage0_iter23_ignore_call0 = (bckgndYUV_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state24_pp0_stage0_iter23_ignore_call5 = (bckgndYUV_full_n == 1'b0);
end

always @ (*) begin
    ap_condition_1831 = ((icmp_ln1072_reg_3735_pp0_iter17_reg == 1'd0) & (patternId_val_read_reg_3687 == 8'd19) & (icmp_ln1768_fu_2131_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_3361 = ((icmp_ln1072_reg_3735_pp0_iter17_reg == 1'd0) & (ap_enable_reg_pp0_iter18 == 1'b1) & (patternId_val_read_reg_3687 == 8'd19) & (icmp_ln1768_fu_2131_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_3377 = ((icmp_ln1072_reg_3735 == 1'd0) & (patternId_val_read_reg_3687 == 8'd9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1250_fu_1578_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_3380 = ((icmp_ln1072_reg_3735 == 1'd0) & (patternId_val_read_reg_3687 == 8'd9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1250_fu_1578_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_3385 = ((icmp_ln1072_fu_1124_p2 == 1'd1) & (patternId_val_read_read_fu_554_p2 == 8'd9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln565_fu_1100_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_3389 = ((icmp_ln1072_reg_3735 == 1'd0) & (patternId_val_read_reg_3687 == 8'd11) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1405_fu_1536_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_3392 = ((icmp_ln1072_reg_3735 == 1'd0) & (patternId_val_read_reg_3687 == 8'd11) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1405_fu_1536_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_3397 = ((icmp_ln1072_fu_1124_p2 == 1'd1) & (patternId_val_read_read_fu_554_p2 == 8'd11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln565_fu_1100_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_3401 = ((icmp_ln1072_reg_3735 == 1'd0) & (patternId_val_read_reg_3687 == 8'd15) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1586_fu_1386_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_3404 = ((icmp_ln1072_reg_3735 == 1'd0) & (patternId_val_read_reg_3687 == 8'd15) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1586_fu_1386_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_3409 = ((icmp_ln1072_fu_1124_p2 == 1'd1) & (patternId_val_read_read_fu_554_p2 == 8'd15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln565_fu_1100_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_3416 = ((icmp_ln1473_reg_3779 == 1'd0) & (icmp_ln1072_reg_3735 == 1'd0) & (icmp_ln565_reg_3720 == 1'd0) & (patternId_val == 8'd12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1483_fu_1460_p2 == 1'd0) & (icmp_ln1478_fu_1454_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_3420 = ((icmp_ln1473_reg_3779 == 1'd0) & (icmp_ln1072_reg_3735 == 1'd0) & (icmp_ln565_reg_3720 == 1'd0) & (patternId_val == 8'd12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1483_fu_1460_p2 == 1'd1) & (icmp_ln1478_fu_1454_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_3423 = ((icmp_ln1473_reg_3779 == 1'd0) & (icmp_ln1072_reg_3735 == 1'd0) & (icmp_ln565_reg_3720 == 1'd0) & (patternId_val == 8'd12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1478_fu_1454_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_3429 = ((icmp_ln1473_fu_1230_p2 == 1'd1) & (icmp_ln1072_fu_1124_p2 == 1'd0) & (patternId_val == 8'd12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln565_fu_1100_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_3434 = ((icmp_ln1072_fu_1124_p2 == 1'd1) & (patternId_val == 8'd12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln565_fu_1100_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_3437 = ((icmp_ln1072_reg_3735_pp0_iter17_reg == 1'd0) & (ap_enable_reg_pp0_iter18 == 1'b1) & (patternId_val_read_reg_3687 == 8'd19) & (icmp_ln1768_fu_2131_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_3442 = ((icmp_ln1381_reg_3783 == 1'd0) & (icmp_ln1072_reg_3735 == 1'd1) & (patternId_val_read_reg_3687 == 8'd11) & (1'd0 == and_ln1386_fu_1509_p2) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_3446 = ((icmp_ln1381_reg_3783 == 1'd0) & (patternId_val_read_reg_3687 == 8'd11) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'd1 == and_ln1386_fu_1509_p2));
end

always @ (*) begin
    ap_condition_3451 = ((icmp_ln1381_fu_1254_p2 == 1'd1) & (patternId_val_read_read_fu_554_p2 == 8'd11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln565_fu_1100_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_3456 = ((icmp_ln1746_reg_3757 == 1'd0) & (icmp_ln1072_reg_3735 == 1'd1) & (patternId_val_read_reg_3687 == 8'd19) & (1'd0 == and_ln1751_fu_1323_p2) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_3460 = ((icmp_ln1746_reg_3757 == 1'd0) & (patternId_val_read_reg_3687 == 8'd19) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'd1 == and_ln1751_fu_1323_p2));
end

always @ (*) begin
    ap_condition_3465 = ((icmp_ln1746_fu_1148_p2 == 1'd1) & (patternId_val_read_read_fu_554_p2 == 8'd19) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln565_fu_1100_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_3469 = ((icmp_ln1563_reg_3771 == 1'd0) & (icmp_ln1072_reg_3735 == 1'd1) & (patternId_val_read_reg_3687 == 8'd15) & (1'd0 == and_ln1568_fu_1359_p2) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_3473 = ((icmp_ln1563_reg_3771 == 1'd0) & (patternId_val_read_reg_3687 == 8'd15) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'd1 == and_ln1568_fu_1359_p2));
end

always @ (*) begin
    ap_condition_3478 = ((icmp_ln1563_fu_1176_p2 == 1'd1) & (patternId_val_read_read_fu_554_p2 == 8'd15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln565_fu_1100_p2 == 1'd0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_phi_reg_pp0_iter0_hHatch_reg_1026 = 'bx;

always @ (*) begin
    ap_predicate_op217_call_state4 = ((icmp_ln565_reg_3720_pp0_iter2_reg == 1'd0) & (patternId_val == 8'd10));
end

always @ (*) begin
    ap_predicate_op93_call_state1 = ((patternId_val == 8'd12) & (icmp_ln565_fu_1100_p2 == 1'd0));
end

assign b_fu_1984_p3 = ((tmp_14_fu_1972_p3[0:0] == 1'b1) ? 8'd255 : trunc_ln1289_1_fu_1980_p1);

assign barWidth_cast_cast_fu_1064_p1 = barWidth_cast;

assign bckgndYUV_din = {{{p_0_2_0_0_0217_out_i}, {p_0_1_0_0_0215_out_i}}, {p_0_0_0_0_0213_out_i}};

assign cmp121_i_read_reg_3626 = cmp121_i;

assign cmp_i287_read_read_fu_470_p2 = cmp_i287;

assign cmp_i287_read_reg_3635 = cmp_i287;

assign conv2_i_i10_i233_cast_cast_fu_1068_p1 = conv2_i_i10_i233_cast;

assign empty_108_fu_3402_p1 = rampVal_loc_1_out_i[7:0];

assign g_fu_1959_p3 = ((tmp_12_fu_1947_p3[0:0] == 1'b1) ? 8'd255 : trunc_ln1285_1_fu_1955_p1);

assign grp_fu_1194_p1 = 11'd5;

assign grp_fu_1200_p0 = (trunc_ln565_10_fu_1120_p1 + 11'd682);

assign grp_fu_1200_p1 = 11'd5;

assign grp_fu_1206_p0 = ($signed(trunc_ln565_10_fu_1120_p1) + $signed(11'd1364));

assign grp_fu_1206_p1 = 11'd5;

assign grp_fu_1709_p0 = grp_fu_1709_p00;

assign grp_fu_1709_p00 = trunc_ln565_10_reg_3729_pp0_iter10_reg;

assign grp_fu_1709_p1 = 23'd3277;

assign grp_fu_1718_p0 = grp_fu_1718_p00;

assign grp_fu_1718_p00 = add_ln549_1_reg_3751_pp0_iter10_reg;

assign grp_fu_1718_p1 = 23'd3277;

assign grp_fu_1727_p0 = grp_fu_1727_p00;

assign grp_fu_1727_p00 = add_ln549_reg_3745_pp0_iter10_reg;

assign grp_fu_1727_p1 = 23'd3277;

assign grp_fu_2049_p1 = 28'd221;

assign grp_fu_3510_p0 = zext_ln565_1_fu_1112_p1;

assign grp_fu_3510_p1 = 17'd131071;

assign grp_fu_3510_p2 = zext_ln565_1_fu_1112_p1;

assign grp_fu_3519_p2 = (phi_mul_fu_426 + zonePlateVAddr_loc_1_out_i);

assign grp_fu_3527_p0 = zext_ln1302_fu_1992_p1;

assign grp_fu_3527_p1 = 15'd77;

assign grp_fu_3527_p2 = 15'd4224;

assign grp_fu_3536_p0 = zext_ln1302_fu_1992_p1;

assign grp_fu_3536_p1 = 15'd32725;

assign grp_fu_3544_p0 = grp_fu_3544_p00;

assign grp_fu_3544_p00 = g_fu_1959_p3;

assign grp_fu_3544_p1 = 16'd65429;

assign grp_fu_3554_p0 = grp_fu_3554_p00;

assign grp_fu_3554_p00 = b_fu_1984_p3;

assign grp_fu_3554_p1 = 14'd16363;

assign grp_fu_3554_p2 = grp_fu_3554_p20;

assign grp_fu_3554_p20 = shl_ln2_fu_2252_p3;

assign grp_fu_3564_p0 = zext_ln1302_1_reg_4082;

assign grp_fu_3564_p1 = 16'd150;

assign grp_fu_3564_p2 = grp_fu_3564_p20;

assign grp_fu_3564_p20 = grp_fu_3527_p3;

assign grp_fu_3572_p0 = zext_ln1302_1_reg_4082;

assign grp_fu_3572_p1 = 16'd65451;

assign grp_fu_3580_p0 = grp_fu_3580_p00;

assign grp_fu_3580_p00 = b_reg_4070_pp0_iter17_reg;

assign grp_fu_3580_p1 = 13'd29;

assign grp_fu_3580_p2 = grp_fu_3580_p20;

assign grp_fu_3580_p20 = grp_fu_3564_p3;

assign grp_reg_int_s_fu_1613_d = {{grp_fu_3510_p3[16:1]}};

assign hdata_flag_1_out = hdata_flag_1_fu_438;

assign hdata_new_1_out = add_ln1545_fu_3112_p2;

assign icmp_ln1072_fu_1124_p2 = ((ap_sig_allocacmp_x_5 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln1095_fu_1302_p2 = ((or_ln1095_fu_1296_p2 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln1250_fu_1578_p2 = ((add_ln1250_fu_1572_p2 < barWidth_cast_cast_reg_3710) ? 1'b1 : 1'b0);

assign icmp_ln1330_fu_1278_p2 = ((or_ln1330_fu_1272_p2 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln1381_fu_1254_p2 = ((or_ln1381_fu_1248_p2 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln1386_fu_1504_p2 = (($signed(sub_i_i_i) > $signed(zext_ln1386_fu_1500_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1405_fu_1536_p2 = ((xCount_0 < barWidthMinSamples) ? 1'b1 : 1'b0);

assign icmp_ln1454_fu_1422_p2 = ((sub_i_i_i == zext_ln1454_fu_1418_p1) ? 1'b1 : 1'b0);

assign icmp_ln1473_fu_1230_p2 = ((sub35_i == zext_ln565_1_fu_1112_p1) ? 1'b1 : 1'b0);

assign icmp_ln1478_fu_1454_p2 = ((xCount_4_0 < grp_reg_ap_uint_10_s_fu_1212_ap_return) ? 1'b1 : 1'b0);

assign icmp_ln1483_fu_1460_p2 = ((xCount_4_0 == grp_reg_ap_uint_10_s_fu_1212_ap_return) ? 1'b1 : 1'b0);

assign icmp_ln1563_fu_1176_p2 = ((or_ln1563_fu_1170_p2 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln1568_fu_1354_p2 = (($signed(sub_i_i_i) > $signed(zext_ln1568_fu_1350_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1586_fu_1386_p2 = ((xCount_3_0 < barWidthMinSamples) ? 1'b1 : 1'b0);

assign icmp_ln1629_fu_1164_p2 = ((trunc_ln565_9_fu_1116_p1 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln1746_fu_1148_p2 = ((or_ln1746_fu_1142_p2 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln1751_fu_1317_p2 = ((yCount_1 != 6'd63) ? 1'b1 : 1'b0);

assign icmp_ln1768_fu_2131_p2 = ((xCount_5_0 < 10'd63) ? 1'b1 : 1'b0);

assign icmp_ln565_fu_1100_p2 = ((ap_sig_allocacmp_x_5 == width_val) ? 1'b1 : 1'b0);

assign lfsr_b_1_fu_2990_p3 = {{xor_ln1853_fu_2984_p2}, {lshr_ln2_fu_2974_p4}};

assign lfsr_g_1_fu_2954_p3 = {{xor_ln1846_fu_2948_p2}, {lshr_ln1_fu_2938_p4}};

assign lfsr_r_1_fu_2918_p3 = {{xor_ln1839_fu_2912_p2}, {lshr_ln_fu_2902_p4}};

assign lshr_ln1_fu_2938_p4 = {{gSerie[27:1]}};

assign lshr_ln2_fu_2974_p4 = {{bSerie[27:1]}};

assign lshr_ln3_fu_1697_p1 = grp_fu_3519_p3;

assign lshr_ln_fu_2902_p4 = {{rSerie[27:1]}};

assign or_ln1095_fu_1296_p2 = (y | ap_sig_allocacmp_x_5);

assign or_ln1330_fu_1272_p2 = (y | ap_sig_allocacmp_x_5);

assign or_ln1381_fu_1248_p2 = (y | ap_sig_allocacmp_x_5);

assign or_ln1415_fu_2463_p2 = (trunc_ln1415_1_fu_2459_p1 | shl_ln3_fu_2447_p3);

assign or_ln1563_fu_1170_p2 = (y | ap_sig_allocacmp_x_5);

assign or_ln1746_fu_1142_p2 = (y | ap_sig_allocacmp_x_5);

assign or_ln1778_fu_2356_p2 = (trunc_ln1778_1_fu_2352_p1 | shl_ln5_fu_2340_p3);

assign patternId_val_read_read_fu_554_p2 = patternId_val;

assign patternId_val_read_reg_3687 = patternId_val;

assign pix_10_fu_3176_p2 = (vHatch | ap_phi_reg_pp0_iter22_hHatch_reg_1026);

assign r_fu_1934_p3 = ((tmp_10_fu_1922_p3[0:0] == 1'b1) ? 8'd255 : trunc_ln1281_1_fu_1930_p1);

assign rampVal_2_flag_1_out = rampVal_2_flag_1_fu_434;

assign rampVal_2_new_1_out = (select_ln1629_fu_2603_p3 + 16'd1);

assign rampVal_3_flag_1_out = rampVal_3_flag_1_fu_442;

assign rampVal_3_new_1_out = add_ln1084_fu_3430_p2;

assign select_ln1072_fu_3424_p3 = ((icmp_ln1072_reg_3735_pp0_iter21_reg[0:0] == 1'b1) ? rampStart_1 : trunc_ln565_1_fu_2745_p1);

assign select_ln1309_fu_2648_p3 = ((tmp_15_fu_2632_p3[0:0] == 1'b1) ? 8'd255 : trunc_ln7_fu_2639_p4);

assign select_ln1311_fu_2656_p3 = ((tmp_16_reg_4202[0:0] == 1'b1) ? 8'd255 : trunc_ln8_reg_4207);

assign select_ln1314_fu_2563_p3 = ((tmp_17_reg_4137[0:0] == 1'b1) ? 8'd255 : trunc_ln9_reg_4142);

assign select_ln1356_fu_3242_p3 = ((tmp_21_fu_3226_p3[0:0] == 1'b1) ? sub_ln1356_1_reg_4308 : trunc_ln1356_2_fu_3233_p4);

assign select_ln1439_fu_3182_p3 = ((pix_10_fu_3176_p2[0:0] == 1'b1) ? 8'd255 : 8'd0);

assign select_ln1532_fu_3106_p3 = ((icmp_ln1072_reg_3735_pp0_iter21_reg[0:0] == 1'b1) ? empty : trunc_ln565_fu_2741_p1);

assign select_ln1629_fu_2603_p3 = ((icmp_ln1629_reg_3766_pp0_iter20_reg[0:0] == 1'b1) ? 16'd0 : rampVal_2_loc_1_out_i);

assign select_ln718_fu_2779_p3 = ((trunc_ln1726_reg_3761_pp0_iter21_reg[0:0] == 1'b1) ? 8'd255 : 8'd0);

assign sext_ln1304_1_fu_2408_p1 = grp_fu_3554_p3;

assign sext_ln1601_fu_2511_p1 = $signed(tpgCheckerBoardArray_q0);

assign shl_ln2_fu_2252_p3 = {{r_reg_4065_pp0_iter17_reg}, {7'd0}};

assign shl_ln3_fu_2447_p3 = {{trunc_ln1415_fu_2443_p1}, {3'd0}};

assign shl_ln4_fu_2375_p3 = {{trunc_ln1596_fu_2371_p1}, {4'd0}};

assign shl_ln5_fu_2340_p3 = {{trunc_ln1778_fu_2336_p1}, {3'd0}};

assign shl_ln_fu_2525_p3 = {{b_reg_4070_pp0_iter19_reg}, {7'd0}};

assign sub_ln1256_fu_1587_p2 = (trunc_ln1252_fu_1583_p1 - barWidth);

assign sub_ln1356_1_fu_2695_p2 = (8'd0 - trunc_ln1356_1_fu_2685_p4);

assign sub_ln1356_fu_2680_p2 = (27'd0 - trunc_ln1356_reg_4238);

assign sub_ln1411_fu_1541_p2 = (xCount_0 - barWidthMinSamples);

assign sub_ln1490_fu_1466_p2 = (xCount_4_0 - grp_reg_ap_uint_10_s_fu_1212_ap_return);

assign sub_ln1592_fu_1391_p2 = (xCount_3_0 - barWidthMinSamples);

assign tBarSel_fu_2391_p2 = (trunc_ln1596_1_fu_2387_p1 | shl_ln4_fu_2375_p3);

assign tmp_10_fu_1922_p3 = add_ln1281_fu_1917_p2[32'd8];

assign tmp_12_fu_1947_p3 = add_ln1285_fu_1942_p2[32'd8];

assign tmp_14_fu_1972_p3 = add_ln1289_fu_1967_p2[32'd8];

assign tmp_15_fu_2632_p3 = grp_fu_3580_p3[32'd16];

assign tmp_18_fu_2894_p3 = rSerie[32'd3];

assign tmp_19_fu_2930_p3 = gSerie[32'd3];

assign tmp_1_fu_1886_p10 = $signed(tpgSinTableArray_9bit_4_load_2_reg_4040);

assign tmp_1_fu_1886_p11 = 'bx;

assign tmp_1_fu_1886_p12 = urem_ln1289_reg_4015[2:0];

assign tmp_1_fu_1886_p2 = $signed(tpgSinTableArray_9bit_0_load_2_reg_4020);

assign tmp_1_fu_1886_p4 = $signed(tpgSinTableArray_9bit_1_load_2_reg_4025);

assign tmp_1_fu_1886_p8 = $signed(tpgSinTableArray_9bit_3_load_2_reg_4035);

assign tmp_20_fu_2966_p3 = bSerie[32'd3];

assign tmp_21_fu_3226_p3 = mul_ln1356_reg_4232_pp0_iter21_reg[32'd27];

assign tmp_4_fu_2998_p4 = {{rSerie[27:21]}};

assign tmp_5_fu_3016_p4 = {{gSerie[27:21]}};

assign tmp_6_fu_3034_p4 = {{bSerie[27:21]}};

assign tmp_fu_1802_p10 = $signed(tpgSinTableArray_9bit_4_load_reg_3980);

assign tmp_fu_1802_p11 = 'bx;

assign tmp_fu_1802_p12 = urem_ln1281_reg_3955[2:0];

assign tmp_fu_1802_p2 = $signed(tpgSinTableArray_9bit_0_load_reg_3960);

assign tmp_fu_1802_p4 = $signed(tpgSinTableArray_9bit_1_load_reg_3965);

assign tmp_fu_1802_p8 = $signed(tpgSinTableArray_9bit_3_load_reg_3975);

assign tmp_s_fu_1844_p10 = $signed(tpgSinTableArray_9bit_4_load_1_reg_4010);

assign tmp_s_fu_1844_p11 = 'bx;

assign tmp_s_fu_1844_p12 = urem_ln1285_reg_3985[2:0];

assign tmp_s_fu_1844_p2 = $signed(tpgSinTableArray_9bit_0_load_1_reg_3990);

assign tmp_s_fu_1844_p4 = $signed(tpgSinTableArray_9bit_1_load_1_reg_3995);

assign tmp_s_fu_1844_p8 = $signed(tpgSinTableArray_9bit_3_load_1_reg_4005);

assign tpgCheckerBoardArray_address0 = zext_ln1601_fu_2397_p1;

assign tpgSinTableArray_9bit_0_address0 = zext_ln1289_fu_1779_p1;

assign tpgSinTableArray_9bit_0_address1 = zext_ln1285_fu_1771_p1;

assign tpgSinTableArray_9bit_0_address2 = zext_ln1281_fu_1763_p1;

assign tpgSinTableArray_9bit_1_address0 = zext_ln1289_fu_1779_p1;

assign tpgSinTableArray_9bit_1_address1 = zext_ln1285_fu_1771_p1;

assign tpgSinTableArray_9bit_1_address2 = zext_ln1281_fu_1763_p1;

assign tpgSinTableArray_9bit_2_address0 = zext_ln1289_fu_1779_p1;

assign tpgSinTableArray_9bit_2_address1 = zext_ln1285_fu_1771_p1;

assign tpgSinTableArray_9bit_2_address2 = zext_ln1281_fu_1763_p1;

assign tpgSinTableArray_9bit_3_address0 = zext_ln1289_fu_1779_p1;

assign tpgSinTableArray_9bit_3_address1 = zext_ln1285_fu_1771_p1;

assign tpgSinTableArray_9bit_3_address2 = zext_ln1281_fu_1763_p1;

assign tpgSinTableArray_9bit_4_address0 = zext_ln1289_fu_1779_p1;

assign tpgSinTableArray_9bit_4_address1 = zext_ln1285_fu_1771_p1;

assign tpgSinTableArray_9bit_4_address2 = zext_ln1281_fu_1763_p1;

assign tpgSinTableArray_address0 = zext_ln1355_fu_1913_p1;

assign tpgTartanBarArray_address0 = zext_ln1420_fu_2469_p1;

assign trunc_ln1252_fu_1583_p1 = add_ln1250_fu_1572_p2[10:0];

assign trunc_ln1281_1_fu_1930_p1 = add_ln1281_fu_1917_p2[7:0];

assign trunc_ln1285_1_fu_1955_p1 = add_ln1285_fu_1942_p2[7:0];

assign trunc_ln1289_1_fu_1980_p1 = add_ln1289_fu_1967_p2[7:0];

assign trunc_ln1356_1_fu_2685_p4 = {{sub_ln1356_fu_2680_p2[26:19]}};

assign trunc_ln1356_2_fu_3233_p4 = {{mul_ln1356_reg_4232_pp0_iter21_reg[26:19]}};

assign trunc_ln1356_fu_2576_p1 = grp_fu_2049_p2[26:0];

assign trunc_ln1415_1_fu_2459_p1 = hBarSel_0_loc_1_out_i[5:0];

assign trunc_ln1415_fu_2443_p1 = vBarSel_loc_1_out_i[2:0];

assign trunc_ln1596_1_fu_2387_p1 = hBarSel_3_0_loc_1_out_i[4:0];

assign trunc_ln1596_fu_2371_p1 = vBarSel_2_loc_1_out_i[0:0];

assign trunc_ln1655_fu_2610_p1 = select_ln1629_fu_2603_p3[7:0];

assign trunc_ln1726_fu_1160_p1 = ap_sig_allocacmp_x_5[0:0];

assign trunc_ln1768_fu_2127_p1 = xCount_5_0[5:0];

assign trunc_ln1778_1_fu_2352_p1 = hBarSel_5_0_loc_1_out_i[3:0];

assign trunc_ln1778_fu_2336_p1 = vBarSel_3_loc_1_out_i[0:0];

assign trunc_ln1838_fu_2890_p1 = rSerie[0:0];

assign trunc_ln1845_fu_2926_p1 = gSerie[0:0];

assign trunc_ln1852_fu_2962_p1 = bSerie[0:0];

assign trunc_ln1_fu_3026_p3 = {{xor_ln1846_fu_2948_p2}, {tmp_5_fu_3016_p4}};

assign trunc_ln2_fu_3044_p3 = {{xor_ln1853_fu_2984_p2}, {tmp_6_fu_3034_p4}};

assign trunc_ln565_10_fu_1120_p1 = ap_sig_allocacmp_x_5[10:0];

assign trunc_ln565_1_fu_2745_p1 = rampVal_3_loc_1_out_i[7:0];

assign trunc_ln565_2_fu_2075_p1 = hBarSel_5_0_loc_1_out_i[2:0];

assign trunc_ln565_3_fu_2079_p1 = hBarSel_3_0_loc_1_out_i[2:0];

assign trunc_ln565_4_fu_2083_p1 = hBarSel_0_loc_1_out_i[2:0];

assign trunc_ln565_5_fu_2087_p1 = vBarSel_3_loc_1_out_i[0:0];

assign trunc_ln565_6_fu_2091_p1 = vBarSel_loc_1_out_i[2:0];

assign trunc_ln565_7_fu_2328_p1 = hBarSel_4_0_loc_1_out_i[2:0];

assign trunc_ln565_8_fu_2595_p1 = rampVal_loc_1_out_i[7:0];

assign trunc_ln565_9_fu_1116_p1 = ap_sig_allocacmp_x_5[7:0];

assign trunc_ln565_fu_2741_p1 = hdata_loc_1_out_i[7:0];

assign trunc_ln7_fu_2639_p4 = {{grp_fu_3580_p3[15:8]}};

assign trunc_ln_fu_3008_p3 = {{xor_ln1839_fu_2912_p2}, {tmp_4_fu_2998_p4}};

assign xor_ln1758_fu_2095_p2 = (trunc_ln565_5_fu_2087_p1 ^ 1'd1);

assign xor_ln1839_fu_2912_p2 = (trunc_ln1838_fu_2890_p1 ^ tmp_18_fu_2894_p3);

assign xor_ln1846_fu_2948_p2 = (trunc_ln1845_fu_2926_p1 ^ tmp_19_fu_2930_p3);

assign xor_ln1853_fu_2984_p2 = (trunc_ln1852_fu_2962_p1 ^ tmp_20_fu_2966_p3);

assign zext_ln1101_fu_2707_p1 = add_ln1101_fu_2701_p2;

assign zext_ln1250_fu_1568_p1 = xBar_0;

assign zext_ln1257_fu_2480_p1 = add_ln1257_fu_2474_p2;

assign zext_ln1260_fu_2584_p1 = hBarSel_4_0_loc_1_out_i;

assign zext_ln1281_fu_1763_p1 = tmp_9_reg_3865;

assign zext_ln1285_fu_1771_p1 = tmp_11_reg_3870;

assign zext_ln1289_fu_1779_p1 = tmp_13_reg_3875;

assign zext_ln1302_1_fu_1996_p1 = g_fu_1959_p3;

assign zext_ln1302_fu_1992_p1 = r_fu_1934_p3;

assign zext_ln1303_1_fu_2536_p0 = grp_fu_3572_p3;

assign zext_ln1303_1_fu_2536_p1 = $unsigned(zext_ln1303_1_fu_2536_p0);

assign zext_ln1303_fu_2532_p1 = shl_ln_fu_2525_p3;

assign zext_ln1304_1_fu_2405_p0 = grp_fu_3544_p3;

assign zext_ln1304_1_fu_2405_p1 = $unsigned(zext_ln1304_1_fu_2405_p0);

assign zext_ln1355_fu_1913_p1 = lshr_ln3_reg_3845_pp0_iter14_reg;

assign zext_ln1386_fu_1500_p1 = yCount;

assign zext_ln1393_fu_2269_p1 = add_ln1393_fu_2263_p2;

assign zext_ln1412_fu_2297_p1 = add_ln1412_fu_2291_p2;

assign zext_ln1420_1_fu_2569_p1 = tpgTartanBarArray_q0;

assign zext_ln1420_fu_2469_p1 = or_ln1415_fu_2463_p2;

assign zext_ln1454_fu_1418_p1 = yCount_2;

assign zext_ln1568_fu_1350_p1 = yCount_3;

assign zext_ln1593_fu_2227_p1 = add_ln1593_fu_2221_p2;

assign zext_ln1601_1_fu_2515_p1 = $unsigned(sext_ln1601_fu_2511_p1);

assign zext_ln1601_fu_2397_p1 = tBarSel_fu_2391_p2;

assign zext_ln1758_fu_2101_p1 = xor_ln1758_fu_2095_p2;

assign zext_ln1770_fu_2177_p1 = add_ln1770_fu_2171_p2;

assign zext_ln1775_fu_2155_p1 = add_ln1775_fu_2149_p2;

assign zext_ln1809_1_fu_2501_p1 = DPtpgBarArray_q0;

assign zext_ln1809_fu_2362_p1 = or_ln1778_fu_2356_p2;

assign zext_ln565_1_fu_1112_p1 = ap_sig_allocacmp_x_5;

assign zext_ln565_cast_fu_1060_p1 = zext_ln565;

assign zext_ln589_fu_3436_p1 = add_ln1084_fu_3430_p2;

assign zext_ln693_fu_3118_p1 = add_ln1545_fu_3112_p2;

always @ (posedge ap_clk) begin
    zext_ln565_cast_reg_3703[15:2] <= 14'b00000000000000;
    barWidth_cast_cast_reg_3710[11] <= 1'b0;
    conv2_i_i10_i233_cast_cast_reg_3715[15:8] <= 8'b00000000;
    zext_ln1302_1_reg_4082[15:8] <= 8'b00000000;
end

endmodule //design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2
