Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Wed Oct  2 16:56:43 2024
| Host         : mg running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_control_sets -verbose -file subsystem_bd_wrapper_control_sets_placed.rpt
| Design       : subsystem_bd_wrapper
| Device       : xc7z010
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    29 |
|    Minimum number of control sets                        |    29 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   104 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    29 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     6 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     2 |
| >= 16              |    12 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             131 |           36 |
| No           | No                    | Yes                    |              65 |           20 |
| No           | Yes                   | No                     |              28 |           12 |
| Yes          | No                    | No                     |             207 |           49 |
| Yes          | No                    | Yes                    |              36 |           10 |
| Yes          | Yes                   | No                     |              61 |           16 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                     Clock Signal                    |                                                                       Enable Signal                                                                       |                                                                      Set/Reset Signal                                                                     | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  subsystem_bd_i/processing_system7_0/inst/FCLK_CLK0 | subsystem_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1 | subsystem_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0 |                1 |              1 |         1.00 |
|  subsystem_bd_i/processing_system7_0/inst/FCLK_CLK0 | subsystem_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                              |                                                                                                                                                           |                1 |              2 |         2.00 |
|  subsystem_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                           | subsystem_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                       |                2 |              4 |         2.00 |
|  subsystem_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                           | subsystem_bd_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int                                                                                                           |                2 |              4 |         2.00 |
|  subsystem_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                           | subsystem_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                   |                3 |              4 |         1.33 |
|  subsystem_bd_i/processing_system7_0/inst/FCLK_CLK0 | subsystem_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2               | subsystem_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0 |                1 |              4 |         4.00 |
|  subsystem_bd_i/processing_system7_0/inst/FCLK_CLK0 | subsystem_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0       | subsystem_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |         2.50 |
|  subsystem_bd_i/processing_system7_0/inst/FCLK_CLK0 | subsystem_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0      | subsystem_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |         2.50 |
|  subsystem_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                           | subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/p_0_in                                                                                        |                2 |              6 |         3.00 |
|  subsystem_bd_i/processing_system7_0/inst/FCLK_CLK0 | subsystem_bd_i/rst_ps7_0_50M/U0/SEQ/seq_cnt_en                                                                                                            | subsystem_bd_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                                     |                1 |              6 |         6.00 |
|  subsystem_bd_i/processing_system7_0/inst/FCLK_CLK0 | subsystem_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                | subsystem_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                            |                3 |              8 |         2.67 |
|  subsystem_bd_i/processing_system7_0/inst/FCLK_CLK0 | subsystem_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2               |                                                                                                                                                           |                3 |              9 |         3.00 |
|  subsystem_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                           | subsystem_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                3 |             10 |         3.33 |
|  subsystem_bd_i/processing_system7_0/inst/FCLK_CLK0 | subsystem_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1 |                                                                                                                                                           |                5 |             12 |         2.40 |
|  subsystem_bd_i/processing_system7_0/inst/FCLK_CLK0 | subsystem_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                    |                                                                                                                                                           |                4 |             13 |         3.25 |
|  subsystem_bd_i/processing_system7_0/inst/FCLK_CLK0 | subsystem_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                            |                                                                                                                                                           |                3 |             14 |         4.67 |
|  subsystem_bd_i/processing_system7_0/inst/FCLK_CLK0 | subsystem_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                     |                                                                                                                                                           |                3 |             14 |         4.67 |
|  subsystem_bd_i/processing_system7_0/inst/FCLK_CLK0 | subsystem_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0               |                                                                                                                                                           |                3 |             16 |         5.33 |
|  subsystem_bd_i/processing_system7_0/inst/FCLK_CLK0 | subsystem_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                          |                                                                                                                                                           |                4 |             17 |         4.25 |
|  subsystem_bd_i/processing_system7_0/inst/FCLK_CLK0 | subsystem_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                          |                                                                                                                                                           |                5 |             17 |         3.40 |
|  subsystem_bd_i/processing_system7_0/inst/FCLK_CLK0 | subsystem_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]              |                                                                                                                                                           |                5 |             17 |         3.40 |
|  subsystem_bd_i/processing_system7_0/inst/FCLK_CLK0 | subsystem_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                          |                                                                                                                                                           |                5 |             17 |         3.40 |
|  subsystem_bd_i/processing_system7_0/inst/FCLK_CLK0 | subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                               | subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/p_0_in                                                                                        |                6 |             32 |         5.33 |
|  subsystem_bd_i/processing_system7_0/inst/FCLK_CLK0 | subsystem_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                       |                                                                                                                                                           |                8 |             32 |         4.00 |
|  subsystem_bd_i/processing_system7_0/inst/FCLK_CLK0 | subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/tick                                                                                 | subsystem_bd_i/my_axi_ip_0/inst/sp_btn_i/btn_pulse                                                                                                        |               10 |             36 |         3.60 |
|  subsystem_bd_i/processing_system7_0/inst/FCLK_CLK0 | subsystem_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                     |                                                                                                                                                           |                9 |             45 |         5.00 |
|  subsystem_bd_i/processing_system7_0/inst/FCLK_CLK0 | subsystem_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                            |                                                                                                                                                           |                7 |             45 |         6.43 |
|  subsystem_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                           | subsystem_bd_i/my_axi_ip_0/inst/sp_btn_i/btn_pulse                                                                                                        |               20 |             65 |         3.25 |
|  subsystem_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                           |                                                                                                                                                           |               37 |            132 |         3.57 |
+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


