#type; DE; Display Engine (DE)
#base; DE 0x05000000

# Allwinner_DE3.0_Spec_V1.0.pdf

# https://linux-sunxi.org/images/d/dd/Allwinner_DE3.0_Spec_V1.0.pdf

#type; DE_TOP; Display Engine (DE) TOP
#base; DE_TOP 0x05000000

#irq; DE 119
#irqrv; DE 103

#regdef; GATE_CFG;	 	0x000;	SCLK_GATE DE SCLK Gating Register
#regdef; BUS_CFG;		0x004;	? HCLK_GATE ? DE HCLK Gating Register
#regdef; RST_CFG;		0x008;	AHB_RESET DE AHB Reset register
#regdef; DIV_CFG;		0x00C;	SCLK_DIV DE SCLK Division register
#regdef; SEL_CFG;		0x010;	? DE2TCON ? MUX register
#regdef; DE_IP_CFG; 	0x024;	DE IP Configure Register

#type; DE_GLB; Display Engine (DE) - Global Control
#base; DE_GLB 0x05100000; RT-Mixer 0
#base; DEb_GLB 0x05200000; RT-Mixer 1

#regdef; GLB_CTL;	 	0x000;	Global control register
#regdef; GLB_STS;		0x004;	Global status register
#regdef; GLB_DBUFFER;	0x008;	Global double buffer control register
#regdef; GLB_SIZE;		0x00C;	Global size register

#type; DE_BLD; Display Engine (DE) - Blender
#base; DE_BLD1 0x05101000; RT-Mixer 0
#base; DE_BLD2 0x05201000; RT-Mixer 1

#regdef; BLD_EN_COLOR_CTL;	0x000; BLD_FILL_COLOR_CTL Offset 0x000 BLD fill color control register
#aggreg; CH; 0x004 6; Pipe [0..3] - but six elements
#regdef; BLD_FILL_COLOR;	0x000; BLD fill color register
#regdef; BLD_CH_ISIZE;	0x004; BLD input memory size register
#regdef; BLD_CH_OFFSET;	0x008; BLD input memory offset register
#regdef; padding 0; 0x010; Need for address arithmetics
#aggregend;
#regdef; ROUTE;			0x0080; BLD_CH_RTCTL BLD routing control register (default value 0x00543210)
#regdef; PREMULTIPLY; 	0x0084; BLD pre-multiply control register
#regdef; BKCOLOR; 0x088;
#regdef; OUTPUT_SIZE; 0x08C;
#regdef; BLD_MODE; 0x0090 6; BLD_CTL SUN8I_MIXER_BLEND_MODE
#regdef; CK_CTL; 0x00B0;
#regdef; CK_CFG; 0x0B4;
#regdef; CK_MAX; 0x0C0 4;
#regdef; CK_MIN; 0x0E0 4;
#regdef; OUT_CTL; 0x0FC;

#type; DE_VI; Display Engine (DE) - VI surface

#base; DE_VI1 0x05102000; RT-Mixer 0 VI surface
#base; DEb_VI1 0x05202000; RT-Mixer 1 VI surface


#aggreg; CFG; 0x000 4;
#regdef; ATTR; 0x000;
#regdef; SIZE; 0x004;
#regdef; COORD; 0x008;
#regdef; PITCH; 0x00C 3; ix=0: Y, ix=1: U/UV channel, ix=3: V channel 
#regdef; TOP_LADDR; 0x018 3;
#regdef; BOT_LADDR; 0x024 3;
#aggregend;
#regdef; FCOLOR; 0x0C0 4;
#regdef; TOP_HADDR; 0x0D0 3;
#regdef; BOT_HADDR; 0x0DC 3;
#regdef; OVL_SIZE; 0x0E8 2; OVL_V overlay window size register
#regdef; HORI; 0x0F0 2;	OVL_V horizontal down sample control register
#regdef; VERT; 0x0F8 2; OVL_V vertical down sample control register

#type; DE_UI; Display Engine (DE) - UI surface

#base; DE_UI1 0x05103000; RT-Mixer 0 UI surface
##base; DE_UI2 0x05104000; RT-Mixer 0 UI surface
##base; DE_UI3 0x05105000; RT-Mixer 0 UI surface

#aggreg; CFG; 0x000 4;
#regdef;  ATTR; 0x000; 
#regdef;  SIZE; 0x004; 
#regdef;  COORD; 0x008; 
#regdef;  PITCH; 0x00C; 
#regdef;  TOP_LADDR; 0x010; 
#regdef;  BOT_LADDR; 0x014; 
#regdef;  FCOLOR; 0x018; 
#regdef; padding 0; 0x020; Need for address arithmetics
#aggregend;
#regdef;  TOP_HADDR; 0x080; 
#regdef;  BOT_HADDR; 0x084; 
#regdef;  OVL_SIZE; 0x088; 
