vhdl work "/home/gonza/Maestria/FPGA_Comms/OFDM_TP/OFDM_TP.srcs/sources_1/ip/fifo_generator_v9_3_1/fifo_16_1a8.vhd"
vhdl work "/home/gonza/Maestria/FPGA_Comms/OFDM_TP/OFDM_TP.srcs/sources_1/ip/fifo_generator_v9_3_0/fifo_16_8a1.vhd"
vhdl work "/home/gonza/Maestria/FPGA_Comms/OFDM_TP/src/top_module.vhd"
vhdl work "/home/gonza/Maestria/FPGA_Comms/OFDM_TP/src/top_module_tb.vhd"
verilog work /home/gonza/Xilinx/14.7/ISE_DS/PlanAhead/data/verilog/src/glbl.v
