<HTML>

<HEAD>
<TITLE>Flow report for Lab3</TITLE>
</HEAD>

<BODY>

<A NAME="top"></A>

<CENTER>
<H1>Flow report for Lab3</H1>
<H3>Tue Oct 10 15:38:51 2017<BR>
Quartus II Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition</H3>
</CENTER>

<P><HR></P>
<TABLE WIDTH="100%" BORDER="0"><TR VALIGN="TOP">
<TD><H2>Table of Contents</H2></TD>
<TD ALIGN="RIGHT"><A HREF="#top">Top</a></TD></TR></TABLE>
<OL>
<LI><A HREF="#1">Legal Notice</A></LI>
<LI><A HREF="#2">Flow Summary</A></LI>
<LI><A HREF="#3">Flow Settings</A></LI>
<LI><A HREF="#4">Flow Non-Default Global Settings</A></LI>
<LI><A HREF="#5">Flow Elapsed Time</A></LI>
<LI><A HREF="#6">Flow OS Summary</A></LI>
<LI><A HREF="#7">Flow Log</A></LI>
</OL>

<P><A NAME="1"><HR></A></P>
<TABLE WIDTH="100%" BORDER="0"><TR VALIGN="TOP">
<TD><H2>Legal Notice</H2></TD>
<TD ALIGN="RIGHT"><A HREF="#top">Top</a></TD></TR></TABLE>
<PRE>Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.
</PRE>

<P><A NAME="2"><HR></A></P>
<TABLE WIDTH="100%" BORDER="0"><TR VALIGN="TOP">
<TD><H2>Flow Summary</H2></TD>
<TD ALIGN="RIGHT"><A HREF="#top">Top</a></TD></TR></TABLE>
<TABLE BORDER="1" cellspacing="1" cellpadding="2">
<TR valign="middle">
<TD ALIGN="LEFT">Flow Status</TH>
<TD ALIGN="LEFT">Successful - Tue Oct 10 15:38:51 2017</TH>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Quartus II Version</TD>
<TD ALIGN="LEFT">9.0 Build 184 04/29/2009 SP 1 SJ Web Edition</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Revision Name</TD>
<TD ALIGN="LEFT">Lab3</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Top-level Entity Name</TD>
<TD ALIGN="LEFT">Lab3</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Family</TD>
<TD ALIGN="LEFT">Stratix II</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Met timing requirements</TD>
<TD ALIGN="LEFT">Yes</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Logic utilization</TD>
<TD ALIGN="LEFT">< 1 %</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;Combinational ALUTs</TD>
<TD ALIGN="LEFT">49 / 12,480 ( < 1 % )</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;Dedicated logic registers</TD>
<TD ALIGN="LEFT">40 / 12,480 ( < 1 % )</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Total registers</TD>
<TD ALIGN="LEFT">40</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Total pins</TD>
<TD ALIGN="LEFT">41 / 343 ( 12 % )</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Total virtual pins</TD>
<TD ALIGN="LEFT">0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Total block memory bits</TD>
<TD ALIGN="LEFT">0 / 419,328 ( 0 % )</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">DSP block 9-bit elements</TD>
<TD ALIGN="LEFT">0 / 96 ( 0 % )</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Total PLLs</TD>
<TD ALIGN="LEFT">0 / 6 ( 0 % )</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Total DLLs</TD>
<TD ALIGN="LEFT">0 / 2 ( 0 % )</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Device</TD>
<TD ALIGN="LEFT">EP2S15F484C3</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Timing Models</TD>
<TD ALIGN="LEFT">Final</TD>
</TR>
</TABLE>
<P><A NAME="3"><HR></A></P>
<TABLE WIDTH="100%" BORDER="0"><TR VALIGN="TOP">
<TD><H2>Flow Settings</H2></TD>
<TD ALIGN="RIGHT"><A HREF="#top">Top</a></TD></TR></TABLE>
<TABLE BORDER="1" cellspacing="1" cellpadding="2">
<TR valign="middle" bgcolor="#C0C0C0">
<TH>Option</TH>
<TH>Setting</TH>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Start date & time</TD>
<TD ALIGN="LEFT">10/10/2017 15:38:41</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Main task</TD>
<TD ALIGN="LEFT">Compilation</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Revision Name</TD>
<TD ALIGN="LEFT">Lab3</TD>
</TR>
</TABLE>
<P><A NAME="4"><HR></A></P>
<TABLE WIDTH="100%" BORDER="0"><TR VALIGN="TOP">
<TD><H2>Flow Non-Default Global Settings</H2></TD>
<TD ALIGN="RIGHT"><A HREF="#top">Top</a></TD></TR></TABLE>
<TABLE BORDER="1" cellspacing="1" cellpadding="2">
<TR valign="middle" bgcolor="#C0C0C0">
<TH>Assignment Name</TH>
<TH>Value</TH>
<TH>Default Value</TH>
<TH>Entity Name</TH>
<TH>Section Id</TH>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">COMPILER_SIGNATURE_ID</TD>
<TD ALIGN="LEFT">220295149854164.150764272106280</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">--</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">PARTITION_COLOR</TD>
<TD ALIGN="LEFT">16764057</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">Top</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">PARTITION_NETLIST_TYPE</TD>
<TD ALIGN="LEFT">SOURCE</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">Top</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">USE_GENERATED_PHYSICAL_CONSTRAINTS</TD>
<TD ALIGN="LEFT">Off</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">eda_blast_fpga</TD>
</TR>
</TABLE>
<P><A NAME="5"><HR></A></P>
<TABLE WIDTH="100%" BORDER="0"><TR VALIGN="TOP">
<TD><H2>Flow Elapsed Time</H2></TD>
<TD ALIGN="RIGHT"><A HREF="#top">Top</a></TD></TR></TABLE>
<TABLE BORDER="1" cellspacing="1" cellpadding="2">
<TR valign="middle" bgcolor="#C0C0C0">
<TH>Module Name</TH>
<TH>Elapsed Time</TH>
<TH>Average Processors Used</TH>
<TH>Peak Virtual Memory</TH>
<TH>Total CPU Time (on all processors)</TH>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Analysis & Synthesis</TD>
<TD ALIGN="LEFT">00:00:02</TD>
<TD ALIGN="LEFT">1.0</TD>
<TD ALIGN="LEFT">266 MB</TD>
<TD ALIGN="LEFT">00:00:01</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Fitter</TD>
<TD ALIGN="LEFT">00:00:04</TD>
<TD ALIGN="LEFT">1.0</TD>
<TD ALIGN="LEFT">307 MB</TD>
<TD ALIGN="LEFT">00:00:04</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Assembler</TD>
<TD ALIGN="LEFT">00:00:02</TD>
<TD ALIGN="LEFT">1.0</TD>
<TD ALIGN="LEFT">265 MB</TD>
<TD ALIGN="LEFT">00:00:02</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Classic Timing Analyzer</TD>
<TD ALIGN="LEFT">00:00:00</TD>
<TD ALIGN="LEFT">1.0</TD>
<TD ALIGN="LEFT">198 MB</TD>
<TD ALIGN="LEFT">00:00:00</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Total</TD>
<TD ALIGN="LEFT">00:00:08</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">00:00:07</TD>
</TR>
</TABLE>
<P><A NAME="6"><HR></A></P>
<TABLE WIDTH="100%" BORDER="0"><TR VALIGN="TOP">
<TD><H2>Flow OS Summary</H2></TD>
<TD ALIGN="RIGHT"><A HREF="#top">Top</a></TD></TR></TABLE>
<TABLE BORDER="1" cellspacing="1" cellpadding="2">
<TR valign="middle" bgcolor="#C0C0C0">
<TH>Module Name</TH>
<TH>Machine Hostname</TH>
<TH>OS Name</TH>
<TH>OS Version</TH>
<TH>Processor type</TH>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Analysis & Synthesis</TD>
<TD ALIGN="LEFT">DavidPC</TD>
<TD ALIGN="LEFT">Windows Vista</TD>
<TD ALIGN="LEFT">6.2</TD>
<TD ALIGN="LEFT">x86_64</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Fitter</TD>
<TD ALIGN="LEFT">DavidPC</TD>
<TD ALIGN="LEFT">Windows Vista</TD>
<TD ALIGN="LEFT">6.2</TD>
<TD ALIGN="LEFT">x86_64</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Assembler</TD>
<TD ALIGN="LEFT">DavidPC</TD>
<TD ALIGN="LEFT">Windows Vista</TD>
<TD ALIGN="LEFT">6.2</TD>
<TD ALIGN="LEFT">x86_64</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Classic Timing Analyzer</TD>
<TD ALIGN="LEFT">DavidPC</TD>
<TD ALIGN="LEFT">Windows Vista</TD>
<TD ALIGN="LEFT">6.2</TD>
<TD ALIGN="LEFT">x86_64</TD>
</TR>
</TABLE>
<P><A NAME="7"><HR></A></P>
<TABLE WIDTH="100%" BORDER="0"><TR VALIGN="TOP">
<TD><H2>Flow Log</H2></TD>
<TD ALIGN="RIGHT"><A HREF="#top">Top</a></TD></TR></TABLE>
<PRE>quartus_map --read_settings_files=on --write_settings_files=off Lab3 -c Lab3
quartus_fit --read_settings_files=off --write_settings_files=off Lab3 -c Lab3
quartus_asm --read_settings_files=off --write_settings_files=off Lab3 -c Lab3
quartus_tan --read_settings_files=off --write_settings_files=off Lab3 -c Lab3 --timing_analysis_only
</PRE>

<HR>

<A HREF="#top">Top</A>

</BODY>

</HTML>

