static unsigned long F_1 ( void )\r\n{\r\nT_1 V_1 = F_2 ( V_2 + V_3 ) ;\r\nT_1 V_4 = V_1 & V_5 ;\r\nT_1 V_6 = V_1 & V_7 ;\r\nunsigned long V_8 ;\r\nswitch ( V_4 ) {\r\ncase V_9 :\r\nF_3 ( V_6 != V_10 ) ;\r\nV_8 = 12000000 ;\r\nbreak;\r\ncase V_11 :\r\nF_3 ( V_6 != V_10 ) ;\r\nV_8 = 13000000 ;\r\nbreak;\r\ncase V_12 :\r\nF_3 ( V_6 != V_10 ) ;\r\nV_8 = 19200000 ;\r\nbreak;\r\ncase V_13 :\r\nF_3 ( V_6 != V_10 ) ;\r\nV_8 = 26000000 ;\r\nbreak;\r\ndefault:\r\nF_4 ( L_1 ,\r\nV_4 ) ;\r\nF_5 () ;\r\nreturn 0 ;\r\n}\r\nreturn V_8 ;\r\n}\r\nstatic unsigned int F_6 ( void )\r\n{\r\nT_1 V_6 = F_2 ( V_2 + V_3 ) &\r\nV_7 ;\r\nswitch ( V_6 ) {\r\ncase V_10 :\r\nreturn 1 ;\r\ncase V_14 :\r\nreturn 2 ;\r\ncase V_15 :\r\nreturn 4 ;\r\ndefault:\r\nF_4 ( L_2 , V_6 ) ;\r\nF_5 () ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic void F_7 ( void )\r\n{\r\nstruct V_16 * V_16 ;\r\nV_16 = F_8 ( L_3 , L_4 , V_2 , NULL , 0 ,\r\n& V_17 , NULL ) ;\r\nV_18 [ V_19 ] = V_16 ;\r\nV_16 = F_9 ( L_5 , L_3 ,\r\nV_2 + V_20 , 0 , V_21 ,\r\n8 , 8 , 1 , NULL ) ;\r\nV_16 = F_10 ( L_6 , L_5 ,\r\nV_2 + V_20 , 1 , 0 , V_22 ,\r\n0 , NULL ) ;\r\nV_18 [ V_23 ] = V_16 ;\r\nV_16 = F_8 ( L_7 , L_4 , V_2 , NULL ,\r\nV_24 | V_25 ,\r\n& V_26 , NULL ) ;\r\nV_18 [ V_27 ] = V_16 ;\r\nV_16 = F_9 ( L_8 , L_7 ,\r\nV_2 + V_28 , 0 , V_21 ,\r\n8 , 8 , 1 , NULL ) ;\r\nV_16 = F_10 ( L_9 , L_8 ,\r\nV_2 + V_28 , 1 , 0 , V_24 |\r\nV_22 , 0 , NULL ) ;\r\nV_18 [ V_29 ] = V_16 ;\r\nV_16 = F_8 ( L_10 , L_4 , V_2 , NULL , 0 ,\r\n& V_30 , NULL ) ;\r\nV_18 [ V_31 ] = V_16 ;\r\nV_16 = F_8 ( L_11 , L_4 , V_2 , NULL , 0 ,\r\n& V_32 , NULL ) ;\r\nV_18 [ V_33 ] = V_16 ;\r\nV_16 = F_8 ( L_12 , L_4 , V_2 , NULL , 0 ,\r\n& V_34 , NULL ) ;\r\nV_18 [ V_35 ] = V_16 ;\r\nV_16 = F_11 ( NULL , L_13 , L_12 ,\r\nV_22 , 1 , 2 ) ;\r\nV_18 [ V_36 ] = V_16 ;\r\nV_16 = F_8 ( L_14 , L_15 , V_2 , NULL , 0 ,\r\n& V_37 , NULL ) ;\r\nV_18 [ V_38 ] = V_16 ;\r\nV_16 = F_9 ( L_16 , L_14 ,\r\nV_2 + V_39 , 0 , V_21 ,\r\n8 , 8 , 1 , NULL ) ;\r\nV_16 = F_10 ( L_17 , L_16 ,\r\nV_2 + V_39 , 1 , 0 , V_24 |\r\nV_22 , 0 , NULL ) ;\r\nV_18 [ V_40 ] = V_16 ;\r\nV_16 = F_12 ( L_18 , L_4 , V_2 , V_41 ,\r\n0 , & V_42 , NULL ) ;\r\nV_18 [ V_43 ] = V_16 ;\r\n}\r\nstatic void F_13 ( void )\r\n{\r\nstruct V_16 * V_16 ;\r\nV_16 = F_14 ( L_19 , V_44 ,\r\nF_15 ( V_44 ) , V_22 ,\r\nV_2 + V_45 , 0 , 4 , 0 , 0 , NULL ) ;\r\nV_18 [ V_46 ] = V_16 ;\r\nV_16 = F_14 ( L_20 , V_47 ,\r\nF_15 ( V_47 ) , V_22 ,\r\nV_2 + V_48 , 0 , 4 , 0 , 0 , NULL ) ;\r\nV_18 [ V_49 ] = V_16 ;\r\nV_16 = F_11 ( NULL , L_21 , L_19 , 0 , 1 , 4 ) ;\r\nV_18 [ V_50 ] = V_16 ;\r\n}\r\nstatic void T_2 F_16 ( void )\r\n{\r\nstruct V_16 * V_16 ;\r\nV_16 = F_17 ( NULL , L_22 , V_51 ,\r\nF_15 ( V_51 ) ,\r\nV_52 ,\r\nV_2 + V_53 , 0 , 3 , 0 , NULL ) ;\r\nV_16 = F_18 ( NULL , L_23 , L_22 , 0 ,\r\nV_2 + V_53 , 4 ,\r\nV_54 , NULL ) ;\r\nV_18 [ V_55 ] = V_16 ;\r\nV_16 = F_11 ( NULL , L_24 , L_23 ,\r\nV_22 , 2 , 1 ) ;\r\nV_16 = F_19 ( L_25 , L_24 ,\r\nV_56 , V_2 ,\r\nV_22 , 89 ,\r\nV_57 ) ;\r\nV_18 [ V_58 ] = V_16 ;\r\n}\r\nstatic void T_2 F_20 ( void )\r\n{\r\nstruct V_59 * V_60 ;\r\nstruct V_16 * V_16 ;\r\nunsigned int V_61 ;\r\nV_16 = F_19 ( L_26 , L_17 ,\r\nV_62 ,\r\nV_2 , 0 , 3 , V_57 ) ;\r\nV_18 [ V_63 ] = V_16 ;\r\nV_16 = F_19 ( L_27 , L_28 , 0 , V_2 ,\r\n0 , 34 , V_57 ) ;\r\nV_18 [ V_64 ] = V_16 ;\r\nV_16 = F_17 ( NULL , L_29 , V_65 ,\r\nF_15 ( V_65 ) ,\r\nV_52 ,\r\nV_2 + V_66 ,\r\n30 , 2 , 0 , & V_67 ) ;\r\nV_16 = F_19 ( L_30 , L_29 , 0 , V_2 , 0 ,\r\n57 , V_57 ) ;\r\nV_18 [ V_68 ] = V_16 ;\r\nV_16 = F_21 ( L_31 , L_29 , V_2 + V_66 ,\r\n& V_67 ) ;\r\nV_18 [ V_69 ] = V_16 ;\r\nV_16 = F_19 ( L_32 , L_12 , 0 , V_2 , 0 ,\r\n48 , V_57 ) ;\r\nF_22 ( V_16 , NULL , L_32 ) ;\r\nV_18 [ V_70 ] = V_16 ;\r\nV_16 = F_19 ( L_33 , L_34 , 0 , V_2 , 0 , 70 ,\r\nV_57 ) ;\r\nV_18 [ V_71 ] = V_16 ;\r\nV_16 = F_23 ( NULL , L_35 , NULL , 0 , 26000000 ) ;\r\nV_16 = F_19 ( L_36 , L_35 , 0 ,\r\nV_2 , 0 , 94 , V_57 ) ;\r\nV_18 [ V_72 ] = V_16 ;\r\nV_16 = F_23 ( NULL , L_37 , NULL , 0 , 26000000 ) ;\r\nV_16 = F_19 ( L_38 , L_37 , 0 ,\r\nV_2 , 0 , 93 , V_57 ) ;\r\nV_18 [ V_73 ] = V_16 ;\r\nfor ( V_61 = 0 ; V_61 < F_15 ( V_74 ) ; V_61 ++ ) {\r\nV_60 = & V_74 [ V_61 ] ;\r\nV_16 = F_24 ( V_60 -> V_75 , V_60 -> V_76 . V_77 ,\r\nV_60 -> V_78 , & V_60 -> V_79 ,\r\nV_2 , V_60 -> V_80 , V_60 -> V_81 ) ;\r\nV_18 [ V_60 -> V_82 ] = V_16 ;\r\n}\r\nfor ( V_61 = 0 ; V_61 < F_15 ( V_83 ) ; V_61 ++ ) {\r\nV_60 = & V_83 [ V_61 ] ;\r\nV_16 = F_25 ( V_60 -> V_75 ,\r\nV_60 -> V_76 . V_77 ,\r\nV_60 -> V_78 , & V_60 -> V_79 ,\r\nV_2 , V_60 -> V_80 ) ;\r\nV_18 [ V_60 -> V_82 ] = V_16 ;\r\n}\r\nF_26 ( V_2 , V_41 , V_84 , & V_85 ) ;\r\n}\r\nstatic void T_2 F_27 ( void )\r\n{\r\nstruct V_16 * V_16 ;\r\nunsigned long V_8 ;\r\nunsigned int V_6 ;\r\nV_8 = F_1 () ;\r\nV_16 = F_23 ( NULL , L_34 , NULL , V_24 ,\r\nV_8 ) ;\r\nV_18 [ V_86 ] = V_16 ;\r\nV_6 = F_6 () ;\r\nV_16 = F_11 ( NULL , L_4 , L_34 ,\r\nV_22 , 1 , V_6 ) ;\r\nV_18 [ V_87 ] = V_16 ;\r\n}\r\nstatic void F_28 ( T_1 V_88 )\r\n{\r\nunsigned int V_89 ;\r\ndo {\r\nV_89 = F_29 ( V_2 +\r\nV_90 ) ;\r\nF_30 () ;\r\n} while ( ! ( V_89 & ( 1 << V_88 ) ) );\r\nreturn;\r\n}\r\nstatic void F_31 ( T_1 V_88 )\r\n{\r\nF_32 ( F_33 ( V_88 ) ,\r\nV_2 + V_90 ) ;\r\nF_34 () ;\r\n}\r\nstatic void F_35 ( T_1 V_88 )\r\n{\r\nF_32 ( F_33 ( V_88 ) ,\r\nV_2 + V_91 ) ;\r\nF_36 () ;\r\n}\r\nstatic void F_37 ( T_1 V_88 )\r\n{\r\nunsigned int V_89 ;\r\nV_89 = F_29 ( V_2 + V_92 ) ;\r\nF_32 ( V_89 & ~ F_38 ( V_88 ) ,\r\nV_2 + V_92 ) ;\r\nF_39 () ;\r\nV_89 = F_29 ( V_2 + V_92 ) ;\r\n}\r\nstatic void F_40 ( T_1 V_88 )\r\n{\r\nunsigned int V_89 ;\r\nV_89 = F_29 ( V_2 + V_92 ) ;\r\nF_32 ( V_89 | F_38 ( V_88 ) ,\r\nV_2 + V_92 ) ;\r\n}\r\nstatic bool F_41 ( void )\r\n{\r\nunsigned int V_93 ;\r\nV_93 = F_29 ( V_2 +\r\nV_90 ) ;\r\nreturn ! ! ( V_93 & 0x2 ) ;\r\n}\r\nstatic void F_42 ( void )\r\n{\r\nV_94 . V_95 =\r\nF_29 ( V_2 + V_96 ) ;\r\nF_32 ( 3 << 30 , V_2 + V_96 ) ;\r\nV_94 . V_97 =\r\nF_29 ( V_2 + V_45 ) ;\r\nV_94 . V_98 =\r\nF_29 ( V_2 + V_99 ) ;\r\nV_94 . V_100 =\r\nF_29 ( V_2 + V_101 ) ;\r\nV_94 . V_102 =\r\nF_29 ( V_2 + V_103 ) ;\r\n}\r\nstatic void F_43 ( void )\r\n{\r\nunsigned int V_89 , V_104 ;\r\nV_89 = F_29 ( V_2 + V_45 ) ;\r\nV_104 = ( V_89 >> V_105 ) & 0xF ;\r\nif ( V_104 == V_106 )\r\nV_89 = ( V_89 >> V_107 ) & 0xF ;\r\nelse if ( V_104 == V_108 )\r\nV_89 = ( V_89 >> V_109 ) & 0xF ;\r\nelse\r\nF_5 () ;\r\nif ( V_89 != V_110 ) {\r\nF_32 ( V_94 . V_100 ,\r\nV_2 + V_101 ) ;\r\nF_32 ( V_94 . V_98 ,\r\nV_2 + V_99 ) ;\r\nif ( V_94 . V_98 & ( 1 << 30 ) )\r\nF_44 ( 300 ) ;\r\n}\r\nF_32 ( V_94 . V_102 ,\r\nV_2 + V_103 ) ;\r\nF_32 ( V_94 . V_97 ,\r\nV_2 + V_45 ) ;\r\nF_32 ( V_94 . V_95 ,\r\nV_2 + V_96 ) ;\r\n}\r\nstatic void T_2 F_45 ( void )\r\n{\r\nF_46 ( V_111 , V_18 , V_112 ) ;\r\n}\r\nstatic void T_2 F_47 ( struct V_113 * V_114 )\r\n{\r\nstruct V_113 * V_115 ;\r\nV_2 = F_48 ( V_114 , 0 ) ;\r\nif ( ! V_2 ) {\r\nF_4 ( L_39 ) ;\r\nF_5 () ;\r\n}\r\nV_115 = F_49 ( NULL , V_116 ) ;\r\nif ( ! V_115 ) {\r\nF_4 ( L_40 ) ;\r\nF_5 () ;\r\n}\r\nV_41 = F_48 ( V_115 , 0 ) ;\r\nif ( ! V_41 ) {\r\nF_4 ( L_41 ) ;\r\nF_5 () ;\r\n}\r\nV_18 = F_50 ( V_2 , V_112 ,\r\nV_117 ) ;\r\nif ( ! V_18 )\r\nreturn;\r\nF_27 () ;\r\nF_51 ( V_84 ) ;\r\nF_7 () ;\r\nF_13 () ;\r\nF_52 ( V_2 , V_41 , V_84 , NULL ) ;\r\nF_20 () ;\r\nF_16 () ;\r\nF_53 ( V_41 , V_84 ) ;\r\nF_54 ( V_118 , V_18 , V_112 ) ;\r\nF_55 ( V_114 ) ;\r\nF_56 ( V_119 , F_15 ( V_119 ) ) ;\r\nV_120 = F_45 ;\r\nV_121 = & V_122 ;\r\n}
