parent	,	V_109
PIN_CONFIG_MICROCHIP_DIGITAL	,	V_53
gpiochip_remove	,	F_63
functions	,	V_19
pic32_pinmux_enable	,	F_12
"microchip,gpio-bank"	,	L_14
"microchip,gpio-bank property not found\n"	,	L_15
bank	,	V_35
CNF_REG	,	V_64
"   digital\n"	,	L_8
dev	,	V_27
"cannot mux pin %u to function %u\n"	,	L_2
pic32_desc_function	,	V_26
CNPU_REG	,	V_50
irq_desc	,	V_80
pic32_pinmux_get_function_name	,	F_10
ARRAY_SIZE	,	F_56
fname	,	V_25
pic32_gpio_register	,	F_65
pinconf_to_config_packed	,	F_28
pic32_pinconf_set	,	F_29
input	,	V_45
pic32_pinmux_get_function_groups	,	F_11
irq_set_handler_locked	,	F_37
of_node	,	V_106
GFP_KERNEL	,	V_90
CNEN_REG	,	V_70
pic32_gpio_banks	,	V_98
gpiochip_irqchip_add	,	F_62
handle_level_irq	,	V_110
devm_pinctrl_register	,	F_57
device_node	,	V_104
gpiochip_get_data	,	F_2
of_property_read_u32	,	F_59
irq_data_get_irq_chip_data	,	F_3
arg	,	V_48
pic32_gpio_get_direction	,	F_31
pic32_pinctrl_desc	,	V_100
ENOTSUPP	,	V_59
pic32_groups	,	V_97
PIN_CONFIG_BIAS_PULL_DOWN	,	V_51
chip	,	V_41
stat	,	V_83
devm_ioremap_resource	,	F_51
PIC32_CNCON_ON	,	V_65
d	,	V_3
i	,	V_62
irq	,	V_108
muxreg	,	V_28
pic32_pins	,	V_94
pinctrl_dev	,	V_9
config	,	V_46
platform_device	,	V_85
irq_linear_revmap	,	F_45
PIC32_SET	,	F_20
"   pulldown\n"	,	L_7
dev_dbg	,	F_13
"Failed to add IRQ chip %u: %d\n"	,	L_19
PIN_CONFIG_OUTPUT	,	V_58
ANSEL_REG	,	V_40
PIN_CONFIG_BIAS_PULL_UP	,	V_49
"Property %u not supported\n"	,	L_4
PIN_CONFIG_DRIVE_OPEN_DRAIN	,	V_55
platform_get_irq	,	F_60
ret	,	V_89
res	,	V_88
npins	,	V_95
pctldev	,	V_10
name	,	V_14
pic32_pinctrl_get_groups_count	,	F_5
"   opendrain\n"	,	L_10
generic_handle_irq	,	F_44
platform_get_resource	,	F_50
desc	,	V_81
dev_set_drvdata	,	F_49
chained_irq_exit	,	F_46
pending	,	V_77
"requesting gpio %d in bank %d with mask 0x%x\n"	,	L_3
dev_err	,	F_15
pic32_pinctrl_probe	,	F_47
param	,	V_47
pic32_functions	,	V_96
pic32_pin_group	,	V_21
pic32_gpio_driver	,	V_112
gc	,	V_36
mask	,	V_37
handle_edge_irq	,	V_75
devm_clk_get	,	F_54
pic32_gpio_direction_output	,	F_24
cnen_rise	,	V_78
pctl_to_bank	,	F_4
ngroups	,	V_11
BIT	,	F_17
pic32_pinctrl_driver	,	V_113
PINS_PER_BANK	,	V_8
num_custom_params	,	V_103
func	,	V_18
pic32_pinctrl	,	V_4
base	,	V_39
"   analog\n"	,	L_9
ENOMEM	,	V_91
pinctrl_gpio_range	,	V_32
hwirq	,	V_67
pic32_gpio_irq_ack	,	F_32
id	,	V_107
gpio_banks	,	V_7
pinconf_to_config_param	,	F_27
"clk enable failed\n"	,	L_12
"setting function %s reg 0x%x = %d\n"	,	L_1
clk	,	V_93
pic32_pinctrl_get_group_name	,	F_7
TRIS_REG	,	V_42
CNNE_REG	,	V_71
pic32_pinctrl_register	,	F_67
pic32_gpio_irq_set_type	,	F_36
chained_irq_enter	,	F_43
irq_data	,	V_2
pinconf_to_config_argument	,	F_30
status	,	V_76
CNCON_REG	,	V_66
IRQ_TYPE_NONE	,	V_111
range	,	V_33
pins	,	V_15
nbanks	,	V_99
IRQ_TYPE_EDGE_BOTH	,	V_74
for_each_set_bit	,	F_39
CNPD_REG	,	V_52
pic32_gpio_irq_handler	,	F_40
clk_prepare_enable	,	F_55
gpiochip_add_data	,	F_61
pic32_gpio_bank	,	V_1
IRQ_TYPE_EDGE_RISING	,	V_69
EINVAL	,	V_31
"setting pin %d bank %d mask 0x%x\n"	,	L_5
pic32_gpio_get	,	F_21
PIN_CONFIG_INPUT_ENABLE	,	V_57
__init	,	T_2
"   pullup\n"	,	L_6
"clk get failed\n"	,	L_11
"Failed to register pinctrl device\n"	,	L_13
num_configs	,	V_61
pic32_gpio_irq_unmask	,	F_34
data	,	V_63
pic32_gpio_set	,	F_23
"invalid microchip,gpio-bank property\n"	,	L_16
PIN_CONFIG_MICROCHIP_ANALOG	,	V_54
IRQ_TYPE_EDGE_FALLING	,	V_73
pinctrl_dev_get_drvdata	,	F_6
pdev	,	V_86
custom_params	,	V_101
pin	,	V_6
u32	,	T_1
PORT_REG	,	V_43
pic32_gpio_irq_mask	,	F_33
pctl	,	V_5
group	,	V_12
offset	,	V_34
pic32_gpio_request_enable	,	F_16
pic32_gpio_direction_input	,	F_19
resource	,	V_87
pic32_mpp_bindings	,	V_102
platform_driver_register	,	F_66
"Failed to add GPIO chip %u: %d\n"	,	L_18
pic32_gpio_irq_startup	,	F_35
PTR_ERR	,	F_53
"irq get failed\n"	,	L_17
pic32_gpio_probe	,	F_58
irqd_to_bank	,	F_1
irq_desc_get_chip	,	F_42
IRQ_TYPE_SENSE_MASK	,	V_68
nfunctions	,	V_17
pic32_gpio_set_direction	,	F_25
devm_kzalloc	,	F_48
configs	,	V_60
np	,	V_105
PIC32_CNCON_EDGE	,	V_72
irqdomain	,	V_84
num_groups	,	V_20
cnne_fall	,	V_79
pic32_pinctrl_get_group_pins	,	F_8
pic32_pinconf_get	,	F_26
reg_base	,	V_30
pic32_gpio_get_pending	,	F_38
IORESOURCE_MEM	,	V_92
value	,	V_44
irq_chip	,	V_82
gpiochip_set_chained_irqchip	,	F_64
PIC32_CLR	,	F_18
readl	,	F_22
writel	,	F_14
groups	,	V_13
pic32_pinmux_get_functions_count	,	F_9
ODCU_REG	,	V_56
gpio_chip	,	V_38
pf	,	V_24
pg	,	V_22
muxval	,	V_29
pic32_function	,	V_23
num_pins	,	V_16
irq_desc_get_handler_data	,	F_41
IS_ERR	,	F_52
