<stg><name>load<ap_uint<256>, ap_int<8>, ap_int<8>, 32u></name>


<trans_list>

<trans id="364" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="365" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="366" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="367" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="368" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="369" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="370" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="371" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="372" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="373" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="374" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="375" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="376" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="377" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="378" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="379" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="380" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="381" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="382" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="383" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="384" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="385" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="386" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="387" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="388" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="389" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="390" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="391" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="392" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="393" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="394" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="395" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="396" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="397" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="398" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="399" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="400" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="401" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="402" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="403" from="40" to="41">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="404" from="40" to="43">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="406" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="407" from="42" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="409" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="410" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="411" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="412" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="413" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="414" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="415" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="416" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="417" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="418" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="419" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="420" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="421" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="422" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="423" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="424" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="425" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="426" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="427" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="428" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="429" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="430" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="431" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="432" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="433" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="434" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="435" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="436" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="437" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="438" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="439" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="440" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="441" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="442" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="443" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="444" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="445" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="446" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="447" from="81" to="82">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="451" from="81" to="84">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="449" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="450" from="83" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="453" from="84" to="85">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="460" from="84" to="88">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="455" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="456" from="86" to="87">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="459" from="86" to="84">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="458" from="87" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="461" from="88" to="89">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="462" from="89" to="90">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="466" from="89" to="92">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="464" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="465" from="91" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="467" from="92" to="93">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="470" from="92" to="88">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="469" from="93" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="27" op_0_bw="32">
<![CDATA[
entry:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
entry:3 %p_read_3 = read i27 @_ssdm_op_Read.ap_auto.i27, i27 %p_read

]]></Node>
<StgValue><ssdm name="p_read_3"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:4 %inputs_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %inputs

]]></Node>
<StgValue><ssdm name="inputs_read"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:5 %fm_COLS_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %fm_COLS

]]></Node>
<StgValue><ssdm name="fm_COLS_read"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:6 %fm_ROWS_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %fm_ROWS

]]></Node>
<StgValue><ssdm name="fm_ROWS_read"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:8 %am_ROWS_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %am_ROWS

]]></Node>
<StgValue><ssdm name="am_ROWS_read"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:9 %write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %fm_COLS_c16, i32 %fm_COLS_read

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:11 %write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %fm_ROWS_c14, i32 %fm_ROWS_read

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:13 %write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %am_ROWS_c, i32 %am_ROWS_read

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="256" op_0_bw="64">
<![CDATA[
entry:14 %am_ram_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="am_ram_V"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="256" op_0_bw="64">
<![CDATA[
entry:15 %fm_ram_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="fm_ram_V"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="64">
<![CDATA[
entry:16 %idx_ram = alloca i64 1

]]></Node>
<StgValue><ssdm name="idx_ram"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="64">
<![CDATA[
entry:17 %count_ram = alloca i64 1

]]></Node>
<StgValue><ssdm name="count_ram"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:23 %mul_ln21 = mul i32 %fm_COLS_read, i32 %fm_ROWS_read

]]></Node>
<StgValue><ssdm name="mul_ln21"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="27" op_0_bw="27" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:24 %fm_loop_num = partselect i27 @_ssdm_op_PartSelect.i27.i32.i32.i32, i32 %mul_ln21, i32 5, i32 31

]]></Node>
<StgValue><ssdm name="fm_loop_num"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="27" op_2_bw="5">
<![CDATA[
entry:29 %shl_ln = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i27.i5, i27 %p_read_3, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="32">
<![CDATA[
entry:30 %zext_ln28 = zext i32 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln28"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:31 %add_ln28 = add i64 %zext_ln28, i64 %inputs_read

]]></Node>
<StgValue><ssdm name="add_ln28"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="59" op_0_bw="59" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:32 %trunc_ln4 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln28, i32 5, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln4"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="27" op_1_bw="27">
<![CDATA[
entry:36 %store_ln28 = store i27 0, i27 %i

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="27">
<![CDATA[
entry:25 %zext_ln21 = zext i27 %fm_loop_num

]]></Node>
<StgValue><ssdm name="zext_ln21"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="59">
<![CDATA[
entry:33 %sext_ln28 = sext i59 %trunc_ln4

]]></Node>
<StgValue><ssdm name="sext_ln28"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
entry:34 %sparse_data_addr = getelementptr i256 %sparse_data, i64 %sext_ln28

]]></Node>
<StgValue><ssdm name="sparse_data_addr"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="38" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
entry:35 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %sparse_data_addr, i32 %zext_ln21

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="118" st_id="3" stage="37" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
entry:35 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %sparse_data_addr, i32 %zext_ln21

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="119" st_id="4" stage="36" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
entry:35 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %sparse_data_addr, i32 %zext_ln21

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="120" st_id="5" stage="35" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
entry:35 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %sparse_data_addr, i32 %zext_ln21

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="121" st_id="6" stage="34" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
entry:35 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %sparse_data_addr, i32 %zext_ln21

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="122" st_id="7" stage="33" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
entry:35 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %sparse_data_addr, i32 %zext_ln21

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="123" st_id="8" stage="32" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
entry:35 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %sparse_data_addr, i32 %zext_ln21

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="124" st_id="9" stage="31" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
entry:35 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %sparse_data_addr, i32 %zext_ln21

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="125" st_id="10" stage="30" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
entry:35 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %sparse_data_addr, i32 %zext_ln21

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="126" st_id="11" stage="29" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
entry:35 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %sparse_data_addr, i32 %zext_ln21

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="127" st_id="12" stage="28" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
entry:35 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %sparse_data_addr, i32 %zext_ln21

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="128" st_id="13" stage="27" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
entry:35 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %sparse_data_addr, i32 %zext_ln21

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="129" st_id="14" stage="26" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
entry:35 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %sparse_data_addr, i32 %zext_ln21

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="130" st_id="15" stage="25" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
entry:35 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %sparse_data_addr, i32 %zext_ln21

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="131" st_id="16" stage="24" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
entry:35 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %sparse_data_addr, i32 %zext_ln21

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="132" st_id="17" stage="23" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
entry:35 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %sparse_data_addr, i32 %zext_ln21

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="133" st_id="18" stage="22" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
entry:35 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %sparse_data_addr, i32 %zext_ln21

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="134" st_id="19" stage="21" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
entry:35 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %sparse_data_addr, i32 %zext_ln21

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="135" st_id="20" stage="20" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
entry:35 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %sparse_data_addr, i32 %zext_ln21

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="136" st_id="21" stage="19" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
entry:35 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %sparse_data_addr, i32 %zext_ln21

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="137" st_id="22" stage="18" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
entry:35 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %sparse_data_addr, i32 %zext_ln21

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="138" st_id="23" stage="17" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
entry:35 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %sparse_data_addr, i32 %zext_ln21

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="139" st_id="24" stage="16" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
entry:35 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %sparse_data_addr, i32 %zext_ln21

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="140" st_id="25" stage="15" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
entry:35 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %sparse_data_addr, i32 %zext_ln21

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="141" st_id="26" stage="14" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
entry:35 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %sparse_data_addr, i32 %zext_ln21

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="142" st_id="27" stage="13" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
entry:35 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %sparse_data_addr, i32 %zext_ln21

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="143" st_id="28" stage="12" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
entry:35 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %sparse_data_addr, i32 %zext_ln21

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="144" st_id="29" stage="11" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
entry:35 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %sparse_data_addr, i32 %zext_ln21

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="145" st_id="30" stage="10" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
entry:35 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %sparse_data_addr, i32 %zext_ln21

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="146" st_id="31" stage="9" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
entry:35 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %sparse_data_addr, i32 %zext_ln21

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="147" st_id="32" stage="8" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
entry:35 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %sparse_data_addr, i32 %zext_ln21

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="148" st_id="33" stage="7" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
entry:35 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %sparse_data_addr, i32 %zext_ln21

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="149" st_id="34" stage="6" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
entry:35 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %sparse_data_addr, i32 %zext_ln21

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="150" st_id="35" stage="5" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
entry:35 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %sparse_data_addr, i32 %zext_ln21

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="151" st_id="36" stage="4" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
entry:35 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %sparse_data_addr, i32 %zext_ln21

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="152" st_id="37" stage="3" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
entry:35 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %sparse_data_addr, i32 %zext_ln21

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="153" st_id="38" stage="2" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
entry:35 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %sparse_data_addr, i32 %zext_ln21

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="154" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fm_COLS_c16, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="155" st_id="39" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
entry:2 %p_read_2 = read i27 @_ssdm_op_Read.ap_auto.i27, i27 %p_read1

]]></Node>
<StgValue><ssdm name="p_read_2"/></StgValue>
</operation>

<operation id="156" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:7 %am_COLS_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %am_COLS

]]></Node>
<StgValue><ssdm name="am_COLS_read"/></StgValue>
</operation>

<operation id="157" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fm_ROWS_c14, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="158" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %am_ROWS_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="159" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:18 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %count_stream, void @empty_9, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="160" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:19 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %idx_stream, void @empty_9, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="161" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:20 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fm_stream, void @empty_9, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="162" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:21 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %sparse_data, void @empty_15, i32 0, i32 0, void @empty_6, i32 32, i32 0, void @empty_26, void @empty_27, void @empty_6, i32 16, i32 16, i32 16, i32 16, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="163" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:22 %specpipeline_ln27 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_6

]]></Node>
<StgValue><ssdm name="specpipeline_ln27"/></StgValue>
</operation>

<operation id="164" st_id="39" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:26 %mul_ln22 = mul i32 %am_COLS_read, i32 %am_ROWS_read

]]></Node>
<StgValue><ssdm name="mul_ln22"/></StgValue>
</operation>

<operation id="165" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="27" op_0_bw="27" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:27 %am_loop_num = partselect i27 @_ssdm_op_PartSelect.i27.i32.i32.i32, i32 %mul_ln22, i32 5, i32 31

]]></Node>
<StgValue><ssdm name="am_loop_num"/></StgValue>
</operation>

<operation id="166" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="27">
<![CDATA[
entry:28 %zext_ln22 = zext i27 %am_loop_num

]]></Node>
<StgValue><ssdm name="zext_ln22"/></StgValue>
</operation>

<operation id="167" st_id="39" stage="1" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
entry:35 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %sparse_data_addr, i32 %zext_ln21

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="168" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0">
<![CDATA[
entry:37 %br_ln28 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="169" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="27" op_0_bw="27" op_1_bw="0">
<![CDATA[
for.inc.i:0 %i_4 = load i27 %i

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="170" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="27">
<![CDATA[
for.inc.i:1 %zext_ln28_1 = zext i27 %i_4

]]></Node>
<StgValue><ssdm name="zext_ln28_1"/></StgValue>
</operation>

<operation id="171" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="27" op_1_bw="27">
<![CDATA[
for.inc.i:2 %icmp_ln28 = icmp_eq  i27 %i_4, i27 %fm_loop_num

]]></Node>
<StgValue><ssdm name="icmp_ln28"/></StgValue>
</operation>

<operation id="172" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
for.inc.i:3 %add_ln28_1 = add i27 %i_4, i27 1

]]></Node>
<StgValue><ssdm name="add_ln28_1"/></StgValue>
</operation>

<operation id="173" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i:4 %br_ln28 = br i1 %icmp_ln28, void %for.inc.split.i, void %VITIS_LOOP_32_2.loopexit.i

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="174" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="27" op_1_bw="27" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split.i:4 %store_ln28 = store i27 %add_ln28_1, i27 %i

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>

<operation id="175" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="27" op_0_bw="32">
<![CDATA[
VITIS_LOOP_32_2.loopexit.i:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="176" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="27" op_2_bw="5">
<![CDATA[
VITIS_LOOP_32_2.loopexit.i:1 %shl_ln1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i27.i5, i27 %p_read_2, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="177" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_32_2.loopexit.i:2 %zext_ln32 = zext i32 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln32"/></StgValue>
</operation>

<operation id="178" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_32_2.loopexit.i:3 %add_ln32 = add i64 %zext_ln32, i64 %inputs_read

]]></Node>
<StgValue><ssdm name="add_ln32"/></StgValue>
</operation>

<operation id="179" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="59" op_0_bw="59" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_32_2.loopexit.i:4 %trunc_ln5 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln32, i32 5, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln5"/></StgValue>
</operation>

<operation id="180" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="27" op_1_bw="27">
<![CDATA[
VITIS_LOOP_32_2.loopexit.i:8 %store_ln32 = store i27 0, i27 %j

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="181" st_id="41" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="0">
<![CDATA[
for.inc.split.i:2 %sparse_data_addr_read = read i256 @_ssdm_op_Read.m_axi.p1i256, i256 %sparse_data_addr

]]></Node>
<StgValue><ssdm name="sparse_data_addr_read"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="182" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split.i:0 %specloopname_ln28 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17

]]></Node>
<StgValue><ssdm name="specloopname_ln28"/></StgValue>
</operation>

<operation id="183" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="9" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split.i:1 %fm_ram_V_addr = getelementptr i256 %fm_ram_V, i64 0, i64 %zext_ln28_1

]]></Node>
<StgValue><ssdm name="fm_ram_V_addr"/></StgValue>
</operation>

<operation id="184" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="256" op_1_bw="9">
<![CDATA[
for.inc.split.i:3 %store_ln30 = store i256 %sparse_data_addr_read, i9 %fm_ram_V_addr

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="185" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split.i:5 %br_ln28 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="186" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="59">
<![CDATA[
VITIS_LOOP_32_2.loopexit.i:5 %sext_ln32 = sext i59 %trunc_ln5

]]></Node>
<StgValue><ssdm name="sext_ln32"/></StgValue>
</operation>

<operation id="187" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
VITIS_LOOP_32_2.loopexit.i:6 %sparse_data_addr_1 = getelementptr i256 %sparse_data, i64 %sext_ln32

]]></Node>
<StgValue><ssdm name="sparse_data_addr_1"/></StgValue>
</operation>

<operation id="188" st_id="43" stage="38" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_32_2.loopexit.i:7 %empty_66 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %sparse_data_addr_1, i32 %zext_ln22

]]></Node>
<StgValue><ssdm name="empty_66"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="189" st_id="44" stage="37" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_32_2.loopexit.i:7 %empty_66 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %sparse_data_addr_1, i32 %zext_ln22

]]></Node>
<StgValue><ssdm name="empty_66"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="190" st_id="45" stage="36" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_32_2.loopexit.i:7 %empty_66 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %sparse_data_addr_1, i32 %zext_ln22

]]></Node>
<StgValue><ssdm name="empty_66"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="191" st_id="46" stage="35" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_32_2.loopexit.i:7 %empty_66 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %sparse_data_addr_1, i32 %zext_ln22

]]></Node>
<StgValue><ssdm name="empty_66"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="192" st_id="47" stage="34" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_32_2.loopexit.i:7 %empty_66 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %sparse_data_addr_1, i32 %zext_ln22

]]></Node>
<StgValue><ssdm name="empty_66"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="193" st_id="48" stage="33" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_32_2.loopexit.i:7 %empty_66 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %sparse_data_addr_1, i32 %zext_ln22

]]></Node>
<StgValue><ssdm name="empty_66"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="194" st_id="49" stage="32" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_32_2.loopexit.i:7 %empty_66 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %sparse_data_addr_1, i32 %zext_ln22

]]></Node>
<StgValue><ssdm name="empty_66"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="195" st_id="50" stage="31" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_32_2.loopexit.i:7 %empty_66 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %sparse_data_addr_1, i32 %zext_ln22

]]></Node>
<StgValue><ssdm name="empty_66"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="196" st_id="51" stage="30" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_32_2.loopexit.i:7 %empty_66 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %sparse_data_addr_1, i32 %zext_ln22

]]></Node>
<StgValue><ssdm name="empty_66"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="197" st_id="52" stage="29" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_32_2.loopexit.i:7 %empty_66 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %sparse_data_addr_1, i32 %zext_ln22

]]></Node>
<StgValue><ssdm name="empty_66"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="198" st_id="53" stage="28" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_32_2.loopexit.i:7 %empty_66 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %sparse_data_addr_1, i32 %zext_ln22

]]></Node>
<StgValue><ssdm name="empty_66"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="199" st_id="54" stage="27" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_32_2.loopexit.i:7 %empty_66 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %sparse_data_addr_1, i32 %zext_ln22

]]></Node>
<StgValue><ssdm name="empty_66"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="200" st_id="55" stage="26" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_32_2.loopexit.i:7 %empty_66 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %sparse_data_addr_1, i32 %zext_ln22

]]></Node>
<StgValue><ssdm name="empty_66"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="201" st_id="56" stage="25" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_32_2.loopexit.i:7 %empty_66 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %sparse_data_addr_1, i32 %zext_ln22

]]></Node>
<StgValue><ssdm name="empty_66"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="202" st_id="57" stage="24" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_32_2.loopexit.i:7 %empty_66 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %sparse_data_addr_1, i32 %zext_ln22

]]></Node>
<StgValue><ssdm name="empty_66"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="203" st_id="58" stage="23" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_32_2.loopexit.i:7 %empty_66 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %sparse_data_addr_1, i32 %zext_ln22

]]></Node>
<StgValue><ssdm name="empty_66"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="204" st_id="59" stage="22" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_32_2.loopexit.i:7 %empty_66 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %sparse_data_addr_1, i32 %zext_ln22

]]></Node>
<StgValue><ssdm name="empty_66"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="205" st_id="60" stage="21" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_32_2.loopexit.i:7 %empty_66 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %sparse_data_addr_1, i32 %zext_ln22

]]></Node>
<StgValue><ssdm name="empty_66"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="206" st_id="61" stage="20" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_32_2.loopexit.i:7 %empty_66 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %sparse_data_addr_1, i32 %zext_ln22

]]></Node>
<StgValue><ssdm name="empty_66"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="207" st_id="62" stage="19" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_32_2.loopexit.i:7 %empty_66 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %sparse_data_addr_1, i32 %zext_ln22

]]></Node>
<StgValue><ssdm name="empty_66"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="208" st_id="63" stage="18" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_32_2.loopexit.i:7 %empty_66 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %sparse_data_addr_1, i32 %zext_ln22

]]></Node>
<StgValue><ssdm name="empty_66"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="209" st_id="64" stage="17" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_32_2.loopexit.i:7 %empty_66 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %sparse_data_addr_1, i32 %zext_ln22

]]></Node>
<StgValue><ssdm name="empty_66"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="210" st_id="65" stage="16" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_32_2.loopexit.i:7 %empty_66 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %sparse_data_addr_1, i32 %zext_ln22

]]></Node>
<StgValue><ssdm name="empty_66"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="211" st_id="66" stage="15" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_32_2.loopexit.i:7 %empty_66 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %sparse_data_addr_1, i32 %zext_ln22

]]></Node>
<StgValue><ssdm name="empty_66"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="212" st_id="67" stage="14" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_32_2.loopexit.i:7 %empty_66 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %sparse_data_addr_1, i32 %zext_ln22

]]></Node>
<StgValue><ssdm name="empty_66"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="213" st_id="68" stage="13" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_32_2.loopexit.i:7 %empty_66 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %sparse_data_addr_1, i32 %zext_ln22

]]></Node>
<StgValue><ssdm name="empty_66"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="214" st_id="69" stage="12" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_32_2.loopexit.i:7 %empty_66 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %sparse_data_addr_1, i32 %zext_ln22

]]></Node>
<StgValue><ssdm name="empty_66"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="215" st_id="70" stage="11" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_32_2.loopexit.i:7 %empty_66 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %sparse_data_addr_1, i32 %zext_ln22

]]></Node>
<StgValue><ssdm name="empty_66"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="216" st_id="71" stage="10" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_32_2.loopexit.i:7 %empty_66 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %sparse_data_addr_1, i32 %zext_ln22

]]></Node>
<StgValue><ssdm name="empty_66"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="217" st_id="72" stage="9" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_32_2.loopexit.i:7 %empty_66 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %sparse_data_addr_1, i32 %zext_ln22

]]></Node>
<StgValue><ssdm name="empty_66"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="218" st_id="73" stage="8" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_32_2.loopexit.i:7 %empty_66 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %sparse_data_addr_1, i32 %zext_ln22

]]></Node>
<StgValue><ssdm name="empty_66"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="219" st_id="74" stage="7" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_32_2.loopexit.i:7 %empty_66 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %sparse_data_addr_1, i32 %zext_ln22

]]></Node>
<StgValue><ssdm name="empty_66"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="220" st_id="75" stage="6" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_32_2.loopexit.i:7 %empty_66 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %sparse_data_addr_1, i32 %zext_ln22

]]></Node>
<StgValue><ssdm name="empty_66"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="221" st_id="76" stage="5" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_32_2.loopexit.i:7 %empty_66 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %sparse_data_addr_1, i32 %zext_ln22

]]></Node>
<StgValue><ssdm name="empty_66"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="222" st_id="77" stage="4" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_32_2.loopexit.i:7 %empty_66 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %sparse_data_addr_1, i32 %zext_ln22

]]></Node>
<StgValue><ssdm name="empty_66"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="223" st_id="78" stage="3" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_32_2.loopexit.i:7 %empty_66 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %sparse_data_addr_1, i32 %zext_ln22

]]></Node>
<StgValue><ssdm name="empty_66"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="224" st_id="79" stage="2" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_32_2.loopexit.i:7 %empty_66 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %sparse_data_addr_1, i32 %zext_ln22

]]></Node>
<StgValue><ssdm name="empty_66"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="225" st_id="80" stage="1" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_32_2.loopexit.i:7 %empty_66 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %sparse_data_addr_1, i32 %zext_ln22

]]></Node>
<StgValue><ssdm name="empty_66"/></StgValue>
</operation>

<operation id="226" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_32_2.loopexit.i:9 %br_ln32 = br void %for.inc28.i

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="227" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="27" op_0_bw="27" op_1_bw="0">
<![CDATA[
for.inc28.i:0 %j_2 = load i27 %j

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="228" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="27">
<![CDATA[
for.inc28.i:1 %zext_ln32_1 = zext i27 %j_2

]]></Node>
<StgValue><ssdm name="zext_ln32_1"/></StgValue>
</operation>

<operation id="229" st_id="81" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="27" op_1_bw="27">
<![CDATA[
for.inc28.i:2 %icmp_ln32 = icmp_eq  i27 %j_2, i27 %am_loop_num

]]></Node>
<StgValue><ssdm name="icmp_ln32"/></StgValue>
</operation>

<operation id="230" st_id="81" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
for.inc28.i:3 %add_ln32_1 = add i27 %j_2, i27 1

]]></Node>
<StgValue><ssdm name="add_ln32_1"/></StgValue>
</operation>

<operation id="231" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc28.i:4 %br_ln32 = br i1 %icmp_ln32, void %for.inc28.split.i, void %VITIS_LOOP_36_3.loopexit.i

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>

<operation id="232" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="27" op_1_bw="27" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc28.split.i:4 %store_ln32 = store i27 %add_ln32_1, i27 %j

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="233" st_id="81" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_36_3.loopexit.i:0 %icmp_ln36 = icmp_eq  i32 %am_ROWS_read, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln36"/></StgValue>
</operation>

<operation id="234" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_36_3.loopexit.i:1 %br_ln36 = br i1 %icmp_ln36, void %for.body.i.i.i.preheader, void %VITIS_LOOP_52_5.i

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="235" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
<literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32">
<![CDATA[
for.body.i.i.i.preheader:0 %row = alloca i32 1

]]></Node>
<StgValue><ssdm name="row"/></StgValue>
</operation>

<operation id="236" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
<literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32">
<![CDATA[
for.body.i.i.i.preheader:1 %idx_num = alloca i32 1

]]></Node>
<StgValue><ssdm name="idx_num"/></StgValue>
</operation>

<operation id="237" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
<literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i.i.i.preheader:2 %store_ln36 = store i32 0, i32 %idx_num

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="238" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
<literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i.i.i.preheader:3 %store_ln36 = store i32 0, i32 %row

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="239" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
<literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0">
<![CDATA[
for.body.i.i.i.preheader:4 %br_ln36 = br void %for.body.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="240" st_id="82" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc28.split.i:2 %sparse_data_addr_1_read = read i256 @_ssdm_op_Read.m_axi.p1i256, i256 %sparse_data_addr_1

]]></Node>
<StgValue><ssdm name="sparse_data_addr_1_read"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="241" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc28.split.i:0 %specloopname_ln32 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16

]]></Node>
<StgValue><ssdm name="specloopname_ln32"/></StgValue>
</operation>

<operation id="242" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="6" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc28.split.i:1 %am_ram_V_addr = getelementptr i256 %am_ram_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="am_ram_V_addr"/></StgValue>
</operation>

<operation id="243" st_id="83" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="256" op_1_bw="6">
<![CDATA[
for.inc28.split.i:3 %store_ln34 = store i256 %sparse_data_addr_1_read, i6 %am_ram_V_addr

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="244" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0">
<![CDATA[
for.inc28.split.i:5 %br_ln32 = br void %for.inc28.i

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="245" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body.i.i.i:0 %count_num = load i32 %row

]]></Node>
<StgValue><ssdm name="count_num"/></StgValue>
</operation>

<operation id="246" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body.i.i.i:1 %idx_num_1 = load i32 %idx_num

]]></Node>
<StgValue><ssdm name="idx_num_1"/></StgValue>
</operation>

<operation id="247" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="32">
<![CDATA[
for.body.i.i.i:2 %zext_ln36 = zext i32 %count_num

]]></Node>
<StgValue><ssdm name="zext_ln36"/></StgValue>
</operation>

<operation id="248" st_id="84" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i.i.i:3 %icmp_ln36_1 = icmp_eq  i32 %count_num, i32 %am_ROWS_read

]]></Node>
<StgValue><ssdm name="icmp_ln36_1"/></StgValue>
</operation>

<operation id="249" st_id="84" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i.i.i:4 %add_ln49 = add i32 %count_num, i32 1

]]></Node>
<StgValue><ssdm name="add_ln49"/></StgValue>
</operation>

<operation id="250" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.i.i.i:5 %br_ln36 = br i1 %icmp_ln36_1, void %for.body.i.i.split.i, void %VITIS_LOOP_52_5.i.loopexit

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="251" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="6" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i.i.split.i:1 %am_ram_V_addr_1 = getelementptr i256 %am_ram_V, i64 0, i64 %zext_ln36

]]></Node>
<StgValue><ssdm name="am_ram_V_addr_1"/></StgValue>
</operation>

<operation id="252" st_id="84" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="256" op_0_bw="6">
<![CDATA[
for.body.i.i.split.i:2 %p_Val2_s = load i6 %am_ram_V_addr_1

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="253" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_52_5.i.loopexit:0 %br_ln0 = br void %VITIS_LOOP_52_5.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="254" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_52_5.i:0 %idx_num_0_lcssa_i = phi i32 0, void %VITIS_LOOP_36_3.loopexit.i, i32 %idx_num_1, void %VITIS_LOOP_52_5.i.loopexit

]]></Node>
<StgValue><ssdm name="idx_num_0_lcssa_i"/></StgValue>
</operation>

<operation id="255" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_52_5.i:1 %count_num_0_lcssa_i = phi i32 0, void %VITIS_LOOP_36_3.loopexit.i, i32 %am_ROWS_read, void %VITIS_LOOP_52_5.i.loopexit

]]></Node>
<StgValue><ssdm name="count_num_0_lcssa_i"/></StgValue>
</operation>

<operation id="256" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="27" op_0_bw="32">
<![CDATA[
VITIS_LOOP_52_5.i:2 %block = alloca i32 1

]]></Node>
<StgValue><ssdm name="block"/></StgValue>
</operation>

<operation id="257" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="27" op_0_bw="27" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_52_5.i:3 %trunc_ln6 = partselect i27 @_ssdm_op_PartSelect.i27.i32.i32.i32, i32 %fm_COLS_read, i32 5, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln6"/></StgValue>
</operation>

<operation id="258" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="27" op_1_bw="27">
<![CDATA[
VITIS_LOOP_52_5.i:4 %store_ln52 = store i27 0, i27 %block

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="259" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_52_5.i:5 %br_ln52 = br void %VITIS_LOOP_54_6.i

]]></Node>
<StgValue><ssdm name="br_ln52"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="260" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body.i.i.split.i:0 %specloopname_ln25 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25

]]></Node>
<StgValue><ssdm name="specloopname_ln25"/></StgValue>
</operation>

<operation id="261" st_id="85" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="256" op_0_bw="6">
<![CDATA[
for.body.i.i.split.i:2 %p_Val2_s = load i6 %am_ram_V_addr_1

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="262" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="256">
<![CDATA[
for.body.i.i.split.i:3 %l_val_V = trunc i256 %p_Val2_s

]]></Node>
<StgValue><ssdm name="l_val_V"/></StgValue>
</operation>

<operation id="263" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.i.i.split.i:4 %l_val_V_95 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_s, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="l_val_V_95"/></StgValue>
</operation>

<operation id="264" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.i.i.split.i:5 %l_val_V_96 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_s, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="l_val_V_96"/></StgValue>
</operation>

<operation id="265" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.i.i.split.i:6 %l_val_V_97 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_s, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="l_val_V_97"/></StgValue>
</operation>

<operation id="266" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.i.i.split.i:7 %l_val_V_98 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_s, i32 32, i32 39

]]></Node>
<StgValue><ssdm name="l_val_V_98"/></StgValue>
</operation>

<operation id="267" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.i.i.split.i:8 %l_val_V_99 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_s, i32 40, i32 47

]]></Node>
<StgValue><ssdm name="l_val_V_99"/></StgValue>
</operation>

<operation id="268" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.i.i.split.i:9 %l_val_V_100 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_s, i32 48, i32 55

]]></Node>
<StgValue><ssdm name="l_val_V_100"/></StgValue>
</operation>

<operation id="269" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.i.i.split.i:10 %l_val_V_101 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_s, i32 56, i32 63

]]></Node>
<StgValue><ssdm name="l_val_V_101"/></StgValue>
</operation>

<operation id="270" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.i.i.split.i:11 %l_val_V_102 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_s, i32 64, i32 71

]]></Node>
<StgValue><ssdm name="l_val_V_102"/></StgValue>
</operation>

<operation id="271" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.i.i.split.i:12 %l_val_V_103 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_s, i32 72, i32 79

]]></Node>
<StgValue><ssdm name="l_val_V_103"/></StgValue>
</operation>

<operation id="272" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.i.i.split.i:13 %l_val_V_104 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_s, i32 80, i32 87

]]></Node>
<StgValue><ssdm name="l_val_V_104"/></StgValue>
</operation>

<operation id="273" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.i.i.split.i:14 %l_val_V_105 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_s, i32 88, i32 95

]]></Node>
<StgValue><ssdm name="l_val_V_105"/></StgValue>
</operation>

<operation id="274" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.i.i.split.i:15 %l_val_V_106 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_s, i32 96, i32 103

]]></Node>
<StgValue><ssdm name="l_val_V_106"/></StgValue>
</operation>

<operation id="275" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.i.i.split.i:16 %l_val_V_107 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_s, i32 104, i32 111

]]></Node>
<StgValue><ssdm name="l_val_V_107"/></StgValue>
</operation>

<operation id="276" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.i.i.split.i:17 %l_val_V_108 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_s, i32 112, i32 119

]]></Node>
<StgValue><ssdm name="l_val_V_108"/></StgValue>
</operation>

<operation id="277" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.i.i.split.i:18 %l_val_V_109 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_s, i32 120, i32 127

]]></Node>
<StgValue><ssdm name="l_val_V_109"/></StgValue>
</operation>

<operation id="278" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.i.i.split.i:19 %l_val_V_110 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_s, i32 128, i32 135

]]></Node>
<StgValue><ssdm name="l_val_V_110"/></StgValue>
</operation>

<operation id="279" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.i.i.split.i:20 %l_val_V_111 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_s, i32 136, i32 143

]]></Node>
<StgValue><ssdm name="l_val_V_111"/></StgValue>
</operation>

<operation id="280" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.i.i.split.i:21 %l_val_V_112 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_s, i32 144, i32 151

]]></Node>
<StgValue><ssdm name="l_val_V_112"/></StgValue>
</operation>

<operation id="281" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.i.i.split.i:22 %l_val_V_113 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_s, i32 152, i32 159

]]></Node>
<StgValue><ssdm name="l_val_V_113"/></StgValue>
</operation>

<operation id="282" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.i.i.split.i:23 %l_val_V_114 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_s, i32 160, i32 167

]]></Node>
<StgValue><ssdm name="l_val_V_114"/></StgValue>
</operation>

<operation id="283" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.i.i.split.i:24 %l_val_V_115 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_s, i32 168, i32 175

]]></Node>
<StgValue><ssdm name="l_val_V_115"/></StgValue>
</operation>

<operation id="284" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.i.i.split.i:25 %l_val_V_116 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_s, i32 176, i32 183

]]></Node>
<StgValue><ssdm name="l_val_V_116"/></StgValue>
</operation>

<operation id="285" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.i.i.split.i:26 %l_val_V_117 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_s, i32 184, i32 191

]]></Node>
<StgValue><ssdm name="l_val_V_117"/></StgValue>
</operation>

<operation id="286" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.i.i.split.i:27 %l_val_V_118 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_s, i32 192, i32 199

]]></Node>
<StgValue><ssdm name="l_val_V_118"/></StgValue>
</operation>

<operation id="287" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.i.i.split.i:28 %l_val_V_119 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_s, i32 200, i32 207

]]></Node>
<StgValue><ssdm name="l_val_V_119"/></StgValue>
</operation>

<operation id="288" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.i.i.split.i:29 %l_val_V_120 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_s, i32 208, i32 215

]]></Node>
<StgValue><ssdm name="l_val_V_120"/></StgValue>
</operation>

<operation id="289" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.i.i.split.i:30 %l_val_V_121 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_s, i32 216, i32 223

]]></Node>
<StgValue><ssdm name="l_val_V_121"/></StgValue>
</operation>

<operation id="290" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.i.i.split.i:31 %l_val_V_122 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_s, i32 224, i32 231

]]></Node>
<StgValue><ssdm name="l_val_V_122"/></StgValue>
</operation>

<operation id="291" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.i.i.split.i:32 %l_val_V_123 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_s, i32 232, i32 239

]]></Node>
<StgValue><ssdm name="l_val_V_123"/></StgValue>
</operation>

<operation id="292" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.i.i.split.i:33 %l_val_V_124 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_s, i32 240, i32 247

]]></Node>
<StgValue><ssdm name="l_val_V_124"/></StgValue>
</operation>

<operation id="293" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.i.i.split.i:34 %l_val_V_125 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_s, i32 248, i32 255

]]></Node>
<StgValue><ssdm name="l_val_V_125"/></StgValue>
</operation>

<operation id="294" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0">
<![CDATA[
for.body.i.i.split.i:35 %br_ln41 = br void %for.body40.i

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="295" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body40.i:0 %col = phi i32 0, void %for.body.i.i.split.i, i32 %add_ln41, void %for.inc47.i

]]></Node>
<StgValue><ssdm name="col"/></StgValue>
</operation>

<operation id="296" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body40.i:1 %count = phi i32 0, void %for.body.i.i.split.i, i32 %count_3, void %for.inc47.i

]]></Node>
<StgValue><ssdm name="count"/></StgValue>
</operation>

<operation id="297" st_id="86" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body40.i:2 %icmp_ln41 = icmp_eq  i32 %col, i32 %am_COLS_read

]]></Node>
<StgValue><ssdm name="icmp_ln41"/></StgValue>
</operation>

<operation id="298" st_id="86" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body40.i:3 %add_ln41 = add i32 %col, i32 1

]]></Node>
<StgValue><ssdm name="add_ln41"/></StgValue>
</operation>

<operation id="299" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body40.i:4 %br_ln41 = br i1 %icmp_ln41, void %for.body40.split.i, void %for.inc54.loopexit.i

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="300" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body40.split.i:0 %specloopname_ln25 = specloopname void @_ssdm_op_SpecLoopName, void @empty_23

]]></Node>
<StgValue><ssdm name="specloopname_ln25"/></StgValue>
</operation>

<operation id="301" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="5" op_0_bw="32">
<![CDATA[
for.body40.split.i:1 %trunc_ln1023 = trunc i32 %col

]]></Node>
<StgValue><ssdm name="trunc_ln1023"/></StgValue>
</operation>

<operation id="302" st_id="86" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="5">
<![CDATA[
for.body40.split.i:2 %tmp_i = mux i8 @_ssdm_op_Mux.ap_auto.32i8.i5, i8 %l_val_V, i8 %l_val_V_95, i8 %l_val_V_96, i8 %l_val_V_97, i8 %l_val_V_98, i8 %l_val_V_99, i8 %l_val_V_100, i8 %l_val_V_101, i8 %l_val_V_102, i8 %l_val_V_103, i8 %l_val_V_104, i8 %l_val_V_105, i8 %l_val_V_106, i8 %l_val_V_107, i8 %l_val_V_108, i8 %l_val_V_109, i8 %l_val_V_110, i8 %l_val_V_111, i8 %l_val_V_112, i8 %l_val_V_113, i8 %l_val_V_114, i8 %l_val_V_115, i8 %l_val_V_116, i8 %l_val_V_117, i8 %l_val_V_118, i8 %l_val_V_119, i8 %l_val_V_120, i8 %l_val_V_121, i8 %l_val_V_122, i8 %l_val_V_123, i8 %l_val_V_124, i8 %l_val_V_125, i5 %trunc_ln1023

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="303" st_id="86" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body40.split.i:3 %icmp_ln1023 = icmp_eq  i8 %tmp_i, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln1023"/></StgValue>
</operation>

<operation id="304" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body40.split.i:4 %br_ln43 = br i1 %icmp_ln1023, void %if.then.i, void %for.inc47.i

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>

<operation id="305" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln1023" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
if.then.i:0 %idx_num_load = load i32 %idx_num

]]></Node>
<StgValue><ssdm name="idx_num_load"/></StgValue>
</operation>

<operation id="306" st_id="86" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln1023" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then.i:1 %count_2 = add i32 %count, i32 1

]]></Node>
<StgValue><ssdm name="count_2"/></StgValue>
</operation>

<operation id="307" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln1023" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="8" op_0_bw="32">
<![CDATA[
if.then.i:2 %trunc_ln46 = trunc i32 %col

]]></Node>
<StgValue><ssdm name="trunc_ln46"/></StgValue>
</operation>

<operation id="308" st_id="86" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln1023" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then.i:3 %idx_num_2 = add i32 %idx_num_load, i32 1

]]></Node>
<StgValue><ssdm name="idx_num_2"/></StgValue>
</operation>

<operation id="309" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln1023" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="64" op_0_bw="32">
<![CDATA[
if.then.i:4 %zext_ln46 = zext i32 %idx_num_load

]]></Node>
<StgValue><ssdm name="zext_ln46"/></StgValue>
</operation>

<operation id="310" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln1023" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i:5 %idx_ram_addr = getelementptr i8 %idx_ram, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="idx_ram_addr"/></StgValue>
</operation>

<operation id="311" st_id="86" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln1023" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
if.then.i:6 %store_ln46 = store i8 %trunc_ln46, i7 %idx_ram_addr

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="312" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln1023" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.then.i:7 %store_ln47 = store i32 %idx_num_2, i32 %idx_num

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="313" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln1023" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0">
<![CDATA[
if.then.i:8 %br_ln47 = br void %for.inc47.i

]]></Node>
<StgValue><ssdm name="br_ln47"/></StgValue>
</operation>

<operation id="314" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="8" op_0_bw="32">
<![CDATA[
for.inc54.loopexit.i:0 %trunc_ln49 = trunc i32 %count

]]></Node>
<StgValue><ssdm name="trunc_ln49"/></StgValue>
</operation>

<operation id="315" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc54.loopexit.i:1 %count_ram_addr = getelementptr i8 %count_ram, i64 0, i64 %zext_ln36

]]></Node>
<StgValue><ssdm name="count_ram_addr"/></StgValue>
</operation>

<operation id="316" st_id="86" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
for.inc54.loopexit.i:2 %store_ln49 = store i8 %trunc_ln49, i5 %count_ram_addr

]]></Node>
<StgValue><ssdm name="store_ln49"/></StgValue>
</operation>

<operation id="317" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc54.loopexit.i:3 %store_ln36 = store i32 %add_ln49, i32 %row

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="318" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0">
<![CDATA[
for.inc54.loopexit.i:4 %br_ln36 = br void %for.body.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="319" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc47.i:0 %count_3 = phi i32 %count_2, void %if.then.i, i32 %count, void %for.body40.split.i

]]></Node>
<StgValue><ssdm name="count_3"/></StgValue>
</operation>

<operation id="320" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0">
<![CDATA[
for.inc47.i:1 %br_ln41 = br void %for.body40.i

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="321" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="27" op_0_bw="27" op_1_bw="0">
<![CDATA[
VITIS_LOOP_54_6.i:0 %block_3 = load i27 %block

]]></Node>
<StgValue><ssdm name="block_3"/></StgValue>
</operation>

<operation id="322" st_id="88" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="27" op_1_bw="27">
<![CDATA[
VITIS_LOOP_54_6.i:1 %icmp_ln52 = icmp_eq  i27 %block_3, i27 %trunc_ln6

]]></Node>
<StgValue><ssdm name="icmp_ln52"/></StgValue>
</operation>

<operation id="323" st_id="88" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
VITIS_LOOP_54_6.i:2 %block_4 = add i27 %block_3, i27 1

]]></Node>
<StgValue><ssdm name="block_4"/></StgValue>
</operation>

<operation id="324" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_54_6.i:3 %br_ln52 = br i1 %icmp_ln52, void %VITIS_LOOP_54_6.split.i, void %load<ap_uint<256>, ap_int<8>, ap_int<8>, 32u>.exit

]]></Node>
<StgValue><ssdm name="br_ln52"/></StgValue>
</operation>

<operation id="325" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_54_6.split.i:0 %specloopname_ln52 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13

]]></Node>
<StgValue><ssdm name="specloopname_ln52"/></StgValue>
</operation>

<operation id="326" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="4" op_0_bw="27">
<![CDATA[
VITIS_LOOP_54_6.split.i:1 %empty_67 = trunc i27 %block_3

]]></Node>
<StgValue><ssdm name="empty_67"/></StgValue>
</operation>

<operation id="327" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="9" op_0_bw="9" op_1_bw="4" op_2_bw="5">
<![CDATA[
VITIS_LOOP_54_6.split.i:2 %mul72_i = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 %empty_67, i5 0

]]></Node>
<StgValue><ssdm name="mul72_i"/></StgValue>
</operation>

<operation id="328" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_54_6.split.i:3 %br_ln54 = br void %for.body.i.i32.i

]]></Node>
<StgValue><ssdm name="br_ln54"/></StgValue>
</operation>

<operation id="329" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="0">
<![CDATA[
load<ap_uint<256>, ap_int<8>, ap_int<8>, 32u>.exit:0 %ret_ln50 = ret

]]></Node>
<StgValue><ssdm name="ret_ln50"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="330" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="31" op_3_bw="0">
<![CDATA[
for.body.i.i32.i:0 %i_2 = phi i31 0, void %VITIS_LOOP_54_6.split.i, i31 %add_ln54, void %for.body.i.i32.split.i

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="331" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="64" op_0_bw="31">
<![CDATA[
for.body.i.i32.i:1 %zext_ln54 = zext i31 %i_2

]]></Node>
<StgValue><ssdm name="zext_ln54"/></StgValue>
</operation>

<operation id="332" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="31">
<![CDATA[
for.body.i.i32.i:2 %zext_ln54_1 = zext i31 %i_2

]]></Node>
<StgValue><ssdm name="zext_ln54_1"/></StgValue>
</operation>

<operation id="333" st_id="89" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i.i32.i:3 %icmp_ln54 = icmp_slt  i32 %zext_ln54_1, i32 %idx_num_0_lcssa_i

]]></Node>
<StgValue><ssdm name="icmp_ln54"/></StgValue>
</operation>

<operation id="334" st_id="89" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.body.i.i32.i:4 %add_ln54 = add i31 %i_2, i31 1

]]></Node>
<StgValue><ssdm name="add_ln54"/></StgValue>
</operation>

<operation id="335" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.i.i32.i:5 %br_ln54 = br i1 %icmp_ln54, void %for.inc91.i.preheader, void %for.body.i.i32.split.i

]]></Node>
<StgValue><ssdm name="br_ln54"/></StgValue>
</operation>

<operation id="336" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i.i32.split.i:1 %idx_ram_addr_1 = getelementptr i8 %idx_ram, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="idx_ram_addr_1"/></StgValue>
</operation>

<operation id="337" st_id="89" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="8" op_0_bw="7">
<![CDATA[
for.body.i.i32.split.i:2 %col_1 = load i7 %idx_ram_addr_1

]]></Node>
<StgValue><ssdm name="col_1"/></StgValue>
</operation>

<operation id="338" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0">
<![CDATA[
for.inc91.i.preheader:0 %br_ln61 = br void %for.inc91.i

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="339" st_id="90" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="8" op_0_bw="7">
<![CDATA[
for.body.i.i32.split.i:2 %col_1 = load i7 %idx_ram_addr_1

]]></Node>
<StgValue><ssdm name="col_1"/></StgValue>
</operation>

<operation id="340" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="9" op_0_bw="8">
<![CDATA[
for.body.i.i32.split.i:3 %zext_ln56 = zext i8 %col_1

]]></Node>
<StgValue><ssdm name="zext_ln56"/></StgValue>
</operation>

<operation id="341" st_id="90" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body.i.i32.split.i:5 %add_ln58 = add i9 %mul72_i, i9 %zext_ln56

]]></Node>
<StgValue><ssdm name="add_ln58"/></StgValue>
</operation>

<operation id="342" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="9">
<![CDATA[
for.body.i.i32.split.i:6 %zext_ln58 = zext i9 %add_ln58

]]></Node>
<StgValue><ssdm name="zext_ln58"/></StgValue>
</operation>

<operation id="343" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="9" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i.i32.split.i:7 %fm_ram_V_addr_1 = getelementptr i256 %fm_ram_V, i64 0, i64 %zext_ln58

]]></Node>
<StgValue><ssdm name="fm_ram_V_addr_1"/></StgValue>
</operation>

<operation id="344" st_id="90" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="256" op_0_bw="9">
<![CDATA[
for.body.i.i32.split.i:8 %p_Val2_2 = load i9 %fm_ram_V_addr_1

]]></Node>
<StgValue><ssdm name="p_Val2_2"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="345" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body.i.i32.split.i:0 %specloopname_ln54 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln54"/></StgValue>
</operation>

<operation id="346" st_id="91" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body.i.i32.split.i:4 %write_ln57 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %idx_stream, i8 %col_1

]]></Node>
<StgValue><ssdm name="write_ln57"/></StgValue>
</operation>

<operation id="347" st_id="91" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="256" op_0_bw="9">
<![CDATA[
for.body.i.i32.split.i:8 %p_Val2_2 = load i9 %fm_ram_V_addr_1

]]></Node>
<StgValue><ssdm name="p_Val2_2"/></StgValue>
</operation>

<operation id="348" st_id="91" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256">
<![CDATA[
for.body.i.i32.split.i:9 %write_ln59 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fm_stream, i256 %p_Val2_2

]]></Node>
<StgValue><ssdm name="write_ln59"/></StgValue>
</operation>

<operation id="349" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="0">
<![CDATA[
for.body.i.i32.split.i:10 %br_ln54 = br void %for.body.i.i32.i

]]></Node>
<StgValue><ssdm name="br_ln54"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="350" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="31" op_3_bw="0">
<![CDATA[
for.inc91.i:0 %j_1 = phi i31 %add_ln61, void %for.inc91.split.i, i31 0, void %for.inc91.i.preheader

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="351" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="64" op_0_bw="31">
<![CDATA[
for.inc91.i:1 %zext_ln61 = zext i31 %j_1

]]></Node>
<StgValue><ssdm name="zext_ln61"/></StgValue>
</operation>

<operation id="352" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="31">
<![CDATA[
for.inc91.i:2 %zext_ln61_1 = zext i31 %j_1

]]></Node>
<StgValue><ssdm name="zext_ln61_1"/></StgValue>
</operation>

<operation id="353" st_id="92" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc91.i:3 %icmp_ln61 = icmp_slt  i32 %zext_ln61_1, i32 %count_num_0_lcssa_i

]]></Node>
<StgValue><ssdm name="icmp_ln61"/></StgValue>
</operation>

<operation id="354" st_id="92" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc91.i:4 %add_ln61 = add i31 %j_1, i31 1

]]></Node>
<StgValue><ssdm name="add_ln61"/></StgValue>
</operation>

<operation id="355" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc91.i:5 %br_ln61 = br i1 %icmp_ln61, void %for.inc94.loopexit.i, void %for.inc91.split.i

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>

<operation id="356" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc91.split.i:1 %count_ram_addr_1 = getelementptr i8 %count_ram, i64 0, i64 %zext_ln61

]]></Node>
<StgValue><ssdm name="count_ram_addr_1"/></StgValue>
</operation>

<operation id="357" st_id="92" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="8" op_0_bw="5">
<![CDATA[
for.inc91.split.i:2 %count_ram_load = load i5 %count_ram_addr_1

]]></Node>
<StgValue><ssdm name="count_ram_load"/></StgValue>
</operation>

<operation id="358" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="27" op_1_bw="27" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc94.loopexit.i:0 %store_ln52 = store i27 %block_4, i27 %block

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="359" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="0">
<![CDATA[
for.inc94.loopexit.i:1 %br_ln52 = br void %VITIS_LOOP_54_6.i

]]></Node>
<StgValue><ssdm name="br_ln52"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="360" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc91.split.i:0 %specloopname_ln61 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12

]]></Node>
<StgValue><ssdm name="specloopname_ln61"/></StgValue>
</operation>

<operation id="361" st_id="93" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="8" op_0_bw="5">
<![CDATA[
for.inc91.split.i:2 %count_ram_load = load i5 %count_ram_addr_1

]]></Node>
<StgValue><ssdm name="count_ram_load"/></StgValue>
</operation>

<operation id="362" st_id="93" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc91.split.i:3 %write_ln64 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %count_stream, i8 %count_ram_load

]]></Node>
<StgValue><ssdm name="write_ln64"/></StgValue>
</operation>

<operation id="363" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="0">
<![CDATA[
for.inc91.split.i:4 %br_ln61 = br void %for.inc91.i

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
