#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_4.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : out:GPIO_io(27)_$out.outpad[0] (.output clocked by Sys_Clk0)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                0.000     0.000
clock source latency                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                          1.211     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_4.QCK[0] (Q_FRAG)                       0.000     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_4.QZ[0] (Q_FRAG) [clock-to-output]      1.701     2.912
$iopadmap$top.GPIO_io[27].O_EN[0] (BIDIR_CELL)                                            0.000     2.912
$iopadmap$top.GPIO_io[27].O_PAD_$out[0] (BIDIR_CELL)                                     11.321    14.233
out:GPIO_io(27)_$out.outpad[0] (.output)                                                  0.000    14.233
data arrival time                                                                                  14.233

clock Sys_Clk0 (rise edge)                                                                0.000     0.000
clock source latency                                                                      0.000     0.000
clock uncertainty                                                                         0.000     0.000
output external delay                                                                     0.000     0.000
data required time                                                                                  0.000
---------------------------------------------------------------------------------------------------------
data required time                                                                                  0.000
data arrival time                                                                                 -14.233
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -14.233


#Path 2
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : out:GPIO_io(31)_$out.outpad[0] (.output clocked by Sys_Clk0)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                              0.000     0.000
clock source latency                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                        0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                        1.211     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q.QCK[0] (Q_FRAG)                       0.000     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]      1.701     2.912
$iopadmap$top.GPIO_io[31].O_EN[0] (BIDIR_CELL)                                          0.000     2.912
$iopadmap$top.GPIO_io[31].O_PAD_$out[0] (BIDIR_CELL)                                   11.321    14.233
out:GPIO_io(31)_$out.outpad[0] (.output)                                                0.000    14.233
data arrival time                                                                                14.233

clock Sys_Clk0 (rise edge)                                                              0.000     0.000
clock source latency                                                                    0.000     0.000
clock uncertainty                                                                       0.000     0.000
output external delay                                                                   0.000     0.000
data required time                                                                                0.000
-------------------------------------------------------------------------------------------------------
data required time                                                                                0.000
data arrival time                                                                               -14.233
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                -14.233


#Path 3
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_9.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : out:GPIO_io(22)_$out.outpad[0] (.output clocked by Sys_Clk0)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                0.000     0.000
clock source latency                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                          1.211     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_9.QCK[0] (Q_FRAG)                       0.000     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_9.QZ[0] (Q_FRAG) [clock-to-output]      1.701     2.912
$iopadmap$top.GPIO_io[22].O_EN[0] (BIDIR_CELL)                                            0.000     2.912
$iopadmap$top.GPIO_io[22].O_PAD_$out[0] (BIDIR_CELL)                                     11.321    14.233
out:GPIO_io(22)_$out.outpad[0] (.output)                                                  0.000    14.233
data arrival time                                                                                  14.233

clock Sys_Clk0 (rise edge)                                                                0.000     0.000
clock source latency                                                                      0.000     0.000
clock uncertainty                                                                         0.000     0.000
output external delay                                                                     0.000     0.000
data required time                                                                                  0.000
---------------------------------------------------------------------------------------------------------
data required time                                                                                  0.000
data arrival time                                                                                 -14.233
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -14.233


#Path 4
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_8.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : out:GPIO_io(23)_$out.outpad[0] (.output clocked by Sys_Clk0)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                0.000     0.000
clock source latency                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                          1.211     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_8.QCK[0] (Q_FRAG)                       0.000     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_8.QZ[0] (Q_FRAG) [clock-to-output]      1.701     2.912
$iopadmap$top.GPIO_io[23].O_EN[0] (BIDIR_CELL)                                            0.000     2.912
$iopadmap$top.GPIO_io[23].O_PAD_$out[0] (BIDIR_CELL)                                     11.321    14.233
out:GPIO_io(23)_$out.outpad[0] (.output)                                                  0.000    14.233
data arrival time                                                                                  14.233

clock Sys_Clk0 (rise edge)                                                                0.000     0.000
clock source latency                                                                      0.000     0.000
clock uncertainty                                                                         0.000     0.000
output external delay                                                                     0.000     0.000
data required time                                                                                  0.000
---------------------------------------------------------------------------------------------------------
data required time                                                                                  0.000
data arrival time                                                                                 -14.233
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -14.233


#Path 5
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_7.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : out:GPIO_io(24)_$out.outpad[0] (.output clocked by Sys_Clk0)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                0.000     0.000
clock source latency                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                          1.211     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_7.QCK[0] (Q_FRAG)                       0.000     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_7.QZ[0] (Q_FRAG) [clock-to-output]      1.701     2.912
$iopadmap$top.GPIO_io[24].O_EN[0] (BIDIR_CELL)                                            0.000     2.912
$iopadmap$top.GPIO_io[24].O_PAD_$out[0] (BIDIR_CELL)                                     11.321    14.233
out:GPIO_io(24)_$out.outpad[0] (.output)                                                  0.000    14.233
data arrival time                                                                                  14.233

clock Sys_Clk0 (rise edge)                                                                0.000     0.000
clock source latency                                                                      0.000     0.000
clock uncertainty                                                                         0.000     0.000
output external delay                                                                     0.000     0.000
data required time                                                                                  0.000
---------------------------------------------------------------------------------------------------------
data required time                                                                                  0.000
data arrival time                                                                                 -14.233
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -14.233


#Path 6
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_6.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : out:GPIO_io(25)_$out.outpad[0] (.output clocked by Sys_Clk0)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                0.000     0.000
clock source latency                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                          1.211     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_6.QCK[0] (Q_FRAG)                       0.000     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_6.QZ[0] (Q_FRAG) [clock-to-output]      1.701     2.912
$iopadmap$top.GPIO_io[25].O_EN[0] (BIDIR_CELL)                                            0.000     2.912
$iopadmap$top.GPIO_io[25].O_PAD_$out[0] (BIDIR_CELL)                                     11.321    14.233
out:GPIO_io(25)_$out.outpad[0] (.output)                                                  0.000    14.233
data arrival time                                                                                  14.233

clock Sys_Clk0 (rise edge)                                                                0.000     0.000
clock source latency                                                                      0.000     0.000
clock uncertainty                                                                         0.000     0.000
output external delay                                                                     0.000     0.000
data required time                                                                                  0.000
---------------------------------------------------------------------------------------------------------
data required time                                                                                  0.000
data arrival time                                                                                 -14.233
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -14.233


#Path 7
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_5.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : out:GPIO_io(26)_$out.outpad[0] (.output clocked by Sys_Clk0)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                0.000     0.000
clock source latency                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                          1.211     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_5.QCK[0] (Q_FRAG)                       0.000     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_5.QZ[0] (Q_FRAG) [clock-to-output]      1.701     2.912
$iopadmap$top.GPIO_io[26].O_EN[0] (BIDIR_CELL)                                            0.000     2.912
$iopadmap$top.GPIO_io[26].O_PAD_$out[0] (BIDIR_CELL)                                     11.321    14.233
out:GPIO_io(26)_$out.outpad[0] (.output)                                                  0.000    14.233
data arrival time                                                                                  14.233

clock Sys_Clk0 (rise edge)                                                                0.000     0.000
clock source latency                                                                      0.000     0.000
clock uncertainty                                                                         0.000     0.000
output external delay                                                                     0.000     0.000
data required time                                                                                  0.000
---------------------------------------------------------------------------------------------------------
data required time                                                                                  0.000
data arrival time                                                                                 -14.233
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -14.233


#Path 8
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_31.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : out:GPIO_io(0)_$out.outpad[0] (.output clocked by Sys_Clk0)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                           0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                           1.211     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_31.QCK[0] (Q_FRAG)                       0.000     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_31.QZ[0] (Q_FRAG) [clock-to-output]      1.701     2.912
$iopadmap$top.GPIO_io[0].O_EN[0] (BIDIR_CELL)                                              0.000     2.912
$iopadmap$top.GPIO_io[0].O_PAD_$out[0] (BIDIR_CELL)                                       11.321    14.233
out:GPIO_io(0)_$out.outpad[0] (.output)                                                    0.000    14.233
data arrival time                                                                                   14.233

clock Sys_Clk0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                       0.000     0.000
clock uncertainty                                                                          0.000     0.000
output external delay                                                                      0.000     0.000
data required time                                                                                   0.000
----------------------------------------------------------------------------------------------------------
data required time                                                                                   0.000
data arrival time                                                                                  -14.233
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -14.233


#Path 9
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_30.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : out:GPIO_io(1)_$out.outpad[0] (.output clocked by Sys_Clk0)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                           0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                           1.211     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_30.QCK[0] (Q_FRAG)                       0.000     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_30.QZ[0] (Q_FRAG) [clock-to-output]      1.701     2.912
$iopadmap$top.GPIO_io[1].O_EN[0] (BIDIR_CELL)                                              0.000     2.912
$iopadmap$top.GPIO_io[1].O_PAD_$out[0] (BIDIR_CELL)                                       11.321    14.233
out:GPIO_io(1)_$out.outpad[0] (.output)                                                    0.000    14.233
data arrival time                                                                                   14.233

clock Sys_Clk0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                       0.000     0.000
clock uncertainty                                                                          0.000     0.000
output external delay                                                                      0.000     0.000
data required time                                                                                   0.000
----------------------------------------------------------------------------------------------------------
data required time                                                                                   0.000
data arrival time                                                                                  -14.233
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -14.233


#Path 10
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_3.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : out:GPIO_io(28)_$out.outpad[0] (.output clocked by Sys_Clk0)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                0.000     0.000
clock source latency                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                          1.211     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_3.QCK[0] (Q_FRAG)                       0.000     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_3.QZ[0] (Q_FRAG) [clock-to-output]      1.701     2.912
$iopadmap$top.GPIO_io[28].O_EN[0] (BIDIR_CELL)                                            0.000     2.912
$iopadmap$top.GPIO_io[28].O_PAD_$out[0] (BIDIR_CELL)                                     11.321    14.233
out:GPIO_io(28)_$out.outpad[0] (.output)                                                  0.000    14.233
data arrival time                                                                                  14.233

clock Sys_Clk0 (rise edge)                                                                0.000     0.000
clock source latency                                                                      0.000     0.000
clock uncertainty                                                                         0.000     0.000
output external delay                                                                     0.000     0.000
data required time                                                                                  0.000
---------------------------------------------------------------------------------------------------------
data required time                                                                                  0.000
data arrival time                                                                                 -14.233
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -14.233


#Path 11
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_29.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : out:GPIO_io(2)_$out.outpad[0] (.output clocked by Sys_Clk0)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                           0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                           1.211     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_29.QCK[0] (Q_FRAG)                       0.000     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_29.QZ[0] (Q_FRAG) [clock-to-output]      1.701     2.912
$iopadmap$top.GPIO_io[2].O_EN[0] (BIDIR_CELL)                                              0.000     2.912
$iopadmap$top.GPIO_io[2].O_PAD_$out[0] (BIDIR_CELL)                                       11.321    14.233
out:GPIO_io(2)_$out.outpad[0] (.output)                                                    0.000    14.233
data arrival time                                                                                   14.233

clock Sys_Clk0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                       0.000     0.000
clock uncertainty                                                                          0.000     0.000
output external delay                                                                      0.000     0.000
data required time                                                                                   0.000
----------------------------------------------------------------------------------------------------------
data required time                                                                                   0.000
data arrival time                                                                                  -14.233
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -14.233


#Path 12
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_28.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : out:GPIO_io(3)_$out.outpad[0] (.output clocked by Sys_Clk0)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                           0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                           1.211     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_28.QCK[0] (Q_FRAG)                       0.000     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_28.QZ[0] (Q_FRAG) [clock-to-output]      1.701     2.912
$iopadmap$top.GPIO_io[3].O_EN[0] (BIDIR_CELL)                                              0.000     2.912
$iopadmap$top.GPIO_io[3].O_PAD_$out[0] (BIDIR_CELL)                                       11.321    14.233
out:GPIO_io(3)_$out.outpad[0] (.output)                                                    0.000    14.233
data arrival time                                                                                   14.233

clock Sys_Clk0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                       0.000     0.000
clock uncertainty                                                                          0.000     0.000
output external delay                                                                      0.000     0.000
data required time                                                                                   0.000
----------------------------------------------------------------------------------------------------------
data required time                                                                                   0.000
data arrival time                                                                                  -14.233
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -14.233


#Path 13
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_27.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : out:GPIO_io(4)_$out.outpad[0] (.output clocked by Sys_Clk0)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                           0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                           1.211     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_27.QCK[0] (Q_FRAG)                       0.000     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_27.QZ[0] (Q_FRAG) [clock-to-output]      1.701     2.912
$iopadmap$top.GPIO_io[4].O_EN[0] (BIDIR_CELL)                                              0.000     2.912
$iopadmap$top.GPIO_io[4].O_PAD_$out[0] (BIDIR_CELL)                                       11.321    14.233
out:GPIO_io(4)_$out.outpad[0] (.output)                                                    0.000    14.233
data arrival time                                                                                   14.233

clock Sys_Clk0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                       0.000     0.000
clock uncertainty                                                                          0.000     0.000
output external delay                                                                      0.000     0.000
data required time                                                                                   0.000
----------------------------------------------------------------------------------------------------------
data required time                                                                                   0.000
data arrival time                                                                                  -14.233
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -14.233


#Path 14
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_26.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : out:GPIO_io(5)_$out.outpad[0] (.output clocked by Sys_Clk0)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                           0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                           1.211     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_26.QCK[0] (Q_FRAG)                       0.000     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_26.QZ[0] (Q_FRAG) [clock-to-output]      1.701     2.912
$iopadmap$top.GPIO_io[5].O_EN[0] (BIDIR_CELL)                                              0.000     2.912
$iopadmap$top.GPIO_io[5].O_PAD_$out[0] (BIDIR_CELL)                                       11.321    14.233
out:GPIO_io(5)_$out.outpad[0] (.output)                                                    0.000    14.233
data arrival time                                                                                   14.233

clock Sys_Clk0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                       0.000     0.000
clock uncertainty                                                                          0.000     0.000
output external delay                                                                      0.000     0.000
data required time                                                                                   0.000
----------------------------------------------------------------------------------------------------------
data required time                                                                                   0.000
data arrival time                                                                                  -14.233
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -14.233


#Path 15
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_25.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : out:GPIO_io(6)_$out.outpad[0] (.output clocked by Sys_Clk0)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                           0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                           1.211     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_25.QCK[0] (Q_FRAG)                       0.000     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_25.QZ[0] (Q_FRAG) [clock-to-output]      1.701     2.912
$iopadmap$top.GPIO_io[6].O_EN[0] (BIDIR_CELL)                                              0.000     2.912
$iopadmap$top.GPIO_io[6].O_PAD_$out[0] (BIDIR_CELL)                                       11.321    14.233
out:GPIO_io(6)_$out.outpad[0] (.output)                                                    0.000    14.233
data arrival time                                                                                   14.233

clock Sys_Clk0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                       0.000     0.000
clock uncertainty                                                                          0.000     0.000
output external delay                                                                      0.000     0.000
data required time                                                                                   0.000
----------------------------------------------------------------------------------------------------------
data required time                                                                                   0.000
data arrival time                                                                                  -14.233
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -14.233


#Path 16
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_24.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : out:GPIO_io(7)_$out.outpad[0] (.output clocked by Sys_Clk0)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                           0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                           1.211     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_24.QCK[0] (Q_FRAG)                       0.000     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_24.QZ[0] (Q_FRAG) [clock-to-output]      1.701     2.912
$iopadmap$top.GPIO_io[7].O_EN[0] (BIDIR_CELL)                                              0.000     2.912
$iopadmap$top.GPIO_io[7].O_PAD_$out[0] (BIDIR_CELL)                                       11.321    14.233
out:GPIO_io(7)_$out.outpad[0] (.output)                                                    0.000    14.233
data arrival time                                                                                   14.233

clock Sys_Clk0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                       0.000     0.000
clock uncertainty                                                                          0.000     0.000
output external delay                                                                      0.000     0.000
data required time                                                                                   0.000
----------------------------------------------------------------------------------------------------------
data required time                                                                                   0.000
data arrival time                                                                                  -14.233
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -14.233


#Path 17
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_22.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : out:GPIO_io(9)_$out.outpad[0] (.output clocked by Sys_Clk0)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                           0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                           1.211     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_22.QCK[0] (Q_FRAG)                       0.000     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_22.QZ[0] (Q_FRAG) [clock-to-output]      1.701     2.912
$iopadmap$top.GPIO_io[9].O_EN[0] (BIDIR_CELL)                                              0.000     2.912
$iopadmap$top.GPIO_io[9].O_PAD_$out[0] (BIDIR_CELL)                                       11.321    14.233
out:GPIO_io(9)_$out.outpad[0] (.output)                                                    0.000    14.233
data arrival time                                                                                   14.233

clock Sys_Clk0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                       0.000     0.000
clock uncertainty                                                                          0.000     0.000
output external delay                                                                      0.000     0.000
data required time                                                                                   0.000
----------------------------------------------------------------------------------------------------------
data required time                                                                                   0.000
data arrival time                                                                                  -14.233
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -14.233


#Path 18
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_1.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : out:GPIO_io(30)_$out.outpad[0] (.output clocked by Sys_Clk0)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                0.000     0.000
clock source latency                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                          1.211     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_1.QCK[0] (Q_FRAG)                       0.000     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_1.QZ[0] (Q_FRAG) [clock-to-output]      1.701     2.912
$iopadmap$top.GPIO_io[30].O_EN[0] (BIDIR_CELL)                                            0.000     2.912
$iopadmap$top.GPIO_io[30].O_PAD_$out[0] (BIDIR_CELL)                                     11.321    14.233
out:GPIO_io(30)_$out.outpad[0] (.output)                                                  0.000    14.233
data arrival time                                                                                  14.233

clock Sys_Clk0 (rise edge)                                                                0.000     0.000
clock source latency                                                                      0.000     0.000
clock uncertainty                                                                         0.000     0.000
output external delay                                                                     0.000     0.000
data required time                                                                                  0.000
---------------------------------------------------------------------------------------------------------
data required time                                                                                  0.000
data arrival time                                                                                 -14.233
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -14.233


#Path 19
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_10.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : out:GPIO_io(21)_$out.outpad[0] (.output clocked by Sys_Clk0)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                           0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                           1.211     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_10.QCK[0] (Q_FRAG)                       0.000     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_10.QZ[0] (Q_FRAG) [clock-to-output]      1.701     2.912
$iopadmap$top.GPIO_io[21].O_EN[0] (BIDIR_CELL)                                             0.000     2.912
$iopadmap$top.GPIO_io[21].O_PAD_$out[0] (BIDIR_CELL)                                      11.321    14.233
out:GPIO_io(21)_$out.outpad[0] (.output)                                                   0.000    14.233
data arrival time                                                                                   14.233

clock Sys_Clk0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                       0.000     0.000
clock uncertainty                                                                          0.000     0.000
output external delay                                                                      0.000     0.000
data required time                                                                                   0.000
----------------------------------------------------------------------------------------------------------
data required time                                                                                   0.000
data arrival time                                                                                  -14.233
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -14.233


#Path 20
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_11.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : out:GPIO_io(20)_$out.outpad[0] (.output clocked by Sys_Clk0)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                           0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                           1.211     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_11.QCK[0] (Q_FRAG)                       0.000     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_11.QZ[0] (Q_FRAG) [clock-to-output]      1.701     2.912
$iopadmap$top.GPIO_io[20].O_EN[0] (BIDIR_CELL)                                             0.000     2.912
$iopadmap$top.GPIO_io[20].O_PAD_$out[0] (BIDIR_CELL)                                      11.321    14.233
out:GPIO_io(20)_$out.outpad[0] (.output)                                                   0.000    14.233
data arrival time                                                                                   14.233

clock Sys_Clk0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                       0.000     0.000
clock uncertainty                                                                          0.000     0.000
output external delay                                                                      0.000     0.000
data required time                                                                                   0.000
----------------------------------------------------------------------------------------------------------
data required time                                                                                   0.000
data arrival time                                                                                  -14.233
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -14.233


#Path 21
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_12.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : out:GPIO_io(19)_$out.outpad[0] (.output clocked by Sys_Clk0)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                           0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                           1.211     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_12.QCK[0] (Q_FRAG)                       0.000     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_12.QZ[0] (Q_FRAG) [clock-to-output]      1.701     2.912
$iopadmap$top.GPIO_io[19].O_EN[0] (BIDIR_CELL)                                             0.000     2.912
$iopadmap$top.GPIO_io[19].O_PAD_$out[0] (BIDIR_CELL)                                      11.321    14.233
out:GPIO_io(19)_$out.outpad[0] (.output)                                                   0.000    14.233
data arrival time                                                                                   14.233

clock Sys_Clk0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                       0.000     0.000
clock uncertainty                                                                          0.000     0.000
output external delay                                                                      0.000     0.000
data required time                                                                                   0.000
----------------------------------------------------------------------------------------------------------
data required time                                                                                   0.000
data arrival time                                                                                  -14.233
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -14.233


#Path 22
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_13.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : out:GPIO_io(18)_$out.outpad[0] (.output clocked by Sys_Clk0)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                           0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                           1.211     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_13.QCK[0] (Q_FRAG)                       0.000     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_13.QZ[0] (Q_FRAG) [clock-to-output]      1.701     2.912
$iopadmap$top.GPIO_io[18].O_EN[0] (BIDIR_CELL)                                             0.000     2.912
$iopadmap$top.GPIO_io[18].O_PAD_$out[0] (BIDIR_CELL)                                      11.321    14.233
out:GPIO_io(18)_$out.outpad[0] (.output)                                                   0.000    14.233
data arrival time                                                                                   14.233

clock Sys_Clk0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                       0.000     0.000
clock uncertainty                                                                          0.000     0.000
output external delay                                                                      0.000     0.000
data required time                                                                                   0.000
----------------------------------------------------------------------------------------------------------
data required time                                                                                   0.000
data arrival time                                                                                  -14.233
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -14.233


#Path 23
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_14.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : out:GPIO_io(17)_$out.outpad[0] (.output clocked by Sys_Clk0)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                           0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                           1.211     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_14.QCK[0] (Q_FRAG)                       0.000     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_14.QZ[0] (Q_FRAG) [clock-to-output]      1.701     2.912
$iopadmap$top.GPIO_io[17].O_EN[0] (BIDIR_CELL)                                             0.000     2.912
$iopadmap$top.GPIO_io[17].O_PAD_$out[0] (BIDIR_CELL)                                      11.321    14.233
out:GPIO_io(17)_$out.outpad[0] (.output)                                                   0.000    14.233
data arrival time                                                                                   14.233

clock Sys_Clk0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                       0.000     0.000
clock uncertainty                                                                          0.000     0.000
output external delay                                                                      0.000     0.000
data required time                                                                                   0.000
----------------------------------------------------------------------------------------------------------
data required time                                                                                   0.000
data arrival time                                                                                  -14.233
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -14.233


#Path 24
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_15.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : out:GPIO_io(16)_$out.outpad[0] (.output clocked by Sys_Clk0)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                           0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                           1.211     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_15.QCK[0] (Q_FRAG)                       0.000     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_15.QZ[0] (Q_FRAG) [clock-to-output]      1.701     2.912
$iopadmap$top.GPIO_io[16].O_EN[0] (BIDIR_CELL)                                             0.000     2.912
$iopadmap$top.GPIO_io[16].O_PAD_$out[0] (BIDIR_CELL)                                      11.321    14.233
out:GPIO_io(16)_$out.outpad[0] (.output)                                                   0.000    14.233
data arrival time                                                                                   14.233

clock Sys_Clk0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                       0.000     0.000
clock uncertainty                                                                          0.000     0.000
output external delay                                                                      0.000     0.000
data required time                                                                                   0.000
----------------------------------------------------------------------------------------------------------
data required time                                                                                   0.000
data arrival time                                                                                  -14.233
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -14.233


#Path 25
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_17.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : out:GPIO_io(14)_$out.outpad[0] (.output clocked by Sys_Clk0)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                           0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                           1.211     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_17.QCK[0] (Q_FRAG)                       0.000     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_17.QZ[0] (Q_FRAG) [clock-to-output]      1.701     2.912
$iopadmap$top.GPIO_io[14].O_EN[0] (BIDIR_CELL)                                             0.000     2.912
$iopadmap$top.GPIO_io[14].O_PAD_$out[0] (BIDIR_CELL)                                      11.321    14.233
out:GPIO_io(14)_$out.outpad[0] (.output)                                                   0.000    14.233
data arrival time                                                                                   14.233

clock Sys_Clk0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                       0.000     0.000
clock uncertainty                                                                          0.000     0.000
output external delay                                                                      0.000     0.000
data required time                                                                                   0.000
----------------------------------------------------------------------------------------------------------
data required time                                                                                   0.000
data arrival time                                                                                  -14.233
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -14.233


#Path 26
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_23.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : out:GPIO_io(8)_$out.outpad[0] (.output clocked by Sys_Clk0)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                           0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                           1.211     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_23.QCK[0] (Q_FRAG)                       0.000     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_23.QZ[0] (Q_FRAG) [clock-to-output]      1.701     2.912
$iopadmap$top.GPIO_io[8].O_EN[0] (BIDIR_CELL)                                              0.000     2.912
$iopadmap$top.GPIO_io[8].O_PAD_$out[0] (BIDIR_CELL)                                       11.321    14.233
out:GPIO_io(8)_$out.outpad[0] (.output)                                                    0.000    14.233
data arrival time                                                                                   14.233

clock Sys_Clk0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                       0.000     0.000
clock uncertainty                                                                          0.000     0.000
output external delay                                                                      0.000     0.000
data required time                                                                                   0.000
----------------------------------------------------------------------------------------------------------
data required time                                                                                   0.000
data arrival time                                                                                  -14.233
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -14.233


#Path 27
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_21.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : out:GPIO_io(10)_$out.outpad[0] (.output clocked by Sys_Clk0)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                           0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                           1.211     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_21.QCK[0] (Q_FRAG)                       0.000     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_21.QZ[0] (Q_FRAG) [clock-to-output]      1.701     2.912
$iopadmap$top.GPIO_io[10].O_EN[0] (BIDIR_CELL)                                             0.000     2.912
$iopadmap$top.GPIO_io[10].O_PAD_$out[0] (BIDIR_CELL)                                      11.321    14.233
out:GPIO_io(10)_$out.outpad[0] (.output)                                                   0.000    14.233
data arrival time                                                                                   14.233

clock Sys_Clk0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                       0.000     0.000
clock uncertainty                                                                          0.000     0.000
output external delay                                                                      0.000     0.000
data required time                                                                                   0.000
----------------------------------------------------------------------------------------------------------
data required time                                                                                   0.000
data arrival time                                                                                  -14.233
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -14.233


#Path 28
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_20.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : out:GPIO_io(11)_$out.outpad[0] (.output clocked by Sys_Clk0)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                           0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                           1.211     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_20.QCK[0] (Q_FRAG)                       0.000     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_20.QZ[0] (Q_FRAG) [clock-to-output]      1.701     2.912
$iopadmap$top.GPIO_io[11].O_EN[0] (BIDIR_CELL)                                             0.000     2.912
$iopadmap$top.GPIO_io[11].O_PAD_$out[0] (BIDIR_CELL)                                      11.321    14.233
out:GPIO_io(11)_$out.outpad[0] (.output)                                                   0.000    14.233
data arrival time                                                                                   14.233

clock Sys_Clk0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                       0.000     0.000
clock uncertainty                                                                          0.000     0.000
output external delay                                                                      0.000     0.000
data required time                                                                                   0.000
----------------------------------------------------------------------------------------------------------
data required time                                                                                   0.000
data arrival time                                                                                  -14.233
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -14.233


#Path 29
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_2.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : out:GPIO_io(29)_$out.outpad[0] (.output clocked by Sys_Clk0)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                0.000     0.000
clock source latency                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                          1.211     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_2.QCK[0] (Q_FRAG)                       0.000     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_2.QZ[0] (Q_FRAG) [clock-to-output]      1.701     2.912
$iopadmap$top.GPIO_io[29].O_EN[0] (BIDIR_CELL)                                            0.000     2.912
$iopadmap$top.GPIO_io[29].O_PAD_$out[0] (BIDIR_CELL)                                     11.321    14.233
out:GPIO_io(29)_$out.outpad[0] (.output)                                                  0.000    14.233
data arrival time                                                                                  14.233

clock Sys_Clk0 (rise edge)                                                                0.000     0.000
clock source latency                                                                      0.000     0.000
clock uncertainty                                                                         0.000     0.000
output external delay                                                                     0.000     0.000
data required time                                                                                  0.000
---------------------------------------------------------------------------------------------------------
data required time                                                                                  0.000
data arrival time                                                                                 -14.233
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -14.233


#Path 30
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_18.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : out:GPIO_io(13)_$out.outpad[0] (.output clocked by Sys_Clk0)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                           0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                           1.211     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_18.QCK[0] (Q_FRAG)                       0.000     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_18.QZ[0] (Q_FRAG) [clock-to-output]      1.701     2.912
$iopadmap$top.GPIO_io[13].O_EN[0] (BIDIR_CELL)                                             0.000     2.912
$iopadmap$top.GPIO_io[13].O_PAD_$out[0] (BIDIR_CELL)                                      11.321    14.233
out:GPIO_io(13)_$out.outpad[0] (.output)                                                   0.000    14.233
data arrival time                                                                                   14.233

clock Sys_Clk0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                       0.000     0.000
clock uncertainty                                                                          0.000     0.000
output external delay                                                                      0.000     0.000
data required time                                                                                   0.000
----------------------------------------------------------------------------------------------------------
data required time                                                                                   0.000
data arrival time                                                                                  -14.233
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -14.233


#Path 31
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_16.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : out:GPIO_io(15)_$out.outpad[0] (.output clocked by Sys_Clk0)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                           0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                           1.211     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_16.QCK[0] (Q_FRAG)                       0.000     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_16.QZ[0] (Q_FRAG) [clock-to-output]      1.701     2.912
$iopadmap$top.GPIO_io[15].O_EN[0] (BIDIR_CELL)                                             0.000     2.912
$iopadmap$top.GPIO_io[15].O_PAD_$out[0] (BIDIR_CELL)                                      11.321    14.233
out:GPIO_io(15)_$out.outpad[0] (.output)                                                   0.000    14.233
data arrival time                                                                                   14.233

clock Sys_Clk0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                       0.000     0.000
clock uncertainty                                                                          0.000     0.000
output external delay                                                                      0.000     0.000
data required time                                                                                   0.000
----------------------------------------------------------------------------------------------------------
data required time                                                                                   0.000
data arrival time                                                                                  -14.233
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -14.233


#Path 32
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_19.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : out:GPIO_io(12)_$out.outpad[0] (.output clocked by Sys_Clk0)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                           0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                           1.211     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_19.QCK[0] (Q_FRAG)                       0.000     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_19.QZ[0] (Q_FRAG) [clock-to-output]      1.701     2.912
$iopadmap$top.GPIO_io[12].O_EN[0] (BIDIR_CELL)                                             0.000     2.912
$iopadmap$top.GPIO_io[12].O_PAD_$out[0] (BIDIR_CELL)                                      11.321    14.233
out:GPIO_io(12)_$out.outpad[0] (.output)                                                   0.000    14.233
data arrival time                                                                                   14.233

clock Sys_Clk0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                       0.000     0.000
clock uncertainty                                                                          0.000     0.000
output external delay                                                                      0.000     0.000
data required time                                                                                   0.000
----------------------------------------------------------------------------------------------------------
data required time                                                                                   0.000
data arrival time                                                                                  -14.233
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -14.233


#Path 33
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_22.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                             0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                             1.211     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          0.000     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701     2.912
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.TA1[0] (C_FRAG)                                  0.000     2.912
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                   1.721     4.634
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.TAB[0] (C_FRAG)                               0.000     4.634
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.CZ[0] (C_FRAG)                                1.437     6.071
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_2.t_frag.XAB[0] (T_FRAG)                       0.000     6.071
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_2.t_frag.XZ[0] (T_FRAG)                        1.305     7.377
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_22_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                        0.000     7.377
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_22_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.605     8.982
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_22.QD[0] (Q_FRAG)                                         0.000     8.982
data arrival time                                                                                                      8.982

clock Sys_Clk0 (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                             0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                             1.211     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_22.QCK[0] (Q_FRAG)                                        0.000     1.211
clock uncertainty                                                                                            0.000     1.211
cell setup time                                                                                              0.105     1.316
data required time                                                                                                     1.316
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     1.316
data arrival time                                                                                                     -8.982
----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                      -7.666


#Path 34
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_29.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                             0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                             1.211     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          0.000     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701     2.912
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.TA1[0] (C_FRAG)                                  0.000     2.912
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                   1.721     4.634
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.TAB[0] (C_FRAG)                               0.000     4.634
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.CZ[0] (C_FRAG)                                1.437     6.071
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_1.t_frag.XAB[0] (T_FRAG)                       0.000     6.071
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_1.t_frag.XZ[0] (T_FRAG)                        1.305     7.377
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_29_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                        0.000     7.377
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_29_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.605     8.982
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_29.QD[0] (Q_FRAG)                                         0.000     8.982
data arrival time                                                                                                      8.982

clock Sys_Clk0 (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                             0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                             1.211     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_29.QCK[0] (Q_FRAG)                                        0.000     1.211
clock uncertainty                                                                                            0.000     1.211
cell setup time                                                                                              0.105     1.316
data required time                                                                                                     1.316
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     1.316
data arrival time                                                                                                     -8.982
----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                      -7.666


#Path 35
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_30.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                             0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                             1.211     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          0.000     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701     2.912
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.TA1[0] (C_FRAG)                                  0.000     2.912
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                   1.721     4.634
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.TAB[0] (C_FRAG)                               0.000     4.634
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.CZ[0] (C_FRAG)                                1.437     6.071
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_1.t_frag.XAB[0] (T_FRAG)                       0.000     6.071
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_1.t_frag.XZ[0] (T_FRAG)                        1.305     7.377
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_30_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                        0.000     7.377
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_30_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.605     8.982
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_30.QD[0] (Q_FRAG)                                         0.000     8.982
data arrival time                                                                                                      8.982

clock Sys_Clk0 (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                             0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                             1.211     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_30.QCK[0] (Q_FRAG)                                        0.000     1.211
clock uncertainty                                                                                            0.000     1.211
cell setup time                                                                                              0.105     1.316
data required time                                                                                                     1.316
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     1.316
data arrival time                                                                                                     -8.982
----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                      -7.666


#Path 36
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_31.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                             0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                             1.211     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          0.000     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701     2.912
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.TA1[0] (C_FRAG)                                  0.000     2.912
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                   1.721     4.634
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.TAB[0] (C_FRAG)                               0.000     4.634
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.CZ[0] (C_FRAG)                                1.437     6.071
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_1.t_frag.XAB[0] (T_FRAG)                       0.000     6.071
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_1.t_frag.XZ[0] (T_FRAG)                        1.305     7.377
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_31_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                        0.000     7.377
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_31_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.605     8.982
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_31.QD[0] (Q_FRAG)                                         0.000     8.982
data arrival time                                                                                                      8.982

clock Sys_Clk0 (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                             0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                             1.211     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_31.QCK[0] (Q_FRAG)                                        0.000     1.211
clock uncertainty                                                                                            0.000     1.211
cell setup time                                                                                              0.105     1.316
data required time                                                                                                     1.316
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     1.316
data arrival time                                                                                                     -8.982
----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                      -7.666


#Path 37
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_16.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                             0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                             1.211     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          0.000     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701     2.912
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.TA1[0] (C_FRAG)                                  0.000     2.912
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                   1.721     4.634
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.TAB[0] (C_FRAG)                               0.000     4.634
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.CZ[0] (C_FRAG)                                1.437     6.071
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_2.t_frag.XAB[0] (T_FRAG)                       0.000     6.071
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_2.t_frag.XZ[0] (T_FRAG)                        1.305     7.377
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_16_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                        0.000     7.377
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_16_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.605     8.982
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_16.QD[0] (Q_FRAG)                                         0.000     8.982
data arrival time                                                                                                      8.982

clock Sys_Clk0 (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                             0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                             1.211     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_16.QCK[0] (Q_FRAG)                                        0.000     1.211
clock uncertainty                                                                                            0.000     1.211
cell setup time                                                                                              0.105     1.316
data required time                                                                                                     1.316
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     1.316
data arrival time                                                                                                     -8.982
----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                      -7.666


#Path 38
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_17.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                             0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                             1.211     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          0.000     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701     2.912
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.TA1[0] (C_FRAG)                                  0.000     2.912
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                   1.721     4.634
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.TAB[0] (C_FRAG)                               0.000     4.634
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.CZ[0] (C_FRAG)                                1.437     6.071
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_2.t_frag.XAB[0] (T_FRAG)                       0.000     6.071
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_2.t_frag.XZ[0] (T_FRAG)                        1.305     7.377
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_17_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                        0.000     7.377
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_17_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.605     8.982
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_17.QD[0] (Q_FRAG)                                         0.000     8.982
data arrival time                                                                                                      8.982

clock Sys_Clk0 (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                             0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                             1.211     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_17.QCK[0] (Q_FRAG)                                        0.000     1.211
clock uncertainty                                                                                            0.000     1.211
cell setup time                                                                                              0.105     1.316
data required time                                                                                                     1.316
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     1.316
data arrival time                                                                                                     -8.982
----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                      -7.666


#Path 39
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_18.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                             0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                             1.211     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          0.000     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701     2.912
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.TA1[0] (C_FRAG)                                  0.000     2.912
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                   1.721     4.634
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.TAB[0] (C_FRAG)                               0.000     4.634
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.CZ[0] (C_FRAG)                                1.437     6.071
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_2.t_frag.XAB[0] (T_FRAG)                       0.000     6.071
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_2.t_frag.XZ[0] (T_FRAG)                        1.305     7.377
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_18_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                        0.000     7.377
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_18_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.605     8.982
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_18.QD[0] (Q_FRAG)                                         0.000     8.982
data arrival time                                                                                                      8.982

clock Sys_Clk0 (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                             0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                             1.211     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_18.QCK[0] (Q_FRAG)                                        0.000     1.211
clock uncertainty                                                                                            0.000     1.211
cell setup time                                                                                              0.105     1.316
data required time                                                                                                     1.316
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     1.316
data arrival time                                                                                                     -8.982
----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                      -7.666


#Path 40
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_19.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                             0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                             1.211     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          0.000     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701     2.912
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.TA1[0] (C_FRAG)                                  0.000     2.912
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                   1.721     4.634
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.TAB[0] (C_FRAG)                               0.000     4.634
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.CZ[0] (C_FRAG)                                1.437     6.071
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_2.t_frag.XAB[0] (T_FRAG)                       0.000     6.071
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_2.t_frag.XZ[0] (T_FRAG)                        1.305     7.377
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_19_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                        0.000     7.377
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_19_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.605     8.982
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_19.QD[0] (Q_FRAG)                                         0.000     8.982
data arrival time                                                                                                      8.982

clock Sys_Clk0 (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                             0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                             1.211     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_19.QCK[0] (Q_FRAG)                                        0.000     1.211
clock uncertainty                                                                                            0.000     1.211
cell setup time                                                                                              0.105     1.316
data required time                                                                                                     1.316
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     1.316
data arrival time                                                                                                     -8.982
----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                      -7.666


#Path 41
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_20.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                             0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                             1.211     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          0.000     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701     2.912
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.TA1[0] (C_FRAG)                                  0.000     2.912
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                   1.721     4.634
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.TAB[0] (C_FRAG)                               0.000     4.634
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.CZ[0] (C_FRAG)                                1.437     6.071
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_2.t_frag.XAB[0] (T_FRAG)                       0.000     6.071
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_2.t_frag.XZ[0] (T_FRAG)                        1.305     7.377
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_20_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                        0.000     7.377
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_20_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.605     8.982
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_20.QD[0] (Q_FRAG)                                         0.000     8.982
data arrival time                                                                                                      8.982

clock Sys_Clk0 (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                             0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                             1.211     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_20.QCK[0] (Q_FRAG)                                        0.000     1.211
clock uncertainty                                                                                            0.000     1.211
cell setup time                                                                                              0.105     1.316
data required time                                                                                                     1.316
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     1.316
data arrival time                                                                                                     -8.982
----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                      -7.666


#Path 42
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_21.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                             0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                             1.211     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          0.000     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701     2.912
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.TA1[0] (C_FRAG)                                  0.000     2.912
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                   1.721     4.634
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.TAB[0] (C_FRAG)                               0.000     4.634
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.CZ[0] (C_FRAG)                                1.437     6.071
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_2.t_frag.XAB[0] (T_FRAG)                       0.000     6.071
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_2.t_frag.XZ[0] (T_FRAG)                        1.305     7.377
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_21_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                        0.000     7.377
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_21_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.605     8.982
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_21.QD[0] (Q_FRAG)                                         0.000     8.982
data arrival time                                                                                                      8.982

clock Sys_Clk0 (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                             0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                             1.211     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_21.QCK[0] (Q_FRAG)                                        0.000     1.211
clock uncertainty                                                                                            0.000     1.211
cell setup time                                                                                              0.105     1.316
data required time                                                                                                     1.316
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     1.316
data arrival time                                                                                                     -8.982
----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                      -7.666


#Path 43
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_28.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                             0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                             1.211     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          0.000     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701     2.912
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.TA1[0] (C_FRAG)                                  0.000     2.912
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                   1.721     4.634
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.TAB[0] (C_FRAG)                               0.000     4.634
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.CZ[0] (C_FRAG)                                1.437     6.071
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_1.t_frag.XAB[0] (T_FRAG)                       0.000     6.071
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_1.t_frag.XZ[0] (T_FRAG)                        1.305     7.377
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_28_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                        0.000     7.377
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_28_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.605     8.982
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_28.QD[0] (Q_FRAG)                                         0.000     8.982
data arrival time                                                                                                      8.982

clock Sys_Clk0 (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                             0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                             1.211     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_28.QCK[0] (Q_FRAG)                                        0.000     1.211
clock uncertainty                                                                                            0.000     1.211
cell setup time                                                                                              0.105     1.316
data required time                                                                                                     1.316
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     1.316
data arrival time                                                                                                     -8.982
----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                      -7.666


#Path 44
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_23.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                             0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                             1.211     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          0.000     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701     2.912
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.TA1[0] (C_FRAG)                                  0.000     2.912
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                   1.721     4.634
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.TAB[0] (C_FRAG)                               0.000     4.634
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.CZ[0] (C_FRAG)                                1.437     6.071
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_2.t_frag.XAB[0] (T_FRAG)                       0.000     6.071
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_2.t_frag.XZ[0] (T_FRAG)                        1.305     7.377
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_23_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                        0.000     7.377
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_23_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.605     8.982
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_23.QD[0] (Q_FRAG)                                         0.000     8.982
data arrival time                                                                                                      8.982

clock Sys_Clk0 (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                             0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                             1.211     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_23.QCK[0] (Q_FRAG)                                        0.000     1.211
clock uncertainty                                                                                            0.000     1.211
cell setup time                                                                                              0.105     1.316
data required time                                                                                                     1.316
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     1.316
data arrival time                                                                                                     -8.982
----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                      -7.666


#Path 45
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_10.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                             0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                             1.211     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          0.000     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701     2.912
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.TA1[0] (C_FRAG)                                  0.000     2.912
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                   1.721     4.634
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.TAB[0] (C_FRAG)                               0.000     4.634
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.CZ[0] (C_FRAG)                                1.437     6.071
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_3.t_frag.XAB[0] (T_FRAG)                       0.000     6.071
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_3.t_frag.XZ[0] (T_FRAG)                        1.305     7.377
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_10_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                        0.000     7.377
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_10_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.605     8.982
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_10.QD[0] (Q_FRAG)                                         0.000     8.982
data arrival time                                                                                                      8.982

clock Sys_Clk0 (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                             0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                             1.211     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_10.QCK[0] (Q_FRAG)                                        0.000     1.211
clock uncertainty                                                                                            0.000     1.211
cell setup time                                                                                              0.105     1.316
data required time                                                                                                     1.316
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     1.316
data arrival time                                                                                                     -8.982
----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                      -7.666


#Path 46
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_11.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                             0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                             1.211     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          0.000     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701     2.912
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.TA1[0] (C_FRAG)                                  0.000     2.912
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                   1.721     4.634
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.TAB[0] (C_FRAG)                               0.000     4.634
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.CZ[0] (C_FRAG)                                1.437     6.071
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_3.t_frag.XAB[0] (T_FRAG)                       0.000     6.071
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_3.t_frag.XZ[0] (T_FRAG)                        1.305     7.377
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_11_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                        0.000     7.377
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_11_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.605     8.982
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_11.QD[0] (Q_FRAG)                                         0.000     8.982
data arrival time                                                                                                      8.982

clock Sys_Clk0 (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                             0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                             1.211     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_11.QCK[0] (Q_FRAG)                                        0.000     1.211
clock uncertainty                                                                                            0.000     1.211
cell setup time                                                                                              0.105     1.316
data required time                                                                                                     1.316
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     1.316
data arrival time                                                                                                     -8.982
----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                      -7.666


#Path 47
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_12.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                             0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                             1.211     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          0.000     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701     2.912
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.TA1[0] (C_FRAG)                                  0.000     2.912
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                   1.721     4.634
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.TAB[0] (C_FRAG)                               0.000     4.634
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.CZ[0] (C_FRAG)                                1.437     6.071
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_3.t_frag.XAB[0] (T_FRAG)                       0.000     6.071
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_3.t_frag.XZ[0] (T_FRAG)                        1.305     7.377
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_12_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                        0.000     7.377
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_12_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.605     8.982
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_12.QD[0] (Q_FRAG)                                         0.000     8.982
data arrival time                                                                                                      8.982

clock Sys_Clk0 (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                             0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                             1.211     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_12.QCK[0] (Q_FRAG)                                        0.000     1.211
clock uncertainty                                                                                            0.000     1.211
cell setup time                                                                                              0.105     1.316
data required time                                                                                                     1.316
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     1.316
data arrival time                                                                                                     -8.982
----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                      -7.666


#Path 48
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_13.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                             0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                             1.211     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          0.000     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701     2.912
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.TA1[0] (C_FRAG)                                  0.000     2.912
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                   1.721     4.634
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.TAB[0] (C_FRAG)                               0.000     4.634
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.CZ[0] (C_FRAG)                                1.437     6.071
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_3.t_frag.XAB[0] (T_FRAG)                       0.000     6.071
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_3.t_frag.XZ[0] (T_FRAG)                        1.305     7.377
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_13_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                        0.000     7.377
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_13_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.605     8.982
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_13.QD[0] (Q_FRAG)                                         0.000     8.982
data arrival time                                                                                                      8.982

clock Sys_Clk0 (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                             0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                             1.211     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_13.QCK[0] (Q_FRAG)                                        0.000     1.211
clock uncertainty                                                                                            0.000     1.211
cell setup time                                                                                              0.105     1.316
data required time                                                                                                     1.316
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     1.316
data arrival time                                                                                                     -8.982
----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                      -7.666


#Path 49
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_14.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                             0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                             1.211     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          0.000     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701     2.912
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.TA1[0] (C_FRAG)                                  0.000     2.912
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                   1.721     4.634
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.TAB[0] (C_FRAG)                               0.000     4.634
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.CZ[0] (C_FRAG)                                1.437     6.071
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_3.t_frag.XAB[0] (T_FRAG)                       0.000     6.071
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_3.t_frag.XZ[0] (T_FRAG)                        1.305     7.377
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_14_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                        0.000     7.377
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_14_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.605     8.982
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_14.QD[0] (Q_FRAG)                                         0.000     8.982
data arrival time                                                                                                      8.982

clock Sys_Clk0 (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                             0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                             1.211     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_14.QCK[0] (Q_FRAG)                                        0.000     1.211
clock uncertainty                                                                                            0.000     1.211
cell setup time                                                                                              0.105     1.316
data required time                                                                                                     1.316
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     1.316
data arrival time                                                                                                     -8.982
----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                      -7.666


#Path 50
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_15.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                             0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                             1.211     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          0.000     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701     2.912
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.TA1[0] (C_FRAG)                                  0.000     2.912
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                   1.721     4.634
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.TAB[0] (C_FRAG)                               0.000     4.634
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.CZ[0] (C_FRAG)                                1.437     6.071
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_3.t_frag.XAB[0] (T_FRAG)                       0.000     6.071
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_3.t_frag.XZ[0] (T_FRAG)                        1.305     7.377
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_15_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                        0.000     7.377
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_15_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.605     8.982
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_15.QD[0] (Q_FRAG)                                         0.000     8.982
data arrival time                                                                                                      8.982

clock Sys_Clk0 (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                             0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                             1.211     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_15.QCK[0] (Q_FRAG)                                        0.000     1.211
clock uncertainty                                                                                            0.000     1.211
cell setup time                                                                                              0.105     1.316
data required time                                                                                                     1.316
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     1.316
data arrival time                                                                                                     -8.982
----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                      -7.666


#Path 51
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_8.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                             0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                             1.211     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          0.000     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701     2.912
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.TA1[0] (C_FRAG)                                  0.000     2.912
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                   1.721     4.634
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.TAB[0] (C_FRAG)                               0.000     4.634
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.CZ[0] (C_FRAG)                                1.437     6.071
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_3.t_frag.XAB[0] (T_FRAG)                       0.000     6.071
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_3.t_frag.XZ[0] (T_FRAG)                        1.305     7.377
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_8_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                         0.000     7.377
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_8_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                          1.605     8.982
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_8.QD[0] (Q_FRAG)                                          0.000     8.982
data arrival time                                                                                                      8.982

clock Sys_Clk0 (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                             0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                             1.211     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_8.QCK[0] (Q_FRAG)                                         0.000     1.211
clock uncertainty                                                                                            0.000     1.211
cell setup time                                                                                              0.105     1.316
data required time                                                                                                     1.316
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     1.316
data arrival time                                                                                                     -8.982
----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                      -7.666


#Path 52
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_9.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                             0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                             1.211     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          0.000     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701     2.912
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.TA1[0] (C_FRAG)                                  0.000     2.912
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                   1.721     4.634
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.TAB[0] (C_FRAG)                               0.000     4.634
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.CZ[0] (C_FRAG)                                1.437     6.071
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_3.t_frag.XAB[0] (T_FRAG)                       0.000     6.071
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_3.t_frag.XZ[0] (T_FRAG)                        1.305     7.377
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_9_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                         0.000     7.377
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_9_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                          1.605     8.982
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_9.QD[0] (Q_FRAG)                                          0.000     8.982
data arrival time                                                                                                      8.982

clock Sys_Clk0 (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                             0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                             1.211     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_9.QCK[0] (Q_FRAG)                                         0.000     1.211
clock uncertainty                                                                                            0.000     1.211
cell setup time                                                                                              0.105     1.316
data required time                                                                                                     1.316
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     1.316
data arrival time                                                                                                     -8.982
----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                      -7.666


#Path 53
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_26.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                             0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                             1.211     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          0.000     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701     2.912
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.TA1[0] (C_FRAG)                                  0.000     2.912
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                   1.721     4.634
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.TAB[0] (C_FRAG)                               0.000     4.634
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.CZ[0] (C_FRAG)                                1.437     6.071
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_1.t_frag.XAB[0] (T_FRAG)                       0.000     6.071
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_1.t_frag.XZ[0] (T_FRAG)                        1.305     7.377
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_26_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                        0.000     7.377
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_26_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.605     8.982
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_26.QD[0] (Q_FRAG)                                         0.000     8.982
data arrival time                                                                                                      8.982

clock Sys_Clk0 (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                             0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                             1.211     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_26.QCK[0] (Q_FRAG)                                        0.000     1.211
clock uncertainty                                                                                            0.000     1.211
cell setup time                                                                                              0.105     1.316
data required time                                                                                                     1.316
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     1.316
data arrival time                                                                                                     -8.982
----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                      -7.666


#Path 54
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_27.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                             0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                             1.211     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          0.000     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701     2.912
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.TA1[0] (C_FRAG)                                  0.000     2.912
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                   1.721     4.634
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.TAB[0] (C_FRAG)                               0.000     4.634
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.CZ[0] (C_FRAG)                                1.437     6.071
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_1.t_frag.XAB[0] (T_FRAG)                       0.000     6.071
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_1.t_frag.XZ[0] (T_FRAG)                        1.305     7.377
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_27_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                        0.000     7.377
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_27_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.605     8.982
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_27.QD[0] (Q_FRAG)                                         0.000     8.982
data arrival time                                                                                                      8.982

clock Sys_Clk0 (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                             0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                             1.211     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_27.QCK[0] (Q_FRAG)                                        0.000     1.211
clock uncertainty                                                                                            0.000     1.211
cell setup time                                                                                              0.105     1.316
data required time                                                                                                     1.316
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     1.316
data arrival time                                                                                                     -8.982
----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                      -7.666


#Path 55
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_1.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                           0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.211     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                        0.000     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                       1.701     2.912
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.TA1[0] (C_FRAG)                                0.000     2.912
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                 1.721     4.634
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.TAB[0] (C_FRAG)                             0.000     4.634
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.CZ[0] (C_FRAG)                              1.437     6.071
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1.t_frag.XAB[0] (T_FRAG)                       0.000     6.071
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                        1.305     7.377
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_1_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       0.000     7.377
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_1_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605     8.982
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_1.QD[0] (Q_FRAG)                                        0.000     8.982
data arrival time                                                                                                    8.982

clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                           0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.211     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_1.QCK[0] (Q_FRAG)                                       0.000     1.211
clock uncertainty                                                                                          0.000     1.211
cell setup time                                                                                            0.105     1.316
data required time                                                                                                   1.316
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   1.316
data arrival time                                                                                                   -8.982
--------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                    -7.666


#Path 56
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_2.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                           0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.211     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                        0.000     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                       1.701     2.912
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.TA1[0] (C_FRAG)                                0.000     2.912
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                 1.721     4.634
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.TAB[0] (C_FRAG)                             0.000     4.634
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.CZ[0] (C_FRAG)                              1.437     6.071
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1.t_frag.XAB[0] (T_FRAG)                       0.000     6.071
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                        1.305     7.377
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_2_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       0.000     7.377
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_2_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605     8.982
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_2.QD[0] (Q_FRAG)                                        0.000     8.982
data arrival time                                                                                                    8.982

clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                           0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.211     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_2.QCK[0] (Q_FRAG)                                       0.000     1.211
clock uncertainty                                                                                          0.000     1.211
cell setup time                                                                                            0.105     1.316
data required time                                                                                                   1.316
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   1.316
data arrival time                                                                                                   -8.982
--------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                    -7.666


#Path 57
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_3.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                           0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.211     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                        0.000     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                       1.701     2.912
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.TA1[0] (C_FRAG)                                0.000     2.912
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                 1.721     4.634
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.TAB[0] (C_FRAG)                             0.000     4.634
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.CZ[0] (C_FRAG)                              1.437     6.071
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1.t_frag.XAB[0] (T_FRAG)                       0.000     6.071
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                        1.305     7.377
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_3_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       0.000     7.377
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_3_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605     8.982
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_3.QD[0] (Q_FRAG)                                        0.000     8.982
data arrival time                                                                                                    8.982

clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                           0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.211     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_3.QCK[0] (Q_FRAG)                                       0.000     1.211
clock uncertainty                                                                                          0.000     1.211
cell setup time                                                                                            0.105     1.316
data required time                                                                                                   1.316
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   1.316
data arrival time                                                                                                   -8.982
--------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                    -7.666


#Path 58
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_4.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                           0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.211     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                        0.000     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                       1.701     2.912
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.TA1[0] (C_FRAG)                                0.000     2.912
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                 1.721     4.634
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.TAB[0] (C_FRAG)                             0.000     4.634
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.CZ[0] (C_FRAG)                              1.437     6.071
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1.t_frag.XAB[0] (T_FRAG)                       0.000     6.071
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                        1.305     7.377
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_4_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       0.000     7.377
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_4_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605     8.982
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_4.QD[0] (Q_FRAG)                                        0.000     8.982
data arrival time                                                                                                    8.982

clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                           0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.211     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_4.QCK[0] (Q_FRAG)                                       0.000     1.211
clock uncertainty                                                                                          0.000     1.211
cell setup time                                                                                            0.105     1.316
data required time                                                                                                   1.316
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   1.316
data arrival time                                                                                                   -8.982
--------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                    -7.666


#Path 59
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_5.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                           0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.211     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                        0.000     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                       1.701     2.912
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.TA1[0] (C_FRAG)                                0.000     2.912
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                 1.721     4.634
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.TAB[0] (C_FRAG)                             0.000     4.634
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.CZ[0] (C_FRAG)                              1.437     6.071
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1.t_frag.XAB[0] (T_FRAG)                       0.000     6.071
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                        1.305     7.377
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_5_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       0.000     7.377
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_5_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605     8.982
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_5.QD[0] (Q_FRAG)                                        0.000     8.982
data arrival time                                                                                                    8.982

clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                           0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.211     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_5.QCK[0] (Q_FRAG)                                       0.000     1.211
clock uncertainty                                                                                          0.000     1.211
cell setup time                                                                                            0.105     1.316
data required time                                                                                                   1.316
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   1.316
data arrival time                                                                                                   -8.982
--------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                    -7.666


#Path 60
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_6.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                           0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.211     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                        0.000     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                       1.701     2.912
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.TA1[0] (C_FRAG)                                0.000     2.912
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                 1.721     4.634
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.TAB[0] (C_FRAG)                             0.000     4.634
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.CZ[0] (C_FRAG)                              1.437     6.071
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1.t_frag.XAB[0] (T_FRAG)                       0.000     6.071
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                        1.305     7.377
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_6_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       0.000     7.377
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_6_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605     8.982
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_6.QD[0] (Q_FRAG)                                        0.000     8.982
data arrival time                                                                                                    8.982

clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                           0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.211     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_6.QCK[0] (Q_FRAG)                                       0.000     1.211
clock uncertainty                                                                                          0.000     1.211
cell setup time                                                                                            0.105     1.316
data required time                                                                                                   1.316
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   1.316
data arrival time                                                                                                   -8.982
--------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                    -7.666


#Path 61
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_7.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                           0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.211     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                        0.000     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                       1.701     2.912
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.TA1[0] (C_FRAG)                                0.000     2.912
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                 1.721     4.634
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.TAB[0] (C_FRAG)                             0.000     4.634
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.CZ[0] (C_FRAG)                              1.437     6.071
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1.t_frag.XAB[0] (T_FRAG)                       0.000     6.071
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                        1.305     7.377
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_7_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       0.000     7.377
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_7_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605     8.982
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_7.QD[0] (Q_FRAG)                                        0.000     8.982
data arrival time                                                                                                    8.982

clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                           0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.211     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_7.QCK[0] (Q_FRAG)                                       0.000     1.211
clock uncertainty                                                                                          0.000     1.211
cell setup time                                                                                            0.105     1.316
data required time                                                                                                   1.316
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   1.316
data arrival time                                                                                                   -8.982
--------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                    -7.666


#Path 62
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                           0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.211     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                        0.000     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                       1.701     2.912
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.TA1[0] (C_FRAG)                                0.000     2.912
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                 1.721     4.634
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.TAB[0] (C_FRAG)                             0.000     4.634
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.CZ[0] (C_FRAG)                              1.437     6.071
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1.t_frag.XAB[0] (T_FRAG)                       0.000     6.071
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                        1.305     7.377
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                         0.000     7.377
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                          1.605     8.982
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q.QD[0] (Q_FRAG)                                          0.000     8.982
data arrival time                                                                                                    8.982

clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                           0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.211     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q.QCK[0] (Q_FRAG)                                         0.000     1.211
clock uncertainty                                                                                          0.000     1.211
cell setup time                                                                                            0.105     1.316
data required time                                                                                                   1.316
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   1.316
data arrival time                                                                                                   -8.982
--------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                    -7.666


#Path 63
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_24.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                             0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                             1.211     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          0.000     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701     2.912
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.TA1[0] (C_FRAG)                                  0.000     2.912
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                   1.721     4.634
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.TAB[0] (C_FRAG)                               0.000     4.634
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.CZ[0] (C_FRAG)                                1.437     6.071
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_1.t_frag.XAB[0] (T_FRAG)                       0.000     6.071
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_1.t_frag.XZ[0] (T_FRAG)                        1.305     7.377
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_24_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                        0.000     7.377
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_24_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.605     8.982
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_24.QD[0] (Q_FRAG)                                         0.000     8.982
data arrival time                                                                                                      8.982

clock Sys_Clk0 (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                             0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                             1.211     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_24.QCK[0] (Q_FRAG)                                        0.000     1.211
clock uncertainty                                                                                            0.000     1.211
cell setup time                                                                                              0.105     1.316
data required time                                                                                                     1.316
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     1.316
data arrival time                                                                                                     -8.982
----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                      -7.666


#Path 64
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_25.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                             0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                             1.211     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          0.000     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701     2.912
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.TA1[0] (C_FRAG)                                  0.000     2.912
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                   1.721     4.634
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.TAB[0] (C_FRAG)                               0.000     4.634
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.CZ[0] (C_FRAG)                                1.437     6.071
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_1.t_frag.XAB[0] (T_FRAG)                       0.000     6.071
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_1.t_frag.XZ[0] (T_FRAG)                        1.305     7.377
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_25_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                        0.000     7.377
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_25_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.605     8.982
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_25.QD[0] (Q_FRAG)                                         0.000     8.982
data arrival time                                                                                                      8.982

clock Sys_Clk0 (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                             0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                             1.211     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_25.QCK[0] (Q_FRAG)                                        0.000     1.211
clock uncertainty                                                                                            0.000     1.211
cell setup time                                                                                              0.105     1.316
data required time                                                                                                     1.316
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     1.316
data arrival time                                                                                                     -8.982
----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                      -7.666


#Path 65
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_21.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                           0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.211     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                        0.000     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                       1.701     2.912
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.TA1[0] (C_FRAG)                                0.000     2.912
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                 1.721     4.634
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.TAB[0] (C_FRAG)                             0.000     4.634
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.CZ[0] (C_FRAG)                              1.437     6.071
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_1.c_frag.TBS[0] (C_FRAG)                               0.000     6.071
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_1.c_frag.CZ[0] (C_FRAG)                                0.996     7.067
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_21_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       0.000     7.067
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_21_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605     8.672
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_21.QD[0] (Q_FRAG)                                        0.000     8.672
data arrival time                                                                                                    8.672

clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                           0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.211     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_21.QCK[0] (Q_FRAG)                                       0.000     1.211
clock uncertainty                                                                                          0.000     1.211
cell setup time                                                                                            0.105     1.316
data required time                                                                                                   1.316
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   1.316
data arrival time                                                                                                   -8.672
--------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                    -7.356


#Path 66
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                        0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                        1.211     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                     0.000     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                    1.701     2.912
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.TA1[0] (C_FRAG)                             0.000     2.912
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.CZ[0] (C_FRAG)                              1.721     4.634
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.TAB[0] (C_FRAG)                          0.000     4.634
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.CZ[0] (C_FRAG)                           1.437     6.071
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_3.c_frag.TBS[0] (C_FRAG)                            0.000     6.071
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_3.c_frag.CZ[0] (C_FRAG)                             0.996     7.067
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       0.000     7.067
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605     8.672
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q.QD[0] (Q_FRAG)                                        0.000     8.672
data arrival time                                                                                                 8.672

clock Sys_Clk0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                        0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                        1.211     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q.QCK[0] (Q_FRAG)                                       0.000     1.211
clock uncertainty                                                                                       0.000     1.211
cell setup time                                                                                         0.105     1.316
data required time                                                                                                1.316
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                                1.316
data arrival time                                                                                                -8.672
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                 -7.356


#Path 67
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_22.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                           0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.211     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                        0.000     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                       1.701     2.912
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.TA1[0] (C_FRAG)                                0.000     2.912
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                 1.721     4.634
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.TAB[0] (C_FRAG)                             0.000     4.634
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.CZ[0] (C_FRAG)                              1.437     6.071
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_1.c_frag.TBS[0] (C_FRAG)                               0.000     6.071
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_1.c_frag.CZ[0] (C_FRAG)                                0.996     7.067
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_22_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       0.000     7.067
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_22_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605     8.672
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_22.QD[0] (Q_FRAG)                                        0.000     8.672
data arrival time                                                                                                    8.672

clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                           0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.211     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_22.QCK[0] (Q_FRAG)                                       0.000     1.211
clock uncertainty                                                                                          0.000     1.211
cell setup time                                                                                            0.105     1.316
data required time                                                                                                   1.316
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   1.316
data arrival time                                                                                                   -8.672
--------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                    -7.356


#Path 68
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_23.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                           0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.211     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                        0.000     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                       1.701     2.912
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.TA1[0] (C_FRAG)                                0.000     2.912
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                 1.721     4.634
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.TAB[0] (C_FRAG)                             0.000     4.634
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.CZ[0] (C_FRAG)                              1.437     6.071
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_1.c_frag.TBS[0] (C_FRAG)                               0.000     6.071
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_1.c_frag.CZ[0] (C_FRAG)                                0.996     7.067
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_23_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       0.000     7.067
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_23_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605     8.672
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_23.QD[0] (Q_FRAG)                                        0.000     8.672
data arrival time                                                                                                    8.672

clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                           0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.211     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_23.QCK[0] (Q_FRAG)                                       0.000     1.211
clock uncertainty                                                                                          0.000     1.211
cell setup time                                                                                            0.105     1.316
data required time                                                                                                   1.316
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   1.316
data arrival time                                                                                                   -8.672
--------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                    -7.356


#Path 69
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_10.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                           0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.211     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                        0.000     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                       1.701     2.912
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.TA1[0] (C_FRAG)                                0.000     2.912
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                 1.721     4.634
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.TAB[0] (C_FRAG)                             0.000     4.634
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.CZ[0] (C_FRAG)                              1.437     6.071
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_2.c_frag.TBS[0] (C_FRAG)                               0.000     6.071
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_2.c_frag.CZ[0] (C_FRAG)                                0.996     7.067
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_10_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       0.000     7.067
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_10_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605     8.672
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_10.QD[0] (Q_FRAG)                                        0.000     8.672
data arrival time                                                                                                    8.672

clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                           0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.211     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_10.QCK[0] (Q_FRAG)                                       0.000     1.211
clock uncertainty                                                                                          0.000     1.211
cell setup time                                                                                            0.105     1.316
data required time                                                                                                   1.316
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   1.316
data arrival time                                                                                                   -8.672
--------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                    -7.356


#Path 70
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_11.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                           0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.211     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                        0.000     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                       1.701     2.912
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.TA1[0] (C_FRAG)                                0.000     2.912
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                 1.721     4.634
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.TAB[0] (C_FRAG)                             0.000     4.634
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.CZ[0] (C_FRAG)                              1.437     6.071
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_2.c_frag.TBS[0] (C_FRAG)                               0.000     6.071
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_2.c_frag.CZ[0] (C_FRAG)                                0.996     7.067
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_11_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       0.000     7.067
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_11_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605     8.672
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_11.QD[0] (Q_FRAG)                                        0.000     8.672
data arrival time                                                                                                    8.672

clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                           0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.211     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_11.QCK[0] (Q_FRAG)                                       0.000     1.211
clock uncertainty                                                                                          0.000     1.211
cell setup time                                                                                            0.105     1.316
data required time                                                                                                   1.316
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   1.316
data arrival time                                                                                                   -8.672
--------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                    -7.356


#Path 71
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_12.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                           0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.211     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                        0.000     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                       1.701     2.912
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.TA1[0] (C_FRAG)                                0.000     2.912
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                 1.721     4.634
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.TAB[0] (C_FRAG)                             0.000     4.634
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.CZ[0] (C_FRAG)                              1.437     6.071
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_2.c_frag.TBS[0] (C_FRAG)                               0.000     6.071
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_2.c_frag.CZ[0] (C_FRAG)                                0.996     7.067
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_12_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       0.000     7.067
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_12_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605     8.672
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_12.QD[0] (Q_FRAG)                                        0.000     8.672
data arrival time                                                                                                    8.672

clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                           0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.211     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_12.QCK[0] (Q_FRAG)                                       0.000     1.211
clock uncertainty                                                                                          0.000     1.211
cell setup time                                                                                            0.105     1.316
data required time                                                                                                   1.316
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   1.316
data arrival time                                                                                                   -8.672
--------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                    -7.356


#Path 72
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_13.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                           0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.211     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                        0.000     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                       1.701     2.912
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.TA1[0] (C_FRAG)                                0.000     2.912
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                 1.721     4.634
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.TAB[0] (C_FRAG)                             0.000     4.634
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.CZ[0] (C_FRAG)                              1.437     6.071
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_2.c_frag.TBS[0] (C_FRAG)                               0.000     6.071
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_2.c_frag.CZ[0] (C_FRAG)                                0.996     7.067
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_13_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       0.000     7.067
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_13_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605     8.672
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_13.QD[0] (Q_FRAG)                                        0.000     8.672
data arrival time                                                                                                    8.672

clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                           0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.211     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_13.QCK[0] (Q_FRAG)                                       0.000     1.211
clock uncertainty                                                                                          0.000     1.211
cell setup time                                                                                            0.105     1.316
data required time                                                                                                   1.316
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   1.316
data arrival time                                                                                                   -8.672
--------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                    -7.356


#Path 73
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_14.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                           0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.211     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                        0.000     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                       1.701     2.912
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.TA1[0] (C_FRAG)                                0.000     2.912
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                 1.721     4.634
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.TAB[0] (C_FRAG)                             0.000     4.634
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.CZ[0] (C_FRAG)                              1.437     6.071
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_2.c_frag.TBS[0] (C_FRAG)                               0.000     6.071
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_2.c_frag.CZ[0] (C_FRAG)                                0.996     7.067
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_14_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       0.000     7.067
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_14_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605     8.672
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_14.QD[0] (Q_FRAG)                                        0.000     8.672
data arrival time                                                                                                    8.672

clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                           0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.211     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_14.QCK[0] (Q_FRAG)                                       0.000     1.211
clock uncertainty                                                                                          0.000     1.211
cell setup time                                                                                            0.105     1.316
data required time                                                                                                   1.316
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   1.316
data arrival time                                                                                                   -8.672
--------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                    -7.356


#Path 74
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_15.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                           0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.211     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                        0.000     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                       1.701     2.912
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.TA1[0] (C_FRAG)                                0.000     2.912
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                 1.721     4.634
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.TAB[0] (C_FRAG)                             0.000     4.634
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.CZ[0] (C_FRAG)                              1.437     6.071
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_2.c_frag.TBS[0] (C_FRAG)                               0.000     6.071
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_2.c_frag.CZ[0] (C_FRAG)                                0.996     7.067
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_15_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       0.000     7.067
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_15_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605     8.672
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_15.QD[0] (Q_FRAG)                                        0.000     8.672
data arrival time                                                                                                    8.672

clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                           0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.211     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_15.QCK[0] (Q_FRAG)                                       0.000     1.211
clock uncertainty                                                                                          0.000     1.211
cell setup time                                                                                            0.105     1.316
data required time                                                                                                   1.316
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   1.316
data arrival time                                                                                                   -8.672
--------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                    -7.356


#Path 75
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_8.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                0.000     0.000
clock source latency                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                          1.211     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                       0.000     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                      1.701     2.912
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.TA1[0] (C_FRAG)                               0.000     2.912
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                1.721     4.634
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.TAB[0] (C_FRAG)                            0.000     4.634
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.CZ[0] (C_FRAG)                             1.437     6.071
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_2.c_frag.TBS[0] (C_FRAG)                              0.000     6.071
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_2.c_frag.CZ[0] (C_FRAG)                               0.996     7.067
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_8_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       0.000     7.067
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_8_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605     8.672
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_8.QD[0] (Q_FRAG)                                        0.000     8.672
data arrival time                                                                                                   8.672

clock Sys_Clk0 (rise edge)                                                                                0.000     0.000
clock source latency                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                          1.211     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_8.QCK[0] (Q_FRAG)                                       0.000     1.211
clock uncertainty                                                                                         0.000     1.211
cell setup time                                                                                           0.105     1.316
data required time                                                                                                  1.316
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  1.316
data arrival time                                                                                                  -8.672
-------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                   -7.356


#Path 76
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_9.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                0.000     0.000
clock source latency                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                          1.211     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                       0.000     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                      1.701     2.912
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.TA1[0] (C_FRAG)                               0.000     2.912
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                1.721     4.634
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.TAB[0] (C_FRAG)                            0.000     4.634
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.CZ[0] (C_FRAG)                             1.437     6.071
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_2.c_frag.TBS[0] (C_FRAG)                              0.000     6.071
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_2.c_frag.CZ[0] (C_FRAG)                               0.996     7.067
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_9_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       0.000     7.067
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_9_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605     8.672
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_9.QD[0] (Q_FRAG)                                        0.000     8.672
data arrival time                                                                                                   8.672

clock Sys_Clk0 (rise edge)                                                                                0.000     0.000
clock source latency                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                          1.211     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_9.QCK[0] (Q_FRAG)                                       0.000     1.211
clock uncertainty                                                                                         0.000     1.211
cell setup time                                                                                           0.105     1.316
data required time                                                                                                  1.316
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  1.316
data arrival time                                                                                                  -8.672
-------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                   -7.356


#Path 77
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_1.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                0.000     0.000
clock source latency                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                          1.211     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                       0.000     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                      1.701     2.912
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.TA1[0] (C_FRAG)                               0.000     2.912
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                1.721     4.634
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.TAB[0] (C_FRAG)                            0.000     4.634
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.CZ[0] (C_FRAG)                             1.437     6.071
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_3.c_frag.TBS[0] (C_FRAG)                              0.000     6.071
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_3.c_frag.CZ[0] (C_FRAG)                               0.996     7.067
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_1_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       0.000     7.067
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_1_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605     8.672
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_1.QD[0] (Q_FRAG)                                        0.000     8.672
data arrival time                                                                                                   8.672

clock Sys_Clk0 (rise edge)                                                                                0.000     0.000
clock source latency                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                          1.211     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_1.QCK[0] (Q_FRAG)                                       0.000     1.211
clock uncertainty                                                                                         0.000     1.211
cell setup time                                                                                           0.105     1.316
data required time                                                                                                  1.316
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  1.316
data arrival time                                                                                                  -8.672
-------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                   -7.356


#Path 78
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_2.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                0.000     0.000
clock source latency                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                          1.211     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                       0.000     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                      1.701     2.912
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.TA1[0] (C_FRAG)                               0.000     2.912
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                1.721     4.634
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.TAB[0] (C_FRAG)                            0.000     4.634
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.CZ[0] (C_FRAG)                             1.437     6.071
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_3.c_frag.TBS[0] (C_FRAG)                              0.000     6.071
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_3.c_frag.CZ[0] (C_FRAG)                               0.996     7.067
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_2_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       0.000     7.067
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_2_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605     8.672
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_2.QD[0] (Q_FRAG)                                        0.000     8.672
data arrival time                                                                                                   8.672

clock Sys_Clk0 (rise edge)                                                                                0.000     0.000
clock source latency                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                          1.211     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_2.QCK[0] (Q_FRAG)                                       0.000     1.211
clock uncertainty                                                                                         0.000     1.211
cell setup time                                                                                           0.105     1.316
data required time                                                                                                  1.316
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  1.316
data arrival time                                                                                                  -8.672
-------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                   -7.356


#Path 79
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_3.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                0.000     0.000
clock source latency                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                          1.211     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                       0.000     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                      1.701     2.912
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.TA1[0] (C_FRAG)                               0.000     2.912
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                1.721     4.634
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.TAB[0] (C_FRAG)                            0.000     4.634
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.CZ[0] (C_FRAG)                             1.437     6.071
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_3.c_frag.TBS[0] (C_FRAG)                              0.000     6.071
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_3.c_frag.CZ[0] (C_FRAG)                               0.996     7.067
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_3_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       0.000     7.067
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_3_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605     8.672
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_3.QD[0] (Q_FRAG)                                        0.000     8.672
data arrival time                                                                                                   8.672

clock Sys_Clk0 (rise edge)                                                                                0.000     0.000
clock source latency                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                          1.211     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_3.QCK[0] (Q_FRAG)                                       0.000     1.211
clock uncertainty                                                                                         0.000     1.211
cell setup time                                                                                           0.105     1.316
data required time                                                                                                  1.316
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  1.316
data arrival time                                                                                                  -8.672
-------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                   -7.356


#Path 80
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_4.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                0.000     0.000
clock source latency                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                          1.211     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                       0.000     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                      1.701     2.912
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.TA1[0] (C_FRAG)                               0.000     2.912
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                1.721     4.634
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.TAB[0] (C_FRAG)                            0.000     4.634
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.CZ[0] (C_FRAG)                             1.437     6.071
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_3.c_frag.TBS[0] (C_FRAG)                              0.000     6.071
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_3.c_frag.CZ[0] (C_FRAG)                               0.996     7.067
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_4_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       0.000     7.067
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_4_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605     8.672
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_4.QD[0] (Q_FRAG)                                        0.000     8.672
data arrival time                                                                                                   8.672

clock Sys_Clk0 (rise edge)                                                                                0.000     0.000
clock source latency                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                          1.211     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_4.QCK[0] (Q_FRAG)                                       0.000     1.211
clock uncertainty                                                                                         0.000     1.211
cell setup time                                                                                           0.105     1.316
data required time                                                                                                  1.316
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  1.316
data arrival time                                                                                                  -8.672
-------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                   -7.356


#Path 81
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_5.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                0.000     0.000
clock source latency                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                          1.211     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                       0.000     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                      1.701     2.912
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.TA1[0] (C_FRAG)                               0.000     2.912
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                1.721     4.634
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.TAB[0] (C_FRAG)                            0.000     4.634
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.CZ[0] (C_FRAG)                             1.437     6.071
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_3.c_frag.TBS[0] (C_FRAG)                              0.000     6.071
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_3.c_frag.CZ[0] (C_FRAG)                               0.996     7.067
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_5_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       0.000     7.067
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_5_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605     8.672
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_5.QD[0] (Q_FRAG)                                        0.000     8.672
data arrival time                                                                                                   8.672

clock Sys_Clk0 (rise edge)                                                                                0.000     0.000
clock source latency                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                          1.211     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_5.QCK[0] (Q_FRAG)                                       0.000     1.211
clock uncertainty                                                                                         0.000     1.211
cell setup time                                                                                           0.105     1.316
data required time                                                                                                  1.316
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  1.316
data arrival time                                                                                                  -8.672
-------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                   -7.356


#Path 82
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_6.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                0.000     0.000
clock source latency                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                          1.211     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                       0.000     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                      1.701     2.912
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.TA1[0] (C_FRAG)                               0.000     2.912
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                1.721     4.634
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.TAB[0] (C_FRAG)                            0.000     4.634
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.CZ[0] (C_FRAG)                             1.437     6.071
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_3.c_frag.TBS[0] (C_FRAG)                              0.000     6.071
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_3.c_frag.CZ[0] (C_FRAG)                               0.996     7.067
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_6_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       0.000     7.067
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_6_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605     8.672
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_6.QD[0] (Q_FRAG)                                        0.000     8.672
data arrival time                                                                                                   8.672

clock Sys_Clk0 (rise edge)                                                                                0.000     0.000
clock source latency                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                          1.211     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_6.QCK[0] (Q_FRAG)                                       0.000     1.211
clock uncertainty                                                                                         0.000     1.211
cell setup time                                                                                           0.105     1.316
data required time                                                                                                  1.316
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  1.316
data arrival time                                                                                                  -8.672
-------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                   -7.356


#Path 83
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_7.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                0.000     0.000
clock source latency                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                          1.211     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                       0.000     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                      1.701     2.912
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.TA1[0] (C_FRAG)                               0.000     2.912
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                1.721     4.634
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.TAB[0] (C_FRAG)                            0.000     4.634
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.CZ[0] (C_FRAG)                             1.437     6.071
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_3.c_frag.TBS[0] (C_FRAG)                              0.000     6.071
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_3.c_frag.CZ[0] (C_FRAG)                               0.996     7.067
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_7_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       0.000     7.067
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_7_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605     8.672
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_7.QD[0] (Q_FRAG)                                        0.000     8.672
data arrival time                                                                                                   8.672

clock Sys_Clk0 (rise edge)                                                                                0.000     0.000
clock source latency                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                          1.211     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_7.QCK[0] (Q_FRAG)                                       0.000     1.211
clock uncertainty                                                                                         0.000     1.211
cell setup time                                                                                           0.105     1.316
data required time                                                                                                  1.316
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  1.316
data arrival time                                                                                                  -8.672
-------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                   -7.356


#Path 84
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_19.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                           0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.211     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                        0.000     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                       1.701     2.912
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.TA1[0] (C_FRAG)                                0.000     2.912
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                 1.721     4.634
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.TAB[0] (C_FRAG)                             0.000     4.634
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.CZ[0] (C_FRAG)                              1.437     6.071
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_1.c_frag.TBS[0] (C_FRAG)                               0.000     6.071
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_1.c_frag.CZ[0] (C_FRAG)                                0.996     7.067
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_19_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       0.000     7.067
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_19_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605     8.672
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_19.QD[0] (Q_FRAG)                                        0.000     8.672
data arrival time                                                                                                    8.672

clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                           0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.211     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_19.QCK[0] (Q_FRAG)                                       0.000     1.211
clock uncertainty                                                                                          0.000     1.211
cell setup time                                                                                            0.105     1.316
data required time                                                                                                   1.316
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   1.316
data arrival time                                                                                                   -8.672
--------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                    -7.356


#Path 85
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_24.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                           0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.211     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                        0.000     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                       1.701     2.912
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.TA1[0] (C_FRAG)                                0.000     2.912
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                 1.721     4.634
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.TAB[0] (C_FRAG)                             0.000     4.634
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.CZ[0] (C_FRAG)                              1.437     6.071
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1.c_frag.TBS[0] (C_FRAG)                                 0.000     6.071
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                  0.996     7.067
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_24_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       0.000     7.067
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_24_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605     8.672
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_24.QD[0] (Q_FRAG)                                        0.000     8.672
data arrival time                                                                                                    8.672

clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                           0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.211     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_24.QCK[0] (Q_FRAG)                                       0.000     1.211
clock uncertainty                                                                                          0.000     1.211
cell setup time                                                                                            0.105     1.316
data required time                                                                                                   1.316
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   1.316
data arrival time                                                                                                   -8.672
--------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                    -7.356


#Path 86
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_25.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                           0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.211     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                        0.000     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                       1.701     2.912
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.TA1[0] (C_FRAG)                                0.000     2.912
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                 1.721     4.634
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.TAB[0] (C_FRAG)                             0.000     4.634
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.CZ[0] (C_FRAG)                              1.437     6.071
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1.c_frag.TBS[0] (C_FRAG)                                 0.000     6.071
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                  0.996     7.067
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_25_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       0.000     7.067
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_25_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605     8.672
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_25.QD[0] (Q_FRAG)                                        0.000     8.672
data arrival time                                                                                                    8.672

clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                           0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.211     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_25.QCK[0] (Q_FRAG)                                       0.000     1.211
clock uncertainty                                                                                          0.000     1.211
cell setup time                                                                                            0.105     1.316
data required time                                                                                                   1.316
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   1.316
data arrival time                                                                                                   -8.672
--------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                    -7.356


#Path 87
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_26.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                           0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.211     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                        0.000     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                       1.701     2.912
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.TA1[0] (C_FRAG)                                0.000     2.912
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                 1.721     4.634
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.TAB[0] (C_FRAG)                             0.000     4.634
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.CZ[0] (C_FRAG)                              1.437     6.071
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1.c_frag.TBS[0] (C_FRAG)                                 0.000     6.071
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                  0.996     7.067
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_26_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       0.000     7.067
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_26_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605     8.672
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_26.QD[0] (Q_FRAG)                                        0.000     8.672
data arrival time                                                                                                    8.672

clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                           0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.211     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_26.QCK[0] (Q_FRAG)                                       0.000     1.211
clock uncertainty                                                                                          0.000     1.211
cell setup time                                                                                            0.105     1.316
data required time                                                                                                   1.316
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   1.316
data arrival time                                                                                                   -8.672
--------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                    -7.356


#Path 88
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_27.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                           0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.211     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                        0.000     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                       1.701     2.912
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.TA1[0] (C_FRAG)                                0.000     2.912
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                 1.721     4.634
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.TAB[0] (C_FRAG)                             0.000     4.634
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.CZ[0] (C_FRAG)                              1.437     6.071
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1.c_frag.TBS[0] (C_FRAG)                                 0.000     6.071
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                  0.996     7.067
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_27_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       0.000     7.067
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_27_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605     8.672
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_27.QD[0] (Q_FRAG)                                        0.000     8.672
data arrival time                                                                                                    8.672

clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                           0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.211     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_27.QCK[0] (Q_FRAG)                                       0.000     1.211
clock uncertainty                                                                                          0.000     1.211
cell setup time                                                                                            0.105     1.316
data required time                                                                                                   1.316
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   1.316
data arrival time                                                                                                   -8.672
--------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                    -7.356


#Path 89
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_28.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                           0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.211     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                        0.000     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                       1.701     2.912
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.TA1[0] (C_FRAG)                                0.000     2.912
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                 1.721     4.634
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.TAB[0] (C_FRAG)                             0.000     4.634
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.CZ[0] (C_FRAG)                              1.437     6.071
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1.c_frag.TBS[0] (C_FRAG)                                 0.000     6.071
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                  0.996     7.067
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_28_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       0.000     7.067
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_28_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605     8.672
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_28.QD[0] (Q_FRAG)                                        0.000     8.672
data arrival time                                                                                                    8.672

clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                           0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.211     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_28.QCK[0] (Q_FRAG)                                       0.000     1.211
clock uncertainty                                                                                          0.000     1.211
cell setup time                                                                                            0.105     1.316
data required time                                                                                                   1.316
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   1.316
data arrival time                                                                                                   -8.672
--------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                    -7.356


#Path 90
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_29.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                           0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.211     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                        0.000     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                       1.701     2.912
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.TA1[0] (C_FRAG)                                0.000     2.912
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                 1.721     4.634
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.TAB[0] (C_FRAG)                             0.000     4.634
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.CZ[0] (C_FRAG)                              1.437     6.071
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1.c_frag.TBS[0] (C_FRAG)                                 0.000     6.071
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                  0.996     7.067
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_29_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       0.000     7.067
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_29_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605     8.672
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_29.QD[0] (Q_FRAG)                                        0.000     8.672
data arrival time                                                                                                    8.672

clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                           0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.211     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_29.QCK[0] (Q_FRAG)                                       0.000     1.211
clock uncertainty                                                                                          0.000     1.211
cell setup time                                                                                            0.105     1.316
data required time                                                                                                   1.316
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   1.316
data arrival time                                                                                                   -8.672
--------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                    -7.356


#Path 91
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_30.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                           0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.211     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                        0.000     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                       1.701     2.912
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.TA1[0] (C_FRAG)                                0.000     2.912
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                 1.721     4.634
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.TAB[0] (C_FRAG)                             0.000     4.634
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.CZ[0] (C_FRAG)                              1.437     6.071
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1.c_frag.TBS[0] (C_FRAG)                                 0.000     6.071
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                  0.996     7.067
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_30_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       0.000     7.067
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_30_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605     8.672
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_30.QD[0] (Q_FRAG)                                        0.000     8.672
data arrival time                                                                                                    8.672

clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                           0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.211     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_30.QCK[0] (Q_FRAG)                                       0.000     1.211
clock uncertainty                                                                                          0.000     1.211
cell setup time                                                                                            0.105     1.316
data required time                                                                                                   1.316
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   1.316
data arrival time                                                                                                   -8.672
--------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                    -7.356


#Path 92
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_31.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                           0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.211     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                        0.000     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                       1.701     2.912
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.TA1[0] (C_FRAG)                                0.000     2.912
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                 1.721     4.634
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.TAB[0] (C_FRAG)                             0.000     4.634
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.CZ[0] (C_FRAG)                              1.437     6.071
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1.c_frag.TBS[0] (C_FRAG)                                 0.000     6.071
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                  0.996     7.067
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_31_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       0.000     7.067
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_31_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605     8.672
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_31.QD[0] (Q_FRAG)                                        0.000     8.672
data arrival time                                                                                                    8.672

clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                           0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.211     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_31.QCK[0] (Q_FRAG)                                       0.000     1.211
clock uncertainty                                                                                          0.000     1.211
cell setup time                                                                                            0.105     1.316
data required time                                                                                                   1.316
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   1.316
data arrival time                                                                                                   -8.672
--------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                    -7.356


#Path 93
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_16.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                           0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.211     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                        0.000     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                       1.701     2.912
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.TA1[0] (C_FRAG)                                0.000     2.912
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                 1.721     4.634
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.TAB[0] (C_FRAG)                             0.000     4.634
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.CZ[0] (C_FRAG)                              1.437     6.071
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_1.c_frag.TBS[0] (C_FRAG)                               0.000     6.071
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_1.c_frag.CZ[0] (C_FRAG)                                0.996     7.067
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_16_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       0.000     7.067
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_16_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605     8.672
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_16.QD[0] (Q_FRAG)                                        0.000     8.672
data arrival time                                                                                                    8.672

clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                           0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.211     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_16.QCK[0] (Q_FRAG)                                       0.000     1.211
clock uncertainty                                                                                          0.000     1.211
cell setup time                                                                                            0.105     1.316
data required time                                                                                                   1.316
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   1.316
data arrival time                                                                                                   -8.672
--------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                    -7.356


#Path 94
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_17.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                           0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.211     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                        0.000     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                       1.701     2.912
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.TA1[0] (C_FRAG)                                0.000     2.912
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                 1.721     4.634
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.TAB[0] (C_FRAG)                             0.000     4.634
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.CZ[0] (C_FRAG)                              1.437     6.071
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_1.c_frag.TBS[0] (C_FRAG)                               0.000     6.071
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_1.c_frag.CZ[0] (C_FRAG)                                0.996     7.067
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_17_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       0.000     7.067
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_17_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605     8.672
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_17.QD[0] (Q_FRAG)                                        0.000     8.672
data arrival time                                                                                                    8.672

clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                           0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.211     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_17.QCK[0] (Q_FRAG)                                       0.000     1.211
clock uncertainty                                                                                          0.000     1.211
cell setup time                                                                                            0.105     1.316
data required time                                                                                                   1.316
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   1.316
data arrival time                                                                                                   -8.672
--------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                    -7.356


#Path 95
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_18.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                           0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.211     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                        0.000     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                       1.701     2.912
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.TA1[0] (C_FRAG)                                0.000     2.912
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                 1.721     4.634
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.TAB[0] (C_FRAG)                             0.000     4.634
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.CZ[0] (C_FRAG)                              1.437     6.071
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_1.c_frag.TBS[0] (C_FRAG)                               0.000     6.071
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_1.c_frag.CZ[0] (C_FRAG)                                0.996     7.067
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_18_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       0.000     7.067
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_18_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605     8.672
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_18.QD[0] (Q_FRAG)                                        0.000     8.672
data arrival time                                                                                                    8.672

clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                           0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.211     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_18.QCK[0] (Q_FRAG)                                       0.000     1.211
clock uncertainty                                                                                          0.000     1.211
cell setup time                                                                                            0.105     1.316
data required time                                                                                                   1.316
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   1.316
data arrival time                                                                                                   -8.672
--------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                    -7.356


#Path 96
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_20.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                           0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.211     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                        0.000     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                       1.701     2.912
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.TA1[0] (C_FRAG)                                0.000     2.912
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                 1.721     4.634
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.TAB[0] (C_FRAG)                             0.000     4.634
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.CZ[0] (C_FRAG)                              1.437     6.071
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_1.c_frag.TBS[0] (C_FRAG)                               0.000     6.071
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_1.c_frag.CZ[0] (C_FRAG)                                0.996     7.067
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_20_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       0.000     7.067
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_20_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605     8.672
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_20.QD[0] (Q_FRAG)                                        0.000     8.672
data arrival time                                                                                                    8.672

clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                           0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.211     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_20.QCK[0] (Q_FRAG)                                       0.000     1.211
clock uncertainty                                                                                          0.000     1.211
cell setup time                                                                                            0.105     1.316
data required time                                                                                                   1.316
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   1.316
data arrival time                                                                                                   -8.672
--------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                    -7.356


#Path 97
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_dffp_Q_2.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                                  0.000     0.000
clock source latency                                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                    0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                            0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                            1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_dffp_Q_2.QCK[0] (Q_FRAG)                                            0.000     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_dffp_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                           1.701     2.912
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT2_O.t_frag.XSL[0] (T_FRAG)                                   0.000     2.912
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT2_O.t_frag.XZ[0] (T_FRAG)                                    1.462     4.375
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                       0.000     4.375
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.305     5.680
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                                 0.000     5.680
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.606     7.285
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q.QD[0] (Q_FRAG)                                                  0.000     7.285
data arrival time                                                                                                                     7.285

clock Sys_Clk0 (rise edge)                                                                                                  0.000     0.000
clock source latency                                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                    0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                            0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                            1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                                 0.000     1.211
clock uncertainty                                                                                                           0.000     1.211
cell setup time                                                                                                             0.105     1.316
data required time                                                                                                                    1.316
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                    1.316
data arrival time                                                                                                                    -7.285
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -5.969


#Path 98
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                           0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                     0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                     1.211     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                  0.000     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                 1.701     2.912
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.TA1[0] (C_FRAG)                          0.000     2.912
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.CZ[0] (C_FRAG)                           1.721     4.634
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.TAB[0] (C_FRAG)                       0.000     4.634
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.CZ[0] (C_FRAG)                        1.437     6.071
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QD[0] (Q_FRAG)                                   0.000     6.071
data arrival time                                                                                              6.071

clock Sys_Clk0 (rise edge)                                                                           0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                     0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                     1.211     1.211
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                  0.000     1.211
clock uncertainty                                                                                    0.000     1.211
cell setup time                                                                                      0.105     1.316
data required time                                                                                             1.316
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             1.316
data arrival time                                                                                             -6.071
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -4.755


#Path 99
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_dffc_Q.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                             Incr      Path
--------------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                         0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                 1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                        0.000     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                       1.701     2.912
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_i_LUT3_O.t_frag.XA1[0] (T_FRAG)                               0.000     2.912
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_i_LUT3_O.t_frag.XZ[0] (T_FRAG)                                1.549     4.462
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.t_frag.XSL[0] (T_FRAG)                       0.000     4.462
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.462     5.924
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_dffc_Q.QD[0] (Q_FRAG)                                   0.000     5.924
data arrival time                                                                                                          5.924

clock Sys_Clk0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                         0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                 1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_dffc_Q.QCK[0] (Q_FRAG)                                  0.000     1.211
clock uncertainty                                                                                                0.000     1.211
cell setup time                                                                                                  0.105     1.316
data required time                                                                                                         1.316
--------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                         1.316
data arrival time                                                                                                         -5.924
--------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                          -4.608


#Path 100
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_dffc_Q.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_dffp_Q.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                        0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_dffc_Q.QCK[0] (Q_FRAG)                                 0.000     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                1.701     2.912
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.c_frag.TA2[0] (C_FRAG)                       0.000     2.912
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.c_frag.CZ[0] (C_FRAG)                        1.705     4.618
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_dffp_Q.QD[0] (Q_FRAG)                                   0.000     4.618
data arrival time                                                                                                         4.618

clock Sys_Clk0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                        0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_dffp_Q.QCK[0] (Q_FRAG)                                  0.000     1.211
clock uncertainty                                                                                               0.000     1.211
cell setup time                                                                                                 0.105     1.316
data required time                                                                                                        1.316
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                        1.316
data arrival time                                                                                                        -4.618
-------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                         -3.301


#End of timing report
