Analysis & Synthesis report for SerDes_Sys
Wed Mar 13 10:15:13 2024
Quartus Prime Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |SerDes_Sys|TX:transmitter|grey_encode:gray_encoder_0|bit_idx
 12. Registers Protected by Synthesis
 13. Registers Removed During Synthesis
 14. Removed Registers Triggering Further Register Optimizations
 15. General Register Statistics
 16. Inverted Register Statistics
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for TX:transmitter|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated
 19. Source assignments for TX:transmitter|altera_reset_controller:rst_controller
 20. Source assignments for TX:transmitter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 21. Source assignments for TX:transmitter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 22. Source assignments for RX:receiver|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 23. Source assignments for RX:receiver|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 24. Source assignments for NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_register_bank_a_module:NIOS_UART_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated
 25. Source assignments for NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_register_bank_b_module:NIOS_UART_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated
 26. Source assignments for NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug
 27. Source assignments for NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 28. Source assignments for NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer1
 29. Source assignments for NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break
 30. Source assignments for NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_itrace:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_itrace
 31. Source assignments for NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_im:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_im
 32. Source assignments for NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem
 33. Source assignments for NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated
 34. Source assignments for NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck
 35. Source assignments for NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 36. Source assignments for NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer3
 37. Source assignments for NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk
 38. Source assignments for NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 39. Source assignments for NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer5
 40. Source assignments for NIOS_UART:u0|NIOS_UART_on_chip_mem:on_chip_mem|altsyncram:the_altsyncram|altsyncram_he82:auto_generated
 41. Source assignments for NIOS_UART:u0|NIOS_UART_uart_0:uart_0
 42. Source assignments for NIOS_UART:u0|NIOS_UART_uart_0:uart_0|NIOS_UART_uart_0_rx:the_NIOS_UART_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer
 43. Source assignments for NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_cmd_demux:cmd_demux
 44. Source assignments for NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 45. Source assignments for NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_cmd_demux_001:rsp_demux
 46. Source assignments for NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_rsp_demux_001:rsp_demux_001
 47. Source assignments for NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_cmd_demux_001:rsp_demux_002
 48. Source assignments for NIOS_UART:u0|altera_reset_controller:rst_controller
 49. Source assignments for NIOS_UART:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 50. Source assignments for NIOS_UART:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 51. Source assignments for NIOS_UART:u0|altera_reset_controller:rst_controller_001
 52. Source assignments for NIOS_UART:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 53. Source assignments for NIOS_UART:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 54. Source assignments for sld_signaltap:channel_rx_verification
 55. Parameter Settings for User Entity Instance: pll:G100MHz|pll_0002:pll_inst|altera_pll:altera_pll_i
 56. Parameter Settings for User Entity Instance: TX:transmitter|pam_4_encode:pam_encoder_0
 57. Parameter Settings for User Entity Instance: TX:transmitter|TX_onchip_memory2_0:onchip_memory2_0
 58. Parameter Settings for User Entity Instance: TX:transmitter|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram
 59. Parameter Settings for User Entity Instance: TX:transmitter|prbs31:prbs_0
 60. Parameter Settings for User Entity Instance: TX:transmitter|altera_reset_controller:rst_controller
 61. Parameter Settings for User Entity Instance: TX:transmitter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 62. Parameter Settings for User Entity Instance: TX:transmitter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 63. Parameter Settings for User Entity Instance: ISI_channel_prl:ISI_channel_prl
 64. Parameter Settings for User Entity Instance: noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut
 65. Parameter Settings for User Entity Instance: RX:receiver|DFE:dfe_0
 66. Parameter Settings for User Entity Instance: RX:receiver|DFE:dfe_0|decision_maker:DM
 67. Parameter Settings for User Entity Instance: RX:receiver|pam_4_decode:pam4_decoder_0
 68. Parameter Settings for User Entity Instance: RX:receiver|altera_reset_controller:rst_controller
 69. Parameter Settings for User Entity Instance: RX:receiver|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 70. Parameter Settings for User Entity Instance: RX:receiver|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 71. Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_register_bank_a_module:NIOS_UART_nios2_gen2_0_cpu_register_bank_a
 72. Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_register_bank_a_module:NIOS_UART_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram
 73. Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_register_bank_b_module:NIOS_UART_nios2_gen2_0_cpu_register_bank_b
 74. Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_register_bank_b_module:NIOS_UART_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram
 75. Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 76. Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer1
 77. Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram
 78. Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram
 79. Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 80. Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer3
 81. Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 82. Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer5
 83. Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:NIOS_UART_nios2_gen2_0_cpu_debug_slave_phy
 84. Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_on_chip_mem:on_chip_mem
 85. Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_on_chip_mem:on_chip_mem|altsyncram:the_altsyncram
 86. Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_uart_0:uart_0|NIOS_UART_uart_0_rx:the_NIOS_UART_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer
 87. Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator
 88. Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator
 89. Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator
 90. Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator
 91. Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:on_chip_mem_s1_translator
 92. Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent
 93. Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent
 94. Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent
 95. Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 96. Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo
 97. Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent
 98. Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 99. Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo
100. Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:on_chip_mem_s1_agent
101. Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:on_chip_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor
102. Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:on_chip_mem_s1_agent_rsp_fifo
103. Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_router:router|NIOS_UART_mm_interconnect_0_router_default_decode:the_default_decode
104. Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_router_001:router_001|NIOS_UART_mm_interconnect_0_router_001_default_decode:the_default_decode
105. Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_router_002:router_002|NIOS_UART_mm_interconnect_0_router_002_default_decode:the_default_decode
106. Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_router_003:router_003|NIOS_UART_mm_interconnect_0_router_003_default_decode:the_default_decode
107. Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_router_002:router_004|NIOS_UART_mm_interconnect_0_router_002_default_decode:the_default_decode
108. Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb
109. Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
110. Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb
111. Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
112. Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
113. Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
114. Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
115. Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
116. Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
117. Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
118. Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
119. Parameter Settings for User Entity Instance: NIOS_UART:u0|altera_reset_controller:rst_controller
120. Parameter Settings for User Entity Instance: NIOS_UART:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
121. Parameter Settings for User Entity Instance: NIOS_UART:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
122. Parameter Settings for User Entity Instance: NIOS_UART:u0|altera_reset_controller:rst_controller_001
123. Parameter Settings for User Entity Instance: NIOS_UART:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
124. Parameter Settings for User Entity Instance: NIOS_UART:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
125. Parameter Settings for Inferred Entity Instance: sld_signaltap:channel_rx_verification
126. altsyncram Parameter Settings by Entity Instance
127. Port Connectivity Checks: "NIOS_UART:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1"
128. Port Connectivity Checks: "NIOS_UART:u0|altera_reset_controller:rst_controller_001"
129. Port Connectivity Checks: "NIOS_UART:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
130. Port Connectivity Checks: "NIOS_UART:u0|altera_reset_controller:rst_controller"
131. Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
132. Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
133. Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
134. Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_router_003:router_003|NIOS_UART_mm_interconnect_0_router_003_default_decode:the_default_decode"
135. Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_router_002:router_002|NIOS_UART_mm_interconnect_0_router_002_default_decode:the_default_decode"
136. Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_router_001:router_001|NIOS_UART_mm_interconnect_0_router_001_default_decode:the_default_decode"
137. Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_router:router|NIOS_UART_mm_interconnect_0_router_default_decode:the_default_decode"
138. Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:on_chip_mem_s1_agent_rsp_fifo"
139. Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:on_chip_mem_s1_agent"
140. Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo"
141. Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent"
142. Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo"
143. Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent"
144. Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent"
145. Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent"
146. Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:on_chip_mem_s1_translator"
147. Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator"
148. Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator"
149. Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator"
150. Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator"
151. Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_uart_0:uart_0"
152. Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_on_chip_mem:on_chip_mem"
153. Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:NIOS_UART_nios2_gen2_0_cpu_debug_slave_phy"
154. Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer5"
155. Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4"
156. Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_pib:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_pib"
157. Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc"
158. Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_dtrace:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_dtrace|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_td_mode:NIOS_UART_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode"
159. Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_itrace:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_itrace"
160. Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_dbrk:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_dbrk"
161. Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_xbrk:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_xbrk"
162. Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug"
163. Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci"
164. Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_test_bench:the_NIOS_UART_nios2_gen2_0_cpu_test_bench"
165. Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0"
166. Port Connectivity Checks: "NIOS_UART:u0"
167. Port Connectivity Checks: "RX:receiver|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
168. Port Connectivity Checks: "RX:receiver|altera_reset_controller:rst_controller"
169. Port Connectivity Checks: "RX:receiver"
170. Port Connectivity Checks: "noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut"
171. Port Connectivity Checks: "TX:transmitter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
172. Port Connectivity Checks: "TX:transmitter|altera_reset_controller:rst_controller"
173. Port Connectivity Checks: "TX:transmitter|TX_onchip_memory2_0:onchip_memory2_0"
174. Port Connectivity Checks: "TX:transmitter"
175. Port Connectivity Checks: "pll:G100MHz"
176. Signal Tap Logic Analyzer Settings
177. Post-Synthesis Netlist Statistics for Top Partition
178. Elapsed Time Per Partition
179. Connections to In-System Debugging Instance "channel_rx_verification"
180. Analysis & Synthesis Messages
181. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+---------------------------------+------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed Mar 13 10:15:12 2024          ;
; Quartus Prime Version           ; 22.1std.2 Build 922 07/20/2023 SC Lite Edition ;
; Revision Name                   ; SerDes_Sys                                     ;
; Top-level Entity Name           ; SerDes_Sys                                     ;
; Family                          ; Cyclone V                                      ;
; Logic utilization (in ALMs)     ; N/A                                            ;
; Total registers                 ; 2293                                           ;
; Total pins                      ; 45                                             ;
; Total virtual pins              ; 0                                              ;
; Total block memory bits         ; 679,936                                        ;
; Total DSP Blocks                ; 4                                              ;
; Total HSSI RX PCSs              ; 0                                              ;
; Total HSSI PMA RX Deserializers ; 0                                              ;
; Total HSSI TX PCSs              ; 0                                              ;
; Total HSSI PMA TX Serializers   ; 0                                              ;
; Total PLLs                      ; 1                                              ;
; Total DLLs                      ; 0                                              ;
+---------------------------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; SerDes_Sys         ; SerDes_Sys         ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processor 9            ;   0.0%      ;
;     Processor 10           ;   0.0%      ;
;     Processor 11           ;   0.0%      ;
;     Processor 12           ;   0.0%      ;
;     Processor 13           ;   0.0%      ;
;     Processor 14           ;   0.0%      ;
;     Processor 15           ;   0.0%      ;
;     Processor 16           ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                                          ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                                                   ; Library     ;
+-----------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; rtl/changed_ver/channel_model_prl.sv                                                                      ; yes             ; User SystemVerilog HDL File                  ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/changed_ver/channel_model_prl.sv                                                                 ;             ;
; rtl/noise_prob/probability_verilog_helper.mem                                                             ; yes             ; User Unspecified File                        ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/noise_prob/probability_verilog_helper.mem                                                        ;             ;
; rtl/noise/noise_128.sv                                                                                    ; yes             ; User SystemVerilog HDL File                  ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/noise/noise_128.sv                                                                               ;             ;
; qsys/NIOS_UART/synthesis/NIOS_UART.v                                                                      ; yes             ; User Verilog HDL File                        ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/NIOS_UART.v                                                                 ; NIOS_UART   ;
; qsys/NIOS_UART/synthesis/submodules/altera_reset_controller.v                                             ; yes             ; User Verilog HDL File                        ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/altera_reset_controller.v                                        ; NIOS_UART   ;
; qsys/NIOS_UART/synthesis/submodules/altera_reset_synchronizer.v                                           ; yes             ; User Verilog HDL File                        ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/altera_reset_synchronizer.v                                      ; NIOS_UART   ;
; qsys/NIOS_UART/synthesis/submodules/NIOS_UART_irq_mapper.sv                                               ; yes             ; User SystemVerilog HDL File                  ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_irq_mapper.sv                                          ; NIOS_UART   ;
; qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v                                         ; yes             ; User Verilog HDL File                        ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v                                    ; NIOS_UART   ;
; qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_avalon_st_adapter.v                       ; yes             ; User Verilog HDL File                        ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_avalon_st_adapter.v                  ; NIOS_UART   ;
; qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv      ; yes             ; User SystemVerilog HDL File                  ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; NIOS_UART   ;
; qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_rsp_mux_001.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_rsp_mux_001.sv                       ; NIOS_UART   ;
; qsys/NIOS_UART/synthesis/submodules/altera_merlin_arbitrator.sv                                           ; yes             ; User SystemVerilog HDL File                  ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/altera_merlin_arbitrator.sv                                      ; NIOS_UART   ;
; qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_rsp_mux.sv                                ; yes             ; User SystemVerilog HDL File                  ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_rsp_mux.sv                           ; NIOS_UART   ;
; qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_rsp_demux_001.sv                          ; yes             ; User SystemVerilog HDL File                  ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_rsp_demux_001.sv                     ; NIOS_UART   ;
; qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_cmd_mux_001.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_cmd_mux_001.sv                       ; NIOS_UART   ;
; qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_cmd_mux.sv                                ; yes             ; User SystemVerilog HDL File                  ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_cmd_mux.sv                           ; NIOS_UART   ;
; qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_cmd_demux_001.sv                          ; yes             ; User SystemVerilog HDL File                  ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_cmd_demux_001.sv                     ; NIOS_UART   ;
; qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_cmd_demux.sv                              ; yes             ; User SystemVerilog HDL File                  ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_cmd_demux.sv                         ; NIOS_UART   ;
; qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_router_003.sv                             ; yes             ; User SystemVerilog HDL File                  ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_router_003.sv                        ; NIOS_UART   ;
; qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_router_002.sv                             ; yes             ; User SystemVerilog HDL File                  ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_router_002.sv                        ; NIOS_UART   ;
; qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_router_001.sv                             ; yes             ; User SystemVerilog HDL File                  ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_router_001.sv                        ; NIOS_UART   ;
; qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_router.sv                                 ; yes             ; User SystemVerilog HDL File                  ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_router.sv                            ; NIOS_UART   ;
; qsys/NIOS_UART/synthesis/submodules/altera_avalon_sc_fifo.v                                               ; yes             ; User Verilog HDL File                        ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/altera_avalon_sc_fifo.v                                          ; NIOS_UART   ;
; qsys/NIOS_UART/synthesis/submodules/altera_merlin_slave_agent.sv                                          ; yes             ; User SystemVerilog HDL File                  ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/altera_merlin_slave_agent.sv                                     ; NIOS_UART   ;
; qsys/NIOS_UART/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                   ; yes             ; User SystemVerilog HDL File                  ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/altera_merlin_burst_uncompressor.sv                              ; NIOS_UART   ;
; qsys/NIOS_UART/synthesis/submodules/altera_merlin_master_agent.sv                                         ; yes             ; User SystemVerilog HDL File                  ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/altera_merlin_master_agent.sv                                    ; NIOS_UART   ;
; qsys/NIOS_UART/synthesis/submodules/altera_merlin_slave_translator.sv                                     ; yes             ; User SystemVerilog HDL File                  ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/altera_merlin_slave_translator.sv                                ; NIOS_UART   ;
; qsys/NIOS_UART/synthesis/submodules/altera_merlin_master_translator.sv                                    ; yes             ; User SystemVerilog HDL File                  ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/altera_merlin_master_translator.sv                               ; NIOS_UART   ;
; qsys/NIOS_UART/synthesis/submodules/NIOS_UART_uart_0.v                                                    ; yes             ; User Verilog HDL File                        ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_uart_0.v                                               ; NIOS_UART   ;
; qsys/NIOS_UART/synthesis/submodules/NIOS_UART_on_chip_mem.v                                               ; yes             ; User Verilog HDL File                        ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_on_chip_mem.v                                          ; NIOS_UART   ;
; qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0.v                                              ; yes             ; User Verilog HDL File                        ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0.v                                         ; NIOS_UART   ;
; qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v                                          ; yes             ; User Verilog HDL File                        ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v                                     ; NIOS_UART   ;
; qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk.v                       ; yes             ; User Verilog HDL File                        ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk.v                  ; NIOS_UART   ;
; qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck.v                          ; yes             ; User Verilog HDL File                        ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck.v                     ; NIOS_UART   ;
; qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper.v                      ; yes             ; User Verilog HDL File                        ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper.v                 ; NIOS_UART   ;
; qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu_test_bench.v                               ; yes             ; User Verilog HDL File                        ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu_test_bench.v                          ; NIOS_UART   ;
; rtl/noise/urng_64.sv                                                                                      ; yes             ; User SystemVerilog HDL File                  ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/noise/urng_64.sv                                                                                 ;             ;
; rtl/noise/noise_wrapper.sv                                                                                ; yes             ; User SystemVerilog HDL File                  ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/noise/noise_wrapper.sv                                                                           ;             ;
; rtl/noise/noise.sv                                                                                        ; yes             ; User SystemVerilog HDL File                  ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/noise/noise.sv                                                                                   ;             ;
; qsys/RX/synthesis/RX.v                                                                                    ; yes             ; User Verilog HDL File                        ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/RX/synthesis/RX.v                                                                               ; RX          ;
; qsys/RX/synthesis/submodules/altera_reset_controller.v                                                    ; yes             ; User Verilog HDL File                        ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/RX/synthesis/submodules/altera_reset_controller.v                                               ; RX          ;
; qsys/RX/synthesis/submodules/altera_reset_synchronizer.v                                                  ; yes             ; User Verilog HDL File                        ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/RX/synthesis/submodules/altera_reset_synchronizer.v                                             ; RX          ;
; qsys/RX/synthesis/submodules/PAM_4_decoder.sv                                                             ; yes             ; User SystemVerilog HDL File                  ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/RX/synthesis/submodules/PAM_4_decoder.sv                                                        ; RX          ;
; qsys/RX/synthesis/submodules/gray_decoder.v                                                               ; yes             ; User Verilog HDL File                        ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/RX/synthesis/submodules/gray_decoder.v                                                          ; RX          ;
; qsys/RX/synthesis/submodules/decision_maker.sv                                                            ; yes             ; User SystemVerilog HDL File                  ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/RX/synthesis/submodules/decision_maker.sv                                                       ; RX          ;
; qsys/RX/synthesis/submodules/dfe.sv                                                                       ; yes             ; User SystemVerilog HDL File                  ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/RX/synthesis/submodules/dfe.sv                                                                  ; RX          ;
; qsys/channel/synthesis/submodules/channel_model.sv                                                        ; yes             ; User SystemVerilog HDL File                  ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/channel/synthesis/submodules/channel_model.sv                                                   ; channel     ;
; qsys/TX/synthesis/TX.v                                                                                    ; yes             ; User Verilog HDL File                        ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/TX.v                                                                               ; TX          ;
; qsys/TX/synthesis/submodules/altera_reset_controller.v                                                    ; yes             ; User Verilog HDL File                        ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/submodules/altera_reset_controller.v                                               ; TX          ;
; qsys/TX/synthesis/submodules/altera_reset_synchronizer.v                                                  ; yes             ; User Verilog HDL File                        ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/submodules/altera_reset_synchronizer.v                                             ; TX          ;
; qsys/TX/synthesis/submodules/prbs.v                                                                       ; yes             ; User Verilog HDL File                        ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/submodules/prbs.v                                                                  ; TX          ;
; qsys/TX/synthesis/submodules/TX_onchip_memory2_0.hex                                                      ; yes             ; User Hexadecimal (Intel-Format) File         ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/submodules/TX_onchip_memory2_0.hex                                                 ; TX          ;
; qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v                                                        ; yes             ; User Verilog HDL File                        ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v                                                   ; TX          ;
; qsys/TX/synthesis/submodules/gray_encoder.v                                                               ; yes             ; User Verilog HDL File                        ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/submodules/gray_encoder.v                                                          ; TX          ;
; qsys/TX/synthesis/submodules/PAM_4_encoder.sv                                                             ; yes             ; User SystemVerilog HDL File                  ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/submodules/PAM_4_encoder.sv                                                        ; TX          ;
; rtl/SerDes_Sys.sv                                                                                         ; yes             ; User SystemVerilog HDL File                  ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv                                                                                    ;             ;
; ips/pll.v                                                                                                 ; yes             ; User Wizard-Generated File                   ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/ips/pll.v                                                                                            ; pll         ;
; ips/pll/pll_0002.v                                                                                        ; yes             ; User Verilog HDL File                        ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/ips/pll/pll_0002.v                                                                                   ; pll         ;
; /ece496_fpga/git_version/fpga-accelerated-serdes-simulation-system/matlab_sim/tx_sim/pulse_resp_appro.mem ; yes             ; Auto-Found Unspecified File                  ; /ece496_fpga/git_version/fpga-accelerated-serdes-simulation-system/matlab_sim/tx_sim/pulse_resp_appro.mem                                                                      ;             ;
; altera_pll.v                                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_pll.v                                                                                                         ;             ;
; altsyncram.tdf                                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf                                                                                                       ;             ;
; stratix_ram_block.inc                                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                                ;             ;
; lpm_mux.inc                                                                                               ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mux.inc                                                                                                          ;             ;
; lpm_decode.inc                                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_decode.inc                                                                                                       ;             ;
; aglobal221.inc                                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/aglobal221.inc                                                                                                       ;             ;
; a_rdenreg.inc                                                                                             ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                                        ;             ;
; altrom.inc                                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altrom.inc                                                                                                           ;             ;
; altram.inc                                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altram.inc                                                                                                           ;             ;
; altdpram.inc                                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altdpram.inc                                                                                                         ;             ;
; db/altsyncram_2rm1.tdf                                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/altsyncram_2rm1.tdf                                                                               ;             ;
; db/altsyncram_msi1.tdf                                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/altsyncram_msi1.tdf                                                                               ;             ;
; altera_std_synchronizer.v                                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                                                            ;             ;
; db/altsyncram_qid1.tdf                                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/altsyncram_qid1.tdf                                                                               ;             ;
; sld_virtual_jtag_basic.v                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                                                             ;             ;
; sld_jtag_endpoint_adapter.vhd                                                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                                        ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                                         ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                                    ;             ;
; db/altsyncram_he82.tdf                                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/altsyncram_he82.tdf                                                                               ;             ;
; db/decode_0na.tdf                                                                                         ; yes             ; Auto-Generated Megafunction                  ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/decode_0na.tdf                                                                                    ;             ;
; db/mux_tib.tdf                                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/mux_tib.tdf                                                                                       ;             ;
; db/mux_2jb.tdf                                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/mux_2jb.tdf                                                                                       ;             ;
; sld_signaltap.vhd                                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_signaltap.vhd                                                                                                    ;             ;
; sld_signaltap_impl.vhd                                                                                    ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                                                               ;             ;
; sld_ela_control.vhd                                                                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_ela_control.vhd                                                                                                  ;             ;
; lpm_shiftreg.tdf                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                                                                     ;             ;
; lpm_constant.inc                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_constant.inc                                                                                                     ;             ;
; dffeea.inc                                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/dffeea.inc                                                                                                           ;             ;
; sld_ela_trigger.tdf                                                                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_ela_trigger.tdf                                                                                                  ;             ;
; db/sld_ela_trigger_iup.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/sld_ela_trigger_iup.tdf                                                                           ;             ;
; db/sld_reserved_serdes_sys_channel_rx_verification_1_cbae.v                                               ; yes             ; Encrypted Auto-Generated Megafunction        ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/sld_reserved_serdes_sys_channel_rx_verification_1_cbae.v                                          ;             ;
; sld_alt_reduction.vhd                                                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_alt_reduction.vhd                                                                                                ;             ;
; sld_mbpmg.vhd                                                                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                                                                        ;             ;
; sld_ela_trigger_flow_mgr.vhd                                                                              ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                                                                         ;             ;
; sld_buffer_manager.vhd                                                                                    ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                                                               ;             ;
; db/altsyncram_oh84.tdf                                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/altsyncram_oh84.tdf                                                                               ;             ;
; altdpram.tdf                                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altdpram.tdf                                                                                                         ;             ;
; memmodes.inc                                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/others/maxplus2/memmodes.inc                                                                                                       ;             ;
; a_hdffe.inc                                                                                               ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/a_hdffe.inc                                                                                                          ;             ;
; alt_le_rden_reg.inc                                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                                                                  ;             ;
; altsyncram.inc                                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.inc                                                                                                       ;             ;
; lpm_mux.tdf                                                                                               ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mux.tdf                                                                                                          ;             ;
; muxlut.inc                                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/muxlut.inc                                                                                                           ;             ;
; bypassff.inc                                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/bypassff.inc                                                                                                         ;             ;
; altshift.inc                                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altshift.inc                                                                                                         ;             ;
; db/mux_dlc.tdf                                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/mux_dlc.tdf                                                                                       ;             ;
; lpm_decode.tdf                                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_decode.tdf                                                                                                       ;             ;
; declut.inc                                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/declut.inc                                                                                                           ;             ;
; lpm_compare.inc                                                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_compare.inc                                                                                                      ;             ;
; db/decode_vnf.tdf                                                                                         ; yes             ; Auto-Generated Megafunction                  ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/decode_vnf.tdf                                                                                    ;             ;
; lpm_counter.tdf                                                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_counter.tdf                                                                                                      ;             ;
; lpm_add_sub.inc                                                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                                                      ;             ;
; cmpconst.inc                                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/cmpconst.inc                                                                                                         ;             ;
; lpm_counter.inc                                                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_counter.inc                                                                                                      ;             ;
; alt_counter_stratix.inc                                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                                                              ;             ;
; db/cntr_f9i.tdf                                                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/cntr_f9i.tdf                                                                                      ;             ;
; db/cmpr_e9c.tdf                                                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/cmpr_e9c.tdf                                                                                      ;             ;
; db/cntr_22j.tdf                                                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/cntr_22j.tdf                                                                                      ;             ;
; db/cntr_89i.tdf                                                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/cntr_89i.tdf                                                                                      ;             ;
; db/cmpr_d9c.tdf                                                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/cmpr_d9c.tdf                                                                                      ;             ;
; db/cntr_kri.tdf                                                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/cntr_kri.tdf                                                                                      ;             ;
; db/cmpr_99c.tdf                                                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/cmpr_99c.tdf                                                                                      ;             ;
; sld_rom_sr.vhd                                                                                            ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                                       ;             ;
; sld_hub.vhd                                                                                               ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_hub.vhd                                                                                                          ; altera_sld  ;
; db/ip/sldebe3d027/alt_sld_fab.v                                                                           ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/ip/sldebe3d027/alt_sld_fab.v                                                                      ; alt_sld_fab ;
; db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab.v                                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab.v                                               ; alt_sld_fab ;
; db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                             ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                        ; alt_sld_fab ;
; db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                          ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                     ; alt_sld_fab ;
; db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                        ; yes             ; Encrypted Auto-Found VHDL File               ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                   ; alt_sld_fab ;
; db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                          ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                     ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                                          ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                                     ;             ;
; db/altsyncram_lf82.tdf                                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/altsyncram_lf82.tdf                                                                               ;             ;
; db/decode_7la.tdf                                                                                         ; yes             ; Auto-Generated Megafunction                  ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/decode_7la.tdf                                                                                    ;             ;
; db/mux_4hb.tdf                                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/mux_4hb.tdf                                                                                       ;             ;
+-----------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                        ;
+---------------------------------------------+----------------------------------------------------------------------+
; Resource                                    ; Usage                                                                ;
+---------------------------------------------+----------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 2706                                                                 ;
;                                             ;                                                                      ;
; Combinational ALUT usage for logic          ; 3835                                                                 ;
;     -- 7 input functions                    ; 81                                                                   ;
;     -- 6 input functions                    ; 1142                                                                 ;
;     -- 5 input functions                    ; 690                                                                  ;
;     -- 4 input functions                    ; 511                                                                  ;
;     -- <=3 input functions                  ; 1411                                                                 ;
;                                             ;                                                                      ;
; Dedicated logic registers                   ; 2293                                                                 ;
;                                             ;                                                                      ;
; I/O pins                                    ; 45                                                                   ;
; Total MLAB memory bits                      ; 0                                                                    ;
; Total block memory bits                     ; 679936                                                               ;
;                                             ;                                                                      ;
; Total DSP Blocks                            ; 4                                                                    ;
;                                             ;                                                                      ;
; Total PLLs                                  ; 1                                                                    ;
;     -- PLLs                                 ; 1                                                                    ;
;                                             ;                                                                      ;
; Maximum fan-out node                        ; pll:G100MHz|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 2396                                                                 ;
; Total fan-out                               ; 36033                                                                ;
; Average fan-out                             ; 5.18                                                                 ;
+---------------------------------------------+----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                              ; Entity Name                                            ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------+
; |SerDes_Sys                                                                                                                             ; 3835 (4)            ; 2293 (0)                  ; 679936            ; 4          ; 45   ; 0            ; |SerDes_Sys                                                                                                                                                                                                                                                                                                                                                                                                                      ; SerDes_Sys                                             ; work         ;
;    |ISI_channel_prl:ISI_channel_prl|                                                                                                    ; 36 (36)             ; 77 (77)                   ; 0                 ; 4          ; 0    ; 0            ; |SerDes_Sys|ISI_channel_prl:ISI_channel_prl                                                                                                                                                                                                                                                                                                                                                                                      ; ISI_channel_prl                                        ; work         ;
;    |NIOS_UART:u0|                                                                                                                       ; 1243 (0)            ; 798 (0)                   ; 583680            ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0                                                                                                                                                                                                                                                                                                                                                                                                         ; NIOS_UART                                              ; NIOS_UART    ;
;       |NIOS_UART_mm_interconnect_0:mm_interconnect_0|                                                                                   ; 201 (0)             ; 78 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                                           ; NIOS_UART_mm_interconnect_0                            ; NIOS_UART    ;
;          |NIOS_UART_mm_interconnect_0_cmd_demux:cmd_demux|                                                                              ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                                           ; NIOS_UART_mm_interconnect_0_cmd_demux                  ; NIOS_UART    ;
;          |NIOS_UART_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                      ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                                                                   ; NIOS_UART_mm_interconnect_0_cmd_demux_001              ; NIOS_UART    ;
;          |NIOS_UART_mm_interconnect_0_cmd_demux_001:rsp_demux_002|                                                                      ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_cmd_demux_001:rsp_demux_002                                                                                                                                                                                                                                                                                                   ; NIOS_UART_mm_interconnect_0_cmd_demux_001              ; NIOS_UART    ;
;          |NIOS_UART_mm_interconnect_0_cmd_demux_001:rsp_demux|                                                                          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_cmd_demux_001:rsp_demux                                                                                                                                                                                                                                                                                                       ; NIOS_UART_mm_interconnect_0_cmd_demux_001              ; NIOS_UART    ;
;          |NIOS_UART_mm_interconnect_0_cmd_mux:cmd_mux_002|                                                                              ; 59 (55)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                                                                                                                                                                                                                           ; NIOS_UART_mm_interconnect_0_cmd_mux                    ; NIOS_UART    ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                              ; altera_merlin_arbitrator                               ; NIOS_UART    ;
;          |NIOS_UART_mm_interconnect_0_cmd_mux:cmd_mux|                                                                                  ; 57 (52)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                                                                                               ; NIOS_UART_mm_interconnect_0_cmd_mux                    ; NIOS_UART    ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 5 (5)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                  ; altera_merlin_arbitrator                               ; NIOS_UART    ;
;          |NIOS_UART_mm_interconnect_0_router:router|                                                                                    ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                                                 ; NIOS_UART_mm_interconnect_0_router                     ; NIOS_UART    ;
;          |NIOS_UART_mm_interconnect_0_router_001:router_001|                                                                            ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                                                                         ; NIOS_UART_mm_interconnect_0_router_001                 ; NIOS_UART    ;
;          |NIOS_UART_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                  ; 26 (26)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                                               ; NIOS_UART_mm_interconnect_0_rsp_mux                    ; NIOS_UART    ;
;          |altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|                                                            ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                                  ; NIOS_UART    ;
;          |altera_avalon_sc_fifo:on_chip_mem_s1_agent_rsp_fifo|                                                                          ; 8 (8)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:on_chip_mem_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                                  ; NIOS_UART    ;
;          |altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|                                                                               ; 3 (3)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                                  ; NIOS_UART    ;
;          |altera_merlin_master_agent:nios2_gen2_0_data_master_agent|                                                                    ; 2 (2)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                                                                                                                                                                                 ; altera_merlin_master_agent                             ; NIOS_UART    ;
;          |altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent|                                                             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent                                                                                                                                                                                                                                                                                          ; altera_merlin_master_agent                             ; NIOS_UART    ;
;          |altera_merlin_master_translator:nios2_gen2_0_data_master_translator|                                                          ; 6 (6)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                                                                                                                                                                                                                                                       ; altera_merlin_master_translator                        ; NIOS_UART    ;
;          |altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|                                                   ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator                                                                                                                                                                                                                                                                                ; altera_merlin_master_translator                        ; NIOS_UART    ;
;          |altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|                                                       ; 1 (1)               ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                                                                                                                                                                                    ; altera_merlin_slave_translator                         ; NIOS_UART    ;
;          |altera_merlin_slave_translator:on_chip_mem_s1_translator|                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:on_chip_mem_s1_translator                                                                                                                                                                                                                                                                                                  ; altera_merlin_slave_translator                         ; NIOS_UART    ;
;          |altera_merlin_slave_translator:uart_0_s1_translator|                                                                          ; 6 (6)               ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator                                                                                                                                                                                                                                                                                                       ; altera_merlin_slave_translator                         ; NIOS_UART    ;
;       |NIOS_UART_nios2_gen2_0:nios2_gen2_0|                                                                                             ; 718 (0)             ; 591 (0)                   ; 10240             ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                                                                                                                                                                     ; NIOS_UART_nios2_gen2_0                                 ; NIOS_UART    ;
;          |NIOS_UART_nios2_gen2_0_cpu:cpu|                                                                                               ; 718 (521)           ; 591 (307)                 ; 10240             ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu                                                                                                                                                                                                                                                                                                                                      ; NIOS_UART_nios2_gen2_0_cpu                             ; NIOS_UART    ;
;             |NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|                                             ; 197 (5)             ; 284 (80)                  ; 8192              ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci                                                                                                                                                                                                                                                        ; NIOS_UART_nios2_gen2_0_cpu_nios2_oci                   ; NIOS_UART    ;
;                |NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|                      ; 89 (0)              ; 98 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper                                                                                                                                                      ; NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper         ; NIOS_UART    ;
;                   |NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|                     ; 6 (6)               ; 49 (45)                   ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk                                                      ; NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk          ; NIOS_UART    ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                                ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer5|                                                             ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer5 ; altera_std_synchronizer                                ; work         ;
;                   |NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|                           ; 79 (79)             ; 49 (45)                   ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck                                                            ; NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck             ; NIOS_UART    ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                                ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer3       ; altera_std_synchronizer                                ; work         ;
;                   |sld_virtual_jtag_basic:NIOS_UART_nios2_gen2_0_cpu_debug_slave_phy|                                                   ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:NIOS_UART_nios2_gen2_0_cpu_debug_slave_phy                                                                                    ; sld_virtual_jtag_basic                                 ; work         ;
;                |NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg|                            ; 8 (8)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg                                                                                                                                                            ; NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg            ; NIOS_UART    ;
;                |NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break|                              ; 4 (4)               ; 34 (34)                   ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break                                                                                                                                                              ; NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break             ; NIOS_UART    ;
;                |NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug|                              ; 6 (6)               ; 11 (7)                    ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug                                                                                                                                                              ; NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug             ; NIOS_UART    ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer1                                                                                                         ; altera_std_synchronizer                                ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                          ; altera_std_synchronizer                                ; work         ;
;                |NIOS_UART_nios2_gen2_0_cpu_nios2_oci_im:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_im|                                    ; 8 (8)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_im:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_im                                                                                                                                                                    ; NIOS_UART_nios2_gen2_0_cpu_nios2_oci_im                ; NIOS_UART    ;
;                |NIOS_UART_nios2_gen2_0_cpu_nios2_oci_itrace:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_itrace|                            ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_itrace:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_itrace                                                                                                                                                            ; NIOS_UART_nios2_gen2_0_cpu_nios2_oci_itrace            ; NIOS_UART    ;
;                |NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|                                    ; 76 (76)             ; 49 (49)                   ; 8192              ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem                                                                                                                                                                    ; NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem                ; NIOS_UART    ;
;                   |NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram|                            ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram                                                                           ; NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram_module        ; NIOS_UART    ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                             ; work         ;
;                         |altsyncram_qid1:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated                  ; altsyncram_qid1                                        ; work         ;
;             |NIOS_UART_nios2_gen2_0_cpu_register_bank_a_module:NIOS_UART_nios2_gen2_0_cpu_register_bank_a|                              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_register_bank_a_module:NIOS_UART_nios2_gen2_0_cpu_register_bank_a                                                                                                                                                                                                                                         ; NIOS_UART_nios2_gen2_0_cpu_register_bank_a_module      ; NIOS_UART    ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_register_bank_a_module:NIOS_UART_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                               ; altsyncram                                             ; work         ;
;                   |altsyncram_msi1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_register_bank_a_module:NIOS_UART_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated                                                                                                                                                                                ; altsyncram_msi1                                        ; work         ;
;             |NIOS_UART_nios2_gen2_0_cpu_register_bank_b_module:NIOS_UART_nios2_gen2_0_cpu_register_bank_b|                              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_register_bank_b_module:NIOS_UART_nios2_gen2_0_cpu_register_bank_b                                                                                                                                                                                                                                         ; NIOS_UART_nios2_gen2_0_cpu_register_bank_b_module      ; NIOS_UART    ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_register_bank_b_module:NIOS_UART_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                               ; altsyncram                                             ; work         ;
;                   |altsyncram_msi1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_register_bank_b_module:NIOS_UART_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated                                                                                                                                                                                ; altsyncram_msi1                                        ; work         ;
;       |NIOS_UART_on_chip_mem:on_chip_mem|                                                                                               ; 220 (0)             ; 5 (0)                     ; 573440            ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_on_chip_mem:on_chip_mem                                                                                                                                                                                                                                                                                                                                                                       ; NIOS_UART_on_chip_mem                                  ; NIOS_UART    ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 220 (0)             ; 5 (0)                     ; 573440            ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_on_chip_mem:on_chip_mem|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                             ; altsyncram                                             ; work         ;
;             |altsyncram_he82:auto_generated|                                                                                            ; 220 (0)             ; 5 (5)                     ; 573440            ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_on_chip_mem:on_chip_mem|altsyncram:the_altsyncram|altsyncram_he82:auto_generated                                                                                                                                                                                                                                                                                                              ; altsyncram_he82                                        ; work         ;
;                |decode_0na:decode2|                                                                                                     ; 27 (27)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_on_chip_mem:on_chip_mem|altsyncram:the_altsyncram|altsyncram_he82:auto_generated|decode_0na:decode2                                                                                                                                                                                                                                                                                           ; decode_0na                                             ; work         ;
;                |mux_tib:mux4|                                                                                                           ; 193 (193)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_on_chip_mem:on_chip_mem|altsyncram:the_altsyncram|altsyncram_he82:auto_generated|mux_tib:mux4                                                                                                                                                                                                                                                                                                 ; mux_tib                                                ; work         ;
;       |NIOS_UART_uart_0:uart_0|                                                                                                         ; 91 (0)              ; 92 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_uart_0:uart_0                                                                                                                                                                                                                                                                                                                                                                                 ; NIOS_UART_uart_0                                       ; NIOS_UART    ;
;          |NIOS_UART_uart_0_regs:the_NIOS_UART_uart_0_regs|                                                                              ; 22 (22)             ; 29 (29)                   ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_uart_0:uart_0|NIOS_UART_uart_0_regs:the_NIOS_UART_uart_0_regs                                                                                                                                                                                                                                                                                                                                 ; NIOS_UART_uart_0_regs                                  ; NIOS_UART    ;
;          |NIOS_UART_uart_0_rx:the_NIOS_UART_uart_0_rx|                                                                                  ; 44 (44)             ; 37 (35)                   ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_uart_0:uart_0|NIOS_UART_uart_0_rx:the_NIOS_UART_uart_0_rx                                                                                                                                                                                                                                                                                                                                     ; NIOS_UART_uart_0_rx                                    ; NIOS_UART    ;
;             |altera_std_synchronizer:the_altera_std_synchronizer|                                                                       ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_uart_0:uart_0|NIOS_UART_uart_0_rx:the_NIOS_UART_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                                                                                                                                                                 ; altera_std_synchronizer                                ; work         ;
;          |NIOS_UART_uart_0_tx:the_NIOS_UART_uart_0_tx|                                                                                  ; 25 (25)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_uart_0:uart_0|NIOS_UART_uart_0_tx:the_NIOS_UART_uart_0_tx                                                                                                                                                                                                                                                                                                                                     ; NIOS_UART_uart_0_tx                                    ; NIOS_UART    ;
;       |altera_reset_controller:rst_controller_001|                                                                                      ; 6 (5)               ; 16 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                                                              ; altera_reset_controller                                ; NIOS_UART    ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 1 (1)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                               ; altera_reset_synchronizer                              ; NIOS_UART    ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                   ; altera_reset_synchronizer                              ; NIOS_UART    ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 7 (6)               ; 16 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                  ; altera_reset_controller                                ; NIOS_UART    ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 1 (1)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                                   ; altera_reset_synchronizer                              ; NIOS_UART    ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                       ; altera_reset_synchronizer                              ; NIOS_UART    ;
;    |RX:receiver|                                                                                                                        ; 148 (0)             ; 62 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|RX:receiver                                                                                                                                                                                                                                                                                                                                                                                                          ; RX                                                     ; RX           ;
;       |DFE:dfe_0|                                                                                                                       ; 141 (13)            ; 52 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|RX:receiver|DFE:dfe_0                                                                                                                                                                                                                                                                                                                                                                                                ; DFE                                                    ; RX           ;
;          |decision_maker:DM|                                                                                                            ; 128 (128)           ; 36 (36)                   ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|RX:receiver|DFE:dfe_0|decision_maker:DM                                                                                                                                                                                                                                                                                                                                                                              ; decision_maker                                         ; RX           ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|RX:receiver|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                   ; altera_reset_controller                                ; RX           ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|RX:receiver|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                        ; altera_reset_synchronizer                              ; RX           ;
;       |grey_decode:gray_decoder_0|                                                                                                      ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|RX:receiver|grey_decode:gray_decoder_0                                                                                                                                                                                                                                                                                                                                                                               ; grey_decode                                            ; RX           ;
;       |pam_4_decode:pam4_decoder_0|                                                                                                     ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|RX:receiver|pam_4_decode:pam4_decoder_0                                                                                                                                                                                                                                                                                                                                                                              ; pam_4_decode                                           ; RX           ;
;    |TX:transmitter|                                                                                                                     ; 40 (0)              ; 56 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|TX:transmitter                                                                                                                                                                                                                                                                                                                                                                                                       ; TX                                                     ; TX           ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 4 (4)               ; 12 (9)                    ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|TX:transmitter|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                ; altera_reset_controller                                ; TX           ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|TX:transmitter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                     ; altera_reset_synchronizer                              ; TX           ;
;       |grey_encode:gray_encoder_0|                                                                                                      ; 4 (4)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|TX:transmitter|grey_encode:gray_encoder_0                                                                                                                                                                                                                                                                                                                                                                            ; grey_encode                                            ; TX           ;
;       |pam_4_encode:pam_encoder_0|                                                                                                      ; 4 (4)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|TX:transmitter|pam_4_encode:pam_encoder_0                                                                                                                                                                                                                                                                                                                                                                            ; pam_4_encode                                           ; TX           ;
;       |prbs31:prbs_0|                                                                                                                   ; 28 (28)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|TX:transmitter|prbs31:prbs_0                                                                                                                                                                                                                                                                                                                                                                                         ; prbs31                                                 ; TX           ;
;    |noise_128_wrapper:noise_wrapper_noise|                                                                                              ; 1934 (9)            ; 258 (9)                   ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|noise_128_wrapper:noise_wrapper_noise                                                                                                                                                                                                                                                                                                                                                                                ; noise_128_wrapper                                      ; work         ;
;       |noise_128:noise_128|                                                                                                             ; 1925 (1738)         ; 249 (9)                   ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128                                                                                                                                                                                                                                                                                                                                                            ; noise_128                                              ; work         ;
;          |urng_64:dut|                                                                                                                  ; 187 (187)           ; 240 (240)                 ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut                                                                                                                                                                                                                                                                                                                                                ; urng_64                                                ; work         ;
;    |pll:G100MHz|                                                                                                                        ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|pll:G100MHz                                                                                                                                                                                                                                                                                                                                                                                                          ; pll                                                    ; pll          ;
;       |pll_0002:pll_inst|                                                                                                               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|pll:G100MHz|pll_0002:pll_inst                                                                                                                                                                                                                                                                                                                                                                                        ; pll_0002                                               ; pll          ;
;          |altera_pll:altera_pll_i|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|pll:G100MHz|pll_0002:pll_inst|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                                                                                                ; altera_pll                                             ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 106 (1)             ; 106 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                                     ; sld_hub                                                ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 105 (0)             ; 106 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                                                     ; alt_sld_fab_with_jtag_input                            ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 105 (0)             ; 106 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                                                  ; alt_sld_fab                                            ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 105 (1)             ; 106 (6)                   ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                              ; alt_sld_fab_alt_sld_fab                                ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 104 (0)             ; 100 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                                  ; alt_sld_fab_alt_sld_fab_sldfabric                      ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 104 (70)            ; 100 (72)                  ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                                     ; sld_jtag_hub                                           ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 15 (15)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                             ; sld_rom_sr                                             ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 19 (19)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                           ; sld_shadow_jsm                                         ; altera_sld   ;
;    |sld_signaltap:channel_rx_verification|                                                                                              ; 324 (2)             ; 936 (94)                  ; 96256             ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification                                                                                                                                                                                                                                                                                                                                                                                ; sld_signaltap                                          ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 322 (0)             ; 842 (0)                   ; 96256             ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                                                                                          ; sld_signaltap_impl                                     ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 322 (65)            ; 842 (270)                 ; 96256             ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                                                                                   ; sld_signaltap_implb                                    ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 2 (0)               ; 70 (70)                   ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                                                                                    ; altdpram                                               ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                                                                                                ; lpm_decode                                             ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                                                                                      ; decode_vnf                                             ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 96256             ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                                                                                   ; altsyncram                                             ; work         ;
;                |altsyncram_oh84:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 96256             ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_oh84:auto_generated                                                                                                                                                                                                                    ; altsyncram_oh84                                        ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                                                                                    ; lpm_shiftreg                                           ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                                                                                      ; lpm_shiftreg                                           ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 4 (4)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                                                                                           ; serial_crc_16                                          ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 80 (80)             ; 64 (64)                   ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                                                                                        ; sld_buffer_manager                                     ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 92 (1)              ; 273 (1)                   ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                                                                                       ; sld_ela_control                                        ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                                                                               ; lpm_shiftreg                                           ; work         ;
;                |sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|                                             ; 90 (0)              ; 257 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper                                                                                                                                                                                            ; sld_ela_trigger                                        ; work         ;
;                   |sld_ela_trigger_iup:auto_generated|                                                                                  ; 90 (0)              ; 257 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated                                                                                                                                                         ; sld_ela_trigger_iup                                    ; work         ;
;                      |sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|                                                 ; 90 (47)             ; 257 (1)                   ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1                                                                                        ; sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae ; work         ;
;                         |lpm_shiftreg:config_shiftreg_101|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|lpm_shiftreg:config_shiftreg_101                                                       ; lpm_shiftreg                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_102|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|lpm_shiftreg:config_shiftreg_102                                                       ; lpm_shiftreg                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_104|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|lpm_shiftreg:config_shiftreg_104                                                       ; lpm_shiftreg                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_105|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|lpm_shiftreg:config_shiftreg_105                                                       ; lpm_shiftreg                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_107|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|lpm_shiftreg:config_shiftreg_107                                                       ; lpm_shiftreg                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_108|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|lpm_shiftreg:config_shiftreg_108                                                       ; lpm_shiftreg                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_10|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|lpm_shiftreg:config_shiftreg_10                                                        ; lpm_shiftreg                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_110|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|lpm_shiftreg:config_shiftreg_110                                                       ; lpm_shiftreg                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_111|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|lpm_shiftreg:config_shiftreg_111                                                       ; lpm_shiftreg                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_113|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|lpm_shiftreg:config_shiftreg_113                                                       ; lpm_shiftreg                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_114|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|lpm_shiftreg:config_shiftreg_114                                                       ; lpm_shiftreg                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_116|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|lpm_shiftreg:config_shiftreg_116                                                       ; lpm_shiftreg                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_117|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|lpm_shiftreg:config_shiftreg_117                                                       ; lpm_shiftreg                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_119|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|lpm_shiftreg:config_shiftreg_119                                                       ; lpm_shiftreg                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_11|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|lpm_shiftreg:config_shiftreg_11                                                        ; lpm_shiftreg                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_120|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|lpm_shiftreg:config_shiftreg_120                                                       ; lpm_shiftreg                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_121|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|lpm_shiftreg:config_shiftreg_121                                                       ; lpm_shiftreg                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_123|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|lpm_shiftreg:config_shiftreg_123                                                       ; lpm_shiftreg                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_124|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|lpm_shiftreg:config_shiftreg_124                                                       ; lpm_shiftreg                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_126|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|lpm_shiftreg:config_shiftreg_126                                                       ; lpm_shiftreg                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_127|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|lpm_shiftreg:config_shiftreg_127                                                       ; lpm_shiftreg                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_129|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|lpm_shiftreg:config_shiftreg_129                                                       ; lpm_shiftreg                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_130|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|lpm_shiftreg:config_shiftreg_130                                                       ; lpm_shiftreg                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_132|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|lpm_shiftreg:config_shiftreg_132                                                       ; lpm_shiftreg                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_133|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|lpm_shiftreg:config_shiftreg_133                                                       ; lpm_shiftreg                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_135|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|lpm_shiftreg:config_shiftreg_135                                                       ; lpm_shiftreg                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_136|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|lpm_shiftreg:config_shiftreg_136                                                       ; lpm_shiftreg                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_138|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|lpm_shiftreg:config_shiftreg_138                                                       ; lpm_shiftreg                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_139|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|lpm_shiftreg:config_shiftreg_139                                                       ; lpm_shiftreg                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_13|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|lpm_shiftreg:config_shiftreg_13                                                        ; lpm_shiftreg                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_141|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|lpm_shiftreg:config_shiftreg_141                                                       ; lpm_shiftreg                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_142|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|lpm_shiftreg:config_shiftreg_142                                                       ; lpm_shiftreg                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_144|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|lpm_shiftreg:config_shiftreg_144                                                       ; lpm_shiftreg                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_145|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|lpm_shiftreg:config_shiftreg_145                                                       ; lpm_shiftreg                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_147|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|lpm_shiftreg:config_shiftreg_147                                                       ; lpm_shiftreg                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_148|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|lpm_shiftreg:config_shiftreg_148                                                       ; lpm_shiftreg                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_14|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|lpm_shiftreg:config_shiftreg_14                                                        ; lpm_shiftreg                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_150|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|lpm_shiftreg:config_shiftreg_150                                                       ; lpm_shiftreg                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_151|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|lpm_shiftreg:config_shiftreg_151                                                       ; lpm_shiftreg                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_153|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|lpm_shiftreg:config_shiftreg_153                                                       ; lpm_shiftreg                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_154|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|lpm_shiftreg:config_shiftreg_154                                                       ; lpm_shiftreg                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_155|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|lpm_shiftreg:config_shiftreg_155                                                       ; lpm_shiftreg                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_16|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|lpm_shiftreg:config_shiftreg_16                                                        ; lpm_shiftreg                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_17|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|lpm_shiftreg:config_shiftreg_17                                                        ; lpm_shiftreg                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_19|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|lpm_shiftreg:config_shiftreg_19                                                        ; lpm_shiftreg                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_20|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|lpm_shiftreg:config_shiftreg_20                                                        ; lpm_shiftreg                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_22|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|lpm_shiftreg:config_shiftreg_22                                                        ; lpm_shiftreg                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_23|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|lpm_shiftreg:config_shiftreg_23                                                        ; lpm_shiftreg                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_25|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|lpm_shiftreg:config_shiftreg_25                                                        ; lpm_shiftreg                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_26|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|lpm_shiftreg:config_shiftreg_26                                                        ; lpm_shiftreg                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_27|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|lpm_shiftreg:config_shiftreg_27                                                        ; lpm_shiftreg                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_30|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|lpm_shiftreg:config_shiftreg_30                                                        ; lpm_shiftreg                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_31|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|lpm_shiftreg:config_shiftreg_31                                                        ; lpm_shiftreg                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_33|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|lpm_shiftreg:config_shiftreg_33                                                        ; lpm_shiftreg                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_34|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|lpm_shiftreg:config_shiftreg_34                                                        ; lpm_shiftreg                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_36|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|lpm_shiftreg:config_shiftreg_36                                                        ; lpm_shiftreg                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_37|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|lpm_shiftreg:config_shiftreg_37                                                        ; lpm_shiftreg                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_39|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|lpm_shiftreg:config_shiftreg_39                                                        ; lpm_shiftreg                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_40|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|lpm_shiftreg:config_shiftreg_40                                                        ; lpm_shiftreg                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_42|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|lpm_shiftreg:config_shiftreg_42                                                        ; lpm_shiftreg                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_43|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|lpm_shiftreg:config_shiftreg_43                                                        ; lpm_shiftreg                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_45|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|lpm_shiftreg:config_shiftreg_45                                                        ; lpm_shiftreg                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_46|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|lpm_shiftreg:config_shiftreg_46                                                        ; lpm_shiftreg                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_48|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|lpm_shiftreg:config_shiftreg_48                                                        ; lpm_shiftreg                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_49|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|lpm_shiftreg:config_shiftreg_49                                                        ; lpm_shiftreg                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_4|                                                                                ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|lpm_shiftreg:config_shiftreg_4                                                         ; lpm_shiftreg                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_51|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|lpm_shiftreg:config_shiftreg_51                                                        ; lpm_shiftreg                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_52|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|lpm_shiftreg:config_shiftreg_52                                                        ; lpm_shiftreg                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_53|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|lpm_shiftreg:config_shiftreg_53                                                        ; lpm_shiftreg                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_56|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|lpm_shiftreg:config_shiftreg_56                                                        ; lpm_shiftreg                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_57|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|lpm_shiftreg:config_shiftreg_57                                                        ; lpm_shiftreg                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_59|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|lpm_shiftreg:config_shiftreg_59                                                        ; lpm_shiftreg                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_5|                                                                                ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|lpm_shiftreg:config_shiftreg_5                                                         ; lpm_shiftreg                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_60|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|lpm_shiftreg:config_shiftreg_60                                                        ; lpm_shiftreg                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_62|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|lpm_shiftreg:config_shiftreg_62                                                        ; lpm_shiftreg                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_63|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|lpm_shiftreg:config_shiftreg_63                                                        ; lpm_shiftreg                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_65|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|lpm_shiftreg:config_shiftreg_65                                                        ; lpm_shiftreg                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_66|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|lpm_shiftreg:config_shiftreg_66                                                        ; lpm_shiftreg                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_68|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|lpm_shiftreg:config_shiftreg_68                                                        ; lpm_shiftreg                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_69|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|lpm_shiftreg:config_shiftreg_69                                                        ; lpm_shiftreg                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_71|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|lpm_shiftreg:config_shiftreg_71                                                        ; lpm_shiftreg                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_72|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|lpm_shiftreg:config_shiftreg_72                                                        ; lpm_shiftreg                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_74|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|lpm_shiftreg:config_shiftreg_74                                                        ; lpm_shiftreg                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_75|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|lpm_shiftreg:config_shiftreg_75                                                        ; lpm_shiftreg                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_77|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|lpm_shiftreg:config_shiftreg_77                                                        ; lpm_shiftreg                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_78|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|lpm_shiftreg:config_shiftreg_78                                                        ; lpm_shiftreg                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_79|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|lpm_shiftreg:config_shiftreg_79                                                        ; lpm_shiftreg                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_7|                                                                                ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|lpm_shiftreg:config_shiftreg_7                                                         ; lpm_shiftreg                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_82|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|lpm_shiftreg:config_shiftreg_82                                                        ; lpm_shiftreg                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_83|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|lpm_shiftreg:config_shiftreg_83                                                        ; lpm_shiftreg                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_85|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|lpm_shiftreg:config_shiftreg_85                                                        ; lpm_shiftreg                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_86|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|lpm_shiftreg:config_shiftreg_86                                                        ; lpm_shiftreg                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_87|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|lpm_shiftreg:config_shiftreg_87                                                        ; lpm_shiftreg                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_8|                                                                                ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|lpm_shiftreg:config_shiftreg_8                                                         ; lpm_shiftreg                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_90|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|lpm_shiftreg:config_shiftreg_90                                                        ; lpm_shiftreg                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_91|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|lpm_shiftreg:config_shiftreg_91                                                        ; lpm_shiftreg                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_93|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|lpm_shiftreg:config_shiftreg_93                                                        ; lpm_shiftreg                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_94|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|lpm_shiftreg:config_shiftreg_94                                                        ; lpm_shiftreg                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_95|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|lpm_shiftreg:config_shiftreg_95                                                        ; lpm_shiftreg                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_98|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|lpm_shiftreg:config_shiftreg_98                                                        ; lpm_shiftreg                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_99|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|lpm_shiftreg:config_shiftreg_99                                                        ; lpm_shiftreg                                           ; work         ;
;                         |sld_alt_reduction:unary_1|                                                                                     ; 13 (13)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|sld_alt_reduction:unary_1                                                              ; sld_alt_reduction                                      ; work         ;
;                         |sld_alt_reduction:unary_28|                                                                                    ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|sld_alt_reduction:unary_28                                                             ; sld_alt_reduction                                      ; work         ;
;                         |sld_alt_reduction:unary_2|                                                                                     ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|sld_alt_reduction:unary_2                                                              ; sld_alt_reduction                                      ; work         ;
;                         |sld_alt_reduction:unary_54|                                                                                    ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|sld_alt_reduction:unary_54                                                             ; sld_alt_reduction                                      ; work         ;
;                         |sld_alt_reduction:unary_80|                                                                                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|sld_alt_reduction:unary_80                                                             ; sld_alt_reduction                                      ; work         ;
;                         |sld_alt_reduction:unary_88|                                                                                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|sld_alt_reduction:unary_88                                                             ; sld_alt_reduction                                      ; work         ;
;                         |sld_alt_reduction:unary_96|                                                                                    ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|sld_alt_reduction:unary_96                                                             ; sld_alt_reduction                                      ; work         ;
;                         |sld_mbpmg:mbpm_100|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|sld_mbpmg:mbpm_100                                                                     ; sld_mbpmg                                              ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|sld_mbpmg:mbpm_100|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1               ; sld_sbpmg                                              ; work         ;
;                         |sld_mbpmg:mbpm_103|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|sld_mbpmg:mbpm_103                                                                     ; sld_mbpmg                                              ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|sld_mbpmg:mbpm_103|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1               ; sld_sbpmg                                              ; work         ;
;                         |sld_mbpmg:mbpm_106|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|sld_mbpmg:mbpm_106                                                                     ; sld_mbpmg                                              ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|sld_mbpmg:mbpm_106|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1               ; sld_sbpmg                                              ; work         ;
;                         |sld_mbpmg:mbpm_109|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|sld_mbpmg:mbpm_109                                                                     ; sld_mbpmg                                              ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|sld_mbpmg:mbpm_109|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1               ; sld_sbpmg                                              ; work         ;
;                         |sld_mbpmg:mbpm_112|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|sld_mbpmg:mbpm_112                                                                     ; sld_mbpmg                                              ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|sld_mbpmg:mbpm_112|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1               ; sld_sbpmg                                              ; work         ;
;                         |sld_mbpmg:mbpm_115|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|sld_mbpmg:mbpm_115                                                                     ; sld_mbpmg                                              ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|sld_mbpmg:mbpm_115|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1               ; sld_sbpmg                                              ; work         ;
;                         |sld_mbpmg:mbpm_118|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|sld_mbpmg:mbpm_118                                                                     ; sld_mbpmg                                              ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|sld_mbpmg:mbpm_118|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1               ; sld_sbpmg                                              ; work         ;
;                         |sld_mbpmg:mbpm_122|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|sld_mbpmg:mbpm_122                                                                     ; sld_mbpmg                                              ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|sld_mbpmg:mbpm_122|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1               ; sld_sbpmg                                              ; work         ;
;                         |sld_mbpmg:mbpm_125|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|sld_mbpmg:mbpm_125                                                                     ; sld_mbpmg                                              ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|sld_mbpmg:mbpm_125|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1               ; sld_sbpmg                                              ; work         ;
;                         |sld_mbpmg:mbpm_128|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|sld_mbpmg:mbpm_128                                                                     ; sld_mbpmg                                              ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|sld_mbpmg:mbpm_128|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1               ; sld_sbpmg                                              ; work         ;
;                         |sld_mbpmg:mbpm_12|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|sld_mbpmg:mbpm_12                                                                      ; sld_mbpmg                                              ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|sld_mbpmg:mbpm_12|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                ; sld_sbpmg                                              ; work         ;
;                         |sld_mbpmg:mbpm_131|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|sld_mbpmg:mbpm_131                                                                     ; sld_mbpmg                                              ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|sld_mbpmg:mbpm_131|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1               ; sld_sbpmg                                              ; work         ;
;                         |sld_mbpmg:mbpm_134|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|sld_mbpmg:mbpm_134                                                                     ; sld_mbpmg                                              ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|sld_mbpmg:mbpm_134|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1               ; sld_sbpmg                                              ; work         ;
;                         |sld_mbpmg:mbpm_137|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|sld_mbpmg:mbpm_137                                                                     ; sld_mbpmg                                              ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|sld_mbpmg:mbpm_137|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1               ; sld_sbpmg                                              ; work         ;
;                         |sld_mbpmg:mbpm_140|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|sld_mbpmg:mbpm_140                                                                     ; sld_mbpmg                                              ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|sld_mbpmg:mbpm_140|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1               ; sld_sbpmg                                              ; work         ;
;                         |sld_mbpmg:mbpm_143|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|sld_mbpmg:mbpm_143                                                                     ; sld_mbpmg                                              ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|sld_mbpmg:mbpm_143|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1               ; sld_sbpmg                                              ; work         ;
;                         |sld_mbpmg:mbpm_146|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|sld_mbpmg:mbpm_146                                                                     ; sld_mbpmg                                              ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|sld_mbpmg:mbpm_146|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1               ; sld_sbpmg                                              ; work         ;
;                         |sld_mbpmg:mbpm_149|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|sld_mbpmg:mbpm_149                                                                     ; sld_mbpmg                                              ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|sld_mbpmg:mbpm_149|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1               ; sld_sbpmg                                              ; work         ;
;                         |sld_mbpmg:mbpm_152|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|sld_mbpmg:mbpm_152                                                                     ; sld_mbpmg                                              ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|sld_mbpmg:mbpm_152|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1               ; sld_sbpmg                                              ; work         ;
;                         |sld_mbpmg:mbpm_15|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|sld_mbpmg:mbpm_15                                                                      ; sld_mbpmg                                              ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|sld_mbpmg:mbpm_15|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                ; sld_sbpmg                                              ; work         ;
;                         |sld_mbpmg:mbpm_18|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|sld_mbpmg:mbpm_18                                                                      ; sld_mbpmg                                              ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|sld_mbpmg:mbpm_18|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                ; sld_sbpmg                                              ; work         ;
;                         |sld_mbpmg:mbpm_21|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|sld_mbpmg:mbpm_21                                                                      ; sld_mbpmg                                              ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|sld_mbpmg:mbpm_21|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                ; sld_sbpmg                                              ; work         ;
;                         |sld_mbpmg:mbpm_24|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|sld_mbpmg:mbpm_24                                                                      ; sld_mbpmg                                              ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|sld_mbpmg:mbpm_24|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                ; sld_sbpmg                                              ; work         ;
;                         |sld_mbpmg:mbpm_29|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|sld_mbpmg:mbpm_29                                                                      ; sld_mbpmg                                              ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|sld_mbpmg:mbpm_29|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                ; sld_sbpmg                                              ; work         ;
;                         |sld_mbpmg:mbpm_32|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|sld_mbpmg:mbpm_32                                                                      ; sld_mbpmg                                              ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|sld_mbpmg:mbpm_32|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                ; sld_sbpmg                                              ; work         ;
;                         |sld_mbpmg:mbpm_35|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|sld_mbpmg:mbpm_35                                                                      ; sld_mbpmg                                              ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|sld_mbpmg:mbpm_35|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                ; sld_sbpmg                                              ; work         ;
;                         |sld_mbpmg:mbpm_38|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|sld_mbpmg:mbpm_38                                                                      ; sld_mbpmg                                              ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|sld_mbpmg:mbpm_38|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                ; sld_sbpmg                                              ; work         ;
;                         |sld_mbpmg:mbpm_3|                                                                                              ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|sld_mbpmg:mbpm_3                                                                       ; sld_mbpmg                                              ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|sld_mbpmg:mbpm_3|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                 ; sld_sbpmg                                              ; work         ;
;                         |sld_mbpmg:mbpm_41|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|sld_mbpmg:mbpm_41                                                                      ; sld_mbpmg                                              ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|sld_mbpmg:mbpm_41|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                ; sld_sbpmg                                              ; work         ;
;                         |sld_mbpmg:mbpm_44|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|sld_mbpmg:mbpm_44                                                                      ; sld_mbpmg                                              ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|sld_mbpmg:mbpm_44|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                ; sld_sbpmg                                              ; work         ;
;                         |sld_mbpmg:mbpm_47|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|sld_mbpmg:mbpm_47                                                                      ; sld_mbpmg                                              ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|sld_mbpmg:mbpm_47|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                ; sld_sbpmg                                              ; work         ;
;                         |sld_mbpmg:mbpm_50|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|sld_mbpmg:mbpm_50                                                                      ; sld_mbpmg                                              ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|sld_mbpmg:mbpm_50|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                ; sld_sbpmg                                              ; work         ;
;                         |sld_mbpmg:mbpm_55|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|sld_mbpmg:mbpm_55                                                                      ; sld_mbpmg                                              ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|sld_mbpmg:mbpm_55|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                ; sld_sbpmg                                              ; work         ;
;                         |sld_mbpmg:mbpm_58|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|sld_mbpmg:mbpm_58                                                                      ; sld_mbpmg                                              ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|sld_mbpmg:mbpm_58|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                ; sld_sbpmg                                              ; work         ;
;                         |sld_mbpmg:mbpm_61|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|sld_mbpmg:mbpm_61                                                                      ; sld_mbpmg                                              ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|sld_mbpmg:mbpm_61|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                ; sld_sbpmg                                              ; work         ;
;                         |sld_mbpmg:mbpm_64|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|sld_mbpmg:mbpm_64                                                                      ; sld_mbpmg                                              ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|sld_mbpmg:mbpm_64|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                ; sld_sbpmg                                              ; work         ;
;                         |sld_mbpmg:mbpm_67|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|sld_mbpmg:mbpm_67                                                                      ; sld_mbpmg                                              ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|sld_mbpmg:mbpm_67|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                ; sld_sbpmg                                              ; work         ;
;                         |sld_mbpmg:mbpm_6|                                                                                              ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|sld_mbpmg:mbpm_6                                                                       ; sld_mbpmg                                              ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|sld_mbpmg:mbpm_6|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                 ; sld_sbpmg                                              ; work         ;
;                         |sld_mbpmg:mbpm_70|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|sld_mbpmg:mbpm_70                                                                      ; sld_mbpmg                                              ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|sld_mbpmg:mbpm_70|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                ; sld_sbpmg                                              ; work         ;
;                         |sld_mbpmg:mbpm_73|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|sld_mbpmg:mbpm_73                                                                      ; sld_mbpmg                                              ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|sld_mbpmg:mbpm_73|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                ; sld_sbpmg                                              ; work         ;
;                         |sld_mbpmg:mbpm_76|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|sld_mbpmg:mbpm_76                                                                      ; sld_mbpmg                                              ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|sld_mbpmg:mbpm_76|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                ; sld_sbpmg                                              ; work         ;
;                         |sld_mbpmg:mbpm_81|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|sld_mbpmg:mbpm_81                                                                      ; sld_mbpmg                                              ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|sld_mbpmg:mbpm_81|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                ; sld_sbpmg                                              ; work         ;
;                         |sld_mbpmg:mbpm_84|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|sld_mbpmg:mbpm_84                                                                      ; sld_mbpmg                                              ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|sld_mbpmg:mbpm_84|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                ; sld_sbpmg                                              ; work         ;
;                         |sld_mbpmg:mbpm_89|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|sld_mbpmg:mbpm_89                                                                      ; sld_mbpmg                                              ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|sld_mbpmg:mbpm_89|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                ; sld_sbpmg                                              ; work         ;
;                         |sld_mbpmg:mbpm_92|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|sld_mbpmg:mbpm_92                                                                      ; sld_mbpmg                                              ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|sld_mbpmg:mbpm_92|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                ; sld_sbpmg                                              ; work         ;
;                         |sld_mbpmg:mbpm_97|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|sld_mbpmg:mbpm_97                                                                      ; sld_mbpmg                                              ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|sld_mbpmg:mbpm_97|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                ; sld_sbpmg                                              ; work         ;
;                         |sld_mbpmg:mbpm_9|                                                                                              ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|sld_mbpmg:mbpm_9                                                                       ; sld_mbpmg                                              ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1|sld_mbpmg:mbpm_9|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                 ; sld_sbpmg                                              ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 1 (1)               ; 11 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                                                                                         ; sld_ela_trigger_flow_mgr                               ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                 ; lpm_shiftreg                                           ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 42 (11)             ; 116 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                                                                                                  ; sld_offload_buffer_mgr                                 ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 8 (0)               ; 6 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                                                                                        ; lpm_counter                                            ; work         ;
;                   |cntr_f9i:auto_generated|                                                                                             ; 8 (8)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_f9i:auto_generated                                                                                                                                ; cntr_f9i                                               ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 11 (0)              ; 11 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                                                                                                 ; lpm_counter                                            ; work         ;
;                   |cntr_22j:auto_generated|                                                                                             ; 11 (11)             ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_22j:auto_generated                                                                                                                                                         ; cntr_22j                                               ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                                                                                       ; lpm_counter                                            ; work         ;
;                   |cntr_89i:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_89i:auto_generated                                                                                                                                               ; cntr_89i                                               ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                                                                                          ; lpm_counter                                            ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                                                                                                  ; cntr_kri                                               ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 0 (0)               ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                                                                                                 ; lpm_shiftreg                                           ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 1 (1)               ; 47 (47)                   ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                                                                                                  ; lpm_shiftreg                                           ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 1 (1)               ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                                                                                               ; lpm_shiftreg                                           ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                                                                                             ; sld_rom_sr                                             ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                           ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192   ; None ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_register_bank_a_module:NIOS_UART_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|ALTSYNCRAM                                                                                                                                                               ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_register_bank_b_module:NIOS_UART_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|ALTSYNCRAM                                                                                                                                                               ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None ;
; NIOS_UART:u0|NIOS_UART_on_chip_mem:on_chip_mem|altsyncram:the_altsyncram|altsyncram_he82:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                             ; AUTO ; True Dual Port   ; 17920        ; 32           ; 8960         ; 64           ; 573440 ; None ;
; sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_oh84:auto_generated|ALTSYNCRAM                                                                                                                                                                                                   ; AUTO ; Simple Dual Port ; 2048         ; 47           ; 2048         ; 47           ; 96256  ; None ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Two Independent 18x18           ; 2           ;
; Independent 18x18 plus 36       ; 2           ;
; Total number of DSP blocks      ; 4           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 4           ;
+---------------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+---------------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+
; Vendor ; IP Core Name                    ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                                                                           ; IP Include File     ;
+--------+---------------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+
; Altera ; altera_pll                      ; 22.1    ; N/A          ; N/A          ; |SerDes_Sys|pll:G100MHz                                                                                                                                                                                                                                                                                                                   ; ips/pll.v           ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |SerDes_Sys|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                           ;                     ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |SerDes_Sys|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                       ;                     ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |SerDes_Sys|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit                                                             ;                     ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |SerDes_Sys|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                           ;                     ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |SerDes_Sys|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter                                                             ;                     ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |SerDes_Sys|sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_iup:auto_generated|sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae:mgl_prim1 ;                     ;
; N/A    ; Qsys                            ; 22.1    ; N/A          ; N/A          ; |SerDes_Sys|RX:receiver                                                                                                                                                                                                                                                                                                                   ; qsys/RX.qsys        ;
; Altera ; altera_reset_controller         ; 22.1    ; N/A          ; N/A          ; |SerDes_Sys|RX:receiver|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                            ; qsys/RX.qsys        ;
; N/A    ; Qsys                            ; 22.1    ; N/A          ; N/A          ; |SerDes_Sys|TX:transmitter                                                                                                                                                                                                                                                                                                                ; qsys/TX.qsys        ;
; Altera ; altera_avalon_onchip_memory2    ; 22.1    ; N/A          ; N/A          ; |SerDes_Sys|TX:transmitter|TX_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                                                           ; qsys/TX.qsys        ;
; Altera ; altera_reset_controller         ; 22.1    ; N/A          ; N/A          ; |SerDes_Sys|TX:transmitter|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                         ; qsys/TX.qsys        ;
; N/A    ; Qsys                            ; 22.1    ; N/A          ; N/A          ; |SerDes_Sys|NIOS_UART:u0                                                                                                                                                                                                                                                                                                                  ; qsys/NIOS_UART.qsys ;
; Altera ; altera_irq_mapper               ; 22.1    ; N/A          ; N/A          ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_irq_mapper:irq_mapper                                                                                                                                                                                                                                                                                  ; qsys/NIOS_UART.qsys ;
; Altera ; altera_mm_interconnect          ; 22.1    ; N/A          ; N/A          ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                    ; qsys/NIOS_UART.qsys ;
; Altera ; altera_avalon_st_adapter        ; 22.1    ; N/A          ; N/A          ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                                                                                    ; qsys/NIOS_UART.qsys ;
; Altera ; error_adapter                   ; 22.1    ; N/A          ; N/A          ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|NIOS_UART_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                      ; qsys/NIOS_UART.qsys ;
; Altera ; altera_avalon_st_adapter        ; 22.1    ; N/A          ; N/A          ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                                                                                                                                ; qsys/NIOS_UART.qsys ;
; Altera ; error_adapter                   ; 22.1    ; N/A          ; N/A          ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|NIOS_UART_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                  ; qsys/NIOS_UART.qsys ;
; Altera ; altera_avalon_st_adapter        ; 22.1    ; N/A          ; N/A          ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                                                                                                                ; qsys/NIOS_UART.qsys ;
; Altera ; error_adapter                   ; 22.1    ; N/A          ; N/A          ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|NIOS_UART_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                  ; qsys/NIOS_UART.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 22.1    ; N/A          ; N/A          ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                    ; qsys/NIOS_UART.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 22.1    ; N/A          ; N/A          ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                            ; qsys/NIOS_UART.qsys ;
; Altera ; altera_merlin_multiplexer       ; 22.1    ; N/A          ; N/A          ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                        ; qsys/NIOS_UART.qsys ;
; Altera ; altera_merlin_multiplexer       ; 22.1    ; N/A          ; N/A          ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                                                                                                ; qsys/NIOS_UART.qsys ;
; Altera ; altera_merlin_multiplexer       ; 22.1    ; N/A          ; N/A          ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                                                                                                                                    ; qsys/NIOS_UART.qsys ;
; Altera ; altera_merlin_master_agent      ; 22.1    ; N/A          ; N/A          ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                                                                                          ; qsys/NIOS_UART.qsys ;
; Altera ; altera_merlin_master_translator ; 22.1    ; N/A          ; N/A          ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                                                                                                                                                                ; qsys/NIOS_UART.qsys ;
; Altera ; altera_merlin_slave_agent       ; 22.1    ; N/A          ; N/A          ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                                                                                                                                       ; qsys/NIOS_UART.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 22.1    ; N/A          ; N/A          ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                  ; qsys/NIOS_UART.qsys ;
; Altera ; altera_merlin_slave_translator  ; 22.1    ; N/A          ; N/A          ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                                                                                             ; qsys/NIOS_UART.qsys ;
; Altera ; altera_merlin_master_agent      ; 22.1    ; N/A          ; N/A          ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent                                                                                                                                                                                                   ; qsys/NIOS_UART.qsys ;
; Altera ; altera_merlin_master_translator ; 22.1    ; N/A          ; N/A          ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator                                                                                                                                                                                         ; qsys/NIOS_UART.qsys ;
; Altera ; altera_merlin_slave_agent       ; 22.1    ; N/A          ; N/A          ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:on_chip_mem_s1_agent                                                                                                                                                                                                                     ; qsys/NIOS_UART.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 22.1    ; N/A          ; N/A          ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:on_chip_mem_s1_agent_rsp_fifo                                                                                                                                                                                                                ; qsys/NIOS_UART.qsys ;
; Altera ; altera_merlin_slave_translator  ; 22.1    ; N/A          ; N/A          ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:on_chip_mem_s1_translator                                                                                                                                                                                                           ; qsys/NIOS_UART.qsys ;
; Altera ; altera_merlin_router            ; 22.1    ; N/A          ; N/A          ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_router:router                                                                                                                                                                                                                          ; qsys/NIOS_UART.qsys ;
; Altera ; altera_merlin_router            ; 22.1    ; N/A          ; N/A          ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                  ; qsys/NIOS_UART.qsys ;
; Altera ; altera_merlin_router            ; 22.1    ; N/A          ; N/A          ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_router_002:router_002                                                                                                                                                                                                                  ; qsys/NIOS_UART.qsys ;
; Altera ; altera_merlin_router            ; 22.1    ; N/A          ; N/A          ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_router_003:router_003                                                                                                                                                                                                                  ; qsys/NIOS_UART.qsys ;
; Altera ; altera_merlin_router            ; 22.1    ; N/A          ; N/A          ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_router_002:router_004                                                                                                                                                                                                                  ; qsys/NIOS_UART.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 22.1    ; N/A          ; N/A          ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_cmd_demux_001:rsp_demux                                                                                                                                                                                                                ; qsys/NIOS_UART.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 22.1    ; N/A          ; N/A          ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_rsp_demux_001:rsp_demux_001                                                                                                                                                                                                            ; qsys/NIOS_UART.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 22.1    ; N/A          ; N/A          ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_cmd_demux_001:rsp_demux_002                                                                                                                                                                                                            ; qsys/NIOS_UART.qsys ;
; Altera ; altera_merlin_multiplexer       ; 22.1    ; N/A          ; N/A          ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                        ; qsys/NIOS_UART.qsys ;
; Altera ; altera_merlin_multiplexer       ; 22.1    ; N/A          ; N/A          ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                ; qsys/NIOS_UART.qsys ;
; Altera ; altera_merlin_slave_agent       ; 22.1    ; N/A          ; N/A          ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent                                                                                                                                                                                                                          ; qsys/NIOS_UART.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 22.1    ; N/A          ; N/A          ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo                                                                                                                                                                                                                     ; qsys/NIOS_UART.qsys ;
; Altera ; altera_merlin_slave_translator  ; 22.1    ; N/A          ; N/A          ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator                                                                                                                                                                                                                ; qsys/NIOS_UART.qsys ;
; Altera ; altera_nios2_gen2               ; 22.1    ; N/A          ; N/A          ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                                                                              ; qsys/NIOS_UART.qsys ;
; Altera ; altera_nios2_gen2_unit          ; 22.1    ; N/A          ; N/A          ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu                                                                                                                                                                                                                                               ; qsys/NIOS_UART.qsys ;
; Altera ; altera_avalon_onchip_memory2    ; 22.1    ; N/A          ; N/A          ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_on_chip_mem:on_chip_mem                                                                                                                                                                                                                                                                                ; qsys/NIOS_UART.qsys ;
; Altera ; altera_reset_controller         ; 22.1    ; N/A          ; N/A          ; |SerDes_Sys|NIOS_UART:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                           ; qsys/NIOS_UART.qsys ;
; Altera ; altera_reset_controller         ; 22.1    ; N/A          ; N/A          ; |SerDes_Sys|NIOS_UART:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                       ; qsys/NIOS_UART.qsys ;
; Altera ; altera_avalon_uart              ; 22.1    ; N/A          ; N/A          ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_uart_0:uart_0                                                                                                                                                                                                                                                                                          ; qsys/NIOS_UART.qsys ;
+--------+---------------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------+
; State Machine - |SerDes_Sys|TX:transmitter|grey_encode:gray_encoder_0|bit_idx ;
+------------+------------+------------+----------------------------------------+
; Name       ; bit_idx.00 ; bit_idx.10 ; bit_idx.01                             ;
+------------+------------+------------+----------------------------------------+
; bit_idx.00 ; 0          ; 0          ; 0                                      ;
; bit_idx.01 ; 1          ; 0          ; 1                                      ;
; bit_idx.10 ; 1          ; 1          ; 0                                      ;
+------------+------------+------------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                                                                                                ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|sr[0]                                                              ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0]                                                          ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1]                                                          ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]       ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break|trigbrktype                                                                                                                                                          ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_itrace:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_itrace|trc_on                                                                                                                                                             ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|sr[1]                                                              ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|DRsize[1]                                                          ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|DRsize[0]                                                          ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|DRsize[2]                                                          ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; RX:receiver|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; TX:transmitter|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1        ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[0]                                                                                                                                                     ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_im:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_im|trc_wrap                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|sr[2]                                                              ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|waitrequest                                                                                                                                                                ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; RX:receiver|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; TX:transmitter|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; TX:transmitter|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready                                                                                                                                                        ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[4]                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[3]                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[2]                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1                                                                                                                                                             ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[3]                                                       ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|ir[0]                                                        ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|ir[1]                                                        ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe                                         ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[35]                                                      ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd_d1                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[0]                                                       ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[36]                                                      ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[37]                                                      ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[1]                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[1]                                                                                                                                                     ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_im:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_im|trc_im_addr[0]                                                                                                                                                             ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|sr[3]                                                              ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break                                                                                                                                                           ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready                                                                                                                                               ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access                                                                                                                                                            ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; TX:transmitter|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[34]                                                      ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[25]                                                      ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[28]                                                      ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[27]                                                      ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[26]                                                      ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr                                                                                                                                                                ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[5]                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[6]                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[7]                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[8]                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[9]                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd                                                                                                                                                                ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe                                            ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir                                                        ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|sr[35]                                                             ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|sr[36]                                                             ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|sr[37]                                                             ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[4]                                                       ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[1]                                                       ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[2]                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2]                                                                                                                                                     ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_im:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_im|trc_im_addr[1]                                                                                                                                                             ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|sr[4]                                                              ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset                                                                                                                                                       ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                          ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[21]                                                      ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[20]                                                      ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[17]                                                      ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; TX:transmitter|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|sr[34]                                                             ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|sr[25]                                                             ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|sr[28]                                                             ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|sr[27]                                                             ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|sr[26]                                                             ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[29]                                                      ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[30]                                                      ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[31]                                                      ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[32]                                                      ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[33]                                                      ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_e1dr                                                   ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir                                                    ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer5|dreg[0] ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                                                                                        ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[5]                                                       ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[2]                                                       ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3]                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[3]                                                                                                                                                     ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_im:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_im|trc_im_addr[2]                                                                                                                                                             ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|sr[5]                                                              ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[19]                                                      ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[18]                                                      ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                           ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|sr[21]                                                             ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|sr[20]                                                             ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error                                                                                                                                                        ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go                                                                                                                                                           ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[10]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|sr[17]                                                             ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[24]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24]                                                                                                                                                    ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[27]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[27]                                                                                                                                                    ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|sr[29]                                                             ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[26]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26]                                                                                                                                                    ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[25]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[25]                                                                                                                                                    ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|sr[30]                                                             ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|sr[31]                                                             ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|sr[32]                                                             ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|sr[33]                                                             ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer5|din_s1  ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[6]                                                       ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[4]                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[4]                                                                                                                                                     ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_im:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_im|trc_im_addr[3]                                                                                                                                                             ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|sr[6]                                                              ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|sr[19]                                                             ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|sr[18]                                                             ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[20]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[20]                                                                                                                                                    ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|sr[22]                                                             ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[19]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[19]                                                                                                                                                    ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[23]                                                      ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]                                                                                                         ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[16]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[16]                                                                                                                                                    ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; TX:transmitter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[24]                                                      ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[28]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[28]                                                                                                                                                    ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[29]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[29]                                                                                                                                                    ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[30]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[30]                                                                                                                                                    ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[31]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[31]                                                                                                                                                    ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch                                                                                                                                                           ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|vs_e1dr_d1                                                         ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|vs_uir_d1                                                          ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[7]                                                       ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[5]                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[5]                                                                                                                                                     ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_im:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_im|trc_im_addr[4]                                                                                                                                                             ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|sr[7]                                                              ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[22]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[23]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[9]                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[18]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18]                                                                                                                                                    ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[17]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[17]                                                                                                                                                    ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[21]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[21]                                                                                                                                                    ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|sr[23]                                                             ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[22]                                                      ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_uart_0:uart_0|NIOS_UART_uart_0_rx:the_NIOS_UART_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1                                                                                                          ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[11]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[12]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[13]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[14]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[15]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8]                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[10]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[7]                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[6]                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[16]                                                      ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; TX:transmitter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|sr[24]                                                             ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[8]                                                       ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[6]                                                                                                                                                     ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_im:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_im|trc_im_addr[5]                                                                                                                                                             ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|sr[8]                                                              ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[12]                                                      ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug|resetrequest                                                                                                                                                         ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[22]                                                                                                                                                    ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_uart_0:uart_0|NIOS_UART_uart_0_rx:the_NIOS_UART_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[14]                                                      ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[15]                                                      ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[11]                                                      ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[13]                                                      ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[10]                                                      ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[9]                                                       ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|sr[16]                                                             ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23]                                                                                                                                                    ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[7]                                                                                                                                                     ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_im:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_im|trc_im_addr[6]                                                                                                                                                             ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|sr[9]                                                              ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|sr[12]                                                             ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|sr[14]                                                             ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|sr[15]                                                             ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|sr[11]                                                             ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|sr[13]                                                             ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|sr[10]                                                             ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[15]                                                                                                                                                    ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]                                                                                                                                                     ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[11]                                                                                                                                                    ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[13]                                                                                                                                                    ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[14]                                                                                                                                                    ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[10]                                                                                                                                                    ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[12]                                                                                                                                                    ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[9]                                                                                                                                                     ; yes                                                              ; yes                                        ;
; Total number of protected registers is 230                                                                                                                                                                                                                                                                                                                                                                                   ;                                                                  ;                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                             ; Reason for Removal                                                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_cmd_mux:cmd_mux_002|locked[0,1]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_cmd_mux:cmd_mux|locked[0,1]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:on_chip_mem_s1_translator|av_chipselect_pre                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_chipselect_pre                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; NIOS_UART:u0|NIOS_UART_uart_0:uart_0|NIOS_UART_uart_0_regs:the_NIOS_UART_uart_0_regs|readdata[10..15]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_rf_ecc_recoverable_valid                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_rf_ecc_unrecoverable_valid                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_ienable_reg[1..31]                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_ipending_reg[1..31]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_cdsr_reg[0..31]                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|R_ctrl_custom                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|R_ctrl_crst                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|R_ctrl_ld_ex                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|R_ctrl_st_ex                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_dbrk:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto1          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_dbrk:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break_pulse    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_dbrk:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto0          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_xbrk:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_xbrk|xbrk_break          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; TX:transmitter|altera_reset_controller:rst_controller|r_early_rst                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                           ;
; TX:transmitter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                           ;
; TX:transmitter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0,1]                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                           ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                           ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                           ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[10..15]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_control_rd_data[1..31]                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                           ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                           ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                           ;
; TX:transmitter|pam_4_encode:pam_encoder_0|voltage_level_out[0]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; TX:transmitter|pam_4_encode:pam_encoder_0|voltage_level_out[2]                                                                                                                                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                ;
; TX:transmitter|pam_4_encode:pam_encoder_0|voltage_level_out[1]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]  ; Merged with NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2]  ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2]  ; Merged with NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3]  ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3]  ; Merged with NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[4]  ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[4]  ; Merged with NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[5]  ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[5]  ; Merged with NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[6]  ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[6]  ; Merged with NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[7]  ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[7]  ; Merged with NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[8]  ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[8]  ; Merged with NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[9]  ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[9]  ; Merged with NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10] ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10] ; Merged with NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[11] ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[11] ; Merged with NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[12] ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[12] ; Merged with NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[13] ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[13] ; Merged with NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[14] ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[14] ; Merged with NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[15] ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[15] ; Merged with NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[16] ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[16] ; Merged with NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[17] ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[17] ; Merged with NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[18] ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[18] ; Merged with NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[19] ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[19] ; Merged with NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[20] ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[20] ; Merged with NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[21] ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[21] ; Merged with NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[22] ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[22] ; Merged with NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[23] ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[23] ; Merged with NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24] ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24] ; Merged with NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[25] ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[25] ; Merged with NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[26] ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[26] ; Merged with NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[27] ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[27] ; Merged with NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[28] ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[28] ; Merged with NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[29] ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[29] ; Merged with NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[30] ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[30] ; Merged with NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31] ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:on_chip_mem_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                 ; Merged with NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:on_chip_mem_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                 ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:on_chip_mem_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                 ; Merged with NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:on_chip_mem_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                 ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:on_chip_mem_s1_agent_rsp_fifo|mem[1][55]                                                                                                                                                 ; Merged with NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:on_chip_mem_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                 ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][55]                                                                                                                                                      ; Merged with NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                      ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                      ; Merged with NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                      ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][55]                                                                                                                                   ; Merged with NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                   ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][61]                                                                                                                                   ; Merged with NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                   ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][62]                                                                                                                                   ; Merged with NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                   ;
; NIOS_UART:u0|NIOS_UART_uart_0:uart_0|NIOS_UART_uart_0_rx:the_NIOS_UART_uart_0_rx|delayed_unxsync_rxdxx2                                                                                                                                                                   ; Merged with NIOS_UART:u0|NIOS_UART_uart_0:uart_0|NIOS_UART_uart_0_rx:the_NIOS_UART_uart_0_rx|delayed_unxsync_rxdxx1                                                                                                                                                                   ;
; RX:receiver|DFE:dfe_0|buffer[5]                                                                                                                                                                                                                                           ; Merged with RX:receiver|DFE:dfe_0|buffer[7]                                                                                                                                                                                                                                           ;
; RX:receiver|DFE:dfe_0|buffer[0]                                                                                                                                                                                                                                           ; Merged with RX:receiver|DFE:dfe_0|buffer[1]                                                                                                                                                                                                                                           ;
; TX:transmitter|pam_4_encode:pam_encoder_0|voltage_level_out[7]                                                                                                                                                                                                            ; Merged with TX:transmitter|pam_4_encode:pam_encoder_0|voltage_level_out[5]                                                                                                                                                                                                            ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent|hold_waitrequest                                                                                                                              ; Merged with NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                     ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|waitrequest_reset_override                                                                                                              ; Merged with NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                     ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override                                                                                                                                 ; Merged with NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:on_chip_mem_s1_translator|waitrequest_reset_override                                                                                                                            ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                   ; Merged with NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][55]                                                                                                                                   ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][62]                                                                                                                                   ; Merged with NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][55]                                                                                                                                   ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][77]                                                                                                                                   ; Merged with NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][55]                                                                                                                                   ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:on_chip_mem_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                 ; Merged with NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:on_chip_mem_s1_agent_rsp_fifo|mem[0][55]                                                                                                                                                 ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:on_chip_mem_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                 ; Merged with NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:on_chip_mem_s1_agent_rsp_fifo|mem[0][55]                                                                                                                                                 ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:on_chip_mem_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                 ; Merged with NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:on_chip_mem_s1_agent_rsp_fifo|mem[0][55]                                                                                                                                                 ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                      ; Merged with NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][55]                                                                                                                                                      ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                      ; Merged with NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][55]                                                                                                                                                      ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:on_chip_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                  ; Merged with NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:on_chip_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                  ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                       ; Merged with NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                       ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                    ; Merged with NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                    ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:on_chip_mem_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; RX:receiver|DFE:dfe_0|buffer[1]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:on_chip_mem_s1_agent_rsp_fifo|mem[0][55]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:on_chip_mem_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                           ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:on_chip_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                               ; Lost fanout                                                                                                                                                                                                                                                                           ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:on_chip_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                           ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][55]                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                           ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                           ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                           ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][55]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                           ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                 ; Lost fanout                                                                                                                                                                                                                                                                           ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                               ; Lost fanout                                                                                                                                                                                                                                                                           ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_dbrk:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:on_chip_mem_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                           ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                           ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][63]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                           ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][93]                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][93]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:on_chip_mem_s1_agent_rsp_fifo|mem[1][93]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][93]                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][93]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:on_chip_mem_s1_agent_rsp_fifo|mem[0][93]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count_zero_flag                                                                                                                                          ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count[0]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; TX:transmitter|pam_4_encode:pam_encoder_0|voltage_level_out[6]                                                                                                                                                                                                            ; Merged with TX:transmitter|pam_4_encode:pam_encoder_0|voltage_level_out[3]                                                                                                                                                                                                            ;
; TX:transmitter|pam_4_encode:pam_encoder_0|voltage_level_out[5]                                                                                                                                                                                                            ; Merged with TX:transmitter|pam_4_encode:pam_encoder_0|voltage_level_out[4]                                                                                                                                                                                                            ;
; RX:receiver|DFE:dfe_0|subtract_result[9..15]                                                                                                                                                                                                                              ; Merged with RX:receiver|DFE:dfe_0|subtract_result[8]                                                                                                                                                                                                                                  ;
; RX:receiver|DFE:dfe_0|decision_maker:DM|difference[3][15]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; RX:receiver|DFE:dfe_0|decision_maker:DM|difference[3][14]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; RX:receiver|DFE:dfe_0|decision_maker:DM|difference[3][13]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; RX:receiver|DFE:dfe_0|decision_maker:DM|difference[3][12]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; RX:receiver|DFE:dfe_0|decision_maker:DM|difference[3][11]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; RX:receiver|DFE:dfe_0|decision_maker:DM|difference[3][10]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; RX:receiver|DFE:dfe_0|decision_maker:DM|difference[3][9]                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; RX:receiver|DFE:dfe_0|decision_maker:DM|difference[1][15]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; RX:receiver|DFE:dfe_0|decision_maker:DM|difference[1][14]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; RX:receiver|DFE:dfe_0|decision_maker:DM|difference[1][13]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; RX:receiver|DFE:dfe_0|decision_maker:DM|difference[1][12]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; RX:receiver|DFE:dfe_0|decision_maker:DM|difference[1][11]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; RX:receiver|DFE:dfe_0|decision_maker:DM|difference[1][10]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; RX:receiver|DFE:dfe_0|decision_maker:DM|difference[1][9]                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; RX:receiver|DFE:dfe_0|decision_maker:DM|difference[2][15]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; RX:receiver|DFE:dfe_0|decision_maker:DM|difference[2][14]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; RX:receiver|DFE:dfe_0|decision_maker:DM|difference[2][13]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; RX:receiver|DFE:dfe_0|decision_maker:DM|difference[2][12]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; RX:receiver|DFE:dfe_0|decision_maker:DM|difference[2][11]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; RX:receiver|DFE:dfe_0|decision_maker:DM|difference[2][10]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; RX:receiver|DFE:dfe_0|decision_maker:DM|difference[2][9]                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; RX:receiver|DFE:dfe_0|decision_maker:DM|difference[0][15]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; RX:receiver|DFE:dfe_0|decision_maker:DM|difference[0][14]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; RX:receiver|DFE:dfe_0|decision_maker:DM|difference[0][13]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; RX:receiver|DFE:dfe_0|decision_maker:DM|difference[0][12]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; RX:receiver|DFE:dfe_0|decision_maker:DM|difference[0][11]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; RX:receiver|DFE:dfe_0|decision_maker:DM|difference[0][10]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; RX:receiver|DFE:dfe_0|decision_maker:DM|difference[0][9]                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; Total Number of Removed Registers = 295                                                                                                                                                                                                                                   ;                                                                                                                                                                                                                                                                                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                          ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                ; Stuck at GND              ; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][55],                                                                                                                         ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][63],                                                                                                                         ;
;                                                                                                                                                                                                                                                                        ;                           ; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                                                                     ;
;                                                                                                                                                                                                                                                                        ;                           ; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][63]                                                                                                                          ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:on_chip_mem_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                              ; Stuck at GND              ; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:on_chip_mem_s1_agent_rsp_fifo|mem[0][55],                                                                                                                                       ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:on_chip_mem_s1_agent_rsp_fifo|mem[0][63],                                                                                                                                       ;
;                                                                                                                                                                                                                                                                        ;                           ; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:on_chip_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                                                                                   ;
;                                                                                                                                                                                                                                                                        ;                           ; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:on_chip_mem_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                        ;
; TX:transmitter|altera_reset_controller:rst_controller|r_early_rst                                                                                                                                                                                                      ; Lost Fanouts              ; TX:transmitter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out,                                                                                                                    ;
;                                                                                                                                                                                                                                                                        ;                           ; TX:transmitter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0],                                                                                                                     ;
;                                                                                                                                                                                                                                                                        ;                           ; TX:transmitter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                      ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                   ; Lost Fanouts              ; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][77],                                                                                                                                            ;
;                                                                                                                                                                                                                                                                        ;                           ; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                         ;
; NIOS_UART:u0|NIOS_UART_uart_0:uart_0|NIOS_UART_uart_0_regs:the_NIOS_UART_uart_0_regs|readdata[11]                                                                                                                                                                      ; Stuck at GND              ; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[11]                                                                                                                               ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                  ;
; NIOS_UART:u0|NIOS_UART_uart_0:uart_0|NIOS_UART_uart_0_regs:the_NIOS_UART_uart_0_regs|readdata[10]                                                                                                                                                                      ; Stuck at GND              ; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[10]                                                                                                                               ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                  ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                            ; Stuck at GND              ; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                  ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_ienable_reg[31]                                                                                                                                                                      ; Stuck at GND              ; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_control_rd_data[31]                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                  ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_ienable_reg[30]                                                                                                                                                                      ; Stuck at GND              ; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_control_rd_data[30]                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                  ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_ienable_reg[29]                                                                                                                                                                      ; Stuck at GND              ; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_control_rd_data[29]                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                  ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_ienable_reg[28]                                                                                                                                                                      ; Stuck at GND              ; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_control_rd_data[28]                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                  ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_ienable_reg[27]                                                                                                                                                                      ; Stuck at GND              ; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_control_rd_data[27]                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                  ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_ienable_reg[26]                                                                                                                                                                      ; Stuck at GND              ; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_control_rd_data[26]                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                  ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_ienable_reg[25]                                                                                                                                                                      ; Stuck at GND              ; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_control_rd_data[25]                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                  ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_ienable_reg[24]                                                                                                                                                                      ; Stuck at GND              ; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_control_rd_data[24]                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                  ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_ienable_reg[23]                                                                                                                                                                      ; Stuck at GND              ; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_control_rd_data[23]                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                  ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_ienable_reg[22]                                                                                                                                                                      ; Stuck at GND              ; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_control_rd_data[22]                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                  ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_ienable_reg[21]                                                                                                                                                                      ; Stuck at GND              ; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_control_rd_data[21]                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                  ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_ienable_reg[20]                                                                                                                                                                      ; Stuck at GND              ; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_control_rd_data[20]                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                  ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_ienable_reg[19]                                                                                                                                                                      ; Stuck at GND              ; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_control_rd_data[19]                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                  ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_ienable_reg[18]                                                                                                                                                                      ; Stuck at GND              ; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_control_rd_data[18]                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                  ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_ienable_reg[17]                                                                                                                                                                      ; Stuck at GND              ; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_control_rd_data[17]                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                  ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_ienable_reg[16]                                                                                                                                                                      ; Stuck at GND              ; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_control_rd_data[16]                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                  ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_ienable_reg[15]                                                                                                                                                                      ; Stuck at GND              ; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_control_rd_data[15]                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                  ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_ienable_reg[14]                                                                                                                                                                      ; Stuck at GND              ; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_control_rd_data[14]                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                  ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_ienable_reg[13]                                                                                                                                                                      ; Stuck at GND              ; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_control_rd_data[13]                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                  ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_ienable_reg[12]                                                                                                                                                                      ; Stuck at GND              ; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_control_rd_data[12]                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                  ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_ienable_reg[11]                                                                                                                                                                      ; Stuck at GND              ; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_control_rd_data[11]                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                  ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_ienable_reg[10]                                                                                                                                                                      ; Stuck at GND              ; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_control_rd_data[10]                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                  ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_ienable_reg[9]                                                                                                                                                                       ; Stuck at GND              ; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_control_rd_data[9]                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                  ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_ienable_reg[8]                                                                                                                                                                       ; Stuck at GND              ; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_control_rd_data[8]                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                  ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_ienable_reg[7]                                                                                                                                                                       ; Stuck at GND              ; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_control_rd_data[7]                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                  ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_ienable_reg[6]                                                                                                                                                                       ; Stuck at GND              ; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_control_rd_data[6]                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                  ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_ienable_reg[5]                                                                                                                                                                       ; Stuck at GND              ; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_control_rd_data[5]                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                  ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_ienable_reg[4]                                                                                                                                                                       ; Stuck at GND              ; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_control_rd_data[4]                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                  ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_ienable_reg[3]                                                                                                                                                                       ; Stuck at GND              ; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_control_rd_data[3]                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                  ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_ienable_reg[2]                                                                                                                                                                       ; Stuck at GND              ; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_control_rd_data[2]                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                  ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_ienable_reg[1]                                                                                                                                                                       ; Stuck at GND              ; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_control_rd_data[1]                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                  ;
; NIOS_UART:u0|NIOS_UART_uart_0:uart_0|NIOS_UART_uart_0_regs:the_NIOS_UART_uart_0_regs|readdata[15]                                                                                                                                                                      ; Stuck at GND              ; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[15]                                                                                                                               ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                  ;
; NIOS_UART:u0|NIOS_UART_uart_0:uart_0|NIOS_UART_uart_0_regs:the_NIOS_UART_uart_0_regs|readdata[14]                                                                                                                                                                      ; Stuck at GND              ; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[14]                                                                                                                               ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                  ;
; NIOS_UART:u0|NIOS_UART_uart_0:uart_0|NIOS_UART_uart_0_regs:the_NIOS_UART_uart_0_regs|readdata[13]                                                                                                                                                                      ; Stuck at GND              ; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[13]                                                                                                                               ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                  ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                   ; Lost Fanouts              ; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                             ;
; NIOS_UART:u0|NIOS_UART_uart_0:uart_0|NIOS_UART_uart_0_regs:the_NIOS_UART_uart_0_regs|readdata[12]                                                                                                                                                                      ; Stuck at GND              ; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[12]                                                                                                                               ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                  ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                   ; Stuck at GND              ; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][55]                                                                                                                                             ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                  ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_dbrk:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break_pulse ; Stuck at GND              ; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_dbrk:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                  ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                   ; Lost Fanouts              ; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                             ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][93]                                                                                                                                                   ; Stuck at GND              ; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][93]                                                                                                                                             ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                  ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][93]                                                                                                                                ; Stuck at GND              ; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][93]                                                                                                                          ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                  ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:on_chip_mem_s1_agent_rsp_fifo|mem[1][93]                                                                                                                                              ; Stuck at GND              ; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:on_chip_mem_s1_agent_rsp_fifo|mem[0][93]                                                                                                                                        ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                  ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                                           ; Stuck at VCC              ; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                                            ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                  ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count_zero_flag                                                                                                                                       ; Stuck at VCC              ; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count[0]                                                                                                                                        ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2293  ;
; Number of registers using Synchronous Clear  ; 584   ;
; Number of registers using Synchronous Load   ; 363   ;
; Number of registers using Asynchronous Clear ; 955   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1200  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; NIOS_UART:u0|NIOS_UART_uart_0:uart_0|NIOS_UART_uart_0_tx:the_NIOS_UART_uart_0_tx|txd                                                                                                                                                                                                                                            ; 1       ;
; NIOS_UART:u0|NIOS_UART_uart_0:uart_0|NIOS_UART_uart_0_tx:the_NIOS_UART_uart_0_tx|pre_txd                                                                                                                                                                                                                                        ; 2       ;
; RX:receiver|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                           ; 59      ;
; TX:transmitter|prbs31:prbs_0|sr[27]                                                                                                                                                                                                                                                                                             ; 3       ;
; TX:transmitter|prbs31:prbs_0|sr[30]                                                                                                                                                                                                                                                                                             ; 2       ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                           ; 14      ;
; NIOS_UART:u0|altera_reset_controller:rst_controller_001|r_sync_rst_chain[1]                                                                                                                                                                                                                                                     ; 1       ;
; RX:receiver|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                            ; 1       ;
; TX:transmitter|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                                                                                                                                       ; 1       ;
; TX:transmitter|prbs31:prbs_0|sr[29]                                                                                                                                                                                                                                                                                             ; 1       ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:on_chip_mem_s1_translator|waitrequest_reset_override                                                                                                                                                                                  ; 8       ;
; NIOS_UART:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                  ; 1       ;
; NIOS_UART:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                  ; 4       ;
; NIOS_UART:u0|altera_reset_controller:rst_controller_001|r_sync_rst_chain[2]                                                                                                                                                                                                                                                     ; 2       ;
; RX:receiver|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                            ; 1       ;
; TX:transmitter|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                    ; 1       ;
; TX:transmitter|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                    ; 4       ;
; TX:transmitter|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                                                                                                                       ; 1       ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                  ; 6       ;
; NIOS_UART:u0|NIOS_UART_uart_0:uart_0|NIOS_UART_uart_0_tx:the_NIOS_UART_uart_0_tx|tx_ready                                                                                                                                                                                                                                       ; 6       ;
; NIOS_UART:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                                                                                                                                         ; 1       ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|i_read                                                                                                                                                                                                                                          ; 6       ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|F_pc[15]                                                                                                                                                                                                                                        ; 2       ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                         ; 2       ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                     ; 2       ;
; NIOS_UART:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                  ; 1       ;
; NIOS_UART:u0|altera_reset_controller:rst_controller_001|r_sync_rst_chain[3]                                                                                                                                                                                                                                                     ; 1       ;
; TX:transmitter|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                    ; 1       ;
; TX:transmitter|altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                                                                                                                                                                       ; 1       ;
; NIOS_UART:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                      ; 1       ;
; NIOS_UART:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                      ; 4       ;
; NIOS_UART:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                                                                                                                         ; 2       ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]                                                        ; 2       ;
; NIOS_UART:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                  ; 1       ;
; TX:transmitter|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                    ; 1       ;
; TX:transmitter|prbs31:prbs_0|sr[23]                                                                                                                                                                                                                                                                                             ; 1       ;
; NIOS_UART:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                      ; 1       ;
; NIOS_UART:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                                                                                                                                                                         ; 1       ;
; NIOS_UART:u0|NIOS_UART_uart_0:uart_0|NIOS_UART_uart_0_tx:the_NIOS_UART_uart_0_tx|tx_shift_empty                                                                                                                                                                                                                                 ; 2       ;
; NIOS_UART:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                      ; 1       ;
; TX:transmitter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                        ; 1       ;
; NIOS_UART:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                      ; 1       ;
; NIOS_UART:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                       ; 1       ;
; TX:transmitter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                         ; 1       ;
; TX:transmitter|prbs31:prbs_0|sr[21]                                                                                                                                                                                                                                                                                             ; 1       ;
; NIOS_UART:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                          ; 1       ;
; NIOS_UART:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                       ; 1       ;
; TX:transmitter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                         ; 1       ;
; NIOS_UART:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                           ; 1       ;
; TX:transmitter|prbs31:prbs_0|sr[19]                                                                                                                                                                                                                                                                                             ; 1       ;
; NIOS_UART:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                           ; 1       ;
; TX:transmitter|prbs31:prbs_0|sr[18]                                                                                                                                                                                                                                                                                             ; 1       ;
; TX:transmitter|prbs31:prbs_0|sr[16]                                                                                                                                                                                                                                                                                             ; 1       ;
; TX:transmitter|prbs31:prbs_0|sr[13]                                                                                                                                                                                                                                                                                             ; 1       ;
; TX:transmitter|prbs31:prbs_0|sr[10]                                                                                                                                                                                                                                                                                             ; 1       ;
; TX:transmitter|prbs31:prbs_0|sr[8]                                                                                                                                                                                                                                                                                              ; 1       ;
; TX:transmitter|prbs31:prbs_0|sr[4]                                                                                                                                                                                                                                                                                              ; 1       ;
; TX:transmitter|prbs31:prbs_0|sr[3]                                                                                                                                                                                                                                                                                              ; 1       ;
; TX:transmitter|prbs31:prbs_0|sr[2]                                                                                                                                                                                                                                                                                              ; 1       ;
; TX:transmitter|prbs31:prbs_0|sr[1]                                                                                                                                                                                                                                                                                              ; 1       ;
; TX:transmitter|prbs31:prbs_0|sr[0]                                                                                                                                                                                                                                                                                              ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                            ; 1       ;
; sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                           ; 1       ;
; sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                                                                                                                           ; 1       ;
; sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                            ; 1       ;
; sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                            ; 1       ;
; sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                            ; 1       ;
; sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                            ; 1       ;
; sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                            ; 1       ;
; sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                            ; 1       ;
; sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                            ; 1       ;
; sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                            ; 1       ;
; sld_signaltap:channel_rx_verification|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                            ; 1       ;
; Total number of inverted registers = 75                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 68 bits   ; 136 LEs       ; 0 LEs                ; 136 LEs                ; Yes        ; |SerDes_Sys|ISI_channel_prl:ISI_channel_prl|isi[1][15]                                                                                                                                                                                                                                                                                                                       ;
; 3:1                ; 21 bits   ; 42 LEs        ; 0 LEs                ; 42 LEs                 ; Yes        ; |SerDes_Sys|RX:receiver|DFE:dfe_0|buffer[3]                                                                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_uart_0:uart_0|NIOS_UART_uart_0_tx:the_NIOS_UART_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[5]                                                                                                                                                                                                                  ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|D_iw[20]                                                                                                                                                                                                                                                                         ;
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|D_iw[28]                                                                                                                                                                                                                                                                         ;
; 3:1                ; 17 bits   ; 34 LEs        ; 34 LEs               ; 0 LEs                  ; Yes        ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|E_src1[7]                                                                                                                                                                                                                                                                        ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|E_src1[26]                                                                                                                                                                                                                                                                       ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|E_src2[3]                                                                                                                                                                                                                                                                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|E_shift_rot_result[16]                                                                                                                                                                                                                                                           ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|readdata[2]                                                                                                                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|d_writedata[26]                                                                                                                                                                                                                                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_uart_0:uart_0|NIOS_UART_uart_0_rx:the_NIOS_UART_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]                                                                                                                                                                                                                          ;
; 3:1                ; 78 bits   ; 156 LEs       ; 0 LEs                ; 156 LEs                ; Yes        ; |SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|z1[60]                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 98 bits   ; 196 LEs       ; 98 LEs               ; 98 LEs                 ; Yes        ; |SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|z2[47]                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |SerDes_Sys|TX:transmitter|prbs31:prbs_0|sr[6]                                                                                                                                                                                                                                                                                                                               ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_alu_result[18]                                                                                                                                                                                                                                                                 ;
; 4:1                ; 22 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[13]                                                                                                    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[4]                                                                                                     ;
; 4:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[8]                                                                                                     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[15]                                                                                        ;
; 4:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|E_src2[5]                                                                                                                                                                                                                                                                        ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|E_src2[24]                                                                                                                                                                                                                                                                       ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|F_pc[2]                                                                                                                                                                                                                                                                          ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |SerDes_Sys|RX:receiver|DFE:dfe_0|decision_maker:DM|difference[3][5]                                                                                                                                                                                                                                                                                                         ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |SerDes_Sys|RX:receiver|DFE:dfe_0|decision_maker:DM|difference[1][6]                                                                                                                                                                                                                                                                                                         ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |SerDes_Sys|RX:receiver|DFE:dfe_0|decision_maker:DM|difference[2][3]                                                                                                                                                                                                                                                                                                         ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |SerDes_Sys|RX:receiver|DFE:dfe_0|decision_maker:DM|difference[0][15]                                                                                                                                                                                                                                                                                                        ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|sr[34] ;
; 6:1                ; 6 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|sr[12] ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ;
; 6:1                ; 7 bits    ; 28 LEs        ; 21 LEs               ; 7 LEs                  ; Yes        ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|sr[4]  ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|d_byteenable[2]                                                                                                                                                                                                                                                                  ;
; 32:1               ; 2 bits    ; 42 LEs        ; 4 LEs                ; 38 LEs                 ; Yes        ; |SerDes_Sys|RX:receiver|pam_4_decode:pam4_decoder_0|symbol_out[1]                                                                                                                                                                                                                                                                                                            ;
; 129:1              ; 7 bits    ; 602 LEs       ; 595 LEs              ; 7 LEs                  ; Yes        ; |SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|noise_out[2]                                                                                                                                                                                                                                                                                           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |SerDes_Sys|TX:transmitter|prbs31:prbs_0|sr[16]                                                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |SerDes_Sys|RX:receiver|DFE:dfe_0|decision_maker:DM|feedback_value[6]                                                                                                                                                                                                                                                                                                        ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|E_logic_result[0]                                                                                                                                                                                                                                                                ;
; 4:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; No         ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_rf_wr_data[5]                                                                                                                                                                                                                                                                  ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|D_dst_regnum[2]                                                                                                                                                                                                                                                                  ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |SerDes_Sys|TX:transmitter|grey_encode:gray_encoder_0|bit_idx                                                                                                                                                                                                                                                                                                                ;
; 17:1               ; 32 bits   ; 352 LEs       ; 352 LEs              ; 0 LEs                  ; No         ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_on_chip_mem:on_chip_mem|altsyncram:the_altsyncram|altsyncram_he82:auto_generated|mux_tib:mux4|l5_w10_n0_mux_dataout                                                                                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TX:transmitter|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Source assignments for TX:transmitter|altera_reset_controller:rst_controller ;
+-------------------+-------+------+-------------------------------------------+
; Assignment        ; Value ; From ; To                                        ;
+-------------------+-------+------+-------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]    ;
+-------------------+-------+------+-------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TX:transmitter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                   ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                               ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                               ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TX:transmitter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                       ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                   ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for RX:receiver|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                            ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                            ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RX:receiver|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_register_bank_a_module:NIOS_UART_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_register_bank_b_module:NIOS_UART_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug ;
+-------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                                                              ;
+-------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER       ; on          ; -    ; monitor_go~reg0                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; monitor_go~reg0                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; monitor_go~reg0                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER       ; on          ; -    ; resetrequest~reg0                                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; resetrequest~reg0                                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; resetrequest~reg0                                                                                                                                                                                                               ;
; PRESERVE_REGISTER       ; on          ; -    ; break_on_reset                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_on_reset                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_on_reset                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER       ; on          ; -    ; jtag_break                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jtag_break                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jtag_break                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; resetlatch~reg0                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; resetlatch~reg0                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; resetlatch~reg0                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER       ; on          ; -    ; monitor_ready~reg0                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; monitor_ready~reg0                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; monitor_ready~reg0                                                                                                                                                                                                              ;
; PRESERVE_REGISTER       ; on          ; -    ; monitor_error~reg0                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; monitor_error~reg0                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; monitor_error~reg0                                                                                                                                                                                                              ;
+-------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                               ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                    ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break ;
+-------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                                                              ;
+-------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER       ; on          ; -    ; trigger_state                                                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trigger_state                                                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trigger_state                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER       ; on          ; -    ; trigbrktype~reg0                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trigbrktype~reg0                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trigbrktype~reg0                                                                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[31]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[31]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[31]~reg0                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[30]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[30]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[30]~reg0                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[29]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[29]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[29]~reg0                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[28]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[28]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[28]~reg0                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[27]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[27]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[27]~reg0                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[26]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[26]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[26]~reg0                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[25]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[25]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[25]~reg0                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[24]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[24]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[24]~reg0                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[23]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[23]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[23]~reg0                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[22]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[22]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[22]~reg0                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[21]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[21]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[21]~reg0                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[20]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[20]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[20]~reg0                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[19]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[19]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[19]~reg0                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[18]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[18]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[18]~reg0                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[17]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[17]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[17]~reg0                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[16]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[16]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[16]~reg0                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[15]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[15]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[15]~reg0                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[14]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[14]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[14]~reg0                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[13]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[13]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[13]~reg0                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[12]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[12]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[12]~reg0                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[11]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[11]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[11]~reg0                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[10]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[10]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[10]~reg0                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[9]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[9]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[9]~reg0                                                                                                                                                                                                           ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[8]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[8]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[8]~reg0                                                                                                                                                                                                           ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[7]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[7]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[7]~reg0                                                                                                                                                                                                           ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[6]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[6]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[6]~reg0                                                                                                                                                                                                           ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[5]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[5]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[5]~reg0                                                                                                                                                                                                           ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[4]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[4]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[4]~reg0                                                                                                                                                                                                           ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[3]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[3]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[3]~reg0                                                                                                                                                                                                           ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[2]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[2]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[2]~reg0                                                                                                                                                                                                           ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[1]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[1]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[1]~reg0                                                                                                                                                                                                           ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[0]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[0]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[0]~reg0                                                                                                                                                                                                           ;
+-------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_itrace:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_itrace ;
+-------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                                                                ;
+-------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER       ; on          ; -    ; trc_on~reg0                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trc_on~reg0                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trc_on~reg0                                                                                                                                                                                                                       ;
+-------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_im:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_im ;
+-------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                                                        ;
+-------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER       ; on          ; -    ; trc_wrap~reg0                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trc_wrap~reg0                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trc_wrap~reg0                                                                                                                                                                                                             ;
; PRESERVE_REGISTER       ; on          ; -    ; trc_im_addr[6]~reg0                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trc_im_addr[6]~reg0                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trc_im_addr[6]~reg0                                                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; trc_im_addr[5]~reg0                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trc_im_addr[5]~reg0                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trc_im_addr[5]~reg0                                                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; trc_im_addr[4]~reg0                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trc_im_addr[4]~reg0                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trc_im_addr[4]~reg0                                                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; trc_im_addr[3]~reg0                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trc_im_addr[3]~reg0                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trc_im_addr[3]~reg0                                                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; trc_im_addr[2]~reg0                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trc_im_addr[2]~reg0                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trc_im_addr[2]~reg0                                                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; trc_im_addr[1]~reg0                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trc_im_addr[1]~reg0                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trc_im_addr[1]~reg0                                                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; trc_im_addr[0]~reg0                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trc_im_addr[0]~reg0                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trc_im_addr[0]~reg0                                                                                                                                                                                                       ;
+-------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem ;
+-------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                                                        ;
+-------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER       ; on          ; -    ; jtag_rd                                                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jtag_rd                                                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jtag_rd                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER       ; on          ; -    ; jtag_rd_d1                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jtag_rd_d1                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jtag_rd_d1                                                                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; jtag_ram_wr                                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jtag_ram_wr                                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jtag_ram_wr                                                                                                                                                                                                               ;
; PRESERVE_REGISTER       ; on          ; -    ; jtag_ram_rd                                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jtag_ram_rd                                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jtag_ram_rd                                                                                                                                                                                                               ;
; PRESERVE_REGISTER       ; on          ; -    ; jtag_ram_rd_d1                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jtag_ram_rd_d1                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jtag_ram_rd_d1                                                                                                                                                                                                            ;
; PRESERVE_REGISTER       ; on          ; -    ; jtag_ram_access                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jtag_ram_access                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jtag_ram_access                                                                                                                                                                                                           ;
; PRESERVE_REGISTER       ; on          ; -    ; MonAReg[10]                                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonAReg[10]                                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonAReg[10]                                                                                                                                                                                                               ;
; PRESERVE_REGISTER       ; on          ; -    ; MonAReg[9]                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonAReg[9]                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonAReg[9]                                                                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; MonAReg[8]                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonAReg[8]                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonAReg[8]                                                                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; MonAReg[7]                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonAReg[7]                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonAReg[7]                                                                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; MonAReg[6]                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonAReg[6]                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonAReg[6]                                                                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; MonAReg[5]                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonAReg[5]                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonAReg[5]                                                                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; MonAReg[4]                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonAReg[4]                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonAReg[4]                                                                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; MonAReg[3]                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonAReg[3]                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonAReg[3]                                                                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; MonAReg[2]                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonAReg[2]                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonAReg[2]                                                                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[31]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[31]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[31]~reg0                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[30]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[30]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[30]~reg0                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[29]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[29]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[29]~reg0                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[28]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[28]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[28]~reg0                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[27]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[27]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[27]~reg0                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[26]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[26]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[26]~reg0                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[25]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[25]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[25]~reg0                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[24]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[24]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[24]~reg0                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[23]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[23]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[23]~reg0                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[22]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[22]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[22]~reg0                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[21]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[21]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[21]~reg0                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[20]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[20]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[20]~reg0                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[19]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[19]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[19]~reg0                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[18]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[18]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[18]~reg0                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[17]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[17]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[17]~reg0                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[16]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[16]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[16]~reg0                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[15]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[15]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[15]~reg0                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[14]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[14]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[14]~reg0                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[13]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[13]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[13]~reg0                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[12]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[12]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[12]~reg0                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[11]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[11]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[11]~reg0                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[10]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[10]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[10]~reg0                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[9]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[9]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[9]~reg0                                                                                                                                                                                                           ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[8]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[8]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[8]~reg0                                                                                                                                                                                                           ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[7]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[7]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[7]~reg0                                                                                                                                                                                                           ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[6]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[6]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[6]~reg0                                                                                                                                                                                                           ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[5]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[5]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[5]~reg0                                                                                                                                                                                                           ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[4]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[4]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[4]~reg0                                                                                                                                                                                                           ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[3]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[3]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[3]~reg0                                                                                                                                                                                                           ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[2]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[2]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[2]~reg0                                                                                                                                                                                                           ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[1]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[1]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[1]~reg0                                                                                                                                                                                                           ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[0]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[0]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[0]~reg0                                                                                                                                                                                                           ;
; PRESERVE_REGISTER       ; on          ; -    ; waitrequest~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; waitrequest~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; waitrequest~reg0                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; avalon_ociram_readdata_ready                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; avalon_ociram_readdata_ready                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; avalon_ociram_readdata_ready                                                                                                                                                                                              ;
+-------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck ;
+-------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER       ; on          ; -    ; sr[0]~reg0                                                                                                                                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[0]~reg0                                                                                                                                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[0]~reg0                                                                                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER       ; on          ; -    ; DRsize[2]                                                                                                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; DRsize[2]                                                                                                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; DRsize[2]                                                                                                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER       ; on          ; -    ; DRsize[1]                                                                                                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; DRsize[1]                                                                                                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; DRsize[1]                                                                                                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER       ; on          ; -    ; vs_e1dr_d1~reg0                                                                                                                                                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; vs_e1dr_d1~reg0                                                                                                                                                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; vs_e1dr_d1~reg0                                                                                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER       ; on          ; -    ; DRsize[0]                                                                                                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; DRsize[0]                                                                                                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; DRsize[0]                                                                                                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER       ; on          ; -    ; ir_out[1]~reg0                                                                                                                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; ir_out[1]~reg0                                                                                                                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; ir_out[1]~reg0                                                                                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER       ; on          ; -    ; ir_out[0]~reg0                                                                                                                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; ir_out[0]~reg0                                                                                                                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; ir_out[0]~reg0                                                                                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER       ; on          ; -    ; vs_uir_d1~reg0                                                                                                                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; vs_uir_d1~reg0                                                                                                                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; vs_uir_d1~reg0                                                                                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[1]~reg0                                                                                                                                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[1]~reg0                                                                                                                                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[1]~reg0                                                                                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[2]~reg0                                                                                                                                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[2]~reg0                                                                                                                                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[2]~reg0                                                                                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[3]~reg0                                                                                                                                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[3]~reg0                                                                                                                                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[3]~reg0                                                                                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[4]~reg0                                                                                                                                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[4]~reg0                                                                                                                                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[4]~reg0                                                                                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[5]~reg0                                                                                                                                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[5]~reg0                                                                                                                                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[5]~reg0                                                                                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[6]~reg0                                                                                                                                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[6]~reg0                                                                                                                                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[6]~reg0                                                                                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[7]~reg0                                                                                                                                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[7]~reg0                                                                                                                                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[7]~reg0                                                                                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[8]~reg0                                                                                                                                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[8]~reg0                                                                                                                                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[8]~reg0                                                                                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[9]~reg0                                                                                                                                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[9]~reg0                                                                                                                                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[9]~reg0                                                                                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[10]~reg0                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[10]~reg0                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[10]~reg0                                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[11]~reg0                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[11]~reg0                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[11]~reg0                                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[12]~reg0                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[12]~reg0                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[12]~reg0                                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[13]~reg0                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[13]~reg0                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[13]~reg0                                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[14]~reg0                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[14]~reg0                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[14]~reg0                                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[15]~reg0                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[15]~reg0                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[15]~reg0                                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[16]~reg0                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[16]~reg0                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[16]~reg0                                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[17]~reg0                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[17]~reg0                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[17]~reg0                                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[18]~reg0                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[18]~reg0                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[18]~reg0                                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[19]~reg0                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[19]~reg0                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[19]~reg0                                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[20]~reg0                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[20]~reg0                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[20]~reg0                                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[21]~reg0                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[21]~reg0                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[21]~reg0                                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[22]~reg0                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[22]~reg0                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[22]~reg0                                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[23]~reg0                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[23]~reg0                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[23]~reg0                                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[24]~reg0                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[24]~reg0                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[24]~reg0                                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[25]~reg0                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[25]~reg0                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[25]~reg0                                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[26]~reg0                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[26]~reg0                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[26]~reg0                                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[27]~reg0                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[27]~reg0                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[27]~reg0                                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[28]~reg0                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[28]~reg0                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[28]~reg0                                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[29]~reg0                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[29]~reg0                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[29]~reg0                                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[30]~reg0                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[30]~reg0                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[30]~reg0                                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[31]~reg0                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[31]~reg0                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[31]~reg0                                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[32]~reg0                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[32]~reg0                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[32]~reg0                                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[33]~reg0                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[33]~reg0                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[33]~reg0                                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[34]~reg0                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[34]~reg0                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[34]~reg0                                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[35]~reg0                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[35]~reg0                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[35]~reg0                                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[36]~reg0                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[36]~reg0                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[36]~reg0                                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[37]~reg0                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[37]~reg0                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[37]~reg0                                                                                                                                                                                                                                                                                                                       ;
+-------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk ;
+-------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER       ; on          ; -    ; jdo[1]~reg0                                                                                                                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[1]~reg0                                                                                                                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[1]~reg0                                                                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[0]~reg0                                                                                                                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[0]~reg0                                                                                                                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[0]~reg0                                                                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER       ; on          ; -    ; jxuir                                                                                                                                                                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jxuir                                                                                                                                                                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jxuir                                                                                                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[2]~reg0                                                                                                                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[2]~reg0                                                                                                                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[2]~reg0                                                                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[3]~reg0                                                                                                                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[3]~reg0                                                                                                                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[3]~reg0                                                                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[4]~reg0                                                                                                                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[4]~reg0                                                                                                                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[4]~reg0                                                                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[5]~reg0                                                                                                                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[5]~reg0                                                                                                                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[5]~reg0                                                                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[6]~reg0                                                                                                                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[6]~reg0                                                                                                                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[6]~reg0                                                                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[7]~reg0                                                                                                                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[7]~reg0                                                                                                                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[7]~reg0                                                                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[8]~reg0                                                                                                                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[8]~reg0                                                                                                                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[8]~reg0                                                                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[9]~reg0                                                                                                                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[9]~reg0                                                                                                                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[9]~reg0                                                                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[10]~reg0                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[10]~reg0                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[10]~reg0                                                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[11]~reg0                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[11]~reg0                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[11]~reg0                                                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[12]~reg0                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[12]~reg0                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[12]~reg0                                                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[13]~reg0                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[13]~reg0                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[13]~reg0                                                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[14]~reg0                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[14]~reg0                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[14]~reg0                                                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[15]~reg0                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[15]~reg0                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[15]~reg0                                                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[16]~reg0                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[16]~reg0                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[16]~reg0                                                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[17]~reg0                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[17]~reg0                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[17]~reg0                                                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[18]~reg0                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[18]~reg0                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[18]~reg0                                                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[19]~reg0                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[19]~reg0                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[19]~reg0                                                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[20]~reg0                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[20]~reg0                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[20]~reg0                                                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[21]~reg0                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[21]~reg0                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[21]~reg0                                                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[22]~reg0                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[22]~reg0                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[22]~reg0                                                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[23]~reg0                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[23]~reg0                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[23]~reg0                                                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[24]~reg0                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[24]~reg0                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[24]~reg0                                                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[25]~reg0                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[25]~reg0                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[25]~reg0                                                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[26]~reg0                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[26]~reg0                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[26]~reg0                                                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[27]~reg0                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[27]~reg0                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[27]~reg0                                                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[28]~reg0                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[28]~reg0                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[28]~reg0                                                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[29]~reg0                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[29]~reg0                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[29]~reg0                                                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[30]~reg0                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[30]~reg0                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[30]~reg0                                                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[31]~reg0                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[31]~reg0                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[31]~reg0                                                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[32]~reg0                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[32]~reg0                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[32]~reg0                                                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[33]~reg0                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[33]~reg0                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[33]~reg0                                                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[34]~reg0                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[34]~reg0                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[34]~reg0                                                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[35]~reg0                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[35]~reg0                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[35]~reg0                                                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[36]~reg0                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[36]~reg0                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[36]~reg0                                                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[37]~reg0                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[37]~reg0                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[37]~reg0                                                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER       ; on          ; -    ; ir[0]                                                                                                                                                                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; ir[0]                                                                                                                                                                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; ir[0]                                                                                                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER       ; on          ; -    ; ir[1]                                                                                                                                                                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; ir[1]                                                                                                                                                                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; ir[1]                                                                                                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER       ; on          ; -    ; sync2_uir                                                                                                                                                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sync2_uir                                                                                                                                                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sync2_uir                                                                                                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER       ; on          ; -    ; enable_action_strobe                                                                                                                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; enable_action_strobe                                                                                                                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; enable_action_strobe                                                                                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER       ; on          ; -    ; update_jdo_strobe                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; update_jdo_strobe                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; update_jdo_strobe                                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; sync2_e1dr                                                                                                                                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sync2_e1dr                                                                                                                                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sync2_e1dr                                                                                                                                                                                                                                                                                                                              ;
+-------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer5 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NIOS_UART:u0|NIOS_UART_on_chip_mem:on_chip_mem|altsyncram:the_altsyncram|altsyncram_he82:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+-------------------------------------------------------------+
; Source assignments for NIOS_UART:u0|NIOS_UART_uart_0:uart_0 ;
+-----------------------------+-------+------+----------------+
; Assignment                  ; Value ; From ; To             ;
+-----------------------------+-------+------+----------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF   ; -    ; -              ;
+-----------------------------+-------+------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NIOS_UART:u0|NIOS_UART_uart_0:uart_0|NIOS_UART_uart_0_rx:the_NIOS_UART_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                            ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                        ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                               ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                            ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                       ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                      ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                    ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_cmd_demux_001:rsp_demux ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                   ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_rsp_demux_001:rsp_demux_001 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                       ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                      ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                    ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_cmd_demux_001:rsp_demux_002 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                       ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                      ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                    ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Source assignments for NIOS_UART:u0|altera_reset_controller:rst_controller ;
+-------------------+-------+------+-----------------------------------------+
; Assignment        ; Value ; From ; To                                      ;
+-------------------+-------+------+-----------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]  ;
+-------------------+-------+------+-----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for NIOS_UART:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                 ;
+-------------------+-------+------+------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                             ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                             ;
+-------------------+-------+------+------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NIOS_UART:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                     ;
+-------------------+-------+------+----------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                 ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Source assignments for NIOS_UART:u0|altera_reset_controller:rst_controller_001 ;
+-------------------+-------+------+---------------------------------------------+
; Assignment        ; Value ; From ; To                                          ;
+-------------------+-------+------+---------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]      ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]      ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]      ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]      ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]      ;
+-------------------+-------+------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NIOS_UART:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                     ;
+-------------------+-------+------+----------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                 ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NIOS_UART:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                         ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                     ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                     ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------+


+--------------------------------------------------------------+
; Source assignments for sld_signaltap:channel_rx_verification ;
+-----------------+-------+------+-----------------------------+
; Assignment      ; Value ; From ; To                          ;
+-----------------+-------+------+-----------------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                           ;
+-----------------+-------+------+-----------------------------+


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:G100MHz|pll_0002:pll_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+------------------------------------+
; Parameter Name                       ; Value                  ; Type                               ;
+--------------------------------------+------------------------+------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                             ;
; fractional_vco_multiplier            ; false                  ; String                             ;
; pll_type                             ; General                ; String                             ;
; pll_subtype                          ; General                ; String                             ;
; number_of_clocks                     ; 1                      ; Signed Integer                     ;
; operation_mode                       ; normal                 ; String                             ;
; deserialization_factor               ; 4                      ; Signed Integer                     ;
; data_rate                            ; 0                      ; Signed Integer                     ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                     ;
; output_clock_frequency0              ; 100.000000 MHz         ; String                             ;
; phase_shift0                         ; 0 ps                   ; String                             ;
; duty_cycle0                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency1              ; 0 MHz                  ; String                             ;
; phase_shift1                         ; 0 ps                   ; String                             ;
; duty_cycle1                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency2              ; 0 MHz                  ; String                             ;
; phase_shift2                         ; 0 ps                   ; String                             ;
; duty_cycle2                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency3              ; 0 MHz                  ; String                             ;
; phase_shift3                         ; 0 ps                   ; String                             ;
; duty_cycle3                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency4              ; 0 MHz                  ; String                             ;
; phase_shift4                         ; 0 ps                   ; String                             ;
; duty_cycle4                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency5              ; 0 MHz                  ; String                             ;
; phase_shift5                         ; 0 ps                   ; String                             ;
; duty_cycle5                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency6              ; 0 MHz                  ; String                             ;
; phase_shift6                         ; 0 ps                   ; String                             ;
; duty_cycle6                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency7              ; 0 MHz                  ; String                             ;
; phase_shift7                         ; 0 ps                   ; String                             ;
; duty_cycle7                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency8              ; 0 MHz                  ; String                             ;
; phase_shift8                         ; 0 ps                   ; String                             ;
; duty_cycle8                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency9              ; 0 MHz                  ; String                             ;
; phase_shift9                         ; 0 ps                   ; String                             ;
; duty_cycle9                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency10             ; 0 MHz                  ; String                             ;
; phase_shift10                        ; 0 ps                   ; String                             ;
; duty_cycle10                         ; 50                     ; Signed Integer                     ;
; output_clock_frequency11             ; 0 MHz                  ; String                             ;
; phase_shift11                        ; 0 ps                   ; String                             ;
; duty_cycle11                         ; 50                     ; Signed Integer                     ;
; output_clock_frequency12             ; 0 MHz                  ; String                             ;
; phase_shift12                        ; 0 ps                   ; String                             ;
; duty_cycle12                         ; 50                     ; Signed Integer                     ;
; output_clock_frequency13             ; 0 MHz                  ; String                             ;
; phase_shift13                        ; 0 ps                   ; String                             ;
; duty_cycle13                         ; 50                     ; Signed Integer                     ;
; output_clock_frequency14             ; 0 MHz                  ; String                             ;
; phase_shift14                        ; 0 ps                   ; String                             ;
; duty_cycle14                         ; 50                     ; Signed Integer                     ;
; output_clock_frequency15             ; 0 MHz                  ; String                             ;
; phase_shift15                        ; 0 ps                   ; String                             ;
; duty_cycle15                         ; 50                     ; Signed Integer                     ;
; output_clock_frequency16             ; 0 MHz                  ; String                             ;
; phase_shift16                        ; 0 ps                   ; String                             ;
; duty_cycle16                         ; 50                     ; Signed Integer                     ;
; output_clock_frequency17             ; 0 MHz                  ; String                             ;
; phase_shift17                        ; 0 ps                   ; String                             ;
; duty_cycle17                         ; 50                     ; Signed Integer                     ;
; clock_name_0                         ;                        ; String                             ;
; clock_name_1                         ;                        ; String                             ;
; clock_name_2                         ;                        ; String                             ;
; clock_name_3                         ;                        ; String                             ;
; clock_name_4                         ;                        ; String                             ;
; clock_name_5                         ;                        ; String                             ;
; clock_name_6                         ;                        ; String                             ;
; clock_name_7                         ;                        ; String                             ;
; clock_name_8                         ;                        ; String                             ;
; clock_name_global_0                  ; false                  ; String                             ;
; clock_name_global_1                  ; false                  ; String                             ;
; clock_name_global_2                  ; false                  ; String                             ;
; clock_name_global_3                  ; false                  ; String                             ;
; clock_name_global_4                  ; false                  ; String                             ;
; clock_name_global_5                  ; false                  ; String                             ;
; clock_name_global_6                  ; false                  ; String                             ;
; clock_name_global_7                  ; false                  ; String                             ;
; clock_name_global_8                  ; false                  ; String                             ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                     ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                     ;
; m_cnt_bypass_en                      ; false                  ; String                             ;
; m_cnt_odd_div_duty_en                ; false                  ; String                             ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                     ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                     ;
; n_cnt_bypass_en                      ; false                  ; String                             ;
; n_cnt_odd_div_duty_en                ; false                  ; String                             ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en0                     ; false                  ; String                             ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                             ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en1                     ; false                  ; String                             ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                             ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en2                     ; false                  ; String                             ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                             ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en3                     ; false                  ; String                             ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                             ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en4                     ; false                  ; String                             ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                             ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en5                     ; false                  ; String                             ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                             ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en6                     ; false                  ; String                             ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                             ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en7                     ; false                  ; String                             ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                             ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en8                     ; false                  ; String                             ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                             ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en9                     ; false                  ; String                             ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                             ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en10                    ; false                  ; String                             ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                             ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en11                    ; false                  ; String                             ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                             ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en12                    ; false                  ; String                             ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                             ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en13                    ; false                  ; String                             ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                             ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en14                    ; false                  ; String                             ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                             ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en15                    ; false                  ; String                             ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                             ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en16                    ; false                  ; String                             ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                             ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en17                    ; false                  ; String                             ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                             ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                     ;
; pll_vco_div                          ; 1                      ; Signed Integer                     ;
; pll_slf_rst                          ; false                  ; String                             ;
; pll_bw_sel                           ; low                    ; String                             ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                             ;
; pll_cp_current                       ; 0                      ; Signed Integer                     ;
; pll_bwctrl                           ; 0                      ; Signed Integer                     ;
; pll_fractional_division              ; 1                      ; Signed Integer                     ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                     ;
; pll_dsm_out_sel                      ; 1st_order              ; String                             ;
; mimic_fbclk_type                     ; gclk                   ; String                             ;
; pll_fbclk_mux_1                      ; glb                    ; String                             ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                             ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                             ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                     ;
; refclk1_frequency                    ; 0 MHz                  ; String                             ;
; pll_clkin_0_src                      ; clk_0                  ; String                             ;
; pll_clkin_1_src                      ; clk_0                  ; String                             ;
; pll_clk_loss_sw_en                   ; false                  ; String                             ;
; pll_auto_clk_sw_en                   ; false                  ; String                             ;
; pll_manu_clk_sw_en                   ; false                  ; String                             ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                     ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                             ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                             ;
+--------------------------------------+------------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TX:transmitter|pam_4_encode:pam_encoder_0 ;
+-------------------+-------+------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                       ;
+-------------------+-------+------------------------------------------------------------+
; SIGNAL_RESOLUTION ; 8     ; Signed Integer                                             ;
; SYMBOL_SEPERATION ; 56    ; Signed Integer                                             ;
+-------------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TX:transmitter|TX_onchip_memory2_0:onchip_memory2_0 ;
+----------------+-------------------------+-------------------------------------------------------+
; Parameter Name ; Value                   ; Type                                                  ;
+----------------+-------------------------+-------------------------------------------------------+
; INIT_FILE      ; TX_onchip_memory2_0.hex ; String                                                ;
+----------------+-------------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TX:transmitter|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram ;
+------------------------------------+-------------------------+-------------------------------------------------------------+
; Parameter Name                     ; Value                   ; Type                                                        ;
+------------------------------------+-------------------------+-------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                       ; Untyped                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                      ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                     ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS                ; ON                      ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                     ; IGNORE_CASCADE                                              ;
; WIDTH_BYTEENA                      ; 1                       ; Untyped                                                     ;
; OPERATION_MODE                     ; SINGLE_PORT             ; Untyped                                                     ;
; WIDTH_A                            ; 32                      ; Signed Integer                                              ;
; WIDTHAD_A                          ; 10                      ; Signed Integer                                              ;
; NUMWORDS_A                         ; 1024                    ; Signed Integer                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED            ; Untyped                                                     ;
; ADDRESS_ACLR_A                     ; NONE                    ; Untyped                                                     ;
; OUTDATA_ACLR_A                     ; NONE                    ; Untyped                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                    ; Untyped                                                     ;
; INDATA_ACLR_A                      ; NONE                    ; Untyped                                                     ;
; BYTEENA_ACLR_A                     ; NONE                    ; Untyped                                                     ;
; WIDTH_B                            ; 1                       ; Untyped                                                     ;
; WIDTHAD_B                          ; 1                       ; Untyped                                                     ;
; NUMWORDS_B                         ; 1                       ; Untyped                                                     ;
; INDATA_REG_B                       ; CLOCK1                  ; Untyped                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                  ; Untyped                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1                  ; Untyped                                                     ;
; ADDRESS_REG_B                      ; CLOCK1                  ; Untyped                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED            ; Untyped                                                     ;
; BYTEENA_REG_B                      ; CLOCK1                  ; Untyped                                                     ;
; INDATA_ACLR_B                      ; NONE                    ; Untyped                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                    ; Untyped                                                     ;
; ADDRESS_ACLR_B                     ; NONE                    ; Untyped                                                     ;
; OUTDATA_ACLR_B                     ; NONE                    ; Untyped                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                    ; Untyped                                                     ;
; BYTEENA_ACLR_B                     ; NONE                    ; Untyped                                                     ;
; WIDTH_BYTEENA_A                    ; 4                       ; Signed Integer                                              ;
; WIDTH_BYTEENA_B                    ; 1                       ; Untyped                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                    ; Untyped                                                     ;
; BYTE_SIZE                          ; 8                       ; Signed Integer                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE               ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE               ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ    ; Untyped                                                     ;
; INIT_FILE                          ; TX_onchip_memory2_0.hex ; Untyped                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                  ; Untyped                                                     ;
; MAXIMUM_DEPTH                      ; 1024                    ; Signed Integer                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                  ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                  ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                  ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                  ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN         ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN         ; Untyped                                                     ;
; ENABLE_ECC                         ; FALSE                   ; Untyped                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                   ; Untyped                                                     ;
; WIDTH_ECCSTATUS                    ; 3                       ; Untyped                                                     ;
; DEVICE_FAMILY                      ; Cyclone V               ; Untyped                                                     ;
; CBXI_PARAMETER                     ; altsyncram_2rm1         ; Untyped                                                     ;
+------------------------------------+-------------------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TX:transmitter|prbs31:prbs_0 ;
+----------------+-----------------------------------+----------------------+
; Parameter Name ; Value                             ; Type                 ;
+----------------+-----------------------------------+----------------------+
; SEED           ; 001101000101011010010010100011111 ; Unsigned Binary      ;
+----------------+-----------------------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TX:transmitter|altera_reset_controller:rst_controller ;
+---------------------------+----------+-------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                        ;
+---------------------------+----------+-------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                              ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                      ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                              ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                              ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                              ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                              ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                              ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                              ;
+---------------------------+----------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TX:transmitter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                      ;
; DEPTH          ; 2     ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TX:transmitter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                           ;
; DEPTH          ; 2     ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ISI_channel_prl:ISI_channel_prl ;
+-----------------------+-------+----------------------------------------------+
; Parameter Name        ; Value ; Type                                         ;
+-----------------------+-------+----------------------------------------------+
; PULSE_RESPONSE_LENGTH ; 5     ; Signed Integer                               ;
; SIGNAL_RESOLUTION     ; 8     ; Signed Integer                               ;
; SYMBOL_SEPERATION     ; 56    ; Signed Integer                               ;
+-----------------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut ;
+----------------+------------------------------------------------------------------+--------------------------------+
; Parameter Name ; Value                                                            ; Type                           ;
+----------------+------------------------------------------------------------------+--------------------------------+
; SEED0          ; 0100010111010000000000001111111111111111111100000000010111111111 ; Unsigned Binary                ;
; SEED1          ; 1111111111111100101111111111111111011000000000000000011010000000 ; Unsigned Binary                ;
; SEED2          ; 1111111111011010001101010000000000000000111111101001010111111111 ; Unsigned Binary                ;
+----------------+------------------------------------------------------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RX:receiver|DFE:dfe_0 ;
+-----------------------+-------+------------------------------------+
; Parameter Name        ; Value ; Type                               ;
+-----------------------+-------+------------------------------------+
; PULSE_RESPONSE_LENGTH ; 2     ; Signed Integer                     ;
; SIGNAL_RESOLUTION     ; 8     ; Signed Integer                     ;
; SYMBOL_SEPERATION     ; 56    ; Signed Integer                     ;
+-----------------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RX:receiver|DFE:dfe_0|decision_maker:DM ;
+-----------------------+-------+------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                 ;
+-----------------------+-------+------------------------------------------------------+
; PULSE_RESPONSE_LENGTH ; 2     ; Signed Integer                                       ;
; SIGNAL_RESOLUTION     ; 8     ; Signed Integer                                       ;
; SYMBOL_SEPERATION     ; 56    ; Signed Integer                                       ;
+-----------------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RX:receiver|pam_4_decode:pam4_decoder_0 ;
+-------------------+-------+----------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                     ;
+-------------------+-------+----------------------------------------------------------+
; SIGNAL_RESOLUTION ; 8     ; Signed Integer                                           ;
; SYMBOL_SEPERATION ; 56    ; Signed Integer                                           ;
+-------------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RX:receiver|altera_reset_controller:rst_controller ;
+---------------------------+----------+----------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                     ;
+---------------------------+----------+----------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                           ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                   ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                           ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                           ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                           ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                           ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                           ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                           ;
+---------------------------+----------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RX:receiver|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                   ;
; DEPTH          ; 2     ; Signed Integer                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RX:receiver|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                        ;
; DEPTH          ; 2     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_register_bank_a_module:NIOS_UART_nios2_gen2_0_cpu_register_bank_a ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                            ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                          ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_register_bank_a_module:NIOS_UART_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                    ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                 ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                          ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                                          ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                 ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                                          ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                                          ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_msi1      ; Untyped                                                                                                                                                                                 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_register_bank_b_module:NIOS_UART_nios2_gen2_0_cpu_register_bank_b ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                            ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                          ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_register_bank_b_module:NIOS_UART_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                    ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                 ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                          ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                                          ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                 ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                                          ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                                          ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_msi1      ; Untyped                                                                                                                                                                                 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                                                                                                                                  ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_qid1      ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer5 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:NIOS_UART_nios2_gen2_0_cpu_debug_slave_phy ;
+-------------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                                                                                                                                        ;
+-------------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                                                                                                                                                      ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                                                                                                                                                      ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                                                                                                                                                      ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_on_chip_mem:on_chip_mem ;
+----------------+----------------+-----------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                      ;
+----------------+----------------+-----------------------------------------------------------+
; INIT_FILE      ; onchip_mem.hex ; String                                                    ;
+----------------+----------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_on_chip_mem:on_chip_mem|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-----------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                      ;
+------------------------------------+----------------------+-----------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                   ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                   ;
; WIDTH_A                            ; 32                   ; Signed Integer                                            ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                            ;
; NUMWORDS_A                         ; 17920                ; Signed Integer                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                   ;
; WIDTH_B                            ; 64                   ; Signed Integer                                            ;
; WIDTHAD_B                          ; 14                   ; Signed Integer                                            ;
; NUMWORDS_B                         ; 8960                 ; Signed Integer                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                   ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                            ;
; WIDTH_BYTEENA_B                    ; 8                    ; Signed Integer                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                   ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                   ;
; INIT_FILE                          ; onchip_mem.hex       ; Untyped                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                   ;
; MAXIMUM_DEPTH                      ; 17920                ; Signed Integer                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                   ;
; CBXI_PARAMETER                     ; altsyncram_he82      ; Untyped                                                   ;
+------------------------------------+----------------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_uart_0:uart_0|NIOS_UART_uart_0_rx:the_NIOS_UART_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                  ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 19    ; Signed Integer                                                                                                                        ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                        ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                        ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                        ;
; UAV_ADDRESS_W               ; 19    ; Signed Integer                                                                                                                        ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                        ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                        ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                        ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                        ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                        ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                        ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                        ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                        ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                        ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                        ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                        ;
; AV_REGISTERINCOMINGSIGNALS  ; 1     ; Signed Integer                                                                                                                        ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                        ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                        ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                        ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                         ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 19    ; Signed Integer                                                                                                                               ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                               ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                               ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                               ;
; UAV_ADDRESS_W               ; 19    ; Signed Integer                                                                                                                               ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                               ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                               ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                               ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                               ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                               ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                               ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                               ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                               ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                               ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                               ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                               ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                               ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                               ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                               ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                               ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                  ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                                        ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                        ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                        ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                        ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                        ;
; UAV_ADDRESS_W                  ; 19    ; Signed Integer                                                                                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                        ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                               ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                     ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                     ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                     ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                     ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                     ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                     ;
; AV_WRITE_WAIT_CYCLES           ; 1     ; Signed Integer                                                                                                     ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                     ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                     ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                     ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                     ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                     ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                     ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                     ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                     ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                     ;
; UAV_ADDRESS_W                  ; 19    ; Signed Integer                                                                                                     ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                     ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                     ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                     ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                     ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                     ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:on_chip_mem_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                    ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 15    ; Signed Integer                                                                                                          ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                          ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                          ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                          ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                          ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                          ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                          ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                          ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                          ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                          ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                          ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                          ;
; UAV_ADDRESS_W                  ; 19    ; Signed Integer                                                                                                          ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                          ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                          ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 75    ; Signed Integer                                                                                                                ;
; PKT_QOS_L                 ; 75    ; Signed Integer                                                                                                                ;
; PKT_DATA_SIDEBAND_H       ; 73    ; Signed Integer                                                                                                                ;
; PKT_DATA_SIDEBAND_L       ; 73    ; Signed Integer                                                                                                                ;
; PKT_ADDR_SIDEBAND_H       ; 72    ; Signed Integer                                                                                                                ;
; PKT_ADDR_SIDEBAND_L       ; 72    ; Signed Integer                                                                                                                ;
; PKT_CACHE_H               ; 87    ; Signed Integer                                                                                                                ;
; PKT_CACHE_L               ; 84    ; Signed Integer                                                                                                                ;
; PKT_THREAD_ID_H           ; 80    ; Signed Integer                                                                                                                ;
; PKT_THREAD_ID_L           ; 80    ; Signed Integer                                                                                                                ;
; PKT_BEGIN_BURST           ; 74    ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_H          ; 83    ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_L          ; 81    ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_H           ; 66    ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_L           ; 64    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_H            ; 63    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_L            ; 61    ; Signed Integer                                                                                                                ;
; PKT_ADDR_H                ; 54    ; Signed Integer                                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_H          ; 69    ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_L          ; 67    ; Signed Integer                                                                                                                ;
; PKT_BURST_TYPE_H          ; 71    ; Signed Integer                                                                                                                ;
; PKT_BURST_TYPE_L          ; 70    ; Signed Integer                                                                                                                ;
; PKT_TRANS_EXCLUSIVE       ; 60    ; Signed Integer                                                                                                                ;
; PKT_TRANS_LOCK            ; 59    ; Signed Integer                                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 55    ; Signed Integer                                                                                                                ;
; PKT_TRANS_POSTED          ; 56    ; Signed Integer                                                                                                                ;
; PKT_TRANS_WRITE           ; 57    ; Signed Integer                                                                                                                ;
; PKT_TRANS_READ            ; 58    ; Signed Integer                                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_H              ; 77    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_H             ; 79    ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_L             ; 78    ; Signed Integer                                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 88    ; Signed Integer                                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 89    ; Signed Integer                                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 90    ; Signed Integer                                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 92    ; Signed Integer                                                                                                                ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                                                ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                                ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                ;
; ID                        ; 0     ; Signed Integer                                                                                                                ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                                ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                ;
; PKT_ADDR_W                ; 19    ; Signed Integer                                                                                                                ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_W              ; 2     ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_W             ; 2     ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 75    ; Signed Integer                                                                                                                       ;
; PKT_QOS_L                 ; 75    ; Signed Integer                                                                                                                       ;
; PKT_DATA_SIDEBAND_H       ; 73    ; Signed Integer                                                                                                                       ;
; PKT_DATA_SIDEBAND_L       ; 73    ; Signed Integer                                                                                                                       ;
; PKT_ADDR_SIDEBAND_H       ; 72    ; Signed Integer                                                                                                                       ;
; PKT_ADDR_SIDEBAND_L       ; 72    ; Signed Integer                                                                                                                       ;
; PKT_CACHE_H               ; 87    ; Signed Integer                                                                                                                       ;
; PKT_CACHE_L               ; 84    ; Signed Integer                                                                                                                       ;
; PKT_THREAD_ID_H           ; 80    ; Signed Integer                                                                                                                       ;
; PKT_THREAD_ID_L           ; 80    ; Signed Integer                                                                                                                       ;
; PKT_BEGIN_BURST           ; 74    ; Signed Integer                                                                                                                       ;
; PKT_PROTECTION_H          ; 83    ; Signed Integer                                                                                                                       ;
; PKT_PROTECTION_L          ; 81    ; Signed Integer                                                                                                                       ;
; PKT_BURSTWRAP_H           ; 66    ; Signed Integer                                                                                                                       ;
; PKT_BURSTWRAP_L           ; 64    ; Signed Integer                                                                                                                       ;
; PKT_BYTE_CNT_H            ; 63    ; Signed Integer                                                                                                                       ;
; PKT_BYTE_CNT_L            ; 61    ; Signed Integer                                                                                                                       ;
; PKT_ADDR_H                ; 54    ; Signed Integer                                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                       ;
; PKT_BURST_SIZE_H          ; 69    ; Signed Integer                                                                                                                       ;
; PKT_BURST_SIZE_L          ; 67    ; Signed Integer                                                                                                                       ;
; PKT_BURST_TYPE_H          ; 71    ; Signed Integer                                                                                                                       ;
; PKT_BURST_TYPE_L          ; 70    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_EXCLUSIVE       ; 60    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_LOCK            ; 59    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 55    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_POSTED          ; 56    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_WRITE           ; 57    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_READ            ; 58    ; Signed Integer                                                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                       ;
; PKT_SRC_ID_H              ; 77    ; Signed Integer                                                                                                                       ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                                                                       ;
; PKT_DEST_ID_H             ; 79    ; Signed Integer                                                                                                                       ;
; PKT_DEST_ID_L             ; 78    ; Signed Integer                                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 88    ; Signed Integer                                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 89    ; Signed Integer                                                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 90    ; Signed Integer                                                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 92    ; Signed Integer                                                                                                                       ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                                                       ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                                       ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                       ;
; ID                        ; 1     ; Signed Integer                                                                                                                       ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                       ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                                       ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                       ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                       ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                       ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                       ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                       ;
; PKT_ADDR_W                ; 19    ; Signed Integer                                                                                                                       ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                       ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                       ;
; PKT_SRC_ID_W              ; 2     ; Signed Integer                                                                                                                       ;
; PKT_DEST_ID_W             ; 2     ; Signed Integer                                                                                                                       ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                       ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 74    ; Signed Integer                                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                   ;
; PKT_ADDR_H                ; 54    ; Signed Integer                                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_LOCK            ; 59    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 55    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_POSTED          ; 56    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_WRITE           ; 57    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_READ            ; 58    ; Signed Integer                                                                                                                   ;
; PKT_SRC_ID_H              ; 77    ; Signed Integer                                                                                                                   ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                                                                   ;
; PKT_DEST_ID_H             ; 79    ; Signed Integer                                                                                                                   ;
; PKT_DEST_ID_L             ; 78    ; Signed Integer                                                                                                                   ;
; PKT_BURSTWRAP_H           ; 66    ; Signed Integer                                                                                                                   ;
; PKT_BURSTWRAP_L           ; 64    ; Signed Integer                                                                                                                   ;
; PKT_BYTE_CNT_H            ; 63    ; Signed Integer                                                                                                                   ;
; PKT_BYTE_CNT_L            ; 61    ; Signed Integer                                                                                                                   ;
; PKT_PROTECTION_H          ; 83    ; Signed Integer                                                                                                                   ;
; PKT_PROTECTION_L          ; 81    ; Signed Integer                                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 89    ; Signed Integer                                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 88    ; Signed Integer                                                                                                                   ;
; PKT_BURST_SIZE_H          ; 69    ; Signed Integer                                                                                                                   ;
; PKT_BURST_SIZE_L          ; 67    ; Signed Integer                                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 90    ; Signed Integer                                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 92    ; Signed Integer                                                                                                                   ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                                                   ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                                   ;
; ADDR_W                    ; 19    ; Signed Integer                                                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                   ;
; FIFO_DATA_W               ; 94    ; Signed Integer                                                                                                                   ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 19    ; Signed Integer                                                                                                                                                                            ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                              ;
; BITS_PER_SYMBOL     ; 94    ; Signed Integer                                                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                              ;
; DATA_WIDTH          ; 94    ; Signed Integer                                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                              ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 74    ; Signed Integer                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                ;
; PKT_ADDR_H                ; 54    ; Signed Integer                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                ;
; PKT_TRANS_LOCK            ; 59    ; Signed Integer                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 55    ; Signed Integer                                                                                                ;
; PKT_TRANS_POSTED          ; 56    ; Signed Integer                                                                                                ;
; PKT_TRANS_WRITE           ; 57    ; Signed Integer                                                                                                ;
; PKT_TRANS_READ            ; 58    ; Signed Integer                                                                                                ;
; PKT_SRC_ID_H              ; 77    ; Signed Integer                                                                                                ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                                                ;
; PKT_DEST_ID_H             ; 79    ; Signed Integer                                                                                                ;
; PKT_DEST_ID_L             ; 78    ; Signed Integer                                                                                                ;
; PKT_BURSTWRAP_H           ; 66    ; Signed Integer                                                                                                ;
; PKT_BURSTWRAP_L           ; 64    ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_H            ; 63    ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_L            ; 61    ; Signed Integer                                                                                                ;
; PKT_PROTECTION_H          ; 83    ; Signed Integer                                                                                                ;
; PKT_PROTECTION_L          ; 81    ; Signed Integer                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 89    ; Signed Integer                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 88    ; Signed Integer                                                                                                ;
; PKT_BURST_SIZE_H          ; 69    ; Signed Integer                                                                                                ;
; PKT_BURST_SIZE_L          ; 67    ; Signed Integer                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 90    ; Signed Integer                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 92    ; Signed Integer                                                                                                ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                                ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                ;
; ADDR_W                    ; 19    ; Signed Integer                                                                                                ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                ;
; FIFO_DATA_W               ; 94    ; Signed Integer                                                                                                ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 19    ; Signed Integer                                                                                                                                                         ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                         ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                         ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                           ;
; BITS_PER_SYMBOL     ; 94    ; Signed Integer                                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                           ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                           ;
; DATA_WIDTH          ; 94    ; Signed Integer                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:on_chip_mem_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 74    ; Signed Integer                                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                     ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                     ;
; PKT_ADDR_H                ; 54    ; Signed Integer                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                     ;
; PKT_TRANS_LOCK            ; 59    ; Signed Integer                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 55    ; Signed Integer                                                                                                     ;
; PKT_TRANS_POSTED          ; 56    ; Signed Integer                                                                                                     ;
; PKT_TRANS_WRITE           ; 57    ; Signed Integer                                                                                                     ;
; PKT_TRANS_READ            ; 58    ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_H              ; 77    ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_H             ; 79    ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_L             ; 78    ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_H           ; 66    ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_L           ; 64    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_H            ; 63    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_L            ; 61    ; Signed Integer                                                                                                     ;
; PKT_PROTECTION_H          ; 83    ; Signed Integer                                                                                                     ;
; PKT_PROTECTION_L          ; 81    ; Signed Integer                                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 89    ; Signed Integer                                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 88    ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_H          ; 69    ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_L          ; 67    ; Signed Integer                                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 90    ; Signed Integer                                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 92    ; Signed Integer                                                                                                     ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                                     ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                     ;
; ADDR_W                    ; 19    ; Signed Integer                                                                                                     ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                     ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                     ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                     ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                     ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                     ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                     ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                     ;
; FIFO_DATA_W               ; 94    ; Signed Integer                                                                                                     ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:on_chip_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 19    ; Signed Integer                                                                                                                                                              ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                              ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                              ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:on_chip_mem_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                ;
; BITS_PER_SYMBOL     ; 94    ; Signed Integer                                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                ;
; DATA_WIDTH          ; 94    ; Signed Integer                                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_router:router|NIOS_UART_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 2     ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                            ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_router_001:router_001|NIOS_UART_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                  ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_router_002:router_002|NIOS_UART_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                  ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_router_003:router_003|NIOS_UART_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                  ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_router_002:router_004|NIOS_UART_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                  ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                              ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                    ;
; SCHEME         ; round-robin ; String                                                                                                                                            ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                    ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                  ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                        ;
; SCHEME         ; round-robin ; String                                                                                                                                                ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                        ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                   ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 3      ; Signed Integer                                                                                                                                         ;
; SCHEME         ; no-arb ; String                                                                                                                                                 ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                         ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                           ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                                                 ;
; SCHEME         ; no-arb ; String                                                                                                                                                         ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                 ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                          ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                              ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                    ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                    ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                    ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                    ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                    ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                    ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                    ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                    ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                    ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                    ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                    ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                    ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                    ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                    ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                    ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                              ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                    ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                    ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                    ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                    ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                    ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                    ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                    ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                    ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                    ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                    ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                    ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                    ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                    ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                    ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                    ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS_UART:u0|altera_reset_controller:rst_controller ;
+---------------------------+----------+-----------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                      ;
+---------------------------+----------+-----------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                            ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                    ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                            ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                            ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                            ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                            ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                            ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                            ;
+---------------------------+----------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS_UART:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                    ;
; DEPTH          ; 2     ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS_UART:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                         ;
; DEPTH          ; 2     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS_UART:u0|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+---------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                          ;
+---------------------------+----------+---------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                        ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                                ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                ;
+---------------------------+----------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS_UART:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                        ;
; DEPTH          ; 2     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS_UART:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                             ;
; DEPTH          ; 2     ; Signed Integer                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:channel_rx_verification                                     ;
+-------------------------------------------------+---------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                   ; Type           ;
+-------------------------------------------------+---------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                           ; String         ;
; sld_node_info                                   ; 805334528                                               ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                         ; String         ;
; SLD_IP_VERSION                                  ; 6                                                       ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                       ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                       ; Signed Integer ;
; sld_data_bits                                   ; 47                                                      ; Untyped        ;
; sld_trigger_bits                                ; 47                                                      ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                      ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                   ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                   ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                       ; Untyped        ;
; sld_sample_depth                                ; 2048                                                    ; Untyped        ;
; sld_segment_size                                ; 2048                                                    ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                    ; Untyped        ;
; sld_state_bits                                  ; 11                                                      ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                       ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                       ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                       ; Signed Integer ;
; sld_trigger_level                               ; 1                                                       ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                       ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                       ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                       ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                       ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                       ; Signed Integer ;
; sld_advanced_trigger_entity                     ; sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae, ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                       ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                       ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                       ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                       ; Untyped        ;
; sld_enable_advanced_trigger                     ; 1                                                       ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                    ; String         ;
; sld_inversion_mask_length                       ; 25                                                      ; Untyped        ;
; sld_inversion_mask                              ; 0000000000000000000000000                               ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                       ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                               ; String         ;
; sld_state_flow_use_generated                    ; 0                                                       ; Untyped        ;
; sld_current_resource_width                      ; 1                                                       ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                     ; Untyped        ;
; sld_storage_qualifier_bits                      ; 47                                                      ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                       ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                     ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                       ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                       ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                   ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                       ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                       ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                       ; Signed Integer ;
+-------------------------------------------------+---------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 5                                                                                                                                                                                                                                                                                                                                                                    ;
; Entity Instance                           ; TX:transmitter|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                        ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                                                                          ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                         ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                            ;
; Entity Instance                           ; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_register_bank_a_module:NIOS_UART_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                                            ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                         ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                            ;
; Entity Instance                           ; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_register_bank_b_module:NIOS_UART_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                                            ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                         ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                            ;
; Entity Instance                           ; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                                                                          ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                         ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                            ;
; Entity Instance                           ; NIOS_UART:u0|NIOS_UART_on_chip_mem:on_chip_mem|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                             ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                                                                                                                                                                                                                                      ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- NUMWORDS_A                         ; 17920                                                                                                                                                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                         ;
;     -- WIDTH_B                            ; 64                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- NUMWORDS_B                         ; 8960                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS_UART:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                              ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                         ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS_UART:u0|altera_reset_controller:rst_controller_001" ;
+----------------+-------+----------+-------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                         ;
+----------------+-------+----------+-------------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                    ;
; reset_in1      ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                    ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                    ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                    ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                    ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                    ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                    ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                    ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                    ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                    ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                    ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                    ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                    ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                    ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                    ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                    ;
+----------------+-------+----------+-------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS_UART:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                          ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                     ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS_UART:u0|altera_reset_controller:rst_controller" ;
+----------------+-------+----------+---------------------------------------------+
; Port           ; Type  ; Severity ; Details                                     ;
+----------------+-------+----------+---------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                ;
+----------------+-------+----------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                            ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                            ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                         ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[5..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                    ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                    ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                             ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                          ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                     ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_router_003:router_003|NIOS_UART_mm_interconnect_0_router_003_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                              ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                               ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                               ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                               ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_router_002:router_002|NIOS_UART_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                              ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                               ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                               ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                               ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_router_001:router_001|NIOS_UART_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                  ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_router:router|NIOS_UART_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                      ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:on_chip_mem_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                            ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                             ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:on_chip_mem_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                    ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                               ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                               ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                       ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                        ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                               ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                          ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                          ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                          ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                           ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                  ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                             ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                             ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                     ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                      ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                              ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                               ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:on_chip_mem_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                            ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                             ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                             ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                       ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                       ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                       ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                        ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                        ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                  ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                  ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                          ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                     ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                              ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                         ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                         ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                         ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                               ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                       ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                  ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                  ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                        ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_uart_0:uart_0"                                                                             ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_on_chip_mem:on_chip_mem" ;
+--------+-------+----------+------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                        ;
+--------+-------+----------+------------------------------------------------+
; freeze ; Input ; Info     ; Stuck at GND                                   ;
+--------+-------+----------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:NIOS_UART_nios2_gen2_0_cpu_debug_slave_phy" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                              ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; virtual_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; virtual_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; virtual_state_udr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; virtual_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; tms                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; jtag_state_tlr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; jtag_state_sdrs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; jtag_state_cdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; jtag_state_sdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; jtag_state_e1dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; jtag_state_pdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; jtag_state_e2dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; jtag_state_udr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; jtag_state_sirs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; jtag_state_cir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; jtag_state_sir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; jtag_state_e1ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; jtag_state_pir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; jtag_state_e2ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; jtag_state_uir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer5" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_pib:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_pib" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                           ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tr_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                               ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifo_wrptr_inc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_dtrace:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_dtrace|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_td_mode:NIOS_UART_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                    ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; td_mode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_itrace:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_itrace" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                     ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; jdo  ; Input ; Warning  ; Input port expression (38 bits) is wider than the input port (16 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                         ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_dbrk:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_dbrk" ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                                                        ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                            ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_xbrk:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_xbrk" ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                                                        ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; xbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                            ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug" ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                                                                                               ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; debugreq ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                          ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                          ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; oci_ienable[31..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                              ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_test_bench:the_NIOS_UART_nios2_gen2_0_cpu_test_bench" ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                               ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; F_pcb[1..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                          ;
; i_address[1..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                          ;
; test_has_ended  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                   ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0" ;
+---------------+--------+----------+------------------------------------------+
; Port          ; Type   ; Severity ; Details                                  ;
+---------------+--------+----------+------------------------------------------+
; dummy_ci_port ; Output ; Info     ; Explicitly unconnected                   ;
+---------------+--------+----------+------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS_UART:u0"                                  ;
+------------------------------+--------+----------+------------------------+
; Port                         ; Type   ; Severity ; Details                ;
+------------------------------+--------+----------+------------------------+
; on_chip_mem_reset2_reset     ; Input  ; Info     ; Explicitly unconnected ;
; on_chip_mem_reset2_reset_req ; Input  ; Info     ; Explicitly unconnected ;
; on_chip_mem_s2_address       ; Input  ; Info     ; Explicitly unconnected ;
; on_chip_mem_s2_chipselect    ; Input  ; Info     ; Explicitly unconnected ;
; on_chip_mem_s2_clken         ; Input  ; Info     ; Explicitly unconnected ;
; on_chip_mem_s2_write         ; Input  ; Info     ; Explicitly unconnected ;
; on_chip_mem_s2_readdata      ; Output ; Info     ; Explicitly unconnected ;
; on_chip_mem_s2_writedata     ; Input  ; Info     ; Explicitly unconnected ;
; on_chip_mem_s2_byteenable    ; Input  ; Info     ; Explicitly unconnected ;
+------------------------------+--------+----------+------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RX:receiver|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                         ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                    ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "RX:receiver|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+-------------------------------------------+
; Port           ; Type   ; Severity ; Details                                   ;
+----------------+--------+----------+-------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                    ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                              ;
+----------------+--------+----------+-------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RX:receiver"                                                                                                          ;
+----------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                   ; Type   ; Severity ; Details                                                                             ;
+----------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; dfe_0_noise_noise                      ; Input  ; Info     ; Explicitly unconnected                                                              ;
; dfe_0_train_data_train_data            ; Input  ; Info     ; Explicitly unconnected                                                              ;
; dfe_0_train_data_train_data_valid      ; Input  ; Info     ; Explicitly unconnected                                                              ;
; gray_decoder_0_data_out_data_out       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; gray_decoder_0_data_out_data_out_valid ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut"               ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; valid ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TX:transmitter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                            ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                       ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "TX:transmitter|altera_reset_controller:rst_controller" ;
+----------------+-------+----------+-----------------------------------------------+
; Port           ; Type  ; Severity ; Details                                       ;
+----------------+-------+----------+-----------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                  ;
; reset_in1      ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                  ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                  ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                  ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                  ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                  ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                  ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                  ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                  ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                  ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                  ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                  ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                  ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                  ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                  ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                  ;
+----------------+-------+----------+-----------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "TX:transmitter|TX_onchip_memory2_0:onchip_memory2_0" ;
+--------+-------+----------+-----------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                             ;
+--------+-------+----------+-----------------------------------------------------+
; freeze ; Input ; Info     ; Stuck at GND                                        ;
+--------+-------+----------+-----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TX:transmitter"                                                                                             ;
+------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                         ; Type   ; Severity ; Details                                                                             ;
+------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; onchip_memory2_0_s1_readdata ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll:G100MHz"                                                                                                                                                                         ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; rst     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; rst[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                             ;
+----------------+-------------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name           ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+-------------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; channel_rx_verification ; 47                  ; 47               ; 2048         ; 1        ; continuous             ; sequential           ; 1                  ; 1                           ; no              ; no               ; no                       ;
+----------------+-------------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 1251                        ;
;     CLR               ; 224                         ;
;     CLR SCLR          ; 63                          ;
;     CLR SCLR SLD      ; 11                          ;
;     CLR SLD           ; 62                          ;
;     ENA               ; 208                         ;
;     ENA CLR           ; 98                          ;
;     ENA CLR SCLR      ; 35                          ;
;     ENA CLR SLD       ; 26                          ;
;     ENA SCLR          ; 259                         ;
;     ENA SCLR SLD      ; 22                          ;
;     ENA SLD           ; 9                           ;
;     SCLR              ; 66                          ;
;     SLD               ; 32                          ;
;     plain             ; 136                         ;
; arriav_lcell_comb     ; 3405                        ;
;     arith             ; 160                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 75                          ;
;         2 data inputs ; 44                          ;
;         3 data inputs ; 31                          ;
;         4 data inputs ; 3                           ;
;         5 data inputs ; 6                           ;
;     extend            ; 79                          ;
;         7 data inputs ; 79                          ;
;     normal            ; 3166                        ;
;         0 data inputs ; 15                          ;
;         1 data inputs ; 27                          ;
;         2 data inputs ; 590                         ;
;         3 data inputs ; 455                         ;
;         4 data inputs ; 464                         ;
;         5 data inputs ; 609                         ;
;         6 data inputs ; 1006                        ;
; arriav_mac            ; 4                           ;
; boundary_port         ; 111                         ;
; generic_pll           ; 1                           ;
; stratixv_ram_block    ; 672                         ;
;                       ;                             ;
; Max LUT depth         ; 18.00                       ;
; Average LUT depth     ; 6.69                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:13     ;
+----------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "channel_rx_verification"                                                                                                                                                                                                                                                                                                                                      ;
+------------------------------------------------------------------------+---------------+-----------+---------------------------------------+-------------------+--------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                                                   ; Type          ; Status    ; Partition Name                        ; Netlist Type Used ; Actual Connection                                                        ; Details                                                                                                                                                        ;
+------------------------------------------------------------------------+---------------+-----------+---------------------------------------+-------------------+--------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RX:receiver|clk_clk                                                    ; pre-synthesis ; connected ; Top                                   ; post-synthesis    ; pll:G100MHz|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[0]     ; N/A                                                                                                                                                            ;
; RX:receiver|dfe_0_dfe_out_signal_out[0]                                ; pre-synthesis ; connected ; Top                                   ; post-synthesis    ; GND                                                                      ; N/A                                                                                                                                                            ;
; RX:receiver|dfe_0_dfe_out_signal_out[0]                                ; pre-synthesis ; connected ; Top                                   ; post-synthesis    ; GND                                                                      ; N/A                                                                                                                                                            ;
; RX:receiver|dfe_0_dfe_out_signal_out[1]                                ; pre-synthesis ; connected ; Top                                   ; post-synthesis    ; GND                                                                      ; N/A                                                                                                                                                            ;
; RX:receiver|dfe_0_dfe_out_signal_out[1]                                ; pre-synthesis ; connected ; Top                                   ; post-synthesis    ; GND                                                                      ; N/A                                                                                                                                                            ;
; RX:receiver|dfe_0_dfe_out_signal_out[2]                                ; pre-synthesis ; connected ; Top                                   ; post-synthesis    ; RX:receiver|DFE:dfe_0|buffer[2]                                          ; N/A                                                                                                                                                            ;
; RX:receiver|dfe_0_dfe_out_signal_out[2]                                ; pre-synthesis ; connected ; Top                                   ; post-synthesis    ; RX:receiver|DFE:dfe_0|buffer[2]                                          ; N/A                                                                                                                                                            ;
; RX:receiver|dfe_0_dfe_out_signal_out[3]                                ; pre-synthesis ; connected ; Top                                   ; post-synthesis    ; RX:receiver|DFE:dfe_0|buffer[3]                                          ; N/A                                                                                                                                                            ;
; RX:receiver|dfe_0_dfe_out_signal_out[3]                                ; pre-synthesis ; connected ; Top                                   ; post-synthesis    ; RX:receiver|DFE:dfe_0|buffer[3]                                          ; N/A                                                                                                                                                            ;
; RX:receiver|dfe_0_dfe_out_signal_out[4]                                ; pre-synthesis ; connected ; Top                                   ; post-synthesis    ; RX:receiver|DFE:dfe_0|buffer[4]                                          ; N/A                                                                                                                                                            ;
; RX:receiver|dfe_0_dfe_out_signal_out[4]                                ; pre-synthesis ; connected ; Top                                   ; post-synthesis    ; RX:receiver|DFE:dfe_0|buffer[4]                                          ; N/A                                                                                                                                                            ;
; RX:receiver|dfe_0_dfe_out_signal_out[5]                                ; pre-synthesis ; connected ; Top                                   ; post-synthesis    ; RX:receiver|DFE:dfe_0|buffer[7]                                          ; N/A                                                                                                                                                            ;
; RX:receiver|dfe_0_dfe_out_signal_out[5]                                ; pre-synthesis ; connected ; Top                                   ; post-synthesis    ; RX:receiver|DFE:dfe_0|buffer[7]                                          ; N/A                                                                                                                                                            ;
; RX:receiver|dfe_0_dfe_out_signal_out[6]                                ; pre-synthesis ; connected ; Top                                   ; post-synthesis    ; RX:receiver|DFE:dfe_0|buffer[6]                                          ; N/A                                                                                                                                                            ;
; RX:receiver|dfe_0_dfe_out_signal_out[6]                                ; pre-synthesis ; connected ; Top                                   ; post-synthesis    ; RX:receiver|DFE:dfe_0|buffer[6]                                          ; N/A                                                                                                                                                            ;
; RX:receiver|dfe_0_dfe_out_signal_out[7]                                ; pre-synthesis ; connected ; Top                                   ; post-synthesis    ; RX:receiver|DFE:dfe_0|buffer[7]                                          ; N/A                                                                                                                                                            ;
; RX:receiver|dfe_0_dfe_out_signal_out[7]                                ; pre-synthesis ; connected ; Top                                   ; post-synthesis    ; RX:receiver|DFE:dfe_0|buffer[7]                                          ; N/A                                                                                                                                                            ;
; RX:receiver|dfe_0_dfe_out_signal_out_valid                             ; pre-synthesis ; connected ; Top                                   ; post-synthesis    ; RX:receiver|DFE:dfe_0|signal_out_valid                                   ; N/A                                                                                                                                                            ;
; RX:receiver|dfe_0_dfe_out_signal_out_valid                             ; pre-synthesis ; connected ; Top                                   ; post-synthesis    ; RX:receiver|DFE:dfe_0|signal_out_valid                                   ; N/A                                                                                                                                                            ;
; RX:receiver|gray_decoder_0_data_out_data_out                           ; pre-synthesis ; connected ; Top                                   ; post-synthesis    ; RX:receiver|grey_decode:gray_decoder_0|data_out~0                        ; N/A                                                                                                                                                            ;
; RX:receiver|gray_decoder_0_data_out_data_out                           ; pre-synthesis ; connected ; Top                                   ; post-synthesis    ; RX:receiver|grey_decode:gray_decoder_0|data_out~0                        ; N/A                                                                                                                                                            ;
; RX:receiver|gray_decoder_0_data_out_data_out_valid                     ; pre-synthesis ; connected ; Top                                   ; post-synthesis    ; RX:receiver|grey_decode:gray_decoder_0|data_out_valid                    ; N/A                                                                                                                                                            ;
; RX:receiver|gray_decoder_0_data_out_data_out_valid                     ; pre-synthesis ; connected ; Top                                   ; post-synthesis    ; RX:receiver|grey_decode:gray_decoder_0|data_out_valid                    ; N/A                                                                                                                                                            ;
; RX:receiver|pam4_decoder_0_rx_pam4_output_symbol_out[0]                ; pre-synthesis ; connected ; Top                                   ; post-synthesis    ; RX:receiver|pam_4_decode:pam4_decoder_0|symbol_out[0]                    ; N/A                                                                                                                                                            ;
; RX:receiver|pam4_decoder_0_rx_pam4_output_symbol_out[0]                ; pre-synthesis ; connected ; Top                                   ; post-synthesis    ; RX:receiver|pam_4_decode:pam4_decoder_0|symbol_out[0]                    ; N/A                                                                                                                                                            ;
; RX:receiver|pam4_decoder_0_rx_pam4_output_symbol_out[1]                ; pre-synthesis ; connected ; Top                                   ; post-synthesis    ; RX:receiver|pam_4_decode:pam4_decoder_0|symbol_out[1]                    ; N/A                                                                                                                                                            ;
; RX:receiver|pam4_decoder_0_rx_pam4_output_symbol_out[1]                ; pre-synthesis ; connected ; Top                                   ; post-synthesis    ; RX:receiver|pam_4_decode:pam4_decoder_0|symbol_out[1]                    ; N/A                                                                                                                                                            ;
; RX:receiver|pam4_decoder_0_rx_pam4_output_symbol_out_valid             ; pre-synthesis ; connected ; Top                                   ; post-synthesis    ; RX:receiver|pam_4_decode:pam4_decoder_0|symbol_out_valid                 ; N/A                                                                                                                                                            ;
; RX:receiver|pam4_decoder_0_rx_pam4_output_symbol_out_valid             ; pre-synthesis ; connected ; Top                                   ; post-synthesis    ; RX:receiver|pam_4_decode:pam4_decoder_0|symbol_out_valid                 ; N/A                                                                                                                                                            ;
; TX:transmitter|gray_encoder_0_symbol_out_symbol_out[0]                 ; pre-synthesis ; connected ; Top                                   ; post-synthesis    ; TX:transmitter|grey_encode:gray_encoder_0|symbol_out[0]                  ; N/A                                                                                                                                                            ;
; TX:transmitter|gray_encoder_0_symbol_out_symbol_out[0]                 ; pre-synthesis ; connected ; Top                                   ; post-synthesis    ; TX:transmitter|grey_encode:gray_encoder_0|symbol_out[0]                  ; N/A                                                                                                                                                            ;
; TX:transmitter|gray_encoder_0_symbol_out_symbol_out[1]                 ; pre-synthesis ; connected ; Top                                   ; post-synthesis    ; TX:transmitter|grey_encode:gray_encoder_0|symbol_out[1]                  ; N/A                                                                                                                                                            ;
; TX:transmitter|gray_encoder_0_symbol_out_symbol_out[1]                 ; pre-synthesis ; connected ; Top                                   ; post-synthesis    ; TX:transmitter|grey_encode:gray_encoder_0|symbol_out[1]                  ; N/A                                                                                                                                                            ;
; TX:transmitter|gray_encoder_0_symbol_out_symbol_out_valid              ; pre-synthesis ; connected ; Top                                   ; post-synthesis    ; TX:transmitter|grey_encode:gray_encoder_0|symbol_out_valid               ; N/A                                                                                                                                                            ;
; TX:transmitter|gray_encoder_0_symbol_out_symbol_out_valid              ; pre-synthesis ; connected ; Top                                   ; post-synthesis    ; TX:transmitter|grey_encode:gray_encoder_0|symbol_out_valid               ; N/A                                                                                                                                                            ;
; TX:transmitter|pam_encoder_0_voltage_level_out_voltage_level_out[0]    ; pre-synthesis ; connected ; Top                                   ; post-synthesis    ; GND                                                                      ; N/A                                                                                                                                                            ;
; TX:transmitter|pam_encoder_0_voltage_level_out_voltage_level_out[0]    ; pre-synthesis ; connected ; Top                                   ; post-synthesis    ; GND                                                                      ; N/A                                                                                                                                                            ;
; TX:transmitter|pam_encoder_0_voltage_level_out_voltage_level_out[1]    ; pre-synthesis ; connected ; Top                                   ; post-synthesis    ; GND                                                                      ; N/A                                                                                                                                                            ;
; TX:transmitter|pam_encoder_0_voltage_level_out_voltage_level_out[1]    ; pre-synthesis ; connected ; Top                                   ; post-synthesis    ; GND                                                                      ; N/A                                                                                                                                                            ;
; TX:transmitter|pam_encoder_0_voltage_level_out_voltage_level_out[2]    ; pre-synthesis ; connected ; Top                                   ; post-synthesis    ; VCC                                                                      ; N/A                                                                                                                                                            ;
; TX:transmitter|pam_encoder_0_voltage_level_out_voltage_level_out[2]    ; pre-synthesis ; connected ; Top                                   ; post-synthesis    ; VCC                                                                      ; N/A                                                                                                                                                            ;
; TX:transmitter|pam_encoder_0_voltage_level_out_voltage_level_out[3]    ; pre-synthesis ; connected ; Top                                   ; post-synthesis    ; TX:transmitter|pam_4_encode:pam_encoder_0|voltage_level_out[3]           ; N/A                                                                                                                                                            ;
; TX:transmitter|pam_encoder_0_voltage_level_out_voltage_level_out[3]    ; pre-synthesis ; connected ; Top                                   ; post-synthesis    ; TX:transmitter|pam_4_encode:pam_encoder_0|voltage_level_out[3]           ; N/A                                                                                                                                                            ;
; TX:transmitter|pam_encoder_0_voltage_level_out_voltage_level_out[4]    ; pre-synthesis ; connected ; Top                                   ; post-synthesis    ; TX:transmitter|pam_4_encode:pam_encoder_0|voltage_level_out[4]           ; N/A                                                                                                                                                            ;
; TX:transmitter|pam_encoder_0_voltage_level_out_voltage_level_out[4]    ; pre-synthesis ; connected ; Top                                   ; post-synthesis    ; TX:transmitter|pam_4_encode:pam_encoder_0|voltage_level_out[4]           ; N/A                                                                                                                                                            ;
; TX:transmitter|pam_encoder_0_voltage_level_out_voltage_level_out[5]    ; pre-synthesis ; connected ; Top                                   ; post-synthesis    ; TX:transmitter|pam_4_encode:pam_encoder_0|voltage_level_out[4]~_wirecell ; N/A                                                                                                                                                            ;
; TX:transmitter|pam_encoder_0_voltage_level_out_voltage_level_out[5]    ; pre-synthesis ; connected ; Top                                   ; post-synthesis    ; TX:transmitter|pam_4_encode:pam_encoder_0|voltage_level_out[4]~_wirecell ; N/A                                                                                                                                                            ;
; TX:transmitter|pam_encoder_0_voltage_level_out_voltage_level_out[6]    ; pre-synthesis ; connected ; Top                                   ; post-synthesis    ; TX:transmitter|pam_4_encode:pam_encoder_0|voltage_level_out[3]~_wirecell ; N/A                                                                                                                                                            ;
; TX:transmitter|pam_encoder_0_voltage_level_out_voltage_level_out[6]    ; pre-synthesis ; connected ; Top                                   ; post-synthesis    ; TX:transmitter|pam_4_encode:pam_encoder_0|voltage_level_out[3]~_wirecell ; N/A                                                                                                                                                            ;
; TX:transmitter|pam_encoder_0_voltage_level_out_voltage_level_out[7]    ; pre-synthesis ; connected ; Top                                   ; post-synthesis    ; TX:transmitter|pam_4_encode:pam_encoder_0|voltage_level_out[4]~_wirecell ; N/A                                                                                                                                                            ;
; TX:transmitter|pam_encoder_0_voltage_level_out_voltage_level_out[7]    ; pre-synthesis ; connected ; Top                                   ; post-synthesis    ; TX:transmitter|pam_4_encode:pam_encoder_0|voltage_level_out[4]~_wirecell ; N/A                                                                                                                                                            ;
; TX:transmitter|pam_encoder_0_voltage_level_out_voltage_level_out_valid ; pre-synthesis ; connected ; Top                                   ; post-synthesis    ; TX:transmitter|pam_4_encode:pam_encoder_0|voltage_level_out_valid        ; N/A                                                                                                                                                            ;
; TX:transmitter|pam_encoder_0_voltage_level_out_voltage_level_out_valid ; pre-synthesis ; connected ; Top                                   ; post-synthesis    ; TX:transmitter|pam_4_encode:pam_encoder_0|voltage_level_out_valid        ; N/A                                                                                                                                                            ;
; TX:transmitter|prbs_0_data_out_data_out                                ; pre-synthesis ; connected ; Top                                   ; post-synthesis    ; TX:transmitter|prbs31:prbs_0|data_out                                    ; N/A                                                                                                                                                            ;
; TX:transmitter|prbs_0_data_out_data_out                                ; pre-synthesis ; connected ; Top                                   ; post-synthesis    ; TX:transmitter|prbs31:prbs_0|data_out                                    ; N/A                                                                                                                                                            ;
; TX:transmitter|prbs_0_data_out_data_out_valid                          ; pre-synthesis ; connected ; Top                                   ; post-synthesis    ; TX:transmitter|prbs31:prbs_0|data_out_valid                              ; N/A                                                                                                                                                            ;
; TX:transmitter|prbs_0_data_out_data_out_valid                          ; pre-synthesis ; connected ; Top                                   ; post-synthesis    ; TX:transmitter|prbs31:prbs_0|data_out_valid                              ; N/A                                                                                                                                                            ;
; TX:transmitter|prbs_0_prbs_ctrl_en                                     ; pre-synthesis ; connected ; Top                                   ; post-synthesis    ; KEY[1]~_wirecell                                                         ; N/A                                                                                                                                                            ;
; TX:transmitter|prbs_0_prbs_ctrl_en                                     ; pre-synthesis ; connected ; Top                                   ; post-synthesis    ; KEY[1]~_wirecell                                                         ; N/A                                                                                                                                                            ;
; TX:transmitter|reset_reset_n                                           ; pre-synthesis ; connected ; Top                                   ; post-synthesis    ; KEY[0]                                                                   ; N/A                                                                                                                                                            ;
; TX:transmitter|reset_reset_n                                           ; pre-synthesis ; connected ; Top                                   ; post-synthesis    ; KEY[0]                                                                   ; N/A                                                                                                                                                            ;
; channel:channel_model|channel_module_0_channel_output_signal_out[0]    ; pre-synthesis ; missing   ; Top                                   ; post-synthesis    ; GND                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; channel:channel_model|channel_module_0_channel_output_signal_out[0]    ; pre-synthesis ; missing   ; Top                                   ; post-synthesis    ; GND                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; channel:channel_model|channel_module_0_channel_output_signal_out[1]    ; pre-synthesis ; missing   ; Top                                   ; post-synthesis    ; GND                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; channel:channel_model|channel_module_0_channel_output_signal_out[1]    ; pre-synthesis ; missing   ; Top                                   ; post-synthesis    ; GND                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; channel:channel_model|channel_module_0_channel_output_signal_out[2]    ; pre-synthesis ; missing   ; Top                                   ; post-synthesis    ; GND                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; channel:channel_model|channel_module_0_channel_output_signal_out[2]    ; pre-synthesis ; missing   ; Top                                   ; post-synthesis    ; GND                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; channel:channel_model|channel_module_0_channel_output_signal_out[3]    ; pre-synthesis ; missing   ; Top                                   ; post-synthesis    ; GND                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; channel:channel_model|channel_module_0_channel_output_signal_out[3]    ; pre-synthesis ; missing   ; Top                                   ; post-synthesis    ; GND                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; channel:channel_model|channel_module_0_channel_output_signal_out[4]    ; pre-synthesis ; missing   ; Top                                   ; post-synthesis    ; GND                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; channel:channel_model|channel_module_0_channel_output_signal_out[4]    ; pre-synthesis ; missing   ; Top                                   ; post-synthesis    ; GND                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; channel:channel_model|channel_module_0_channel_output_signal_out[5]    ; pre-synthesis ; missing   ; Top                                   ; post-synthesis    ; GND                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; channel:channel_model|channel_module_0_channel_output_signal_out[5]    ; pre-synthesis ; missing   ; Top                                   ; post-synthesis    ; GND                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; channel:channel_model|channel_module_0_channel_output_signal_out[6]    ; pre-synthesis ; missing   ; Top                                   ; post-synthesis    ; GND                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; channel:channel_model|channel_module_0_channel_output_signal_out[6]    ; pre-synthesis ; missing   ; Top                                   ; post-synthesis    ; GND                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; channel:channel_model|channel_module_0_channel_output_signal_out[7]    ; pre-synthesis ; missing   ; Top                                   ; post-synthesis    ; GND                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; channel:channel_model|channel_module_0_channel_output_signal_out[7]    ; pre-synthesis ; missing   ; Top                                   ; post-synthesis    ; GND                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; channel:channel_model|channel_module_0_channel_output_signal_out_valid ; pre-synthesis ; missing   ; Top                                   ; post-synthesis    ; GND                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; channel:channel_model|channel_module_0_channel_output_signal_out_valid ; pre-synthesis ; missing   ; Top                                   ; post-synthesis    ; GND                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; noise_wrapper:noise_wrapper_noise|noise_out[0]                         ; pre-synthesis ; connected ; Top                                   ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_out[0]                       ; N/A                                                                                                                                                            ;
; noise_wrapper:noise_wrapper_noise|noise_out[0]                         ; pre-synthesis ; connected ; Top                                   ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_out[0]                       ; N/A                                                                                                                                                            ;
; noise_wrapper:noise_wrapper_noise|noise_out[1]                         ; pre-synthesis ; connected ; Top                                   ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_out[1]                       ; N/A                                                                                                                                                            ;
; noise_wrapper:noise_wrapper_noise|noise_out[1]                         ; pre-synthesis ; connected ; Top                                   ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_out[1]                       ; N/A                                                                                                                                                            ;
; noise_wrapper:noise_wrapper_noise|noise_out[2]                         ; pre-synthesis ; connected ; Top                                   ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_out[2]                       ; N/A                                                                                                                                                            ;
; noise_wrapper:noise_wrapper_noise|noise_out[2]                         ; pre-synthesis ; connected ; Top                                   ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_out[2]                       ; N/A                                                                                                                                                            ;
; noise_wrapper:noise_wrapper_noise|noise_out[3]                         ; pre-synthesis ; connected ; Top                                   ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_out[3]                       ; N/A                                                                                                                                                            ;
; noise_wrapper:noise_wrapper_noise|noise_out[3]                         ; pre-synthesis ; connected ; Top                                   ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_out[3]                       ; N/A                                                                                                                                                            ;
; noise_wrapper:noise_wrapper_noise|noise_out[4]                         ; pre-synthesis ; connected ; Top                                   ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_out[4]                       ; N/A                                                                                                                                                            ;
; noise_wrapper:noise_wrapper_noise|noise_out[4]                         ; pre-synthesis ; connected ; Top                                   ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_out[4]                       ; N/A                                                                                                                                                            ;
; noise_wrapper:noise_wrapper_noise|noise_out[5]                         ; pre-synthesis ; connected ; Top                                   ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_out[5]                       ; N/A                                                                                                                                                            ;
; noise_wrapper:noise_wrapper_noise|noise_out[5]                         ; pre-synthesis ; connected ; Top                                   ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_out[5]                       ; N/A                                                                                                                                                            ;
; noise_wrapper:noise_wrapper_noise|noise_out[6]                         ; pre-synthesis ; connected ; Top                                   ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_out[6]                       ; N/A                                                                                                                                                            ;
; noise_wrapper:noise_wrapper_noise|noise_out[6]                         ; pre-synthesis ; connected ; Top                                   ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_out[6]                       ; N/A                                                                                                                                                            ;
; noise_wrapper:noise_wrapper_noise|noise_out[7]                         ; pre-synthesis ; connected ; Top                                   ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_out[7]                       ; N/A                                                                                                                                                            ;
; noise_wrapper:noise_wrapper_noise|noise_out[7]                         ; pre-synthesis ; connected ; Top                                   ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_out[7]                       ; N/A                                                                                                                                                            ;
; channel_rx_verification|gnd                                            ; post-fitting  ; connected ; sld_signaltap:channel_rx_verification ; post-synthesis    ; sld_signaltap:channel_rx_verification|~GND                               ; N/A                                                                                                                                                            ;
; channel_rx_verification|gnd                                            ; post-fitting  ; connected ; sld_signaltap:channel_rx_verification ; post-synthesis    ; sld_signaltap:channel_rx_verification|~GND                               ; N/A                                                                                                                                                            ;
; channel_rx_verification|gnd                                            ; post-fitting  ; connected ; sld_signaltap:channel_rx_verification ; post-synthesis    ; sld_signaltap:channel_rx_verification|~GND                               ; N/A                                                                                                                                                            ;
; channel_rx_verification|gnd                                            ; post-fitting  ; connected ; sld_signaltap:channel_rx_verification ; post-synthesis    ; sld_signaltap:channel_rx_verification|~GND                               ; N/A                                                                                                                                                            ;
; channel_rx_verification|gnd                                            ; post-fitting  ; connected ; sld_signaltap:channel_rx_verification ; post-synthesis    ; sld_signaltap:channel_rx_verification|~GND                               ; N/A                                                                                                                                                            ;
; channel_rx_verification|gnd                                            ; post-fitting  ; connected ; sld_signaltap:channel_rx_verification ; post-synthesis    ; sld_signaltap:channel_rx_verification|~GND                               ; N/A                                                                                                                                                            ;
; channel_rx_verification|gnd                                            ; post-fitting  ; connected ; sld_signaltap:channel_rx_verification ; post-synthesis    ; sld_signaltap:channel_rx_verification|~GND                               ; N/A                                                                                                                                                            ;
; channel_rx_verification|gnd                                            ; post-fitting  ; connected ; sld_signaltap:channel_rx_verification ; post-synthesis    ; sld_signaltap:channel_rx_verification|~GND                               ; N/A                                                                                                                                                            ;
; channel_rx_verification|gnd                                            ; post-fitting  ; connected ; sld_signaltap:channel_rx_verification ; post-synthesis    ; sld_signaltap:channel_rx_verification|~GND                               ; N/A                                                                                                                                                            ;
; channel_rx_verification|gnd                                            ; post-fitting  ; connected ; sld_signaltap:channel_rx_verification ; post-synthesis    ; sld_signaltap:channel_rx_verification|~GND                               ; N/A                                                                                                                                                            ;
; channel_rx_verification|gnd                                            ; post-fitting  ; connected ; sld_signaltap:channel_rx_verification ; post-synthesis    ; sld_signaltap:channel_rx_verification|~GND                               ; N/A                                                                                                                                                            ;
; channel_rx_verification|gnd                                            ; post-fitting  ; connected ; sld_signaltap:channel_rx_verification ; post-synthesis    ; sld_signaltap:channel_rx_verification|~GND                               ; N/A                                                                                                                                                            ;
; channel_rx_verification|gnd                                            ; post-fitting  ; connected ; sld_signaltap:channel_rx_verification ; post-synthesis    ; sld_signaltap:channel_rx_verification|~GND                               ; N/A                                                                                                                                                            ;
; channel_rx_verification|gnd                                            ; post-fitting  ; connected ; sld_signaltap:channel_rx_verification ; post-synthesis    ; sld_signaltap:channel_rx_verification|~GND                               ; N/A                                                                                                                                                            ;
; channel_rx_verification|vcc                                            ; post-fitting  ; connected ; sld_signaltap:channel_rx_verification ; post-synthesis    ; sld_signaltap:channel_rx_verification|~VCC                               ; N/A                                                                                                                                                            ;
; channel_rx_verification|vcc                                            ; post-fitting  ; connected ; sld_signaltap:channel_rx_verification ; post-synthesis    ; sld_signaltap:channel_rx_verification|~VCC                               ; N/A                                                                                                                                                            ;
; channel_rx_verification|vcc                                            ; post-fitting  ; connected ; sld_signaltap:channel_rx_verification ; post-synthesis    ; sld_signaltap:channel_rx_verification|~VCC                               ; N/A                                                                                                                                                            ;
; channel_rx_verification|vcc                                            ; post-fitting  ; connected ; sld_signaltap:channel_rx_verification ; post-synthesis    ; sld_signaltap:channel_rx_verification|~VCC                               ; N/A                                                                                                                                                            ;
; channel_rx_verification|vcc                                            ; post-fitting  ; connected ; sld_signaltap:channel_rx_verification ; post-synthesis    ; sld_signaltap:channel_rx_verification|~VCC                               ; N/A                                                                                                                                                            ;
; channel_rx_verification|vcc                                            ; post-fitting  ; connected ; sld_signaltap:channel_rx_verification ; post-synthesis    ; sld_signaltap:channel_rx_verification|~VCC                               ; N/A                                                                                                                                                            ;
; channel_rx_verification|vcc                                            ; post-fitting  ; connected ; sld_signaltap:channel_rx_verification ; post-synthesis    ; sld_signaltap:channel_rx_verification|~VCC                               ; N/A                                                                                                                                                            ;
; channel_rx_verification|vcc                                            ; post-fitting  ; connected ; sld_signaltap:channel_rx_verification ; post-synthesis    ; sld_signaltap:channel_rx_verification|~VCC                               ; N/A                                                                                                                                                            ;
; channel_rx_verification|vcc                                            ; post-fitting  ; connected ; sld_signaltap:channel_rx_verification ; post-synthesis    ; sld_signaltap:channel_rx_verification|~VCC                               ; N/A                                                                                                                                                            ;
; channel_rx_verification|vcc                                            ; post-fitting  ; connected ; sld_signaltap:channel_rx_verification ; post-synthesis    ; sld_signaltap:channel_rx_verification|~VCC                               ; N/A                                                                                                                                                            ;
; channel_rx_verification|vcc                                            ; post-fitting  ; connected ; sld_signaltap:channel_rx_verification ; post-synthesis    ; sld_signaltap:channel_rx_verification|~VCC                               ; N/A                                                                                                                                                            ;
; channel_rx_verification|vcc                                            ; post-fitting  ; connected ; sld_signaltap:channel_rx_verification ; post-synthesis    ; sld_signaltap:channel_rx_verification|~VCC                               ; N/A                                                                                                                                                            ;
; channel_rx_verification|vcc                                            ; post-fitting  ; connected ; sld_signaltap:channel_rx_verification ; post-synthesis    ; sld_signaltap:channel_rx_verification|~VCC                               ; N/A                                                                                                                                                            ;
; channel_rx_verification|vcc                                            ; post-fitting  ; connected ; sld_signaltap:channel_rx_verification ; post-synthesis    ; sld_signaltap:channel_rx_verification|~VCC                               ; N/A                                                                                                                                                            ;
; channel_rx_verification|vcc                                            ; post-fitting  ; connected ; sld_signaltap:channel_rx_verification ; post-synthesis    ; sld_signaltap:channel_rx_verification|~VCC                               ; N/A                                                                                                                                                            ;
; channel_rx_verification|vcc                                            ; post-fitting  ; connected ; sld_signaltap:channel_rx_verification ; post-synthesis    ; sld_signaltap:channel_rx_verification|~VCC                               ; N/A                                                                                                                                                            ;
; channel_rx_verification|vcc                                            ; post-fitting  ; connected ; sld_signaltap:channel_rx_verification ; post-synthesis    ; sld_signaltap:channel_rx_verification|~VCC                               ; N/A                                                                                                                                                            ;
; channel_rx_verification|vcc                                            ; post-fitting  ; connected ; sld_signaltap:channel_rx_verification ; post-synthesis    ; sld_signaltap:channel_rx_verification|~VCC                               ; N/A                                                                                                                                                            ;
+------------------------------------------------------------------------+---------------+-----------+---------------------------------------+-------------------+--------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition
    Info: Processing started: Wed Mar 13 10:14:35 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SerDes_Sys -c SerDes_Sys
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file rtl/changed_ver/channel_model_prl.sv
    Info (12023): Found entity 1: ISI_channel_prl File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/changed_ver/channel_model_prl.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file rtl/noise/noise_128.sv
    Info (12023): Found entity 1: noise_128 File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/noise/noise_128.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/nios_uart.v
    Info (12023): Found entity 1: NIOS_UART File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/NIOS_UART.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/submodules/nios_uart_irq_mapper.sv
    Info (12023): Found entity 1: NIOS_UART_irq_mapper File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/submodules/nios_uart_mm_interconnect_0.v
    Info (12023): Found entity 1: NIOS_UART_mm_interconnect_0 File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/submodules/nios_uart_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: NIOS_UART_mm_interconnect_0_avalon_st_adapter File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/submodules/nios_uart_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: NIOS_UART_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/submodules/nios_uart_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: NIOS_UART_mm_interconnect_0_rsp_mux_001 File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file qsys/nios_uart/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/submodules/nios_uart_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: NIOS_UART_mm_interconnect_0_rsp_mux File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/submodules/nios_uart_mm_interconnect_0_rsp_demux_001.sv
    Info (12023): Found entity 1: NIOS_UART_mm_interconnect_0_rsp_demux_001 File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_rsp_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/submodules/nios_uart_mm_interconnect_0_cmd_mux_001.sv
    Info (12023): Found entity 1: NIOS_UART_mm_interconnect_0_cmd_mux_001 File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_cmd_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/submodules/nios_uart_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: NIOS_UART_mm_interconnect_0_cmd_mux File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/submodules/nios_uart_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: NIOS_UART_mm_interconnect_0_cmd_demux_001 File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/submodules/nios_uart_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: NIOS_UART_mm_interconnect_0_cmd_demux File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 2 design units, including 2 entities, in source file qsys/nios_uart/synthesis/submodules/nios_uart_mm_interconnect_0_router_003.sv
    Info (12023): Found entity 1: NIOS_UART_mm_interconnect_0_router_003_default_decode File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_router_003.sv Line: 45
    Info (12023): Found entity 2: NIOS_UART_mm_interconnect_0_router_003 File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_router_003.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file qsys/nios_uart/synthesis/submodules/nios_uart_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: NIOS_UART_mm_interconnect_0_router_002_default_decode File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: NIOS_UART_mm_interconnect_0_router_002 File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file qsys/nios_uart/synthesis/submodules/nios_uart_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: NIOS_UART_mm_interconnect_0_router_001_default_decode File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: NIOS_UART_mm_interconnect_0_router_001 File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file qsys/nios_uart/synthesis/submodules/nios_uart_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: NIOS_UART_mm_interconnect_0_router_default_decode File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: NIOS_UART_mm_interconnect_0_router File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 5 design units, including 5 entities, in source file qsys/nios_uart/synthesis/submodules/nios_uart_uart_0.v
    Info (12023): Found entity 1: NIOS_UART_uart_0_tx File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_uart_0.v Line: 21
    Info (12023): Found entity 2: NIOS_UART_uart_0_rx_stimulus_source File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_uart_0.v Line: 194
    Info (12023): Found entity 3: NIOS_UART_uart_0_rx File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_uart_0.v Line: 288
    Info (12023): Found entity 4: NIOS_UART_uart_0_regs File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_uart_0.v Line: 547
    Info (12023): Found entity 5: NIOS_UART_uart_0 File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_uart_0.v Line: 793
Info (12021): Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/submodules/nios_uart_on_chip_mem.v
    Info (12023): Found entity 1: NIOS_UART_on_chip_mem File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_on_chip_mem.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/submodules/nios_uart_nios2_gen2_0.v
    Info (12023): Found entity 1: NIOS_UART_nios2_gen2_0 File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0.v Line: 9
Info (12021): Found 21 design units, including 21 entities, in source file qsys/nios_uart/synthesis/submodules/nios_uart_nios2_gen2_0_cpu.v
    Info (12023): Found entity 1: NIOS_UART_nios2_gen2_0_cpu_register_bank_a_module File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v Line: 21
    Info (12023): Found entity 2: NIOS_UART_nios2_gen2_0_cpu_register_bank_b_module File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v Line: 87
    Info (12023): Found entity 3: NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v Line: 153
    Info (12023): Found entity 4: NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v Line: 308
    Info (12023): Found entity 5: NIOS_UART_nios2_gen2_0_cpu_nios2_oci_xbrk File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v Line: 601
    Info (12023): Found entity 6: NIOS_UART_nios2_gen2_0_cpu_nios2_oci_dbrk File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v Line: 808
    Info (12023): Found entity 7: NIOS_UART_nios2_gen2_0_cpu_nios2_oci_itrace File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v Line: 995
    Info (12023): Found entity 8: NIOS_UART_nios2_gen2_0_cpu_nios2_oci_td_mode File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v Line: 1136
    Info (12023): Found entity 9: NIOS_UART_nios2_gen2_0_cpu_nios2_oci_dtrace File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v Line: 1204
    Info (12023): Found entity 10: NIOS_UART_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v Line: 1286
    Info (12023): Found entity 11: NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v Line: 1358
    Info (12023): Found entity 12: NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v Line: 1401
    Info (12023): Found entity 13: NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v Line: 1448
    Info (12023): Found entity 14: NIOS_UART_nios2_gen2_0_cpu_nios2_oci_pib File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v Line: 1934
    Info (12023): Found entity 15: NIOS_UART_nios2_gen2_0_cpu_nios2_oci_im File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v Line: 1957
    Info (12023): Found entity 16: NIOS_UART_nios2_gen2_0_cpu_nios2_performance_monitors File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v Line: 2027
    Info (12023): Found entity 17: NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v Line: 2044
    Info (12023): Found entity 18: NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram_module File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v Line: 2137
    Info (12023): Found entity 19: NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v Line: 2202
    Info (12023): Found entity 20: NIOS_UART_nios2_gen2_0_cpu_nios2_oci File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v Line: 2383
    Info (12023): Found entity 21: NIOS_UART_nios2_gen2_0_cpu File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v Line: 2855
Info (12021): Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/submodules/nios_uart_nios2_gen2_0_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/submodules/nios_uart_nios2_gen2_0_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/submodules/nios_uart_nios2_gen2_0_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/submodules/nios_uart_nios2_gen2_0_cpu_test_bench.v
    Info (12023): Found entity 1: NIOS_UART_nios2_gen2_0_cpu_test_bench File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file rtl/noise/urng_64.sv
    Info (12023): Found entity 1: urng_64 File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/noise/urng_64.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file rtl/noise/noise_wrapper.sv
    Info (12023): Found entity 1: noise_128_wrapper File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/noise/noise_wrapper.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/noise/noise.sv
    Info (12023): Found entity 1: noise File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/noise/noise.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file qsys/rx/synthesis/rx.v
    Info (12023): Found entity 1: RX File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/RX/synthesis/RX.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file qsys/rx/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/RX/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file qsys/rx/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/RX/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file qsys/rx/synthesis/submodules/pam_4_decoder.sv
    Info (12023): Found entity 1: pam_4_decode File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/RX/synthesis/submodules/PAM_4_decoder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file qsys/rx/synthesis/submodules/gray_decoder.v
    Info (12023): Found entity 1: grey_decode File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/RX/synthesis/submodules/gray_decoder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file qsys/rx/synthesis/submodules/decision_maker.sv
    Info (12023): Found entity 1: decision_maker File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/RX/synthesis/submodules/decision_maker.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file qsys/rx/synthesis/submodules/dfe.sv
    Info (12023): Found entity 1: DFE File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/RX/synthesis/submodules/dfe.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file qsys/channel/synthesis/channel.v
    Info (12023): Found entity 1: channel File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/channel/synthesis/channel.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file qsys/channel/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/channel/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file qsys/channel/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/channel/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file qsys/channel/synthesis/submodules/channel_model.sv
    Info (12023): Found entity 1: ISI_channel File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/channel/synthesis/submodules/channel_model.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file qsys/tx/synthesis/tx.v
    Info (12023): Found entity 1: TX File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/TX.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file qsys/tx/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file qsys/tx/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file qsys/tx/synthesis/submodules/prbs.v
    Info (12023): Found entity 1: prbs31 File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/submodules/prbs.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file qsys/tx/synthesis/submodules/tx_onchip_memory2_0.v
    Info (12023): Found entity 1: TX_onchip_memory2_0 File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file qsys/tx/synthesis/submodules/gray_encoder.v
    Info (12023): Found entity 1: grey_encode File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/submodules/gray_encoder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file qsys/tx/synthesis/submodules/pam_4_encoder.sv
    Info (12023): Found entity 1: pam_4_encode File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/submodules/PAM_4_encoder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/serdes_sys.sv
    Info (12023): Found entity 1: SerDes_Sys File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ips/pll.v
    Info (12023): Found entity 1: pll File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/ips/pll.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file ips/pll/pll_0002.v
    Info (12023): Found entity 1: pll_0002 File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/ips/pll/pll_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file rtl/tx_sim/hexdisplay.sv
    Info (12023): Found entity 1: hexDisplay File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/Tx_sim/hexDisplay.sv Line: 1
Info (12127): Elaborating entity "SerDes_Sys" for the top level hierarchy
Warning (10034): Output port "HEX0" at SerDes_Sys.sv(11) has no driver File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv Line: 11
Warning (10034): Output port "HEX1" at SerDes_Sys.sv(12) has no driver File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv Line: 12
Warning (10034): Output port "HEX2" at SerDes_Sys.sv(13) has no driver File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv Line: 13
Warning (10034): Output port "HEX3" at SerDes_Sys.sv(14) has no driver File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv Line: 14
Info (12128): Elaborating entity "pll" for hierarchy "pll:G100MHz" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv Line: 81
Info (12128): Elaborating entity "pll_0002" for hierarchy "pll:G100MHz|pll_0002:pll_inst" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/ips/pll.v Line: 19
Info (12128): Elaborating entity "altera_pll" for hierarchy "pll:G100MHz|pll_0002:pll_inst|altera_pll:altera_pll_i" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/ips/pll/pll_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "pll:G100MHz|pll_0002:pll_inst|altera_pll:altera_pll_i" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/ips/pll/pll_0002.v Line: 85
Info (12133): Instantiated megafunction "pll:G100MHz|pll_0002:pll_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/ips/pll/pll_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "normal"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "100.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "TX" for hierarchy "TX:transmitter" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv Line: 112
Info (12128): Elaborating entity "pam_4_encode" for hierarchy "TX:transmitter|pam_4_encode:pam_encoder_0" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/TX.v Line: 42
Warning (10230): Verilog HDL assignment warning at PAM_4_encoder.sv(17): truncated value with size 32 to match size of target (8) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/submodules/PAM_4_encoder.sv Line: 17
Warning (10230): Verilog HDL assignment warning at PAM_4_encoder.sv(18): truncated value with size 32 to match size of target (8) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/submodules/PAM_4_encoder.sv Line: 18
Info (12128): Elaborating entity "grey_encode" for hierarchy "TX:transmitter|grey_encode:gray_encoder_0" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/TX.v Line: 51
Info (12128): Elaborating entity "TX_onchip_memory2_0" for hierarchy "TX:transmitter|TX_onchip_memory2_0:onchip_memory2_0" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/TX.v Line: 65
Info (12128): Elaborating entity "altsyncram" for hierarchy "TX:transmitter|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v Line: 69
Info (12130): Elaborated megafunction instantiation "TX:transmitter|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v Line: 69
Info (12133): Instantiated megafunction "TX:transmitter|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" with the following parameter: File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v Line: 69
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "TX_onchip_memory2_0.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "1024"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "10"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2rm1.tdf
    Info (12023): Found entity 1: altsyncram_2rm1 File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/altsyncram_2rm1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_2rm1" for hierarchy "TX:transmitter|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "prbs31" for hierarchy "TX:transmitter|prbs31:prbs_0" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/TX.v Line: 75
Warning (10230): Verilog HDL assignment warning at prbs.v(8): truncated value with size 33 to match size of target (31) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/submodules/prbs.v Line: 8
Warning (10230): Verilog HDL assignment warning at prbs.v(15): truncated value with size 33 to match size of target (31) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/submodules/prbs.v Line: 15
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "TX:transmitter|altera_reset_controller:rst_controller" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/TX.v Line: 138
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "TX:transmitter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "TX:transmitter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "ISI_channel_prl" for hierarchy "ISI_channel_prl:ISI_channel_prl" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv Line: 129
Warning (10230): Verilog HDL assignment warning at channel_model_prl.sv(47): truncated value with size 17 to match size of target (8) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/changed_ver/channel_model_prl.sv Line: 47
Info (12128): Elaborating entity "noise_128_wrapper" for hierarchy "noise_128_wrapper:noise_wrapper_noise" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv Line: 143
Warning (10036): Verilog HDL or VHDL warning at noise_wrapper.sv(11): object "temp" assigned a value but never read File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/noise/noise_wrapper.sv Line: 11
Info (12128): Elaborating entity "noise_128" for hierarchy "noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/noise/noise_wrapper.sv Line: 40
Warning (10230): Verilog HDL assignment warning at noise_128.sv(31): truncated value with size 32 to match size of target (8) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/noise/noise_128.sv Line: 31
Info (12128): Elaborating entity "urng_64" for hierarchy "noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/noise/noise_128.sv Line: 17
Info (12128): Elaborating entity "RX" for hierarchy "RX:receiver" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv Line: 164
Info (12128): Elaborating entity "DFE" for hierarchy "RX:receiver|DFE:dfe_0" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/RX/synthesis/RX.v Line: 42
Warning (10036): Verilog HDL or VHDL warning at dfe.sv(25): object "division" assigned a value but never read File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/RX/synthesis/submodules/dfe.sv Line: 25
Warning (10230): Verilog HDL assignment warning at dfe.sv(29): truncated value with size 16 to match size of target (8) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/RX/synthesis/submodules/dfe.sv Line: 29
Info (12128): Elaborating entity "decision_maker" for hierarchy "RX:receiver|DFE:dfe_0|decision_maker:DM" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/RX/synthesis/submodules/dfe.sv Line: 39
Warning (10036): Verilog HDL or VHDL warning at decision_maker.sv(15): object "best_value" assigned a value but never read File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/RX/synthesis/submodules/decision_maker.sv Line: 15
Warning (10036): Verilog HDL or VHDL warning at decision_maker.sv(16): object "best_difference" assigned a value but never read File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/RX/synthesis/submodules/decision_maker.sv Line: 16
Warning (10230): Verilog HDL assignment warning at decision_maker.sv(22): truncated value with size 32 to match size of target (16) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/RX/synthesis/submodules/decision_maker.sv Line: 22
Warning (10230): Verilog HDL assignment warning at decision_maker.sv(23): truncated value with size 32 to match size of target (16) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/RX/synthesis/submodules/decision_maker.sv Line: 23
Warning (10230): Verilog HDL assignment warning at decision_maker.sv(24): truncated value with size 32 to match size of target (16) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/RX/synthesis/submodules/decision_maker.sv Line: 24
Warning (10230): Verilog HDL assignment warning at decision_maker.sv(25): truncated value with size 32 to match size of target (16) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/RX/synthesis/submodules/decision_maker.sv Line: 25
Warning (10230): Verilog HDL assignment warning at decision_maker.sv(28): truncated value with size 32 to match size of target (16) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/RX/synthesis/submodules/decision_maker.sv Line: 28
Info (12128): Elaborating entity "grey_decode" for hierarchy "RX:receiver|grey_decode:gray_decoder_0" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/RX/synthesis/RX.v Line: 51
Info (12128): Elaborating entity "pam_4_decode" for hierarchy "RX:receiver|pam_4_decode:pam4_decoder_0" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/RX/synthesis/RX.v Line: 63
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "RX:receiver|altera_reset_controller:rst_controller" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/RX/synthesis/RX.v Line: 126
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "RX:receiver|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/RX/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "RX:receiver|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/RX/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "NIOS_UART" for hierarchy "NIOS_UART:u0" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv Line: 196
Info (12128): Elaborating entity "NIOS_UART_nios2_gen2_0" for hierarchy "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/NIOS_UART.v Line: 91
Info (12128): Elaborating entity "NIOS_UART_nios2_gen2_0_cpu" for hierarchy "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0.v Line: 65
Info (12128): Elaborating entity "NIOS_UART_nios2_gen2_0_cpu_test_bench" for hierarchy "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_test_bench:the_NIOS_UART_nios2_gen2_0_cpu_test_bench" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v Line: 3566
Info (12128): Elaborating entity "NIOS_UART_nios2_gen2_0_cpu_register_bank_a_module" for hierarchy "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_register_bank_a_module:NIOS_UART_nios2_gen2_0_cpu_register_bank_a" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v Line: 4082
Info (12128): Elaborating entity "altsyncram" for hierarchy "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_register_bank_a_module:NIOS_UART_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v Line: 58
Info (12130): Elaborated megafunction instantiation "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_register_bank_a_module:NIOS_UART_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v Line: 58
Info (12133): Instantiated megafunction "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_register_bank_a_module:NIOS_UART_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter: File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v Line: 58
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_msi1.tdf
    Info (12023): Found entity 1: altsyncram_msi1 File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/altsyncram_msi1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_msi1" for hierarchy "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_register_bank_a_module:NIOS_UART_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "NIOS_UART_nios2_gen2_0_cpu_register_bank_b_module" for hierarchy "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_register_bank_b_module:NIOS_UART_nios2_gen2_0_cpu_register_bank_b" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v Line: 4100
Info (12128): Elaborating entity "NIOS_UART_nios2_gen2_0_cpu_nios2_oci" for hierarchy "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v Line: 4596
Info (12128): Elaborating entity "NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug" for hierarchy "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v Line: 2552
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v Line: 222
Info (12130): Elaborated megafunction instantiation "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v Line: 222
Info (12133): Instantiated megafunction "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter: File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v Line: 222
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break" for hierarchy "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v Line: 2582
Info (12128): Elaborating entity "NIOS_UART_nios2_gen2_0_cpu_nios2_oci_xbrk" for hierarchy "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_xbrk:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_xbrk" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v Line: 2603
Info (12128): Elaborating entity "NIOS_UART_nios2_gen2_0_cpu_nios2_oci_dbrk" for hierarchy "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_dbrk:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_dbrk" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v Line: 2629
Info (12128): Elaborating entity "NIOS_UART_nios2_gen2_0_cpu_nios2_oci_itrace" for hierarchy "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_itrace:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_itrace" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v Line: 2645
Info (12128): Elaborating entity "NIOS_UART_nios2_gen2_0_cpu_nios2_oci_dtrace" for hierarchy "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_dtrace:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_dtrace" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v Line: 2660
Info (12128): Elaborating entity "NIOS_UART_nios2_gen2_0_cpu_nios2_oci_td_mode" for hierarchy "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_dtrace:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_dtrace|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_td_mode:NIOS_UART_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v Line: 1254
Info (12128): Elaborating entity "NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo" for hierarchy "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v Line: 2675
Info (12128): Elaborating entity "NIOS_UART_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v Line: 1567
Info (12128): Elaborating entity "NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v Line: 1576
Info (12128): Elaborating entity "NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v Line: 1585
Info (12128): Elaborating entity "NIOS_UART_nios2_gen2_0_cpu_nios2_oci_pib" for hierarchy "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_pib:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_pib" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v Line: 2680
Info (12128): Elaborating entity "NIOS_UART_nios2_gen2_0_cpu_nios2_oci_im" for hierarchy "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_im:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_im" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v Line: 2694
Info (12128): Elaborating entity "NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg" for hierarchy "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v Line: 2713
Info (12128): Elaborating entity "NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem" for hierarchy "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v Line: 2733
Info (12128): Elaborating entity "NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram_module" for hierarchy "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v Line: 2353
Info (12128): Elaborating entity "altsyncram" for hierarchy "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v Line: 2177
Info (12130): Elaborated megafunction instantiation "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v Line: 2177
Info (12133): Instantiated megafunction "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter: File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v Line: 2177
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf
    Info (12023): Found entity 1: altsyncram_qid1 File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/altsyncram_qid1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_qid1" for hierarchy "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper" for hierarchy "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v Line: 2835
Info (12128): Elaborating entity "NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck" for hierarchy "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 162
Info (12128): Elaborating entity "NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk" for hierarchy "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 182
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:NIOS_UART_nios2_gen2_0_cpu_debug_slave_phy" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 212
Info (12130): Elaborated megafunction instantiation "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:NIOS_UART_nios2_gen2_0_cpu_debug_slave_phy" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 212
Info (12133): Instantiated megafunction "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:NIOS_UART_nios2_gen2_0_cpu_debug_slave_phy" with the following parameter: File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 212
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:NIOS_UART_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12131): Elaborated megafunction instantiation "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:NIOS_UART_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:NIOS_UART_nios2_gen2_0_cpu_debug_slave_phy" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:NIOS_UART_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 415
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:NIOS_UART_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "NIOS_UART_on_chip_mem" for hierarchy "NIOS_UART:u0|NIOS_UART_on_chip_mem:on_chip_mem" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/NIOS_UART.v Line: 115
Info (12128): Elaborating entity "altsyncram" for hierarchy "NIOS_UART:u0|NIOS_UART_on_chip_mem:on_chip_mem|altsyncram:the_altsyncram" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_on_chip_mem.v Line: 101
Info (12130): Elaborated megafunction instantiation "NIOS_UART:u0|NIOS_UART_on_chip_mem:on_chip_mem|altsyncram:the_altsyncram" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_on_chip_mem.v Line: 101
Info (12133): Instantiated megafunction "NIOS_UART:u0|NIOS_UART_on_chip_mem:on_chip_mem|altsyncram:the_altsyncram" with the following parameter: File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_on_chip_mem.v Line: 101
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "onchip_mem.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "17920"
    Info (12134): Parameter "numwords_a" = "17920"
    Info (12134): Parameter "numwords_b" = "8960"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "64"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "width_byteena_b" = "8"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "widthad_b" = "14"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_he82.tdf
    Info (12023): Found entity 1: altsyncram_he82 File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/altsyncram_he82.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_he82" for hierarchy "NIOS_UART:u0|NIOS_UART_on_chip_mem:on_chip_mem|altsyncram:the_altsyncram|altsyncram_he82:auto_generated" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Critical Warning (127003): Can't find Memory Initialization File or Hexadecimal (Intel-Format) File C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/onchip_mem.hex -- setting all initial values to 0 File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_on_chip_mem.v Line: 101
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_0na.tdf
    Info (12023): Found entity 1: decode_0na File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/decode_0na.tdf Line: 23
Info (12128): Elaborating entity "decode_0na" for hierarchy "NIOS_UART:u0|NIOS_UART_on_chip_mem:on_chip_mem|altsyncram:the_altsyncram|altsyncram_he82:auto_generated|decode_0na:decode2" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/altsyncram_he82.tdf Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_tib.tdf
    Info (12023): Found entity 1: mux_tib File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/mux_tib.tdf Line: 23
Info (12128): Elaborating entity "mux_tib" for hierarchy "NIOS_UART:u0|NIOS_UART_on_chip_mem:on_chip_mem|altsyncram:the_altsyncram|altsyncram_he82:auto_generated|mux_tib:mux4" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/altsyncram_he82.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_2jb.tdf
    Info (12023): Found entity 1: mux_2jb File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/mux_2jb.tdf Line: 23
Info (12128): Elaborating entity "mux_2jb" for hierarchy "NIOS_UART:u0|NIOS_UART_on_chip_mem:on_chip_mem|altsyncram:the_altsyncram|altsyncram_he82:auto_generated|mux_2jb:mux5" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/altsyncram_he82.tdf Line: 57
Info (12128): Elaborating entity "NIOS_UART_uart_0" for hierarchy "NIOS_UART:u0|NIOS_UART_uart_0:uart_0" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/NIOS_UART.v Line: 130
Info (12128): Elaborating entity "NIOS_UART_uart_0_tx" for hierarchy "NIOS_UART:u0|NIOS_UART_uart_0:uart_0|NIOS_UART_uart_0_tx:the_NIOS_UART_uart_0_tx" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_uart_0.v Line: 867
Info (12128): Elaborating entity "NIOS_UART_uart_0_rx" for hierarchy "NIOS_UART:u0|NIOS_UART_uart_0:uart_0|NIOS_UART_uart_0_rx:the_NIOS_UART_uart_0_rx" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_uart_0.v Line: 885
Info (12128): Elaborating entity "NIOS_UART_uart_0_rx_stimulus_source" for hierarchy "NIOS_UART:u0|NIOS_UART_uart_0:uart_0|NIOS_UART_uart_0_rx:the_NIOS_UART_uart_0_rx|NIOS_UART_uart_0_rx_stimulus_source:the_NIOS_UART_uart_0_rx_stimulus_source" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_uart_0.v Line: 366
Info (12128): Elaborating entity "NIOS_UART_uart_0_regs" for hierarchy "NIOS_UART:u0|NIOS_UART_uart_0:uart_0|NIOS_UART_uart_0_regs:the_NIOS_UART_uart_0_regs" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_uart_0.v Line: 916
Info (12128): Elaborating entity "NIOS_UART_mm_interconnect_0" for hierarchy "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/NIOS_UART.v Line: 170
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v Line: 359
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v Line: 419
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v Line: 483
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v Line: 547
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:on_chip_mem_s1_translator" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v Line: 611
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v Line: 692
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v Line: 773
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v Line: 857
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v Line: 898
Info (12128): Elaborating entity "NIOS_UART_mm_interconnect_0_router" for hierarchy "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_router:router" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v Line: 1164
Info (12128): Elaborating entity "NIOS_UART_mm_interconnect_0_router_default_decode" for hierarchy "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_router:router|NIOS_UART_mm_interconnect_0_router_default_decode:the_default_decode" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_router.sv Line: 181
Info (12128): Elaborating entity "NIOS_UART_mm_interconnect_0_router_001" for hierarchy "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_router_001:router_001" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v Line: 1180
Info (12128): Elaborating entity "NIOS_UART_mm_interconnect_0_router_001_default_decode" for hierarchy "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_router_001:router_001|NIOS_UART_mm_interconnect_0_router_001_default_decode:the_default_decode" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_router_001.sv Line: 180
Info (12128): Elaborating entity "NIOS_UART_mm_interconnect_0_router_002" for hierarchy "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_router_002:router_002" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v Line: 1196
Info (12128): Elaborating entity "NIOS_UART_mm_interconnect_0_router_002_default_decode" for hierarchy "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_router_002:router_002|NIOS_UART_mm_interconnect_0_router_002_default_decode:the_default_decode" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_router_002.sv Line: 178
Info (12128): Elaborating entity "NIOS_UART_mm_interconnect_0_router_003" for hierarchy "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_router_003:router_003" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v Line: 1212
Info (12128): Elaborating entity "NIOS_UART_mm_interconnect_0_router_003_default_decode" for hierarchy "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_router_003:router_003|NIOS_UART_mm_interconnect_0_router_003_default_decode:the_default_decode" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_router_003.sv Line: 173
Info (12128): Elaborating entity "NIOS_UART_mm_interconnect_0_cmd_demux" for hierarchy "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_cmd_demux:cmd_demux" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v Line: 1257
Info (12128): Elaborating entity "NIOS_UART_mm_interconnect_0_cmd_demux_001" for hierarchy "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_cmd_demux_001:cmd_demux_001" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v Line: 1280
Info (12128): Elaborating entity "NIOS_UART_mm_interconnect_0_cmd_mux" for hierarchy "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_cmd_mux:cmd_mux" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v Line: 1303
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_cmd_mux.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "NIOS_UART_mm_interconnect_0_cmd_mux_001" for hierarchy "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_cmd_mux_001:cmd_mux_001" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v Line: 1320
Info (12128): Elaborating entity "NIOS_UART_mm_interconnect_0_rsp_demux_001" for hierarchy "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_rsp_demux_001:rsp_demux_001" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v Line: 1383
Info (12128): Elaborating entity "NIOS_UART_mm_interconnect_0_rsp_mux" for hierarchy "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_rsp_mux:rsp_mux" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v Line: 1435
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_rsp_mux.sv Line: 326
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "NIOS_UART_mm_interconnect_0_rsp_mux_001" for hierarchy "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_rsp_mux_001:rsp_mux_001" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v Line: 1458
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_rsp_mux_001.sv Line: 310
Info (12128): Elaborating entity "NIOS_UART_mm_interconnect_0_avalon_st_adapter" for hierarchy "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v Line: 1487
Info (12128): Elaborating entity "NIOS_UART_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|NIOS_UART_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "NIOS_UART_irq_mapper" for hierarchy "NIOS_UART:u0|NIOS_UART_irq_mapper:irq_mapper" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/NIOS_UART.v Line: 177
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "NIOS_UART:u0|altera_reset_controller:rst_controller" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/NIOS_UART.v Line: 240
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "NIOS_UART:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "NIOS_UART:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "NIOS_UART:u0|altera_reset_controller:rst_controller_001" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/NIOS_UART.v Line: 303
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_iup.tdf
    Info (12023): Found entity 1: sld_ela_trigger_iup File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/sld_ela_trigger_iup.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_reserved_serdes_sys_channel_rx_verification_1_cbae.v
    Info (12023): Found entity 1: sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/sld_reserved_serdes_sys_channel_rx_verification_1_cbae.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_oh84.tdf
    Info (12023): Found entity 1: altsyncram_oh84 File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/altsyncram_oh84.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_dlc.tdf
    Info (12023): Found entity 1: mux_dlc File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/mux_dlc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/decode_vnf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_f9i.tdf
    Info (12023): Found entity 1: cntr_f9i File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/cntr_f9i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_e9c.tdf
    Info (12023): Found entity 1: cmpr_e9c File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/cmpr_e9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_22j.tdf
    Info (12023): Found entity 1: cntr_22j File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/cntr_22j.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_89i.tdf
    Info (12023): Found entity 1: cntr_89i File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/cntr_89i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf
    Info (12023): Found entity 1: cmpr_d9c File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/cmpr_d9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/cntr_kri.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/cmpr_99c.tdf Line: 23
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "channel_rx_verification"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2024.03.13.10:14:49 Progress: Loading sldebe3d027/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldebe3d027/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/ip/sldebe3d027/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 142
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "TX:transmitter|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|q_a[0]" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/altsyncram_2rm1.tdf Line: 39
        Warning (14320): Synthesized away node "TX:transmitter|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|q_a[1]" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/altsyncram_2rm1.tdf Line: 62
        Warning (14320): Synthesized away node "TX:transmitter|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|q_a[2]" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/altsyncram_2rm1.tdf Line: 85
        Warning (14320): Synthesized away node "TX:transmitter|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|q_a[3]" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/altsyncram_2rm1.tdf Line: 108
        Warning (14320): Synthesized away node "TX:transmitter|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|q_a[4]" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/altsyncram_2rm1.tdf Line: 131
        Warning (14320): Synthesized away node "TX:transmitter|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|q_a[5]" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/altsyncram_2rm1.tdf Line: 154
        Warning (14320): Synthesized away node "TX:transmitter|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|q_a[6]" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/altsyncram_2rm1.tdf Line: 177
        Warning (14320): Synthesized away node "TX:transmitter|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|q_a[7]" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/altsyncram_2rm1.tdf Line: 200
        Warning (14320): Synthesized away node "TX:transmitter|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|q_a[8]" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/altsyncram_2rm1.tdf Line: 223
        Warning (14320): Synthesized away node "TX:transmitter|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|q_a[9]" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/altsyncram_2rm1.tdf Line: 246
        Warning (14320): Synthesized away node "TX:transmitter|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|q_a[10]" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/altsyncram_2rm1.tdf Line: 269
        Warning (14320): Synthesized away node "TX:transmitter|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|q_a[11]" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/altsyncram_2rm1.tdf Line: 292
        Warning (14320): Synthesized away node "TX:transmitter|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|q_a[12]" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/altsyncram_2rm1.tdf Line: 315
        Warning (14320): Synthesized away node "TX:transmitter|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|q_a[13]" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/altsyncram_2rm1.tdf Line: 338
        Warning (14320): Synthesized away node "TX:transmitter|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|q_a[14]" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/altsyncram_2rm1.tdf Line: 361
        Warning (14320): Synthesized away node "TX:transmitter|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|q_a[15]" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/altsyncram_2rm1.tdf Line: 384
        Warning (14320): Synthesized away node "TX:transmitter|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|q_a[16]" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/altsyncram_2rm1.tdf Line: 407
        Warning (14320): Synthesized away node "TX:transmitter|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|q_a[17]" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/altsyncram_2rm1.tdf Line: 430
        Warning (14320): Synthesized away node "TX:transmitter|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|q_a[18]" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/altsyncram_2rm1.tdf Line: 453
        Warning (14320): Synthesized away node "TX:transmitter|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|q_a[19]" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/altsyncram_2rm1.tdf Line: 476
        Warning (14320): Synthesized away node "TX:transmitter|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|q_a[20]" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/altsyncram_2rm1.tdf Line: 499
        Warning (14320): Synthesized away node "TX:transmitter|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|q_a[21]" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/altsyncram_2rm1.tdf Line: 522
        Warning (14320): Synthesized away node "TX:transmitter|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|q_a[22]" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/altsyncram_2rm1.tdf Line: 545
        Warning (14320): Synthesized away node "TX:transmitter|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|q_a[23]" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/altsyncram_2rm1.tdf Line: 568
        Warning (14320): Synthesized away node "TX:transmitter|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|q_a[24]" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/altsyncram_2rm1.tdf Line: 591
        Warning (14320): Synthesized away node "TX:transmitter|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|q_a[25]" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/altsyncram_2rm1.tdf Line: 614
        Warning (14320): Synthesized away node "TX:transmitter|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|q_a[26]" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/altsyncram_2rm1.tdf Line: 637
        Warning (14320): Synthesized away node "TX:transmitter|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|q_a[27]" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/altsyncram_2rm1.tdf Line: 660
        Warning (14320): Synthesized away node "TX:transmitter|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|q_a[28]" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/altsyncram_2rm1.tdf Line: 683
        Warning (14320): Synthesized away node "TX:transmitter|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|q_a[29]" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/altsyncram_2rm1.tdf Line: 706
        Warning (14320): Synthesized away node "TX:transmitter|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|q_a[30]" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/altsyncram_2rm1.tdf Line: 729
        Warning (14320): Synthesized away node "TX:transmitter|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|q_a[31]" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/altsyncram_2rm1.tdf Line: 752
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX0[0]" is stuck at GND File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv Line: 11
    Warning (13410): Pin "HEX0[1]" is stuck at GND File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv Line: 11
    Warning (13410): Pin "HEX0[2]" is stuck at GND File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv Line: 11
    Warning (13410): Pin "HEX0[3]" is stuck at GND File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv Line: 11
    Warning (13410): Pin "HEX0[4]" is stuck at GND File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv Line: 11
    Warning (13410): Pin "HEX0[5]" is stuck at GND File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv Line: 11
    Warning (13410): Pin "HEX0[6]" is stuck at GND File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv Line: 11
    Warning (13410): Pin "HEX1[0]" is stuck at GND File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv Line: 12
    Warning (13410): Pin "HEX1[1]" is stuck at GND File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv Line: 12
    Warning (13410): Pin "HEX1[2]" is stuck at GND File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv Line: 12
    Warning (13410): Pin "HEX1[3]" is stuck at GND File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv Line: 12
    Warning (13410): Pin "HEX1[4]" is stuck at GND File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv Line: 12
    Warning (13410): Pin "HEX1[5]" is stuck at GND File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv Line: 12
    Warning (13410): Pin "HEX1[6]" is stuck at GND File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv Line: 12
    Warning (13410): Pin "HEX2[0]" is stuck at GND File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv Line: 13
    Warning (13410): Pin "HEX2[1]" is stuck at GND File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv Line: 13
    Warning (13410): Pin "HEX2[2]" is stuck at GND File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv Line: 13
    Warning (13410): Pin "HEX2[3]" is stuck at GND File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv Line: 13
    Warning (13410): Pin "HEX2[4]" is stuck at GND File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv Line: 13
    Warning (13410): Pin "HEX2[5]" is stuck at GND File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv Line: 13
    Warning (13410): Pin "HEX2[6]" is stuck at GND File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv Line: 13
    Warning (13410): Pin "HEX3[0]" is stuck at GND File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv Line: 14
    Warning (13410): Pin "HEX3[1]" is stuck at GND File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv Line: 14
    Warning (13410): Pin "HEX3[2]" is stuck at GND File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv Line: 14
    Warning (13410): Pin "HEX3[3]" is stuck at GND File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv Line: 14
    Warning (13410): Pin "HEX3[4]" is stuck at GND File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv Line: 14
    Warning (13410): Pin "HEX3[5]" is stuck at GND File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv Line: 14
    Warning (13410): Pin "HEX3[6]" is stuck at GND File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv Line: 14
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 27 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored 19 assignments for entity "channel" -- entity does not exist in design
Warning (20013): Ignored 24 assignments for entity "de1soc_top" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity de1soc_top -section_id Top was ignored
Info (144001): Generated suppressed messages file C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/output_files/SerDes_Sys.map.smsg
Critical Warning (35025): Partially connected in-system debug instance "channel_rx_verification" to 109 of its 127 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 18 missing sources or connections.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 12 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance pll:G100MHz|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Warning (21074): Design contains 12 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[2]" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv Line: 19
    Warning (15610): No output dependent on input pin "KEY[3]" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv Line: 19
    Warning (15610): No output dependent on input pin "SW[0]" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv Line: 27
    Warning (15610): No output dependent on input pin "SW[1]" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv Line: 27
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv Line: 27
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv Line: 27
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv Line: 27
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv Line: 27
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv Line: 27
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv Line: 27
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv Line: 27
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv Line: 27
Info (21057): Implemented 5952 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 19 input pins
    Info (21059): Implemented 30 output pins
    Info (21061): Implemented 5178 logic cells
    Info (21064): Implemented 719 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 4 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 127 warnings
    Info: Peak virtual memory: 5109 megabytes
    Info: Processing ended: Wed Mar 13 10:15:13 2024
    Info: Elapsed time: 00:00:38
    Info: Total CPU time (on all processors): 00:00:37


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/output_files/SerDes_Sys.map.smsg.


