INFO: [VRFC 10-163] Analyzing VHDL file "/home/rupambora/VLSI_System_Design_ECE2324_LAB/VLSI_System_Design_ECE2324_LAB.srcs/sources_1/new/and_gate.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'and_gate'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/rupambora/VLSI_System_Design_ECE2324_LAB/VLSI_System_Design_ECE2324_LAB.srcs/sources_1/new/full_adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'full_adder'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/rupambora/VLSI_System_Design_ECE2324_LAB/VLSI_System_Design_ECE2324_LAB.srcs/sources_1/new/half_adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'half_adder'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/rupambora/VLSI_System_Design_ECE2324_LAB/VLSI_System_Design_ECE2324_LAB.srcs/sources_1/new/or_gate.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'or_gate'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/rupambora/VLSI_System_Design_ECE2324_LAB/VLSI_System_Design_ECE2324_LAB.srcs/sources_1/new/xor_gate.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'xor_gate'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/rupambora/VLSI_System_Design_ECE2324_LAB/VLSI_System_Design_ECE2324_LAB.srcs/sources_1/new/subtractor_4bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'subtractor_4bit'
