$date
	Sat Oct 22 23:31:17 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#797558
b11110 &
b11110 %
1$
b11110 !
1"
#797559
0"
#797562
b1111 &
b1111 %
#797566
b101110 &
b101110 %
#797570
b10111 &
b10111 %
#797574
b1000110 &
b1000110 %
#797578
b100011 &
b100011 %
#797582
b1101010 &
b1101010 %
#797586
b110101 &
b110101 %
#797590
b10100000 &
b10100000 %
#797594
b1010000 &
b1010000 %
#797598
b101000 &
b101000 %
#797602
b10100 &
b10100 %
#797606
b1010 &
b1010 %
#797610
b101 &
b101 %
#797614
b10000 &
b10000 %
#797618
b1000 &
b1000 %
#797622
b100 &
b100 %
#797626
b10 &
b10 %
#797630
b1 &
1#
b1 %
#797634
b0 &
b0 %
0#
0$
#1774805
b11000 !
1"
#1774806
b11000 &
b11000 %
1$
#1774807
0"
#1774810
b1100 &
b1100 %
#1774814
b110 &
b110 %
#1774818
b11 &
b11 %
#1774822
b1010 &
b1010 %
#1774826
b101 &
b101 %
#1774830
b10000 &
b10000 %
#1774834
b1000 &
b1000 %
#1774838
b100 &
b100 %
#1774842
b10 &
b10 %
#1774846
b1 &
1#
b1 %
#1774850
b0 &
b0 %
0#
0$
#2809583
b1000 !
1"
#2809586
b1000 &
b1000 %
1$
#2809587
0"
#2809590
b100 &
b100 %
#2809594
b10 &
b10 %
#2809598
b1 &
1#
b1 %
#2809602
b0 &
b0 %
0#
0$
#4500012
