#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Tue Sep  5 13:07:41 2023
# Process ID: 5908
# Current directory: E:/TsetlinMachine/tsetlin_multiple_images_inference.runs/design1_direct_inference_bram_inter_0_0_synth_1
# Command line: vivado.exe -log design1_direct_inference_bram_inter_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design1_direct_inference_bram_inter_0_0.tcl
# Log file: E:/TsetlinMachine/tsetlin_multiple_images_inference.runs/design1_direct_inference_bram_inter_0_0_synth_1/design1_direct_inference_bram_inter_0_0.vds
# Journal file: E:/TsetlinMachine/tsetlin_multiple_images_inference.runs/design1_direct_inference_bram_inter_0_0_synth_1\vivado.jou
# Running On: LAPTOP-LQMFOCT1, OS: Windows, CPU Frequency: 2496 MHz, CPU Physical cores: 4, Host memory: 16945 MB
#-----------------------------------------------------------
source design1_direct_inference_bram_inter_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 1461.406 ; gain = 161.070
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2023.1/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design1_direct_inference_bram_inter_0_0
Command: synth_design -top design1_direct_inference_bram_inter_0_0 -part xc7z020clg484-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 19728
INFO: [Synth 8-11241] undeclared symbol 'clause_change', assumed default net type 'wire' [E:/TsetlinMachine/tsetlin_multiple_images_inference.srcs/sources_1/imports/Vivado Projects/clause_class_decoding.v:40]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:21 . Memory (MB): peak = 2314.238 ; gain = 410.371
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design1_direct_inference_bram_inter_0_0' [e:/TsetlinMachine/tsetlin_multiple_images_inference.gen/sources_1/bd/design1_direct/ip/design1_direct_inference_bram_inter_0_0/synth/design1_direct_inference_bram_inter_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'inference_bram_interface' [E:/TsetlinMachine/tsetlin_multiple_images_inference.srcs/sources_1/imports/Vivado Projects/inference_bram_interface.v:23]
INFO: [Synth 8-6157] synthesizing module 'include_only_inference' [E:/TsetlinMachine/tsetlin_multiple_images_inference.srcs/sources_1/imports/Vivado Projects/include_only_inference.v:23]
INFO: [Synth 8-6157] synthesizing module 'clause_and_sum' [E:/TsetlinMachine/tsetlin_multiple_images_inference.srcs/sources_1/imports/Vivado Projects/clause_and_sum.v:23]
INFO: [Synth 8-6157] synthesizing module 'clause_class_decoding' [E:/TsetlinMachine/tsetlin_multiple_images_inference.srcs/sources_1/imports/Vivado Projects/clause_class_decoding.v:23]
INFO: [Synth 8-6157] synthesizing module 'literal_generation' [E:/TsetlinMachine/tsetlin_multiple_images_inference.srcs/sources_1/imports/Vivado Projects/literal_generation.v:4]
INFO: [Synth 8-6155] done synthesizing module 'literal_generation' (0#1) [E:/TsetlinMachine/tsetlin_multiple_images_inference.srcs/sources_1/imports/Vivado Projects/literal_generation.v:4]
INFO: [Synth 8-6157] synthesizing module 'clause_class_compare' [E:/TsetlinMachine/tsetlin_multiple_images_inference.srcs/sources_1/imports/Vivado Projects/clause_compute.v:19]
INFO: [Synth 8-6155] done synthesizing module 'clause_class_compare' (0#1) [E:/TsetlinMachine/tsetlin_multiple_images_inference.srcs/sources_1/imports/Vivado Projects/clause_compute.v:19]
INFO: [Synth 8-6155] done synthesizing module 'clause_class_decoding' (0#1) [E:/TsetlinMachine/tsetlin_multiple_images_inference.srcs/sources_1/imports/Vivado Projects/clause_class_decoding.v:23]
INFO: [Synth 8-6157] synthesizing module 'summation' [E:/TsetlinMachine/tsetlin_multiple_images_inference.srcs/sources_1/imports/Vivado Projects/summation.v:23]
INFO: [Synth 8-6155] done synthesizing module 'summation' (0#1) [E:/TsetlinMachine/tsetlin_multiple_images_inference.srcs/sources_1/imports/Vivado Projects/summation.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clause_and_sum' (0#1) [E:/TsetlinMachine/tsetlin_multiple_images_inference.srcs/sources_1/imports/Vivado Projects/clause_and_sum.v:23]
INFO: [Synth 8-6157] synthesizing module 'class_predictor' [E:/TsetlinMachine/tsetlin_multiple_images_inference.srcs/sources_1/imports/Vivado Projects/class_predictor.v:6]
INFO: [Synth 8-6155] done synthesizing module 'class_predictor' (0#1) [E:/TsetlinMachine/tsetlin_multiple_images_inference.srcs/sources_1/imports/Vivado Projects/class_predictor.v:6]
INFO: [Synth 8-6155] done synthesizing module 'include_only_inference' (0#1) [E:/TsetlinMachine/tsetlin_multiple_images_inference.srcs/sources_1/imports/Vivado Projects/include_only_inference.v:23]
INFO: [Synth 8-6155] done synthesizing module 'inference_bram_interface' (0#1) [E:/TsetlinMachine/tsetlin_multiple_images_inference.srcs/sources_1/imports/Vivado Projects/inference_bram_interface.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design1_direct_inference_bram_inter_0_0' (0#1) [e:/TsetlinMachine/tsetlin_multiple_images_inference.gen/sources_1/bd/design1_direct/ip/design1_direct_inference_bram_inter_0_0/synth/design1_direct_inference_bram_inter_0_0.v:53]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2410.539 ; gain = 506.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2410.539 ; gain = 506.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2410.539 ; gain = 506.672
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.068 . Memory (MB): peak = 2410.539 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2467.891 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.750 . Memory (MB): peak = 2471.395 ; gain = 3.504
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:26 ; elapsed = 00:00:47 . Memory (MB): peak = 2471.395 ; gain = 567.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:26 ; elapsed = 00:00:48 . Memory (MB): peak = 2471.395 ; gain = 567.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:48 . Memory (MB): peak = 2471.395 ; gain = 567.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:49 . Memory (MB): peak = 2471.395 ; gain = 567.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   32 Bit       Adders := 8     
+---Registers : 
	               32 Bit    Registers := 16    
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 25    
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input    8 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 17    
	   3 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:57 . Memory (MB): peak = 2471.395 ; gain = 567.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:43 ; elapsed = 00:01:10 . Memory (MB): peak = 2471.395 ; gain = 567.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:43 ; elapsed = 00:01:10 . Memory (MB): peak = 2471.395 ; gain = 567.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:44 ; elapsed = 00:01:11 . Memory (MB): peak = 2471.395 ; gain = 567.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:53 ; elapsed = 00:01:23 . Memory (MB): peak = 2471.395 ; gain = 567.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:53 ; elapsed = 00:01:23 . Memory (MB): peak = 2471.395 ; gain = 567.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:53 ; elapsed = 00:01:24 . Memory (MB): peak = 2471.395 ; gain = 567.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:53 ; elapsed = 00:01:24 . Memory (MB): peak = 2471.395 ; gain = 567.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:53 ; elapsed = 00:01:24 . Memory (MB): peak = 2471.395 ; gain = 567.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:53 ; elapsed = 00:01:24 . Memory (MB): peak = 2471.395 ; gain = 567.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |   233|
|2     |LUT1   |     3|
|3     |LUT2   |   752|
|4     |LUT3   |    18|
|5     |LUT4   |   285|
|6     |LUT5   |    12|
|7     |LUT6   |    11|
|8     |FDCE   |  1069|
|9     |FDRE   |    48|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:53 ; elapsed = 00:01:24 . Memory (MB): peak = 2471.395 ; gain = 567.527
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:36 ; elapsed = 00:01:15 . Memory (MB): peak = 2471.395 ; gain = 506.672
Synthesis Optimization Complete : Time (s): cpu = 00:00:53 ; elapsed = 00:01:24 . Memory (MB): peak = 2471.395 ; gain = 567.527
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 2471.395 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 233 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2471.395 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: e024908
INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:01 ; elapsed = 00:01:43 . Memory (MB): peak = 2471.395 ; gain = 971.633
INFO: [Common 17-1381] The checkpoint 'E:/TsetlinMachine/tsetlin_multiple_images_inference.runs/design1_direct_inference_bram_inter_0_0_synth_1/design1_direct_inference_bram_inter_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design1_direct_inference_bram_inter_0_0, cache-ID = 70cb25ec3bf4dfeb
INFO: [Coretcl 2-1174] Renamed 22 cell refs.
INFO: [Common 17-1381] The checkpoint 'E:/TsetlinMachine/tsetlin_multiple_images_inference.runs/design1_direct_inference_bram_inter_0_0_synth_1/design1_direct_inference_bram_inter_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design1_direct_inference_bram_inter_0_0_utilization_synth.rpt -pb design1_direct_inference_bram_inter_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Sep  5 13:10:00 2023...
