--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4406 paths analyzed, 209 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.712ns.
--------------------------------------------------------------------------------
Slack:                  13.288ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond/M_ctr_q_14 (FF)
  Destination:          tester/testCounter/M_ctr_q_26_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.571ns (Levels of Logic = 5)
  Clock Path Skew:      -0.106ns (0.717 - 0.823)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond/M_ctr_q_14 to tester/testCounter/M_ctr_q_26_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y48.CQ       Tcko                  0.476   button_cond/M_ctr_q[15]
                                                       button_cond/M_ctr_q_14
    SLICE_X3Y46.C2       net (fanout=2)        0.960   button_cond/M_ctr_q[14]
    SLICE_X3Y46.C        Tilo                  0.259   out1
                                                       button_cond/out2
    SLICE_X3Y46.A2       net (fanout=3)        0.554   out1
    SLICE_X3Y46.A        Tilo                  0.259   out1
                                                       edge_detect/out1
    SLICE_X5Y31.B5       net (fanout=4)        1.753   M_edge_detect_out
    SLICE_X5Y31.B        Tilo                  0.259   M_tester_caseNum[3]
                                                       tester/testCounter/M_ctr_q[29]_PWR_7_o_equal_2_o_06
    SLICE_X8Y31.A4       net (fanout=15)       0.880   tester/testCounter/M_ctr_q[29]_PWR_7_o_equal_2_o_0
    SLICE_X8Y31.A        Tilo                  0.254   M_ctr_q_27_4
                                                       tester/testCounter/M_ctr_q_26_rstpot
    SLICE_X8Y31.A2       net (fanout=1)        0.717   tester/testCounter/M_ctr_q_26_rstpot
    SLICE_X8Y31.CLK      Tas                   0.200   M_ctr_q_27_4
                                                       tester/testCounter/M_ctr_q_26_rstpot_rt
                                                       tester/testCounter/M_ctr_q_26_3
    -------------------------------------------------  ---------------------------
    Total                                      6.571ns (1.707ns logic, 4.864ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack:                  13.320ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/testCounter/M_ctr_q_28_1 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.627ns (Levels of Logic = 5)
  Clock Path Skew:      -0.018ns (0.322 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/testCounter/M_ctr_q_28_1 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y34.AQ       Tcko                  0.525   tester/M_ctr_q_28_3
                                                       tester/testCounter/M_ctr_q_28_1
    SLICE_X6Y34.B2       net (fanout=1)        0.834   tester/M_ctr_q_28_1
    SLICE_X6Y34.BMUX     Topbb                 0.428   tester/Maddsub_n0031_5
                                                       tester/Maddsub_n0031_Madd1_lut<3>
                                                       tester/Maddsub_n0031_Madd1_xor<5>
    SLICE_X8Y37.C3       net (fanout=11)       1.408   tester/Maddsub_n0031_3
    SLICE_X8Y37.C        Tilo                  0.255   tester/N20
                                                       tester/Mmux_alufn14_SW1
    SLICE_X8Y37.A1       net (fanout=2)        0.573   tester/N19
    SLICE_X8Y37.A        Tilo                  0.254   tester/N20
                                                       tester/Mmux_alufn14_1
    SLICE_X6Y38.A2       net (fanout=1)        0.947   Mmux_alufn14
    SLICE_X6Y38.A        Tilo                  0.235   M_state_q_FSM_FFd2
                                                       alu16/Mmux_err11
    SLICE_X6Y38.B3       net (fanout=2)        0.819   M_alu16_err
    SLICE_X6Y38.CLK      Tas                   0.349   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd1-In1
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      6.627ns (2.046ns logic, 4.581ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack:                  13.396ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond/M_ctr_q_14 (FF)
  Destination:          tester/testCounter/M_ctr_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.463ns (Levels of Logic = 4)
  Clock Path Skew:      -0.106ns (0.717 - 0.823)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond/M_ctr_q_14 to tester/testCounter/M_ctr_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y48.CQ       Tcko                  0.476   button_cond/M_ctr_q[15]
                                                       button_cond/M_ctr_q_14
    SLICE_X3Y46.C2       net (fanout=2)        0.960   button_cond/M_ctr_q[14]
    SLICE_X3Y46.C        Tilo                  0.259   out1
                                                       button_cond/out2
    SLICE_X3Y46.A2       net (fanout=3)        0.554   out1
    SLICE_X3Y46.A        Tilo                  0.259   out1
                                                       edge_detect/out1
    SLICE_X5Y31.B5       net (fanout=4)        1.753   M_edge_detect_out
    SLICE_X5Y31.B        Tilo                  0.259   M_tester_caseNum[3]
                                                       tester/testCounter/M_ctr_q[29]_PWR_7_o_equal_2_o_06
    SLICE_X8Y31.D6       net (fanout=15)       0.714   tester/testCounter/M_ctr_q[29]_PWR_7_o_equal_2_o_0
    SLICE_X8Y31.D        Tilo                  0.254   M_ctr_q_27_4
                                                       tester/testCounter/M_ctr_q_27_rstpot
    SLICE_X8Y31.BX       net (fanout=1)        0.890   tester/testCounter/M_ctr_q_27_rstpot
    SLICE_X8Y31.CLK      Tdick                 0.085   M_ctr_q_27_4
                                                       tester/testCounter/M_ctr_q_27
    -------------------------------------------------  ---------------------------
    Total                                      6.463ns (1.592ns logic, 4.871ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack:                  13.481ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond/M_ctr_q_16 (FF)
  Destination:          tester/testCounter/M_ctr_q_26_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.378ns (Levels of Logic = 5)
  Clock Path Skew:      -0.106ns (0.717 - 0.823)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond/M_ctr_q_16 to tester/testCounter/M_ctr_q_26_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y49.AQ       Tcko                  0.476   button_cond/M_ctr_q[19]
                                                       button_cond/M_ctr_q_16
    SLICE_X3Y46.C3       net (fanout=2)        0.767   button_cond/M_ctr_q[16]
    SLICE_X3Y46.C        Tilo                  0.259   out1
                                                       button_cond/out2
    SLICE_X3Y46.A2       net (fanout=3)        0.554   out1
    SLICE_X3Y46.A        Tilo                  0.259   out1
                                                       edge_detect/out1
    SLICE_X5Y31.B5       net (fanout=4)        1.753   M_edge_detect_out
    SLICE_X5Y31.B        Tilo                  0.259   M_tester_caseNum[3]
                                                       tester/testCounter/M_ctr_q[29]_PWR_7_o_equal_2_o_06
    SLICE_X8Y31.A4       net (fanout=15)       0.880   tester/testCounter/M_ctr_q[29]_PWR_7_o_equal_2_o_0
    SLICE_X8Y31.A        Tilo                  0.254   M_ctr_q_27_4
                                                       tester/testCounter/M_ctr_q_26_rstpot
    SLICE_X8Y31.A2       net (fanout=1)        0.717   tester/testCounter/M_ctr_q_26_rstpot
    SLICE_X8Y31.CLK      Tas                   0.200   M_ctr_q_27_4
                                                       tester/testCounter/M_ctr_q_26_rstpot_rt
                                                       tester/testCounter/M_ctr_q_26_3
    -------------------------------------------------  ---------------------------
    Total                                      6.378ns (1.707ns logic, 4.671ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack:                  13.503ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond/M_ctr_q_15 (FF)
  Destination:          tester/testCounter/M_ctr_q_26_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.356ns (Levels of Logic = 5)
  Clock Path Skew:      -0.106ns (0.717 - 0.823)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond/M_ctr_q_15 to tester/testCounter/M_ctr_q_26_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y48.DQ       Tcko                  0.476   button_cond/M_ctr_q[15]
                                                       button_cond/M_ctr_q_15
    SLICE_X3Y46.C1       net (fanout=2)        0.745   button_cond/M_ctr_q[15]
    SLICE_X3Y46.C        Tilo                  0.259   out1
                                                       button_cond/out2
    SLICE_X3Y46.A2       net (fanout=3)        0.554   out1
    SLICE_X3Y46.A        Tilo                  0.259   out1
                                                       edge_detect/out1
    SLICE_X5Y31.B5       net (fanout=4)        1.753   M_edge_detect_out
    SLICE_X5Y31.B        Tilo                  0.259   M_tester_caseNum[3]
                                                       tester/testCounter/M_ctr_q[29]_PWR_7_o_equal_2_o_06
    SLICE_X8Y31.A4       net (fanout=15)       0.880   tester/testCounter/M_ctr_q[29]_PWR_7_o_equal_2_o_0
    SLICE_X8Y31.A        Tilo                  0.254   M_ctr_q_27_4
                                                       tester/testCounter/M_ctr_q_26_rstpot
    SLICE_X8Y31.A2       net (fanout=1)        0.717   tester/testCounter/M_ctr_q_26_rstpot
    SLICE_X8Y31.CLK      Tas                   0.200   M_ctr_q_27_4
                                                       tester/testCounter/M_ctr_q_26_rstpot_rt
                                                       tester/testCounter/M_ctr_q_26_3
    -------------------------------------------------  ---------------------------
    Total                                      6.356ns (1.707ns logic, 4.649ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack:                  13.515ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/testCounter/M_ctr_q_26_1 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.410ns (Levels of Logic = 5)
  Clock Path Skew:      -0.040ns (0.714 - 0.754)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/testCounter/M_ctr_q_26_1 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y31.BQ       Tcko                  0.430   tester/M_testCounter_value[2]
                                                       tester/testCounter/M_ctr_q_26_1
    SLICE_X6Y34.A5       net (fanout=1)        0.621   tester/M_testCounter_value[0]
    SLICE_X6Y34.BMUX     Topab                 0.519   tester/Maddsub_n0031_5
                                                       tester/Maddsub_n0031_Madd1_lut<2>
                                                       tester/Maddsub_n0031_Madd1_xor<5>
    SLICE_X8Y37.C3       net (fanout=11)       1.408   tester/Maddsub_n0031_3
    SLICE_X8Y37.C        Tilo                  0.255   tester/N20
                                                       tester/Mmux_alufn14_SW1
    SLICE_X8Y37.A1       net (fanout=2)        0.573   tester/N19
    SLICE_X8Y37.A        Tilo                  0.254   tester/N20
                                                       tester/Mmux_alufn14_1
    SLICE_X6Y38.A2       net (fanout=1)        0.947   Mmux_alufn14
    SLICE_X6Y38.A        Tilo                  0.235   M_state_q_FSM_FFd2
                                                       alu16/Mmux_err11
    SLICE_X6Y38.B3       net (fanout=2)        0.819   M_alu16_err
    SLICE_X6Y38.CLK      Tas                   0.349   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd1-In1
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      6.410ns (2.042ns logic, 4.368ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Slack:                  13.519ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond/M_ctr_q_19 (FF)
  Destination:          tester/testCounter/M_ctr_q_26_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.340ns (Levels of Logic = 5)
  Clock Path Skew:      -0.106ns (0.717 - 0.823)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond/M_ctr_q_19 to tester/testCounter/M_ctr_q_26_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y49.DQ       Tcko                  0.476   button_cond/M_ctr_q[19]
                                                       button_cond/M_ctr_q_19
    SLICE_X3Y46.C4       net (fanout=2)        0.729   button_cond/M_ctr_q[19]
    SLICE_X3Y46.C        Tilo                  0.259   out1
                                                       button_cond/out2
    SLICE_X3Y46.A2       net (fanout=3)        0.554   out1
    SLICE_X3Y46.A        Tilo                  0.259   out1
                                                       edge_detect/out1
    SLICE_X5Y31.B5       net (fanout=4)        1.753   M_edge_detect_out
    SLICE_X5Y31.B        Tilo                  0.259   M_tester_caseNum[3]
                                                       tester/testCounter/M_ctr_q[29]_PWR_7_o_equal_2_o_06
    SLICE_X8Y31.A4       net (fanout=15)       0.880   tester/testCounter/M_ctr_q[29]_PWR_7_o_equal_2_o_0
    SLICE_X8Y31.A        Tilo                  0.254   M_ctr_q_27_4
                                                       tester/testCounter/M_ctr_q_26_rstpot
    SLICE_X8Y31.A2       net (fanout=1)        0.717   tester/testCounter/M_ctr_q_26_rstpot
    SLICE_X8Y31.CLK      Tas                   0.200   M_ctr_q_27_4
                                                       tester/testCounter/M_ctr_q_26_rstpot_rt
                                                       tester/testCounter/M_ctr_q_26_3
    -------------------------------------------------  ---------------------------
    Total                                      6.340ns (1.707ns logic, 4.633ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack:                  13.533ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/testCounter/M_ctr_q_27_1 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.392ns (Levels of Logic = 5)
  Clock Path Skew:      -0.040ns (0.714 - 0.754)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/testCounter/M_ctr_q_27_1 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y31.CQ       Tcko                  0.430   tester/M_testCounter_value[2]
                                                       tester/testCounter/M_ctr_q_27_1
    SLICE_X6Y34.A6       net (fanout=4)        0.603   tester/M_testCounter_value[1]
    SLICE_X6Y34.BMUX     Topab                 0.519   tester/Maddsub_n0031_5
                                                       tester/Maddsub_n0031_Madd1_lut<2>
                                                       tester/Maddsub_n0031_Madd1_xor<5>
    SLICE_X8Y37.C3       net (fanout=11)       1.408   tester/Maddsub_n0031_3
    SLICE_X8Y37.C        Tilo                  0.255   tester/N20
                                                       tester/Mmux_alufn14_SW1
    SLICE_X8Y37.A1       net (fanout=2)        0.573   tester/N19
    SLICE_X8Y37.A        Tilo                  0.254   tester/N20
                                                       tester/Mmux_alufn14_1
    SLICE_X6Y38.A2       net (fanout=1)        0.947   Mmux_alufn14
    SLICE_X6Y38.A        Tilo                  0.235   M_state_q_FSM_FFd2
                                                       alu16/Mmux_err11
    SLICE_X6Y38.B3       net (fanout=2)        0.819   M_alu16_err
    SLICE_X6Y38.CLK      Tas                   0.349   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd1-In1
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      6.392ns (2.042ns logic, 4.350ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Slack:                  13.534ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/testCounter/M_ctr_q_27_1 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.391ns (Levels of Logic = 5)
  Clock Path Skew:      -0.040ns (0.714 - 0.754)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/testCounter/M_ctr_q_27_1 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y31.CQ       Tcko                  0.430   tester/M_testCounter_value[2]
                                                       tester/testCounter/M_ctr_q_27_1
    SLICE_X6Y34.B5       net (fanout=4)        0.693   tester/M_testCounter_value[1]
    SLICE_X6Y34.BMUX     Topbb                 0.428   tester/Maddsub_n0031_5
                                                       tester/Maddsub_n0031_Madd1_lut<3>
                                                       tester/Maddsub_n0031_Madd1_xor<5>
    SLICE_X8Y37.C3       net (fanout=11)       1.408   tester/Maddsub_n0031_3
    SLICE_X8Y37.C        Tilo                  0.255   tester/N20
                                                       tester/Mmux_alufn14_SW1
    SLICE_X8Y37.A1       net (fanout=2)        0.573   tester/N19
    SLICE_X8Y37.A        Tilo                  0.254   tester/N20
                                                       tester/Mmux_alufn14_1
    SLICE_X6Y38.A2       net (fanout=1)        0.947   Mmux_alufn14
    SLICE_X6Y38.A        Tilo                  0.235   M_state_q_FSM_FFd2
                                                       alu16/Mmux_err11
    SLICE_X6Y38.B3       net (fanout=2)        0.819   M_alu16_err
    SLICE_X6Y38.CLK      Tas                   0.349   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd1-In1
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      6.391ns (1.951ns logic, 4.440ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Slack:                  13.573ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond/M_ctr_q_13 (FF)
  Destination:          tester/testCounter/M_ctr_q_26_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.286ns (Levels of Logic = 5)
  Clock Path Skew:      -0.106ns (0.717 - 0.823)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond/M_ctr_q_13 to tester/testCounter/M_ctr_q_26_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y48.BQ       Tcko                  0.476   button_cond/M_ctr_q[15]
                                                       button_cond/M_ctr_q_13
    SLICE_X3Y47.A1       net (fanout=2)        0.733   button_cond/M_ctr_q[13]
    SLICE_X3Y47.A        Tilo                  0.259   M_button_cond_out_inv
                                                       button_cond/out3
    SLICE_X3Y46.A4       net (fanout=3)        0.496   out2
    SLICE_X3Y46.A        Tilo                  0.259   out1
                                                       edge_detect/out1
    SLICE_X5Y31.B5       net (fanout=4)        1.753   M_edge_detect_out
    SLICE_X5Y31.B        Tilo                  0.259   M_tester_caseNum[3]
                                                       tester/testCounter/M_ctr_q[29]_PWR_7_o_equal_2_o_06
    SLICE_X8Y31.A4       net (fanout=15)       0.880   tester/testCounter/M_ctr_q[29]_PWR_7_o_equal_2_o_0
    SLICE_X8Y31.A        Tilo                  0.254   M_ctr_q_27_4
                                                       tester/testCounter/M_ctr_q_26_rstpot
    SLICE_X8Y31.A2       net (fanout=1)        0.717   tester/testCounter/M_ctr_q_26_rstpot
    SLICE_X8Y31.CLK      Tas                   0.200   M_ctr_q_27_4
                                                       tester/testCounter/M_ctr_q_26_rstpot_rt
                                                       tester/testCounter/M_ctr_q_26_3
    -------------------------------------------------  ---------------------------
    Total                                      6.286ns (1.707ns logic, 4.579ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack:                  13.589ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond/M_ctr_q_16 (FF)
  Destination:          tester/testCounter/M_ctr_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.270ns (Levels of Logic = 4)
  Clock Path Skew:      -0.106ns (0.717 - 0.823)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond/M_ctr_q_16 to tester/testCounter/M_ctr_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y49.AQ       Tcko                  0.476   button_cond/M_ctr_q[19]
                                                       button_cond/M_ctr_q_16
    SLICE_X3Y46.C3       net (fanout=2)        0.767   button_cond/M_ctr_q[16]
    SLICE_X3Y46.C        Tilo                  0.259   out1
                                                       button_cond/out2
    SLICE_X3Y46.A2       net (fanout=3)        0.554   out1
    SLICE_X3Y46.A        Tilo                  0.259   out1
                                                       edge_detect/out1
    SLICE_X5Y31.B5       net (fanout=4)        1.753   M_edge_detect_out
    SLICE_X5Y31.B        Tilo                  0.259   M_tester_caseNum[3]
                                                       tester/testCounter/M_ctr_q[29]_PWR_7_o_equal_2_o_06
    SLICE_X8Y31.D6       net (fanout=15)       0.714   tester/testCounter/M_ctr_q[29]_PWR_7_o_equal_2_o_0
    SLICE_X8Y31.D        Tilo                  0.254   M_ctr_q_27_4
                                                       tester/testCounter/M_ctr_q_27_rstpot
    SLICE_X8Y31.BX       net (fanout=1)        0.890   tester/testCounter/M_ctr_q_27_rstpot
    SLICE_X8Y31.CLK      Tdick                 0.085   M_ctr_q_27_4
                                                       tester/testCounter/M_ctr_q_27
    -------------------------------------------------  ---------------------------
    Total                                      6.270ns (1.592ns logic, 4.678ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack:                  13.594ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/testCounter/M_ctr_q_28_1 (FF)
  Destination:          M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.353ns (Levels of Logic = 5)
  Clock Path Skew:      -0.018ns (0.322 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/testCounter/M_ctr_q_28_1 to M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y34.AQ       Tcko                  0.525   tester/M_ctr_q_28_3
                                                       tester/testCounter/M_ctr_q_28_1
    SLICE_X6Y34.B2       net (fanout=1)        0.834   tester/M_ctr_q_28_1
    SLICE_X6Y34.BMUX     Topbb                 0.428   tester/Maddsub_n0031_5
                                                       tester/Maddsub_n0031_Madd1_lut<3>
                                                       tester/Maddsub_n0031_Madd1_xor<5>
    SLICE_X8Y37.C3       net (fanout=11)       1.408   tester/Maddsub_n0031_3
    SLICE_X8Y37.C        Tilo                  0.255   tester/N20
                                                       tester/Mmux_alufn14_SW1
    SLICE_X8Y37.A1       net (fanout=2)        0.573   tester/N19
    SLICE_X8Y37.A        Tilo                  0.254   tester/N20
                                                       tester/Mmux_alufn14_1
    SLICE_X6Y38.A2       net (fanout=1)        0.947   Mmux_alufn14
    SLICE_X6Y38.A        Tilo                  0.235   M_state_q_FSM_FFd2
                                                       alu16/Mmux_err11
    SLICE_X6Y38.C1       net (fanout=2)        0.545   M_alu16_err
    SLICE_X6Y38.CLK      Tas                   0.349   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd2-In
                                                       M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      6.353ns (2.046ns logic, 4.307ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack:                  13.610ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/testCounter/M_ctr_q_27_1 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.315ns (Levels of Logic = 5)
  Clock Path Skew:      -0.040ns (0.714 - 0.754)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/testCounter/M_ctr_q_27_1 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y31.CQ       Tcko                  0.430   tester/M_testCounter_value[2]
                                                       tester/testCounter/M_ctr_q_27_1
    SLICE_X6Y34.AX       net (fanout=4)        0.735   tester/M_testCounter_value[1]
    SLICE_X6Y34.BMUX     Taxb                  0.310   tester/Maddsub_n0031_5
                                                       tester/Maddsub_n0031_Madd1_xor<5>
    SLICE_X8Y37.C3       net (fanout=11)       1.408   tester/Maddsub_n0031_3
    SLICE_X8Y37.C        Tilo                  0.255   tester/N20
                                                       tester/Mmux_alufn14_SW1
    SLICE_X8Y37.A1       net (fanout=2)        0.573   tester/N19
    SLICE_X8Y37.A        Tilo                  0.254   tester/N20
                                                       tester/Mmux_alufn14_1
    SLICE_X6Y38.A2       net (fanout=1)        0.947   Mmux_alufn14
    SLICE_X6Y38.A        Tilo                  0.235   M_state_q_FSM_FFd2
                                                       alu16/Mmux_err11
    SLICE_X6Y38.B3       net (fanout=2)        0.819   M_alu16_err
    SLICE_X6Y38.CLK      Tas                   0.349   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd1-In1
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      6.315ns (1.833ns logic, 4.482ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack:                  13.611ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond/M_ctr_q_15 (FF)
  Destination:          tester/testCounter/M_ctr_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.248ns (Levels of Logic = 4)
  Clock Path Skew:      -0.106ns (0.717 - 0.823)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond/M_ctr_q_15 to tester/testCounter/M_ctr_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y48.DQ       Tcko                  0.476   button_cond/M_ctr_q[15]
                                                       button_cond/M_ctr_q_15
    SLICE_X3Y46.C1       net (fanout=2)        0.745   button_cond/M_ctr_q[15]
    SLICE_X3Y46.C        Tilo                  0.259   out1
                                                       button_cond/out2
    SLICE_X3Y46.A2       net (fanout=3)        0.554   out1
    SLICE_X3Y46.A        Tilo                  0.259   out1
                                                       edge_detect/out1
    SLICE_X5Y31.B5       net (fanout=4)        1.753   M_edge_detect_out
    SLICE_X5Y31.B        Tilo                  0.259   M_tester_caseNum[3]
                                                       tester/testCounter/M_ctr_q[29]_PWR_7_o_equal_2_o_06
    SLICE_X8Y31.D6       net (fanout=15)       0.714   tester/testCounter/M_ctr_q[29]_PWR_7_o_equal_2_o_0
    SLICE_X8Y31.D        Tilo                  0.254   M_ctr_q_27_4
                                                       tester/testCounter/M_ctr_q_27_rstpot
    SLICE_X8Y31.BX       net (fanout=1)        0.890   tester/testCounter/M_ctr_q_27_rstpot
    SLICE_X8Y31.CLK      Tdick                 0.085   M_ctr_q_27_4
                                                       tester/testCounter/M_ctr_q_27
    -------------------------------------------------  ---------------------------
    Total                                      6.248ns (1.592ns logic, 4.656ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack:                  13.616ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond/M_ctr_q_8 (FF)
  Destination:          tester/testCounter/M_ctr_q_26_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.304ns (Levels of Logic = 5)
  Clock Path Skew:      -0.045ns (0.717 - 0.762)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond/M_ctr_q_8 to tester/testCounter/M_ctr_q_26_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y47.AQ       Tcko                  0.476   button_cond/M_ctr_q[11]
                                                       button_cond/M_ctr_q_8
    SLICE_X3Y47.A2       net (fanout=2)        0.751   button_cond/M_ctr_q[8]
    SLICE_X3Y47.A        Tilo                  0.259   M_button_cond_out_inv
                                                       button_cond/out3
    SLICE_X3Y46.A4       net (fanout=3)        0.496   out2
    SLICE_X3Y46.A        Tilo                  0.259   out1
                                                       edge_detect/out1
    SLICE_X5Y31.B5       net (fanout=4)        1.753   M_edge_detect_out
    SLICE_X5Y31.B        Tilo                  0.259   M_tester_caseNum[3]
                                                       tester/testCounter/M_ctr_q[29]_PWR_7_o_equal_2_o_06
    SLICE_X8Y31.A4       net (fanout=15)       0.880   tester/testCounter/M_ctr_q[29]_PWR_7_o_equal_2_o_0
    SLICE_X8Y31.A        Tilo                  0.254   M_ctr_q_27_4
                                                       tester/testCounter/M_ctr_q_26_rstpot
    SLICE_X8Y31.A2       net (fanout=1)        0.717   tester/testCounter/M_ctr_q_26_rstpot
    SLICE_X8Y31.CLK      Tas                   0.200   M_ctr_q_27_4
                                                       tester/testCounter/M_ctr_q_26_rstpot_rt
                                                       tester/testCounter/M_ctr_q_26_3
    -------------------------------------------------  ---------------------------
    Total                                      6.304ns (1.707ns logic, 4.597ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack:                  13.627ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond/M_ctr_q_19 (FF)
  Destination:          tester/testCounter/M_ctr_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.232ns (Levels of Logic = 4)
  Clock Path Skew:      -0.106ns (0.717 - 0.823)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond/M_ctr_q_19 to tester/testCounter/M_ctr_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y49.DQ       Tcko                  0.476   button_cond/M_ctr_q[19]
                                                       button_cond/M_ctr_q_19
    SLICE_X3Y46.C4       net (fanout=2)        0.729   button_cond/M_ctr_q[19]
    SLICE_X3Y46.C        Tilo                  0.259   out1
                                                       button_cond/out2
    SLICE_X3Y46.A2       net (fanout=3)        0.554   out1
    SLICE_X3Y46.A        Tilo                  0.259   out1
                                                       edge_detect/out1
    SLICE_X5Y31.B5       net (fanout=4)        1.753   M_edge_detect_out
    SLICE_X5Y31.B        Tilo                  0.259   M_tester_caseNum[3]
                                                       tester/testCounter/M_ctr_q[29]_PWR_7_o_equal_2_o_06
    SLICE_X8Y31.D6       net (fanout=15)       0.714   tester/testCounter/M_ctr_q[29]_PWR_7_o_equal_2_o_0
    SLICE_X8Y31.D        Tilo                  0.254   M_ctr_q_27_4
                                                       tester/testCounter/M_ctr_q_27_rstpot
    SLICE_X8Y31.BX       net (fanout=1)        0.890   tester/testCounter/M_ctr_q_27_rstpot
    SLICE_X8Y31.CLK      Tdick                 0.085   M_ctr_q_27_4
                                                       tester/testCounter/M_ctr_q_27
    -------------------------------------------------  ---------------------------
    Total                                      6.232ns (1.592ns logic, 4.640ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack:                  13.638ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond/M_ctr_q_18 (FF)
  Destination:          tester/testCounter/M_ctr_q_26_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.221ns (Levels of Logic = 5)
  Clock Path Skew:      -0.106ns (0.717 - 0.823)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond/M_ctr_q_18 to tester/testCounter/M_ctr_q_26_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y49.CQ       Tcko                  0.476   button_cond/M_ctr_q[19]
                                                       button_cond/M_ctr_q_18
    SLICE_X3Y46.C5       net (fanout=2)        0.610   button_cond/M_ctr_q[18]
    SLICE_X3Y46.C        Tilo                  0.259   out1
                                                       button_cond/out2
    SLICE_X3Y46.A2       net (fanout=3)        0.554   out1
    SLICE_X3Y46.A        Tilo                  0.259   out1
                                                       edge_detect/out1
    SLICE_X5Y31.B5       net (fanout=4)        1.753   M_edge_detect_out
    SLICE_X5Y31.B        Tilo                  0.259   M_tester_caseNum[3]
                                                       tester/testCounter/M_ctr_q[29]_PWR_7_o_equal_2_o_06
    SLICE_X8Y31.A4       net (fanout=15)       0.880   tester/testCounter/M_ctr_q[29]_PWR_7_o_equal_2_o_0
    SLICE_X8Y31.A        Tilo                  0.254   M_ctr_q_27_4
                                                       tester/testCounter/M_ctr_q_26_rstpot
    SLICE_X8Y31.A2       net (fanout=1)        0.717   tester/testCounter/M_ctr_q_26_rstpot
    SLICE_X8Y31.CLK      Tas                   0.200   M_ctr_q_27_4
                                                       tester/testCounter/M_ctr_q_26_rstpot_rt
                                                       tester/testCounter/M_ctr_q_26_3
    -------------------------------------------------  ---------------------------
    Total                                      6.221ns (1.707ns logic, 4.514ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack:                  13.651ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond/M_ctr_q_6 (FF)
  Destination:          tester/testCounter/M_ctr_q_26_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.270ns (Levels of Logic = 5)
  Clock Path Skew:      -0.044ns (0.717 - 0.761)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond/M_ctr_q_6 to tester/testCounter/M_ctr_q_26_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y46.CQ       Tcko                  0.476   button_cond/M_ctr_q[7]
                                                       button_cond/M_ctr_q_6
    SLICE_X3Y46.B1       net (fanout=2)        0.971   button_cond/M_ctr_q[6]
    SLICE_X3Y46.B        Tilo                  0.259   out1
                                                       button_cond/out1
    SLICE_X3Y46.A5       net (fanout=3)        0.242   out
    SLICE_X3Y46.A        Tilo                  0.259   out1
                                                       edge_detect/out1
    SLICE_X5Y31.B5       net (fanout=4)        1.753   M_edge_detect_out
    SLICE_X5Y31.B        Tilo                  0.259   M_tester_caseNum[3]
                                                       tester/testCounter/M_ctr_q[29]_PWR_7_o_equal_2_o_06
    SLICE_X8Y31.A4       net (fanout=15)       0.880   tester/testCounter/M_ctr_q[29]_PWR_7_o_equal_2_o_0
    SLICE_X8Y31.A        Tilo                  0.254   M_ctr_q_27_4
                                                       tester/testCounter/M_ctr_q_26_rstpot
    SLICE_X8Y31.A2       net (fanout=1)        0.717   tester/testCounter/M_ctr_q_26_rstpot
    SLICE_X8Y31.CLK      Tas                   0.200   M_ctr_q_27_4
                                                       tester/testCounter/M_ctr_q_26_rstpot_rt
                                                       tester/testCounter/M_ctr_q_26_3
    -------------------------------------------------  ---------------------------
    Total                                      6.270ns (1.707ns logic, 4.563ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack:                  13.667ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond/M_ctr_q_14 (FF)
  Destination:          tester/testCounter/M_ctr_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.187ns (Levels of Logic = 4)
  Clock Path Skew:      -0.111ns (0.712 - 0.823)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond/M_ctr_q_14 to tester/testCounter/M_ctr_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y48.CQ       Tcko                  0.476   button_cond/M_ctr_q[15]
                                                       button_cond/M_ctr_q_14
    SLICE_X3Y46.C2       net (fanout=2)        0.960   button_cond/M_ctr_q[14]
    SLICE_X3Y46.C        Tilo                  0.259   out1
                                                       button_cond/out2
    SLICE_X3Y46.A2       net (fanout=3)        0.554   out1
    SLICE_X3Y46.A        Tilo                  0.259   out1
                                                       edge_detect/out1
    SLICE_X5Y27.C5       net (fanout=4)        1.971   M_edge_detect_out
    SLICE_X5Y27.C        Tilo                  0.259   tester/testCounter/M_ctr_q[14]
                                                       tester/testCounter/M_ctr_q[29]_PWR_7_o_equal_2_o_06_1
    SLICE_X7Y24.A2       net (fanout=15)       1.076   tester/testCounter/M_ctr_q[29]_PWR_7_o_equal_2_o_06
    SLICE_X7Y24.CLK      Tas                   0.373   tester/testCounter/M_ctr_q[3]
                                                       tester/testCounter/M_ctr_q_0_rstpot
                                                       tester/testCounter/M_ctr_q_0
    -------------------------------------------------  ---------------------------
    Total                                      6.187ns (1.626ns logic, 4.561ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack:                  13.677ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond/M_ctr_q_14 (FF)
  Destination:          tester/testCounter/M_ctr_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.179ns (Levels of Logic = 4)
  Clock Path Skew:      -0.109ns (0.714 - 0.823)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond/M_ctr_q_14 to tester/testCounter/M_ctr_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y48.CQ       Tcko                  0.476   button_cond/M_ctr_q[15]
                                                       button_cond/M_ctr_q_14
    SLICE_X3Y46.C2       net (fanout=2)        0.960   button_cond/M_ctr_q[14]
    SLICE_X3Y46.C        Tilo                  0.259   out1
                                                       button_cond/out2
    SLICE_X3Y46.A2       net (fanout=3)        0.554   out1
    SLICE_X3Y46.A        Tilo                  0.259   out1
                                                       edge_detect/out1
    SLICE_X5Y27.C5       net (fanout=4)        1.971   M_edge_detect_out
    SLICE_X5Y27.C        Tilo                  0.259   tester/testCounter/M_ctr_q[14]
                                                       tester/testCounter/M_ctr_q[29]_PWR_7_o_equal_2_o_06_1
    SLICE_X7Y25.A2       net (fanout=15)       1.068   tester/testCounter/M_ctr_q[29]_PWR_7_o_equal_2_o_06
    SLICE_X7Y25.CLK      Tas                   0.373   tester/testCounter/M_ctr_q[7]
                                                       tester/testCounter/M_ctr_q_4_rstpot
                                                       tester/testCounter/M_ctr_q_4
    -------------------------------------------------  ---------------------------
    Total                                      6.179ns (1.626ns logic, 4.553ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack:                  13.681ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond/M_ctr_q_13 (FF)
  Destination:          tester/testCounter/M_ctr_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.178ns (Levels of Logic = 4)
  Clock Path Skew:      -0.106ns (0.717 - 0.823)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond/M_ctr_q_13 to tester/testCounter/M_ctr_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y48.BQ       Tcko                  0.476   button_cond/M_ctr_q[15]
                                                       button_cond/M_ctr_q_13
    SLICE_X3Y47.A1       net (fanout=2)        0.733   button_cond/M_ctr_q[13]
    SLICE_X3Y47.A        Tilo                  0.259   M_button_cond_out_inv
                                                       button_cond/out3
    SLICE_X3Y46.A4       net (fanout=3)        0.496   out2
    SLICE_X3Y46.A        Tilo                  0.259   out1
                                                       edge_detect/out1
    SLICE_X5Y31.B5       net (fanout=4)        1.753   M_edge_detect_out
    SLICE_X5Y31.B        Tilo                  0.259   M_tester_caseNum[3]
                                                       tester/testCounter/M_ctr_q[29]_PWR_7_o_equal_2_o_06
    SLICE_X8Y31.D6       net (fanout=15)       0.714   tester/testCounter/M_ctr_q[29]_PWR_7_o_equal_2_o_0
    SLICE_X8Y31.D        Tilo                  0.254   M_ctr_q_27_4
                                                       tester/testCounter/M_ctr_q_27_rstpot
    SLICE_X8Y31.BX       net (fanout=1)        0.890   tester/testCounter/M_ctr_q_27_rstpot
    SLICE_X8Y31.CLK      Tdick                 0.085   M_ctr_q_27_4
                                                       tester/testCounter/M_ctr_q_27
    -------------------------------------------------  ---------------------------
    Total                                      6.178ns (1.592ns logic, 4.586ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Slack:                  13.696ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond/M_ctr_q_17 (FF)
  Destination:          tester/testCounter/M_ctr_q_26_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.163ns (Levels of Logic = 5)
  Clock Path Skew:      -0.106ns (0.717 - 0.823)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond/M_ctr_q_17 to tester/testCounter/M_ctr_q_26_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y49.BQ       Tcko                  0.476   button_cond/M_ctr_q[19]
                                                       button_cond/M_ctr_q_17
    SLICE_X3Y46.C6       net (fanout=2)        0.552   button_cond/M_ctr_q[17]
    SLICE_X3Y46.C        Tilo                  0.259   out1
                                                       button_cond/out2
    SLICE_X3Y46.A2       net (fanout=3)        0.554   out1
    SLICE_X3Y46.A        Tilo                  0.259   out1
                                                       edge_detect/out1
    SLICE_X5Y31.B5       net (fanout=4)        1.753   M_edge_detect_out
    SLICE_X5Y31.B        Tilo                  0.259   M_tester_caseNum[3]
                                                       tester/testCounter/M_ctr_q[29]_PWR_7_o_equal_2_o_06
    SLICE_X8Y31.A4       net (fanout=15)       0.880   tester/testCounter/M_ctr_q[29]_PWR_7_o_equal_2_o_0
    SLICE_X8Y31.A        Tilo                  0.254   M_ctr_q_27_4
                                                       tester/testCounter/M_ctr_q_26_rstpot
    SLICE_X8Y31.A2       net (fanout=1)        0.717   tester/testCounter/M_ctr_q_26_rstpot
    SLICE_X8Y31.CLK      Tas                   0.200   M_ctr_q_27_4
                                                       tester/testCounter/M_ctr_q_26_rstpot_rt
                                                       tester/testCounter/M_ctr_q_26_3
    -------------------------------------------------  ---------------------------
    Total                                      6.163ns (1.707ns logic, 4.456ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack:                  13.724ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond/M_ctr_q_8 (FF)
  Destination:          tester/testCounter/M_ctr_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.196ns (Levels of Logic = 4)
  Clock Path Skew:      -0.045ns (0.717 - 0.762)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond/M_ctr_q_8 to tester/testCounter/M_ctr_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y47.AQ       Tcko                  0.476   button_cond/M_ctr_q[11]
                                                       button_cond/M_ctr_q_8
    SLICE_X3Y47.A2       net (fanout=2)        0.751   button_cond/M_ctr_q[8]
    SLICE_X3Y47.A        Tilo                  0.259   M_button_cond_out_inv
                                                       button_cond/out3
    SLICE_X3Y46.A4       net (fanout=3)        0.496   out2
    SLICE_X3Y46.A        Tilo                  0.259   out1
                                                       edge_detect/out1
    SLICE_X5Y31.B5       net (fanout=4)        1.753   M_edge_detect_out
    SLICE_X5Y31.B        Tilo                  0.259   M_tester_caseNum[3]
                                                       tester/testCounter/M_ctr_q[29]_PWR_7_o_equal_2_o_06
    SLICE_X8Y31.D6       net (fanout=15)       0.714   tester/testCounter/M_ctr_q[29]_PWR_7_o_equal_2_o_0
    SLICE_X8Y31.D        Tilo                  0.254   M_ctr_q_27_4
                                                       tester/testCounter/M_ctr_q_27_rstpot
    SLICE_X8Y31.BX       net (fanout=1)        0.890   tester/testCounter/M_ctr_q_27_rstpot
    SLICE_X8Y31.CLK      Tdick                 0.085   M_ctr_q_27_4
                                                       tester/testCounter/M_ctr_q_27
    -------------------------------------------------  ---------------------------
    Total                                      6.196ns (1.592ns logic, 4.604ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack:                  13.746ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond/M_ctr_q_18 (FF)
  Destination:          tester/testCounter/M_ctr_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.113ns (Levels of Logic = 4)
  Clock Path Skew:      -0.106ns (0.717 - 0.823)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond/M_ctr_q_18 to tester/testCounter/M_ctr_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y49.CQ       Tcko                  0.476   button_cond/M_ctr_q[19]
                                                       button_cond/M_ctr_q_18
    SLICE_X3Y46.C5       net (fanout=2)        0.610   button_cond/M_ctr_q[18]
    SLICE_X3Y46.C        Tilo                  0.259   out1
                                                       button_cond/out2
    SLICE_X3Y46.A2       net (fanout=3)        0.554   out1
    SLICE_X3Y46.A        Tilo                  0.259   out1
                                                       edge_detect/out1
    SLICE_X5Y31.B5       net (fanout=4)        1.753   M_edge_detect_out
    SLICE_X5Y31.B        Tilo                  0.259   M_tester_caseNum[3]
                                                       tester/testCounter/M_ctr_q[29]_PWR_7_o_equal_2_o_06
    SLICE_X8Y31.D6       net (fanout=15)       0.714   tester/testCounter/M_ctr_q[29]_PWR_7_o_equal_2_o_0
    SLICE_X8Y31.D        Tilo                  0.254   M_ctr_q_27_4
                                                       tester/testCounter/M_ctr_q_27_rstpot
    SLICE_X8Y31.BX       net (fanout=1)        0.890   tester/testCounter/M_ctr_q_27_rstpot
    SLICE_X8Y31.CLK      Tdick                 0.085   M_ctr_q_27_4
                                                       tester/testCounter/M_ctr_q_27
    -------------------------------------------------  ---------------------------
    Total                                      6.113ns (1.592ns logic, 4.521ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack:                  13.759ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond/M_ctr_q_6 (FF)
  Destination:          tester/testCounter/M_ctr_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.162ns (Levels of Logic = 4)
  Clock Path Skew:      -0.044ns (0.717 - 0.761)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond/M_ctr_q_6 to tester/testCounter/M_ctr_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y46.CQ       Tcko                  0.476   button_cond/M_ctr_q[7]
                                                       button_cond/M_ctr_q_6
    SLICE_X3Y46.B1       net (fanout=2)        0.971   button_cond/M_ctr_q[6]
    SLICE_X3Y46.B        Tilo                  0.259   out1
                                                       button_cond/out1
    SLICE_X3Y46.A5       net (fanout=3)        0.242   out
    SLICE_X3Y46.A        Tilo                  0.259   out1
                                                       edge_detect/out1
    SLICE_X5Y31.B5       net (fanout=4)        1.753   M_edge_detect_out
    SLICE_X5Y31.B        Tilo                  0.259   M_tester_caseNum[3]
                                                       tester/testCounter/M_ctr_q[29]_PWR_7_o_equal_2_o_06
    SLICE_X8Y31.D6       net (fanout=15)       0.714   tester/testCounter/M_ctr_q[29]_PWR_7_o_equal_2_o_0
    SLICE_X8Y31.D        Tilo                  0.254   M_ctr_q_27_4
                                                       tester/testCounter/M_ctr_q_27_rstpot
    SLICE_X8Y31.BX       net (fanout=1)        0.890   tester/testCounter/M_ctr_q_27_rstpot
    SLICE_X8Y31.CLK      Tdick                 0.085   M_ctr_q_27_4
                                                       tester/testCounter/M_ctr_q_27
    -------------------------------------------------  ---------------------------
    Total                                      6.162ns (1.592ns logic, 4.570ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Slack:                  13.789ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/testCounter/M_ctr_q_26_1 (FF)
  Destination:          M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.136ns (Levels of Logic = 5)
  Clock Path Skew:      -0.040ns (0.714 - 0.754)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/testCounter/M_ctr_q_26_1 to M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y31.BQ       Tcko                  0.430   tester/M_testCounter_value[2]
                                                       tester/testCounter/M_ctr_q_26_1
    SLICE_X6Y34.A5       net (fanout=1)        0.621   tester/M_testCounter_value[0]
    SLICE_X6Y34.BMUX     Topab                 0.519   tester/Maddsub_n0031_5
                                                       tester/Maddsub_n0031_Madd1_lut<2>
                                                       tester/Maddsub_n0031_Madd1_xor<5>
    SLICE_X8Y37.C3       net (fanout=11)       1.408   tester/Maddsub_n0031_3
    SLICE_X8Y37.C        Tilo                  0.255   tester/N20
                                                       tester/Mmux_alufn14_SW1
    SLICE_X8Y37.A1       net (fanout=2)        0.573   tester/N19
    SLICE_X8Y37.A        Tilo                  0.254   tester/N20
                                                       tester/Mmux_alufn14_1
    SLICE_X6Y38.A2       net (fanout=1)        0.947   Mmux_alufn14
    SLICE_X6Y38.A        Tilo                  0.235   M_state_q_FSM_FFd2
                                                       alu16/Mmux_err11
    SLICE_X6Y38.C1       net (fanout=2)        0.545   M_alu16_err
    SLICE_X6Y38.CLK      Tas                   0.349   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd2-In
                                                       M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      6.136ns (2.042ns logic, 4.094ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack:                  13.804ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond/M_ctr_q_17 (FF)
  Destination:          tester/testCounter/M_ctr_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.055ns (Levels of Logic = 4)
  Clock Path Skew:      -0.106ns (0.717 - 0.823)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond/M_ctr_q_17 to tester/testCounter/M_ctr_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y49.BQ       Tcko                  0.476   button_cond/M_ctr_q[19]
                                                       button_cond/M_ctr_q_17
    SLICE_X3Y46.C6       net (fanout=2)        0.552   button_cond/M_ctr_q[17]
    SLICE_X3Y46.C        Tilo                  0.259   out1
                                                       button_cond/out2
    SLICE_X3Y46.A2       net (fanout=3)        0.554   out1
    SLICE_X3Y46.A        Tilo                  0.259   out1
                                                       edge_detect/out1
    SLICE_X5Y31.B5       net (fanout=4)        1.753   M_edge_detect_out
    SLICE_X5Y31.B        Tilo                  0.259   M_tester_caseNum[3]
                                                       tester/testCounter/M_ctr_q[29]_PWR_7_o_equal_2_o_06
    SLICE_X8Y31.D6       net (fanout=15)       0.714   tester/testCounter/M_ctr_q[29]_PWR_7_o_equal_2_o_0
    SLICE_X8Y31.D        Tilo                  0.254   M_ctr_q_27_4
                                                       tester/testCounter/M_ctr_q_27_rstpot
    SLICE_X8Y31.BX       net (fanout=1)        0.890   tester/testCounter/M_ctr_q_27_rstpot
    SLICE_X8Y31.CLK      Tdick                 0.085   M_ctr_q_27_4
                                                       tester/testCounter/M_ctr_q_27
    -------------------------------------------------  ---------------------------
    Total                                      6.055ns (1.592ns logic, 4.463ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack:                  13.807ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/testCounter/M_ctr_q_27_1 (FF)
  Destination:          M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.118ns (Levels of Logic = 5)
  Clock Path Skew:      -0.040ns (0.714 - 0.754)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/testCounter/M_ctr_q_27_1 to M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y31.CQ       Tcko                  0.430   tester/M_testCounter_value[2]
                                                       tester/testCounter/M_ctr_q_27_1
    SLICE_X6Y34.A6       net (fanout=4)        0.603   tester/M_testCounter_value[1]
    SLICE_X6Y34.BMUX     Topab                 0.519   tester/Maddsub_n0031_5
                                                       tester/Maddsub_n0031_Madd1_lut<2>
                                                       tester/Maddsub_n0031_Madd1_xor<5>
    SLICE_X8Y37.C3       net (fanout=11)       1.408   tester/Maddsub_n0031_3
    SLICE_X8Y37.C        Tilo                  0.255   tester/N20
                                                       tester/Mmux_alufn14_SW1
    SLICE_X8Y37.A1       net (fanout=2)        0.573   tester/N19
    SLICE_X8Y37.A        Tilo                  0.254   tester/N20
                                                       tester/Mmux_alufn14_1
    SLICE_X6Y38.A2       net (fanout=1)        0.947   Mmux_alufn14
    SLICE_X6Y38.A        Tilo                  0.235   M_state_q_FSM_FFd2
                                                       alu16/Mmux_err11
    SLICE_X6Y38.C1       net (fanout=2)        0.545   M_alu16_err
    SLICE_X6Y38.CLK      Tas                   0.349   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd2-In
                                                       M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      6.118ns (2.042ns logic, 4.076ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack:                  13.808ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/testCounter/M_ctr_q_27_1 (FF)
  Destination:          M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.117ns (Levels of Logic = 5)
  Clock Path Skew:      -0.040ns (0.714 - 0.754)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/testCounter/M_ctr_q_27_1 to M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y31.CQ       Tcko                  0.430   tester/M_testCounter_value[2]
                                                       tester/testCounter/M_ctr_q_27_1
    SLICE_X6Y34.B5       net (fanout=4)        0.693   tester/M_testCounter_value[1]
    SLICE_X6Y34.BMUX     Topbb                 0.428   tester/Maddsub_n0031_5
                                                       tester/Maddsub_n0031_Madd1_lut<3>
                                                       tester/Maddsub_n0031_Madd1_xor<5>
    SLICE_X8Y37.C3       net (fanout=11)       1.408   tester/Maddsub_n0031_3
    SLICE_X8Y37.C        Tilo                  0.255   tester/N20
                                                       tester/Mmux_alufn14_SW1
    SLICE_X8Y37.A1       net (fanout=2)        0.573   tester/N19
    SLICE_X8Y37.A        Tilo                  0.254   tester/N20
                                                       tester/Mmux_alufn14_1
    SLICE_X6Y38.A2       net (fanout=1)        0.947   Mmux_alufn14
    SLICE_X6Y38.A        Tilo                  0.235   M_state_q_FSM_FFd2
                                                       alu16/Mmux_err11
    SLICE_X6Y38.C1       net (fanout=2)        0.545   M_alu16_err
    SLICE_X6Y38.CLK      Tas                   0.349   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd2-In
                                                       M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      6.117ns (1.951ns logic, 4.166ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Slack:                  13.814ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond/M_ctr_q_12 (FF)
  Destination:          tester/testCounter/M_ctr_q_26_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.045ns (Levels of Logic = 5)
  Clock Path Skew:      -0.106ns (0.717 - 0.823)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond/M_ctr_q_12 to tester/testCounter/M_ctr_q_26_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y48.AQ       Tcko                  0.476   button_cond/M_ctr_q[15]
                                                       button_cond/M_ctr_q_12
    SLICE_X3Y47.A4       net (fanout=2)        0.492   button_cond/M_ctr_q[12]
    SLICE_X3Y47.A        Tilo                  0.259   M_button_cond_out_inv
                                                       button_cond/out3
    SLICE_X3Y46.A4       net (fanout=3)        0.496   out2
    SLICE_X3Y46.A        Tilo                  0.259   out1
                                                       edge_detect/out1
    SLICE_X5Y31.B5       net (fanout=4)        1.753   M_edge_detect_out
    SLICE_X5Y31.B        Tilo                  0.259   M_tester_caseNum[3]
                                                       tester/testCounter/M_ctr_q[29]_PWR_7_o_equal_2_o_06
    SLICE_X8Y31.A4       net (fanout=15)       0.880   tester/testCounter/M_ctr_q[29]_PWR_7_o_equal_2_o_0
    SLICE_X8Y31.A        Tilo                  0.254   M_ctr_q_27_4
                                                       tester/testCounter/M_ctr_q_26_rstpot
    SLICE_X8Y31.A2       net (fanout=1)        0.717   tester/testCounter/M_ctr_q_26_rstpot
    SLICE_X8Y31.CLK      Tas                   0.200   M_ctr_q_27_4
                                                       tester/testCounter/M_ctr_q_26_rstpot_rt
                                                       tester/testCounter/M_ctr_q_26_3
    -------------------------------------------------  ---------------------------
    Total                                      6.045ns (1.707ns logic, 4.338ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: button_cond/M_sync_out/CLK
  Logical resource: button_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y53.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond/M_sync_out/CLK
  Logical resource: button_cond/sync/M_pipe_q_1/CK
  Location pin: SLICE_X0Y53.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/testCounter/M_ctr_q[22]/CLK
  Logical resource: tester/testCounter/M_ctr_q_19/CK
  Location pin: SLICE_X4Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/testCounter/M_ctr_q[22]/CLK
  Logical resource: tester/testCounter/M_ctr_q_20/CK
  Location pin: SLICE_X4Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/testCounter/M_ctr_q[22]/CLK
  Logical resource: tester/testCounter/M_ctr_q_21/CK
  Location pin: SLICE_X4Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/testCounter/M_ctr_q[22]/CLK
  Logical resource: tester/testCounter/M_ctr_q_22/CK
  Location pin: SLICE_X4Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_27_4/CLK
  Logical resource: tester/testCounter/M_ctr_q_26_3/CK
  Location pin: SLICE_X8Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_27_4/CLK
  Logical resource: tester/testCounter/M_ctr_q_26/CK
  Location pin: SLICE_X8Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_27_4/CLK
  Logical resource: tester/testCounter/M_ctr_q_27/CK
  Location pin: SLICE_X8Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_27_4/CLK
  Logical resource: tester/testCounter/M_ctr_q_28/CK
  Location pin: SLICE_X8Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_27_4/CLK
  Logical resource: tester/testCounter/M_ctr_q_27_4/CK
  Location pin: SLICE_X8Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_ctr_q_28_3/CLK
  Logical resource: tester/testCounter/M_ctr_q_28_1/CK
  Location pin: SLICE_X8Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_ctr_q_28_3/CLK
  Logical resource: tester/testCounter/M_ctr_q_28_3/CK
  Location pin: SLICE_X8Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_28_4/CLK
  Logical resource: tester/testCounter/M_ctr_q_26_2/CK
  Location pin: SLICE_X8Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_28_4/CLK
  Logical resource: tester/testCounter/M_ctr_q_28_4/CK
  Location pin: SLICE_X8Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: button_cond/M_ctr_q[3]/CLK
  Logical resource: button_cond/M_ctr_q_0/CK
  Location pin: SLICE_X2Y45.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: button_cond/M_ctr_q[3]/CLK
  Logical resource: button_cond/M_ctr_q_1/CK
  Location pin: SLICE_X2Y45.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: button_cond/M_ctr_q[3]/CLK
  Logical resource: button_cond/M_ctr_q_2/CK
  Location pin: SLICE_X2Y45.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: button_cond/M_ctr_q[3]/CLK
  Logical resource: button_cond/M_ctr_q_3/CK
  Location pin: SLICE_X2Y45.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: button_cond/M_ctr_q[7]/CLK
  Logical resource: button_cond/M_ctr_q_4/CK
  Location pin: SLICE_X2Y46.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: button_cond/M_ctr_q[7]/CLK
  Logical resource: button_cond/M_ctr_q_5/CK
  Location pin: SLICE_X2Y46.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: button_cond/M_ctr_q[7]/CLK
  Logical resource: button_cond/M_ctr_q_6/CK
  Location pin: SLICE_X2Y46.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: button_cond/M_ctr_q[7]/CLK
  Logical resource: button_cond/M_ctr_q_7/CK
  Location pin: SLICE_X2Y46.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: button_cond/M_ctr_q[11]/CLK
  Logical resource: button_cond/M_ctr_q_8/CK
  Location pin: SLICE_X2Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: button_cond/M_ctr_q[11]/CLK
  Logical resource: button_cond/M_ctr_q_9/CK
  Location pin: SLICE_X2Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: button_cond/M_ctr_q[11]/CLK
  Logical resource: button_cond/M_ctr_q_10/CK
  Location pin: SLICE_X2Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: button_cond/M_ctr_q[11]/CLK
  Logical resource: button_cond/M_ctr_q_11/CK
  Location pin: SLICE_X2Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: button_cond/M_ctr_q[15]/CLK
  Logical resource: button_cond/M_ctr_q_12/CK
  Location pin: SLICE_X2Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: button_cond/M_ctr_q[15]/CLK
  Logical resource: button_cond/M_ctr_q_13/CK
  Location pin: SLICE_X2Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.712|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 4406 paths, 0 nets, and 446 connections

Design statistics:
   Minimum period:   6.712ns{1}   (Maximum frequency: 148.987MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Nov  4 11:28:36 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 393 MB



