
TankGame.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005b64  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000168  08005cf4  08005cf4  00015cf4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005e5c  08005e5c  0002007c  2**0
                  CONTENTS
  4 .ARM          00000000  08005e5c  08005e5c  0002007c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08005e5c  08005e5c  0002007c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005e5c  08005e5c  00015e5c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005e60  08005e60  00015e60  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000007c  20000000  08005e64  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0002007c  2**0
                  CONTENTS
 10 .bss          000004ac  2000007c  2000007c  0002007c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000528  20000528  0002007c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0002007c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00015c8f  00000000  00000000  000200ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002c24  00000000  00000000  00035d3b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001090  00000000  00000000  00038960  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000f90  00000000  00000000  000399f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001f66c  00000000  00000000  0003a980  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00015b7e  00000000  00000000  00059fec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000ba6a4  00000000  00000000  0006fb6a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0012a20e  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000048e4  00000000  00000000  0012a260  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000007c 	.word	0x2000007c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08005cdc 	.word	0x08005cdc

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000080 	.word	0x20000080
 80001cc:	08005cdc 	.word	0x08005cdc

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <LiquidCrystal>:
uint8_t _numlines;
uint8_t _row_offsets[4];

void LiquidCrystal(GPIO_TypeDef *gpioport, uint16_t rs, uint16_t rw, uint16_t enable,
			     uint16_t d0, uint16_t d1, uint16_t d2, uint16_t d3)
{
 8000280:	b580      	push	{r7, lr}
 8000282:	b08e      	sub	sp, #56	; 0x38
 8000284:	af0a      	add	r7, sp, #40	; 0x28
 8000286:	60f8      	str	r0, [r7, #12]
 8000288:	4608      	mov	r0, r1
 800028a:	4611      	mov	r1, r2
 800028c:	461a      	mov	r2, r3
 800028e:	4603      	mov	r3, r0
 8000290:	817b      	strh	r3, [r7, #10]
 8000292:	460b      	mov	r3, r1
 8000294:	813b      	strh	r3, [r7, #8]
 8000296:	4613      	mov	r3, r2
 8000298:	80fb      	strh	r3, [r7, #6]
  if(_fourbit_mode)
 800029a:	4b1d      	ldr	r3, [pc, #116]	; (8000310 <LiquidCrystal+0x90>)
 800029c:	781b      	ldrb	r3, [r3, #0]
 800029e:	2b00      	cmp	r3, #0
 80002a0:	d019      	beq.n	80002d6 <LiquidCrystal+0x56>
    init(1, gpioport, rs, rw, enable, d0, d1, d2, d3, 0, 0, 0, 0);
 80002a2:	8939      	ldrh	r1, [r7, #8]
 80002a4:	897a      	ldrh	r2, [r7, #10]
 80002a6:	2300      	movs	r3, #0
 80002a8:	9308      	str	r3, [sp, #32]
 80002aa:	2300      	movs	r3, #0
 80002ac:	9307      	str	r3, [sp, #28]
 80002ae:	2300      	movs	r3, #0
 80002b0:	9306      	str	r3, [sp, #24]
 80002b2:	2300      	movs	r3, #0
 80002b4:	9305      	str	r3, [sp, #20]
 80002b6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80002b8:	9304      	str	r3, [sp, #16]
 80002ba:	8c3b      	ldrh	r3, [r7, #32]
 80002bc:	9303      	str	r3, [sp, #12]
 80002be:	8bbb      	ldrh	r3, [r7, #28]
 80002c0:	9302      	str	r3, [sp, #8]
 80002c2:	8b3b      	ldrh	r3, [r7, #24]
 80002c4:	9301      	str	r3, [sp, #4]
 80002c6:	88fb      	ldrh	r3, [r7, #6]
 80002c8:	9300      	str	r3, [sp, #0]
 80002ca:	460b      	mov	r3, r1
 80002cc:	68f9      	ldr	r1, [r7, #12]
 80002ce:	2001      	movs	r0, #1
 80002d0:	f000 f820 	bl	8000314 <init>
  else
    init(0, gpioport, rs, rw, enable, d0, d1, d2, d3, 0, 0, 0, 0);
}
 80002d4:	e018      	b.n	8000308 <LiquidCrystal+0x88>
    init(0, gpioport, rs, rw, enable, d0, d1, d2, d3, 0, 0, 0, 0);
 80002d6:	8939      	ldrh	r1, [r7, #8]
 80002d8:	897a      	ldrh	r2, [r7, #10]
 80002da:	2300      	movs	r3, #0
 80002dc:	9308      	str	r3, [sp, #32]
 80002de:	2300      	movs	r3, #0
 80002e0:	9307      	str	r3, [sp, #28]
 80002e2:	2300      	movs	r3, #0
 80002e4:	9306      	str	r3, [sp, #24]
 80002e6:	2300      	movs	r3, #0
 80002e8:	9305      	str	r3, [sp, #20]
 80002ea:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80002ec:	9304      	str	r3, [sp, #16]
 80002ee:	8c3b      	ldrh	r3, [r7, #32]
 80002f0:	9303      	str	r3, [sp, #12]
 80002f2:	8bbb      	ldrh	r3, [r7, #28]
 80002f4:	9302      	str	r3, [sp, #8]
 80002f6:	8b3b      	ldrh	r3, [r7, #24]
 80002f8:	9301      	str	r3, [sp, #4]
 80002fa:	88fb      	ldrh	r3, [r7, #6]
 80002fc:	9300      	str	r3, [sp, #0]
 80002fe:	460b      	mov	r3, r1
 8000300:	68f9      	ldr	r1, [r7, #12]
 8000302:	2000      	movs	r0, #0
 8000304:	f000 f806 	bl	8000314 <init>
}
 8000308:	bf00      	nop
 800030a:	3710      	adds	r7, #16
 800030c:	46bd      	mov	sp, r7
 800030e:	bd80      	pop	{r7, pc}
 8000310:	20000000 	.word	0x20000000

08000314 <init>:

void init(uint8_t fourbitmode, GPIO_TypeDef *gpioport, uint16_t rs, uint16_t rw, uint16_t enable,
			 uint16_t d0, uint16_t d1, uint16_t d2, uint16_t d3,
			 uint16_t d4, uint16_t d5, uint16_t d6, uint16_t d7)
{
 8000314:	b580      	push	{r7, lr}
 8000316:	b084      	sub	sp, #16
 8000318:	af00      	add	r7, sp, #0
 800031a:	60b9      	str	r1, [r7, #8]
 800031c:	4611      	mov	r1, r2
 800031e:	461a      	mov	r2, r3
 8000320:	4603      	mov	r3, r0
 8000322:	73fb      	strb	r3, [r7, #15]
 8000324:	460b      	mov	r3, r1
 8000326:	81bb      	strh	r3, [r7, #12]
 8000328:	4613      	mov	r3, r2
 800032a:	80fb      	strh	r3, [r7, #6]
  _rs_pin = rs;
 800032c:	4a1a      	ldr	r2, [pc, #104]	; (8000398 <init+0x84>)
 800032e:	89bb      	ldrh	r3, [r7, #12]
 8000330:	8013      	strh	r3, [r2, #0]
  _rw_pin = rw;
 8000332:	4a1a      	ldr	r2, [pc, #104]	; (800039c <init+0x88>)
 8000334:	88fb      	ldrh	r3, [r7, #6]
 8000336:	8013      	strh	r3, [r2, #0]
  _enable_pin = enable;
 8000338:	4a19      	ldr	r2, [pc, #100]	; (80003a0 <init+0x8c>)
 800033a:	8b3b      	ldrh	r3, [r7, #24]
 800033c:	8013      	strh	r3, [r2, #0]
  _port = gpioport;
 800033e:	4a19      	ldr	r2, [pc, #100]	; (80003a4 <init+0x90>)
 8000340:	68bb      	ldr	r3, [r7, #8]
 8000342:	6013      	str	r3, [r2, #0]

  _data_pins[0] = d0;
 8000344:	4a18      	ldr	r2, [pc, #96]	; (80003a8 <init+0x94>)
 8000346:	8bbb      	ldrh	r3, [r7, #28]
 8000348:	8013      	strh	r3, [r2, #0]
  _data_pins[1] = d1;
 800034a:	4a17      	ldr	r2, [pc, #92]	; (80003a8 <init+0x94>)
 800034c:	8c3b      	ldrh	r3, [r7, #32]
 800034e:	8053      	strh	r3, [r2, #2]
  _data_pins[2] = d2;
 8000350:	4a15      	ldr	r2, [pc, #84]	; (80003a8 <init+0x94>)
 8000352:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8000354:	8093      	strh	r3, [r2, #4]
  _data_pins[3] = d3;
 8000356:	4a14      	ldr	r2, [pc, #80]	; (80003a8 <init+0x94>)
 8000358:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800035a:	80d3      	strh	r3, [r2, #6]
  _data_pins[4] = d4;
 800035c:	4a12      	ldr	r2, [pc, #72]	; (80003a8 <init+0x94>)
 800035e:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8000360:	8113      	strh	r3, [r2, #8]
  _data_pins[5] = d5;
 8000362:	4a11      	ldr	r2, [pc, #68]	; (80003a8 <init+0x94>)
 8000364:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8000366:	8153      	strh	r3, [r2, #10]
  _data_pins[6] = d6;
 8000368:	4a0f      	ldr	r2, [pc, #60]	; (80003a8 <init+0x94>)
 800036a:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 800036c:	8193      	strh	r3, [r2, #12]
  _data_pins[7] = d7;
 800036e:	4a0e      	ldr	r2, [pc, #56]	; (80003a8 <init+0x94>)
 8000370:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8000372:	81d3      	strh	r3, [r2, #14]

  if (fourbitmode)
 8000374:	7bfb      	ldrb	r3, [r7, #15]
 8000376:	2b00      	cmp	r3, #0
 8000378:	d003      	beq.n	8000382 <init+0x6e>
    _displayfunction = LCD_4BITMODE | LCD_1LINE | LCD_5x8DOTS;
 800037a:	4b0c      	ldr	r3, [pc, #48]	; (80003ac <init+0x98>)
 800037c:	2200      	movs	r2, #0
 800037e:	701a      	strb	r2, [r3, #0]
 8000380:	e002      	b.n	8000388 <init+0x74>
  else
    _displayfunction = LCD_8BITMODE | LCD_1LINE | LCD_5x8DOTS;
 8000382:	4b0a      	ldr	r3, [pc, #40]	; (80003ac <init+0x98>)
 8000384:	2210      	movs	r2, #16
 8000386:	701a      	strb	r2, [r3, #0]

  begin(16, 2);
 8000388:	2102      	movs	r1, #2
 800038a:	2010      	movs	r0, #16
 800038c:	f000 f810 	bl	80003b0 <begin>
}
 8000390:	bf00      	nop
 8000392:	3710      	adds	r7, #16
 8000394:	46bd      	mov	sp, r7
 8000396:	bd80      	pop	{r7, pc}
 8000398:	2000009a 	.word	0x2000009a
 800039c:	2000009c 	.word	0x2000009c
 80003a0:	2000009e 	.word	0x2000009e
 80003a4:	200000b0 	.word	0x200000b0
 80003a8:	200000a0 	.word	0x200000a0
 80003ac:	200000b4 	.word	0x200000b4

080003b0 <begin>:

void begin(uint8_t cols, uint8_t lines) {
 80003b0:	b580      	push	{r7, lr}
 80003b2:	b088      	sub	sp, #32
 80003b4:	af00      	add	r7, sp, #0
 80003b6:	4603      	mov	r3, r0
 80003b8:	460a      	mov	r2, r1
 80003ba:	71fb      	strb	r3, [r7, #7]
 80003bc:	4613      	mov	r3, r2
 80003be:	71bb      	strb	r3, [r7, #6]
  if (lines > 1) {
 80003c0:	79bb      	ldrb	r3, [r7, #6]
 80003c2:	2b01      	cmp	r3, #1
 80003c4:	d906      	bls.n	80003d4 <begin+0x24>
    _displayfunction |= LCD_2LINE;
 80003c6:	4b77      	ldr	r3, [pc, #476]	; (80005a4 <begin+0x1f4>)
 80003c8:	781b      	ldrb	r3, [r3, #0]
 80003ca:	f043 0308 	orr.w	r3, r3, #8
 80003ce:	b2da      	uxtb	r2, r3
 80003d0:	4b74      	ldr	r3, [pc, #464]	; (80005a4 <begin+0x1f4>)
 80003d2:	701a      	strb	r2, [r3, #0]
  }
  _numlines = lines;
 80003d4:	4a74      	ldr	r2, [pc, #464]	; (80005a8 <begin+0x1f8>)
 80003d6:	79bb      	ldrb	r3, [r7, #6]
 80003d8:	7013      	strb	r3, [r2, #0]

  setRowOffsets(0x00, 0x40, 0x00 + cols, 0x40 + cols);
 80003da:	79fa      	ldrb	r2, [r7, #7]
 80003dc:	79fb      	ldrb	r3, [r7, #7]
 80003de:	3340      	adds	r3, #64	; 0x40
 80003e0:	2140      	movs	r1, #64	; 0x40
 80003e2:	2000      	movs	r0, #0
 80003e4:	f000 f988 	bl	80006f8 <setRowOffsets>

  // for some 1 line displays you can select a 10 pixel high font
  if ((dotsize != LCD_5x8DOTS) && (lines == 1)) {
 80003e8:	4b70      	ldr	r3, [pc, #448]	; (80005ac <begin+0x1fc>)
 80003ea:	781b      	ldrb	r3, [r3, #0]
 80003ec:	2b00      	cmp	r3, #0
 80003ee:	d009      	beq.n	8000404 <begin+0x54>
 80003f0:	79bb      	ldrb	r3, [r7, #6]
 80003f2:	2b01      	cmp	r3, #1
 80003f4:	d106      	bne.n	8000404 <begin+0x54>
    _displayfunction |= LCD_5x10DOTS;
 80003f6:	4b6b      	ldr	r3, [pc, #428]	; (80005a4 <begin+0x1f4>)
 80003f8:	781b      	ldrb	r3, [r3, #0]
 80003fa:	f043 0304 	orr.w	r3, r3, #4
 80003fe:	b2da      	uxtb	r2, r3
 8000400:	4b68      	ldr	r3, [pc, #416]	; (80005a4 <begin+0x1f4>)
 8000402:	701a      	strb	r2, [r3, #0]
  }

  //Initializing GPIO Pins
  enableClock();
 8000404:	f000 f8e4 	bl	80005d0 <enableClock>

  GPIO_InitTypeDef gpio_init;
  gpio_init.Speed = GPIO_SPEED_FREQ_HIGH;
 8000408:	2303      	movs	r3, #3
 800040a:	61bb      	str	r3, [r7, #24]
  gpio_init.Mode = GPIO_MODE_OUTPUT_PP;
 800040c:	2301      	movs	r3, #1
 800040e:	613b      	str	r3, [r7, #16]

  if(_fourbit_mode)
 8000410:	4b67      	ldr	r3, [pc, #412]	; (80005b0 <begin+0x200>)
 8000412:	781b      	ldrb	r3, [r3, #0]
 8000414:	2b00      	cmp	r3, #0
 8000416:	d01b      	beq.n	8000450 <begin+0xa0>
    gpio_init.Pin = _rs_pin | _rw_pin | _enable_pin | _data_pins[0] | _data_pins[1] | _data_pins[2] | _data_pins[3];
 8000418:	4b66      	ldr	r3, [pc, #408]	; (80005b4 <begin+0x204>)
 800041a:	881a      	ldrh	r2, [r3, #0]
 800041c:	4b66      	ldr	r3, [pc, #408]	; (80005b8 <begin+0x208>)
 800041e:	881b      	ldrh	r3, [r3, #0]
 8000420:	4313      	orrs	r3, r2
 8000422:	b29a      	uxth	r2, r3
 8000424:	4b65      	ldr	r3, [pc, #404]	; (80005bc <begin+0x20c>)
 8000426:	881b      	ldrh	r3, [r3, #0]
 8000428:	4313      	orrs	r3, r2
 800042a:	b29a      	uxth	r2, r3
 800042c:	4b64      	ldr	r3, [pc, #400]	; (80005c0 <begin+0x210>)
 800042e:	881b      	ldrh	r3, [r3, #0]
 8000430:	4313      	orrs	r3, r2
 8000432:	b29a      	uxth	r2, r3
 8000434:	4b62      	ldr	r3, [pc, #392]	; (80005c0 <begin+0x210>)
 8000436:	885b      	ldrh	r3, [r3, #2]
 8000438:	4313      	orrs	r3, r2
 800043a:	b29a      	uxth	r2, r3
 800043c:	4b60      	ldr	r3, [pc, #384]	; (80005c0 <begin+0x210>)
 800043e:	889b      	ldrh	r3, [r3, #4]
 8000440:	4313      	orrs	r3, r2
 8000442:	b29a      	uxth	r2, r3
 8000444:	4b5e      	ldr	r3, [pc, #376]	; (80005c0 <begin+0x210>)
 8000446:	88db      	ldrh	r3, [r3, #6]
 8000448:	4313      	orrs	r3, r2
 800044a:	b29b      	uxth	r3, r3
 800044c:	60fb      	str	r3, [r7, #12]
 800044e:	e02a      	b.n	80004a6 <begin+0xf6>
  else
    gpio_init.Pin = _rs_pin | _rw_pin | _enable_pin | _data_pins[0] | _data_pins[1] | _data_pins[2] | _data_pins[3] |
                    _data_pins[4] | _data_pins[5] | _data_pins[6] | _data_pins[7];
 8000450:	4b58      	ldr	r3, [pc, #352]	; (80005b4 <begin+0x204>)
 8000452:	881a      	ldrh	r2, [r3, #0]
 8000454:	4b58      	ldr	r3, [pc, #352]	; (80005b8 <begin+0x208>)
 8000456:	881b      	ldrh	r3, [r3, #0]
 8000458:	4313      	orrs	r3, r2
 800045a:	b29a      	uxth	r2, r3
 800045c:	4b57      	ldr	r3, [pc, #348]	; (80005bc <begin+0x20c>)
 800045e:	881b      	ldrh	r3, [r3, #0]
 8000460:	4313      	orrs	r3, r2
 8000462:	b29a      	uxth	r2, r3
    gpio_init.Pin = _rs_pin | _rw_pin | _enable_pin | _data_pins[0] | _data_pins[1] | _data_pins[2] | _data_pins[3] |
 8000464:	4b56      	ldr	r3, [pc, #344]	; (80005c0 <begin+0x210>)
 8000466:	881b      	ldrh	r3, [r3, #0]
                    _data_pins[4] | _data_pins[5] | _data_pins[6] | _data_pins[7];
 8000468:	4313      	orrs	r3, r2
 800046a:	b29a      	uxth	r2, r3
    gpio_init.Pin = _rs_pin | _rw_pin | _enable_pin | _data_pins[0] | _data_pins[1] | _data_pins[2] | _data_pins[3] |
 800046c:	4b54      	ldr	r3, [pc, #336]	; (80005c0 <begin+0x210>)
 800046e:	885b      	ldrh	r3, [r3, #2]
                    _data_pins[4] | _data_pins[5] | _data_pins[6] | _data_pins[7];
 8000470:	4313      	orrs	r3, r2
 8000472:	b29a      	uxth	r2, r3
    gpio_init.Pin = _rs_pin | _rw_pin | _enable_pin | _data_pins[0] | _data_pins[1] | _data_pins[2] | _data_pins[3] |
 8000474:	4b52      	ldr	r3, [pc, #328]	; (80005c0 <begin+0x210>)
 8000476:	889b      	ldrh	r3, [r3, #4]
                    _data_pins[4] | _data_pins[5] | _data_pins[6] | _data_pins[7];
 8000478:	4313      	orrs	r3, r2
 800047a:	b29a      	uxth	r2, r3
    gpio_init.Pin = _rs_pin | _rw_pin | _enable_pin | _data_pins[0] | _data_pins[1] | _data_pins[2] | _data_pins[3] |
 800047c:	4b50      	ldr	r3, [pc, #320]	; (80005c0 <begin+0x210>)
 800047e:	88db      	ldrh	r3, [r3, #6]
                    _data_pins[4] | _data_pins[5] | _data_pins[6] | _data_pins[7];
 8000480:	4313      	orrs	r3, r2
 8000482:	b29a      	uxth	r2, r3
 8000484:	4b4e      	ldr	r3, [pc, #312]	; (80005c0 <begin+0x210>)
 8000486:	891b      	ldrh	r3, [r3, #8]
 8000488:	4313      	orrs	r3, r2
 800048a:	b29a      	uxth	r2, r3
 800048c:	4b4c      	ldr	r3, [pc, #304]	; (80005c0 <begin+0x210>)
 800048e:	895b      	ldrh	r3, [r3, #10]
 8000490:	4313      	orrs	r3, r2
 8000492:	b29a      	uxth	r2, r3
 8000494:	4b4a      	ldr	r3, [pc, #296]	; (80005c0 <begin+0x210>)
 8000496:	899b      	ldrh	r3, [r3, #12]
 8000498:	4313      	orrs	r3, r2
 800049a:	b29a      	uxth	r2, r3
 800049c:	4b48      	ldr	r3, [pc, #288]	; (80005c0 <begin+0x210>)
 800049e:	89db      	ldrh	r3, [r3, #14]
 80004a0:	4313      	orrs	r3, r2
 80004a2:	b29b      	uxth	r3, r3
    gpio_init.Pin = _rs_pin | _rw_pin | _enable_pin | _data_pins[0] | _data_pins[1] | _data_pins[2] | _data_pins[3] |
 80004a4:	60fb      	str	r3, [r7, #12]

  HAL_GPIO_Init(_port, &gpio_init);
 80004a6:	4b47      	ldr	r3, [pc, #284]	; (80005c4 <begin+0x214>)
 80004a8:	681b      	ldr	r3, [r3, #0]
 80004aa:	f107 020c 	add.w	r2, r7, #12
 80004ae:	4611      	mov	r1, r2
 80004b0:	4618      	mov	r0, r3
 80004b2:	f001 fb8f 	bl	8001bd4 <HAL_GPIO_Init>

  // SEE PAGE 45/46 FOR INITIALIZATION SPECIFICATION!
  // according to datasheet, we need at least 40ms after power rises above 2.7V
  // so we'll wait 50 just to make sure
  HAL_Delay(50);
 80004b6:	2032      	movs	r0, #50	; 0x32
 80004b8:	f001 f9e0 	bl	800187c <HAL_Delay>

  // Now we pull both RS and R/W low to begin commands
  HAL_GPIO_WritePin(_port, _rs_pin, GPIO_PIN_RESET);
 80004bc:	4b41      	ldr	r3, [pc, #260]	; (80005c4 <begin+0x214>)
 80004be:	681b      	ldr	r3, [r3, #0]
 80004c0:	4a3c      	ldr	r2, [pc, #240]	; (80005b4 <begin+0x204>)
 80004c2:	8811      	ldrh	r1, [r2, #0]
 80004c4:	2200      	movs	r2, #0
 80004c6:	4618      	mov	r0, r3
 80004c8:	f001 fd16 	bl	8001ef8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(_port, _enable_pin, GPIO_PIN_RESET);
 80004cc:	4b3d      	ldr	r3, [pc, #244]	; (80005c4 <begin+0x214>)
 80004ce:	681b      	ldr	r3, [r3, #0]
 80004d0:	4a3a      	ldr	r2, [pc, #232]	; (80005bc <begin+0x20c>)
 80004d2:	8811      	ldrh	r1, [r2, #0]
 80004d4:	2200      	movs	r2, #0
 80004d6:	4618      	mov	r0, r3
 80004d8:	f001 fd0e 	bl	8001ef8 <HAL_GPIO_WritePin>

  if (_rw_pin != 255) {
 80004dc:	4b36      	ldr	r3, [pc, #216]	; (80005b8 <begin+0x208>)
 80004de:	881b      	ldrh	r3, [r3, #0]
 80004e0:	2bff      	cmp	r3, #255	; 0xff
 80004e2:	d007      	beq.n	80004f4 <begin+0x144>
    HAL_GPIO_WritePin(_port, _rw_pin, GPIO_PIN_RESET);
 80004e4:	4b37      	ldr	r3, [pc, #220]	; (80005c4 <begin+0x214>)
 80004e6:	681b      	ldr	r3, [r3, #0]
 80004e8:	4a33      	ldr	r2, [pc, #204]	; (80005b8 <begin+0x208>)
 80004ea:	8811      	ldrh	r1, [r2, #0]
 80004ec:	2200      	movs	r2, #0
 80004ee:	4618      	mov	r0, r3
 80004f0:	f001 fd02 	bl	8001ef8 <HAL_GPIO_WritePin>
  }

  //put the LCD into 4 bit or 8 bit mode
  if (! (_displayfunction & LCD_8BITMODE)) {
 80004f4:	4b2b      	ldr	r3, [pc, #172]	; (80005a4 <begin+0x1f4>)
 80004f6:	781b      	ldrb	r3, [r3, #0]
 80004f8:	f003 0310 	and.w	r3, r3, #16
 80004fc:	2b00      	cmp	r3, #0
 80004fe:	d115      	bne.n	800052c <begin+0x17c>
    // this is according to the hitachi HD44780 datasheet
    // figure 24, pg 46

    // we start in 8bit mode, try to set 4 bit mode
    write4bits(0x03);
 8000500:	2003      	movs	r0, #3
 8000502:	f000 fa45 	bl	8000990 <write4bits>
    HAL_Delay(5); // wait min 4.1ms
 8000506:	2005      	movs	r0, #5
 8000508:	f001 f9b8 	bl	800187c <HAL_Delay>

    // second try
    write4bits(0x03);
 800050c:	2003      	movs	r0, #3
 800050e:	f000 fa3f 	bl	8000990 <write4bits>
    HAL_Delay(5); // wait min 4.1ms
 8000512:	2005      	movs	r0, #5
 8000514:	f001 f9b2 	bl	800187c <HAL_Delay>

    // third go!
    write4bits(0x03);
 8000518:	2003      	movs	r0, #3
 800051a:	f000 fa39 	bl	8000990 <write4bits>
    HAL_Delay(1);
 800051e:	2001      	movs	r0, #1
 8000520:	f001 f9ac 	bl	800187c <HAL_Delay>

    // finally, set to 4-bit interface
    write4bits(0x02);
 8000524:	2002      	movs	r0, #2
 8000526:	f000 fa33 	bl	8000990 <write4bits>
 800052a:	e01d      	b.n	8000568 <begin+0x1b8>
  } else {
    // this is according to the hitachi HD44780 datasheet
    // page 45 figure 23

    // Send function set command sequence
    command(LCD_FUNCTIONSET | _displayfunction);
 800052c:	4b1d      	ldr	r3, [pc, #116]	; (80005a4 <begin+0x1f4>)
 800052e:	781b      	ldrb	r3, [r3, #0]
 8000530:	f043 0320 	orr.w	r3, r3, #32
 8000534:	b2db      	uxtb	r3, r3
 8000536:	4618      	mov	r0, r3
 8000538:	f000 f9a4 	bl	8000884 <command>
    HAL_Delay(5);  // wait more than 4.1ms
 800053c:	2005      	movs	r0, #5
 800053e:	f001 f99d 	bl	800187c <HAL_Delay>

    // second try
    command(LCD_FUNCTIONSET | _displayfunction);
 8000542:	4b18      	ldr	r3, [pc, #96]	; (80005a4 <begin+0x1f4>)
 8000544:	781b      	ldrb	r3, [r3, #0]
 8000546:	f043 0320 	orr.w	r3, r3, #32
 800054a:	b2db      	uxtb	r3, r3
 800054c:	4618      	mov	r0, r3
 800054e:	f000 f999 	bl	8000884 <command>
    HAL_Delay(1);
 8000552:	2001      	movs	r0, #1
 8000554:	f001 f992 	bl	800187c <HAL_Delay>

    // third go
    command(LCD_FUNCTIONSET | _displayfunction);
 8000558:	4b12      	ldr	r3, [pc, #72]	; (80005a4 <begin+0x1f4>)
 800055a:	781b      	ldrb	r3, [r3, #0]
 800055c:	f043 0320 	orr.w	r3, r3, #32
 8000560:	b2db      	uxtb	r3, r3
 8000562:	4618      	mov	r0, r3
 8000564:	f000 f98e 	bl	8000884 <command>
  }

  // finally, set # lines, font size, etc.
  command(LCD_FUNCTIONSET | _displayfunction);
 8000568:	4b0e      	ldr	r3, [pc, #56]	; (80005a4 <begin+0x1f4>)
 800056a:	781b      	ldrb	r3, [r3, #0]
 800056c:	f043 0320 	orr.w	r3, r3, #32
 8000570:	b2db      	uxtb	r3, r3
 8000572:	4618      	mov	r0, r3
 8000574:	f000 f986 	bl	8000884 <command>

  // turn the display on with no cursor or blinking default
  _displaycontrol = LCD_DISPLAYON | LCD_CURSOROFF | LCD_BLINKOFF;
 8000578:	4b13      	ldr	r3, [pc, #76]	; (80005c8 <begin+0x218>)
 800057a:	2204      	movs	r2, #4
 800057c:	701a      	strb	r2, [r3, #0]
  display();
 800057e:	f000 f917 	bl	80007b0 <display>

  // clear it off
  clear();
 8000582:	f000 f8d9 	bl	8000738 <clear>

  // Initialize to default text direction (for romance languages)
  _displaymode = LCD_ENTRYLEFT | LCD_ENTRYSHIFTDECREMENT;
 8000586:	4b11      	ldr	r3, [pc, #68]	; (80005cc <begin+0x21c>)
 8000588:	2202      	movs	r2, #2
 800058a:	701a      	strb	r2, [r3, #0]
  // set the entry mode
  command(LCD_ENTRYMODESET | _displaymode);
 800058c:	4b0f      	ldr	r3, [pc, #60]	; (80005cc <begin+0x21c>)
 800058e:	781b      	ldrb	r3, [r3, #0]
 8000590:	f043 0304 	orr.w	r3, r3, #4
 8000594:	b2db      	uxtb	r3, r3
 8000596:	4618      	mov	r0, r3
 8000598:	f000 f974 	bl	8000884 <command>

}
 800059c:	bf00      	nop
 800059e:	3720      	adds	r7, #32
 80005a0:	46bd      	mov	sp, r7
 80005a2:	bd80      	pop	{r7, pc}
 80005a4:	200000b4 	.word	0x200000b4
 80005a8:	200000b7 	.word	0x200000b7
 80005ac:	20000098 	.word	0x20000098
 80005b0:	20000000 	.word	0x20000000
 80005b4:	2000009a 	.word	0x2000009a
 80005b8:	2000009c 	.word	0x2000009c
 80005bc:	2000009e 	.word	0x2000009e
 80005c0:	200000a0 	.word	0x200000a0
 80005c4:	200000b0 	.word	0x200000b0
 80005c8:	200000b5 	.word	0x200000b5
 80005cc:	200000b6 	.word	0x200000b6

080005d0 <enableClock>:

// enables GPIO RCC Clock
void enableClock(void)
{
 80005d0:	b480      	push	{r7}
 80005d2:	b089      	sub	sp, #36	; 0x24
 80005d4:	af00      	add	r7, sp, #0
  if(_port == GPIOA)
 80005d6:	4b41      	ldr	r3, [pc, #260]	; (80006dc <enableClock+0x10c>)
 80005d8:	681b      	ldr	r3, [r3, #0]
 80005da:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80005de:	d10c      	bne.n	80005fa <enableClock+0x2a>
		__HAL_RCC_GPIOA_CLK_ENABLE();
 80005e0:	4b3f      	ldr	r3, [pc, #252]	; (80006e0 <enableClock+0x110>)
 80005e2:	695b      	ldr	r3, [r3, #20]
 80005e4:	4a3e      	ldr	r2, [pc, #248]	; (80006e0 <enableClock+0x110>)
 80005e6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80005ea:	6153      	str	r3, [r2, #20]
 80005ec:	4b3c      	ldr	r3, [pc, #240]	; (80006e0 <enableClock+0x110>)
 80005ee:	695b      	ldr	r3, [r3, #20]
 80005f0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80005f4:	61fb      	str	r3, [r7, #28]
 80005f6:	69fb      	ldr	r3, [r7, #28]
		__HAL_RCC_GPIOE_CLK_ENABLE();
	else if(_port == GPIOF)
		__HAL_RCC_GPIOF_CLK_ENABLE();

  // if you have a port that is not listed add it below the other else ifs
}
 80005f8:	e06a      	b.n	80006d0 <enableClock+0x100>
  else if(_port == GPIOB)
 80005fa:	4b38      	ldr	r3, [pc, #224]	; (80006dc <enableClock+0x10c>)
 80005fc:	681b      	ldr	r3, [r3, #0]
 80005fe:	4a39      	ldr	r2, [pc, #228]	; (80006e4 <enableClock+0x114>)
 8000600:	4293      	cmp	r3, r2
 8000602:	d10c      	bne.n	800061e <enableClock+0x4e>
		__HAL_RCC_GPIOB_CLK_ENABLE();
 8000604:	4b36      	ldr	r3, [pc, #216]	; (80006e0 <enableClock+0x110>)
 8000606:	695b      	ldr	r3, [r3, #20]
 8000608:	4a35      	ldr	r2, [pc, #212]	; (80006e0 <enableClock+0x110>)
 800060a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800060e:	6153      	str	r3, [r2, #20]
 8000610:	4b33      	ldr	r3, [pc, #204]	; (80006e0 <enableClock+0x110>)
 8000612:	695b      	ldr	r3, [r3, #20]
 8000614:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000618:	61bb      	str	r3, [r7, #24]
 800061a:	69bb      	ldr	r3, [r7, #24]
}
 800061c:	e058      	b.n	80006d0 <enableClock+0x100>
  else if(_port == GPIOB)
 800061e:	4b2f      	ldr	r3, [pc, #188]	; (80006dc <enableClock+0x10c>)
 8000620:	681b      	ldr	r3, [r3, #0]
 8000622:	4a30      	ldr	r2, [pc, #192]	; (80006e4 <enableClock+0x114>)
 8000624:	4293      	cmp	r3, r2
 8000626:	d10c      	bne.n	8000642 <enableClock+0x72>
		__HAL_RCC_GPIOB_CLK_ENABLE();
 8000628:	4b2d      	ldr	r3, [pc, #180]	; (80006e0 <enableClock+0x110>)
 800062a:	695b      	ldr	r3, [r3, #20]
 800062c:	4a2c      	ldr	r2, [pc, #176]	; (80006e0 <enableClock+0x110>)
 800062e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000632:	6153      	str	r3, [r2, #20]
 8000634:	4b2a      	ldr	r3, [pc, #168]	; (80006e0 <enableClock+0x110>)
 8000636:	695b      	ldr	r3, [r3, #20]
 8000638:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800063c:	617b      	str	r3, [r7, #20]
 800063e:	697b      	ldr	r3, [r7, #20]
}
 8000640:	e046      	b.n	80006d0 <enableClock+0x100>
	else if(_port == GPIOC)
 8000642:	4b26      	ldr	r3, [pc, #152]	; (80006dc <enableClock+0x10c>)
 8000644:	681b      	ldr	r3, [r3, #0]
 8000646:	4a28      	ldr	r2, [pc, #160]	; (80006e8 <enableClock+0x118>)
 8000648:	4293      	cmp	r3, r2
 800064a:	d10c      	bne.n	8000666 <enableClock+0x96>
		__HAL_RCC_GPIOC_CLK_ENABLE();
 800064c:	4b24      	ldr	r3, [pc, #144]	; (80006e0 <enableClock+0x110>)
 800064e:	695b      	ldr	r3, [r3, #20]
 8000650:	4a23      	ldr	r2, [pc, #140]	; (80006e0 <enableClock+0x110>)
 8000652:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8000656:	6153      	str	r3, [r2, #20]
 8000658:	4b21      	ldr	r3, [pc, #132]	; (80006e0 <enableClock+0x110>)
 800065a:	695b      	ldr	r3, [r3, #20]
 800065c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8000660:	613b      	str	r3, [r7, #16]
 8000662:	693b      	ldr	r3, [r7, #16]
}
 8000664:	e034      	b.n	80006d0 <enableClock+0x100>
	else if(_port == GPIOD)
 8000666:	4b1d      	ldr	r3, [pc, #116]	; (80006dc <enableClock+0x10c>)
 8000668:	681b      	ldr	r3, [r3, #0]
 800066a:	4a20      	ldr	r2, [pc, #128]	; (80006ec <enableClock+0x11c>)
 800066c:	4293      	cmp	r3, r2
 800066e:	d10c      	bne.n	800068a <enableClock+0xba>
		__HAL_RCC_GPIOD_CLK_ENABLE();
 8000670:	4b1b      	ldr	r3, [pc, #108]	; (80006e0 <enableClock+0x110>)
 8000672:	695b      	ldr	r3, [r3, #20]
 8000674:	4a1a      	ldr	r2, [pc, #104]	; (80006e0 <enableClock+0x110>)
 8000676:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800067a:	6153      	str	r3, [r2, #20]
 800067c:	4b18      	ldr	r3, [pc, #96]	; (80006e0 <enableClock+0x110>)
 800067e:	695b      	ldr	r3, [r3, #20]
 8000680:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000684:	60fb      	str	r3, [r7, #12]
 8000686:	68fb      	ldr	r3, [r7, #12]
}
 8000688:	e022      	b.n	80006d0 <enableClock+0x100>
	else if(_port == GPIOE)
 800068a:	4b14      	ldr	r3, [pc, #80]	; (80006dc <enableClock+0x10c>)
 800068c:	681b      	ldr	r3, [r3, #0]
 800068e:	4a18      	ldr	r2, [pc, #96]	; (80006f0 <enableClock+0x120>)
 8000690:	4293      	cmp	r3, r2
 8000692:	d10c      	bne.n	80006ae <enableClock+0xde>
		__HAL_RCC_GPIOE_CLK_ENABLE();
 8000694:	4b12      	ldr	r3, [pc, #72]	; (80006e0 <enableClock+0x110>)
 8000696:	695b      	ldr	r3, [r3, #20]
 8000698:	4a11      	ldr	r2, [pc, #68]	; (80006e0 <enableClock+0x110>)
 800069a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800069e:	6153      	str	r3, [r2, #20]
 80006a0:	4b0f      	ldr	r3, [pc, #60]	; (80006e0 <enableClock+0x110>)
 80006a2:	695b      	ldr	r3, [r3, #20]
 80006a4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80006a8:	60bb      	str	r3, [r7, #8]
 80006aa:	68bb      	ldr	r3, [r7, #8]
}
 80006ac:	e010      	b.n	80006d0 <enableClock+0x100>
	else if(_port == GPIOF)
 80006ae:	4b0b      	ldr	r3, [pc, #44]	; (80006dc <enableClock+0x10c>)
 80006b0:	681b      	ldr	r3, [r3, #0]
 80006b2:	4a10      	ldr	r2, [pc, #64]	; (80006f4 <enableClock+0x124>)
 80006b4:	4293      	cmp	r3, r2
 80006b6:	d10b      	bne.n	80006d0 <enableClock+0x100>
		__HAL_RCC_GPIOF_CLK_ENABLE();
 80006b8:	4b09      	ldr	r3, [pc, #36]	; (80006e0 <enableClock+0x110>)
 80006ba:	695b      	ldr	r3, [r3, #20]
 80006bc:	4a08      	ldr	r2, [pc, #32]	; (80006e0 <enableClock+0x110>)
 80006be:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80006c2:	6153      	str	r3, [r2, #20]
 80006c4:	4b06      	ldr	r3, [pc, #24]	; (80006e0 <enableClock+0x110>)
 80006c6:	695b      	ldr	r3, [r3, #20]
 80006c8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80006cc:	607b      	str	r3, [r7, #4]
 80006ce:	687b      	ldr	r3, [r7, #4]
}
 80006d0:	bf00      	nop
 80006d2:	3724      	adds	r7, #36	; 0x24
 80006d4:	46bd      	mov	sp, r7
 80006d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006da:	4770      	bx	lr
 80006dc:	200000b0 	.word	0x200000b0
 80006e0:	40021000 	.word	0x40021000
 80006e4:	48000400 	.word	0x48000400
 80006e8:	48000800 	.word	0x48000800
 80006ec:	48000c00 	.word	0x48000c00
 80006f0:	48001000 	.word	0x48001000
 80006f4:	48001400 	.word	0x48001400

080006f8 <setRowOffsets>:

void setRowOffsets(int row0, int row1, int row2, int row3)
{
 80006f8:	b480      	push	{r7}
 80006fa:	b085      	sub	sp, #20
 80006fc:	af00      	add	r7, sp, #0
 80006fe:	60f8      	str	r0, [r7, #12]
 8000700:	60b9      	str	r1, [r7, #8]
 8000702:	607a      	str	r2, [r7, #4]
 8000704:	603b      	str	r3, [r7, #0]
  _row_offsets[0] = row0;
 8000706:	68fb      	ldr	r3, [r7, #12]
 8000708:	b2da      	uxtb	r2, r3
 800070a:	4b0a      	ldr	r3, [pc, #40]	; (8000734 <setRowOffsets+0x3c>)
 800070c:	701a      	strb	r2, [r3, #0]
  _row_offsets[1] = row1;
 800070e:	68bb      	ldr	r3, [r7, #8]
 8000710:	b2da      	uxtb	r2, r3
 8000712:	4b08      	ldr	r3, [pc, #32]	; (8000734 <setRowOffsets+0x3c>)
 8000714:	705a      	strb	r2, [r3, #1]
  _row_offsets[2] = row2;
 8000716:	687b      	ldr	r3, [r7, #4]
 8000718:	b2da      	uxtb	r2, r3
 800071a:	4b06      	ldr	r3, [pc, #24]	; (8000734 <setRowOffsets+0x3c>)
 800071c:	709a      	strb	r2, [r3, #2]
  _row_offsets[3] = row3;
 800071e:	683b      	ldr	r3, [r7, #0]
 8000720:	b2da      	uxtb	r2, r3
 8000722:	4b04      	ldr	r3, [pc, #16]	; (8000734 <setRowOffsets+0x3c>)
 8000724:	70da      	strb	r2, [r3, #3]
}
 8000726:	bf00      	nop
 8000728:	3714      	adds	r7, #20
 800072a:	46bd      	mov	sp, r7
 800072c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000730:	4770      	bx	lr
 8000732:	bf00      	nop
 8000734:	200000b8 	.word	0x200000b8

08000738 <clear>:

/********** high level commands, for the user! */
void clear(void)
{
 8000738:	b580      	push	{r7, lr}
 800073a:	af00      	add	r7, sp, #0
  command(LCD_CLEARDISPLAY);  // clear display, set cursor position to zero
 800073c:	2001      	movs	r0, #1
 800073e:	f000 f8a1 	bl	8000884 <command>
  HAL_Delay(2);  // this command takes a long time!
 8000742:	2002      	movs	r0, #2
 8000744:	f001 f89a 	bl	800187c <HAL_Delay>
}
 8000748:	bf00      	nop
 800074a:	bd80      	pop	{r7, pc}

0800074c <setCursor>:
  command(LCD_RETURNHOME);  // set cursor position to zero
  HAL_Delay(2);  // this command takes a long time!
}

void setCursor(uint8_t col, uint8_t row)
{
 800074c:	b580      	push	{r7, lr}
 800074e:	b084      	sub	sp, #16
 8000750:	af00      	add	r7, sp, #0
 8000752:	4603      	mov	r3, r0
 8000754:	460a      	mov	r2, r1
 8000756:	71fb      	strb	r3, [r7, #7]
 8000758:	4613      	mov	r3, r2
 800075a:	71bb      	strb	r3, [r7, #6]
  const size_t max_lines = sizeof(_row_offsets) / sizeof(*_row_offsets);
 800075c:	2304      	movs	r3, #4
 800075e:	60fb      	str	r3, [r7, #12]
  if ( row >= max_lines ) {
 8000760:	79bb      	ldrb	r3, [r7, #6]
 8000762:	68fa      	ldr	r2, [r7, #12]
 8000764:	429a      	cmp	r2, r3
 8000766:	d803      	bhi.n	8000770 <setCursor+0x24>
    row = max_lines - 1;    // we count rows starting w/0
 8000768:	68fb      	ldr	r3, [r7, #12]
 800076a:	b2db      	uxtb	r3, r3
 800076c:	3b01      	subs	r3, #1
 800076e:	71bb      	strb	r3, [r7, #6]
  }
  if ( row >= _numlines ) {
 8000770:	4b0d      	ldr	r3, [pc, #52]	; (80007a8 <setCursor+0x5c>)
 8000772:	781b      	ldrb	r3, [r3, #0]
 8000774:	79ba      	ldrb	r2, [r7, #6]
 8000776:	429a      	cmp	r2, r3
 8000778:	d303      	bcc.n	8000782 <setCursor+0x36>
    row = _numlines - 1;    // we count rows starting w/0
 800077a:	4b0b      	ldr	r3, [pc, #44]	; (80007a8 <setCursor+0x5c>)
 800077c:	781b      	ldrb	r3, [r3, #0]
 800077e:	3b01      	subs	r3, #1
 8000780:	71bb      	strb	r3, [r7, #6]
  }

  command(LCD_SETDDRAMADDR | (col + _row_offsets[row]));
 8000782:	79bb      	ldrb	r3, [r7, #6]
 8000784:	4a09      	ldr	r2, [pc, #36]	; (80007ac <setCursor+0x60>)
 8000786:	5cd2      	ldrb	r2, [r2, r3]
 8000788:	79fb      	ldrb	r3, [r7, #7]
 800078a:	4413      	add	r3, r2
 800078c:	b2db      	uxtb	r3, r3
 800078e:	b25b      	sxtb	r3, r3
 8000790:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000794:	b25b      	sxtb	r3, r3
 8000796:	b2db      	uxtb	r3, r3
 8000798:	4618      	mov	r0, r3
 800079a:	f000 f873 	bl	8000884 <command>
}
 800079e:	bf00      	nop
 80007a0:	3710      	adds	r7, #16
 80007a2:	46bd      	mov	sp, r7
 80007a4:	bd80      	pop	{r7, pc}
 80007a6:	bf00      	nop
 80007a8:	200000b7 	.word	0x200000b7
 80007ac:	200000b8 	.word	0x200000b8

080007b0 <display>:
// Turn the display on/off (quickly)
void noDisplay(void) {
  _displaycontrol &= ~LCD_DISPLAYON;
  command(LCD_DISPLAYCONTROL | _displaycontrol);
}
void display(void) {
 80007b0:	b580      	push	{r7, lr}
 80007b2:	af00      	add	r7, sp, #0
  _displaycontrol |= LCD_DISPLAYON;
 80007b4:	4b08      	ldr	r3, [pc, #32]	; (80007d8 <display+0x28>)
 80007b6:	781b      	ldrb	r3, [r3, #0]
 80007b8:	f043 0304 	orr.w	r3, r3, #4
 80007bc:	b2da      	uxtb	r2, r3
 80007be:	4b06      	ldr	r3, [pc, #24]	; (80007d8 <display+0x28>)
 80007c0:	701a      	strb	r2, [r3, #0]
  command(LCD_DISPLAYCONTROL | _displaycontrol);
 80007c2:	4b05      	ldr	r3, [pc, #20]	; (80007d8 <display+0x28>)
 80007c4:	781b      	ldrb	r3, [r3, #0]
 80007c6:	f043 0308 	orr.w	r3, r3, #8
 80007ca:	b2db      	uxtb	r3, r3
 80007cc:	4618      	mov	r0, r3
 80007ce:	f000 f859 	bl	8000884 <command>
}
 80007d2:	bf00      	nop
 80007d4:	bd80      	pop	{r7, pc}
 80007d6:	bf00      	nop
 80007d8:	200000b5 	.word	0x200000b5

080007dc <print>:
  _displaymode &= ~LCD_ENTRYSHIFTINCREMENT;
  command(LCD_ENTRYMODESET | _displaymode);
}

// This will print character string to the LCD
size_t print(const char str[]) {
 80007dc:	b580      	push	{r7, lr}
 80007de:	b086      	sub	sp, #24
 80007e0:	af00      	add	r7, sp, #0
 80007e2:	6078      	str	r0, [r7, #4]
  if (str == NULL) return 0;
 80007e4:	687b      	ldr	r3, [r7, #4]
 80007e6:	2b00      	cmp	r3, #0
 80007e8:	d101      	bne.n	80007ee <print+0x12>
 80007ea:	2300      	movs	r3, #0
 80007ec:	e01d      	b.n	800082a <print+0x4e>

  const uint8_t *buffer = (const uint8_t *)str;
 80007ee:	687b      	ldr	r3, [r7, #4]
 80007f0:	617b      	str	r3, [r7, #20]
  size_t size = strlen(str);
 80007f2:	6878      	ldr	r0, [r7, #4]
 80007f4:	f7ff fcec 	bl	80001d0 <strlen>
 80007f8:	6138      	str	r0, [r7, #16]
  size_t n = 0;
 80007fa:	2300      	movs	r3, #0
 80007fc:	60fb      	str	r3, [r7, #12]

  while (size--) {
 80007fe:	e00c      	b.n	800081a <print+0x3e>
    if (write(*buffer++)) n++;
 8000800:	697b      	ldr	r3, [r7, #20]
 8000802:	1c5a      	adds	r2, r3, #1
 8000804:	617a      	str	r2, [r7, #20]
 8000806:	781b      	ldrb	r3, [r3, #0]
 8000808:	4618      	mov	r0, r3
 800080a:	f000 f849 	bl	80008a0 <write>
 800080e:	4603      	mov	r3, r0
 8000810:	2b00      	cmp	r3, #0
 8000812:	d008      	beq.n	8000826 <print+0x4a>
 8000814:	68fb      	ldr	r3, [r7, #12]
 8000816:	3301      	adds	r3, #1
 8000818:	60fb      	str	r3, [r7, #12]
  while (size--) {
 800081a:	693b      	ldr	r3, [r7, #16]
 800081c:	1e5a      	subs	r2, r3, #1
 800081e:	613a      	str	r2, [r7, #16]
 8000820:	2b00      	cmp	r3, #0
 8000822:	d1ed      	bne.n	8000800 <print+0x24>
 8000824:	e000      	b.n	8000828 <print+0x4c>
    else break;
 8000826:	bf00      	nop
  }
  return n;
 8000828:	68fb      	ldr	r3, [r7, #12]
}
 800082a:	4618      	mov	r0, r3
 800082c:	3718      	adds	r7, #24
 800082e:	46bd      	mov	sp, r7
 8000830:	bd80      	pop	{r7, pc}

08000832 <createChar>:

// Allows us to fill the first 8 CGRAM locations
// with custom characters
void createChar(uint8_t location, uint8_t charmap[]) {
 8000832:	b580      	push	{r7, lr}
 8000834:	b084      	sub	sp, #16
 8000836:	af00      	add	r7, sp, #0
 8000838:	4603      	mov	r3, r0
 800083a:	6039      	str	r1, [r7, #0]
 800083c:	71fb      	strb	r3, [r7, #7]
  location &= 0x7; // we only have 8 locations 0-7
 800083e:	79fb      	ldrb	r3, [r7, #7]
 8000840:	f003 0307 	and.w	r3, r3, #7
 8000844:	71fb      	strb	r3, [r7, #7]
  command(LCD_SETCGRAMADDR | (location << 3));
 8000846:	79fb      	ldrb	r3, [r7, #7]
 8000848:	00db      	lsls	r3, r3, #3
 800084a:	b25b      	sxtb	r3, r3
 800084c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000850:	b25b      	sxtb	r3, r3
 8000852:	b2db      	uxtb	r3, r3
 8000854:	4618      	mov	r0, r3
 8000856:	f000 f815 	bl	8000884 <command>
  for (int i=0; i<8; i++) {
 800085a:	2300      	movs	r3, #0
 800085c:	60fb      	str	r3, [r7, #12]
 800085e:	e009      	b.n	8000874 <createChar+0x42>
    write(charmap[i]);
 8000860:	68fb      	ldr	r3, [r7, #12]
 8000862:	683a      	ldr	r2, [r7, #0]
 8000864:	4413      	add	r3, r2
 8000866:	781b      	ldrb	r3, [r3, #0]
 8000868:	4618      	mov	r0, r3
 800086a:	f000 f819 	bl	80008a0 <write>
  for (int i=0; i<8; i++) {
 800086e:	68fb      	ldr	r3, [r7, #12]
 8000870:	3301      	adds	r3, #1
 8000872:	60fb      	str	r3, [r7, #12]
 8000874:	68fb      	ldr	r3, [r7, #12]
 8000876:	2b07      	cmp	r3, #7
 8000878:	ddf2      	ble.n	8000860 <createChar+0x2e>
  }
}
 800087a:	bf00      	nop
 800087c:	bf00      	nop
 800087e:	3710      	adds	r7, #16
 8000880:	46bd      	mov	sp, r7
 8000882:	bd80      	pop	{r7, pc}

08000884 <command>:

/*********** mid level commands, for sending data/cmds */

inline void command(uint8_t value) {
 8000884:	b580      	push	{r7, lr}
 8000886:	b082      	sub	sp, #8
 8000888:	af00      	add	r7, sp, #0
 800088a:	4603      	mov	r3, r0
 800088c:	71fb      	strb	r3, [r7, #7]
  send(value, GPIO_PIN_RESET);
 800088e:	79fb      	ldrb	r3, [r7, #7]
 8000890:	2100      	movs	r1, #0
 8000892:	4618      	mov	r0, r3
 8000894:	f000 f814 	bl	80008c0 <send>
}
 8000898:	bf00      	nop
 800089a:	3708      	adds	r7, #8
 800089c:	46bd      	mov	sp, r7
 800089e:	bd80      	pop	{r7, pc}

080008a0 <write>:

inline size_t write(uint8_t value) {
 80008a0:	b580      	push	{r7, lr}
 80008a2:	b082      	sub	sp, #8
 80008a4:	af00      	add	r7, sp, #0
 80008a6:	4603      	mov	r3, r0
 80008a8:	71fb      	strb	r3, [r7, #7]
  send(value, GPIO_PIN_SET);
 80008aa:	79fb      	ldrb	r3, [r7, #7]
 80008ac:	2101      	movs	r1, #1
 80008ae:	4618      	mov	r0, r3
 80008b0:	f000 f806 	bl	80008c0 <send>
  return 1; // assume sucess
 80008b4:	2301      	movs	r3, #1
}
 80008b6:	4618      	mov	r0, r3
 80008b8:	3708      	adds	r7, #8
 80008ba:	46bd      	mov	sp, r7
 80008bc:	bd80      	pop	{r7, pc}
	...

080008c0 <send>:

/************ low level data pushing commands **********/

// write either command or data, with automatic 4/8-bit selection
void send(uint8_t value, GPIO_PinState mode) {
 80008c0:	b580      	push	{r7, lr}
 80008c2:	b082      	sub	sp, #8
 80008c4:	af00      	add	r7, sp, #0
 80008c6:	4603      	mov	r3, r0
 80008c8:	460a      	mov	r2, r1
 80008ca:	71fb      	strb	r3, [r7, #7]
 80008cc:	4613      	mov	r3, r2
 80008ce:	71bb      	strb	r3, [r7, #6]
  HAL_GPIO_WritePin(_port, _rs_pin, mode);
 80008d0:	4b16      	ldr	r3, [pc, #88]	; (800092c <send+0x6c>)
 80008d2:	681b      	ldr	r3, [r3, #0]
 80008d4:	4a16      	ldr	r2, [pc, #88]	; (8000930 <send+0x70>)
 80008d6:	8811      	ldrh	r1, [r2, #0]
 80008d8:	79ba      	ldrb	r2, [r7, #6]
 80008da:	4618      	mov	r0, r3
 80008dc:	f001 fb0c 	bl	8001ef8 <HAL_GPIO_WritePin>

  // if there is a RW pin indicated, set it low to Write
  if (_rw_pin != 255) {
 80008e0:	4b14      	ldr	r3, [pc, #80]	; (8000934 <send+0x74>)
 80008e2:	881b      	ldrh	r3, [r3, #0]
 80008e4:	2bff      	cmp	r3, #255	; 0xff
 80008e6:	d007      	beq.n	80008f8 <send+0x38>
    HAL_GPIO_WritePin(_port, _rw_pin, GPIO_PIN_RESET);
 80008e8:	4b10      	ldr	r3, [pc, #64]	; (800092c <send+0x6c>)
 80008ea:	681b      	ldr	r3, [r3, #0]
 80008ec:	4a11      	ldr	r2, [pc, #68]	; (8000934 <send+0x74>)
 80008ee:	8811      	ldrh	r1, [r2, #0]
 80008f0:	2200      	movs	r2, #0
 80008f2:	4618      	mov	r0, r3
 80008f4:	f001 fb00 	bl	8001ef8 <HAL_GPIO_WritePin>
  }

  if (_displayfunction & LCD_8BITMODE) {
 80008f8:	4b0f      	ldr	r3, [pc, #60]	; (8000938 <send+0x78>)
 80008fa:	781b      	ldrb	r3, [r3, #0]
 80008fc:	f003 0310 	and.w	r3, r3, #16
 8000900:	2b00      	cmp	r3, #0
 8000902:	d004      	beq.n	800090e <send+0x4e>
    write8bits(value);
 8000904:	79fb      	ldrb	r3, [r7, #7]
 8000906:	4618      	mov	r0, r3
 8000908:	f000 f86c 	bl	80009e4 <write8bits>
  } else {
    write4bits(value>>4);
    write4bits(value);
  }
}
 800090c:	e009      	b.n	8000922 <send+0x62>
    write4bits(value>>4);
 800090e:	79fb      	ldrb	r3, [r7, #7]
 8000910:	091b      	lsrs	r3, r3, #4
 8000912:	b2db      	uxtb	r3, r3
 8000914:	4618      	mov	r0, r3
 8000916:	f000 f83b 	bl	8000990 <write4bits>
    write4bits(value);
 800091a:	79fb      	ldrb	r3, [r7, #7]
 800091c:	4618      	mov	r0, r3
 800091e:	f000 f837 	bl	8000990 <write4bits>
}
 8000922:	bf00      	nop
 8000924:	3708      	adds	r7, #8
 8000926:	46bd      	mov	sp, r7
 8000928:	bd80      	pop	{r7, pc}
 800092a:	bf00      	nop
 800092c:	200000b0 	.word	0x200000b0
 8000930:	2000009a 	.word	0x2000009a
 8000934:	2000009c 	.word	0x2000009c
 8000938:	200000b4 	.word	0x200000b4

0800093c <pulseEnable>:

void pulseEnable(void) {
 800093c:	b580      	push	{r7, lr}
 800093e:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(_port, _enable_pin, GPIO_PIN_RESET);
 8000940:	4b11      	ldr	r3, [pc, #68]	; (8000988 <pulseEnable+0x4c>)
 8000942:	681b      	ldr	r3, [r3, #0]
 8000944:	4a11      	ldr	r2, [pc, #68]	; (800098c <pulseEnable+0x50>)
 8000946:	8811      	ldrh	r1, [r2, #0]
 8000948:	2200      	movs	r2, #0
 800094a:	4618      	mov	r0, r3
 800094c:	f001 fad4 	bl	8001ef8 <HAL_GPIO_WritePin>
  HAL_Delay(1);
 8000950:	2001      	movs	r0, #1
 8000952:	f000 ff93 	bl	800187c <HAL_Delay>
  HAL_GPIO_WritePin(_port, _enable_pin, GPIO_PIN_SET);
 8000956:	4b0c      	ldr	r3, [pc, #48]	; (8000988 <pulseEnable+0x4c>)
 8000958:	681b      	ldr	r3, [r3, #0]
 800095a:	4a0c      	ldr	r2, [pc, #48]	; (800098c <pulseEnable+0x50>)
 800095c:	8811      	ldrh	r1, [r2, #0]
 800095e:	2201      	movs	r2, #1
 8000960:	4618      	mov	r0, r3
 8000962:	f001 fac9 	bl	8001ef8 <HAL_GPIO_WritePin>
  HAL_Delay(1);    // enable pulse must be >450ns
 8000966:	2001      	movs	r0, #1
 8000968:	f000 ff88 	bl	800187c <HAL_Delay>
  HAL_GPIO_WritePin(_port, _enable_pin, GPIO_PIN_RESET);
 800096c:	4b06      	ldr	r3, [pc, #24]	; (8000988 <pulseEnable+0x4c>)
 800096e:	681b      	ldr	r3, [r3, #0]
 8000970:	4a06      	ldr	r2, [pc, #24]	; (800098c <pulseEnable+0x50>)
 8000972:	8811      	ldrh	r1, [r2, #0]
 8000974:	2200      	movs	r2, #0
 8000976:	4618      	mov	r0, r3
 8000978:	f001 fabe 	bl	8001ef8 <HAL_GPIO_WritePin>
  HAL_Delay(1);   // commands need > 37us to settle
 800097c:	2001      	movs	r0, #1
 800097e:	f000 ff7d 	bl	800187c <HAL_Delay>
}
 8000982:	bf00      	nop
 8000984:	bd80      	pop	{r7, pc}
 8000986:	bf00      	nop
 8000988:	200000b0 	.word	0x200000b0
 800098c:	2000009e 	.word	0x2000009e

08000990 <write4bits>:

void write4bits(uint8_t value) {
 8000990:	b580      	push	{r7, lr}
 8000992:	b084      	sub	sp, #16
 8000994:	af00      	add	r7, sp, #0
 8000996:	4603      	mov	r3, r0
 8000998:	71fb      	strb	r3, [r7, #7]
  for (int i = 0; i < 4; i++) {
 800099a:	2300      	movs	r3, #0
 800099c:	60fb      	str	r3, [r7, #12]
 800099e:	e013      	b.n	80009c8 <write4bits+0x38>
    HAL_GPIO_WritePin(_port, _data_pins[i], ((value >> i) & 0x01)?GPIO_PIN_SET:GPIO_PIN_RESET);
 80009a0:	4b0e      	ldr	r3, [pc, #56]	; (80009dc <write4bits+0x4c>)
 80009a2:	6818      	ldr	r0, [r3, #0]
 80009a4:	4a0e      	ldr	r2, [pc, #56]	; (80009e0 <write4bits+0x50>)
 80009a6:	68fb      	ldr	r3, [r7, #12]
 80009a8:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 80009ac:	79fa      	ldrb	r2, [r7, #7]
 80009ae:	68fb      	ldr	r3, [r7, #12]
 80009b0:	fa42 f303 	asr.w	r3, r2, r3
 80009b4:	b2db      	uxtb	r3, r3
 80009b6:	f003 0301 	and.w	r3, r3, #1
 80009ba:	b2db      	uxtb	r3, r3
 80009bc:	461a      	mov	r2, r3
 80009be:	f001 fa9b 	bl	8001ef8 <HAL_GPIO_WritePin>
  for (int i = 0; i < 4; i++) {
 80009c2:	68fb      	ldr	r3, [r7, #12]
 80009c4:	3301      	adds	r3, #1
 80009c6:	60fb      	str	r3, [r7, #12]
 80009c8:	68fb      	ldr	r3, [r7, #12]
 80009ca:	2b03      	cmp	r3, #3
 80009cc:	dde8      	ble.n	80009a0 <write4bits+0x10>
  }

  pulseEnable();
 80009ce:	f7ff ffb5 	bl	800093c <pulseEnable>
}
 80009d2:	bf00      	nop
 80009d4:	3710      	adds	r7, #16
 80009d6:	46bd      	mov	sp, r7
 80009d8:	bd80      	pop	{r7, pc}
 80009da:	bf00      	nop
 80009dc:	200000b0 	.word	0x200000b0
 80009e0:	200000a0 	.word	0x200000a0

080009e4 <write8bits>:

void write8bits(uint8_t value) {
 80009e4:	b580      	push	{r7, lr}
 80009e6:	b084      	sub	sp, #16
 80009e8:	af00      	add	r7, sp, #0
 80009ea:	4603      	mov	r3, r0
 80009ec:	71fb      	strb	r3, [r7, #7]
  for (int i = 0; i < 8; i++) {
 80009ee:	2300      	movs	r3, #0
 80009f0:	60fb      	str	r3, [r7, #12]
 80009f2:	e013      	b.n	8000a1c <write8bits+0x38>
    HAL_GPIO_WritePin(_port, _data_pins[i], ((value >> i) & 0x01)?GPIO_PIN_SET:GPIO_PIN_RESET);
 80009f4:	4b0e      	ldr	r3, [pc, #56]	; (8000a30 <write8bits+0x4c>)
 80009f6:	6818      	ldr	r0, [r3, #0]
 80009f8:	4a0e      	ldr	r2, [pc, #56]	; (8000a34 <write8bits+0x50>)
 80009fa:	68fb      	ldr	r3, [r7, #12]
 80009fc:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 8000a00:	79fa      	ldrb	r2, [r7, #7]
 8000a02:	68fb      	ldr	r3, [r7, #12]
 8000a04:	fa42 f303 	asr.w	r3, r2, r3
 8000a08:	b2db      	uxtb	r3, r3
 8000a0a:	f003 0301 	and.w	r3, r3, #1
 8000a0e:	b2db      	uxtb	r3, r3
 8000a10:	461a      	mov	r2, r3
 8000a12:	f001 fa71 	bl	8001ef8 <HAL_GPIO_WritePin>
  for (int i = 0; i < 8; i++) {
 8000a16:	68fb      	ldr	r3, [r7, #12]
 8000a18:	3301      	adds	r3, #1
 8000a1a:	60fb      	str	r3, [r7, #12]
 8000a1c:	68fb      	ldr	r3, [r7, #12]
 8000a1e:	2b07      	cmp	r3, #7
 8000a20:	dde8      	ble.n	80009f4 <write8bits+0x10>
  }

  pulseEnable();
 8000a22:	f7ff ff8b 	bl	800093c <pulseEnable>
}
 8000a26:	bf00      	nop
 8000a28:	3710      	adds	r7, #16
 8000a2a:	46bd      	mov	sp, r7
 8000a2c:	bd80      	pop	{r7, pc}
 8000a2e:	bf00      	nop
 8000a30:	200000b0 	.word	0x200000b0
 8000a34:	200000a0 	.word	0x200000a0

08000a38 <HAL_GPIO_EXTI_Callback>:
    { GPIO_PIN_0, GPIO_PIN_1, GPIO_PIN_2, GPIO_PIN_3 };
// LEFT WIRES : D0 , D1,D2,D3
volatile uint32_t last_gpio_exti;

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000a38:	b590      	push	{r4, r7, lr}
 8000a3a:	b085      	sub	sp, #20
 8000a3c:	af00      	add	r7, sp, #0
 8000a3e:	4603      	mov	r3, r0
 8000a40:	80fb      	strh	r3, [r7, #6]

  if (last_gpio_exti + 200 > HAL_GetTick()) // Simple button debouncing
 8000a42:	4ba0      	ldr	r3, [pc, #640]	; (8000cc4 <HAL_GPIO_EXTI_Callback+0x28c>)
 8000a44:	681b      	ldr	r3, [r3, #0]
 8000a46:	f103 04c8 	add.w	r4, r3, #200	; 0xc8
 8000a4a:	f000 ff0b 	bl	8001864 <HAL_GetTick>
 8000a4e:	4603      	mov	r3, r0
 8000a50:	429c      	cmp	r4, r3
 8000a52:	f200 812c 	bhi.w	8000cae <HAL_GPIO_EXTI_Callback+0x276>
  {
    return;
  }
  last_gpio_exti = HAL_GetTick();
 8000a56:	f000 ff05 	bl	8001864 <HAL_GetTick>
 8000a5a:	4603      	mov	r3, r0
 8000a5c:	4a99      	ldr	r2, [pc, #612]	; (8000cc4 <HAL_GPIO_EXTI_Callback+0x28c>)
 8000a5e:	6013      	str	r3, [r2, #0]

  int8_t row_number = -1;
 8000a60:	23ff      	movs	r3, #255	; 0xff
 8000a62:	73fb      	strb	r3, [r7, #15]
  int8_t column_number = -1;
 8000a64:	23ff      	movs	r3, #255	; 0xff
 8000a66:	73bb      	strb	r3, [r7, #14]
  {
    // blue_button_pressed = 1;
    // return;
  }

  for (uint8_t row = 0; row < 4; row++) // Loop through Rows
 8000a68:	2300      	movs	r3, #0
 8000a6a:	737b      	strb	r3, [r7, #13]
 8000a6c:	e00b      	b.n	8000a86 <HAL_GPIO_EXTI_Callback+0x4e>
  {
    if (GPIO_Pin == Row_pins[row])
 8000a6e:	7b7b      	ldrb	r3, [r7, #13]
 8000a70:	4a95      	ldr	r2, [pc, #596]	; (8000cc8 <HAL_GPIO_EXTI_Callback+0x290>)
 8000a72:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000a76:	88fa      	ldrh	r2, [r7, #6]
 8000a78:	429a      	cmp	r2, r3
 8000a7a:	d101      	bne.n	8000a80 <HAL_GPIO_EXTI_Callback+0x48>
    {
      row_number = row;
 8000a7c:	7b7b      	ldrb	r3, [r7, #13]
 8000a7e:	73fb      	strb	r3, [r7, #15]
  for (uint8_t row = 0; row < 4; row++) // Loop through Rows
 8000a80:	7b7b      	ldrb	r3, [r7, #13]
 8000a82:	3301      	adds	r3, #1
 8000a84:	737b      	strb	r3, [r7, #13]
 8000a86:	7b7b      	ldrb	r3, [r7, #13]
 8000a88:	2b03      	cmp	r3, #3
 8000a8a:	d9f0      	bls.n	8000a6e <HAL_GPIO_EXTI_Callback+0x36>
    }
  }

  HAL_GPIO_WritePin(Column_ports[0], Column_pins[0], 0);
 8000a8c:	4b8f      	ldr	r3, [pc, #572]	; (8000ccc <HAL_GPIO_EXTI_Callback+0x294>)
 8000a8e:	2101      	movs	r1, #1
 8000a90:	2200      	movs	r2, #0
 8000a92:	4618      	mov	r0, r3
 8000a94:	f001 fa30 	bl	8001ef8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(Column_ports[1], Column_pins[1], 0);
 8000a98:	4b8c      	ldr	r3, [pc, #560]	; (8000ccc <HAL_GPIO_EXTI_Callback+0x294>)
 8000a9a:	2102      	movs	r1, #2
 8000a9c:	2200      	movs	r2, #0
 8000a9e:	4618      	mov	r0, r3
 8000aa0:	f001 fa2a 	bl	8001ef8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(Column_ports[2], Column_pins[2], 0);
 8000aa4:	4b89      	ldr	r3, [pc, #548]	; (8000ccc <HAL_GPIO_EXTI_Callback+0x294>)
 8000aa6:	2104      	movs	r1, #4
 8000aa8:	2200      	movs	r2, #0
 8000aaa:	4618      	mov	r0, r3
 8000aac:	f001 fa24 	bl	8001ef8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(Column_ports[3], Column_pins[3], 0);
 8000ab0:	4b86      	ldr	r3, [pc, #536]	; (8000ccc <HAL_GPIO_EXTI_Callback+0x294>)
 8000ab2:	2108      	movs	r1, #8
 8000ab4:	2200      	movs	r2, #0
 8000ab6:	4618      	mov	r0, r3
 8000ab8:	f001 fa1e 	bl	8001ef8 <HAL_GPIO_WritePin>

  for (uint8_t col = 0; col < 4; col++) // Loop through Columns
 8000abc:	2300      	movs	r3, #0
 8000abe:	733b      	strb	r3, [r7, #12]
 8000ac0:	e02d      	b.n	8000b1e <HAL_GPIO_EXTI_Callback+0xe6>
  {
    HAL_GPIO_WritePin(Column_ports[col], Column_pins[col], 1);
 8000ac2:	7b3b      	ldrb	r3, [r7, #12]
 8000ac4:	4a82      	ldr	r2, [pc, #520]	; (8000cd0 <HAL_GPIO_EXTI_Callback+0x298>)
 8000ac6:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8000aca:	7b3b      	ldrb	r3, [r7, #12]
 8000acc:	4a81      	ldr	r2, [pc, #516]	; (8000cd4 <HAL_GPIO_EXTI_Callback+0x29c>)
 8000ace:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000ad2:	2201      	movs	r2, #1
 8000ad4:	4619      	mov	r1, r3
 8000ad6:	f001 fa0f 	bl	8001ef8 <HAL_GPIO_WritePin>
    if (HAL_GPIO_ReadPin(Row_ports[row_number], Row_pins[row_number]))
 8000ada:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000ade:	4a7e      	ldr	r2, [pc, #504]	; (8000cd8 <HAL_GPIO_EXTI_Callback+0x2a0>)
 8000ae0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000ae4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000ae8:	4977      	ldr	r1, [pc, #476]	; (8000cc8 <HAL_GPIO_EXTI_Callback+0x290>)
 8000aea:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8000aee:	4619      	mov	r1, r3
 8000af0:	4610      	mov	r0, r2
 8000af2:	f001 f9e9 	bl	8001ec8 <HAL_GPIO_ReadPin>
 8000af6:	4603      	mov	r3, r0
 8000af8:	2b00      	cmp	r3, #0
 8000afa:	d001      	beq.n	8000b00 <HAL_GPIO_EXTI_Callback+0xc8>
    {

      column_number = col;
 8000afc:	7b3b      	ldrb	r3, [r7, #12]
 8000afe:	73bb      	strb	r3, [r7, #14]
    }
    HAL_GPIO_WritePin(Column_ports[col], Column_pins[col], 0);
 8000b00:	7b3b      	ldrb	r3, [r7, #12]
 8000b02:	4a73      	ldr	r2, [pc, #460]	; (8000cd0 <HAL_GPIO_EXTI_Callback+0x298>)
 8000b04:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8000b08:	7b3b      	ldrb	r3, [r7, #12]
 8000b0a:	4a72      	ldr	r2, [pc, #456]	; (8000cd4 <HAL_GPIO_EXTI_Callback+0x29c>)
 8000b0c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000b10:	2200      	movs	r2, #0
 8000b12:	4619      	mov	r1, r3
 8000b14:	f001 f9f0 	bl	8001ef8 <HAL_GPIO_WritePin>
  for (uint8_t col = 0; col < 4; col++) // Loop through Columns
 8000b18:	7b3b      	ldrb	r3, [r7, #12]
 8000b1a:	3301      	adds	r3, #1
 8000b1c:	733b      	strb	r3, [r7, #12]
 8000b1e:	7b3b      	ldrb	r3, [r7, #12]
 8000b20:	2b03      	cmp	r3, #3
 8000b22:	d9ce      	bls.n	8000ac2 <HAL_GPIO_EXTI_Callback+0x8a>
  }

  HAL_GPIO_WritePin(Column_ports[0], Column_pins[0], 1);
 8000b24:	4b69      	ldr	r3, [pc, #420]	; (8000ccc <HAL_GPIO_EXTI_Callback+0x294>)
 8000b26:	2101      	movs	r1, #1
 8000b28:	2201      	movs	r2, #1
 8000b2a:	4618      	mov	r0, r3
 8000b2c:	f001 f9e4 	bl	8001ef8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(Column_ports[1], Column_pins[1], 1);
 8000b30:	4b66      	ldr	r3, [pc, #408]	; (8000ccc <HAL_GPIO_EXTI_Callback+0x294>)
 8000b32:	2102      	movs	r1, #2
 8000b34:	2201      	movs	r2, #1
 8000b36:	4618      	mov	r0, r3
 8000b38:	f001 f9de 	bl	8001ef8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(Column_ports[2], Column_pins[2], 1);
 8000b3c:	4b63      	ldr	r3, [pc, #396]	; (8000ccc <HAL_GPIO_EXTI_Callback+0x294>)
 8000b3e:	2104      	movs	r1, #4
 8000b40:	2201      	movs	r2, #1
 8000b42:	4618      	mov	r0, r3
 8000b44:	f001 f9d8 	bl	8001ef8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(Column_ports[3], Column_pins[3], 1);
 8000b48:	4b60      	ldr	r3, [pc, #384]	; (8000ccc <HAL_GPIO_EXTI_Callback+0x294>)
 8000b4a:	2108      	movs	r1, #8
 8000b4c:	2201      	movs	r2, #1
 8000b4e:	4618      	mov	r0, r3
 8000b50:	f001 f9d2 	bl	8001ef8 <HAL_GPIO_WritePin>

  if (row_number == -1 || column_number == -1)
 8000b54:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000b58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000b5c:	f000 80a9 	beq.w	8000cb2 <HAL_GPIO_EXTI_Callback+0x27a>
 8000b60:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8000b64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000b68:	f000 80a3 	beq.w	8000cb2 <HAL_GPIO_EXTI_Callback+0x27a>
  // +----+----+----+----+
  // | 9  | 10 | 11 | 12 |  R2
  // +----+----+----+----+
  // | 13 | 14 | 15 | 16 |  R3
  // +----+----+----+----+
  const uint8_t button_number = row_number * 4 + column_number + 1;
 8000b6c:	7bfb      	ldrb	r3, [r7, #15]
 8000b6e:	009b      	lsls	r3, r3, #2
 8000b70:	b2da      	uxtb	r2, r3
 8000b72:	7bbb      	ldrb	r3, [r7, #14]
 8000b74:	4413      	add	r3, r2
 8000b76:	b2db      	uxtb	r3, r3
 8000b78:	3301      	adds	r3, #1
 8000b7a:	72fb      	strb	r3, [r7, #11]
  switch (button_number)
 8000b7c:	7afb      	ldrb	r3, [r7, #11]
 8000b7e:	3b01      	subs	r3, #1
 8000b80:	2b0f      	cmp	r3, #15
 8000b82:	f200 8098 	bhi.w	8000cb6 <HAL_GPIO_EXTI_Callback+0x27e>
 8000b86:	a201      	add	r2, pc, #4	; (adr r2, 8000b8c <HAL_GPIO_EXTI_Callback+0x154>)
 8000b88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000b8c:	08000bcd 	.word	0x08000bcd
 8000b90:	08000bdd 	.word	0x08000bdd
 8000b94:	08000c1b 	.word	0x08000c1b
 8000b98:	08000c2b 	.word	0x08000c2b
 8000b9c:	08000c3b 	.word	0x08000c3b
 8000ba0:	08000c4b 	.word	0x08000c4b
 8000ba4:	08000c5b 	.word	0x08000c5b
 8000ba8:	08000c6b 	.word	0x08000c6b
 8000bac:	08000cb7 	.word	0x08000cb7
 8000bb0:	08000cb7 	.word	0x08000cb7
 8000bb4:	08000cb7 	.word	0x08000cb7
 8000bb8:	08000cb7 	.word	0x08000cb7
 8000bbc:	08000cb7 	.word	0x08000cb7
 8000bc0:	08000cb7 	.word	0x08000cb7
 8000bc4:	08000cb7 	.word	0x08000cb7
 8000bc8:	08000cb7 	.word	0x08000cb7
  {
  case 1:
    HAL_UART_Transmit(&huart1, "1",
 8000bcc:	f04f 33ff 	mov.w	r3, #4294967295
 8000bd0:	2201      	movs	r2, #1
 8000bd2:	4942      	ldr	r1, [pc, #264]	; (8000cdc <HAL_GPIO_EXTI_Callback+0x2a4>)
 8000bd4:	4842      	ldr	r0, [pc, #264]	; (8000ce0 <HAL_GPIO_EXTI_Callback+0x2a8>)
 8000bd6:	f003 fbe0 	bl	800439a <HAL_UART_Transmit>
                        1,
                        HAL_MAX_DELAY);


    /* code */
    break;
 8000bda:	e06f      	b.n	8000cbc <HAL_GPIO_EXTI_Callback+0x284>
  case 2:
    HAL_UART_Transmit(&huart1, "2",
 8000bdc:	f04f 33ff 	mov.w	r3, #4294967295
 8000be0:	2201      	movs	r2, #1
 8000be2:	4940      	ldr	r1, [pc, #256]	; (8000ce4 <HAL_GPIO_EXTI_Callback+0x2ac>)
 8000be4:	483e      	ldr	r0, [pc, #248]	; (8000ce0 <HAL_GPIO_EXTI_Callback+0x2a8>)
 8000be6:	f003 fbd8 	bl	800439a <HAL_UART_Transmit>
                        1,
                        HAL_MAX_DELAY);
    if(screen==0){
 8000bea:	4b3f      	ldr	r3, [pc, #252]	; (8000ce8 <HAL_GPIO_EXTI_Callback+0x2b0>)
 8000bec:	681b      	ldr	r3, [r3, #0]
 8000bee:	2b00      	cmp	r3, #0
 8000bf0:	d163      	bne.n	8000cba <HAL_GPIO_EXTI_Callback+0x282>
        	screen=1;
 8000bf2:	4b3d      	ldr	r3, [pc, #244]	; (8000ce8 <HAL_GPIO_EXTI_Callback+0x2b0>)
 8000bf4:	2201      	movs	r2, #1
 8000bf6:	601a      	str	r2, [r3, #0]
        	setCursor(20, 0);
 8000bf8:	2100      	movs	r1, #0
 8000bfa:	2014      	movs	r0, #20
 8000bfc:	f7ff fda6 	bl	800074c <setCursor>
        	print("                    ");
 8000c00:	483a      	ldr	r0, [pc, #232]	; (8000cec <HAL_GPIO_EXTI_Callback+0x2b4>)
 8000c02:	f7ff fdeb 	bl	80007dc <print>
        	setCursor(0, 1);
 8000c06:	2101      	movs	r1, #1
 8000c08:	2000      	movs	r0, #0
 8000c0a:	f7ff fd9f 	bl	800074c <setCursor>
        	print("                      ");
 8000c0e:	4838      	ldr	r0, [pc, #224]	; (8000cf0 <HAL_GPIO_EXTI_Callback+0x2b8>)
 8000c10:	f7ff fde4 	bl	80007dc <print>
        	showAbout();}
 8000c14:	f000 f8a2 	bl	8000d5c <showAbout>
    /* code */
    break;
 8000c18:	e04f      	b.n	8000cba <HAL_GPIO_EXTI_Callback+0x282>
  case 3:
    HAL_UART_Transmit(&huart1, "3",
 8000c1a:	f04f 33ff 	mov.w	r3, #4294967295
 8000c1e:	2201      	movs	r2, #1
 8000c20:	4934      	ldr	r1, [pc, #208]	; (8000cf4 <HAL_GPIO_EXTI_Callback+0x2bc>)
 8000c22:	482f      	ldr	r0, [pc, #188]	; (8000ce0 <HAL_GPIO_EXTI_Callback+0x2a8>)
 8000c24:	f003 fbb9 	bl	800439a <HAL_UART_Transmit>
                        1,
                        HAL_MAX_DELAY);
    /* code */
    break;
 8000c28:	e048      	b.n	8000cbc <HAL_GPIO_EXTI_Callback+0x284>
  case 4:
    HAL_UART_Transmit(&huart1, "4",
 8000c2a:	f04f 33ff 	mov.w	r3, #4294967295
 8000c2e:	2201      	movs	r2, #1
 8000c30:	4931      	ldr	r1, [pc, #196]	; (8000cf8 <HAL_GPIO_EXTI_Callback+0x2c0>)
 8000c32:	482b      	ldr	r0, [pc, #172]	; (8000ce0 <HAL_GPIO_EXTI_Callback+0x2a8>)
 8000c34:	f003 fbb1 	bl	800439a <HAL_UART_Transmit>
                        1,
                        HAL_MAX_DELAY);
    /* code */
    break;
 8000c38:	e040      	b.n	8000cbc <HAL_GPIO_EXTI_Callback+0x284>
  case 5:
    HAL_UART_Transmit(&huart1, "5",
 8000c3a:	f04f 33ff 	mov.w	r3, #4294967295
 8000c3e:	2201      	movs	r2, #1
 8000c40:	492e      	ldr	r1, [pc, #184]	; (8000cfc <HAL_GPIO_EXTI_Callback+0x2c4>)
 8000c42:	4827      	ldr	r0, [pc, #156]	; (8000ce0 <HAL_GPIO_EXTI_Callback+0x2a8>)
 8000c44:	f003 fba9 	bl	800439a <HAL_UART_Transmit>
                        1,
                        HAL_MAX_DELAY);
    /* code */
    break;
 8000c48:	e038      	b.n	8000cbc <HAL_GPIO_EXTI_Callback+0x284>
  case 6:
    HAL_UART_Transmit(&huart1, "6",
 8000c4a:	f04f 33ff 	mov.w	r3, #4294967295
 8000c4e:	2201      	movs	r2, #1
 8000c50:	492b      	ldr	r1, [pc, #172]	; (8000d00 <HAL_GPIO_EXTI_Callback+0x2c8>)
 8000c52:	4823      	ldr	r0, [pc, #140]	; (8000ce0 <HAL_GPIO_EXTI_Callback+0x2a8>)
 8000c54:	f003 fba1 	bl	800439a <HAL_UART_Transmit>
                        1,
                        HAL_MAX_DELAY);
    /* code */
    break;
 8000c58:	e030      	b.n	8000cbc <HAL_GPIO_EXTI_Callback+0x284>
  case 7:
    HAL_UART_Transmit(&huart1, "7",
 8000c5a:	f04f 33ff 	mov.w	r3, #4294967295
 8000c5e:	2201      	movs	r2, #1
 8000c60:	4928      	ldr	r1, [pc, #160]	; (8000d04 <HAL_GPIO_EXTI_Callback+0x2cc>)
 8000c62:	481f      	ldr	r0, [pc, #124]	; (8000ce0 <HAL_GPIO_EXTI_Callback+0x2a8>)
 8000c64:	f003 fb99 	bl	800439a <HAL_UART_Transmit>
                        1,
                        HAL_MAX_DELAY);
    /* code */
    break;
 8000c68:	e028      	b.n	8000cbc <HAL_GPIO_EXTI_Callback+0x284>
  case 8:
	  //back btn
	  setCursor(0, 0);
 8000c6a:	2100      	movs	r1, #0
 8000c6c:	2000      	movs	r0, #0
 8000c6e:	f7ff fd6d 	bl	800074c <setCursor>
	  print("              ");
 8000c72:	4825      	ldr	r0, [pc, #148]	; (8000d08 <HAL_GPIO_EXTI_Callback+0x2d0>)
 8000c74:	f7ff fdb2 	bl	80007dc <print>
	  setCursor(20, 0);
 8000c78:	2100      	movs	r1, #0
 8000c7a:	2014      	movs	r0, #20
 8000c7c:	f7ff fd66 	bl	800074c <setCursor>
	  print("            ");
 8000c80:	4822      	ldr	r0, [pc, #136]	; (8000d0c <HAL_GPIO_EXTI_Callback+0x2d4>)
 8000c82:	f7ff fdab 	bl	80007dc <print>
	  setCursor(20, 1);
 8000c86:	2101      	movs	r1, #1
 8000c88:	2014      	movs	r0, #20
 8000c8a:	f7ff fd5f 	bl	800074c <setCursor>
	  print("          ");
 8000c8e:	4820      	ldr	r0, [pc, #128]	; (8000d10 <HAL_GPIO_EXTI_Callback+0x2d8>)
 8000c90:	f7ff fda4 	bl	80007dc <print>
	  showMain();
 8000c94:	f000 f840 	bl	8000d18 <showMain>
	  screen=0;
 8000c98:	4b13      	ldr	r3, [pc, #76]	; (8000ce8 <HAL_GPIO_EXTI_Callback+0x2b0>)
 8000c9a:	2200      	movs	r2, #0
 8000c9c:	601a      	str	r2, [r3, #0]
    HAL_UART_Transmit(&huart1, "8",
 8000c9e:	f04f 33ff 	mov.w	r3, #4294967295
 8000ca2:	2201      	movs	r2, #1
 8000ca4:	491b      	ldr	r1, [pc, #108]	; (8000d14 <HAL_GPIO_EXTI_Callback+0x2dc>)
 8000ca6:	480e      	ldr	r0, [pc, #56]	; (8000ce0 <HAL_GPIO_EXTI_Callback+0x2a8>)
 8000ca8:	f003 fb77 	bl	800439a <HAL_UART_Transmit>
                          1,
                          HAL_MAX_DELAY);
    /* code */
    break;
 8000cac:	e006      	b.n	8000cbc <HAL_GPIO_EXTI_Callback+0x284>
    return;
 8000cae:	bf00      	nop
 8000cb0:	e004      	b.n	8000cbc <HAL_GPIO_EXTI_Callback+0x284>
    return; // Reject invalid scan
 8000cb2:	bf00      	nop
 8000cb4:	e002      	b.n	8000cbc <HAL_GPIO_EXTI_Callback+0x284>
  case 16:
    /* code */
    break;

  default:
    break;
 8000cb6:	bf00      	nop
 8000cb8:	e000      	b.n	8000cbc <HAL_GPIO_EXTI_Callback+0x284>
    break;
 8000cba:	bf00      	nop
  }
}
 8000cbc:	3714      	adds	r7, #20
 8000cbe:	46bd      	mov	sp, r7
 8000cc0:	bd90      	pop	{r4, r7, pc}
 8000cc2:	bf00      	nop
 8000cc4:	2000050c 	.word	0x2000050c
 8000cc8:	08005dd0 	.word	0x08005dd0
 8000ccc:	48000c00 	.word	0x48000c00
 8000cd0:	08005dd8 	.word	0x08005dd8
 8000cd4:	08005de8 	.word	0x08005de8
 8000cd8:	08005dc0 	.word	0x08005dc0
 8000cdc:	08005cf4 	.word	0x08005cf4
 8000ce0:	20000194 	.word	0x20000194
 8000ce4:	08005cf8 	.word	0x08005cf8
 8000ce8:	20000508 	.word	0x20000508
 8000cec:	08005cfc 	.word	0x08005cfc
 8000cf0:	08005d14 	.word	0x08005d14
 8000cf4:	08005d2c 	.word	0x08005d2c
 8000cf8:	08005d30 	.word	0x08005d30
 8000cfc:	08005d34 	.word	0x08005d34
 8000d00:	08005d38 	.word	0x08005d38
 8000d04:	08005d3c 	.word	0x08005d3c
 8000d08:	08005d40 	.word	0x08005d40
 8000d0c:	08005d50 	.word	0x08005d50
 8000d10:	08005d60 	.word	0x08005d60
 8000d14:	08005d6c 	.word	0x08005d6c

08000d18 <showMain>:
       0x0A,
       0x00,
       0x00
 };

 void showMain(void){
 8000d18:	b580      	push	{r7, lr}
 8000d1a:	af00      	add	r7, sp, #0
     setCursor(0, 0);
 8000d1c:	2100      	movs	r1, #0
 8000d1e:	2000      	movs	r0, #0
 8000d20:	f7ff fd14 	bl	800074c <setCursor>
	 print("1- Play");
 8000d24:	480a      	ldr	r0, [pc, #40]	; (8000d50 <showMain+0x38>)
 8000d26:	f7ff fd59 	bl	80007dc <print>
     setCursor(0, 1);
 8000d2a:	2101      	movs	r1, #1
 8000d2c:	2000      	movs	r0, #0
 8000d2e:	f7ff fd0d 	bl	800074c <setCursor>
     print("2- About");
 8000d32:	4808      	ldr	r0, [pc, #32]	; (8000d54 <showMain+0x3c>)
 8000d34:	f7ff fd52 	bl	80007dc <print>
     write(1);
 8000d38:	2001      	movs	r0, #1
 8000d3a:	f7ff fdb1 	bl	80008a0 <write>
     setCursor(20, 0);
 8000d3e:	2100      	movs	r1, #0
 8000d40:	2014      	movs	r0, #20
 8000d42:	f7ff fd03 	bl	800074c <setCursor>
     print("3- Setting");
 8000d46:	4804      	ldr	r0, [pc, #16]	; (8000d58 <showMain+0x40>)
 8000d48:	f7ff fd48 	bl	80007dc <print>
 }
 8000d4c:	bf00      	nop
 8000d4e:	bd80      	pop	{r7, pc}
 8000d50:	08005d70 	.word	0x08005d70
 8000d54:	08005d78 	.word	0x08005d78
 8000d58:	08005d84 	.word	0x08005d84

08000d5c <showAbout>:

 void showAbout(void){
 8000d5c:	b580      	push	{r7, lr}
 8000d5e:	af00      	add	r7, sp, #0
	 setCursor(0, 0);
 8000d60:	2100      	movs	r1, #0
 8000d62:	2000      	movs	r0, #0
 8000d64:	f7ff fcf2 	bl	800074c <setCursor>
	 print("Kimiya & Atiye");
 8000d68:	4802      	ldr	r0, [pc, #8]	; (8000d74 <showAbout+0x18>)
 8000d6a:	f7ff fd37 	bl	80007dc <print>
 }
 8000d6e:	bf00      	nop
 8000d70:	bd80      	pop	{r7, pc}
 8000d72:	bf00      	nop
 8000d74:	08005d90 	.word	0x08005d90

08000d78 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000d78:	b580      	push	{r7, lr}
 8000d7a:	b094      	sub	sp, #80	; 0x50
 8000d7c:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000d7e:	f000 fd17 	bl	80017b0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000d82:	f000 f8a9 	bl	8000ed8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000d86:	f000 fa39 	bl	80011fc <MX_GPIO_Init>
  MX_I2C1_Init();
 8000d8a:	f000 f90d 	bl	8000fa8 <MX_I2C1_Init>
  MX_SPI1_Init();
 8000d8e:	f000 f9a5 	bl	80010dc <MX_SPI1_Init>
  MX_USB_PCD_Init();
 8000d92:	f000 fa11 	bl	80011b8 <MX_USB_PCD_Init>
  MX_USART1_UART_Init();
 8000d96:	f000 f9df 	bl	8001158 <MX_USART1_UART_Init>
  MX_RTC_Init();
 8000d9a:	f000 f945 	bl	8001028 <MX_RTC_Init>
  /* USER CODE BEGIN 2 */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET);
 8000d9e:	2201      	movs	r2, #1
 8000da0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000da4:	4843      	ldr	r0, [pc, #268]	; (8000eb4 <main+0x13c>)
 8000da6:	f001 f8a7 	bl	8001ef8 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, GPIO_PIN_SET);
 8000daa:	2201      	movs	r2, #1
 8000dac:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000db0:	4840      	ldr	r0, [pc, #256]	; (8000eb4 <main+0x13c>)
 8000db2:	f001 f8a1 	bl	8001ef8 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);
 8000db6:	2201      	movs	r2, #1
 8000db8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000dbc:	483d      	ldr	r0, [pc, #244]	; (8000eb4 <main+0x13c>)
 8000dbe:	f001 f89b 	bl	8001ef8 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_SET);
 8000dc2:	2201      	movs	r2, #1
 8000dc4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000dc8:	483a      	ldr	r0, [pc, #232]	; (8000eb4 <main+0x13c>)
 8000dca:	f001 f895 	bl	8001ef8 <HAL_GPIO_WritePin>
      HAL_UART_Transmit(&huart1, "yo",
 8000dce:	f04f 33ff 	mov.w	r3, #4294967295
 8000dd2:	2202      	movs	r2, #2
 8000dd4:	4938      	ldr	r1, [pc, #224]	; (8000eb8 <main+0x140>)
 8000dd6:	4839      	ldr	r0, [pc, #228]	; (8000ebc <main+0x144>)
 8000dd8:	f003 fadf 	bl	800439a <HAL_UART_Transmit>
                                2,
                                HAL_MAX_DELAY);

      LiquidCrystal(GPIOD, GPIO_PIN_8, GPIO_PIN_9, GPIO_PIN_10, GPIO_PIN_11, GPIO_PIN_12, GPIO_PIN_13, GPIO_PIN_14);
 8000ddc:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8000de0:	9303      	str	r3, [sp, #12]
 8000de2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000de6:	9302      	str	r3, [sp, #8]
 8000de8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000dec:	9301      	str	r3, [sp, #4]
 8000dee:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000df2:	9300      	str	r3, [sp, #0]
 8000df4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000df8:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000dfc:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000e00:	482f      	ldr	r0, [pc, #188]	; (8000ec0 <main+0x148>)
 8000e02:	f7ff fa3d 	bl	8000280 <LiquidCrystal>
      RTC_TimeTypeDef mytime;

      RTC_DateTypeDef mydate;
      mydate.Year=19;
 8000e06:	2313      	movs	r3, #19
 8000e08:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
      mydate.Month=6;
 8000e0c:	2306      	movs	r3, #6
 8000e0e:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
      mydate.Date=5;
 8000e12:	2305      	movs	r3, #5
 8000e14:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a

      HAL_RTC_SetDate(&hrtc, &mydate, RTC_FORMAT_BIN);
 8000e18:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000e1c:	2200      	movs	r2, #0
 8000e1e:	4619      	mov	r1, r3
 8000e20:	4828      	ldr	r0, [pc, #160]	; (8000ec4 <main+0x14c>)
 8000e22:	f003 f830 	bl	8003e86 <HAL_RTC_SetDate>
      char timeStr[20];
      char dateStr[20];
      createChar(1, bottomFox);
 8000e26:	4928      	ldr	r1, [pc, #160]	; (8000ec8 <main+0x150>)
 8000e28:	2001      	movs	r0, #1
 8000e2a:	f7ff fd02 	bl	8000832 <createChar>
      showMain();
 8000e2e:	f7ff ff73 	bl	8000d18 <showMain>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  if(screen==1){
 8000e32:	4b26      	ldr	r3, [pc, #152]	; (8000ecc <main+0x154>)
 8000e34:	681b      	ldr	r3, [r3, #0]
 8000e36:	2b01      	cmp	r3, #1
 8000e38:	d1fb      	bne.n	8000e32 <main+0xba>
	  HAL_RTC_GetTime(&hrtc, &mytime, RTC_FORMAT_BIN);
 8000e3a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000e3e:	2200      	movs	r2, #0
 8000e40:	4619      	mov	r1, r3
 8000e42:	4820      	ldr	r0, [pc, #128]	; (8000ec4 <main+0x14c>)
 8000e44:	f002 ffc1 	bl	8003dca <HAL_RTC_GetTime>
	  HAL_RTC_GetDate(&hrtc, &mydate, RTC_FORMAT_BIN);
 8000e48:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000e4c:	2200      	movs	r2, #0
 8000e4e:	4619      	mov	r1, r3
 8000e50:	481c      	ldr	r0, [pc, #112]	; (8000ec4 <main+0x14c>)
 8000e52:	f003 f89c 	bl	8003f8e <HAL_RTC_GetDate>
	  setCursor(20,0);
 8000e56:	2100      	movs	r1, #0
 8000e58:	2014      	movs	r0, #20
 8000e5a:	f7ff fc77 	bl	800074c <setCursor>
	  sprintf(timeStr,"%2d:%2d:%2d",mytime.Hours,mytime.Minutes, mytime.Seconds);
 8000e5e:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8000e62:	461a      	mov	r2, r3
 8000e64:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8000e68:	4619      	mov	r1, r3
 8000e6a:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8000e6e:	f107 0014 	add.w	r0, r7, #20
 8000e72:	9300      	str	r3, [sp, #0]
 8000e74:	460b      	mov	r3, r1
 8000e76:	4916      	ldr	r1, [pc, #88]	; (8000ed0 <main+0x158>)
 8000e78:	f004 fac2 	bl	8005400 <siprintf>

	  print(timeStr);
 8000e7c:	f107 0314 	add.w	r3, r7, #20
 8000e80:	4618      	mov	r0, r3
 8000e82:	f7ff fcab 	bl	80007dc <print>
	  setCursor(20,1);
 8000e86:	2101      	movs	r1, #1
 8000e88:	2014      	movs	r0, #20
 8000e8a:	f7ff fc5f 	bl	800074c <setCursor>
	  sprintf(dateStr,"%2d//%2d//%2d",mydate.Year,mydate.Month, mydate.Date);
 8000e8e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8000e92:	461a      	mov	r2, r3
 8000e94:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 8000e98:	4619      	mov	r1, r3
 8000e9a:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 8000e9e:	4638      	mov	r0, r7
 8000ea0:	9300      	str	r3, [sp, #0]
 8000ea2:	460b      	mov	r3, r1
 8000ea4:	490b      	ldr	r1, [pc, #44]	; (8000ed4 <main+0x15c>)
 8000ea6:	f004 faab 	bl	8005400 <siprintf>

	  print(dateStr);
 8000eaa:	463b      	mov	r3, r7
 8000eac:	4618      	mov	r0, r3
 8000eae:	f7ff fc95 	bl	80007dc <print>
	  if(screen==1){
 8000eb2:	e7be      	b.n	8000e32 <main+0xba>
 8000eb4:	48000400 	.word	0x48000400
 8000eb8:	08005da0 	.word	0x08005da0
 8000ebc:	20000194 	.word	0x20000194
 8000ec0:	48000c00 	.word	0x48000c00
 8000ec4:	20000110 	.word	0x20000110
 8000ec8:	20000004 	.word	0x20000004
 8000ecc:	20000508 	.word	0x20000508
 8000ed0:	08005da4 	.word	0x08005da4
 8000ed4:	08005db0 	.word	0x08005db0

08000ed8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000ed8:	b580      	push	{r7, lr}
 8000eda:	b09e      	sub	sp, #120	; 0x78
 8000edc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000ede:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8000ee2:	2228      	movs	r2, #40	; 0x28
 8000ee4:	2100      	movs	r1, #0
 8000ee6:	4618      	mov	r0, r3
 8000ee8:	f004 fa82 	bl	80053f0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000eec:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8000ef0:	2200      	movs	r2, #0
 8000ef2:	601a      	str	r2, [r3, #0]
 8000ef4:	605a      	str	r2, [r3, #4]
 8000ef6:	609a      	str	r2, [r3, #8]
 8000ef8:	60da      	str	r2, [r3, #12]
 8000efa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000efc:	463b      	mov	r3, r7
 8000efe:	223c      	movs	r2, #60	; 0x3c
 8000f00:	2100      	movs	r1, #0
 8000f02:	4618      	mov	r0, r3
 8000f04:	f004 fa74 	bl	80053f0 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI
 8000f08:	230b      	movs	r3, #11
 8000f0a:	653b      	str	r3, [r7, #80]	; 0x50
                              |RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000f0c:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8000f10:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000f12:	2300      	movs	r3, #0
 8000f14:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000f16:	2301      	movs	r3, #1
 8000f18:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000f1a:	2310      	movs	r3, #16
 8000f1c:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000f1e:	2301      	movs	r3, #1
 8000f20:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000f22:	2302      	movs	r3, #2
 8000f24:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000f26:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000f2a:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 8000f2c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8000f30:	677b      	str	r3, [r7, #116]	; 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000f32:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8000f36:	4618      	mov	r0, r3
 8000f38:	f001 fa06 	bl	8002348 <HAL_RCC_OscConfig>
 8000f3c:	4603      	mov	r3, r0
 8000f3e:	2b00      	cmp	r3, #0
 8000f40:	d001      	beq.n	8000f46 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000f42:	f000 fa15 	bl	8001370 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000f46:	230f      	movs	r3, #15
 8000f48:	63fb      	str	r3, [r7, #60]	; 0x3c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000f4a:	2302      	movs	r3, #2
 8000f4c:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000f4e:	2300      	movs	r3, #0
 8000f50:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000f52:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000f56:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000f58:	2300      	movs	r3, #0
 8000f5a:	64fb      	str	r3, [r7, #76]	; 0x4c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000f5c:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8000f60:	2101      	movs	r1, #1
 8000f62:	4618      	mov	r0, r3
 8000f64:	f002 fa2e 	bl	80033c4 <HAL_RCC_ClockConfig>
 8000f68:	4603      	mov	r3, r0
 8000f6a:	2b00      	cmp	r3, #0
 8000f6c:	d001      	beq.n	8000f72 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000f6e:	f000 f9ff 	bl	8001370 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB|RCC_PERIPHCLK_USART1
 8000f72:	4b0c      	ldr	r3, [pc, #48]	; (8000fa4 <SystemClock_Config+0xcc>)
 8000f74:	603b      	str	r3, [r7, #0]
                              |RCC_PERIPHCLK_I2C1|RCC_PERIPHCLK_RTC;
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8000f76:	2300      	movs	r3, #0
 8000f78:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 8000f7a:	2300      	movs	r3, #0
 8000f7c:	61fb      	str	r3, [r7, #28]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8000f7e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000f82:	607b      	str	r3, [r7, #4]
  PeriphClkInit.USBClockSelection = RCC_USBCLKSOURCE_PLL;
 8000f84:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000f88:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000f8a:	463b      	mov	r3, r7
 8000f8c:	4618      	mov	r0, r3
 8000f8e:	f002 fc4f 	bl	8003830 <HAL_RCCEx_PeriphCLKConfig>
 8000f92:	4603      	mov	r3, r0
 8000f94:	2b00      	cmp	r3, #0
 8000f96:	d001      	beq.n	8000f9c <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8000f98:	f000 f9ea 	bl	8001370 <Error_Handler>
  }
}
 8000f9c:	bf00      	nop
 8000f9e:	3778      	adds	r7, #120	; 0x78
 8000fa0:	46bd      	mov	sp, r7
 8000fa2:	bd80      	pop	{r7, pc}
 8000fa4:	00030021 	.word	0x00030021

08000fa8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000fa8:	b580      	push	{r7, lr}
 8000faa:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000fac:	4b1b      	ldr	r3, [pc, #108]	; (800101c <MX_I2C1_Init+0x74>)
 8000fae:	4a1c      	ldr	r2, [pc, #112]	; (8001020 <MX_I2C1_Init+0x78>)
 8000fb0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x2000090E;
 8000fb2:	4b1a      	ldr	r3, [pc, #104]	; (800101c <MX_I2C1_Init+0x74>)
 8000fb4:	4a1b      	ldr	r2, [pc, #108]	; (8001024 <MX_I2C1_Init+0x7c>)
 8000fb6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000fb8:	4b18      	ldr	r3, [pc, #96]	; (800101c <MX_I2C1_Init+0x74>)
 8000fba:	2200      	movs	r2, #0
 8000fbc:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000fbe:	4b17      	ldr	r3, [pc, #92]	; (800101c <MX_I2C1_Init+0x74>)
 8000fc0:	2201      	movs	r2, #1
 8000fc2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000fc4:	4b15      	ldr	r3, [pc, #84]	; (800101c <MX_I2C1_Init+0x74>)
 8000fc6:	2200      	movs	r2, #0
 8000fc8:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000fca:	4b14      	ldr	r3, [pc, #80]	; (800101c <MX_I2C1_Init+0x74>)
 8000fcc:	2200      	movs	r2, #0
 8000fce:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000fd0:	4b12      	ldr	r3, [pc, #72]	; (800101c <MX_I2C1_Init+0x74>)
 8000fd2:	2200      	movs	r2, #0
 8000fd4:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000fd6:	4b11      	ldr	r3, [pc, #68]	; (800101c <MX_I2C1_Init+0x74>)
 8000fd8:	2200      	movs	r2, #0
 8000fda:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000fdc:	4b0f      	ldr	r3, [pc, #60]	; (800101c <MX_I2C1_Init+0x74>)
 8000fde:	2200      	movs	r2, #0
 8000fe0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000fe2:	480e      	ldr	r0, [pc, #56]	; (800101c <MX_I2C1_Init+0x74>)
 8000fe4:	f000 ffb8 	bl	8001f58 <HAL_I2C_Init>
 8000fe8:	4603      	mov	r3, r0
 8000fea:	2b00      	cmp	r3, #0
 8000fec:	d001      	beq.n	8000ff2 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000fee:	f000 f9bf 	bl	8001370 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000ff2:	2100      	movs	r1, #0
 8000ff4:	4809      	ldr	r0, [pc, #36]	; (800101c <MX_I2C1_Init+0x74>)
 8000ff6:	f001 f83e 	bl	8002076 <HAL_I2CEx_ConfigAnalogFilter>
 8000ffa:	4603      	mov	r3, r0
 8000ffc:	2b00      	cmp	r3, #0
 8000ffe:	d001      	beq.n	8001004 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001000:	f000 f9b6 	bl	8001370 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001004:	2100      	movs	r1, #0
 8001006:	4805      	ldr	r0, [pc, #20]	; (800101c <MX_I2C1_Init+0x74>)
 8001008:	f001 f880 	bl	800210c <HAL_I2CEx_ConfigDigitalFilter>
 800100c:	4603      	mov	r3, r0
 800100e:	2b00      	cmp	r3, #0
 8001010:	d001      	beq.n	8001016 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8001012:	f000 f9ad 	bl	8001370 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001016:	bf00      	nop
 8001018:	bd80      	pop	{r7, pc}
 800101a:	bf00      	nop
 800101c:	200000bc 	.word	0x200000bc
 8001020:	40005400 	.word	0x40005400
 8001024:	2000090e 	.word	0x2000090e

08001028 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8001028:	b580      	push	{r7, lr}
 800102a:	b086      	sub	sp, #24
 800102c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 800102e:	1d3b      	adds	r3, r7, #4
 8001030:	2200      	movs	r2, #0
 8001032:	601a      	str	r2, [r3, #0]
 8001034:	605a      	str	r2, [r3, #4]
 8001036:	609a      	str	r2, [r3, #8]
 8001038:	60da      	str	r2, [r3, #12]
 800103a:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 800103c:	2300      	movs	r3, #0
 800103e:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8001040:	4b24      	ldr	r3, [pc, #144]	; (80010d4 <MX_RTC_Init+0xac>)
 8001042:	4a25      	ldr	r2, [pc, #148]	; (80010d8 <MX_RTC_Init+0xb0>)
 8001044:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8001046:	4b23      	ldr	r3, [pc, #140]	; (80010d4 <MX_RTC_Init+0xac>)
 8001048:	2200      	movs	r2, #0
 800104a:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 39;
 800104c:	4b21      	ldr	r3, [pc, #132]	; (80010d4 <MX_RTC_Init+0xac>)
 800104e:	2227      	movs	r2, #39	; 0x27
 8001050:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 999;
 8001052:	4b20      	ldr	r3, [pc, #128]	; (80010d4 <MX_RTC_Init+0xac>)
 8001054:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001058:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 800105a:	4b1e      	ldr	r3, [pc, #120]	; (80010d4 <MX_RTC_Init+0xac>)
 800105c:	2200      	movs	r2, #0
 800105e:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8001060:	4b1c      	ldr	r3, [pc, #112]	; (80010d4 <MX_RTC_Init+0xac>)
 8001062:	2200      	movs	r2, #0
 8001064:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001066:	4b1b      	ldr	r3, [pc, #108]	; (80010d4 <MX_RTC_Init+0xac>)
 8001068:	2200      	movs	r2, #0
 800106a:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800106c:	4819      	ldr	r0, [pc, #100]	; (80010d4 <MX_RTC_Init+0xac>)
 800106e:	f002 fd8f 	bl	8003b90 <HAL_RTC_Init>
 8001072:	4603      	mov	r3, r0
 8001074:	2b00      	cmp	r3, #0
 8001076:	d001      	beq.n	800107c <MX_RTC_Init+0x54>
  {
    Error_Handler();
 8001078:	f000 f97a 	bl	8001370 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 800107c:	2300      	movs	r3, #0
 800107e:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 8001080:	2300      	movs	r3, #0
 8001082:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 8001084:	2300      	movs	r3, #0
 8001086:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8001088:	2300      	movs	r3, #0
 800108a:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800108c:	2300      	movs	r3, #0
 800108e:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8001090:	1d3b      	adds	r3, r7, #4
 8001092:	2201      	movs	r2, #1
 8001094:	4619      	mov	r1, r3
 8001096:	480f      	ldr	r0, [pc, #60]	; (80010d4 <MX_RTC_Init+0xac>)
 8001098:	f002 fdfd 	bl	8003c96 <HAL_RTC_SetTime>
 800109c:	4603      	mov	r3, r0
 800109e:	2b00      	cmp	r3, #0
 80010a0:	d001      	beq.n	80010a6 <MX_RTC_Init+0x7e>
  {
    Error_Handler();
 80010a2:	f000 f965 	bl	8001370 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 80010a6:	2301      	movs	r3, #1
 80010a8:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 80010aa:	2301      	movs	r3, #1
 80010ac:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x1;
 80010ae:	2301      	movs	r3, #1
 80010b0:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x0;
 80010b2:	2300      	movs	r3, #0
 80010b4:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 80010b6:	463b      	mov	r3, r7
 80010b8:	2201      	movs	r2, #1
 80010ba:	4619      	mov	r1, r3
 80010bc:	4805      	ldr	r0, [pc, #20]	; (80010d4 <MX_RTC_Init+0xac>)
 80010be:	f002 fee2 	bl	8003e86 <HAL_RTC_SetDate>
 80010c2:	4603      	mov	r3, r0
 80010c4:	2b00      	cmp	r3, #0
 80010c6:	d001      	beq.n	80010cc <MX_RTC_Init+0xa4>
  {
    Error_Handler();
 80010c8:	f000 f952 	bl	8001370 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 80010cc:	bf00      	nop
 80010ce:	3718      	adds	r7, #24
 80010d0:	46bd      	mov	sp, r7
 80010d2:	bd80      	pop	{r7, pc}
 80010d4:	20000110 	.word	0x20000110
 80010d8:	40002800 	.word	0x40002800

080010dc <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80010dc:	b580      	push	{r7, lr}
 80010de:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80010e0:	4b1b      	ldr	r3, [pc, #108]	; (8001150 <MX_SPI1_Init+0x74>)
 80010e2:	4a1c      	ldr	r2, [pc, #112]	; (8001154 <MX_SPI1_Init+0x78>)
 80010e4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80010e6:	4b1a      	ldr	r3, [pc, #104]	; (8001150 <MX_SPI1_Init+0x74>)
 80010e8:	f44f 7282 	mov.w	r2, #260	; 0x104
 80010ec:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80010ee:	4b18      	ldr	r3, [pc, #96]	; (8001150 <MX_SPI1_Init+0x74>)
 80010f0:	2200      	movs	r2, #0
 80010f2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 80010f4:	4b16      	ldr	r3, [pc, #88]	; (8001150 <MX_SPI1_Init+0x74>)
 80010f6:	f44f 7240 	mov.w	r2, #768	; 0x300
 80010fa:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80010fc:	4b14      	ldr	r3, [pc, #80]	; (8001150 <MX_SPI1_Init+0x74>)
 80010fe:	2200      	movs	r2, #0
 8001100:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001102:	4b13      	ldr	r3, [pc, #76]	; (8001150 <MX_SPI1_Init+0x74>)
 8001104:	2200      	movs	r2, #0
 8001106:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001108:	4b11      	ldr	r3, [pc, #68]	; (8001150 <MX_SPI1_Init+0x74>)
 800110a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800110e:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8001110:	4b0f      	ldr	r3, [pc, #60]	; (8001150 <MX_SPI1_Init+0x74>)
 8001112:	2208      	movs	r2, #8
 8001114:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001116:	4b0e      	ldr	r3, [pc, #56]	; (8001150 <MX_SPI1_Init+0x74>)
 8001118:	2200      	movs	r2, #0
 800111a:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800111c:	4b0c      	ldr	r3, [pc, #48]	; (8001150 <MX_SPI1_Init+0x74>)
 800111e:	2200      	movs	r2, #0
 8001120:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001122:	4b0b      	ldr	r3, [pc, #44]	; (8001150 <MX_SPI1_Init+0x74>)
 8001124:	2200      	movs	r2, #0
 8001126:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8001128:	4b09      	ldr	r3, [pc, #36]	; (8001150 <MX_SPI1_Init+0x74>)
 800112a:	2207      	movs	r2, #7
 800112c:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800112e:	4b08      	ldr	r3, [pc, #32]	; (8001150 <MX_SPI1_Init+0x74>)
 8001130:	2200      	movs	r2, #0
 8001132:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001134:	4b06      	ldr	r3, [pc, #24]	; (8001150 <MX_SPI1_Init+0x74>)
 8001136:	2208      	movs	r2, #8
 8001138:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800113a:	4805      	ldr	r0, [pc, #20]	; (8001150 <MX_SPI1_Init+0x74>)
 800113c:	f003 f834 	bl	80041a8 <HAL_SPI_Init>
 8001140:	4603      	mov	r3, r0
 8001142:	2b00      	cmp	r3, #0
 8001144:	d001      	beq.n	800114a <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8001146:	f000 f913 	bl	8001370 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800114a:	bf00      	nop
 800114c:	bd80      	pop	{r7, pc}
 800114e:	bf00      	nop
 8001150:	20000130 	.word	0x20000130
 8001154:	40013000 	.word	0x40013000

08001158 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001158:	b580      	push	{r7, lr}
 800115a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800115c:	4b14      	ldr	r3, [pc, #80]	; (80011b0 <MX_USART1_UART_Init+0x58>)
 800115e:	4a15      	ldr	r2, [pc, #84]	; (80011b4 <MX_USART1_UART_Init+0x5c>)
 8001160:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8001162:	4b13      	ldr	r3, [pc, #76]	; (80011b0 <MX_USART1_UART_Init+0x58>)
 8001164:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001168:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800116a:	4b11      	ldr	r3, [pc, #68]	; (80011b0 <MX_USART1_UART_Init+0x58>)
 800116c:	2200      	movs	r2, #0
 800116e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001170:	4b0f      	ldr	r3, [pc, #60]	; (80011b0 <MX_USART1_UART_Init+0x58>)
 8001172:	2200      	movs	r2, #0
 8001174:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001176:	4b0e      	ldr	r3, [pc, #56]	; (80011b0 <MX_USART1_UART_Init+0x58>)
 8001178:	2200      	movs	r2, #0
 800117a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800117c:	4b0c      	ldr	r3, [pc, #48]	; (80011b0 <MX_USART1_UART_Init+0x58>)
 800117e:	220c      	movs	r2, #12
 8001180:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001182:	4b0b      	ldr	r3, [pc, #44]	; (80011b0 <MX_USART1_UART_Init+0x58>)
 8001184:	2200      	movs	r2, #0
 8001186:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001188:	4b09      	ldr	r3, [pc, #36]	; (80011b0 <MX_USART1_UART_Init+0x58>)
 800118a:	2200      	movs	r2, #0
 800118c:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800118e:	4b08      	ldr	r3, [pc, #32]	; (80011b0 <MX_USART1_UART_Init+0x58>)
 8001190:	2200      	movs	r2, #0
 8001192:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001194:	4b06      	ldr	r3, [pc, #24]	; (80011b0 <MX_USART1_UART_Init+0x58>)
 8001196:	2200      	movs	r2, #0
 8001198:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800119a:	4805      	ldr	r0, [pc, #20]	; (80011b0 <MX_USART1_UART_Init+0x58>)
 800119c:	f003 f8af 	bl	80042fe <HAL_UART_Init>
 80011a0:	4603      	mov	r3, r0
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d001      	beq.n	80011aa <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 80011a6:	f000 f8e3 	bl	8001370 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80011aa:	bf00      	nop
 80011ac:	bd80      	pop	{r7, pc}
 80011ae:	bf00      	nop
 80011b0:	20000194 	.word	0x20000194
 80011b4:	40013800 	.word	0x40013800

080011b8 <MX_USB_PCD_Init>:
  * @brief USB Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_PCD_Init(void)
{
 80011b8:	b580      	push	{r7, lr}
 80011ba:	af00      	add	r7, sp, #0
  /* USER CODE END USB_Init 0 */

  /* USER CODE BEGIN USB_Init 1 */

  /* USER CODE END USB_Init 1 */
  hpcd_USB_FS.Instance = USB;
 80011bc:	4b0d      	ldr	r3, [pc, #52]	; (80011f4 <MX_USB_PCD_Init+0x3c>)
 80011be:	4a0e      	ldr	r2, [pc, #56]	; (80011f8 <MX_USB_PCD_Init+0x40>)
 80011c0:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 80011c2:	4b0c      	ldr	r3, [pc, #48]	; (80011f4 <MX_USB_PCD_Init+0x3c>)
 80011c4:	2208      	movs	r2, #8
 80011c6:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 80011c8:	4b0a      	ldr	r3, [pc, #40]	; (80011f4 <MX_USB_PCD_Init+0x3c>)
 80011ca:	2202      	movs	r2, #2
 80011cc:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80011ce:	4b09      	ldr	r3, [pc, #36]	; (80011f4 <MX_USB_PCD_Init+0x3c>)
 80011d0:	2202      	movs	r2, #2
 80011d2:	611a      	str	r2, [r3, #16]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 80011d4:	4b07      	ldr	r3, [pc, #28]	; (80011f4 <MX_USB_PCD_Init+0x3c>)
 80011d6:	2200      	movs	r2, #0
 80011d8:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 80011da:	4b06      	ldr	r3, [pc, #24]	; (80011f4 <MX_USB_PCD_Init+0x3c>)
 80011dc:	2200      	movs	r2, #0
 80011de:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 80011e0:	4804      	ldr	r0, [pc, #16]	; (80011f4 <MX_USB_PCD_Init+0x3c>)
 80011e2:	f000 ffdf 	bl	80021a4 <HAL_PCD_Init>
 80011e6:	4603      	mov	r3, r0
 80011e8:	2b00      	cmp	r3, #0
 80011ea:	d001      	beq.n	80011f0 <MX_USB_PCD_Init+0x38>
  {
    Error_Handler();
 80011ec:	f000 f8c0 	bl	8001370 <Error_Handler>
  }
  /* USER CODE BEGIN USB_Init 2 */

  /* USER CODE END USB_Init 2 */

}
 80011f0:	bf00      	nop
 80011f2:	bd80      	pop	{r7, pc}
 80011f4:	2000021c 	.word	0x2000021c
 80011f8:	40005c00 	.word	0x40005c00

080011fc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80011fc:	b580      	push	{r7, lr}
 80011fe:	b08c      	sub	sp, #48	; 0x30
 8001200:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001202:	f107 031c 	add.w	r3, r7, #28
 8001206:	2200      	movs	r2, #0
 8001208:	601a      	str	r2, [r3, #0]
 800120a:	605a      	str	r2, [r3, #4]
 800120c:	609a      	str	r2, [r3, #8]
 800120e:	60da      	str	r2, [r3, #12]
 8001210:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001212:	4b53      	ldr	r3, [pc, #332]	; (8001360 <MX_GPIO_Init+0x164>)
 8001214:	695b      	ldr	r3, [r3, #20]
 8001216:	4a52      	ldr	r2, [pc, #328]	; (8001360 <MX_GPIO_Init+0x164>)
 8001218:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800121c:	6153      	str	r3, [r2, #20]
 800121e:	4b50      	ldr	r3, [pc, #320]	; (8001360 <MX_GPIO_Init+0x164>)
 8001220:	695b      	ldr	r3, [r3, #20]
 8001222:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001226:	61bb      	str	r3, [r7, #24]
 8001228:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800122a:	4b4d      	ldr	r3, [pc, #308]	; (8001360 <MX_GPIO_Init+0x164>)
 800122c:	695b      	ldr	r3, [r3, #20]
 800122e:	4a4c      	ldr	r2, [pc, #304]	; (8001360 <MX_GPIO_Init+0x164>)
 8001230:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8001234:	6153      	str	r3, [r2, #20]
 8001236:	4b4a      	ldr	r3, [pc, #296]	; (8001360 <MX_GPIO_Init+0x164>)
 8001238:	695b      	ldr	r3, [r3, #20]
 800123a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800123e:	617b      	str	r3, [r7, #20]
 8001240:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001242:	4b47      	ldr	r3, [pc, #284]	; (8001360 <MX_GPIO_Init+0x164>)
 8001244:	695b      	ldr	r3, [r3, #20]
 8001246:	4a46      	ldr	r2, [pc, #280]	; (8001360 <MX_GPIO_Init+0x164>)
 8001248:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800124c:	6153      	str	r3, [r2, #20]
 800124e:	4b44      	ldr	r3, [pc, #272]	; (8001360 <MX_GPIO_Init+0x164>)
 8001250:	695b      	ldr	r3, [r3, #20]
 8001252:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001256:	613b      	str	r3, [r7, #16]
 8001258:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800125a:	4b41      	ldr	r3, [pc, #260]	; (8001360 <MX_GPIO_Init+0x164>)
 800125c:	695b      	ldr	r3, [r3, #20]
 800125e:	4a40      	ldr	r2, [pc, #256]	; (8001360 <MX_GPIO_Init+0x164>)
 8001260:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001264:	6153      	str	r3, [r2, #20]
 8001266:	4b3e      	ldr	r3, [pc, #248]	; (8001360 <MX_GPIO_Init+0x164>)
 8001268:	695b      	ldr	r3, [r3, #20]
 800126a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800126e:	60fb      	str	r3, [r7, #12]
 8001270:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001272:	4b3b      	ldr	r3, [pc, #236]	; (8001360 <MX_GPIO_Init+0x164>)
 8001274:	695b      	ldr	r3, [r3, #20]
 8001276:	4a3a      	ldr	r2, [pc, #232]	; (8001360 <MX_GPIO_Init+0x164>)
 8001278:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800127c:	6153      	str	r3, [r2, #20]
 800127e:	4b38      	ldr	r3, [pc, #224]	; (8001360 <MX_GPIO_Init+0x164>)
 8001280:	695b      	ldr	r3, [r3, #20]
 8001282:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001286:	60bb      	str	r3, [r7, #8]
 8001288:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800128a:	4b35      	ldr	r3, [pc, #212]	; (8001360 <MX_GPIO_Init+0x164>)
 800128c:	695b      	ldr	r3, [r3, #20]
 800128e:	4a34      	ldr	r2, [pc, #208]	; (8001360 <MX_GPIO_Init+0x164>)
 8001290:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8001294:	6153      	str	r3, [r2, #20]
 8001296:	4b32      	ldr	r3, [pc, #200]	; (8001360 <MX_GPIO_Init+0x164>)
 8001298:	695b      	ldr	r3, [r3, #20]
 800129a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800129e:	607b      	str	r3, [r7, #4]
 80012a0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, CS_I2C_SPI_Pin|LD4_Pin|LD3_Pin|LD5_Pin
 80012a2:	2200      	movs	r2, #0
 80012a4:	f64f 7108 	movw	r1, #65288	; 0xff08
 80012a8:	482e      	ldr	r0, [pc, #184]	; (8001364 <MX_GPIO_Init+0x168>)
 80012aa:	f000 fe25 	bl	8001ef8 <HAL_GPIO_WritePin>
                          |LD7_Pin|LD9_Pin|LD10_Pin|LD8_Pin
                          |LD6_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 80012ae:	2200      	movs	r2, #0
 80012b0:	f647 710f 	movw	r1, #32527	; 0x7f0f
 80012b4:	482c      	ldr	r0, [pc, #176]	; (8001368 <MX_GPIO_Init+0x16c>)
 80012b6:	f000 fe1f 	bl	8001ef8 <HAL_GPIO_WritePin>
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_0
                          |GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3, GPIO_PIN_RESET);

  /*Configure GPIO pins : DRDY_Pin MEMS_INT3_Pin MEMS_INT4_Pin MEMS_INT1_Pin
                           MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = DRDY_Pin|MEMS_INT3_Pin|MEMS_INT4_Pin|MEMS_INT1_Pin
 80012ba:	2337      	movs	r3, #55	; 0x37
 80012bc:	61fb      	str	r3, [r7, #28]
                          |MEMS_INT2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80012be:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 80012c2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012c4:	2300      	movs	r3, #0
 80012c6:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80012c8:	f107 031c 	add.w	r3, r7, #28
 80012cc:	4619      	mov	r1, r3
 80012ce:	4825      	ldr	r0, [pc, #148]	; (8001364 <MX_GPIO_Init+0x168>)
 80012d0:	f000 fc80 	bl	8001bd4 <HAL_GPIO_Init>

  /*Configure GPIO pins : CS_I2C_SPI_Pin LD4_Pin LD3_Pin LD5_Pin
                           LD7_Pin LD9_Pin LD10_Pin LD8_Pin
                           LD6_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin|LD4_Pin|LD3_Pin|LD5_Pin
 80012d4:	f64f 7308 	movw	r3, #65288	; 0xff08
 80012d8:	61fb      	str	r3, [r7, #28]
                          |LD7_Pin|LD9_Pin|LD10_Pin|LD8_Pin
                          |LD6_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012da:	2301      	movs	r3, #1
 80012dc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012de:	2300      	movs	r3, #0
 80012e0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012e2:	2300      	movs	r3, #0
 80012e4:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80012e6:	f107 031c 	add.w	r3, r7, #28
 80012ea:	4619      	mov	r1, r3
 80012ec:	481d      	ldr	r0, [pc, #116]	; (8001364 <MX_GPIO_Init+0x168>)
 80012ee:	f000 fc71 	bl	8001bd4 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80012f2:	2301      	movs	r3, #1
 80012f4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80012f6:	2300      	movs	r3, #0
 80012f8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012fa:	2300      	movs	r3, #0
 80012fc:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80012fe:	f107 031c 	add.w	r3, r7, #28
 8001302:	4619      	mov	r1, r3
 8001304:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001308:	f000 fc64 	bl	8001bd4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB12 PB13 PB14 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 800130c:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 8001310:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001312:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001316:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001318:	2302      	movs	r3, #2
 800131a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800131c:	f107 031c 	add.w	r3, r7, #28
 8001320:	4619      	mov	r1, r3
 8001322:	4812      	ldr	r0, [pc, #72]	; (800136c <MX_GPIO_Init+0x170>)
 8001324:	f000 fc56 	bl	8001bd4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD8 PD9 PD10 PD11
                           PD12 PD13 PD14 PD0
                           PD1 PD2 PD3 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8001328:	f647 730f 	movw	r3, #32527	; 0x7f0f
 800132c:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_0
                          |GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800132e:	2301      	movs	r3, #1
 8001330:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001332:	2300      	movs	r3, #0
 8001334:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001336:	2300      	movs	r3, #0
 8001338:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800133a:	f107 031c 	add.w	r3, r7, #28
 800133e:	4619      	mov	r1, r3
 8001340:	4809      	ldr	r0, [pc, #36]	; (8001368 <MX_GPIO_Init+0x16c>)
 8001342:	f000 fc47 	bl	8001bd4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 1, 0);
 8001346:	2200      	movs	r2, #0
 8001348:	2101      	movs	r1, #1
 800134a:	2028      	movs	r0, #40	; 0x28
 800134c:	f000 fb95 	bl	8001a7a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001350:	2028      	movs	r0, #40	; 0x28
 8001352:	f000 fbae 	bl	8001ab2 <HAL_NVIC_EnableIRQ>

}
 8001356:	bf00      	nop
 8001358:	3730      	adds	r7, #48	; 0x30
 800135a:	46bd      	mov	sp, r7
 800135c:	bd80      	pop	{r7, pc}
 800135e:	bf00      	nop
 8001360:	40021000 	.word	0x40021000
 8001364:	48001000 	.word	0x48001000
 8001368:	48000c00 	.word	0x48000c00
 800136c:	48000400 	.word	0x48000400

08001370 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001370:	b480      	push	{r7}
 8001372:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001374:	b672      	cpsid	i
}
 8001376:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001378:	e7fe      	b.n	8001378 <Error_Handler+0x8>
	...

0800137c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800137c:	b580      	push	{r7, lr}
 800137e:	b082      	sub	sp, #8
 8001380:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001382:	4b0f      	ldr	r3, [pc, #60]	; (80013c0 <HAL_MspInit+0x44>)
 8001384:	699b      	ldr	r3, [r3, #24]
 8001386:	4a0e      	ldr	r2, [pc, #56]	; (80013c0 <HAL_MspInit+0x44>)
 8001388:	f043 0301 	orr.w	r3, r3, #1
 800138c:	6193      	str	r3, [r2, #24]
 800138e:	4b0c      	ldr	r3, [pc, #48]	; (80013c0 <HAL_MspInit+0x44>)
 8001390:	699b      	ldr	r3, [r3, #24]
 8001392:	f003 0301 	and.w	r3, r3, #1
 8001396:	607b      	str	r3, [r7, #4]
 8001398:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800139a:	4b09      	ldr	r3, [pc, #36]	; (80013c0 <HAL_MspInit+0x44>)
 800139c:	69db      	ldr	r3, [r3, #28]
 800139e:	4a08      	ldr	r2, [pc, #32]	; (80013c0 <HAL_MspInit+0x44>)
 80013a0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80013a4:	61d3      	str	r3, [r2, #28]
 80013a6:	4b06      	ldr	r3, [pc, #24]	; (80013c0 <HAL_MspInit+0x44>)
 80013a8:	69db      	ldr	r3, [r3, #28]
 80013aa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80013ae:	603b      	str	r3, [r7, #0]
 80013b0:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_1);
 80013b2:	2006      	movs	r0, #6
 80013b4:	f000 fb56 	bl	8001a64 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80013b8:	bf00      	nop
 80013ba:	3708      	adds	r7, #8
 80013bc:	46bd      	mov	sp, r7
 80013be:	bd80      	pop	{r7, pc}
 80013c0:	40021000 	.word	0x40021000

080013c4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80013c4:	b580      	push	{r7, lr}
 80013c6:	b08a      	sub	sp, #40	; 0x28
 80013c8:	af00      	add	r7, sp, #0
 80013ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013cc:	f107 0314 	add.w	r3, r7, #20
 80013d0:	2200      	movs	r2, #0
 80013d2:	601a      	str	r2, [r3, #0]
 80013d4:	605a      	str	r2, [r3, #4]
 80013d6:	609a      	str	r2, [r3, #8]
 80013d8:	60da      	str	r2, [r3, #12]
 80013da:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	4a17      	ldr	r2, [pc, #92]	; (8001440 <HAL_I2C_MspInit+0x7c>)
 80013e2:	4293      	cmp	r3, r2
 80013e4:	d127      	bne.n	8001436 <HAL_I2C_MspInit+0x72>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80013e6:	4b17      	ldr	r3, [pc, #92]	; (8001444 <HAL_I2C_MspInit+0x80>)
 80013e8:	695b      	ldr	r3, [r3, #20]
 80013ea:	4a16      	ldr	r2, [pc, #88]	; (8001444 <HAL_I2C_MspInit+0x80>)
 80013ec:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80013f0:	6153      	str	r3, [r2, #20]
 80013f2:	4b14      	ldr	r3, [pc, #80]	; (8001444 <HAL_I2C_MspInit+0x80>)
 80013f4:	695b      	ldr	r3, [r3, #20]
 80013f6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80013fa:	613b      	str	r3, [r7, #16]
 80013fc:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = I2C1_SCL_Pin|I2C1_SDA_Pin;
 80013fe:	23c0      	movs	r3, #192	; 0xc0
 8001400:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001402:	2312      	movs	r3, #18
 8001404:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001406:	2301      	movs	r3, #1
 8001408:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800140a:	2303      	movs	r3, #3
 800140c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800140e:	2304      	movs	r3, #4
 8001410:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001412:	f107 0314 	add.w	r3, r7, #20
 8001416:	4619      	mov	r1, r3
 8001418:	480b      	ldr	r0, [pc, #44]	; (8001448 <HAL_I2C_MspInit+0x84>)
 800141a:	f000 fbdb 	bl	8001bd4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800141e:	4b09      	ldr	r3, [pc, #36]	; (8001444 <HAL_I2C_MspInit+0x80>)
 8001420:	69db      	ldr	r3, [r3, #28]
 8001422:	4a08      	ldr	r2, [pc, #32]	; (8001444 <HAL_I2C_MspInit+0x80>)
 8001424:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001428:	61d3      	str	r3, [r2, #28]
 800142a:	4b06      	ldr	r3, [pc, #24]	; (8001444 <HAL_I2C_MspInit+0x80>)
 800142c:	69db      	ldr	r3, [r3, #28]
 800142e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001432:	60fb      	str	r3, [r7, #12]
 8001434:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001436:	bf00      	nop
 8001438:	3728      	adds	r7, #40	; 0x28
 800143a:	46bd      	mov	sp, r7
 800143c:	bd80      	pop	{r7, pc}
 800143e:	bf00      	nop
 8001440:	40005400 	.word	0x40005400
 8001444:	40021000 	.word	0x40021000
 8001448:	48000400 	.word	0x48000400

0800144c <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 800144c:	b480      	push	{r7}
 800144e:	b085      	sub	sp, #20
 8001450:	af00      	add	r7, sp, #0
 8001452:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	4a0d      	ldr	r2, [pc, #52]	; (8001490 <HAL_RTC_MspInit+0x44>)
 800145a:	4293      	cmp	r3, r2
 800145c:	d111      	bne.n	8001482 <HAL_RTC_MspInit+0x36>
 800145e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001462:	60fb      	str	r3, [r7, #12]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001464:	68fb      	ldr	r3, [r7, #12]
 8001466:	fa93 f3a3 	rbit	r3, r3
 800146a:	60bb      	str	r3, [r7, #8]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800146c:	68bb      	ldr	r3, [r7, #8]
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 800146e:	fab3 f383 	clz	r3, r3
 8001472:	b2db      	uxtb	r3, r3
 8001474:	461a      	mov	r2, r3
 8001476:	4b07      	ldr	r3, [pc, #28]	; (8001494 <HAL_RTC_MspInit+0x48>)
 8001478:	4413      	add	r3, r2
 800147a:	009b      	lsls	r3, r3, #2
 800147c:	461a      	mov	r2, r3
 800147e:	2301      	movs	r3, #1
 8001480:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8001482:	bf00      	nop
 8001484:	3714      	adds	r7, #20
 8001486:	46bd      	mov	sp, r7
 8001488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800148c:	4770      	bx	lr
 800148e:	bf00      	nop
 8001490:	40002800 	.word	0x40002800
 8001494:	10908100 	.word	0x10908100

08001498 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001498:	b580      	push	{r7, lr}
 800149a:	b08a      	sub	sp, #40	; 0x28
 800149c:	af00      	add	r7, sp, #0
 800149e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014a0:	f107 0314 	add.w	r3, r7, #20
 80014a4:	2200      	movs	r2, #0
 80014a6:	601a      	str	r2, [r3, #0]
 80014a8:	605a      	str	r2, [r3, #4]
 80014aa:	609a      	str	r2, [r3, #8]
 80014ac:	60da      	str	r2, [r3, #12]
 80014ae:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	4a17      	ldr	r2, [pc, #92]	; (8001514 <HAL_SPI_MspInit+0x7c>)
 80014b6:	4293      	cmp	r3, r2
 80014b8:	d128      	bne.n	800150c <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80014ba:	4b17      	ldr	r3, [pc, #92]	; (8001518 <HAL_SPI_MspInit+0x80>)
 80014bc:	699b      	ldr	r3, [r3, #24]
 80014be:	4a16      	ldr	r2, [pc, #88]	; (8001518 <HAL_SPI_MspInit+0x80>)
 80014c0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80014c4:	6193      	str	r3, [r2, #24]
 80014c6:	4b14      	ldr	r3, [pc, #80]	; (8001518 <HAL_SPI_MspInit+0x80>)
 80014c8:	699b      	ldr	r3, [r3, #24]
 80014ca:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80014ce:	613b      	str	r3, [r7, #16]
 80014d0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80014d2:	4b11      	ldr	r3, [pc, #68]	; (8001518 <HAL_SPI_MspInit+0x80>)
 80014d4:	695b      	ldr	r3, [r3, #20]
 80014d6:	4a10      	ldr	r2, [pc, #64]	; (8001518 <HAL_SPI_MspInit+0x80>)
 80014d8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80014dc:	6153      	str	r3, [r2, #20]
 80014de:	4b0e      	ldr	r3, [pc, #56]	; (8001518 <HAL_SPI_MspInit+0x80>)
 80014e0:	695b      	ldr	r3, [r3, #20]
 80014e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80014e6:	60fb      	str	r3, [r7, #12]
 80014e8:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MISOA7_Pin;
 80014ea:	23e0      	movs	r3, #224	; 0xe0
 80014ec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014ee:	2302      	movs	r3, #2
 80014f0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014f2:	2300      	movs	r3, #0
 80014f4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80014f6:	2303      	movs	r3, #3
 80014f8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80014fa:	2305      	movs	r3, #5
 80014fc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014fe:	f107 0314 	add.w	r3, r7, #20
 8001502:	4619      	mov	r1, r3
 8001504:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001508:	f000 fb64 	bl	8001bd4 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 800150c:	bf00      	nop
 800150e:	3728      	adds	r7, #40	; 0x28
 8001510:	46bd      	mov	sp, r7
 8001512:	bd80      	pop	{r7, pc}
 8001514:	40013000 	.word	0x40013000
 8001518:	40021000 	.word	0x40021000

0800151c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800151c:	b580      	push	{r7, lr}
 800151e:	b08a      	sub	sp, #40	; 0x28
 8001520:	af00      	add	r7, sp, #0
 8001522:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001524:	f107 0314 	add.w	r3, r7, #20
 8001528:	2200      	movs	r2, #0
 800152a:	601a      	str	r2, [r3, #0]
 800152c:	605a      	str	r2, [r3, #4]
 800152e:	609a      	str	r2, [r3, #8]
 8001530:	60da      	str	r2, [r3, #12]
 8001532:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	4a1b      	ldr	r2, [pc, #108]	; (80015a8 <HAL_UART_MspInit+0x8c>)
 800153a:	4293      	cmp	r3, r2
 800153c:	d12f      	bne.n	800159e <HAL_UART_MspInit+0x82>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800153e:	4b1b      	ldr	r3, [pc, #108]	; (80015ac <HAL_UART_MspInit+0x90>)
 8001540:	699b      	ldr	r3, [r3, #24]
 8001542:	4a1a      	ldr	r2, [pc, #104]	; (80015ac <HAL_UART_MspInit+0x90>)
 8001544:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001548:	6193      	str	r3, [r2, #24]
 800154a:	4b18      	ldr	r3, [pc, #96]	; (80015ac <HAL_UART_MspInit+0x90>)
 800154c:	699b      	ldr	r3, [r3, #24]
 800154e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001552:	613b      	str	r3, [r7, #16]
 8001554:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001556:	4b15      	ldr	r3, [pc, #84]	; (80015ac <HAL_UART_MspInit+0x90>)
 8001558:	695b      	ldr	r3, [r3, #20]
 800155a:	4a14      	ldr	r2, [pc, #80]	; (80015ac <HAL_UART_MspInit+0x90>)
 800155c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8001560:	6153      	str	r3, [r2, #20]
 8001562:	4b12      	ldr	r3, [pc, #72]	; (80015ac <HAL_UART_MspInit+0x90>)
 8001564:	695b      	ldr	r3, [r3, #20]
 8001566:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800156a:	60fb      	str	r3, [r7, #12]
 800156c:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PC4     ------> USART1_TX
    PC5     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 800156e:	2330      	movs	r3, #48	; 0x30
 8001570:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001572:	2302      	movs	r3, #2
 8001574:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001576:	2300      	movs	r3, #0
 8001578:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800157a:	2303      	movs	r3, #3
 800157c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800157e:	2307      	movs	r3, #7
 8001580:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001582:	f107 0314 	add.w	r3, r7, #20
 8001586:	4619      	mov	r1, r3
 8001588:	4809      	ldr	r0, [pc, #36]	; (80015b0 <HAL_UART_MspInit+0x94>)
 800158a:	f000 fb23 	bl	8001bd4 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 800158e:	2200      	movs	r2, #0
 8001590:	2100      	movs	r1, #0
 8001592:	2025      	movs	r0, #37	; 0x25
 8001594:	f000 fa71 	bl	8001a7a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001598:	2025      	movs	r0, #37	; 0x25
 800159a:	f000 fa8a 	bl	8001ab2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 800159e:	bf00      	nop
 80015a0:	3728      	adds	r7, #40	; 0x28
 80015a2:	46bd      	mov	sp, r7
 80015a4:	bd80      	pop	{r7, pc}
 80015a6:	bf00      	nop
 80015a8:	40013800 	.word	0x40013800
 80015ac:	40021000 	.word	0x40021000
 80015b0:	48000800 	.word	0x48000800

080015b4 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 80015b4:	b580      	push	{r7, lr}
 80015b6:	b08a      	sub	sp, #40	; 0x28
 80015b8:	af00      	add	r7, sp, #0
 80015ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015bc:	f107 0314 	add.w	r3, r7, #20
 80015c0:	2200      	movs	r2, #0
 80015c2:	601a      	str	r2, [r3, #0]
 80015c4:	605a      	str	r2, [r3, #4]
 80015c6:	609a      	str	r2, [r3, #8]
 80015c8:	60da      	str	r2, [r3, #12]
 80015ca:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB)
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	4a18      	ldr	r2, [pc, #96]	; (8001634 <HAL_PCD_MspInit+0x80>)
 80015d2:	4293      	cmp	r3, r2
 80015d4:	d129      	bne.n	800162a <HAL_PCD_MspInit+0x76>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80015d6:	4b18      	ldr	r3, [pc, #96]	; (8001638 <HAL_PCD_MspInit+0x84>)
 80015d8:	695b      	ldr	r3, [r3, #20]
 80015da:	4a17      	ldr	r2, [pc, #92]	; (8001638 <HAL_PCD_MspInit+0x84>)
 80015dc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80015e0:	6153      	str	r3, [r2, #20]
 80015e2:	4b15      	ldr	r3, [pc, #84]	; (8001638 <HAL_PCD_MspInit+0x84>)
 80015e4:	695b      	ldr	r3, [r3, #20]
 80015e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80015ea:	613b      	str	r3, [r7, #16]
 80015ec:	693b      	ldr	r3, [r7, #16]
    /**USB GPIO Configuration
    PA11     ------> USB_DM
    PA12     ------> USB_DP
    */
    GPIO_InitStruct.Pin = DM_Pin|DP_Pin;
 80015ee:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 80015f2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015f4:	2302      	movs	r3, #2
 80015f6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015f8:	2300      	movs	r3, #0
 80015fa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80015fc:	2303      	movs	r3, #3
 80015fe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF14_USB;
 8001600:	230e      	movs	r3, #14
 8001602:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001604:	f107 0314 	add.w	r3, r7, #20
 8001608:	4619      	mov	r1, r3
 800160a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800160e:	f000 fae1 	bl	8001bd4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8001612:	4b09      	ldr	r3, [pc, #36]	; (8001638 <HAL_PCD_MspInit+0x84>)
 8001614:	69db      	ldr	r3, [r3, #28]
 8001616:	4a08      	ldr	r2, [pc, #32]	; (8001638 <HAL_PCD_MspInit+0x84>)
 8001618:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800161c:	61d3      	str	r3, [r2, #28]
 800161e:	4b06      	ldr	r3, [pc, #24]	; (8001638 <HAL_PCD_MspInit+0x84>)
 8001620:	69db      	ldr	r3, [r3, #28]
 8001622:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001626:	60fb      	str	r3, [r7, #12]
 8001628:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }

}
 800162a:	bf00      	nop
 800162c:	3728      	adds	r7, #40	; 0x28
 800162e:	46bd      	mov	sp, r7
 8001630:	bd80      	pop	{r7, pc}
 8001632:	bf00      	nop
 8001634:	40005c00 	.word	0x40005c00
 8001638:	40021000 	.word	0x40021000

0800163c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800163c:	b480      	push	{r7}
 800163e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001640:	e7fe      	b.n	8001640 <NMI_Handler+0x4>

08001642 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001642:	b480      	push	{r7}
 8001644:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001646:	e7fe      	b.n	8001646 <HardFault_Handler+0x4>

08001648 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001648:	b480      	push	{r7}
 800164a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800164c:	e7fe      	b.n	800164c <MemManage_Handler+0x4>

0800164e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800164e:	b480      	push	{r7}
 8001650:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001652:	e7fe      	b.n	8001652 <BusFault_Handler+0x4>

08001654 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001654:	b480      	push	{r7}
 8001656:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001658:	e7fe      	b.n	8001658 <UsageFault_Handler+0x4>

0800165a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800165a:	b480      	push	{r7}
 800165c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800165e:	bf00      	nop
 8001660:	46bd      	mov	sp, r7
 8001662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001666:	4770      	bx	lr

08001668 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001668:	b480      	push	{r7}
 800166a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800166c:	bf00      	nop
 800166e:	46bd      	mov	sp, r7
 8001670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001674:	4770      	bx	lr

08001676 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001676:	b480      	push	{r7}
 8001678:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800167a:	bf00      	nop
 800167c:	46bd      	mov	sp, r7
 800167e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001682:	4770      	bx	lr

08001684 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001684:	b580      	push	{r7, lr}
 8001686:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001688:	f000 f8d8 	bl	800183c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800168c:	bf00      	nop
 800168e:	bd80      	pop	{r7, pc}

08001690 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 8001690:	b580      	push	{r7, lr}
 8001692:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001694:	4802      	ldr	r0, [pc, #8]	; (80016a0 <USART1_IRQHandler+0x10>)
 8001696:	f002 ff0b 	bl	80044b0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800169a:	bf00      	nop
 800169c:	bd80      	pop	{r7, pc}
 800169e:	bf00      	nop
 80016a0:	20000194 	.word	0x20000194

080016a4 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80016a4:	b580      	push	{r7, lr}
 80016a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_12);
 80016a8:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 80016ac:	f000 fc3c 	bl	8001f28 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 80016b0:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80016b4:	f000 fc38 	bl	8001f28 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_14);
 80016b8:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80016bc:	f000 fc34 	bl	8001f28 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 80016c0:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 80016c4:	f000 fc30 	bl	8001f28 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80016c8:	bf00      	nop
 80016ca:	bd80      	pop	{r7, pc}

080016cc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80016cc:	b580      	push	{r7, lr}
 80016ce:	b086      	sub	sp, #24
 80016d0:	af00      	add	r7, sp, #0
 80016d2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80016d4:	4a14      	ldr	r2, [pc, #80]	; (8001728 <_sbrk+0x5c>)
 80016d6:	4b15      	ldr	r3, [pc, #84]	; (800172c <_sbrk+0x60>)
 80016d8:	1ad3      	subs	r3, r2, r3
 80016da:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80016dc:	697b      	ldr	r3, [r7, #20]
 80016de:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80016e0:	4b13      	ldr	r3, [pc, #76]	; (8001730 <_sbrk+0x64>)
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d102      	bne.n	80016ee <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80016e8:	4b11      	ldr	r3, [pc, #68]	; (8001730 <_sbrk+0x64>)
 80016ea:	4a12      	ldr	r2, [pc, #72]	; (8001734 <_sbrk+0x68>)
 80016ec:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80016ee:	4b10      	ldr	r3, [pc, #64]	; (8001730 <_sbrk+0x64>)
 80016f0:	681a      	ldr	r2, [r3, #0]
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	4413      	add	r3, r2
 80016f6:	693a      	ldr	r2, [r7, #16]
 80016f8:	429a      	cmp	r2, r3
 80016fa:	d207      	bcs.n	800170c <_sbrk+0x40>
  {
    errno = ENOMEM;
 80016fc:	f003 fe4e 	bl	800539c <__errno>
 8001700:	4603      	mov	r3, r0
 8001702:	220c      	movs	r2, #12
 8001704:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001706:	f04f 33ff 	mov.w	r3, #4294967295
 800170a:	e009      	b.n	8001720 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800170c:	4b08      	ldr	r3, [pc, #32]	; (8001730 <_sbrk+0x64>)
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001712:	4b07      	ldr	r3, [pc, #28]	; (8001730 <_sbrk+0x64>)
 8001714:	681a      	ldr	r2, [r3, #0]
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	4413      	add	r3, r2
 800171a:	4a05      	ldr	r2, [pc, #20]	; (8001730 <_sbrk+0x64>)
 800171c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800171e:	68fb      	ldr	r3, [r7, #12]
}
 8001720:	4618      	mov	r0, r3
 8001722:	3718      	adds	r7, #24
 8001724:	46bd      	mov	sp, r7
 8001726:	bd80      	pop	{r7, pc}
 8001728:	2000a000 	.word	0x2000a000
 800172c:	00000400 	.word	0x00000400
 8001730:	20000510 	.word	0x20000510
 8001734:	20000528 	.word	0x20000528

08001738 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001738:	b480      	push	{r7}
 800173a:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800173c:	4b06      	ldr	r3, [pc, #24]	; (8001758 <SystemInit+0x20>)
 800173e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001742:	4a05      	ldr	r2, [pc, #20]	; (8001758 <SystemInit+0x20>)
 8001744:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001748:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800174c:	bf00      	nop
 800174e:	46bd      	mov	sp, r7
 8001750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001754:	4770      	bx	lr
 8001756:	bf00      	nop
 8001758:	e000ed00 	.word	0xe000ed00

0800175c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800175c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001794 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8001760:	f7ff ffea 	bl	8001738 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001764:	480c      	ldr	r0, [pc, #48]	; (8001798 <LoopForever+0x6>)
  ldr r1, =_edata
 8001766:	490d      	ldr	r1, [pc, #52]	; (800179c <LoopForever+0xa>)
  ldr r2, =_sidata
 8001768:	4a0d      	ldr	r2, [pc, #52]	; (80017a0 <LoopForever+0xe>)
  movs r3, #0
 800176a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800176c:	e002      	b.n	8001774 <LoopCopyDataInit>

0800176e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800176e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001770:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001772:	3304      	adds	r3, #4

08001774 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001774:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001776:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001778:	d3f9      	bcc.n	800176e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800177a:	4a0a      	ldr	r2, [pc, #40]	; (80017a4 <LoopForever+0x12>)
  ldr r4, =_ebss
 800177c:	4c0a      	ldr	r4, [pc, #40]	; (80017a8 <LoopForever+0x16>)
  movs r3, #0
 800177e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001780:	e001      	b.n	8001786 <LoopFillZerobss>

08001782 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001782:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001784:	3204      	adds	r2, #4

08001786 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001786:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001788:	d3fb      	bcc.n	8001782 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800178a:	f003 fe0d 	bl	80053a8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800178e:	f7ff faf3 	bl	8000d78 <main>

08001792 <LoopForever>:

LoopForever:
    b LoopForever
 8001792:	e7fe      	b.n	8001792 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001794:	2000a000 	.word	0x2000a000
  ldr r0, =_sdata
 8001798:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800179c:	2000007c 	.word	0x2000007c
  ldr r2, =_sidata
 80017a0:	08005e64 	.word	0x08005e64
  ldr r2, =_sbss
 80017a4:	2000007c 	.word	0x2000007c
  ldr r4, =_ebss
 80017a8:	20000528 	.word	0x20000528

080017ac <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80017ac:	e7fe      	b.n	80017ac <ADC1_2_IRQHandler>
	...

080017b0 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80017b0:	b580      	push	{r7, lr}
 80017b2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80017b4:	4b08      	ldr	r3, [pc, #32]	; (80017d8 <HAL_Init+0x28>)
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	4a07      	ldr	r2, [pc, #28]	; (80017d8 <HAL_Init+0x28>)
 80017ba:	f043 0310 	orr.w	r3, r3, #16
 80017be:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80017c0:	2003      	movs	r0, #3
 80017c2:	f000 f94f 	bl	8001a64 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80017c6:	2000      	movs	r0, #0
 80017c8:	f000 f808 	bl	80017dc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80017cc:	f7ff fdd6 	bl	800137c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80017d0:	2300      	movs	r3, #0
}
 80017d2:	4618      	mov	r0, r3
 80017d4:	bd80      	pop	{r7, pc}
 80017d6:	bf00      	nop
 80017d8:	40022000 	.word	0x40022000

080017dc <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80017dc:	b580      	push	{r7, lr}
 80017de:	b082      	sub	sp, #8
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80017e4:	4b12      	ldr	r3, [pc, #72]	; (8001830 <HAL_InitTick+0x54>)
 80017e6:	681a      	ldr	r2, [r3, #0]
 80017e8:	4b12      	ldr	r3, [pc, #72]	; (8001834 <HAL_InitTick+0x58>)
 80017ea:	781b      	ldrb	r3, [r3, #0]
 80017ec:	4619      	mov	r1, r3
 80017ee:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80017f2:	fbb3 f3f1 	udiv	r3, r3, r1
 80017f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80017fa:	4618      	mov	r0, r3
 80017fc:	f000 f967 	bl	8001ace <HAL_SYSTICK_Config>
 8001800:	4603      	mov	r3, r0
 8001802:	2b00      	cmp	r3, #0
 8001804:	d001      	beq.n	800180a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001806:	2301      	movs	r3, #1
 8001808:	e00e      	b.n	8001828 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	2b0f      	cmp	r3, #15
 800180e:	d80a      	bhi.n	8001826 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001810:	2200      	movs	r2, #0
 8001812:	6879      	ldr	r1, [r7, #4]
 8001814:	f04f 30ff 	mov.w	r0, #4294967295
 8001818:	f000 f92f 	bl	8001a7a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800181c:	4a06      	ldr	r2, [pc, #24]	; (8001838 <HAL_InitTick+0x5c>)
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8001822:	2300      	movs	r3, #0
 8001824:	e000      	b.n	8001828 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001826:	2301      	movs	r3, #1
}
 8001828:	4618      	mov	r0, r3
 800182a:	3708      	adds	r7, #8
 800182c:	46bd      	mov	sp, r7
 800182e:	bd80      	pop	{r7, pc}
 8001830:	2000000c 	.word	0x2000000c
 8001834:	20000014 	.word	0x20000014
 8001838:	20000010 	.word	0x20000010

0800183c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800183c:	b480      	push	{r7}
 800183e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001840:	4b06      	ldr	r3, [pc, #24]	; (800185c <HAL_IncTick+0x20>)
 8001842:	781b      	ldrb	r3, [r3, #0]
 8001844:	461a      	mov	r2, r3
 8001846:	4b06      	ldr	r3, [pc, #24]	; (8001860 <HAL_IncTick+0x24>)
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	4413      	add	r3, r2
 800184c:	4a04      	ldr	r2, [pc, #16]	; (8001860 <HAL_IncTick+0x24>)
 800184e:	6013      	str	r3, [r2, #0]
}
 8001850:	bf00      	nop
 8001852:	46bd      	mov	sp, r7
 8001854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001858:	4770      	bx	lr
 800185a:	bf00      	nop
 800185c:	20000014 	.word	0x20000014
 8001860:	20000514 	.word	0x20000514

08001864 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001864:	b480      	push	{r7}
 8001866:	af00      	add	r7, sp, #0
  return uwTick;  
 8001868:	4b03      	ldr	r3, [pc, #12]	; (8001878 <HAL_GetTick+0x14>)
 800186a:	681b      	ldr	r3, [r3, #0]
}
 800186c:	4618      	mov	r0, r3
 800186e:	46bd      	mov	sp, r7
 8001870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001874:	4770      	bx	lr
 8001876:	bf00      	nop
 8001878:	20000514 	.word	0x20000514

0800187c <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800187c:	b580      	push	{r7, lr}
 800187e:	b084      	sub	sp, #16
 8001880:	af00      	add	r7, sp, #0
 8001882:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001884:	f7ff ffee 	bl	8001864 <HAL_GetTick>
 8001888:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800188e:	68fb      	ldr	r3, [r7, #12]
 8001890:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001894:	d005      	beq.n	80018a2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001896:	4b0a      	ldr	r3, [pc, #40]	; (80018c0 <HAL_Delay+0x44>)
 8001898:	781b      	ldrb	r3, [r3, #0]
 800189a:	461a      	mov	r2, r3
 800189c:	68fb      	ldr	r3, [r7, #12]
 800189e:	4413      	add	r3, r2
 80018a0:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 80018a2:	bf00      	nop
 80018a4:	f7ff ffde 	bl	8001864 <HAL_GetTick>
 80018a8:	4602      	mov	r2, r0
 80018aa:	68bb      	ldr	r3, [r7, #8]
 80018ac:	1ad3      	subs	r3, r2, r3
 80018ae:	68fa      	ldr	r2, [r7, #12]
 80018b0:	429a      	cmp	r2, r3
 80018b2:	d8f7      	bhi.n	80018a4 <HAL_Delay+0x28>
  {
  }
}
 80018b4:	bf00      	nop
 80018b6:	bf00      	nop
 80018b8:	3710      	adds	r7, #16
 80018ba:	46bd      	mov	sp, r7
 80018bc:	bd80      	pop	{r7, pc}
 80018be:	bf00      	nop
 80018c0:	20000014 	.word	0x20000014

080018c4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80018c4:	b480      	push	{r7}
 80018c6:	b085      	sub	sp, #20
 80018c8:	af00      	add	r7, sp, #0
 80018ca:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	f003 0307 	and.w	r3, r3, #7
 80018d2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80018d4:	4b0c      	ldr	r3, [pc, #48]	; (8001908 <__NVIC_SetPriorityGrouping+0x44>)
 80018d6:	68db      	ldr	r3, [r3, #12]
 80018d8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80018da:	68ba      	ldr	r2, [r7, #8]
 80018dc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80018e0:	4013      	ands	r3, r2
 80018e2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80018e4:	68fb      	ldr	r3, [r7, #12]
 80018e6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80018e8:	68bb      	ldr	r3, [r7, #8]
 80018ea:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80018ec:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80018f0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80018f4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80018f6:	4a04      	ldr	r2, [pc, #16]	; (8001908 <__NVIC_SetPriorityGrouping+0x44>)
 80018f8:	68bb      	ldr	r3, [r7, #8]
 80018fa:	60d3      	str	r3, [r2, #12]
}
 80018fc:	bf00      	nop
 80018fe:	3714      	adds	r7, #20
 8001900:	46bd      	mov	sp, r7
 8001902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001906:	4770      	bx	lr
 8001908:	e000ed00 	.word	0xe000ed00

0800190c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800190c:	b480      	push	{r7}
 800190e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001910:	4b04      	ldr	r3, [pc, #16]	; (8001924 <__NVIC_GetPriorityGrouping+0x18>)
 8001912:	68db      	ldr	r3, [r3, #12]
 8001914:	0a1b      	lsrs	r3, r3, #8
 8001916:	f003 0307 	and.w	r3, r3, #7
}
 800191a:	4618      	mov	r0, r3
 800191c:	46bd      	mov	sp, r7
 800191e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001922:	4770      	bx	lr
 8001924:	e000ed00 	.word	0xe000ed00

08001928 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001928:	b480      	push	{r7}
 800192a:	b083      	sub	sp, #12
 800192c:	af00      	add	r7, sp, #0
 800192e:	4603      	mov	r3, r0
 8001930:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001932:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001936:	2b00      	cmp	r3, #0
 8001938:	db0b      	blt.n	8001952 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800193a:	79fb      	ldrb	r3, [r7, #7]
 800193c:	f003 021f 	and.w	r2, r3, #31
 8001940:	4907      	ldr	r1, [pc, #28]	; (8001960 <__NVIC_EnableIRQ+0x38>)
 8001942:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001946:	095b      	lsrs	r3, r3, #5
 8001948:	2001      	movs	r0, #1
 800194a:	fa00 f202 	lsl.w	r2, r0, r2
 800194e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001952:	bf00      	nop
 8001954:	370c      	adds	r7, #12
 8001956:	46bd      	mov	sp, r7
 8001958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800195c:	4770      	bx	lr
 800195e:	bf00      	nop
 8001960:	e000e100 	.word	0xe000e100

08001964 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001964:	b480      	push	{r7}
 8001966:	b083      	sub	sp, #12
 8001968:	af00      	add	r7, sp, #0
 800196a:	4603      	mov	r3, r0
 800196c:	6039      	str	r1, [r7, #0]
 800196e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001970:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001974:	2b00      	cmp	r3, #0
 8001976:	db0a      	blt.n	800198e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001978:	683b      	ldr	r3, [r7, #0]
 800197a:	b2da      	uxtb	r2, r3
 800197c:	490c      	ldr	r1, [pc, #48]	; (80019b0 <__NVIC_SetPriority+0x4c>)
 800197e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001982:	0112      	lsls	r2, r2, #4
 8001984:	b2d2      	uxtb	r2, r2
 8001986:	440b      	add	r3, r1
 8001988:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800198c:	e00a      	b.n	80019a4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800198e:	683b      	ldr	r3, [r7, #0]
 8001990:	b2da      	uxtb	r2, r3
 8001992:	4908      	ldr	r1, [pc, #32]	; (80019b4 <__NVIC_SetPriority+0x50>)
 8001994:	79fb      	ldrb	r3, [r7, #7]
 8001996:	f003 030f 	and.w	r3, r3, #15
 800199a:	3b04      	subs	r3, #4
 800199c:	0112      	lsls	r2, r2, #4
 800199e:	b2d2      	uxtb	r2, r2
 80019a0:	440b      	add	r3, r1
 80019a2:	761a      	strb	r2, [r3, #24]
}
 80019a4:	bf00      	nop
 80019a6:	370c      	adds	r7, #12
 80019a8:	46bd      	mov	sp, r7
 80019aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ae:	4770      	bx	lr
 80019b0:	e000e100 	.word	0xe000e100
 80019b4:	e000ed00 	.word	0xe000ed00

080019b8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80019b8:	b480      	push	{r7}
 80019ba:	b089      	sub	sp, #36	; 0x24
 80019bc:	af00      	add	r7, sp, #0
 80019be:	60f8      	str	r0, [r7, #12]
 80019c0:	60b9      	str	r1, [r7, #8]
 80019c2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80019c4:	68fb      	ldr	r3, [r7, #12]
 80019c6:	f003 0307 	and.w	r3, r3, #7
 80019ca:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80019cc:	69fb      	ldr	r3, [r7, #28]
 80019ce:	f1c3 0307 	rsb	r3, r3, #7
 80019d2:	2b04      	cmp	r3, #4
 80019d4:	bf28      	it	cs
 80019d6:	2304      	movcs	r3, #4
 80019d8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80019da:	69fb      	ldr	r3, [r7, #28]
 80019dc:	3304      	adds	r3, #4
 80019de:	2b06      	cmp	r3, #6
 80019e0:	d902      	bls.n	80019e8 <NVIC_EncodePriority+0x30>
 80019e2:	69fb      	ldr	r3, [r7, #28]
 80019e4:	3b03      	subs	r3, #3
 80019e6:	e000      	b.n	80019ea <NVIC_EncodePriority+0x32>
 80019e8:	2300      	movs	r3, #0
 80019ea:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019ec:	f04f 32ff 	mov.w	r2, #4294967295
 80019f0:	69bb      	ldr	r3, [r7, #24]
 80019f2:	fa02 f303 	lsl.w	r3, r2, r3
 80019f6:	43da      	mvns	r2, r3
 80019f8:	68bb      	ldr	r3, [r7, #8]
 80019fa:	401a      	ands	r2, r3
 80019fc:	697b      	ldr	r3, [r7, #20]
 80019fe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001a00:	f04f 31ff 	mov.w	r1, #4294967295
 8001a04:	697b      	ldr	r3, [r7, #20]
 8001a06:	fa01 f303 	lsl.w	r3, r1, r3
 8001a0a:	43d9      	mvns	r1, r3
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a10:	4313      	orrs	r3, r2
         );
}
 8001a12:	4618      	mov	r0, r3
 8001a14:	3724      	adds	r7, #36	; 0x24
 8001a16:	46bd      	mov	sp, r7
 8001a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a1c:	4770      	bx	lr
	...

08001a20 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001a20:	b580      	push	{r7, lr}
 8001a22:	b082      	sub	sp, #8
 8001a24:	af00      	add	r7, sp, #0
 8001a26:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	3b01      	subs	r3, #1
 8001a2c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001a30:	d301      	bcc.n	8001a36 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001a32:	2301      	movs	r3, #1
 8001a34:	e00f      	b.n	8001a56 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001a36:	4a0a      	ldr	r2, [pc, #40]	; (8001a60 <SysTick_Config+0x40>)
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	3b01      	subs	r3, #1
 8001a3c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001a3e:	210f      	movs	r1, #15
 8001a40:	f04f 30ff 	mov.w	r0, #4294967295
 8001a44:	f7ff ff8e 	bl	8001964 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001a48:	4b05      	ldr	r3, [pc, #20]	; (8001a60 <SysTick_Config+0x40>)
 8001a4a:	2200      	movs	r2, #0
 8001a4c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001a4e:	4b04      	ldr	r3, [pc, #16]	; (8001a60 <SysTick_Config+0x40>)
 8001a50:	2207      	movs	r2, #7
 8001a52:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001a54:	2300      	movs	r3, #0
}
 8001a56:	4618      	mov	r0, r3
 8001a58:	3708      	adds	r7, #8
 8001a5a:	46bd      	mov	sp, r7
 8001a5c:	bd80      	pop	{r7, pc}
 8001a5e:	bf00      	nop
 8001a60:	e000e010 	.word	0xe000e010

08001a64 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a64:	b580      	push	{r7, lr}
 8001a66:	b082      	sub	sp, #8
 8001a68:	af00      	add	r7, sp, #0
 8001a6a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001a6c:	6878      	ldr	r0, [r7, #4]
 8001a6e:	f7ff ff29 	bl	80018c4 <__NVIC_SetPriorityGrouping>
}
 8001a72:	bf00      	nop
 8001a74:	3708      	adds	r7, #8
 8001a76:	46bd      	mov	sp, r7
 8001a78:	bd80      	pop	{r7, pc}

08001a7a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001a7a:	b580      	push	{r7, lr}
 8001a7c:	b086      	sub	sp, #24
 8001a7e:	af00      	add	r7, sp, #0
 8001a80:	4603      	mov	r3, r0
 8001a82:	60b9      	str	r1, [r7, #8]
 8001a84:	607a      	str	r2, [r7, #4]
 8001a86:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001a88:	2300      	movs	r3, #0
 8001a8a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001a8c:	f7ff ff3e 	bl	800190c <__NVIC_GetPriorityGrouping>
 8001a90:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001a92:	687a      	ldr	r2, [r7, #4]
 8001a94:	68b9      	ldr	r1, [r7, #8]
 8001a96:	6978      	ldr	r0, [r7, #20]
 8001a98:	f7ff ff8e 	bl	80019b8 <NVIC_EncodePriority>
 8001a9c:	4602      	mov	r2, r0
 8001a9e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001aa2:	4611      	mov	r1, r2
 8001aa4:	4618      	mov	r0, r3
 8001aa6:	f7ff ff5d 	bl	8001964 <__NVIC_SetPriority>
}
 8001aaa:	bf00      	nop
 8001aac:	3718      	adds	r7, #24
 8001aae:	46bd      	mov	sp, r7
 8001ab0:	bd80      	pop	{r7, pc}

08001ab2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ab2:	b580      	push	{r7, lr}
 8001ab4:	b082      	sub	sp, #8
 8001ab6:	af00      	add	r7, sp, #0
 8001ab8:	4603      	mov	r3, r0
 8001aba:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001abc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ac0:	4618      	mov	r0, r3
 8001ac2:	f7ff ff31 	bl	8001928 <__NVIC_EnableIRQ>
}
 8001ac6:	bf00      	nop
 8001ac8:	3708      	adds	r7, #8
 8001aca:	46bd      	mov	sp, r7
 8001acc:	bd80      	pop	{r7, pc}

08001ace <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001ace:	b580      	push	{r7, lr}
 8001ad0:	b082      	sub	sp, #8
 8001ad2:	af00      	add	r7, sp, #0
 8001ad4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001ad6:	6878      	ldr	r0, [r7, #4]
 8001ad8:	f7ff ffa2 	bl	8001a20 <SysTick_Config>
 8001adc:	4603      	mov	r3, r0
}
 8001ade:	4618      	mov	r0, r3
 8001ae0:	3708      	adds	r7, #8
 8001ae2:	46bd      	mov	sp, r7
 8001ae4:	bd80      	pop	{r7, pc}

08001ae6 <HAL_DMA_Abort>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001ae6:	b480      	push	{r7}
 8001ae8:	b083      	sub	sp, #12
 8001aea:	af00      	add	r7, sp, #0
 8001aec:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001af4:	2b02      	cmp	r3, #2
 8001af6:	d008      	beq.n	8001b0a <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	2204      	movs	r2, #4
 8001afc:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	2200      	movs	r2, #0
 8001b02:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8001b06:	2301      	movs	r3, #1
 8001b08:	e020      	b.n	8001b4c <HAL_DMA_Abort+0x66>
  }
  else
  {
    /* Disable DMA IT */
     hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	681a      	ldr	r2, [r3, #0]
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	f022 020e 	bic.w	r2, r2, #14
 8001b18:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	681a      	ldr	r2, [r3, #0]
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	f022 0201 	bic.w	r2, r2, #1
 8001b28:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001b32:	2101      	movs	r1, #1
 8001b34:	fa01 f202 	lsl.w	r2, r1, r2
 8001b38:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY; 
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	2201      	movs	r2, #1
 8001b3e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	2200      	movs	r2, #0
 8001b46:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 8001b4a:	2300      	movs	r3, #0
}
 8001b4c:	4618      	mov	r0, r3
 8001b4e:	370c      	adds	r7, #12
 8001b50:	46bd      	mov	sp, r7
 8001b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b56:	4770      	bx	lr

08001b58 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8001b58:	b580      	push	{r7, lr}
 8001b5a:	b084      	sub	sp, #16
 8001b5c:	af00      	add	r7, sp, #0
 8001b5e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001b60:	2300      	movs	r3, #0
 8001b62:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001b6a:	2b02      	cmp	r3, #2
 8001b6c:	d005      	beq.n	8001b7a <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	2204      	movs	r2, #4
 8001b72:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8001b74:	2301      	movs	r3, #1
 8001b76:	73fb      	strb	r3, [r7, #15]
 8001b78:	e027      	b.n	8001bca <HAL_DMA_Abort_IT+0x72>
  }
  else
  { 
  
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	681a      	ldr	r2, [r3, #0]
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	f022 020e 	bic.w	r2, r2, #14
 8001b88:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	681a      	ldr	r2, [r3, #0]
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	f022 0201 	bic.w	r2, r2, #1
 8001b98:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001ba2:	2101      	movs	r1, #1
 8001ba4:	fa01 f202 	lsl.w	r2, r1, r2
 8001ba8:	605a      	str	r2, [r3, #4]
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	2201      	movs	r2, #1
 8001bae:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	2200      	movs	r2, #0
 8001bb6:	f883 2020 	strb.w	r2, [r3, #32]
    
    /* Call User Abort callback */ 
    if(hdma->XferAbortCallback != NULL)
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	d003      	beq.n	8001bca <HAL_DMA_Abort_IT+0x72>
    {
      hdma->XferAbortCallback(hdma);
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001bc6:	6878      	ldr	r0, [r7, #4]
 8001bc8:	4798      	blx	r3
    } 
  }
  return status;
 8001bca:	7bfb      	ldrb	r3, [r7, #15]
}
 8001bcc:	4618      	mov	r0, r3
 8001bce:	3710      	adds	r7, #16
 8001bd0:	46bd      	mov	sp, r7
 8001bd2:	bd80      	pop	{r7, pc}

08001bd4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001bd4:	b480      	push	{r7}
 8001bd6:	b087      	sub	sp, #28
 8001bd8:	af00      	add	r7, sp, #0
 8001bda:	6078      	str	r0, [r7, #4]
 8001bdc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001bde:	2300      	movs	r3, #0
 8001be0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001be2:	e154      	b.n	8001e8e <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001be4:	683b      	ldr	r3, [r7, #0]
 8001be6:	681a      	ldr	r2, [r3, #0]
 8001be8:	2101      	movs	r1, #1
 8001bea:	697b      	ldr	r3, [r7, #20]
 8001bec:	fa01 f303 	lsl.w	r3, r1, r3
 8001bf0:	4013      	ands	r3, r2
 8001bf2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001bf4:	68fb      	ldr	r3, [r7, #12]
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	f000 8146 	beq.w	8001e88 <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001bfc:	683b      	ldr	r3, [r7, #0]
 8001bfe:	685b      	ldr	r3, [r3, #4]
 8001c00:	f003 0303 	and.w	r3, r3, #3
 8001c04:	2b01      	cmp	r3, #1
 8001c06:	d005      	beq.n	8001c14 <HAL_GPIO_Init+0x40>
 8001c08:	683b      	ldr	r3, [r7, #0]
 8001c0a:	685b      	ldr	r3, [r3, #4]
 8001c0c:	f003 0303 	and.w	r3, r3, #3
 8001c10:	2b02      	cmp	r3, #2
 8001c12:	d130      	bne.n	8001c76 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	689b      	ldr	r3, [r3, #8]
 8001c18:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001c1a:	697b      	ldr	r3, [r7, #20]
 8001c1c:	005b      	lsls	r3, r3, #1
 8001c1e:	2203      	movs	r2, #3
 8001c20:	fa02 f303 	lsl.w	r3, r2, r3
 8001c24:	43db      	mvns	r3, r3
 8001c26:	693a      	ldr	r2, [r7, #16]
 8001c28:	4013      	ands	r3, r2
 8001c2a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001c2c:	683b      	ldr	r3, [r7, #0]
 8001c2e:	68da      	ldr	r2, [r3, #12]
 8001c30:	697b      	ldr	r3, [r7, #20]
 8001c32:	005b      	lsls	r3, r3, #1
 8001c34:	fa02 f303 	lsl.w	r3, r2, r3
 8001c38:	693a      	ldr	r2, [r7, #16]
 8001c3a:	4313      	orrs	r3, r2
 8001c3c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	693a      	ldr	r2, [r7, #16]
 8001c42:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	685b      	ldr	r3, [r3, #4]
 8001c48:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001c4a:	2201      	movs	r2, #1
 8001c4c:	697b      	ldr	r3, [r7, #20]
 8001c4e:	fa02 f303 	lsl.w	r3, r2, r3
 8001c52:	43db      	mvns	r3, r3
 8001c54:	693a      	ldr	r2, [r7, #16]
 8001c56:	4013      	ands	r3, r2
 8001c58:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001c5a:	683b      	ldr	r3, [r7, #0]
 8001c5c:	685b      	ldr	r3, [r3, #4]
 8001c5e:	091b      	lsrs	r3, r3, #4
 8001c60:	f003 0201 	and.w	r2, r3, #1
 8001c64:	697b      	ldr	r3, [r7, #20]
 8001c66:	fa02 f303 	lsl.w	r3, r2, r3
 8001c6a:	693a      	ldr	r2, [r7, #16]
 8001c6c:	4313      	orrs	r3, r2
 8001c6e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	693a      	ldr	r2, [r7, #16]
 8001c74:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001c76:	683b      	ldr	r3, [r7, #0]
 8001c78:	685b      	ldr	r3, [r3, #4]
 8001c7a:	f003 0303 	and.w	r3, r3, #3
 8001c7e:	2b03      	cmp	r3, #3
 8001c80:	d017      	beq.n	8001cb2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	68db      	ldr	r3, [r3, #12]
 8001c86:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001c88:	697b      	ldr	r3, [r7, #20]
 8001c8a:	005b      	lsls	r3, r3, #1
 8001c8c:	2203      	movs	r2, #3
 8001c8e:	fa02 f303 	lsl.w	r3, r2, r3
 8001c92:	43db      	mvns	r3, r3
 8001c94:	693a      	ldr	r2, [r7, #16]
 8001c96:	4013      	ands	r3, r2
 8001c98:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001c9a:	683b      	ldr	r3, [r7, #0]
 8001c9c:	689a      	ldr	r2, [r3, #8]
 8001c9e:	697b      	ldr	r3, [r7, #20]
 8001ca0:	005b      	lsls	r3, r3, #1
 8001ca2:	fa02 f303 	lsl.w	r3, r2, r3
 8001ca6:	693a      	ldr	r2, [r7, #16]
 8001ca8:	4313      	orrs	r3, r2
 8001caa:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	693a      	ldr	r2, [r7, #16]
 8001cb0:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001cb2:	683b      	ldr	r3, [r7, #0]
 8001cb4:	685b      	ldr	r3, [r3, #4]
 8001cb6:	f003 0303 	and.w	r3, r3, #3
 8001cba:	2b02      	cmp	r3, #2
 8001cbc:	d123      	bne.n	8001d06 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001cbe:	697b      	ldr	r3, [r7, #20]
 8001cc0:	08da      	lsrs	r2, r3, #3
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	3208      	adds	r2, #8
 8001cc6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001cca:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001ccc:	697b      	ldr	r3, [r7, #20]
 8001cce:	f003 0307 	and.w	r3, r3, #7
 8001cd2:	009b      	lsls	r3, r3, #2
 8001cd4:	220f      	movs	r2, #15
 8001cd6:	fa02 f303 	lsl.w	r3, r2, r3
 8001cda:	43db      	mvns	r3, r3
 8001cdc:	693a      	ldr	r2, [r7, #16]
 8001cde:	4013      	ands	r3, r2
 8001ce0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001ce2:	683b      	ldr	r3, [r7, #0]
 8001ce4:	691a      	ldr	r2, [r3, #16]
 8001ce6:	697b      	ldr	r3, [r7, #20]
 8001ce8:	f003 0307 	and.w	r3, r3, #7
 8001cec:	009b      	lsls	r3, r3, #2
 8001cee:	fa02 f303 	lsl.w	r3, r2, r3
 8001cf2:	693a      	ldr	r2, [r7, #16]
 8001cf4:	4313      	orrs	r3, r2
 8001cf6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001cf8:	697b      	ldr	r3, [r7, #20]
 8001cfa:	08da      	lsrs	r2, r3, #3
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	3208      	adds	r2, #8
 8001d00:	6939      	ldr	r1, [r7, #16]
 8001d02:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001d0c:	697b      	ldr	r3, [r7, #20]
 8001d0e:	005b      	lsls	r3, r3, #1
 8001d10:	2203      	movs	r2, #3
 8001d12:	fa02 f303 	lsl.w	r3, r2, r3
 8001d16:	43db      	mvns	r3, r3
 8001d18:	693a      	ldr	r2, [r7, #16]
 8001d1a:	4013      	ands	r3, r2
 8001d1c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001d1e:	683b      	ldr	r3, [r7, #0]
 8001d20:	685b      	ldr	r3, [r3, #4]
 8001d22:	f003 0203 	and.w	r2, r3, #3
 8001d26:	697b      	ldr	r3, [r7, #20]
 8001d28:	005b      	lsls	r3, r3, #1
 8001d2a:	fa02 f303 	lsl.w	r3, r2, r3
 8001d2e:	693a      	ldr	r2, [r7, #16]
 8001d30:	4313      	orrs	r3, r2
 8001d32:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	693a      	ldr	r2, [r7, #16]
 8001d38:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001d3a:	683b      	ldr	r3, [r7, #0]
 8001d3c:	685b      	ldr	r3, [r3, #4]
 8001d3e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	f000 80a0 	beq.w	8001e88 <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d48:	4b58      	ldr	r3, [pc, #352]	; (8001eac <HAL_GPIO_Init+0x2d8>)
 8001d4a:	699b      	ldr	r3, [r3, #24]
 8001d4c:	4a57      	ldr	r2, [pc, #348]	; (8001eac <HAL_GPIO_Init+0x2d8>)
 8001d4e:	f043 0301 	orr.w	r3, r3, #1
 8001d52:	6193      	str	r3, [r2, #24]
 8001d54:	4b55      	ldr	r3, [pc, #340]	; (8001eac <HAL_GPIO_Init+0x2d8>)
 8001d56:	699b      	ldr	r3, [r3, #24]
 8001d58:	f003 0301 	and.w	r3, r3, #1
 8001d5c:	60bb      	str	r3, [r7, #8]
 8001d5e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001d60:	4a53      	ldr	r2, [pc, #332]	; (8001eb0 <HAL_GPIO_Init+0x2dc>)
 8001d62:	697b      	ldr	r3, [r7, #20]
 8001d64:	089b      	lsrs	r3, r3, #2
 8001d66:	3302      	adds	r3, #2
 8001d68:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001d6c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001d6e:	697b      	ldr	r3, [r7, #20]
 8001d70:	f003 0303 	and.w	r3, r3, #3
 8001d74:	009b      	lsls	r3, r3, #2
 8001d76:	220f      	movs	r2, #15
 8001d78:	fa02 f303 	lsl.w	r3, r2, r3
 8001d7c:	43db      	mvns	r3, r3
 8001d7e:	693a      	ldr	r2, [r7, #16]
 8001d80:	4013      	ands	r3, r2
 8001d82:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001d8a:	d019      	beq.n	8001dc0 <HAL_GPIO_Init+0x1ec>
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	4a49      	ldr	r2, [pc, #292]	; (8001eb4 <HAL_GPIO_Init+0x2e0>)
 8001d90:	4293      	cmp	r3, r2
 8001d92:	d013      	beq.n	8001dbc <HAL_GPIO_Init+0x1e8>
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	4a48      	ldr	r2, [pc, #288]	; (8001eb8 <HAL_GPIO_Init+0x2e4>)
 8001d98:	4293      	cmp	r3, r2
 8001d9a:	d00d      	beq.n	8001db8 <HAL_GPIO_Init+0x1e4>
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	4a47      	ldr	r2, [pc, #284]	; (8001ebc <HAL_GPIO_Init+0x2e8>)
 8001da0:	4293      	cmp	r3, r2
 8001da2:	d007      	beq.n	8001db4 <HAL_GPIO_Init+0x1e0>
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	4a46      	ldr	r2, [pc, #280]	; (8001ec0 <HAL_GPIO_Init+0x2ec>)
 8001da8:	4293      	cmp	r3, r2
 8001daa:	d101      	bne.n	8001db0 <HAL_GPIO_Init+0x1dc>
 8001dac:	2304      	movs	r3, #4
 8001dae:	e008      	b.n	8001dc2 <HAL_GPIO_Init+0x1ee>
 8001db0:	2305      	movs	r3, #5
 8001db2:	e006      	b.n	8001dc2 <HAL_GPIO_Init+0x1ee>
 8001db4:	2303      	movs	r3, #3
 8001db6:	e004      	b.n	8001dc2 <HAL_GPIO_Init+0x1ee>
 8001db8:	2302      	movs	r3, #2
 8001dba:	e002      	b.n	8001dc2 <HAL_GPIO_Init+0x1ee>
 8001dbc:	2301      	movs	r3, #1
 8001dbe:	e000      	b.n	8001dc2 <HAL_GPIO_Init+0x1ee>
 8001dc0:	2300      	movs	r3, #0
 8001dc2:	697a      	ldr	r2, [r7, #20]
 8001dc4:	f002 0203 	and.w	r2, r2, #3
 8001dc8:	0092      	lsls	r2, r2, #2
 8001dca:	4093      	lsls	r3, r2
 8001dcc:	693a      	ldr	r2, [r7, #16]
 8001dce:	4313      	orrs	r3, r2
 8001dd0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001dd2:	4937      	ldr	r1, [pc, #220]	; (8001eb0 <HAL_GPIO_Init+0x2dc>)
 8001dd4:	697b      	ldr	r3, [r7, #20]
 8001dd6:	089b      	lsrs	r3, r3, #2
 8001dd8:	3302      	adds	r3, #2
 8001dda:	693a      	ldr	r2, [r7, #16]
 8001ddc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001de0:	4b38      	ldr	r3, [pc, #224]	; (8001ec4 <HAL_GPIO_Init+0x2f0>)
 8001de2:	689b      	ldr	r3, [r3, #8]
 8001de4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001de6:	68fb      	ldr	r3, [r7, #12]
 8001de8:	43db      	mvns	r3, r3
 8001dea:	693a      	ldr	r2, [r7, #16]
 8001dec:	4013      	ands	r3, r2
 8001dee:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001df0:	683b      	ldr	r3, [r7, #0]
 8001df2:	685b      	ldr	r3, [r3, #4]
 8001df4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	d003      	beq.n	8001e04 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8001dfc:	693a      	ldr	r2, [r7, #16]
 8001dfe:	68fb      	ldr	r3, [r7, #12]
 8001e00:	4313      	orrs	r3, r2
 8001e02:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001e04:	4a2f      	ldr	r2, [pc, #188]	; (8001ec4 <HAL_GPIO_Init+0x2f0>)
 8001e06:	693b      	ldr	r3, [r7, #16]
 8001e08:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001e0a:	4b2e      	ldr	r3, [pc, #184]	; (8001ec4 <HAL_GPIO_Init+0x2f0>)
 8001e0c:	68db      	ldr	r3, [r3, #12]
 8001e0e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001e10:	68fb      	ldr	r3, [r7, #12]
 8001e12:	43db      	mvns	r3, r3
 8001e14:	693a      	ldr	r2, [r7, #16]
 8001e16:	4013      	ands	r3, r2
 8001e18:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001e1a:	683b      	ldr	r3, [r7, #0]
 8001e1c:	685b      	ldr	r3, [r3, #4]
 8001e1e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d003      	beq.n	8001e2e <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 8001e26:	693a      	ldr	r2, [r7, #16]
 8001e28:	68fb      	ldr	r3, [r7, #12]
 8001e2a:	4313      	orrs	r3, r2
 8001e2c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001e2e:	4a25      	ldr	r2, [pc, #148]	; (8001ec4 <HAL_GPIO_Init+0x2f0>)
 8001e30:	693b      	ldr	r3, [r7, #16]
 8001e32:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001e34:	4b23      	ldr	r3, [pc, #140]	; (8001ec4 <HAL_GPIO_Init+0x2f0>)
 8001e36:	685b      	ldr	r3, [r3, #4]
 8001e38:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001e3a:	68fb      	ldr	r3, [r7, #12]
 8001e3c:	43db      	mvns	r3, r3
 8001e3e:	693a      	ldr	r2, [r7, #16]
 8001e40:	4013      	ands	r3, r2
 8001e42:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001e44:	683b      	ldr	r3, [r7, #0]
 8001e46:	685b      	ldr	r3, [r3, #4]
 8001e48:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d003      	beq.n	8001e58 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 8001e50:	693a      	ldr	r2, [r7, #16]
 8001e52:	68fb      	ldr	r3, [r7, #12]
 8001e54:	4313      	orrs	r3, r2
 8001e56:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001e58:	4a1a      	ldr	r2, [pc, #104]	; (8001ec4 <HAL_GPIO_Init+0x2f0>)
 8001e5a:	693b      	ldr	r3, [r7, #16]
 8001e5c:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001e5e:	4b19      	ldr	r3, [pc, #100]	; (8001ec4 <HAL_GPIO_Init+0x2f0>)
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001e64:	68fb      	ldr	r3, [r7, #12]
 8001e66:	43db      	mvns	r3, r3
 8001e68:	693a      	ldr	r2, [r7, #16]
 8001e6a:	4013      	ands	r3, r2
 8001e6c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001e6e:	683b      	ldr	r3, [r7, #0]
 8001e70:	685b      	ldr	r3, [r3, #4]
 8001e72:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d003      	beq.n	8001e82 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8001e7a:	693a      	ldr	r2, [r7, #16]
 8001e7c:	68fb      	ldr	r3, [r7, #12]
 8001e7e:	4313      	orrs	r3, r2
 8001e80:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001e82:	4a10      	ldr	r2, [pc, #64]	; (8001ec4 <HAL_GPIO_Init+0x2f0>)
 8001e84:	693b      	ldr	r3, [r7, #16]
 8001e86:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001e88:	697b      	ldr	r3, [r7, #20]
 8001e8a:	3301      	adds	r3, #1
 8001e8c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001e8e:	683b      	ldr	r3, [r7, #0]
 8001e90:	681a      	ldr	r2, [r3, #0]
 8001e92:	697b      	ldr	r3, [r7, #20]
 8001e94:	fa22 f303 	lsr.w	r3, r2, r3
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	f47f aea3 	bne.w	8001be4 <HAL_GPIO_Init+0x10>
  }
}
 8001e9e:	bf00      	nop
 8001ea0:	bf00      	nop
 8001ea2:	371c      	adds	r7, #28
 8001ea4:	46bd      	mov	sp, r7
 8001ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eaa:	4770      	bx	lr
 8001eac:	40021000 	.word	0x40021000
 8001eb0:	40010000 	.word	0x40010000
 8001eb4:	48000400 	.word	0x48000400
 8001eb8:	48000800 	.word	0x48000800
 8001ebc:	48000c00 	.word	0x48000c00
 8001ec0:	48001000 	.word	0x48001000
 8001ec4:	40010400 	.word	0x40010400

08001ec8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001ec8:	b480      	push	{r7}
 8001eca:	b085      	sub	sp, #20
 8001ecc:	af00      	add	r7, sp, #0
 8001ece:	6078      	str	r0, [r7, #4]
 8001ed0:	460b      	mov	r3, r1
 8001ed2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	691a      	ldr	r2, [r3, #16]
 8001ed8:	887b      	ldrh	r3, [r7, #2]
 8001eda:	4013      	ands	r3, r2
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	d002      	beq.n	8001ee6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001ee0:	2301      	movs	r3, #1
 8001ee2:	73fb      	strb	r3, [r7, #15]
 8001ee4:	e001      	b.n	8001eea <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001ee6:	2300      	movs	r3, #0
 8001ee8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001eea:	7bfb      	ldrb	r3, [r7, #15]
}
 8001eec:	4618      	mov	r0, r3
 8001eee:	3714      	adds	r7, #20
 8001ef0:	46bd      	mov	sp, r7
 8001ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef6:	4770      	bx	lr

08001ef8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001ef8:	b480      	push	{r7}
 8001efa:	b083      	sub	sp, #12
 8001efc:	af00      	add	r7, sp, #0
 8001efe:	6078      	str	r0, [r7, #4]
 8001f00:	460b      	mov	r3, r1
 8001f02:	807b      	strh	r3, [r7, #2]
 8001f04:	4613      	mov	r3, r2
 8001f06:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001f08:	787b      	ldrb	r3, [r7, #1]
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d003      	beq.n	8001f16 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001f0e:	887a      	ldrh	r2, [r7, #2]
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001f14:	e002      	b.n	8001f1c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001f16:	887a      	ldrh	r2, [r7, #2]
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001f1c:	bf00      	nop
 8001f1e:	370c      	adds	r7, #12
 8001f20:	46bd      	mov	sp, r7
 8001f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f26:	4770      	bx	lr

08001f28 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001f28:	b580      	push	{r7, lr}
 8001f2a:	b082      	sub	sp, #8
 8001f2c:	af00      	add	r7, sp, #0
 8001f2e:	4603      	mov	r3, r0
 8001f30:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8001f32:	4b08      	ldr	r3, [pc, #32]	; (8001f54 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001f34:	695a      	ldr	r2, [r3, #20]
 8001f36:	88fb      	ldrh	r3, [r7, #6]
 8001f38:	4013      	ands	r3, r2
 8001f3a:	2b00      	cmp	r3, #0
 8001f3c:	d006      	beq.n	8001f4c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001f3e:	4a05      	ldr	r2, [pc, #20]	; (8001f54 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001f40:	88fb      	ldrh	r3, [r7, #6]
 8001f42:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001f44:	88fb      	ldrh	r3, [r7, #6]
 8001f46:	4618      	mov	r0, r3
 8001f48:	f7fe fd76 	bl	8000a38 <HAL_GPIO_EXTI_Callback>
  }
}
 8001f4c:	bf00      	nop
 8001f4e:	3708      	adds	r7, #8
 8001f50:	46bd      	mov	sp, r7
 8001f52:	bd80      	pop	{r7, pc}
 8001f54:	40010400 	.word	0x40010400

08001f58 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001f58:	b580      	push	{r7, lr}
 8001f5a:	b082      	sub	sp, #8
 8001f5c:	af00      	add	r7, sp, #0
 8001f5e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d101      	bne.n	8001f6a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001f66:	2301      	movs	r3, #1
 8001f68:	e081      	b.n	800206e <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001f70:	b2db      	uxtb	r3, r3
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d106      	bne.n	8001f84 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	2200      	movs	r2, #0
 8001f7a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001f7e:	6878      	ldr	r0, [r7, #4]
 8001f80:	f7ff fa20 	bl	80013c4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	2224      	movs	r2, #36	; 0x24
 8001f88:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	681a      	ldr	r2, [r3, #0]
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	f022 0201 	bic.w	r2, r2, #1
 8001f9a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	685a      	ldr	r2, [r3, #4]
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001fa8:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	689a      	ldr	r2, [r3, #8]
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001fb8:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	68db      	ldr	r3, [r3, #12]
 8001fbe:	2b01      	cmp	r3, #1
 8001fc0:	d107      	bne.n	8001fd2 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	689a      	ldr	r2, [r3, #8]
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001fce:	609a      	str	r2, [r3, #8]
 8001fd0:	e006      	b.n	8001fe0 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	689a      	ldr	r2, [r3, #8]
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8001fde:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	68db      	ldr	r3, [r3, #12]
 8001fe4:	2b02      	cmp	r3, #2
 8001fe6:	d104      	bne.n	8001ff2 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001ff0:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	685b      	ldr	r3, [r3, #4]
 8001ff8:	687a      	ldr	r2, [r7, #4]
 8001ffa:	6812      	ldr	r2, [r2, #0]
 8001ffc:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002000:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002004:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	68da      	ldr	r2, [r3, #12]
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002014:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	691a      	ldr	r2, [r3, #16]
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	695b      	ldr	r3, [r3, #20]
 800201e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	699b      	ldr	r3, [r3, #24]
 8002026:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	430a      	orrs	r2, r1
 800202e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	69d9      	ldr	r1, [r3, #28]
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	6a1a      	ldr	r2, [r3, #32]
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	430a      	orrs	r2, r1
 800203e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	681a      	ldr	r2, [r3, #0]
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	f042 0201 	orr.w	r2, r2, #1
 800204e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	2200      	movs	r2, #0
 8002054:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	2220      	movs	r2, #32
 800205a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	2200      	movs	r2, #0
 8002062:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	2200      	movs	r2, #0
 8002068:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 800206c:	2300      	movs	r3, #0
}
 800206e:	4618      	mov	r0, r3
 8002070:	3708      	adds	r7, #8
 8002072:	46bd      	mov	sp, r7
 8002074:	bd80      	pop	{r7, pc}

08002076 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002076:	b480      	push	{r7}
 8002078:	b083      	sub	sp, #12
 800207a:	af00      	add	r7, sp, #0
 800207c:	6078      	str	r0, [r7, #4]
 800207e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002086:	b2db      	uxtb	r3, r3
 8002088:	2b20      	cmp	r3, #32
 800208a:	d138      	bne.n	80020fe <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002092:	2b01      	cmp	r3, #1
 8002094:	d101      	bne.n	800209a <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002096:	2302      	movs	r3, #2
 8002098:	e032      	b.n	8002100 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	2201      	movs	r2, #1
 800209e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	2224      	movs	r2, #36	; 0x24
 80020a6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	681a      	ldr	r2, [r3, #0]
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	f022 0201 	bic.w	r2, r2, #1
 80020b8:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	681a      	ldr	r2, [r3, #0]
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80020c8:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	6819      	ldr	r1, [r3, #0]
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	683a      	ldr	r2, [r7, #0]
 80020d6:	430a      	orrs	r2, r1
 80020d8:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	681a      	ldr	r2, [r3, #0]
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	f042 0201 	orr.w	r2, r2, #1
 80020e8:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	2220      	movs	r2, #32
 80020ee:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	2200      	movs	r2, #0
 80020f6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80020fa:	2300      	movs	r3, #0
 80020fc:	e000      	b.n	8002100 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80020fe:	2302      	movs	r3, #2
  }
}
 8002100:	4618      	mov	r0, r3
 8002102:	370c      	adds	r7, #12
 8002104:	46bd      	mov	sp, r7
 8002106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800210a:	4770      	bx	lr

0800210c <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800210c:	b480      	push	{r7}
 800210e:	b085      	sub	sp, #20
 8002110:	af00      	add	r7, sp, #0
 8002112:	6078      	str	r0, [r7, #4]
 8002114:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800211c:	b2db      	uxtb	r3, r3
 800211e:	2b20      	cmp	r3, #32
 8002120:	d139      	bne.n	8002196 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002128:	2b01      	cmp	r3, #1
 800212a:	d101      	bne.n	8002130 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800212c:	2302      	movs	r3, #2
 800212e:	e033      	b.n	8002198 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	2201      	movs	r2, #1
 8002134:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	2224      	movs	r2, #36	; 0x24
 800213c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	681a      	ldr	r2, [r3, #0]
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	f022 0201 	bic.w	r2, r2, #1
 800214e:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002158:	68fb      	ldr	r3, [r7, #12]
 800215a:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800215e:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002160:	683b      	ldr	r3, [r7, #0]
 8002162:	021b      	lsls	r3, r3, #8
 8002164:	68fa      	ldr	r2, [r7, #12]
 8002166:	4313      	orrs	r3, r2
 8002168:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	68fa      	ldr	r2, [r7, #12]
 8002170:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	681a      	ldr	r2, [r3, #0]
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	f042 0201 	orr.w	r2, r2, #1
 8002180:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	2220      	movs	r2, #32
 8002186:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	2200      	movs	r2, #0
 800218e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002192:	2300      	movs	r3, #0
 8002194:	e000      	b.n	8002198 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8002196:	2302      	movs	r3, #2
  }
}
 8002198:	4618      	mov	r0, r3
 800219a:	3714      	adds	r7, #20
 800219c:	46bd      	mov	sp, r7
 800219e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a2:	4770      	bx	lr

080021a4 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80021a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80021a6:	b08b      	sub	sp, #44	; 0x2c
 80021a8:	af06      	add	r7, sp, #24
 80021aa:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d101      	bne.n	80021b6 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80021b2:	2301      	movs	r3, #1
 80021b4:	e0c4      	b.n	8002340 <HAL_PCD_Init+0x19c>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	f893 32a9 	ldrb.w	r3, [r3, #681]	; 0x2a9
 80021bc:	b2db      	uxtb	r3, r3
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d106      	bne.n	80021d0 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	2200      	movs	r2, #0
 80021c6:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80021ca:	6878      	ldr	r0, [r7, #4]
 80021cc:	f7ff f9f2 	bl	80015b4 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	2203      	movs	r2, #3
 80021d4:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	4618      	mov	r0, r3
 80021de:	f003 f8a0 	bl	8005322 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80021e2:	2300      	movs	r3, #0
 80021e4:	73fb      	strb	r3, [r7, #15]
 80021e6:	e040      	b.n	800226a <HAL_PCD_Init+0xc6>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80021e8:	7bfb      	ldrb	r3, [r7, #15]
 80021ea:	6879      	ldr	r1, [r7, #4]
 80021ec:	1c5a      	adds	r2, r3, #1
 80021ee:	4613      	mov	r3, r2
 80021f0:	009b      	lsls	r3, r3, #2
 80021f2:	4413      	add	r3, r2
 80021f4:	00db      	lsls	r3, r3, #3
 80021f6:	440b      	add	r3, r1
 80021f8:	3301      	adds	r3, #1
 80021fa:	2201      	movs	r2, #1
 80021fc:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80021fe:	7bfb      	ldrb	r3, [r7, #15]
 8002200:	6879      	ldr	r1, [r7, #4]
 8002202:	1c5a      	adds	r2, r3, #1
 8002204:	4613      	mov	r3, r2
 8002206:	009b      	lsls	r3, r3, #2
 8002208:	4413      	add	r3, r2
 800220a:	00db      	lsls	r3, r3, #3
 800220c:	440b      	add	r3, r1
 800220e:	7bfa      	ldrb	r2, [r7, #15]
 8002210:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002212:	7bfb      	ldrb	r3, [r7, #15]
 8002214:	6879      	ldr	r1, [r7, #4]
 8002216:	1c5a      	adds	r2, r3, #1
 8002218:	4613      	mov	r3, r2
 800221a:	009b      	lsls	r3, r3, #2
 800221c:	4413      	add	r3, r2
 800221e:	00db      	lsls	r3, r3, #3
 8002220:	440b      	add	r3, r1
 8002222:	3303      	adds	r3, #3
 8002224:	2200      	movs	r2, #0
 8002226:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8002228:	7bfa      	ldrb	r2, [r7, #15]
 800222a:	6879      	ldr	r1, [r7, #4]
 800222c:	4613      	mov	r3, r2
 800222e:	009b      	lsls	r3, r3, #2
 8002230:	4413      	add	r3, r2
 8002232:	00db      	lsls	r3, r3, #3
 8002234:	440b      	add	r3, r1
 8002236:	3338      	adds	r3, #56	; 0x38
 8002238:	2200      	movs	r2, #0
 800223a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800223c:	7bfa      	ldrb	r2, [r7, #15]
 800223e:	6879      	ldr	r1, [r7, #4]
 8002240:	4613      	mov	r3, r2
 8002242:	009b      	lsls	r3, r3, #2
 8002244:	4413      	add	r3, r2
 8002246:	00db      	lsls	r3, r3, #3
 8002248:	440b      	add	r3, r1
 800224a:	333c      	adds	r3, #60	; 0x3c
 800224c:	2200      	movs	r2, #0
 800224e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8002250:	7bfa      	ldrb	r2, [r7, #15]
 8002252:	6879      	ldr	r1, [r7, #4]
 8002254:	4613      	mov	r3, r2
 8002256:	009b      	lsls	r3, r3, #2
 8002258:	4413      	add	r3, r2
 800225a:	00db      	lsls	r3, r3, #3
 800225c:	440b      	add	r3, r1
 800225e:	3340      	adds	r3, #64	; 0x40
 8002260:	2200      	movs	r2, #0
 8002262:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002264:	7bfb      	ldrb	r3, [r7, #15]
 8002266:	3301      	adds	r3, #1
 8002268:	73fb      	strb	r3, [r7, #15]
 800226a:	7bfa      	ldrb	r2, [r7, #15]
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	685b      	ldr	r3, [r3, #4]
 8002270:	429a      	cmp	r2, r3
 8002272:	d3b9      	bcc.n	80021e8 <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002274:	2300      	movs	r3, #0
 8002276:	73fb      	strb	r3, [r7, #15]
 8002278:	e044      	b.n	8002304 <HAL_PCD_Init+0x160>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800227a:	7bfa      	ldrb	r2, [r7, #15]
 800227c:	6879      	ldr	r1, [r7, #4]
 800227e:	4613      	mov	r3, r2
 8002280:	009b      	lsls	r3, r3, #2
 8002282:	4413      	add	r3, r2
 8002284:	00db      	lsls	r3, r3, #3
 8002286:	440b      	add	r3, r1
 8002288:	f203 1369 	addw	r3, r3, #361	; 0x169
 800228c:	2200      	movs	r2, #0
 800228e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8002290:	7bfa      	ldrb	r2, [r7, #15]
 8002292:	6879      	ldr	r1, [r7, #4]
 8002294:	4613      	mov	r3, r2
 8002296:	009b      	lsls	r3, r3, #2
 8002298:	4413      	add	r3, r2
 800229a:	00db      	lsls	r3, r3, #3
 800229c:	440b      	add	r3, r1
 800229e:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80022a2:	7bfa      	ldrb	r2, [r7, #15]
 80022a4:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80022a6:	7bfa      	ldrb	r2, [r7, #15]
 80022a8:	6879      	ldr	r1, [r7, #4]
 80022aa:	4613      	mov	r3, r2
 80022ac:	009b      	lsls	r3, r3, #2
 80022ae:	4413      	add	r3, r2
 80022b0:	00db      	lsls	r3, r3, #3
 80022b2:	440b      	add	r3, r1
 80022b4:	f203 136b 	addw	r3, r3, #363	; 0x16b
 80022b8:	2200      	movs	r2, #0
 80022ba:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80022bc:	7bfa      	ldrb	r2, [r7, #15]
 80022be:	6879      	ldr	r1, [r7, #4]
 80022c0:	4613      	mov	r3, r2
 80022c2:	009b      	lsls	r3, r3, #2
 80022c4:	4413      	add	r3, r2
 80022c6:	00db      	lsls	r3, r3, #3
 80022c8:	440b      	add	r3, r1
 80022ca:	f503 73bc 	add.w	r3, r3, #376	; 0x178
 80022ce:	2200      	movs	r2, #0
 80022d0:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80022d2:	7bfa      	ldrb	r2, [r7, #15]
 80022d4:	6879      	ldr	r1, [r7, #4]
 80022d6:	4613      	mov	r3, r2
 80022d8:	009b      	lsls	r3, r3, #2
 80022da:	4413      	add	r3, r2
 80022dc:	00db      	lsls	r3, r3, #3
 80022de:	440b      	add	r3, r1
 80022e0:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 80022e4:	2200      	movs	r2, #0
 80022e6:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80022e8:	7bfa      	ldrb	r2, [r7, #15]
 80022ea:	6879      	ldr	r1, [r7, #4]
 80022ec:	4613      	mov	r3, r2
 80022ee:	009b      	lsls	r3, r3, #2
 80022f0:	4413      	add	r3, r2
 80022f2:	00db      	lsls	r3, r3, #3
 80022f4:	440b      	add	r3, r1
 80022f6:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 80022fa:	2200      	movs	r2, #0
 80022fc:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80022fe:	7bfb      	ldrb	r3, [r7, #15]
 8002300:	3301      	adds	r3, #1
 8002302:	73fb      	strb	r3, [r7, #15]
 8002304:	7bfa      	ldrb	r2, [r7, #15]
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	685b      	ldr	r3, [r3, #4]
 800230a:	429a      	cmp	r2, r3
 800230c:	d3b5      	bcc.n	800227a <HAL_PCD_Init+0xd6>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	603b      	str	r3, [r7, #0]
 8002314:	687e      	ldr	r6, [r7, #4]
 8002316:	466d      	mov	r5, sp
 8002318:	f106 0410 	add.w	r4, r6, #16
 800231c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800231e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002320:	6823      	ldr	r3, [r4, #0]
 8002322:	602b      	str	r3, [r5, #0]
 8002324:	1d33      	adds	r3, r6, #4
 8002326:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002328:	6838      	ldr	r0, [r7, #0]
 800232a:	f003 f815 	bl	8005358 <USB_DevInit>

  hpcd->USB_Address = 0U;
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	2200      	movs	r2, #0
 8002332:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	2201      	movs	r2, #1
 800233a:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
  return HAL_OK;
 800233e:	2300      	movs	r3, #0
}
 8002340:	4618      	mov	r0, r3
 8002342:	3714      	adds	r7, #20
 8002344:	46bd      	mov	sp, r7
 8002346:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002348 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002348:	b580      	push	{r7, lr}
 800234a:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 800234e:	af00      	add	r7, sp, #0
 8002350:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002354:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002358:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800235a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800235e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	2b00      	cmp	r3, #0
 8002366:	d102      	bne.n	800236e <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8002368:	2301      	movs	r3, #1
 800236a:	f001 b823 	b.w	80033b4 <HAL_RCC_OscConfig+0x106c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800236e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002372:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	f003 0301 	and.w	r3, r3, #1
 800237e:	2b00      	cmp	r3, #0
 8002380:	f000 817d 	beq.w	800267e <HAL_RCC_OscConfig+0x336>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8002384:	4bbc      	ldr	r3, [pc, #752]	; (8002678 <HAL_RCC_OscConfig+0x330>)
 8002386:	685b      	ldr	r3, [r3, #4]
 8002388:	f003 030c 	and.w	r3, r3, #12
 800238c:	2b04      	cmp	r3, #4
 800238e:	d00c      	beq.n	80023aa <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002390:	4bb9      	ldr	r3, [pc, #740]	; (8002678 <HAL_RCC_OscConfig+0x330>)
 8002392:	685b      	ldr	r3, [r3, #4]
 8002394:	f003 030c 	and.w	r3, r3, #12
 8002398:	2b08      	cmp	r3, #8
 800239a:	d15c      	bne.n	8002456 <HAL_RCC_OscConfig+0x10e>
 800239c:	4bb6      	ldr	r3, [pc, #728]	; (8002678 <HAL_RCC_OscConfig+0x330>)
 800239e:	685b      	ldr	r3, [r3, #4]
 80023a0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80023a4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80023a8:	d155      	bne.n	8002456 <HAL_RCC_OscConfig+0x10e>
 80023aa:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80023ae:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023b2:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 80023b6:	fa93 f3a3 	rbit	r3, r3
 80023ba:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
  return result;
 80023be:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80023c2:	fab3 f383 	clz	r3, r3
 80023c6:	b2db      	uxtb	r3, r3
 80023c8:	095b      	lsrs	r3, r3, #5
 80023ca:	b2db      	uxtb	r3, r3
 80023cc:	f043 0301 	orr.w	r3, r3, #1
 80023d0:	b2db      	uxtb	r3, r3
 80023d2:	2b01      	cmp	r3, #1
 80023d4:	d102      	bne.n	80023dc <HAL_RCC_OscConfig+0x94>
 80023d6:	4ba8      	ldr	r3, [pc, #672]	; (8002678 <HAL_RCC_OscConfig+0x330>)
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	e015      	b.n	8002408 <HAL_RCC_OscConfig+0xc0>
 80023dc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80023e0:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023e4:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 80023e8:	fa93 f3a3 	rbit	r3, r3
 80023ec:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 80023f0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80023f4:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 80023f8:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 80023fc:	fa93 f3a3 	rbit	r3, r3
 8002400:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 8002404:	4b9c      	ldr	r3, [pc, #624]	; (8002678 <HAL_RCC_OscConfig+0x330>)
 8002406:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002408:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800240c:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 8002410:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8002414:	fa92 f2a2 	rbit	r2, r2
 8002418:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 800241c:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 8002420:	fab2 f282 	clz	r2, r2
 8002424:	b2d2      	uxtb	r2, r2
 8002426:	f042 0220 	orr.w	r2, r2, #32
 800242a:	b2d2      	uxtb	r2, r2
 800242c:	f002 021f 	and.w	r2, r2, #31
 8002430:	2101      	movs	r1, #1
 8002432:	fa01 f202 	lsl.w	r2, r1, r2
 8002436:	4013      	ands	r3, r2
 8002438:	2b00      	cmp	r3, #0
 800243a:	f000 811f 	beq.w	800267c <HAL_RCC_OscConfig+0x334>
 800243e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002442:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	685b      	ldr	r3, [r3, #4]
 800244a:	2b00      	cmp	r3, #0
 800244c:	f040 8116 	bne.w	800267c <HAL_RCC_OscConfig+0x334>
      {
        return HAL_ERROR;
 8002450:	2301      	movs	r3, #1
 8002452:	f000 bfaf 	b.w	80033b4 <HAL_RCC_OscConfig+0x106c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002456:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800245a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	685b      	ldr	r3, [r3, #4]
 8002462:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002466:	d106      	bne.n	8002476 <HAL_RCC_OscConfig+0x12e>
 8002468:	4b83      	ldr	r3, [pc, #524]	; (8002678 <HAL_RCC_OscConfig+0x330>)
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	4a82      	ldr	r2, [pc, #520]	; (8002678 <HAL_RCC_OscConfig+0x330>)
 800246e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002472:	6013      	str	r3, [r2, #0]
 8002474:	e036      	b.n	80024e4 <HAL_RCC_OscConfig+0x19c>
 8002476:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800247a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	685b      	ldr	r3, [r3, #4]
 8002482:	2b00      	cmp	r3, #0
 8002484:	d10c      	bne.n	80024a0 <HAL_RCC_OscConfig+0x158>
 8002486:	4b7c      	ldr	r3, [pc, #496]	; (8002678 <HAL_RCC_OscConfig+0x330>)
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	4a7b      	ldr	r2, [pc, #492]	; (8002678 <HAL_RCC_OscConfig+0x330>)
 800248c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002490:	6013      	str	r3, [r2, #0]
 8002492:	4b79      	ldr	r3, [pc, #484]	; (8002678 <HAL_RCC_OscConfig+0x330>)
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	4a78      	ldr	r2, [pc, #480]	; (8002678 <HAL_RCC_OscConfig+0x330>)
 8002498:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800249c:	6013      	str	r3, [r2, #0]
 800249e:	e021      	b.n	80024e4 <HAL_RCC_OscConfig+0x19c>
 80024a0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80024a4:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	685b      	ldr	r3, [r3, #4]
 80024ac:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80024b0:	d10c      	bne.n	80024cc <HAL_RCC_OscConfig+0x184>
 80024b2:	4b71      	ldr	r3, [pc, #452]	; (8002678 <HAL_RCC_OscConfig+0x330>)
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	4a70      	ldr	r2, [pc, #448]	; (8002678 <HAL_RCC_OscConfig+0x330>)
 80024b8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80024bc:	6013      	str	r3, [r2, #0]
 80024be:	4b6e      	ldr	r3, [pc, #440]	; (8002678 <HAL_RCC_OscConfig+0x330>)
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	4a6d      	ldr	r2, [pc, #436]	; (8002678 <HAL_RCC_OscConfig+0x330>)
 80024c4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80024c8:	6013      	str	r3, [r2, #0]
 80024ca:	e00b      	b.n	80024e4 <HAL_RCC_OscConfig+0x19c>
 80024cc:	4b6a      	ldr	r3, [pc, #424]	; (8002678 <HAL_RCC_OscConfig+0x330>)
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	4a69      	ldr	r2, [pc, #420]	; (8002678 <HAL_RCC_OscConfig+0x330>)
 80024d2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80024d6:	6013      	str	r3, [r2, #0]
 80024d8:	4b67      	ldr	r3, [pc, #412]	; (8002678 <HAL_RCC_OscConfig+0x330>)
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	4a66      	ldr	r2, [pc, #408]	; (8002678 <HAL_RCC_OscConfig+0x330>)
 80024de:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80024e2:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80024e4:	4b64      	ldr	r3, [pc, #400]	; (8002678 <HAL_RCC_OscConfig+0x330>)
 80024e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024e8:	f023 020f 	bic.w	r2, r3, #15
 80024ec:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80024f0:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	689b      	ldr	r3, [r3, #8]
 80024f8:	495f      	ldr	r1, [pc, #380]	; (8002678 <HAL_RCC_OscConfig+0x330>)
 80024fa:	4313      	orrs	r3, r2
 80024fc:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80024fe:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002502:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	685b      	ldr	r3, [r3, #4]
 800250a:	2b00      	cmp	r3, #0
 800250c:	d059      	beq.n	80025c2 <HAL_RCC_OscConfig+0x27a>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800250e:	f7ff f9a9 	bl	8001864 <HAL_GetTick>
 8002512:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002516:	e00a      	b.n	800252e <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002518:	f7ff f9a4 	bl	8001864 <HAL_GetTick>
 800251c:	4602      	mov	r2, r0
 800251e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002522:	1ad3      	subs	r3, r2, r3
 8002524:	2b64      	cmp	r3, #100	; 0x64
 8002526:	d902      	bls.n	800252e <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 8002528:	2303      	movs	r3, #3
 800252a:	f000 bf43 	b.w	80033b4 <HAL_RCC_OscConfig+0x106c>
 800252e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002532:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002536:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 800253a:	fa93 f3a3 	rbit	r3, r3
 800253e:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 8002542:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002546:	fab3 f383 	clz	r3, r3
 800254a:	b2db      	uxtb	r3, r3
 800254c:	095b      	lsrs	r3, r3, #5
 800254e:	b2db      	uxtb	r3, r3
 8002550:	f043 0301 	orr.w	r3, r3, #1
 8002554:	b2db      	uxtb	r3, r3
 8002556:	2b01      	cmp	r3, #1
 8002558:	d102      	bne.n	8002560 <HAL_RCC_OscConfig+0x218>
 800255a:	4b47      	ldr	r3, [pc, #284]	; (8002678 <HAL_RCC_OscConfig+0x330>)
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	e015      	b.n	800258c <HAL_RCC_OscConfig+0x244>
 8002560:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002564:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002568:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 800256c:	fa93 f3a3 	rbit	r3, r3
 8002570:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8002574:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002578:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 800257c:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 8002580:	fa93 f3a3 	rbit	r3, r3
 8002584:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 8002588:	4b3b      	ldr	r3, [pc, #236]	; (8002678 <HAL_RCC_OscConfig+0x330>)
 800258a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800258c:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002590:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 8002594:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8002598:	fa92 f2a2 	rbit	r2, r2
 800259c:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 80025a0:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 80025a4:	fab2 f282 	clz	r2, r2
 80025a8:	b2d2      	uxtb	r2, r2
 80025aa:	f042 0220 	orr.w	r2, r2, #32
 80025ae:	b2d2      	uxtb	r2, r2
 80025b0:	f002 021f 	and.w	r2, r2, #31
 80025b4:	2101      	movs	r1, #1
 80025b6:	fa01 f202 	lsl.w	r2, r1, r2
 80025ba:	4013      	ands	r3, r2
 80025bc:	2b00      	cmp	r3, #0
 80025be:	d0ab      	beq.n	8002518 <HAL_RCC_OscConfig+0x1d0>
 80025c0:	e05d      	b.n	800267e <HAL_RCC_OscConfig+0x336>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025c2:	f7ff f94f 	bl	8001864 <HAL_GetTick>
 80025c6:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80025ca:	e00a      	b.n	80025e2 <HAL_RCC_OscConfig+0x29a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80025cc:	f7ff f94a 	bl	8001864 <HAL_GetTick>
 80025d0:	4602      	mov	r2, r0
 80025d2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80025d6:	1ad3      	subs	r3, r2, r3
 80025d8:	2b64      	cmp	r3, #100	; 0x64
 80025da:	d902      	bls.n	80025e2 <HAL_RCC_OscConfig+0x29a>
          {
            return HAL_TIMEOUT;
 80025dc:	2303      	movs	r3, #3
 80025de:	f000 bee9 	b.w	80033b4 <HAL_RCC_OscConfig+0x106c>
 80025e2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80025e6:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025ea:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 80025ee:	fa93 f3a3 	rbit	r3, r3
 80025f2:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 80025f6:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80025fa:	fab3 f383 	clz	r3, r3
 80025fe:	b2db      	uxtb	r3, r3
 8002600:	095b      	lsrs	r3, r3, #5
 8002602:	b2db      	uxtb	r3, r3
 8002604:	f043 0301 	orr.w	r3, r3, #1
 8002608:	b2db      	uxtb	r3, r3
 800260a:	2b01      	cmp	r3, #1
 800260c:	d102      	bne.n	8002614 <HAL_RCC_OscConfig+0x2cc>
 800260e:	4b1a      	ldr	r3, [pc, #104]	; (8002678 <HAL_RCC_OscConfig+0x330>)
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	e015      	b.n	8002640 <HAL_RCC_OscConfig+0x2f8>
 8002614:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002618:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800261c:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8002620:	fa93 f3a3 	rbit	r3, r3
 8002624:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8002628:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800262c:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8002630:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 8002634:	fa93 f3a3 	rbit	r3, r3
 8002638:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 800263c:	4b0e      	ldr	r3, [pc, #56]	; (8002678 <HAL_RCC_OscConfig+0x330>)
 800263e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002640:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002644:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 8002648:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 800264c:	fa92 f2a2 	rbit	r2, r2
 8002650:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 8002654:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 8002658:	fab2 f282 	clz	r2, r2
 800265c:	b2d2      	uxtb	r2, r2
 800265e:	f042 0220 	orr.w	r2, r2, #32
 8002662:	b2d2      	uxtb	r2, r2
 8002664:	f002 021f 	and.w	r2, r2, #31
 8002668:	2101      	movs	r1, #1
 800266a:	fa01 f202 	lsl.w	r2, r1, r2
 800266e:	4013      	ands	r3, r2
 8002670:	2b00      	cmp	r3, #0
 8002672:	d1ab      	bne.n	80025cc <HAL_RCC_OscConfig+0x284>
 8002674:	e003      	b.n	800267e <HAL_RCC_OscConfig+0x336>
 8002676:	bf00      	nop
 8002678:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800267c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800267e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002682:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	f003 0302 	and.w	r3, r3, #2
 800268e:	2b00      	cmp	r3, #0
 8002690:	f000 817d 	beq.w	800298e <HAL_RCC_OscConfig+0x646>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8002694:	4ba6      	ldr	r3, [pc, #664]	; (8002930 <HAL_RCC_OscConfig+0x5e8>)
 8002696:	685b      	ldr	r3, [r3, #4]
 8002698:	f003 030c 	and.w	r3, r3, #12
 800269c:	2b00      	cmp	r3, #0
 800269e:	d00b      	beq.n	80026b8 <HAL_RCC_OscConfig+0x370>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80026a0:	4ba3      	ldr	r3, [pc, #652]	; (8002930 <HAL_RCC_OscConfig+0x5e8>)
 80026a2:	685b      	ldr	r3, [r3, #4]
 80026a4:	f003 030c 	and.w	r3, r3, #12
 80026a8:	2b08      	cmp	r3, #8
 80026aa:	d172      	bne.n	8002792 <HAL_RCC_OscConfig+0x44a>
 80026ac:	4ba0      	ldr	r3, [pc, #640]	; (8002930 <HAL_RCC_OscConfig+0x5e8>)
 80026ae:	685b      	ldr	r3, [r3, #4]
 80026b0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d16c      	bne.n	8002792 <HAL_RCC_OscConfig+0x44a>
 80026b8:	2302      	movs	r3, #2
 80026ba:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026be:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 80026c2:	fa93 f3a3 	rbit	r3, r3
 80026c6:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 80026ca:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80026ce:	fab3 f383 	clz	r3, r3
 80026d2:	b2db      	uxtb	r3, r3
 80026d4:	095b      	lsrs	r3, r3, #5
 80026d6:	b2db      	uxtb	r3, r3
 80026d8:	f043 0301 	orr.w	r3, r3, #1
 80026dc:	b2db      	uxtb	r3, r3
 80026de:	2b01      	cmp	r3, #1
 80026e0:	d102      	bne.n	80026e8 <HAL_RCC_OscConfig+0x3a0>
 80026e2:	4b93      	ldr	r3, [pc, #588]	; (8002930 <HAL_RCC_OscConfig+0x5e8>)
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	e013      	b.n	8002710 <HAL_RCC_OscConfig+0x3c8>
 80026e8:	2302      	movs	r3, #2
 80026ea:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026ee:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 80026f2:	fa93 f3a3 	rbit	r3, r3
 80026f6:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 80026fa:	2302      	movs	r3, #2
 80026fc:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8002700:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8002704:	fa93 f3a3 	rbit	r3, r3
 8002708:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 800270c:	4b88      	ldr	r3, [pc, #544]	; (8002930 <HAL_RCC_OscConfig+0x5e8>)
 800270e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002710:	2202      	movs	r2, #2
 8002712:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 8002716:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 800271a:	fa92 f2a2 	rbit	r2, r2
 800271e:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 8002722:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 8002726:	fab2 f282 	clz	r2, r2
 800272a:	b2d2      	uxtb	r2, r2
 800272c:	f042 0220 	orr.w	r2, r2, #32
 8002730:	b2d2      	uxtb	r2, r2
 8002732:	f002 021f 	and.w	r2, r2, #31
 8002736:	2101      	movs	r1, #1
 8002738:	fa01 f202 	lsl.w	r2, r1, r2
 800273c:	4013      	ands	r3, r2
 800273e:	2b00      	cmp	r3, #0
 8002740:	d00a      	beq.n	8002758 <HAL_RCC_OscConfig+0x410>
 8002742:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002746:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	691b      	ldr	r3, [r3, #16]
 800274e:	2b01      	cmp	r3, #1
 8002750:	d002      	beq.n	8002758 <HAL_RCC_OscConfig+0x410>
      {
        return HAL_ERROR;
 8002752:	2301      	movs	r3, #1
 8002754:	f000 be2e 	b.w	80033b4 <HAL_RCC_OscConfig+0x106c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002758:	4b75      	ldr	r3, [pc, #468]	; (8002930 <HAL_RCC_OscConfig+0x5e8>)
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002760:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002764:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	695b      	ldr	r3, [r3, #20]
 800276c:	21f8      	movs	r1, #248	; 0xf8
 800276e:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002772:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8002776:	fa91 f1a1 	rbit	r1, r1
 800277a:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 800277e:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 8002782:	fab1 f181 	clz	r1, r1
 8002786:	b2c9      	uxtb	r1, r1
 8002788:	408b      	lsls	r3, r1
 800278a:	4969      	ldr	r1, [pc, #420]	; (8002930 <HAL_RCC_OscConfig+0x5e8>)
 800278c:	4313      	orrs	r3, r2
 800278e:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002790:	e0fd      	b.n	800298e <HAL_RCC_OscConfig+0x646>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002792:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002796:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	691b      	ldr	r3, [r3, #16]
 800279e:	2b00      	cmp	r3, #0
 80027a0:	f000 8088 	beq.w	80028b4 <HAL_RCC_OscConfig+0x56c>
 80027a4:	2301      	movs	r3, #1
 80027a6:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027aa:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 80027ae:	fa93 f3a3 	rbit	r3, r3
 80027b2:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 80027b6:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80027ba:	fab3 f383 	clz	r3, r3
 80027be:	b2db      	uxtb	r3, r3
 80027c0:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80027c4:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80027c8:	009b      	lsls	r3, r3, #2
 80027ca:	461a      	mov	r2, r3
 80027cc:	2301      	movs	r3, #1
 80027ce:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027d0:	f7ff f848 	bl	8001864 <HAL_GetTick>
 80027d4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80027d8:	e00a      	b.n	80027f0 <HAL_RCC_OscConfig+0x4a8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80027da:	f7ff f843 	bl	8001864 <HAL_GetTick>
 80027de:	4602      	mov	r2, r0
 80027e0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80027e4:	1ad3      	subs	r3, r2, r3
 80027e6:	2b02      	cmp	r3, #2
 80027e8:	d902      	bls.n	80027f0 <HAL_RCC_OscConfig+0x4a8>
          {
            return HAL_TIMEOUT;
 80027ea:	2303      	movs	r3, #3
 80027ec:	f000 bde2 	b.w	80033b4 <HAL_RCC_OscConfig+0x106c>
 80027f0:	2302      	movs	r3, #2
 80027f2:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027f6:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 80027fa:	fa93 f3a3 	rbit	r3, r3
 80027fe:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 8002802:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002806:	fab3 f383 	clz	r3, r3
 800280a:	b2db      	uxtb	r3, r3
 800280c:	095b      	lsrs	r3, r3, #5
 800280e:	b2db      	uxtb	r3, r3
 8002810:	f043 0301 	orr.w	r3, r3, #1
 8002814:	b2db      	uxtb	r3, r3
 8002816:	2b01      	cmp	r3, #1
 8002818:	d102      	bne.n	8002820 <HAL_RCC_OscConfig+0x4d8>
 800281a:	4b45      	ldr	r3, [pc, #276]	; (8002930 <HAL_RCC_OscConfig+0x5e8>)
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	e013      	b.n	8002848 <HAL_RCC_OscConfig+0x500>
 8002820:	2302      	movs	r3, #2
 8002822:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002826:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 800282a:	fa93 f3a3 	rbit	r3, r3
 800282e:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8002832:	2302      	movs	r3, #2
 8002834:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8002838:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 800283c:	fa93 f3a3 	rbit	r3, r3
 8002840:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 8002844:	4b3a      	ldr	r3, [pc, #232]	; (8002930 <HAL_RCC_OscConfig+0x5e8>)
 8002846:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002848:	2202      	movs	r2, #2
 800284a:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 800284e:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8002852:	fa92 f2a2 	rbit	r2, r2
 8002856:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 800285a:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 800285e:	fab2 f282 	clz	r2, r2
 8002862:	b2d2      	uxtb	r2, r2
 8002864:	f042 0220 	orr.w	r2, r2, #32
 8002868:	b2d2      	uxtb	r2, r2
 800286a:	f002 021f 	and.w	r2, r2, #31
 800286e:	2101      	movs	r1, #1
 8002870:	fa01 f202 	lsl.w	r2, r1, r2
 8002874:	4013      	ands	r3, r2
 8002876:	2b00      	cmp	r3, #0
 8002878:	d0af      	beq.n	80027da <HAL_RCC_OscConfig+0x492>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800287a:	4b2d      	ldr	r3, [pc, #180]	; (8002930 <HAL_RCC_OscConfig+0x5e8>)
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002882:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002886:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	695b      	ldr	r3, [r3, #20]
 800288e:	21f8      	movs	r1, #248	; 0xf8
 8002890:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002894:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8002898:	fa91 f1a1 	rbit	r1, r1
 800289c:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 80028a0:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 80028a4:	fab1 f181 	clz	r1, r1
 80028a8:	b2c9      	uxtb	r1, r1
 80028aa:	408b      	lsls	r3, r1
 80028ac:	4920      	ldr	r1, [pc, #128]	; (8002930 <HAL_RCC_OscConfig+0x5e8>)
 80028ae:	4313      	orrs	r3, r2
 80028b0:	600b      	str	r3, [r1, #0]
 80028b2:	e06c      	b.n	800298e <HAL_RCC_OscConfig+0x646>
 80028b4:	2301      	movs	r3, #1
 80028b6:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028ba:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 80028be:	fa93 f3a3 	rbit	r3, r3
 80028c2:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 80028c6:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80028ca:	fab3 f383 	clz	r3, r3
 80028ce:	b2db      	uxtb	r3, r3
 80028d0:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80028d4:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80028d8:	009b      	lsls	r3, r3, #2
 80028da:	461a      	mov	r2, r3
 80028dc:	2300      	movs	r3, #0
 80028de:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028e0:	f7fe ffc0 	bl	8001864 <HAL_GetTick>
 80028e4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80028e8:	e00a      	b.n	8002900 <HAL_RCC_OscConfig+0x5b8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80028ea:	f7fe ffbb 	bl	8001864 <HAL_GetTick>
 80028ee:	4602      	mov	r2, r0
 80028f0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80028f4:	1ad3      	subs	r3, r2, r3
 80028f6:	2b02      	cmp	r3, #2
 80028f8:	d902      	bls.n	8002900 <HAL_RCC_OscConfig+0x5b8>
          {
            return HAL_TIMEOUT;
 80028fa:	2303      	movs	r3, #3
 80028fc:	f000 bd5a 	b.w	80033b4 <HAL_RCC_OscConfig+0x106c>
 8002900:	2302      	movs	r3, #2
 8002902:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002906:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800290a:	fa93 f3a3 	rbit	r3, r3
 800290e:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 8002912:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002916:	fab3 f383 	clz	r3, r3
 800291a:	b2db      	uxtb	r3, r3
 800291c:	095b      	lsrs	r3, r3, #5
 800291e:	b2db      	uxtb	r3, r3
 8002920:	f043 0301 	orr.w	r3, r3, #1
 8002924:	b2db      	uxtb	r3, r3
 8002926:	2b01      	cmp	r3, #1
 8002928:	d104      	bne.n	8002934 <HAL_RCC_OscConfig+0x5ec>
 800292a:	4b01      	ldr	r3, [pc, #4]	; (8002930 <HAL_RCC_OscConfig+0x5e8>)
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	e015      	b.n	800295c <HAL_RCC_OscConfig+0x614>
 8002930:	40021000 	.word	0x40021000
 8002934:	2302      	movs	r3, #2
 8002936:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800293a:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800293e:	fa93 f3a3 	rbit	r3, r3
 8002942:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8002946:	2302      	movs	r3, #2
 8002948:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 800294c:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8002950:	fa93 f3a3 	rbit	r3, r3
 8002954:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8002958:	4bc8      	ldr	r3, [pc, #800]	; (8002c7c <HAL_RCC_OscConfig+0x934>)
 800295a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800295c:	2202      	movs	r2, #2
 800295e:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 8002962:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8002966:	fa92 f2a2 	rbit	r2, r2
 800296a:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 800296e:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8002972:	fab2 f282 	clz	r2, r2
 8002976:	b2d2      	uxtb	r2, r2
 8002978:	f042 0220 	orr.w	r2, r2, #32
 800297c:	b2d2      	uxtb	r2, r2
 800297e:	f002 021f 	and.w	r2, r2, #31
 8002982:	2101      	movs	r1, #1
 8002984:	fa01 f202 	lsl.w	r2, r1, r2
 8002988:	4013      	ands	r3, r2
 800298a:	2b00      	cmp	r3, #0
 800298c:	d1ad      	bne.n	80028ea <HAL_RCC_OscConfig+0x5a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800298e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002992:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	f003 0308 	and.w	r3, r3, #8
 800299e:	2b00      	cmp	r3, #0
 80029a0:	f000 8110 	beq.w	8002bc4 <HAL_RCC_OscConfig+0x87c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80029a4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80029a8:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	699b      	ldr	r3, [r3, #24]
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d079      	beq.n	8002aa8 <HAL_RCC_OscConfig+0x760>
 80029b4:	2301      	movs	r3, #1
 80029b6:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029ba:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 80029be:	fa93 f3a3 	rbit	r3, r3
 80029c2:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 80029c6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80029ca:	fab3 f383 	clz	r3, r3
 80029ce:	b2db      	uxtb	r3, r3
 80029d0:	461a      	mov	r2, r3
 80029d2:	4bab      	ldr	r3, [pc, #684]	; (8002c80 <HAL_RCC_OscConfig+0x938>)
 80029d4:	4413      	add	r3, r2
 80029d6:	009b      	lsls	r3, r3, #2
 80029d8:	461a      	mov	r2, r3
 80029da:	2301      	movs	r3, #1
 80029dc:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80029de:	f7fe ff41 	bl	8001864 <HAL_GetTick>
 80029e2:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80029e6:	e00a      	b.n	80029fe <HAL_RCC_OscConfig+0x6b6>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80029e8:	f7fe ff3c 	bl	8001864 <HAL_GetTick>
 80029ec:	4602      	mov	r2, r0
 80029ee:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80029f2:	1ad3      	subs	r3, r2, r3
 80029f4:	2b02      	cmp	r3, #2
 80029f6:	d902      	bls.n	80029fe <HAL_RCC_OscConfig+0x6b6>
        {
          return HAL_TIMEOUT;
 80029f8:	2303      	movs	r3, #3
 80029fa:	f000 bcdb 	b.w	80033b4 <HAL_RCC_OscConfig+0x106c>
 80029fe:	2302      	movs	r3, #2
 8002a00:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a04:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8002a08:	fa93 f3a3 	rbit	r3, r3
 8002a0c:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8002a10:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002a14:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8002a18:	2202      	movs	r2, #2
 8002a1a:	601a      	str	r2, [r3, #0]
 8002a1c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002a20:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	fa93 f2a3 	rbit	r2, r3
 8002a2a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002a2e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8002a32:	601a      	str	r2, [r3, #0]
 8002a34:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002a38:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8002a3c:	2202      	movs	r2, #2
 8002a3e:	601a      	str	r2, [r3, #0]
 8002a40:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002a44:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	fa93 f2a3 	rbit	r2, r3
 8002a4e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002a52:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8002a56:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002a58:	4b88      	ldr	r3, [pc, #544]	; (8002c7c <HAL_RCC_OscConfig+0x934>)
 8002a5a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002a5c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002a60:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8002a64:	2102      	movs	r1, #2
 8002a66:	6019      	str	r1, [r3, #0]
 8002a68:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002a6c:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	fa93 f1a3 	rbit	r1, r3
 8002a76:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002a7a:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8002a7e:	6019      	str	r1, [r3, #0]
  return result;
 8002a80:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002a84:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	fab3 f383 	clz	r3, r3
 8002a8e:	b2db      	uxtb	r3, r3
 8002a90:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8002a94:	b2db      	uxtb	r3, r3
 8002a96:	f003 031f 	and.w	r3, r3, #31
 8002a9a:	2101      	movs	r1, #1
 8002a9c:	fa01 f303 	lsl.w	r3, r1, r3
 8002aa0:	4013      	ands	r3, r2
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d0a0      	beq.n	80029e8 <HAL_RCC_OscConfig+0x6a0>
 8002aa6:	e08d      	b.n	8002bc4 <HAL_RCC_OscConfig+0x87c>
 8002aa8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002aac:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8002ab0:	2201      	movs	r2, #1
 8002ab2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ab4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002ab8:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	fa93 f2a3 	rbit	r2, r3
 8002ac2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002ac6:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8002aca:	601a      	str	r2, [r3, #0]
  return result;
 8002acc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002ad0:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8002ad4:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002ad6:	fab3 f383 	clz	r3, r3
 8002ada:	b2db      	uxtb	r3, r3
 8002adc:	461a      	mov	r2, r3
 8002ade:	4b68      	ldr	r3, [pc, #416]	; (8002c80 <HAL_RCC_OscConfig+0x938>)
 8002ae0:	4413      	add	r3, r2
 8002ae2:	009b      	lsls	r3, r3, #2
 8002ae4:	461a      	mov	r2, r3
 8002ae6:	2300      	movs	r3, #0
 8002ae8:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002aea:	f7fe febb 	bl	8001864 <HAL_GetTick>
 8002aee:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002af2:	e00a      	b.n	8002b0a <HAL_RCC_OscConfig+0x7c2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002af4:	f7fe feb6 	bl	8001864 <HAL_GetTick>
 8002af8:	4602      	mov	r2, r0
 8002afa:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002afe:	1ad3      	subs	r3, r2, r3
 8002b00:	2b02      	cmp	r3, #2
 8002b02:	d902      	bls.n	8002b0a <HAL_RCC_OscConfig+0x7c2>
        {
          return HAL_TIMEOUT;
 8002b04:	2303      	movs	r3, #3
 8002b06:	f000 bc55 	b.w	80033b4 <HAL_RCC_OscConfig+0x106c>
 8002b0a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002b0e:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8002b12:	2202      	movs	r2, #2
 8002b14:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b16:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002b1a:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	fa93 f2a3 	rbit	r2, r3
 8002b24:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002b28:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 8002b2c:	601a      	str	r2, [r3, #0]
 8002b2e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002b32:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8002b36:	2202      	movs	r2, #2
 8002b38:	601a      	str	r2, [r3, #0]
 8002b3a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002b3e:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	fa93 f2a3 	rbit	r2, r3
 8002b48:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002b4c:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8002b50:	601a      	str	r2, [r3, #0]
 8002b52:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002b56:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8002b5a:	2202      	movs	r2, #2
 8002b5c:	601a      	str	r2, [r3, #0]
 8002b5e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002b62:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	fa93 f2a3 	rbit	r2, r3
 8002b6c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002b70:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8002b74:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002b76:	4b41      	ldr	r3, [pc, #260]	; (8002c7c <HAL_RCC_OscConfig+0x934>)
 8002b78:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002b7a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002b7e:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8002b82:	2102      	movs	r1, #2
 8002b84:	6019      	str	r1, [r3, #0]
 8002b86:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002b8a:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	fa93 f1a3 	rbit	r1, r3
 8002b94:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002b98:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8002b9c:	6019      	str	r1, [r3, #0]
  return result;
 8002b9e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002ba2:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	fab3 f383 	clz	r3, r3
 8002bac:	b2db      	uxtb	r3, r3
 8002bae:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8002bb2:	b2db      	uxtb	r3, r3
 8002bb4:	f003 031f 	and.w	r3, r3, #31
 8002bb8:	2101      	movs	r1, #1
 8002bba:	fa01 f303 	lsl.w	r3, r1, r3
 8002bbe:	4013      	ands	r3, r2
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d197      	bne.n	8002af4 <HAL_RCC_OscConfig+0x7ac>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002bc4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002bc8:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	f003 0304 	and.w	r3, r3, #4
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	f000 81a1 	beq.w	8002f1c <HAL_RCC_OscConfig+0xbd4>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002bda:	2300      	movs	r3, #0
 8002bdc:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002be0:	4b26      	ldr	r3, [pc, #152]	; (8002c7c <HAL_RCC_OscConfig+0x934>)
 8002be2:	69db      	ldr	r3, [r3, #28]
 8002be4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d116      	bne.n	8002c1a <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002bec:	4b23      	ldr	r3, [pc, #140]	; (8002c7c <HAL_RCC_OscConfig+0x934>)
 8002bee:	69db      	ldr	r3, [r3, #28]
 8002bf0:	4a22      	ldr	r2, [pc, #136]	; (8002c7c <HAL_RCC_OscConfig+0x934>)
 8002bf2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002bf6:	61d3      	str	r3, [r2, #28]
 8002bf8:	4b20      	ldr	r3, [pc, #128]	; (8002c7c <HAL_RCC_OscConfig+0x934>)
 8002bfa:	69db      	ldr	r3, [r3, #28]
 8002bfc:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8002c00:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002c04:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 8002c08:	601a      	str	r2, [r3, #0]
 8002c0a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002c0e:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 8002c12:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8002c14:	2301      	movs	r3, #1
 8002c16:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c1a:	4b1a      	ldr	r3, [pc, #104]	; (8002c84 <HAL_RCC_OscConfig+0x93c>)
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d11a      	bne.n	8002c5c <HAL_RCC_OscConfig+0x914>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002c26:	4b17      	ldr	r3, [pc, #92]	; (8002c84 <HAL_RCC_OscConfig+0x93c>)
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	4a16      	ldr	r2, [pc, #88]	; (8002c84 <HAL_RCC_OscConfig+0x93c>)
 8002c2c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002c30:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002c32:	f7fe fe17 	bl	8001864 <HAL_GetTick>
 8002c36:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c3a:	e009      	b.n	8002c50 <HAL_RCC_OscConfig+0x908>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002c3c:	f7fe fe12 	bl	8001864 <HAL_GetTick>
 8002c40:	4602      	mov	r2, r0
 8002c42:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002c46:	1ad3      	subs	r3, r2, r3
 8002c48:	2b64      	cmp	r3, #100	; 0x64
 8002c4a:	d901      	bls.n	8002c50 <HAL_RCC_OscConfig+0x908>
        {
          return HAL_TIMEOUT;
 8002c4c:	2303      	movs	r3, #3
 8002c4e:	e3b1      	b.n	80033b4 <HAL_RCC_OscConfig+0x106c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c50:	4b0c      	ldr	r3, [pc, #48]	; (8002c84 <HAL_RCC_OscConfig+0x93c>)
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d0ef      	beq.n	8002c3c <HAL_RCC_OscConfig+0x8f4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002c5c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002c60:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	68db      	ldr	r3, [r3, #12]
 8002c68:	2b01      	cmp	r3, #1
 8002c6a:	d10d      	bne.n	8002c88 <HAL_RCC_OscConfig+0x940>
 8002c6c:	4b03      	ldr	r3, [pc, #12]	; (8002c7c <HAL_RCC_OscConfig+0x934>)
 8002c6e:	6a1b      	ldr	r3, [r3, #32]
 8002c70:	4a02      	ldr	r2, [pc, #8]	; (8002c7c <HAL_RCC_OscConfig+0x934>)
 8002c72:	f043 0301 	orr.w	r3, r3, #1
 8002c76:	6213      	str	r3, [r2, #32]
 8002c78:	e03c      	b.n	8002cf4 <HAL_RCC_OscConfig+0x9ac>
 8002c7a:	bf00      	nop
 8002c7c:	40021000 	.word	0x40021000
 8002c80:	10908120 	.word	0x10908120
 8002c84:	40007000 	.word	0x40007000
 8002c88:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002c8c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	68db      	ldr	r3, [r3, #12]
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d10c      	bne.n	8002cb2 <HAL_RCC_OscConfig+0x96a>
 8002c98:	4bc1      	ldr	r3, [pc, #772]	; (8002fa0 <HAL_RCC_OscConfig+0xc58>)
 8002c9a:	6a1b      	ldr	r3, [r3, #32]
 8002c9c:	4ac0      	ldr	r2, [pc, #768]	; (8002fa0 <HAL_RCC_OscConfig+0xc58>)
 8002c9e:	f023 0301 	bic.w	r3, r3, #1
 8002ca2:	6213      	str	r3, [r2, #32]
 8002ca4:	4bbe      	ldr	r3, [pc, #760]	; (8002fa0 <HAL_RCC_OscConfig+0xc58>)
 8002ca6:	6a1b      	ldr	r3, [r3, #32]
 8002ca8:	4abd      	ldr	r2, [pc, #756]	; (8002fa0 <HAL_RCC_OscConfig+0xc58>)
 8002caa:	f023 0304 	bic.w	r3, r3, #4
 8002cae:	6213      	str	r3, [r2, #32]
 8002cb0:	e020      	b.n	8002cf4 <HAL_RCC_OscConfig+0x9ac>
 8002cb2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002cb6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	68db      	ldr	r3, [r3, #12]
 8002cbe:	2b05      	cmp	r3, #5
 8002cc0:	d10c      	bne.n	8002cdc <HAL_RCC_OscConfig+0x994>
 8002cc2:	4bb7      	ldr	r3, [pc, #732]	; (8002fa0 <HAL_RCC_OscConfig+0xc58>)
 8002cc4:	6a1b      	ldr	r3, [r3, #32]
 8002cc6:	4ab6      	ldr	r2, [pc, #728]	; (8002fa0 <HAL_RCC_OscConfig+0xc58>)
 8002cc8:	f043 0304 	orr.w	r3, r3, #4
 8002ccc:	6213      	str	r3, [r2, #32]
 8002cce:	4bb4      	ldr	r3, [pc, #720]	; (8002fa0 <HAL_RCC_OscConfig+0xc58>)
 8002cd0:	6a1b      	ldr	r3, [r3, #32]
 8002cd2:	4ab3      	ldr	r2, [pc, #716]	; (8002fa0 <HAL_RCC_OscConfig+0xc58>)
 8002cd4:	f043 0301 	orr.w	r3, r3, #1
 8002cd8:	6213      	str	r3, [r2, #32]
 8002cda:	e00b      	b.n	8002cf4 <HAL_RCC_OscConfig+0x9ac>
 8002cdc:	4bb0      	ldr	r3, [pc, #704]	; (8002fa0 <HAL_RCC_OscConfig+0xc58>)
 8002cde:	6a1b      	ldr	r3, [r3, #32]
 8002ce0:	4aaf      	ldr	r2, [pc, #700]	; (8002fa0 <HAL_RCC_OscConfig+0xc58>)
 8002ce2:	f023 0301 	bic.w	r3, r3, #1
 8002ce6:	6213      	str	r3, [r2, #32]
 8002ce8:	4bad      	ldr	r3, [pc, #692]	; (8002fa0 <HAL_RCC_OscConfig+0xc58>)
 8002cea:	6a1b      	ldr	r3, [r3, #32]
 8002cec:	4aac      	ldr	r2, [pc, #688]	; (8002fa0 <HAL_RCC_OscConfig+0xc58>)
 8002cee:	f023 0304 	bic.w	r3, r3, #4
 8002cf2:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002cf4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002cf8:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	68db      	ldr	r3, [r3, #12]
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	f000 8081 	beq.w	8002e08 <HAL_RCC_OscConfig+0xac0>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002d06:	f7fe fdad 	bl	8001864 <HAL_GetTick>
 8002d0a:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002d0e:	e00b      	b.n	8002d28 <HAL_RCC_OscConfig+0x9e0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002d10:	f7fe fda8 	bl	8001864 <HAL_GetTick>
 8002d14:	4602      	mov	r2, r0
 8002d16:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002d1a:	1ad3      	subs	r3, r2, r3
 8002d1c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002d20:	4293      	cmp	r3, r2
 8002d22:	d901      	bls.n	8002d28 <HAL_RCC_OscConfig+0x9e0>
        {
          return HAL_TIMEOUT;
 8002d24:	2303      	movs	r3, #3
 8002d26:	e345      	b.n	80033b4 <HAL_RCC_OscConfig+0x106c>
 8002d28:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002d2c:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8002d30:	2202      	movs	r2, #2
 8002d32:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d34:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002d38:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	fa93 f2a3 	rbit	r2, r3
 8002d42:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002d46:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 8002d4a:	601a      	str	r2, [r3, #0]
 8002d4c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002d50:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8002d54:	2202      	movs	r2, #2
 8002d56:	601a      	str	r2, [r3, #0]
 8002d58:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002d5c:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	fa93 f2a3 	rbit	r2, r3
 8002d66:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002d6a:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8002d6e:	601a      	str	r2, [r3, #0]
  return result;
 8002d70:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002d74:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8002d78:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002d7a:	fab3 f383 	clz	r3, r3
 8002d7e:	b2db      	uxtb	r3, r3
 8002d80:	095b      	lsrs	r3, r3, #5
 8002d82:	b2db      	uxtb	r3, r3
 8002d84:	f043 0302 	orr.w	r3, r3, #2
 8002d88:	b2db      	uxtb	r3, r3
 8002d8a:	2b02      	cmp	r3, #2
 8002d8c:	d102      	bne.n	8002d94 <HAL_RCC_OscConfig+0xa4c>
 8002d8e:	4b84      	ldr	r3, [pc, #528]	; (8002fa0 <HAL_RCC_OscConfig+0xc58>)
 8002d90:	6a1b      	ldr	r3, [r3, #32]
 8002d92:	e013      	b.n	8002dbc <HAL_RCC_OscConfig+0xa74>
 8002d94:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002d98:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8002d9c:	2202      	movs	r2, #2
 8002d9e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002da0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002da4:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	fa93 f2a3 	rbit	r2, r3
 8002dae:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002db2:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 8002db6:	601a      	str	r2, [r3, #0]
 8002db8:	4b79      	ldr	r3, [pc, #484]	; (8002fa0 <HAL_RCC_OscConfig+0xc58>)
 8002dba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002dbc:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002dc0:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 8002dc4:	2102      	movs	r1, #2
 8002dc6:	6011      	str	r1, [r2, #0]
 8002dc8:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002dcc:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 8002dd0:	6812      	ldr	r2, [r2, #0]
 8002dd2:	fa92 f1a2 	rbit	r1, r2
 8002dd6:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002dda:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 8002dde:	6011      	str	r1, [r2, #0]
  return result;
 8002de0:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002de4:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 8002de8:	6812      	ldr	r2, [r2, #0]
 8002dea:	fab2 f282 	clz	r2, r2
 8002dee:	b2d2      	uxtb	r2, r2
 8002df0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002df4:	b2d2      	uxtb	r2, r2
 8002df6:	f002 021f 	and.w	r2, r2, #31
 8002dfa:	2101      	movs	r1, #1
 8002dfc:	fa01 f202 	lsl.w	r2, r1, r2
 8002e00:	4013      	ands	r3, r2
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d084      	beq.n	8002d10 <HAL_RCC_OscConfig+0x9c8>
 8002e06:	e07f      	b.n	8002f08 <HAL_RCC_OscConfig+0xbc0>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002e08:	f7fe fd2c 	bl	8001864 <HAL_GetTick>
 8002e0c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002e10:	e00b      	b.n	8002e2a <HAL_RCC_OscConfig+0xae2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002e12:	f7fe fd27 	bl	8001864 <HAL_GetTick>
 8002e16:	4602      	mov	r2, r0
 8002e18:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002e1c:	1ad3      	subs	r3, r2, r3
 8002e1e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002e22:	4293      	cmp	r3, r2
 8002e24:	d901      	bls.n	8002e2a <HAL_RCC_OscConfig+0xae2>
        {
          return HAL_TIMEOUT;
 8002e26:	2303      	movs	r3, #3
 8002e28:	e2c4      	b.n	80033b4 <HAL_RCC_OscConfig+0x106c>
 8002e2a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002e2e:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 8002e32:	2202      	movs	r2, #2
 8002e34:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e36:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002e3a:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	fa93 f2a3 	rbit	r2, r3
 8002e44:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002e48:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 8002e4c:	601a      	str	r2, [r3, #0]
 8002e4e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002e52:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8002e56:	2202      	movs	r2, #2
 8002e58:	601a      	str	r2, [r3, #0]
 8002e5a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002e5e:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	fa93 f2a3 	rbit	r2, r3
 8002e68:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002e6c:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8002e70:	601a      	str	r2, [r3, #0]
  return result;
 8002e72:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002e76:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8002e7a:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002e7c:	fab3 f383 	clz	r3, r3
 8002e80:	b2db      	uxtb	r3, r3
 8002e82:	095b      	lsrs	r3, r3, #5
 8002e84:	b2db      	uxtb	r3, r3
 8002e86:	f043 0302 	orr.w	r3, r3, #2
 8002e8a:	b2db      	uxtb	r3, r3
 8002e8c:	2b02      	cmp	r3, #2
 8002e8e:	d102      	bne.n	8002e96 <HAL_RCC_OscConfig+0xb4e>
 8002e90:	4b43      	ldr	r3, [pc, #268]	; (8002fa0 <HAL_RCC_OscConfig+0xc58>)
 8002e92:	6a1b      	ldr	r3, [r3, #32]
 8002e94:	e013      	b.n	8002ebe <HAL_RCC_OscConfig+0xb76>
 8002e96:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002e9a:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 8002e9e:	2202      	movs	r2, #2
 8002ea0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ea2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002ea6:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	fa93 f2a3 	rbit	r2, r3
 8002eb0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002eb4:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 8002eb8:	601a      	str	r2, [r3, #0]
 8002eba:	4b39      	ldr	r3, [pc, #228]	; (8002fa0 <HAL_RCC_OscConfig+0xc58>)
 8002ebc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ebe:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002ec2:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 8002ec6:	2102      	movs	r1, #2
 8002ec8:	6011      	str	r1, [r2, #0]
 8002eca:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002ece:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 8002ed2:	6812      	ldr	r2, [r2, #0]
 8002ed4:	fa92 f1a2 	rbit	r1, r2
 8002ed8:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002edc:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8002ee0:	6011      	str	r1, [r2, #0]
  return result;
 8002ee2:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002ee6:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8002eea:	6812      	ldr	r2, [r2, #0]
 8002eec:	fab2 f282 	clz	r2, r2
 8002ef0:	b2d2      	uxtb	r2, r2
 8002ef2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002ef6:	b2d2      	uxtb	r2, r2
 8002ef8:	f002 021f 	and.w	r2, r2, #31
 8002efc:	2101      	movs	r1, #1
 8002efe:	fa01 f202 	lsl.w	r2, r1, r2
 8002f02:	4013      	ands	r3, r2
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d184      	bne.n	8002e12 <HAL_RCC_OscConfig+0xaca>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002f08:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 8002f0c:	2b01      	cmp	r3, #1
 8002f0e:	d105      	bne.n	8002f1c <HAL_RCC_OscConfig+0xbd4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002f10:	4b23      	ldr	r3, [pc, #140]	; (8002fa0 <HAL_RCC_OscConfig+0xc58>)
 8002f12:	69db      	ldr	r3, [r3, #28]
 8002f14:	4a22      	ldr	r2, [pc, #136]	; (8002fa0 <HAL_RCC_OscConfig+0xc58>)
 8002f16:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002f1a:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002f1c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002f20:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	69db      	ldr	r3, [r3, #28]
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	f000 8242 	beq.w	80033b2 <HAL_RCC_OscConfig+0x106a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002f2e:	4b1c      	ldr	r3, [pc, #112]	; (8002fa0 <HAL_RCC_OscConfig+0xc58>)
 8002f30:	685b      	ldr	r3, [r3, #4]
 8002f32:	f003 030c 	and.w	r3, r3, #12
 8002f36:	2b08      	cmp	r3, #8
 8002f38:	f000 8213 	beq.w	8003362 <HAL_RCC_OscConfig+0x101a>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002f3c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002f40:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	69db      	ldr	r3, [r3, #28]
 8002f48:	2b02      	cmp	r3, #2
 8002f4a:	f040 8162 	bne.w	8003212 <HAL_RCC_OscConfig+0xeca>
 8002f4e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002f52:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 8002f56:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8002f5a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f5c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002f60:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	fa93 f2a3 	rbit	r2, r3
 8002f6a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002f6e:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8002f72:	601a      	str	r2, [r3, #0]
  return result;
 8002f74:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002f78:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8002f7c:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002f7e:	fab3 f383 	clz	r3, r3
 8002f82:	b2db      	uxtb	r3, r3
 8002f84:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002f88:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002f8c:	009b      	lsls	r3, r3, #2
 8002f8e:	461a      	mov	r2, r3
 8002f90:	2300      	movs	r3, #0
 8002f92:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f94:	f7fe fc66 	bl	8001864 <HAL_GetTick>
 8002f98:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002f9c:	e00c      	b.n	8002fb8 <HAL_RCC_OscConfig+0xc70>
 8002f9e:	bf00      	nop
 8002fa0:	40021000 	.word	0x40021000
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002fa4:	f7fe fc5e 	bl	8001864 <HAL_GetTick>
 8002fa8:	4602      	mov	r2, r0
 8002faa:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002fae:	1ad3      	subs	r3, r2, r3
 8002fb0:	2b02      	cmp	r3, #2
 8002fb2:	d901      	bls.n	8002fb8 <HAL_RCC_OscConfig+0xc70>
          {
            return HAL_TIMEOUT;
 8002fb4:	2303      	movs	r3, #3
 8002fb6:	e1fd      	b.n	80033b4 <HAL_RCC_OscConfig+0x106c>
 8002fb8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002fbc:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8002fc0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002fc4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fc6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002fca:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	fa93 f2a3 	rbit	r2, r3
 8002fd4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002fd8:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8002fdc:	601a      	str	r2, [r3, #0]
  return result;
 8002fde:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002fe2:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8002fe6:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002fe8:	fab3 f383 	clz	r3, r3
 8002fec:	b2db      	uxtb	r3, r3
 8002fee:	095b      	lsrs	r3, r3, #5
 8002ff0:	b2db      	uxtb	r3, r3
 8002ff2:	f043 0301 	orr.w	r3, r3, #1
 8002ff6:	b2db      	uxtb	r3, r3
 8002ff8:	2b01      	cmp	r3, #1
 8002ffa:	d102      	bne.n	8003002 <HAL_RCC_OscConfig+0xcba>
 8002ffc:	4bb0      	ldr	r3, [pc, #704]	; (80032c0 <HAL_RCC_OscConfig+0xf78>)
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	e027      	b.n	8003052 <HAL_RCC_OscConfig+0xd0a>
 8003002:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003006:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 800300a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800300e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003010:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003014:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	fa93 f2a3 	rbit	r2, r3
 800301e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003022:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 8003026:	601a      	str	r2, [r3, #0]
 8003028:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800302c:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8003030:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003034:	601a      	str	r2, [r3, #0]
 8003036:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800303a:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	fa93 f2a3 	rbit	r2, r3
 8003044:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003048:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 800304c:	601a      	str	r2, [r3, #0]
 800304e:	4b9c      	ldr	r3, [pc, #624]	; (80032c0 <HAL_RCC_OscConfig+0xf78>)
 8003050:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003052:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003056:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 800305a:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 800305e:	6011      	str	r1, [r2, #0]
 8003060:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003064:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 8003068:	6812      	ldr	r2, [r2, #0]
 800306a:	fa92 f1a2 	rbit	r1, r2
 800306e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003072:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8003076:	6011      	str	r1, [r2, #0]
  return result;
 8003078:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800307c:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8003080:	6812      	ldr	r2, [r2, #0]
 8003082:	fab2 f282 	clz	r2, r2
 8003086:	b2d2      	uxtb	r2, r2
 8003088:	f042 0220 	orr.w	r2, r2, #32
 800308c:	b2d2      	uxtb	r2, r2
 800308e:	f002 021f 	and.w	r2, r2, #31
 8003092:	2101      	movs	r1, #1
 8003094:	fa01 f202 	lsl.w	r2, r1, r2
 8003098:	4013      	ands	r3, r2
 800309a:	2b00      	cmp	r3, #0
 800309c:	d182      	bne.n	8002fa4 <HAL_RCC_OscConfig+0xc5c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800309e:	4b88      	ldr	r3, [pc, #544]	; (80032c0 <HAL_RCC_OscConfig+0xf78>)
 80030a0:	685b      	ldr	r3, [r3, #4]
 80030a2:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80030a6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80030aa:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80030b2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80030b6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	6a1b      	ldr	r3, [r3, #32]
 80030be:	430b      	orrs	r3, r1
 80030c0:	497f      	ldr	r1, [pc, #508]	; (80032c0 <HAL_RCC_OscConfig+0xf78>)
 80030c2:	4313      	orrs	r3, r2
 80030c4:	604b      	str	r3, [r1, #4]
 80030c6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80030ca:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 80030ce:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80030d2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030d4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80030d8:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	fa93 f2a3 	rbit	r2, r3
 80030e2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80030e6:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 80030ea:	601a      	str	r2, [r3, #0]
  return result;
 80030ec:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80030f0:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 80030f4:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80030f6:	fab3 f383 	clz	r3, r3
 80030fa:	b2db      	uxtb	r3, r3
 80030fc:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003100:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003104:	009b      	lsls	r3, r3, #2
 8003106:	461a      	mov	r2, r3
 8003108:	2301      	movs	r3, #1
 800310a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800310c:	f7fe fbaa 	bl	8001864 <HAL_GetTick>
 8003110:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003114:	e009      	b.n	800312a <HAL_RCC_OscConfig+0xde2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003116:	f7fe fba5 	bl	8001864 <HAL_GetTick>
 800311a:	4602      	mov	r2, r0
 800311c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003120:	1ad3      	subs	r3, r2, r3
 8003122:	2b02      	cmp	r3, #2
 8003124:	d901      	bls.n	800312a <HAL_RCC_OscConfig+0xde2>
          {
            return HAL_TIMEOUT;
 8003126:	2303      	movs	r3, #3
 8003128:	e144      	b.n	80033b4 <HAL_RCC_OscConfig+0x106c>
 800312a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800312e:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8003132:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003136:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003138:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800313c:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	fa93 f2a3 	rbit	r2, r3
 8003146:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800314a:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 800314e:	601a      	str	r2, [r3, #0]
  return result;
 8003150:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003154:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8003158:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800315a:	fab3 f383 	clz	r3, r3
 800315e:	b2db      	uxtb	r3, r3
 8003160:	095b      	lsrs	r3, r3, #5
 8003162:	b2db      	uxtb	r3, r3
 8003164:	f043 0301 	orr.w	r3, r3, #1
 8003168:	b2db      	uxtb	r3, r3
 800316a:	2b01      	cmp	r3, #1
 800316c:	d102      	bne.n	8003174 <HAL_RCC_OscConfig+0xe2c>
 800316e:	4b54      	ldr	r3, [pc, #336]	; (80032c0 <HAL_RCC_OscConfig+0xf78>)
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	e027      	b.n	80031c4 <HAL_RCC_OscConfig+0xe7c>
 8003174:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003178:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 800317c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003180:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003182:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003186:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	fa93 f2a3 	rbit	r2, r3
 8003190:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003194:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 8003198:	601a      	str	r2, [r3, #0]
 800319a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800319e:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 80031a2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80031a6:	601a      	str	r2, [r3, #0]
 80031a8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80031ac:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	fa93 f2a3 	rbit	r2, r3
 80031b6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80031ba:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 80031be:	601a      	str	r2, [r3, #0]
 80031c0:	4b3f      	ldr	r3, [pc, #252]	; (80032c0 <HAL_RCC_OscConfig+0xf78>)
 80031c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031c4:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80031c8:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 80031cc:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80031d0:	6011      	str	r1, [r2, #0]
 80031d2:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80031d6:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 80031da:	6812      	ldr	r2, [r2, #0]
 80031dc:	fa92 f1a2 	rbit	r1, r2
 80031e0:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80031e4:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 80031e8:	6011      	str	r1, [r2, #0]
  return result;
 80031ea:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80031ee:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 80031f2:	6812      	ldr	r2, [r2, #0]
 80031f4:	fab2 f282 	clz	r2, r2
 80031f8:	b2d2      	uxtb	r2, r2
 80031fa:	f042 0220 	orr.w	r2, r2, #32
 80031fe:	b2d2      	uxtb	r2, r2
 8003200:	f002 021f 	and.w	r2, r2, #31
 8003204:	2101      	movs	r1, #1
 8003206:	fa01 f202 	lsl.w	r2, r1, r2
 800320a:	4013      	ands	r3, r2
 800320c:	2b00      	cmp	r3, #0
 800320e:	d082      	beq.n	8003116 <HAL_RCC_OscConfig+0xdce>
 8003210:	e0cf      	b.n	80033b2 <HAL_RCC_OscConfig+0x106a>
 8003212:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003216:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 800321a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800321e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003220:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003224:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	fa93 f2a3 	rbit	r2, r3
 800322e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003232:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8003236:	601a      	str	r2, [r3, #0]
  return result;
 8003238:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800323c:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8003240:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003242:	fab3 f383 	clz	r3, r3
 8003246:	b2db      	uxtb	r3, r3
 8003248:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800324c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003250:	009b      	lsls	r3, r3, #2
 8003252:	461a      	mov	r2, r3
 8003254:	2300      	movs	r3, #0
 8003256:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003258:	f7fe fb04 	bl	8001864 <HAL_GetTick>
 800325c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003260:	e009      	b.n	8003276 <HAL_RCC_OscConfig+0xf2e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003262:	f7fe faff 	bl	8001864 <HAL_GetTick>
 8003266:	4602      	mov	r2, r0
 8003268:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800326c:	1ad3      	subs	r3, r2, r3
 800326e:	2b02      	cmp	r3, #2
 8003270:	d901      	bls.n	8003276 <HAL_RCC_OscConfig+0xf2e>
          {
            return HAL_TIMEOUT;
 8003272:	2303      	movs	r3, #3
 8003274:	e09e      	b.n	80033b4 <HAL_RCC_OscConfig+0x106c>
 8003276:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800327a:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 800327e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003282:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003284:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003288:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	fa93 f2a3 	rbit	r2, r3
 8003292:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003296:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 800329a:	601a      	str	r2, [r3, #0]
  return result;
 800329c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80032a0:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 80032a4:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80032a6:	fab3 f383 	clz	r3, r3
 80032aa:	b2db      	uxtb	r3, r3
 80032ac:	095b      	lsrs	r3, r3, #5
 80032ae:	b2db      	uxtb	r3, r3
 80032b0:	f043 0301 	orr.w	r3, r3, #1
 80032b4:	b2db      	uxtb	r3, r3
 80032b6:	2b01      	cmp	r3, #1
 80032b8:	d104      	bne.n	80032c4 <HAL_RCC_OscConfig+0xf7c>
 80032ba:	4b01      	ldr	r3, [pc, #4]	; (80032c0 <HAL_RCC_OscConfig+0xf78>)
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	e029      	b.n	8003314 <HAL_RCC_OscConfig+0xfcc>
 80032c0:	40021000 	.word	0x40021000
 80032c4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80032c8:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 80032cc:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80032d0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032d2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80032d6:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	fa93 f2a3 	rbit	r2, r3
 80032e0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80032e4:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 80032e8:	601a      	str	r2, [r3, #0]
 80032ea:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80032ee:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 80032f2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80032f6:	601a      	str	r2, [r3, #0]
 80032f8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80032fc:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	fa93 f2a3 	rbit	r2, r3
 8003306:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800330a:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 800330e:	601a      	str	r2, [r3, #0]
 8003310:	4b2b      	ldr	r3, [pc, #172]	; (80033c0 <HAL_RCC_OscConfig+0x1078>)
 8003312:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003314:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003318:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 800331c:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8003320:	6011      	str	r1, [r2, #0]
 8003322:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003326:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 800332a:	6812      	ldr	r2, [r2, #0]
 800332c:	fa92 f1a2 	rbit	r1, r2
 8003330:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003334:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8003338:	6011      	str	r1, [r2, #0]
  return result;
 800333a:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800333e:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8003342:	6812      	ldr	r2, [r2, #0]
 8003344:	fab2 f282 	clz	r2, r2
 8003348:	b2d2      	uxtb	r2, r2
 800334a:	f042 0220 	orr.w	r2, r2, #32
 800334e:	b2d2      	uxtb	r2, r2
 8003350:	f002 021f 	and.w	r2, r2, #31
 8003354:	2101      	movs	r1, #1
 8003356:	fa01 f202 	lsl.w	r2, r1, r2
 800335a:	4013      	ands	r3, r2
 800335c:	2b00      	cmp	r3, #0
 800335e:	d180      	bne.n	8003262 <HAL_RCC_OscConfig+0xf1a>
 8003360:	e027      	b.n	80033b2 <HAL_RCC_OscConfig+0x106a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003362:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003366:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	69db      	ldr	r3, [r3, #28]
 800336e:	2b01      	cmp	r3, #1
 8003370:	d101      	bne.n	8003376 <HAL_RCC_OscConfig+0x102e>
      {
        return HAL_ERROR;
 8003372:	2301      	movs	r3, #1
 8003374:	e01e      	b.n	80033b4 <HAL_RCC_OscConfig+0x106c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003376:	4b12      	ldr	r3, [pc, #72]	; (80033c0 <HAL_RCC_OscConfig+0x1078>)
 8003378:	685b      	ldr	r3, [r3, #4]
 800337a:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 800337e:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8003382:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003386:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800338a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	6a1b      	ldr	r3, [r3, #32]
 8003392:	429a      	cmp	r2, r3
 8003394:	d10b      	bne.n	80033ae <HAL_RCC_OscConfig+0x1066>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8003396:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 800339a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800339e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80033a2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80033aa:	429a      	cmp	r2, r3
 80033ac:	d001      	beq.n	80033b2 <HAL_RCC_OscConfig+0x106a>
#endif
        {
          return HAL_ERROR;
 80033ae:	2301      	movs	r3, #1
 80033b0:	e000      	b.n	80033b4 <HAL_RCC_OscConfig+0x106c>
        }
      }
    }
  }

  return HAL_OK;
 80033b2:	2300      	movs	r3, #0
}
 80033b4:	4618      	mov	r0, r3
 80033b6:	f507 7700 	add.w	r7, r7, #512	; 0x200
 80033ba:	46bd      	mov	sp, r7
 80033bc:	bd80      	pop	{r7, pc}
 80033be:	bf00      	nop
 80033c0:	40021000 	.word	0x40021000

080033c4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80033c4:	b580      	push	{r7, lr}
 80033c6:	b09e      	sub	sp, #120	; 0x78
 80033c8:	af00      	add	r7, sp, #0
 80033ca:	6078      	str	r0, [r7, #4]
 80033cc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80033ce:	2300      	movs	r3, #0
 80033d0:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	d101      	bne.n	80033dc <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80033d8:	2301      	movs	r3, #1
 80033da:	e162      	b.n	80036a2 <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80033dc:	4b90      	ldr	r3, [pc, #576]	; (8003620 <HAL_RCC_ClockConfig+0x25c>)
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	f003 0307 	and.w	r3, r3, #7
 80033e4:	683a      	ldr	r2, [r7, #0]
 80033e6:	429a      	cmp	r2, r3
 80033e8:	d910      	bls.n	800340c <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80033ea:	4b8d      	ldr	r3, [pc, #564]	; (8003620 <HAL_RCC_ClockConfig+0x25c>)
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	f023 0207 	bic.w	r2, r3, #7
 80033f2:	498b      	ldr	r1, [pc, #556]	; (8003620 <HAL_RCC_ClockConfig+0x25c>)
 80033f4:	683b      	ldr	r3, [r7, #0]
 80033f6:	4313      	orrs	r3, r2
 80033f8:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80033fa:	4b89      	ldr	r3, [pc, #548]	; (8003620 <HAL_RCC_ClockConfig+0x25c>)
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	f003 0307 	and.w	r3, r3, #7
 8003402:	683a      	ldr	r2, [r7, #0]
 8003404:	429a      	cmp	r2, r3
 8003406:	d001      	beq.n	800340c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003408:	2301      	movs	r3, #1
 800340a:	e14a      	b.n	80036a2 <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	f003 0302 	and.w	r3, r3, #2
 8003414:	2b00      	cmp	r3, #0
 8003416:	d008      	beq.n	800342a <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003418:	4b82      	ldr	r3, [pc, #520]	; (8003624 <HAL_RCC_ClockConfig+0x260>)
 800341a:	685b      	ldr	r3, [r3, #4]
 800341c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	689b      	ldr	r3, [r3, #8]
 8003424:	497f      	ldr	r1, [pc, #508]	; (8003624 <HAL_RCC_ClockConfig+0x260>)
 8003426:	4313      	orrs	r3, r2
 8003428:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	f003 0301 	and.w	r3, r3, #1
 8003432:	2b00      	cmp	r3, #0
 8003434:	f000 80dc 	beq.w	80035f0 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	685b      	ldr	r3, [r3, #4]
 800343c:	2b01      	cmp	r3, #1
 800343e:	d13c      	bne.n	80034ba <HAL_RCC_ClockConfig+0xf6>
 8003440:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003444:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003446:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003448:	fa93 f3a3 	rbit	r3, r3
 800344c:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 800344e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003450:	fab3 f383 	clz	r3, r3
 8003454:	b2db      	uxtb	r3, r3
 8003456:	095b      	lsrs	r3, r3, #5
 8003458:	b2db      	uxtb	r3, r3
 800345a:	f043 0301 	orr.w	r3, r3, #1
 800345e:	b2db      	uxtb	r3, r3
 8003460:	2b01      	cmp	r3, #1
 8003462:	d102      	bne.n	800346a <HAL_RCC_ClockConfig+0xa6>
 8003464:	4b6f      	ldr	r3, [pc, #444]	; (8003624 <HAL_RCC_ClockConfig+0x260>)
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	e00f      	b.n	800348a <HAL_RCC_ClockConfig+0xc6>
 800346a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800346e:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003470:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003472:	fa93 f3a3 	rbit	r3, r3
 8003476:	667b      	str	r3, [r7, #100]	; 0x64
 8003478:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800347c:	663b      	str	r3, [r7, #96]	; 0x60
 800347e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003480:	fa93 f3a3 	rbit	r3, r3
 8003484:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003486:	4b67      	ldr	r3, [pc, #412]	; (8003624 <HAL_RCC_ClockConfig+0x260>)
 8003488:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800348a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800348e:	65ba      	str	r2, [r7, #88]	; 0x58
 8003490:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003492:	fa92 f2a2 	rbit	r2, r2
 8003496:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8003498:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800349a:	fab2 f282 	clz	r2, r2
 800349e:	b2d2      	uxtb	r2, r2
 80034a0:	f042 0220 	orr.w	r2, r2, #32
 80034a4:	b2d2      	uxtb	r2, r2
 80034a6:	f002 021f 	and.w	r2, r2, #31
 80034aa:	2101      	movs	r1, #1
 80034ac:	fa01 f202 	lsl.w	r2, r1, r2
 80034b0:	4013      	ands	r3, r2
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d17b      	bne.n	80035ae <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80034b6:	2301      	movs	r3, #1
 80034b8:	e0f3      	b.n	80036a2 <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	685b      	ldr	r3, [r3, #4]
 80034be:	2b02      	cmp	r3, #2
 80034c0:	d13c      	bne.n	800353c <HAL_RCC_ClockConfig+0x178>
 80034c2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80034c6:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034c8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80034ca:	fa93 f3a3 	rbit	r3, r3
 80034ce:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 80034d0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80034d2:	fab3 f383 	clz	r3, r3
 80034d6:	b2db      	uxtb	r3, r3
 80034d8:	095b      	lsrs	r3, r3, #5
 80034da:	b2db      	uxtb	r3, r3
 80034dc:	f043 0301 	orr.w	r3, r3, #1
 80034e0:	b2db      	uxtb	r3, r3
 80034e2:	2b01      	cmp	r3, #1
 80034e4:	d102      	bne.n	80034ec <HAL_RCC_ClockConfig+0x128>
 80034e6:	4b4f      	ldr	r3, [pc, #316]	; (8003624 <HAL_RCC_ClockConfig+0x260>)
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	e00f      	b.n	800350c <HAL_RCC_ClockConfig+0x148>
 80034ec:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80034f0:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034f2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80034f4:	fa93 f3a3 	rbit	r3, r3
 80034f8:	647b      	str	r3, [r7, #68]	; 0x44
 80034fa:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80034fe:	643b      	str	r3, [r7, #64]	; 0x40
 8003500:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003502:	fa93 f3a3 	rbit	r3, r3
 8003506:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003508:	4b46      	ldr	r3, [pc, #280]	; (8003624 <HAL_RCC_ClockConfig+0x260>)
 800350a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800350c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003510:	63ba      	str	r2, [r7, #56]	; 0x38
 8003512:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003514:	fa92 f2a2 	rbit	r2, r2
 8003518:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 800351a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800351c:	fab2 f282 	clz	r2, r2
 8003520:	b2d2      	uxtb	r2, r2
 8003522:	f042 0220 	orr.w	r2, r2, #32
 8003526:	b2d2      	uxtb	r2, r2
 8003528:	f002 021f 	and.w	r2, r2, #31
 800352c:	2101      	movs	r1, #1
 800352e:	fa01 f202 	lsl.w	r2, r1, r2
 8003532:	4013      	ands	r3, r2
 8003534:	2b00      	cmp	r3, #0
 8003536:	d13a      	bne.n	80035ae <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8003538:	2301      	movs	r3, #1
 800353a:	e0b2      	b.n	80036a2 <HAL_RCC_ClockConfig+0x2de>
 800353c:	2302      	movs	r3, #2
 800353e:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003540:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003542:	fa93 f3a3 	rbit	r3, r3
 8003546:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8003548:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800354a:	fab3 f383 	clz	r3, r3
 800354e:	b2db      	uxtb	r3, r3
 8003550:	095b      	lsrs	r3, r3, #5
 8003552:	b2db      	uxtb	r3, r3
 8003554:	f043 0301 	orr.w	r3, r3, #1
 8003558:	b2db      	uxtb	r3, r3
 800355a:	2b01      	cmp	r3, #1
 800355c:	d102      	bne.n	8003564 <HAL_RCC_ClockConfig+0x1a0>
 800355e:	4b31      	ldr	r3, [pc, #196]	; (8003624 <HAL_RCC_ClockConfig+0x260>)
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	e00d      	b.n	8003580 <HAL_RCC_ClockConfig+0x1bc>
 8003564:	2302      	movs	r3, #2
 8003566:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003568:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800356a:	fa93 f3a3 	rbit	r3, r3
 800356e:	627b      	str	r3, [r7, #36]	; 0x24
 8003570:	2302      	movs	r3, #2
 8003572:	623b      	str	r3, [r7, #32]
 8003574:	6a3b      	ldr	r3, [r7, #32]
 8003576:	fa93 f3a3 	rbit	r3, r3
 800357a:	61fb      	str	r3, [r7, #28]
 800357c:	4b29      	ldr	r3, [pc, #164]	; (8003624 <HAL_RCC_ClockConfig+0x260>)
 800357e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003580:	2202      	movs	r2, #2
 8003582:	61ba      	str	r2, [r7, #24]
 8003584:	69ba      	ldr	r2, [r7, #24]
 8003586:	fa92 f2a2 	rbit	r2, r2
 800358a:	617a      	str	r2, [r7, #20]
  return result;
 800358c:	697a      	ldr	r2, [r7, #20]
 800358e:	fab2 f282 	clz	r2, r2
 8003592:	b2d2      	uxtb	r2, r2
 8003594:	f042 0220 	orr.w	r2, r2, #32
 8003598:	b2d2      	uxtb	r2, r2
 800359a:	f002 021f 	and.w	r2, r2, #31
 800359e:	2101      	movs	r1, #1
 80035a0:	fa01 f202 	lsl.w	r2, r1, r2
 80035a4:	4013      	ands	r3, r2
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d101      	bne.n	80035ae <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80035aa:	2301      	movs	r3, #1
 80035ac:	e079      	b.n	80036a2 <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80035ae:	4b1d      	ldr	r3, [pc, #116]	; (8003624 <HAL_RCC_ClockConfig+0x260>)
 80035b0:	685b      	ldr	r3, [r3, #4]
 80035b2:	f023 0203 	bic.w	r2, r3, #3
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	685b      	ldr	r3, [r3, #4]
 80035ba:	491a      	ldr	r1, [pc, #104]	; (8003624 <HAL_RCC_ClockConfig+0x260>)
 80035bc:	4313      	orrs	r3, r2
 80035be:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80035c0:	f7fe f950 	bl	8001864 <HAL_GetTick>
 80035c4:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80035c6:	e00a      	b.n	80035de <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80035c8:	f7fe f94c 	bl	8001864 <HAL_GetTick>
 80035cc:	4602      	mov	r2, r0
 80035ce:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80035d0:	1ad3      	subs	r3, r2, r3
 80035d2:	f241 3288 	movw	r2, #5000	; 0x1388
 80035d6:	4293      	cmp	r3, r2
 80035d8:	d901      	bls.n	80035de <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 80035da:	2303      	movs	r3, #3
 80035dc:	e061      	b.n	80036a2 <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80035de:	4b11      	ldr	r3, [pc, #68]	; (8003624 <HAL_RCC_ClockConfig+0x260>)
 80035e0:	685b      	ldr	r3, [r3, #4]
 80035e2:	f003 020c 	and.w	r2, r3, #12
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	685b      	ldr	r3, [r3, #4]
 80035ea:	009b      	lsls	r3, r3, #2
 80035ec:	429a      	cmp	r2, r3
 80035ee:	d1eb      	bne.n	80035c8 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80035f0:	4b0b      	ldr	r3, [pc, #44]	; (8003620 <HAL_RCC_ClockConfig+0x25c>)
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	f003 0307 	and.w	r3, r3, #7
 80035f8:	683a      	ldr	r2, [r7, #0]
 80035fa:	429a      	cmp	r2, r3
 80035fc:	d214      	bcs.n	8003628 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80035fe:	4b08      	ldr	r3, [pc, #32]	; (8003620 <HAL_RCC_ClockConfig+0x25c>)
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	f023 0207 	bic.w	r2, r3, #7
 8003606:	4906      	ldr	r1, [pc, #24]	; (8003620 <HAL_RCC_ClockConfig+0x25c>)
 8003608:	683b      	ldr	r3, [r7, #0]
 800360a:	4313      	orrs	r3, r2
 800360c:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800360e:	4b04      	ldr	r3, [pc, #16]	; (8003620 <HAL_RCC_ClockConfig+0x25c>)
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	f003 0307 	and.w	r3, r3, #7
 8003616:	683a      	ldr	r2, [r7, #0]
 8003618:	429a      	cmp	r2, r3
 800361a:	d005      	beq.n	8003628 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 800361c:	2301      	movs	r3, #1
 800361e:	e040      	b.n	80036a2 <HAL_RCC_ClockConfig+0x2de>
 8003620:	40022000 	.word	0x40022000
 8003624:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	f003 0304 	and.w	r3, r3, #4
 8003630:	2b00      	cmp	r3, #0
 8003632:	d008      	beq.n	8003646 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003634:	4b1d      	ldr	r3, [pc, #116]	; (80036ac <HAL_RCC_ClockConfig+0x2e8>)
 8003636:	685b      	ldr	r3, [r3, #4]
 8003638:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	68db      	ldr	r3, [r3, #12]
 8003640:	491a      	ldr	r1, [pc, #104]	; (80036ac <HAL_RCC_ClockConfig+0x2e8>)
 8003642:	4313      	orrs	r3, r2
 8003644:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	f003 0308 	and.w	r3, r3, #8
 800364e:	2b00      	cmp	r3, #0
 8003650:	d009      	beq.n	8003666 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003652:	4b16      	ldr	r3, [pc, #88]	; (80036ac <HAL_RCC_ClockConfig+0x2e8>)
 8003654:	685b      	ldr	r3, [r3, #4]
 8003656:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	691b      	ldr	r3, [r3, #16]
 800365e:	00db      	lsls	r3, r3, #3
 8003660:	4912      	ldr	r1, [pc, #72]	; (80036ac <HAL_RCC_ClockConfig+0x2e8>)
 8003662:	4313      	orrs	r3, r2
 8003664:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8003666:	f000 f829 	bl	80036bc <HAL_RCC_GetSysClockFreq>
 800366a:	4601      	mov	r1, r0
 800366c:	4b0f      	ldr	r3, [pc, #60]	; (80036ac <HAL_RCC_ClockConfig+0x2e8>)
 800366e:	685b      	ldr	r3, [r3, #4]
 8003670:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003674:	22f0      	movs	r2, #240	; 0xf0
 8003676:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003678:	693a      	ldr	r2, [r7, #16]
 800367a:	fa92 f2a2 	rbit	r2, r2
 800367e:	60fa      	str	r2, [r7, #12]
  return result;
 8003680:	68fa      	ldr	r2, [r7, #12]
 8003682:	fab2 f282 	clz	r2, r2
 8003686:	b2d2      	uxtb	r2, r2
 8003688:	40d3      	lsrs	r3, r2
 800368a:	4a09      	ldr	r2, [pc, #36]	; (80036b0 <HAL_RCC_ClockConfig+0x2ec>)
 800368c:	5cd3      	ldrb	r3, [r2, r3]
 800368e:	fa21 f303 	lsr.w	r3, r1, r3
 8003692:	4a08      	ldr	r2, [pc, #32]	; (80036b4 <HAL_RCC_ClockConfig+0x2f0>)
 8003694:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8003696:	4b08      	ldr	r3, [pc, #32]	; (80036b8 <HAL_RCC_ClockConfig+0x2f4>)
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	4618      	mov	r0, r3
 800369c:	f7fe f89e 	bl	80017dc <HAL_InitTick>
  
  return HAL_OK;
 80036a0:	2300      	movs	r3, #0
}
 80036a2:	4618      	mov	r0, r3
 80036a4:	3778      	adds	r7, #120	; 0x78
 80036a6:	46bd      	mov	sp, r7
 80036a8:	bd80      	pop	{r7, pc}
 80036aa:	bf00      	nop
 80036ac:	40021000 	.word	0x40021000
 80036b0:	08005df0 	.word	0x08005df0
 80036b4:	2000000c 	.word	0x2000000c
 80036b8:	20000010 	.word	0x20000010

080036bc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80036bc:	b480      	push	{r7}
 80036be:	b08b      	sub	sp, #44	; 0x2c
 80036c0:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80036c2:	2300      	movs	r3, #0
 80036c4:	61fb      	str	r3, [r7, #28]
 80036c6:	2300      	movs	r3, #0
 80036c8:	61bb      	str	r3, [r7, #24]
 80036ca:	2300      	movs	r3, #0
 80036cc:	627b      	str	r3, [r7, #36]	; 0x24
 80036ce:	2300      	movs	r3, #0
 80036d0:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80036d2:	2300      	movs	r3, #0
 80036d4:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 80036d6:	4b29      	ldr	r3, [pc, #164]	; (800377c <HAL_RCC_GetSysClockFreq+0xc0>)
 80036d8:	685b      	ldr	r3, [r3, #4]
 80036da:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80036dc:	69fb      	ldr	r3, [r7, #28]
 80036de:	f003 030c 	and.w	r3, r3, #12
 80036e2:	2b04      	cmp	r3, #4
 80036e4:	d002      	beq.n	80036ec <HAL_RCC_GetSysClockFreq+0x30>
 80036e6:	2b08      	cmp	r3, #8
 80036e8:	d003      	beq.n	80036f2 <HAL_RCC_GetSysClockFreq+0x36>
 80036ea:	e03c      	b.n	8003766 <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80036ec:	4b24      	ldr	r3, [pc, #144]	; (8003780 <HAL_RCC_GetSysClockFreq+0xc4>)
 80036ee:	623b      	str	r3, [r7, #32]
      break;
 80036f0:	e03c      	b.n	800376c <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 80036f2:	69fb      	ldr	r3, [r7, #28]
 80036f4:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 80036f8:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 80036fc:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036fe:	68ba      	ldr	r2, [r7, #8]
 8003700:	fa92 f2a2 	rbit	r2, r2
 8003704:	607a      	str	r2, [r7, #4]
  return result;
 8003706:	687a      	ldr	r2, [r7, #4]
 8003708:	fab2 f282 	clz	r2, r2
 800370c:	b2d2      	uxtb	r2, r2
 800370e:	40d3      	lsrs	r3, r2
 8003710:	4a1c      	ldr	r2, [pc, #112]	; (8003784 <HAL_RCC_GetSysClockFreq+0xc8>)
 8003712:	5cd3      	ldrb	r3, [r2, r3]
 8003714:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8003716:	4b19      	ldr	r3, [pc, #100]	; (800377c <HAL_RCC_GetSysClockFreq+0xc0>)
 8003718:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800371a:	f003 030f 	and.w	r3, r3, #15
 800371e:	220f      	movs	r2, #15
 8003720:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003722:	693a      	ldr	r2, [r7, #16]
 8003724:	fa92 f2a2 	rbit	r2, r2
 8003728:	60fa      	str	r2, [r7, #12]
  return result;
 800372a:	68fa      	ldr	r2, [r7, #12]
 800372c:	fab2 f282 	clz	r2, r2
 8003730:	b2d2      	uxtb	r2, r2
 8003732:	40d3      	lsrs	r3, r2
 8003734:	4a14      	ldr	r2, [pc, #80]	; (8003788 <HAL_RCC_GetSysClockFreq+0xcc>)
 8003736:	5cd3      	ldrb	r3, [r2, r3]
 8003738:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 800373a:	69fb      	ldr	r3, [r7, #28]
 800373c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003740:	2b00      	cmp	r3, #0
 8003742:	d008      	beq.n	8003756 <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8003744:	4a0e      	ldr	r2, [pc, #56]	; (8003780 <HAL_RCC_GetSysClockFreq+0xc4>)
 8003746:	69bb      	ldr	r3, [r7, #24]
 8003748:	fbb2 f2f3 	udiv	r2, r2, r3
 800374c:	697b      	ldr	r3, [r7, #20]
 800374e:	fb02 f303 	mul.w	r3, r2, r3
 8003752:	627b      	str	r3, [r7, #36]	; 0x24
 8003754:	e004      	b.n	8003760 <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8003756:	697b      	ldr	r3, [r7, #20]
 8003758:	4a0c      	ldr	r2, [pc, #48]	; (800378c <HAL_RCC_GetSysClockFreq+0xd0>)
 800375a:	fb02 f303 	mul.w	r3, r2, r3
 800375e:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8003760:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003762:	623b      	str	r3, [r7, #32]
      break;
 8003764:	e002      	b.n	800376c <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003766:	4b06      	ldr	r3, [pc, #24]	; (8003780 <HAL_RCC_GetSysClockFreq+0xc4>)
 8003768:	623b      	str	r3, [r7, #32]
      break;
 800376a:	bf00      	nop
    }
  }
  return sysclockfreq;
 800376c:	6a3b      	ldr	r3, [r7, #32]
}
 800376e:	4618      	mov	r0, r3
 8003770:	372c      	adds	r7, #44	; 0x2c
 8003772:	46bd      	mov	sp, r7
 8003774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003778:	4770      	bx	lr
 800377a:	bf00      	nop
 800377c:	40021000 	.word	0x40021000
 8003780:	007a1200 	.word	0x007a1200
 8003784:	08005e08 	.word	0x08005e08
 8003788:	08005e18 	.word	0x08005e18
 800378c:	003d0900 	.word	0x003d0900

08003790 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003790:	b480      	push	{r7}
 8003792:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003794:	4b03      	ldr	r3, [pc, #12]	; (80037a4 <HAL_RCC_GetHCLKFreq+0x14>)
 8003796:	681b      	ldr	r3, [r3, #0]
}
 8003798:	4618      	mov	r0, r3
 800379a:	46bd      	mov	sp, r7
 800379c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037a0:	4770      	bx	lr
 80037a2:	bf00      	nop
 80037a4:	2000000c 	.word	0x2000000c

080037a8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80037a8:	b580      	push	{r7, lr}
 80037aa:	b082      	sub	sp, #8
 80037ac:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 80037ae:	f7ff ffef 	bl	8003790 <HAL_RCC_GetHCLKFreq>
 80037b2:	4601      	mov	r1, r0
 80037b4:	4b0b      	ldr	r3, [pc, #44]	; (80037e4 <HAL_RCC_GetPCLK1Freq+0x3c>)
 80037b6:	685b      	ldr	r3, [r3, #4]
 80037b8:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80037bc:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80037c0:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037c2:	687a      	ldr	r2, [r7, #4]
 80037c4:	fa92 f2a2 	rbit	r2, r2
 80037c8:	603a      	str	r2, [r7, #0]
  return result;
 80037ca:	683a      	ldr	r2, [r7, #0]
 80037cc:	fab2 f282 	clz	r2, r2
 80037d0:	b2d2      	uxtb	r2, r2
 80037d2:	40d3      	lsrs	r3, r2
 80037d4:	4a04      	ldr	r2, [pc, #16]	; (80037e8 <HAL_RCC_GetPCLK1Freq+0x40>)
 80037d6:	5cd3      	ldrb	r3, [r2, r3]
 80037d8:	fa21 f303 	lsr.w	r3, r1, r3
}    
 80037dc:	4618      	mov	r0, r3
 80037de:	3708      	adds	r7, #8
 80037e0:	46bd      	mov	sp, r7
 80037e2:	bd80      	pop	{r7, pc}
 80037e4:	40021000 	.word	0x40021000
 80037e8:	08005e00 	.word	0x08005e00

080037ec <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80037ec:	b580      	push	{r7, lr}
 80037ee:	b082      	sub	sp, #8
 80037f0:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 80037f2:	f7ff ffcd 	bl	8003790 <HAL_RCC_GetHCLKFreq>
 80037f6:	4601      	mov	r1, r0
 80037f8:	4b0b      	ldr	r3, [pc, #44]	; (8003828 <HAL_RCC_GetPCLK2Freq+0x3c>)
 80037fa:	685b      	ldr	r3, [r3, #4]
 80037fc:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8003800:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8003804:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003806:	687a      	ldr	r2, [r7, #4]
 8003808:	fa92 f2a2 	rbit	r2, r2
 800380c:	603a      	str	r2, [r7, #0]
  return result;
 800380e:	683a      	ldr	r2, [r7, #0]
 8003810:	fab2 f282 	clz	r2, r2
 8003814:	b2d2      	uxtb	r2, r2
 8003816:	40d3      	lsrs	r3, r2
 8003818:	4a04      	ldr	r2, [pc, #16]	; (800382c <HAL_RCC_GetPCLK2Freq+0x40>)
 800381a:	5cd3      	ldrb	r3, [r2, r3]
 800381c:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8003820:	4618      	mov	r0, r3
 8003822:	3708      	adds	r7, #8
 8003824:	46bd      	mov	sp, r7
 8003826:	bd80      	pop	{r7, pc}
 8003828:	40021000 	.word	0x40021000
 800382c:	08005e00 	.word	0x08005e00

08003830 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003830:	b580      	push	{r7, lr}
 8003832:	b092      	sub	sp, #72	; 0x48
 8003834:	af00      	add	r7, sp, #0
 8003836:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003838:	2300      	movs	r3, #0
 800383a:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 800383c:	2300      	movs	r3, #0
 800383e:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8003840:	2300      	movs	r3, #0
 8003842:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800384e:	2b00      	cmp	r3, #0
 8003850:	f000 80d4 	beq.w	80039fc <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003854:	4b4e      	ldr	r3, [pc, #312]	; (8003990 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003856:	69db      	ldr	r3, [r3, #28]
 8003858:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800385c:	2b00      	cmp	r3, #0
 800385e:	d10e      	bne.n	800387e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003860:	4b4b      	ldr	r3, [pc, #300]	; (8003990 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003862:	69db      	ldr	r3, [r3, #28]
 8003864:	4a4a      	ldr	r2, [pc, #296]	; (8003990 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003866:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800386a:	61d3      	str	r3, [r2, #28]
 800386c:	4b48      	ldr	r3, [pc, #288]	; (8003990 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800386e:	69db      	ldr	r3, [r3, #28]
 8003870:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003874:	60bb      	str	r3, [r7, #8]
 8003876:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003878:	2301      	movs	r3, #1
 800387a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800387e:	4b45      	ldr	r3, [pc, #276]	; (8003994 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003886:	2b00      	cmp	r3, #0
 8003888:	d118      	bne.n	80038bc <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800388a:	4b42      	ldr	r3, [pc, #264]	; (8003994 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	4a41      	ldr	r2, [pc, #260]	; (8003994 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003890:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003894:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003896:	f7fd ffe5 	bl	8001864 <HAL_GetTick>
 800389a:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800389c:	e008      	b.n	80038b0 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800389e:	f7fd ffe1 	bl	8001864 <HAL_GetTick>
 80038a2:	4602      	mov	r2, r0
 80038a4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80038a6:	1ad3      	subs	r3, r2, r3
 80038a8:	2b64      	cmp	r3, #100	; 0x64
 80038aa:	d901      	bls.n	80038b0 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 80038ac:	2303      	movs	r3, #3
 80038ae:	e169      	b.n	8003b84 <HAL_RCCEx_PeriphCLKConfig+0x354>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80038b0:	4b38      	ldr	r3, [pc, #224]	; (8003994 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	d0f0      	beq.n	800389e <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80038bc:	4b34      	ldr	r3, [pc, #208]	; (8003990 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80038be:	6a1b      	ldr	r3, [r3, #32]
 80038c0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80038c4:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80038c6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	f000 8084 	beq.w	80039d6 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	685b      	ldr	r3, [r3, #4]
 80038d2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80038d6:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80038d8:	429a      	cmp	r2, r3
 80038da:	d07c      	beq.n	80039d6 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80038dc:	4b2c      	ldr	r3, [pc, #176]	; (8003990 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80038de:	6a1b      	ldr	r3, [r3, #32]
 80038e0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80038e4:	63fb      	str	r3, [r7, #60]	; 0x3c
 80038e6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80038ea:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80038ee:	fa93 f3a3 	rbit	r3, r3
 80038f2:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 80038f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80038f6:	fab3 f383 	clz	r3, r3
 80038fa:	b2db      	uxtb	r3, r3
 80038fc:	461a      	mov	r2, r3
 80038fe:	4b26      	ldr	r3, [pc, #152]	; (8003998 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003900:	4413      	add	r3, r2
 8003902:	009b      	lsls	r3, r3, #2
 8003904:	461a      	mov	r2, r3
 8003906:	2301      	movs	r3, #1
 8003908:	6013      	str	r3, [r2, #0]
 800390a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800390e:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003910:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003912:	fa93 f3a3 	rbit	r3, r3
 8003916:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8003918:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 800391a:	fab3 f383 	clz	r3, r3
 800391e:	b2db      	uxtb	r3, r3
 8003920:	461a      	mov	r2, r3
 8003922:	4b1d      	ldr	r3, [pc, #116]	; (8003998 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003924:	4413      	add	r3, r2
 8003926:	009b      	lsls	r3, r3, #2
 8003928:	461a      	mov	r2, r3
 800392a:	2300      	movs	r3, #0
 800392c:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800392e:	4a18      	ldr	r2, [pc, #96]	; (8003990 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003930:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003932:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003934:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003936:	f003 0301 	and.w	r3, r3, #1
 800393a:	2b00      	cmp	r3, #0
 800393c:	d04b      	beq.n	80039d6 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800393e:	f7fd ff91 	bl	8001864 <HAL_GetTick>
 8003942:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003944:	e00a      	b.n	800395c <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003946:	f7fd ff8d 	bl	8001864 <HAL_GetTick>
 800394a:	4602      	mov	r2, r0
 800394c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800394e:	1ad3      	subs	r3, r2, r3
 8003950:	f241 3288 	movw	r2, #5000	; 0x1388
 8003954:	4293      	cmp	r3, r2
 8003956:	d901      	bls.n	800395c <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8003958:	2303      	movs	r3, #3
 800395a:	e113      	b.n	8003b84 <HAL_RCCEx_PeriphCLKConfig+0x354>
 800395c:	2302      	movs	r3, #2
 800395e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003960:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003962:	fa93 f3a3 	rbit	r3, r3
 8003966:	627b      	str	r3, [r7, #36]	; 0x24
 8003968:	2302      	movs	r3, #2
 800396a:	623b      	str	r3, [r7, #32]
 800396c:	6a3b      	ldr	r3, [r7, #32]
 800396e:	fa93 f3a3 	rbit	r3, r3
 8003972:	61fb      	str	r3, [r7, #28]
  return result;
 8003974:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003976:	fab3 f383 	clz	r3, r3
 800397a:	b2db      	uxtb	r3, r3
 800397c:	095b      	lsrs	r3, r3, #5
 800397e:	b2db      	uxtb	r3, r3
 8003980:	f043 0302 	orr.w	r3, r3, #2
 8003984:	b2db      	uxtb	r3, r3
 8003986:	2b02      	cmp	r3, #2
 8003988:	d108      	bne.n	800399c <HAL_RCCEx_PeriphCLKConfig+0x16c>
 800398a:	4b01      	ldr	r3, [pc, #4]	; (8003990 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800398c:	6a1b      	ldr	r3, [r3, #32]
 800398e:	e00d      	b.n	80039ac <HAL_RCCEx_PeriphCLKConfig+0x17c>
 8003990:	40021000 	.word	0x40021000
 8003994:	40007000 	.word	0x40007000
 8003998:	10908100 	.word	0x10908100
 800399c:	2302      	movs	r3, #2
 800399e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80039a0:	69bb      	ldr	r3, [r7, #24]
 80039a2:	fa93 f3a3 	rbit	r3, r3
 80039a6:	617b      	str	r3, [r7, #20]
 80039a8:	4b78      	ldr	r3, [pc, #480]	; (8003b8c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80039aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039ac:	2202      	movs	r2, #2
 80039ae:	613a      	str	r2, [r7, #16]
 80039b0:	693a      	ldr	r2, [r7, #16]
 80039b2:	fa92 f2a2 	rbit	r2, r2
 80039b6:	60fa      	str	r2, [r7, #12]
  return result;
 80039b8:	68fa      	ldr	r2, [r7, #12]
 80039ba:	fab2 f282 	clz	r2, r2
 80039be:	b2d2      	uxtb	r2, r2
 80039c0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80039c4:	b2d2      	uxtb	r2, r2
 80039c6:	f002 021f 	and.w	r2, r2, #31
 80039ca:	2101      	movs	r1, #1
 80039cc:	fa01 f202 	lsl.w	r2, r1, r2
 80039d0:	4013      	ands	r3, r2
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d0b7      	beq.n	8003946 <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 80039d6:	4b6d      	ldr	r3, [pc, #436]	; (8003b8c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80039d8:	6a1b      	ldr	r3, [r3, #32]
 80039da:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	685b      	ldr	r3, [r3, #4]
 80039e2:	496a      	ldr	r1, [pc, #424]	; (8003b8c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80039e4:	4313      	orrs	r3, r2
 80039e6:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80039e8:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80039ec:	2b01      	cmp	r3, #1
 80039ee:	d105      	bne.n	80039fc <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80039f0:	4b66      	ldr	r3, [pc, #408]	; (8003b8c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80039f2:	69db      	ldr	r3, [r3, #28]
 80039f4:	4a65      	ldr	r2, [pc, #404]	; (8003b8c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80039f6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80039fa:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	f003 0301 	and.w	r3, r3, #1
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d008      	beq.n	8003a1a <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003a08:	4b60      	ldr	r3, [pc, #384]	; (8003b8c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003a0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a0c:	f023 0203 	bic.w	r2, r3, #3
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	689b      	ldr	r3, [r3, #8]
 8003a14:	495d      	ldr	r1, [pc, #372]	; (8003b8c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003a16:	4313      	orrs	r3, r2
 8003a18:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	f003 0302 	and.w	r3, r3, #2
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d008      	beq.n	8003a38 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003a26:	4b59      	ldr	r3, [pc, #356]	; (8003b8c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003a28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a2a:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	68db      	ldr	r3, [r3, #12]
 8003a32:	4956      	ldr	r1, [pc, #344]	; (8003b8c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003a34:	4313      	orrs	r3, r2
 8003a36:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	f003 0304 	and.w	r3, r3, #4
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d008      	beq.n	8003a56 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003a44:	4b51      	ldr	r3, [pc, #324]	; (8003b8c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003a46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a48:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	691b      	ldr	r3, [r3, #16]
 8003a50:	494e      	ldr	r1, [pc, #312]	; (8003b8c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003a52:	4313      	orrs	r3, r2
 8003a54:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	f003 0320 	and.w	r3, r3, #32
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d008      	beq.n	8003a74 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003a62:	4b4a      	ldr	r3, [pc, #296]	; (8003b8c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003a64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a66:	f023 0210 	bic.w	r2, r3, #16
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	69db      	ldr	r3, [r3, #28]
 8003a6e:	4947      	ldr	r1, [pc, #284]	; (8003b8c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003a70:	4313      	orrs	r3, r2
 8003a72:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d008      	beq.n	8003a92 <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8003a80:	4b42      	ldr	r3, [pc, #264]	; (8003b8c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003a82:	685b      	ldr	r3, [r3, #4]
 8003a84:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a8c:	493f      	ldr	r1, [pc, #252]	; (8003b8c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003a8e:	4313      	orrs	r3, r2
 8003a90:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d008      	beq.n	8003ab0 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003a9e:	4b3b      	ldr	r3, [pc, #236]	; (8003b8c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003aa0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003aa2:	f023 0220 	bic.w	r2, r3, #32
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	6a1b      	ldr	r3, [r3, #32]
 8003aaa:	4938      	ldr	r1, [pc, #224]	; (8003b8c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003aac:	4313      	orrs	r3, r2
 8003aae:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	f003 0308 	and.w	r3, r3, #8
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	d008      	beq.n	8003ace <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003abc:	4b33      	ldr	r3, [pc, #204]	; (8003b8c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003abe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ac0:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	695b      	ldr	r3, [r3, #20]
 8003ac8:	4930      	ldr	r1, [pc, #192]	; (8003b8c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003aca:	4313      	orrs	r3, r2
 8003acc:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	f003 0310 	and.w	r3, r3, #16
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d008      	beq.n	8003aec <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003ada:	4b2c      	ldr	r3, [pc, #176]	; (8003b8c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003adc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ade:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	699b      	ldr	r3, [r3, #24]
 8003ae6:	4929      	ldr	r1, [pc, #164]	; (8003b8c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003ae8:	4313      	orrs	r3, r2
 8003aea:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d008      	beq.n	8003b0a <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003af8:	4b24      	ldr	r3, [pc, #144]	; (8003b8c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003afa:	685b      	ldr	r3, [r3, #4]
 8003afc:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b04:	4921      	ldr	r1, [pc, #132]	; (8003b8c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003b06:	4313      	orrs	r3, r2
 8003b08:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d008      	beq.n	8003b28 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8003b16:	4b1d      	ldr	r3, [pc, #116]	; (8003b8c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003b18:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b1a:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b22:	491a      	ldr	r1, [pc, #104]	; (8003b8c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003b24:	4313      	orrs	r3, r2
 8003b26:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d008      	beq.n	8003b46 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 8003b34:	4b15      	ldr	r3, [pc, #84]	; (8003b8c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003b36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b38:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b40:	4912      	ldr	r1, [pc, #72]	; (8003b8c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003b42:	4313      	orrs	r3, r2
 8003b44:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d008      	beq.n	8003b64 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8003b52:	4b0e      	ldr	r3, [pc, #56]	; (8003b8c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003b54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b56:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b5e:	490b      	ldr	r1, [pc, #44]	; (8003b8c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003b60:	4313      	orrs	r3, r2
 8003b62:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d008      	beq.n	8003b82 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 8003b70:	4b06      	ldr	r3, [pc, #24]	; (8003b8c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003b72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b74:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003b7c:	4903      	ldr	r1, [pc, #12]	; (8003b8c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003b7e:	4313      	orrs	r3, r2
 8003b80:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8003b82:	2300      	movs	r3, #0
}
 8003b84:	4618      	mov	r0, r3
 8003b86:	3748      	adds	r7, #72	; 0x48
 8003b88:	46bd      	mov	sp, r7
 8003b8a:	bd80      	pop	{r7, pc}
 8003b8c:	40021000 	.word	0x40021000

08003b90 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8003b90:	b580      	push	{r7, lr}
 8003b92:	b084      	sub	sp, #16
 8003b94:	af00      	add	r7, sp, #0
 8003b96:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8003b98:	2301      	movs	r3, #1
 8003b9a:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d101      	bne.n	8003ba6 <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 8003ba2:	2301      	movs	r3, #1
 8003ba4:	e073      	b.n	8003c8e <HAL_RTC_Init+0xfe>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	7f5b      	ldrb	r3, [r3, #29]
 8003baa:	b2db      	uxtb	r3, r3
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	d105      	bne.n	8003bbc <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	2200      	movs	r2, #0
 8003bb4:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8003bb6:	6878      	ldr	r0, [r7, #4]
 8003bb8:	f7fd fc48 	bl	800144c <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	2202      	movs	r2, #2
 8003bc0:	775a      	strb	r2, [r3, #29]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	68db      	ldr	r3, [r3, #12]
 8003bc8:	f003 0310 	and.w	r3, r3, #16
 8003bcc:	2b10      	cmp	r3, #16
 8003bce:	d055      	beq.n	8003c7c <HAL_RTC_Init+0xec>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	22ca      	movs	r2, #202	; 0xca
 8003bd6:	625a      	str	r2, [r3, #36]	; 0x24
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	2253      	movs	r2, #83	; 0x53
 8003bde:	625a      	str	r2, [r3, #36]	; 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 8003be0:	6878      	ldr	r0, [r7, #4]
 8003be2:	f000 fa49 	bl	8004078 <RTC_EnterInitMode>
 8003be6:	4603      	mov	r3, r0
 8003be8:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 8003bea:	7bfb      	ldrb	r3, [r7, #15]
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	d12c      	bne.n	8003c4a <HAL_RTC_Init+0xba>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	689b      	ldr	r3, [r3, #8]
 8003bf6:	687a      	ldr	r2, [r7, #4]
 8003bf8:	6812      	ldr	r2, [r2, #0]
 8003bfa:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8003bfe:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003c02:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	6899      	ldr	r1, [r3, #8]
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	685a      	ldr	r2, [r3, #4]
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	691b      	ldr	r3, [r3, #16]
 8003c12:	431a      	orrs	r2, r3
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	695b      	ldr	r3, [r3, #20]
 8003c18:	431a      	orrs	r2, r3
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	430a      	orrs	r2, r1
 8003c20:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	687a      	ldr	r2, [r7, #4]
 8003c28:	68d2      	ldr	r2, [r2, #12]
 8003c2a:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	6919      	ldr	r1, [r3, #16]
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	689b      	ldr	r3, [r3, #8]
 8003c36:	041a      	lsls	r2, r3, #16
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	430a      	orrs	r2, r1
 8003c3e:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8003c40:	6878      	ldr	r0, [r7, #4]
 8003c42:	f000 fa50 	bl	80040e6 <RTC_ExitInitMode>
 8003c46:	4603      	mov	r3, r0
 8003c48:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 8003c4a:	7bfb      	ldrb	r3, [r7, #15]
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d110      	bne.n	8003c72 <HAL_RTC_Init+0xe2>
    {
      hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003c5e:	641a      	str	r2, [r3, #64]	; 0x40
      hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	699a      	ldr	r2, [r3, #24]
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	430a      	orrs	r2, r1
 8003c70:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	22ff      	movs	r2, #255	; 0xff
 8003c78:	625a      	str	r2, [r3, #36]	; 0x24
 8003c7a:	e001      	b.n	8003c80 <HAL_RTC_Init+0xf0>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 8003c7c:	2300      	movs	r3, #0
 8003c7e:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 8003c80:	7bfb      	ldrb	r3, [r7, #15]
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d102      	bne.n	8003c8c <HAL_RTC_Init+0xfc>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	2201      	movs	r2, #1
 8003c8a:	775a      	strb	r2, [r3, #29]
  }

  return status;
 8003c8c:	7bfb      	ldrb	r3, [r7, #15]
}
 8003c8e:	4618      	mov	r0, r3
 8003c90:	3710      	adds	r7, #16
 8003c92:	46bd      	mov	sp, r7
 8003c94:	bd80      	pop	{r7, pc}

08003c96 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8003c96:	b590      	push	{r4, r7, lr}
 8003c98:	b087      	sub	sp, #28
 8003c9a:	af00      	add	r7, sp, #0
 8003c9c:	60f8      	str	r0, [r7, #12]
 8003c9e:	60b9      	str	r1, [r7, #8]
 8003ca0:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8003ca2:	2300      	movs	r3, #0
 8003ca4:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	7f1b      	ldrb	r3, [r3, #28]
 8003caa:	2b01      	cmp	r3, #1
 8003cac:	d101      	bne.n	8003cb2 <HAL_RTC_SetTime+0x1c>
 8003cae:	2302      	movs	r3, #2
 8003cb0:	e087      	b.n	8003dc2 <HAL_RTC_SetTime+0x12c>
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	2201      	movs	r2, #1
 8003cb6:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	2202      	movs	r2, #2
 8003cbc:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	d126      	bne.n	8003d12 <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	689b      	ldr	r3, [r3, #8]
 8003cca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d102      	bne.n	8003cd8 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8003cd2:	68bb      	ldr	r3, [r7, #8]
 8003cd4:	2200      	movs	r2, #0
 8003cd6:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8003cd8:	68bb      	ldr	r3, [r7, #8]
 8003cda:	781b      	ldrb	r3, [r3, #0]
 8003cdc:	4618      	mov	r0, r3
 8003cde:	f000 fa27 	bl	8004130 <RTC_ByteToBcd2>
 8003ce2:	4603      	mov	r3, r0
 8003ce4:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8003ce6:	68bb      	ldr	r3, [r7, #8]
 8003ce8:	785b      	ldrb	r3, [r3, #1]
 8003cea:	4618      	mov	r0, r3
 8003cec:	f000 fa20 	bl	8004130 <RTC_ByteToBcd2>
 8003cf0:	4603      	mov	r3, r0
 8003cf2:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8003cf4:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 8003cf6:	68bb      	ldr	r3, [r7, #8]
 8003cf8:	789b      	ldrb	r3, [r3, #2]
 8003cfa:	4618      	mov	r0, r3
 8003cfc:	f000 fa18 	bl	8004130 <RTC_ByteToBcd2>
 8003d00:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8003d02:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 8003d06:	68bb      	ldr	r3, [r7, #8]
 8003d08:	78db      	ldrb	r3, [r3, #3]
 8003d0a:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8003d0c:	4313      	orrs	r3, r2
 8003d0e:	617b      	str	r3, [r7, #20]
 8003d10:	e018      	b.n	8003d44 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	689b      	ldr	r3, [r3, #8]
 8003d18:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	d102      	bne.n	8003d26 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8003d20:	68bb      	ldr	r3, [r7, #8]
 8003d22:	2200      	movs	r2, #0
 8003d24:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8003d26:	68bb      	ldr	r3, [r7, #8]
 8003d28:	781b      	ldrb	r3, [r3, #0]
 8003d2a:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8003d2c:	68bb      	ldr	r3, [r7, #8]
 8003d2e:	785b      	ldrb	r3, [r3, #1]
 8003d30:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8003d32:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 8003d34:	68ba      	ldr	r2, [r7, #8]
 8003d36:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8003d38:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8003d3a:	68bb      	ldr	r3, [r7, #8]
 8003d3c:	78db      	ldrb	r3, [r3, #3]
 8003d3e:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8003d40:	4313      	orrs	r3, r2
 8003d42:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	22ca      	movs	r2, #202	; 0xca
 8003d4a:	625a      	str	r2, [r3, #36]	; 0x24
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	2253      	movs	r2, #83	; 0x53
 8003d52:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8003d54:	68f8      	ldr	r0, [r7, #12]
 8003d56:	f000 f98f 	bl	8004078 <RTC_EnterInitMode>
 8003d5a:	4603      	mov	r3, r0
 8003d5c:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8003d5e:	7cfb      	ldrb	r3, [r7, #19]
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d120      	bne.n	8003da6 <HAL_RTC_SetTime+0x110>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	681a      	ldr	r2, [r3, #0]
 8003d68:	697b      	ldr	r3, [r7, #20]
 8003d6a:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8003d6e:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8003d72:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	689a      	ldr	r2, [r3, #8]
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003d82:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	6899      	ldr	r1, [r3, #8]
 8003d8a:	68bb      	ldr	r3, [r7, #8]
 8003d8c:	68da      	ldr	r2, [r3, #12]
 8003d8e:	68bb      	ldr	r3, [r7, #8]
 8003d90:	691b      	ldr	r3, [r3, #16]
 8003d92:	431a      	orrs	r2, r3
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	430a      	orrs	r2, r1
 8003d9a:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8003d9c:	68f8      	ldr	r0, [r7, #12]
 8003d9e:	f000 f9a2 	bl	80040e6 <RTC_ExitInitMode>
 8003da2:	4603      	mov	r3, r0
 8003da4:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8003da6:	7cfb      	ldrb	r3, [r7, #19]
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	d102      	bne.n	8003db2 <HAL_RTC_SetTime+0x11c>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	2201      	movs	r2, #1
 8003db0:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	22ff      	movs	r2, #255	; 0xff
 8003db8:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	2200      	movs	r2, #0
 8003dbe:	771a      	strb	r2, [r3, #28]

  return status;
 8003dc0:	7cfb      	ldrb	r3, [r7, #19]
}
 8003dc2:	4618      	mov	r0, r3
 8003dc4:	371c      	adds	r7, #28
 8003dc6:	46bd      	mov	sp, r7
 8003dc8:	bd90      	pop	{r4, r7, pc}

08003dca <HAL_RTC_GetTime>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8003dca:	b580      	push	{r7, lr}
 8003dcc:	b086      	sub	sp, #24
 8003dce:	af00      	add	r7, sp, #0
 8003dd0:	60f8      	str	r0, [r7, #12]
 8003dd2:	60b9      	str	r1, [r7, #8]
 8003dd4:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8003dd6:	2300      	movs	r3, #0
 8003dd8:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds value from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003de0:	68bb      	ldr	r3, [r7, #8]
 8003de2:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	691b      	ldr	r3, [r3, #16]
 8003dea:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8003dee:	68bb      	ldr	r3, [r7, #8]
 8003df0:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8003dfc:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8003e00:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 8003e02:	697b      	ldr	r3, [r7, #20]
 8003e04:	0c1b      	lsrs	r3, r3, #16
 8003e06:	b2db      	uxtb	r3, r3
 8003e08:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003e0c:	b2da      	uxtb	r2, r3
 8003e0e:	68bb      	ldr	r3, [r7, #8]
 8003e10:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8003e12:	697b      	ldr	r3, [r7, #20]
 8003e14:	0a1b      	lsrs	r3, r3, #8
 8003e16:	b2db      	uxtb	r3, r3
 8003e18:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003e1c:	b2da      	uxtb	r2, r3
 8003e1e:	68bb      	ldr	r3, [r7, #8]
 8003e20:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 8003e22:	697b      	ldr	r3, [r7, #20]
 8003e24:	b2db      	uxtb	r3, r3
 8003e26:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003e2a:	b2da      	uxtb	r2, r3
 8003e2c:	68bb      	ldr	r3, [r7, #8]
 8003e2e:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 8003e30:	697b      	ldr	r3, [r7, #20]
 8003e32:	0d9b      	lsrs	r3, r3, #22
 8003e34:	b2db      	uxtb	r3, r3
 8003e36:	f003 0301 	and.w	r3, r3, #1
 8003e3a:	b2da      	uxtb	r2, r3
 8003e3c:	68bb      	ldr	r3, [r7, #8]
 8003e3e:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d11a      	bne.n	8003e7c <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8003e46:	68bb      	ldr	r3, [r7, #8]
 8003e48:	781b      	ldrb	r3, [r3, #0]
 8003e4a:	4618      	mov	r0, r3
 8003e4c:	f000 f98e 	bl	800416c <RTC_Bcd2ToByte>
 8003e50:	4603      	mov	r3, r0
 8003e52:	461a      	mov	r2, r3
 8003e54:	68bb      	ldr	r3, [r7, #8]
 8003e56:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8003e58:	68bb      	ldr	r3, [r7, #8]
 8003e5a:	785b      	ldrb	r3, [r3, #1]
 8003e5c:	4618      	mov	r0, r3
 8003e5e:	f000 f985 	bl	800416c <RTC_Bcd2ToByte>
 8003e62:	4603      	mov	r3, r0
 8003e64:	461a      	mov	r2, r3
 8003e66:	68bb      	ldr	r3, [r7, #8]
 8003e68:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8003e6a:	68bb      	ldr	r3, [r7, #8]
 8003e6c:	789b      	ldrb	r3, [r3, #2]
 8003e6e:	4618      	mov	r0, r3
 8003e70:	f000 f97c 	bl	800416c <RTC_Bcd2ToByte>
 8003e74:	4603      	mov	r3, r0
 8003e76:	461a      	mov	r2, r3
 8003e78:	68bb      	ldr	r3, [r7, #8]
 8003e7a:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8003e7c:	2300      	movs	r3, #0
}
 8003e7e:	4618      	mov	r0, r3
 8003e80:	3718      	adds	r7, #24
 8003e82:	46bd      	mov	sp, r7
 8003e84:	bd80      	pop	{r7, pc}

08003e86 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8003e86:	b590      	push	{r4, r7, lr}
 8003e88:	b087      	sub	sp, #28
 8003e8a:	af00      	add	r7, sp, #0
 8003e8c:	60f8      	str	r0, [r7, #12]
 8003e8e:	60b9      	str	r1, [r7, #8]
 8003e90:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8003e92:	2300      	movs	r3, #0
 8003e94:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	7f1b      	ldrb	r3, [r3, #28]
 8003e9a:	2b01      	cmp	r3, #1
 8003e9c:	d101      	bne.n	8003ea2 <HAL_RTC_SetDate+0x1c>
 8003e9e:	2302      	movs	r3, #2
 8003ea0:	e071      	b.n	8003f86 <HAL_RTC_SetDate+0x100>
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	2201      	movs	r2, #1
 8003ea6:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	2202      	movs	r2, #2
 8003eac:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	d10e      	bne.n	8003ed2 <HAL_RTC_SetDate+0x4c>
 8003eb4:	68bb      	ldr	r3, [r7, #8]
 8003eb6:	785b      	ldrb	r3, [r3, #1]
 8003eb8:	f003 0310 	and.w	r3, r3, #16
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	d008      	beq.n	8003ed2 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8003ec0:	68bb      	ldr	r3, [r7, #8]
 8003ec2:	785b      	ldrb	r3, [r3, #1]
 8003ec4:	f023 0310 	bic.w	r3, r3, #16
 8003ec8:	b2db      	uxtb	r3, r3
 8003eca:	330a      	adds	r3, #10
 8003ecc:	b2da      	uxtb	r2, r3
 8003ece:	68bb      	ldr	r3, [r7, #8]
 8003ed0:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	d11c      	bne.n	8003f12 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8003ed8:	68bb      	ldr	r3, [r7, #8]
 8003eda:	78db      	ldrb	r3, [r3, #3]
 8003edc:	4618      	mov	r0, r3
 8003ede:	f000 f927 	bl	8004130 <RTC_ByteToBcd2>
 8003ee2:	4603      	mov	r3, r0
 8003ee4:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8003ee6:	68bb      	ldr	r3, [r7, #8]
 8003ee8:	785b      	ldrb	r3, [r3, #1]
 8003eea:	4618      	mov	r0, r3
 8003eec:	f000 f920 	bl	8004130 <RTC_ByteToBcd2>
 8003ef0:	4603      	mov	r3, r0
 8003ef2:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8003ef4:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 8003ef6:	68bb      	ldr	r3, [r7, #8]
 8003ef8:	789b      	ldrb	r3, [r3, #2]
 8003efa:	4618      	mov	r0, r3
 8003efc:	f000 f918 	bl	8004130 <RTC_ByteToBcd2>
 8003f00:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8003f02:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 8003f06:	68bb      	ldr	r3, [r7, #8]
 8003f08:	781b      	ldrb	r3, [r3, #0]
 8003f0a:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8003f0c:	4313      	orrs	r3, r2
 8003f0e:	617b      	str	r3, [r7, #20]
 8003f10:	e00e      	b.n	8003f30 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8003f12:	68bb      	ldr	r3, [r7, #8]
 8003f14:	78db      	ldrb	r3, [r3, #3]
 8003f16:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8003f18:	68bb      	ldr	r3, [r7, #8]
 8003f1a:	785b      	ldrb	r3, [r3, #1]
 8003f1c:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8003f1e:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 8003f20:	68ba      	ldr	r2, [r7, #8]
 8003f22:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8003f24:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8003f26:	68bb      	ldr	r3, [r7, #8]
 8003f28:	781b      	ldrb	r3, [r3, #0]
 8003f2a:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8003f2c:	4313      	orrs	r3, r2
 8003f2e:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	22ca      	movs	r2, #202	; 0xca
 8003f36:	625a      	str	r2, [r3, #36]	; 0x24
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	2253      	movs	r2, #83	; 0x53
 8003f3e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8003f40:	68f8      	ldr	r0, [r7, #12]
 8003f42:	f000 f899 	bl	8004078 <RTC_EnterInitMode>
 8003f46:	4603      	mov	r3, r0
 8003f48:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8003f4a:	7cfb      	ldrb	r3, [r7, #19]
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	d10c      	bne.n	8003f6a <HAL_RTC_SetDate+0xe4>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	681a      	ldr	r2, [r3, #0]
 8003f54:	697b      	ldr	r3, [r7, #20]
 8003f56:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8003f5a:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8003f5e:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8003f60:	68f8      	ldr	r0, [r7, #12]
 8003f62:	f000 f8c0 	bl	80040e6 <RTC_ExitInitMode>
 8003f66:	4603      	mov	r3, r0
 8003f68:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8003f6a:	7cfb      	ldrb	r3, [r7, #19]
 8003f6c:	2b00      	cmp	r3, #0
 8003f6e:	d102      	bne.n	8003f76 <HAL_RTC_SetDate+0xf0>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	2201      	movs	r2, #1
 8003f74:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	22ff      	movs	r2, #255	; 0xff
 8003f7c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	2200      	movs	r2, #0
 8003f82:	771a      	strb	r2, [r3, #28]

  return status;
 8003f84:	7cfb      	ldrb	r3, [r7, #19]
}
 8003f86:	4618      	mov	r0, r3
 8003f88:	371c      	adds	r7, #28
 8003f8a:	46bd      	mov	sp, r7
 8003f8c:	bd90      	pop	{r4, r7, pc}

08003f8e <HAL_RTC_GetDate>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8003f8e:	b580      	push	{r7, lr}
 8003f90:	b086      	sub	sp, #24
 8003f92:	af00      	add	r7, sp, #0
 8003f94:	60f8      	str	r0, [r7, #12]
 8003f96:	60b9      	str	r1, [r7, #8]
 8003f98:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8003f9a:	2300      	movs	r3, #0
 8003f9c:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	685b      	ldr	r3, [r3, #4]
 8003fa4:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8003fa8:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8003fac:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 8003fae:	697b      	ldr	r3, [r7, #20]
 8003fb0:	0c1b      	lsrs	r3, r3, #16
 8003fb2:	b2da      	uxtb	r2, r3
 8003fb4:	68bb      	ldr	r3, [r7, #8]
 8003fb6:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 8003fb8:	697b      	ldr	r3, [r7, #20]
 8003fba:	0a1b      	lsrs	r3, r3, #8
 8003fbc:	b2db      	uxtb	r3, r3
 8003fbe:	f003 031f 	and.w	r3, r3, #31
 8003fc2:	b2da      	uxtb	r2, r3
 8003fc4:	68bb      	ldr	r3, [r7, #8]
 8003fc6:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8003fc8:	697b      	ldr	r3, [r7, #20]
 8003fca:	b2db      	uxtb	r3, r3
 8003fcc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003fd0:	b2da      	uxtb	r2, r3
 8003fd2:	68bb      	ldr	r3, [r7, #8]
 8003fd4:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 8003fd6:	697b      	ldr	r3, [r7, #20]
 8003fd8:	0b5b      	lsrs	r3, r3, #13
 8003fda:	b2db      	uxtb	r3, r3
 8003fdc:	f003 0307 	and.w	r3, r3, #7
 8003fe0:	b2da      	uxtb	r2, r3
 8003fe2:	68bb      	ldr	r3, [r7, #8]
 8003fe4:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	d11a      	bne.n	8004022 <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year  = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8003fec:	68bb      	ldr	r3, [r7, #8]
 8003fee:	78db      	ldrb	r3, [r3, #3]
 8003ff0:	4618      	mov	r0, r3
 8003ff2:	f000 f8bb 	bl	800416c <RTC_Bcd2ToByte>
 8003ff6:	4603      	mov	r3, r0
 8003ff8:	461a      	mov	r2, r3
 8003ffa:	68bb      	ldr	r3, [r7, #8]
 8003ffc:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8003ffe:	68bb      	ldr	r3, [r7, #8]
 8004000:	785b      	ldrb	r3, [r3, #1]
 8004002:	4618      	mov	r0, r3
 8004004:	f000 f8b2 	bl	800416c <RTC_Bcd2ToByte>
 8004008:	4603      	mov	r3, r0
 800400a:	461a      	mov	r2, r3
 800400c:	68bb      	ldr	r3, [r7, #8]
 800400e:	705a      	strb	r2, [r3, #1]
    sDate->Date  = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8004010:	68bb      	ldr	r3, [r7, #8]
 8004012:	789b      	ldrb	r3, [r3, #2]
 8004014:	4618      	mov	r0, r3
 8004016:	f000 f8a9 	bl	800416c <RTC_Bcd2ToByte>
 800401a:	4603      	mov	r3, r0
 800401c:	461a      	mov	r2, r3
 800401e:	68bb      	ldr	r3, [r7, #8]
 8004020:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8004022:	2300      	movs	r3, #0
}
 8004024:	4618      	mov	r0, r3
 8004026:	3718      	adds	r7, #24
 8004028:	46bd      	mov	sp, r7
 800402a:	bd80      	pop	{r7, pc}

0800402c <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 800402c:	b580      	push	{r7, lr}
 800402e:	b084      	sub	sp, #16
 8004030:	af00      	add	r7, sp, #0
 8004032:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004034:	2300      	movs	r3, #0
 8004036:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	4a0d      	ldr	r2, [pc, #52]	; (8004074 <HAL_RTC_WaitForSynchro+0x48>)
 800403e:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004040:	f7fd fc10 	bl	8001864 <HAL_GetTick>
 8004044:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8004046:	e009      	b.n	800405c <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8004048:	f7fd fc0c 	bl	8001864 <HAL_GetTick>
 800404c:	4602      	mov	r2, r0
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	1ad3      	subs	r3, r2, r3
 8004052:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004056:	d901      	bls.n	800405c <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 8004058:	2303      	movs	r3, #3
 800405a:	e007      	b.n	800406c <HAL_RTC_WaitForSynchro+0x40>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	68db      	ldr	r3, [r3, #12]
 8004062:	f003 0320 	and.w	r3, r3, #32
 8004066:	2b00      	cmp	r3, #0
 8004068:	d0ee      	beq.n	8004048 <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 800406a:	2300      	movs	r3, #0
}
 800406c:	4618      	mov	r0, r3
 800406e:	3710      	adds	r7, #16
 8004070:	46bd      	mov	sp, r7
 8004072:	bd80      	pop	{r7, pc}
 8004074:	0001ff5f 	.word	0x0001ff5f

08004078 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8004078:	b580      	push	{r7, lr}
 800407a:	b084      	sub	sp, #16
 800407c:	af00      	add	r7, sp, #0
 800407e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004080:	2300      	movs	r3, #0
 8004082:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8004084:	2300      	movs	r3, #0
 8004086:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	68db      	ldr	r3, [r3, #12]
 800408e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004092:	2b00      	cmp	r3, #0
 8004094:	d122      	bne.n	80040dc <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	68da      	ldr	r2, [r3, #12]
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80040a4:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 80040a6:	f7fd fbdd 	bl	8001864 <HAL_GetTick>
 80040aa:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 80040ac:	e00c      	b.n	80040c8 <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80040ae:	f7fd fbd9 	bl	8001864 <HAL_GetTick>
 80040b2:	4602      	mov	r2, r0
 80040b4:	68bb      	ldr	r3, [r7, #8]
 80040b6:	1ad3      	subs	r3, r2, r3
 80040b8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80040bc:	d904      	bls.n	80040c8 <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	2204      	movs	r2, #4
 80040c2:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 80040c4:	2301      	movs	r3, #1
 80040c6:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	68db      	ldr	r3, [r3, #12]
 80040ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d102      	bne.n	80040dc <RTC_EnterInitMode+0x64>
 80040d6:	7bfb      	ldrb	r3, [r7, #15]
 80040d8:	2b01      	cmp	r3, #1
 80040da:	d1e8      	bne.n	80040ae <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 80040dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80040de:	4618      	mov	r0, r3
 80040e0:	3710      	adds	r7, #16
 80040e2:	46bd      	mov	sp, r7
 80040e4:	bd80      	pop	{r7, pc}

080040e6 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 80040e6:	b580      	push	{r7, lr}
 80040e8:	b084      	sub	sp, #16
 80040ea:	af00      	add	r7, sp, #0
 80040ec:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80040ee:	2300      	movs	r3, #0
 80040f0:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	68da      	ldr	r2, [r3, #12]
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004100:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	689b      	ldr	r3, [r3, #8]
 8004108:	f003 0320 	and.w	r3, r3, #32
 800410c:	2b00      	cmp	r3, #0
 800410e:	d10a      	bne.n	8004126 <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8004110:	6878      	ldr	r0, [r7, #4]
 8004112:	f7ff ff8b 	bl	800402c <HAL_RTC_WaitForSynchro>
 8004116:	4603      	mov	r3, r0
 8004118:	2b00      	cmp	r3, #0
 800411a:	d004      	beq.n	8004126 <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	2204      	movs	r2, #4
 8004120:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 8004122:	2301      	movs	r3, #1
 8004124:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8004126:	7bfb      	ldrb	r3, [r7, #15]
}
 8004128:	4618      	mov	r0, r3
 800412a:	3710      	adds	r7, #16
 800412c:	46bd      	mov	sp, r7
 800412e:	bd80      	pop	{r7, pc}

08004130 <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 8004130:	b480      	push	{r7}
 8004132:	b085      	sub	sp, #20
 8004134:	af00      	add	r7, sp, #0
 8004136:	4603      	mov	r3, r0
 8004138:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 800413a:	2300      	movs	r3, #0
 800413c:	60fb      	str	r3, [r7, #12]

  while (number >= 10U)
 800413e:	e005      	b.n	800414c <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	3301      	adds	r3, #1
 8004144:	60fb      	str	r3, [r7, #12]
    number -= 10U;
 8004146:	79fb      	ldrb	r3, [r7, #7]
 8004148:	3b0a      	subs	r3, #10
 800414a:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 800414c:	79fb      	ldrb	r3, [r7, #7]
 800414e:	2b09      	cmp	r3, #9
 8004150:	d8f6      	bhi.n	8004140 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	b2db      	uxtb	r3, r3
 8004156:	011b      	lsls	r3, r3, #4
 8004158:	b2da      	uxtb	r2, r3
 800415a:	79fb      	ldrb	r3, [r7, #7]
 800415c:	4313      	orrs	r3, r2
 800415e:	b2db      	uxtb	r3, r3
}
 8004160:	4618      	mov	r0, r3
 8004162:	3714      	adds	r7, #20
 8004164:	46bd      	mov	sp, r7
 8004166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800416a:	4770      	bx	lr

0800416c <RTC_Bcd2ToByte>:
  * @brief  Converts a 2-digit number from BCD to decimal format.
  * @param  number BCD-formatted number (from 00 to 99) to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
 800416c:	b480      	push	{r7}
 800416e:	b085      	sub	sp, #20
 8004170:	af00      	add	r7, sp, #0
 8004172:	4603      	mov	r3, r0
 8004174:	71fb      	strb	r3, [r7, #7]
  uint32_t tens = 0U;
 8004176:	2300      	movs	r3, #0
 8004178:	60fb      	str	r3, [r7, #12]
  tens = (((uint32_t)number & 0xF0U) >> 4U) * 10U;
 800417a:	79fb      	ldrb	r3, [r7, #7]
 800417c:	091b      	lsrs	r3, r3, #4
 800417e:	b2db      	uxtb	r3, r3
 8004180:	461a      	mov	r2, r3
 8004182:	4613      	mov	r3, r2
 8004184:	009b      	lsls	r3, r3, #2
 8004186:	4413      	add	r3, r2
 8004188:	005b      	lsls	r3, r3, #1
 800418a:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tens + ((uint32_t)number & 0x0FU));
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	b2da      	uxtb	r2, r3
 8004190:	79fb      	ldrb	r3, [r7, #7]
 8004192:	f003 030f 	and.w	r3, r3, #15
 8004196:	b2db      	uxtb	r3, r3
 8004198:	4413      	add	r3, r2
 800419a:	b2db      	uxtb	r3, r3
}
 800419c:	4618      	mov	r0, r3
 800419e:	3714      	adds	r7, #20
 80041a0:	46bd      	mov	sp, r7
 80041a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041a6:	4770      	bx	lr

080041a8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80041a8:	b580      	push	{r7, lr}
 80041aa:	b084      	sub	sp, #16
 80041ac:	af00      	add	r7, sp, #0
 80041ae:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d101      	bne.n	80041ba <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80041b6:	2301      	movs	r3, #1
 80041b8:	e09d      	b.n	80042f6 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d108      	bne.n	80041d4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	685b      	ldr	r3, [r3, #4]
 80041c6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80041ca:	d009      	beq.n	80041e0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	2200      	movs	r2, #0
 80041d0:	61da      	str	r2, [r3, #28]
 80041d2:	e005      	b.n	80041e0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	2200      	movs	r2, #0
 80041d8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	2200      	movs	r2, #0
 80041de:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	2200      	movs	r2, #0
 80041e4:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80041ec:	b2db      	uxtb	r3, r3
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d106      	bne.n	8004200 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	2200      	movs	r2, #0
 80041f6:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80041fa:	6878      	ldr	r0, [r7, #4]
 80041fc:	f7fd f94c 	bl	8001498 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	2202      	movs	r2, #2
 8004204:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	681a      	ldr	r2, [r3, #0]
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004216:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	68db      	ldr	r3, [r3, #12]
 800421c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004220:	d902      	bls.n	8004228 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8004222:	2300      	movs	r3, #0
 8004224:	60fb      	str	r3, [r7, #12]
 8004226:	e002      	b.n	800422e <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8004228:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800422c:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	68db      	ldr	r3, [r3, #12]
 8004232:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8004236:	d007      	beq.n	8004248 <HAL_SPI_Init+0xa0>
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	68db      	ldr	r3, [r3, #12]
 800423c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004240:	d002      	beq.n	8004248 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	2200      	movs	r2, #0
 8004246:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	685b      	ldr	r3, [r3, #4]
 800424c:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	689b      	ldr	r3, [r3, #8]
 8004254:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8004258:	431a      	orrs	r2, r3
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	691b      	ldr	r3, [r3, #16]
 800425e:	f003 0302 	and.w	r3, r3, #2
 8004262:	431a      	orrs	r2, r3
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	695b      	ldr	r3, [r3, #20]
 8004268:	f003 0301 	and.w	r3, r3, #1
 800426c:	431a      	orrs	r2, r3
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	699b      	ldr	r3, [r3, #24]
 8004272:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004276:	431a      	orrs	r2, r3
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	69db      	ldr	r3, [r3, #28]
 800427c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004280:	431a      	orrs	r2, r3
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	6a1b      	ldr	r3, [r3, #32]
 8004286:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800428a:	ea42 0103 	orr.w	r1, r2, r3
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004292:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	430a      	orrs	r2, r1
 800429c:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	699b      	ldr	r3, [r3, #24]
 80042a2:	0c1b      	lsrs	r3, r3, #16
 80042a4:	f003 0204 	and.w	r2, r3, #4
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042ac:	f003 0310 	and.w	r3, r3, #16
 80042b0:	431a      	orrs	r2, r3
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80042b6:	f003 0308 	and.w	r3, r3, #8
 80042ba:	431a      	orrs	r2, r3
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	68db      	ldr	r3, [r3, #12]
 80042c0:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 80042c4:	ea42 0103 	orr.w	r1, r2, r3
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	430a      	orrs	r2, r1
 80042d4:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	69da      	ldr	r2, [r3, #28]
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80042e4:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	2200      	movs	r2, #0
 80042ea:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	2201      	movs	r2, #1
 80042f0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 80042f4:	2300      	movs	r3, #0
}
 80042f6:	4618      	mov	r0, r3
 80042f8:	3710      	adds	r7, #16
 80042fa:	46bd      	mov	sp, r7
 80042fc:	bd80      	pop	{r7, pc}

080042fe <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80042fe:	b580      	push	{r7, lr}
 8004300:	b082      	sub	sp, #8
 8004302:	af00      	add	r7, sp, #0
 8004304:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	2b00      	cmp	r3, #0
 800430a:	d101      	bne.n	8004310 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800430c:	2301      	movs	r3, #1
 800430e:	e040      	b.n	8004392 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004314:	2b00      	cmp	r3, #0
 8004316:	d106      	bne.n	8004326 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	2200      	movs	r2, #0
 800431c:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004320:	6878      	ldr	r0, [r7, #4]
 8004322:	f7fd f8fb 	bl	800151c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	2224      	movs	r2, #36	; 0x24
 800432a:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	681a      	ldr	r2, [r3, #0]
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	f022 0201 	bic.w	r2, r2, #1
 800433a:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800433c:	6878      	ldr	r0, [r7, #4]
 800433e:	f000 fbbd 	bl	8004abc <UART_SetConfig>
 8004342:	4603      	mov	r3, r0
 8004344:	2b01      	cmp	r3, #1
 8004346:	d101      	bne.n	800434c <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8004348:	2301      	movs	r3, #1
 800434a:	e022      	b.n	8004392 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004350:	2b00      	cmp	r3, #0
 8004352:	d002      	beq.n	800435a <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8004354:	6878      	ldr	r0, [r7, #4]
 8004356:	f000 fd85 	bl	8004e64 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	685a      	ldr	r2, [r3, #4]
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004368:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	689a      	ldr	r2, [r3, #8]
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004378:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	681a      	ldr	r2, [r3, #0]
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	f042 0201 	orr.w	r2, r2, #1
 8004388:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800438a:	6878      	ldr	r0, [r7, #4]
 800438c:	f000 fe0c 	bl	8004fa8 <UART_CheckIdleState>
 8004390:	4603      	mov	r3, r0
}
 8004392:	4618      	mov	r0, r3
 8004394:	3708      	adds	r7, #8
 8004396:	46bd      	mov	sp, r7
 8004398:	bd80      	pop	{r7, pc}

0800439a <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800439a:	b580      	push	{r7, lr}
 800439c:	b08a      	sub	sp, #40	; 0x28
 800439e:	af02      	add	r7, sp, #8
 80043a0:	60f8      	str	r0, [r7, #12]
 80043a2:	60b9      	str	r1, [r7, #8]
 80043a4:	603b      	str	r3, [r7, #0]
 80043a6:	4613      	mov	r3, r2
 80043a8:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80043ae:	2b20      	cmp	r3, #32
 80043b0:	d178      	bne.n	80044a4 <HAL_UART_Transmit+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 80043b2:	68bb      	ldr	r3, [r7, #8]
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d002      	beq.n	80043be <HAL_UART_Transmit+0x24>
 80043b8:	88fb      	ldrh	r3, [r7, #6]
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	d101      	bne.n	80043c2 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 80043be:	2301      	movs	r3, #1
 80043c0:	e071      	b.n	80044a6 <HAL_UART_Transmit+0x10c>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	2200      	movs	r2, #0
 80043c6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	2221      	movs	r2, #33	; 0x21
 80043ce:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80043d0:	f7fd fa48 	bl	8001864 <HAL_GetTick>
 80043d4:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	88fa      	ldrh	r2, [r7, #6]
 80043da:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	88fa      	ldrh	r2, [r7, #6]
 80043e2:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	689b      	ldr	r3, [r3, #8]
 80043ea:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80043ee:	d108      	bne.n	8004402 <HAL_UART_Transmit+0x68>
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	691b      	ldr	r3, [r3, #16]
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d104      	bne.n	8004402 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 80043f8:	2300      	movs	r3, #0
 80043fa:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80043fc:	68bb      	ldr	r3, [r7, #8]
 80043fe:	61bb      	str	r3, [r7, #24]
 8004400:	e003      	b.n	800440a <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8004402:	68bb      	ldr	r3, [r7, #8]
 8004404:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004406:	2300      	movs	r3, #0
 8004408:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800440a:	e030      	b.n	800446e <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800440c:	683b      	ldr	r3, [r7, #0]
 800440e:	9300      	str	r3, [sp, #0]
 8004410:	697b      	ldr	r3, [r7, #20]
 8004412:	2200      	movs	r2, #0
 8004414:	2180      	movs	r1, #128	; 0x80
 8004416:	68f8      	ldr	r0, [r7, #12]
 8004418:	f000 fe6e 	bl	80050f8 <UART_WaitOnFlagUntilTimeout>
 800441c:	4603      	mov	r3, r0
 800441e:	2b00      	cmp	r3, #0
 8004420:	d004      	beq.n	800442c <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	2220      	movs	r2, #32
 8004426:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 8004428:	2303      	movs	r3, #3
 800442a:	e03c      	b.n	80044a6 <HAL_UART_Transmit+0x10c>
      }
      if (pdata8bits == NULL)
 800442c:	69fb      	ldr	r3, [r7, #28]
 800442e:	2b00      	cmp	r3, #0
 8004430:	d10b      	bne.n	800444a <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004432:	69bb      	ldr	r3, [r7, #24]
 8004434:	881a      	ldrh	r2, [r3, #0]
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800443e:	b292      	uxth	r2, r2
 8004440:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8004442:	69bb      	ldr	r3, [r7, #24]
 8004444:	3302      	adds	r3, #2
 8004446:	61bb      	str	r3, [r7, #24]
 8004448:	e008      	b.n	800445c <HAL_UART_Transmit+0xc2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800444a:	69fb      	ldr	r3, [r7, #28]
 800444c:	781a      	ldrb	r2, [r3, #0]
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	b292      	uxth	r2, r2
 8004454:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8004456:	69fb      	ldr	r3, [r7, #28]
 8004458:	3301      	adds	r3, #1
 800445a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8004462:	b29b      	uxth	r3, r3
 8004464:	3b01      	subs	r3, #1
 8004466:	b29a      	uxth	r2, r3
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8004474:	b29b      	uxth	r3, r3
 8004476:	2b00      	cmp	r3, #0
 8004478:	d1c8      	bne.n	800440c <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800447a:	683b      	ldr	r3, [r7, #0]
 800447c:	9300      	str	r3, [sp, #0]
 800447e:	697b      	ldr	r3, [r7, #20]
 8004480:	2200      	movs	r2, #0
 8004482:	2140      	movs	r1, #64	; 0x40
 8004484:	68f8      	ldr	r0, [r7, #12]
 8004486:	f000 fe37 	bl	80050f8 <UART_WaitOnFlagUntilTimeout>
 800448a:	4603      	mov	r3, r0
 800448c:	2b00      	cmp	r3, #0
 800448e:	d004      	beq.n	800449a <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	2220      	movs	r2, #32
 8004494:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 8004496:	2303      	movs	r3, #3
 8004498:	e005      	b.n	80044a6 <HAL_UART_Transmit+0x10c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	2220      	movs	r2, #32
 800449e:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 80044a0:	2300      	movs	r3, #0
 80044a2:	e000      	b.n	80044a6 <HAL_UART_Transmit+0x10c>
  }
  else
  {
    return HAL_BUSY;
 80044a4:	2302      	movs	r3, #2
  }
}
 80044a6:	4618      	mov	r0, r3
 80044a8:	3720      	adds	r7, #32
 80044aa:	46bd      	mov	sp, r7
 80044ac:	bd80      	pop	{r7, pc}
	...

080044b0 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80044b0:	b580      	push	{r7, lr}
 80044b2:	b0ba      	sub	sp, #232	; 0xe8
 80044b4:	af00      	add	r7, sp, #0
 80044b6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	69db      	ldr	r3, [r3, #28]
 80044be:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	689b      	ldr	r3, [r3, #8]
 80044d2:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80044d6:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 80044da:	f640 030f 	movw	r3, #2063	; 0x80f
 80044de:	4013      	ands	r3, r2
 80044e0:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 80044e4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	d115      	bne.n	8004518 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80044ec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80044f0:	f003 0320 	and.w	r3, r3, #32
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	d00f      	beq.n	8004518 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80044f8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80044fc:	f003 0320 	and.w	r3, r3, #32
 8004500:	2b00      	cmp	r3, #0
 8004502:	d009      	beq.n	8004518 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004508:	2b00      	cmp	r3, #0
 800450a:	f000 82ab 	beq.w	8004a64 <HAL_UART_IRQHandler+0x5b4>
      {
        huart->RxISR(huart);
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004512:	6878      	ldr	r0, [r7, #4]
 8004514:	4798      	blx	r3
      }
      return;
 8004516:	e2a5      	b.n	8004a64 <HAL_UART_IRQHandler+0x5b4>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8004518:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800451c:	2b00      	cmp	r3, #0
 800451e:	f000 8117 	beq.w	8004750 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8004522:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004526:	f003 0301 	and.w	r3, r3, #1
 800452a:	2b00      	cmp	r3, #0
 800452c:	d106      	bne.n	800453c <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800452e:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8004532:	4b85      	ldr	r3, [pc, #532]	; (8004748 <HAL_UART_IRQHandler+0x298>)
 8004534:	4013      	ands	r3, r2
 8004536:	2b00      	cmp	r3, #0
 8004538:	f000 810a 	beq.w	8004750 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800453c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004540:	f003 0301 	and.w	r3, r3, #1
 8004544:	2b00      	cmp	r3, #0
 8004546:	d011      	beq.n	800456c <HAL_UART_IRQHandler+0xbc>
 8004548:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800454c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004550:	2b00      	cmp	r3, #0
 8004552:	d00b      	beq.n	800456c <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	2201      	movs	r2, #1
 800455a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004562:	f043 0201 	orr.w	r2, r3, #1
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800456c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004570:	f003 0302 	and.w	r3, r3, #2
 8004574:	2b00      	cmp	r3, #0
 8004576:	d011      	beq.n	800459c <HAL_UART_IRQHandler+0xec>
 8004578:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800457c:	f003 0301 	and.w	r3, r3, #1
 8004580:	2b00      	cmp	r3, #0
 8004582:	d00b      	beq.n	800459c <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	2202      	movs	r2, #2
 800458a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004592:	f043 0204 	orr.w	r2, r3, #4
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800459c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80045a0:	f003 0304 	and.w	r3, r3, #4
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	d011      	beq.n	80045cc <HAL_UART_IRQHandler+0x11c>
 80045a8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80045ac:	f003 0301 	and.w	r3, r3, #1
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	d00b      	beq.n	80045cc <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	2204      	movs	r2, #4
 80045ba:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80045c2:	f043 0202 	orr.w	r2, r3, #2
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80045cc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80045d0:	f003 0308 	and.w	r3, r3, #8
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	d017      	beq.n	8004608 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80045d8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80045dc:	f003 0320 	and.w	r3, r3, #32
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d105      	bne.n	80045f0 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80045e4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80045e8:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	d00b      	beq.n	8004608 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	2208      	movs	r2, #8
 80045f6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80045fe:	f043 0208 	orr.w	r2, r3, #8
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8004608:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800460c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004610:	2b00      	cmp	r3, #0
 8004612:	d012      	beq.n	800463a <HAL_UART_IRQHandler+0x18a>
 8004614:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004618:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800461c:	2b00      	cmp	r3, #0
 800461e:	d00c      	beq.n	800463a <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004628:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004630:	f043 0220 	orr.w	r2, r3, #32
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004640:	2b00      	cmp	r3, #0
 8004642:	f000 8211 	beq.w	8004a68 <HAL_UART_IRQHandler+0x5b8>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8004646:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800464a:	f003 0320 	and.w	r3, r3, #32
 800464e:	2b00      	cmp	r3, #0
 8004650:	d00d      	beq.n	800466e <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8004652:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004656:	f003 0320 	and.w	r3, r3, #32
 800465a:	2b00      	cmp	r3, #0
 800465c:	d007      	beq.n	800466e <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004662:	2b00      	cmp	r3, #0
 8004664:	d003      	beq.n	800466e <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800466a:	6878      	ldr	r0, [r7, #4]
 800466c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004674:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	689b      	ldr	r3, [r3, #8]
 800467e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004682:	2b40      	cmp	r3, #64	; 0x40
 8004684:	d005      	beq.n	8004692 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8004686:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800468a:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800468e:	2b00      	cmp	r3, #0
 8004690:	d04f      	beq.n	8004732 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004692:	6878      	ldr	r0, [r7, #4]
 8004694:	f000 fd97 	bl	80051c6 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	689b      	ldr	r3, [r3, #8]
 800469e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80046a2:	2b40      	cmp	r3, #64	; 0x40
 80046a4:	d141      	bne.n	800472a <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	3308      	adds	r3, #8
 80046ac:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80046b0:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80046b4:	e853 3f00 	ldrex	r3, [r3]
 80046b8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80046bc:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80046c0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80046c4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	3308      	adds	r3, #8
 80046ce:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80046d2:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80046d6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046da:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80046de:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80046e2:	e841 2300 	strex	r3, r2, [r1]
 80046e6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80046ea:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d1d9      	bne.n	80046a6 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d013      	beq.n	8004722 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80046fe:	4a13      	ldr	r2, [pc, #76]	; (800474c <HAL_UART_IRQHandler+0x29c>)
 8004700:	635a      	str	r2, [r3, #52]	; 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004706:	4618      	mov	r0, r3
 8004708:	f7fd fa26 	bl	8001b58 <HAL_DMA_Abort_IT>
 800470c:	4603      	mov	r3, r0
 800470e:	2b00      	cmp	r3, #0
 8004710:	d017      	beq.n	8004742 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004716:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004718:	687a      	ldr	r2, [r7, #4]
 800471a:	6f52      	ldr	r2, [r2, #116]	; 0x74
 800471c:	4610      	mov	r0, r2
 800471e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004720:	e00f      	b.n	8004742 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004722:	6878      	ldr	r0, [r7, #4]
 8004724:	f000 f9b4 	bl	8004a90 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004728:	e00b      	b.n	8004742 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800472a:	6878      	ldr	r0, [r7, #4]
 800472c:	f000 f9b0 	bl	8004a90 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004730:	e007      	b.n	8004742 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004732:	6878      	ldr	r0, [r7, #4]
 8004734:	f000 f9ac 	bl	8004a90 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	2200      	movs	r2, #0
 800473c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      }
    }
    return;
 8004740:	e192      	b.n	8004a68 <HAL_UART_IRQHandler+0x5b8>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004742:	bf00      	nop
    return;
 8004744:	e190      	b.n	8004a68 <HAL_UART_IRQHandler+0x5b8>
 8004746:	bf00      	nop
 8004748:	04000120 	.word	0x04000120
 800474c:	0800528f 	.word	0x0800528f

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004754:	2b01      	cmp	r3, #1
 8004756:	f040 814b 	bne.w	80049f0 <HAL_UART_IRQHandler+0x540>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800475a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800475e:	f003 0310 	and.w	r3, r3, #16
 8004762:	2b00      	cmp	r3, #0
 8004764:	f000 8144 	beq.w	80049f0 <HAL_UART_IRQHandler+0x540>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8004768:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800476c:	f003 0310 	and.w	r3, r3, #16
 8004770:	2b00      	cmp	r3, #0
 8004772:	f000 813d 	beq.w	80049f0 <HAL_UART_IRQHandler+0x540>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	2210      	movs	r2, #16
 800477c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	689b      	ldr	r3, [r3, #8]
 8004784:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004788:	2b40      	cmp	r3, #64	; 0x40
 800478a:	f040 80b5 	bne.w	80048f8 <HAL_UART_IRQHandler+0x448>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	685b      	ldr	r3, [r3, #4]
 8004796:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800479a:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800479e:	2b00      	cmp	r3, #0
 80047a0:	f000 8164 	beq.w	8004a6c <HAL_UART_IRQHandler+0x5bc>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 80047aa:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80047ae:	429a      	cmp	r2, r3
 80047b0:	f080 815c 	bcs.w	8004a6c <HAL_UART_IRQHandler+0x5bc>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80047ba:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80047c2:	699b      	ldr	r3, [r3, #24]
 80047c4:	2b20      	cmp	r3, #32
 80047c6:	f000 8086 	beq.w	80048d6 <HAL_UART_IRQHandler+0x426>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80047d2:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80047d6:	e853 3f00 	ldrex	r3, [r3]
 80047da:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80047de:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80047e2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80047e6:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	461a      	mov	r2, r3
 80047f0:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80047f4:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80047f8:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80047fc:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8004800:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8004804:	e841 2300 	strex	r3, r2, [r1]
 8004808:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800480c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004810:	2b00      	cmp	r3, #0
 8004812:	d1da      	bne.n	80047ca <HAL_UART_IRQHandler+0x31a>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	3308      	adds	r3, #8
 800481a:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800481c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800481e:	e853 3f00 	ldrex	r3, [r3]
 8004822:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8004824:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004826:	f023 0301 	bic.w	r3, r3, #1
 800482a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	3308      	adds	r3, #8
 8004834:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8004838:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800483c:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800483e:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8004840:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8004844:	e841 2300 	strex	r3, r2, [r1]
 8004848:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800484a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800484c:	2b00      	cmp	r3, #0
 800484e:	d1e1      	bne.n	8004814 <HAL_UART_IRQHandler+0x364>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	3308      	adds	r3, #8
 8004856:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004858:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800485a:	e853 3f00 	ldrex	r3, [r3]
 800485e:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8004860:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004862:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004866:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	3308      	adds	r3, #8
 8004870:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8004874:	66fa      	str	r2, [r7, #108]	; 0x6c
 8004876:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004878:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800487a:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800487c:	e841 2300 	strex	r3, r2, [r1]
 8004880:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8004882:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004884:	2b00      	cmp	r3, #0
 8004886:	d1e3      	bne.n	8004850 <HAL_UART_IRQHandler+0x3a0>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	2220      	movs	r2, #32
 800488c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	2200      	movs	r2, #0
 8004894:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800489c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800489e:	e853 3f00 	ldrex	r3, [r3]
 80048a2:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80048a4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80048a6:	f023 0310 	bic.w	r3, r3, #16
 80048aa:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	461a      	mov	r2, r3
 80048b4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80048b8:	65bb      	str	r3, [r7, #88]	; 0x58
 80048ba:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048bc:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80048be:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80048c0:	e841 2300 	strex	r3, r2, [r1]
 80048c4:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80048c6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80048c8:	2b00      	cmp	r3, #0
 80048ca:	d1e4      	bne.n	8004896 <HAL_UART_IRQHandler+0x3e6>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80048d0:	4618      	mov	r0, r3
 80048d2:	f7fd f908 	bl	8001ae6 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	2202      	movs	r2, #2
 80048da:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80048e8:	b29b      	uxth	r3, r3
 80048ea:	1ad3      	subs	r3, r2, r3
 80048ec:	b29b      	uxth	r3, r3
 80048ee:	4619      	mov	r1, r3
 80048f0:	6878      	ldr	r0, [r7, #4]
 80048f2:	f000 f8d7 	bl	8004aa4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80048f6:	e0b9      	b.n	8004a6c <HAL_UART_IRQHandler+0x5bc>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8004904:	b29b      	uxth	r3, r3
 8004906:	1ad3      	subs	r3, r2, r3
 8004908:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8004912:	b29b      	uxth	r3, r3
 8004914:	2b00      	cmp	r3, #0
 8004916:	f000 80ab 	beq.w	8004a70 <HAL_UART_IRQHandler+0x5c0>
          && (nb_rx_data > 0U))
 800491a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800491e:	2b00      	cmp	r3, #0
 8004920:	f000 80a6 	beq.w	8004a70 <HAL_UART_IRQHandler+0x5c0>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800492a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800492c:	e853 3f00 	ldrex	r3, [r3]
 8004930:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8004932:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004934:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004938:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	461a      	mov	r2, r3
 8004942:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8004946:	647b      	str	r3, [r7, #68]	; 0x44
 8004948:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800494a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800494c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800494e:	e841 2300 	strex	r3, r2, [r1]
 8004952:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8004954:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004956:	2b00      	cmp	r3, #0
 8004958:	d1e4      	bne.n	8004924 <HAL_UART_IRQHandler+0x474>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	3308      	adds	r3, #8
 8004960:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004962:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004964:	e853 3f00 	ldrex	r3, [r3]
 8004968:	623b      	str	r3, [r7, #32]
   return(result);
 800496a:	6a3b      	ldr	r3, [r7, #32]
 800496c:	f023 0301 	bic.w	r3, r3, #1
 8004970:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	3308      	adds	r3, #8
 800497a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800497e:	633a      	str	r2, [r7, #48]	; 0x30
 8004980:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004982:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004984:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004986:	e841 2300 	strex	r3, r2, [r1]
 800498a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800498c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800498e:	2b00      	cmp	r3, #0
 8004990:	d1e3      	bne.n	800495a <HAL_UART_IRQHandler+0x4aa>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	2220      	movs	r2, #32
 8004996:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	2200      	movs	r2, #0
 800499e:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	2200      	movs	r2, #0
 80049a4:	669a      	str	r2, [r3, #104]	; 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049ac:	693b      	ldr	r3, [r7, #16]
 80049ae:	e853 3f00 	ldrex	r3, [r3]
 80049b2:	60fb      	str	r3, [r7, #12]
   return(result);
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	f023 0310 	bic.w	r3, r3, #16
 80049ba:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	461a      	mov	r2, r3
 80049c4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80049c8:	61fb      	str	r3, [r7, #28]
 80049ca:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049cc:	69b9      	ldr	r1, [r7, #24]
 80049ce:	69fa      	ldr	r2, [r7, #28]
 80049d0:	e841 2300 	strex	r3, r2, [r1]
 80049d4:	617b      	str	r3, [r7, #20]
   return(result);
 80049d6:	697b      	ldr	r3, [r7, #20]
 80049d8:	2b00      	cmp	r3, #0
 80049da:	d1e4      	bne.n	80049a6 <HAL_UART_IRQHandler+0x4f6>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	2202      	movs	r2, #2
 80049e0:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80049e2:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80049e6:	4619      	mov	r1, r3
 80049e8:	6878      	ldr	r0, [r7, #4]
 80049ea:	f000 f85b 	bl	8004aa4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80049ee:	e03f      	b.n	8004a70 <HAL_UART_IRQHandler+0x5c0>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80049f0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80049f4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80049f8:	2b00      	cmp	r3, #0
 80049fa:	d00e      	beq.n	8004a1a <HAL_UART_IRQHandler+0x56a>
 80049fc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004a00:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d008      	beq.n	8004a1a <HAL_UART_IRQHandler+0x56a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8004a10:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8004a12:	6878      	ldr	r0, [r7, #4]
 8004a14:	f000 fc7b 	bl	800530e <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8004a18:	e02d      	b.n	8004a76 <HAL_UART_IRQHandler+0x5c6>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8004a1a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004a1e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d00e      	beq.n	8004a44 <HAL_UART_IRQHandler+0x594>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8004a26:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004a2a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d008      	beq.n	8004a44 <HAL_UART_IRQHandler+0x594>
  {
    if (huart->TxISR != NULL)
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004a36:	2b00      	cmp	r3, #0
 8004a38:	d01c      	beq.n	8004a74 <HAL_UART_IRQHandler+0x5c4>
    {
      huart->TxISR(huart);
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004a3e:	6878      	ldr	r0, [r7, #4]
 8004a40:	4798      	blx	r3
    }
    return;
 8004a42:	e017      	b.n	8004a74 <HAL_UART_IRQHandler+0x5c4>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8004a44:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004a48:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004a4c:	2b00      	cmp	r3, #0
 8004a4e:	d012      	beq.n	8004a76 <HAL_UART_IRQHandler+0x5c6>
 8004a50:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004a54:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004a58:	2b00      	cmp	r3, #0
 8004a5a:	d00c      	beq.n	8004a76 <HAL_UART_IRQHandler+0x5c6>
  {
    UART_EndTransmit_IT(huart);
 8004a5c:	6878      	ldr	r0, [r7, #4]
 8004a5e:	f000 fc2c 	bl	80052ba <UART_EndTransmit_IT>
    return;
 8004a62:	e008      	b.n	8004a76 <HAL_UART_IRQHandler+0x5c6>
      return;
 8004a64:	bf00      	nop
 8004a66:	e006      	b.n	8004a76 <HAL_UART_IRQHandler+0x5c6>
    return;
 8004a68:	bf00      	nop
 8004a6a:	e004      	b.n	8004a76 <HAL_UART_IRQHandler+0x5c6>
      return;
 8004a6c:	bf00      	nop
 8004a6e:	e002      	b.n	8004a76 <HAL_UART_IRQHandler+0x5c6>
      return;
 8004a70:	bf00      	nop
 8004a72:	e000      	b.n	8004a76 <HAL_UART_IRQHandler+0x5c6>
    return;
 8004a74:	bf00      	nop
  }

}
 8004a76:	37e8      	adds	r7, #232	; 0xe8
 8004a78:	46bd      	mov	sp, r7
 8004a7a:	bd80      	pop	{r7, pc}

08004a7c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004a7c:	b480      	push	{r7}
 8004a7e:	b083      	sub	sp, #12
 8004a80:	af00      	add	r7, sp, #0
 8004a82:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8004a84:	bf00      	nop
 8004a86:	370c      	adds	r7, #12
 8004a88:	46bd      	mov	sp, r7
 8004a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a8e:	4770      	bx	lr

08004a90 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004a90:	b480      	push	{r7}
 8004a92:	b083      	sub	sp, #12
 8004a94:	af00      	add	r7, sp, #0
 8004a96:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8004a98:	bf00      	nop
 8004a9a:	370c      	adds	r7, #12
 8004a9c:	46bd      	mov	sp, r7
 8004a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aa2:	4770      	bx	lr

08004aa4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004aa4:	b480      	push	{r7}
 8004aa6:	b083      	sub	sp, #12
 8004aa8:	af00      	add	r7, sp, #0
 8004aaa:	6078      	str	r0, [r7, #4]
 8004aac:	460b      	mov	r3, r1
 8004aae:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004ab0:	bf00      	nop
 8004ab2:	370c      	adds	r7, #12
 8004ab4:	46bd      	mov	sp, r7
 8004ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aba:	4770      	bx	lr

08004abc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004abc:	b580      	push	{r7, lr}
 8004abe:	b088      	sub	sp, #32
 8004ac0:	af00      	add	r7, sp, #0
 8004ac2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004ac4:	2300      	movs	r3, #0
 8004ac6:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	689a      	ldr	r2, [r3, #8]
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	691b      	ldr	r3, [r3, #16]
 8004ad0:	431a      	orrs	r2, r3
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	695b      	ldr	r3, [r3, #20]
 8004ad6:	431a      	orrs	r2, r3
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	69db      	ldr	r3, [r3, #28]
 8004adc:	4313      	orrs	r3, r2
 8004ade:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8004aea:	f023 030c 	bic.w	r3, r3, #12
 8004aee:	687a      	ldr	r2, [r7, #4]
 8004af0:	6812      	ldr	r2, [r2, #0]
 8004af2:	6979      	ldr	r1, [r7, #20]
 8004af4:	430b      	orrs	r3, r1
 8004af6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	685b      	ldr	r3, [r3, #4]
 8004afe:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	68da      	ldr	r2, [r3, #12]
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	430a      	orrs	r2, r1
 8004b0c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	699b      	ldr	r3, [r3, #24]
 8004b12:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	6a1b      	ldr	r3, [r3, #32]
 8004b18:	697a      	ldr	r2, [r7, #20]
 8004b1a:	4313      	orrs	r3, r2
 8004b1c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	689b      	ldr	r3, [r3, #8]
 8004b24:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	697a      	ldr	r2, [r7, #20]
 8004b2e:	430a      	orrs	r2, r1
 8004b30:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	4aa7      	ldr	r2, [pc, #668]	; (8004dd4 <UART_SetConfig+0x318>)
 8004b38:	4293      	cmp	r3, r2
 8004b3a:	d120      	bne.n	8004b7e <UART_SetConfig+0xc2>
 8004b3c:	4ba6      	ldr	r3, [pc, #664]	; (8004dd8 <UART_SetConfig+0x31c>)
 8004b3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b40:	f003 0303 	and.w	r3, r3, #3
 8004b44:	2b03      	cmp	r3, #3
 8004b46:	d817      	bhi.n	8004b78 <UART_SetConfig+0xbc>
 8004b48:	a201      	add	r2, pc, #4	; (adr r2, 8004b50 <UART_SetConfig+0x94>)
 8004b4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b4e:	bf00      	nop
 8004b50:	08004b61 	.word	0x08004b61
 8004b54:	08004b6d 	.word	0x08004b6d
 8004b58:	08004b73 	.word	0x08004b73
 8004b5c:	08004b67 	.word	0x08004b67
 8004b60:	2301      	movs	r3, #1
 8004b62:	77fb      	strb	r3, [r7, #31]
 8004b64:	e0b5      	b.n	8004cd2 <UART_SetConfig+0x216>
 8004b66:	2302      	movs	r3, #2
 8004b68:	77fb      	strb	r3, [r7, #31]
 8004b6a:	e0b2      	b.n	8004cd2 <UART_SetConfig+0x216>
 8004b6c:	2304      	movs	r3, #4
 8004b6e:	77fb      	strb	r3, [r7, #31]
 8004b70:	e0af      	b.n	8004cd2 <UART_SetConfig+0x216>
 8004b72:	2308      	movs	r3, #8
 8004b74:	77fb      	strb	r3, [r7, #31]
 8004b76:	e0ac      	b.n	8004cd2 <UART_SetConfig+0x216>
 8004b78:	2310      	movs	r3, #16
 8004b7a:	77fb      	strb	r3, [r7, #31]
 8004b7c:	e0a9      	b.n	8004cd2 <UART_SetConfig+0x216>
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	4a96      	ldr	r2, [pc, #600]	; (8004ddc <UART_SetConfig+0x320>)
 8004b84:	4293      	cmp	r3, r2
 8004b86:	d124      	bne.n	8004bd2 <UART_SetConfig+0x116>
 8004b88:	4b93      	ldr	r3, [pc, #588]	; (8004dd8 <UART_SetConfig+0x31c>)
 8004b8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b8c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004b90:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8004b94:	d011      	beq.n	8004bba <UART_SetConfig+0xfe>
 8004b96:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8004b9a:	d817      	bhi.n	8004bcc <UART_SetConfig+0x110>
 8004b9c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004ba0:	d011      	beq.n	8004bc6 <UART_SetConfig+0x10a>
 8004ba2:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004ba6:	d811      	bhi.n	8004bcc <UART_SetConfig+0x110>
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	d003      	beq.n	8004bb4 <UART_SetConfig+0xf8>
 8004bac:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004bb0:	d006      	beq.n	8004bc0 <UART_SetConfig+0x104>
 8004bb2:	e00b      	b.n	8004bcc <UART_SetConfig+0x110>
 8004bb4:	2300      	movs	r3, #0
 8004bb6:	77fb      	strb	r3, [r7, #31]
 8004bb8:	e08b      	b.n	8004cd2 <UART_SetConfig+0x216>
 8004bba:	2302      	movs	r3, #2
 8004bbc:	77fb      	strb	r3, [r7, #31]
 8004bbe:	e088      	b.n	8004cd2 <UART_SetConfig+0x216>
 8004bc0:	2304      	movs	r3, #4
 8004bc2:	77fb      	strb	r3, [r7, #31]
 8004bc4:	e085      	b.n	8004cd2 <UART_SetConfig+0x216>
 8004bc6:	2308      	movs	r3, #8
 8004bc8:	77fb      	strb	r3, [r7, #31]
 8004bca:	e082      	b.n	8004cd2 <UART_SetConfig+0x216>
 8004bcc:	2310      	movs	r3, #16
 8004bce:	77fb      	strb	r3, [r7, #31]
 8004bd0:	e07f      	b.n	8004cd2 <UART_SetConfig+0x216>
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	4a82      	ldr	r2, [pc, #520]	; (8004de0 <UART_SetConfig+0x324>)
 8004bd8:	4293      	cmp	r3, r2
 8004bda:	d124      	bne.n	8004c26 <UART_SetConfig+0x16a>
 8004bdc:	4b7e      	ldr	r3, [pc, #504]	; (8004dd8 <UART_SetConfig+0x31c>)
 8004bde:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004be0:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8004be4:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8004be8:	d011      	beq.n	8004c0e <UART_SetConfig+0x152>
 8004bea:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8004bee:	d817      	bhi.n	8004c20 <UART_SetConfig+0x164>
 8004bf0:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8004bf4:	d011      	beq.n	8004c1a <UART_SetConfig+0x15e>
 8004bf6:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8004bfa:	d811      	bhi.n	8004c20 <UART_SetConfig+0x164>
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	d003      	beq.n	8004c08 <UART_SetConfig+0x14c>
 8004c00:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8004c04:	d006      	beq.n	8004c14 <UART_SetConfig+0x158>
 8004c06:	e00b      	b.n	8004c20 <UART_SetConfig+0x164>
 8004c08:	2300      	movs	r3, #0
 8004c0a:	77fb      	strb	r3, [r7, #31]
 8004c0c:	e061      	b.n	8004cd2 <UART_SetConfig+0x216>
 8004c0e:	2302      	movs	r3, #2
 8004c10:	77fb      	strb	r3, [r7, #31]
 8004c12:	e05e      	b.n	8004cd2 <UART_SetConfig+0x216>
 8004c14:	2304      	movs	r3, #4
 8004c16:	77fb      	strb	r3, [r7, #31]
 8004c18:	e05b      	b.n	8004cd2 <UART_SetConfig+0x216>
 8004c1a:	2308      	movs	r3, #8
 8004c1c:	77fb      	strb	r3, [r7, #31]
 8004c1e:	e058      	b.n	8004cd2 <UART_SetConfig+0x216>
 8004c20:	2310      	movs	r3, #16
 8004c22:	77fb      	strb	r3, [r7, #31]
 8004c24:	e055      	b.n	8004cd2 <UART_SetConfig+0x216>
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	4a6e      	ldr	r2, [pc, #440]	; (8004de4 <UART_SetConfig+0x328>)
 8004c2c:	4293      	cmp	r3, r2
 8004c2e:	d124      	bne.n	8004c7a <UART_SetConfig+0x1be>
 8004c30:	4b69      	ldr	r3, [pc, #420]	; (8004dd8 <UART_SetConfig+0x31c>)
 8004c32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c34:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8004c38:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8004c3c:	d011      	beq.n	8004c62 <UART_SetConfig+0x1a6>
 8004c3e:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8004c42:	d817      	bhi.n	8004c74 <UART_SetConfig+0x1b8>
 8004c44:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004c48:	d011      	beq.n	8004c6e <UART_SetConfig+0x1b2>
 8004c4a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004c4e:	d811      	bhi.n	8004c74 <UART_SetConfig+0x1b8>
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	d003      	beq.n	8004c5c <UART_SetConfig+0x1a0>
 8004c54:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004c58:	d006      	beq.n	8004c68 <UART_SetConfig+0x1ac>
 8004c5a:	e00b      	b.n	8004c74 <UART_SetConfig+0x1b8>
 8004c5c:	2300      	movs	r3, #0
 8004c5e:	77fb      	strb	r3, [r7, #31]
 8004c60:	e037      	b.n	8004cd2 <UART_SetConfig+0x216>
 8004c62:	2302      	movs	r3, #2
 8004c64:	77fb      	strb	r3, [r7, #31]
 8004c66:	e034      	b.n	8004cd2 <UART_SetConfig+0x216>
 8004c68:	2304      	movs	r3, #4
 8004c6a:	77fb      	strb	r3, [r7, #31]
 8004c6c:	e031      	b.n	8004cd2 <UART_SetConfig+0x216>
 8004c6e:	2308      	movs	r3, #8
 8004c70:	77fb      	strb	r3, [r7, #31]
 8004c72:	e02e      	b.n	8004cd2 <UART_SetConfig+0x216>
 8004c74:	2310      	movs	r3, #16
 8004c76:	77fb      	strb	r3, [r7, #31]
 8004c78:	e02b      	b.n	8004cd2 <UART_SetConfig+0x216>
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	4a5a      	ldr	r2, [pc, #360]	; (8004de8 <UART_SetConfig+0x32c>)
 8004c80:	4293      	cmp	r3, r2
 8004c82:	d124      	bne.n	8004cce <UART_SetConfig+0x212>
 8004c84:	4b54      	ldr	r3, [pc, #336]	; (8004dd8 <UART_SetConfig+0x31c>)
 8004c86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c88:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 8004c8c:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8004c90:	d011      	beq.n	8004cb6 <UART_SetConfig+0x1fa>
 8004c92:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8004c96:	d817      	bhi.n	8004cc8 <UART_SetConfig+0x20c>
 8004c98:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8004c9c:	d011      	beq.n	8004cc2 <UART_SetConfig+0x206>
 8004c9e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8004ca2:	d811      	bhi.n	8004cc8 <UART_SetConfig+0x20c>
 8004ca4:	2b00      	cmp	r3, #0
 8004ca6:	d003      	beq.n	8004cb0 <UART_SetConfig+0x1f4>
 8004ca8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004cac:	d006      	beq.n	8004cbc <UART_SetConfig+0x200>
 8004cae:	e00b      	b.n	8004cc8 <UART_SetConfig+0x20c>
 8004cb0:	2300      	movs	r3, #0
 8004cb2:	77fb      	strb	r3, [r7, #31]
 8004cb4:	e00d      	b.n	8004cd2 <UART_SetConfig+0x216>
 8004cb6:	2302      	movs	r3, #2
 8004cb8:	77fb      	strb	r3, [r7, #31]
 8004cba:	e00a      	b.n	8004cd2 <UART_SetConfig+0x216>
 8004cbc:	2304      	movs	r3, #4
 8004cbe:	77fb      	strb	r3, [r7, #31]
 8004cc0:	e007      	b.n	8004cd2 <UART_SetConfig+0x216>
 8004cc2:	2308      	movs	r3, #8
 8004cc4:	77fb      	strb	r3, [r7, #31]
 8004cc6:	e004      	b.n	8004cd2 <UART_SetConfig+0x216>
 8004cc8:	2310      	movs	r3, #16
 8004cca:	77fb      	strb	r3, [r7, #31]
 8004ccc:	e001      	b.n	8004cd2 <UART_SetConfig+0x216>
 8004cce:	2310      	movs	r3, #16
 8004cd0:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	69db      	ldr	r3, [r3, #28]
 8004cd6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004cda:	d15b      	bne.n	8004d94 <UART_SetConfig+0x2d8>
  {
    switch (clocksource)
 8004cdc:	7ffb      	ldrb	r3, [r7, #31]
 8004cde:	2b08      	cmp	r3, #8
 8004ce0:	d827      	bhi.n	8004d32 <UART_SetConfig+0x276>
 8004ce2:	a201      	add	r2, pc, #4	; (adr r2, 8004ce8 <UART_SetConfig+0x22c>)
 8004ce4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ce8:	08004d0d 	.word	0x08004d0d
 8004cec:	08004d15 	.word	0x08004d15
 8004cf0:	08004d1d 	.word	0x08004d1d
 8004cf4:	08004d33 	.word	0x08004d33
 8004cf8:	08004d23 	.word	0x08004d23
 8004cfc:	08004d33 	.word	0x08004d33
 8004d00:	08004d33 	.word	0x08004d33
 8004d04:	08004d33 	.word	0x08004d33
 8004d08:	08004d2b 	.word	0x08004d2b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004d0c:	f7fe fd4c 	bl	80037a8 <HAL_RCC_GetPCLK1Freq>
 8004d10:	61b8      	str	r0, [r7, #24]
        break;
 8004d12:	e013      	b.n	8004d3c <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004d14:	f7fe fd6a 	bl	80037ec <HAL_RCC_GetPCLK2Freq>
 8004d18:	61b8      	str	r0, [r7, #24]
        break;
 8004d1a:	e00f      	b.n	8004d3c <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004d1c:	4b33      	ldr	r3, [pc, #204]	; (8004dec <UART_SetConfig+0x330>)
 8004d1e:	61bb      	str	r3, [r7, #24]
        break;
 8004d20:	e00c      	b.n	8004d3c <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004d22:	f7fe fccb 	bl	80036bc <HAL_RCC_GetSysClockFreq>
 8004d26:	61b8      	str	r0, [r7, #24]
        break;
 8004d28:	e008      	b.n	8004d3c <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004d2a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004d2e:	61bb      	str	r3, [r7, #24]
        break;
 8004d30:	e004      	b.n	8004d3c <UART_SetConfig+0x280>
      default:
        pclk = 0U;
 8004d32:	2300      	movs	r3, #0
 8004d34:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8004d36:	2301      	movs	r3, #1
 8004d38:	77bb      	strb	r3, [r7, #30]
        break;
 8004d3a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004d3c:	69bb      	ldr	r3, [r7, #24]
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	f000 8082 	beq.w	8004e48 <UART_SetConfig+0x38c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004d44:	69bb      	ldr	r3, [r7, #24]
 8004d46:	005a      	lsls	r2, r3, #1
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	685b      	ldr	r3, [r3, #4]
 8004d4c:	085b      	lsrs	r3, r3, #1
 8004d4e:	441a      	add	r2, r3
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	685b      	ldr	r3, [r3, #4]
 8004d54:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d58:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004d5a:	693b      	ldr	r3, [r7, #16]
 8004d5c:	2b0f      	cmp	r3, #15
 8004d5e:	d916      	bls.n	8004d8e <UART_SetConfig+0x2d2>
 8004d60:	693b      	ldr	r3, [r7, #16]
 8004d62:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004d66:	d212      	bcs.n	8004d8e <UART_SetConfig+0x2d2>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004d68:	693b      	ldr	r3, [r7, #16]
 8004d6a:	b29b      	uxth	r3, r3
 8004d6c:	f023 030f 	bic.w	r3, r3, #15
 8004d70:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004d72:	693b      	ldr	r3, [r7, #16]
 8004d74:	085b      	lsrs	r3, r3, #1
 8004d76:	b29b      	uxth	r3, r3
 8004d78:	f003 0307 	and.w	r3, r3, #7
 8004d7c:	b29a      	uxth	r2, r3
 8004d7e:	89fb      	ldrh	r3, [r7, #14]
 8004d80:	4313      	orrs	r3, r2
 8004d82:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	89fa      	ldrh	r2, [r7, #14]
 8004d8a:	60da      	str	r2, [r3, #12]
 8004d8c:	e05c      	b.n	8004e48 <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 8004d8e:	2301      	movs	r3, #1
 8004d90:	77bb      	strb	r3, [r7, #30]
 8004d92:	e059      	b.n	8004e48 <UART_SetConfig+0x38c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004d94:	7ffb      	ldrb	r3, [r7, #31]
 8004d96:	2b08      	cmp	r3, #8
 8004d98:	d835      	bhi.n	8004e06 <UART_SetConfig+0x34a>
 8004d9a:	a201      	add	r2, pc, #4	; (adr r2, 8004da0 <UART_SetConfig+0x2e4>)
 8004d9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004da0:	08004dc5 	.word	0x08004dc5
 8004da4:	08004dcd 	.word	0x08004dcd
 8004da8:	08004df1 	.word	0x08004df1
 8004dac:	08004e07 	.word	0x08004e07
 8004db0:	08004df7 	.word	0x08004df7
 8004db4:	08004e07 	.word	0x08004e07
 8004db8:	08004e07 	.word	0x08004e07
 8004dbc:	08004e07 	.word	0x08004e07
 8004dc0:	08004dff 	.word	0x08004dff
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004dc4:	f7fe fcf0 	bl	80037a8 <HAL_RCC_GetPCLK1Freq>
 8004dc8:	61b8      	str	r0, [r7, #24]
        break;
 8004dca:	e021      	b.n	8004e10 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004dcc:	f7fe fd0e 	bl	80037ec <HAL_RCC_GetPCLK2Freq>
 8004dd0:	61b8      	str	r0, [r7, #24]
        break;
 8004dd2:	e01d      	b.n	8004e10 <UART_SetConfig+0x354>
 8004dd4:	40013800 	.word	0x40013800
 8004dd8:	40021000 	.word	0x40021000
 8004ddc:	40004400 	.word	0x40004400
 8004de0:	40004800 	.word	0x40004800
 8004de4:	40004c00 	.word	0x40004c00
 8004de8:	40005000 	.word	0x40005000
 8004dec:	007a1200 	.word	0x007a1200
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004df0:	4b1b      	ldr	r3, [pc, #108]	; (8004e60 <UART_SetConfig+0x3a4>)
 8004df2:	61bb      	str	r3, [r7, #24]
        break;
 8004df4:	e00c      	b.n	8004e10 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004df6:	f7fe fc61 	bl	80036bc <HAL_RCC_GetSysClockFreq>
 8004dfa:	61b8      	str	r0, [r7, #24]
        break;
 8004dfc:	e008      	b.n	8004e10 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004dfe:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004e02:	61bb      	str	r3, [r7, #24]
        break;
 8004e04:	e004      	b.n	8004e10 <UART_SetConfig+0x354>
      default:
        pclk = 0U;
 8004e06:	2300      	movs	r3, #0
 8004e08:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8004e0a:	2301      	movs	r3, #1
 8004e0c:	77bb      	strb	r3, [r7, #30]
        break;
 8004e0e:	bf00      	nop
    }

    if (pclk != 0U)
 8004e10:	69bb      	ldr	r3, [r7, #24]
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	d018      	beq.n	8004e48 <UART_SetConfig+0x38c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	685b      	ldr	r3, [r3, #4]
 8004e1a:	085a      	lsrs	r2, r3, #1
 8004e1c:	69bb      	ldr	r3, [r7, #24]
 8004e1e:	441a      	add	r2, r3
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	685b      	ldr	r3, [r3, #4]
 8004e24:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e28:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004e2a:	693b      	ldr	r3, [r7, #16]
 8004e2c:	2b0f      	cmp	r3, #15
 8004e2e:	d909      	bls.n	8004e44 <UART_SetConfig+0x388>
 8004e30:	693b      	ldr	r3, [r7, #16]
 8004e32:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004e36:	d205      	bcs.n	8004e44 <UART_SetConfig+0x388>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004e38:	693b      	ldr	r3, [r7, #16]
 8004e3a:	b29a      	uxth	r2, r3
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	60da      	str	r2, [r3, #12]
 8004e42:	e001      	b.n	8004e48 <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 8004e44:	2301      	movs	r3, #1
 8004e46:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	2200      	movs	r2, #0
 8004e4c:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	2200      	movs	r2, #0
 8004e52:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8004e54:	7fbb      	ldrb	r3, [r7, #30]
}
 8004e56:	4618      	mov	r0, r3
 8004e58:	3720      	adds	r7, #32
 8004e5a:	46bd      	mov	sp, r7
 8004e5c:	bd80      	pop	{r7, pc}
 8004e5e:	bf00      	nop
 8004e60:	007a1200 	.word	0x007a1200

08004e64 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004e64:	b480      	push	{r7}
 8004e66:	b083      	sub	sp, #12
 8004e68:	af00      	add	r7, sp, #0
 8004e6a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e70:	f003 0301 	and.w	r3, r3, #1
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	d00a      	beq.n	8004e8e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	685b      	ldr	r3, [r3, #4]
 8004e7e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	430a      	orrs	r2, r1
 8004e8c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e92:	f003 0302 	and.w	r3, r3, #2
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d00a      	beq.n	8004eb0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	685b      	ldr	r3, [r3, #4]
 8004ea0:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	430a      	orrs	r2, r1
 8004eae:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004eb4:	f003 0304 	and.w	r3, r3, #4
 8004eb8:	2b00      	cmp	r3, #0
 8004eba:	d00a      	beq.n	8004ed2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	685b      	ldr	r3, [r3, #4]
 8004ec2:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	430a      	orrs	r2, r1
 8004ed0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ed6:	f003 0308 	and.w	r3, r3, #8
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	d00a      	beq.n	8004ef4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	685b      	ldr	r3, [r3, #4]
 8004ee4:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	430a      	orrs	r2, r1
 8004ef2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ef8:	f003 0310 	and.w	r3, r3, #16
 8004efc:	2b00      	cmp	r3, #0
 8004efe:	d00a      	beq.n	8004f16 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	689b      	ldr	r3, [r3, #8]
 8004f06:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	430a      	orrs	r2, r1
 8004f14:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f1a:	f003 0320 	and.w	r3, r3, #32
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	d00a      	beq.n	8004f38 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	689b      	ldr	r3, [r3, #8]
 8004f28:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	430a      	orrs	r2, r1
 8004f36:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f3c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004f40:	2b00      	cmp	r3, #0
 8004f42:	d01a      	beq.n	8004f7a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	685b      	ldr	r3, [r3, #4]
 8004f4a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	430a      	orrs	r2, r1
 8004f58:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f5e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004f62:	d10a      	bne.n	8004f7a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	685b      	ldr	r3, [r3, #4]
 8004f6a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	430a      	orrs	r2, r1
 8004f78:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f7e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004f82:	2b00      	cmp	r3, #0
 8004f84:	d00a      	beq.n	8004f9c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	685b      	ldr	r3, [r3, #4]
 8004f8c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	430a      	orrs	r2, r1
 8004f9a:	605a      	str	r2, [r3, #4]
  }
}
 8004f9c:	bf00      	nop
 8004f9e:	370c      	adds	r7, #12
 8004fa0:	46bd      	mov	sp, r7
 8004fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fa6:	4770      	bx	lr

08004fa8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004fa8:	b580      	push	{r7, lr}
 8004faa:	b098      	sub	sp, #96	; 0x60
 8004fac:	af02      	add	r7, sp, #8
 8004fae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	2200      	movs	r2, #0
 8004fb4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004fb8:	f7fc fc54 	bl	8001864 <HAL_GetTick>
 8004fbc:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	f003 0308 	and.w	r3, r3, #8
 8004fc8:	2b08      	cmp	r3, #8
 8004fca:	d12e      	bne.n	800502a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004fcc:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004fd0:	9300      	str	r3, [sp, #0]
 8004fd2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004fd4:	2200      	movs	r2, #0
 8004fd6:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8004fda:	6878      	ldr	r0, [r7, #4]
 8004fdc:	f000 f88c 	bl	80050f8 <UART_WaitOnFlagUntilTimeout>
 8004fe0:	4603      	mov	r3, r0
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	d021      	beq.n	800502a <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004fec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004fee:	e853 3f00 	ldrex	r3, [r3]
 8004ff2:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8004ff4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004ff6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004ffa:	653b      	str	r3, [r7, #80]	; 0x50
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	461a      	mov	r2, r3
 8005002:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005004:	647b      	str	r3, [r7, #68]	; 0x44
 8005006:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005008:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800500a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800500c:	e841 2300 	strex	r3, r2, [r1]
 8005010:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005012:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005014:	2b00      	cmp	r3, #0
 8005016:	d1e6      	bne.n	8004fe6 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	2220      	movs	r2, #32
 800501c:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	2200      	movs	r2, #0
 8005022:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005026:	2303      	movs	r3, #3
 8005028:	e062      	b.n	80050f0 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	f003 0304 	and.w	r3, r3, #4
 8005034:	2b04      	cmp	r3, #4
 8005036:	d149      	bne.n	80050cc <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005038:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800503c:	9300      	str	r3, [sp, #0]
 800503e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005040:	2200      	movs	r2, #0
 8005042:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8005046:	6878      	ldr	r0, [r7, #4]
 8005048:	f000 f856 	bl	80050f8 <UART_WaitOnFlagUntilTimeout>
 800504c:	4603      	mov	r3, r0
 800504e:	2b00      	cmp	r3, #0
 8005050:	d03c      	beq.n	80050cc <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005058:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800505a:	e853 3f00 	ldrex	r3, [r3]
 800505e:	623b      	str	r3, [r7, #32]
   return(result);
 8005060:	6a3b      	ldr	r3, [r7, #32]
 8005062:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005066:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	461a      	mov	r2, r3
 800506e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005070:	633b      	str	r3, [r7, #48]	; 0x30
 8005072:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005074:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005076:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005078:	e841 2300 	strex	r3, r2, [r1]
 800507c:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800507e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005080:	2b00      	cmp	r3, #0
 8005082:	d1e6      	bne.n	8005052 <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	3308      	adds	r3, #8
 800508a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800508c:	693b      	ldr	r3, [r7, #16]
 800508e:	e853 3f00 	ldrex	r3, [r3]
 8005092:	60fb      	str	r3, [r7, #12]
   return(result);
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	f023 0301 	bic.w	r3, r3, #1
 800509a:	64bb      	str	r3, [r7, #72]	; 0x48
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	3308      	adds	r3, #8
 80050a2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80050a4:	61fa      	str	r2, [r7, #28]
 80050a6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050a8:	69b9      	ldr	r1, [r7, #24]
 80050aa:	69fa      	ldr	r2, [r7, #28]
 80050ac:	e841 2300 	strex	r3, r2, [r1]
 80050b0:	617b      	str	r3, [r7, #20]
   return(result);
 80050b2:	697b      	ldr	r3, [r7, #20]
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	d1e5      	bne.n	8005084 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	2220      	movs	r2, #32
 80050bc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	2200      	movs	r2, #0
 80050c4:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80050c8:	2303      	movs	r3, #3
 80050ca:	e011      	b.n	80050f0 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	2220      	movs	r2, #32
 80050d0:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	2220      	movs	r2, #32
 80050d6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	2200      	movs	r2, #0
 80050de:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	2200      	movs	r2, #0
 80050e4:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	2200      	movs	r2, #0
 80050ea:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 80050ee:	2300      	movs	r3, #0
}
 80050f0:	4618      	mov	r0, r3
 80050f2:	3758      	adds	r7, #88	; 0x58
 80050f4:	46bd      	mov	sp, r7
 80050f6:	bd80      	pop	{r7, pc}

080050f8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80050f8:	b580      	push	{r7, lr}
 80050fa:	b084      	sub	sp, #16
 80050fc:	af00      	add	r7, sp, #0
 80050fe:	60f8      	str	r0, [r7, #12]
 8005100:	60b9      	str	r1, [r7, #8]
 8005102:	603b      	str	r3, [r7, #0]
 8005104:	4613      	mov	r3, r2
 8005106:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005108:	e049      	b.n	800519e <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800510a:	69bb      	ldr	r3, [r7, #24]
 800510c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005110:	d045      	beq.n	800519e <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005112:	f7fc fba7 	bl	8001864 <HAL_GetTick>
 8005116:	4602      	mov	r2, r0
 8005118:	683b      	ldr	r3, [r7, #0]
 800511a:	1ad3      	subs	r3, r2, r3
 800511c:	69ba      	ldr	r2, [r7, #24]
 800511e:	429a      	cmp	r2, r3
 8005120:	d302      	bcc.n	8005128 <UART_WaitOnFlagUntilTimeout+0x30>
 8005122:	69bb      	ldr	r3, [r7, #24]
 8005124:	2b00      	cmp	r3, #0
 8005126:	d101      	bne.n	800512c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005128:	2303      	movs	r3, #3
 800512a:	e048      	b.n	80051be <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	f003 0304 	and.w	r3, r3, #4
 8005136:	2b00      	cmp	r3, #0
 8005138:	d031      	beq.n	800519e <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	69db      	ldr	r3, [r3, #28]
 8005140:	f003 0308 	and.w	r3, r3, #8
 8005144:	2b08      	cmp	r3, #8
 8005146:	d110      	bne.n	800516a <UART_WaitOnFlagUntilTimeout+0x72>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	2208      	movs	r2, #8
 800514e:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 8005150:	68f8      	ldr	r0, [r7, #12]
 8005152:	f000 f838 	bl	80051c6 <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	2208      	movs	r2, #8
 800515a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	2200      	movs	r2, #0
 8005162:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

           return HAL_ERROR;
 8005166:	2301      	movs	r3, #1
 8005168:	e029      	b.n	80051be <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	69db      	ldr	r3, [r3, #28]
 8005170:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005174:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005178:	d111      	bne.n	800519e <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005182:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005184:	68f8      	ldr	r0, [r7, #12]
 8005186:	f000 f81e 	bl	80051c6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	2220      	movs	r2, #32
 800518e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	2200      	movs	r2, #0
 8005196:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 800519a:	2303      	movs	r3, #3
 800519c:	e00f      	b.n	80051be <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	69da      	ldr	r2, [r3, #28]
 80051a4:	68bb      	ldr	r3, [r7, #8]
 80051a6:	4013      	ands	r3, r2
 80051a8:	68ba      	ldr	r2, [r7, #8]
 80051aa:	429a      	cmp	r2, r3
 80051ac:	bf0c      	ite	eq
 80051ae:	2301      	moveq	r3, #1
 80051b0:	2300      	movne	r3, #0
 80051b2:	b2db      	uxtb	r3, r3
 80051b4:	461a      	mov	r2, r3
 80051b6:	79fb      	ldrb	r3, [r7, #7]
 80051b8:	429a      	cmp	r2, r3
 80051ba:	d0a6      	beq.n	800510a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80051bc:	2300      	movs	r3, #0
}
 80051be:	4618      	mov	r0, r3
 80051c0:	3710      	adds	r7, #16
 80051c2:	46bd      	mov	sp, r7
 80051c4:	bd80      	pop	{r7, pc}

080051c6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80051c6:	b480      	push	{r7}
 80051c8:	b095      	sub	sp, #84	; 0x54
 80051ca:	af00      	add	r7, sp, #0
 80051cc:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051d4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80051d6:	e853 3f00 	ldrex	r3, [r3]
 80051da:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80051dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80051de:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80051e2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	461a      	mov	r2, r3
 80051ea:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80051ec:	643b      	str	r3, [r7, #64]	; 0x40
 80051ee:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80051f0:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80051f2:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80051f4:	e841 2300 	strex	r3, r2, [r1]
 80051f8:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80051fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	d1e6      	bne.n	80051ce <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	3308      	adds	r3, #8
 8005206:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005208:	6a3b      	ldr	r3, [r7, #32]
 800520a:	e853 3f00 	ldrex	r3, [r3]
 800520e:	61fb      	str	r3, [r7, #28]
   return(result);
 8005210:	69fb      	ldr	r3, [r7, #28]
 8005212:	f023 0301 	bic.w	r3, r3, #1
 8005216:	64bb      	str	r3, [r7, #72]	; 0x48
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	3308      	adds	r3, #8
 800521e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005220:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005222:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005224:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005226:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005228:	e841 2300 	strex	r3, r2, [r1]
 800522c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800522e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005230:	2b00      	cmp	r3, #0
 8005232:	d1e5      	bne.n	8005200 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005238:	2b01      	cmp	r3, #1
 800523a:	d118      	bne.n	800526e <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	e853 3f00 	ldrex	r3, [r3]
 8005248:	60bb      	str	r3, [r7, #8]
   return(result);
 800524a:	68bb      	ldr	r3, [r7, #8]
 800524c:	f023 0310 	bic.w	r3, r3, #16
 8005250:	647b      	str	r3, [r7, #68]	; 0x44
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	461a      	mov	r2, r3
 8005258:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800525a:	61bb      	str	r3, [r7, #24]
 800525c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800525e:	6979      	ldr	r1, [r7, #20]
 8005260:	69ba      	ldr	r2, [r7, #24]
 8005262:	e841 2300 	strex	r3, r2, [r1]
 8005266:	613b      	str	r3, [r7, #16]
   return(result);
 8005268:	693b      	ldr	r3, [r7, #16]
 800526a:	2b00      	cmp	r3, #0
 800526c:	d1e6      	bne.n	800523c <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	2220      	movs	r2, #32
 8005272:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	2200      	movs	r2, #0
 800527a:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	2200      	movs	r2, #0
 8005280:	669a      	str	r2, [r3, #104]	; 0x68
}
 8005282:	bf00      	nop
 8005284:	3754      	adds	r7, #84	; 0x54
 8005286:	46bd      	mov	sp, r7
 8005288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800528c:	4770      	bx	lr

0800528e <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800528e:	b580      	push	{r7, lr}
 8005290:	b084      	sub	sp, #16
 8005292:	af00      	add	r7, sp, #0
 8005294:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800529a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	2200      	movs	r2, #0
 80052a0:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	2200      	movs	r2, #0
 80052a8:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80052ac:	68f8      	ldr	r0, [r7, #12]
 80052ae:	f7ff fbef 	bl	8004a90 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80052b2:	bf00      	nop
 80052b4:	3710      	adds	r7, #16
 80052b6:	46bd      	mov	sp, r7
 80052b8:	bd80      	pop	{r7, pc}

080052ba <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80052ba:	b580      	push	{r7, lr}
 80052bc:	b088      	sub	sp, #32
 80052be:	af00      	add	r7, sp, #0
 80052c0:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	e853 3f00 	ldrex	r3, [r3]
 80052ce:	60bb      	str	r3, [r7, #8]
   return(result);
 80052d0:	68bb      	ldr	r3, [r7, #8]
 80052d2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80052d6:	61fb      	str	r3, [r7, #28]
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	461a      	mov	r2, r3
 80052de:	69fb      	ldr	r3, [r7, #28]
 80052e0:	61bb      	str	r3, [r7, #24]
 80052e2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052e4:	6979      	ldr	r1, [r7, #20]
 80052e6:	69ba      	ldr	r2, [r7, #24]
 80052e8:	e841 2300 	strex	r3, r2, [r1]
 80052ec:	613b      	str	r3, [r7, #16]
   return(result);
 80052ee:	693b      	ldr	r3, [r7, #16]
 80052f0:	2b00      	cmp	r3, #0
 80052f2:	d1e6      	bne.n	80052c2 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	2220      	movs	r2, #32
 80052f8:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	2200      	movs	r2, #0
 80052fe:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005300:	6878      	ldr	r0, [r7, #4]
 8005302:	f7ff fbbb 	bl	8004a7c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005306:	bf00      	nop
 8005308:	3720      	adds	r7, #32
 800530a:	46bd      	mov	sp, r7
 800530c:	bd80      	pop	{r7, pc}

0800530e <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800530e:	b480      	push	{r7}
 8005310:	b083      	sub	sp, #12
 8005312:	af00      	add	r7, sp, #0
 8005314:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8005316:	bf00      	nop
 8005318:	370c      	adds	r7, #12
 800531a:	46bd      	mov	sp, r7
 800531c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005320:	4770      	bx	lr

08005322 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8005322:	b480      	push	{r7}
 8005324:	b085      	sub	sp, #20
 8005326:	af00      	add	r7, sp, #0
 8005328:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800532a:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 800532e:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8005336:	b29a      	uxth	r2, r3
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	b29b      	uxth	r3, r3
 800533c:	43db      	mvns	r3, r3
 800533e:	b29b      	uxth	r3, r3
 8005340:	4013      	ands	r3, r2
 8005342:	b29a      	uxth	r2, r3
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 800534a:	2300      	movs	r3, #0
}
 800534c:	4618      	mov	r0, r3
 800534e:	3714      	adds	r7, #20
 8005350:	46bd      	mov	sp, r7
 8005352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005356:	4770      	bx	lr

08005358 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8005358:	b084      	sub	sp, #16
 800535a:	b480      	push	{r7}
 800535c:	b083      	sub	sp, #12
 800535e:	af00      	add	r7, sp, #0
 8005360:	6078      	str	r0, [r7, #4]
 8005362:	f107 0014 	add.w	r0, r7, #20
 8005366:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	2201      	movs	r2, #1
 800536e:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	2200      	movs	r2, #0
 8005376:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	2200      	movs	r2, #0
 800537e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	2200      	movs	r2, #0
 8005386:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 800538a:	2300      	movs	r3, #0
}
 800538c:	4618      	mov	r0, r3
 800538e:	370c      	adds	r7, #12
 8005390:	46bd      	mov	sp, r7
 8005392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005396:	b004      	add	sp, #16
 8005398:	4770      	bx	lr
	...

0800539c <__errno>:
 800539c:	4b01      	ldr	r3, [pc, #4]	; (80053a4 <__errno+0x8>)
 800539e:	6818      	ldr	r0, [r3, #0]
 80053a0:	4770      	bx	lr
 80053a2:	bf00      	nop
 80053a4:	20000018 	.word	0x20000018

080053a8 <__libc_init_array>:
 80053a8:	b570      	push	{r4, r5, r6, lr}
 80053aa:	4d0d      	ldr	r5, [pc, #52]	; (80053e0 <__libc_init_array+0x38>)
 80053ac:	4c0d      	ldr	r4, [pc, #52]	; (80053e4 <__libc_init_array+0x3c>)
 80053ae:	1b64      	subs	r4, r4, r5
 80053b0:	10a4      	asrs	r4, r4, #2
 80053b2:	2600      	movs	r6, #0
 80053b4:	42a6      	cmp	r6, r4
 80053b6:	d109      	bne.n	80053cc <__libc_init_array+0x24>
 80053b8:	4d0b      	ldr	r5, [pc, #44]	; (80053e8 <__libc_init_array+0x40>)
 80053ba:	4c0c      	ldr	r4, [pc, #48]	; (80053ec <__libc_init_array+0x44>)
 80053bc:	f000 fc8e 	bl	8005cdc <_init>
 80053c0:	1b64      	subs	r4, r4, r5
 80053c2:	10a4      	asrs	r4, r4, #2
 80053c4:	2600      	movs	r6, #0
 80053c6:	42a6      	cmp	r6, r4
 80053c8:	d105      	bne.n	80053d6 <__libc_init_array+0x2e>
 80053ca:	bd70      	pop	{r4, r5, r6, pc}
 80053cc:	f855 3b04 	ldr.w	r3, [r5], #4
 80053d0:	4798      	blx	r3
 80053d2:	3601      	adds	r6, #1
 80053d4:	e7ee      	b.n	80053b4 <__libc_init_array+0xc>
 80053d6:	f855 3b04 	ldr.w	r3, [r5], #4
 80053da:	4798      	blx	r3
 80053dc:	3601      	adds	r6, #1
 80053de:	e7f2      	b.n	80053c6 <__libc_init_array+0x1e>
 80053e0:	08005e5c 	.word	0x08005e5c
 80053e4:	08005e5c 	.word	0x08005e5c
 80053e8:	08005e5c 	.word	0x08005e5c
 80053ec:	08005e60 	.word	0x08005e60

080053f0 <memset>:
 80053f0:	4402      	add	r2, r0
 80053f2:	4603      	mov	r3, r0
 80053f4:	4293      	cmp	r3, r2
 80053f6:	d100      	bne.n	80053fa <memset+0xa>
 80053f8:	4770      	bx	lr
 80053fa:	f803 1b01 	strb.w	r1, [r3], #1
 80053fe:	e7f9      	b.n	80053f4 <memset+0x4>

08005400 <siprintf>:
 8005400:	b40e      	push	{r1, r2, r3}
 8005402:	b500      	push	{lr}
 8005404:	b09c      	sub	sp, #112	; 0x70
 8005406:	ab1d      	add	r3, sp, #116	; 0x74
 8005408:	9002      	str	r0, [sp, #8]
 800540a:	9006      	str	r0, [sp, #24]
 800540c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8005410:	4809      	ldr	r0, [pc, #36]	; (8005438 <siprintf+0x38>)
 8005412:	9107      	str	r1, [sp, #28]
 8005414:	9104      	str	r1, [sp, #16]
 8005416:	4909      	ldr	r1, [pc, #36]	; (800543c <siprintf+0x3c>)
 8005418:	f853 2b04 	ldr.w	r2, [r3], #4
 800541c:	9105      	str	r1, [sp, #20]
 800541e:	6800      	ldr	r0, [r0, #0]
 8005420:	9301      	str	r3, [sp, #4]
 8005422:	a902      	add	r1, sp, #8
 8005424:	f000 f868 	bl	80054f8 <_svfiprintf_r>
 8005428:	9b02      	ldr	r3, [sp, #8]
 800542a:	2200      	movs	r2, #0
 800542c:	701a      	strb	r2, [r3, #0]
 800542e:	b01c      	add	sp, #112	; 0x70
 8005430:	f85d eb04 	ldr.w	lr, [sp], #4
 8005434:	b003      	add	sp, #12
 8005436:	4770      	bx	lr
 8005438:	20000018 	.word	0x20000018
 800543c:	ffff0208 	.word	0xffff0208

08005440 <__ssputs_r>:
 8005440:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005444:	688e      	ldr	r6, [r1, #8]
 8005446:	429e      	cmp	r6, r3
 8005448:	4682      	mov	sl, r0
 800544a:	460c      	mov	r4, r1
 800544c:	4690      	mov	r8, r2
 800544e:	461f      	mov	r7, r3
 8005450:	d838      	bhi.n	80054c4 <__ssputs_r+0x84>
 8005452:	898a      	ldrh	r2, [r1, #12]
 8005454:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8005458:	d032      	beq.n	80054c0 <__ssputs_r+0x80>
 800545a:	6825      	ldr	r5, [r4, #0]
 800545c:	6909      	ldr	r1, [r1, #16]
 800545e:	eba5 0901 	sub.w	r9, r5, r1
 8005462:	6965      	ldr	r5, [r4, #20]
 8005464:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005468:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800546c:	3301      	adds	r3, #1
 800546e:	444b      	add	r3, r9
 8005470:	106d      	asrs	r5, r5, #1
 8005472:	429d      	cmp	r5, r3
 8005474:	bf38      	it	cc
 8005476:	461d      	movcc	r5, r3
 8005478:	0553      	lsls	r3, r2, #21
 800547a:	d531      	bpl.n	80054e0 <__ssputs_r+0xa0>
 800547c:	4629      	mov	r1, r5
 800547e:	f000 fb63 	bl	8005b48 <_malloc_r>
 8005482:	4606      	mov	r6, r0
 8005484:	b950      	cbnz	r0, 800549c <__ssputs_r+0x5c>
 8005486:	230c      	movs	r3, #12
 8005488:	f8ca 3000 	str.w	r3, [sl]
 800548c:	89a3      	ldrh	r3, [r4, #12]
 800548e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005492:	81a3      	strh	r3, [r4, #12]
 8005494:	f04f 30ff 	mov.w	r0, #4294967295
 8005498:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800549c:	6921      	ldr	r1, [r4, #16]
 800549e:	464a      	mov	r2, r9
 80054a0:	f000 fabe 	bl	8005a20 <memcpy>
 80054a4:	89a3      	ldrh	r3, [r4, #12]
 80054a6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80054aa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80054ae:	81a3      	strh	r3, [r4, #12]
 80054b0:	6126      	str	r6, [r4, #16]
 80054b2:	6165      	str	r5, [r4, #20]
 80054b4:	444e      	add	r6, r9
 80054b6:	eba5 0509 	sub.w	r5, r5, r9
 80054ba:	6026      	str	r6, [r4, #0]
 80054bc:	60a5      	str	r5, [r4, #8]
 80054be:	463e      	mov	r6, r7
 80054c0:	42be      	cmp	r6, r7
 80054c2:	d900      	bls.n	80054c6 <__ssputs_r+0x86>
 80054c4:	463e      	mov	r6, r7
 80054c6:	6820      	ldr	r0, [r4, #0]
 80054c8:	4632      	mov	r2, r6
 80054ca:	4641      	mov	r1, r8
 80054cc:	f000 fab6 	bl	8005a3c <memmove>
 80054d0:	68a3      	ldr	r3, [r4, #8]
 80054d2:	1b9b      	subs	r3, r3, r6
 80054d4:	60a3      	str	r3, [r4, #8]
 80054d6:	6823      	ldr	r3, [r4, #0]
 80054d8:	4433      	add	r3, r6
 80054da:	6023      	str	r3, [r4, #0]
 80054dc:	2000      	movs	r0, #0
 80054de:	e7db      	b.n	8005498 <__ssputs_r+0x58>
 80054e0:	462a      	mov	r2, r5
 80054e2:	f000 fba5 	bl	8005c30 <_realloc_r>
 80054e6:	4606      	mov	r6, r0
 80054e8:	2800      	cmp	r0, #0
 80054ea:	d1e1      	bne.n	80054b0 <__ssputs_r+0x70>
 80054ec:	6921      	ldr	r1, [r4, #16]
 80054ee:	4650      	mov	r0, sl
 80054f0:	f000 fabe 	bl	8005a70 <_free_r>
 80054f4:	e7c7      	b.n	8005486 <__ssputs_r+0x46>
	...

080054f8 <_svfiprintf_r>:
 80054f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80054fc:	4698      	mov	r8, r3
 80054fe:	898b      	ldrh	r3, [r1, #12]
 8005500:	061b      	lsls	r3, r3, #24
 8005502:	b09d      	sub	sp, #116	; 0x74
 8005504:	4607      	mov	r7, r0
 8005506:	460d      	mov	r5, r1
 8005508:	4614      	mov	r4, r2
 800550a:	d50e      	bpl.n	800552a <_svfiprintf_r+0x32>
 800550c:	690b      	ldr	r3, [r1, #16]
 800550e:	b963      	cbnz	r3, 800552a <_svfiprintf_r+0x32>
 8005510:	2140      	movs	r1, #64	; 0x40
 8005512:	f000 fb19 	bl	8005b48 <_malloc_r>
 8005516:	6028      	str	r0, [r5, #0]
 8005518:	6128      	str	r0, [r5, #16]
 800551a:	b920      	cbnz	r0, 8005526 <_svfiprintf_r+0x2e>
 800551c:	230c      	movs	r3, #12
 800551e:	603b      	str	r3, [r7, #0]
 8005520:	f04f 30ff 	mov.w	r0, #4294967295
 8005524:	e0d1      	b.n	80056ca <_svfiprintf_r+0x1d2>
 8005526:	2340      	movs	r3, #64	; 0x40
 8005528:	616b      	str	r3, [r5, #20]
 800552a:	2300      	movs	r3, #0
 800552c:	9309      	str	r3, [sp, #36]	; 0x24
 800552e:	2320      	movs	r3, #32
 8005530:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005534:	f8cd 800c 	str.w	r8, [sp, #12]
 8005538:	2330      	movs	r3, #48	; 0x30
 800553a:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80056e4 <_svfiprintf_r+0x1ec>
 800553e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005542:	f04f 0901 	mov.w	r9, #1
 8005546:	4623      	mov	r3, r4
 8005548:	469a      	mov	sl, r3
 800554a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800554e:	b10a      	cbz	r2, 8005554 <_svfiprintf_r+0x5c>
 8005550:	2a25      	cmp	r2, #37	; 0x25
 8005552:	d1f9      	bne.n	8005548 <_svfiprintf_r+0x50>
 8005554:	ebba 0b04 	subs.w	fp, sl, r4
 8005558:	d00b      	beq.n	8005572 <_svfiprintf_r+0x7a>
 800555a:	465b      	mov	r3, fp
 800555c:	4622      	mov	r2, r4
 800555e:	4629      	mov	r1, r5
 8005560:	4638      	mov	r0, r7
 8005562:	f7ff ff6d 	bl	8005440 <__ssputs_r>
 8005566:	3001      	adds	r0, #1
 8005568:	f000 80aa 	beq.w	80056c0 <_svfiprintf_r+0x1c8>
 800556c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800556e:	445a      	add	r2, fp
 8005570:	9209      	str	r2, [sp, #36]	; 0x24
 8005572:	f89a 3000 	ldrb.w	r3, [sl]
 8005576:	2b00      	cmp	r3, #0
 8005578:	f000 80a2 	beq.w	80056c0 <_svfiprintf_r+0x1c8>
 800557c:	2300      	movs	r3, #0
 800557e:	f04f 32ff 	mov.w	r2, #4294967295
 8005582:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005586:	f10a 0a01 	add.w	sl, sl, #1
 800558a:	9304      	str	r3, [sp, #16]
 800558c:	9307      	str	r3, [sp, #28]
 800558e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005592:	931a      	str	r3, [sp, #104]	; 0x68
 8005594:	4654      	mov	r4, sl
 8005596:	2205      	movs	r2, #5
 8005598:	f814 1b01 	ldrb.w	r1, [r4], #1
 800559c:	4851      	ldr	r0, [pc, #324]	; (80056e4 <_svfiprintf_r+0x1ec>)
 800559e:	f7fa fe1f 	bl	80001e0 <memchr>
 80055a2:	9a04      	ldr	r2, [sp, #16]
 80055a4:	b9d8      	cbnz	r0, 80055de <_svfiprintf_r+0xe6>
 80055a6:	06d0      	lsls	r0, r2, #27
 80055a8:	bf44      	itt	mi
 80055aa:	2320      	movmi	r3, #32
 80055ac:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80055b0:	0711      	lsls	r1, r2, #28
 80055b2:	bf44      	itt	mi
 80055b4:	232b      	movmi	r3, #43	; 0x2b
 80055b6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80055ba:	f89a 3000 	ldrb.w	r3, [sl]
 80055be:	2b2a      	cmp	r3, #42	; 0x2a
 80055c0:	d015      	beq.n	80055ee <_svfiprintf_r+0xf6>
 80055c2:	9a07      	ldr	r2, [sp, #28]
 80055c4:	4654      	mov	r4, sl
 80055c6:	2000      	movs	r0, #0
 80055c8:	f04f 0c0a 	mov.w	ip, #10
 80055cc:	4621      	mov	r1, r4
 80055ce:	f811 3b01 	ldrb.w	r3, [r1], #1
 80055d2:	3b30      	subs	r3, #48	; 0x30
 80055d4:	2b09      	cmp	r3, #9
 80055d6:	d94e      	bls.n	8005676 <_svfiprintf_r+0x17e>
 80055d8:	b1b0      	cbz	r0, 8005608 <_svfiprintf_r+0x110>
 80055da:	9207      	str	r2, [sp, #28]
 80055dc:	e014      	b.n	8005608 <_svfiprintf_r+0x110>
 80055de:	eba0 0308 	sub.w	r3, r0, r8
 80055e2:	fa09 f303 	lsl.w	r3, r9, r3
 80055e6:	4313      	orrs	r3, r2
 80055e8:	9304      	str	r3, [sp, #16]
 80055ea:	46a2      	mov	sl, r4
 80055ec:	e7d2      	b.n	8005594 <_svfiprintf_r+0x9c>
 80055ee:	9b03      	ldr	r3, [sp, #12]
 80055f0:	1d19      	adds	r1, r3, #4
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	9103      	str	r1, [sp, #12]
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	bfbb      	ittet	lt
 80055fa:	425b      	neglt	r3, r3
 80055fc:	f042 0202 	orrlt.w	r2, r2, #2
 8005600:	9307      	strge	r3, [sp, #28]
 8005602:	9307      	strlt	r3, [sp, #28]
 8005604:	bfb8      	it	lt
 8005606:	9204      	strlt	r2, [sp, #16]
 8005608:	7823      	ldrb	r3, [r4, #0]
 800560a:	2b2e      	cmp	r3, #46	; 0x2e
 800560c:	d10c      	bne.n	8005628 <_svfiprintf_r+0x130>
 800560e:	7863      	ldrb	r3, [r4, #1]
 8005610:	2b2a      	cmp	r3, #42	; 0x2a
 8005612:	d135      	bne.n	8005680 <_svfiprintf_r+0x188>
 8005614:	9b03      	ldr	r3, [sp, #12]
 8005616:	1d1a      	adds	r2, r3, #4
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	9203      	str	r2, [sp, #12]
 800561c:	2b00      	cmp	r3, #0
 800561e:	bfb8      	it	lt
 8005620:	f04f 33ff 	movlt.w	r3, #4294967295
 8005624:	3402      	adds	r4, #2
 8005626:	9305      	str	r3, [sp, #20]
 8005628:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80056f4 <_svfiprintf_r+0x1fc>
 800562c:	7821      	ldrb	r1, [r4, #0]
 800562e:	2203      	movs	r2, #3
 8005630:	4650      	mov	r0, sl
 8005632:	f7fa fdd5 	bl	80001e0 <memchr>
 8005636:	b140      	cbz	r0, 800564a <_svfiprintf_r+0x152>
 8005638:	2340      	movs	r3, #64	; 0x40
 800563a:	eba0 000a 	sub.w	r0, r0, sl
 800563e:	fa03 f000 	lsl.w	r0, r3, r0
 8005642:	9b04      	ldr	r3, [sp, #16]
 8005644:	4303      	orrs	r3, r0
 8005646:	3401      	adds	r4, #1
 8005648:	9304      	str	r3, [sp, #16]
 800564a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800564e:	4826      	ldr	r0, [pc, #152]	; (80056e8 <_svfiprintf_r+0x1f0>)
 8005650:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005654:	2206      	movs	r2, #6
 8005656:	f7fa fdc3 	bl	80001e0 <memchr>
 800565a:	2800      	cmp	r0, #0
 800565c:	d038      	beq.n	80056d0 <_svfiprintf_r+0x1d8>
 800565e:	4b23      	ldr	r3, [pc, #140]	; (80056ec <_svfiprintf_r+0x1f4>)
 8005660:	bb1b      	cbnz	r3, 80056aa <_svfiprintf_r+0x1b2>
 8005662:	9b03      	ldr	r3, [sp, #12]
 8005664:	3307      	adds	r3, #7
 8005666:	f023 0307 	bic.w	r3, r3, #7
 800566a:	3308      	adds	r3, #8
 800566c:	9303      	str	r3, [sp, #12]
 800566e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005670:	4433      	add	r3, r6
 8005672:	9309      	str	r3, [sp, #36]	; 0x24
 8005674:	e767      	b.n	8005546 <_svfiprintf_r+0x4e>
 8005676:	fb0c 3202 	mla	r2, ip, r2, r3
 800567a:	460c      	mov	r4, r1
 800567c:	2001      	movs	r0, #1
 800567e:	e7a5      	b.n	80055cc <_svfiprintf_r+0xd4>
 8005680:	2300      	movs	r3, #0
 8005682:	3401      	adds	r4, #1
 8005684:	9305      	str	r3, [sp, #20]
 8005686:	4619      	mov	r1, r3
 8005688:	f04f 0c0a 	mov.w	ip, #10
 800568c:	4620      	mov	r0, r4
 800568e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005692:	3a30      	subs	r2, #48	; 0x30
 8005694:	2a09      	cmp	r2, #9
 8005696:	d903      	bls.n	80056a0 <_svfiprintf_r+0x1a8>
 8005698:	2b00      	cmp	r3, #0
 800569a:	d0c5      	beq.n	8005628 <_svfiprintf_r+0x130>
 800569c:	9105      	str	r1, [sp, #20]
 800569e:	e7c3      	b.n	8005628 <_svfiprintf_r+0x130>
 80056a0:	fb0c 2101 	mla	r1, ip, r1, r2
 80056a4:	4604      	mov	r4, r0
 80056a6:	2301      	movs	r3, #1
 80056a8:	e7f0      	b.n	800568c <_svfiprintf_r+0x194>
 80056aa:	ab03      	add	r3, sp, #12
 80056ac:	9300      	str	r3, [sp, #0]
 80056ae:	462a      	mov	r2, r5
 80056b0:	4b0f      	ldr	r3, [pc, #60]	; (80056f0 <_svfiprintf_r+0x1f8>)
 80056b2:	a904      	add	r1, sp, #16
 80056b4:	4638      	mov	r0, r7
 80056b6:	f3af 8000 	nop.w
 80056ba:	1c42      	adds	r2, r0, #1
 80056bc:	4606      	mov	r6, r0
 80056be:	d1d6      	bne.n	800566e <_svfiprintf_r+0x176>
 80056c0:	89ab      	ldrh	r3, [r5, #12]
 80056c2:	065b      	lsls	r3, r3, #25
 80056c4:	f53f af2c 	bmi.w	8005520 <_svfiprintf_r+0x28>
 80056c8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80056ca:	b01d      	add	sp, #116	; 0x74
 80056cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80056d0:	ab03      	add	r3, sp, #12
 80056d2:	9300      	str	r3, [sp, #0]
 80056d4:	462a      	mov	r2, r5
 80056d6:	4b06      	ldr	r3, [pc, #24]	; (80056f0 <_svfiprintf_r+0x1f8>)
 80056d8:	a904      	add	r1, sp, #16
 80056da:	4638      	mov	r0, r7
 80056dc:	f000 f87a 	bl	80057d4 <_printf_i>
 80056e0:	e7eb      	b.n	80056ba <_svfiprintf_r+0x1c2>
 80056e2:	bf00      	nop
 80056e4:	08005e28 	.word	0x08005e28
 80056e8:	08005e32 	.word	0x08005e32
 80056ec:	00000000 	.word	0x00000000
 80056f0:	08005441 	.word	0x08005441
 80056f4:	08005e2e 	.word	0x08005e2e

080056f8 <_printf_common>:
 80056f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80056fc:	4616      	mov	r6, r2
 80056fe:	4699      	mov	r9, r3
 8005700:	688a      	ldr	r2, [r1, #8]
 8005702:	690b      	ldr	r3, [r1, #16]
 8005704:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005708:	4293      	cmp	r3, r2
 800570a:	bfb8      	it	lt
 800570c:	4613      	movlt	r3, r2
 800570e:	6033      	str	r3, [r6, #0]
 8005710:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005714:	4607      	mov	r7, r0
 8005716:	460c      	mov	r4, r1
 8005718:	b10a      	cbz	r2, 800571e <_printf_common+0x26>
 800571a:	3301      	adds	r3, #1
 800571c:	6033      	str	r3, [r6, #0]
 800571e:	6823      	ldr	r3, [r4, #0]
 8005720:	0699      	lsls	r1, r3, #26
 8005722:	bf42      	ittt	mi
 8005724:	6833      	ldrmi	r3, [r6, #0]
 8005726:	3302      	addmi	r3, #2
 8005728:	6033      	strmi	r3, [r6, #0]
 800572a:	6825      	ldr	r5, [r4, #0]
 800572c:	f015 0506 	ands.w	r5, r5, #6
 8005730:	d106      	bne.n	8005740 <_printf_common+0x48>
 8005732:	f104 0a19 	add.w	sl, r4, #25
 8005736:	68e3      	ldr	r3, [r4, #12]
 8005738:	6832      	ldr	r2, [r6, #0]
 800573a:	1a9b      	subs	r3, r3, r2
 800573c:	42ab      	cmp	r3, r5
 800573e:	dc26      	bgt.n	800578e <_printf_common+0x96>
 8005740:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005744:	1e13      	subs	r3, r2, #0
 8005746:	6822      	ldr	r2, [r4, #0]
 8005748:	bf18      	it	ne
 800574a:	2301      	movne	r3, #1
 800574c:	0692      	lsls	r2, r2, #26
 800574e:	d42b      	bmi.n	80057a8 <_printf_common+0xb0>
 8005750:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005754:	4649      	mov	r1, r9
 8005756:	4638      	mov	r0, r7
 8005758:	47c0      	blx	r8
 800575a:	3001      	adds	r0, #1
 800575c:	d01e      	beq.n	800579c <_printf_common+0xa4>
 800575e:	6823      	ldr	r3, [r4, #0]
 8005760:	68e5      	ldr	r5, [r4, #12]
 8005762:	6832      	ldr	r2, [r6, #0]
 8005764:	f003 0306 	and.w	r3, r3, #6
 8005768:	2b04      	cmp	r3, #4
 800576a:	bf08      	it	eq
 800576c:	1aad      	subeq	r5, r5, r2
 800576e:	68a3      	ldr	r3, [r4, #8]
 8005770:	6922      	ldr	r2, [r4, #16]
 8005772:	bf0c      	ite	eq
 8005774:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005778:	2500      	movne	r5, #0
 800577a:	4293      	cmp	r3, r2
 800577c:	bfc4      	itt	gt
 800577e:	1a9b      	subgt	r3, r3, r2
 8005780:	18ed      	addgt	r5, r5, r3
 8005782:	2600      	movs	r6, #0
 8005784:	341a      	adds	r4, #26
 8005786:	42b5      	cmp	r5, r6
 8005788:	d11a      	bne.n	80057c0 <_printf_common+0xc8>
 800578a:	2000      	movs	r0, #0
 800578c:	e008      	b.n	80057a0 <_printf_common+0xa8>
 800578e:	2301      	movs	r3, #1
 8005790:	4652      	mov	r2, sl
 8005792:	4649      	mov	r1, r9
 8005794:	4638      	mov	r0, r7
 8005796:	47c0      	blx	r8
 8005798:	3001      	adds	r0, #1
 800579a:	d103      	bne.n	80057a4 <_printf_common+0xac>
 800579c:	f04f 30ff 	mov.w	r0, #4294967295
 80057a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80057a4:	3501      	adds	r5, #1
 80057a6:	e7c6      	b.n	8005736 <_printf_common+0x3e>
 80057a8:	18e1      	adds	r1, r4, r3
 80057aa:	1c5a      	adds	r2, r3, #1
 80057ac:	2030      	movs	r0, #48	; 0x30
 80057ae:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80057b2:	4422      	add	r2, r4
 80057b4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80057b8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80057bc:	3302      	adds	r3, #2
 80057be:	e7c7      	b.n	8005750 <_printf_common+0x58>
 80057c0:	2301      	movs	r3, #1
 80057c2:	4622      	mov	r2, r4
 80057c4:	4649      	mov	r1, r9
 80057c6:	4638      	mov	r0, r7
 80057c8:	47c0      	blx	r8
 80057ca:	3001      	adds	r0, #1
 80057cc:	d0e6      	beq.n	800579c <_printf_common+0xa4>
 80057ce:	3601      	adds	r6, #1
 80057d0:	e7d9      	b.n	8005786 <_printf_common+0x8e>
	...

080057d4 <_printf_i>:
 80057d4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80057d8:	7e0f      	ldrb	r7, [r1, #24]
 80057da:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80057dc:	2f78      	cmp	r7, #120	; 0x78
 80057de:	4691      	mov	r9, r2
 80057e0:	4680      	mov	r8, r0
 80057e2:	460c      	mov	r4, r1
 80057e4:	469a      	mov	sl, r3
 80057e6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80057ea:	d807      	bhi.n	80057fc <_printf_i+0x28>
 80057ec:	2f62      	cmp	r7, #98	; 0x62
 80057ee:	d80a      	bhi.n	8005806 <_printf_i+0x32>
 80057f0:	2f00      	cmp	r7, #0
 80057f2:	f000 80d8 	beq.w	80059a6 <_printf_i+0x1d2>
 80057f6:	2f58      	cmp	r7, #88	; 0x58
 80057f8:	f000 80a3 	beq.w	8005942 <_printf_i+0x16e>
 80057fc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005800:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005804:	e03a      	b.n	800587c <_printf_i+0xa8>
 8005806:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800580a:	2b15      	cmp	r3, #21
 800580c:	d8f6      	bhi.n	80057fc <_printf_i+0x28>
 800580e:	a101      	add	r1, pc, #4	; (adr r1, 8005814 <_printf_i+0x40>)
 8005810:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005814:	0800586d 	.word	0x0800586d
 8005818:	08005881 	.word	0x08005881
 800581c:	080057fd 	.word	0x080057fd
 8005820:	080057fd 	.word	0x080057fd
 8005824:	080057fd 	.word	0x080057fd
 8005828:	080057fd 	.word	0x080057fd
 800582c:	08005881 	.word	0x08005881
 8005830:	080057fd 	.word	0x080057fd
 8005834:	080057fd 	.word	0x080057fd
 8005838:	080057fd 	.word	0x080057fd
 800583c:	080057fd 	.word	0x080057fd
 8005840:	0800598d 	.word	0x0800598d
 8005844:	080058b1 	.word	0x080058b1
 8005848:	0800596f 	.word	0x0800596f
 800584c:	080057fd 	.word	0x080057fd
 8005850:	080057fd 	.word	0x080057fd
 8005854:	080059af 	.word	0x080059af
 8005858:	080057fd 	.word	0x080057fd
 800585c:	080058b1 	.word	0x080058b1
 8005860:	080057fd 	.word	0x080057fd
 8005864:	080057fd 	.word	0x080057fd
 8005868:	08005977 	.word	0x08005977
 800586c:	682b      	ldr	r3, [r5, #0]
 800586e:	1d1a      	adds	r2, r3, #4
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	602a      	str	r2, [r5, #0]
 8005874:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005878:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800587c:	2301      	movs	r3, #1
 800587e:	e0a3      	b.n	80059c8 <_printf_i+0x1f4>
 8005880:	6820      	ldr	r0, [r4, #0]
 8005882:	6829      	ldr	r1, [r5, #0]
 8005884:	0606      	lsls	r6, r0, #24
 8005886:	f101 0304 	add.w	r3, r1, #4
 800588a:	d50a      	bpl.n	80058a2 <_printf_i+0xce>
 800588c:	680e      	ldr	r6, [r1, #0]
 800588e:	602b      	str	r3, [r5, #0]
 8005890:	2e00      	cmp	r6, #0
 8005892:	da03      	bge.n	800589c <_printf_i+0xc8>
 8005894:	232d      	movs	r3, #45	; 0x2d
 8005896:	4276      	negs	r6, r6
 8005898:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800589c:	485e      	ldr	r0, [pc, #376]	; (8005a18 <_printf_i+0x244>)
 800589e:	230a      	movs	r3, #10
 80058a0:	e019      	b.n	80058d6 <_printf_i+0x102>
 80058a2:	680e      	ldr	r6, [r1, #0]
 80058a4:	602b      	str	r3, [r5, #0]
 80058a6:	f010 0f40 	tst.w	r0, #64	; 0x40
 80058aa:	bf18      	it	ne
 80058ac:	b236      	sxthne	r6, r6
 80058ae:	e7ef      	b.n	8005890 <_printf_i+0xbc>
 80058b0:	682b      	ldr	r3, [r5, #0]
 80058b2:	6820      	ldr	r0, [r4, #0]
 80058b4:	1d19      	adds	r1, r3, #4
 80058b6:	6029      	str	r1, [r5, #0]
 80058b8:	0601      	lsls	r1, r0, #24
 80058ba:	d501      	bpl.n	80058c0 <_printf_i+0xec>
 80058bc:	681e      	ldr	r6, [r3, #0]
 80058be:	e002      	b.n	80058c6 <_printf_i+0xf2>
 80058c0:	0646      	lsls	r6, r0, #25
 80058c2:	d5fb      	bpl.n	80058bc <_printf_i+0xe8>
 80058c4:	881e      	ldrh	r6, [r3, #0]
 80058c6:	4854      	ldr	r0, [pc, #336]	; (8005a18 <_printf_i+0x244>)
 80058c8:	2f6f      	cmp	r7, #111	; 0x6f
 80058ca:	bf0c      	ite	eq
 80058cc:	2308      	moveq	r3, #8
 80058ce:	230a      	movne	r3, #10
 80058d0:	2100      	movs	r1, #0
 80058d2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80058d6:	6865      	ldr	r5, [r4, #4]
 80058d8:	60a5      	str	r5, [r4, #8]
 80058da:	2d00      	cmp	r5, #0
 80058dc:	bfa2      	ittt	ge
 80058de:	6821      	ldrge	r1, [r4, #0]
 80058e0:	f021 0104 	bicge.w	r1, r1, #4
 80058e4:	6021      	strge	r1, [r4, #0]
 80058e6:	b90e      	cbnz	r6, 80058ec <_printf_i+0x118>
 80058e8:	2d00      	cmp	r5, #0
 80058ea:	d04d      	beq.n	8005988 <_printf_i+0x1b4>
 80058ec:	4615      	mov	r5, r2
 80058ee:	fbb6 f1f3 	udiv	r1, r6, r3
 80058f2:	fb03 6711 	mls	r7, r3, r1, r6
 80058f6:	5dc7      	ldrb	r7, [r0, r7]
 80058f8:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80058fc:	4637      	mov	r7, r6
 80058fe:	42bb      	cmp	r3, r7
 8005900:	460e      	mov	r6, r1
 8005902:	d9f4      	bls.n	80058ee <_printf_i+0x11a>
 8005904:	2b08      	cmp	r3, #8
 8005906:	d10b      	bne.n	8005920 <_printf_i+0x14c>
 8005908:	6823      	ldr	r3, [r4, #0]
 800590a:	07de      	lsls	r6, r3, #31
 800590c:	d508      	bpl.n	8005920 <_printf_i+0x14c>
 800590e:	6923      	ldr	r3, [r4, #16]
 8005910:	6861      	ldr	r1, [r4, #4]
 8005912:	4299      	cmp	r1, r3
 8005914:	bfde      	ittt	le
 8005916:	2330      	movle	r3, #48	; 0x30
 8005918:	f805 3c01 	strble.w	r3, [r5, #-1]
 800591c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8005920:	1b52      	subs	r2, r2, r5
 8005922:	6122      	str	r2, [r4, #16]
 8005924:	f8cd a000 	str.w	sl, [sp]
 8005928:	464b      	mov	r3, r9
 800592a:	aa03      	add	r2, sp, #12
 800592c:	4621      	mov	r1, r4
 800592e:	4640      	mov	r0, r8
 8005930:	f7ff fee2 	bl	80056f8 <_printf_common>
 8005934:	3001      	adds	r0, #1
 8005936:	d14c      	bne.n	80059d2 <_printf_i+0x1fe>
 8005938:	f04f 30ff 	mov.w	r0, #4294967295
 800593c:	b004      	add	sp, #16
 800593e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005942:	4835      	ldr	r0, [pc, #212]	; (8005a18 <_printf_i+0x244>)
 8005944:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8005948:	6829      	ldr	r1, [r5, #0]
 800594a:	6823      	ldr	r3, [r4, #0]
 800594c:	f851 6b04 	ldr.w	r6, [r1], #4
 8005950:	6029      	str	r1, [r5, #0]
 8005952:	061d      	lsls	r5, r3, #24
 8005954:	d514      	bpl.n	8005980 <_printf_i+0x1ac>
 8005956:	07df      	lsls	r7, r3, #31
 8005958:	bf44      	itt	mi
 800595a:	f043 0320 	orrmi.w	r3, r3, #32
 800595e:	6023      	strmi	r3, [r4, #0]
 8005960:	b91e      	cbnz	r6, 800596a <_printf_i+0x196>
 8005962:	6823      	ldr	r3, [r4, #0]
 8005964:	f023 0320 	bic.w	r3, r3, #32
 8005968:	6023      	str	r3, [r4, #0]
 800596a:	2310      	movs	r3, #16
 800596c:	e7b0      	b.n	80058d0 <_printf_i+0xfc>
 800596e:	6823      	ldr	r3, [r4, #0]
 8005970:	f043 0320 	orr.w	r3, r3, #32
 8005974:	6023      	str	r3, [r4, #0]
 8005976:	2378      	movs	r3, #120	; 0x78
 8005978:	4828      	ldr	r0, [pc, #160]	; (8005a1c <_printf_i+0x248>)
 800597a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800597e:	e7e3      	b.n	8005948 <_printf_i+0x174>
 8005980:	0659      	lsls	r1, r3, #25
 8005982:	bf48      	it	mi
 8005984:	b2b6      	uxthmi	r6, r6
 8005986:	e7e6      	b.n	8005956 <_printf_i+0x182>
 8005988:	4615      	mov	r5, r2
 800598a:	e7bb      	b.n	8005904 <_printf_i+0x130>
 800598c:	682b      	ldr	r3, [r5, #0]
 800598e:	6826      	ldr	r6, [r4, #0]
 8005990:	6961      	ldr	r1, [r4, #20]
 8005992:	1d18      	adds	r0, r3, #4
 8005994:	6028      	str	r0, [r5, #0]
 8005996:	0635      	lsls	r5, r6, #24
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	d501      	bpl.n	80059a0 <_printf_i+0x1cc>
 800599c:	6019      	str	r1, [r3, #0]
 800599e:	e002      	b.n	80059a6 <_printf_i+0x1d2>
 80059a0:	0670      	lsls	r0, r6, #25
 80059a2:	d5fb      	bpl.n	800599c <_printf_i+0x1c8>
 80059a4:	8019      	strh	r1, [r3, #0]
 80059a6:	2300      	movs	r3, #0
 80059a8:	6123      	str	r3, [r4, #16]
 80059aa:	4615      	mov	r5, r2
 80059ac:	e7ba      	b.n	8005924 <_printf_i+0x150>
 80059ae:	682b      	ldr	r3, [r5, #0]
 80059b0:	1d1a      	adds	r2, r3, #4
 80059b2:	602a      	str	r2, [r5, #0]
 80059b4:	681d      	ldr	r5, [r3, #0]
 80059b6:	6862      	ldr	r2, [r4, #4]
 80059b8:	2100      	movs	r1, #0
 80059ba:	4628      	mov	r0, r5
 80059bc:	f7fa fc10 	bl	80001e0 <memchr>
 80059c0:	b108      	cbz	r0, 80059c6 <_printf_i+0x1f2>
 80059c2:	1b40      	subs	r0, r0, r5
 80059c4:	6060      	str	r0, [r4, #4]
 80059c6:	6863      	ldr	r3, [r4, #4]
 80059c8:	6123      	str	r3, [r4, #16]
 80059ca:	2300      	movs	r3, #0
 80059cc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80059d0:	e7a8      	b.n	8005924 <_printf_i+0x150>
 80059d2:	6923      	ldr	r3, [r4, #16]
 80059d4:	462a      	mov	r2, r5
 80059d6:	4649      	mov	r1, r9
 80059d8:	4640      	mov	r0, r8
 80059da:	47d0      	blx	sl
 80059dc:	3001      	adds	r0, #1
 80059de:	d0ab      	beq.n	8005938 <_printf_i+0x164>
 80059e0:	6823      	ldr	r3, [r4, #0]
 80059e2:	079b      	lsls	r3, r3, #30
 80059e4:	d413      	bmi.n	8005a0e <_printf_i+0x23a>
 80059e6:	68e0      	ldr	r0, [r4, #12]
 80059e8:	9b03      	ldr	r3, [sp, #12]
 80059ea:	4298      	cmp	r0, r3
 80059ec:	bfb8      	it	lt
 80059ee:	4618      	movlt	r0, r3
 80059f0:	e7a4      	b.n	800593c <_printf_i+0x168>
 80059f2:	2301      	movs	r3, #1
 80059f4:	4632      	mov	r2, r6
 80059f6:	4649      	mov	r1, r9
 80059f8:	4640      	mov	r0, r8
 80059fa:	47d0      	blx	sl
 80059fc:	3001      	adds	r0, #1
 80059fe:	d09b      	beq.n	8005938 <_printf_i+0x164>
 8005a00:	3501      	adds	r5, #1
 8005a02:	68e3      	ldr	r3, [r4, #12]
 8005a04:	9903      	ldr	r1, [sp, #12]
 8005a06:	1a5b      	subs	r3, r3, r1
 8005a08:	42ab      	cmp	r3, r5
 8005a0a:	dcf2      	bgt.n	80059f2 <_printf_i+0x21e>
 8005a0c:	e7eb      	b.n	80059e6 <_printf_i+0x212>
 8005a0e:	2500      	movs	r5, #0
 8005a10:	f104 0619 	add.w	r6, r4, #25
 8005a14:	e7f5      	b.n	8005a02 <_printf_i+0x22e>
 8005a16:	bf00      	nop
 8005a18:	08005e39 	.word	0x08005e39
 8005a1c:	08005e4a 	.word	0x08005e4a

08005a20 <memcpy>:
 8005a20:	440a      	add	r2, r1
 8005a22:	4291      	cmp	r1, r2
 8005a24:	f100 33ff 	add.w	r3, r0, #4294967295
 8005a28:	d100      	bne.n	8005a2c <memcpy+0xc>
 8005a2a:	4770      	bx	lr
 8005a2c:	b510      	push	{r4, lr}
 8005a2e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005a32:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005a36:	4291      	cmp	r1, r2
 8005a38:	d1f9      	bne.n	8005a2e <memcpy+0xe>
 8005a3a:	bd10      	pop	{r4, pc}

08005a3c <memmove>:
 8005a3c:	4288      	cmp	r0, r1
 8005a3e:	b510      	push	{r4, lr}
 8005a40:	eb01 0402 	add.w	r4, r1, r2
 8005a44:	d902      	bls.n	8005a4c <memmove+0x10>
 8005a46:	4284      	cmp	r4, r0
 8005a48:	4623      	mov	r3, r4
 8005a4a:	d807      	bhi.n	8005a5c <memmove+0x20>
 8005a4c:	1e43      	subs	r3, r0, #1
 8005a4e:	42a1      	cmp	r1, r4
 8005a50:	d008      	beq.n	8005a64 <memmove+0x28>
 8005a52:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005a56:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005a5a:	e7f8      	b.n	8005a4e <memmove+0x12>
 8005a5c:	4402      	add	r2, r0
 8005a5e:	4601      	mov	r1, r0
 8005a60:	428a      	cmp	r2, r1
 8005a62:	d100      	bne.n	8005a66 <memmove+0x2a>
 8005a64:	bd10      	pop	{r4, pc}
 8005a66:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005a6a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005a6e:	e7f7      	b.n	8005a60 <memmove+0x24>

08005a70 <_free_r>:
 8005a70:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005a72:	2900      	cmp	r1, #0
 8005a74:	d044      	beq.n	8005b00 <_free_r+0x90>
 8005a76:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005a7a:	9001      	str	r0, [sp, #4]
 8005a7c:	2b00      	cmp	r3, #0
 8005a7e:	f1a1 0404 	sub.w	r4, r1, #4
 8005a82:	bfb8      	it	lt
 8005a84:	18e4      	addlt	r4, r4, r3
 8005a86:	f000 f913 	bl	8005cb0 <__malloc_lock>
 8005a8a:	4a1e      	ldr	r2, [pc, #120]	; (8005b04 <_free_r+0x94>)
 8005a8c:	9801      	ldr	r0, [sp, #4]
 8005a8e:	6813      	ldr	r3, [r2, #0]
 8005a90:	b933      	cbnz	r3, 8005aa0 <_free_r+0x30>
 8005a92:	6063      	str	r3, [r4, #4]
 8005a94:	6014      	str	r4, [r2, #0]
 8005a96:	b003      	add	sp, #12
 8005a98:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005a9c:	f000 b90e 	b.w	8005cbc <__malloc_unlock>
 8005aa0:	42a3      	cmp	r3, r4
 8005aa2:	d908      	bls.n	8005ab6 <_free_r+0x46>
 8005aa4:	6825      	ldr	r5, [r4, #0]
 8005aa6:	1961      	adds	r1, r4, r5
 8005aa8:	428b      	cmp	r3, r1
 8005aaa:	bf01      	itttt	eq
 8005aac:	6819      	ldreq	r1, [r3, #0]
 8005aae:	685b      	ldreq	r3, [r3, #4]
 8005ab0:	1949      	addeq	r1, r1, r5
 8005ab2:	6021      	streq	r1, [r4, #0]
 8005ab4:	e7ed      	b.n	8005a92 <_free_r+0x22>
 8005ab6:	461a      	mov	r2, r3
 8005ab8:	685b      	ldr	r3, [r3, #4]
 8005aba:	b10b      	cbz	r3, 8005ac0 <_free_r+0x50>
 8005abc:	42a3      	cmp	r3, r4
 8005abe:	d9fa      	bls.n	8005ab6 <_free_r+0x46>
 8005ac0:	6811      	ldr	r1, [r2, #0]
 8005ac2:	1855      	adds	r5, r2, r1
 8005ac4:	42a5      	cmp	r5, r4
 8005ac6:	d10b      	bne.n	8005ae0 <_free_r+0x70>
 8005ac8:	6824      	ldr	r4, [r4, #0]
 8005aca:	4421      	add	r1, r4
 8005acc:	1854      	adds	r4, r2, r1
 8005ace:	42a3      	cmp	r3, r4
 8005ad0:	6011      	str	r1, [r2, #0]
 8005ad2:	d1e0      	bne.n	8005a96 <_free_r+0x26>
 8005ad4:	681c      	ldr	r4, [r3, #0]
 8005ad6:	685b      	ldr	r3, [r3, #4]
 8005ad8:	6053      	str	r3, [r2, #4]
 8005ada:	4421      	add	r1, r4
 8005adc:	6011      	str	r1, [r2, #0]
 8005ade:	e7da      	b.n	8005a96 <_free_r+0x26>
 8005ae0:	d902      	bls.n	8005ae8 <_free_r+0x78>
 8005ae2:	230c      	movs	r3, #12
 8005ae4:	6003      	str	r3, [r0, #0]
 8005ae6:	e7d6      	b.n	8005a96 <_free_r+0x26>
 8005ae8:	6825      	ldr	r5, [r4, #0]
 8005aea:	1961      	adds	r1, r4, r5
 8005aec:	428b      	cmp	r3, r1
 8005aee:	bf04      	itt	eq
 8005af0:	6819      	ldreq	r1, [r3, #0]
 8005af2:	685b      	ldreq	r3, [r3, #4]
 8005af4:	6063      	str	r3, [r4, #4]
 8005af6:	bf04      	itt	eq
 8005af8:	1949      	addeq	r1, r1, r5
 8005afa:	6021      	streq	r1, [r4, #0]
 8005afc:	6054      	str	r4, [r2, #4]
 8005afe:	e7ca      	b.n	8005a96 <_free_r+0x26>
 8005b00:	b003      	add	sp, #12
 8005b02:	bd30      	pop	{r4, r5, pc}
 8005b04:	20000518 	.word	0x20000518

08005b08 <sbrk_aligned>:
 8005b08:	b570      	push	{r4, r5, r6, lr}
 8005b0a:	4e0e      	ldr	r6, [pc, #56]	; (8005b44 <sbrk_aligned+0x3c>)
 8005b0c:	460c      	mov	r4, r1
 8005b0e:	6831      	ldr	r1, [r6, #0]
 8005b10:	4605      	mov	r5, r0
 8005b12:	b911      	cbnz	r1, 8005b1a <sbrk_aligned+0x12>
 8005b14:	f000 f8bc 	bl	8005c90 <_sbrk_r>
 8005b18:	6030      	str	r0, [r6, #0]
 8005b1a:	4621      	mov	r1, r4
 8005b1c:	4628      	mov	r0, r5
 8005b1e:	f000 f8b7 	bl	8005c90 <_sbrk_r>
 8005b22:	1c43      	adds	r3, r0, #1
 8005b24:	d00a      	beq.n	8005b3c <sbrk_aligned+0x34>
 8005b26:	1cc4      	adds	r4, r0, #3
 8005b28:	f024 0403 	bic.w	r4, r4, #3
 8005b2c:	42a0      	cmp	r0, r4
 8005b2e:	d007      	beq.n	8005b40 <sbrk_aligned+0x38>
 8005b30:	1a21      	subs	r1, r4, r0
 8005b32:	4628      	mov	r0, r5
 8005b34:	f000 f8ac 	bl	8005c90 <_sbrk_r>
 8005b38:	3001      	adds	r0, #1
 8005b3a:	d101      	bne.n	8005b40 <sbrk_aligned+0x38>
 8005b3c:	f04f 34ff 	mov.w	r4, #4294967295
 8005b40:	4620      	mov	r0, r4
 8005b42:	bd70      	pop	{r4, r5, r6, pc}
 8005b44:	2000051c 	.word	0x2000051c

08005b48 <_malloc_r>:
 8005b48:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005b4c:	1ccd      	adds	r5, r1, #3
 8005b4e:	f025 0503 	bic.w	r5, r5, #3
 8005b52:	3508      	adds	r5, #8
 8005b54:	2d0c      	cmp	r5, #12
 8005b56:	bf38      	it	cc
 8005b58:	250c      	movcc	r5, #12
 8005b5a:	2d00      	cmp	r5, #0
 8005b5c:	4607      	mov	r7, r0
 8005b5e:	db01      	blt.n	8005b64 <_malloc_r+0x1c>
 8005b60:	42a9      	cmp	r1, r5
 8005b62:	d905      	bls.n	8005b70 <_malloc_r+0x28>
 8005b64:	230c      	movs	r3, #12
 8005b66:	603b      	str	r3, [r7, #0]
 8005b68:	2600      	movs	r6, #0
 8005b6a:	4630      	mov	r0, r6
 8005b6c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005b70:	4e2e      	ldr	r6, [pc, #184]	; (8005c2c <_malloc_r+0xe4>)
 8005b72:	f000 f89d 	bl	8005cb0 <__malloc_lock>
 8005b76:	6833      	ldr	r3, [r6, #0]
 8005b78:	461c      	mov	r4, r3
 8005b7a:	bb34      	cbnz	r4, 8005bca <_malloc_r+0x82>
 8005b7c:	4629      	mov	r1, r5
 8005b7e:	4638      	mov	r0, r7
 8005b80:	f7ff ffc2 	bl	8005b08 <sbrk_aligned>
 8005b84:	1c43      	adds	r3, r0, #1
 8005b86:	4604      	mov	r4, r0
 8005b88:	d14d      	bne.n	8005c26 <_malloc_r+0xde>
 8005b8a:	6834      	ldr	r4, [r6, #0]
 8005b8c:	4626      	mov	r6, r4
 8005b8e:	2e00      	cmp	r6, #0
 8005b90:	d140      	bne.n	8005c14 <_malloc_r+0xcc>
 8005b92:	6823      	ldr	r3, [r4, #0]
 8005b94:	4631      	mov	r1, r6
 8005b96:	4638      	mov	r0, r7
 8005b98:	eb04 0803 	add.w	r8, r4, r3
 8005b9c:	f000 f878 	bl	8005c90 <_sbrk_r>
 8005ba0:	4580      	cmp	r8, r0
 8005ba2:	d13a      	bne.n	8005c1a <_malloc_r+0xd2>
 8005ba4:	6821      	ldr	r1, [r4, #0]
 8005ba6:	3503      	adds	r5, #3
 8005ba8:	1a6d      	subs	r5, r5, r1
 8005baa:	f025 0503 	bic.w	r5, r5, #3
 8005bae:	3508      	adds	r5, #8
 8005bb0:	2d0c      	cmp	r5, #12
 8005bb2:	bf38      	it	cc
 8005bb4:	250c      	movcc	r5, #12
 8005bb6:	4629      	mov	r1, r5
 8005bb8:	4638      	mov	r0, r7
 8005bba:	f7ff ffa5 	bl	8005b08 <sbrk_aligned>
 8005bbe:	3001      	adds	r0, #1
 8005bc0:	d02b      	beq.n	8005c1a <_malloc_r+0xd2>
 8005bc2:	6823      	ldr	r3, [r4, #0]
 8005bc4:	442b      	add	r3, r5
 8005bc6:	6023      	str	r3, [r4, #0]
 8005bc8:	e00e      	b.n	8005be8 <_malloc_r+0xa0>
 8005bca:	6822      	ldr	r2, [r4, #0]
 8005bcc:	1b52      	subs	r2, r2, r5
 8005bce:	d41e      	bmi.n	8005c0e <_malloc_r+0xc6>
 8005bd0:	2a0b      	cmp	r2, #11
 8005bd2:	d916      	bls.n	8005c02 <_malloc_r+0xba>
 8005bd4:	1961      	adds	r1, r4, r5
 8005bd6:	42a3      	cmp	r3, r4
 8005bd8:	6025      	str	r5, [r4, #0]
 8005bda:	bf18      	it	ne
 8005bdc:	6059      	strne	r1, [r3, #4]
 8005bde:	6863      	ldr	r3, [r4, #4]
 8005be0:	bf08      	it	eq
 8005be2:	6031      	streq	r1, [r6, #0]
 8005be4:	5162      	str	r2, [r4, r5]
 8005be6:	604b      	str	r3, [r1, #4]
 8005be8:	4638      	mov	r0, r7
 8005bea:	f104 060b 	add.w	r6, r4, #11
 8005bee:	f000 f865 	bl	8005cbc <__malloc_unlock>
 8005bf2:	f026 0607 	bic.w	r6, r6, #7
 8005bf6:	1d23      	adds	r3, r4, #4
 8005bf8:	1af2      	subs	r2, r6, r3
 8005bfa:	d0b6      	beq.n	8005b6a <_malloc_r+0x22>
 8005bfc:	1b9b      	subs	r3, r3, r6
 8005bfe:	50a3      	str	r3, [r4, r2]
 8005c00:	e7b3      	b.n	8005b6a <_malloc_r+0x22>
 8005c02:	6862      	ldr	r2, [r4, #4]
 8005c04:	42a3      	cmp	r3, r4
 8005c06:	bf0c      	ite	eq
 8005c08:	6032      	streq	r2, [r6, #0]
 8005c0a:	605a      	strne	r2, [r3, #4]
 8005c0c:	e7ec      	b.n	8005be8 <_malloc_r+0xa0>
 8005c0e:	4623      	mov	r3, r4
 8005c10:	6864      	ldr	r4, [r4, #4]
 8005c12:	e7b2      	b.n	8005b7a <_malloc_r+0x32>
 8005c14:	4634      	mov	r4, r6
 8005c16:	6876      	ldr	r6, [r6, #4]
 8005c18:	e7b9      	b.n	8005b8e <_malloc_r+0x46>
 8005c1a:	230c      	movs	r3, #12
 8005c1c:	603b      	str	r3, [r7, #0]
 8005c1e:	4638      	mov	r0, r7
 8005c20:	f000 f84c 	bl	8005cbc <__malloc_unlock>
 8005c24:	e7a1      	b.n	8005b6a <_malloc_r+0x22>
 8005c26:	6025      	str	r5, [r4, #0]
 8005c28:	e7de      	b.n	8005be8 <_malloc_r+0xa0>
 8005c2a:	bf00      	nop
 8005c2c:	20000518 	.word	0x20000518

08005c30 <_realloc_r>:
 8005c30:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005c34:	4680      	mov	r8, r0
 8005c36:	4614      	mov	r4, r2
 8005c38:	460e      	mov	r6, r1
 8005c3a:	b921      	cbnz	r1, 8005c46 <_realloc_r+0x16>
 8005c3c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005c40:	4611      	mov	r1, r2
 8005c42:	f7ff bf81 	b.w	8005b48 <_malloc_r>
 8005c46:	b92a      	cbnz	r2, 8005c54 <_realloc_r+0x24>
 8005c48:	f7ff ff12 	bl	8005a70 <_free_r>
 8005c4c:	4625      	mov	r5, r4
 8005c4e:	4628      	mov	r0, r5
 8005c50:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005c54:	f000 f838 	bl	8005cc8 <_malloc_usable_size_r>
 8005c58:	4284      	cmp	r4, r0
 8005c5a:	4607      	mov	r7, r0
 8005c5c:	d802      	bhi.n	8005c64 <_realloc_r+0x34>
 8005c5e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8005c62:	d812      	bhi.n	8005c8a <_realloc_r+0x5a>
 8005c64:	4621      	mov	r1, r4
 8005c66:	4640      	mov	r0, r8
 8005c68:	f7ff ff6e 	bl	8005b48 <_malloc_r>
 8005c6c:	4605      	mov	r5, r0
 8005c6e:	2800      	cmp	r0, #0
 8005c70:	d0ed      	beq.n	8005c4e <_realloc_r+0x1e>
 8005c72:	42bc      	cmp	r4, r7
 8005c74:	4622      	mov	r2, r4
 8005c76:	4631      	mov	r1, r6
 8005c78:	bf28      	it	cs
 8005c7a:	463a      	movcs	r2, r7
 8005c7c:	f7ff fed0 	bl	8005a20 <memcpy>
 8005c80:	4631      	mov	r1, r6
 8005c82:	4640      	mov	r0, r8
 8005c84:	f7ff fef4 	bl	8005a70 <_free_r>
 8005c88:	e7e1      	b.n	8005c4e <_realloc_r+0x1e>
 8005c8a:	4635      	mov	r5, r6
 8005c8c:	e7df      	b.n	8005c4e <_realloc_r+0x1e>
	...

08005c90 <_sbrk_r>:
 8005c90:	b538      	push	{r3, r4, r5, lr}
 8005c92:	4d06      	ldr	r5, [pc, #24]	; (8005cac <_sbrk_r+0x1c>)
 8005c94:	2300      	movs	r3, #0
 8005c96:	4604      	mov	r4, r0
 8005c98:	4608      	mov	r0, r1
 8005c9a:	602b      	str	r3, [r5, #0]
 8005c9c:	f7fb fd16 	bl	80016cc <_sbrk>
 8005ca0:	1c43      	adds	r3, r0, #1
 8005ca2:	d102      	bne.n	8005caa <_sbrk_r+0x1a>
 8005ca4:	682b      	ldr	r3, [r5, #0]
 8005ca6:	b103      	cbz	r3, 8005caa <_sbrk_r+0x1a>
 8005ca8:	6023      	str	r3, [r4, #0]
 8005caa:	bd38      	pop	{r3, r4, r5, pc}
 8005cac:	20000520 	.word	0x20000520

08005cb0 <__malloc_lock>:
 8005cb0:	4801      	ldr	r0, [pc, #4]	; (8005cb8 <__malloc_lock+0x8>)
 8005cb2:	f000 b811 	b.w	8005cd8 <__retarget_lock_acquire_recursive>
 8005cb6:	bf00      	nop
 8005cb8:	20000524 	.word	0x20000524

08005cbc <__malloc_unlock>:
 8005cbc:	4801      	ldr	r0, [pc, #4]	; (8005cc4 <__malloc_unlock+0x8>)
 8005cbe:	f000 b80c 	b.w	8005cda <__retarget_lock_release_recursive>
 8005cc2:	bf00      	nop
 8005cc4:	20000524 	.word	0x20000524

08005cc8 <_malloc_usable_size_r>:
 8005cc8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005ccc:	1f18      	subs	r0, r3, #4
 8005cce:	2b00      	cmp	r3, #0
 8005cd0:	bfbc      	itt	lt
 8005cd2:	580b      	ldrlt	r3, [r1, r0]
 8005cd4:	18c0      	addlt	r0, r0, r3
 8005cd6:	4770      	bx	lr

08005cd8 <__retarget_lock_acquire_recursive>:
 8005cd8:	4770      	bx	lr

08005cda <__retarget_lock_release_recursive>:
 8005cda:	4770      	bx	lr

08005cdc <_init>:
 8005cdc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005cde:	bf00      	nop
 8005ce0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005ce2:	bc08      	pop	{r3}
 8005ce4:	469e      	mov	lr, r3
 8005ce6:	4770      	bx	lr

08005ce8 <_fini>:
 8005ce8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005cea:	bf00      	nop
 8005cec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005cee:	bc08      	pop	{r3}
 8005cf0:	469e      	mov	lr, r3
 8005cf2:	4770      	bx	lr
