library IEEE;
use IEEE.STD_LOGIC_1164.all;
use work.my_lib.all;

entity ADD16 is
	port( in0: in std_logic_vector(15 downto 0);
		  in1: in std_logic_vector(15 downto 0);
		  output:  out std_logic_vector(15 downto 0));
end ADD16;

architecture behavior of ADD16 is
begin

end behavior;