# Pipelined-MIPS-CPU
A simple Verilog implementation of pipelined MIPS CPU.
