# Microchip Physical design constraints file

# Version: 2023.2 2023.2.0.8

# Design Name:  

# Input Netlist Format: EDIF 

# Family: SmartFusion2 , Die: M2S050 , Package: 484 FBGA , Speed grade: STD 

# Date generated: Mon Nov  4 21:05:18 2024 


#
# IO banks setting
#


#
# Local clock constraints
#


#
# Region constraints
#


#
# I/O constraints
#


#
# Core cell constraints
#

