verilog xil_defaultlib --include "../../../../project_2.srcs/sim_1/bd/design_tb/ipshared/ec67/hdl" \
"../../../bd/design_tb/ip/design_tb_AXI_mult_0_0/sim/design_tb_AXI_mult_0_0.v" \

sv xil_defaultlib --include "../../../../project_2.srcs/sim_1/bd/design_tb/ipshared/ec67/hdl" \
"../../../bd/design_tb/ip/design_tb_axi_vip_0_0/sim/design_tb_axi_vip_0_0_pkg.sv" \
"../../../bd/design_tb/ip/design_tb_axi_vip_0_0/sim/design_tb_axi_vip_0_0.sv" \

verilog xil_defaultlib --include "../../../../project_2.srcs/sim_1/bd/design_tb/ipshared/ec67/hdl" \
"../../../bd/design_tb/sim/design_tb.v" \

verilog xil_defaultlib "glbl.v"

nosort
