T_1 F_1 ( T_1 V_1 , const void T_2 * V_2 , void * V_3 )\r\n{\r\nunsigned long V_4 , V_5 ;\r\nV_4 = - 256UL ;\r\nasm volatile(\r\n"0: mvcp 0(%0,%2),0(%1),%3\n"\r\n"10:jz 8f\n"\r\n"1:"ALR" %0,%3\n"\r\n" la %1,256(%1)\n"\r\n" la %2,256(%2)\n"\r\n"2: mvcp 0(%0,%2),0(%1),%3\n"\r\n"11:jnz 1b\n"\r\n" j 8f\n"\r\n"3: la %4,255(%1)\n"\r\n" "LHI" %3,-4096\n"\r\n" nr %4,%3\n"\r\n" "SLR" %4,%1\n"\r\n" "CLR" %0,%4\n"\r\n" jnh 5f\n"\r\n"4: mvcp 0(%4,%2),0(%1),%3\n"\r\n"12:"SLR" %0,%4\n"\r\n" "ALR" %2,%4\n"\r\n"5:"LHI" %4,-1\n"\r\n" "ALR" %4,%0\n"\r\n" bras %3,7f\n"\r\n" xc 0(1,%2),0(%2)\n"\r\n"6: xc 0(256,%2),0(%2)\n"\r\n" la %2,256(%2)\n"\r\n"7:"AHI" %4,-256\n"\r\n" jnm 6b\n"\r\n" ex %4,0(%3)\n"\r\n" j 9f\n"\r\n"8:"SLR" %0,%0\n"\r\n"9: \n"\r\nEX_TABLE(0b,3b) EX_TABLE(2b,3b) EX_TABLE(4b,5b)\r\nEX_TABLE(10b,3b) EX_TABLE(11b,3b) EX_TABLE(12b,5b)\r\n: "+a" (size), "+a" (ptr), "+a" (x), "+a" (tmp1), "=a" (tmp2)\r\n: : "cc", "memory");\r\nreturn V_1 ;\r\n}\r\nstatic T_1 F_2 ( T_1 V_1 , const void T_2 * V_2 ,\r\nvoid * V_3 )\r\n{\r\nif ( V_1 <= 1024 )\r\nreturn F_1 ( V_1 , V_2 , V_3 ) ;\r\nreturn F_3 ( V_1 , V_2 , V_3 ) ;\r\n}\r\nT_1 F_4 ( T_1 V_1 , void T_2 * V_2 , const void * V_3 )\r\n{\r\nunsigned long V_4 , V_5 ;\r\nV_4 = - 256UL ;\r\nasm volatile(\r\n"0: mvcs 0(%0,%1),0(%2),%3\n"\r\n"7: jz 5f\n"\r\n"1:"ALR" %0,%3\n"\r\n" la %1,256(%1)\n"\r\n" la %2,256(%2)\n"\r\n"2: mvcs 0(%0,%1),0(%2),%3\n"\r\n"8: jnz 1b\n"\r\n" j 5f\n"\r\n"3: la %4,255(%1)\n"\r\n" "LHI" %3,-4096\n"\r\n" nr %4,%3\n"\r\n" "SLR" %4,%1\n"\r\n" "CLR" %0,%4\n"\r\n" jnh 6f\n"\r\n"4: mvcs 0(%4,%1),0(%2),%3\n"\r\n"9:"SLR" %0,%4\n"\r\n" j 6f\n"\r\n"5:"SLR" %0,%0\n"\r\n"6: \n"\r\nEX_TABLE(0b,3b) EX_TABLE(2b,3b) EX_TABLE(4b,6b)\r\nEX_TABLE(7b,3b) EX_TABLE(8b,3b) EX_TABLE(9b,6b)\r\n: "+a" (size), "+a" (ptr), "+a" (x), "+a" (tmp1), "=a" (tmp2)\r\n: : "cc", "memory");\r\nreturn V_1 ;\r\n}\r\nstatic T_1 F_5 ( T_1 V_1 , void T_2 * V_2 ,\r\nconst void * V_3 )\r\n{\r\nif ( V_1 <= 1024 )\r\nreturn F_4 ( V_1 , V_2 , V_3 ) ;\r\nreturn F_6 ( V_1 , V_2 , V_3 ) ;\r\n}\r\nstatic T_1 F_7 ( T_1 V_1 , void T_2 * V_6 ,\r\nconst void T_2 * V_7 )\r\n{\r\nunsigned long V_4 ;\r\nasm volatile(\r\n" sacf 256\n"\r\n" "AHI" %0,-1\n"\r\n" jo 5f\n"\r\n" bras %3,3f\n"\r\n"0:"AHI" %0,257\n"\r\n"1: mvc 0(1,%1),0(%2)\n"\r\n" la %1,1(%1)\n"\r\n" la %2,1(%2)\n"\r\n" "AHI" %0,-1\n"\r\n" jnz 1b\n"\r\n" j 5f\n"\r\n"2: mvc 0(256,%1),0(%2)\n"\r\n" la %1,256(%1)\n"\r\n" la %2,256(%2)\n"\r\n"3:"AHI" %0,-256\n"\r\n" jnm 2b\n"\r\n"4: ex %0,1b-0b(%3)\n"\r\n"5: "SLR" %0,%0\n"\r\n"6: sacf 0\n"\r\nEX_TABLE(1b,6b) EX_TABLE(2b,0b) EX_TABLE(4b,0b)\r\n: "+a" (size), "+a" (to), "+a" (from), "=a" (tmp1)\r\n: : "cc", "memory");\r\nreturn V_1 ;\r\n}\r\nstatic T_1 F_8 ( T_1 V_1 , void T_2 * V_6 )\r\n{\r\nunsigned long V_4 , V_5 ;\r\nasm volatile(\r\n" sacf 256\n"\r\n" "AHI" %0,-1\n"\r\n" jo 5f\n"\r\n" bras %3,3f\n"\r\n" xc 0(1,%1),0(%1)\n"\r\n"0:"AHI" %0,257\n"\r\n" la %2,255(%1)\n"\r\n" srl %2,12\n"\r\n" sll %2,12\n"\r\n" "SLR" %2,%1\n"\r\n" "CLR" %0,%2\n"\r\n" jnh 5f\n"\r\n" "AHI" %2,-1\n"\r\n"1: ex %2,0(%3)\n"\r\n" "AHI" %2,1\n"\r\n" "SLR" %0,%2\n"\r\n" j 5f\n"\r\n"2: xc 0(256,%1),0(%1)\n"\r\n" la %1,256(%1)\n"\r\n"3:"AHI" %0,-256\n"\r\n" jnm 2b\n"\r\n"4: ex %0,0(%3)\n"\r\n"5: "SLR" %0,%0\n"\r\n"6: sacf 0\n"\r\nEX_TABLE(1b,6b) EX_TABLE(2b,0b) EX_TABLE(4b,0b)\r\n: "+a" (size), "+a" (to), "=a" (tmp1), "=a" (tmp2)\r\n: : "cc", "memory");\r\nreturn V_1 ;\r\n}\r\nT_1 F_9 ( T_1 V_1 , const char T_2 * V_8 )\r\n{\r\nregister unsigned long T_3 V_9 ( L_1 ) = 0UL ;\r\nunsigned long V_4 , V_5 ;\r\nif ( F_10 ( ! V_1 ) )\r\nreturn 0 ;\r\nasm volatile(\r\n" la %2,0(%1)\n"\r\n" la %3,0(%0,%1)\n"\r\n" "SLR" %0,%0\n"\r\n" sacf 256\n"\r\n"0: srst %3,%2\n"\r\n" jo 0b\n"\r\n" la %0,1(%3)\n"\r\n" "SLR" %0,%1\n"\r\n"1: sacf 0\n"\r\nEX_TABLE(0b,1b)\r\n: "+a" (size), "+a" (src), "=a" (tmp1), "=a" (tmp2)\r\n: "d" (reg0) : "cc", "memory");\r\nreturn V_1 ;\r\n}\r\nT_1 F_11 ( T_1 V_10 , const char T_2 * V_8 , char * V_11 )\r\n{\r\nT_1 V_12 , V_13 , V_14 , V_15 ;\r\nif ( F_10 ( ! V_10 ) )\r\nreturn 0 ;\r\nV_12 = 0 ;\r\ndo {\r\nV_14 = ( T_1 ) V_8 & ~ V_16 ;\r\nV_13 = F_12 ( V_10 - V_12 , V_17 - V_14 ) ;\r\nif ( F_1 ( V_13 , V_8 , V_11 ) )\r\nreturn - V_18 ;\r\nV_15 = F_13 ( V_11 , V_13 ) ;\r\nV_12 += V_15 ;\r\nV_8 += V_15 ;\r\nV_11 += V_15 ;\r\n} while ( ( V_15 == V_13 ) && ( V_12 < V_10 ) );\r\nreturn V_12 ;\r\n}\r\nint F_14 ( int V_19 , T_4 T_2 * V_20 , int V_21 , int * V_22 )\r\n{\r\nint V_23 = 0 , V_24 , V_25 ;\r\nswitch ( V_19 ) {\r\ncase V_26 :\r\nF_15 ( L_2 ,\r\nV_25 , V_23 , V_24 , V_20 , V_21 ) ;\r\nbreak;\r\ncase V_27 :\r\nF_15 ( L_3 ,\r\nV_25 , V_23 , V_24 , V_20 , V_21 ) ;\r\nbreak;\r\ncase V_28 :\r\nF_15 ( L_4 ,\r\nV_25 , V_23 , V_24 , V_20 , V_21 ) ;\r\nbreak;\r\ncase V_29 :\r\nF_15 ( L_5 ,\r\nV_25 , V_23 , V_24 , V_20 , V_21 ) ;\r\nbreak;\r\ncase V_30 :\r\nF_15 ( L_6 ,\r\nV_25 , V_23 , V_24 , V_20 , V_21 ) ;\r\nbreak;\r\ndefault:\r\nV_25 = - V_31 ;\r\n}\r\n* V_22 = V_23 ;\r\nreturn V_25 ;\r\n}\r\nint F_16 ( T_4 * V_32 , T_4 T_2 * V_20 ,\r\nT_4 V_23 , T_4 V_24 )\r\n{\r\nint V_25 ;\r\nasm volatile(\r\n" sacf 256\n"\r\n"0: cs %1,%4,0(%5)\n"\r\n"1: la %0,0\n"\r\n"2: sacf 0\n"\r\nEX_TABLE(0b,2b) EX_TABLE(1b,2b)\r\n: "=d" (ret), "+d" (oldval), "=m" (*uaddr)\r\n: "0" (-EFAULT), "d" (newval), "a" (uaddr), "m" (*uaddr)\r\n: "cc", "memory" );\r\n* V_32 = V_23 ;\r\nreturn V_25 ;\r\n}
