Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Aug 14 21:59:32 2022
| Host         : CANAVAR running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file kontrolcu_control_sets_placed.rpt
| Design       : kontrolcu
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    20 |
| Unused register locations in slices containing registers |   106 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            8 |
|      2 |            4 |
|      4 |            3 |
|      7 |            1 |
|     14 |            2 |
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              49 |           34 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              42 |           20 |
| Yes          | No                    | No                     |               4 |            1 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              47 |           37 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------+---------------------+-------------------------------+------------------+----------------+
|          Clock Signal          |    Enable Signal    |        Set/Reset Signal       | Slice Load Count | Bel Load Count |
+--------------------------------+---------------------+-------------------------------+------------------+----------------+
|  cos/sonuc_reg[0]/G0           |                     |                               |                1 |              1 |
|  uart/sayi_reg[2]_6            |                     | uart/sayi_reg[2]_4            |                1 |              1 |
|  uart/sonuc2_reg[3]_i_8_0[0]   |                     | uart/AR[0]                    |                1 |              1 |
|  uart/sonuc2_reg[3]_i_8_0[2]   |                     | uart/AR[3]                    |                1 |              1 |
|  uart/sonuc2_reg[3]_i_8_0[1]   |                     | uart/AR[2]                    |                1 |              1 |
|  uart/sonuc2_reg[3]_i_8_0[1]   |                     | uart/AR[1]                    |                1 |              1 |
|  clk_IBUF_BUFG                 |                     | ekran/an[2]_i_1_n_0           |                1 |              1 |
|  clk_IBUF_BUFG                 | uart/RsTx6_out      | uart/RsTx8_out                |                1 |              1 |
|  uart/sayi_reg[2]_8[0]         |                     | uart/sayi_reg[6]_rep__1_20[0] |                2 |              2 |
|  uart/sayi_reg[6]_rep__1_19[0] |                     | uart/sayi_reg[0]_rep_1[0]     |                1 |              2 |
|  uart/sayi_reg[6]_rep__1_19[1] |                     | uart/sayi_reg[0]_rep_1[1]     |                1 |              2 |
|  uart/sayi_reg[6]_rep__1_19[1] |                     | uart/sayi_reg[6]_rep__1_20[1] |                2 |              2 |
|  uart/sayi_reg[6]_rep__1_21[0] |                     |                               |                3 |              4 |
|  clk_IBUF_BUFG                 | uart/bitSayisi      |                               |                1 |              4 |
|  clk_IBUF_BUFG                 | uart/E[0]           | uart/SR[0]                    |                3 |              4 |
|  ekran/seg_reg[6]_i_2_n_0      |                     |                               |                2 |              7 |
|  clk_IBUF_BUFG                 |                     | ekran/sayac[14]_i_1_n_0       |                4 |             14 |
|  clk_IBUF_BUFG                 |                     | uart/sayac0                   |                4 |             14 |
|  clk_IBUF_BUFG                 |                     |                               |               28 |             37 |
|  clk_IBUF_BUFG                 | uart/durum_reg[1]_0 | uart/okunanVeri_reg[2]_0      |               33 |             42 |
+--------------------------------+---------------------+-------------------------------+------------------+----------------+


