-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  10.3d/815731 Production Release                     
-- Build Date:               Wed Apr 24 14:54:19 PDT 2019                        
                                                                                 
-- Generated by:             student@SoC-courses                                 
-- Generated date:           Sat Mar 19 19:12:16 EET 2022                        

Solution Settings: determinant.v1
  Current state: schedule
  Project: Catapult
  
  Design Input Files Specified
    $PROJECT_HOME/determinant_tb.cpp
    $PROJECT_HOME/determinant.h
    $PROJECT_HOME/determinant.cpp
      $PROJECT_HOME/determinant.h
        $MGC_HOME/shared/include/ac_int.h
      $MGC_HOME/shared/include/ac_assert.h
      $PROJECT_HOME/matrix.h
    $PROJECT_HOME/matrix.h
  
  Processes/Blocks in Design
    Process           Real Operation(s) count Latency Throughput Reset Length II Comments 
    ----------------- ----------------------- ------- ---------- ------------ -- --------
    /determinant/core                     405       5          1            0  0        ? 
    Design Total:                         405       5          1            0  1          
    
  Clock Information
    Clock Signal Edge   Period Sharing Alloc (%) Uncertainty Used by Processes/Blocks 
    ------------ ------ ------ ----------------- ----------- ------------------------
    clk          rising  8.000             20.00    0.000000 /determinant/core        
    
  I/O Data Ranges
    Port                 Mode DeclType DeclWidth DeclRange ActType ActWidth ActRange 
    -------------------- ---- -------- --------- --------- ------- -------- --------
    clk                  IN   Unsigned         1                                     
    rst                  IN   Unsigned         1                                     
    input:rsc.dat        IN   Unsigned       153                                     
    input:rsc.triosy.lz  OUT  Unsigned         1                                     
    result:rsc.dat       OUT  Unsigned        17                                     
    result:rsc.triosy.lz OUT  Unsigned         1                                     
    
  Memory Resources
    Resource Name: /determinant/input:rsc
      Memory Component: ccs_in                       Size:         1 x 153
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable           Indices Phys Memory Address     
      ------------------ ------- -----------------------
      /determinant/input   0:152 00000000-00000000 (0-0) 
      
    Resource Name: /determinant/result:rsc
      Memory Component: ccs_out                      Size:         1 x 17
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable            Indices Phys Memory Address     
      ------------------- ------- -----------------------
      /determinant/result    0:16 00000000-00000000 (0-0) 
      
  Multi-Cycle (Combinational) Component Usage
    Instance Component Name Delay 
    -------- -------------- -----
    
  Loops
    Process           Loop             Iterations C-Steps Total Cycles  Duration  Unroll Init Comments 
    ----------------- ---------------- ---------- ------- ------------- --------- ------ ---- --------
    /determinant/core core:rlp           Infinite       0          6 ?  48.00 ns                       
    /determinant/core  main              Infinite       6          6 ?  48.00 ns            1          
    
  Loop Execution Profile
    Process           Loop             Total Cycles % of Overall Design Cycles Throughput Cycles Comments 
    ----------------- ---------------- ------------ -------------------------- ----------------- --------
    /determinant/core core:rlp                 0 ?                        0.00              1 ?           
    /determinant/core  main                    6 ?                      100.00              1 ?           
    
  End of Report
