#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Thu Aug 29 11:26:04 2024
# Process ID: 21188
# Current directory: C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4560 C:\Code\FPGA-HDL\Custom_IP\MotorDriver_v1_0\MotorDriver_V1_0.xpr
# Log file: C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/vivado.log
# Journal file: C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0\vivado.jou
# Running On: LT24G23002, OS: Windows, CPU Frequency: 2995 MHz, CPU Physical cores: 14, Host memory: 33974 MB
#-----------------------------------------------------------
start_gui
open_project C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.gen/sources_1'.
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory 'C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.ip_user_files'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 1613.078 ; gain = 359.703
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Code/FPGA-HDL/Custom_Verilog_Headers/Custom_Header_Library.vh] -no_script -reset -force -quiet
remove_files  C:/Code/FPGA-HDL/Custom_Verilog_Headers/Custom_Header_Library.vh
synth_design -top MotorDriver -part xc7s50csga324-1 -lint 
Command: synth_design -top MotorDriver -part xc7s50csga324-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1176
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2064.309 ; gain = 392.129
---------------------------------------------------------------------------------
Clean up Linter database...
WARNING: [Synth 8-11121] redeclaration of ANSI port 'Count_o' is not allowed [../../Custom_Verilog_Headers/./Counters/Counters.srcs/sources_1/new/Counters.v:33]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'setpoint_reached_o' is not allowed [../../Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:35]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'current_error' is not allowed [../../Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:41]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'next_position_o' is not allowed [../../Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:60]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [../../Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:29]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [../../Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:30]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [../../Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:37]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [../../Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:38]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [../../Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:39]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [../../Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:40]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [../../Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:41]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [../../Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:42]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [../../Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:43]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [../../Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:45]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [../../Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:47]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [../../Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:48]
WARNING: [Synth 8-11065] parameter 'Bits' becomes localparam in 'PID' with formal parameter declaration list [../../Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:50]
WARNING: [Synth 8-11065] parameter 'BitShift' becomes localparam in 'PID' with formal parameter declaration list [../../Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:51]
WARNING: [Synth 8-11065] parameter 'Deadband' becomes localparam in 'PID' with formal parameter declaration list [../../Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:52]
WARNING: [Synth 8-11065] parameter 'ExternalFeedback' becomes localparam in 'PID' with formal parameter declaration list [../../Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:66]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'setpoint_reached_w' is not allowed [C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:56]
WARNING: [Synth 8-11065] parameter 'HighestPossibleNumber' becomes localparam in 'MotorDriver' with formal parameter declaration list [C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:38]
WARNING: [Synth 8-11065] parameter 'FrequencyCount' becomes localparam in 'MotorDriver' with formal parameter declaration list [C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:39]
WARNING: [Synth 8-11065] parameter 'MotorSteps' becomes localparam in 'MotorDriver' with formal parameter declaration list [C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:40]
INFO: [Synth 8-6157] synthesizing module 'MotorDriver' [C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:27]
INFO: [Synth 8-6157] synthesizing module 'SingleDecrementCounter' [C:/Code/FPGA-HDL/Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v:22]
WARNING: [Synth 8-153] case item 3'b1zz will never be executed [C:/Code/FPGA-HDL/Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v:68]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Code/FPGA-HDL/Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v:68]
INFO: [Synth 8-6155] done synthesizing module 'SingleDecrementCounter' (1#1) [C:/Code/FPGA-HDL/Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v:22]
INFO: [Synth 8-6157] synthesizing module 'PID' [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:25]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:81]
WARNING: [Synth 8-6014] Unused sequential element reset_reg was removed.  [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:72]
WARNING: [Synth 8-6014] Unused sequential element last_error_reg was removed.  [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:93]
WARNING: [Synth 8-6014] Unused sequential element delta_error_reg was removed.  [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:100]
WARNING: [Synth 8-6014] Unused sequential element d_calc_reg was removed.  [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:112]
INFO: [Synth 8-6155] done synthesizing module 'PID' (2#1) [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:25]
WARNING: [Synth 8-689] width (9) of port connection 'setpoint_i' does not match port width (8) of module 'PID' [C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:62]
WARNING: [Synth 8-689] width (9) of port connection 'current_error' does not match port width (16) of module 'PID' [C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:62]
WARNING: [Synth 8-689] width (9) of port connection 'Count_o' does not match port width (32) of module 'SingleDecrementCounter' [C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:65]
INFO: [Synth 8-6155] done synthesizing module 'MotorDriver' (3#1) [C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:27]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2174.527 ; gain = 502.348
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Aug 29 11:31:14 2024
| Host         : LT24G23002 running 64-bit major release  (build 9200)
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+----------+--------------+----------+
| Rule ID  | # Violations | # Waived |
+----------+--------------+----------+
| ASSIGN-5 | 3            | 0        |
| ASSIGN-6 | 2            | 0        |
+----------+--------------+----------+


WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'max_value' are not set. First unset bit index is 32. 
RTL Name 'max_value', Hierarchy 'SingleDecrementCounter', File 'C:/Code/FPGA-HDL/Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v', Line 36.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'current_error' are not set. First unset bit index is 0. 
RTL Name 'current_error', Hierarchy 'MotorDriver', File 'C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v', Line 58.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'position' are not set. First unset bit index is 0. 
RTL Name 'position', Hierarchy 'MotorDriver', File 'C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v', Line 47.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'current_error_o' was assigned but not read. 
RTL Name 'current_error_o', Hierarchy 'MotorDriver', File 'C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v', Line 51.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'reset' was assigned but not read. 
RTL Name 'reset', Hierarchy 'PID', File 'C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v', Line 36.
INFO: [Synth 37-85] Total of 5 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2174.527 ; gain = 502.348
INFO: [Common 17-83] Releasing license: Synthesis
15 Infos, 37 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design -top MotorDriver -part xc7s50csga324-1 -lint 
Command: synth_design -top MotorDriver -part xc7s50csga324-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2179.562 ; gain = 0.000
---------------------------------------------------------------------------------
Clean up Linter database...
WARNING: [Synth 8-11121] redeclaration of ANSI port 'Count_o' is not allowed [../../Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v:33]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'setpoint_reached_o' is not allowed [../../Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:35]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'current_error' is not allowed [../../Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:41]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'next_position_o' is not allowed [../../Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:60]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [../../Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:29]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [../../Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:30]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [../../Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:37]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [../../Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:38]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [../../Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:39]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [../../Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:40]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [../../Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:41]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [../../Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:42]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [../../Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:43]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [../../Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:45]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [../../Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:47]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [../../Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:48]
WARNING: [Synth 8-11065] parameter 'Bits' becomes localparam in 'PID' with formal parameter declaration list [../../Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:50]
WARNING: [Synth 8-11065] parameter 'BitShift' becomes localparam in 'PID' with formal parameter declaration list [../../Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:51]
WARNING: [Synth 8-11065] parameter 'Deadband' becomes localparam in 'PID' with formal parameter declaration list [../../Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:52]
WARNING: [Synth 8-11065] parameter 'ExternalFeedback' becomes localparam in 'PID' with formal parameter declaration list [../../Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:66]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'setpoint_reached_w' is not allowed [C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:57]
WARNING: [Synth 8-11065] parameter 'HighestPossibleNumber' becomes localparam in 'MotorDriver' with formal parameter declaration list [C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:39]
WARNING: [Synth 8-11065] parameter 'FrequencyCount' becomes localparam in 'MotorDriver' with formal parameter declaration list [C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:40]
WARNING: [Synth 8-11065] parameter 'MotorSteps' becomes localparam in 'MotorDriver' with formal parameter declaration list [C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:41]
INFO: [Synth 8-6157] synthesizing module 'MotorDriver' [C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:28]
INFO: [Synth 8-6157] synthesizing module 'SingleDecrementCounter' [C:/Code/FPGA-HDL/Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v:22]
WARNING: [Synth 8-153] case item 3'b1zz will never be executed [C:/Code/FPGA-HDL/Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v:68]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Code/FPGA-HDL/Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v:68]
INFO: [Synth 8-6155] done synthesizing module 'SingleDecrementCounter' (1#1) [C:/Code/FPGA-HDL/Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v:22]
INFO: [Synth 8-6157] synthesizing module 'PID' [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:25]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:81]
WARNING: [Synth 8-6014] Unused sequential element reset_reg was removed.  [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:72]
WARNING: [Synth 8-6014] Unused sequential element last_error_reg was removed.  [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:93]
WARNING: [Synth 8-6014] Unused sequential element delta_error_reg was removed.  [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:100]
WARNING: [Synth 8-6014] Unused sequential element d_calc_reg was removed.  [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:112]
INFO: [Synth 8-6155] done synthesizing module 'PID' (2#1) [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:25]
WARNING: [Synth 8-689] width (9) of port connection 'setpoint_i' does not match port width (8) of module 'PID' [C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:63]
WARNING: [Synth 8-689] width (9) of port connection 'current_error' does not match port width (16) of module 'PID' [C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:63]
WARNING: [Synth 8-689] width (9) of port connection 'Count_o' does not match port width (32) of module 'SingleDecrementCounter' [C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:66]
INFO: [Synth 8-6155] done synthesizing module 'MotorDriver' (3#1) [C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:28]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2186.949 ; gain = 7.387
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Aug 29 11:32:18 2024
| Host         : LT24G23002 running 64-bit major release  (build 9200)
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+----------+--------------+----------+
| Rule ID  | # Violations | # Waived |
+----------+--------------+----------+
| ASSIGN-5 | 3            | 0        |
| ASSIGN-6 | 2            | 0        |
+----------+--------------+----------+


WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'max_value' are not set. First unset bit index is 32. 
RTL Name 'max_value', Hierarchy 'SingleDecrementCounter', File 'C:/Code/FPGA-HDL/Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v', Line 36.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'current_error' are not set. First unset bit index is 0. 
RTL Name 'current_error', Hierarchy 'MotorDriver', File 'C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v', Line 59.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'position' are not set. First unset bit index is 0. 
RTL Name 'position', Hierarchy 'MotorDriver', File 'C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v', Line 48.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'current_error_o' was assigned but not read. 
RTL Name 'current_error_o', Hierarchy 'MotorDriver', File 'C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v', Line 52.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'reset' was assigned but not read. 
RTL Name 'reset', Hierarchy 'PID', File 'C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v', Line 36.
INFO: [Synth 37-85] Total of 5 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2186.949 ; gain = 7.387
INFO: [Common 17-83] Releasing license: Synthesis
13 Infos, 37 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design -top MotorDriver -part xc7s50csga324-1 -lint 
Command: synth_design -top MotorDriver -part xc7s50csga324-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2210.090 ; gain = 23.141
---------------------------------------------------------------------------------
Clean up Linter database...
WARNING: [Synth 8-11121] redeclaration of ANSI port 'Count_o' is not allowed [../../Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v:33]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'setpoint_reached_o' is not allowed [../../Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:35]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'current_error' is not allowed [../../Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:41]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'next_position_o' is not allowed [../../Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:60]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [../../Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:29]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [../../Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:30]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [../../Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:37]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [../../Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:38]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [../../Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:39]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [../../Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:40]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [../../Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:41]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [../../Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:42]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [../../Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:43]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [../../Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:45]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [../../Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:47]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [../../Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:48]
WARNING: [Synth 8-11065] parameter 'Bits' becomes localparam in 'PID' with formal parameter declaration list [../../Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:50]
WARNING: [Synth 8-11065] parameter 'BitShift' becomes localparam in 'PID' with formal parameter declaration list [../../Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:51]
WARNING: [Synth 8-11065] parameter 'Deadband' becomes localparam in 'PID' with formal parameter declaration list [../../Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:52]
WARNING: [Synth 8-11065] parameter 'ExternalFeedback' becomes localparam in 'PID' with formal parameter declaration list [../../Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:66]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'setpoint_reached_w' is not allowed [C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:57]
WARNING: [Synth 8-11065] parameter 'HighestPossibleNumber' becomes localparam in 'MotorDriver' with formal parameter declaration list [C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:39]
WARNING: [Synth 8-11065] parameter 'FrequencyCount' becomes localparam in 'MotorDriver' with formal parameter declaration list [C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:40]
WARNING: [Synth 8-11065] parameter 'MotorSteps' becomes localparam in 'MotorDriver' with formal parameter declaration list [C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:41]
INFO: [Synth 8-6157] synthesizing module 'MotorDriver' [C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:28]
INFO: [Synth 8-6157] synthesizing module 'SingleDecrementCounter' [C:/Code/FPGA-HDL/Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v:22]
WARNING: [Synth 8-153] case item 3'b1zz will never be executed [C:/Code/FPGA-HDL/Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v:68]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Code/FPGA-HDL/Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v:68]
INFO: [Synth 8-6155] done synthesizing module 'SingleDecrementCounter' (1#1) [C:/Code/FPGA-HDL/Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v:22]
INFO: [Synth 8-6157] synthesizing module 'PID' [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:25]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:81]
WARNING: [Synth 8-6014] Unused sequential element reset_reg was removed.  [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:72]
WARNING: [Synth 8-6014] Unused sequential element last_error_reg was removed.  [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:93]
WARNING: [Synth 8-6014] Unused sequential element delta_error_reg was removed.  [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:100]
WARNING: [Synth 8-6014] Unused sequential element d_calc_reg was removed.  [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:112]
INFO: [Synth 8-6155] done synthesizing module 'PID' (2#1) [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:25]
WARNING: [Synth 8-689] width (9) of port connection 'setpoint_i' does not match port width (8) of module 'PID' [C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:63]
WARNING: [Synth 8-689] width (9) of port connection 'current_error' does not match port width (16) of module 'PID' [C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:63]
WARNING: [Synth 8-689] width (9) of port connection 'Count_o' does not match port width (32) of module 'SingleDecrementCounter' [C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:66]
INFO: [Synth 8-6155] done synthesizing module 'MotorDriver' (3#1) [C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:28]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2210.090 ; gain = 23.141
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Aug 29 11:33:17 2024
| Host         : LT24G23002 running 64-bit major release  (build 9200)
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+----------+--------------+----------+
| Rule ID  | # Violations | # Waived |
+----------+--------------+----------+
| ASSIGN-5 | 3            | 0        |
| ASSIGN-6 | 2            | 0        |
+----------+--------------+----------+


WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'max_value' are not set. First unset bit index is 32. 
RTL Name 'max_value', Hierarchy 'SingleDecrementCounter', File 'C:/Code/FPGA-HDL/Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v', Line 36.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'current_error' are not set. First unset bit index is 0. 
RTL Name 'current_error', Hierarchy 'MotorDriver', File 'C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v', Line 59.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'position' are not set. First unset bit index is 0. 
RTL Name 'position', Hierarchy 'MotorDriver', File 'C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v', Line 48.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'current_error_o' was assigned but not read. 
RTL Name 'current_error_o', Hierarchy 'MotorDriver', File 'C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v', Line 52.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'reset' was assigned but not read. 
RTL Name 'reset', Hierarchy 'PID', File 'C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v', Line 36.
INFO: [Synth 37-85] Total of 5 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2210.090 ; gain = 23.141
INFO: [Common 17-83] Releasing license: Synthesis
13 Infos, 37 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
set_property IS_GLOBAL_INCLUDE 1 [get_files -all C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/Motor_Libraries.vh]
WARNING: [Vivado 12-818] No files matched 'C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/Motor_Libraries.vh'
ERROR: [Common 17-55] 'set_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
set_property IS_GLOBAL_INCLUDE 1 [get_files -all C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/Motor_Libraries.vh]
WARNING: [Vivado 12-818] No files matched 'C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/Motor_Libraries.vh'
ERROR: [Common 17-55] 'set_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
add_files -norecurse {C:/Code/FPGA-HDL/Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v}
synth_design -top MotorDriver -part xc7s50csga324-1 -lint 
Command: synth_design -top MotorDriver -part xc7s50csga324-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2316.398 ; gain = 0.000
---------------------------------------------------------------------------------
Clean up Linter database...
WARNING: [Synth 8-11121] redeclaration of ANSI port 'Count_o' is not allowed [C:/Code/FPGA-HDL/Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v:33]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'setpoint_reached_o' is not allowed [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:35]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'current_error' is not allowed [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:41]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'next_position_o' is not allowed [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:60]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:29]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:30]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:37]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:38]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:39]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:40]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:41]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:42]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:43]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:45]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:47]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:48]
WARNING: [Synth 8-11065] parameter 'Bits' becomes localparam in 'PID' with formal parameter declaration list [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:50]
WARNING: [Synth 8-11065] parameter 'BitShift' becomes localparam in 'PID' with formal parameter declaration list [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:51]
WARNING: [Synth 8-11065] parameter 'Deadband' becomes localparam in 'PID' with formal parameter declaration list [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:52]
WARNING: [Synth 8-11065] parameter 'ExternalFeedback' becomes localparam in 'PID' with formal parameter declaration list [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:66]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'setpoint_reached_w' is not allowed [C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:57]
WARNING: [Synth 8-11065] parameter 'HighestPossibleNumber' becomes localparam in 'MotorDriver' with formal parameter declaration list [C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:39]
WARNING: [Synth 8-11065] parameter 'FrequencyCount' becomes localparam in 'MotorDriver' with formal parameter declaration list [C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:40]
WARNING: [Synth 8-11065] parameter 'MotorSteps' becomes localparam in 'MotorDriver' with formal parameter declaration list [C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:41]
INFO: [Synth 8-6157] synthesizing module 'MotorDriver' [C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:28]
INFO: [Synth 8-6157] synthesizing module 'SingleDecrementCounter' [C:/Code/FPGA-HDL/Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v:22]
WARNING: [Synth 8-153] case item 3'b1zz will never be executed [C:/Code/FPGA-HDL/Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v:68]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Code/FPGA-HDL/Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v:68]
INFO: [Synth 8-6155] done synthesizing module 'SingleDecrementCounter' (1#1) [C:/Code/FPGA-HDL/Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v:22]
INFO: [Synth 8-6157] synthesizing module 'PID' [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:25]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:81]
WARNING: [Synth 8-6014] Unused sequential element reset_reg was removed.  [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:72]
WARNING: [Synth 8-6014] Unused sequential element last_error_reg was removed.  [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:93]
WARNING: [Synth 8-6014] Unused sequential element delta_error_reg was removed.  [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:100]
WARNING: [Synth 8-6014] Unused sequential element d_calc_reg was removed.  [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:112]
INFO: [Synth 8-6155] done synthesizing module 'PID' (2#1) [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:25]
WARNING: [Synth 8-689] width (9) of port connection 'setpoint_i' does not match port width (8) of module 'PID' [C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:63]
WARNING: [Synth 8-689] width (9) of port connection 'current_error' does not match port width (16) of module 'PID' [C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:63]
WARNING: [Synth 8-689] width (9) of port connection 'Count_o' does not match port width (32) of module 'SingleDecrementCounter' [C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:66]
INFO: [Synth 8-6155] done synthesizing module 'MotorDriver' (3#1) [C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:28]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2316.398 ; gain = 0.000
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Aug 29 11:34:48 2024
| Host         : LT24G23002 running 64-bit major release  (build 9200)
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+----------+--------------+----------+
| Rule ID  | # Violations | # Waived |
+----------+--------------+----------+
| ASSIGN-5 | 3            | 0        |
| ASSIGN-6 | 2            | 0        |
+----------+--------------+----------+


WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'max_value' are not set. First unset bit index is 32. 
RTL Name 'max_value', Hierarchy 'SingleDecrementCounter', File 'C:/Code/FPGA-HDL/Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v', Line 36.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'current_error' are not set. First unset bit index is 0. 
RTL Name 'current_error', Hierarchy 'MotorDriver', File 'C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v', Line 59.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'position' are not set. First unset bit index is 0. 
RTL Name 'position', Hierarchy 'MotorDriver', File 'C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v', Line 48.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'current_error_o' was assigned but not read. 
RTL Name 'current_error_o', Hierarchy 'MotorDriver', File 'C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v', Line 52.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'reset' was assigned but not read. 
RTL Name 'reset', Hierarchy 'PID', File 'C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v', Line 36.
INFO: [Synth 37-85] Total of 5 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2316.398 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Synthesis
13 Infos, 37 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
reset_run synth_1
launch_runs synth_1 -jobs 10
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Thu Aug 29 11:35:17 2024] Launched synth_1...
Run output will be captured here: C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.runs/synth_1/runme.log
ipx::open_ipxact_file C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/component.xml
ipx::remove_all_hdl_parameter -remove_inferred_params [ipx::current_core]
ipx::add_model_parameters_from_hdl [ipx::current_core] -top_level_hdl_file c:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v -top_module_name MotorDriver
ipx::infer_user_parameters [ipx::current_core]
ipgui::add_param -name {C_FREQ} -component [ipx::current_core]
ipx::remove_all_port [ipx::current_core]
ipx::add_ports_from_hdl [ipx::current_core] -top_level_hdl_file c:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v -top_module_name MotorDriver
set_property core_revision 13 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
WARNING: [IP_Flow 19-5661] Bus Interface 'CLK' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'CLK' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0'
open_project C:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Code/FPGA-HDL'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'c:/Code/FPGA-HDL' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'c:/Code/FPGA-HDL/Projects/Sapphire'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'design_1_MotorDriver_0_0' generated file not found 'c:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.gen/sources_1/bd/design_1/ip/design_1_MotorDriver_0_0/design_1_MotorDriver_0_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_MotorDriver_0_0' generated file not found 'c:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.gen/sources_1/bd/design_1/ip/design_1_MotorDriver_0_0/design_1_MotorDriver_0_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_MotorDriver_0_0' generated file not found 'c:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.gen/sources_1/bd/design_1/ip/design_1_MotorDriver_0_0/design_1_MotorDriver_0_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_MotorDriver_0_0' generated file not found 'c:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.gen/sources_1/bd/design_1/ip/design_1_MotorDriver_0_0/design_1_MotorDriver_0_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_MotorDriver_0_0' generated file not found 'c:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.gen/sources_1/bd/design_1/ip/design_1_MotorDriver_0_0/design_1_MotorDriver_0_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_MotorDriver_0_0

WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_bd_design {C:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file <C:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:user:MotorDriver:1.0 - MotorDriver_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - reset_inv_0
Adding component instance block -- Custom:ip:GPIO:2.0 - GPIO_0
Adding component instance block -- Custom:ip:GPIO:2.0 - GPIO_1
Successfully read diagram <design_1> from block design file <C:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.srcs/sources_1/bd/design_1/design_1.bd>
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:MotorDriver:1.0 [get_ips  design_1_MotorDriver_0_0] -log ip_upgrade.log
Upgrading 'C:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_MotorDriver_0_0 (MotorDriver_v1_0 1.0) from revision 12 to revision 13
Wrote  : <C:\Code\FPGA-HDL\Projects\Sapphire\Sapphire.srcs\sources_1\bd\design_1\design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Code/FPGA-HDL/Projects/Sapphire/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_MotorDriver_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
generate_target all [get_files C:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz clk_wiz propagate
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/GPIO_0/GPIO_IO_i

Wrote  : <C:\Code\FPGA-HDL\Projects\Sapphire\Sapphire.srcs\sources_1\bd\design_1\design_1.bd> 
Verilog Output written to : c:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : c:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : c:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block MotorDriver_0 .
Exporting to file c:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File c:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.gen/sources_1/bd/design_1/synth/design_1.hwdef
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_MotorDriver_0_0_synth_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_MotorDriver_0_0
[Thu Aug 29 11:37:35 2024] Launched design_1_MotorDriver_0_0_synth_1...
Run output will be captured here: C:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.runs/design_1_MotorDriver_0_0_synth_1/runme.log
wait_on_run design_1_MotorDriver_0_0_synth_1
[Thu Aug 29 11:37:35 2024] Waiting for design_1_MotorDriver_0_0_synth_1 to finish...
[Thu Aug 29 11:37:40 2024] Waiting for design_1_MotorDriver_0_0_synth_1 to finish...
[Thu Aug 29 11:37:45 2024] Waiting for design_1_MotorDriver_0_0_synth_1 to finish...
[Thu Aug 29 11:37:50 2024] Waiting for design_1_MotorDriver_0_0_synth_1 to finish...

*** Running vivado
    with args -log design_1_MotorDriver_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_MotorDriver_0_0.tcl



****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source design_1_MotorDriver_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Code/FPGA-HDL'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'c:/Code/FPGA-HDL' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'c:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.runs/design_1_MotorDriver_0_0_synth_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_MotorDriver_0_0
Command: synth_design -top design_1_MotorDriver_0_0 -part xc7s50csga324-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {17-179}  -suppress '. The existing rule will be replaced.
INFO: [Synth 8-7075] Helper process launched with PID 2104
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1437.117 ; gain = 439.410
---------------------------------------------------------------------------------
WARNING: [Synth 8-11121] redeclaration of ANSI port 'setpoint_reached_w' is not allowed [c:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.gen/sources_1/bd/design_1/ipshared/ab17/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:57]
WARNING: [Synth 8-11065] parameter 'HighestPossibleNumber' becomes localparam in 'MotorDriver' with formal parameter declaration list [c:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.gen/sources_1/bd/design_1/ipshared/ab17/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:39]
WARNING: [Synth 8-11065] parameter 'FrequencyCount' becomes localparam in 'MotorDriver' with formal parameter declaration list [c:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.gen/sources_1/bd/design_1/ipshared/ab17/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:40]
WARNING: [Synth 8-11065] parameter 'MotorSteps' becomes localparam in 'MotorDriver' with formal parameter declaration list [c:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.gen/sources_1/bd/design_1/ipshared/ab17/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:41]
INFO: [Synth 8-6157] synthesizing module 'design_1_MotorDriver_0_0' [c:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.gen/sources_1/bd/design_1/ip/design_1_MotorDriver_0_0/synth/design_1_MotorDriver_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'MotorDriver' [c:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.gen/sources_1/bd/design_1/ipshared/ab17/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:28]
ERROR: [Synth 8-439] module 'SingleDecrementCounter' not found [c:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.gen/sources_1/bd/design_1/ipshared/ab17/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:61]
ERROR: [Synth 8-6156] failed synthesizing module 'MotorDriver' [c:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.gen/sources_1/bd/design_1/ipshared/ab17/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:28]
ERROR: [Synth 8-6156] failed synthesizing module 'design_1_MotorDriver_0_0' [c:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.gen/sources_1/bd/design_1/ip/design_1_MotorDriver_0_0/synth/design_1_MotorDriver_0_0.v:53]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1544.465 ; gain = 546.758
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
12 Infos, 6 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Thu Aug 29 11:37:50 2024...
[Thu Aug 29 11:37:55 2024] design_1_MotorDriver_0_0_synth_1 finished
ERROR: [Vivado 12-13638] Failed runs(s) : 'design_1_MotorDriver_0_0_synth_1'
wait_on_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 2576.828 ; gain = 0.000
ERROR: [Common 17-39] 'wait_on_runs' failed due to earlier errors.
ERROR: [Vivado 12-4146] Open Elaborated Design failed due to the following error:
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'wait_on_runs' failed due to earlier errors.


current_project MotorDriver_V1_0
ipx::add_file C:/Code/FPGA-HDL/Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]
WARNING: [Ipptcl 7-1550] All additional files should be added in a directory below the IP definition file (xml)
set_property type verilogSource [ipx::get_files ../../Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
set_property library_name xil_defaultlib [ipx::get_files ../../Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
ipx::add_file C:/Code/FPGA-HDL/Custom_Verilog_Headers/Custom_Header_Library.vh [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]
WARNING: [Ipptcl 7-1550] All additional files should be added in a directory below the IP definition file (xml)
set_property type verilogSource [ipx::get_files ../../Custom_Verilog_Headers/Custom_Header_Library.vh -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
set_property library_name xil_defaultlib [ipx::get_files ../../Custom_Verilog_Headers/Custom_Header_Library.vh -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
ipx::add_file C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]
WARNING: [Ipptcl 7-1550] All additional files should be added in a directory below the IP definition file (xml)
set_property type verilogSource [ipx::get_files ../../Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
set_property library_name xil_defaultlib [ipx::get_files ../../Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
ipx::remove_file ../../Custom_Verilog_Headers/Custom_Header_Library.vh [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]
ipx::add_file C:/Code/FPGA-HDL/Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]
WARNING: [Ipptcl 7-1550] All additional files should be added in a directory below the IP definition file (xml)
set_property type verilogSource [ipx::get_files ../../Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]]
set_property library_name xil_defaultlib [ipx::get_files ../../Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]]
ipx::add_file C:/Code/FPGA-HDL/Custom_Verilog_Headers/Custom_Header_Library.vh [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]
WARNING: [Ipptcl 7-1550] All additional files should be added in a directory below the IP definition file (xml)
set_property type verilogSource [ipx::get_files ../../Custom_Verilog_Headers/Custom_Header_Library.vh -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]]
set_property library_name xil_defaultlib [ipx::get_files ../../Custom_Verilog_Headers/Custom_Header_Library.vh -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]]
ipx::add_file C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]
WARNING: [Ipptcl 7-1550] All additional files should be added in a directory below the IP definition file (xml)
set_property type verilogSource [ipx::get_files ../../Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]]
set_property library_name xil_defaultlib [ipx::get_files ../../Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]]
ipx::remove_file ../../Custom_Verilog_Headers/Custom_Header_Library.vh [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]
set_property is_include true [ipx::get_files ../../Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
set_property core_revision 14 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5661] Bus Interface 'CLK' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'CLK' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0'
current_project Sapphire
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Code/FPGA-HDL'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'c:/Code/FPGA-HDL' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'c:/Code/FPGA-HDL/Projects/Sapphire'.)
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:MotorDriver:1.0 [get_ips  design_1_MotorDriver_0_0] -log ip_upgrade.log
Upgrading 'C:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_MotorDriver_0_0 (MotorDriver_v1_0 1.0) from revision 13 to revision 14
Wrote  : <C:\Code\FPGA-HDL\Projects\Sapphire\Sapphire.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Code/FPGA-HDL/Projects/Sapphire/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_MotorDriver_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs synth_1 -jobs 10
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz clk_wiz propagate
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/GPIO_0/GPIO_IO_i

Wrote  : <C:\Code\FPGA-HDL\Projects\Sapphire\Sapphire.srcs\sources_1\bd\design_1\design_1.bd> 
Verilog Output written to : c:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : c:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : c:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block MotorDriver_0 .
Exporting to file c:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File c:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_MotorDriver_0_0
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Thu Aug 29 11:40:55 2024] Launched design_1_MotorDriver_0_0_synth_1...
Run output will be captured here: C:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.runs/design_1_MotorDriver_0_0_synth_1/runme.log
[Thu Aug 29 11:40:55 2024] Launched synth_1...
Run output will be captured here: C:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.runs/synth_1/runme.log
set_property IS_GLOBAL_INCLUDE 0 [get_files -all C:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.srcs/sources_1/bd/design_1/design_1.bd]
report_ip_status -name ip_status 
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Code/FPGA-HDL'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'c:/Code/FPGA-HDL' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'c:/Code/FPGA-HDL/Projects/Sapphire'.)
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:MotorDriver:1.0 [get_ips  design_1_MotorDriver_0_0] -log ip_upgrade.log
Upgrading 'C:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_MotorDriver_0_0 to use current project options
Wrote  : <C:\Code\FPGA-HDL\Projects\Sapphire\Sapphire.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Code/FPGA-HDL/Projects/Sapphire/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_MotorDriver_0_0] -no_script -sync -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 10
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz clk_wiz propagate
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/GPIO_0/GPIO_IO_i

Wrote  : <C:\Code\FPGA-HDL\Projects\Sapphire\Sapphire.srcs\sources_1\bd\design_1\design_1.bd> 
Verilog Output written to : c:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : c:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : c:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'c:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/Counters.srcs/sources_1/new/Counters.v', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'c:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/Counters.srcs/sources_1/new/Counters.v' to 'c:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.gen/sources_1/bd/design_1/ipshared/2bf5/Counters.srcs/sources_1/new/Counters.v'.
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'c:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/PID.srcs/sources_1/new/PID.v', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'c:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/PID.srcs/sources_1/new/PID.v' to 'c:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.gen/sources_1/bd/design_1/ipshared/2bf5/PID.srcs/sources_1/new/PID.v'.
ERROR: [IP_Flow 19-167] Failed to deliver one or more file(s).
ERROR: [IP_Flow 19-3505] IP Generation error: Failed to generate IP 'MotorDriver_0'. Failed to generate 'Simulation' outputs: 
ERROR: [IP_Flow 19-98] Generation of the IP CORE failed.
Failed to generate IP 'MotorDriver_0'. Failed to generate 'Simulation' outputs: 
ERROR: [BD 41-1030] Generation failed for the IP Integrator block MotorDriver_0 
Exporting to file c:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File c:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_MotorDriver_0_0
ERROR: [Vivado 12-4756] Launch of runs aborted due to earlier errors while preparing sub-designs for run execution.
current_project MotorDriver_V1_0
set_property file_type {Verilog Header} [get_files  C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v]
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Code\FPGA-HDL\Custom_IP\MotorDriver_v1_0\MotorDriver_V1_0.srcs\sources_1\new\MotorDriver.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Code\FPGA-HDL\Custom_Verilog_Headers\Counters\Counters.srcs\sources_1\new\Counters.v:]
ERROR: [Common 17-180] Spawn failed: No error
set_property file_type {Verilog Header} [get_files  C:/Code/FPGA-HDL/Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v]
update_compile_order -fileset sources_1
set_property is_global_include true [get_files  C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v]
update_compile_order -fileset sources_1
set_property is_global_include true [get_files  C:/Code/FPGA-HDL/Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v]
update_compile_order -fileset sources_1
ipx::remove_all_hdl_parameter -remove_inferred_params [ipx::current_core]
ipx::add_model_parameters_from_hdl [ipx::current_core] -top_level_hdl_file c:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/../../Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v -top_module_name MotorDriver
ERROR: [IP_Flow 19-264] [HDL Parser] No interface information is available for Verilog design unit 'MotorDriver'.
ERROR: [IP_Flow 19-262] [HDL Parser] Failed to parse top module entity.  This can result from an empty entity or module declaration (i.e. no ports or parameters/generics).  Check that design unit "MotorDriver" of HDL file "c:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v" is not empty.
ERROR: [IP_Flow 19-258] [HDL Parser] Error parsing HDL file 'c:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v'.
ERROR: [Common 17-39] 'ipx::add_model_parameters_from_hdl' failed due to earlier errors.
set_property is_include false [ipx::get_files ../../Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files ../../Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
ipx::remove_file ../../Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]
ipx::remove_file ../../Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]
ipx::remove_file ../../Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]
ipx::remove_file ../../Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]
ipx::remove_all_hdl_parameter -remove_inferred_params [ipx::current_core]
ipx::add_model_parameters_from_hdl [ipx::current_core] -top_level_hdl_file c:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v -top_module_name MotorDriver
ipx::infer_user_parameters [ipx::current_core]
ipgui::add_param -name {C_FREQ} -component [ipx::current_core]
synth_design -top MotorDriver -part xc7s50csga324-1 -lint 
Command: synth_design -top MotorDriver -part xc7s50csga324-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {17-179}  -suppress '. The existing rule will be replaced.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2593.250 ; gain = 16.422
---------------------------------------------------------------------------------
Clean up Linter database...
WARNING: [Synth 8-11121] redeclaration of ANSI port 'setpoint_reached_o' is not allowed [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:35]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'current_error' is not allowed [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:41]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'next_position_o' is not allowed [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:60]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:29]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:30]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:37]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:38]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:39]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:40]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:41]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:42]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:43]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:45]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:47]
WARNING: [Synth 8-6901] identifier 'Bits' is used before its declaration [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:48]
WARNING: [Synth 8-11065] parameter 'Bits' becomes localparam in 'PID' with formal parameter declaration list [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:50]
WARNING: [Synth 8-11065] parameter 'BitShift' becomes localparam in 'PID' with formal parameter declaration list [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:51]
WARNING: [Synth 8-11065] parameter 'Deadband' becomes localparam in 'PID' with formal parameter declaration list [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:52]
WARNING: [Synth 8-11065] parameter 'ExternalFeedback' becomes localparam in 'PID' with formal parameter declaration list [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:66]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'Count_o' is not allowed [C:/Code/FPGA-HDL/Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v:33]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'setpoint_reached_w' is not allowed [C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:57]
WARNING: [Synth 8-11065] parameter 'HighestPossibleNumber' becomes localparam in 'MotorDriver' with formal parameter declaration list [C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:39]
WARNING: [Synth 8-11065] parameter 'FrequencyCount' becomes localparam in 'MotorDriver' with formal parameter declaration list [C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:40]
WARNING: [Synth 8-11065] parameter 'MotorSteps' becomes localparam in 'MotorDriver' with formal parameter declaration list [C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:41]
INFO: [Synth 8-6157] synthesizing module 'MotorDriver' [C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:28]
INFO: [Synth 8-6157] synthesizing module 'SingleDecrementCounter' [C:/Code/FPGA-HDL/Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v:22]
WARNING: [Synth 8-153] case item 3'b1zz will never be executed [C:/Code/FPGA-HDL/Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v:68]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Code/FPGA-HDL/Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v:68]
INFO: [Synth 8-6155] done synthesizing module 'SingleDecrementCounter' (1#1) [C:/Code/FPGA-HDL/Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v:22]
INFO: [Synth 8-6157] synthesizing module 'PID' [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:25]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:81]
WARNING: [Synth 8-6014] Unused sequential element reset_reg was removed.  [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:72]
WARNING: [Synth 8-6014] Unused sequential element last_error_reg was removed.  [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:93]
WARNING: [Synth 8-6014] Unused sequential element delta_error_reg was removed.  [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:100]
WARNING: [Synth 8-6014] Unused sequential element d_calc_reg was removed.  [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:112]
INFO: [Synth 8-6155] done synthesizing module 'PID' (2#1) [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:25]
WARNING: [Synth 8-689] width (9) of port connection 'setpoint_i' does not match port width (8) of module 'PID' [C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:63]
WARNING: [Synth 8-689] width (9) of port connection 'current_error' does not match port width (16) of module 'PID' [C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:63]
WARNING: [Synth 8-689] width (9) of port connection 'Count_o' does not match port width (32) of module 'SingleDecrementCounter' [C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:66]
INFO: [Synth 8-6155] done synthesizing module 'MotorDriver' (3#1) [C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:28]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2685.695 ; gain = 108.867
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Aug 29 11:50:39 2024
| Host         : LT24G23002 running 64-bit major release  (build 9200)
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+----------+--------------+----------+
| Rule ID  | # Violations | # Waived |
+----------+--------------+----------+
| ASSIGN-5 | 3            | 0        |
| ASSIGN-6 | 2            | 0        |
+----------+--------------+----------+


WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'max_value' are not set. First unset bit index is 32. 
RTL Name 'max_value', Hierarchy 'SingleDecrementCounter', File 'C:/Code/FPGA-HDL/Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v', Line 36.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'current_error' are not set. First unset bit index is 0. 
RTL Name 'current_error', Hierarchy 'MotorDriver', File 'C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v', Line 59.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'position' are not set. First unset bit index is 0. 
RTL Name 'position', Hierarchy 'MotorDriver', File 'C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v', Line 48.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'current_error_o' was assigned but not read. 
RTL Name 'current_error_o', Hierarchy 'MotorDriver', File 'C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v', Line 52.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'reset' was assigned but not read. 
RTL Name 'reset', Hierarchy 'PID', File 'C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v', Line 36.
INFO: [Synth 37-85] Total of 5 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2698.633 ; gain = 121.805
INFO: [Common 17-83] Releasing license: Synthesis
13 Infos, 38 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
reset_run synth_1
INFO: [Project 1-1160] Copying file C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.runs/synth_1/MotorDriver.dcp to C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/utils_1/imports/synth_1 and adding it to utils fileset
launch_runs synth_1 -jobs 10
[Thu Aug 29 11:50:51 2024] Launched synth_1...
Run output will be captured here: C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.runs/synth_1/runme.log
set_property core_revision 15 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
WARNING: [IP_Flow 19-5661] Bus Interface 'CLK' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'CLK' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0'
current_project Sapphire
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Code/FPGA-HDL'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'c:/Code/FPGA-HDL' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'c:/Code/FPGA-HDL/Projects/Sapphire'.)
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:MotorDriver:1.0 [get_ips  design_1_MotorDriver_0_0] -log ip_upgrade.log
Upgrading 'C:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_MotorDriver_0_0 (MotorDriver_v1_0 1.0) from revision 14 to revision 15
Wrote  : <C:\Code\FPGA-HDL\Projects\Sapphire\Sapphire.srcs\sources_1\bd\design_1\design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Code/FPGA-HDL/Projects/Sapphire/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_MotorDriver_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
launch_runs synth_1 -jobs 10
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz clk_wiz propagate
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/GPIO_0/GPIO_IO_i

Wrote  : <C:\Code\FPGA-HDL\Projects\Sapphire\Sapphire.srcs\sources_1\bd\design_1\design_1.bd> 
Verilog Output written to : c:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : c:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : c:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block MotorDriver_0 .
Exporting to file c:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File c:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_MotorDriver_0_0
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Thu Aug 29 11:52:06 2024] Launched design_1_MotorDriver_0_0_synth_1...
Run output will be captured here: C:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.runs/design_1_MotorDriver_0_0_synth_1/runme.log
[Thu Aug 29 11:52:06 2024] Launched synth_1...
Run output will be captured here: C:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.runs/synth_1/runme.log
set_property is_global_include true [get_files  C:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v]
reset_run design_1_MotorDriver_0_0_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 10
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_MotorDriver_0_0
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Thu Aug 29 11:54:00 2024] Launched design_1_MotorDriver_0_0_synth_1...
Run output will be captured here: C:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.runs/design_1_MotorDriver_0_0_synth_1/runme.log
[Thu Aug 29 11:54:00 2024] Launched synth_1...
Run output will be captured here: C:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.runs/synth_1/runme.log
current_project MotorDriver_V1_0
ipx::add_file C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/Counters.v [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]
set_property type verilogSource [ipx::get_files MotorDriver_V1_0.srcs/sources_1/new/Counters.v -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
set_property library_name xil_defaultlib [ipx::get_files MotorDriver_V1_0.srcs/sources_1/new/Counters.v -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
ipx::add_file C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/PID.v [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]
set_property type verilogSource [ipx::get_files MotorDriver_V1_0.srcs/sources_1/new/PID.v -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
set_property library_name xil_defaultlib [ipx::get_files MotorDriver_V1_0.srcs/sources_1/new/PID.v -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
ipx::add_file C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/Counters.v [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]
set_property type verilogSource [ipx::get_files MotorDriver_V1_0.srcs/sources_1/new/Counters.v -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]]
set_property library_name xil_defaultlib [ipx::get_files MotorDriver_V1_0.srcs/sources_1/new/Counters.v -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]]
ipx::add_file C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/PID.v [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]
set_property type verilogSource [ipx::get_files MotorDriver_V1_0.srcs/sources_1/new/PID.v -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]]
set_property library_name xil_defaultlib [ipx::get_files MotorDriver_V1_0.srcs/sources_1/new/PID.v -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]]
set_property core_revision 16 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
WARNING: [IP_Flow 19-5661] Bus Interface 'CLK' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'CLK' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0'
current_project Sapphire
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Code/FPGA-HDL'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'c:/Code/FPGA-HDL' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'c:/Code/FPGA-HDL/Projects/Sapphire'.)
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Code\FPGA-HDL\Projects\Sapphire\Sapphire.gen\sources_1\bd\design_1\ip\design_1_MotorDriver_0_0\synth\design_1_MotorDriver_0_0.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Code\FPGA-HDL\Projects\Sapphire\Sapphire.gen\sources_1\bd\design_1\ipshared\b4f7\MotorDriver_V1_0.srcs\sources_1\new\MotorDriver.v:]
ERROR: [Common 17-180] Spawn failed: No error
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:MotorDriver:1.0 [get_ips  design_1_MotorDriver_0_0] -log ip_upgrade.log
Upgrading 'C:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_MotorDriver_0_0 (MotorDriver_v1_0 1.0) from revision 15 to revision 16
Wrote  : <C:\Code\FPGA-HDL\Projects\Sapphire\Sapphire.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Code/FPGA-HDL/Projects/Sapphire/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_MotorDriver_0_0] -no_script -sync -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 10
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz clk_wiz propagate
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/GPIO_0/GPIO_IO_i

Wrote  : <C:\Code\FPGA-HDL\Projects\Sapphire\Sapphire.srcs\sources_1\bd\design_1\design_1.bd> 
Verilog Output written to : c:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : c:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : c:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block MotorDriver_0 .
Exporting to file c:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File c:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_MotorDriver_0_0
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Thu Aug 29 11:59:20 2024] Launched design_1_MotorDriver_0_0_synth_1...
Run output will be captured here: C:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.runs/design_1_MotorDriver_0_0_synth_1/runme.log
[Thu Aug 29 11:59:20 2024] Launched synth_1...
Run output will be captured here: C:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.runs/synth_1/runme.log
report_ip_status -name ip_status 
set_property strategy {Vivado Synthesis Defaults} [get_runs synth_1]
reset_run synth_1
launch_runs synth_1 -jobs 10
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Thu Aug 29 12:01:24 2024] Launched synth_1...
Run output will be captured here: C:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.runs/synth_1/runme.log
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
current_project MotorDriver_V1_0
close_project
create_project project_sysv C:/Code/FPGA-HDL/project_sysv -part xc7s50csga324-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
set_property board_part digilentinc.com:arty-s7-50:part0:1.1 [current_project]
set_property  ip_repo_paths  C:/Code/FPGA-HDL [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Code/FPGA-HDL'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'c:/Code/FPGA-HDL' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'c:/Code/FPGA-HDL/project_sysv'.)
file mkdir C:/Code/FPGA-HDL/project_sysv/project_sysv.srcs/sources_1/new
close [ open C:/Code/FPGA-HDL/project_sysv/project_sysv.srcs/sources_1/new/test.sv w ]
add_files C:/Code/FPGA-HDL/project_sysv/project_sysv.srcs/sources_1/new/test.sv
update_compile_order -fileset sources_1
synth_design -top top -part xc7s50csga324-1 -lint 
Command: synth_design -top top -part xc7s50csga324-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2872.023 ; gain = 0.000
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Code/FPGA-HDL/project_sysv/project_sysv.srcs/sources_1/new/test.sv:25]
WARNING: [Synth 8-11581] system task call 'write' not supported [C:/Code/FPGA-HDL/project_sysv/project_sysv.srcs/sources_1/new/test.sv:27]
INFO: [Synth 8-6155] done synthesizing module 'top' (1#1) [C:/Code/FPGA-HDL/project_sysv/project_sysv.srcs/sources_1/new/test.sv:25]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2872.023 ; gain = 0.000
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Aug 29 12:56:33 2024
| Host         : LT24G23002 running 64-bit major release  (build 9200)
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+---------+--------------+----------+
| Rule ID | # Violations | # Waived |
+---------+--------------+----------+


INFO: [Synth 37-85] Total of 0 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2872.023 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Synthesis
7 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design -top top -part xc7s50csga324-1 -lint 
Command: synth_design -top top -part xc7s50csga324-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2872.023 ; gain = 0.000
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Code/FPGA-HDL/project_sysv/project_sysv.srcs/sources_1/new/test.sv:25]
INFO: [Synth 8-251] @@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@ [C:/Code/FPGA-HDL/project_sysv/project_sysv.srcs/sources_1/new/test.sv:27]
INFO: [Synth 8-6155] done synthesizing module 'top' (1#1) [C:/Code/FPGA-HDL/project_sysv/project_sysv.srcs/sources_1/new/test.sv:25]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2872.023 ; gain = 0.000
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Aug 29 12:58:32 2024
| Host         : LT24G23002 running 64-bit major release  (build 9200)
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+---------+--------------+----------+
| Rule ID | # Violations | # Waived |
+---------+--------------+----------+


INFO: [Synth 37-85] Total of 0 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2872.023 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Synthesis
8 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design -top top -part xc7s50csga324-1 -lint 
Command: synth_design -top top -part xc7s50csga324-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2872.023 ; gain = 0.000
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Code/FPGA-HDL/project_sysv/project_sysv.srcs/sources_1/new/test.sv:25]
INFO: [Synth 8-251] @@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@ [C:/Code/FPGA-HDL/project_sysv/project_sysv.srcs/sources_1/new/test.sv:27]
INFO: [Synth 8-6155] done synthesizing module 'top' (1#1) [C:/Code/FPGA-HDL/project_sysv/project_sysv.srcs/sources_1/new/test.sv:25]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2872.023 ; gain = 0.000
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Aug 29 13:00:18 2024
| Host         : LT24G23002 running 64-bit major release  (build 9200)
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+---------+--------------+----------+
| Rule ID | # Violations | # Waived |
+---------+--------------+----------+


INFO: [Synth 37-85] Total of 0 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2872.023 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Synthesis
8 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design -top top -part xc7s50csga324-1 -lint 
Command: synth_design -top top -part xc7s50csga324-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2872.023 ; gain = 0.000
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Code/FPGA-HDL/project_sysv/project_sysv.srcs/sources_1/new/test.sv:25]
INFO: [Synth 8-251] @@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@ [C:/Code/FPGA-HDL/project_sysv/project_sysv.srcs/sources_1/new/test.sv:27]
INFO: [Synth 8-251] env = /FileName
 [C:/Code/FPGA-HDL/project_sysv/project_sysv.srcs/sources_1/new/test.sv:28]
INFO: [Synth 8-251] ------------------------------------------------- [C:/Code/FPGA-HDL/project_sysv/project_sysv.srcs/sources_1/new/test.sv:29]
INFO: [Synth 8-6155] done synthesizing module 'top' (1#1) [C:/Code/FPGA-HDL/project_sysv/project_sysv.srcs/sources_1/new/test.sv:25]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2872.023 ; gain = 0.000
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Aug 29 13:01:26 2024
| Host         : LT24G23002 running 64-bit major release  (build 9200)
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+---------+--------------+----------+
| Rule ID | # Violations | # Waived |
+---------+--------------+----------+


INFO: [Synth 37-85] Total of 0 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2872.023 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Synthesis
10 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design -top test -part xc7s50csga324-1 -lint 
Command: synth_design -top test -part xc7s50csga324-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2872.023 ; gain = 0.000
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-6157] synthesizing module 'test' [C:/Code/FPGA-HDL/project_sysv/project_sysv.srcs/sources_1/new/test.sv:23]
ERROR: [Synth 8-27] string type not supported [C:/Code/FPGA-HDL/project_sysv/project_sysv.srcs/sources_1/new/test.sv:29]
ERROR: [Synth 8-6156] failed synthesizing module 'test' [C:/Code/FPGA-HDL/project_sysv/project_sysv.srcs/sources_1/new/test.sv:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2872.023 ; gain = 0.000
---------------------------------------------------------------------------------
synthesize failed
INFO: [Common 17-83] Releasing license: Synthesis
4 Infos, 0 Warnings, 0 Critical Warnings and 2 Errors encountered.
synth_design completed successfully
ERROR: [Common 17-39] 'synth_design' failed due to earlier errors.
synth_design -top test -part xc7s50csga324-1 -lint 
Command: synth_design -top test -part xc7s50csga324-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2872.023 ; gain = 0.000
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-6157] synthesizing module 'test' [C:/Code/FPGA-HDL/project_sysv/project_sysv.srcs/sources_1/new/test.sv:23]
WARNING: [Synth 8-11581] system task call 'system' not supported [C:/Code/FPGA-HDL/project_sysv/project_sysv.srcs/sources_1/new/test.sv:27]
INFO: [Synth 8-6155] done synthesizing module 'test' (1#1) [C:/Code/FPGA-HDL/project_sysv/project_sysv.srcs/sources_1/new/test.sv:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2872.023 ; gain = 0.000
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Aug 29 13:05:56 2024
| Host         : LT24G23002 running 64-bit major release  (build 9200)
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+----------+--------------+----------+
| Rule ID  | # Violations | # Waived |
+----------+--------------+----------+
| ASSIGN-5 | 1            | 0        |
+----------+--------------+----------+


WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'seconds' are not set. First unset bit index is 0. 
RTL Name 'seconds', Hierarchy 'test', File 'C:/Code/FPGA-HDL/project_sysv/project_sysv.srcs/sources_1/new/test.sv', Line 25.
INFO: [Synth 37-85] Total of 1 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2872.023 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Synthesis
7 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design -top test -part xc7s50csga324-1 -lint 
Command: synth_design -top test -part xc7s50csga324-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2872.023 ; gain = 0.000
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-6157] synthesizing module 'test' [C:/Code/FPGA-HDL/project_sysv/project_sysv.srcs/sources_1/new/test.sv:23]
WARNING: [Synth 8-11581] system task call 'fopen' not supported [C:/Code/FPGA-HDL/project_sysv/project_sysv.srcs/sources_1/new/test.sv:27]
INFO: [Synth 8-6155] done synthesizing module 'test' (1#1) [C:/Code/FPGA-HDL/project_sysv/project_sysv.srcs/sources_1/new/test.sv:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2872.023 ; gain = 0.000
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Aug 29 13:10:08 2024
| Host         : LT24G23002 running 64-bit major release  (build 9200)
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+----------+--------------+----------+
| Rule ID  | # Violations | # Waived |
+----------+--------------+----------+
| ASSIGN-5 | 1            | 0        |
+----------+--------------+----------+


WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'seconds' are not set. First unset bit index is 0. 
RTL Name 'seconds', Hierarchy 'test', File 'C:/Code/FPGA-HDL/project_sysv/project_sysv.srcs/sources_1/new/test.sv', Line 25.
INFO: [Synth 37-85] Total of 1 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2872.023 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Synthesis
7 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
launch_runs synth_1 -jobs 10
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Thu Aug 29 13:19:58 2024] Launched synth_1...
Run output will be captured here: C:/Code/FPGA-HDL/project_sysv/project_sysv.runs/synth_1/runme.log
synth_design -top test -part xc7s50csga324-1 -lint 
Command: synth_design -top test -part xc7s50csga324-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2872.023 ; gain = 0.000
---------------------------------------------------------------------------------
Clean up Linter database...
ERROR: [Synth 8-36] 's' is not declared [C:/Code/FPGA-HDL/project_sysv/project_sysv.srcs/sources_1/new/test.sv:27]
INFO: [Synth 8-10285] module 'test' is ignored due to previous errors [C:/Code/FPGA-HDL/project_sysv/project_sysv.srcs/sources_1/new/test.sv:33]
INFO: [Synth 8-9084] Verilog file 'C:/Code/FPGA-HDL/project_sysv/project_sysv.srcs/sources_1/new/test.sv' ignored due to errors
ERROR: [Synth 8-439] module 'test' not found
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2872.023 ; gain = 0.000
---------------------------------------------------------------------------------
synthesize failed
INFO: [Common 17-83] Releasing license: Synthesis
5 Infos, 0 Warnings, 0 Critical Warnings and 2 Errors encountered.
synth_design completed successfully
ERROR: [Common 17-39] 'synth_design' failed due to earlier errors.
synth_design -top test -part xc7s50csga324-1 -lint 
Command: synth_design -top test -part xc7s50csga324-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2872.023 ; gain = 0.000
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-6157] synthesizing module 'test' [C:/Code/FPGA-HDL/project_sysv/project_sysv.srcs/sources_1/new/test.sv:23]
INFO: [Synth 8-251] stuff [C:/Code/FPGA-HDL/project_sysv/project_sysv.srcs/sources_1/new/test.sv:28]
INFO: [Synth 8-6155] done synthesizing module 'test' (1#1) [C:/Code/FPGA-HDL/project_sysv/project_sysv.srcs/sources_1/new/test.sv:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2872.023 ; gain = 0.000
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Aug 29 13:21:30 2024
| Host         : LT24G23002 running 64-bit major release  (build 9200)
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+---------+--------------+----------+
| Rule ID | # Violations | # Waived |
+---------+--------------+----------+


INFO: [Synth 37-85] Total of 0 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2872.023 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Synthesis
8 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
reset_run synth_1
launch_runs synth_1 -jobs 10
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Thu Aug 29 13:21:47 2024] Launched synth_1...
Run output will be captured here: C:/Code/FPGA-HDL/project_sysv/project_sysv.runs/synth_1/runme.log
synth_design -top test -part xc7s50csga324-1 -lint 
Command: synth_design -top test -part xc7s50csga324-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2872.023 ; gain = 0.000
---------------------------------------------------------------------------------
Clean up Linter database...
ERROR: [Synth 8-2716] syntax error near 'end' [C:/Code/FPGA-HDL/project_sysv/project_sysv.srcs/sources_1/new/test.sv:32]
ERROR: [Synth 8-10307] SystemVerilog keyword 'end' used in incorrect context [C:/Code/FPGA-HDL/project_sysv/project_sysv.srcs/sources_1/new/test.sv:32]
INFO: [Synth 8-10285] module 'test' is ignored due to previous errors [C:/Code/FPGA-HDL/project_sysv/project_sysv.srcs/sources_1/new/test.sv:34]
INFO: [Synth 8-9084] Verilog file 'C:/Code/FPGA-HDL/project_sysv/project_sysv.srcs/sources_1/new/test.sv' ignored due to errors
ERROR: [Synth 8-439] module 'test' not found
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2872.023 ; gain = 0.000
---------------------------------------------------------------------------------
synthesize failed
INFO: [Common 17-83] Releasing license: Synthesis
5 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design completed successfully
ERROR: [Common 17-39] 'synth_design' failed due to earlier errors.
synth_design -top test -part xc7s50csga324-1 -lint 
Command: synth_design -top test -part xc7s50csga324-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2872.023 ; gain = 0.000
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-6157] synthesizing module 'test' [C:/Code/FPGA-HDL/project_sysv/project_sysv.srcs/sources_1/new/test.sv:23]
INFO: [Synth 8-251] stuff [C:/Code/FPGA-HDL/project_sysv/project_sysv.srcs/sources_1/new/test.sv:28]
INFO: [Synth 8-251] @@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@ [C:/Code/FPGA-HDL/project_sysv/project_sysv.srcs/sources_1/new/test.sv:29]
INFO: [Synth 8-6155] done synthesizing module 'test' (1#1) [C:/Code/FPGA-HDL/project_sysv/project_sysv.srcs/sources_1/new/test.sv:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2872.023 ; gain = 0.000
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Aug 29 13:23:04 2024
| Host         : LT24G23002 running 64-bit major release  (build 9200)
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+---------+--------------+----------+
| Rule ID | # Violations | # Waived |
+---------+--------------+----------+


INFO: [Synth 37-85] Total of 0 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2872.023 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Synthesis
9 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design -top test -part xc7s50csga324-1 -lint 
Command: synth_design -top test -part xc7s50csga324-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2872.023 ; gain = 0.000
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-6157] synthesizing module 'test' [C:/Code/FPGA-HDL/project_sysv/project_sysv.srcs/sources_1/new/test.sv:23]
INFO: [Synth 8-251] @@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@ [C:/Code/FPGA-HDL/project_sysv/project_sysv.srcs/sources_1/new/test.sv:27]
INFO: [Synth 8-6155] done synthesizing module 'test' (1#1) [C:/Code/FPGA-HDL/project_sysv/project_sysv.srcs/sources_1/new/test.sv:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2872.023 ; gain = 0.000
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Aug 29 13:24:20 2024
| Host         : LT24G23002 running 64-bit major release  (build 9200)
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+----------+--------------+----------+
| Rule ID  | # Violations | # Waived |
+----------+--------------+----------+
| ASSIGN-5 | 1            | 0        |
+----------+--------------+----------+


WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'seconds' are not set. First unset bit index is 0. 
RTL Name 'seconds', Hierarchy 'test', File 'C:/Code/FPGA-HDL/project_sysv/project_sysv.srcs/sources_1/new/test.sv', Line 25.
INFO: [Synth 37-85] Total of 1 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2872.023 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Synthesis
8 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2872.023 ; gain = 0.000
synth_design -top test -part xc7s50csga324-1 -lint 
Command: synth_design -top test -part xc7s50csga324-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2872.023 ; gain = 0.000
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-6157] synthesizing module 'test' [C:/Code/FPGA-HDL/project_sysv/project_sysv.srcs/sources_1/new/test.sv:23]
INFO: [Synth 8-251] @@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@ [C:/Code/FPGA-HDL/project_sysv/project_sysv.srcs/sources_1/new/test.sv:27]
INFO: [Synth 8-251] stuff [C:/Code/FPGA-HDL/project_sysv/project_sysv.srcs/sources_1/new/test.sv:29]
INFO: [Synth 8-6155] done synthesizing module 'test' (1#1) [C:/Code/FPGA-HDL/project_sysv/project_sysv.srcs/sources_1/new/test.sv:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2872.023 ; gain = 0.000
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Aug 29 13:25:40 2024
| Host         : LT24G23002 running 64-bit major release  (build 9200)
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+---------+--------------+----------+
| Rule ID | # Violations | # Waived |
+---------+--------------+----------+


INFO: [Synth 37-85] Total of 0 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2872.023 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Synthesis
9 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
reset_run synth_1
INFO: [Project 1-1160] Copying file C:/Code/FPGA-HDL/project_sysv/project_sysv.runs/synth_1/test.dcp to C:/Code/FPGA-HDL/project_sysv/project_sysv.srcs/utils_1/imports/synth_1 and adding it to utils fileset
launch_runs synth_1 -jobs 10
[Thu Aug 29 13:25:51 2024] Launched synth_1...
Run output will be captured here: C:/Code/FPGA-HDL/project_sysv/project_sysv.runs/synth_1/runme.log
synth_design -top test -part xc7s50csga324-1 -lint 
Command: synth_design -top test -part xc7s50csga324-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2872.023 ; gain = 0.000
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-6157] synthesizing module 'test' [C:/Code/FPGA-HDL/project_sysv/project_sysv.srcs/sources_1/new/test.sv:23]
INFO: [Synth 8-251] @@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@ [C:/Code/FPGA-HDL/project_sysv/project_sysv.srcs/sources_1/new/test.sv:27]
INFO: [Synth 8-251] stuff [C:/Code/FPGA-HDL/project_sysv/project_sysv.srcs/sources_1/new/test.sv:29]
INFO: [Synth 8-6155] done synthesizing module 'test' (1#1) [C:/Code/FPGA-HDL/project_sysv/project_sysv.srcs/sources_1/new/test.sv:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2872.023 ; gain = 0.000
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Aug 29 13:35:39 2024
| Host         : LT24G23002 running 64-bit major release  (build 9200)
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+---------+--------------+----------+
| Rule ID | # Violations | # Waived |
+---------+--------------+----------+


INFO: [Synth 37-85] Total of 0 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2872.023 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Synthesis
9 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Code/FPGA-HDL/project_sysv/project_sysv.srcs/utils_1/imports/synth_1/test.dcp with file C:/Code/FPGA-HDL/project_sysv/project_sysv.runs/synth_1/test.dcp
launch_runs synth_1 -jobs 10
[Thu Aug 29 13:36:20 2024] Launched synth_1...
Run output will be captured here: C:/Code/FPGA-HDL/project_sysv/project_sysv.runs/synth_1/runme.log
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
create_project Test C:/Code/FPGA-HDL/Projects/Test -part xc7s50csga324-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
set_property board_part digilentinc.com:arty-s7-50:part0:1.1 [current_project]
set_property  ip_repo_paths  C:/Code/FPGA-HDL [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Code/FPGA-HDL'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'c:/Code/FPGA-HDL' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'c:/Code/FPGA-HDL/Projects/Test'.)
add_files -scan_for_includes {C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/utils_1/imports/synth_1/MotorDriver.dcp C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.runs/synth_1/MotorDriver.dcp C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sim_1/new/TestBench.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v] -no_script -reset -force -quiet
remove_files  C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sim_1/new/TestBench.v] -no_script -reset -force -quiet
remove_files  C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sim_1/new/TestBench.v
export_ip_user_files -of_objects  [get_files C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/utils_1/imports/synth_1/MotorDriver.dcp] -no_script -reset -force -quiet
remove_files  C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/utils_1/imports/synth_1/MotorDriver.dcp
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.runs/synth_1/MotorDriver.dcp] -no_script -reset -force -quiet
remove_files  C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.runs/synth_1/MotorDriver.dcp
add_files -scan_for_includes {C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/utils_1/imports/synth_1/MotorDriver.dcp C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.runs/synth_1/MotorDriver.dcp C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sim_1/new/TestBench.v}
import_files {C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/utils_1/imports/synth_1/MotorDriver.dcp C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.runs/synth_1/MotorDriver.dcp C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sim_1/new/TestBench.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Code/FPGA-HDL/Projects/Test/Test.srcs/sources_1/imports/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v] -no_script -reset -force -quiet
remove_files  C:/Code/FPGA-HDL/Projects/Test/Test.srcs/sources_1/imports/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Code/FPGA-HDL/Projects/Test/Test.srcs/sources_1/imports/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sim_1/new/TestBench.v] -no_script -reset -force -quiet
remove_files  C:/Code/FPGA-HDL/Projects/Test/Test.srcs/sources_1/imports/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sim_1/new/TestBench.v
export_ip_user_files -of_objects  [get_files C:/Code/FPGA-HDL/Projects/Test/Test.srcs/sources_1/imports/MotorDriver_v1_0/MotorDriver_V1_0.srcs/utils_1/imports/synth_1/MotorDriver.dcp] -no_script -reset -force -quiet
remove_files  C:/Code/FPGA-HDL/Projects/Test/Test.srcs/sources_1/imports/MotorDriver_v1_0/MotorDriver_V1_0.srcs/utils_1/imports/synth_1/MotorDriver.dcp
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Code/FPGA-HDL/Projects/Test/Test.srcs/sources_1/imports/MotorDriver_v1_0/MotorDriver_V1_0.runs/synth_1/MotorDriver.dcp] -no_script -reset -force -quiet
remove_files  C:/Code/FPGA-HDL/Projects/Test/Test.srcs/sources_1/imports/MotorDriver_v1_0/MotorDriver_V1_0.runs/synth_1/MotorDriver.dcp
WARNING: [filemgmt 20-1445] Cannot import file 'C:/Code/FPGA-HDL/Projects/Test/Test.srcs/sources_1/imports/MotorDriver_v1_0/MotorDriver_V1_0.srcs/utils_1/imports/synth_1/MotorDriver.dcp' on top of itself. Importing a file from the imported source directory can cause this problem.
WARNING: [filemgmt 20-1445] Cannot import file 'C:/Code/FPGA-HDL/Projects/Test/Test.srcs/sources_1/imports/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/PID.v' on top of itself. Importing a file from the imported source directory can cause this problem.
WARNING: [filemgmt 20-1445] Cannot import file 'C:/Code/FPGA-HDL/Projects/Test/Test.srcs/sources_1/imports/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v' on top of itself. Importing a file from the imported source directory can cause this problem.
WARNING: [filemgmt 20-1445] Cannot import file 'C:/Code/FPGA-HDL/Projects/Test/Test.srcs/sources_1/imports/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/Counters.v' on top of itself. Importing a file from the imported source directory can cause this problem.
WARNING: [filemgmt 20-1445] Cannot import file 'C:/Code/FPGA-HDL/Projects/Test/Test.srcs/sources_1/imports/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sim_1/new/TestBench.v' on top of itself. Importing a file from the imported source directory can cause this problem.
WARNING: [filemgmt 20-1445] Cannot import file 'C:/Code/FPGA-HDL/Projects/Test/Test.srcs/sources_1/imports/MotorDriver_v1_0/MotorDriver_V1_0.runs/synth_1/MotorDriver.dcp' on top of itself. Importing a file from the imported source directory can cause this problem.
add_files -scan_for_includes {C:/Code/FPGA-HDL/Projects/Test/Test.srcs/sources_1/imports/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sim_1/new/TestBench.v C:/Code/FPGA-HDL/Projects/Test/Test.srcs/sources_1/imports/MotorDriver_v1_0/MotorDriver_V1_0.runs/synth_1/MotorDriver.dcp C:/Code/FPGA-HDL/Projects/Test/Test.srcs/sources_1/imports/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/PID.v C:/Code/FPGA-HDL/Projects/Test/Test.srcs/sources_1/imports/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/Counters.v C:/Code/FPGA-HDL/Projects/Test/Test.srcs/sources_1/imports/MotorDriver_v1_0/MotorDriver_V1_0.srcs/utils_1/imports/synth_1/MotorDriver.dcp C:/Code/FPGA-HDL/Projects/Test/Test.srcs/sources_1/imports/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Code/FPGA-HDL/Projects/Test/Test.srcs/sources_1/imports/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v] -no_script -reset -force -quiet
remove_files  C:/Code/FPGA-HDL/Projects/Test/Test.srcs/sources_1/imports/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Code/FPGA-HDL/Projects/Test/Test.srcs/sources_1/imports/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sim_1/new/TestBench.v] -no_script -reset -force -quiet
remove_files  C:/Code/FPGA-HDL/Projects/Test/Test.srcs/sources_1/imports/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sim_1/new/TestBench.v
export_ip_user_files -of_objects  [get_files C:/Code/FPGA-HDL/Projects/Test/Test.srcs/sources_1/imports/MotorDriver_v1_0/MotorDriver_V1_0.srcs/utils_1/imports/synth_1/MotorDriver.dcp] -no_script -reset -force -quiet
remove_files  C:/Code/FPGA-HDL/Projects/Test/Test.srcs/sources_1/imports/MotorDriver_v1_0/MotorDriver_V1_0.srcs/utils_1/imports/synth_1/MotorDriver.dcp
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Code/FPGA-HDL/Projects/Test/Test.srcs/sources_1/imports/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/PID.v] -no_script -reset -force -quiet
remove_files  C:/Code/FPGA-HDL/Projects/Test/Test.srcs/sources_1/imports/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/PID.v
export_ip_user_files -of_objects  [get_files C:/Code/FPGA-HDL/Projects/Test/Test.srcs/sources_1/imports/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/Counters.v] -no_script -reset -force -quiet
remove_files  C:/Code/FPGA-HDL/Projects/Test/Test.srcs/sources_1/imports/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/Counters.v
export_ip_user_files -of_objects  [get_files C:/Code/FPGA-HDL/Projects/Test/Test.srcs/sources_1/imports/MotorDriver_v1_0/MotorDriver_V1_0.runs/synth_1/MotorDriver.dcp] -no_script -reset -force -quiet
remove_files  C:/Code/FPGA-HDL/Projects/Test/Test.srcs/sources_1/imports/MotorDriver_v1_0/MotorDriver_V1_0.runs/synth_1/MotorDriver.dcp
