# Generated by Yosys 0.42+15 (git sha1 74a1dd99a, x86_64-w64-mingw32-g++ 13.2.1 -Os)

.model register_test
.inputs d clk enable
.outputs out
.names $false
.names $true
1
.names $undef
.subckt $_DFFE_PP_ C=clk D=d E=enable Q=out
.end
