/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* EN1 */
.set EN1__0__INTTYPE, CYREG_PICU3_INTTYPE5
.set EN1__0__MASK, 0x20
.set EN1__0__PC, CYREG_PRT3_PC5
.set EN1__0__PORT, 3
.set EN1__0__SHIFT, 5
.set EN1__AG, CYREG_PRT3_AG
.set EN1__AMUX, CYREG_PRT3_AMUX
.set EN1__BIE, CYREG_PRT3_BIE
.set EN1__BIT_MASK, CYREG_PRT3_BIT_MASK
.set EN1__BYP, CYREG_PRT3_BYP
.set EN1__CTL, CYREG_PRT3_CTL
.set EN1__DM0, CYREG_PRT3_DM0
.set EN1__DM1, CYREG_PRT3_DM1
.set EN1__DM2, CYREG_PRT3_DM2
.set EN1__DR, CYREG_PRT3_DR
.set EN1__INP_DIS, CYREG_PRT3_INP_DIS
.set EN1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set EN1__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set EN1__LCD_EN, CYREG_PRT3_LCD_EN
.set EN1__MASK, 0x20
.set EN1__PORT, 3
.set EN1__PRT, CYREG_PRT3_PRT
.set EN1__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set EN1__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set EN1__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set EN1__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set EN1__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set EN1__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set EN1__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set EN1__PS, CYREG_PRT3_PS
.set EN1__SHIFT, 5
.set EN1__SLW, CYREG_PRT3_SLW

/* DInN */
.set DInN__0__INTTYPE, CYREG_PICU15_INTTYPE4
.set DInN__0__MASK, 0x10
.set DInN__0__PC, CYREG_IO_PC_PRT15_PC4
.set DInN__0__PORT, 15
.set DInN__0__SHIFT, 4
.set DInN__AG, CYREG_PRT15_AG
.set DInN__AMUX, CYREG_PRT15_AMUX
.set DInN__BIE, CYREG_PRT15_BIE
.set DInN__BIT_MASK, CYREG_PRT15_BIT_MASK
.set DInN__BYP, CYREG_PRT15_BYP
.set DInN__CTL, CYREG_PRT15_CTL
.set DInN__DM0, CYREG_PRT15_DM0
.set DInN__DM1, CYREG_PRT15_DM1
.set DInN__DM2, CYREG_PRT15_DM2
.set DInN__DR, CYREG_PRT15_DR
.set DInN__INP_DIS, CYREG_PRT15_INP_DIS
.set DInN__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set DInN__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set DInN__LCD_EN, CYREG_PRT15_LCD_EN
.set DInN__MASK, 0x10
.set DInN__PORT, 15
.set DInN__PRT, CYREG_PRT15_PRT
.set DInN__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set DInN__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set DInN__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set DInN__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set DInN__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set DInN__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set DInN__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set DInN__PS, CYREG_PRT15_PS
.set DInN__SHIFT, 4
.set DInN__SLW, CYREG_PRT15_SLW

/* DInP */
.set DInP__0__INTTYPE, CYREG_PICU15_INTTYPE5
.set DInP__0__MASK, 0x20
.set DInP__0__PC, CYREG_IO_PC_PRT15_PC5
.set DInP__0__PORT, 15
.set DInP__0__SHIFT, 5
.set DInP__AG, CYREG_PRT15_AG
.set DInP__AMUX, CYREG_PRT15_AMUX
.set DInP__BIE, CYREG_PRT15_BIE
.set DInP__BIT_MASK, CYREG_PRT15_BIT_MASK
.set DInP__BYP, CYREG_PRT15_BYP
.set DInP__CTL, CYREG_PRT15_CTL
.set DInP__DM0, CYREG_PRT15_DM0
.set DInP__DM1, CYREG_PRT15_DM1
.set DInP__DM2, CYREG_PRT15_DM2
.set DInP__DR, CYREG_PRT15_DR
.set DInP__INP_DIS, CYREG_PRT15_INP_DIS
.set DInP__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set DInP__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set DInP__LCD_EN, CYREG_PRT15_LCD_EN
.set DInP__MASK, 0x20
.set DInP__PORT, 15
.set DInP__PRT, CYREG_PRT15_PRT
.set DInP__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set DInP__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set DInP__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set DInP__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set DInP__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set DInP__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set DInP__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set DInP__PS, CYREG_PRT15_PS
.set DInP__SHIFT, 5
.set DInP__SLW, CYREG_PRT15_SLW

/* S1ms */
.set S1ms__0__INTTYPE, CYREG_PICU0_INTTYPE0
.set S1ms__0__MASK, 0x01
.set S1ms__0__PC, CYREG_PRT0_PC0
.set S1ms__0__PORT, 0
.set S1ms__0__SHIFT, 0
.set S1ms__AG, CYREG_PRT0_AG
.set S1ms__AMUX, CYREG_PRT0_AMUX
.set S1ms__BIE, CYREG_PRT0_BIE
.set S1ms__BIT_MASK, CYREG_PRT0_BIT_MASK
.set S1ms__BYP, CYREG_PRT0_BYP
.set S1ms__CTL, CYREG_PRT0_CTL
.set S1ms__DM0, CYREG_PRT0_DM0
.set S1ms__DM1, CYREG_PRT0_DM1
.set S1ms__DM2, CYREG_PRT0_DM2
.set S1ms__DR, CYREG_PRT0_DR
.set S1ms__INP_DIS, CYREG_PRT0_INP_DIS
.set S1ms__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set S1ms__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set S1ms__LCD_EN, CYREG_PRT0_LCD_EN
.set S1ms__MASK, 0x01
.set S1ms__PORT, 0
.set S1ms__PRT, CYREG_PRT0_PRT
.set S1ms__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set S1ms__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set S1ms__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set S1ms__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set S1ms__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set S1ms__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set S1ms__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set S1ms__PS, CYREG_PRT0_PS
.set S1ms__SHIFT, 0
.set S1ms__SLW, CYREG_PRT0_SLW

/* Comp_1 */
.set Comp_1_ctComp__CLK, CYREG_CMP0_CLK
.set Comp_1_ctComp__CMP_MASK, 0x01
.set Comp_1_ctComp__CMP_NUMBER, 0
.set Comp_1_ctComp__CR, CYREG_CMP0_CR
.set Comp_1_ctComp__LUT__CR, CYREG_LUT0_CR
.set Comp_1_ctComp__LUT__MSK, CYREG_LUT_MSK
.set Comp_1_ctComp__LUT__MSK_MASK, 0x01
.set Comp_1_ctComp__LUT__MSK_SHIFT, 0
.set Comp_1_ctComp__LUT__MX, CYREG_LUT0_MX
.set Comp_1_ctComp__LUT__SR, CYREG_LUT_SR
.set Comp_1_ctComp__LUT__SR_MASK, 0x01
.set Comp_1_ctComp__LUT__SR_SHIFT, 0
.set Comp_1_ctComp__PM_ACT_CFG, CYREG_PM_ACT_CFG7
.set Comp_1_ctComp__PM_ACT_MSK, 0x01
.set Comp_1_ctComp__PM_STBY_CFG, CYREG_PM_STBY_CFG7
.set Comp_1_ctComp__PM_STBY_MSK, 0x01
.set Comp_1_ctComp__SW0, CYREG_CMP0_SW0
.set Comp_1_ctComp__SW2, CYREG_CMP0_SW2
.set Comp_1_ctComp__SW3, CYREG_CMP0_SW3
.set Comp_1_ctComp__SW4, CYREG_CMP0_SW4
.set Comp_1_ctComp__SW6, CYREG_CMP0_SW6
.set Comp_1_ctComp__TR0, CYREG_CMP0_TR0
.set Comp_1_ctComp__TR1, CYREG_CMP0_TR1
.set Comp_1_ctComp__TRIM__TR0, CYREG_FLSHID_MFG_CFG_CMP0_TR0
.set Comp_1_ctComp__TRIM__TR0_HS, CYREG_FLSHID_CUST_TABLES_CMP0_TR0_HS
.set Comp_1_ctComp__TRIM__TR1, CYREG_FLSHID_MFG_CFG_CMP0_TR1
.set Comp_1_ctComp__TRIM__TR1_HS, CYREG_FLSHID_CUST_TABLES_CMP0_TR1_HS
.set Comp_1_ctComp__WRK, CYREG_CMP_WRK
.set Comp_1_ctComp__WRK_MASK, 0x01
.set Comp_1_ctComp__WRK_SHIFT, 0

/* Comp_2 */
.set Comp_2_ctComp__CLK, CYREG_CMP2_CLK
.set Comp_2_ctComp__CMP_MASK, 0x04
.set Comp_2_ctComp__CMP_NUMBER, 2
.set Comp_2_ctComp__CR, CYREG_CMP2_CR
.set Comp_2_ctComp__LUT__CR, CYREG_LUT2_CR
.set Comp_2_ctComp__LUT__MSK, CYREG_LUT_MSK
.set Comp_2_ctComp__LUT__MSK_MASK, 0x04
.set Comp_2_ctComp__LUT__MSK_SHIFT, 2
.set Comp_2_ctComp__LUT__MX, CYREG_LUT2_MX
.set Comp_2_ctComp__LUT__SR, CYREG_LUT_SR
.set Comp_2_ctComp__LUT__SR_MASK, 0x04
.set Comp_2_ctComp__LUT__SR_SHIFT, 2
.set Comp_2_ctComp__PM_ACT_CFG, CYREG_PM_ACT_CFG7
.set Comp_2_ctComp__PM_ACT_MSK, 0x04
.set Comp_2_ctComp__PM_STBY_CFG, CYREG_PM_STBY_CFG7
.set Comp_2_ctComp__PM_STBY_MSK, 0x04
.set Comp_2_ctComp__SW0, CYREG_CMP2_SW0
.set Comp_2_ctComp__SW2, CYREG_CMP2_SW2
.set Comp_2_ctComp__SW3, CYREG_CMP2_SW3
.set Comp_2_ctComp__SW4, CYREG_CMP2_SW4
.set Comp_2_ctComp__SW6, CYREG_CMP2_SW6
.set Comp_2_ctComp__TR0, CYREG_CMP2_TR0
.set Comp_2_ctComp__TR1, CYREG_CMP2_TR1
.set Comp_2_ctComp__TRIM__TR0, CYREG_FLSHID_MFG_CFG_CMP2_TR0
.set Comp_2_ctComp__TRIM__TR0_HS, CYREG_FLSHID_CUST_TABLES_CMP2_TR0_HS
.set Comp_2_ctComp__TRIM__TR1, CYREG_FLSHID_MFG_CFG_CMP2_TR1
.set Comp_2_ctComp__TRIM__TR1_HS, CYREG_FLSHID_CUST_TABLES_CMP2_TR1_HS
.set Comp_2_ctComp__WRK, CYREG_CMP_WRK
.set Comp_2_ctComp__WRK_MASK, 0x04
.set Comp_2_ctComp__WRK_SHIFT, 2

/* DOut1N */
.set DOut1N__0__INTTYPE, CYREG_PICU12_INTTYPE0
.set DOut1N__0__MASK, 0x01
.set DOut1N__0__PC, CYREG_PRT12_PC0
.set DOut1N__0__PORT, 12
.set DOut1N__0__SHIFT, 0
.set DOut1N__AG, CYREG_PRT12_AG
.set DOut1N__BIE, CYREG_PRT12_BIE
.set DOut1N__BIT_MASK, CYREG_PRT12_BIT_MASK
.set DOut1N__BYP, CYREG_PRT12_BYP
.set DOut1N__DM0, CYREG_PRT12_DM0
.set DOut1N__DM1, CYREG_PRT12_DM1
.set DOut1N__DM2, CYREG_PRT12_DM2
.set DOut1N__DR, CYREG_PRT12_DR
.set DOut1N__INP_DIS, CYREG_PRT12_INP_DIS
.set DOut1N__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set DOut1N__MASK, 0x01
.set DOut1N__PORT, 12
.set DOut1N__PRT, CYREG_PRT12_PRT
.set DOut1N__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set DOut1N__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set DOut1N__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set DOut1N__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set DOut1N__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set DOut1N__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set DOut1N__PS, CYREG_PRT12_PS
.set DOut1N__SHIFT, 0
.set DOut1N__SIO_CFG, CYREG_PRT12_SIO_CFG
.set DOut1N__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set DOut1N__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set DOut1N__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set DOut1N__SLW, CYREG_PRT12_SLW

/* DOut1P */
.set DOut1P__0__INTTYPE, CYREG_PICU12_INTTYPE1
.set DOut1P__0__MASK, 0x02
.set DOut1P__0__PC, CYREG_PRT12_PC1
.set DOut1P__0__PORT, 12
.set DOut1P__0__SHIFT, 1
.set DOut1P__AG, CYREG_PRT12_AG
.set DOut1P__BIE, CYREG_PRT12_BIE
.set DOut1P__BIT_MASK, CYREG_PRT12_BIT_MASK
.set DOut1P__BYP, CYREG_PRT12_BYP
.set DOut1P__DM0, CYREG_PRT12_DM0
.set DOut1P__DM1, CYREG_PRT12_DM1
.set DOut1P__DM2, CYREG_PRT12_DM2
.set DOut1P__DR, CYREG_PRT12_DR
.set DOut1P__INP_DIS, CYREG_PRT12_INP_DIS
.set DOut1P__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set DOut1P__MASK, 0x02
.set DOut1P__PORT, 12
.set DOut1P__PRT, CYREG_PRT12_PRT
.set DOut1P__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set DOut1P__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set DOut1P__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set DOut1P__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set DOut1P__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set DOut1P__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set DOut1P__PS, CYREG_PRT12_PS
.set DOut1P__SHIFT, 1
.set DOut1P__SIO_CFG, CYREG_PRT12_SIO_CFG
.set DOut1P__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set DOut1P__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set DOut1P__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set DOut1P__SLW, CYREG_PRT12_SLW

/* Vout_1 */
.set Vout_1__0__INTTYPE, CYREG_PICU0_INTTYPE1
.set Vout_1__0__MASK, 0x02
.set Vout_1__0__PC, CYREG_PRT0_PC1
.set Vout_1__0__PORT, 0
.set Vout_1__0__SHIFT, 1
.set Vout_1__AG, CYREG_PRT0_AG
.set Vout_1__AMUX, CYREG_PRT0_AMUX
.set Vout_1__BIE, CYREG_PRT0_BIE
.set Vout_1__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Vout_1__BYP, CYREG_PRT0_BYP
.set Vout_1__CTL, CYREG_PRT0_CTL
.set Vout_1__DM0, CYREG_PRT0_DM0
.set Vout_1__DM1, CYREG_PRT0_DM1
.set Vout_1__DM2, CYREG_PRT0_DM2
.set Vout_1__DR, CYREG_PRT0_DR
.set Vout_1__INP_DIS, CYREG_PRT0_INP_DIS
.set Vout_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Vout_1__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Vout_1__LCD_EN, CYREG_PRT0_LCD_EN
.set Vout_1__MASK, 0x02
.set Vout_1__PORT, 0
.set Vout_1__PRT, CYREG_PRT0_PRT
.set Vout_1__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Vout_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Vout_1__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Vout_1__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Vout_1__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Vout_1__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Vout_1__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Vout_1__PS, CYREG_PRT0_PS
.set Vout_1__SHIFT, 1
.set Vout_1__SLW, CYREG_PRT0_SLW

/* Waiter */
.set Waiter_CounterUDB_sC8_counterdp_u0__16BIT_A0_REG, CYREG_B0_UDB00_01_A0
.set Waiter_CounterUDB_sC8_counterdp_u0__16BIT_A1_REG, CYREG_B0_UDB00_01_A1
.set Waiter_CounterUDB_sC8_counterdp_u0__16BIT_D0_REG, CYREG_B0_UDB00_01_D0
.set Waiter_CounterUDB_sC8_counterdp_u0__16BIT_D1_REG, CYREG_B0_UDB00_01_D1
.set Waiter_CounterUDB_sC8_counterdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB00_01_ACTL
.set Waiter_CounterUDB_sC8_counterdp_u0__16BIT_F0_REG, CYREG_B0_UDB00_01_F0
.set Waiter_CounterUDB_sC8_counterdp_u0__16BIT_F1_REG, CYREG_B0_UDB00_01_F1
.set Waiter_CounterUDB_sC8_counterdp_u0__A0_A1_REG, CYREG_B0_UDB00_A0_A1
.set Waiter_CounterUDB_sC8_counterdp_u0__A0_REG, CYREG_B0_UDB00_A0
.set Waiter_CounterUDB_sC8_counterdp_u0__A1_REG, CYREG_B0_UDB00_A1
.set Waiter_CounterUDB_sC8_counterdp_u0__D0_D1_REG, CYREG_B0_UDB00_D0_D1
.set Waiter_CounterUDB_sC8_counterdp_u0__D0_REG, CYREG_B0_UDB00_D0
.set Waiter_CounterUDB_sC8_counterdp_u0__D1_REG, CYREG_B0_UDB00_D1
.set Waiter_CounterUDB_sC8_counterdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB00_ACTL
.set Waiter_CounterUDB_sC8_counterdp_u0__F0_F1_REG, CYREG_B0_UDB00_F0_F1
.set Waiter_CounterUDB_sC8_counterdp_u0__F0_REG, CYREG_B0_UDB00_F0
.set Waiter_CounterUDB_sC8_counterdp_u0__F1_REG, CYREG_B0_UDB00_F1
.set Waiter_CounterUDB_sSTSReg_stsreg__0__MASK, 0x01
.set Waiter_CounterUDB_sSTSReg_stsreg__0__POS, 0
.set Waiter_CounterUDB_sSTSReg_stsreg__1__MASK, 0x02
.set Waiter_CounterUDB_sSTSReg_stsreg__1__POS, 1
.set Waiter_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set Waiter_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB04_05_ST
.set Waiter_CounterUDB_sSTSReg_stsreg__2__MASK, 0x04
.set Waiter_CounterUDB_sSTSReg_stsreg__2__POS, 2
.set Waiter_CounterUDB_sSTSReg_stsreg__4__MASK, 0x10
.set Waiter_CounterUDB_sSTSReg_stsreg__4__POS, 4
.set Waiter_CounterUDB_sSTSReg_stsreg__5__MASK, 0x20
.set Waiter_CounterUDB_sSTSReg_stsreg__5__POS, 5
.set Waiter_CounterUDB_sSTSReg_stsreg__6__MASK, 0x40
.set Waiter_CounterUDB_sSTSReg_stsreg__6__POS, 6
.set Waiter_CounterUDB_sSTSReg_stsreg__MASK, 0x77
.set Waiter_CounterUDB_sSTSReg_stsreg__MASK_REG, CYREG_B0_UDB04_MSK
.set Waiter_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set Waiter_CounterUDB_sSTSReg_stsreg__STATUS_REG, CYREG_B0_UDB04_ST

/* Clock_2 */
.set Clock_2__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set Clock_2__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set Clock_2__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set Clock_2__CFG2_SRC_SEL_MASK, 0x07
.set Clock_2__INDEX, 0x00
.set Clock_2__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_2__PM_ACT_MSK, 0x01
.set Clock_2__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_2__PM_STBY_MSK, 0x01

/* Clock_5 */
.set Clock_5__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set Clock_5__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set Clock_5__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set Clock_5__CFG2_SRC_SEL_MASK, 0x07
.set Clock_5__INDEX, 0x01
.set Clock_5__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_5__PM_ACT_MSK, 0x02
.set Clock_5__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_5__PM_STBY_MSK, 0x02

/* Opamp_1 */
.set Opamp_1_ABuf__CR, CYREG_OPAMP0_CR
.set Opamp_1_ABuf__MX, CYREG_OPAMP0_MX
.set Opamp_1_ABuf__NPUMP_OPAMP_TR0, CYREG_NPUMP_OPAMP_TR0
.set Opamp_1_ABuf__PM_ACT_CFG, CYREG_PM_ACT_CFG4
.set Opamp_1_ABuf__PM_ACT_MSK, 0x01
.set Opamp_1_ABuf__PM_STBY_CFG, CYREG_PM_STBY_CFG4
.set Opamp_1_ABuf__PM_STBY_MSK, 0x01
.set Opamp_1_ABuf__RSVD, CYREG_OPAMP0_RSVD
.set Opamp_1_ABuf__SW, CYREG_OPAMP0_SW
.set Opamp_1_ABuf__TR0, CYREG_OPAMP0_TR0
.set Opamp_1_ABuf__TR1, CYREG_OPAMP0_TR1

/* USBUART */
.set USBUART_arb_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_arb_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_arb_int__INTC_MASK, 0x400000
.set USBUART_arb_int__INTC_NUMBER, 22
.set USBUART_arb_int__INTC_PRIOR_NUM, 7
.set USBUART_arb_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_22
.set USBUART_arb_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_arb_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USBUART_bus_reset__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_bus_reset__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_bus_reset__INTC_MASK, 0x800000
.set USBUART_bus_reset__INTC_NUMBER, 23
.set USBUART_bus_reset__INTC_PRIOR_NUM, 7
.set USBUART_bus_reset__INTC_PRIOR_REG, CYREG_NVIC_PRI_23
.set USBUART_bus_reset__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_bus_reset__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USBUART_Dm__0__INTTYPE, CYREG_PICU15_INTTYPE7
.set USBUART_Dm__0__MASK, 0x80
.set USBUART_Dm__0__PC, CYREG_IO_PC_PRT15_7_6_PC1
.set USBUART_Dm__0__PORT, 15
.set USBUART_Dm__0__SHIFT, 7
.set USBUART_Dm__AG, CYREG_PRT15_AG
.set USBUART_Dm__AMUX, CYREG_PRT15_AMUX
.set USBUART_Dm__BIE, CYREG_PRT15_BIE
.set USBUART_Dm__BIT_MASK, CYREG_PRT15_BIT_MASK
.set USBUART_Dm__BYP, CYREG_PRT15_BYP
.set USBUART_Dm__CTL, CYREG_PRT15_CTL
.set USBUART_Dm__DM0, CYREG_PRT15_DM0
.set USBUART_Dm__DM1, CYREG_PRT15_DM1
.set USBUART_Dm__DM2, CYREG_PRT15_DM2
.set USBUART_Dm__DR, CYREG_PRT15_DR
.set USBUART_Dm__INP_DIS, CYREG_PRT15_INP_DIS
.set USBUART_Dm__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set USBUART_Dm__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set USBUART_Dm__LCD_EN, CYREG_PRT15_LCD_EN
.set USBUART_Dm__MASK, 0x80
.set USBUART_Dm__PORT, 15
.set USBUART_Dm__PRT, CYREG_PRT15_PRT
.set USBUART_Dm__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set USBUART_Dm__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set USBUART_Dm__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set USBUART_Dm__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set USBUART_Dm__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set USBUART_Dm__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set USBUART_Dm__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set USBUART_Dm__PS, CYREG_PRT15_PS
.set USBUART_Dm__SHIFT, 7
.set USBUART_Dm__SLW, CYREG_PRT15_SLW
.set USBUART_Dp__0__INTTYPE, CYREG_PICU15_INTTYPE6
.set USBUART_Dp__0__MASK, 0x40
.set USBUART_Dp__0__PC, CYREG_IO_PC_PRT15_7_6_PC0
.set USBUART_Dp__0__PORT, 15
.set USBUART_Dp__0__SHIFT, 6
.set USBUART_Dp__AG, CYREG_PRT15_AG
.set USBUART_Dp__AMUX, CYREG_PRT15_AMUX
.set USBUART_Dp__BIE, CYREG_PRT15_BIE
.set USBUART_Dp__BIT_MASK, CYREG_PRT15_BIT_MASK
.set USBUART_Dp__BYP, CYREG_PRT15_BYP
.set USBUART_Dp__CTL, CYREG_PRT15_CTL
.set USBUART_Dp__DM0, CYREG_PRT15_DM0
.set USBUART_Dp__DM1, CYREG_PRT15_DM1
.set USBUART_Dp__DM2, CYREG_PRT15_DM2
.set USBUART_Dp__DR, CYREG_PRT15_DR
.set USBUART_Dp__INP_DIS, CYREG_PRT15_INP_DIS
.set USBUART_Dp__INTSTAT, CYREG_PICU15_INTSTAT
.set USBUART_Dp__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set USBUART_Dp__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set USBUART_Dp__LCD_EN, CYREG_PRT15_LCD_EN
.set USBUART_Dp__MASK, 0x40
.set USBUART_Dp__PORT, 15
.set USBUART_Dp__PRT, CYREG_PRT15_PRT
.set USBUART_Dp__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set USBUART_Dp__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set USBUART_Dp__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set USBUART_Dp__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set USBUART_Dp__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set USBUART_Dp__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set USBUART_Dp__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set USBUART_Dp__PS, CYREG_PRT15_PS
.set USBUART_Dp__SHIFT, 6
.set USBUART_Dp__SLW, CYREG_PRT15_SLW
.set USBUART_Dp__SNAP, CYREG_PICU_15_SNAP_15
.set USBUART_dp_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_dp_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_dp_int__INTC_MASK, 0x1000
.set USBUART_dp_int__INTC_NUMBER, 12
.set USBUART_dp_int__INTC_PRIOR_NUM, 7
.set USBUART_dp_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_12
.set USBUART_dp_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_dp_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USBUART_ep_0__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_ep_0__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_ep_0__INTC_MASK, 0x1000000
.set USBUART_ep_0__INTC_NUMBER, 24
.set USBUART_ep_0__INTC_PRIOR_NUM, 7
.set USBUART_ep_0__INTC_PRIOR_REG, CYREG_NVIC_PRI_24
.set USBUART_ep_0__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_ep_0__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USBUART_ep_1__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_ep_1__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_ep_1__INTC_MASK, 0x08
.set USBUART_ep_1__INTC_NUMBER, 3
.set USBUART_ep_1__INTC_PRIOR_NUM, 7
.set USBUART_ep_1__INTC_PRIOR_REG, CYREG_NVIC_PRI_3
.set USBUART_ep_1__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_ep_1__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USBUART_ep_2__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_ep_2__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_ep_2__INTC_MASK, 0x10
.set USBUART_ep_2__INTC_NUMBER, 4
.set USBUART_ep_2__INTC_PRIOR_NUM, 7
.set USBUART_ep_2__INTC_PRIOR_REG, CYREG_NVIC_PRI_4
.set USBUART_ep_2__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_ep_2__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USBUART_ep_3__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_ep_3__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_ep_3__INTC_MASK, 0x20
.set USBUART_ep_3__INTC_NUMBER, 5
.set USBUART_ep_3__INTC_PRIOR_NUM, 7
.set USBUART_ep_3__INTC_PRIOR_REG, CYREG_NVIC_PRI_5
.set USBUART_ep_3__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_ep_3__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USBUART_sof_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_sof_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_sof_int__INTC_MASK, 0x200000
.set USBUART_sof_int__INTC_NUMBER, 21
.set USBUART_sof_int__INTC_PRIOR_NUM, 7
.set USBUART_sof_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_21
.set USBUART_sof_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_sof_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USBUART_USB__ARB_CFG, CYREG_USB_ARB_CFG
.set USBUART_USB__ARB_EP1_CFG, CYREG_USB_ARB_EP1_CFG
.set USBUART_USB__ARB_EP1_INT_EN, CYREG_USB_ARB_EP1_INT_EN
.set USBUART_USB__ARB_EP1_SR, CYREG_USB_ARB_EP1_SR
.set USBUART_USB__ARB_EP2_CFG, CYREG_USB_ARB_EP2_CFG
.set USBUART_USB__ARB_EP2_INT_EN, CYREG_USB_ARB_EP2_INT_EN
.set USBUART_USB__ARB_EP2_SR, CYREG_USB_ARB_EP2_SR
.set USBUART_USB__ARB_EP3_CFG, CYREG_USB_ARB_EP3_CFG
.set USBUART_USB__ARB_EP3_INT_EN, CYREG_USB_ARB_EP3_INT_EN
.set USBUART_USB__ARB_EP3_SR, CYREG_USB_ARB_EP3_SR
.set USBUART_USB__ARB_EP4_CFG, CYREG_USB_ARB_EP4_CFG
.set USBUART_USB__ARB_EP4_INT_EN, CYREG_USB_ARB_EP4_INT_EN
.set USBUART_USB__ARB_EP4_SR, CYREG_USB_ARB_EP4_SR
.set USBUART_USB__ARB_EP5_CFG, CYREG_USB_ARB_EP5_CFG
.set USBUART_USB__ARB_EP5_INT_EN, CYREG_USB_ARB_EP5_INT_EN
.set USBUART_USB__ARB_EP5_SR, CYREG_USB_ARB_EP5_SR
.set USBUART_USB__ARB_EP6_CFG, CYREG_USB_ARB_EP6_CFG
.set USBUART_USB__ARB_EP6_INT_EN, CYREG_USB_ARB_EP6_INT_EN
.set USBUART_USB__ARB_EP6_SR, CYREG_USB_ARB_EP6_SR
.set USBUART_USB__ARB_EP7_CFG, CYREG_USB_ARB_EP7_CFG
.set USBUART_USB__ARB_EP7_INT_EN, CYREG_USB_ARB_EP7_INT_EN
.set USBUART_USB__ARB_EP7_SR, CYREG_USB_ARB_EP7_SR
.set USBUART_USB__ARB_EP8_CFG, CYREG_USB_ARB_EP8_CFG
.set USBUART_USB__ARB_EP8_INT_EN, CYREG_USB_ARB_EP8_INT_EN
.set USBUART_USB__ARB_EP8_SR, CYREG_USB_ARB_EP8_SR
.set USBUART_USB__ARB_INT_EN, CYREG_USB_ARB_INT_EN
.set USBUART_USB__ARB_INT_SR, CYREG_USB_ARB_INT_SR
.set USBUART_USB__ARB_RW1_DR, CYREG_USB_ARB_RW1_DR
.set USBUART_USB__ARB_RW1_RA, CYREG_USB_ARB_RW1_RA
.set USBUART_USB__ARB_RW1_RA_MSB, CYREG_USB_ARB_RW1_RA_MSB
.set USBUART_USB__ARB_RW1_WA, CYREG_USB_ARB_RW1_WA
.set USBUART_USB__ARB_RW1_WA_MSB, CYREG_USB_ARB_RW1_WA_MSB
.set USBUART_USB__ARB_RW2_DR, CYREG_USB_ARB_RW2_DR
.set USBUART_USB__ARB_RW2_RA, CYREG_USB_ARB_RW2_RA
.set USBUART_USB__ARB_RW2_RA_MSB, CYREG_USB_ARB_RW2_RA_MSB
.set USBUART_USB__ARB_RW2_WA, CYREG_USB_ARB_RW2_WA
.set USBUART_USB__ARB_RW2_WA_MSB, CYREG_USB_ARB_RW2_WA_MSB
.set USBUART_USB__ARB_RW3_DR, CYREG_USB_ARB_RW3_DR
.set USBUART_USB__ARB_RW3_RA, CYREG_USB_ARB_RW3_RA
.set USBUART_USB__ARB_RW3_RA_MSB, CYREG_USB_ARB_RW3_RA_MSB
.set USBUART_USB__ARB_RW3_WA, CYREG_USB_ARB_RW3_WA
.set USBUART_USB__ARB_RW3_WA_MSB, CYREG_USB_ARB_RW3_WA_MSB
.set USBUART_USB__ARB_RW4_DR, CYREG_USB_ARB_RW4_DR
.set USBUART_USB__ARB_RW4_RA, CYREG_USB_ARB_RW4_RA
.set USBUART_USB__ARB_RW4_RA_MSB, CYREG_USB_ARB_RW4_RA_MSB
.set USBUART_USB__ARB_RW4_WA, CYREG_USB_ARB_RW4_WA
.set USBUART_USB__ARB_RW4_WA_MSB, CYREG_USB_ARB_RW4_WA_MSB
.set USBUART_USB__ARB_RW5_DR, CYREG_USB_ARB_RW5_DR
.set USBUART_USB__ARB_RW5_RA, CYREG_USB_ARB_RW5_RA
.set USBUART_USB__ARB_RW5_RA_MSB, CYREG_USB_ARB_RW5_RA_MSB
.set USBUART_USB__ARB_RW5_WA, CYREG_USB_ARB_RW5_WA
.set USBUART_USB__ARB_RW5_WA_MSB, CYREG_USB_ARB_RW5_WA_MSB
.set USBUART_USB__ARB_RW6_DR, CYREG_USB_ARB_RW6_DR
.set USBUART_USB__ARB_RW6_RA, CYREG_USB_ARB_RW6_RA
.set USBUART_USB__ARB_RW6_RA_MSB, CYREG_USB_ARB_RW6_RA_MSB
.set USBUART_USB__ARB_RW6_WA, CYREG_USB_ARB_RW6_WA
.set USBUART_USB__ARB_RW6_WA_MSB, CYREG_USB_ARB_RW6_WA_MSB
.set USBUART_USB__ARB_RW7_DR, CYREG_USB_ARB_RW7_DR
.set USBUART_USB__ARB_RW7_RA, CYREG_USB_ARB_RW7_RA
.set USBUART_USB__ARB_RW7_RA_MSB, CYREG_USB_ARB_RW7_RA_MSB
.set USBUART_USB__ARB_RW7_WA, CYREG_USB_ARB_RW7_WA
.set USBUART_USB__ARB_RW7_WA_MSB, CYREG_USB_ARB_RW7_WA_MSB
.set USBUART_USB__ARB_RW8_DR, CYREG_USB_ARB_RW8_DR
.set USBUART_USB__ARB_RW8_RA, CYREG_USB_ARB_RW8_RA
.set USBUART_USB__ARB_RW8_RA_MSB, CYREG_USB_ARB_RW8_RA_MSB
.set USBUART_USB__ARB_RW8_WA, CYREG_USB_ARB_RW8_WA
.set USBUART_USB__ARB_RW8_WA_MSB, CYREG_USB_ARB_RW8_WA_MSB
.set USBUART_USB__BUF_SIZE, CYREG_USB_BUF_SIZE
.set USBUART_USB__BUS_RST_CNT, CYREG_USB_BUS_RST_CNT
.set USBUART_USB__CR0, CYREG_USB_CR0
.set USBUART_USB__CR1, CYREG_USB_CR1
.set USBUART_USB__CWA, CYREG_USB_CWA
.set USBUART_USB__CWA_MSB, CYREG_USB_CWA_MSB
.set USBUART_USB__DMA_THRES, CYREG_USB_DMA_THRES
.set USBUART_USB__DMA_THRES_MSB, CYREG_USB_DMA_THRES_MSB
.set USBUART_USB__DYN_RECONFIG, CYREG_USB_DYN_RECONFIG
.set USBUART_USB__EP_ACTIVE, CYREG_USB_EP_ACTIVE
.set USBUART_USB__EP_TYPE, CYREG_USB_EP_TYPE
.set USBUART_USB__EP0_CNT, CYREG_USB_EP0_CNT
.set USBUART_USB__EP0_CR, CYREG_USB_EP0_CR
.set USBUART_USB__EP0_DR0, CYREG_USB_EP0_DR0
.set USBUART_USB__EP0_DR1, CYREG_USB_EP0_DR1
.set USBUART_USB__EP0_DR2, CYREG_USB_EP0_DR2
.set USBUART_USB__EP0_DR3, CYREG_USB_EP0_DR3
.set USBUART_USB__EP0_DR4, CYREG_USB_EP0_DR4
.set USBUART_USB__EP0_DR5, CYREG_USB_EP0_DR5
.set USBUART_USB__EP0_DR6, CYREG_USB_EP0_DR6
.set USBUART_USB__EP0_DR7, CYREG_USB_EP0_DR7
.set USBUART_USB__MEM_DATA, CYREG_USB_MEM_DATA_MBASE
.set USBUART_USB__PM_ACT_CFG, CYREG_PM_ACT_CFG5
.set USBUART_USB__PM_ACT_MSK, 0x01
.set USBUART_USB__PM_STBY_CFG, CYREG_PM_STBY_CFG5
.set USBUART_USB__PM_STBY_MSK, 0x01
.set USBUART_USB__SIE_EP_INT_EN, CYREG_USB_SIE_EP_INT_EN
.set USBUART_USB__SIE_EP_INT_SR, CYREG_USB_SIE_EP_INT_SR
.set USBUART_USB__SIE_EP1_CNT0, CYREG_USB_SIE_EP1_CNT0
.set USBUART_USB__SIE_EP1_CNT1, CYREG_USB_SIE_EP1_CNT1
.set USBUART_USB__SIE_EP1_CR0, CYREG_USB_SIE_EP1_CR0
.set USBUART_USB__SIE_EP2_CNT0, CYREG_USB_SIE_EP2_CNT0
.set USBUART_USB__SIE_EP2_CNT1, CYREG_USB_SIE_EP2_CNT1
.set USBUART_USB__SIE_EP2_CR0, CYREG_USB_SIE_EP2_CR0
.set USBUART_USB__SIE_EP3_CNT0, CYREG_USB_SIE_EP3_CNT0
.set USBUART_USB__SIE_EP3_CNT1, CYREG_USB_SIE_EP3_CNT1
.set USBUART_USB__SIE_EP3_CR0, CYREG_USB_SIE_EP3_CR0
.set USBUART_USB__SIE_EP4_CNT0, CYREG_USB_SIE_EP4_CNT0
.set USBUART_USB__SIE_EP4_CNT1, CYREG_USB_SIE_EP4_CNT1
.set USBUART_USB__SIE_EP4_CR0, CYREG_USB_SIE_EP4_CR0
.set USBUART_USB__SIE_EP5_CNT0, CYREG_USB_SIE_EP5_CNT0
.set USBUART_USB__SIE_EP5_CNT1, CYREG_USB_SIE_EP5_CNT1
.set USBUART_USB__SIE_EP5_CR0, CYREG_USB_SIE_EP5_CR0
.set USBUART_USB__SIE_EP6_CNT0, CYREG_USB_SIE_EP6_CNT0
.set USBUART_USB__SIE_EP6_CNT1, CYREG_USB_SIE_EP6_CNT1
.set USBUART_USB__SIE_EP6_CR0, CYREG_USB_SIE_EP6_CR0
.set USBUART_USB__SIE_EP7_CNT0, CYREG_USB_SIE_EP7_CNT0
.set USBUART_USB__SIE_EP7_CNT1, CYREG_USB_SIE_EP7_CNT1
.set USBUART_USB__SIE_EP7_CR0, CYREG_USB_SIE_EP7_CR0
.set USBUART_USB__SIE_EP8_CNT0, CYREG_USB_SIE_EP8_CNT0
.set USBUART_USB__SIE_EP8_CNT1, CYREG_USB_SIE_EP8_CNT1
.set USBUART_USB__SIE_EP8_CR0, CYREG_USB_SIE_EP8_CR0
.set USBUART_USB__SOF0, CYREG_USB_SOF0
.set USBUART_USB__SOF1, CYREG_USB_SOF1
.set USBUART_USB__USB_CLK_EN, CYREG_USB_USB_CLK_EN
.set USBUART_USB__USBIO_CR0, CYREG_USB_USBIO_CR0
.set USBUART_USB__USBIO_CR1, CYREG_USB_USBIO_CR1

/* VDAC8_1 */
.set VDAC8_1_viDAC8__CR0, CYREG_DAC2_CR0
.set VDAC8_1_viDAC8__CR1, CYREG_DAC2_CR1
.set VDAC8_1_viDAC8__D, CYREG_DAC2_D
.set VDAC8_1_viDAC8__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set VDAC8_1_viDAC8__PM_ACT_MSK, 0x04
.set VDAC8_1_viDAC8__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set VDAC8_1_viDAC8__PM_STBY_MSK, 0x04
.set VDAC8_1_viDAC8__STROBE, CYREG_DAC2_STROBE
.set VDAC8_1_viDAC8__SW0, CYREG_DAC2_SW0
.set VDAC8_1_viDAC8__SW2, CYREG_DAC2_SW2
.set VDAC8_1_viDAC8__SW3, CYREG_DAC2_SW3
.set VDAC8_1_viDAC8__SW4, CYREG_DAC2_SW4
.set VDAC8_1_viDAC8__TR, CYREG_DAC2_TR
.set VDAC8_1_viDAC8__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC2_M1
.set VDAC8_1_viDAC8__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC2_M2
.set VDAC8_1_viDAC8__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC2_M3
.set VDAC8_1_viDAC8__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC2_M4
.set VDAC8_1_viDAC8__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC2_M5
.set VDAC8_1_viDAC8__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC2_M6
.set VDAC8_1_viDAC8__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC2_M7
.set VDAC8_1_viDAC8__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC2_M8
.set VDAC8_1_viDAC8__TST, CYREG_DAC2_TST

/* Clock_10 */
.set Clock_10__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set Clock_10__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set Clock_10__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set Clock_10__CFG2_SRC_SEL_MASK, 0x07
.set Clock_10__INDEX, 0x02
.set Clock_10__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_10__PM_ACT_MSK, 0x04
.set Clock_10__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_10__PM_STBY_MSK, 0x04

/* EndFrame */
.set EndFrame__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set EndFrame__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set EndFrame__INTC_MASK, 0x01
.set EndFrame__INTC_NUMBER, 0
.set EndFrame__INTC_PRIOR_NUM, 7
.set EndFrame__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set EndFrame__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set EndFrame__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Counter_1 */
.set Counter_1_CounterHW__CAP0, CYREG_TMR0_CAP0
.set Counter_1_CounterHW__CAP1, CYREG_TMR0_CAP1
.set Counter_1_CounterHW__CFG0, CYREG_TMR0_CFG0
.set Counter_1_CounterHW__CFG1, CYREG_TMR0_CFG1
.set Counter_1_CounterHW__CFG2, CYREG_TMR0_CFG2
.set Counter_1_CounterHW__CNT_CMP0, CYREG_TMR0_CNT_CMP0
.set Counter_1_CounterHW__CNT_CMP1, CYREG_TMR0_CNT_CMP1
.set Counter_1_CounterHW__PER0, CYREG_TMR0_PER0
.set Counter_1_CounterHW__PER1, CYREG_TMR0_PER1
.set Counter_1_CounterHW__PM_ACT_CFG, CYREG_PM_ACT_CFG3
.set Counter_1_CounterHW__PM_ACT_MSK, 0x01
.set Counter_1_CounterHW__PM_STBY_CFG, CYREG_PM_STBY_CFG3
.set Counter_1_CounterHW__PM_STBY_MSK, 0x01
.set Counter_1_CounterHW__RT0, CYREG_TMR0_RT0
.set Counter_1_CounterHW__RT1, CYREG_TMR0_RT1
.set Counter_1_CounterHW__SR0, CYREG_TMR0_SR0

/* FrameAllow */
.set FrameAllow_Sync_ctrl_reg__0__MASK, 0x01
.set FrameAllow_Sync_ctrl_reg__0__POS, 0
.set FrameAllow_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set FrameAllow_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB04_05_CTL
.set FrameAllow_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB04_05_CTL
.set FrameAllow_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB04_05_CTL
.set FrameAllow_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB04_05_CTL
.set FrameAllow_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B1_UDB04_05_MSK
.set FrameAllow_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB04_05_MSK
.set FrameAllow_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB04_05_MSK
.set FrameAllow_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB04_05_MSK
.set FrameAllow_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set FrameAllow_Sync_ctrl_reg__CONTROL_REG, CYREG_B1_UDB04_CTL
.set FrameAllow_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B1_UDB04_ST_CTL
.set FrameAllow_Sync_ctrl_reg__COUNT_REG, CYREG_B1_UDB04_CTL
.set FrameAllow_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B1_UDB04_ST_CTL
.set FrameAllow_Sync_ctrl_reg__MASK, 0x01
.set FrameAllow_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set FrameAllow_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set FrameAllow_Sync_ctrl_reg__PERIOD_REG, CYREG_B1_UDB04_MSK

/* WordShifted */
.set WordShifted__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set WordShifted__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set WordShifted__INTC_MASK, 0x04
.set WordShifted__INTC_NUMBER, 2
.set WordShifted__INTC_PRIOR_NUM, 6
.set WordShifted__INTC_PRIOR_REG, CYREG_NVIC_PRI_2
.set WordShifted__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set WordShifted__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* BitCounterDec */
.set BitCounterDec_CounterUDB_sC8_counterdp_u0__16BIT_A0_REG, CYREG_B0_UDB01_02_A0
.set BitCounterDec_CounterUDB_sC8_counterdp_u0__16BIT_A1_REG, CYREG_B0_UDB01_02_A1
.set BitCounterDec_CounterUDB_sC8_counterdp_u0__16BIT_D0_REG, CYREG_B0_UDB01_02_D0
.set BitCounterDec_CounterUDB_sC8_counterdp_u0__16BIT_D1_REG, CYREG_B0_UDB01_02_D1
.set BitCounterDec_CounterUDB_sC8_counterdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB01_02_ACTL
.set BitCounterDec_CounterUDB_sC8_counterdp_u0__16BIT_F0_REG, CYREG_B0_UDB01_02_F0
.set BitCounterDec_CounterUDB_sC8_counterdp_u0__16BIT_F1_REG, CYREG_B0_UDB01_02_F1
.set BitCounterDec_CounterUDB_sC8_counterdp_u0__A0_A1_REG, CYREG_B0_UDB01_A0_A1
.set BitCounterDec_CounterUDB_sC8_counterdp_u0__A0_REG, CYREG_B0_UDB01_A0
.set BitCounterDec_CounterUDB_sC8_counterdp_u0__A1_REG, CYREG_B0_UDB01_A1
.set BitCounterDec_CounterUDB_sC8_counterdp_u0__D0_D1_REG, CYREG_B0_UDB01_D0_D1
.set BitCounterDec_CounterUDB_sC8_counterdp_u0__D0_REG, CYREG_B0_UDB01_D0
.set BitCounterDec_CounterUDB_sC8_counterdp_u0__D1_REG, CYREG_B0_UDB01_D1
.set BitCounterDec_CounterUDB_sC8_counterdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB01_ACTL
.set BitCounterDec_CounterUDB_sC8_counterdp_u0__F0_F1_REG, CYREG_B0_UDB01_F0_F1
.set BitCounterDec_CounterUDB_sC8_counterdp_u0__F0_REG, CYREG_B0_UDB01_F0
.set BitCounterDec_CounterUDB_sC8_counterdp_u0__F1_REG, CYREG_B0_UDB01_F1
.set BitCounterDec_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set BitCounterDec_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB03_04_CTL
.set BitCounterDec_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB03_04_CTL
.set BitCounterDec_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB03_04_CTL
.set BitCounterDec_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB03_04_CTL
.set BitCounterDec_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB03_04_MSK
.set BitCounterDec_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB03_04_MSK
.set BitCounterDec_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB03_04_MSK
.set BitCounterDec_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB03_04_MSK
.set BitCounterDec_CounterUDB_sCTRLReg_ctrlreg__7__MASK, 0x80
.set BitCounterDec_CounterUDB_sCTRLReg_ctrlreg__7__POS, 7
.set BitCounterDec_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set BitCounterDec_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG, CYREG_B0_UDB03_CTL
.set BitCounterDec_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB03_ST_CTL
.set BitCounterDec_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG, CYREG_B0_UDB03_CTL
.set BitCounterDec_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB03_ST_CTL
.set BitCounterDec_CounterUDB_sCTRLReg_ctrlreg__MASK, 0x80
.set BitCounterDec_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set BitCounterDec_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set BitCounterDec_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG, CYREG_B0_UDB03_MSK
.set BitCounterDec_CounterUDB_sSTSReg_stsreg__0__MASK, 0x01
.set BitCounterDec_CounterUDB_sSTSReg_stsreg__0__POS, 0
.set BitCounterDec_CounterUDB_sSTSReg_stsreg__1__MASK, 0x02
.set BitCounterDec_CounterUDB_sSTSReg_stsreg__1__POS, 1
.set BitCounterDec_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB01_02_ACTL
.set BitCounterDec_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB01_02_ST
.set BitCounterDec_CounterUDB_sSTSReg_stsreg__2__MASK, 0x04
.set BitCounterDec_CounterUDB_sSTSReg_stsreg__2__POS, 2
.set BitCounterDec_CounterUDB_sSTSReg_stsreg__5__MASK, 0x20
.set BitCounterDec_CounterUDB_sSTSReg_stsreg__5__POS, 5
.set BitCounterDec_CounterUDB_sSTSReg_stsreg__6__MASK, 0x40
.set BitCounterDec_CounterUDB_sSTSReg_stsreg__6__POS, 6
.set BitCounterDec_CounterUDB_sSTSReg_stsreg__MASK, 0x67
.set BitCounterDec_CounterUDB_sSTSReg_stsreg__MASK_REG, CYREG_B0_UDB01_MSK
.set BitCounterDec_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB01_ACTL
.set BitCounterDec_CounterUDB_sSTSReg_stsreg__STATUS_REG, CYREG_B0_UDB01_ST

/* BitCounterEnc */
.set BitCounterEnc_CounterUDB_sC8_counterdp_u0__16BIT_A0_REG, CYREG_B0_UDB07_08_A0
.set BitCounterEnc_CounterUDB_sC8_counterdp_u0__16BIT_A1_REG, CYREG_B0_UDB07_08_A1
.set BitCounterEnc_CounterUDB_sC8_counterdp_u0__16BIT_D0_REG, CYREG_B0_UDB07_08_D0
.set BitCounterEnc_CounterUDB_sC8_counterdp_u0__16BIT_D1_REG, CYREG_B0_UDB07_08_D1
.set BitCounterEnc_CounterUDB_sC8_counterdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set BitCounterEnc_CounterUDB_sC8_counterdp_u0__16BIT_F0_REG, CYREG_B0_UDB07_08_F0
.set BitCounterEnc_CounterUDB_sC8_counterdp_u0__16BIT_F1_REG, CYREG_B0_UDB07_08_F1
.set BitCounterEnc_CounterUDB_sC8_counterdp_u0__A0_A1_REG, CYREG_B0_UDB07_A0_A1
.set BitCounterEnc_CounterUDB_sC8_counterdp_u0__A0_REG, CYREG_B0_UDB07_A0
.set BitCounterEnc_CounterUDB_sC8_counterdp_u0__A1_REG, CYREG_B0_UDB07_A1
.set BitCounterEnc_CounterUDB_sC8_counterdp_u0__D0_D1_REG, CYREG_B0_UDB07_D0_D1
.set BitCounterEnc_CounterUDB_sC8_counterdp_u0__D0_REG, CYREG_B0_UDB07_D0
.set BitCounterEnc_CounterUDB_sC8_counterdp_u0__D1_REG, CYREG_B0_UDB07_D1
.set BitCounterEnc_CounterUDB_sC8_counterdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set BitCounterEnc_CounterUDB_sC8_counterdp_u0__F0_F1_REG, CYREG_B0_UDB07_F0_F1
.set BitCounterEnc_CounterUDB_sC8_counterdp_u0__F0_REG, CYREG_B0_UDB07_F0
.set BitCounterEnc_CounterUDB_sC8_counterdp_u0__F1_REG, CYREG_B0_UDB07_F1
.set BitCounterEnc_CounterUDB_sSTSReg_stsreg__0__MASK, 0x01
.set BitCounterEnc_CounterUDB_sSTSReg_stsreg__0__POS, 0
.set BitCounterEnc_CounterUDB_sSTSReg_stsreg__1__MASK, 0x02
.set BitCounterEnc_CounterUDB_sSTSReg_stsreg__1__POS, 1
.set BitCounterEnc_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set BitCounterEnc_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG, CYREG_B1_UDB07_08_ST
.set BitCounterEnc_CounterUDB_sSTSReg_stsreg__2__MASK, 0x04
.set BitCounterEnc_CounterUDB_sSTSReg_stsreg__2__POS, 2
.set BitCounterEnc_CounterUDB_sSTSReg_stsreg__5__MASK, 0x20
.set BitCounterEnc_CounterUDB_sSTSReg_stsreg__5__POS, 5
.set BitCounterEnc_CounterUDB_sSTSReg_stsreg__6__MASK, 0x40
.set BitCounterEnc_CounterUDB_sSTSReg_stsreg__6__POS, 6
.set BitCounterEnc_CounterUDB_sSTSReg_stsreg__MASK, 0x67
.set BitCounterEnc_CounterUDB_sSTSReg_stsreg__MASK_REG, CYREG_B1_UDB07_MSK
.set BitCounterEnc_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set BitCounterEnc_CounterUDB_sSTSReg_stsreg__STATUS_REG, CYREG_B1_UDB07_ST

/* StartButton_1 */
.set StartButton_1_sts_sts_reg__0__MASK, 0x01
.set StartButton_1_sts_sts_reg__0__POS, 0
.set StartButton_1_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set StartButton_1_sts_sts_reg__16BIT_STATUS_REG, CYREG_B0_UDB03_04_ST
.set StartButton_1_sts_sts_reg__MASK, 0x01
.set StartButton_1_sts_sts_reg__MASK_REG, CYREG_B0_UDB03_MSK
.set StartButton_1_sts_sts_reg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set StartButton_1_sts_sts_reg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set StartButton_1_sts_sts_reg__STATUS_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set StartButton_1_sts_sts_reg__STATUS_CNT_REG, CYREG_B0_UDB03_ST_CTL
.set StartButton_1_sts_sts_reg__STATUS_CONTROL_REG, CYREG_B0_UDB03_ST_CTL
.set StartButton_1_sts_sts_reg__STATUS_REG, CYREG_B0_UDB03_ST

/* StartTransmit */
.set StartTransmit_Sync_ctrl_reg__0__MASK, 0x01
.set StartTransmit_Sync_ctrl_reg__0__POS, 0
.set StartTransmit_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set StartTransmit_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB10_11_CTL
.set StartTransmit_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB10_11_CTL
.set StartTransmit_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB10_11_CTL
.set StartTransmit_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB10_11_CTL
.set StartTransmit_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB10_11_MSK
.set StartTransmit_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB10_11_MSK
.set StartTransmit_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB10_11_MSK
.set StartTransmit_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB10_11_MSK
.set StartTransmit_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set StartTransmit_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB10_CTL
.set StartTransmit_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB10_ST_CTL
.set StartTransmit_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB10_CTL
.set StartTransmit_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB10_ST_CTL
.set StartTransmit_Sync_ctrl_reg__MASK, 0x01
.set StartTransmit_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set StartTransmit_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set StartTransmit_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB10_MSK

/* GlitchFilter_6 */
.set GlitchFilter_6_genblk2_Counter0_DP_u0__16BIT_A0_REG, CYREG_B0_UDB11_12_A0
.set GlitchFilter_6_genblk2_Counter0_DP_u0__16BIT_A1_REG, CYREG_B0_UDB11_12_A1
.set GlitchFilter_6_genblk2_Counter0_DP_u0__16BIT_D0_REG, CYREG_B0_UDB11_12_D0
.set GlitchFilter_6_genblk2_Counter0_DP_u0__16BIT_D1_REG, CYREG_B0_UDB11_12_D1
.set GlitchFilter_6_genblk2_Counter0_DP_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set GlitchFilter_6_genblk2_Counter0_DP_u0__16BIT_F0_REG, CYREG_B0_UDB11_12_F0
.set GlitchFilter_6_genblk2_Counter0_DP_u0__16BIT_F1_REG, CYREG_B0_UDB11_12_F1
.set GlitchFilter_6_genblk2_Counter0_DP_u0__A0_A1_REG, CYREG_B0_UDB11_A0_A1
.set GlitchFilter_6_genblk2_Counter0_DP_u0__A0_REG, CYREG_B0_UDB11_A0
.set GlitchFilter_6_genblk2_Counter0_DP_u0__A1_REG, CYREG_B0_UDB11_A1
.set GlitchFilter_6_genblk2_Counter0_DP_u0__D0_D1_REG, CYREG_B0_UDB11_D0_D1
.set GlitchFilter_6_genblk2_Counter0_DP_u0__D0_REG, CYREG_B0_UDB11_D0
.set GlitchFilter_6_genblk2_Counter0_DP_u0__D1_REG, CYREG_B0_UDB11_D1
.set GlitchFilter_6_genblk2_Counter0_DP_u0__DP_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set GlitchFilter_6_genblk2_Counter0_DP_u0__F0_F1_REG, CYREG_B0_UDB11_F0_F1
.set GlitchFilter_6_genblk2_Counter0_DP_u0__F0_REG, CYREG_B0_UDB11_F0
.set GlitchFilter_6_genblk2_Counter0_DP_u0__F1_REG, CYREG_B0_UDB11_F1

/* RecieveShiftReg */
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u0__16BIT_A0_REG, CYREG_B0_UDB02_03_A0
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u0__16BIT_A1_REG, CYREG_B0_UDB02_03_A1
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u0__16BIT_D0_REG, CYREG_B0_UDB02_03_D0
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u0__16BIT_D1_REG, CYREG_B0_UDB02_03_D1
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u0__16BIT_F0_REG, CYREG_B0_UDB02_03_F0
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u0__16BIT_F1_REG, CYREG_B0_UDB02_03_F1
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u0__A0_A1_REG, CYREG_B0_UDB02_A0_A1
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u0__A0_REG, CYREG_B0_UDB02_A0
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u0__A1_REG, CYREG_B0_UDB02_A1
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u0__D0_D1_REG, CYREG_B0_UDB02_D0_D1
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u0__D0_REG, CYREG_B0_UDB02_D0
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u0__D1_REG, CYREG_B0_UDB02_D1
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u0__F0_F1_REG, CYREG_B0_UDB02_F0_F1
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u0__F0_REG, CYREG_B0_UDB02_F0
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u0__F1_REG, CYREG_B0_UDB02_F1
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u1__16BIT_A0_REG, CYREG_B0_UDB03_04_A0
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u1__16BIT_A1_REG, CYREG_B0_UDB03_04_A1
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u1__16BIT_D0_REG, CYREG_B0_UDB03_04_D0
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u1__16BIT_D1_REG, CYREG_B0_UDB03_04_D1
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u1__16BIT_F0_REG, CYREG_B0_UDB03_04_F0
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u1__16BIT_F1_REG, CYREG_B0_UDB03_04_F1
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u1__A0_A1_REG, CYREG_B0_UDB03_A0_A1
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u1__A0_REG, CYREG_B0_UDB03_A0
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u1__A1_REG, CYREG_B0_UDB03_A1
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u1__D0_D1_REG, CYREG_B0_UDB03_D0_D1
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u1__D0_REG, CYREG_B0_UDB03_D0
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u1__D1_REG, CYREG_B0_UDB03_D1
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u1__F0_F1_REG, CYREG_B0_UDB03_F0_F1
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u1__F0_REG, CYREG_B0_UDB03_F0
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u1__F1_REG, CYREG_B0_UDB03_F1
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u1__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u1__PER_DP_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u2__16BIT_A0_REG, CYREG_B0_UDB04_05_A0
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u2__16BIT_A1_REG, CYREG_B0_UDB04_05_A1
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u2__16BIT_D0_REG, CYREG_B0_UDB04_05_D0
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u2__16BIT_D1_REG, CYREG_B0_UDB04_05_D1
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u2__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u2__16BIT_F0_REG, CYREG_B0_UDB04_05_F0
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u2__16BIT_F1_REG, CYREG_B0_UDB04_05_F1
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u2__A0_A1_REG, CYREG_B0_UDB04_A0_A1
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u2__A0_REG, CYREG_B0_UDB04_A0
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u2__A1_REG, CYREG_B0_UDB04_A1
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u2__D0_D1_REG, CYREG_B0_UDB04_D0_D1
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u2__D0_REG, CYREG_B0_UDB04_D0
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u2__D1_REG, CYREG_B0_UDB04_D1
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u2__DP_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u2__F0_F1_REG, CYREG_B0_UDB04_F0_F1
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u2__F0_REG, CYREG_B0_UDB04_F0
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u2__F1_REG, CYREG_B0_UDB04_F1
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u3__16BIT_A0_REG, CYREG_B0_UDB05_06_A0
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u3__16BIT_A1_REG, CYREG_B0_UDB05_06_A1
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u3__16BIT_D0_REG, CYREG_B0_UDB05_06_D0
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u3__16BIT_D1_REG, CYREG_B0_UDB05_06_D1
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u3__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u3__16BIT_F0_REG, CYREG_B0_UDB05_06_F0
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u3__16BIT_F1_REG, CYREG_B0_UDB05_06_F1
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u3__A0_A1_REG, CYREG_B0_UDB05_A0_A1
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u3__A0_REG, CYREG_B0_UDB05_A0
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u3__A1_REG, CYREG_B0_UDB05_A1
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u3__D0_D1_REG, CYREG_B0_UDB05_D0_D1
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u3__D0_REG, CYREG_B0_UDB05_D0
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u3__D1_REG, CYREG_B0_UDB05_D1
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u3__DP_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u3__F0_F1_REG, CYREG_B0_UDB05_F0_F1
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u3__F0_REG, CYREG_B0_UDB05_F0
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u3__F1_REG, CYREG_B0_UDB05_F1
.set RecieveShiftReg_bSR_StsReg__1__MASK, 0x02
.set RecieveShiftReg_bSR_StsReg__1__POS, 1
.set RecieveShiftReg_bSR_StsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set RecieveShiftReg_bSR_StsReg__16BIT_STATUS_REG, CYREG_B0_UDB02_03_ST
.set RecieveShiftReg_bSR_StsReg__3__MASK, 0x08
.set RecieveShiftReg_bSR_StsReg__3__POS, 3
.set RecieveShiftReg_bSR_StsReg__4__MASK, 0x10
.set RecieveShiftReg_bSR_StsReg__4__POS, 4
.set RecieveShiftReg_bSR_StsReg__5__MASK, 0x20
.set RecieveShiftReg_bSR_StsReg__5__POS, 5
.set RecieveShiftReg_bSR_StsReg__6__MASK, 0x40
.set RecieveShiftReg_bSR_StsReg__6__POS, 6
.set RecieveShiftReg_bSR_StsReg__MASK, 0x7A
.set RecieveShiftReg_bSR_StsReg__MASK_REG, CYREG_B0_UDB02_MSK
.set RecieveShiftReg_bSR_StsReg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set RecieveShiftReg_bSR_StsReg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set RecieveShiftReg_bSR_StsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set RecieveShiftReg_bSR_StsReg__STATUS_CNT_REG, CYREG_B0_UDB02_ST_CTL
.set RecieveShiftReg_bSR_StsReg__STATUS_CONTROL_REG, CYREG_B0_UDB02_ST_CTL
.set RecieveShiftReg_bSR_StsReg__STATUS_REG, CYREG_B0_UDB02_ST
.set RecieveShiftReg_bSR_SyncCtl_CtrlReg__0__MASK, 0x01
.set RecieveShiftReg_bSR_SyncCtl_CtrlReg__0__POS, 0
.set RecieveShiftReg_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set RecieveShiftReg_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB02_03_CTL
.set RecieveShiftReg_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB02_03_CTL
.set RecieveShiftReg_bSR_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB02_03_CTL
.set RecieveShiftReg_bSR_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB02_03_CTL
.set RecieveShiftReg_bSR_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG, CYREG_B0_UDB02_03_MSK
.set RecieveShiftReg_bSR_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB02_03_MSK
.set RecieveShiftReg_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB02_03_MSK
.set RecieveShiftReg_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB02_03_MSK
.set RecieveShiftReg_bSR_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set RecieveShiftReg_bSR_SyncCtl_CtrlReg__CONTROL_REG, CYREG_B0_UDB02_CTL
.set RecieveShiftReg_bSR_SyncCtl_CtrlReg__CONTROL_ST_REG, CYREG_B0_UDB02_ST_CTL
.set RecieveShiftReg_bSR_SyncCtl_CtrlReg__COUNT_REG, CYREG_B0_UDB02_CTL
.set RecieveShiftReg_bSR_SyncCtl_CtrlReg__COUNT_ST_REG, CYREG_B0_UDB02_ST_CTL
.set RecieveShiftReg_bSR_SyncCtl_CtrlReg__MASK, 0x01
.set RecieveShiftReg_bSR_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set RecieveShiftReg_bSR_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set RecieveShiftReg_bSR_SyncCtl_CtrlReg__PERIOD_REG, CYREG_B0_UDB02_MSK

/* isr_update_time */
.set isr_update_time__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_update_time__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_update_time__INTC_MASK, 0x20000
.set isr_update_time__INTC_NUMBER, 17
.set isr_update_time__INTC_PRIOR_NUM, 7
.set isr_update_time__INTC_PRIOR_REG, CYREG_NVIC_PRI_17
.set isr_update_time__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_update_time__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* TransmitShiftReg */
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__16BIT_A0_REG, CYREG_B1_UDB04_05_A0
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__16BIT_A1_REG, CYREG_B1_UDB04_05_A1
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__16BIT_D0_REG, CYREG_B1_UDB04_05_D0
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__16BIT_D1_REG, CYREG_B1_UDB04_05_D1
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__16BIT_F0_REG, CYREG_B1_UDB04_05_F0
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__16BIT_F1_REG, CYREG_B1_UDB04_05_F1
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__A0_A1_REG, CYREG_B1_UDB04_A0_A1
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__A0_REG, CYREG_B1_UDB04_A0
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__A1_REG, CYREG_B1_UDB04_A1
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__D0_D1_REG, CYREG_B1_UDB04_D0_D1
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__D0_REG, CYREG_B1_UDB04_D0
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__D1_REG, CYREG_B1_UDB04_D1
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__F0_F1_REG, CYREG_B1_UDB04_F0_F1
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__F0_REG, CYREG_B1_UDB04_F0
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__F1_REG, CYREG_B1_UDB04_F1
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__16BIT_A0_REG, CYREG_B1_UDB05_06_A0
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__16BIT_A1_REG, CYREG_B1_UDB05_06_A1
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__16BIT_D0_REG, CYREG_B1_UDB05_06_D0
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__16BIT_D1_REG, CYREG_B1_UDB05_06_D1
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__16BIT_F0_REG, CYREG_B1_UDB05_06_F0
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__16BIT_F1_REG, CYREG_B1_UDB05_06_F1
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__A0_A1_REG, CYREG_B1_UDB05_A0_A1
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__A0_REG, CYREG_B1_UDB05_A0
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__A1_REG, CYREG_B1_UDB05_A1
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__D0_D1_REG, CYREG_B1_UDB05_D0_D1
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__D0_REG, CYREG_B1_UDB05_D0
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__D1_REG, CYREG_B1_UDB05_D1
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__DP_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__F0_F1_REG, CYREG_B1_UDB05_F0_F1
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__F0_REG, CYREG_B1_UDB05_F0
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__F1_REG, CYREG_B1_UDB05_F1
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__PER_DP_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__16BIT_A0_REG, CYREG_B1_UDB06_07_A0
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__16BIT_A1_REG, CYREG_B1_UDB06_07_A1
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__16BIT_D0_REG, CYREG_B1_UDB06_07_D0
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__16BIT_D1_REG, CYREG_B1_UDB06_07_D1
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__16BIT_F0_REG, CYREG_B1_UDB06_07_F0
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__16BIT_F1_REG, CYREG_B1_UDB06_07_F1
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__A0_A1_REG, CYREG_B1_UDB06_A0_A1
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__A0_REG, CYREG_B1_UDB06_A0
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__A1_REG, CYREG_B1_UDB06_A1
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__D0_D1_REG, CYREG_B1_UDB06_D0_D1
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__D0_REG, CYREG_B1_UDB06_D0
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__D1_REG, CYREG_B1_UDB06_D1
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__DP_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__F0_F1_REG, CYREG_B1_UDB06_F0_F1
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__F0_REG, CYREG_B1_UDB06_F0
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__F1_REG, CYREG_B1_UDB06_F1
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u3__16BIT_A0_REG, CYREG_B1_UDB07_08_A0
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u3__16BIT_A1_REG, CYREG_B1_UDB07_08_A1
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u3__16BIT_D0_REG, CYREG_B1_UDB07_08_D0
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u3__16BIT_D1_REG, CYREG_B1_UDB07_08_D1
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u3__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u3__16BIT_F0_REG, CYREG_B1_UDB07_08_F0
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u3__16BIT_F1_REG, CYREG_B1_UDB07_08_F1
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u3__A0_A1_REG, CYREG_B1_UDB07_A0_A1
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u3__A0_REG, CYREG_B1_UDB07_A0
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u3__A1_REG, CYREG_B1_UDB07_A1
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u3__D0_D1_REG, CYREG_B1_UDB07_D0_D1
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u3__D0_REG, CYREG_B1_UDB07_D0
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u3__D1_REG, CYREG_B1_UDB07_D1
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u3__DP_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u3__F0_F1_REG, CYREG_B1_UDB07_F0_F1
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u3__F0_REG, CYREG_B1_UDB07_F0
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u3__F1_REG, CYREG_B1_UDB07_F1
.set TransmitShiftReg_bSR_StsReg__0__MASK, 0x01
.set TransmitShiftReg_bSR_StsReg__0__POS, 0
.set TransmitShiftReg_bSR_StsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set TransmitShiftReg_bSR_StsReg__16BIT_STATUS_REG, CYREG_B0_UDB07_08_ST
.set TransmitShiftReg_bSR_StsReg__3__MASK, 0x08
.set TransmitShiftReg_bSR_StsReg__3__POS, 3
.set TransmitShiftReg_bSR_StsReg__4__MASK, 0x10
.set TransmitShiftReg_bSR_StsReg__4__POS, 4
.set TransmitShiftReg_bSR_StsReg__5__MASK, 0x20
.set TransmitShiftReg_bSR_StsReg__5__POS, 5
.set TransmitShiftReg_bSR_StsReg__6__MASK, 0x40
.set TransmitShiftReg_bSR_StsReg__6__POS, 6
.set TransmitShiftReg_bSR_StsReg__MASK, 0x79
.set TransmitShiftReg_bSR_StsReg__MASK_REG, CYREG_B0_UDB07_MSK
.set TransmitShiftReg_bSR_StsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set TransmitShiftReg_bSR_StsReg__STATUS_REG, CYREG_B0_UDB07_ST
.set TransmitShiftReg_bSR_SyncCtl_CtrlReg__0__MASK, 0x01
.set TransmitShiftReg_bSR_SyncCtl_CtrlReg__0__POS, 0
.set TransmitShiftReg_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set TransmitShiftReg_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB05_06_CTL
.set TransmitShiftReg_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB05_06_CTL
.set TransmitShiftReg_bSR_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB05_06_CTL
.set TransmitShiftReg_bSR_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB05_06_CTL
.set TransmitShiftReg_bSR_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG, CYREG_B1_UDB05_06_MSK
.set TransmitShiftReg_bSR_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB05_06_MSK
.set TransmitShiftReg_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB05_06_MSK
.set TransmitShiftReg_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB05_06_MSK
.set TransmitShiftReg_bSR_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set TransmitShiftReg_bSR_SyncCtl_CtrlReg__CONTROL_REG, CYREG_B1_UDB05_CTL
.set TransmitShiftReg_bSR_SyncCtl_CtrlReg__CONTROL_ST_REG, CYREG_B1_UDB05_ST_CTL
.set TransmitShiftReg_bSR_SyncCtl_CtrlReg__COUNT_REG, CYREG_B1_UDB05_CTL
.set TransmitShiftReg_bSR_SyncCtl_CtrlReg__COUNT_ST_REG, CYREG_B1_UDB05_ST_CTL
.set TransmitShiftReg_bSR_SyncCtl_CtrlReg__MASK, 0x01
.set TransmitShiftReg_bSR_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set TransmitShiftReg_bSR_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set TransmitShiftReg_bSR_SyncCtl_CtrlReg__PERIOD_REG, CYREG_B1_UDB05_MSK

/* isr_Load_TrShReg */
.set isr_Load_TrShReg__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_Load_TrShReg__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_Load_TrShReg__INTC_MASK, 0x40
.set isr_Load_TrShReg__INTC_NUMBER, 6
.set isr_Load_TrShReg__INTC_PRIOR_NUM, 6
.set isr_Load_TrShReg__INTC_PRIOR_REG, CYREG_NVIC_PRI_6
.set isr_Load_TrShReg__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_Load_TrShReg__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* TransmitWordShift */
.set TransmitWordShift__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set TransmitWordShift__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set TransmitWordShift__INTC_MASK, 0x02
.set TransmitWordShift__INTC_NUMBER, 1
.set TransmitWordShift__INTC_PRIOR_NUM, 6
.set TransmitWordShift__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set TransmitWordShift__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set TransmitWordShift__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 72000000
.set BCLK__BUS_CLK__KHZ, 72000
.set BCLK__BUS_CLK__MHZ, 72
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 18
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E161069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 18
.set CYDEV_CHIP_MEMBER_4D, 13
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 19
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 17
.set CYDEV_CHIP_MEMBER_4I, 23
.set CYDEV_CHIP_MEMBER_4J, 14
.set CYDEV_CHIP_MEMBER_4K, 15
.set CYDEV_CHIP_MEMBER_4L, 22
.set CYDEV_CHIP_MEMBER_4M, 21
.set CYDEV_CHIP_MEMBER_4N, 10
.set CYDEV_CHIP_MEMBER_4O, 7
.set CYDEV_CHIP_MEMBER_4P, 20
.set CYDEV_CHIP_MEMBER_4Q, 12
.set CYDEV_CHIP_MEMBER_4R, 8
.set CYDEV_CHIP_MEMBER_4S, 11
.set CYDEV_CHIP_MEMBER_4T, 9
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 16
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 24
.set CYDEV_CHIP_MEMBER_FM3, 28
.set CYDEV_CHIP_MEMBER_FM4, 29
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 25
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 26
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 27
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x100
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00000047
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x1000
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
