// Seed: 2525840152
module module_0 (
    output tri id_0,
    output uwire id_1,
    input tri0 id_2,
    output supply1 id_3,
    output tri0 id_4,
    input tri1 id_5
    , id_13,
    input wand id_6,
    input uwire id_7
    , id_14,
    input supply0 id_8,
    input wand id_9,
    output wire id_10
    , id_15,
    input supply0 id_11
);
  assign id_0 = id_7;
endmodule
module module_1 (
    output wor id_0,
    input supply0 id_1,
    output wire id_2,
    input wand id_3,
    output tri id_4,
    input uwire id_5,
    input supply1 id_6,
    input wand id_7
);
  assign id_2 = id_5 != id_7;
  wire id_9;
  assign id_0 = id_3;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_1,
      id_0,
      id_4,
      id_3,
      id_6,
      id_1,
      id_3,
      id_6,
      id_4,
      id_5
  );
  assign modCall_1.id_7 = 0;
  assign id_4 = id_3;
  wire id_10;
endmodule
