```verilog
module ROM (
    input [7:0] addr,   // 8-bit address input
    output reg [15:0] dout  // 16-bit data output
);

    // Declare a memory array with 256 locations, each 16 bits wide
    reg [15:0] mem [0:255];

    // Initialize the memory with predetermined values
    initial begin
        mem[0] = 16'hA0A0;
        mem[1] = 16'hB1B1;
        mem[2] = 16'hC2C2;
        mem[3] = 16'hD3D3;
        // Additional initialization can be done as required
    end

    // Always block to output the data from the memory based on the address
    always @(*) begin
        dout = mem[addr];
    end

endmodule
```