
synthesis -f "REU_impl1_lattice.synproj"
synthesis:  version Diamond (64-bit) 3.12.0.240.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.
Tue Apr 26 03:05:17 2022


Command Line:  synthesis -f REU_impl1_lattice.synproj -gui -msgset C:/Users/garre/Repos/GW4302/cpld/promote.xml 

    <postMsg mid="35002000" type="Info"    dynamic="0" navigation="0"  />
Synthesis options:
The -a option is MachXO2.
The -s option is 4.
The -t option is TQFP100.
The -d option is LCMXO2-640HC.
Using package TQFP100.
Using performance grade 4.
                                                          

##########################################################

### Lattice Family : MachXO2

### Device  : LCMXO2-640HC

### Package : TQFP100

### Speed   : 4

##########################################################

                                                          

    <postMsg mid="35001781" type="Info"    dynamic="0" navigation="0"  />
Optimization goal = Balanced
Top-level module name = REU.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/Users/garre/Repos/GW4302/cpld (searchpath added)
-p C:/lscc/diamond/3.12/ispfpga/xo2c00/data (searchpath added)
-p C:/Users/garre/Repos/GW4302/cpld/impl1 (searchpath added)
-p C:/Users/garre/Repos/GW4302/cpld (searchpath added)
Verilog design file = C:/Users/garre/Repos/GW4302/cpld/RAM.v
Verilog design file = C:/Users/garre/Repos/GW4302/cpld/Reg.v
Verilog design file = C:/Users/garre/Repos/GW4302/cpld/DMASeq.v
Verilog design file = C:/Users/garre/Repos/GW4302/cpld/Glue.v
Verilog design file = C:/Users/garre/Repos/GW4302/cpld/REU.v
NGD file = REU_impl1.ngd
-sdc option: SDC file input is C:/Users/garre/Repos/GW4302/cpld/REU.ldc.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file c:/users/garre/repos/gw4302/cpld/ram.v. VERI-1482
Analyzing Verilog file c:/users/garre/repos/gw4302/cpld/reg.v. VERI-1482
Analyzing Verilog file c:/users/garre/repos/gw4302/cpld/dmaseq.v. VERI-1482
Analyzing Verilog file c:/users/garre/repos/gw4302/cpld/glue.v. VERI-1482
Analyzing Verilog file c:/users/garre/repos/gw4302/cpld/reu.v. VERI-1482
Analyzing Verilog file C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Top module name (Verilog): REU
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/users/garre/repos/gw4302/cpld/reu.v(1): " arg1="REU" arg2="c:/users/garre/repos/gw4302/cpld/reu.v" arg3="1"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/users/garre/repos/gw4302/cpld/reg.v(1): " arg1="REUReg" arg2="c:/users/garre/repos/gw4302/cpld/reg.v" arg3="1"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/users/garre/repos/gw4302/cpld/ram.v(1): " arg1="RAM" arg2="c:/users/garre/repos/gw4302/cpld/ram.v" arg3="1"  />
    <postMsg mid="35935014" type="Warning" dynamic="2" navigation="2" arg0="c:/users/garre/repos/gw4302/cpld/ram.v(135): " arg1="CKE_114" arg2="c:/users/garre/repos/gw4302/cpld/ram.v" arg3="135"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/users/garre/repos/gw4302/cpld/dmaseq.v(1): " arg1="DMASeq" arg2="c:/users/garre/repos/gw4302/cpld/dmaseq.v" arg3="1"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/users/garre/repos/gw4302/cpld/glue.v(1): " arg1="Glue" arg2="c:/users/garre/repos/gw4302/cpld/glue.v" arg3="1"  />
Last elaborated design is REU()
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'xo2c640.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.39.
Top-level module name = REU.
    <postMsg mid="35935013" type="Warning" dynamic="2" navigation="2" arg0="c:/users/garre/repos/gw4302/cpld/reg.v(198): " arg1="\reureg/REUA[23]_650" arg2="c:/users/garre/repos/gw4302/cpld/reg.v" arg3="198"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="0" arg1="\ram/RA"  />



    <postMsg mid="35935013" type="Warning" dynamic="2" navigation="2" arg0="c:/users/garre/repos/gw4302/cpld/ram.v(180): " arg1="\ram/RA_i12" arg2="c:/users/garre/repos/gw4302/cpld/ram.v" arg3="180"  />
GSR will not be inferred because no asynchronous signal was found in the netlist.
Writing LPF file REU_impl1.lpf.
Results of NGD DRC are available in REU_drc.log.
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/or5g00/data/orc5glib.ngl'...


Running DRC...

DRC complete with no errors or warnings

Design Results:
    611 blocks expanded
completed the first expansion
All blocks are expanded and NGD expansion is successful.
Writing NGD file REU_impl1.ngd.

################### Begin Area Report (REU)######################
Number of register bits => 176 of 877 (20 % )
BB => 32
CCU2D => 33
FD1P3AX => 44
FD1P3IX => 43
FD1P3JX => 17
FD1S3AX => 27
FD1S3IX => 42
FD1S3JX => 3
GSR => 1
IB => 6
INV => 2
L6MUX21 => 5
LUT4 => 301
OB => 31
PFUMX => 21
################### End Area Report ##################

################### Begin BlackBox Report ######################
TSALL => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : C8M_c, loads : 38
  Net : PHI2_c, loads : 4
Clock Enable Nets
Number of Clock Enables: 24
Top 10 highest fanout Clock Enables:
  Net : ram/S_2, loads : 10
  Net : reureg/PHI2_N_543_enable_43, loads : 9
  Net : reureg/PHI2_N_543_enable_51, loads : 8
  Net : ram/RDD_7__N_517, loads : 8
  Net : reureg/PHI2_N_543_enable_79, loads : 8
  Net : reureg/PHI2_N_543_enable_63, loads : 8
  Net : reureg/PHI2_N_543_enable_49, loads : 8
  Net : reureg/PHI2_N_543_enable_66, loads : 8
  Net : reureg/PHI2_N_543_enable_35, loads : 8
  Net : reureg/PHI2_N_543_enable_68, loads : 8
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : PHI2_N_543, loads : 136
  Net : dmaseq/n4280, loads : 49
  Net : A_out_0, loads : 39
  Net : A_out_1, loads : 37
  Net : reureg/n8, loads : 36
  Net : dmaseq/DMA, loads : 31
  Net : dmaseq/RegReset, loads : 30
  Net : A_out_3, loads : 28
  Net : reureg/n4042, loads : 27
  Net : ram/S_0, loads : 26
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 976.000000         |             |             |
-waveform { 0.000000 488.000000 } -name |             |             |
PHI2 [ get_ports { PHI2 } ]             |    1.024 MHz|   46.057 MHz|    13  
                                        |             |             |
create_clock -period 122.000000         |             |             |
-waveform { 0.000000 61.000000 } -name  |             |             |
C8M [ get_ports { C8M } ]               |    8.196 MHz|  104.450 MHz|     3  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 63.617  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 1.797  secs
--------------------------------------------------------------

map -a "MachXO2" -p LCMXO2-640HC -t TQFP100 -s 4 -oc Commercial   "REU_impl1.ngd" -o "REU_impl1_map.ncd" -pr "REU_impl1.prf" -mp "REU_impl1.mrp" -lpf "C:/Users/garre/Repos/GW4302/cpld/impl1/REU_impl1.lpf" -lpf "C:/Users/garre/Repos/GW4302/cpld/REU.lpf"  -c 0           
map:  version Diamond (64-bit) 3.12.0.240.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.
   Process the file: REU_impl1.ngd
   Picdevice="LCMXO2-640HC"

   Pictype="TQFP100"

   Picspeed=4

   Remove unused logic

   Do not produce over sized NCDs.

Part used: LCMXO2-640HCTQFP100, Performance used: 4.

Loading device for application baspr from file 'xo2c640.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.39.

Running general design DRC...

Removing unused logic...

Optimizing...




Design Summary:
   Number of registers:    176 out of   877 (20%)
      PFU registers:          176 out of   640 (28%)
      PIO registers:            0 out of   237 (0%)
   Number of SLICEs:       193 out of   320 (60%)
      SLICEs as Logic/ROM:    193 out of   320 (60%)
      SLICEs as RAM:            0 out of   240 (0%)
      SLICEs as Carry:         33 out of   320 (10%)
   Number of LUT4s:        371 out of   640 (58%)
      Number used as logic LUTs:        305
      Number used as distributed RAM:     0
      Number used as ripple logic:       66
      Number used as shift registers:     0
   Number of PIO sites used: 69 + 4(JTAG) out of 79 (92%)
   Number of block RAMs:  0 out of 2 (0%)
   Number of GSRs:        0 out of 1 (0%)
   EFB used :        No
   JTAG used :       No
   Readback used :   No
   Oscillator used : No
   Startup used :    No
   POR :             On
   Bandgap :         On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 4 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and ripple logic.
   Number of clocks:  2
     Net C8M_c: 28 loads, 26 rising, 2 falling (Driver: PIO C8M )
     Net PHI2_c: 87 loads, 0 rising, 87 falling (Driver: PIO PHI2 )
   Number of Clock Enables:  24
     Net S_2: 1 loads, 1 LSLICEs
     Net C8M_c_enable_11: 5 loads, 5 LSLICEs
     Net dmaseq/PHI2_N_543_enable_72: 1 loads, 1 LSLICEs
     Net SetVerifyErr: 1 loads, 1 LSLICEs
     Net ram/C8M_c_enable_12: 1 loads, 1 LSLICEs
     Net ram/PORDone_N_514: 1 loads, 1 LSLICEs
     Net ram/C8M_c_enable_5: 1 loads, 1 LSLICEs
     Net ram/RDD_7__N_517: 4 loads, 4 LSLICEs
     Net ram/C8M_c_enable_3: 1 loads, 1 LSLICEs
     Net reureg/SetEndOfBlock: 1 loads, 1 LSLICEs
     Net reureg/PHI2_N_543_enable_71: 3 loads, 3 LSLICEs
     Net reureg/PHI2_N_543_enable_10: 3 loads, 3 LSLICEs
     Net reureg/PHI2_N_543_enable_66: 4 loads, 4 LSLICEs
     Net reureg/IntPending_N_450: 1 loads, 1 LSLICEs
     Net reureg/PHI2_N_543_enable_43: 4 loads, 4 LSLICEs
     Net reureg/PHI2_N_543_enable_51: 4 loads, 4 LSLICEs
     Net reureg/PHI2_N_543_enable_79: 5 loads, 5 LSLICEs
     Net reureg/PHI2_N_543_enable_68: 4 loads, 4 LSLICEs
     Net reureg/PHI2_N_543_enable_70: 2 loads, 2 LSLICEs
     Net reureg/PHI2_N_543_enable_25: 2 loads, 2 LSLICEs
     Net reureg/PHI2_N_543_enable_35: 4 loads, 4 LSLICEs
     Net reureg/PHI2_N_543_enable_49: 5 loads, 5 LSLICEs
     Net reureg/PHI2_N_543_enable_69: 2 loads, 2 LSLICEs
     Net reureg/PHI2_N_543_enable_63: 5 loads, 5 LSLICEs
   Number of LSRs:  10
     Net DMA: 1 loads, 1 LSLICEs
     Net n4280: 33 loads, 33 LSLICEs
     Net RegReset: 22 loads, 22 LSLICEs
     Net dmaseq/n3333: 1 loads, 1 LSLICEs
     Net ram/n4056: 10 loads, 10 LSLICEs
     Net ram/n3574: 1 loads, 1 LSLICEs
     Net ram/C8M_c_enable_12: 1 loads, 1 LSLICEs
     Net ram/PORDone: 1 loads, 1 LSLICEs
     Net ram/n1234: 1 loads, 1 LSLICEs
     Net reureg/n1248: 3 loads, 3 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net DMA: 49 loads
     Net A_out_0: 39 loads
     Net A_out_1: 37 loads
     Net n8_adj_644: 37 loads
     Net n4280: 33 loads
     Net A_out_3: 28 loads
     Net reureg/n4042: 27 loads
     Net S_0: 27 loads
     Net reureg/n4019: 23 loads
     Net n4279: 22 loads
 

   Number of warnings:  0
   Number of errors:    0



Total CPU Time: 0 secs  
Total REAL Time: 0 secs  
Peak Memory Usage: 38 MB

Dumping design to file REU_impl1_map.ncd.

ncd2vdb "REU_impl1_map.ncd" ".vdbs/REU_impl1_map.vdb"

Loading device for application ncd2vdb from file 'xo2c640.nph' in environment: C:/lscc/diamond/3.12/ispfpga.

mpartrce -p "REU_impl1.p2t" -f "REU_impl1.p3t" -tf "REU_impl1.pt" "REU_impl1_map.ncd" "REU_impl1.ncd"

---- MParTrce Tool ----
Removing old design directory at request of -rem command line option to this program.
Running par. Please wait . . .

Lattice Place and Route Report for Design "REU_impl1_map.ncd"
Tue Apr 26 03:05:21 2022

PAR: Place And Route Diamond (64-bit) 3.12.0.240.2.
Command Line: par -w -l 5 -i 6 -t 1 -c 0 -e 0 -gui -msgset C:/Users/garre/Repos/GW4302/cpld/promote.xml -exp parUseNBR=1:parCDP=0:parCDR=0:parPathBased=OFF:parASE=1 REU_impl1_map.ncd REU_impl1.dir/5_1.ncd REU_impl1.prf
Preference file: REU_impl1.prf.
Placement level-cost: 5-1.
Routing Iterations: 6

Loading design for application par from file REU_impl1_map.ncd.
Design name: REU
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-640HC
Package:     TQFP100
Performance: 4
Loading device for application par from file 'xo2c640.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.
License checked out.


Ignore Preference Error(s):  True
Device utilization summary:

   PIO (prelim)   69+4(JTAG)/80      91% used
                  69+4(JTAG)/79      92% bonded

   SLICE            193/320          60% used



Number of Signals: 578
Number of Connections: 1739

Pin Constraint Summary:
   69 out of 69 pins locked (100% locked).

The following 2 signals are selected to use the primary clock routing resources:
    C8M_c (driver: C8M, clk load #: 28)
    PHI2_c (driver: PHI2, clk load #: 87)


The following 3 signals are selected to use the secondary clock routing resources:
    n4280 (driver: dmaseq/SLICE_209, clk load #: 0, sr load #: 33, ce load #: 0)
    RegReset (driver: dmaseq/SLICE_209, clk load #: 0, sr load #: 22, ce load #: 0)
    ram/n4056 (driver: SLICE_94, clk load #: 0, sr load #: 10, ce load #: 0)

No signal is selected as Global Set/Reset.
Starting Placer Phase 0.
............
Finished Placer Phase 0.  REAL time: 0 secs 

Starting Placer Phase 1.
....................
Placer score = 107003.
Finished Placer Phase 1.  REAL time: 9 secs 

Starting Placer Phase 2.
.
Placer score =  106897
Finished Placer Phase 2.  REAL time: 9 secs 


------------------ Clock Report ------------------

Global Clock Resources:
  CLK_PIN    : 2 out of 8 (25%)
  DCM        : 0 out of 2 (0%)
  DCC        : 0 out of 8 (0%)

Global Clocks:
  PRIMARY "C8M_c" from comp "C8M" on CLK_PIN site "34 (PB6C)", clk load = 28
  PRIMARY "PHI2_c" from comp "PHI2" on CLK_PIN site "38 (PB10C)", clk load = 87
  SECONDARY "n4280" from F0 on comp "dmaseq/SLICE_209" on site "R5C2D", clk load = 0, ce load = 0, sr load = 33
  SECONDARY "RegReset" from F1 on comp "dmaseq/SLICE_209" on site "R5C2D", clk load = 0, ce load = 0, sr load = 22
  SECONDARY "ram/n4056" from F1 on comp "SLICE_94" on site "R2C9D", clk load = 0, ce load = 0, sr load = 10

  PRIMARY  : 2 out of 8 (25%)
  SECONDARY: 3 out of 8 (37%)

--------------- End of Clock Report ---------------


I/O Usage Summary (final):
   69 + 4(JTAG) out of 80 (91.3%) PIO sites used.
   69 + 4(JTAG) out of 79 (92.4%) bonded PIO sites used.
   Number of PIO comps: 69; differential: 0.
   Number of Vref pins used: 0.

I/O Bank Usage Summary:
+----------+----------------+------------+-----------+
| I/O Bank | Usage          | Bank Vccio | Bank Vref |
+----------+----------------+------------+-----------+
| 0        | 12 / 19 ( 63%) | 3.3V       | -         |
| 1        | 20 / 20 (100%) | 3.3V       | -         |
| 2        | 19 / 20 ( 95%) | 3.3V       | -         |
| 3        | 18 / 20 ( 90%) | 3.3V       | -         |
+----------+----------------+------------+-----------+

Total placer CPU time: 8 secs 

Dumping design to file REU_impl1.dir/5_1.ncd.

0 connections routed; 1739 unrouted.
Starting router resource preassignment

Completed router resource preassignment. Real time: 12 secs 

Start NBR router at 03:05:33 04/26/22

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in TRCE report. You should always run TRCE to verify  
      your design.                                               
*****************************************************************

Start NBR special constraint process at 03:05:33 04/26/22

Start NBR section for initial routing at 03:05:33 04/26/22
Level 4, iteration 1
44(0.10%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 115.879ns/0.000ns; real time: 12 secs 

Info: Initial congestion level at 75% usage is 0
Info: Initial congestion area  at 75% usage is 0 (0.00%)

Start NBR section for normal routing at 03:05:33 04/26/22
Level 4, iteration 1
20(0.04%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 115.879ns/0.000ns; real time: 12 secs 
Level 4, iteration 2
5(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 115.879ns/0.000ns; real time: 12 secs 
Level 4, iteration 3
1(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 115.879ns/0.000ns; real time: 13 secs 
Level 4, iteration 4
1(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 115.879ns/0.000ns; real time: 13 secs 
Level 4, iteration 5
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 115.879ns/0.000ns; real time: 13 secs 

Start NBR section for setup/hold timing optimization with effort level 3 at 03:05:34 04/26/22

Start NBR section for re-routing at 03:05:34 04/26/22
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 115.879ns/0.000ns; real time: 13 secs 

Start NBR section for post-routing at 03:05:34 04/26/22

End NBR router with 0 unrouted connection

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Number of connections with timing violations : 0 (0.00%)
  Estimated worst slack<setup> : 115.879ns
  Timing score<setup> : 0
-----------
Notes: The timing info is calculated for SETUP only and all PAR_ADJs are ignored.



Total CPU time 13 secs 
Total REAL time: 14 secs 
Completely routed.
End of route.  1739 routed (100.00%); 0 unrouted.

Hold time timing score: 0, hold timing errors: 0

Timing score: 0 

Dumping design to file REU_impl1.dir/5_1.ncd.


PAR_SUMMARY::Run status = Completed
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack<setup/<ns>> = 115.879
PAR_SUMMARY::Timing score<setup/<ns>> = 0.000
PAR_SUMMARY::Worst  slack<hold /<ns>> = 0.304
PAR_SUMMARY::Timing score<hold /<ns>> = 0.000
PAR_SUMMARY::Number of errors = 0

Total CPU  time to completion: 13 secs 
Total REAL time to completion: 14 secs 

par done!

Note: user must run 'Trace' for timing closure signoff.

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.
Exiting par with exit code 0
Exiting mpartrce with exit code 0

tmcheck -par "REU_impl1.par" 

bitgen -f "REU_impl1.t2b" -w "REU_impl1.ncd"  -jedec "REU_impl1.prf"


BITGEN: Bitstream Generator Diamond (64-bit) 3.12.0.240.2
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.


Loading design for application Bitgen from file REU_impl1.ncd.
Design name: REU
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-640HC
Package:     TQFP100
Performance: 4
Loading device for application Bitgen from file 'xo2c640.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.

Running DRC.
DRC detected 0 errors and 0 warnings.
Reading Preference File from REU_impl1.prf.

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                         RamCfg  |                        Reset**  |
+---------------------------------+---------------------------------+
|                     MCCLK_FREQ  |                         2.08**  |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                          OFF**  |
+---------------------------------+---------------------------------+
|                          INBUF  |                           ON**  |
+---------------------------------+---------------------------------+
|                      JTAG_PORT  |                       ENABLE**  |
+---------------------------------+---------------------------------+
|                       SDM_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                 SLAVE_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                MASTER_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                       I2C_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|        MUX_CONFIGURATION_PORTS  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  CONFIGURATION  |                          CFG**  |
+---------------------------------+---------------------------------+
|                COMPRESS_CONFIG  |                           ON**  |
+---------------------------------+---------------------------------+
|                        MY_ASSP  |                          OFF**  |
+---------------------------------+---------------------------------+
|               ONE_TIME_PROGRAM  |                          OFF**  |
+---------------------------------+---------------------------------+
|                 ENABLE_TRANSFR  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  SHAREDEBRINIT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|            BACKGROUND_RECONFIG  |                          OFF**  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
 
Bitstream Status: Final           Version 1.95.
 
Saving bit stream in "REU_impl1.jed".
 
===========
UFM Summary.
===========
UFM Size:        191 Pages (128*191 Bits).
UFM Utilization: General Purpose Flash Memory.
 
Available General Purpose Flash Memory:  191 Pages (Page 0 to Page 190).
Initialized UFM Pages:                     0 Page.
 
Total CPU Time: 2 secs 
Total REAL Time: 3 secs 
Peak Memory Usage: 246 MB
