<head>
<link rel="stylesheet" href="../../style.css" type="text/css">
</head>
<a href="javascript:history.go(-1)" onMouseOver="self.status=document.referrer;return true">Go Back</a>
<p align='right'><a href='uart.tar.gz'>Source code</a></p>
<body>
<div class="main">
 <div class="mid" id="dm">
  <div class="content" id="dmc">
   <h2>
    Details
   </h2>
   <p>
    Name: uart
    <br/>
    Created: Sep 25, 2001
    <br/>
    Updated: Apr 14, 2010
    <br/>
    SVN Updated: May  5, 2009
    
    
    
    
    
    
   </p>
   <h2>
    Other project properties
   </h2>
   <p>
    Category:
    
     Communication controller
    
    <br/>
    Language:
    
    
    <br/>
    Development status:
    
     Stable
    
    <br/>
    Additional info:
    <br/>
    WishBone Compliant: No
    <br/>
    License:
   </p>
   <div id="d_Specifications">
    <h2>
     
     
     Specifications
    </h2>
    <p id="p_Specifications">
     - as small as possible to fit in a Xilinx CPLD
     <br/>
     - fixed 9600 baudrate for this version
     <br/>
     - 1 start bit, 8 data bits, 1 stop bit data stream format
     <br/>
     - both interrupt-based and polling user interface
    </p>
   </div>
   <div id="d_Description">
    <h2>
     
     
     Description
    </h2>
    <p id="p_Description">
     Serial UART open source core. The design is engineered for use as a stand alone chip or for use with other of our cores. The reason for developing the Serial UART core is the fact, that asynchronous serial communication is very common that almost every machine understands it.Also, for OCRP-1, we needed a way of communication with a host computer, to make it available over the net.
    </p>
   </div>
   <div id="d_Synthesis">
    <h2>
     
     
     Synthesis
    </h2>
    <p id="p_Synthesis">
     Synthesized with Xilinx Foundation 2.1i (Synopsys Express FPGA compiler, Xilinx P&amp;R tools) for:
     <br/>
     - Xilinx Virtex FPGA family takes 14% of XCV50 slices (110 out of 768)
     <br/>
     - Xilinx 9500 CPLD family takes 43% of XC95288 macrocells(125 out of 288)
     <br/>
    </p>
   </div>
   <div id="d_Status">
    <h2>
     
     
     Status
    </h2>
    <p id="p_Status">
     - design is available in VHDL from OpenCores CVS (see Download section)
     <br/>
     - documentation will be available in short time
     <br/>
     - a new module, UART16550 family compatible could be developed if enough interest
    </p>
   </div>
  </div>
  <div style="clear:both;margin-left:200px;">
  </div>
 </div>
</div>
</body>
<p id='foot'>Database updated on 12 June 2015</p>
