#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sat May 24 20:11:47 2025
# Process ID: 14172
# Current directory: C:/Users/YanJiasheng/Desktop/Timer
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3092 C:\Users\YanJiasheng\Desktop\Timer\Timer_G2.xpr
# Log file: C:/Users/YanJiasheng/Desktop/Timer/vivado.log
# Journal file: C:/Users/YanJiasheng/Desktop/Timer\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/YanJiasheng/Desktop/Timer/Timer_G2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2017.4/data/ip'.
update_compile_order -fileset sources_1
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcsg324-1
INFO: [Netlist 29-17] Analyzing 23 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/YanJiasheng/Desktop/Timer/Timer_G2.srcs/constrs_1/new/Timer.xdc]
WARNING: [Vivado 12-584] No ports matched 'timeout'. [C:/Users/YanJiasheng/Desktop/Timer/Timer_G2.srcs/constrs_1/new/Timer.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/YanJiasheng/Desktop/Timer/Timer_G2.srcs/constrs_1/new/Timer.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'timeout'. [C:/Users/YanJiasheng/Desktop/Timer/Timer_G2.srcs/constrs_1/new/Timer.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/YanJiasheng/Desktop/Timer/Timer_G2.srcs/constrs_1/new/Timer.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'finir'. [C:/Users/YanJiasheng/Desktop/Timer/Timer_G2.srcs/constrs_1/new/Timer.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/YanJiasheng/Desktop/Timer/Timer_G2.srcs/constrs_1/new/Timer.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'finir'. [C:/Users/YanJiasheng/Desktop/Timer/Timer_G2.srcs/constrs_1/new/Timer.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/YanJiasheng/Desktop/Timer/Timer_G2.srcs/constrs_1/new/Timer.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/YanJiasheng/Desktop/Timer/Timer_G2.srcs/constrs_1/new/Timer.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1271.512 ; gain = 443.836
set_property top tb_water_reminder [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/YanJiasheng/Desktop/Timer/Timer_G2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_water_reminder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/YanJiasheng/Desktop/Timer/Timer_G2.sim/sim_1/behav/xsim'
"xvlog --relax -prj tb_water_reminder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/YanJiasheng/Desktop/Timer/Timer_G2.srcs/sources_1/new/task_water.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module task_water
INFO: [VRFC 10-311] analyzing module water_reminder
INFO: [VRFC 10-311] analyzing module Alarm_Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/YanJiasheng/Desktop/Timer/Timer_G2.srcs/sim_1/new/tb_water_reminder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_water_reminder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/YanJiasheng/Desktop/Timer/Timer_G2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/YanJiasheng/Desktop/Timer/Timer_G2.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 325059b1f3064abf8c1b76a153408ff2 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_water_reminder_behav xil_defaultlib.tb_water_reminder xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2063] Module <Water_Reminder> not found while processing module instance <uut> [C:/Users/YanJiasheng/Desktop/Timer/Timer_G2.srcs/sim_1/new/tb_water_reminder.v:14]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/YanJiasheng/Desktop/Timer/Timer_G2.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/YanJiasheng/Desktop/Timer/Timer_G2.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files C:/Users/YanJiasheng/Desktop/Timer/Timer_G2.srcs/sim_1/new/button.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/Users/YanJiasheng/Desktop/Timer/Timer_G2.srcs/sim_1/new/button.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
set_property package_pin "" [get_ports [list  ok_long]]
place_ports ok R15
place_ports ok_long R1
place_ports remind F6
set_property package_pin "" [get_ports [list  silent_mode]]
place_ports ok_long N4
place_ports silent_mode R1
place_ports up U4
place_ports right R11
place_ports left V1
place_ports down R17
save_constraints
exit
INFO: [Common 17-206] Exiting Vivado at Sat May 24 22:27:32 2025...
