============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.10-p007_1
  Generated on:           Nov 19 2019  10:54:19 pm
  Module:                 FME_INTER_4
  Technology libraries:   CORE65LPSVT 
                          CLOCK65LPSVT 
                          physical_cells 
  Operating conditions:   _nominal_ 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

           Pin                       Type          Fanout  Load Slew Delay Arrival   
                                                           (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------------------
(clock clock_name)              launch                                           0 R 
U_crtl
  estado_atual_reg[0]/CP                                           0             0 R 
  estado_atual_reg[0]/Q         HS65_LS_DFPRQX9         4  15.3   71  +142     142 R 
  g201/B                                                                +0     142   
  g201/Z                        HS65_LS_AND2X35        13  94.3   84  +115     257 R 
U_crtl/inp_source 
g1718/A                                                                 +0     257   
g1718/Z                         HS65_LS_BFX284          8 202.6   29   +77     334 R 
g1717/A                                                                 +0     334   
g1717/Z                         HS65_LS_IVX44           7  48.7   30   +35     369 F 
g1509/B                                                                 +0     369   
g1509/Z                         HS65_LS_NAND2X14        1  10.0   34   +29     398 R 
g1313/B                                                                 +0     399   
g1313/Z                         HS65_LS_NAND2X21        4  38.4   66   +60     458 F 
U_inter/linha[4][2] 
  addinc_PUs[4].U_F8_U_3_U_S0_add_18_16/A[2] 
    g372/A                                                              +0     458   
    g372/Z                      HS65_LS_IVX35           1   9.7   24   +33     491 R 
    g322/A                                                              +0     491   
    g322/Z                      HS65_LS_PAO2X27         1  17.5   33   +74     565 R 
    g317/B                                                              +0     565   
    g317/Z                      HS65_LS_NAND2X43        4  35.9   38   +40     606 F 
    g395/A                                                              +0     606   
    g395/Z                      HS65_LS_XNOR2X18        2  17.5   38  +111     717 F 
  addinc_PUs[4].U_F8_U_3_U_S0_add_18_16/Z[4] 
  csa_tree_PUs_4__U_F8_U_S22_add_18_16_groupi/in_1[4] 
    g169/B0                                                             +0     717   
    g169/S0                     HS65_LS_HA1X27          3  18.5   29  +111     828 F 
    g401/B                                                              +0     828   
    g401/Z                      HS65_LS_AND2X35         2  22.4   22   +53     881 F 
    g366/A                                                              +0     881   
    g366/Z                      HS65_LS_PAOI2X17        2  13.4   65   +51     932 R 
    g407/A                                                              +0     932   
    g407/Z                      HS65_LS_CB4I1X18        1   7.8   30  +106    1038 R 
    g332/B                                                              +0    1038   
    g332/Z                      HS65_LS_XNOR2X18        1   9.3   29   +76    1114 F 
  csa_tree_PUs_4__U_F8_U_S22_add_18_16_groupi/out_0[7] 
  csa_tree_PUs_4__U_F8_U_s23_add_18_10_groupi/in_0[7] 
    g1121/CI                                                            +0    1114   
    g1121/S0                    HS65_LS_FA1X18          1  11.6   37  +166    1280 R 
    g1112/A0                                                            +0    1280   
    g1112/S0                    HS65_LS_FA1X18          2   8.6   35  +149    1429 F 
    g454/B                                                              +0    1429   
    g454/Z                      HS65_LS_OR2X18          2  18.6   36   +85    1514 F 
    g448/A                                                              +0    1514   
    g448/Z                      HS65_LS_IVX18           2   9.7   27   +31    1545 R 
    g426/B                                                              +0    1545   
    g426/Z                      HS65_LS_OAI12X12        1   9.0   44   +35    1580 F 
    g416/A                                                              +0    1580   
    g416/Z                      HS65_LS_NOR2X19         1  17.5   55   +56    1636 R 
    g403/B                                                              +0    1636   
    g403/Z                      HS65_LS_NAND2X43        6  42.4   46   +53    1689 F 
    g396/B                                                              +0    1689   
    g396/Z                      HS65_LS_NAND2X14        1   7.3   26   +32    1721 R 
    g477/B                                                              +0    1721   
    g477/Z                      HS65_LS_NAND2AX14       2   7.8   30   +31    1752 F 
    g381/D0                                                             +0    1752   
    g381/Z                      HS65_LS_MUX21I1X6       2   9.7   83   +65    1817 R 
  csa_tree_PUs_4__U_F8_U_s23_add_18_10_groupi/out_0[10] 
U_inter/out_interpolation[14][4] 
clipping[14].U_clip_gte_592_34/A[4] 
  g119/B                                                                +0    1817   
  g119/Z                        HS65_LS_NAND2X14        1   8.6   41   +54    1871 F 
  g116/D                                                                +0    1871   
  g116/Z                        HS65_LS_NOR4ABX13       1   7.3   51   +44    1915 R 
  g115/C                                                                +0    1915   
  g115/Z                        HS65_LS_NAND3X13        1  10.0   54   +57    1972 F 
  g114/B                                                                +0    1972   
  g114/Z                        HS65_LS_NAND2X21        1  12.6   30   +36    2008 R 
clipping[14].U_clip_gte_592_34/Z 
g712/A                                                                  +0    2008   
g712/Z                          HS65_LS_IVX35           8  31.3   26   +32    2040 F 
g641/B                                                                  +0    2040   
g641/Z                          HS65_LS_NAND2AX7        1   3.7   29   +26    2066 R 
reg_out_clip_reg[14][4]/D  <<<  HS65_LS_DFPRQX9                         +0    2066   
reg_out_clip_reg[14][4]/CP      setup                              0  +103    2169 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clock_name)              capture                                       2270 R 
                                adjustments                           -100    2170   
-------------------------------------------------------------------------------------
Exception    : 'path_adjusts/folga' path adjust    -100ps
Timing slack :       1ps 
Start-point  : U_crtl/estado_atual_reg[0]/CP
End-point    : reg_out_clip_reg[14][4]/D
