# Reading pref.tcl
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 win64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do mux2_1_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2023.3 Lib Mapping Utility 2023.07 Jul 17 2023
# vmap work rtl_work 
# Copying c:/intelfpga_lite/23.1std/questa_fse/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab1/2_MUX/RTL {C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab1/2_MUX/RTL/mux2_1.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 16:16:14 on Aug 16,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab1/2_MUX/RTL" C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab1/2_MUX/RTL/mux2_1.v 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 16:16:14 on Aug 16,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab1/2_MUX/Quartus_prj/../Sim {C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab1/2_MUX/Quartus_prj/../Sim/tb_mux2_1.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 16:16:14 on Aug 16,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab1/2_MUX/Quartus_prj/../Sim" C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab1/2_MUX/Quartus_prj/../Sim/tb_mux2_1.v 
# -- Compiling module tb_mux2_1
# 
# Top level modules:
# 	tb_mux2_1
# End time: 16:16:14 on Aug 16,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  tb_mux2_1
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" tb_mux2_1 
# Start time: 16:16:14 on Aug 16,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.tb_mux2_1(fast)
# Loading work.mux2_1(fast)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1 us
# @time    0ns:in1=0 in2=0 sel=0 out=0
# @time   10ns:in1=0 in2=1 sel=1 out=0
# @time   20ns:in1=1 in2=1 sel=1 out=1
# @time   30ns:in1=1 in2=0 sel=1 out=1
# @time   60ns:in1=0 in2=1 sel=0 out=1
# @time   70ns:in1=1 in2=1 sel=0 out=1
# @time   80ns:in1=1 in2=0 sel=0 out=0
# @time   90ns:in1=0 in2=1 sel=0 out=1
# @time  100ns:in1=1 in2=1 sel=1 out=1
# @time  110ns:in1=1 in2=0 sel=0 out=0
# @time  120ns:in1=0 in2=0 sel=1 out=0
# @time  130ns:in1=0 in2=1 sel=1 out=0
# @time  140ns:in1=1 in2=1 sel=1 out=1
# @time  150ns:in1=0 in2=0 sel=1 out=0
# @time  160ns:in1=1 in2=1 sel=0 out=1
# @time  170ns:in1=0 in2=0 sel=0 out=0
# @time  180ns:in1=0 in2=1 sel=0 out=1
# @time  190ns:in1=0 in2=1 sel=1 out=0
# @time  200ns:in1=0 in2=0 sel=0 out=0
# @time  210ns:in1=0 in2=0 sel=1 out=0
# @time  220ns:in1=1 in2=1 sel=1 out=1
# @time  230ns:in1=1 in2=0 sel=0 out=0
# @time  240ns:in1=1 in2=1 sel=1 out=1
# @time  250ns:in1=0 in2=0 sel=1 out=0
# @time  260ns:in1=1 in2=0 sel=1 out=1
# @time  280ns:in1=1 in2=1 sel=0 out=1
# @time  300ns:in1=0 in2=0 sel=0 out=0
# @time  310ns:in1=1 in2=1 sel=0 out=1
# @time  320ns:in1=0 in2=1 sel=1 out=0
# @time  330ns:in1=1 in2=1 sel=1 out=1
# @time  340ns:in1=0 in2=1 sel=1 out=0
# @time  350ns:in1=1 in2=0 sel=0 out=0
# @time  360ns:in1=0 in2=0 sel=0 out=0
# @time  370ns:in1=0 in2=0 sel=1 out=0
# @time  380ns:in1=1 in2=1 sel=1 out=1
# @time  390ns:in1=1 in2=0 sel=1 out=1
# @time  400ns:in1=1 in2=0 sel=0 out=0
# @time  410ns:in1=1 in2=1 sel=0 out=1
# @time  420ns:in1=1 in2=1 sel=1 out=1
# @time  430ns:in1=1 in2=0 sel=0 out=0
# @time  440ns:in1=0 in2=1 sel=0 out=1
# @time  450ns:in1=0 in2=0 sel=1 out=0
# @time  460ns:in1=1 in2=0 sel=0 out=0
# @time  480ns:in1=0 in2=1 sel=0 out=1
# @time  500ns:in1=1 in2=1 sel=1 out=1
# @time  510ns:in1=1 in2=1 sel=0 out=1
# @time  520ns:in1=0 in2=0 sel=1 out=0
# @time  540ns:in1=1 in2=0 sel=0 out=0
# @time  550ns:in1=0 in2=1 sel=1 out=0
# @time  560ns:in1=0 in2=0 sel=0 out=0
# @time  570ns:in1=1 in2=1 sel=0 out=1
# @time  580ns:in1=0 in2=0 sel=1 out=0
# @time  600ns:in1=0 in2=0 sel=0 out=0
# @time  610ns:in1=1 in2=0 sel=1 out=1
# @time  620ns:in1=1 in2=0 sel=0 out=0
# @time  630ns:in1=0 in2=0 sel=1 out=0
# @time  640ns:in1=0 in2=0 sel=0 out=0
# @time  650ns:in1=0 in2=1 sel=1 out=0
# @time  660ns:in1=1 in2=0 sel=1 out=1
# @time  670ns:in1=1 in2=1 sel=0 out=1
# @time  680ns:in1=0 in2=1 sel=1 out=0
# @time  690ns:in1=1 in2=1 sel=1 out=1
# @time  700ns:in1=0 in2=1 sel=1 out=0
# @time  710ns:in1=0 in2=0 sel=0 out=0
# @time  720ns:in1=0 in2=1 sel=1 out=0
# @time  730ns:in1=0 in2=0 sel=1 out=0
# @time  770ns:in1=1 in2=1 sel=0 out=1
# @time  780ns:in1=0 in2=0 sel=1 out=0
# @time  800ns:in1=0 in2=0 sel=0 out=0
# @time  810ns:in1=0 in2=1 sel=0 out=1
# @time  820ns:in1=0 in2=0 sel=1 out=0
# @time  830ns:in1=1 in2=0 sel=1 out=1
# @time  840ns:in1=1 in2=1 sel=1 out=1
# @time  850ns:in1=0 in2=1 sel=1 out=0
# @time  860ns:in1=1 in2=0 sel=0 out=0
# @time  880ns:in1=1 in2=1 sel=0 out=1
# @time  890ns:in1=0 in2=1 sel=0 out=1
# @time  910ns:in1=1 in2=1 sel=0 out=1
# @time  920ns:in1=1 in2=0 sel=1 out=1
# @time  930ns:in1=0 in2=0 sel=1 out=0
# @time  940ns:in1=0 in2=0 sel=0 out=0
# @time  950ns:in1=1 in2=1 sel=1 out=1
# @time  960ns:in1=1 in2=1 sel=0 out=1
# @time  970ns:in1=1 in2=1 sel=1 out=1
# @time  980ns:in1=0 in2=0 sel=0 out=0
# End time: 16:17:10 on Aug 16,2024, Elapsed time: 0:00:56
# Errors: 0, Warnings: 1
