Source Block: hdl/library/jesd204/jesd204_rx/jesd204_rx_ctrl.v@78:88@HdlIdDef

localparam STATE_RESET = 0;
localparam STATE_WAIT_FOR_PHY = 1;
localparam STATE_CGS = 2;
localparam STATE_DEGLITCH = 3;
localparam STATE_SYNCHRONIZED = 4;

reg [2:0] state = STATE_RESET;
reg [2:0] next_state = STATE_RESET;

reg [NUM_LANES-1:0] cgs_rst = {NUM_LANES{1'b1}};

Diff Content:
- 83 localparam STATE_SYNCHRONIZED = 4;
+ 83 localparam STATE_SYNCHRONIZED = 3;

Clone Blocks:
Clone Blocks 1:
hdl/library/jesd204/jesd204_rx/jesd204_rx_ctrl.v@77:87
localparam STATUS_STATE_SYNCHRONIZED = 2'h3;

localparam STATE_RESET = 0;
localparam STATE_WAIT_FOR_PHY = 1;
localparam STATE_CGS = 2;
localparam STATE_DEGLITCH = 3;
localparam STATE_SYNCHRONIZED = 4;

reg [2:0] state = STATE_RESET;
reg [2:0] next_state = STATE_RESET;


Clone Blocks 2:
hdl/library/jesd204/jesd204_rx/jesd204_rx_ctrl.v@76:86
localparam STATUS_STATE_CGS = 2'h2;
localparam STATUS_STATE_SYNCHRONIZED = 2'h3;

localparam STATE_RESET = 0;
localparam STATE_WAIT_FOR_PHY = 1;
localparam STATE_CGS = 2;
localparam STATE_DEGLITCH = 3;
localparam STATE_SYNCHRONIZED = 4;

reg [2:0] state = STATE_RESET;
reg [2:0] next_state = STATE_RESET;

