<stg><name>InvMixColumns</name>


<trans_list>

<trans id="358" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="359" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="360" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="361" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="362" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="363" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="364" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="365" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="366" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="367" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="368" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="369" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="370" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="371" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="372" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="373" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="374" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:0 %state_addr = getelementptr i8 %state, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="state_addr"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="8" op_0_bw="4">
<![CDATA[
.split.0:1 %state_load = load i4 %state_addr

]]></Node>
<StgValue><ssdm name="state_load"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:5 %state_addr_68 = getelementptr i8 %state, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="state_addr_68"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="8" op_0_bw="4">
<![CDATA[
.split.0:6 %state_load_68 = load i4 %state_addr_68

]]></Node>
<StgValue><ssdm name="state_load_68"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="23" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="8" op_0_bw="4">
<![CDATA[
.split.0:1 %state_load = load i4 %state_addr

]]></Node>
<StgValue><ssdm name="state_load"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="64" op_0_bw="8">
<![CDATA[
.split.0:2 %zext_ln104 = zext i8 %state_load

]]></Node>
<StgValue><ssdm name="zext_ln104"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:3 %mul14_addr = getelementptr i8 %mul14, i64 0, i64 %zext_ln104

]]></Node>
<StgValue><ssdm name="mul14_addr"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="8" op_0_bw="8">
<![CDATA[
.split.0:4 %mul14_load = load i8 %mul14_addr

]]></Node>
<StgValue><ssdm name="mul14_load"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="8" op_0_bw="4">
<![CDATA[
.split.0:6 %state_load_68 = load i4 %state_addr_68

]]></Node>
<StgValue><ssdm name="state_load_68"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="8">
<![CDATA[
.split.0:7 %zext_ln104_1 = zext i8 %state_load_68

]]></Node>
<StgValue><ssdm name="zext_ln104_1"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:8 %mul11_addr = getelementptr i8 %mul11, i64 0, i64 %zext_ln104_1

]]></Node>
<StgValue><ssdm name="mul11_addr"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="8" op_0_bw="8">
<![CDATA[
.split.0:9 %mul11_load = load i8 %mul11_addr

]]></Node>
<StgValue><ssdm name="mul11_load"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:10 %state_addr_69 = getelementptr i8 %state, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="state_addr_69"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="8" op_0_bw="4">
<![CDATA[
.split.0:11 %state_load_69 = load i4 %state_addr_69

]]></Node>
<StgValue><ssdm name="state_load_69"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:15 %state_addr_70 = getelementptr i8 %state, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="state_addr_70"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="4">
<![CDATA[
.split.0:16 %state_load_70 = load i4 %state_addr_70

]]></Node>
<StgValue><ssdm name="state_load_70"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:23 %mul09_addr_1 = getelementptr i8 %mul09, i64 0, i64 %zext_ln104

]]></Node>
<StgValue><ssdm name="mul09_addr_1"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="8">
<![CDATA[
.split.0:24 %mul09_load_1 = load i8 %mul09_addr_1

]]></Node>
<StgValue><ssdm name="mul09_load_1"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:34 %mul13_addr_2 = getelementptr i8 %mul13, i64 0, i64 %zext_ln104

]]></Node>
<StgValue><ssdm name="mul13_addr_2"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="8">
<![CDATA[
.split.0:35 %mul13_load_2 = load i8 %mul13_addr_2

]]></Node>
<StgValue><ssdm name="mul13_load_2"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="39" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="8" op_0_bw="8">
<![CDATA[
.split.0:4 %mul14_load = load i8 %mul14_addr

]]></Node>
<StgValue><ssdm name="mul14_load"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="8" op_0_bw="8">
<![CDATA[
.split.0:9 %mul11_load = load i8 %mul11_addr

]]></Node>
<StgValue><ssdm name="mul11_load"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="8" op_0_bw="4">
<![CDATA[
.split.0:11 %state_load_69 = load i4 %state_addr_69

]]></Node>
<StgValue><ssdm name="state_load_69"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="8">
<![CDATA[
.split.0:12 %zext_ln104_2 = zext i8 %state_load_69

]]></Node>
<StgValue><ssdm name="zext_ln104_2"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:13 %mul13_addr = getelementptr i8 %mul13, i64 0, i64 %zext_ln104_2

]]></Node>
<StgValue><ssdm name="mul13_addr"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="8">
<![CDATA[
.split.0:14 %mul13_load = load i8 %mul13_addr

]]></Node>
<StgValue><ssdm name="mul13_load"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="4">
<![CDATA[
.split.0:16 %state_load_70 = load i4 %state_addr_70

]]></Node>
<StgValue><ssdm name="state_load_70"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="8">
<![CDATA[
.split.0:17 %zext_ln105 = zext i8 %state_load_70

]]></Node>
<StgValue><ssdm name="zext_ln105"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:18 %mul09_addr = getelementptr i8 %mul09, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="mul09_addr"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="8">
<![CDATA[
.split.0:19 %mul09_load = load i8 %mul09_addr

]]></Node>
<StgValue><ssdm name="mul09_load"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="8">
<![CDATA[
.split.0:24 %mul09_load_1 = load i8 %mul09_addr_1

]]></Node>
<StgValue><ssdm name="mul09_load_1"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:25 %mul14_addr_1 = getelementptr i8 %mul14, i64 0, i64 %zext_ln104_1

]]></Node>
<StgValue><ssdm name="mul14_addr_1"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="8">
<![CDATA[
.split.0:26 %mul14_load_1 = load i8 %mul14_addr_1

]]></Node>
<StgValue><ssdm name="mul14_load_1"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:27 %mul11_addr_1 = getelementptr i8 %mul11, i64 0, i64 %zext_ln104_2

]]></Node>
<StgValue><ssdm name="mul11_addr_1"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="8">
<![CDATA[
.split.0:28 %mul11_load_1 = load i8 %mul11_addr_1

]]></Node>
<StgValue><ssdm name="mul11_load_1"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="8">
<![CDATA[
.split.0:35 %mul13_load_2 = load i8 %mul13_addr_2

]]></Node>
<StgValue><ssdm name="mul13_load_2"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:56 %state_addr_71 = getelementptr i8 %state, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="state_addr_71"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="4">
<![CDATA[
.split.0:57 %state_load_71 = load i4 %state_addr_71

]]></Node>
<StgValue><ssdm name="state_load_71"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:61 %state_addr_72 = getelementptr i8 %state, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="state_addr_72"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="4">
<![CDATA[
.split.0:62 %state_load_72 = load i4 %state_addr_72

]]></Node>
<StgValue><ssdm name="state_load_72"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="59" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="8">
<![CDATA[
.split.0:14 %mul13_load = load i8 %mul13_addr

]]></Node>
<StgValue><ssdm name="mul13_load"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="8">
<![CDATA[
.split.0:19 %mul09_load = load i8 %mul09_addr

]]></Node>
<StgValue><ssdm name="mul09_load"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:20 %xor_ln105_1 = xor i8 %mul11_load, i8 %mul14_load

]]></Node>
<StgValue><ssdm name="xor_ln105_1"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:21 %xor_ln105_2 = xor i8 %mul13_load, i8 %mul09_load

]]></Node>
<StgValue><ssdm name="xor_ln105_2"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:22 %xor_ln105 = xor i8 %xor_ln105_2, i8 %xor_ln105_1

]]></Node>
<StgValue><ssdm name="xor_ln105"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="8">
<![CDATA[
.split.0:26 %mul14_load_1 = load i8 %mul14_addr_1

]]></Node>
<StgValue><ssdm name="mul14_load_1"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="8">
<![CDATA[
.split.0:28 %mul11_load_1 = load i8 %mul11_addr_1

]]></Node>
<StgValue><ssdm name="mul11_load_1"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:29 %mul13_addr_1 = getelementptr i8 %mul13, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="mul13_addr_1"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="8">
<![CDATA[
.split.0:30 %mul13_load_1 = load i8 %mul13_addr_1

]]></Node>
<StgValue><ssdm name="mul13_load_1"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:36 %mul09_addr_2 = getelementptr i8 %mul09, i64 0, i64 %zext_ln104_1

]]></Node>
<StgValue><ssdm name="mul09_addr_2"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="8">
<![CDATA[
.split.0:37 %mul09_load_2 = load i8 %mul09_addr_2

]]></Node>
<StgValue><ssdm name="mul09_load_2"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:38 %mul14_addr_2 = getelementptr i8 %mul14, i64 0, i64 %zext_ln104_2

]]></Node>
<StgValue><ssdm name="mul14_addr_2"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="8">
<![CDATA[
.split.0:39 %mul14_load_2 = load i8 %mul14_addr_2

]]></Node>
<StgValue><ssdm name="mul14_load_2"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:40 %mul11_addr_2 = getelementptr i8 %mul11, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="mul11_addr_2"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="8">
<![CDATA[
.split.0:41 %mul11_load_2 = load i8 %mul11_addr_2

]]></Node>
<StgValue><ssdm name="mul11_load_2"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="4">
<![CDATA[
.split.0:57 %state_load_71 = load i4 %state_addr_71

]]></Node>
<StgValue><ssdm name="state_load_71"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="4">
<![CDATA[
.split.0:62 %state_load_72 = load i4 %state_addr_72

]]></Node>
<StgValue><ssdm name="state_load_72"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:66 %state_addr_73 = getelementptr i8 %state, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="state_addr_73"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="4">
<![CDATA[
.split.0:67 %state_load_73 = load i4 %state_addr_73

]]></Node>
<StgValue><ssdm name="state_load_73"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:71 %state_addr_74 = getelementptr i8 %state, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="state_addr_74"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="4">
<![CDATA[
.split.0:72 %state_load_74 = load i4 %state_addr_74

]]></Node>
<StgValue><ssdm name="state_load_74"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="80" st_id="5" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="8">
<![CDATA[
.split.0:30 %mul13_load_1 = load i8 %mul13_addr_1

]]></Node>
<StgValue><ssdm name="mul13_load_1"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:31 %xor_ln107_1 = xor i8 %mul14_load_1, i8 %mul09_load_1

]]></Node>
<StgValue><ssdm name="xor_ln107_1"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:32 %xor_ln107_2 = xor i8 %mul11_load_1, i8 %mul13_load_1

]]></Node>
<StgValue><ssdm name="xor_ln107_2"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:33 %xor_ln107 = xor i8 %xor_ln107_2, i8 %xor_ln107_1

]]></Node>
<StgValue><ssdm name="xor_ln107"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="8">
<![CDATA[
.split.0:37 %mul09_load_2 = load i8 %mul09_addr_2

]]></Node>
<StgValue><ssdm name="mul09_load_2"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="8">
<![CDATA[
.split.0:39 %mul14_load_2 = load i8 %mul14_addr_2

]]></Node>
<StgValue><ssdm name="mul14_load_2"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="8">
<![CDATA[
.split.0:41 %mul11_load_2 = load i8 %mul11_addr_2

]]></Node>
<StgValue><ssdm name="mul11_load_2"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:42 %xor_ln109_1 = xor i8 %mul09_load_2, i8 %mul13_load_2

]]></Node>
<StgValue><ssdm name="xor_ln109_1"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:43 %xor_ln109_2 = xor i8 %mul14_load_2, i8 %mul11_load_2

]]></Node>
<StgValue><ssdm name="xor_ln109_2"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:44 %xor_ln109 = xor i8 %xor_ln109_2, i8 %xor_ln109_1

]]></Node>
<StgValue><ssdm name="xor_ln109"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:45 %mul11_addr_3 = getelementptr i8 %mul11, i64 0, i64 %zext_ln104

]]></Node>
<StgValue><ssdm name="mul11_addr_3"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="8">
<![CDATA[
.split.0:46 %mul11_load_3 = load i8 %mul11_addr_3

]]></Node>
<StgValue><ssdm name="mul11_load_3"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:47 %mul13_addr_3 = getelementptr i8 %mul13, i64 0, i64 %zext_ln104_1

]]></Node>
<StgValue><ssdm name="mul13_addr_3"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="8">
<![CDATA[
.split.0:48 %mul13_load_3 = load i8 %mul13_addr_3

]]></Node>
<StgValue><ssdm name="mul13_load_3"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:49 %mul09_addr_3 = getelementptr i8 %mul09, i64 0, i64 %zext_ln104_2

]]></Node>
<StgValue><ssdm name="mul09_addr_3"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="8">
<![CDATA[
.split.0:50 %mul09_load_3 = load i8 %mul09_addr_3

]]></Node>
<StgValue><ssdm name="mul09_load_3"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:51 %mul14_addr_3 = getelementptr i8 %mul14, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="mul14_addr_3"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="8">
<![CDATA[
.split.0:52 %mul14_load_3 = load i8 %mul14_addr_3

]]></Node>
<StgValue><ssdm name="mul14_load_3"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="4">
<![CDATA[
.split.0:67 %state_load_73 = load i4 %state_addr_73

]]></Node>
<StgValue><ssdm name="state_load_73"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="4">
<![CDATA[
.split.0:72 %state_load_74 = load i4 %state_addr_74

]]></Node>
<StgValue><ssdm name="state_load_74"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:112 %state_addr_75 = getelementptr i8 %state, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="state_addr_75"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="4">
<![CDATA[
.split.0:113 %state_load_75 = load i4 %state_addr_75

]]></Node>
<StgValue><ssdm name="state_load_75"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:117 %state_addr_76 = getelementptr i8 %state, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="state_addr_76"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="8" op_0_bw="4">
<![CDATA[
.split.0:118 %state_load_76 = load i4 %state_addr_76

]]></Node>
<StgValue><ssdm name="state_load_76"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="104" st_id="6" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="8">
<![CDATA[
.split.0:46 %mul11_load_3 = load i8 %mul11_addr_3

]]></Node>
<StgValue><ssdm name="mul11_load_3"/></StgValue>
</operation>

<operation id="105" st_id="6" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="8">
<![CDATA[
.split.0:48 %mul13_load_3 = load i8 %mul13_addr_3

]]></Node>
<StgValue><ssdm name="mul13_load_3"/></StgValue>
</operation>

<operation id="106" st_id="6" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="8">
<![CDATA[
.split.0:50 %mul09_load_3 = load i8 %mul09_addr_3

]]></Node>
<StgValue><ssdm name="mul09_load_3"/></StgValue>
</operation>

<operation id="107" st_id="6" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="8">
<![CDATA[
.split.0:52 %mul14_load_3 = load i8 %mul14_addr_3

]]></Node>
<StgValue><ssdm name="mul14_load_3"/></StgValue>
</operation>

<operation id="108" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:53 %xor_ln111_1 = xor i8 %mul13_load_3, i8 %mul11_load_3

]]></Node>
<StgValue><ssdm name="xor_ln111_1"/></StgValue>
</operation>

<operation id="109" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:54 %xor_ln111_2 = xor i8 %mul09_load_3, i8 %mul14_load_3

]]></Node>
<StgValue><ssdm name="xor_ln111_2"/></StgValue>
</operation>

<operation id="110" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:55 %xor_ln111 = xor i8 %xor_ln111_2, i8 %xor_ln111_1

]]></Node>
<StgValue><ssdm name="xor_ln111"/></StgValue>
</operation>

<operation id="111" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="8">
<![CDATA[
.split.0:58 %zext_ln113 = zext i8 %state_load_71

]]></Node>
<StgValue><ssdm name="zext_ln113"/></StgValue>
</operation>

<operation id="112" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:59 %mul14_addr_4 = getelementptr i8 %mul14, i64 0, i64 %zext_ln113

]]></Node>
<StgValue><ssdm name="mul14_addr_4"/></StgValue>
</operation>

<operation id="113" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="8">
<![CDATA[
.split.0:60 %mul14_load_4 = load i8 %mul14_addr_4

]]></Node>
<StgValue><ssdm name="mul14_load_4"/></StgValue>
</operation>

<operation id="114" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="8">
<![CDATA[
.split.0:63 %zext_ln113_1 = zext i8 %state_load_72

]]></Node>
<StgValue><ssdm name="zext_ln113_1"/></StgValue>
</operation>

<operation id="115" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:64 %mul11_addr_4 = getelementptr i8 %mul11, i64 0, i64 %zext_ln113_1

]]></Node>
<StgValue><ssdm name="mul11_addr_4"/></StgValue>
</operation>

<operation id="116" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="8">
<![CDATA[
.split.0:65 %mul11_load_4 = load i8 %mul11_addr_4

]]></Node>
<StgValue><ssdm name="mul11_load_4"/></StgValue>
</operation>

<operation id="117" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="8">
<![CDATA[
.split.0:68 %zext_ln113_2 = zext i8 %state_load_73

]]></Node>
<StgValue><ssdm name="zext_ln113_2"/></StgValue>
</operation>

<operation id="118" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:69 %mul13_addr_4 = getelementptr i8 %mul13, i64 0, i64 %zext_ln113_2

]]></Node>
<StgValue><ssdm name="mul13_addr_4"/></StgValue>
</operation>

<operation id="119" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="8">
<![CDATA[
.split.0:70 %mul13_load_4 = load i8 %mul13_addr_4

]]></Node>
<StgValue><ssdm name="mul13_load_4"/></StgValue>
</operation>

<operation id="120" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="8">
<![CDATA[
.split.0:73 %zext_ln114 = zext i8 %state_load_74

]]></Node>
<StgValue><ssdm name="zext_ln114"/></StgValue>
</operation>

<operation id="121" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:74 %mul09_addr_4 = getelementptr i8 %mul09, i64 0, i64 %zext_ln114

]]></Node>
<StgValue><ssdm name="mul09_addr_4"/></StgValue>
</operation>

<operation id="122" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="8">
<![CDATA[
.split.0:75 %mul09_load_4 = load i8 %mul09_addr_4

]]></Node>
<StgValue><ssdm name="mul09_load_4"/></StgValue>
</operation>

<operation id="123" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="4">
<![CDATA[
.split.0:113 %state_load_75 = load i4 %state_addr_75

]]></Node>
<StgValue><ssdm name="state_load_75"/></StgValue>
</operation>

<operation id="124" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="8" op_0_bw="4">
<![CDATA[
.split.0:118 %state_load_76 = load i4 %state_addr_76

]]></Node>
<StgValue><ssdm name="state_load_76"/></StgValue>
</operation>

<operation id="125" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:122 %state_addr_77 = getelementptr i8 %state, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="state_addr_77"/></StgValue>
</operation>

<operation id="126" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="4">
<![CDATA[
.split.0:123 %state_load_77 = load i4 %state_addr_77

]]></Node>
<StgValue><ssdm name="state_load_77"/></StgValue>
</operation>

<operation id="127" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:127 %state_addr_78 = getelementptr i8 %state, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="state_addr_78"/></StgValue>
</operation>

<operation id="128" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="8" op_0_bw="4">
<![CDATA[
.split.0:128 %state_load_78 = load i4 %state_addr_78

]]></Node>
<StgValue><ssdm name="state_load_78"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="129" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="8">
<![CDATA[
.split.0:60 %mul14_load_4 = load i8 %mul14_addr_4

]]></Node>
<StgValue><ssdm name="mul14_load_4"/></StgValue>
</operation>

<operation id="130" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="8">
<![CDATA[
.split.0:65 %mul11_load_4 = load i8 %mul11_addr_4

]]></Node>
<StgValue><ssdm name="mul11_load_4"/></StgValue>
</operation>

<operation id="131" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="8">
<![CDATA[
.split.0:70 %mul13_load_4 = load i8 %mul13_addr_4

]]></Node>
<StgValue><ssdm name="mul13_load_4"/></StgValue>
</operation>

<operation id="132" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="8">
<![CDATA[
.split.0:75 %mul09_load_4 = load i8 %mul09_addr_4

]]></Node>
<StgValue><ssdm name="mul09_load_4"/></StgValue>
</operation>

<operation id="133" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:76 %xor_ln114_1 = xor i8 %mul11_load_4, i8 %mul14_load_4

]]></Node>
<StgValue><ssdm name="xor_ln114_1"/></StgValue>
</operation>

<operation id="134" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:77 %xor_ln114_2 = xor i8 %mul13_load_4, i8 %mul09_load_4

]]></Node>
<StgValue><ssdm name="xor_ln114_2"/></StgValue>
</operation>

<operation id="135" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:78 %xor_ln114 = xor i8 %xor_ln114_2, i8 %xor_ln114_1

]]></Node>
<StgValue><ssdm name="xor_ln114"/></StgValue>
</operation>

<operation id="136" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:79 %mul09_addr_5 = getelementptr i8 %mul09, i64 0, i64 %zext_ln113

]]></Node>
<StgValue><ssdm name="mul09_addr_5"/></StgValue>
</operation>

<operation id="137" st_id="7" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="8">
<![CDATA[
.split.0:80 %mul09_load_5 = load i8 %mul09_addr_5

]]></Node>
<StgValue><ssdm name="mul09_load_5"/></StgValue>
</operation>

<operation id="138" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:81 %mul14_addr_5 = getelementptr i8 %mul14, i64 0, i64 %zext_ln113_1

]]></Node>
<StgValue><ssdm name="mul14_addr_5"/></StgValue>
</operation>

<operation id="139" st_id="7" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="8">
<![CDATA[
.split.0:82 %mul14_load_5 = load i8 %mul14_addr_5

]]></Node>
<StgValue><ssdm name="mul14_load_5"/></StgValue>
</operation>

<operation id="140" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:83 %mul11_addr_5 = getelementptr i8 %mul11, i64 0, i64 %zext_ln113_2

]]></Node>
<StgValue><ssdm name="mul11_addr_5"/></StgValue>
</operation>

<operation id="141" st_id="7" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="8">
<![CDATA[
.split.0:84 %mul11_load_5 = load i8 %mul11_addr_5

]]></Node>
<StgValue><ssdm name="mul11_load_5"/></StgValue>
</operation>

<operation id="142" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:85 %mul13_addr_5 = getelementptr i8 %mul13, i64 0, i64 %zext_ln114

]]></Node>
<StgValue><ssdm name="mul13_addr_5"/></StgValue>
</operation>

<operation id="143" st_id="7" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="8">
<![CDATA[
.split.0:86 %mul13_load_5 = load i8 %mul13_addr_5

]]></Node>
<StgValue><ssdm name="mul13_load_5"/></StgValue>
</operation>

<operation id="144" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="4">
<![CDATA[
.split.0:123 %state_load_77 = load i4 %state_addr_77

]]></Node>
<StgValue><ssdm name="state_load_77"/></StgValue>
</operation>

<operation id="145" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="8" op_0_bw="4">
<![CDATA[
.split.0:128 %state_load_78 = load i4 %state_addr_78

]]></Node>
<StgValue><ssdm name="state_load_78"/></StgValue>
</operation>

<operation id="146" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:168 %state_addr_79 = getelementptr i8 %state, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="state_addr_79"/></StgValue>
</operation>

<operation id="147" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="8" op_0_bw="4">
<![CDATA[
.split.0:169 %state_load_79 = load i4 %state_addr_79

]]></Node>
<StgValue><ssdm name="state_load_79"/></StgValue>
</operation>

<operation id="148" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:173 %state_addr_80 = getelementptr i8 %state, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="state_addr_80"/></StgValue>
</operation>

<operation id="149" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="8" op_0_bw="4">
<![CDATA[
.split.0:174 %state_load_80 = load i4 %state_addr_80

]]></Node>
<StgValue><ssdm name="state_load_80"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="150" st_id="8" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="8">
<![CDATA[
.split.0:80 %mul09_load_5 = load i8 %mul09_addr_5

]]></Node>
<StgValue><ssdm name="mul09_load_5"/></StgValue>
</operation>

<operation id="151" st_id="8" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="8">
<![CDATA[
.split.0:82 %mul14_load_5 = load i8 %mul14_addr_5

]]></Node>
<StgValue><ssdm name="mul14_load_5"/></StgValue>
</operation>

<operation id="152" st_id="8" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="8">
<![CDATA[
.split.0:84 %mul11_load_5 = load i8 %mul11_addr_5

]]></Node>
<StgValue><ssdm name="mul11_load_5"/></StgValue>
</operation>

<operation id="153" st_id="8" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="8">
<![CDATA[
.split.0:86 %mul13_load_5 = load i8 %mul13_addr_5

]]></Node>
<StgValue><ssdm name="mul13_load_5"/></StgValue>
</operation>

<operation id="154" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:87 %xor_ln116_1 = xor i8 %mul14_load_5, i8 %mul09_load_5

]]></Node>
<StgValue><ssdm name="xor_ln116_1"/></StgValue>
</operation>

<operation id="155" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:88 %xor_ln116_2 = xor i8 %mul11_load_5, i8 %mul13_load_5

]]></Node>
<StgValue><ssdm name="xor_ln116_2"/></StgValue>
</operation>

<operation id="156" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:89 %xor_ln116 = xor i8 %xor_ln116_2, i8 %xor_ln116_1

]]></Node>
<StgValue><ssdm name="xor_ln116"/></StgValue>
</operation>

<operation id="157" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:90 %mul13_addr_6 = getelementptr i8 %mul13, i64 0, i64 %zext_ln113

]]></Node>
<StgValue><ssdm name="mul13_addr_6"/></StgValue>
</operation>

<operation id="158" st_id="8" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="8">
<![CDATA[
.split.0:91 %mul13_load_6 = load i8 %mul13_addr_6

]]></Node>
<StgValue><ssdm name="mul13_load_6"/></StgValue>
</operation>

<operation id="159" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:92 %mul09_addr_6 = getelementptr i8 %mul09, i64 0, i64 %zext_ln113_1

]]></Node>
<StgValue><ssdm name="mul09_addr_6"/></StgValue>
</operation>

<operation id="160" st_id="8" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="8">
<![CDATA[
.split.0:93 %mul09_load_6 = load i8 %mul09_addr_6

]]></Node>
<StgValue><ssdm name="mul09_load_6"/></StgValue>
</operation>

<operation id="161" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:94 %mul14_addr_6 = getelementptr i8 %mul14, i64 0, i64 %zext_ln113_2

]]></Node>
<StgValue><ssdm name="mul14_addr_6"/></StgValue>
</operation>

<operation id="162" st_id="8" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="8">
<![CDATA[
.split.0:95 %mul14_load_6 = load i8 %mul14_addr_6

]]></Node>
<StgValue><ssdm name="mul14_load_6"/></StgValue>
</operation>

<operation id="163" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:96 %mul11_addr_6 = getelementptr i8 %mul11, i64 0, i64 %zext_ln114

]]></Node>
<StgValue><ssdm name="mul11_addr_6"/></StgValue>
</operation>

<operation id="164" st_id="8" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="8">
<![CDATA[
.split.0:97 %mul11_load_6 = load i8 %mul11_addr_6

]]></Node>
<StgValue><ssdm name="mul11_load_6"/></StgValue>
</operation>

<operation id="165" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="8" op_0_bw="4">
<![CDATA[
.split.0:169 %state_load_79 = load i4 %state_addr_79

]]></Node>
<StgValue><ssdm name="state_load_79"/></StgValue>
</operation>

<operation id="166" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="8" op_0_bw="4">
<![CDATA[
.split.0:174 %state_load_80 = load i4 %state_addr_80

]]></Node>
<StgValue><ssdm name="state_load_80"/></StgValue>
</operation>

<operation id="167" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:178 %state_addr_81 = getelementptr i8 %state, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="state_addr_81"/></StgValue>
</operation>

<operation id="168" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="8" op_0_bw="4">
<![CDATA[
.split.0:179 %state_load_81 = load i4 %state_addr_81

]]></Node>
<StgValue><ssdm name="state_load_81"/></StgValue>
</operation>

<operation id="169" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:183 %state_addr_82 = getelementptr i8 %state, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="state_addr_82"/></StgValue>
</operation>

<operation id="170" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="8" op_0_bw="4">
<![CDATA[
.split.0:184 %state_load_82 = load i4 %state_addr_82

]]></Node>
<StgValue><ssdm name="state_load_82"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="171" st_id="9" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="8">
<![CDATA[
.split.0:91 %mul13_load_6 = load i8 %mul13_addr_6

]]></Node>
<StgValue><ssdm name="mul13_load_6"/></StgValue>
</operation>

<operation id="172" st_id="9" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="8">
<![CDATA[
.split.0:93 %mul09_load_6 = load i8 %mul09_addr_6

]]></Node>
<StgValue><ssdm name="mul09_load_6"/></StgValue>
</operation>

<operation id="173" st_id="9" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="8">
<![CDATA[
.split.0:95 %mul14_load_6 = load i8 %mul14_addr_6

]]></Node>
<StgValue><ssdm name="mul14_load_6"/></StgValue>
</operation>

<operation id="174" st_id="9" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="8">
<![CDATA[
.split.0:97 %mul11_load_6 = load i8 %mul11_addr_6

]]></Node>
<StgValue><ssdm name="mul11_load_6"/></StgValue>
</operation>

<operation id="175" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:98 %xor_ln118_1 = xor i8 %mul09_load_6, i8 %mul13_load_6

]]></Node>
<StgValue><ssdm name="xor_ln118_1"/></StgValue>
</operation>

<operation id="176" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:99 %xor_ln118_2 = xor i8 %mul14_load_6, i8 %mul11_load_6

]]></Node>
<StgValue><ssdm name="xor_ln118_2"/></StgValue>
</operation>

<operation id="177" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:100 %xor_ln118 = xor i8 %xor_ln118_2, i8 %xor_ln118_1

]]></Node>
<StgValue><ssdm name="xor_ln118"/></StgValue>
</operation>

<operation id="178" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:101 %mul11_addr_7 = getelementptr i8 %mul11, i64 0, i64 %zext_ln113

]]></Node>
<StgValue><ssdm name="mul11_addr_7"/></StgValue>
</operation>

<operation id="179" st_id="9" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="8">
<![CDATA[
.split.0:102 %mul11_load_7 = load i8 %mul11_addr_7

]]></Node>
<StgValue><ssdm name="mul11_load_7"/></StgValue>
</operation>

<operation id="180" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:103 %mul13_addr_7 = getelementptr i8 %mul13, i64 0, i64 %zext_ln113_1

]]></Node>
<StgValue><ssdm name="mul13_addr_7"/></StgValue>
</operation>

<operation id="181" st_id="9" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="8">
<![CDATA[
.split.0:104 %mul13_load_7 = load i8 %mul13_addr_7

]]></Node>
<StgValue><ssdm name="mul13_load_7"/></StgValue>
</operation>

<operation id="182" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:105 %mul09_addr_7 = getelementptr i8 %mul09, i64 0, i64 %zext_ln113_2

]]></Node>
<StgValue><ssdm name="mul09_addr_7"/></StgValue>
</operation>

<operation id="183" st_id="9" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="8" op_0_bw="8">
<![CDATA[
.split.0:106 %mul09_load_7 = load i8 %mul09_addr_7

]]></Node>
<StgValue><ssdm name="mul09_load_7"/></StgValue>
</operation>

<operation id="184" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:107 %mul14_addr_7 = getelementptr i8 %mul14, i64 0, i64 %zext_ln114

]]></Node>
<StgValue><ssdm name="mul14_addr_7"/></StgValue>
</operation>

<operation id="185" st_id="9" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="8">
<![CDATA[
.split.0:108 %mul14_load_7 = load i8 %mul14_addr_7

]]></Node>
<StgValue><ssdm name="mul14_load_7"/></StgValue>
</operation>

<operation id="186" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="8" op_0_bw="4">
<![CDATA[
.split.0:179 %state_load_81 = load i4 %state_addr_81

]]></Node>
<StgValue><ssdm name="state_load_81"/></StgValue>
</operation>

<operation id="187" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="8" op_0_bw="4">
<![CDATA[
.split.0:184 %state_load_82 = load i4 %state_addr_82

]]></Node>
<StgValue><ssdm name="state_load_82"/></StgValue>
</operation>

<operation id="188" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
.split.0:224 %store_ln140 = store i8 %xor_ln105, i4 %state_addr

]]></Node>
<StgValue><ssdm name="store_ln140"/></StgValue>
</operation>

<operation id="189" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
.split.0:225 %store_ln140 = store i8 %xor_ln107, i4 %state_addr_68

]]></Node>
<StgValue><ssdm name="store_ln140"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="190" st_id="10" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="8">
<![CDATA[
.split.0:102 %mul11_load_7 = load i8 %mul11_addr_7

]]></Node>
<StgValue><ssdm name="mul11_load_7"/></StgValue>
</operation>

<operation id="191" st_id="10" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="8">
<![CDATA[
.split.0:104 %mul13_load_7 = load i8 %mul13_addr_7

]]></Node>
<StgValue><ssdm name="mul13_load_7"/></StgValue>
</operation>

<operation id="192" st_id="10" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="8" op_0_bw="8">
<![CDATA[
.split.0:106 %mul09_load_7 = load i8 %mul09_addr_7

]]></Node>
<StgValue><ssdm name="mul09_load_7"/></StgValue>
</operation>

<operation id="193" st_id="10" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="8">
<![CDATA[
.split.0:108 %mul14_load_7 = load i8 %mul14_addr_7

]]></Node>
<StgValue><ssdm name="mul14_load_7"/></StgValue>
</operation>

<operation id="194" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:109 %xor_ln120_1 = xor i8 %mul13_load_7, i8 %mul11_load_7

]]></Node>
<StgValue><ssdm name="xor_ln120_1"/></StgValue>
</operation>

<operation id="195" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:110 %xor_ln120_2 = xor i8 %mul09_load_7, i8 %mul14_load_7

]]></Node>
<StgValue><ssdm name="xor_ln120_2"/></StgValue>
</operation>

<operation id="196" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:111 %xor_ln120 = xor i8 %xor_ln120_2, i8 %xor_ln120_1

]]></Node>
<StgValue><ssdm name="xor_ln120"/></StgValue>
</operation>

<operation id="197" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="8">
<![CDATA[
.split.0:114 %zext_ln122 = zext i8 %state_load_75

]]></Node>
<StgValue><ssdm name="zext_ln122"/></StgValue>
</operation>

<operation id="198" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:115 %mul14_addr_8 = getelementptr i8 %mul14, i64 0, i64 %zext_ln122

]]></Node>
<StgValue><ssdm name="mul14_addr_8"/></StgValue>
</operation>

<operation id="199" st_id="10" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="8">
<![CDATA[
.split.0:116 %mul14_load_8 = load i8 %mul14_addr_8

]]></Node>
<StgValue><ssdm name="mul14_load_8"/></StgValue>
</operation>

<operation id="200" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="8">
<![CDATA[
.split.0:119 %zext_ln122_1 = zext i8 %state_load_76

]]></Node>
<StgValue><ssdm name="zext_ln122_1"/></StgValue>
</operation>

<operation id="201" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:120 %mul11_addr_8 = getelementptr i8 %mul11, i64 0, i64 %zext_ln122_1

]]></Node>
<StgValue><ssdm name="mul11_addr_8"/></StgValue>
</operation>

<operation id="202" st_id="10" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="8">
<![CDATA[
.split.0:121 %mul11_load_8 = load i8 %mul11_addr_8

]]></Node>
<StgValue><ssdm name="mul11_load_8"/></StgValue>
</operation>

<operation id="203" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="8">
<![CDATA[
.split.0:124 %zext_ln122_2 = zext i8 %state_load_77

]]></Node>
<StgValue><ssdm name="zext_ln122_2"/></StgValue>
</operation>

<operation id="204" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:125 %mul13_addr_8 = getelementptr i8 %mul13, i64 0, i64 %zext_ln122_2

]]></Node>
<StgValue><ssdm name="mul13_addr_8"/></StgValue>
</operation>

<operation id="205" st_id="10" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="8" op_0_bw="8">
<![CDATA[
.split.0:126 %mul13_load_8 = load i8 %mul13_addr_8

]]></Node>
<StgValue><ssdm name="mul13_load_8"/></StgValue>
</operation>

<operation id="206" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="8">
<![CDATA[
.split.0:129 %zext_ln123 = zext i8 %state_load_78

]]></Node>
<StgValue><ssdm name="zext_ln123"/></StgValue>
</operation>

<operation id="207" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:130 %mul09_addr_8 = getelementptr i8 %mul09, i64 0, i64 %zext_ln123

]]></Node>
<StgValue><ssdm name="mul09_addr_8"/></StgValue>
</operation>

<operation id="208" st_id="10" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="8" op_0_bw="8">
<![CDATA[
.split.0:131 %mul09_load_8 = load i8 %mul09_addr_8

]]></Node>
<StgValue><ssdm name="mul09_load_8"/></StgValue>
</operation>

<operation id="209" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
.split.0:226 %store_ln140 = store i8 %xor_ln109, i4 %state_addr_69

]]></Node>
<StgValue><ssdm name="store_ln140"/></StgValue>
</operation>

<operation id="210" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
.split.0:227 %store_ln140 = store i8 %xor_ln111, i4 %state_addr_70

]]></Node>
<StgValue><ssdm name="store_ln140"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="211" st_id="11" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="8">
<![CDATA[
.split.0:116 %mul14_load_8 = load i8 %mul14_addr_8

]]></Node>
<StgValue><ssdm name="mul14_load_8"/></StgValue>
</operation>

<operation id="212" st_id="11" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="8">
<![CDATA[
.split.0:121 %mul11_load_8 = load i8 %mul11_addr_8

]]></Node>
<StgValue><ssdm name="mul11_load_8"/></StgValue>
</operation>

<operation id="213" st_id="11" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="8" op_0_bw="8">
<![CDATA[
.split.0:126 %mul13_load_8 = load i8 %mul13_addr_8

]]></Node>
<StgValue><ssdm name="mul13_load_8"/></StgValue>
</operation>

<operation id="214" st_id="11" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="8" op_0_bw="8">
<![CDATA[
.split.0:131 %mul09_load_8 = load i8 %mul09_addr_8

]]></Node>
<StgValue><ssdm name="mul09_load_8"/></StgValue>
</operation>

<operation id="215" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:132 %xor_ln123_1 = xor i8 %mul11_load_8, i8 %mul14_load_8

]]></Node>
<StgValue><ssdm name="xor_ln123_1"/></StgValue>
</operation>

<operation id="216" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:133 %xor_ln123_2 = xor i8 %mul13_load_8, i8 %mul09_load_8

]]></Node>
<StgValue><ssdm name="xor_ln123_2"/></StgValue>
</operation>

<operation id="217" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:134 %xor_ln123 = xor i8 %xor_ln123_2, i8 %xor_ln123_1

]]></Node>
<StgValue><ssdm name="xor_ln123"/></StgValue>
</operation>

<operation id="218" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:135 %mul09_addr_9 = getelementptr i8 %mul09, i64 0, i64 %zext_ln122

]]></Node>
<StgValue><ssdm name="mul09_addr_9"/></StgValue>
</operation>

<operation id="219" st_id="11" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="8" op_0_bw="8">
<![CDATA[
.split.0:136 %mul09_load_9 = load i8 %mul09_addr_9

]]></Node>
<StgValue><ssdm name="mul09_load_9"/></StgValue>
</operation>

<operation id="220" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:137 %mul14_addr_9 = getelementptr i8 %mul14, i64 0, i64 %zext_ln122_1

]]></Node>
<StgValue><ssdm name="mul14_addr_9"/></StgValue>
</operation>

<operation id="221" st_id="11" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="8" op_0_bw="8">
<![CDATA[
.split.0:138 %mul14_load_9 = load i8 %mul14_addr_9

]]></Node>
<StgValue><ssdm name="mul14_load_9"/></StgValue>
</operation>

<operation id="222" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:139 %mul11_addr_9 = getelementptr i8 %mul11, i64 0, i64 %zext_ln122_2

]]></Node>
<StgValue><ssdm name="mul11_addr_9"/></StgValue>
</operation>

<operation id="223" st_id="11" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="8">
<![CDATA[
.split.0:140 %mul11_load_9 = load i8 %mul11_addr_9

]]></Node>
<StgValue><ssdm name="mul11_load_9"/></StgValue>
</operation>

<operation id="224" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:141 %mul13_addr_9 = getelementptr i8 %mul13, i64 0, i64 %zext_ln123

]]></Node>
<StgValue><ssdm name="mul13_addr_9"/></StgValue>
</operation>

<operation id="225" st_id="11" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="8" op_0_bw="8">
<![CDATA[
.split.0:142 %mul13_load_9 = load i8 %mul13_addr_9

]]></Node>
<StgValue><ssdm name="mul13_load_9"/></StgValue>
</operation>

<operation id="226" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
.split.0:228 %store_ln140 = store i8 %xor_ln114, i4 %state_addr_71

]]></Node>
<StgValue><ssdm name="store_ln140"/></StgValue>
</operation>

<operation id="227" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
.split.0:229 %store_ln140 = store i8 %xor_ln116, i4 %state_addr_72

]]></Node>
<StgValue><ssdm name="store_ln140"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="228" st_id="12" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="8" op_0_bw="8">
<![CDATA[
.split.0:136 %mul09_load_9 = load i8 %mul09_addr_9

]]></Node>
<StgValue><ssdm name="mul09_load_9"/></StgValue>
</operation>

<operation id="229" st_id="12" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="8" op_0_bw="8">
<![CDATA[
.split.0:138 %mul14_load_9 = load i8 %mul14_addr_9

]]></Node>
<StgValue><ssdm name="mul14_load_9"/></StgValue>
</operation>

<operation id="230" st_id="12" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="8">
<![CDATA[
.split.0:140 %mul11_load_9 = load i8 %mul11_addr_9

]]></Node>
<StgValue><ssdm name="mul11_load_9"/></StgValue>
</operation>

<operation id="231" st_id="12" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="8" op_0_bw="8">
<![CDATA[
.split.0:142 %mul13_load_9 = load i8 %mul13_addr_9

]]></Node>
<StgValue><ssdm name="mul13_load_9"/></StgValue>
</operation>

<operation id="232" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:143 %xor_ln125_1 = xor i8 %mul14_load_9, i8 %mul09_load_9

]]></Node>
<StgValue><ssdm name="xor_ln125_1"/></StgValue>
</operation>

<operation id="233" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:144 %xor_ln125_2 = xor i8 %mul11_load_9, i8 %mul13_load_9

]]></Node>
<StgValue><ssdm name="xor_ln125_2"/></StgValue>
</operation>

<operation id="234" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:145 %xor_ln125 = xor i8 %xor_ln125_2, i8 %xor_ln125_1

]]></Node>
<StgValue><ssdm name="xor_ln125"/></StgValue>
</operation>

<operation id="235" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:146 %mul13_addr_10 = getelementptr i8 %mul13, i64 0, i64 %zext_ln122

]]></Node>
<StgValue><ssdm name="mul13_addr_10"/></StgValue>
</operation>

<operation id="236" st_id="12" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="8" op_0_bw="8">
<![CDATA[
.split.0:147 %mul13_load_10 = load i8 %mul13_addr_10

]]></Node>
<StgValue><ssdm name="mul13_load_10"/></StgValue>
</operation>

<operation id="237" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:148 %mul09_addr_10 = getelementptr i8 %mul09, i64 0, i64 %zext_ln122_1

]]></Node>
<StgValue><ssdm name="mul09_addr_10"/></StgValue>
</operation>

<operation id="238" st_id="12" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="8" op_0_bw="8">
<![CDATA[
.split.0:149 %mul09_load_10 = load i8 %mul09_addr_10

]]></Node>
<StgValue><ssdm name="mul09_load_10"/></StgValue>
</operation>

<operation id="239" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:150 %mul14_addr_10 = getelementptr i8 %mul14, i64 0, i64 %zext_ln122_2

]]></Node>
<StgValue><ssdm name="mul14_addr_10"/></StgValue>
</operation>

<operation id="240" st_id="12" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="8" op_0_bw="8">
<![CDATA[
.split.0:151 %mul14_load_10 = load i8 %mul14_addr_10

]]></Node>
<StgValue><ssdm name="mul14_load_10"/></StgValue>
</operation>

<operation id="241" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:152 %mul11_addr_10 = getelementptr i8 %mul11, i64 0, i64 %zext_ln123

]]></Node>
<StgValue><ssdm name="mul11_addr_10"/></StgValue>
</operation>

<operation id="242" st_id="12" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="8" op_0_bw="8">
<![CDATA[
.split.0:153 %mul11_load_10 = load i8 %mul11_addr_10

]]></Node>
<StgValue><ssdm name="mul11_load_10"/></StgValue>
</operation>

<operation id="243" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
.split.0:230 %store_ln140 = store i8 %xor_ln118, i4 %state_addr_73

]]></Node>
<StgValue><ssdm name="store_ln140"/></StgValue>
</operation>

<operation id="244" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
.split.0:231 %store_ln140 = store i8 %xor_ln120, i4 %state_addr_74

]]></Node>
<StgValue><ssdm name="store_ln140"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="245" st_id="13" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="8" op_0_bw="8">
<![CDATA[
.split.0:147 %mul13_load_10 = load i8 %mul13_addr_10

]]></Node>
<StgValue><ssdm name="mul13_load_10"/></StgValue>
</operation>

<operation id="246" st_id="13" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="8" op_0_bw="8">
<![CDATA[
.split.0:149 %mul09_load_10 = load i8 %mul09_addr_10

]]></Node>
<StgValue><ssdm name="mul09_load_10"/></StgValue>
</operation>

<operation id="247" st_id="13" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="8" op_0_bw="8">
<![CDATA[
.split.0:151 %mul14_load_10 = load i8 %mul14_addr_10

]]></Node>
<StgValue><ssdm name="mul14_load_10"/></StgValue>
</operation>

<operation id="248" st_id="13" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="8" op_0_bw="8">
<![CDATA[
.split.0:153 %mul11_load_10 = load i8 %mul11_addr_10

]]></Node>
<StgValue><ssdm name="mul11_load_10"/></StgValue>
</operation>

<operation id="249" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:154 %xor_ln127_1 = xor i8 %mul09_load_10, i8 %mul13_load_10

]]></Node>
<StgValue><ssdm name="xor_ln127_1"/></StgValue>
</operation>

<operation id="250" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:155 %xor_ln127_2 = xor i8 %mul14_load_10, i8 %mul11_load_10

]]></Node>
<StgValue><ssdm name="xor_ln127_2"/></StgValue>
</operation>

<operation id="251" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:156 %xor_ln127 = xor i8 %xor_ln127_2, i8 %xor_ln127_1

]]></Node>
<StgValue><ssdm name="xor_ln127"/></StgValue>
</operation>

<operation id="252" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:157 %mul11_addr_11 = getelementptr i8 %mul11, i64 0, i64 %zext_ln122

]]></Node>
<StgValue><ssdm name="mul11_addr_11"/></StgValue>
</operation>

<operation id="253" st_id="13" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="8" op_0_bw="8">
<![CDATA[
.split.0:158 %mul11_load_11 = load i8 %mul11_addr_11

]]></Node>
<StgValue><ssdm name="mul11_load_11"/></StgValue>
</operation>

<operation id="254" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:159 %mul13_addr_11 = getelementptr i8 %mul13, i64 0, i64 %zext_ln122_1

]]></Node>
<StgValue><ssdm name="mul13_addr_11"/></StgValue>
</operation>

<operation id="255" st_id="13" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="8" op_0_bw="8">
<![CDATA[
.split.0:160 %mul13_load_11 = load i8 %mul13_addr_11

]]></Node>
<StgValue><ssdm name="mul13_load_11"/></StgValue>
</operation>

<operation id="256" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:161 %mul09_addr_11 = getelementptr i8 %mul09, i64 0, i64 %zext_ln122_2

]]></Node>
<StgValue><ssdm name="mul09_addr_11"/></StgValue>
</operation>

<operation id="257" st_id="13" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="8" op_0_bw="8">
<![CDATA[
.split.0:162 %mul09_load_11 = load i8 %mul09_addr_11

]]></Node>
<StgValue><ssdm name="mul09_load_11"/></StgValue>
</operation>

<operation id="258" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:163 %mul14_addr_11 = getelementptr i8 %mul14, i64 0, i64 %zext_ln123

]]></Node>
<StgValue><ssdm name="mul14_addr_11"/></StgValue>
</operation>

<operation id="259" st_id="13" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="8" op_0_bw="8">
<![CDATA[
.split.0:164 %mul14_load_11 = load i8 %mul14_addr_11

]]></Node>
<StgValue><ssdm name="mul14_load_11"/></StgValue>
</operation>

<operation id="260" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
.split.0:232 %store_ln140 = store i8 %xor_ln123, i4 %state_addr_75

]]></Node>
<StgValue><ssdm name="store_ln140"/></StgValue>
</operation>

<operation id="261" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
.split.0:233 %store_ln140 = store i8 %xor_ln125, i4 %state_addr_76

]]></Node>
<StgValue><ssdm name="store_ln140"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="262" st_id="14" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="8" op_0_bw="8">
<![CDATA[
.split.0:158 %mul11_load_11 = load i8 %mul11_addr_11

]]></Node>
<StgValue><ssdm name="mul11_load_11"/></StgValue>
</operation>

<operation id="263" st_id="14" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="8" op_0_bw="8">
<![CDATA[
.split.0:160 %mul13_load_11 = load i8 %mul13_addr_11

]]></Node>
<StgValue><ssdm name="mul13_load_11"/></StgValue>
</operation>

<operation id="264" st_id="14" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="8" op_0_bw="8">
<![CDATA[
.split.0:162 %mul09_load_11 = load i8 %mul09_addr_11

]]></Node>
<StgValue><ssdm name="mul09_load_11"/></StgValue>
</operation>

<operation id="265" st_id="14" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="8" op_0_bw="8">
<![CDATA[
.split.0:164 %mul14_load_11 = load i8 %mul14_addr_11

]]></Node>
<StgValue><ssdm name="mul14_load_11"/></StgValue>
</operation>

<operation id="266" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:165 %xor_ln129_1 = xor i8 %mul13_load_11, i8 %mul11_load_11

]]></Node>
<StgValue><ssdm name="xor_ln129_1"/></StgValue>
</operation>

<operation id="267" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:166 %xor_ln129_2 = xor i8 %mul09_load_11, i8 %mul14_load_11

]]></Node>
<StgValue><ssdm name="xor_ln129_2"/></StgValue>
</operation>

<operation id="268" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:167 %xor_ln129 = xor i8 %xor_ln129_2, i8 %xor_ln129_1

]]></Node>
<StgValue><ssdm name="xor_ln129"/></StgValue>
</operation>

<operation id="269" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="8">
<![CDATA[
.split.0:170 %zext_ln131 = zext i8 %state_load_79

]]></Node>
<StgValue><ssdm name="zext_ln131"/></StgValue>
</operation>

<operation id="270" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:171 %mul14_addr_12 = getelementptr i8 %mul14, i64 0, i64 %zext_ln131

]]></Node>
<StgValue><ssdm name="mul14_addr_12"/></StgValue>
</operation>

<operation id="271" st_id="14" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="8" op_0_bw="8">
<![CDATA[
.split.0:172 %mul14_load_12 = load i8 %mul14_addr_12

]]></Node>
<StgValue><ssdm name="mul14_load_12"/></StgValue>
</operation>

<operation id="272" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="8">
<![CDATA[
.split.0:175 %zext_ln131_1 = zext i8 %state_load_80

]]></Node>
<StgValue><ssdm name="zext_ln131_1"/></StgValue>
</operation>

<operation id="273" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:176 %mul11_addr_12 = getelementptr i8 %mul11, i64 0, i64 %zext_ln131_1

]]></Node>
<StgValue><ssdm name="mul11_addr_12"/></StgValue>
</operation>

<operation id="274" st_id="14" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="8" op_0_bw="8">
<![CDATA[
.split.0:177 %mul11_load_12 = load i8 %mul11_addr_12

]]></Node>
<StgValue><ssdm name="mul11_load_12"/></StgValue>
</operation>

<operation id="275" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="64" op_0_bw="8">
<![CDATA[
.split.0:180 %zext_ln131_2 = zext i8 %state_load_81

]]></Node>
<StgValue><ssdm name="zext_ln131_2"/></StgValue>
</operation>

<operation id="276" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:181 %mul13_addr_12 = getelementptr i8 %mul13, i64 0, i64 %zext_ln131_2

]]></Node>
<StgValue><ssdm name="mul13_addr_12"/></StgValue>
</operation>

<operation id="277" st_id="14" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="8" op_0_bw="8">
<![CDATA[
.split.0:182 %mul13_load_12 = load i8 %mul13_addr_12

]]></Node>
<StgValue><ssdm name="mul13_load_12"/></StgValue>
</operation>

<operation id="278" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="64" op_0_bw="8">
<![CDATA[
.split.0:185 %zext_ln132 = zext i8 %state_load_82

]]></Node>
<StgValue><ssdm name="zext_ln132"/></StgValue>
</operation>

<operation id="279" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:186 %mul09_addr_12 = getelementptr i8 %mul09, i64 0, i64 %zext_ln132

]]></Node>
<StgValue><ssdm name="mul09_addr_12"/></StgValue>
</operation>

<operation id="280" st_id="14" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="8" op_0_bw="8">
<![CDATA[
.split.0:187 %mul09_load_12 = load i8 %mul09_addr_12

]]></Node>
<StgValue><ssdm name="mul09_load_12"/></StgValue>
</operation>

<operation id="281" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
.split.0:234 %store_ln140 = store i8 %xor_ln127, i4 %state_addr_77

]]></Node>
<StgValue><ssdm name="store_ln140"/></StgValue>
</operation>

<operation id="282" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
.split.0:235 %store_ln140 = store i8 %xor_ln129, i4 %state_addr_78

]]></Node>
<StgValue><ssdm name="store_ln140"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="283" st_id="15" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="8" op_0_bw="8">
<![CDATA[
.split.0:172 %mul14_load_12 = load i8 %mul14_addr_12

]]></Node>
<StgValue><ssdm name="mul14_load_12"/></StgValue>
</operation>

<operation id="284" st_id="15" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="8" op_0_bw="8">
<![CDATA[
.split.0:177 %mul11_load_12 = load i8 %mul11_addr_12

]]></Node>
<StgValue><ssdm name="mul11_load_12"/></StgValue>
</operation>

<operation id="285" st_id="15" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="8" op_0_bw="8">
<![CDATA[
.split.0:182 %mul13_load_12 = load i8 %mul13_addr_12

]]></Node>
<StgValue><ssdm name="mul13_load_12"/></StgValue>
</operation>

<operation id="286" st_id="15" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="8" op_0_bw="8">
<![CDATA[
.split.0:187 %mul09_load_12 = load i8 %mul09_addr_12

]]></Node>
<StgValue><ssdm name="mul09_load_12"/></StgValue>
</operation>

<operation id="287" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:188 %xor_ln132_1 = xor i8 %mul11_load_12, i8 %mul14_load_12

]]></Node>
<StgValue><ssdm name="xor_ln132_1"/></StgValue>
</operation>

<operation id="288" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:189 %xor_ln132_2 = xor i8 %mul13_load_12, i8 %mul09_load_12

]]></Node>
<StgValue><ssdm name="xor_ln132_2"/></StgValue>
</operation>

<operation id="289" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:190 %xor_ln132 = xor i8 %xor_ln132_2, i8 %xor_ln132_1

]]></Node>
<StgValue><ssdm name="xor_ln132"/></StgValue>
</operation>

<operation id="290" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:191 %mul09_addr_13 = getelementptr i8 %mul09, i64 0, i64 %zext_ln131

]]></Node>
<StgValue><ssdm name="mul09_addr_13"/></StgValue>
</operation>

<operation id="291" st_id="15" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="8" op_0_bw="8">
<![CDATA[
.split.0:192 %mul09_load_13 = load i8 %mul09_addr_13

]]></Node>
<StgValue><ssdm name="mul09_load_13"/></StgValue>
</operation>

<operation id="292" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:193 %mul14_addr_13 = getelementptr i8 %mul14, i64 0, i64 %zext_ln131_1

]]></Node>
<StgValue><ssdm name="mul14_addr_13"/></StgValue>
</operation>

<operation id="293" st_id="15" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="8" op_0_bw="8">
<![CDATA[
.split.0:194 %mul14_load_13 = load i8 %mul14_addr_13

]]></Node>
<StgValue><ssdm name="mul14_load_13"/></StgValue>
</operation>

<operation id="294" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:195 %mul11_addr_13 = getelementptr i8 %mul11, i64 0, i64 %zext_ln131_2

]]></Node>
<StgValue><ssdm name="mul11_addr_13"/></StgValue>
</operation>

<operation id="295" st_id="15" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="8" op_0_bw="8">
<![CDATA[
.split.0:196 %mul11_load_13 = load i8 %mul11_addr_13

]]></Node>
<StgValue><ssdm name="mul11_load_13"/></StgValue>
</operation>

<operation id="296" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:197 %mul13_addr_13 = getelementptr i8 %mul13, i64 0, i64 %zext_ln132

]]></Node>
<StgValue><ssdm name="mul13_addr_13"/></StgValue>
</operation>

<operation id="297" st_id="15" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="8" op_0_bw="8">
<![CDATA[
.split.0:198 %mul13_load_13 = load i8 %mul13_addr_13

]]></Node>
<StgValue><ssdm name="mul13_load_13"/></StgValue>
</operation>

<operation id="298" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
.split.0:236 %store_ln140 = store i8 %xor_ln132, i4 %state_addr_79

]]></Node>
<StgValue><ssdm name="store_ln140"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="299" st_id="16" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="8" op_0_bw="8">
<![CDATA[
.split.0:192 %mul09_load_13 = load i8 %mul09_addr_13

]]></Node>
<StgValue><ssdm name="mul09_load_13"/></StgValue>
</operation>

<operation id="300" st_id="16" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="8" op_0_bw="8">
<![CDATA[
.split.0:194 %mul14_load_13 = load i8 %mul14_addr_13

]]></Node>
<StgValue><ssdm name="mul14_load_13"/></StgValue>
</operation>

<operation id="301" st_id="16" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="8" op_0_bw="8">
<![CDATA[
.split.0:196 %mul11_load_13 = load i8 %mul11_addr_13

]]></Node>
<StgValue><ssdm name="mul11_load_13"/></StgValue>
</operation>

<operation id="302" st_id="16" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="8" op_0_bw="8">
<![CDATA[
.split.0:198 %mul13_load_13 = load i8 %mul13_addr_13

]]></Node>
<StgValue><ssdm name="mul13_load_13"/></StgValue>
</operation>

<operation id="303" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:199 %xor_ln134_1 = xor i8 %mul14_load_13, i8 %mul09_load_13

]]></Node>
<StgValue><ssdm name="xor_ln134_1"/></StgValue>
</operation>

<operation id="304" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:200 %xor_ln134_2 = xor i8 %mul11_load_13, i8 %mul13_load_13

]]></Node>
<StgValue><ssdm name="xor_ln134_2"/></StgValue>
</operation>

<operation id="305" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:201 %xor_ln134 = xor i8 %xor_ln134_2, i8 %xor_ln134_1

]]></Node>
<StgValue><ssdm name="xor_ln134"/></StgValue>
</operation>

<operation id="306" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:202 %mul13_addr_14 = getelementptr i8 %mul13, i64 0, i64 %zext_ln131

]]></Node>
<StgValue><ssdm name="mul13_addr_14"/></StgValue>
</operation>

<operation id="307" st_id="16" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="8" op_0_bw="8">
<![CDATA[
.split.0:203 %mul13_load_14 = load i8 %mul13_addr_14

]]></Node>
<StgValue><ssdm name="mul13_load_14"/></StgValue>
</operation>

<operation id="308" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:204 %mul09_addr_14 = getelementptr i8 %mul09, i64 0, i64 %zext_ln131_1

]]></Node>
<StgValue><ssdm name="mul09_addr_14"/></StgValue>
</operation>

<operation id="309" st_id="16" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="8" op_0_bw="8">
<![CDATA[
.split.0:205 %mul09_load_14 = load i8 %mul09_addr_14

]]></Node>
<StgValue><ssdm name="mul09_load_14"/></StgValue>
</operation>

<operation id="310" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:206 %mul14_addr_14 = getelementptr i8 %mul14, i64 0, i64 %zext_ln131_2

]]></Node>
<StgValue><ssdm name="mul14_addr_14"/></StgValue>
</operation>

<operation id="311" st_id="16" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="8" op_0_bw="8">
<![CDATA[
.split.0:207 %mul14_load_14 = load i8 %mul14_addr_14

]]></Node>
<StgValue><ssdm name="mul14_load_14"/></StgValue>
</operation>

<operation id="312" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:208 %mul11_addr_14 = getelementptr i8 %mul11, i64 0, i64 %zext_ln132

]]></Node>
<StgValue><ssdm name="mul11_addr_14"/></StgValue>
</operation>

<operation id="313" st_id="16" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="8" op_0_bw="8">
<![CDATA[
.split.0:209 %mul11_load_14 = load i8 %mul11_addr_14

]]></Node>
<StgValue><ssdm name="mul11_load_14"/></StgValue>
</operation>

<operation id="314" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
.split.0:237 %store_ln140 = store i8 %xor_ln134, i4 %state_addr_80

]]></Node>
<StgValue><ssdm name="store_ln140"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="315" st_id="17" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="8" op_0_bw="8">
<![CDATA[
.split.0:203 %mul13_load_14 = load i8 %mul13_addr_14

]]></Node>
<StgValue><ssdm name="mul13_load_14"/></StgValue>
</operation>

<operation id="316" st_id="17" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="8" op_0_bw="8">
<![CDATA[
.split.0:205 %mul09_load_14 = load i8 %mul09_addr_14

]]></Node>
<StgValue><ssdm name="mul09_load_14"/></StgValue>
</operation>

<operation id="317" st_id="17" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="8" op_0_bw="8">
<![CDATA[
.split.0:207 %mul14_load_14 = load i8 %mul14_addr_14

]]></Node>
<StgValue><ssdm name="mul14_load_14"/></StgValue>
</operation>

<operation id="318" st_id="17" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="8" op_0_bw="8">
<![CDATA[
.split.0:209 %mul11_load_14 = load i8 %mul11_addr_14

]]></Node>
<StgValue><ssdm name="mul11_load_14"/></StgValue>
</operation>

<operation id="319" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:210 %xor_ln136_1 = xor i8 %mul09_load_14, i8 %mul13_load_14

]]></Node>
<StgValue><ssdm name="xor_ln136_1"/></StgValue>
</operation>

<operation id="320" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:211 %xor_ln136_2 = xor i8 %mul14_load_14, i8 %mul11_load_14

]]></Node>
<StgValue><ssdm name="xor_ln136_2"/></StgValue>
</operation>

<operation id="321" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:212 %xor_ln136 = xor i8 %xor_ln136_2, i8 %xor_ln136_1

]]></Node>
<StgValue><ssdm name="xor_ln136"/></StgValue>
</operation>

<operation id="322" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:213 %mul11_addr_15 = getelementptr i8 %mul11, i64 0, i64 %zext_ln131

]]></Node>
<StgValue><ssdm name="mul11_addr_15"/></StgValue>
</operation>

<operation id="323" st_id="17" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="8" op_0_bw="8">
<![CDATA[
.split.0:214 %mul11_load_15 = load i8 %mul11_addr_15

]]></Node>
<StgValue><ssdm name="mul11_load_15"/></StgValue>
</operation>

<operation id="324" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:215 %mul13_addr_15 = getelementptr i8 %mul13, i64 0, i64 %zext_ln131_1

]]></Node>
<StgValue><ssdm name="mul13_addr_15"/></StgValue>
</operation>

<operation id="325" st_id="17" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="8" op_0_bw="8">
<![CDATA[
.split.0:216 %mul13_load_15 = load i8 %mul13_addr_15

]]></Node>
<StgValue><ssdm name="mul13_load_15"/></StgValue>
</operation>

<operation id="326" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:217 %mul09_addr_15 = getelementptr i8 %mul09, i64 0, i64 %zext_ln131_2

]]></Node>
<StgValue><ssdm name="mul09_addr_15"/></StgValue>
</operation>

<operation id="327" st_id="17" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="8" op_0_bw="8">
<![CDATA[
.split.0:218 %mul09_load_15 = load i8 %mul09_addr_15

]]></Node>
<StgValue><ssdm name="mul09_load_15"/></StgValue>
</operation>

<operation id="328" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:219 %mul14_addr_15 = getelementptr i8 %mul14, i64 0, i64 %zext_ln132

]]></Node>
<StgValue><ssdm name="mul14_addr_15"/></StgValue>
</operation>

<operation id="329" st_id="17" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="8" op_0_bw="8">
<![CDATA[
.split.0:220 %mul14_load_15 = load i8 %mul14_addr_15

]]></Node>
<StgValue><ssdm name="mul14_load_15"/></StgValue>
</operation>

<operation id="330" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
.split.0:238 %store_ln140 = store i8 %xor_ln136, i4 %state_addr_81

]]></Node>
<StgValue><ssdm name="store_ln140"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="331" st_id="18" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="8" op_0_bw="8">
<![CDATA[
.split.0:214 %mul11_load_15 = load i8 %mul11_addr_15

]]></Node>
<StgValue><ssdm name="mul11_load_15"/></StgValue>
</operation>

<operation id="332" st_id="18" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="8" op_0_bw="8">
<![CDATA[
.split.0:216 %mul13_load_15 = load i8 %mul13_addr_15

]]></Node>
<StgValue><ssdm name="mul13_load_15"/></StgValue>
</operation>

<operation id="333" st_id="18" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="8" op_0_bw="8">
<![CDATA[
.split.0:218 %mul09_load_15 = load i8 %mul09_addr_15

]]></Node>
<StgValue><ssdm name="mul09_load_15"/></StgValue>
</operation>

<operation id="334" st_id="18" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="8" op_0_bw="8">
<![CDATA[
.split.0:220 %mul14_load_15 = load i8 %mul14_addr_15

]]></Node>
<StgValue><ssdm name="mul14_load_15"/></StgValue>
</operation>

<operation id="335" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:221 %xor_ln138_1 = xor i8 %mul13_load_15, i8 %mul11_load_15

]]></Node>
<StgValue><ssdm name="xor_ln138_1"/></StgValue>
</operation>

<operation id="336" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:222 %xor_ln138_2 = xor i8 %mul09_load_15, i8 %mul14_load_15

]]></Node>
<StgValue><ssdm name="xor_ln138_2"/></StgValue>
</operation>

<operation id="337" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:223 %xor_ln138 = xor i8 %xor_ln138_2, i8 %xor_ln138_1

]]></Node>
<StgValue><ssdm name="xor_ln138"/></StgValue>
</operation>

<operation id="338" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
.split.0:239 %store_ln140 = store i8 %xor_ln138, i4 %state_addr_82

]]></Node>
<StgValue><ssdm name="store_ln140"/></StgValue>
</operation>

<operation id="339" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="0">
<![CDATA[
.split.0:240 %ret_ln142 = ret

]]></Node>
<StgValue><ssdm name="ret_ln142"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
