/* SPDX-License-Identifier: BSD-2-Clause */
//[File]            : wf_wfdma_host_dma0.h
//[Revision time]   : Mon Oct 30 23:14:54 2023
//[Description]     : This file is auto generated by CODA
//[Copyright]       : Copyright (C) 2023 Mediatek Incorportion. All rights reserved.
// remove HW description see https://wiki.mediatek.inc/display/WTKB/CODA+HW+description+separation


#ifndef __WF_WFDMA_HOST_DMA0_REGS_H__
#define __WF_WFDMA_HOST_DMA0_REGS_H__

#include "hal_common.h"

#ifdef __cplusplus
extern "C" {
#endif








#define WF_WFDMA_HOST_DMA0_BASE                                (0x18024000 + CONN_INFRA_ON_REMAPPING_OFFSET)

#define WF_WFDMA_HOST_DMA0_CBTOP_TXDMAD_0_ADDR                 (WF_WFDMA_HOST_DMA0_BASE + 0x000u) 
#define WF_WFDMA_HOST_DMA0_CBTOP_TXDMAD_1_ADDR                 (WF_WFDMA_HOST_DMA0_BASE + 0x004u) 
#define WF_WFDMA_HOST_DMA0_CBTOP_TXDMAD_2_ADDR                 (WF_WFDMA_HOST_DMA0_BASE + 0x008u) 
#define WF_WFDMA_HOST_DMA0_CBTOP_TXDMAD_3_ADDR                 (WF_WFDMA_HOST_DMA0_BASE + 0x00Cu) 
#define WF_WFDMA_HOST_DMA0_CBTOP_TXDMAD_4_ADDR                 (WF_WFDMA_HOST_DMA0_BASE + 0x010u) 
#define WF_WFDMA_HOST_DMA0_CBTOP_TXDMAD_5_ADDR                 (WF_WFDMA_HOST_DMA0_BASE + 0x014u) 
#define WF_WFDMA_HOST_DMA0_CBTOP_TXDMAD_6_ADDR                 (WF_WFDMA_HOST_DMA0_BASE + 0x018u) 
#define WF_WFDMA_HOST_DMA0_TX_DMAD_RNG_START_ADDR              (WF_WFDMA_HOST_DMA0_BASE + 0x0B0u) 
#define WF_WFDMA_HOST_DMA0_TX_DMAD_RNG_END_ADDR                (WF_WFDMA_HOST_DMA0_BASE + 0x0B8u) 
#define WF_WFDMA_HOST_DMA0_RX_DMAD_RNG_START_ADDR              (WF_WFDMA_HOST_DMA0_BASE + 0x0C0u) 
#define WF_WFDMA_HOST_DMA0_RX_DMAD_RNG_END_ADDR                (WF_WFDMA_HOST_DMA0_BASE + 0x0C8u) 
#define WF_WFDMA_HOST_DMA0_TX_PLD_RNG_START_ADDR               (WF_WFDMA_HOST_DMA0_BASE + 0x0D0u) 
#define WF_WFDMA_HOST_DMA0_TX_PLD_RNG_END_ADDR                 (WF_WFDMA_HOST_DMA0_BASE + 0x0D8u) 
#define WF_WFDMA_HOST_DMA0_RX_PLD_RNG_START_ADDR               (WF_WFDMA_HOST_DMA0_BASE + 0x0E0u) 
#define WF_WFDMA_HOST_DMA0_RX_PLD_RNG_END_ADDR                 (WF_WFDMA_HOST_DMA0_BASE + 0x0E8u) 
#define WF_WFDMA_HOST_DMA0_CONN_HIF_RST_ADDR                   (WF_WFDMA_HOST_DMA0_BASE + 0x100u) 
#define WF_WFDMA_HOST_DMA0_HOST2MCU_SW_INT_SET_ADDR            (WF_WFDMA_HOST_DMA0_BASE + 0X108u) 
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_SET_ADDR            (WF_WFDMA_HOST_DMA0_BASE + 0x10Cu) 
#define WF_WFDMA_HOST_DMA0_MCU_INT_STA_ADDR                    (WF_WFDMA_HOST_DMA0_BASE + 0X110u) 
#define WF_WFDMA_HOST_DMA0_MCU_INT_ENA_ADDR                    (WF_WFDMA_HOST_DMA0_BASE + 0X114u) 
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_ADDR             (WF_WFDMA_HOST_DMA0_BASE + 0x118u) 
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_ADDR             (WF_WFDMA_HOST_DMA0_BASE + 0x11Cu) 
#define WF_WFDMA_HOST_DMA0_CONN_HIF_DUMMY_ADDR                 (WF_WFDMA_HOST_DMA0_BASE + 0x120u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_DBG_IDX_ADDR                  (WF_WFDMA_HOST_DMA0_BASE + 0x124u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_DBG_PROBE_ADDR                (WF_WFDMA_HOST_DMA0_BASE + 0x128u) 
#define WF_WFDMA_HOST_DMA0_CONN_HIF_DBG_IDX_ADDR               (WF_WFDMA_HOST_DMA0_BASE + 0x12Cu) 
#define WF_WFDMA_HOST_DMA0_CONN_HIF_DBG_PROBE_ADDR             (WF_WFDMA_HOST_DMA0_BASE + 0x130u) 
#define WF_WFDMA_HOST_DMA0_CONN_HIF_DMASHDL_DBG_PROBE_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0x134u) 
#define WF_WFDMA_HOST_DMA0_CONN_HIF_BUSY_STATUS_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x138u) 
#define WF_WFDMA_HOST_DMA0_CONN_HIF_BUSY_ENA_ADDR              (WF_WFDMA_HOST_DMA0_BASE + 0x13cu) 
#define WF_WFDMA_HOST_DMA0_CONN_HIF_FIFO_TEST_MOD_ADDR         (WF_WFDMA_HOST_DMA0_BASE + 0x140u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_CIDX_FET_CTRL0_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x144u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_CIDX_FET_CTRL1_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x148u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_CIDX_FET_CTRL2_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x14Cu) 
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_PCIE_SEL_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x150u) 
#define WF_WFDMA_HOST_DMA0_HOST_RX_INT_PCIE_SEL_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x154u) 
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_WB_EN_ADDR              (WF_WFDMA_HOST_DMA0_BASE + 0x158u) 
#define WF_WFDMA_HOST_DMA0_HOST_RX_INT_WB_EN_ADDR              (WF_WFDMA_HOST_DMA0_BASE + 0x15Cu) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_CTRL0_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x160u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_CTRL1_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x164u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_CTRL2_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x168u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_CTRL3_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x16Cu) 
#define WF_WFDMA_HOST_DMA0_RSS_AP_INT_STA_ADDR                 (WF_WFDMA_HOST_DMA0_BASE + 0x170u) 
#define WF_WFDMA_HOST_DMA0_RSS_AP_INT_ENA_ADDR                 (WF_WFDMA_HOST_DMA0_BASE + 0x174u) 
#define WF_WFDMA_HOST_DMA0_RSS_AP_INT_ENA_SET_ADDR             (WF_WFDMA_HOST_DMA0_BASE + 0x178u) 
#define WF_WFDMA_HOST_DMA0_RSS_AP_INT_ENA_CLR_ADDR             (WF_WFDMA_HOST_DMA0_BASE + 0x17Cu) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_DMY_CTRL0_ADDR      (WF_WFDMA_HOST_DMA0_BASE + 0x180u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_DMY_CTRL1_ADDR      (WF_WFDMA_HOST_DMA0_BASE + 0x184u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_DMY_CTRL2_ADDR      (WF_WFDMA_HOST_DMA0_BASE + 0x188u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_DMY_CTRL3_ADDR      (WF_WFDMA_HOST_DMA0_BASE + 0x18Cu) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_MD_CTRL0_ADDR       (WF_WFDMA_HOST_DMA0_BASE + 0x190u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_MD_CTRL1_ADDR       (WF_WFDMA_HOST_DMA0_BASE + 0x194u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_MD_CTRL2_ADDR       (WF_WFDMA_HOST_DMA0_BASE + 0x198u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_DEBUG_0_ADDR        (WF_WFDMA_HOST_DMA0_BASE + 0x1A0u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_TX_INT_EN0_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0x1B0u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_TX_INT_EN1_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0x1B4u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_RX_INT_EN0_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0x1B8u) 
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_ADDR         (WF_WFDMA_HOST_DMA0_BASE + 0x1E8u) 
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_ADDR         (WF_WFDMA_HOST_DMA0_BASE + 0x1ECu) 
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_STA_ADDR            (WF_WFDMA_HOST_DMA0_BASE + 0x1F0u) 
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_ENA_ADDR            (WF_WFDMA_HOST_DMA0_BASE + 0x1F4u) 
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_STA_ADDR            (WF_WFDMA_HOST_DMA0_BASE + 0x1F8u) 
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_ENA_ADDR            (WF_WFDMA_HOST_DMA0_BASE + 0x1FCu) 
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_ADDR                   (WF_WFDMA_HOST_DMA0_BASE + 0x200u) 
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_ADDR                   (WF_WFDMA_HOST_DMA0_BASE + 0X204u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_ADDR                  (WF_WFDMA_HOST_DMA0_BASE + 0x208u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_ADDR              (WF_WFDMA_HOST_DMA0_BASE + 0x20Cu) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_EXT_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x214u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_PAUSE0_ADDR                (WF_WFDMA_HOST_DMA0_BASE + 0x218u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_PAUSE1_ADDR                (WF_WFDMA_HOST_DMA0_BASE + 0x21Cu) 
#define WF_WFDMA_HOST_DMA0_WPDMA_PAUSE0_ADDR                   (WF_WFDMA_HOST_DMA0_BASE + 0x220u) 
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_ADDR               (WF_WFDMA_HOST_DMA0_BASE + 0X228u) 
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_ADDR               (WF_WFDMA_HOST_DMA0_BASE + 0X22Cu) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TIMEOUT_CFG_ADDR              (WF_WFDMA_HOST_DMA0_BASE + 0x230u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_MISC_CFG_ADDR                 (WF_WFDMA_HOST_DMA0_BASE + 0x234u) 
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_EXT_ADDR               (WF_WFDMA_HOST_DMA0_BASE + 0x238u) 
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_EXT_ADDR               (WF_WFDMA_HOST_DMA0_BASE + 0x23Cu) 
#define WF_WFDMA_HOST_DMA0_RSS_MD_INT_STA_ADDR                 (WF_WFDMA_HOST_DMA0_BASE + 0x240u) 
#define WF_WFDMA_HOST_DMA0_RSS_MD_INT_ENA_ADDR                 (WF_WFDMA_HOST_DMA0_BASE + 0x244u) 
#define WF_WFDMA_HOST_DMA0_RSS_MD_INT_ENA_SET_ADDR             (WF_WFDMA_HOST_DMA0_BASE + 0x248u) 
#define WF_WFDMA_HOST_DMA0_RSS_MD_INT_ENA_CLR_ADDR             (WF_WFDMA_HOST_DMA0_BASE + 0x24Cu) 
#define WF_WFDMA_HOST_DMA0_MD_INT_STA_ADDR                     (WF_WFDMA_HOST_DMA0_BASE + 0x250u) 
#define WF_WFDMA_HOST_DMA0_MD_INT_ENA_ADDR                     (WF_WFDMA_HOST_DMA0_BASE + 0x254u) 
#define WF_WFDMA_HOST_DMA0_MCU2MD_SW_INT_SET_ADDR              (WF_WFDMA_HOST_DMA0_BASE + 0x258u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG2_ADDR                 (WF_WFDMA_HOST_DMA0_BASE + 0x25Cu) 
#define WF_WFDMA_HOST_DMA0_WPDMA_PAUSE_RX_Q_TH10_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x260u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_PAUSE_RX_Q_TH32_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x264u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_PAUSE_RX_Q_TH54_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x268u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_PAUSE_RX_Q_TH76_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x26Cu) 
#define WF_WFDMA_HOST_DMA0_WPDMA_PAUSE_RRO_Q_ADDR              (WF_WFDMA_HOST_DMA0_BASE + 0x27Cu) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DRX_PTR_ADDR              (WF_WFDMA_HOST_DMA0_BASE + 0x280u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_INFO_ADDR                     (WF_WFDMA_HOST_DMA0_BASE + 0x284u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_INFO_EXT_ADDR                 (WF_WFDMA_HOST_DMA0_BASE + 0x288u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_RX_PRI_SEL_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x298u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x29Cu) 
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT0_ADDR             (WF_WFDMA_HOST_DMA0_BASE + 0x2B0u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT1_ADDR             (WF_WFDMA_HOST_DMA0_BASE + 0x2B4u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT2_ADDR             (WF_WFDMA_HOST_DMA0_BASE + 0x2B8u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_CTXD_CFG_ADDR                 (WF_WFDMA_HOST_DMA0_BASE + 0x2BCu) 
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_0_ADDR              (WF_WFDMA_HOST_DMA0_BASE + 0x2C0u) 
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_1_ADDR              (WF_WFDMA_HOST_DMA0_BASE + 0x2C4u) 
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_0_ADDR              (WF_WFDMA_HOST_DMA0_BASE + 0x2C8u) 
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_1_ADDR              (WF_WFDMA_HOST_DMA0_BASE + 0x2CCu) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_QOS_QTM_CFG0_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x2D0u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_QOS_QTM_CFG1_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x2D4u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_QOS_FSM_ADDR               (WF_WFDMA_HOST_DMA0_BASE + 0x2D8u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_CFET_REQ_CNT_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x2DCu) 
#define WF_WFDMA_HOST_DMA0_WPDMA_DRV_CFET_REQ_CNT_ADDR         (WF_WFDMA_HOST_DMA0_BASE + 0x2E0u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_CFET_REQ_CNT_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x2E4u) 
#define WF_WFDMA_HOST_DMA0_HOST_PER_DLY_INT_CFG_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x2E8u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_PRI_DLY_INT_CFG0_ADDR         (WF_WFDMA_HOST_DMA0_BASE + 0x2F0u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_PRI_DLY_INT_CFG1_ADDR         (WF_WFDMA_HOST_DMA0_BASE + 0x2F4u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_CTRL0_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x300u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_CTRL1_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x304u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_CTRL2_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x308u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_CTRL3_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x30Cu) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_CTRL0_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x310u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_CTRL1_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x314u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_CTRL2_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x318u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_CTRL3_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x31Cu) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_CTRL0_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x320u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_CTRL1_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x324u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_CTRL2_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x328u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_CTRL3_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x32Cu) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_CTRL0_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x330u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_CTRL1_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x334u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_CTRL2_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x338u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_CTRL3_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x33Cu) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_CTRL0_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x340u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_CTRL1_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x344u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_CTRL2_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x348u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_CTRL3_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x34Cu) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_CTRL0_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x350u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_CTRL1_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x354u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_CTRL2_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x358u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_CTRL3_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x35Cu) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_CTRL0_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x360u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_CTRL1_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x364u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_CTRL2_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x368u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_CTRL3_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x36Cu) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING7_CTRL0_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x370u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING7_CTRL1_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x374u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING7_CTRL2_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x378u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING7_CTRL3_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x37Cu) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING8_CTRL0_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x380u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING8_CTRL1_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x384u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING8_CTRL2_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x388u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING8_CTRL3_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x38Cu) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING9_CTRL0_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x390u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING9_CTRL1_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x394u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING9_CTRL2_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x398u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING9_CTRL3_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x39Cu) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING10_CTRL0_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x3A0u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING10_CTRL1_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x3A4u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING10_CTRL2_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x3A8u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING10_CTRL3_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x3ACu) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING11_CTRL0_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x3B0u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING11_CTRL1_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x3B4u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING11_CTRL2_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x3B8u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING11_CTRL3_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x3BCu) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING12_CTRL0_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x3C0u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING12_CTRL1_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x3C4u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING12_CTRL2_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x3C8u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING12_CTRL3_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x3CCu) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING13_CTRL0_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x3D0u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING13_CTRL1_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x3D4u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING13_CTRL2_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x3D8u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING13_CTRL3_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x3DCu) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING14_CTRL0_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x3E0u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING14_CTRL1_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x3E4u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING14_CTRL2_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x3E8u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING14_CTRL3_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x3ECu) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING15_CTRL0_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x3F0u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING15_CTRL1_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x3F4u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING15_CTRL2_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x3F8u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING15_CTRL3_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x3FCu) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_CTRL0_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x400u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_CTRL1_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x404u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_CTRL2_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x408u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_CTRL3_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x40Cu) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_CTRL0_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x410u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_CTRL1_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x414u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_CTRL2_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x418u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_CTRL3_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x41Cu) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_CTRL0_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x420u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_CTRL1_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x424u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_CTRL2_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x428u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_CTRL3_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x42Cu) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_CTRL0_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x430u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_CTRL1_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x434u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_CTRL2_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x438u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_CTRL3_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x43Cu) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING20_CTRL0_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x440u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING20_CTRL1_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x444u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING20_CTRL2_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x448u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING20_CTRL3_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x44Cu) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING21_CTRL0_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x450u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING21_CTRL1_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x454u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING21_CTRL2_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x458u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING21_CTRL3_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x45Cu) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING22_CTRL0_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x460u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING22_CTRL1_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x464u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING22_CTRL2_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x468u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING22_CTRL3_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x46Cu) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING23_CTRL0_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x470u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING23_CTRL1_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x474u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING23_CTRL2_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x478u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING23_CTRL3_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x47Cu) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING24_CTRL0_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x480u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING24_CTRL1_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x484u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING24_CTRL2_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x488u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING24_CTRL3_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x48Cu) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING25_CTRL0_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x490u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING25_CTRL1_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x494u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING25_CTRL2_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x498u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING25_CTRL3_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x49Cu) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING26_CTRL0_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x4A0u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING26_CTRL1_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x4A4u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING26_CTRL2_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x4A8u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING26_CTRL3_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x4ACu) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING27_CTRL0_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x4B0u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING27_CTRL1_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x4B4u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING27_CTRL2_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x4B8u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING27_CTRL3_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x4BCu) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING28_CTRL0_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x4C0u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING28_CTRL1_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x4C4u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING28_CTRL2_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x4C8u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING28_CTRL3_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x4CCu) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING29_CTRL0_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x4D0u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING29_CTRL1_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x4D4u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING29_CTRL2_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x4D8u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING29_CTRL3_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x4DCu) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING30_CTRL0_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x4E0u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING30_CTRL1_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x4E4u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING30_CTRL2_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x4E8u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING30_CTRL3_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x4ECu) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING31_CTRL0_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x4F0u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING31_CTRL1_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x4F4u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING31_CTRL2_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x4F8u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING31_CTRL3_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x4FCu) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_CTRL0_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x500u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_CTRL1_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x504u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_CTRL2_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x508u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_CTRL3_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x50Cu) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_CTRL0_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x510u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_CTRL1_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x514u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_CTRL2_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x518u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_CTRL3_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x51Cu) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_CTRL0_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x520u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_CTRL1_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x524u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_CTRL2_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x528u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_CTRL3_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x52Cu) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_CTRL0_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x530u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_CTRL1_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x534u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_CTRL2_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x538u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_CTRL3_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x53Cu) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_CTRL0_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x540u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_CTRL1_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x544u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_CTRL2_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x548u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_CTRL3_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x54Cu) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_CTRL0_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x550u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_CTRL1_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x554u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_CTRL2_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x558u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_CTRL3_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x55Cu) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_CTRL0_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x560u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_CTRL1_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x564u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_CTRL2_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x568u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_CTRL3_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x56Cu) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_CTRL0_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x570u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_CTRL1_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x574u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_CTRL2_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x578u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_CTRL3_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x57Cu) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_EXT_CTRL_ADDR        (WF_WFDMA_HOST_DMA0_BASE + 0x600u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_EXT_CTRL_ADDR        (WF_WFDMA_HOST_DMA0_BASE + 0x604u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_EXT_CTRL_ADDR        (WF_WFDMA_HOST_DMA0_BASE + 0x608u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_EXT_CTRL_ADDR        (WF_WFDMA_HOST_DMA0_BASE + 0x60Cu) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_EXT_CTRL_ADDR        (WF_WFDMA_HOST_DMA0_BASE + 0x610u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_EXT_CTRL_ADDR        (WF_WFDMA_HOST_DMA0_BASE + 0x614u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_EXT_CTRL_ADDR        (WF_WFDMA_HOST_DMA0_BASE + 0x618u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING7_EXT_CTRL_ADDR        (WF_WFDMA_HOST_DMA0_BASE + 0x61Cu) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING8_EXT_CTRL_ADDR        (WF_WFDMA_HOST_DMA0_BASE + 0x620u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING9_EXT_CTRL_ADDR        (WF_WFDMA_HOST_DMA0_BASE + 0x624u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING10_EXT_CTRL_ADDR       (WF_WFDMA_HOST_DMA0_BASE + 0x628u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING11_EXT_CTRL_ADDR       (WF_WFDMA_HOST_DMA0_BASE + 0x62Cu) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING12_EXT_CTRL_ADDR       (WF_WFDMA_HOST_DMA0_BASE + 0x630u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING13_EXT_CTRL_ADDR       (WF_WFDMA_HOST_DMA0_BASE + 0x634u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING14_EXT_CTRL_ADDR       (WF_WFDMA_HOST_DMA0_BASE + 0x638u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING15_EXT_CTRL_ADDR       (WF_WFDMA_HOST_DMA0_BASE + 0x63Cu) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_EXT_CTRL_ADDR       (WF_WFDMA_HOST_DMA0_BASE + 0x640u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_EXT_CTRL_ADDR       (WF_WFDMA_HOST_DMA0_BASE + 0x644u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_EXT_CTRL_ADDR       (WF_WFDMA_HOST_DMA0_BASE + 0x648u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_EXT_CTRL_ADDR       (WF_WFDMA_HOST_DMA0_BASE + 0x64Cu) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING20_EXT_CTRL_ADDR       (WF_WFDMA_HOST_DMA0_BASE + 0x650u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING21_EXT_CTRL_ADDR       (WF_WFDMA_HOST_DMA0_BASE + 0x654u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING22_EXT_CTRL_ADDR       (WF_WFDMA_HOST_DMA0_BASE + 0x658u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING23_EXT_CTRL_ADDR       (WF_WFDMA_HOST_DMA0_BASE + 0x65Cu) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING24_EXT_CTRL_ADDR       (WF_WFDMA_HOST_DMA0_BASE + 0x660u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING25_EXT_CTRL_ADDR       (WF_WFDMA_HOST_DMA0_BASE + 0x664u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING26_EXT_CTRL_ADDR       (WF_WFDMA_HOST_DMA0_BASE + 0x668u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING27_EXT_CTRL_ADDR       (WF_WFDMA_HOST_DMA0_BASE + 0x66Cu) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING28_EXT_CTRL_ADDR       (WF_WFDMA_HOST_DMA0_BASE + 0x670u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING29_EXT_CTRL_ADDR       (WF_WFDMA_HOST_DMA0_BASE + 0x674u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING30_EXT_CTRL_ADDR       (WF_WFDMA_HOST_DMA0_BASE + 0x678u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING31_EXT_CTRL_ADDR       (WF_WFDMA_HOST_DMA0_BASE + 0x67Cu) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_EXT_CTRL_ADDR        (WF_WFDMA_HOST_DMA0_BASE + 0x680u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_EXT_CTRL_ADDR        (WF_WFDMA_HOST_DMA0_BASE + 0x684u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_EXT_CTRL_ADDR        (WF_WFDMA_HOST_DMA0_BASE + 0x688u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_EXT_CTRL_ADDR        (WF_WFDMA_HOST_DMA0_BASE + 0x68Cu) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_EXT_CTRL_ADDR        (WF_WFDMA_HOST_DMA0_BASE + 0x690u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_EXT_CTRL_ADDR        (WF_WFDMA_HOST_DMA0_BASE + 0x694u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_EXT_CTRL_ADDR        (WF_WFDMA_HOST_DMA0_BASE + 0x698u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_EXT_CTRL_ADDR        (WF_WFDMA_HOST_DMA0_BASE + 0x69Cu) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_CFET_TH_01_ADDR            (WF_WFDMA_HOST_DMA0_BASE + 0x700u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_CFET_TH_23_ADDR            (WF_WFDMA_HOST_DMA0_BASE + 0x704u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_CFET_TH_45_ADDR            (WF_WFDMA_HOST_DMA0_BASE + 0x708u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_CFET_TH_67_ADDR            (WF_WFDMA_HOST_DMA0_BASE + 0x70Cu) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_CFET_CTRL0_ADDR            (WF_WFDMA_HOST_DMA0_BASE + 0x720u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_CFET_CTRL1_ADDR            (WF_WFDMA_HOST_DMA0_BASE + 0x724u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_HW_DONE_FLAG_0_ADDR        (WF_WFDMA_HOST_DMA0_BASE + 0x730u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_HW_DONE_FLAG_1_ADDR        (WF_WFDMA_HOST_DMA0_BASE + 0x734u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_HW_DONE_FLAG_2_ADDR        (WF_WFDMA_HOST_DMA0_BASE + 0x738u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_HW_DONE_FLAG_3_ADDR        (WF_WFDMA_HOST_DMA0_BASE + 0x73Cu) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_HW_DONE_FLAG_4_ADDR        (WF_WFDMA_HOST_DMA0_BASE + 0x740u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_HW_DONE_FLAG_5_ADDR        (WF_WFDMA_HOST_DMA0_BASE + 0x744u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_HW_DONE_FLAG_6_ADDR        (WF_WFDMA_HOST_DMA0_BASE + 0x748u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_HW_DONE_FLAG_7_ADDR        (WF_WFDMA_HOST_DMA0_BASE + 0x74Cu) 
#define WF_WFDMA_HOST_DMA0_WPDMA_SW_DONE_BASE_PTR_ADDR         (WF_WFDMA_HOST_DMA0_BASE + 0x750u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_SW_DONE_BASE_PTR_EXT_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0x754u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_TST_LAST_T1_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x990u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_TST_LAST_T2_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x994u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_TST_LAST_WB_DMAD_ADDR      (WF_WFDMA_HOST_DMA0_BASE + 0x998u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_TST_LAST_T1_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x9A0u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_TST_LAST_T2_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x9A4u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_TST_LAST_T3_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x9A8u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_TST_LAST_WB_DMAD_ADDR      (WF_WFDMA_HOST_DMA0_BASE + 0x9ACu) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_BKRS_CTRL0_ADDR      (WF_WFDMA_HOST_DMA0_BASE + 0xA00u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_BKRS_CTRL1_ADDR      (WF_WFDMA_HOST_DMA0_BASE + 0xA04u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_BKRS_CTRL2_ADDR      (WF_WFDMA_HOST_DMA0_BASE + 0xA08u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_BKRS_CTRL0_ADDR      (WF_WFDMA_HOST_DMA0_BASE + 0xA10u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_BKRS_CTRL1_ADDR      (WF_WFDMA_HOST_DMA0_BASE + 0xA14u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_BKRS_CTRL2_ADDR      (WF_WFDMA_HOST_DMA0_BASE + 0xA18u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_BKRS_CTRL0_ADDR      (WF_WFDMA_HOST_DMA0_BASE + 0xA20u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_BKRS_CTRL1_ADDR      (WF_WFDMA_HOST_DMA0_BASE + 0xA24u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_BKRS_CTRL2_ADDR      (WF_WFDMA_HOST_DMA0_BASE + 0xA28u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_BKRS_CTRL0_ADDR      (WF_WFDMA_HOST_DMA0_BASE + 0xA30u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_BKRS_CTRL1_ADDR      (WF_WFDMA_HOST_DMA0_BASE + 0xA34u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_BKRS_CTRL2_ADDR      (WF_WFDMA_HOST_DMA0_BASE + 0xA38u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_BKRS_CTRL0_ADDR      (WF_WFDMA_HOST_DMA0_BASE + 0xA40u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_BKRS_CTRL1_ADDR      (WF_WFDMA_HOST_DMA0_BASE + 0xA44u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_BKRS_CTRL2_ADDR      (WF_WFDMA_HOST_DMA0_BASE + 0xA48u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_BKRS_CTRL0_ADDR      (WF_WFDMA_HOST_DMA0_BASE + 0xA50u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_BKRS_CTRL1_ADDR      (WF_WFDMA_HOST_DMA0_BASE + 0xA54u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_BKRS_CTRL2_ADDR      (WF_WFDMA_HOST_DMA0_BASE + 0xA58u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_BKRS_CTRL0_ADDR      (WF_WFDMA_HOST_DMA0_BASE + 0xA60u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_BKRS_CTRL1_ADDR      (WF_WFDMA_HOST_DMA0_BASE + 0xA64u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_BKRS_CTRL2_ADDR      (WF_WFDMA_HOST_DMA0_BASE + 0xA68u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING7_BKRS_CTRL0_ADDR      (WF_WFDMA_HOST_DMA0_BASE + 0xA70u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING7_BKRS_CTRL1_ADDR      (WF_WFDMA_HOST_DMA0_BASE + 0xA74u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING7_BKRS_CTRL2_ADDR      (WF_WFDMA_HOST_DMA0_BASE + 0xA78u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING8_BKRS_CTRL0_ADDR      (WF_WFDMA_HOST_DMA0_BASE + 0xA80u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING8_BKRS_CTRL1_ADDR      (WF_WFDMA_HOST_DMA0_BASE + 0xA84u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING8_BKRS_CTRL2_ADDR      (WF_WFDMA_HOST_DMA0_BASE + 0xA88u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING9_BKRS_CTRL0_ADDR      (WF_WFDMA_HOST_DMA0_BASE + 0xA90u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING9_BKRS_CTRL1_ADDR      (WF_WFDMA_HOST_DMA0_BASE + 0xA94u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING9_BKRS_CTRL2_ADDR      (WF_WFDMA_HOST_DMA0_BASE + 0xA98u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING10_BKRS_CTRL0_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0xAA0u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING10_BKRS_CTRL1_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0xAA4u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING10_BKRS_CTRL2_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0xAA8u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING11_BKRS_CTRL0_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0xAB0u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING11_BKRS_CTRL1_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0xAB4u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING11_BKRS_CTRL2_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0xAB8u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING12_BKRS_CTRL0_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0xAC0u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING12_BKRS_CTRL1_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0xAC4u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING12_BKRS_CTRL2_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0xAC8u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING13_BKRS_CTRL0_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0xAD0u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING13_BKRS_CTRL1_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0xAD4u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING13_BKRS_CTRL2_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0xAD8u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING14_BKRS_CTRL0_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0xAE0u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING14_BKRS_CTRL1_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0xAE4u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING14_BKRS_CTRL2_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0xAE8u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING15_BKRS_CTRL0_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0xAF0u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING15_BKRS_CTRL1_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0xAF4u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING15_BKRS_CTRL2_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0xAF8u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_BKRS_CTRL0_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0xB00u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_BKRS_CTRL1_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0xB04u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_BKRS_CTRL2_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0xB08u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_BKRS_CTRL0_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0xB10u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_BKRS_CTRL1_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0xB14u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_BKRS_CTRL2_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0xB18u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_BKRS_CTRL0_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0xB20u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_BKRS_CTRL1_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0xB24u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_BKRS_CTRL2_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0xB28u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_BKRS_CTRL0_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0xB30u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_BKRS_CTRL1_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0xB34u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_BKRS_CTRL2_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0xB38u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING20_BKRS_CTRL0_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0xB40u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING20_BKRS_CTRL1_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0xB44u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING20_BKRS_CTRL2_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0xB48u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING21_BKRS_CTRL0_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0xB50u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING21_BKRS_CTRL1_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0xB54u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING21_BKRS_CTRL2_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0xB58u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING22_BKRS_CTRL0_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0xB60u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING22_BKRS_CTRL1_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0xB64u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING22_BKRS_CTRL2_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0xB68u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING23_BKRS_CTRL0_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0xB70u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING23_BKRS_CTRL1_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0xB74u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING23_BKRS_CTRL2_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0xB78u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING24_BKRS_CTRL0_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0xB80u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING24_BKRS_CTRL1_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0xB84u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING24_BKRS_CTRL2_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0xB88u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING25_BKRS_CTRL0_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0xB90u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING25_BKRS_CTRL1_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0xB94u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING25_BKRS_CTRL2_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0xB98u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING26_BKRS_CTRL0_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0xBA0u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING26_BKRS_CTRL1_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0xBA4u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING26_BKRS_CTRL2_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0xBA8u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING27_BKRS_CTRL0_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0xBB0u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING27_BKRS_CTRL1_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0xBB4u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING27_BKRS_CTRL2_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0xBB8u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING28_BKRS_CTRL0_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0xBC0u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING28_BKRS_CTRL1_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0xBC4u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING28_BKRS_CTRL2_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0xBC8u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING29_BKRS_CTRL0_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0xBD0u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING29_BKRS_CTRL1_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0xBD4u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING29_BKRS_CTRL2_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0xBD8u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING30_BKRS_CTRL0_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0xBE0u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING30_BKRS_CTRL1_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0xBE4u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING30_BKRS_CTRL2_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0xBE8u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING31_BKRS_CTRL0_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0xBF0u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING31_BKRS_CTRL1_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0xBF4u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING31_BKRS_CTRL2_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0xBF8u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_BKRS_CTRL0_ADDR      (WF_WFDMA_HOST_DMA0_BASE + 0xC00u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_BKRS_CTRL1_ADDR      (WF_WFDMA_HOST_DMA0_BASE + 0xC04u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_BKRS_CTRL2_ADDR      (WF_WFDMA_HOST_DMA0_BASE + 0xC08u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_BKRS_CTRL0_ADDR      (WF_WFDMA_HOST_DMA0_BASE + 0xC10u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_BKRS_CTRL1_ADDR      (WF_WFDMA_HOST_DMA0_BASE + 0xC14u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_BKRS_CTRL2_ADDR      (WF_WFDMA_HOST_DMA0_BASE + 0xC18u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_BKRS_CTRL0_ADDR      (WF_WFDMA_HOST_DMA0_BASE + 0xC20u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_BKRS_CTRL1_ADDR      (WF_WFDMA_HOST_DMA0_BASE + 0xC24u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_BKRS_CTRL2_ADDR      (WF_WFDMA_HOST_DMA0_BASE + 0xC28u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_BKRS_CTRL0_ADDR      (WF_WFDMA_HOST_DMA0_BASE + 0xC30u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_BKRS_CTRL1_ADDR      (WF_WFDMA_HOST_DMA0_BASE + 0xC34u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_BKRS_CTRL2_ADDR      (WF_WFDMA_HOST_DMA0_BASE + 0xC38u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_BKRS_CTRL0_ADDR      (WF_WFDMA_HOST_DMA0_BASE + 0xC40u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_BKRS_CTRL1_ADDR      (WF_WFDMA_HOST_DMA0_BASE + 0xC44u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_BKRS_CTRL2_ADDR      (WF_WFDMA_HOST_DMA0_BASE + 0xC48u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_BKRS_CTRL0_ADDR      (WF_WFDMA_HOST_DMA0_BASE + 0xC50u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_BKRS_CTRL1_ADDR      (WF_WFDMA_HOST_DMA0_BASE + 0xC54u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_BKRS_CTRL2_ADDR      (WF_WFDMA_HOST_DMA0_BASE + 0xC58u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_BKRS_CTRL0_ADDR      (WF_WFDMA_HOST_DMA0_BASE + 0xC60u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_BKRS_CTRL1_ADDR      (WF_WFDMA_HOST_DMA0_BASE + 0xC64u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_BKRS_CTRL2_ADDR      (WF_WFDMA_HOST_DMA0_BASE + 0xC68u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_BKRS_CTRL0_ADDR      (WF_WFDMA_HOST_DMA0_BASE + 0xC70u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_BKRS_CTRL1_ADDR      (WF_WFDMA_HOST_DMA0_BASE + 0xC74u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_BKRS_CTRL2_ADDR      (WF_WFDMA_HOST_DMA0_BASE + 0xC78u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_DMAD_MIB_ADDR        (WF_WFDMA_HOST_DMA0_BASE + 0xD00u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_PKT_MIB_ADDR         (WF_WFDMA_HOST_DMA0_BASE + 0xD04u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_DMAD_MIB_ADDR        (WF_WFDMA_HOST_DMA0_BASE + 0xD10u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_PKT_MIB_ADDR         (WF_WFDMA_HOST_DMA0_BASE + 0xD14u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_DMAD_MIB_ADDR        (WF_WFDMA_HOST_DMA0_BASE + 0xD20u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_PKT_MIB_ADDR         (WF_WFDMA_HOST_DMA0_BASE + 0xD24u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_DMAD_MIB_ADDR        (WF_WFDMA_HOST_DMA0_BASE + 0xD30u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_PKT_MIB_ADDR         (WF_WFDMA_HOST_DMA0_BASE + 0xD34u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_DMAD_MIB_ADDR        (WF_WFDMA_HOST_DMA0_BASE + 0xD40u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_PKT_MIB_ADDR         (WF_WFDMA_HOST_DMA0_BASE + 0xD44u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_DMAD_MIB_ADDR        (WF_WFDMA_HOST_DMA0_BASE + 0xD50u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_PKT_MIB_ADDR         (WF_WFDMA_HOST_DMA0_BASE + 0xD54u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_DMAD_MIB_ADDR        (WF_WFDMA_HOST_DMA0_BASE + 0xD60u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_PKT_MIB_ADDR         (WF_WFDMA_HOST_DMA0_BASE + 0xD64u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING7_DMAD_MIB_ADDR        (WF_WFDMA_HOST_DMA0_BASE + 0xD70u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING7_PKT_MIB_ADDR         (WF_WFDMA_HOST_DMA0_BASE + 0xD74u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING8_DMAD_MIB_ADDR        (WF_WFDMA_HOST_DMA0_BASE + 0xD80u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING8_PKT_MIB_ADDR         (WF_WFDMA_HOST_DMA0_BASE + 0xD84u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING9_DMAD_MIB_ADDR        (WF_WFDMA_HOST_DMA0_BASE + 0xD90u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING9_PKT_MIB_ADDR         (WF_WFDMA_HOST_DMA0_BASE + 0xD94u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING10_DMAD_MIB_ADDR       (WF_WFDMA_HOST_DMA0_BASE + 0xDA0u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING10_PKT_MIB_ADDR        (WF_WFDMA_HOST_DMA0_BASE + 0xDA4u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING11_DMAD_MIB_ADDR       (WF_WFDMA_HOST_DMA0_BASE + 0xDB0u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING11_PKT_MIB_ADDR        (WF_WFDMA_HOST_DMA0_BASE + 0xDB4u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING12_DMAD_MIB_ADDR       (WF_WFDMA_HOST_DMA0_BASE + 0xDC0u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING12_PKT_MIB_ADDR        (WF_WFDMA_HOST_DMA0_BASE + 0xDC4u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING13_DMAD_MIB_ADDR       (WF_WFDMA_HOST_DMA0_BASE + 0xDD0u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING13_PKT_MIB_ADDR        (WF_WFDMA_HOST_DMA0_BASE + 0xDD4u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING14_DMAD_MIB_ADDR       (WF_WFDMA_HOST_DMA0_BASE + 0xDE0u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING14_PKT_MIB_ADDR        (WF_WFDMA_HOST_DMA0_BASE + 0xDE4u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING15_DMAD_MIB_ADDR       (WF_WFDMA_HOST_DMA0_BASE + 0xDF0u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING15_PKT_MIB_ADDR        (WF_WFDMA_HOST_DMA0_BASE + 0xDF4u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_DMAD_MIB_ADDR       (WF_WFDMA_HOST_DMA0_BASE + 0xE00u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_PKT_MIB_ADDR        (WF_WFDMA_HOST_DMA0_BASE + 0xE04u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_DMAD_MIB_ADDR       (WF_WFDMA_HOST_DMA0_BASE + 0xE10u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_PKT_MIB_ADDR        (WF_WFDMA_HOST_DMA0_BASE + 0xE14u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_DMAD_MIB_ADDR       (WF_WFDMA_HOST_DMA0_BASE + 0xE20u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_PKT_MIB_ADDR        (WF_WFDMA_HOST_DMA0_BASE + 0xE24u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_DMAD_MIB_ADDR       (WF_WFDMA_HOST_DMA0_BASE + 0xE30u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_PKT_MIB_ADDR        (WF_WFDMA_HOST_DMA0_BASE + 0xE34u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING20_DMAD_MIB_ADDR       (WF_WFDMA_HOST_DMA0_BASE + 0xE40u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING20_PKT_MIB_ADDR        (WF_WFDMA_HOST_DMA0_BASE + 0xE44u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING21_DMAD_MIB_ADDR       (WF_WFDMA_HOST_DMA0_BASE + 0xE50u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING21_PKT_MIB_ADDR        (WF_WFDMA_HOST_DMA0_BASE + 0xE54u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING22_DMAD_MIB_ADDR       (WF_WFDMA_HOST_DMA0_BASE + 0xE60u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING22_PKT_MIB_ADDR        (WF_WFDMA_HOST_DMA0_BASE + 0xE64u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING23_DMAD_MIB_ADDR       (WF_WFDMA_HOST_DMA0_BASE + 0xE70u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING23_PKT_MIB_ADDR        (WF_WFDMA_HOST_DMA0_BASE + 0xE74u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING24_DMAD_MIB_ADDR       (WF_WFDMA_HOST_DMA0_BASE + 0xE80u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING24_PKT_MIB_ADDR        (WF_WFDMA_HOST_DMA0_BASE + 0xE84u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING25_DMAD_MIB_ADDR       (WF_WFDMA_HOST_DMA0_BASE + 0xE90u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING25_PKT_MIB_ADDR        (WF_WFDMA_HOST_DMA0_BASE + 0xE94u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING26_DMAD_MIB_ADDR       (WF_WFDMA_HOST_DMA0_BASE + 0xEA0u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING26_PKT_MIB_ADDR        (WF_WFDMA_HOST_DMA0_BASE + 0xEA4u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING27_DMAD_MIB_ADDR       (WF_WFDMA_HOST_DMA0_BASE + 0xEB0u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING27_PKT_MIB_ADDR        (WF_WFDMA_HOST_DMA0_BASE + 0xEB4u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING28_DMAD_MIB_ADDR       (WF_WFDMA_HOST_DMA0_BASE + 0xEC0u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING28_PKT_MIB_ADDR        (WF_WFDMA_HOST_DMA0_BASE + 0xEC4u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING29_DMAD_MIB_ADDR       (WF_WFDMA_HOST_DMA0_BASE + 0xED0u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING29_PKT_MIB_ADDR        (WF_WFDMA_HOST_DMA0_BASE + 0xED4u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING30_DMAD_MIB_ADDR       (WF_WFDMA_HOST_DMA0_BASE + 0xEE0u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING30_PKT_MIB_ADDR        (WF_WFDMA_HOST_DMA0_BASE + 0xEE4u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING31_DMAD_MIB_ADDR       (WF_WFDMA_HOST_DMA0_BASE + 0xEF0u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING31_PKT_MIB_ADDR        (WF_WFDMA_HOST_DMA0_BASE + 0xEF4u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_DMAD_MIB_ADDR        (WF_WFDMA_HOST_DMA0_BASE + 0xF00u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_PKT_MIB_ADDR         (WF_WFDMA_HOST_DMA0_BASE + 0xF04u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_DMAD_EXT0_ADDR       (WF_WFDMA_HOST_DMA0_BASE + 0xF08u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_DMAD_EXT1_ADDR       (WF_WFDMA_HOST_DMA0_BASE + 0xF0Cu) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_DMAD_MIB_ADDR        (WF_WFDMA_HOST_DMA0_BASE + 0xF10u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_PKT_MIB_ADDR         (WF_WFDMA_HOST_DMA0_BASE + 0xF14u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_DMAD_EXT0_ADDR       (WF_WFDMA_HOST_DMA0_BASE + 0xF18u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_DMAD_EXT1_ADDR       (WF_WFDMA_HOST_DMA0_BASE + 0xF1Cu) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_DMAD_MIB_ADDR        (WF_WFDMA_HOST_DMA0_BASE + 0xF20u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_PKT_MIB_ADDR         (WF_WFDMA_HOST_DMA0_BASE + 0xF24u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_DMAD_EXT0_ADDR       (WF_WFDMA_HOST_DMA0_BASE + 0xF28u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_DMAD_EXT1_ADDR       (WF_WFDMA_HOST_DMA0_BASE + 0xF2Cu) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_DMAD_MIB_ADDR        (WF_WFDMA_HOST_DMA0_BASE + 0xF30u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_PKT_MIB_ADDR         (WF_WFDMA_HOST_DMA0_BASE + 0xF34u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_DMAD_EXT0_ADDR       (WF_WFDMA_HOST_DMA0_BASE + 0xF38u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_DMAD_EXT1_ADDR       (WF_WFDMA_HOST_DMA0_BASE + 0xF3Cu) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_DMAD_MIB_ADDR        (WF_WFDMA_HOST_DMA0_BASE + 0xF40u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_PKT_MIB_ADDR         (WF_WFDMA_HOST_DMA0_BASE + 0xF44u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_DMAD_EXT0_ADDR       (WF_WFDMA_HOST_DMA0_BASE + 0xF48u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_DMAD_EXT1_ADDR       (WF_WFDMA_HOST_DMA0_BASE + 0xF4Cu) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_DMAD_MIB_ADDR        (WF_WFDMA_HOST_DMA0_BASE + 0xF50u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_PKT_MIB_ADDR         (WF_WFDMA_HOST_DMA0_BASE + 0xF54u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_DMAD_EXT0_ADDR       (WF_WFDMA_HOST_DMA0_BASE + 0xF58u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_DMAD_EXT1_ADDR       (WF_WFDMA_HOST_DMA0_BASE + 0xF5Cu) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_DMAD_MIB_ADDR        (WF_WFDMA_HOST_DMA0_BASE + 0xF60u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_PKT_MIB_ADDR         (WF_WFDMA_HOST_DMA0_BASE + 0xF64u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_DMAD_EXT0_ADDR       (WF_WFDMA_HOST_DMA0_BASE + 0xF68u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_DMAD_EXT1_ADDR       (WF_WFDMA_HOST_DMA0_BASE + 0xF6Cu) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_DMAD_MIB_ADDR        (WF_WFDMA_HOST_DMA0_BASE + 0xF70u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_PKT_MIB_ADDR         (WF_WFDMA_HOST_DMA0_BASE + 0xF74u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_DMAD_EXT0_ADDR       (WF_WFDMA_HOST_DMA0_BASE + 0xF78u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_DMAD_EXT1_ADDR       (WF_WFDMA_HOST_DMA0_BASE + 0xF7Cu) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING32_CTRL0_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x1300u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING32_CTRL1_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x1304u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING32_CTRL2_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x1308u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING32_CTRL3_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x130Cu) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING33_CTRL0_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x1310u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING33_CTRL1_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x1314u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING33_CTRL2_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x1318u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING33_CTRL3_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x131Cu) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING34_CTRL0_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x1320u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING34_CTRL1_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x1324u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING34_CTRL2_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x1328u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING34_CTRL3_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x132Cu) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING35_CTRL0_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x1330u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING35_CTRL1_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x1334u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING35_CTRL2_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x1338u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING35_CTRL3_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x133Cu) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING36_CTRL0_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x1340u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING36_CTRL1_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x1344u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING36_CTRL2_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x1348u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING36_CTRL3_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x134Cu) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING37_CTRL0_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x1350u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING37_CTRL1_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x1354u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING37_CTRL2_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x1358u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING37_CTRL3_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x135Cu) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING38_CTRL0_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x1360u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING38_CTRL1_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x1364u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING38_CTRL2_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x1368u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING38_CTRL3_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x136Cu) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING39_CTRL0_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x1370u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING39_CTRL1_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x1374u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING39_CTRL2_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x1378u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING39_CTRL3_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x137Cu) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING40_CTRL0_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x1380u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING40_CTRL1_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x1384u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING40_CTRL2_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x1388u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING40_CTRL3_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x138Cu) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING41_CTRL0_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x1390u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING41_CTRL1_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x1394u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING41_CTRL2_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x1398u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING41_CTRL3_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x139Cu) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING42_CTRL0_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x13A0u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING42_CTRL1_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x13A4u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING42_CTRL2_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x13A8u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING42_CTRL3_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x13ACu) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING43_CTRL0_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x13B0u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING43_CTRL1_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x13B4u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING43_CTRL2_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x13B8u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING43_CTRL3_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x13BCu) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING44_CTRL0_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x13C0u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING44_CTRL1_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x13C4u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING44_CTRL2_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x13C8u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING44_CTRL3_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x13CCu) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING45_CTRL0_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x13D0u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING45_CTRL1_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x13D4u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING45_CTRL2_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x13D8u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING45_CTRL3_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x13DCu) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING46_CTRL0_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x13E0u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING46_CTRL1_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x13E4u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING46_CTRL2_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x13E8u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING46_CTRL3_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x13ECu) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING47_CTRL0_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x13F0u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING47_CTRL1_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x13F4u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING47_CTRL2_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x13F8u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING47_CTRL3_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x13FCu) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING48_CTRL0_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x1400u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING48_CTRL1_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x1404u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING48_CTRL2_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x1408u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING48_CTRL3_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x140Cu) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING49_CTRL0_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x1410u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING49_CTRL1_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x1414u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING49_CTRL2_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x1418u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING49_CTRL3_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x141Cu) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING50_CTRL0_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x1420u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING50_CTRL1_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x1424u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING50_CTRL2_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x1428u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING50_CTRL3_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x142Cu) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING51_CTRL0_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x1430u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING51_CTRL1_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x1434u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING51_CTRL2_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x1438u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING51_CTRL3_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x143Cu) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING52_CTRL0_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x1440u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING52_CTRL1_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x1444u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING52_CTRL2_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x1448u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING52_CTRL3_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x144Cu) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING53_CTRL0_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x1450u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING53_CTRL1_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x1454u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING53_CTRL2_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x1458u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING53_CTRL3_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x145Cu) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING54_CTRL0_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x1460u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING54_CTRL1_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x1464u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING54_CTRL2_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x1468u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING54_CTRL3_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x146Cu) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING55_CTRL0_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x1470u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING55_CTRL1_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x1474u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING55_CTRL2_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x1478u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING55_CTRL3_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x147Cu) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING56_CTRL0_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x1480u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING56_CTRL1_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x1484u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING56_CTRL2_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x1488u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING56_CTRL3_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x148Cu) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING57_CTRL0_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x1490u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING57_CTRL1_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x1494u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING57_CTRL2_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x1498u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING57_CTRL3_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x149Cu) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING58_CTRL0_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x14A0u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING58_CTRL1_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x14A4u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING58_CTRL2_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x14A8u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING58_CTRL3_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x14ACu) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING59_CTRL0_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x14B0u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING59_CTRL1_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x14B4u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING59_CTRL2_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x14B8u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING59_CTRL3_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x14BCu) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING60_CTRL0_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x14C0u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING60_CTRL1_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x14C4u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING60_CTRL2_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x14C8u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING60_CTRL3_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x14CCu) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING61_CTRL0_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x14D0u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING61_CTRL1_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x14D4u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING61_CTRL2_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x14D8u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING61_CTRL3_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x14DCu) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING62_CTRL0_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x14E0u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING62_CTRL1_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x14E4u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING62_CTRL2_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x14E8u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING62_CTRL3_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x14ECu) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING63_CTRL0_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x14F0u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING63_CTRL1_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x14F4u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING63_CTRL2_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x14F8u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING63_CTRL3_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x14FCu) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING32_EXT_CTRL_ADDR       (WF_WFDMA_HOST_DMA0_BASE + 0x1600u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING33_EXT_CTRL_ADDR       (WF_WFDMA_HOST_DMA0_BASE + 0x1604u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING34_EXT_CTRL_ADDR       (WF_WFDMA_HOST_DMA0_BASE + 0x1608u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING35_EXT_CTRL_ADDR       (WF_WFDMA_HOST_DMA0_BASE + 0x160Cu) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING36_EXT_CTRL_ADDR       (WF_WFDMA_HOST_DMA0_BASE + 0x1610u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING37_EXT_CTRL_ADDR       (WF_WFDMA_HOST_DMA0_BASE + 0x1614u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING38_EXT_CTRL_ADDR       (WF_WFDMA_HOST_DMA0_BASE + 0x1618u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING39_EXT_CTRL_ADDR       (WF_WFDMA_HOST_DMA0_BASE + 0x161Cu) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING40_EXT_CTRL_ADDR       (WF_WFDMA_HOST_DMA0_BASE + 0x1620u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING41_EXT_CTRL_ADDR       (WF_WFDMA_HOST_DMA0_BASE + 0x1624u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING42_EXT_CTRL_ADDR       (WF_WFDMA_HOST_DMA0_BASE + 0x1628u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING43_EXT_CTRL_ADDR       (WF_WFDMA_HOST_DMA0_BASE + 0x162Cu) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING44_EXT_CTRL_ADDR       (WF_WFDMA_HOST_DMA0_BASE + 0x1630u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING45_EXT_CTRL_ADDR       (WF_WFDMA_HOST_DMA0_BASE + 0x1634u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING46_EXT_CTRL_ADDR       (WF_WFDMA_HOST_DMA0_BASE + 0x1638u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING47_EXT_CTRL_ADDR       (WF_WFDMA_HOST_DMA0_BASE + 0x163Cu) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING48_EXT_CTRL_ADDR       (WF_WFDMA_HOST_DMA0_BASE + 0x1640u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING49_EXT_CTRL_ADDR       (WF_WFDMA_HOST_DMA0_BASE + 0x1644u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING50_EXT_CTRL_ADDR       (WF_WFDMA_HOST_DMA0_BASE + 0x1648u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING51_EXT_CTRL_ADDR       (WF_WFDMA_HOST_DMA0_BASE + 0x164Cu) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING52_EXT_CTRL_ADDR       (WF_WFDMA_HOST_DMA0_BASE + 0x1650u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING53_EXT_CTRL_ADDR       (WF_WFDMA_HOST_DMA0_BASE + 0x1654u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING54_EXT_CTRL_ADDR       (WF_WFDMA_HOST_DMA0_BASE + 0x1658u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING55_EXT_CTRL_ADDR       (WF_WFDMA_HOST_DMA0_BASE + 0x165Cu) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING56_EXT_CTRL_ADDR       (WF_WFDMA_HOST_DMA0_BASE + 0x1660u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING57_EXT_CTRL_ADDR       (WF_WFDMA_HOST_DMA0_BASE + 0x1664u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING58_EXT_CTRL_ADDR       (WF_WFDMA_HOST_DMA0_BASE + 0x1668u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING59_EXT_CTRL_ADDR       (WF_WFDMA_HOST_DMA0_BASE + 0x166Cu) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING60_EXT_CTRL_ADDR       (WF_WFDMA_HOST_DMA0_BASE + 0x1670u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING61_EXT_CTRL_ADDR       (WF_WFDMA_HOST_DMA0_BASE + 0x1674u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING62_EXT_CTRL_ADDR       (WF_WFDMA_HOST_DMA0_BASE + 0x1678u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING63_EXT_CTRL_ADDR       (WF_WFDMA_HOST_DMA0_BASE + 0x167Cu) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING32_BKRS_CTRL0_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0x1A00u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING32_BKRS_CTRL1_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0x1A04u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING32_BKRS_CTRL2_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0x1A08u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING33_BKRS_CTRL0_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0x1A10u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING33_BKRS_CTRL1_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0x1A14u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING33_BKRS_CTRL2_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0x1A18u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING34_BKRS_CTRL0_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0x1A20u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING34_BKRS_CTRL1_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0x1A24u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING34_BKRS_CTRL2_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0x1A28u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING35_BKRS_CTRL0_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0x1A30u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING35_BKRS_CTRL1_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0x1A34u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING35_BKRS_CTRL2_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0x1A38u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING36_BKRS_CTRL0_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0x1A40u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING36_BKRS_CTRL1_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0x1A44u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING36_BKRS_CTRL2_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0x1A48u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING37_BKRS_CTRL0_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0x1A50u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING37_BKRS_CTRL1_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0x1A54u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING37_BKRS_CTRL2_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0x1A58u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING38_BKRS_CTRL0_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0x1A60u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING38_BKRS_CTRL1_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0x1A64u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING38_BKRS_CTRL2_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0x1A68u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING39_BKRS_CTRL0_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0x1A70u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING39_BKRS_CTRL1_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0x1A74u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING39_BKRS_CTRL2_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0x1A78u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING40_BKRS_CTRL0_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0x1A80u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING40_BKRS_CTRL1_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0x1A84u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING40_BKRS_CTRL2_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0x1A88u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING41_BKRS_CTRL0_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0x1A90u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING41_BKRS_CTRL1_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0x1A94u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING41_BKRS_CTRL2_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0x1A98u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING42_BKRS_CTRL0_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0x1AA0u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING42_BKRS_CTRL1_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0x1AA4u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING42_BKRS_CTRL2_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0x1AA8u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING43_BKRS_CTRL0_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0x1AB0u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING43_BKRS_CTRL1_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0x1AB4u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING43_BKRS_CTRL2_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0x1AB8u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING44_BKRS_CTRL0_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0x1AC0u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING44_BKRS_CTRL1_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0x1AC4u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING44_BKRS_CTRL2_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0x1AC8u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING45_BKRS_CTRL0_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0x1AD0u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING45_BKRS_CTRL1_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0x1AD4u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING45_BKRS_CTRL2_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0x1AD8u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING46_BKRS_CTRL0_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0x1AE0u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING46_BKRS_CTRL1_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0x1AE4u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING46_BKRS_CTRL2_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0x1AE8u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING47_BKRS_CTRL0_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0x1AF0u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING47_BKRS_CTRL1_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0x1AF4u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING47_BKRS_CTRL2_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0x1AF8u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING48_BKRS_CTRL0_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0x1B00u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING48_BKRS_CTRL1_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0x1B04u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING48_BKRS_CTRL2_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0x1B08u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING49_BKRS_CTRL0_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0x1B10u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING49_BKRS_CTRL1_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0x1B14u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING49_BKRS_CTRL2_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0x1B18u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING50_BKRS_CTRL0_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0x1B20u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING50_BKRS_CTRL1_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0x1B24u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING50_BKRS_CTRL2_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0x1B28u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING51_BKRS_CTRL0_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0x1B30u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING51_BKRS_CTRL1_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0x1B34u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING51_BKRS_CTRL2_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0x1B38u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING52_BKRS_CTRL0_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0x1B40u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING52_BKRS_CTRL1_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0x1B44u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING52_BKRS_CTRL2_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0x1B48u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING53_BKRS_CTRL0_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0x1B50u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING53_BKRS_CTRL1_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0x1B54u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING53_BKRS_CTRL2_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0x1B58u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING54_BKRS_CTRL0_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0x1B60u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING54_BKRS_CTRL1_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0x1B64u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING54_BKRS_CTRL2_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0x1B68u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING55_BKRS_CTRL0_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0x1B70u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING55_BKRS_CTRL1_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0x1B74u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING55_BKRS_CTRL2_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0x1B78u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING56_BKRS_CTRL0_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0x1B80u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING56_BKRS_CTRL1_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0x1B84u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING56_BKRS_CTRL2_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0x1B88u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING57_BKRS_CTRL0_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0x1B90u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING57_BKRS_CTRL1_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0x1B94u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING57_BKRS_CTRL2_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0x1B98u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING58_BKRS_CTRL0_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0x1BA0u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING58_BKRS_CTRL1_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0x1BA4u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING58_BKRS_CTRL2_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0x1BA8u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING59_BKRS_CTRL0_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0x1BB0u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING59_BKRS_CTRL1_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0x1BB4u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING59_BKRS_CTRL2_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0x1BB8u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING60_BKRS_CTRL0_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0x1BC0u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING60_BKRS_CTRL1_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0x1BC4u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING60_BKRS_CTRL2_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0x1BC8u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING61_BKRS_CTRL0_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0x1BD0u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING61_BKRS_CTRL1_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0x1BD4u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING61_BKRS_CTRL2_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0x1BD8u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING62_BKRS_CTRL0_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0x1BE0u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING62_BKRS_CTRL1_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0x1BE4u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING62_BKRS_CTRL2_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0x1BE8u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING63_BKRS_CTRL0_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0x1BF0u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING63_BKRS_CTRL1_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0x1BF4u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING63_BKRS_CTRL2_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0x1BF8u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING32_DMAD_MIB_ADDR       (WF_WFDMA_HOST_DMA0_BASE + 0x1D00u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING32_PKT_MIB_ADDR        (WF_WFDMA_HOST_DMA0_BASE + 0x1D04u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING33_DMAD_MIB_ADDR       (WF_WFDMA_HOST_DMA0_BASE + 0x1D10u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING33_PKT_MIB_ADDR        (WF_WFDMA_HOST_DMA0_BASE + 0x1D14u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING34_DMAD_MIB_ADDR       (WF_WFDMA_HOST_DMA0_BASE + 0x1D20u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING34_PKT_MIB_ADDR        (WF_WFDMA_HOST_DMA0_BASE + 0x1D24u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING35_DMAD_MIB_ADDR       (WF_WFDMA_HOST_DMA0_BASE + 0x1D30u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING35_PKT_MIB_ADDR        (WF_WFDMA_HOST_DMA0_BASE + 0x1D34u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING36_DMAD_MIB_ADDR       (WF_WFDMA_HOST_DMA0_BASE + 0x1D40u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING36_PKT_MIB_ADDR        (WF_WFDMA_HOST_DMA0_BASE + 0x1D44u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING37_DMAD_MIB_ADDR       (WF_WFDMA_HOST_DMA0_BASE + 0x1D50u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING37_PKT_MIB_ADDR        (WF_WFDMA_HOST_DMA0_BASE + 0x1D54u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING38_DMAD_MIB_ADDR       (WF_WFDMA_HOST_DMA0_BASE + 0x1D60u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING38_PKT_MIB_ADDR        (WF_WFDMA_HOST_DMA0_BASE + 0x1D64u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING39_DMAD_MIB_ADDR       (WF_WFDMA_HOST_DMA0_BASE + 0x1D70u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING39_PKT_MIB_ADDR        (WF_WFDMA_HOST_DMA0_BASE + 0x1D74u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING40_DMAD_MIB_ADDR       (WF_WFDMA_HOST_DMA0_BASE + 0x1D80u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING40_PKT_MIB_ADDR        (WF_WFDMA_HOST_DMA0_BASE + 0x1D84u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING41_DMAD_MIB_ADDR       (WF_WFDMA_HOST_DMA0_BASE + 0x1D90u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING41_PKT_MIB_ADDR        (WF_WFDMA_HOST_DMA0_BASE + 0x1D94u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING42_DMAD_MIB_ADDR       (WF_WFDMA_HOST_DMA0_BASE + 0x1DA0u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING42_PKT_MIB_ADDR        (WF_WFDMA_HOST_DMA0_BASE + 0x1DA4u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING43_DMAD_MIB_ADDR       (WF_WFDMA_HOST_DMA0_BASE + 0x1DB0u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING43_PKT_MIB_ADDR        (WF_WFDMA_HOST_DMA0_BASE + 0x1DB4u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING44_DMAD_MIB_ADDR       (WF_WFDMA_HOST_DMA0_BASE + 0x1DC0u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING44_PKT_MIB_ADDR        (WF_WFDMA_HOST_DMA0_BASE + 0x1DC4u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING45_DMAD_MIB_ADDR       (WF_WFDMA_HOST_DMA0_BASE + 0x1DD0u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING45_PKT_MIB_ADDR        (WF_WFDMA_HOST_DMA0_BASE + 0x1DD4u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING46_DMAD_MIB_ADDR       (WF_WFDMA_HOST_DMA0_BASE + 0x1DE0u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING46_PKT_MIB_ADDR        (WF_WFDMA_HOST_DMA0_BASE + 0x1DE4u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING47_DMAD_MIB_ADDR       (WF_WFDMA_HOST_DMA0_BASE + 0x1DF0u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING47_PKT_MIB_ADDR        (WF_WFDMA_HOST_DMA0_BASE + 0x1DF4u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING48_DMAD_MIB_ADDR       (WF_WFDMA_HOST_DMA0_BASE + 0x1E00u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING48_PKT_MIB_ADDR        (WF_WFDMA_HOST_DMA0_BASE + 0x1E04u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING49_DMAD_MIB_ADDR       (WF_WFDMA_HOST_DMA0_BASE + 0x1E10u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING49_PKT_MIB_ADDR        (WF_WFDMA_HOST_DMA0_BASE + 0x1E14u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING50_DMAD_MIB_ADDR       (WF_WFDMA_HOST_DMA0_BASE + 0x1E20u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING50_PKT_MIB_ADDR        (WF_WFDMA_HOST_DMA0_BASE + 0x1E24u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING51_DMAD_MIB_ADDR       (WF_WFDMA_HOST_DMA0_BASE + 0x1E30u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING51_PKT_MIB_ADDR        (WF_WFDMA_HOST_DMA0_BASE + 0x1E34u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING52_DMAD_MIB_ADDR       (WF_WFDMA_HOST_DMA0_BASE + 0x1E40u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING52_PKT_MIB_ADDR        (WF_WFDMA_HOST_DMA0_BASE + 0x1E44u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING53_DMAD_MIB_ADDR       (WF_WFDMA_HOST_DMA0_BASE + 0x1E50u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING53_PKT_MIB_ADDR        (WF_WFDMA_HOST_DMA0_BASE + 0x1E54u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING54_DMAD_MIB_ADDR       (WF_WFDMA_HOST_DMA0_BASE + 0x1E60u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING54_PKT_MIB_ADDR        (WF_WFDMA_HOST_DMA0_BASE + 0x1E64u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING55_DMAD_MIB_ADDR       (WF_WFDMA_HOST_DMA0_BASE + 0x1E70u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING55_PKT_MIB_ADDR        (WF_WFDMA_HOST_DMA0_BASE + 0x1E74u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING56_DMAD_MIB_ADDR       (WF_WFDMA_HOST_DMA0_BASE + 0x1E80u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING56_PKT_MIB_ADDR        (WF_WFDMA_HOST_DMA0_BASE + 0x1E84u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING57_DMAD_MIB_ADDR       (WF_WFDMA_HOST_DMA0_BASE + 0x1E90u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING57_PKT_MIB_ADDR        (WF_WFDMA_HOST_DMA0_BASE + 0x1E94u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING58_DMAD_MIB_ADDR       (WF_WFDMA_HOST_DMA0_BASE + 0x1EA0u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING58_PKT_MIB_ADDR        (WF_WFDMA_HOST_DMA0_BASE + 0x1EA4u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING59_DMAD_MIB_ADDR       (WF_WFDMA_HOST_DMA0_BASE + 0x1EB0u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING59_PKT_MIB_ADDR        (WF_WFDMA_HOST_DMA0_BASE + 0x1EB4u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING60_DMAD_MIB_ADDR       (WF_WFDMA_HOST_DMA0_BASE + 0x1EC0u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING60_PKT_MIB_ADDR        (WF_WFDMA_HOST_DMA0_BASE + 0x1EC4u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING61_DMAD_MIB_ADDR       (WF_WFDMA_HOST_DMA0_BASE + 0x1ED0u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING61_PKT_MIB_ADDR        (WF_WFDMA_HOST_DMA0_BASE + 0x1ED4u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING62_DMAD_MIB_ADDR       (WF_WFDMA_HOST_DMA0_BASE + 0x1EE0u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING62_PKT_MIB_ADDR        (WF_WFDMA_HOST_DMA0_BASE + 0x1EE4u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING63_DMAD_MIB_ADDR       (WF_WFDMA_HOST_DMA0_BASE + 0x1EF0u) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING63_PKT_MIB_ADDR        (WF_WFDMA_HOST_DMA0_BASE + 0x1EF4u) 





#define WF_WFDMA_HOST_DMA0_CBTOP_TXDMAD_0_TX_PAYLOAD_LEN0_ADDR WF_WFDMA_HOST_DMA0_CBTOP_TXDMAD_0_ADDR
#define WF_WFDMA_HOST_DMA0_CBTOP_TXDMAD_0_TX_PAYLOAD_LEN0_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_CBTOP_TXDMAD_0_TX_PAYLOAD_LEN0_SHFT 0u


#define WF_WFDMA_HOST_DMA0_CBTOP_TXDMAD_1_TX_PAYLOAD_LEN1_ADDR WF_WFDMA_HOST_DMA0_CBTOP_TXDMAD_1_ADDR
#define WF_WFDMA_HOST_DMA0_CBTOP_TXDMAD_1_TX_PAYLOAD_LEN1_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_CBTOP_TXDMAD_1_TX_PAYLOAD_LEN1_SHFT 0u


#define WF_WFDMA_HOST_DMA0_CBTOP_TXDMAD_2_TX_PAYLOAD_LEN2_ADDR WF_WFDMA_HOST_DMA0_CBTOP_TXDMAD_2_ADDR
#define WF_WFDMA_HOST_DMA0_CBTOP_TXDMAD_2_TX_PAYLOAD_LEN2_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_CBTOP_TXDMAD_2_TX_PAYLOAD_LEN2_SHFT 0u


#define WF_WFDMA_HOST_DMA0_CBTOP_TXDMAD_3_TX_PAYLOAD_LEN3_ADDR WF_WFDMA_HOST_DMA0_CBTOP_TXDMAD_3_ADDR
#define WF_WFDMA_HOST_DMA0_CBTOP_TXDMAD_3_TX_PAYLOAD_LEN3_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_CBTOP_TXDMAD_3_TX_PAYLOAD_LEN3_SHFT 0u


#define WF_WFDMA_HOST_DMA0_CBTOP_TXDMAD_4_TX_PAYLOAD_LEN4_ADDR WF_WFDMA_HOST_DMA0_CBTOP_TXDMAD_4_ADDR
#define WF_WFDMA_HOST_DMA0_CBTOP_TXDMAD_4_TX_PAYLOAD_LEN4_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_CBTOP_TXDMAD_4_TX_PAYLOAD_LEN4_SHFT 0u


#define WF_WFDMA_HOST_DMA0_CBTOP_TXDMAD_5_TX_PAYLOAD_LEN5_ADDR WF_WFDMA_HOST_DMA0_CBTOP_TXDMAD_5_ADDR
#define WF_WFDMA_HOST_DMA0_CBTOP_TXDMAD_5_TX_PAYLOAD_LEN5_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_CBTOP_TXDMAD_5_TX_PAYLOAD_LEN5_SHFT 0u


#define WF_WFDMA_HOST_DMA0_CBTOP_TXDMAD_6_TX_PAYLOAD_LEN6_ADDR WF_WFDMA_HOST_DMA0_CBTOP_TXDMAD_6_ADDR
#define WF_WFDMA_HOST_DMA0_CBTOP_TXDMAD_6_TX_PAYLOAD_LEN6_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_CBTOP_TXDMAD_6_TX_PAYLOAD_LEN6_SHFT 0u


#define WF_WFDMA_HOST_DMA0_TX_DMAD_RNG_START_tx_dmad_rng_start_ADDR WF_WFDMA_HOST_DMA0_TX_DMAD_RNG_START_ADDR
#define WF_WFDMA_HOST_DMA0_TX_DMAD_RNG_START_tx_dmad_rng_start_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_TX_DMAD_RNG_START_tx_dmad_rng_start_SHFT 0u


#define WF_WFDMA_HOST_DMA0_TX_DMAD_RNG_END_tx_dmad_rng_end_ADDR WF_WFDMA_HOST_DMA0_TX_DMAD_RNG_END_ADDR
#define WF_WFDMA_HOST_DMA0_TX_DMAD_RNG_END_tx_dmad_rng_end_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_TX_DMAD_RNG_END_tx_dmad_rng_end_SHFT 0u


#define WF_WFDMA_HOST_DMA0_RX_DMAD_RNG_START_rx_dmad_rng_start_ADDR WF_WFDMA_HOST_DMA0_RX_DMAD_RNG_START_ADDR
#define WF_WFDMA_HOST_DMA0_RX_DMAD_RNG_START_rx_dmad_rng_start_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_RX_DMAD_RNG_START_rx_dmad_rng_start_SHFT 0u


#define WF_WFDMA_HOST_DMA0_RX_DMAD_RNG_END_rx_dmad_rng_end_ADDR WF_WFDMA_HOST_DMA0_RX_DMAD_RNG_END_ADDR
#define WF_WFDMA_HOST_DMA0_RX_DMAD_RNG_END_rx_dmad_rng_end_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_RX_DMAD_RNG_END_rx_dmad_rng_end_SHFT 0u


#define WF_WFDMA_HOST_DMA0_TX_PLD_RNG_START_tx_pld_rng_start_ADDR WF_WFDMA_HOST_DMA0_TX_PLD_RNG_START_ADDR
#define WF_WFDMA_HOST_DMA0_TX_PLD_RNG_START_tx_pld_rng_start_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_TX_PLD_RNG_START_tx_pld_rng_start_SHFT 0u


#define WF_WFDMA_HOST_DMA0_TX_PLD_RNG_END_tx_pld_rng_end_ADDR  WF_WFDMA_HOST_DMA0_TX_PLD_RNG_END_ADDR
#define WF_WFDMA_HOST_DMA0_TX_PLD_RNG_END_tx_pld_rng_end_MASK  0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_TX_PLD_RNG_END_tx_pld_rng_end_SHFT  0u


#define WF_WFDMA_HOST_DMA0_RX_PLD_RNG_START_rx_pld_rng_start_ADDR WF_WFDMA_HOST_DMA0_RX_PLD_RNG_START_ADDR
#define WF_WFDMA_HOST_DMA0_RX_PLD_RNG_START_rx_pld_rng_start_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_RX_PLD_RNG_START_rx_pld_rng_start_SHFT 0u


#define WF_WFDMA_HOST_DMA0_RX_PLD_RNG_END_rx_pld_rng_end_ADDR  WF_WFDMA_HOST_DMA0_RX_PLD_RNG_END_ADDR
#define WF_WFDMA_HOST_DMA0_RX_PLD_RNG_END_rx_pld_rng_end_MASK  0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_RX_PLD_RNG_END_rx_pld_rng_end_SHFT  0u


#define WF_WFDMA_HOST_DMA0_CONN_HIF_RST_dmashdl_all_rst_n_ADDR WF_WFDMA_HOST_DMA0_CONN_HIF_RST_ADDR
#define WF_WFDMA_HOST_DMA0_CONN_HIF_RST_dmashdl_all_rst_n_MASK 0x00000020u                
#define WF_WFDMA_HOST_DMA0_CONN_HIF_RST_dmashdl_all_rst_n_SHFT 5u
#define WF_WFDMA_HOST_DMA0_CONN_HIF_RST_conn_hif_logic_rst_n_ADDR WF_WFDMA_HOST_DMA0_CONN_HIF_RST_ADDR
#define WF_WFDMA_HOST_DMA0_CONN_HIF_RST_conn_hif_logic_rst_n_MASK 0x00000010u                
#define WF_WFDMA_HOST_DMA0_CONN_HIF_RST_conn_hif_logic_rst_n_SHFT 4u


#define WF_WFDMA_HOST_DMA0_HOST2MCU_SW_INT_SET_host2mcu_sw_int_15_set_ADDR WF_WFDMA_HOST_DMA0_HOST2MCU_SW_INT_SET_ADDR
#define WF_WFDMA_HOST_DMA0_HOST2MCU_SW_INT_SET_host2mcu_sw_int_15_set_MASK 0x00008000u                
#define WF_WFDMA_HOST_DMA0_HOST2MCU_SW_INT_SET_host2mcu_sw_int_15_set_SHFT 15u
#define WF_WFDMA_HOST_DMA0_HOST2MCU_SW_INT_SET_host2mcu_sw_int_14_set_ADDR WF_WFDMA_HOST_DMA0_HOST2MCU_SW_INT_SET_ADDR
#define WF_WFDMA_HOST_DMA0_HOST2MCU_SW_INT_SET_host2mcu_sw_int_14_set_MASK 0x00004000u                
#define WF_WFDMA_HOST_DMA0_HOST2MCU_SW_INT_SET_host2mcu_sw_int_14_set_SHFT 14u
#define WF_WFDMA_HOST_DMA0_HOST2MCU_SW_INT_SET_host2mcu_sw_int_13_set_ADDR WF_WFDMA_HOST_DMA0_HOST2MCU_SW_INT_SET_ADDR
#define WF_WFDMA_HOST_DMA0_HOST2MCU_SW_INT_SET_host2mcu_sw_int_13_set_MASK 0x00002000u                
#define WF_WFDMA_HOST_DMA0_HOST2MCU_SW_INT_SET_host2mcu_sw_int_13_set_SHFT 13u
#define WF_WFDMA_HOST_DMA0_HOST2MCU_SW_INT_SET_host2mcu_sw_int_12_set_ADDR WF_WFDMA_HOST_DMA0_HOST2MCU_SW_INT_SET_ADDR
#define WF_WFDMA_HOST_DMA0_HOST2MCU_SW_INT_SET_host2mcu_sw_int_12_set_MASK 0x00001000u                
#define WF_WFDMA_HOST_DMA0_HOST2MCU_SW_INT_SET_host2mcu_sw_int_12_set_SHFT 12u
#define WF_WFDMA_HOST_DMA0_HOST2MCU_SW_INT_SET_host2mcu_sw_int_11_set_ADDR WF_WFDMA_HOST_DMA0_HOST2MCU_SW_INT_SET_ADDR
#define WF_WFDMA_HOST_DMA0_HOST2MCU_SW_INT_SET_host2mcu_sw_int_11_set_MASK 0x00000800u                
#define WF_WFDMA_HOST_DMA0_HOST2MCU_SW_INT_SET_host2mcu_sw_int_11_set_SHFT 11u
#define WF_WFDMA_HOST_DMA0_HOST2MCU_SW_INT_SET_host2mcu_sw_int_10_set_ADDR WF_WFDMA_HOST_DMA0_HOST2MCU_SW_INT_SET_ADDR
#define WF_WFDMA_HOST_DMA0_HOST2MCU_SW_INT_SET_host2mcu_sw_int_10_set_MASK 0x00000400u                
#define WF_WFDMA_HOST_DMA0_HOST2MCU_SW_INT_SET_host2mcu_sw_int_10_set_SHFT 10u
#define WF_WFDMA_HOST_DMA0_HOST2MCU_SW_INT_SET_host2mcu_sw_int_9_set_ADDR WF_WFDMA_HOST_DMA0_HOST2MCU_SW_INT_SET_ADDR
#define WF_WFDMA_HOST_DMA0_HOST2MCU_SW_INT_SET_host2mcu_sw_int_9_set_MASK 0x00000200u                
#define WF_WFDMA_HOST_DMA0_HOST2MCU_SW_INT_SET_host2mcu_sw_int_9_set_SHFT 9u
#define WF_WFDMA_HOST_DMA0_HOST2MCU_SW_INT_SET_host2mcu_sw_int_8_set_ADDR WF_WFDMA_HOST_DMA0_HOST2MCU_SW_INT_SET_ADDR
#define WF_WFDMA_HOST_DMA0_HOST2MCU_SW_INT_SET_host2mcu_sw_int_8_set_MASK 0x00000100u                
#define WF_WFDMA_HOST_DMA0_HOST2MCU_SW_INT_SET_host2mcu_sw_int_8_set_SHFT 8u
#define WF_WFDMA_HOST_DMA0_HOST2MCU_SW_INT_SET_host2mcu_sw_int_7_set_ADDR WF_WFDMA_HOST_DMA0_HOST2MCU_SW_INT_SET_ADDR
#define WF_WFDMA_HOST_DMA0_HOST2MCU_SW_INT_SET_host2mcu_sw_int_7_set_MASK 0x00000080u                
#define WF_WFDMA_HOST_DMA0_HOST2MCU_SW_INT_SET_host2mcu_sw_int_7_set_SHFT 7u
#define WF_WFDMA_HOST_DMA0_HOST2MCU_SW_INT_SET_host2mcu_sw_int_6_set_ADDR WF_WFDMA_HOST_DMA0_HOST2MCU_SW_INT_SET_ADDR
#define WF_WFDMA_HOST_DMA0_HOST2MCU_SW_INT_SET_host2mcu_sw_int_6_set_MASK 0x00000040u                
#define WF_WFDMA_HOST_DMA0_HOST2MCU_SW_INT_SET_host2mcu_sw_int_6_set_SHFT 6u
#define WF_WFDMA_HOST_DMA0_HOST2MCU_SW_INT_SET_host2mcu_sw_int_5_set_ADDR WF_WFDMA_HOST_DMA0_HOST2MCU_SW_INT_SET_ADDR
#define WF_WFDMA_HOST_DMA0_HOST2MCU_SW_INT_SET_host2mcu_sw_int_5_set_MASK 0x00000020u                
#define WF_WFDMA_HOST_DMA0_HOST2MCU_SW_INT_SET_host2mcu_sw_int_5_set_SHFT 5u
#define WF_WFDMA_HOST_DMA0_HOST2MCU_SW_INT_SET_host2mcu_sw_int_4_set_ADDR WF_WFDMA_HOST_DMA0_HOST2MCU_SW_INT_SET_ADDR
#define WF_WFDMA_HOST_DMA0_HOST2MCU_SW_INT_SET_host2mcu_sw_int_4_set_MASK 0x00000010u                
#define WF_WFDMA_HOST_DMA0_HOST2MCU_SW_INT_SET_host2mcu_sw_int_4_set_SHFT 4u
#define WF_WFDMA_HOST_DMA0_HOST2MCU_SW_INT_SET_host2mcu_sw_int_3_set_ADDR WF_WFDMA_HOST_DMA0_HOST2MCU_SW_INT_SET_ADDR
#define WF_WFDMA_HOST_DMA0_HOST2MCU_SW_INT_SET_host2mcu_sw_int_3_set_MASK 0x00000008u                
#define WF_WFDMA_HOST_DMA0_HOST2MCU_SW_INT_SET_host2mcu_sw_int_3_set_SHFT 3u
#define WF_WFDMA_HOST_DMA0_HOST2MCU_SW_INT_SET_host2mcu_sw_int_2_set_ADDR WF_WFDMA_HOST_DMA0_HOST2MCU_SW_INT_SET_ADDR
#define WF_WFDMA_HOST_DMA0_HOST2MCU_SW_INT_SET_host2mcu_sw_int_2_set_MASK 0x00000004u                
#define WF_WFDMA_HOST_DMA0_HOST2MCU_SW_INT_SET_host2mcu_sw_int_2_set_SHFT 2u
#define WF_WFDMA_HOST_DMA0_HOST2MCU_SW_INT_SET_host2mcu_sw_int_1_set_ADDR WF_WFDMA_HOST_DMA0_HOST2MCU_SW_INT_SET_ADDR
#define WF_WFDMA_HOST_DMA0_HOST2MCU_SW_INT_SET_host2mcu_sw_int_1_set_MASK 0x00000002u                
#define WF_WFDMA_HOST_DMA0_HOST2MCU_SW_INT_SET_host2mcu_sw_int_1_set_SHFT 1u
#define WF_WFDMA_HOST_DMA0_HOST2MCU_SW_INT_SET_host2mcu_sw_int_0_set_ADDR WF_WFDMA_HOST_DMA0_HOST2MCU_SW_INT_SET_ADDR
#define WF_WFDMA_HOST_DMA0_HOST2MCU_SW_INT_SET_host2mcu_sw_int_0_set_MASK 0x00000001u                
#define WF_WFDMA_HOST_DMA0_HOST2MCU_SW_INT_SET_host2mcu_sw_int_0_set_SHFT 0u


#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_15_ADDR WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_SET_ADDR
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_15_MASK 0x00008000u                
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_15_SHFT 15u
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_14_ADDR WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_SET_ADDR
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_14_MASK 0x00004000u                
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_14_SHFT 14u
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_13_ADDR WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_SET_ADDR
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_13_MASK 0x00002000u                
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_13_SHFT 13u
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_12_ADDR WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_SET_ADDR
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_12_MASK 0x00001000u                
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_12_SHFT 12u
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_11_ADDR WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_SET_ADDR
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_11_MASK 0x00000800u                
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_11_SHFT 11u
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_10_ADDR WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_SET_ADDR
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_10_MASK 0x00000400u                
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_10_SHFT 10u
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_9_ADDR WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_SET_ADDR
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_9_MASK 0x00000200u                
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_9_SHFT 9u
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_8_ADDR WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_SET_ADDR
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_8_MASK 0x00000100u                
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_8_SHFT 8u
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_7_ADDR WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_SET_ADDR
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_7_MASK 0x00000080u                
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_7_SHFT 7u
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_6_ADDR WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_SET_ADDR
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_6_MASK 0x00000040u                
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_6_SHFT 6u
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_5_ADDR WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_SET_ADDR
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_5_MASK 0x00000020u                
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_5_SHFT 5u
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_4_ADDR WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_SET_ADDR
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_4_MASK 0x00000010u                
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_4_SHFT 4u
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_3_ADDR WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_SET_ADDR
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_3_MASK 0x00000008u                
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_3_SHFT 3u
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_2_ADDR WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_SET_ADDR
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_2_MASK 0x00000004u                
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_2_SHFT 2u
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_1_ADDR WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_SET_ADDR
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_1_MASK 0x00000002u                
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_1_SHFT 1u
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_0_ADDR WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_SET_ADDR
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_0_MASK 0x00000001u                
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_0_SHFT 0u


#define WF_WFDMA_HOST_DMA0_MCU_INT_STA_wifi_rxtimestamp_local_int_sts_ADDR WF_WFDMA_HOST_DMA0_MCU_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_MCU_INT_STA_wifi_rxtimestamp_local_int_sts_MASK 0x80000000u                
#define WF_WFDMA_HOST_DMA0_MCU_INT_STA_wifi_rxtimestamp_local_int_sts_SHFT 31u
#define WF_WFDMA_HOST_DMA0_MCU_INT_STA_wpdma2host_err_int_local_sts_ADDR WF_WFDMA_HOST_DMA0_MCU_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_MCU_INT_STA_wpdma2host_err_int_local_sts_MASK 0x40000000u                
#define WF_WFDMA_HOST_DMA0_MCU_INT_STA_wpdma2host_err_int_local_sts_SHFT 30u
#define WF_WFDMA_HOST_DMA0_MCU_INT_STA_wifi_rxfifo1_wr_ovf_int_sts_ADDR WF_WFDMA_HOST_DMA0_MCU_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_MCU_INT_STA_wifi_rxfifo1_wr_ovf_int_sts_MASK 0x02000000u                
#define WF_WFDMA_HOST_DMA0_MCU_INT_STA_wifi_rxfifo1_wr_ovf_int_sts_SHFT 25u
#define WF_WFDMA_HOST_DMA0_MCU_INT_STA_wpdma_rx_payload_mem_range_err_mcu_int_sts_ADDR WF_WFDMA_HOST_DMA0_MCU_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_MCU_INT_STA_wpdma_rx_payload_mem_range_err_mcu_int_sts_MASK 0x01000000u                
#define WF_WFDMA_HOST_DMA0_MCU_INT_STA_wpdma_rx_payload_mem_range_err_mcu_int_sts_SHFT 24u
#define WF_WFDMA_HOST_DMA0_MCU_INT_STA_wpdma_tx_payload_mem_range_err_mcu_int_sts_ADDR WF_WFDMA_HOST_DMA0_MCU_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_MCU_INT_STA_wpdma_tx_payload_mem_range_err_mcu_int_sts_MASK 0x00800000u                
#define WF_WFDMA_HOST_DMA0_MCU_INT_STA_wpdma_tx_payload_mem_range_err_mcu_int_sts_SHFT 23u
#define WF_WFDMA_HOST_DMA0_MCU_INT_STA_wpdma_rx_dmad_mem_range_err_mcu_int_sts_ADDR WF_WFDMA_HOST_DMA0_MCU_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_MCU_INT_STA_wpdma_rx_dmad_mem_range_err_mcu_int_sts_MASK 0x00400000u                
#define WF_WFDMA_HOST_DMA0_MCU_INT_STA_wpdma_rx_dmad_mem_range_err_mcu_int_sts_SHFT 22u
#define WF_WFDMA_HOST_DMA0_MCU_INT_STA_wpdma_tx_dmad_mem_range_err_mcu_int_sts_ADDR WF_WFDMA_HOST_DMA0_MCU_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_MCU_INT_STA_wpdma_tx_dmad_mem_range_err_mcu_int_sts_MASK 0x00200000u                
#define WF_WFDMA_HOST_DMA0_MCU_INT_STA_wpdma_tx_dmad_mem_range_err_mcu_int_sts_SHFT 21u
#define WF_WFDMA_HOST_DMA0_MCU_INT_STA_wifi_rxfifo_wr_ovf_int_sts_ADDR WF_WFDMA_HOST_DMA0_MCU_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_MCU_INT_STA_wifi_rxfifo_wr_ovf_int_sts_MASK 0x00100000u                
#define WF_WFDMA_HOST_DMA0_MCU_INT_STA_wifi_rxfifo_wr_ovf_int_sts_SHFT 20u
#define WF_WFDMA_HOST_DMA0_MCU_INT_STA_wifi_txfifo1_wr_ovf_int_sts_ADDR WF_WFDMA_HOST_DMA0_MCU_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_MCU_INT_STA_wifi_txfifo1_wr_ovf_int_sts_MASK 0x00080000u                
#define WF_WFDMA_HOST_DMA0_MCU_INT_STA_wifi_txfifo1_wr_ovf_int_sts_SHFT 19u
#define WF_WFDMA_HOST_DMA0_MCU_INT_STA_wifi_txfifo0_wr_ovf_int_sts_ADDR WF_WFDMA_HOST_DMA0_MCU_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_MCU_INT_STA_wifi_txfifo0_wr_ovf_int_sts_MASK 0x00040000u                
#define WF_WFDMA_HOST_DMA0_MCU_INT_STA_wifi_txfifo0_wr_ovf_int_sts_SHFT 18u
#define WF_WFDMA_HOST_DMA0_MCU_INT_STA_wpdma_rx_timeout_int_sts_ADDR WF_WFDMA_HOST_DMA0_MCU_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_MCU_INT_STA_wpdma_rx_timeout_int_sts_MASK 0x00020000u                
#define WF_WFDMA_HOST_DMA0_MCU_INT_STA_wpdma_rx_timeout_int_sts_SHFT 17u
#define WF_WFDMA_HOST_DMA0_MCU_INT_STA_wpdma_tx_timeout_int_sts_ADDR WF_WFDMA_HOST_DMA0_MCU_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_MCU_INT_STA_wpdma_tx_timeout_int_sts_MASK 0x00010000u                
#define WF_WFDMA_HOST_DMA0_MCU_INT_STA_wpdma_tx_timeout_int_sts_SHFT 16u
#define WF_WFDMA_HOST_DMA0_MCU_INT_STA_host2mcu_sw_int_sts_ADDR WF_WFDMA_HOST_DMA0_MCU_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_MCU_INT_STA_host2mcu_sw_int_sts_MASK 0x0000FFFFu                
#define WF_WFDMA_HOST_DMA0_MCU_INT_STA_host2mcu_sw_int_sts_SHFT 0u


#define WF_WFDMA_HOST_DMA0_MCU_INT_ENA_wifi_rxtimestamp_local_int_ena_ADDR WF_WFDMA_HOST_DMA0_MCU_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_MCU_INT_ENA_wifi_rxtimestamp_local_int_ena_MASK 0x80000000u                
#define WF_WFDMA_HOST_DMA0_MCU_INT_ENA_wifi_rxtimestamp_local_int_ena_SHFT 31u
#define WF_WFDMA_HOST_DMA0_MCU_INT_ENA_wifi_rxfifo1_wr_ovf_int_ena_ADDR WF_WFDMA_HOST_DMA0_MCU_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_MCU_INT_ENA_wifi_rxfifo1_wr_ovf_int_ena_MASK 0x02000000u                
#define WF_WFDMA_HOST_DMA0_MCU_INT_ENA_wifi_rxfifo1_wr_ovf_int_ena_SHFT 25u
#define WF_WFDMA_HOST_DMA0_MCU_INT_ENA_wpdma_rx_payload_mem_range_err_mcu_int_ena_ADDR WF_WFDMA_HOST_DMA0_MCU_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_MCU_INT_ENA_wpdma_rx_payload_mem_range_err_mcu_int_ena_MASK 0x01000000u                
#define WF_WFDMA_HOST_DMA0_MCU_INT_ENA_wpdma_rx_payload_mem_range_err_mcu_int_ena_SHFT 24u
#define WF_WFDMA_HOST_DMA0_MCU_INT_ENA_wpdma_tx_payload_mem_range_err_mcu_int_ena_ADDR WF_WFDMA_HOST_DMA0_MCU_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_MCU_INT_ENA_wpdma_tx_payload_mem_range_err_mcu_int_ena_MASK 0x00800000u                
#define WF_WFDMA_HOST_DMA0_MCU_INT_ENA_wpdma_tx_payload_mem_range_err_mcu_int_ena_SHFT 23u
#define WF_WFDMA_HOST_DMA0_MCU_INT_ENA_wpdma_rx_dmad_mem_range_err_mcu_int_ena_ADDR WF_WFDMA_HOST_DMA0_MCU_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_MCU_INT_ENA_wpdma_rx_dmad_mem_range_err_mcu_int_ena_MASK 0x00400000u                
#define WF_WFDMA_HOST_DMA0_MCU_INT_ENA_wpdma_rx_dmad_mem_range_err_mcu_int_ena_SHFT 22u
#define WF_WFDMA_HOST_DMA0_MCU_INT_ENA_wpdma_tx_dmad_mem_range_err_mcu_int_ena_ADDR WF_WFDMA_HOST_DMA0_MCU_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_MCU_INT_ENA_wpdma_tx_dmad_mem_range_err_mcu_int_ena_MASK 0x00200000u                
#define WF_WFDMA_HOST_DMA0_MCU_INT_ENA_wpdma_tx_dmad_mem_range_err_mcu_int_ena_SHFT 21u
#define WF_WFDMA_HOST_DMA0_MCU_INT_ENA_wifi_rxfifo_wr_ovf_int_ena_ADDR WF_WFDMA_HOST_DMA0_MCU_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_MCU_INT_ENA_wifi_rxfifo_wr_ovf_int_ena_MASK 0x00100000u                
#define WF_WFDMA_HOST_DMA0_MCU_INT_ENA_wifi_rxfifo_wr_ovf_int_ena_SHFT 20u
#define WF_WFDMA_HOST_DMA0_MCU_INT_ENA_wifi_txfifo1_wr_ovf_int_ena_ADDR WF_WFDMA_HOST_DMA0_MCU_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_MCU_INT_ENA_wifi_txfifo1_wr_ovf_int_ena_MASK 0x00080000u                
#define WF_WFDMA_HOST_DMA0_MCU_INT_ENA_wifi_txfifo1_wr_ovf_int_ena_SHFT 19u
#define WF_WFDMA_HOST_DMA0_MCU_INT_ENA_wifi_txfifo0_wr_ovf_int_ena_ADDR WF_WFDMA_HOST_DMA0_MCU_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_MCU_INT_ENA_wifi_txfifo0_wr_ovf_int_ena_MASK 0x00040000u                
#define WF_WFDMA_HOST_DMA0_MCU_INT_ENA_wifi_txfifo0_wr_ovf_int_ena_SHFT 18u
#define WF_WFDMA_HOST_DMA0_MCU_INT_ENA_wpdma_rx_dma_timeout_int_ena_ADDR WF_WFDMA_HOST_DMA0_MCU_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_MCU_INT_ENA_wpdma_rx_dma_timeout_int_ena_MASK 0x00020000u                
#define WF_WFDMA_HOST_DMA0_MCU_INT_ENA_wpdma_rx_dma_timeout_int_ena_SHFT 17u
#define WF_WFDMA_HOST_DMA0_MCU_INT_ENA_wpdma_tx_dma_timeout_int_ena_ADDR WF_WFDMA_HOST_DMA0_MCU_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_MCU_INT_ENA_wpdma_tx_dma_timeout_int_ena_MASK 0x00010000u                
#define WF_WFDMA_HOST_DMA0_MCU_INT_ENA_wpdma_tx_dma_timeout_int_ena_SHFT 16u
#define WF_WFDMA_HOST_DMA0_MCU_INT_ENA_host2mcu_sw_int_ena_ADDR WF_WFDMA_HOST_DMA0_MCU_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_MCU_INT_ENA_host2mcu_sw_int_ena_MASK 0x0000FFFFu                
#define WF_WFDMA_HOST_DMA0_MCU_INT_ENA_host2mcu_sw_int_ena_SHFT 0u


#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_mcu2host_sw_int_sts_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_mcu2host_sw_int_sts_MASK 0x20000000u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_mcu2host_sw_int_sts_SHFT 29u
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_subsys_int_sts_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_subsys_int_sts_MASK 0x10000000u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_subsys_int_sts_SHFT 28u
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_rx_done_int_sts_13_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_rx_done_int_sts_13_MASK 0x08000000u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_rx_done_int_sts_13_SHFT 27u
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_rx_done_int_sts_7_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_rx_done_int_sts_7_MASK 0x04000000u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_rx_done_int_sts_7_SHFT 26u
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_wpdma2host_err_int_sts_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_wpdma2host_err_int_sts_MASK 0x01000000u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_wpdma2host_err_int_sts_SHFT 24u
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_rx_done_int_sts_5_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_rx_done_int_sts_5_MASK 0x00800000u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_rx_done_int_sts_5_SHFT 23u
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_rx_done_int_sts_4_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_rx_done_int_sts_4_MASK 0x00400000u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_rx_done_int_sts_4_SHFT 22u
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_tx_coherent_int_sts_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_tx_coherent_int_sts_MASK 0x00200000u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_tx_coherent_int_sts_SHFT 21u
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_rx_coherent_int_sts_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_rx_coherent_int_sts_MASK 0x00100000u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_rx_coherent_int_sts_SHFT 20u
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_rx_done_int_sts_3_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_rx_done_int_sts_3_MASK 0x00080000u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_rx_done_int_sts_3_SHFT 19u
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_tx_done_int_sts_22_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_tx_done_int_sts_22_MASK 0x00010000u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_tx_done_int_sts_22_SHFT 16u
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_tx_done_int_sts_21_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_tx_done_int_sts_21_MASK 0x00008000u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_tx_done_int_sts_21_SHFT 15u
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_tx_done_int_sts_19_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_tx_done_int_sts_19_MASK 0x00002000u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_tx_done_int_sts_19_SHFT 13u
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_rx_done_int_sts_12_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_rx_done_int_sts_12_MASK 0x00001000u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_rx_done_int_sts_12_SHFT 12u
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_rx_done_int_sts_11_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_rx_done_int_sts_11_MASK 0x00000800u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_rx_done_int_sts_11_SHFT 11u
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_rx_done_int_sts_10_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_rx_done_int_sts_10_MASK 0x00000400u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_rx_done_int_sts_10_SHFT 10u
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_rx_done_int_sts_9_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_rx_done_int_sts_9_MASK 0x00000200u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_rx_done_int_sts_9_SHFT 9u
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_rx_done_int_sts_8_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_rx_done_int_sts_8_MASK 0x00000100u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_rx_done_int_sts_8_SHFT 8u
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_tx_done_int_sts_14_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_tx_done_int_sts_14_MASK 0x00000080u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_tx_done_int_sts_14_SHFT 7u
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_tx_done_int_sts_13_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_tx_done_int_sts_13_MASK 0x00000040u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_tx_done_int_sts_13_SHFT 6u
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_tx_done_int_sts_12_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_tx_done_int_sts_12_MASK 0x00000020u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_tx_done_int_sts_12_SHFT 5u
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_tx_done_int_sts_11_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_tx_done_int_sts_11_MASK 0x00000010u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_tx_done_int_sts_11_SHFT 4u
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_tx_done_int_sts_10_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_tx_done_int_sts_10_MASK 0x00000008u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_tx_done_int_sts_10_SHFT 3u
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_tx_done_int_sts_9_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_tx_done_int_sts_9_MASK 0x00000004u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_tx_done_int_sts_9_SHFT 2u
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_tx_done_int_sts_8_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_tx_done_int_sts_8_MASK 0x00000002u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_tx_done_int_sts_8_SHFT 1u
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_tx_done_int_sts_7_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_tx_done_int_sts_7_MASK 0x00000001u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_tx_done_int_sts_7_SHFT 0u


#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_mcu2host_sw_int_ena_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_mcu2host_sw_int_ena_MASK 0x20000000u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_mcu2host_sw_int_ena_SHFT 29u
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_subsys_int_ena_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_subsys_int_ena_MASK 0x10000000u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_subsys_int_ena_SHFT 28u
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_HOST_RX_DONE_INT_ENA13_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_HOST_RX_DONE_INT_ENA13_MASK 0x08000000u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_HOST_RX_DONE_INT_ENA13_SHFT 27u
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_HOST_RX_DONE_INT_ENA7_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_HOST_RX_DONE_INT_ENA7_MASK 0x04000000u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_HOST_RX_DONE_INT_ENA7_SHFT 26u
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_wpdma2host_err_int_ena_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_wpdma2host_err_int_ena_MASK 0x01000000u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_wpdma2host_err_int_ena_SHFT 24u
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_HOST_RX_DONE_INT_ENA5_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_HOST_RX_DONE_INT_ENA5_MASK 0x00800000u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_HOST_RX_DONE_INT_ENA5_SHFT 23u
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_HOST_RX_DONE_INT_ENA4_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_HOST_RX_DONE_INT_ENA4_MASK 0x00400000u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_HOST_RX_DONE_INT_ENA4_SHFT 22u
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_HOST_TX_COHERENT_EN_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_HOST_TX_COHERENT_EN_MASK 0x00200000u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_HOST_TX_COHERENT_EN_SHFT 21u
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_HOST_RX_COHERENT_EN_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_HOST_RX_COHERENT_EN_MASK 0x00100000u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_HOST_RX_COHERENT_EN_SHFT 20u
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_HOST_RX_DONE_INT_ENA3_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_HOST_RX_DONE_INT_ENA3_MASK 0x00080000u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_HOST_RX_DONE_INT_ENA3_SHFT 19u
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_HOST_TX_DONE_INT_ENA22_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_HOST_TX_DONE_INT_ENA22_MASK 0x00010000u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_HOST_TX_DONE_INT_ENA22_SHFT 16u
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_HOST_TX_DONE_INT_ENA21_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_HOST_TX_DONE_INT_ENA21_MASK 0x00008000u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_HOST_TX_DONE_INT_ENA21_SHFT 15u
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_HOST_TX_DONE_INT_ENA19_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_HOST_TX_DONE_INT_ENA19_MASK 0x00002000u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_HOST_TX_DONE_INT_ENA19_SHFT 13u
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_HOST_RX_DONE_INT_ENA12_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_HOST_RX_DONE_INT_ENA12_MASK 0x00001000u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_HOST_RX_DONE_INT_ENA12_SHFT 12u
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_HOST_RX_DONE_INT_ENA11_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_HOST_RX_DONE_INT_ENA11_MASK 0x00000800u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_HOST_RX_DONE_INT_ENA11_SHFT 11u
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_HOST_RX_DONE_INT_ENA10_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_HOST_RX_DONE_INT_ENA10_MASK 0x00000400u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_HOST_RX_DONE_INT_ENA10_SHFT 10u
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_HOST_RX_DONE_INT_ENA9_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_HOST_RX_DONE_INT_ENA9_MASK 0x00000200u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_HOST_RX_DONE_INT_ENA9_SHFT 9u
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_HOST_RX_DONE_INT_ENA8_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_HOST_RX_DONE_INT_ENA8_MASK 0x00000100u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_HOST_RX_DONE_INT_ENA8_SHFT 8u
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_HOST_TX_DONE_INT_ENA14_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_HOST_TX_DONE_INT_ENA14_MASK 0x00000080u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_HOST_TX_DONE_INT_ENA14_SHFT 7u
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_HOST_TX_DONE_INT_ENA13_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_HOST_TX_DONE_INT_ENA13_MASK 0x00000040u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_HOST_TX_DONE_INT_ENA13_SHFT 6u
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_HOST_TX_DONE_INT_ENA12_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_HOST_TX_DONE_INT_ENA12_MASK 0x00000020u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_HOST_TX_DONE_INT_ENA12_SHFT 5u
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_HOST_TX_DONE_INT_ENA11_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_HOST_TX_DONE_INT_ENA11_MASK 0x00000010u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_HOST_TX_DONE_INT_ENA11_SHFT 4u
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_HOST_TX_DONE_INT_ENA10_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_HOST_TX_DONE_INT_ENA10_MASK 0x00000008u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_HOST_TX_DONE_INT_ENA10_SHFT 3u
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_HOST_TX_DONE_INT_ENA9_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_HOST_TX_DONE_INT_ENA9_MASK 0x00000004u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_HOST_TX_DONE_INT_ENA9_SHFT 2u
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_HOST_TX_DONE_INT_ENA8_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_HOST_TX_DONE_INT_ENA8_MASK 0x00000002u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_HOST_TX_DONE_INT_ENA8_SHFT 1u
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_HOST_TX_DONE_INT_ENA7_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_HOST_TX_DONE_INT_ENA7_MASK 0x00000001u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_HOST_TX_DONE_INT_ENA7_SHFT 0u


#define WF_WFDMA_HOST_DMA0_CONN_HIF_DUMMY_CONN_HIF_DUMMY_ADDR  WF_WFDMA_HOST_DMA0_CONN_HIF_DUMMY_ADDR
#define WF_WFDMA_HOST_DMA0_CONN_HIF_DUMMY_CONN_HIF_DUMMY_MASK  0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_CONN_HIF_DUMMY_CONN_HIF_DUMMY_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_DBG_IDX_PDMA_DBG_Enable_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_DBG_IDX_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_DBG_IDX_PDMA_DBG_Enable_MASK  0x00000100u                
#define WF_WFDMA_HOST_DMA0_WPDMA_DBG_IDX_PDMA_DBG_Enable_SHFT  8u
#define WF_WFDMA_HOST_DMA0_WPDMA_DBG_IDX_PDMA_DBG_IDX_ADDR     WF_WFDMA_HOST_DMA0_WPDMA_DBG_IDX_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_DBG_IDX_PDMA_DBG_IDX_MASK     0x000000FFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_DBG_IDX_PDMA_DBG_IDX_SHFT     0u


#define WF_WFDMA_HOST_DMA0_WPDMA_DBG_PROBE_PDMA_DBG_PROBE_ADDR WF_WFDMA_HOST_DMA0_WPDMA_DBG_PROBE_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_DBG_PROBE_PDMA_DBG_PROBE_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_DBG_PROBE_PDMA_DBG_PROBE_SHFT 0u


#define WF_WFDMA_HOST_DMA0_CONN_HIF_DBG_IDX_conn_hif_dbg_byt3_sel_ADDR WF_WFDMA_HOST_DMA0_CONN_HIF_DBG_IDX_ADDR
#define WF_WFDMA_HOST_DMA0_CONN_HIF_DBG_IDX_conn_hif_dbg_byt3_sel_MASK 0x00000E00u                
#define WF_WFDMA_HOST_DMA0_CONN_HIF_DBG_IDX_conn_hif_dbg_byt3_sel_SHFT 9u
#define WF_WFDMA_HOST_DMA0_CONN_HIF_DBG_IDX_conn_hif_dbg_byt2_sel_ADDR WF_WFDMA_HOST_DMA0_CONN_HIF_DBG_IDX_ADDR
#define WF_WFDMA_HOST_DMA0_CONN_HIF_DBG_IDX_conn_hif_dbg_byt2_sel_MASK 0x000001C0u                
#define WF_WFDMA_HOST_DMA0_CONN_HIF_DBG_IDX_conn_hif_dbg_byt2_sel_SHFT 6u
#define WF_WFDMA_HOST_DMA0_CONN_HIF_DBG_IDX_conn_hif_dbg_byt1_sel_ADDR WF_WFDMA_HOST_DMA0_CONN_HIF_DBG_IDX_ADDR
#define WF_WFDMA_HOST_DMA0_CONN_HIF_DBG_IDX_conn_hif_dbg_byt1_sel_MASK 0x00000038u                
#define WF_WFDMA_HOST_DMA0_CONN_HIF_DBG_IDX_conn_hif_dbg_byt1_sel_SHFT 3u
#define WF_WFDMA_HOST_DMA0_CONN_HIF_DBG_IDX_conn_hif_dbg_byt0_sel_ADDR WF_WFDMA_HOST_DMA0_CONN_HIF_DBG_IDX_ADDR
#define WF_WFDMA_HOST_DMA0_CONN_HIF_DBG_IDX_conn_hif_dbg_byt0_sel_MASK 0x00000007u                
#define WF_WFDMA_HOST_DMA0_CONN_HIF_DBG_IDX_conn_hif_dbg_byt0_sel_SHFT 0u


#define WF_WFDMA_HOST_DMA0_CONN_HIF_DBG_PROBE_conn_hif_dbg_probe_ADDR WF_WFDMA_HOST_DMA0_CONN_HIF_DBG_PROBE_ADDR
#define WF_WFDMA_HOST_DMA0_CONN_HIF_DBG_PROBE_conn_hif_dbg_probe_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_CONN_HIF_DBG_PROBE_conn_hif_dbg_probe_SHFT 0u


#define WF_WFDMA_HOST_DMA0_CONN_HIF_DMASHDL_DBG_PROBE_DMASHDL_DBG_PROBE_ADDR WF_WFDMA_HOST_DMA0_CONN_HIF_DMASHDL_DBG_PROBE_ADDR
#define WF_WFDMA_HOST_DMA0_CONN_HIF_DMASHDL_DBG_PROBE_DMASHDL_DBG_PROBE_MASK 0x0000FFFFu                
#define WF_WFDMA_HOST_DMA0_CONN_HIF_DMASHDL_DBG_PROBE_DMASHDL_DBG_PROBE_SHFT 0u


#define WF_WFDMA_HOST_DMA0_CONN_HIF_BUSY_STATUS_conn_hif_busy_ADDR WF_WFDMA_HOST_DMA0_CONN_HIF_BUSY_STATUS_ADDR
#define WF_WFDMA_HOST_DMA0_CONN_HIF_BUSY_STATUS_conn_hif_busy_MASK 0x80000000u                
#define WF_WFDMA_HOST_DMA0_CONN_HIF_BUSY_STATUS_conn_hif_busy_SHFT 31u
#define WF_WFDMA_HOST_DMA0_CONN_HIF_BUSY_STATUS_conn_hif_txfifo4_busy_ADDR WF_WFDMA_HOST_DMA0_CONN_HIF_BUSY_STATUS_ADDR
#define WF_WFDMA_HOST_DMA0_CONN_HIF_BUSY_STATUS_conn_hif_txfifo4_busy_MASK 0x00000080u                
#define WF_WFDMA_HOST_DMA0_CONN_HIF_BUSY_STATUS_conn_hif_txfifo4_busy_SHFT 7u
#define WF_WFDMA_HOST_DMA0_CONN_HIF_BUSY_STATUS_conn_hif_rxfifo2_busy_ADDR WF_WFDMA_HOST_DMA0_CONN_HIF_BUSY_STATUS_ADDR
#define WF_WFDMA_HOST_DMA0_CONN_HIF_BUSY_STATUS_conn_hif_rxfifo2_busy_MASK 0x00000040u                
#define WF_WFDMA_HOST_DMA0_CONN_HIF_BUSY_STATUS_conn_hif_rxfifo2_busy_SHFT 6u
#define WF_WFDMA_HOST_DMA0_CONN_HIF_BUSY_STATUS_conn_hif_txfifo3_busy_ADDR WF_WFDMA_HOST_DMA0_CONN_HIF_BUSY_STATUS_ADDR
#define WF_WFDMA_HOST_DMA0_CONN_HIF_BUSY_STATUS_conn_hif_txfifo3_busy_MASK 0x00000020u                
#define WF_WFDMA_HOST_DMA0_CONN_HIF_BUSY_STATUS_conn_hif_txfifo3_busy_SHFT 5u
#define WF_WFDMA_HOST_DMA0_CONN_HIF_BUSY_STATUS_conn_hif_txfifo2_busy_ADDR WF_WFDMA_HOST_DMA0_CONN_HIF_BUSY_STATUS_ADDR
#define WF_WFDMA_HOST_DMA0_CONN_HIF_BUSY_STATUS_conn_hif_txfifo2_busy_MASK 0x00000010u                
#define WF_WFDMA_HOST_DMA0_CONN_HIF_BUSY_STATUS_conn_hif_txfifo2_busy_SHFT 4u
#define WF_WFDMA_HOST_DMA0_CONN_HIF_BUSY_STATUS_conn_hif_rxfifo1_busy_ADDR WF_WFDMA_HOST_DMA0_CONN_HIF_BUSY_STATUS_ADDR
#define WF_WFDMA_HOST_DMA0_CONN_HIF_BUSY_STATUS_conn_hif_rxfifo1_busy_MASK 0x00000008u                
#define WF_WFDMA_HOST_DMA0_CONN_HIF_BUSY_STATUS_conn_hif_rxfifo1_busy_SHFT 3u
#define WF_WFDMA_HOST_DMA0_CONN_HIF_BUSY_STATUS_conn_hif_rxfifo0_busy_ADDR WF_WFDMA_HOST_DMA0_CONN_HIF_BUSY_STATUS_ADDR
#define WF_WFDMA_HOST_DMA0_CONN_HIF_BUSY_STATUS_conn_hif_rxfifo0_busy_MASK 0x00000004u                
#define WF_WFDMA_HOST_DMA0_CONN_HIF_BUSY_STATUS_conn_hif_rxfifo0_busy_SHFT 2u
#define WF_WFDMA_HOST_DMA0_CONN_HIF_BUSY_STATUS_conn_hif_txfifo1_busy_ADDR WF_WFDMA_HOST_DMA0_CONN_HIF_BUSY_STATUS_ADDR
#define WF_WFDMA_HOST_DMA0_CONN_HIF_BUSY_STATUS_conn_hif_txfifo1_busy_MASK 0x00000002u                
#define WF_WFDMA_HOST_DMA0_CONN_HIF_BUSY_STATUS_conn_hif_txfifo1_busy_SHFT 1u
#define WF_WFDMA_HOST_DMA0_CONN_HIF_BUSY_STATUS_conn_hif_txfifo0_busy_ADDR WF_WFDMA_HOST_DMA0_CONN_HIF_BUSY_STATUS_ADDR
#define WF_WFDMA_HOST_DMA0_CONN_HIF_BUSY_STATUS_conn_hif_txfifo0_busy_MASK 0x00000001u                
#define WF_WFDMA_HOST_DMA0_CONN_HIF_BUSY_STATUS_conn_hif_txfifo0_busy_SHFT 0u


#define WF_WFDMA_HOST_DMA0_CONN_HIF_BUSY_ENA_conn_hif_rxfifo2_busy_enable_ADDR WF_WFDMA_HOST_DMA0_CONN_HIF_BUSY_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_CONN_HIF_BUSY_ENA_conn_hif_rxfifo2_busy_enable_MASK 0x00000010u                
#define WF_WFDMA_HOST_DMA0_CONN_HIF_BUSY_ENA_conn_hif_rxfifo2_busy_enable_SHFT 4u
#define WF_WFDMA_HOST_DMA0_CONN_HIF_BUSY_ENA_conn_hif_rxfifo1_busy_enable_ADDR WF_WFDMA_HOST_DMA0_CONN_HIF_BUSY_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_CONN_HIF_BUSY_ENA_conn_hif_rxfifo1_busy_enable_MASK 0x00000008u                
#define WF_WFDMA_HOST_DMA0_CONN_HIF_BUSY_ENA_conn_hif_rxfifo1_busy_enable_SHFT 3u
#define WF_WFDMA_HOST_DMA0_CONN_HIF_BUSY_ENA_conn_hif_rxfifo0_busy_enable_ADDR WF_WFDMA_HOST_DMA0_CONN_HIF_BUSY_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_CONN_HIF_BUSY_ENA_conn_hif_rxfifo0_busy_enable_MASK 0x00000004u                
#define WF_WFDMA_HOST_DMA0_CONN_HIF_BUSY_ENA_conn_hif_rxfifo0_busy_enable_SHFT 2u
#define WF_WFDMA_HOST_DMA0_CONN_HIF_BUSY_ENA_conn_hif_txfifo1_busy_enable_ADDR WF_WFDMA_HOST_DMA0_CONN_HIF_BUSY_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_CONN_HIF_BUSY_ENA_conn_hif_txfifo1_busy_enable_MASK 0x00000002u                
#define WF_WFDMA_HOST_DMA0_CONN_HIF_BUSY_ENA_conn_hif_txfifo1_busy_enable_SHFT 1u
#define WF_WFDMA_HOST_DMA0_CONN_HIF_BUSY_ENA_conn_hif_txfifo0_busy_enable_ADDR WF_WFDMA_HOST_DMA0_CONN_HIF_BUSY_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_CONN_HIF_BUSY_ENA_conn_hif_txfifo0_busy_enable_MASK 0x00000001u                
#define WF_WFDMA_HOST_DMA0_CONN_HIF_BUSY_ENA_conn_hif_txfifo0_busy_enable_SHFT 0u


#define WF_WFDMA_HOST_DMA0_CONN_HIF_FIFO_TEST_MOD_csr_wfdma_loopback_en_ADDR WF_WFDMA_HOST_DMA0_CONN_HIF_FIFO_TEST_MOD_ADDR
#define WF_WFDMA_HOST_DMA0_CONN_HIF_FIFO_TEST_MOD_csr_wfdma_loopback_en_MASK 0x00000001u                
#define WF_WFDMA_HOST_DMA0_CONN_HIF_FIFO_TEST_MOD_csr_wfdma_loopback_en_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_CIDX_FET_CTRL0_CFET_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_CIDX_FET_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_CIDX_FET_CTRL0_CFET_BASE_PTR_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_CIDX_FET_CTRL0_CFET_BASE_PTR_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_CIDX_FET_CTRL1_CFET_BASE_PTR_EXT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_CIDX_FET_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_CIDX_FET_CTRL1_CFET_BASE_PTR_EXT_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_CIDX_FET_CTRL1_CFET_BASE_PTR_EXT_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_CIDX_FET_CTRL2_CFET_WAIT_DLY_BUSY_EN_ADDR WF_WFDMA_HOST_DMA0_WPDMA_CIDX_FET_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_CIDX_FET_CTRL2_CFET_WAIT_DLY_BUSY_EN_MASK 0x00001000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_CIDX_FET_CTRL2_CFET_WAIT_DLY_BUSY_EN_SHFT 12u
#define WF_WFDMA_HOST_DMA0_WPDMA_CIDX_FET_CTRL2_CFET_RX_EN_ADDR WF_WFDMA_HOST_DMA0_WPDMA_CIDX_FET_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_CIDX_FET_CTRL2_CFET_RX_EN_MASK 0x00000200u                
#define WF_WFDMA_HOST_DMA0_WPDMA_CIDX_FET_CTRL2_CFET_RX_EN_SHFT 9u
#define WF_WFDMA_HOST_DMA0_WPDMA_CIDX_FET_CTRL2_CFET_TX_EN_ADDR WF_WFDMA_HOST_DMA0_WPDMA_CIDX_FET_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_CIDX_FET_CTRL2_CFET_TX_EN_MASK 0x00000100u                
#define WF_WFDMA_HOST_DMA0_WPDMA_CIDX_FET_CTRL2_CFET_TX_EN_SHFT 8u
#define WF_WFDMA_HOST_DMA0_WPDMA_CIDX_FET_CTRL2_CFET_DLY_TIME_ADDR WF_WFDMA_HOST_DMA0_WPDMA_CIDX_FET_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_CIDX_FET_CTRL2_CFET_DLY_TIME_MASK 0x000000FFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_CIDX_FET_CTRL2_CFET_DLY_TIME_SHFT 0u


#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_PCIE_SEL_HOST_TX_DONE_INT_PCIE_SEL_ADDR WF_WFDMA_HOST_DMA0_HOST_TX_INT_PCIE_SEL_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_PCIE_SEL_HOST_TX_DONE_INT_PCIE_SEL_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_PCIE_SEL_HOST_TX_DONE_INT_PCIE_SEL_SHFT 0u


#define WF_WFDMA_HOST_DMA0_HOST_RX_INT_PCIE_SEL_HOST_RX_DONE_INT_PCIE_SEL_ADDR WF_WFDMA_HOST_DMA0_HOST_RX_INT_PCIE_SEL_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_RX_INT_PCIE_SEL_HOST_RX_DONE_INT_PCIE_SEL_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_HOST_RX_INT_PCIE_SEL_HOST_RX_DONE_INT_PCIE_SEL_SHFT 0u


#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_WB_EN_HOST_TX_INT_WB_EN_ADDR WF_WFDMA_HOST_DMA0_HOST_TX_INT_WB_EN_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_WB_EN_HOST_TX_INT_WB_EN_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_WB_EN_HOST_TX_INT_WB_EN_SHFT 0u


#define WF_WFDMA_HOST_DMA0_HOST_RX_INT_WB_EN_HOST_RX_INT_WB_EN_ADDR WF_WFDMA_HOST_DMA0_HOST_RX_INT_WB_EN_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_RX_INT_WB_EN_HOST_RX_INT_WB_EN_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_HOST_RX_INT_WB_EN_HOST_RX_INT_WB_EN_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_CTRL0_DIDX_WB_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_CTRL0_DIDX_WB_BASE_PTR_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_CTRL0_DIDX_WB_BASE_PTR_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_CTRL1_HW_DONE_FLAG_WB_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_CTRL1_HW_DONE_FLAG_WB_BASE_PTR_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_CTRL1_HW_DONE_FLAG_WB_BASE_PTR_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_CTRL2_NOC_BUS_SEL_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_CTRL2_NOC_BUS_SEL_MASK 0x80000000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_CTRL2_NOC_BUS_SEL_SHFT 31u
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_CTRL2_NOC_BUS_SEL_DMY_WR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_CTRL2_NOC_BUS_SEL_DMY_WR_MASK 0x40000000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_CTRL2_NOC_BUS_SEL_DMY_WR_SHFT 30u
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_CTRL2_TRINFO_WB_LEGACY_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_CTRL2_TRINFO_WB_LEGACY_MASK 0x20000000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_CTRL2_TRINFO_WB_LEGACY_SHFT 29u
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_CTRL2_TRINFO_WB_AP_ONLY_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_CTRL2_TRINFO_WB_AP_ONLY_MASK 0x10000000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_CTRL2_TRINFO_WB_AP_ONLY_SHFT 28u
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_CTRL2_INT_TRI_TIME_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_CTRL2_INT_TRI_TIME_MASK 0x0000F000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_CTRL2_INT_TRI_TIME_SHFT 12u
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_CTRL2_TRINFO_WB_DONE_FLAG_MODE_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_CTRL2_TRINFO_WB_DONE_FLAG_MODE_MASK 0x00000400u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_CTRL2_TRINFO_WB_DONE_FLAG_MODE_SHFT 10u
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_CTRL2_MSI_DBG_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_CTRL2_MSI_DBG_MASK  0x00000200u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_CTRL2_MSI_DBG_SHFT  9u
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_CTRL2_TRINFO_WB_EN_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_CTRL2_TRINFO_WB_EN_MASK 0x00000100u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_CTRL2_TRINFO_WB_EN_SHFT 8u
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_CTRL2_HW_DONE_FLAG_WB_BASE_PTR_EXT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_CTRL2_HW_DONE_FLAG_WB_BASE_PTR_EXT_MASK 0x000000F0u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_CTRL2_HW_DONE_FLAG_WB_BASE_PTR_EXT_SHFT 4u
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_CTRL2_DIDX_WB_BASE_PTR_EXT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_CTRL2_DIDX_WB_BASE_PTR_EXT_MASK 0x0000000Fu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_CTRL2_DIDX_WB_BASE_PTR_EXT_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_CTRL3_TRINFO_WB_PER_INT_MODE_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_CTRL3_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_CTRL3_TRINFO_WB_PER_INT_MODE_MASK 0x80000000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_CTRL3_TRINFO_WB_PER_INT_MODE_SHFT 31u
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_CTRL3_TRINFO_WB_PER_INT_TIME_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_CTRL3_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_CTRL3_TRINFO_WB_PER_INT_TIME_MASK 0x0FFF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_CTRL3_TRINFO_WB_PER_INT_TIME_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_CTRL3_TRINFO_WB_PER_RD_TIME_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_CTRL3_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_CTRL3_TRINFO_WB_PER_RD_TIME_MASK 0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_CTRL3_TRINFO_WB_PER_RD_TIME_SHFT 0u


#define WF_WFDMA_HOST_DMA0_RSS_AP_INT_STA_rss_ap_int_sts_3_ADDR WF_WFDMA_HOST_DMA0_RSS_AP_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_RSS_AP_INT_STA_rss_ap_int_sts_3_MASK 0x00000008u                
#define WF_WFDMA_HOST_DMA0_RSS_AP_INT_STA_rss_ap_int_sts_3_SHFT 3u
#define WF_WFDMA_HOST_DMA0_RSS_AP_INT_STA_rss_ap_int_sts_2_ADDR WF_WFDMA_HOST_DMA0_RSS_AP_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_RSS_AP_INT_STA_rss_ap_int_sts_2_MASK 0x00000004u                
#define WF_WFDMA_HOST_DMA0_RSS_AP_INT_STA_rss_ap_int_sts_2_SHFT 2u
#define WF_WFDMA_HOST_DMA0_RSS_AP_INT_STA_rss_ap_int_sts_1_ADDR WF_WFDMA_HOST_DMA0_RSS_AP_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_RSS_AP_INT_STA_rss_ap_int_sts_1_MASK 0x00000002u                
#define WF_WFDMA_HOST_DMA0_RSS_AP_INT_STA_rss_ap_int_sts_1_SHFT 1u
#define WF_WFDMA_HOST_DMA0_RSS_AP_INT_STA_rss_ap_int_sts_0_ADDR WF_WFDMA_HOST_DMA0_RSS_AP_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_RSS_AP_INT_STA_rss_ap_int_sts_0_MASK 0x00000001u                
#define WF_WFDMA_HOST_DMA0_RSS_AP_INT_STA_rss_ap_int_sts_0_SHFT 0u


#define WF_WFDMA_HOST_DMA0_RSS_AP_INT_ENA_rss_ap_int_ena_3_ADDR WF_WFDMA_HOST_DMA0_RSS_AP_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_RSS_AP_INT_ENA_rss_ap_int_ena_3_MASK 0x00000008u                
#define WF_WFDMA_HOST_DMA0_RSS_AP_INT_ENA_rss_ap_int_ena_3_SHFT 3u
#define WF_WFDMA_HOST_DMA0_RSS_AP_INT_ENA_rss_ap_int_ena_2_ADDR WF_WFDMA_HOST_DMA0_RSS_AP_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_RSS_AP_INT_ENA_rss_ap_int_ena_2_MASK 0x00000004u                
#define WF_WFDMA_HOST_DMA0_RSS_AP_INT_ENA_rss_ap_int_ena_2_SHFT 2u
#define WF_WFDMA_HOST_DMA0_RSS_AP_INT_ENA_rss_ap_int_ena_1_ADDR WF_WFDMA_HOST_DMA0_RSS_AP_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_RSS_AP_INT_ENA_rss_ap_int_ena_1_MASK 0x00000002u                
#define WF_WFDMA_HOST_DMA0_RSS_AP_INT_ENA_rss_ap_int_ena_1_SHFT 1u
#define WF_WFDMA_HOST_DMA0_RSS_AP_INT_ENA_rss_ap_int_ena_0_ADDR WF_WFDMA_HOST_DMA0_RSS_AP_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_RSS_AP_INT_ENA_rss_ap_int_ena_0_MASK 0x00000001u                
#define WF_WFDMA_HOST_DMA0_RSS_AP_INT_ENA_rss_ap_int_ena_0_SHFT 0u


#define WF_WFDMA_HOST_DMA0_RSS_AP_INT_ENA_SET_rss_ap_int_ena_3_ADDR WF_WFDMA_HOST_DMA0_RSS_AP_INT_ENA_SET_ADDR
#define WF_WFDMA_HOST_DMA0_RSS_AP_INT_ENA_SET_rss_ap_int_ena_3_MASK 0x00000008u                
#define WF_WFDMA_HOST_DMA0_RSS_AP_INT_ENA_SET_rss_ap_int_ena_3_SHFT 3u
#define WF_WFDMA_HOST_DMA0_RSS_AP_INT_ENA_SET_rss_ap_int_ena_2_ADDR WF_WFDMA_HOST_DMA0_RSS_AP_INT_ENA_SET_ADDR
#define WF_WFDMA_HOST_DMA0_RSS_AP_INT_ENA_SET_rss_ap_int_ena_2_MASK 0x00000004u                
#define WF_WFDMA_HOST_DMA0_RSS_AP_INT_ENA_SET_rss_ap_int_ena_2_SHFT 2u
#define WF_WFDMA_HOST_DMA0_RSS_AP_INT_ENA_SET_rss_ap_int_ena_1_ADDR WF_WFDMA_HOST_DMA0_RSS_AP_INT_ENA_SET_ADDR
#define WF_WFDMA_HOST_DMA0_RSS_AP_INT_ENA_SET_rss_ap_int_ena_1_MASK 0x00000002u                
#define WF_WFDMA_HOST_DMA0_RSS_AP_INT_ENA_SET_rss_ap_int_ena_1_SHFT 1u
#define WF_WFDMA_HOST_DMA0_RSS_AP_INT_ENA_SET_rss_ap_int_ena_0_ADDR WF_WFDMA_HOST_DMA0_RSS_AP_INT_ENA_SET_ADDR
#define WF_WFDMA_HOST_DMA0_RSS_AP_INT_ENA_SET_rss_ap_int_ena_0_MASK 0x00000001u                
#define WF_WFDMA_HOST_DMA0_RSS_AP_INT_ENA_SET_rss_ap_int_ena_0_SHFT 0u


#define WF_WFDMA_HOST_DMA0_RSS_AP_INT_ENA_CLR_rss_ap_int_ena_3_ADDR WF_WFDMA_HOST_DMA0_RSS_AP_INT_ENA_CLR_ADDR
#define WF_WFDMA_HOST_DMA0_RSS_AP_INT_ENA_CLR_rss_ap_int_ena_3_MASK 0x00000008u                
#define WF_WFDMA_HOST_DMA0_RSS_AP_INT_ENA_CLR_rss_ap_int_ena_3_SHFT 3u
#define WF_WFDMA_HOST_DMA0_RSS_AP_INT_ENA_CLR_rss_ap_int_ena_2_ADDR WF_WFDMA_HOST_DMA0_RSS_AP_INT_ENA_CLR_ADDR
#define WF_WFDMA_HOST_DMA0_RSS_AP_INT_ENA_CLR_rss_ap_int_ena_2_MASK 0x00000004u                
#define WF_WFDMA_HOST_DMA0_RSS_AP_INT_ENA_CLR_rss_ap_int_ena_2_SHFT 2u
#define WF_WFDMA_HOST_DMA0_RSS_AP_INT_ENA_CLR_rss_ap_int_ena_1_ADDR WF_WFDMA_HOST_DMA0_RSS_AP_INT_ENA_CLR_ADDR
#define WF_WFDMA_HOST_DMA0_RSS_AP_INT_ENA_CLR_rss_ap_int_ena_1_MASK 0x00000002u                
#define WF_WFDMA_HOST_DMA0_RSS_AP_INT_ENA_CLR_rss_ap_int_ena_1_SHFT 1u
#define WF_WFDMA_HOST_DMA0_RSS_AP_INT_ENA_CLR_rss_ap_int_ena_0_ADDR WF_WFDMA_HOST_DMA0_RSS_AP_INT_ENA_CLR_ADDR
#define WF_WFDMA_HOST_DMA0_RSS_AP_INT_ENA_CLR_rss_ap_int_ena_0_MASK 0x00000001u                
#define WF_WFDMA_HOST_DMA0_RSS_AP_INT_ENA_CLR_rss_ap_int_ena_0_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_DMY_CTRL0_DMY_WR_WDATA_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_DMY_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_DMY_CTRL0_DMY_WR_WDATA_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_DMY_CTRL0_DMY_WR_WDATA_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_DMY_CTRL1_DMY_WR_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_DMY_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_DMY_CTRL1_DMY_WR_BASE_PTR_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_DMY_CTRL1_DMY_WR_BASE_PTR_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_DMY_CTRL2_DMY_RD_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_DMY_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_DMY_CTRL2_DMY_RD_BASE_PTR_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_DMY_CTRL2_DMY_RD_BASE_PTR_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_DMY_CTRL3_AP_ERR_WB_ENA_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_DMY_CTRL3_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_DMY_CTRL3_AP_ERR_WB_ENA_MASK 0x00000400u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_DMY_CTRL3_AP_ERR_WB_ENA_SHFT 10u
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_DMY_CTRL3_MD_ERR_WB_ENA_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_DMY_CTRL3_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_DMY_CTRL3_MD_ERR_WB_ENA_MASK 0x00000200u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_DMY_CTRL3_MD_ERR_WB_ENA_SHFT 9u
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_DMY_CTRL3_DMY_WR_ZERO_STRB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_DMY_CTRL3_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_DMY_CTRL3_DMY_WR_ZERO_STRB_MASK 0x00000100u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_DMY_CTRL3_DMY_WR_ZERO_STRB_SHFT 8u
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_DMY_CTRL3_DMY_RD_BASE_PTR_EXT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_DMY_CTRL3_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_DMY_CTRL3_DMY_RD_BASE_PTR_EXT_MASK 0x000000F0u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_DMY_CTRL3_DMY_RD_BASE_PTR_EXT_SHFT 4u
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_DMY_CTRL3_DMY_WR_BASE_PTR_EXT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_DMY_CTRL3_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_DMY_CTRL3_DMY_WR_BASE_PTR_EXT_MASK 0x0000000Fu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_DMY_CTRL3_DMY_WR_BASE_PTR_EXT_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_MD_CTRL0_DIDX_MD_WB_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_MD_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_MD_CTRL0_DIDX_MD_WB_BASE_PTR_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_MD_CTRL0_DIDX_MD_WB_BASE_PTR_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_MD_CTRL1_INT_MD_WB_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_MD_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_MD_CTRL1_INT_MD_WB_BASE_PTR_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_MD_CTRL1_INT_MD_WB_BASE_PTR_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_MD_CTRL2_INT_MD_TRI_TIME_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_MD_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_MD_CTRL2_INT_MD_TRI_TIME_MASK 0x0000F000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_MD_CTRL2_INT_MD_TRI_TIME_SHFT 12u
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_MD_CTRL2_INT_MD_WB_BASE_PTR_EXT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_MD_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_MD_CTRL2_INT_MD_WB_BASE_PTR_EXT_MASK 0x000000F0u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_MD_CTRL2_INT_MD_WB_BASE_PTR_EXT_SHFT 4u
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_MD_CTRL2_DIDX_MD_WB_BASE_PTR_EXT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_MD_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_MD_CTRL2_DIDX_MD_WB_BASE_PTR_EXT_MASK 0x0000000Fu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_MD_CTRL2_DIDX_MD_WB_BASE_PTR_EXT_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_DEBUG_0_PERIODIC_INT_CNT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_DEBUG_0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_DEBUG_0_PERIODIC_INT_CNT_MASK 0xFFFF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_DEBUG_0_PERIODIC_INT_CNT_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_DEBUG_0_PERIODIC_RD_CNT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_DEBUG_0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_DEBUG_0_PERIODIC_RD_CNT_MASK 0x0000FFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_DEBUG_0_PERIODIC_RD_CNT_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_TX_INT_EN0_TRINFO_WB_TX_INT_EN_31_0_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_TX_INT_EN0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_TX_INT_EN0_TRINFO_WB_TX_INT_EN_31_0_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_TX_INT_EN0_TRINFO_WB_TX_INT_EN_31_0_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_TX_INT_EN1_TRINFO_WB_TX_INT_EN_63_32_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_TX_INT_EN1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_TX_INT_EN1_TRINFO_WB_TX_INT_EN_63_32_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_TX_INT_EN1_TRINFO_WB_TX_INT_EN_63_32_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_RX_INT_EN0_TRINFO_WB_TX_INT_EN_15_0_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_RX_INT_EN0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_RX_INT_EN0_TRINFO_WB_TX_INT_EN_15_0_MASK 0x0000FFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_RX_INT_EN0_TRINFO_WB_TX_INT_EN_15_0_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_dma_err_int_sts_2_ADDR WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_dma_err_int_sts_2_MASK 0x40000000u                
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_dma_err_int_sts_2_SHFT 30u
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_dma_err_int_sts_1_ADDR WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_dma_err_int_sts_1_MASK 0x20000000u                
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_dma_err_int_sts_1_SHFT 29u
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_dma_err_int_sts_0_ADDR WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_dma_err_int_sts_0_MASK 0x10000000u                
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_dma_err_int_sts_0_SHFT 28u
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_txd_err_int_sts_ADDR WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_txd_err_int_sts_MASK 0x08000000u                
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_txd_err_int_sts_SHFT 27u
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_bn0_txp_err_int_sts_ADDR WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_bn0_txp_err_int_sts_MASK 0x04000000u                
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_bn0_txp_err_int_sts_SHFT 26u
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_bn1_txp_err_int_sts_ADDR WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_bn1_txp_err_int_sts_MASK 0x02000000u                
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_bn1_txp_err_int_sts_SHFT 25u
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_bn2_txp_err_int_sts_ADDR WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_bn2_txp_err_int_sts_MASK 0x01000000u                
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_bn2_txp_err_int_sts_SHFT 24u
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_rx_len_from_pp_err_int_sts_ADDR WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_rx_len_from_pp_err_int_sts_MASK 0x00800000u                
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_rx_len_from_pp_err_int_sts_SHFT 23u
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_rx0_byte_align_err_int_sts_ADDR WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_rx0_byte_align_err_int_sts_MASK 0x00400000u                
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_rx0_byte_align_err_int_sts_SHFT 22u
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_rx1_byte_align_err_int_sts_ADDR WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_rx1_byte_align_err_int_sts_MASK 0x00200000u                
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_rx1_byte_align_err_int_sts_SHFT 21u
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_rx2_byte_align_err_int_sts_ADDR WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_rx2_byte_align_err_int_sts_MASK 0x00100000u                
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_rx2_byte_align_err_int_sts_SHFT 20u
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_txdmad_err_int_sts_ADDR WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_txdmad_err_int_sts_MASK 0x00080000u                
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_txdmad_err_int_sts_SHFT 19u
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_rxdmad_err_int_sts_ADDR WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_rxdmad_err_int_sts_MASK 0x00040000u                
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_rxdmad_err_int_sts_SHFT 18u
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_lbk_flow_ctrl_err_int_sts_ADDR WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_lbk_flow_ctrl_err_int_sts_MASK 0x00020000u                
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_lbk_flow_ctrl_err_int_sts_SHFT 17u
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_rx_flow_ctrl_err_int_sts_ADDR WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_rx_flow_ctrl_err_int_sts_MASK 0x00010000u                
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_rx_flow_ctrl_err_int_sts_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_axi_wr_err_int_sts_ADDR WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_axi_wr_err_int_sts_MASK 0x00000080u                
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_axi_wr_err_int_sts_SHFT 7u
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_axi_rd_err_int_sts_ADDR WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_axi_rd_err_int_sts_MASK 0x00000040u                
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_axi_rd_err_int_sts_SHFT 6u
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_rx_pld_mem_rng_err_int_sts_ADDR WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_rx_pld_mem_rng_err_int_sts_MASK 0x00000020u                
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_rx_pld_mem_rng_err_int_sts_SHFT 5u
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_tx_pld_mem_rng_err_int_sts_ADDR WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_tx_pld_mem_rng_err_int_sts_MASK 0x00000010u                
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_tx_pld_mem_rng_err_int_sts_SHFT 4u
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_rx_dmad_mem_rng_err_int_sts_ADDR WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_rx_dmad_mem_rng_err_int_sts_MASK 0x00000008u                
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_rx_dmad_mem_rng_err_int_sts_SHFT 3u
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_tx_dmad_mem_rng_err_int_sts_ADDR WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_tx_dmad_mem_rng_err_int_sts_MASK 0x00000004u                
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_tx_dmad_mem_rng_err_int_sts_SHFT 2u
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_wpdma_rx_timeout_int_sts_ADDR WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_wpdma_rx_timeout_int_sts_MASK 0x00000002u                
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_wpdma_rx_timeout_int_sts_SHFT 1u
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_wpdma_tx_timeout_int_sts_ADDR WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_wpdma_tx_timeout_int_sts_MASK 0x00000001u                
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_wpdma_tx_timeout_int_sts_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_trx_coherence_ena_ADDR WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_trx_coherence_ena_MASK 0x80000000u                
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_trx_coherence_ena_SHFT 31u
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_dma_err_int_ena_ADDR WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_dma_err_int_ena_MASK 0x40000000u                
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_dma_err_int_ena_SHFT 30u
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_dma_err_int_ena_1_ADDR WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_dma_err_int_ena_1_MASK 0x20000000u                
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_dma_err_int_ena_1_SHFT 29u
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_dma_err_int_ena_0_ADDR WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_dma_err_int_ena_0_MASK 0x10000000u                
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_dma_err_int_ena_0_SHFT 28u
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_txd_err_int_ena_ADDR WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_txd_err_int_ena_MASK 0x08000000u                
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_txd_err_int_ena_SHFT 27u
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_bn0_txp_err_int_ena_ADDR WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_bn0_txp_err_int_ena_MASK 0x04000000u                
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_bn0_txp_err_int_ena_SHFT 26u
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_bn1_txp_err_int_ena_ADDR WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_bn1_txp_err_int_ena_MASK 0x02000000u                
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_bn1_txp_err_int_ena_SHFT 25u
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_bn2_txp_err_int_ena_ADDR WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_bn2_txp_err_int_ena_MASK 0x01000000u                
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_bn2_txp_err_int_ena_SHFT 24u
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_rx_len_from_pp_err_int_ena_ADDR WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_rx_len_from_pp_err_int_ena_MASK 0x00800000u                
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_rx_len_from_pp_err_int_ena_SHFT 23u
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_rx0_byte_align_err_int_ena_ADDR WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_rx0_byte_align_err_int_ena_MASK 0x00400000u                
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_rx0_byte_align_err_int_ena_SHFT 22u
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_rx1_byte_align_err_int_ena_ADDR WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_rx1_byte_align_err_int_ena_MASK 0x00200000u                
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_rx1_byte_align_err_int_ena_SHFT 21u
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_rx2_byte_align_err_int_ena_ADDR WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_rx2_byte_align_err_int_ena_MASK 0x00100000u                
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_rx2_byte_align_err_int_ena_SHFT 20u
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_txdmad_err_int_ena_ADDR WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_txdmad_err_int_ena_MASK 0x00080000u                
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_txdmad_err_int_ena_SHFT 19u
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_rxdmad_err_int_ena_ADDR WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_rxdmad_err_int_ena_MASK 0x00040000u                
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_rxdmad_err_int_ena_SHFT 18u
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_lbk_flow_ctrl_err_int_ena_ADDR WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_lbk_flow_ctrl_err_int_ena_MASK 0x00020000u                
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_lbk_flow_ctrl_err_int_ena_SHFT 17u
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_rx_flow_ctrl_err_int_ena_ADDR WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_rx_flow_ctrl_err_int_ena_MASK 0x00010000u                
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_rx_flow_ctrl_err_int_ena_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_axi_wr_err_int_ena_ADDR WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_axi_wr_err_int_ena_MASK 0x00000080u                
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_axi_wr_err_int_ena_SHFT 7u
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_axi_rd_err_int_ena_ADDR WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_axi_rd_err_int_ena_MASK 0x00000040u                
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_axi_rd_err_int_ena_SHFT 6u
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_rx_pld_mem_rng_err_int_ena_ADDR WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_rx_pld_mem_rng_err_int_ena_MASK 0x00000020u                
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_rx_pld_mem_rng_err_int_ena_SHFT 5u
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_tx_pld_mem_rng_err_int_ena_ADDR WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_tx_pld_mem_rng_err_int_ena_MASK 0x00000010u                
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_tx_pld_mem_rng_err_int_ena_SHFT 4u
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_rx_dmad_mem_rng_err_int_ena_ADDR WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_rx_dmad_mem_rng_err_int_ena_MASK 0x00000008u                
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_rx_dmad_mem_rng_err_int_ena_SHFT 3u
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_tx_dmad_mem_rng_err_int_ena_ADDR WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_tx_dmad_mem_rng_err_int_ena_MASK 0x00000004u                
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_tx_dmad_mem_rng_err_int_ena_SHFT 2u
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_wpdma_tx_timeout_int_ena_ADDR WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_wpdma_tx_timeout_int_ena_MASK 0x00000002u                
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_wpdma_tx_timeout_int_ena_SHFT 1u
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_wpdma_rx_timeout_int_ena_ADDR WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_wpdma_rx_timeout_int_ena_MASK 0x00000001u                
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_wpdma_rx_timeout_int_ena_SHFT 0u


#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_STA_mcu2host_wacpu_wdt_ADDR WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_STA_mcu2host_wacpu_wdt_MASK 0x80000000u                
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_STA_mcu2host_wacpu_wdt_SHFT 31u
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_STA_mcu2host_wmcpu_wdt_ADDR WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_STA_mcu2host_wmcpu_wdt_MASK 0x40000000u                
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_STA_mcu2host_wmcpu_wdt_SHFT 30u
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_STA_wifi_rx_timestamp_int_sts_ADDR WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_STA_wifi_rx_timestamp_int_sts_MASK 0x20000000u                
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_STA_wifi_rx_timestamp_int_sts_SHFT 29u
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_15_ADDR WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_15_MASK 0x00008000u                
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_15_SHFT 15u
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_14_ADDR WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_14_MASK 0x00004000u                
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_14_SHFT 14u
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_13_ADDR WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_13_MASK 0x00002000u                
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_13_SHFT 13u
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_12_ADDR WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_12_MASK 0x00001000u                
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_12_SHFT 12u
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_11_ADDR WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_11_MASK 0x00000800u                
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_11_SHFT 11u
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_10_ADDR WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_10_MASK 0x00000400u                
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_10_SHFT 10u
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_9_ADDR WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_9_MASK 0x00000200u                
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_9_SHFT 9u
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_8_ADDR WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_8_MASK 0x00000100u                
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_8_SHFT 8u
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_7_ADDR WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_7_MASK 0x00000080u                
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_7_SHFT 7u
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_6_ADDR WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_6_MASK 0x00000040u                
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_6_SHFT 6u
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_5_ADDR WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_5_MASK 0x00000020u                
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_5_SHFT 5u
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_4_ADDR WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_4_MASK 0x00000010u                
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_4_SHFT 4u
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_3_ADDR WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_3_MASK 0x00000008u                
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_3_SHFT 3u
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_2_ADDR WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_2_MASK 0x00000004u                
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_2_SHFT 2u
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_1_ADDR WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_1_MASK 0x00000002u                
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_1_SHFT 1u
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_0_ADDR WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_0_MASK 0x00000001u                
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_0_SHFT 0u


#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_wacpu_wdt_ADDR WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_wacpu_wdt_MASK 0x80000000u                
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_wacpu_wdt_SHFT 31u
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_wmcpu_wdt_ADDR WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_wmcpu_wdt_MASK 0x40000000u                
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_wmcpu_wdt_SHFT 30u
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_ENA_wifi_rx_timestamp_int_ena_ADDR WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_ENA_wifi_rx_timestamp_int_ena_MASK 0x20000000u                
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_ENA_wifi_rx_timestamp_int_ena_SHFT 29u
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_15_ADDR WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_15_MASK 0x00008000u                
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_15_SHFT 15u
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_14_ADDR WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_14_MASK 0x00004000u                
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_14_SHFT 14u
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_13_ADDR WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_13_MASK 0x00002000u                
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_13_SHFT 13u
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_12_ADDR WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_12_MASK 0x00001000u                
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_12_SHFT 12u
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_11_ADDR WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_11_MASK 0x00000800u                
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_11_SHFT 11u
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_10_ADDR WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_10_MASK 0x00000400u                
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_10_SHFT 10u
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_9_ADDR WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_9_MASK 0x00000200u                
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_9_SHFT 9u
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_8_ADDR WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_8_MASK 0x00000100u                
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_8_SHFT 8u
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_7_ADDR WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_7_MASK 0x00000080u                
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_7_SHFT 7u
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_6_ADDR WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_6_MASK 0x00000040u                
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_6_SHFT 6u
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_5_ADDR WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_5_MASK 0x00000020u                
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_5_SHFT 5u
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_4_ADDR WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_4_MASK 0x00000010u                
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_4_SHFT 4u
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_3_ADDR WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_3_MASK 0x00000008u                
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_3_SHFT 3u
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_2_ADDR WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_2_MASK 0x00000004u                
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_2_SHFT 2u
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_1_ADDR WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_1_MASK 0x00000002u                
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_1_SHFT 1u
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_0_ADDR WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_0_MASK 0x00000001u                
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_0_SHFT 0u


#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_STA_mac_int_sts_14_ADDR WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_STA_mac_int_sts_14_MASK 0x00100000u                
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_STA_mac_int_sts_14_SHFT 20u
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_STA_mac_int_sts_13_ADDR WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_STA_mac_int_sts_13_MASK 0x00080000u                
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_STA_mac_int_sts_13_SHFT 19u
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_STA_mac_int_sts_12_ADDR WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_STA_mac_int_sts_12_MASK 0x00040000u                
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_STA_mac_int_sts_12_SHFT 18u
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_STA_mac_int_sts_11_ADDR WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_STA_mac_int_sts_11_MASK 0x00020000u                
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_STA_mac_int_sts_11_SHFT 17u
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_STA_mac_int_sts_10_ADDR WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_STA_mac_int_sts_10_MASK 0x00010000u                
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_STA_mac_int_sts_10_SHFT 16u
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_STA_mac_int_sts_9_ADDR WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_STA_mac_int_sts_9_MASK 0x00008000u                
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_STA_mac_int_sts_9_SHFT 15u
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_STA_mac_int_sts_8_ADDR WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_STA_mac_int_sts_8_MASK 0x00004000u                
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_STA_mac_int_sts_8_SHFT 14u
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_STA_mac_int_sts_7_ADDR WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_STA_mac_int_sts_7_MASK 0x00002000u                
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_STA_mac_int_sts_7_SHFT 13u
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_STA_mac_int_sts_6_ADDR WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_STA_mac_int_sts_6_MASK 0x00001000u                
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_STA_mac_int_sts_6_SHFT 12u
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_STA_mac_int_sts_5_ADDR WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_STA_mac_int_sts_5_MASK 0x00000800u                
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_STA_mac_int_sts_5_SHFT 11u
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_STA_conn2ap_sw_irq_sts_ADDR WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_STA_conn2ap_sw_irq_sts_MASK 0x00000200u                
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_STA_conn2ap_sw_irq_sts_SHFT 9u
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_STA_conn_hif_on_host_int_sts_ADDR WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_STA_conn_hif_on_host_int_sts_MASK 0x00000100u                
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_STA_conn_hif_on_host_int_sts_SHFT 8u
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_STA_mac_int_sts_4_ADDR WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_STA_mac_int_sts_4_MASK 0x00000010u                
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_STA_mac_int_sts_4_SHFT 4u
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_STA_mac_int_sts_3_ADDR WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_STA_mac_int_sts_3_MASK 0x00000008u                
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_STA_mac_int_sts_3_SHFT 3u
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_STA_mac_int_sts_2_ADDR WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_STA_mac_int_sts_2_MASK 0x00000004u                
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_STA_mac_int_sts_2_SHFT 2u
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_STA_mac_int_sts_1_ADDR WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_STA_mac_int_sts_1_MASK 0x00000002u                
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_STA_mac_int_sts_1_SHFT 1u
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_STA_mac_int_sts_0_ADDR WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_STA_mac_int_sts_0_MASK 0x00000001u                
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_STA_mac_int_sts_0_SHFT 0u


#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_ENA_mac_int_ena_14_ADDR WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_ENA_mac_int_ena_14_MASK 0x00100000u                
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_ENA_mac_int_ena_14_SHFT 20u
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_ENA_mac_int_ena_13_ADDR WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_ENA_mac_int_ena_13_MASK 0x00080000u                
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_ENA_mac_int_ena_13_SHFT 19u
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_ENA_mac_int_ena_12_ADDR WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_ENA_mac_int_ena_12_MASK 0x00040000u                
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_ENA_mac_int_ena_12_SHFT 18u
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_ENA_mac_int_ena_11_ADDR WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_ENA_mac_int_ena_11_MASK 0x00020000u                
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_ENA_mac_int_ena_11_SHFT 17u
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_ENA_mac_int_ena_10_ADDR WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_ENA_mac_int_ena_10_MASK 0x00010000u                
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_ENA_mac_int_ena_10_SHFT 16u
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_ENA_mac_int_ena_9_ADDR WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_ENA_mac_int_ena_9_MASK 0x00008000u                
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_ENA_mac_int_ena_9_SHFT 15u
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_ENA_mac_int_ena_8_ADDR WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_ENA_mac_int_ena_8_MASK 0x00004000u                
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_ENA_mac_int_ena_8_SHFT 14u
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_ENA_mac_int_ena_7_ADDR WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_ENA_mac_int_ena_7_MASK 0x00002000u                
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_ENA_mac_int_ena_7_SHFT 13u
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_ENA_mac_int_ena_6_ADDR WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_ENA_mac_int_ena_6_MASK 0x00001000u                
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_ENA_mac_int_ena_6_SHFT 12u
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_ENA_mac_int_ena_5_ADDR WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_ENA_mac_int_ena_5_MASK 0x00000800u                
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_ENA_mac_int_ena_5_SHFT 11u
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_ENA_conn2ap_sw_irq_ena_ADDR WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_ENA_conn2ap_sw_irq_ena_MASK 0x00000200u                
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_ENA_conn2ap_sw_irq_ena_SHFT 9u
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_ENA_conn_hif_on_host_int_ena_ADDR WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_ENA_conn_hif_on_host_int_ena_MASK 0x00000100u                
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_ENA_conn_hif_on_host_int_ena_SHFT 8u
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_ENA_mac_int_ena_4_ADDR WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_ENA_mac_int_ena_4_MASK 0x00000010u                
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_ENA_mac_int_ena_4_SHFT 4u
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_ENA_mac_int_ena_3_ADDR WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_ENA_mac_int_ena_3_MASK 0x00000008u                
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_ENA_mac_int_ena_3_SHFT 3u
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_ENA_mac_int_ena_2_ADDR WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_ENA_mac_int_ena_2_MASK 0x00000004u                
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_ENA_mac_int_ena_2_SHFT 2u
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_ENA_mac_int_ena_1_ADDR WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_ENA_mac_int_ena_1_MASK 0x00000002u                
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_ENA_mac_int_ena_1_SHFT 1u
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_ENA_mac_int_ena_0_ADDR WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_ENA_mac_int_ena_0_MASK 0x00000001u                
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_ENA_mac_int_ena_0_SHFT 0u


#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_tx_done_int_sts_19_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_tx_done_int_sts_19_MASK 0x80000000u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_tx_done_int_sts_19_SHFT 31u
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_tx_done_int_sts_18_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_tx_done_int_sts_18_MASK 0x40000000u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_tx_done_int_sts_18_SHFT 30u
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_mcu2host_sw_int_sts_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_mcu2host_sw_int_sts_MASK 0x20000000u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_mcu2host_sw_int_sts_SHFT 29u
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_subsys_int_sts_ADDR    WF_WFDMA_HOST_DMA0_HOST_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_subsys_int_sts_MASK    0x10000000u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_subsys_int_sts_SHFT    28u
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_tx_done_int_sts_17_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_tx_done_int_sts_17_MASK 0x08000000u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_tx_done_int_sts_17_SHFT 27u
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_tx_done_int_sts_16_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_tx_done_int_sts_16_MASK 0x04000000u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_tx_done_int_sts_16_SHFT 26u
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_tx_done_int_sts_15_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_tx_done_int_sts_15_MASK 0x02000000u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_tx_done_int_sts_15_SHFT 25u
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_wpdma2host_err_int_sts_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_wpdma2host_err_int_sts_MASK 0x01000000u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_wpdma2host_err_int_sts_SHFT 24u
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_rx_done_int_sts_12_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_rx_done_int_sts_12_MASK 0x00800000u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_rx_done_int_sts_12_SHFT 23u
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_tx_done_int_sts_20_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_tx_done_int_sts_20_MASK 0x00400000u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_tx_done_int_sts_20_SHFT 22u
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_tx_coherent_int_sts_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_tx_coherent_int_sts_MASK 0x00200000u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_tx_coherent_int_sts_SHFT 21u
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_rx_coherent_int_sts_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_rx_coherent_int_sts_MASK 0x00100000u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_rx_coherent_int_sts_SHFT 20u
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_rx_done_int_sts_11_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_rx_done_int_sts_11_MASK 0x00080000u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_rx_done_int_sts_11_SHFT 19u
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_rx_done_int_sts_10_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_rx_done_int_sts_10_MASK 0x00040000u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_rx_done_int_sts_10_SHFT 18u
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_rx_done_int_sts_9_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_rx_done_int_sts_9_MASK 0x00020000u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_rx_done_int_sts_9_SHFT 17u
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_rx_done_int_sts_8_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_rx_done_int_sts_8_MASK 0x00010000u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_rx_done_int_sts_8_SHFT 16u
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_rx_done_int_sts_7_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_rx_done_int_sts_7_MASK 0x00008000u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_rx_done_int_sts_7_SHFT 15u
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_rx_done_int_sts_6_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_rx_done_int_sts_6_MASK 0x00004000u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_rx_done_int_sts_6_SHFT 14u
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_rx_done_int_sts_5_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_rx_done_int_sts_5_MASK 0x00002000u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_rx_done_int_sts_5_SHFT 13u
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_rx_done_int_sts_4_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_rx_done_int_sts_4_MASK 0x00001000u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_rx_done_int_sts_4_SHFT 12u
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_wf_rro_irq_sts_ADDR    WF_WFDMA_HOST_DMA0_HOST_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_wf_rro_irq_sts_MASK    0x00000800u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_wf_rro_irq_sts_SHFT    11u
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_tx_done_int_sts_6_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_tx_done_int_sts_6_MASK 0x00000400u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_tx_done_int_sts_6_SHFT 10u
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_tx_done_int_sts_5_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_tx_done_int_sts_5_MASK 0x00000200u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_tx_done_int_sts_5_SHFT 9u
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_tx_done_int_sts_4_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_tx_done_int_sts_4_MASK 0x00000100u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_tx_done_int_sts_4_SHFT 8u
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_tx_done_int_sts_3_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_tx_done_int_sts_3_MASK 0x00000080u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_tx_done_int_sts_3_SHFT 7u
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_tx_done_int_sts_2_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_tx_done_int_sts_2_MASK 0x00000040u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_tx_done_int_sts_2_SHFT 6u
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_tx_done_int_sts_1_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_tx_done_int_sts_1_MASK 0x00000020u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_tx_done_int_sts_1_SHFT 5u
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_tx_done_int_sts_0_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_tx_done_int_sts_0_MASK 0x00000010u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_tx_done_int_sts_0_SHFT 4u
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_rx_done_int_sts_3_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_rx_done_int_sts_3_MASK 0x00000008u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_rx_done_int_sts_3_SHFT 3u
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_rx_done_int_sts_2_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_rx_done_int_sts_2_MASK 0x00000004u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_rx_done_int_sts_2_SHFT 2u
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_rx_done_int_sts_1_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_rx_done_int_sts_1_MASK 0x00000002u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_rx_done_int_sts_1_SHFT 1u
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_rx_done_int_sts_0_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_rx_done_int_sts_0_MASK 0x00000001u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_rx_done_int_sts_0_SHFT 0u


#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_HOST_TX_DONE_INT_ENA19_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_HOST_TX_DONE_INT_ENA19_MASK 0x80000000u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_HOST_TX_DONE_INT_ENA19_SHFT 31u
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_HOST_TX_DONE_INT_ENA18_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_HOST_TX_DONE_INT_ENA18_MASK 0x40000000u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_HOST_TX_DONE_INT_ENA18_SHFT 30u
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_mcu2host_sw_int_ena_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_mcu2host_sw_int_ena_MASK 0x20000000u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_mcu2host_sw_int_ena_SHFT 29u
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_subsys_int_ena_ADDR    WF_WFDMA_HOST_DMA0_HOST_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_subsys_int_ena_MASK    0x10000000u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_subsys_int_ena_SHFT    28u
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_HOST_TX_DONE_INT_ENA17_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_HOST_TX_DONE_INT_ENA17_MASK 0x08000000u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_HOST_TX_DONE_INT_ENA17_SHFT 27u
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_HOST_TX_DONE_INT_ENA16_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_HOST_TX_DONE_INT_ENA16_MASK 0x04000000u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_HOST_TX_DONE_INT_ENA16_SHFT 26u
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_HOST_TX_DONE_INT_ENA15_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_HOST_TX_DONE_INT_ENA15_MASK 0x02000000u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_HOST_TX_DONE_INT_ENA15_SHFT 25u
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_wpdma2host_err_int_ena_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_wpdma2host_err_int_ena_MASK 0x01000000u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_wpdma2host_err_int_ena_SHFT 24u
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_HOST_RX_DONE_INT_ENA12_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_HOST_RX_DONE_INT_ENA12_MASK 0x00800000u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_HOST_RX_DONE_INT_ENA12_SHFT 23u
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_HOST_TX_DONE_INT_ENA20_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_HOST_TX_DONE_INT_ENA20_MASK 0x00400000u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_HOST_TX_DONE_INT_ENA20_SHFT 22u
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_HOST_TX_COHERENT_EN_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_HOST_TX_COHERENT_EN_MASK 0x00200000u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_HOST_TX_COHERENT_EN_SHFT 21u
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_HOST_RX_COHERENT_EN_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_HOST_RX_COHERENT_EN_MASK 0x00100000u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_HOST_RX_COHERENT_EN_SHFT 20u
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_HOST_RX_DONE_INT_ENA11_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_HOST_RX_DONE_INT_ENA11_MASK 0x00080000u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_HOST_RX_DONE_INT_ENA11_SHFT 19u
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_HOST_RX_DONE_INT_ENA10_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_HOST_RX_DONE_INT_ENA10_MASK 0x00040000u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_HOST_RX_DONE_INT_ENA10_SHFT 18u
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_HOST_RX_DONE_INT_ENA9_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_HOST_RX_DONE_INT_ENA9_MASK 0x00020000u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_HOST_RX_DONE_INT_ENA9_SHFT 17u
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_HOST_RX_DONE_INT_ENA8_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_HOST_RX_DONE_INT_ENA8_MASK 0x00010000u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_HOST_RX_DONE_INT_ENA8_SHFT 16u
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_HOST_RX_DONE_INT_ENA7_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_HOST_RX_DONE_INT_ENA7_MASK 0x00008000u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_HOST_RX_DONE_INT_ENA7_SHFT 15u
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_HOST_RX_DONE_INT_ENA6_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_HOST_RX_DONE_INT_ENA6_MASK 0x00004000u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_HOST_RX_DONE_INT_ENA6_SHFT 14u
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_HOST_RX_DONE_INT_ENA5_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_HOST_RX_DONE_INT_ENA5_MASK 0x00002000u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_HOST_RX_DONE_INT_ENA5_SHFT 13u
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_HOST_RX_DONE_INT_ENA4_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_HOST_RX_DONE_INT_ENA4_MASK 0x00001000u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_HOST_RX_DONE_INT_ENA4_SHFT 12u
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_WF_RRO_IRQ_ENA_ADDR    WF_WFDMA_HOST_DMA0_HOST_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_WF_RRO_IRQ_ENA_MASK    0x00000800u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_WF_RRO_IRQ_ENA_SHFT    11u
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_HOST_TX_DONE_INT_ENA6_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_HOST_TX_DONE_INT_ENA6_MASK 0x00000400u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_HOST_TX_DONE_INT_ENA6_SHFT 10u
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_HOST_TX_DONE_INT_ENA5_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_HOST_TX_DONE_INT_ENA5_MASK 0x00000200u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_HOST_TX_DONE_INT_ENA5_SHFT 9u
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_HOST_TX_DONE_INT_ENA4_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_HOST_TX_DONE_INT_ENA4_MASK 0x00000100u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_HOST_TX_DONE_INT_ENA4_SHFT 8u
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_HOST_TX_DONE_INT_ENA3_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_HOST_TX_DONE_INT_ENA3_MASK 0x00000080u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_HOST_TX_DONE_INT_ENA3_SHFT 7u
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_HOST_TX_DONE_INT_ENA2_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_HOST_TX_DONE_INT_ENA2_MASK 0x00000040u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_HOST_TX_DONE_INT_ENA2_SHFT 6u
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_HOST_TX_DONE_INT_ENA1_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_HOST_TX_DONE_INT_ENA1_MASK 0x00000020u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_HOST_TX_DONE_INT_ENA1_SHFT 5u
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_HOST_TX_DONE_INT_ENA0_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_HOST_TX_DONE_INT_ENA0_MASK 0x00000010u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_HOST_TX_DONE_INT_ENA0_SHFT 4u
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_HOST_RX_DONE_INT_ENA3_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_HOST_RX_DONE_INT_ENA3_MASK 0x00000008u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_HOST_RX_DONE_INT_ENA3_SHFT 3u
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_HOST_RX_DONE_INT_ENA2_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_HOST_RX_DONE_INT_ENA2_MASK 0x00000004u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_HOST_RX_DONE_INT_ENA2_SHFT 2u
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_HOST_RX_DONE_INT_ENA1_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_HOST_RX_DONE_INT_ENA1_MASK 0x00000002u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_HOST_RX_DONE_INT_ENA1_SHFT 1u
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_HOST_RX_DONE_INT_ENA0_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_HOST_RX_DONE_INT_ENA0_MASK 0x00000001u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_HOST_RX_DONE_INT_ENA0_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_RX_2B_OFFSET_ADDR     WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_RX_2B_OFFSET_MASK     0x80000000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_RX_2B_OFFSET_SHFT     31u
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_CLK_GATE_DIS_ADDR     WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_CLK_GATE_DIS_MASK     0x40000000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_CLK_GATE_DIS_SHFT     30u
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_BYTE_SWAP_ADDR        WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_BYTE_SWAP_MASK        0x20000000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_BYTE_SWAP_SHFT        29u
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_OMIT_TX_INFO_ADDR     WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_OMIT_TX_INFO_MASK     0x10000000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_OMIT_TX_INFO_SHFT     28u
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_OMIT_RX_INFO_ADDR     WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_OMIT_RX_INFO_MASK     0x08000000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_OMIT_RX_INFO_SHFT     27u
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_PDMA_ADDR_EXT_EN_ADDR WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_PDMA_ADDR_EXT_EN_MASK 0x04000000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_PDMA_ADDR_EXT_EN_SHFT 26u
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_FORCE_TX_EOF_ADDR     WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_FORCE_TX_EOF_MASK     0x02000000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_FORCE_TX_EOF_SHFT     25u
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_CSR_SW_RST_ADDR       WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_CSR_SW_RST_MASK       0x01000000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_CSR_SW_RST_SHFT       24u
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_RX_SCATTER_GATHER_MODE_ADDR WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_RX_SCATTER_GATHER_MODE_MASK 0x00400000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_RX_SCATTER_GATHER_MODE_SHFT 22u
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_OMIT_RX_INFO_PFET2_ADDR WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_OMIT_RX_INFO_PFET2_MASK 0x00200000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_OMIT_RX_INFO_PFET2_SHFT 21u
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_CSR_LBK_RX_Q_SEL_EN_ADDR WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_CSR_LBK_RX_Q_SEL_EN_MASK 0x00100000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_CSR_LBK_RX_Q_SEL_EN_SHFT 20u
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_CSR_LBK_RX_Q_SEL_ADDR WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_CSR_LBK_RX_Q_SEL_MASK 0x000F0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_CSR_LBK_RX_Q_SEL_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_CSR_DISP_BASE_PTR_CHAIN_EN_ADDR WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_CSR_DISP_BASE_PTR_CHAIN_EN_MASK 0x00008000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_CSR_DISP_BASE_PTR_CHAIN_EN_SHFT 15u
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_CSR_PP_HIF_TXP_ACTIVE_EN_ADDR WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_CSR_PP_HIF_TXP_ACTIVE_EN_MASK 0x00004000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_CSR_PP_HIF_TXP_ACTIVE_EN_SHFT 14u
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_CSR_RX_WB_DDONE_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_CSR_RX_WB_DDONE_MASK  0x00002000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_CSR_RX_WB_DDONE_SHFT  13u
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_FIFO_LITTLE_ENDIAN_ADDR WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_FIFO_LITTLE_ENDIAN_MASK 0x00001000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_FIFO_LITTLE_ENDIAN_SHFT 12u
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_CSR_AXI_BUFRDY_BYP_ADDR WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_CSR_AXI_BUFRDY_BYP_MASK 0x00000800u                
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_CSR_AXI_BUFRDY_BYP_SHFT 11u
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_CSR_WFDMA_DUMMY_REG_ADDR WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_CSR_WFDMA_DUMMY_REG_MASK 0x00000400u                
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_CSR_WFDMA_DUMMY_REG_SHFT 10u
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_FW_DWLD_Bypass_dmashdl_ADDR WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_FW_DWLD_Bypass_dmashdl_MASK 0x00000200u                
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_FW_DWLD_Bypass_dmashdl_SHFT 9u
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_DMAD_32B_EN_ADDR      WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_DMAD_32B_EN_MASK      0x00000100u                
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_DMAD_32B_EN_SHFT      8u
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_BIG_ENDIAN_ADDR       WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_BIG_ENDIAN_MASK       0x00000080u                
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_BIG_ENDIAN_SHFT       7u
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_TX_WB_DDONE_ADDR      WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_TX_WB_DDONE_MASK      0x00000040u                
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_TX_WB_DDONE_SHFT      6u
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_PDMA_BT_SIZE_ADDR     WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_PDMA_BT_SIZE_MASK     0x00000030u                
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_PDMA_BT_SIZE_SHFT     4u
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_RX_DMA_BUSY_ADDR      WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_RX_DMA_BUSY_MASK      0x00000008u                
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_RX_DMA_BUSY_SHFT      3u
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_RX_DMA_EN_ADDR        WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_RX_DMA_EN_MASK        0x00000004u                
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_RX_DMA_EN_SHFT        2u
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_TX_DMA_BUSY_ADDR      WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_TX_DMA_BUSY_MASK      0x00000002u                
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_TX_DMA_BUSY_SHFT      1u
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_TX_DMA_EN_ADDR        WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_TX_DMA_EN_MASK        0x00000001u                
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_TX_DMA_EN_SHFT        0u


#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX31_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX31_MASK 0x80000000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX31_SHFT 31u
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX30_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX30_MASK 0x40000000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX30_SHFT 30u
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX29_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX29_MASK 0x20000000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX29_SHFT 29u
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX28_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX28_MASK 0x10000000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX28_SHFT 28u
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX27_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX27_MASK 0x08000000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX27_SHFT 27u
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX26_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX26_MASK 0x04000000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX26_SHFT 26u
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX25_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX25_MASK 0x02000000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX25_SHFT 25u
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX24_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX24_MASK 0x01000000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX24_SHFT 24u
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX23_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX23_MASK 0x00800000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX23_SHFT 23u
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX22_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX22_MASK 0x00400000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX22_SHFT 22u
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX21_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX21_MASK 0x00200000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX21_SHFT 21u
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX20_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX20_MASK 0x00100000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX20_SHFT 20u
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX19_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX19_MASK 0x00080000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX19_SHFT 19u
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX18_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX18_MASK 0x00040000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX18_SHFT 18u
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX17_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX17_MASK 0x00020000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX17_SHFT 17u
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX16_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX16_MASK 0x00010000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX16_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX15_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX15_MASK 0x00008000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX15_SHFT 15u
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX14_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX14_MASK 0x00004000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX14_SHFT 14u
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX13_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX13_MASK 0x00002000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX13_SHFT 13u
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX12_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX12_MASK 0x00001000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX12_SHFT 12u
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX11_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX11_MASK 0x00000800u                
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX11_SHFT 11u
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX10_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX10_MASK 0x00000400u                
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX10_SHFT 10u
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX9_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX9_MASK 0x00000200u                
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX9_SHFT 9u
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX8_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX8_MASK 0x00000100u                
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX8_SHFT 8u
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX7_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX7_MASK 0x00000080u                
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX7_SHFT 7u
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX6_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX6_MASK 0x00000040u                
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX6_SHFT 6u
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX5_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX5_MASK 0x00000020u                
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX5_SHFT 5u
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX4_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX4_MASK 0x00000010u                
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX4_SHFT 4u
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX3_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX3_MASK 0x00000008u                
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX3_SHFT 3u
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX2_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX2_MASK 0x00000004u                
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX2_SHFT 2u
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX1_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX1_MASK 0x00000002u                
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX1_SHFT 1u
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX0_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX0_MASK 0x00000001u                
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX0_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_EXT_RST_DTX_IDX63_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_EXT_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_EXT_RST_DTX_IDX63_MASK 0x80000000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_EXT_RST_DTX_IDX63_SHFT 31u
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_EXT_RST_DTX_IDX62_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_EXT_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_EXT_RST_DTX_IDX62_MASK 0x40000000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_EXT_RST_DTX_IDX62_SHFT 30u
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_EXT_RST_DTX_IDX61_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_EXT_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_EXT_RST_DTX_IDX61_MASK 0x20000000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_EXT_RST_DTX_IDX61_SHFT 29u
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_EXT_RST_DTX_IDX60_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_EXT_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_EXT_RST_DTX_IDX60_MASK 0x10000000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_EXT_RST_DTX_IDX60_SHFT 28u
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_EXT_RST_DTX_IDX59_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_EXT_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_EXT_RST_DTX_IDX59_MASK 0x08000000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_EXT_RST_DTX_IDX59_SHFT 27u
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_EXT_RST_DTX_IDX58_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_EXT_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_EXT_RST_DTX_IDX58_MASK 0x04000000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_EXT_RST_DTX_IDX58_SHFT 26u
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_EXT_RST_DTX_IDX57_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_EXT_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_EXT_RST_DTX_IDX57_MASK 0x02000000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_EXT_RST_DTX_IDX57_SHFT 25u
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_EXT_RST_DTX_IDX56_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_EXT_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_EXT_RST_DTX_IDX56_MASK 0x01000000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_EXT_RST_DTX_IDX56_SHFT 24u
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_EXT_RST_DTX_IDX55_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_EXT_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_EXT_RST_DTX_IDX55_MASK 0x00800000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_EXT_RST_DTX_IDX55_SHFT 23u
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_EXT_RST_DTX_IDX54_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_EXT_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_EXT_RST_DTX_IDX54_MASK 0x00400000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_EXT_RST_DTX_IDX54_SHFT 22u
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_EXT_RST_DTX_IDX53_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_EXT_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_EXT_RST_DTX_IDX53_MASK 0x00200000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_EXT_RST_DTX_IDX53_SHFT 21u
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_EXT_RST_DTX_IDX52_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_EXT_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_EXT_RST_DTX_IDX52_MASK 0x00100000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_EXT_RST_DTX_IDX52_SHFT 20u
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_EXT_RST_DTX_IDX51_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_EXT_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_EXT_RST_DTX_IDX51_MASK 0x00080000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_EXT_RST_DTX_IDX51_SHFT 19u
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_EXT_RST_DTX_IDX50_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_EXT_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_EXT_RST_DTX_IDX50_MASK 0x00040000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_EXT_RST_DTX_IDX50_SHFT 18u
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_EXT_RST_DTX_IDX49_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_EXT_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_EXT_RST_DTX_IDX49_MASK 0x00020000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_EXT_RST_DTX_IDX49_SHFT 17u
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_EXT_RST_DTX_IDX48_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_EXT_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_EXT_RST_DTX_IDX48_MASK 0x00010000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_EXT_RST_DTX_IDX48_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_EXT_RST_DTX_IDX47_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_EXT_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_EXT_RST_DTX_IDX47_MASK 0x00008000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_EXT_RST_DTX_IDX47_SHFT 15u
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_EXT_RST_DTX_IDX46_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_EXT_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_EXT_RST_DTX_IDX46_MASK 0x00004000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_EXT_RST_DTX_IDX46_SHFT 14u
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_EXT_RST_DTX_IDX45_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_EXT_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_EXT_RST_DTX_IDX45_MASK 0x00002000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_EXT_RST_DTX_IDX45_SHFT 13u
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_EXT_RST_DTX_IDX44_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_EXT_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_EXT_RST_DTX_IDX44_MASK 0x00001000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_EXT_RST_DTX_IDX44_SHFT 12u
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_EXT_RST_DTX_IDX43_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_EXT_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_EXT_RST_DTX_IDX43_MASK 0x00000800u                
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_EXT_RST_DTX_IDX43_SHFT 11u
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_EXT_RST_DTX_IDX42_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_EXT_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_EXT_RST_DTX_IDX42_MASK 0x00000400u                
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_EXT_RST_DTX_IDX42_SHFT 10u
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_EXT_RST_DTX_IDX41_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_EXT_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_EXT_RST_DTX_IDX41_MASK 0x00000200u                
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_EXT_RST_DTX_IDX41_SHFT 9u
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_EXT_RST_DTX_IDX40_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_EXT_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_EXT_RST_DTX_IDX40_MASK 0x00000100u                
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_EXT_RST_DTX_IDX40_SHFT 8u
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_EXT_RST_DTX_IDX39_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_EXT_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_EXT_RST_DTX_IDX39_MASK 0x00000080u                
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_EXT_RST_DTX_IDX39_SHFT 7u
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_EXT_RST_DTX_IDX38_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_EXT_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_EXT_RST_DTX_IDX38_MASK 0x00000040u                
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_EXT_RST_DTX_IDX38_SHFT 6u
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_EXT_RST_DTX_IDX37_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_EXT_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_EXT_RST_DTX_IDX37_MASK 0x00000020u                
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_EXT_RST_DTX_IDX37_SHFT 5u
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_EXT_RST_DTX_IDX36_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_EXT_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_EXT_RST_DTX_IDX36_MASK 0x00000010u                
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_EXT_RST_DTX_IDX36_SHFT 4u
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_EXT_RST_DTX_IDX35_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_EXT_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_EXT_RST_DTX_IDX35_MASK 0x00000008u                
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_EXT_RST_DTX_IDX35_SHFT 3u
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_EXT_RST_DTX_IDX34_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_EXT_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_EXT_RST_DTX_IDX34_MASK 0x00000004u                
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_EXT_RST_DTX_IDX34_SHFT 2u
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_EXT_RST_DTX_IDX33_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_EXT_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_EXT_RST_DTX_IDX33_MASK 0x00000002u                
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_EXT_RST_DTX_IDX33_SHFT 1u
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_EXT_RST_DTX_IDX32_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_EXT_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_EXT_RST_DTX_IDX32_MASK 0x00000001u                
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_EXT_RST_DTX_IDX32_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_PAUSE0_TX_RING_PAUSE_31_0_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_PAUSE0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_PAUSE0_TX_RING_PAUSE_31_0_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_PAUSE0_TX_RING_PAUSE_31_0_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_PAUSE1_TX_RING_PAUSE_63_32_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_PAUSE1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_PAUSE1_TX_RING_PAUSE_63_32_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_PAUSE1_TX_RING_PAUSE_63_32_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_PAUSE0_RX_RING_PAUSE_ALL_ADDR WF_WFDMA_HOST_DMA0_WPDMA_PAUSE0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_PAUSE0_RX_RING_PAUSE_ALL_MASK 0x00100000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_PAUSE0_RX_RING_PAUSE_ALL_SHFT 20u
#define WF_WFDMA_HOST_DMA0_WPDMA_PAUSE0_TX_RING_PAUSE_ADDR     WF_WFDMA_HOST_DMA0_WPDMA_PAUSE0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_PAUSE0_TX_RING_PAUSE_MASK     0x000FFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_PAUSE0_TX_RING_PAUSE_SHFT     0u


#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_HOST_TX_DONE_INT_ENA19_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_HOST_TX_DONE_INT_ENA19_MASK 0x80000000u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_HOST_TX_DONE_INT_ENA19_SHFT 31u
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_HOST_TX_DONE_INT_ENA18_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_HOST_TX_DONE_INT_ENA18_MASK 0x40000000u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_HOST_TX_DONE_INT_ENA18_SHFT 30u
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_mcu2host_sw_int_ena_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_mcu2host_sw_int_ena_MASK 0x20000000u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_mcu2host_sw_int_ena_SHFT 29u
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_subsys_int_ena_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_subsys_int_ena_MASK 0x10000000u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_subsys_int_ena_SHFT 28u
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_HOST_TX_DONE_INT_ENA17_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_HOST_TX_DONE_INT_ENA17_MASK 0x08000000u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_HOST_TX_DONE_INT_ENA17_SHFT 27u
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_HOST_TX_DONE_INT_ENA16_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_HOST_TX_DONE_INT_ENA16_MASK 0x04000000u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_HOST_TX_DONE_INT_ENA16_SHFT 26u
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_wpdma2host_err_int_ena_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_wpdma2host_err_int_ena_MASK 0x01000000u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_wpdma2host_err_int_ena_SHFT 24u
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA12_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA12_MASK 0x00800000u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA12_SHFT 23u
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_HOST_TX_DONE_INT_ENA20_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_HOST_TX_DONE_INT_ENA20_MASK 0x00400000u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_HOST_TX_DONE_INT_ENA20_SHFT 22u
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_HOST_TX_COHERENT_EN_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_HOST_TX_COHERENT_EN_MASK 0x00200000u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_HOST_TX_COHERENT_EN_SHFT 21u
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_HOST_RX_COHERENT_EN_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_HOST_RX_COHERENT_EN_MASK 0x00100000u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_HOST_RX_COHERENT_EN_SHFT 20u
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA11_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA11_MASK 0x00080000u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA11_SHFT 19u
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA10_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA10_MASK 0x00040000u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA10_SHFT 18u
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA9_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA9_MASK 0x00020000u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA9_SHFT 17u
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA8_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA8_MASK 0x00010000u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA8_SHFT 16u
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA7_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA7_MASK 0x00008000u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA7_SHFT 15u
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA6_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA6_MASK 0x00004000u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA6_SHFT 14u
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA5_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA5_MASK 0x00002000u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA5_SHFT 13u
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA4_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA4_MASK 0x00001000u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA4_SHFT 12u
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_WF_RRO_IRQ_ENA_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_WF_RRO_IRQ_ENA_MASK 0x00000800u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_WF_RRO_IRQ_ENA_SHFT 11u
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_HOST_TX_DONE_INT_ENA6_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_HOST_TX_DONE_INT_ENA6_MASK 0x00000400u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_HOST_TX_DONE_INT_ENA6_SHFT 10u
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_HOST_TX_DONE_INT_ENA5_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_HOST_TX_DONE_INT_ENA5_MASK 0x00000200u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_HOST_TX_DONE_INT_ENA5_SHFT 9u
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_HOST_TX_DONE_INT_ENA4_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_HOST_TX_DONE_INT_ENA4_MASK 0x00000100u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_HOST_TX_DONE_INT_ENA4_SHFT 8u
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_HOST_TX_DONE_INT_ENA3_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_HOST_TX_DONE_INT_ENA3_MASK 0x00000080u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_HOST_TX_DONE_INT_ENA3_SHFT 7u
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_HOST_TX_DONE_INT_ENA2_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_HOST_TX_DONE_INT_ENA2_MASK 0x00000040u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_HOST_TX_DONE_INT_ENA2_SHFT 6u
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_HOST_TX_DONE_INT_ENA1_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_HOST_TX_DONE_INT_ENA1_MASK 0x00000020u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_HOST_TX_DONE_INT_ENA1_SHFT 5u
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_HOST_TX_DONE_INT_ENA0_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_HOST_TX_DONE_INT_ENA0_MASK 0x00000010u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_HOST_TX_DONE_INT_ENA0_SHFT 4u
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA3_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA3_MASK 0x00000008u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA3_SHFT 3u
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA2_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA2_MASK 0x00000004u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA2_SHFT 2u
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA1_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA1_MASK 0x00000002u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA1_SHFT 1u
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA0_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA0_MASK 0x00000001u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA0_SHFT 0u


#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_HOST_TX_DONE_INT_ENA19_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_HOST_TX_DONE_INT_ENA19_MASK 0x80000000u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_HOST_TX_DONE_INT_ENA19_SHFT 31u
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_HOST_TX_DONE_INT_ENA18_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_HOST_TX_DONE_INT_ENA18_MASK 0x40000000u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_HOST_TX_DONE_INT_ENA18_SHFT 30u
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_mcu2host_sw_int_ena_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_mcu2host_sw_int_ena_MASK 0x20000000u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_mcu2host_sw_int_ena_SHFT 29u
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_subsys_int_ena_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_subsys_int_ena_MASK 0x10000000u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_subsys_int_ena_SHFT 28u
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_HOST_TX_DONE_INT_ENA17_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_HOST_TX_DONE_INT_ENA17_MASK 0x08000000u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_HOST_TX_DONE_INT_ENA17_SHFT 27u
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_HOST_TX_DONE_INT_ENA16_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_HOST_TX_DONE_INT_ENA16_MASK 0x04000000u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_HOST_TX_DONE_INT_ENA16_SHFT 26u
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_wpdma2host_err_int_ena_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_wpdma2host_err_int_ena_MASK 0x01000000u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_wpdma2host_err_int_ena_SHFT 24u
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA12_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA12_MASK 0x00800000u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA12_SHFT 23u
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_HOST_TX_DONE_INT_ENA20_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_HOST_TX_DONE_INT_ENA20_MASK 0x00400000u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_HOST_TX_DONE_INT_ENA20_SHFT 22u
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_HOST_TX_COHERENT_EN_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_HOST_TX_COHERENT_EN_MASK 0x00200000u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_HOST_TX_COHERENT_EN_SHFT 21u
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_HOST_RX_COHERENT_EN_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_HOST_RX_COHERENT_EN_MASK 0x00100000u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_HOST_RX_COHERENT_EN_SHFT 20u
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA11_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA11_MASK 0x00080000u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA11_SHFT 19u
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA10_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA10_MASK 0x00040000u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA10_SHFT 18u
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA9_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA9_MASK 0x00020000u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA9_SHFT 17u
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA8_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA8_MASK 0x00010000u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA8_SHFT 16u
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA7_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA7_MASK 0x00008000u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA7_SHFT 15u
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA6_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA6_MASK 0x00004000u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA6_SHFT 14u
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA5_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA5_MASK 0x00002000u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA5_SHFT 13u
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA4_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA4_MASK 0x00001000u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA4_SHFT 12u
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_WF_RRO_IRQ_ENA_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_WF_RRO_IRQ_ENA_MASK 0x00000800u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_WF_RRO_IRQ_ENA_SHFT 11u
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_HOST_TX_DONE_INT_ENA6_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_HOST_TX_DONE_INT_ENA6_MASK 0x00000400u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_HOST_TX_DONE_INT_ENA6_SHFT 10u
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_HOST_TX_DONE_INT_ENA5_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_HOST_TX_DONE_INT_ENA5_MASK 0x00000200u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_HOST_TX_DONE_INT_ENA5_SHFT 9u
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_HOST_TX_DONE_INT_ENA4_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_HOST_TX_DONE_INT_ENA4_MASK 0x00000100u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_HOST_TX_DONE_INT_ENA4_SHFT 8u
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_HOST_TX_DONE_INT_ENA3_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_HOST_TX_DONE_INT_ENA3_MASK 0x00000080u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_HOST_TX_DONE_INT_ENA3_SHFT 7u
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_HOST_TX_DONE_INT_ENA2_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_HOST_TX_DONE_INT_ENA2_MASK 0x00000040u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_HOST_TX_DONE_INT_ENA2_SHFT 6u
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_HOST_TX_DONE_INT_ENA1_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_HOST_TX_DONE_INT_ENA1_MASK 0x00000020u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_HOST_TX_DONE_INT_ENA1_SHFT 5u
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_HOST_TX_DONE_INT_ENA0_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_HOST_TX_DONE_INT_ENA0_MASK 0x00000010u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_HOST_TX_DONE_INT_ENA0_SHFT 4u
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA3_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA3_MASK 0x00000008u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA3_SHFT 3u
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA2_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA2_MASK 0x00000004u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA2_SHFT 2u
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA1_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA1_MASK 0x00000002u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA1_SHFT 1u
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA0_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA0_MASK 0x00000001u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA0_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TIMEOUT_CFG_WPDMA_RX_TIMEOUT_ENA_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TIMEOUT_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TIMEOUT_CFG_WPDMA_RX_TIMEOUT_ENA_MASK 0x80000000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TIMEOUT_CFG_WPDMA_RX_TIMEOUT_ENA_SHFT 31u
#define WF_WFDMA_HOST_DMA0_WPDMA_TIMEOUT_CFG_WPDMA_RX_TIMEOUT_TICK_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TIMEOUT_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TIMEOUT_CFG_WPDMA_RX_TIMEOUT_TICK_MASK 0x7F000000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TIMEOUT_CFG_WPDMA_RX_TIMEOUT_TICK_SHFT 24u
#define WF_WFDMA_HOST_DMA0_WPDMA_TIMEOUT_CFG_WPDMA_RX_TIMEOUT_TH_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TIMEOUT_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TIMEOUT_CFG_WPDMA_RX_TIMEOUT_TH_MASK 0x00FF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TIMEOUT_CFG_WPDMA_RX_TIMEOUT_TH_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TIMEOUT_CFG_WPDMA_TX_TIMEOUT_ENA_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TIMEOUT_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TIMEOUT_CFG_WPDMA_TX_TIMEOUT_ENA_MASK 0x00008000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TIMEOUT_CFG_WPDMA_TX_TIMEOUT_ENA_SHFT 15u
#define WF_WFDMA_HOST_DMA0_WPDMA_TIMEOUT_CFG_WPDMA_TX_TIMEOUT_TICK_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TIMEOUT_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TIMEOUT_CFG_WPDMA_TX_TIMEOUT_TICK_MASK 0x00007F00u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TIMEOUT_CFG_WPDMA_TX_TIMEOUT_TICK_SHFT 8u
#define WF_WFDMA_HOST_DMA0_WPDMA_TIMEOUT_CFG_WPDMA_TX_TIMEOUT_TH_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TIMEOUT_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TIMEOUT_CFG_WPDMA_TX_TIMEOUT_TH_MASK 0x000000FFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TIMEOUT_CFG_WPDMA_TX_TIMEOUT_TH_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_MISC_CFG_WPDMA_RX_FREE_Q_TH_ADDR WF_WFDMA_HOST_DMA0_WPDMA_MISC_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_MISC_CFG_WPDMA_RX_FREE_Q_TH_MASK 0x0000003Cu                
#define WF_WFDMA_HOST_DMA0_WPDMA_MISC_CFG_WPDMA_RX_FREE_Q_TH_SHFT 2u
#define WF_WFDMA_HOST_DMA0_WPDMA_MISC_CFG_WPDMA_RX_TIMEOUT_SEL_ADDR WF_WFDMA_HOST_DMA0_WPDMA_MISC_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_MISC_CFG_WPDMA_RX_TIMEOUT_SEL_MASK 0x00000002u                
#define WF_WFDMA_HOST_DMA0_WPDMA_MISC_CFG_WPDMA_RX_TIMEOUT_SEL_SHFT 1u
#define WF_WFDMA_HOST_DMA0_WPDMA_MISC_CFG_WPDMA_TX_TIMEOUT_SEL_ADDR WF_WFDMA_HOST_DMA0_WPDMA_MISC_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_MISC_CFG_WPDMA_TX_TIMEOUT_SEL_MASK 0x00000001u                
#define WF_WFDMA_HOST_DMA0_WPDMA_MISC_CFG_WPDMA_TX_TIMEOUT_SEL_SHFT 0u


#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_EXT_rx_done_int_sts_13_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_STA_EXT_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_EXT_rx_done_int_sts_13_MASK 0x08000000u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_EXT_rx_done_int_sts_13_SHFT 27u
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_EXT_tx_done_int_sts_22_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_STA_EXT_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_EXT_tx_done_int_sts_22_MASK 0x00010000u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_EXT_tx_done_int_sts_22_SHFT 16u
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_EXT_tx_done_int_sts_21_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_STA_EXT_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_EXT_tx_done_int_sts_21_MASK 0x00008000u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_EXT_tx_done_int_sts_21_SHFT 15u
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_EXT_tx_done_int_sts_19_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_STA_EXT_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_EXT_tx_done_int_sts_19_MASK 0x00002000u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_EXT_tx_done_int_sts_19_SHFT 13u
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_EXT_rx_done_int_sts_12_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_STA_EXT_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_EXT_rx_done_int_sts_12_MASK 0x00001000u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_EXT_rx_done_int_sts_12_SHFT 12u
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_EXT_rx_done_int_sts_11_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_STA_EXT_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_EXT_rx_done_int_sts_11_MASK 0x00000800u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_EXT_rx_done_int_sts_11_SHFT 11u
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_EXT_rx_done_int_sts_10_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_STA_EXT_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_EXT_rx_done_int_sts_10_MASK 0x00000400u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_EXT_rx_done_int_sts_10_SHFT 10u
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_EXT_rx_done_int_sts_9_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_STA_EXT_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_EXT_rx_done_int_sts_9_MASK 0x00000200u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_EXT_rx_done_int_sts_9_SHFT 9u
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_EXT_tx_done_int_sts_14_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_STA_EXT_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_EXT_tx_done_int_sts_14_MASK 0x00000080u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_EXT_tx_done_int_sts_14_SHFT 7u
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_EXT_tx_done_int_sts_13_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_STA_EXT_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_EXT_tx_done_int_sts_13_MASK 0x00000040u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_EXT_tx_done_int_sts_13_SHFT 6u
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_EXT_tx_done_int_sts_12_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_STA_EXT_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_EXT_tx_done_int_sts_12_MASK 0x00000020u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_EXT_tx_done_int_sts_12_SHFT 5u
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_EXT_tx_done_int_sts_11_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_STA_EXT_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_EXT_tx_done_int_sts_11_MASK 0x00000010u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_EXT_tx_done_int_sts_11_SHFT 4u
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_EXT_tx_done_int_sts_10_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_STA_EXT_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_EXT_tx_done_int_sts_10_MASK 0x00000008u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_EXT_tx_done_int_sts_10_SHFT 3u
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_EXT_tx_done_int_sts_9_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_STA_EXT_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_EXT_tx_done_int_sts_9_MASK 0x00000004u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_EXT_tx_done_int_sts_9_SHFT 2u
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_EXT_tx_done_int_sts_8_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_STA_EXT_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_EXT_tx_done_int_sts_8_MASK 0x00000002u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_EXT_tx_done_int_sts_8_SHFT 1u
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_EXT_tx_done_int_sts_7_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_STA_EXT_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_EXT_tx_done_int_sts_7_MASK 0x00000001u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_EXT_tx_done_int_sts_7_SHFT 0u


#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_EXT_HOST_RX_DONE_INT_ENA13_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_EXT_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_EXT_HOST_RX_DONE_INT_ENA13_MASK 0x08000000u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_EXT_HOST_RX_DONE_INT_ENA13_SHFT 27u
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_EXT_HOST_TX_DONE_INT_ENA22_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_EXT_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_EXT_HOST_TX_DONE_INT_ENA22_MASK 0x00010000u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_EXT_HOST_TX_DONE_INT_ENA22_SHFT 16u
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_EXT_HOST_TX_DONE_INT_ENA21_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_EXT_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_EXT_HOST_TX_DONE_INT_ENA21_MASK 0x00008000u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_EXT_HOST_TX_DONE_INT_ENA21_SHFT 15u
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_EXT_HOST_TX_DONE_INT_ENA19_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_EXT_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_EXT_HOST_TX_DONE_INT_ENA19_MASK 0x00002000u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_EXT_HOST_TX_DONE_INT_ENA19_SHFT 13u
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_EXT_HOST_RX_DONE_INT_ENA12_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_EXT_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_EXT_HOST_RX_DONE_INT_ENA12_MASK 0x00001000u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_EXT_HOST_RX_DONE_INT_ENA12_SHFT 12u
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_EXT_HOST_RX_DONE_INT_ENA11_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_EXT_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_EXT_HOST_RX_DONE_INT_ENA11_MASK 0x00000800u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_EXT_HOST_RX_DONE_INT_ENA11_SHFT 11u
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_EXT_HOST_RX_DONE_INT_ENA10_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_EXT_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_EXT_HOST_RX_DONE_INT_ENA10_MASK 0x00000400u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_EXT_HOST_RX_DONE_INT_ENA10_SHFT 10u
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_EXT_HOST_RX_DONE_INT_ENA9_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_EXT_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_EXT_HOST_RX_DONE_INT_ENA9_MASK 0x00000200u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_EXT_HOST_RX_DONE_INT_ENA9_SHFT 9u
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_EXT_HOST_TX_DONE_INT_ENA14_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_EXT_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_EXT_HOST_TX_DONE_INT_ENA14_MASK 0x00000080u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_EXT_HOST_TX_DONE_INT_ENA14_SHFT 7u
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_EXT_HOST_TX_DONE_INT_ENA13_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_EXT_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_EXT_HOST_TX_DONE_INT_ENA13_MASK 0x00000040u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_EXT_HOST_TX_DONE_INT_ENA13_SHFT 6u
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_EXT_HOST_TX_DONE_INT_ENA12_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_EXT_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_EXT_HOST_TX_DONE_INT_ENA12_MASK 0x00000020u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_EXT_HOST_TX_DONE_INT_ENA12_SHFT 5u
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_EXT_HOST_TX_DONE_INT_ENA11_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_EXT_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_EXT_HOST_TX_DONE_INT_ENA11_MASK 0x00000010u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_EXT_HOST_TX_DONE_INT_ENA11_SHFT 4u
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_EXT_HOST_TX_DONE_INT_ENA10_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_EXT_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_EXT_HOST_TX_DONE_INT_ENA10_MASK 0x00000008u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_EXT_HOST_TX_DONE_INT_ENA10_SHFT 3u
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_EXT_HOST_TX_DONE_INT_ENA9_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_EXT_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_EXT_HOST_TX_DONE_INT_ENA9_MASK 0x00000004u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_EXT_HOST_TX_DONE_INT_ENA9_SHFT 2u
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_EXT_HOST_TX_DONE_INT_ENA8_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_EXT_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_EXT_HOST_TX_DONE_INT_ENA8_MASK 0x00000002u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_EXT_HOST_TX_DONE_INT_ENA8_SHFT 1u
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_EXT_HOST_TX_DONE_INT_ENA7_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_EXT_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_EXT_HOST_TX_DONE_INT_ENA7_MASK 0x00000001u                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_EXT_HOST_TX_DONE_INT_ENA7_SHFT 0u


#define WF_WFDMA_HOST_DMA0_RSS_MD_INT_STA_rss_md_int_sts_3_ADDR WF_WFDMA_HOST_DMA0_RSS_MD_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_RSS_MD_INT_STA_rss_md_int_sts_3_MASK 0x00000008u                
#define WF_WFDMA_HOST_DMA0_RSS_MD_INT_STA_rss_md_int_sts_3_SHFT 3u
#define WF_WFDMA_HOST_DMA0_RSS_MD_INT_STA_rss_md_int_sts_2_ADDR WF_WFDMA_HOST_DMA0_RSS_MD_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_RSS_MD_INT_STA_rss_md_int_sts_2_MASK 0x00000004u                
#define WF_WFDMA_HOST_DMA0_RSS_MD_INT_STA_rss_md_int_sts_2_SHFT 2u
#define WF_WFDMA_HOST_DMA0_RSS_MD_INT_STA_rss_md_int_sts_1_ADDR WF_WFDMA_HOST_DMA0_RSS_MD_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_RSS_MD_INT_STA_rss_md_int_sts_1_MASK 0x00000002u                
#define WF_WFDMA_HOST_DMA0_RSS_MD_INT_STA_rss_md_int_sts_1_SHFT 1u
#define WF_WFDMA_HOST_DMA0_RSS_MD_INT_STA_rss_md_int_sts_0_ADDR WF_WFDMA_HOST_DMA0_RSS_MD_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_RSS_MD_INT_STA_rss_md_int_sts_0_MASK 0x00000001u                
#define WF_WFDMA_HOST_DMA0_RSS_MD_INT_STA_rss_md_int_sts_0_SHFT 0u


#define WF_WFDMA_HOST_DMA0_RSS_MD_INT_ENA_rss_md_int_ena_3_ADDR WF_WFDMA_HOST_DMA0_RSS_MD_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_RSS_MD_INT_ENA_rss_md_int_ena_3_MASK 0x00000008u                
#define WF_WFDMA_HOST_DMA0_RSS_MD_INT_ENA_rss_md_int_ena_3_SHFT 3u
#define WF_WFDMA_HOST_DMA0_RSS_MD_INT_ENA_rss_md_int_ena_2_ADDR WF_WFDMA_HOST_DMA0_RSS_MD_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_RSS_MD_INT_ENA_rss_md_int_ena_2_MASK 0x00000004u                
#define WF_WFDMA_HOST_DMA0_RSS_MD_INT_ENA_rss_md_int_ena_2_SHFT 2u
#define WF_WFDMA_HOST_DMA0_RSS_MD_INT_ENA_rss_md_int_ena_1_ADDR WF_WFDMA_HOST_DMA0_RSS_MD_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_RSS_MD_INT_ENA_rss_md_int_ena_1_MASK 0x00000002u                
#define WF_WFDMA_HOST_DMA0_RSS_MD_INT_ENA_rss_md_int_ena_1_SHFT 1u
#define WF_WFDMA_HOST_DMA0_RSS_MD_INT_ENA_rss_md_int_ena_0_ADDR WF_WFDMA_HOST_DMA0_RSS_MD_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_RSS_MD_INT_ENA_rss_md_int_ena_0_MASK 0x00000001u                
#define WF_WFDMA_HOST_DMA0_RSS_MD_INT_ENA_rss_md_int_ena_0_SHFT 0u


#define WF_WFDMA_HOST_DMA0_RSS_MD_INT_ENA_SET_rss_md_int_ena_3_ADDR WF_WFDMA_HOST_DMA0_RSS_MD_INT_ENA_SET_ADDR
#define WF_WFDMA_HOST_DMA0_RSS_MD_INT_ENA_SET_rss_md_int_ena_3_MASK 0x00000008u                
#define WF_WFDMA_HOST_DMA0_RSS_MD_INT_ENA_SET_rss_md_int_ena_3_SHFT 3u
#define WF_WFDMA_HOST_DMA0_RSS_MD_INT_ENA_SET_rss_md_int_ena_2_ADDR WF_WFDMA_HOST_DMA0_RSS_MD_INT_ENA_SET_ADDR
#define WF_WFDMA_HOST_DMA0_RSS_MD_INT_ENA_SET_rss_md_int_ena_2_MASK 0x00000004u                
#define WF_WFDMA_HOST_DMA0_RSS_MD_INT_ENA_SET_rss_md_int_ena_2_SHFT 2u
#define WF_WFDMA_HOST_DMA0_RSS_MD_INT_ENA_SET_rss_md_int_ena_1_ADDR WF_WFDMA_HOST_DMA0_RSS_MD_INT_ENA_SET_ADDR
#define WF_WFDMA_HOST_DMA0_RSS_MD_INT_ENA_SET_rss_md_int_ena_1_MASK 0x00000002u                
#define WF_WFDMA_HOST_DMA0_RSS_MD_INT_ENA_SET_rss_md_int_ena_1_SHFT 1u
#define WF_WFDMA_HOST_DMA0_RSS_MD_INT_ENA_SET_rss_md_int_ena_0_ADDR WF_WFDMA_HOST_DMA0_RSS_MD_INT_ENA_SET_ADDR
#define WF_WFDMA_HOST_DMA0_RSS_MD_INT_ENA_SET_rss_md_int_ena_0_MASK 0x00000001u                
#define WF_WFDMA_HOST_DMA0_RSS_MD_INT_ENA_SET_rss_md_int_ena_0_SHFT 0u


#define WF_WFDMA_HOST_DMA0_RSS_MD_INT_ENA_CLR_rss_md_int_ena_3_ADDR WF_WFDMA_HOST_DMA0_RSS_MD_INT_ENA_CLR_ADDR
#define WF_WFDMA_HOST_DMA0_RSS_MD_INT_ENA_CLR_rss_md_int_ena_3_MASK 0x00000008u                
#define WF_WFDMA_HOST_DMA0_RSS_MD_INT_ENA_CLR_rss_md_int_ena_3_SHFT 3u
#define WF_WFDMA_HOST_DMA0_RSS_MD_INT_ENA_CLR_rss_md_int_ena_2_ADDR WF_WFDMA_HOST_DMA0_RSS_MD_INT_ENA_CLR_ADDR
#define WF_WFDMA_HOST_DMA0_RSS_MD_INT_ENA_CLR_rss_md_int_ena_2_MASK 0x00000004u                
#define WF_WFDMA_HOST_DMA0_RSS_MD_INT_ENA_CLR_rss_md_int_ena_2_SHFT 2u
#define WF_WFDMA_HOST_DMA0_RSS_MD_INT_ENA_CLR_rss_md_int_ena_1_ADDR WF_WFDMA_HOST_DMA0_RSS_MD_INT_ENA_CLR_ADDR
#define WF_WFDMA_HOST_DMA0_RSS_MD_INT_ENA_CLR_rss_md_int_ena_1_MASK 0x00000002u                
#define WF_WFDMA_HOST_DMA0_RSS_MD_INT_ENA_CLR_rss_md_int_ena_1_SHFT 1u
#define WF_WFDMA_HOST_DMA0_RSS_MD_INT_ENA_CLR_rss_md_int_ena_0_ADDR WF_WFDMA_HOST_DMA0_RSS_MD_INT_ENA_CLR_ADDR
#define WF_WFDMA_HOST_DMA0_RSS_MD_INT_ENA_CLR_rss_md_int_ena_0_MASK 0x00000001u                
#define WF_WFDMA_HOST_DMA0_RSS_MD_INT_ENA_CLR_rss_md_int_ena_0_SHFT 0u


#define WF_WFDMA_HOST_DMA0_MD_INT_STA_CONN_HIF_ON_MD_INT_STS_ADDR WF_WFDMA_HOST_DMA0_MD_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_MD_INT_STA_CONN_HIF_ON_MD_INT_STS_MASK 0x00010000u                
#define WF_WFDMA_HOST_DMA0_MD_INT_STA_CONN_HIF_ON_MD_INT_STS_SHFT 16u
#define WF_WFDMA_HOST_DMA0_MD_INT_STA_MCU2MD_SW_INT_STS_ADDR   WF_WFDMA_HOST_DMA0_MD_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_MD_INT_STA_MCU2MD_SW_INT_STS_MASK   0x0000FFFFu                
#define WF_WFDMA_HOST_DMA0_MD_INT_STA_MCU2MD_SW_INT_STS_SHFT   0u


#define WF_WFDMA_HOST_DMA0_MD_INT_ENA_CONN_HIF_ON_MD_INT_ENA_ADDR WF_WFDMA_HOST_DMA0_MD_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_MD_INT_ENA_CONN_HIF_ON_MD_INT_ENA_MASK 0x00010000u                
#define WF_WFDMA_HOST_DMA0_MD_INT_ENA_CONN_HIF_ON_MD_INT_ENA_SHFT 16u
#define WF_WFDMA_HOST_DMA0_MD_INT_ENA_MCU2MD_SW_INT_ENA_ADDR   WF_WFDMA_HOST_DMA0_MD_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_MD_INT_ENA_MCU2MD_SW_INT_ENA_MASK   0x0000FFFFu                
#define WF_WFDMA_HOST_DMA0_MD_INT_ENA_MCU2MD_SW_INT_ENA_SHFT   0u


#define WF_WFDMA_HOST_DMA0_MCU2MD_SW_INT_SET_MCU2MD_SW_INT_SET_ADDR WF_WFDMA_HOST_DMA0_MCU2MD_SW_INT_SET_ADDR
#define WF_WFDMA_HOST_DMA0_MCU2MD_SW_INT_SET_MCU2MD_SW_INT_SET_MASK 0x0000FFFFu                
#define WF_WFDMA_HOST_DMA0_MCU2MD_SW_INT_SET_MCU2MD_SW_INT_SET_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG2_RX_DMA_BUSY_ADDR     WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG2_RX_DMA_BUSY_MASK     0x00000008u                
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG2_RX_DMA_BUSY_SHFT     3u
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG2_RX_DMA_EN_2ND_ADDR   WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG2_RX_DMA_EN_2ND_MASK   0x00000004u                
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG2_RX_DMA_EN_2ND_SHFT   2u
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG2_TX_DMA_BUSY_ADDR     WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG2_TX_DMA_BUSY_MASK     0x00000002u                
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG2_TX_DMA_BUSY_SHFT     1u
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG2_TX_DMA_EN_2ND_ADDR   WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG2_TX_DMA_EN_2ND_MASK   0x00000001u                
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG2_TX_DMA_EN_2ND_SHFT   0u


#define WF_WFDMA_HOST_DMA0_WPDMA_PAUSE_RX_Q_TH10_RX_DMAD_TH1_ADDR WF_WFDMA_HOST_DMA0_WPDMA_PAUSE_RX_Q_TH10_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_PAUSE_RX_Q_TH10_RX_DMAD_TH1_MASK 0x0FFF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_PAUSE_RX_Q_TH10_RX_DMAD_TH1_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_PAUSE_RX_Q_TH10_RX_DMAD_TH0_ADDR WF_WFDMA_HOST_DMA0_WPDMA_PAUSE_RX_Q_TH10_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_PAUSE_RX_Q_TH10_RX_DMAD_TH0_MASK 0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_PAUSE_RX_Q_TH10_RX_DMAD_TH0_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_PAUSE_RX_Q_TH32_RX_DMAD_TH3_ADDR WF_WFDMA_HOST_DMA0_WPDMA_PAUSE_RX_Q_TH32_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_PAUSE_RX_Q_TH32_RX_DMAD_TH3_MASK 0x0FFF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_PAUSE_RX_Q_TH32_RX_DMAD_TH3_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_PAUSE_RX_Q_TH32_RX_DMAD_TH2_ADDR WF_WFDMA_HOST_DMA0_WPDMA_PAUSE_RX_Q_TH32_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_PAUSE_RX_Q_TH32_RX_DMAD_TH2_MASK 0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_PAUSE_RX_Q_TH32_RX_DMAD_TH2_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_PAUSE_RX_Q_TH54_RX_DMAD_TH5_ADDR WF_WFDMA_HOST_DMA0_WPDMA_PAUSE_RX_Q_TH54_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_PAUSE_RX_Q_TH54_RX_DMAD_TH5_MASK 0x0FFF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_PAUSE_RX_Q_TH54_RX_DMAD_TH5_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_PAUSE_RX_Q_TH54_RX_DMAD_TH4_ADDR WF_WFDMA_HOST_DMA0_WPDMA_PAUSE_RX_Q_TH54_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_PAUSE_RX_Q_TH54_RX_DMAD_TH4_MASK 0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_PAUSE_RX_Q_TH54_RX_DMAD_TH4_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_PAUSE_RX_Q_TH76_RX_DMAD_TH7_ADDR WF_WFDMA_HOST_DMA0_WPDMA_PAUSE_RX_Q_TH76_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_PAUSE_RX_Q_TH76_RX_DMAD_TH7_MASK 0x0FFF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_PAUSE_RX_Q_TH76_RX_DMAD_TH7_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_PAUSE_RX_Q_TH76_RX_DMAD_TH6_ADDR WF_WFDMA_HOST_DMA0_WPDMA_PAUSE_RX_Q_TH76_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_PAUSE_RX_Q_TH76_RX_DMAD_TH6_MASK 0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_PAUSE_RX_Q_TH76_RX_DMAD_TH6_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_PAUSE_RRO_Q_RX_RRO_DMAD_TH_ADDR WF_WFDMA_HOST_DMA0_WPDMA_PAUSE_RRO_Q_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_PAUSE_RRO_Q_RX_RRO_DMAD_TH_MASK 0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_PAUSE_RRO_Q_RX_RRO_DMAD_TH_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DRX_PTR_RST_DRX_IDX3_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RST_DRX_PTR_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DRX_PTR_RST_DRX_IDX3_MASK 0x00000008u                
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DRX_PTR_RST_DRX_IDX3_SHFT 3u
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DRX_PTR_RST_DRX_IDX2_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RST_DRX_PTR_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DRX_PTR_RST_DRX_IDX2_MASK 0x00000004u                
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DRX_PTR_RST_DRX_IDX2_SHFT 2u
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DRX_PTR_RST_DRX_IDX1_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RST_DRX_PTR_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DRX_PTR_RST_DRX_IDX1_MASK 0x00000002u                
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DRX_PTR_RST_DRX_IDX1_SHFT 1u
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DRX_PTR_RST_DRX_IDX0_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RST_DRX_PTR_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DRX_PTR_RST_DRX_IDX0_MASK 0x00000001u                
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DRX_PTR_RST_DRX_IDX0_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_INFO_WFDMA_PDA_EXIST_ADDR     WF_WFDMA_HOST_DMA0_WPDMA_INFO_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_INFO_WFDMA_PDA_EXIST_MASK     0x80000000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_INFO_WFDMA_PDA_EXIST_SHFT     31u
#define WF_WFDMA_HOST_DMA0_WPDMA_INFO_PDMA_PREFETCH_SRAM_SIZE_ADDR WF_WFDMA_HOST_DMA0_WPDMA_INFO_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_INFO_PDMA_PREFETCH_SRAM_SIZE_MASK 0x70000000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_INFO_PDMA_PREFETCH_SRAM_SIZE_SHFT 28u
#define WF_WFDMA_HOST_DMA0_WPDMA_INFO_INDEX_WIDTH_ADDR         WF_WFDMA_HOST_DMA0_WPDMA_INFO_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_INFO_INDEX_WIDTH_MASK         0x0F000000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_INFO_INDEX_WIDTH_SHFT         24u
#define WF_WFDMA_HOST_DMA0_WPDMA_INFO_BASE_PTR_WIDTH_ADDR      WF_WFDMA_HOST_DMA0_WPDMA_INFO_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_INFO_BASE_PTR_WIDTH_MASK      0x00FF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_INFO_BASE_PTR_WIDTH_SHFT      16u
#define WF_WFDMA_HOST_DMA0_WPDMA_INFO_RX_RING_NUMBER_ADDR      WF_WFDMA_HOST_DMA0_WPDMA_INFO_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_INFO_RX_RING_NUMBER_MASK      0x0000FF00u                
#define WF_WFDMA_HOST_DMA0_WPDMA_INFO_RX_RING_NUMBER_SHFT      8u
#define WF_WFDMA_HOST_DMA0_WPDMA_INFO_TX_RING_NUMBER_ADDR      WF_WFDMA_HOST_DMA0_WPDMA_INFO_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_INFO_TX_RING_NUMBER_MASK      0x000000FFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_INFO_TX_RING_NUMBER_SHFT      0u


#define WF_WFDMA_HOST_DMA0_WPDMA_INFO_EXT_TX_DMASHDL_EXIST_ADDR WF_WFDMA_HOST_DMA0_WPDMA_INFO_EXT_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_INFO_EXT_TX_DMASHDL_EXIST_MASK 0x80000000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_INFO_EXT_TX_DMASHDL_EXIST_SHFT 31u
#define WF_WFDMA_HOST_DMA0_WPDMA_INFO_EXT_TX_EVENT_RING_NUMBER_ADDR WF_WFDMA_HOST_DMA0_WPDMA_INFO_EXT_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_INFO_EXT_TX_EVENT_RING_NUMBER_MASK 0x0000FF00u                
#define WF_WFDMA_HOST_DMA0_WPDMA_INFO_EXT_TX_EVENT_RING_NUMBER_SHFT 8u
#define WF_WFDMA_HOST_DMA0_WPDMA_INFO_EXT_TX_DMAD_RING_NUMBER_ADDR WF_WFDMA_HOST_DMA0_WPDMA_INFO_EXT_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_INFO_EXT_TX_DMAD_RING_NUMBER_MASK 0x000000FFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_INFO_EXT_TX_DMAD_RING_NUMBER_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING11_PRI_SEL_ADDR WF_WFDMA_HOST_DMA0_WPDMA_INT_RX_PRI_SEL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING11_PRI_SEL_MASK 0x00000800u                
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING11_PRI_SEL_SHFT 11u
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING10_PRI_SEL_ADDR WF_WFDMA_HOST_DMA0_WPDMA_INT_RX_PRI_SEL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING10_PRI_SEL_MASK 0x00000400u                
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING10_PRI_SEL_SHFT 10u
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING9_PRI_SEL_ADDR WF_WFDMA_HOST_DMA0_WPDMA_INT_RX_PRI_SEL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING9_PRI_SEL_MASK 0x00000200u                
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING9_PRI_SEL_SHFT 9u
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING8_PRI_SEL_ADDR WF_WFDMA_HOST_DMA0_WPDMA_INT_RX_PRI_SEL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING8_PRI_SEL_MASK 0x00000100u                
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING8_PRI_SEL_SHFT 8u
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING7_PRI_SEL_ADDR WF_WFDMA_HOST_DMA0_WPDMA_INT_RX_PRI_SEL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING7_PRI_SEL_MASK 0x00000080u                
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING7_PRI_SEL_SHFT 7u
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING6_PRI_SEL_ADDR WF_WFDMA_HOST_DMA0_WPDMA_INT_RX_PRI_SEL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING6_PRI_SEL_MASK 0x00000040u                
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING6_PRI_SEL_SHFT 6u
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING5_PRI_SEL_ADDR WF_WFDMA_HOST_DMA0_WPDMA_INT_RX_PRI_SEL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING5_PRI_SEL_MASK 0x00000020u                
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING5_PRI_SEL_SHFT 5u
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING4_PRI_SEL_ADDR WF_WFDMA_HOST_DMA0_WPDMA_INT_RX_PRI_SEL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING4_PRI_SEL_MASK 0x00000010u                
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING4_PRI_SEL_SHFT 4u
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING3_PRI_SEL_ADDR WF_WFDMA_HOST_DMA0_WPDMA_INT_RX_PRI_SEL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING3_PRI_SEL_MASK 0x00000008u                
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING3_PRI_SEL_SHFT 3u
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING2_PRI_SEL_ADDR WF_WFDMA_HOST_DMA0_WPDMA_INT_RX_PRI_SEL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING2_PRI_SEL_MASK 0x00000004u                
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING2_PRI_SEL_SHFT 2u
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING1_PRI_SEL_ADDR WF_WFDMA_HOST_DMA0_WPDMA_INT_RX_PRI_SEL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING1_PRI_SEL_MASK 0x00000002u                
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING1_PRI_SEL_SHFT 1u
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING0_PRI_SEL_ADDR WF_WFDMA_HOST_DMA0_WPDMA_INT_RX_PRI_SEL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING0_PRI_SEL_MASK 0x00000001u                
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING0_PRI_SEL_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING31_PRI_SEL_ADDR WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING31_PRI_SEL_MASK 0x80000000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING31_PRI_SEL_SHFT 31u
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING30_PRI_SEL_ADDR WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING30_PRI_SEL_MASK 0x40000000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING30_PRI_SEL_SHFT 30u
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING29_PRI_SEL_ADDR WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING29_PRI_SEL_MASK 0x20000000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING29_PRI_SEL_SHFT 29u
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING28_PRI_SEL_ADDR WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING28_PRI_SEL_MASK 0x10000000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING28_PRI_SEL_SHFT 28u
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING27_PRI_SEL_ADDR WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING27_PRI_SEL_MASK 0x08000000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING27_PRI_SEL_SHFT 27u
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING26_PRI_SEL_ADDR WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING26_PRI_SEL_MASK 0x04000000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING26_PRI_SEL_SHFT 26u
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING25_PRI_SEL_ADDR WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING25_PRI_SEL_MASK 0x02000000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING25_PRI_SEL_SHFT 25u
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING24_PRI_SEL_ADDR WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING24_PRI_SEL_MASK 0x01000000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING24_PRI_SEL_SHFT 24u
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING23_PRI_SEL_ADDR WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING23_PRI_SEL_MASK 0x00800000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING23_PRI_SEL_SHFT 23u
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING22_PRI_SEL_ADDR WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING22_PRI_SEL_MASK 0x00400000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING22_PRI_SEL_SHFT 22u
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING21_PRI_SEL_ADDR WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING21_PRI_SEL_MASK 0x00200000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING21_PRI_SEL_SHFT 21u
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING20_PRI_SEL_ADDR WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING20_PRI_SEL_MASK 0x00100000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING20_PRI_SEL_SHFT 20u
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING19_PRI_SEL_ADDR WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING19_PRI_SEL_MASK 0x00080000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING19_PRI_SEL_SHFT 19u
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING18_PRI_SEL_ADDR WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING18_PRI_SEL_MASK 0x00040000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING18_PRI_SEL_SHFT 18u
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING17_PRI_SEL_ADDR WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING17_PRI_SEL_MASK 0x00020000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING17_PRI_SEL_SHFT 17u
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING16_PRI_SEL_ADDR WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING16_PRI_SEL_MASK 0x00010000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING16_PRI_SEL_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING15_PRI_SEL_ADDR WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING15_PRI_SEL_MASK 0x00008000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING15_PRI_SEL_SHFT 15u
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING14_PRI_SEL_ADDR WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING14_PRI_SEL_MASK 0x00004000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING14_PRI_SEL_SHFT 14u
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING13_PRI_SEL_ADDR WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING13_PRI_SEL_MASK 0x00002000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING13_PRI_SEL_SHFT 13u
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING12_PRI_SEL_ADDR WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING12_PRI_SEL_MASK 0x00001000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING12_PRI_SEL_SHFT 12u
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING11_PRI_SEL_ADDR WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING11_PRI_SEL_MASK 0x00000800u                
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING11_PRI_SEL_SHFT 11u
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING10_PRI_SEL_ADDR WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING10_PRI_SEL_MASK 0x00000400u                
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING10_PRI_SEL_SHFT 10u
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING9_PRI_SEL_ADDR WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING9_PRI_SEL_MASK 0x00000200u                
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING9_PRI_SEL_SHFT 9u
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING8_PRI_SEL_ADDR WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING8_PRI_SEL_MASK 0x00000100u                
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING8_PRI_SEL_SHFT 8u
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING7_PRI_SEL_ADDR WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING7_PRI_SEL_MASK 0x00000080u                
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING7_PRI_SEL_SHFT 7u
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING6_PRI_SEL_ADDR WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING6_PRI_SEL_MASK 0x00000040u                
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING6_PRI_SEL_SHFT 6u
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING5_PRI_SEL_ADDR WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING5_PRI_SEL_MASK 0x00000020u                
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING5_PRI_SEL_SHFT 5u
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING4_PRI_SEL_ADDR WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING4_PRI_SEL_MASK 0x00000010u                
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING4_PRI_SEL_SHFT 4u
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING3_PRI_SEL_ADDR WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING3_PRI_SEL_MASK 0x00000008u                
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING3_PRI_SEL_SHFT 3u
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING2_PRI_SEL_ADDR WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING2_PRI_SEL_MASK 0x00000004u                
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING2_PRI_SEL_SHFT 2u
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING1_PRI_SEL_ADDR WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING1_PRI_SEL_MASK 0x00000002u                
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING1_PRI_SEL_SHFT 1u
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING0_PRI_SEL_ADDR WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING0_PRI_SEL_MASK 0x00000001u                
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING0_PRI_SEL_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT0_CSR_AXI_CLKGATE_BYP_ADDR WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT0_CSR_AXI_CLKGATE_BYP_MASK 0x80000000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT0_CSR_AXI_CLKGATE_BYP_SHFT 31u
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT0_CSR_AXI_LOCK_EN_ADDR WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT0_CSR_AXI_LOCK_EN_MASK 0x40000000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT0_CSR_AXI_LOCK_EN_SHFT 30u
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT0_CSR_AXI_AWUSER_LOCK_EN_ADDR WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT0_CSR_AXI_AWUSER_LOCK_EN_MASK 0x20000000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT0_CSR_AXI_AWUSER_LOCK_EN_SHFT 29u
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT0_CSR_AXI_ARUSER_LOCK_EN_ADDR WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT0_CSR_AXI_ARUSER_LOCK_EN_MASK 0x10000000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT0_CSR_AXI_ARUSER_LOCK_EN_SHFT 28u
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT0_CSR_AXI_AW_OUTSTANDING_NUM_ADDR WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT0_CSR_AXI_AW_OUTSTANDING_NUM_MASK 0x0F000000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT0_CSR_AXI_AW_OUTSTANDING_NUM_SHFT 24u
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT0_CSR_RX_INFO_WB_EN_ADDR WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT0_CSR_RX_INFO_WB_EN_MASK 0x00800000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT0_CSR_RX_INFO_WB_EN_SHFT 23u
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT0_CSR_BID_CHECK_BYPASS_EN_ADDR WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT0_CSR_BID_CHECK_BYPASS_EN_MASK 0x00400000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT0_CSR_BID_CHECK_BYPASS_EN_SHFT 22u
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT0_CSR_TXDMAD_PREFETCH_THRESHOLD_ADDR WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT0_CSR_TXDMAD_PREFETCH_THRESHOLD_MASK 0x00300000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT0_CSR_TXDMAD_PREFETCH_THRESHOLD_SHFT 20u
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT0_CSR_AXI_FAKE_ADDR WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT0_CSR_AXI_FAKE_MASK 0x00080000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT0_CSR_AXI_FAKE_SHFT 19u
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT0_CSR_RX_WB_RXD_ADDR WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT0_CSR_RX_WB_RXD_MASK 0x00040000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT0_CSR_RX_WB_RXD_SHFT 18u
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT0_CSR_CFET_EN_ADDR WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT0_CSR_CFET_EN_MASK 0x00010000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT0_CSR_CFET_EN_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT0_CSR_Q_STATUS_IDX_BKRS_EN_ADDR WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT0_CSR_Q_STATUS_IDX_BKRS_EN_MASK 0x00008000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT0_CSR_Q_STATUS_IDX_BKRS_EN_SHFT 15u
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT0_CSR_WED_MERGE_MODE_ADDR WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT0_CSR_WED_MERGE_MODE_MASK 0x00004000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT0_CSR_WED_MERGE_MODE_SHFT 14u
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT0_CSR_SDO_DISP_MODE_ADDR WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT0_CSR_SDO_DISP_MODE_MASK 0x00002000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT0_CSR_SDO_DISP_MODE_SHFT 13u
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT0_CSR_RX_WB_KEEP_RSVD_ADDR WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT0_CSR_RX_WB_KEEP_RSVD_MASK 0x00000400u                
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT0_CSR_RX_WB_KEEP_RSVD_SHFT 10u
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT0_CSR_AXI_SLEEP_MODE_ADDR WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT0_CSR_AXI_SLEEP_MODE_MASK 0x00000300u                
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT0_CSR_AXI_SLEEP_MODE_SHFT 8u
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT0_CSR_TX_DMASHDL_LITE_ENABLE_ADDR WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT0_CSR_TX_DMASHDL_LITE_ENABLE_MASK 0x00000080u                
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT0_CSR_TX_DMASHDL_LITE_ENABLE_SHFT 7u
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT0_CSR_TX_DMASHDL_ENABLE_ADDR WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT0_CSR_TX_DMASHDL_ENABLE_MASK 0x00000040u                
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT0_CSR_TX_DMASHDL_ENABLE_SHFT 6u
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT0_CSR_RX_DMA_WBQ_EN_ADDR WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT0_CSR_RX_DMA_WBQ_EN_MASK 0x00000020u                
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT0_CSR_RX_DMA_WBQ_EN_SHFT 5u
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT0_CSR_MEM_ARB_LOCK_EN_ADDR WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT0_CSR_MEM_ARB_LOCK_EN_MASK 0x00000010u                
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT0_CSR_MEM_ARB_LOCK_EN_SHFT 4u
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT0_CSR_MEM_BST_SIZE_ADDR WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT0_CSR_MEM_BST_SIZE_MASK 0x0000000Cu                
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT0_CSR_MEM_BST_SIZE_SHFT 2u
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT0_CSR_MAX_PREFETCH_CNT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT0_CSR_MAX_PREFETCH_CNT_MASK 0x00000003u                
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT0_CSR_MAX_PREFETCH_CNT_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT1_CSR_PF_WRAP_CALC_MODE_ADDR WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT1_CSR_PF_WRAP_CALC_MODE_MASK 0x80000000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT1_CSR_PF_WRAP_CALC_MODE_SHFT 31u
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT1_CSR_TX_FCTRL_MODE_ADDR WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT1_CSR_TX_FCTRL_MODE_MASK 0x10000000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT1_CSR_TX_FCTRL_MODE_SHFT 28u
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT1_CSR_FWDL_FLOW_CTRL_BYASS_LS_QSEL_EN_ADDR WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT1_CSR_FWDL_FLOW_CTRL_BYASS_LS_QSEL_EN_MASK 0x08000000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT1_CSR_FWDL_FLOW_CTRL_BYASS_LS_QSEL_EN_SHFT 27u
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT1_CSR_FWDL_FLOW_CTRL_BYASS_EN_ADDR WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT1_CSR_FWDL_FLOW_CTRL_BYASS_EN_MASK 0x04000000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT1_CSR_FWDL_FLOW_CTRL_BYASS_EN_SHFT 26u
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT1_CSR_TX_DISP_ARB_MODE_ADDR WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT1_CSR_TX_DISP_ARB_MODE_MASK 0x03000000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT1_CSR_TX_DISP_ARB_MODE_SHFT 24u
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT1_CSR_TX_DISP_ARB_SCHEDULED_ACCESS_TIMER_ADDR WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT1_CSR_TX_DISP_ARB_SCHEDULED_ACCESS_TIMER_MASK 0x00FF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT1_CSR_TX_DISP_ARB_SCHEDULED_ACCESS_TIMER_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT1_CSR_TXFIFO1_RDY_THRESHOLD_ADDR WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT1_CSR_TXFIFO1_RDY_THRESHOLD_MASK 0x0000FF00u                
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT1_CSR_TXFIFO1_RDY_THRESHOLD_SHFT 8u
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT1_CSR_TXFIFO0_RDY_THRESHOLD_ADDR WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT1_CSR_TXFIFO0_RDY_THRESHOLD_MASK 0x000000FFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT1_CSR_TXFIFO0_RDY_THRESHOLD_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT2_RX_TST_WB_DIDX_BYP_ADDR WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT2_RX_TST_WB_DIDX_BYP_MASK 0x00400000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT2_RX_TST_WB_DIDX_BYP_SHFT 22u
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT2_RX_TST_WB_EN_ADDR WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT2_RX_TST_WB_EN_MASK 0x00200000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT2_RX_TST_WB_EN_SHFT 21u
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT2_TX_TST_WB_EN_ADDR WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT2_TX_TST_WB_EN_MASK 0x00100000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT2_TX_TST_WB_EN_SHFT 20u
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT2_CSR_DMA2DMA_CMD_MODE_ADDR WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT2_CSR_DMA2DMA_CMD_MODE_MASK 0x00080000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT2_CSR_DMA2DMA_CMD_MODE_SHFT 19u
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT2_CSR_TX_HALT_MODE_ADDR WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT2_CSR_TX_HALT_MODE_MASK 0x00040000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT2_CSR_TX_HALT_MODE_SHFT 18u
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT2_CSR_TX_DROP_MODE_ADDR WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT2_CSR_TX_DROP_MODE_MASK 0x00030000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT2_CSR_TX_DROP_MODE_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT2_CSR_RXDMAD_PREFETCH_THRESHOLD_ADDR WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT2_CSR_RXDMAD_PREFETCH_THRESHOLD_MASK 0x0000C000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT2_CSR_RXDMAD_PREFETCH_THRESHOLD_SHFT 14u
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT2_CSR_SDO_ACK_IGNORE_ADDR WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT2_CSR_SDO_ACK_IGNORE_MASK 0x00002000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT2_CSR_SDO_ACK_IGNORE_SHFT 13u
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT2_CSR_AXI_AR_OUTSTAND_NUM_ADDR WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT2_CSR_AXI_AR_OUTSTAND_NUM_MASK 0x00001F00u                
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT2_CSR_AXI_AR_OUTSTAND_NUM_SHFT 8u
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT2_CSR_FWDL_BYP_CHK_COH_ADDR WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT2_CSR_FWDL_BYP_CHK_COH_MASK 0x00000080u                
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT2_CSR_FWDL_BYP_CHK_COH_SHFT 7u
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT2_CSR_PERF_MIB_EN_ADDR WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT2_CSR_PERF_MIB_EN_MASK 0x00000040u                
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT2_CSR_PERF_MIB_EN_SHFT 6u
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT2_CSR_PERF_MPDU_INC_CMD2DAT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT2_CSR_PERF_MPDU_INC_CMD2DAT_MASK 0x00000020u                
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT2_CSR_PERF_MPDU_INC_CMD2DAT_SHFT 5u
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT2_CSR_PERF_MXDU_TYPE_ADDR WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT2_CSR_PERF_MXDU_TYPE_MASK 0x00000010u                
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT2_CSR_PERF_MXDU_TYPE_SHFT 4u
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT2_CSR_TX_WRR_WEIGHT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT2_CSR_TX_WRR_WEIGHT_MASK 0x0000000Fu                
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT2_CSR_TX_WRR_WEIGHT_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_CTXD_CFG_CSR_CTXD_TIMEOUT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_CTXD_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_CTXD_CFG_CSR_CTXD_TIMEOUT_MASK 0x00FF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_CTXD_CFG_CSR_CTXD_TIMEOUT_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_CTXD_CFG_CSR_CTXD_CASCADE_NUM_ADDR WF_WFDMA_HOST_DMA0_WPDMA_CTXD_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_CTXD_CFG_CSR_CTXD_CASCADE_NUM_MASK 0x0000F000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_CTXD_CFG_CSR_CTXD_CASCADE_NUM_SHFT 12u
#define WF_WFDMA_HOST_DMA0_WPDMA_CTXD_CFG_CSR_BAND1_CTXD_RING_IDX_ADDR WF_WFDMA_HOST_DMA0_WPDMA_CTXD_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_CTXD_CFG_CSR_BAND1_CTXD_RING_IDX_MASK 0x00000F80u                
#define WF_WFDMA_HOST_DMA0_WPDMA_CTXD_CFG_CSR_BAND1_CTXD_RING_IDX_SHFT 7u
#define WF_WFDMA_HOST_DMA0_WPDMA_CTXD_CFG_CSR_BAND1_CTXD_EN_ADDR WF_WFDMA_HOST_DMA0_WPDMA_CTXD_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_CTXD_CFG_CSR_BAND1_CTXD_EN_MASK 0x00000040u                
#define WF_WFDMA_HOST_DMA0_WPDMA_CTXD_CFG_CSR_BAND1_CTXD_EN_SHFT 6u
#define WF_WFDMA_HOST_DMA0_WPDMA_CTXD_CFG_CSR_BAND0_CTXD_RING_IDX_ADDR WF_WFDMA_HOST_DMA0_WPDMA_CTXD_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_CTXD_CFG_CSR_BAND0_CTXD_RING_IDX_MASK 0x0000003Eu                
#define WF_WFDMA_HOST_DMA0_WPDMA_CTXD_CFG_CSR_BAND0_CTXD_RING_IDX_SHFT 1u
#define WF_WFDMA_HOST_DMA0_WPDMA_CTXD_CFG_CSR_BAND0_CTXD_EN_ADDR WF_WFDMA_HOST_DMA0_WPDMA_CTXD_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_CTXD_CFG_CSR_BAND0_CTXD_EN_MASK 0x00000001u                
#define WF_WFDMA_HOST_DMA0_WPDMA_CTXD_CFG_CSR_BAND0_CTXD_EN_SHFT 0u


#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_0_TX_DONE_INT_STS_31_ADDR WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_0_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_0_TX_DONE_INT_STS_31_MASK 0x80000000u                
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_0_TX_DONE_INT_STS_31_SHFT 31u
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_0_TX_DONE_INT_STS_30_ADDR WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_0_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_0_TX_DONE_INT_STS_30_MASK 0x40000000u                
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_0_TX_DONE_INT_STS_30_SHFT 30u
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_0_TX_DONE_INT_STS_29_ADDR WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_0_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_0_TX_DONE_INT_STS_29_MASK 0x20000000u                
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_0_TX_DONE_INT_STS_29_SHFT 29u
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_0_TX_DONE_INT_STS_28_ADDR WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_0_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_0_TX_DONE_INT_STS_28_MASK 0x10000000u                
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_0_TX_DONE_INT_STS_28_SHFT 28u
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_0_TX_DONE_INT_STS_27_ADDR WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_0_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_0_TX_DONE_INT_STS_27_MASK 0x08000000u                
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_0_TX_DONE_INT_STS_27_SHFT 27u
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_0_TX_DONE_INT_STS_26_ADDR WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_0_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_0_TX_DONE_INT_STS_26_MASK 0x04000000u                
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_0_TX_DONE_INT_STS_26_SHFT 26u
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_0_TX_DONE_INT_STS_25_ADDR WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_0_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_0_TX_DONE_INT_STS_25_MASK 0x02000000u                
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_0_TX_DONE_INT_STS_25_SHFT 25u
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_0_TX_DONE_INT_STS_24_ADDR WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_0_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_0_TX_DONE_INT_STS_24_MASK 0x01000000u                
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_0_TX_DONE_INT_STS_24_SHFT 24u
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_0_TX_DONE_INT_STS_23_ADDR WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_0_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_0_TX_DONE_INT_STS_23_MASK 0x00800000u                
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_0_TX_DONE_INT_STS_23_SHFT 23u
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_0_TX_DONE_INT_STS_22_ADDR WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_0_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_0_TX_DONE_INT_STS_22_MASK 0x00400000u                
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_0_TX_DONE_INT_STS_22_SHFT 22u
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_0_TX_DONE_INT_STS_21_ADDR WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_0_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_0_TX_DONE_INT_STS_21_MASK 0x00200000u                
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_0_TX_DONE_INT_STS_21_SHFT 21u
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_0_TX_DONE_INT_STS_20_ADDR WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_0_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_0_TX_DONE_INT_STS_20_MASK 0x00100000u                
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_0_TX_DONE_INT_STS_20_SHFT 20u
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_0_TX_DONE_INT_STS_19_ADDR WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_0_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_0_TX_DONE_INT_STS_19_MASK 0x00080000u                
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_0_TX_DONE_INT_STS_19_SHFT 19u
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_0_TX_DONE_INT_STS_18_ADDR WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_0_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_0_TX_DONE_INT_STS_18_MASK 0x00040000u                
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_0_TX_DONE_INT_STS_18_SHFT 18u
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_0_TX_DONE_INT_STS_17_ADDR WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_0_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_0_TX_DONE_INT_STS_17_MASK 0x00020000u                
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_0_TX_DONE_INT_STS_17_SHFT 17u
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_0_TX_DONE_INT_STS_16_ADDR WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_0_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_0_TX_DONE_INT_STS_16_MASK 0x00010000u                
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_0_TX_DONE_INT_STS_16_SHFT 16u
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_0_TX_DONE_INT_STS_15_ADDR WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_0_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_0_TX_DONE_INT_STS_15_MASK 0x00008000u                
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_0_TX_DONE_INT_STS_15_SHFT 15u
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_0_TX_DONE_INT_STS_14_ADDR WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_0_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_0_TX_DONE_INT_STS_14_MASK 0x00004000u                
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_0_TX_DONE_INT_STS_14_SHFT 14u
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_0_TX_DONE_INT_STS_13_ADDR WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_0_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_0_TX_DONE_INT_STS_13_MASK 0x00002000u                
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_0_TX_DONE_INT_STS_13_SHFT 13u
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_0_TX_DONE_INT_STS_12_ADDR WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_0_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_0_TX_DONE_INT_STS_12_MASK 0x00001000u                
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_0_TX_DONE_INT_STS_12_SHFT 12u
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_0_TX_DONE_INT_STS_11_ADDR WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_0_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_0_TX_DONE_INT_STS_11_MASK 0x00000800u                
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_0_TX_DONE_INT_STS_11_SHFT 11u
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_0_TX_DONE_INT_STS_10_ADDR WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_0_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_0_TX_DONE_INT_STS_10_MASK 0x00000400u                
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_0_TX_DONE_INT_STS_10_SHFT 10u
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_0_TX_DONE_INT_STS_9_ADDR WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_0_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_0_TX_DONE_INT_STS_9_MASK 0x00000200u                
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_0_TX_DONE_INT_STS_9_SHFT 9u
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_0_TX_DONE_INT_STS_8_ADDR WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_0_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_0_TX_DONE_INT_STS_8_MASK 0x00000100u                
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_0_TX_DONE_INT_STS_8_SHFT 8u
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_0_TX_DONE_INT_STS_7_ADDR WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_0_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_0_TX_DONE_INT_STS_7_MASK 0x00000080u                
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_0_TX_DONE_INT_STS_7_SHFT 7u
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_0_TX_DONE_INT_STS_6_ADDR WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_0_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_0_TX_DONE_INT_STS_6_MASK 0x00000040u                
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_0_TX_DONE_INT_STS_6_SHFT 6u
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_0_TX_DONE_INT_STS_5_ADDR WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_0_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_0_TX_DONE_INT_STS_5_MASK 0x00000020u                
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_0_TX_DONE_INT_STS_5_SHFT 5u
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_0_TX_DONE_INT_STS_4_ADDR WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_0_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_0_TX_DONE_INT_STS_4_MASK 0x00000010u                
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_0_TX_DONE_INT_STS_4_SHFT 4u
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_0_TX_DONE_INT_STS_3_ADDR WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_0_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_0_TX_DONE_INT_STS_3_MASK 0x00000008u                
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_0_TX_DONE_INT_STS_3_SHFT 3u
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_0_TX_DONE_INT_STS_2_ADDR WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_0_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_0_TX_DONE_INT_STS_2_MASK 0x00000004u                
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_0_TX_DONE_INT_STS_2_SHFT 2u
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_0_TX_DONE_INT_STS_1_ADDR WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_0_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_0_TX_DONE_INT_STS_1_MASK 0x00000002u                
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_0_TX_DONE_INT_STS_1_SHFT 1u
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_0_TX_DONE_INT_STS_0_ADDR WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_0_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_0_TX_DONE_INT_STS_0_MASK 0x00000001u                
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_0_TX_DONE_INT_STS_0_SHFT 0u


#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_1_TX_DONE_INT_STS_63_ADDR WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_1_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_1_TX_DONE_INT_STS_63_MASK 0x80000000u                
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_1_TX_DONE_INT_STS_63_SHFT 31u
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_1_TX_DONE_INT_STS_62_ADDR WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_1_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_1_TX_DONE_INT_STS_62_MASK 0x40000000u                
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_1_TX_DONE_INT_STS_62_SHFT 30u
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_1_TX_DONE_INT_STS_61_ADDR WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_1_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_1_TX_DONE_INT_STS_61_MASK 0x20000000u                
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_1_TX_DONE_INT_STS_61_SHFT 29u
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_1_TX_DONE_INT_STS_60_ADDR WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_1_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_1_TX_DONE_INT_STS_60_MASK 0x10000000u                
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_1_TX_DONE_INT_STS_60_SHFT 28u
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_1_TX_DONE_INT_STS_59_ADDR WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_1_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_1_TX_DONE_INT_STS_59_MASK 0x08000000u                
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_1_TX_DONE_INT_STS_59_SHFT 27u
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_1_TX_DONE_INT_STS_58_ADDR WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_1_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_1_TX_DONE_INT_STS_58_MASK 0x04000000u                
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_1_TX_DONE_INT_STS_58_SHFT 26u
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_1_TX_DONE_INT_STS_57_ADDR WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_1_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_1_TX_DONE_INT_STS_57_MASK 0x02000000u                
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_1_TX_DONE_INT_STS_57_SHFT 25u
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_1_TX_DONE_INT_STS_56_ADDR WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_1_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_1_TX_DONE_INT_STS_56_MASK 0x01000000u                
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_1_TX_DONE_INT_STS_56_SHFT 24u
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_1_TX_DONE_INT_STS_55_ADDR WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_1_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_1_TX_DONE_INT_STS_55_MASK 0x00800000u                
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_1_TX_DONE_INT_STS_55_SHFT 23u
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_1_TX_DONE_INT_STS_54_ADDR WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_1_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_1_TX_DONE_INT_STS_54_MASK 0x00400000u                
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_1_TX_DONE_INT_STS_54_SHFT 22u
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_1_TX_DONE_INT_STS_53_ADDR WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_1_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_1_TX_DONE_INT_STS_53_MASK 0x00200000u                
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_1_TX_DONE_INT_STS_53_SHFT 21u
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_1_TX_DONE_INT_STS_52_ADDR WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_1_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_1_TX_DONE_INT_STS_52_MASK 0x00100000u                
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_1_TX_DONE_INT_STS_52_SHFT 20u
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_1_TX_DONE_INT_STS_51_ADDR WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_1_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_1_TX_DONE_INT_STS_51_MASK 0x00080000u                
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_1_TX_DONE_INT_STS_51_SHFT 19u
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_1_TX_DONE_INT_STS_50_ADDR WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_1_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_1_TX_DONE_INT_STS_50_MASK 0x00040000u                
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_1_TX_DONE_INT_STS_50_SHFT 18u
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_1_TX_DONE_INT_STS_49_ADDR WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_1_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_1_TX_DONE_INT_STS_49_MASK 0x00020000u                
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_1_TX_DONE_INT_STS_49_SHFT 17u
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_1_TX_DONE_INT_STS_48_ADDR WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_1_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_1_TX_DONE_INT_STS_48_MASK 0x00010000u                
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_1_TX_DONE_INT_STS_48_SHFT 16u
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_1_TX_DONE_INT_STS_47_ADDR WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_1_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_1_TX_DONE_INT_STS_47_MASK 0x00008000u                
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_1_TX_DONE_INT_STS_47_SHFT 15u
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_1_TX_DONE_INT_STS_46_ADDR WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_1_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_1_TX_DONE_INT_STS_46_MASK 0x00004000u                
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_1_TX_DONE_INT_STS_46_SHFT 14u
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_1_TX_DONE_INT_STS_45_ADDR WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_1_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_1_TX_DONE_INT_STS_45_MASK 0x00002000u                
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_1_TX_DONE_INT_STS_45_SHFT 13u
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_1_TX_DONE_INT_STS_44_ADDR WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_1_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_1_TX_DONE_INT_STS_44_MASK 0x00001000u                
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_1_TX_DONE_INT_STS_44_SHFT 12u
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_1_TX_DONE_INT_STS_43_ADDR WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_1_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_1_TX_DONE_INT_STS_43_MASK 0x00000800u                
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_1_TX_DONE_INT_STS_43_SHFT 11u
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_1_TX_DONE_INT_STS_42_ADDR WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_1_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_1_TX_DONE_INT_STS_42_MASK 0x00000400u                
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_1_TX_DONE_INT_STS_42_SHFT 10u
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_1_TX_DONE_INT_STS_41_ADDR WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_1_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_1_TX_DONE_INT_STS_41_MASK 0x00000200u                
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_1_TX_DONE_INT_STS_41_SHFT 9u
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_1_TX_DONE_INT_STS_40_ADDR WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_1_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_1_TX_DONE_INT_STS_40_MASK 0x00000100u                
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_1_TX_DONE_INT_STS_40_SHFT 8u
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_1_TX_DONE_INT_STS_39_ADDR WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_1_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_1_TX_DONE_INT_STS_39_MASK 0x00000080u                
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_1_TX_DONE_INT_STS_39_SHFT 7u
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_1_TX_DONE_INT_STS_38_ADDR WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_1_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_1_TX_DONE_INT_STS_38_MASK 0x00000040u                
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_1_TX_DONE_INT_STS_38_SHFT 6u
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_1_TX_DONE_INT_STS_37_ADDR WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_1_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_1_TX_DONE_INT_STS_37_MASK 0x00000020u                
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_1_TX_DONE_INT_STS_37_SHFT 5u
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_1_TX_DONE_INT_STS_36_ADDR WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_1_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_1_TX_DONE_INT_STS_36_MASK 0x00000010u                
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_1_TX_DONE_INT_STS_36_SHFT 4u
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_1_TX_DONE_INT_STS_35_ADDR WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_1_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_1_TX_DONE_INT_STS_35_MASK 0x00000008u                
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_1_TX_DONE_INT_STS_35_SHFT 3u
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_1_TX_DONE_INT_STS_34_ADDR WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_1_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_1_TX_DONE_INT_STS_34_MASK 0x00000004u                
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_1_TX_DONE_INT_STS_34_SHFT 2u
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_1_TX_DONE_INT_STS_33_ADDR WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_1_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_1_TX_DONE_INT_STS_33_MASK 0x00000002u                
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_1_TX_DONE_INT_STS_33_SHFT 1u
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_1_TX_DONE_INT_STS_32_ADDR WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_1_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_1_TX_DONE_INT_STS_32_MASK 0x00000001u                
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_STA_1_TX_DONE_INT_STS_32_SHFT 0u


#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_0_TX_DONE_INT_ENA_31_ADDR WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_0_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_0_TX_DONE_INT_ENA_31_MASK 0x80000000u                
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_0_TX_DONE_INT_ENA_31_SHFT 31u
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_0_TX_DONE_INT_ENA_30_ADDR WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_0_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_0_TX_DONE_INT_ENA_30_MASK 0x40000000u                
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_0_TX_DONE_INT_ENA_30_SHFT 30u
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_0_TX_DONE_INT_ENA_29_ADDR WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_0_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_0_TX_DONE_INT_ENA_29_MASK 0x20000000u                
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_0_TX_DONE_INT_ENA_29_SHFT 29u
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_0_TX_DONE_INT_ENA_28_ADDR WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_0_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_0_TX_DONE_INT_ENA_28_MASK 0x10000000u                
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_0_TX_DONE_INT_ENA_28_SHFT 28u
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_0_TX_DONE_INT_ENA_27_ADDR WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_0_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_0_TX_DONE_INT_ENA_27_MASK 0x08000000u                
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_0_TX_DONE_INT_ENA_27_SHFT 27u
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_0_TX_DONE_INT_ENA_26_ADDR WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_0_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_0_TX_DONE_INT_ENA_26_MASK 0x04000000u                
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_0_TX_DONE_INT_ENA_26_SHFT 26u
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_0_TX_DONE_INT_ENA_25_ADDR WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_0_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_0_TX_DONE_INT_ENA_25_MASK 0x02000000u                
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_0_TX_DONE_INT_ENA_25_SHFT 25u
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_0_TX_DONE_INT_ENA_24_ADDR WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_0_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_0_TX_DONE_INT_ENA_24_MASK 0x01000000u                
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_0_TX_DONE_INT_ENA_24_SHFT 24u
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_0_TX_DONE_INT_ENA_23_ADDR WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_0_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_0_TX_DONE_INT_ENA_23_MASK 0x00800000u                
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_0_TX_DONE_INT_ENA_23_SHFT 23u
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_0_TX_DONE_INT_ENA_22_ADDR WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_0_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_0_TX_DONE_INT_ENA_22_MASK 0x00400000u                
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_0_TX_DONE_INT_ENA_22_SHFT 22u
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_0_TX_DONE_INT_ENA_21_ADDR WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_0_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_0_TX_DONE_INT_ENA_21_MASK 0x00200000u                
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_0_TX_DONE_INT_ENA_21_SHFT 21u
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_0_TX_DONE_INT_ENA_20_ADDR WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_0_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_0_TX_DONE_INT_ENA_20_MASK 0x00100000u                
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_0_TX_DONE_INT_ENA_20_SHFT 20u
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_0_TX_DONE_INT_ENA_19_ADDR WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_0_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_0_TX_DONE_INT_ENA_19_MASK 0x00080000u                
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_0_TX_DONE_INT_ENA_19_SHFT 19u
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_0_TX_DONE_INT_ENA_18_ADDR WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_0_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_0_TX_DONE_INT_ENA_18_MASK 0x00040000u                
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_0_TX_DONE_INT_ENA_18_SHFT 18u
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_0_TX_DONE_INT_ENA_17_ADDR WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_0_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_0_TX_DONE_INT_ENA_17_MASK 0x00020000u                
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_0_TX_DONE_INT_ENA_17_SHFT 17u
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_0_TX_DONE_INT_ENA_16_ADDR WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_0_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_0_TX_DONE_INT_ENA_16_MASK 0x00010000u                
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_0_TX_DONE_INT_ENA_16_SHFT 16u
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_0_TX_DONE_INT_ENA_15_ADDR WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_0_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_0_TX_DONE_INT_ENA_15_MASK 0x00008000u                
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_0_TX_DONE_INT_ENA_15_SHFT 15u
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_0_TX_DONE_INT_ENA_14_ADDR WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_0_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_0_TX_DONE_INT_ENA_14_MASK 0x00004000u                
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_0_TX_DONE_INT_ENA_14_SHFT 14u
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_0_TX_DONE_INT_ENA_13_ADDR WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_0_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_0_TX_DONE_INT_ENA_13_MASK 0x00002000u                
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_0_TX_DONE_INT_ENA_13_SHFT 13u
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_0_TX_DONE_INT_ENA_12_ADDR WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_0_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_0_TX_DONE_INT_ENA_12_MASK 0x00001000u                
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_0_TX_DONE_INT_ENA_12_SHFT 12u
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_0_TX_DONE_INT_ENA_11_ADDR WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_0_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_0_TX_DONE_INT_ENA_11_MASK 0x00000800u                
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_0_TX_DONE_INT_ENA_11_SHFT 11u
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_0_TX_DONE_INT_ENA_10_ADDR WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_0_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_0_TX_DONE_INT_ENA_10_MASK 0x00000400u                
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_0_TX_DONE_INT_ENA_10_SHFT 10u
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_0_TX_DONE_INT_ENA_9_ADDR WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_0_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_0_TX_DONE_INT_ENA_9_MASK 0x00000200u                
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_0_TX_DONE_INT_ENA_9_SHFT 9u
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_0_TX_DONE_INT_ENA_8_ADDR WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_0_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_0_TX_DONE_INT_ENA_8_MASK 0x00000100u                
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_0_TX_DONE_INT_ENA_8_SHFT 8u
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_0_TX_DONE_INT_ENA_7_ADDR WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_0_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_0_TX_DONE_INT_ENA_7_MASK 0x00000080u                
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_0_TX_DONE_INT_ENA_7_SHFT 7u
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_0_TX_DONE_INT_ENA_6_ADDR WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_0_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_0_TX_DONE_INT_ENA_6_MASK 0x00000040u                
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_0_TX_DONE_INT_ENA_6_SHFT 6u
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_0_TX_DONE_INT_ENA_5_ADDR WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_0_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_0_TX_DONE_INT_ENA_5_MASK 0x00000020u                
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_0_TX_DONE_INT_ENA_5_SHFT 5u
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_0_TX_DONE_INT_ENA_4_ADDR WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_0_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_0_TX_DONE_INT_ENA_4_MASK 0x00000010u                
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_0_TX_DONE_INT_ENA_4_SHFT 4u
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_0_TX_DONE_INT_ENA_3_ADDR WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_0_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_0_TX_DONE_INT_ENA_3_MASK 0x00000008u                
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_0_TX_DONE_INT_ENA_3_SHFT 3u
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_0_TX_DONE_INT_ENA_2_ADDR WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_0_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_0_TX_DONE_INT_ENA_2_MASK 0x00000004u                
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_0_TX_DONE_INT_ENA_2_SHFT 2u
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_0_TX_DONE_INT_ENA_1_ADDR WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_0_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_0_TX_DONE_INT_ENA_1_MASK 0x00000002u                
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_0_TX_DONE_INT_ENA_1_SHFT 1u
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_0_TX_DONE_INT_ENA_0_ADDR WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_0_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_0_TX_DONE_INT_ENA_0_MASK 0x00000001u                
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_0_TX_DONE_INT_ENA_0_SHFT 0u


#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_1_TX_DONE_INT_ENA_63_ADDR WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_1_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_1_TX_DONE_INT_ENA_63_MASK 0x80000000u                
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_1_TX_DONE_INT_ENA_63_SHFT 31u
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_1_TX_DONE_INT_ENA_62_ADDR WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_1_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_1_TX_DONE_INT_ENA_62_MASK 0x40000000u                
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_1_TX_DONE_INT_ENA_62_SHFT 30u
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_1_TX_DONE_INT_ENA_61_ADDR WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_1_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_1_TX_DONE_INT_ENA_61_MASK 0x20000000u                
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_1_TX_DONE_INT_ENA_61_SHFT 29u
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_1_TX_DONE_INT_ENA_60_ADDR WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_1_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_1_TX_DONE_INT_ENA_60_MASK 0x10000000u                
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_1_TX_DONE_INT_ENA_60_SHFT 28u
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_1_TX_DONE_INT_ENA_59_ADDR WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_1_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_1_TX_DONE_INT_ENA_59_MASK 0x08000000u                
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_1_TX_DONE_INT_ENA_59_SHFT 27u
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_1_TX_DONE_INT_ENA_58_ADDR WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_1_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_1_TX_DONE_INT_ENA_58_MASK 0x04000000u                
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_1_TX_DONE_INT_ENA_58_SHFT 26u
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_1_TX_DONE_INT_ENA_57_ADDR WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_1_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_1_TX_DONE_INT_ENA_57_MASK 0x02000000u                
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_1_TX_DONE_INT_ENA_57_SHFT 25u
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_1_TX_DONE_INT_ENA_56_ADDR WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_1_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_1_TX_DONE_INT_ENA_56_MASK 0x01000000u                
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_1_TX_DONE_INT_ENA_56_SHFT 24u
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_1_TX_DONE_INT_ENA_55_ADDR WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_1_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_1_TX_DONE_INT_ENA_55_MASK 0x00800000u                
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_1_TX_DONE_INT_ENA_55_SHFT 23u
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_1_TX_DONE_INT_ENA_54_ADDR WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_1_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_1_TX_DONE_INT_ENA_54_MASK 0x00400000u                
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_1_TX_DONE_INT_ENA_54_SHFT 22u
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_1_TX_DONE_INT_ENA_53_ADDR WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_1_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_1_TX_DONE_INT_ENA_53_MASK 0x00200000u                
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_1_TX_DONE_INT_ENA_53_SHFT 21u
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_1_TX_DONE_INT_ENA_52_ADDR WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_1_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_1_TX_DONE_INT_ENA_52_MASK 0x00100000u                
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_1_TX_DONE_INT_ENA_52_SHFT 20u
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_1_TX_DONE_INT_ENA_51_ADDR WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_1_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_1_TX_DONE_INT_ENA_51_MASK 0x00080000u                
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_1_TX_DONE_INT_ENA_51_SHFT 19u
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_1_TX_DONE_INT_ENA_50_ADDR WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_1_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_1_TX_DONE_INT_ENA_50_MASK 0x00040000u                
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_1_TX_DONE_INT_ENA_50_SHFT 18u
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_1_TX_DONE_INT_ENA_49_ADDR WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_1_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_1_TX_DONE_INT_ENA_49_MASK 0x00020000u                
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_1_TX_DONE_INT_ENA_49_SHFT 17u
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_1_TX_DONE_INT_ENA_48_ADDR WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_1_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_1_TX_DONE_INT_ENA_48_MASK 0x00010000u                
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_1_TX_DONE_INT_ENA_48_SHFT 16u
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_1_TX_DONE_INT_ENA_47_ADDR WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_1_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_1_TX_DONE_INT_ENA_47_MASK 0x00008000u                
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_1_TX_DONE_INT_ENA_47_SHFT 15u
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_1_TX_DONE_INT_ENA_46_ADDR WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_1_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_1_TX_DONE_INT_ENA_46_MASK 0x00004000u                
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_1_TX_DONE_INT_ENA_46_SHFT 14u
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_1_TX_DONE_INT_ENA_45_ADDR WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_1_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_1_TX_DONE_INT_ENA_45_MASK 0x00002000u                
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_1_TX_DONE_INT_ENA_45_SHFT 13u
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_1_TX_DONE_INT_ENA_44_ADDR WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_1_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_1_TX_DONE_INT_ENA_44_MASK 0x00001000u                
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_1_TX_DONE_INT_ENA_44_SHFT 12u
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_1_TX_DONE_INT_ENA_43_ADDR WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_1_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_1_TX_DONE_INT_ENA_43_MASK 0x00000800u                
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_1_TX_DONE_INT_ENA_43_SHFT 11u
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_1_TX_DONE_INT_ENA_42_ADDR WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_1_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_1_TX_DONE_INT_ENA_42_MASK 0x00000400u                
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_1_TX_DONE_INT_ENA_42_SHFT 10u
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_1_TX_DONE_INT_ENA_41_ADDR WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_1_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_1_TX_DONE_INT_ENA_41_MASK 0x00000200u                
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_1_TX_DONE_INT_ENA_41_SHFT 9u
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_1_TX_DONE_INT_ENA_40_ADDR WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_1_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_1_TX_DONE_INT_ENA_40_MASK 0x00000100u                
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_1_TX_DONE_INT_ENA_40_SHFT 8u
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_1_TX_DONE_INT_ENA_39_ADDR WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_1_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_1_TX_DONE_INT_ENA_39_MASK 0x00000080u                
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_1_TX_DONE_INT_ENA_39_SHFT 7u
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_1_TX_DONE_INT_ENA_38_ADDR WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_1_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_1_TX_DONE_INT_ENA_38_MASK 0x00000040u                
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_1_TX_DONE_INT_ENA_38_SHFT 6u
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_1_TX_DONE_INT_ENA_37_ADDR WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_1_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_1_TX_DONE_INT_ENA_37_MASK 0x00000020u                
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_1_TX_DONE_INT_ENA_37_SHFT 5u
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_1_TX_DONE_INT_ENA_36_ADDR WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_1_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_1_TX_DONE_INT_ENA_36_MASK 0x00000010u                
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_1_TX_DONE_INT_ENA_36_SHFT 4u
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_1_TX_DONE_INT_ENA_35_ADDR WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_1_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_1_TX_DONE_INT_ENA_35_MASK 0x00000008u                
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_1_TX_DONE_INT_ENA_35_SHFT 3u
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_1_TX_DONE_INT_ENA_34_ADDR WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_1_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_1_TX_DONE_INT_ENA_34_MASK 0x00000004u                
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_1_TX_DONE_INT_ENA_34_SHFT 2u
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_1_TX_DONE_INT_ENA_33_ADDR WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_1_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_1_TX_DONE_INT_ENA_33_MASK 0x00000002u                
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_1_TX_DONE_INT_ENA_33_SHFT 1u
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_1_TX_DONE_INT_ENA_32_ADDR WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_1_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_1_TX_DONE_INT_ENA_32_MASK 0x00000001u                
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_ENA_1_TX_DONE_INT_ENA_32_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_QOS_QTM_CFG0_CSR_QOS_QTM_MODE_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_QOS_QTM_CFG0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_QOS_QTM_CFG0_CSR_QOS_QTM_MODE_MASK 0xC0000000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_QOS_QTM_CFG0_CSR_QOS_QTM_MODE_SHFT 30u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_QOS_QTM_CFG0_CSR_TXP2_RSVD_QTM_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_QOS_QTM_CFG0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_QOS_QTM_CFG0_CSR_TXP2_RSVD_QTM_MASK 0x3E000000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_QOS_QTM_CFG0_CSR_TXP2_RSVD_QTM_SHFT 25u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_QOS_QTM_CFG0_CSR_TXP2_FFA_QTM_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_QOS_QTM_CFG0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_QOS_QTM_CFG0_CSR_TXP2_FFA_QTM_MASK 0x01F00000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_QOS_QTM_CFG0_CSR_TXP2_FFA_QTM_SHFT 20u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_QOS_QTM_CFG0_CSR_TXP1_RSVD_QTM_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_QOS_QTM_CFG0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_QOS_QTM_CFG0_CSR_TXP1_RSVD_QTM_MASK 0x000F8000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_QOS_QTM_CFG0_CSR_TXP1_RSVD_QTM_SHFT 15u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_QOS_QTM_CFG0_CSR_TXP1_FFA_QTM_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_QOS_QTM_CFG0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_QOS_QTM_CFG0_CSR_TXP1_FFA_QTM_MASK 0x00007C00u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_QOS_QTM_CFG0_CSR_TXP1_FFA_QTM_SHFT 10u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_QOS_QTM_CFG0_CSR_TXP0_RSVD_QTM_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_QOS_QTM_CFG0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_QOS_QTM_CFG0_CSR_TXP0_RSVD_QTM_MASK 0x000003E0u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_QOS_QTM_CFG0_CSR_TXP0_RSVD_QTM_SHFT 5u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_QOS_QTM_CFG0_CSR_TXP0_FFA_QTM_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_QOS_QTM_CFG0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_QOS_QTM_CFG0_CSR_TXP0_FFA_QTM_MASK 0x0000001Fu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_QOS_QTM_CFG0_CSR_TXP0_FFA_QTM_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_QOS_QTM_CFG1_CSR_QOS_DYNAMIC_SET_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_QOS_QTM_CFG1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_QOS_QTM_CFG1_CSR_QOS_DYNAMIC_SET_MASK 0x80000000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_QOS_QTM_CFG1_CSR_QOS_DYNAMIC_SET_SHFT 31u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_QOS_QTM_CFG1_CSR_QOS_PRI_SEL_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_QOS_QTM_CFG1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_QOS_QTM_CFG1_CSR_QOS_PRI_SEL_MASK 0x40000000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_QOS_QTM_CFG1_CSR_QOS_PRI_SEL_SHFT 30u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_QOS_QTM_CFG1_CSR_TXD_RSVD_QTM_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_QOS_QTM_CFG1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_QOS_QTM_CFG1_CSR_TXD_RSVD_QTM_MASK 0x000F8000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_QOS_QTM_CFG1_CSR_TXD_RSVD_QTM_SHFT 15u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_QOS_QTM_CFG1_CSR_TXD_FFA_QTM_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_QOS_QTM_CFG1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_QOS_QTM_CFG1_CSR_TXD_FFA_QTM_MASK 0x00007C00u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_QOS_QTM_CFG1_CSR_TXD_FFA_QTM_SHFT 10u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_QOS_QTM_CFG1_CSR_DMAD_RSVD_QTM_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_QOS_QTM_CFG1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_QOS_QTM_CFG1_CSR_DMAD_RSVD_QTM_MASK 0x000003E0u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_QOS_QTM_CFG1_CSR_DMAD_RSVD_QTM_SHFT 5u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_QOS_QTM_CFG1_CSR_DMAD_FFA_QTM_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_QOS_QTM_CFG1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_QOS_QTM_CFG1_CSR_DMAD_FFA_QTM_MASK 0x0000001Fu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_QOS_QTM_CFG1_CSR_DMAD_FFA_QTM_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_QOS_FSM_CSR_PCIE_LP_QOS_EN_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_QOS_FSM_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_QOS_FSM_CSR_PCIE_LP_QOS_EN_MASK 0x80000000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_QOS_FSM_CSR_PCIE_LP_QOS_EN_SHFT 31u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_QOS_FSM_CSR_PER_CIDX_FET_MODE_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_QOS_FSM_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_QOS_FSM_CSR_PER_CIDX_FET_MODE_MASK 0x40000000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_QOS_FSM_CSR_PER_CIDX_FET_MODE_SHFT 30u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_QOS_FSM_CSR_PER_CIDX_KEEP_FET_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_QOS_FSM_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_QOS_FSM_CSR_PER_CIDX_KEEP_FET_MASK 0x20000000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_QOS_FSM_CSR_PER_CIDX_KEEP_FET_SHFT 29u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_QOS_FSM_CSR_PCIE_LP_TXD_MASK_EN_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_QOS_FSM_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_QOS_FSM_CSR_PCIE_LP_TXD_MASK_EN_MASK 0x02000000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_QOS_FSM_CSR_PCIE_LP_TXD_MASK_EN_SHFT 25u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_QOS_FSM_CSR_PCIE_LP_PF_MASK_EN_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_QOS_FSM_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_QOS_FSM_CSR_PCIE_LP_PF_MASK_EN_MASK 0x01000000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_QOS_FSM_CSR_PCIE_LP_PF_MASK_EN_SHFT 24u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_QOS_FSM_QOS_FSM_STATE_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_QOS_FSM_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_QOS_FSM_QOS_FSM_STATE_MASK 0x00030000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_QOS_FSM_QOS_FSM_STATE_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_QOS_FSM_CSR_PER_FET_TIME_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_QOS_FSM_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_QOS_FSM_CSR_PER_FET_TIME_MASK 0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_QOS_FSM_CSR_PER_FET_TIME_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_CFET_REQ_CNT_TX_CIDX_TRIG_ACK_CNT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_CFET_REQ_CNT_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_CFET_REQ_CNT_TX_CIDX_TRIG_ACK_CNT_MASK 0xFFFF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_CFET_REQ_CNT_TX_CIDX_TRIG_ACK_CNT_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_CFET_REQ_CNT_TX_CIDX_TRIG_REQ_CNT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_CFET_REQ_CNT_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_CFET_REQ_CNT_TX_CIDX_TRIG_REQ_CNT_MASK 0x0000FFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_CFET_REQ_CNT_TX_CIDX_TRIG_REQ_CNT_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_DRV_CFET_REQ_CNT_DRV_CIDX_TRIG_ACK_CNT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_DRV_CFET_REQ_CNT_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_DRV_CFET_REQ_CNT_DRV_CIDX_TRIG_ACK_CNT_MASK 0xFFFF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_DRV_CFET_REQ_CNT_DRV_CIDX_TRIG_ACK_CNT_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_DRV_CFET_REQ_CNT_DRV_CIDX_TRIG_REQ_CNT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_DRV_CFET_REQ_CNT_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_DRV_CFET_REQ_CNT_DRV_CIDX_TRIG_REQ_CNT_MASK 0x0000FFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_DRV_CFET_REQ_CNT_DRV_CIDX_TRIG_REQ_CNT_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_CFET_REQ_CNT_RX_CIDX_TRIG_ACK_CNT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_CFET_REQ_CNT_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_CFET_REQ_CNT_RX_CIDX_TRIG_ACK_CNT_MASK 0xFFFF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_CFET_REQ_CNT_RX_CIDX_TRIG_ACK_CNT_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_CFET_REQ_CNT_RX_CIDX_TRIG_REQ_CNT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_CFET_REQ_CNT_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_CFET_REQ_CNT_RX_CIDX_TRIG_REQ_CNT_MASK 0x0000FFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_CFET_REQ_CNT_RX_CIDX_TRIG_REQ_CNT_SHFT 0u


#define WF_WFDMA_HOST_DMA0_HOST_PER_DLY_INT_CFG_wpdma_per_dly_int_en_ADDR WF_WFDMA_HOST_DMA0_HOST_PER_DLY_INT_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_PER_DLY_INT_CFG_wpdma_per_dly_int_en_MASK 0xFFFF0000u                
#define WF_WFDMA_HOST_DMA0_HOST_PER_DLY_INT_CFG_wpdma_per_dly_int_en_SHFT 16u
#define WF_WFDMA_HOST_DMA0_HOST_PER_DLY_INT_CFG_wpdma_per_max_ptime_ADDR WF_WFDMA_HOST_DMA0_HOST_PER_DLY_INT_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_PER_DLY_INT_CFG_wpdma_per_max_ptime_MASK 0x000000FFu                
#define WF_WFDMA_HOST_DMA0_HOST_PER_DLY_INT_CFG_wpdma_per_max_ptime_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_PRI_DLY_INT_CFG0_PRI1_DLY_INT_EN_ADDR WF_WFDMA_HOST_DMA0_WPDMA_PRI_DLY_INT_CFG0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_PRI_DLY_INT_CFG0_PRI1_DLY_INT_EN_MASK 0x80000000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_PRI_DLY_INT_CFG0_PRI1_DLY_INT_EN_SHFT 31u
#define WF_WFDMA_HOST_DMA0_WPDMA_PRI_DLY_INT_CFG0_PRI1_MAX_PINT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_PRI_DLY_INT_CFG0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_PRI_DLY_INT_CFG0_PRI1_MAX_PINT_MASK 0x7F000000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_PRI_DLY_INT_CFG0_PRI1_MAX_PINT_SHFT 24u
#define WF_WFDMA_HOST_DMA0_WPDMA_PRI_DLY_INT_CFG0_PRI1_MAX_PTIME_ADDR WF_WFDMA_HOST_DMA0_WPDMA_PRI_DLY_INT_CFG0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_PRI_DLY_INT_CFG0_PRI1_MAX_PTIME_MASK 0x00FF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_PRI_DLY_INT_CFG0_PRI1_MAX_PTIME_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_PRI_DLY_INT_CFG0_PRI0_DLY_INT_EN_ADDR WF_WFDMA_HOST_DMA0_WPDMA_PRI_DLY_INT_CFG0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_PRI_DLY_INT_CFG0_PRI0_DLY_INT_EN_MASK 0x00008000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_PRI_DLY_INT_CFG0_PRI0_DLY_INT_EN_SHFT 15u
#define WF_WFDMA_HOST_DMA0_WPDMA_PRI_DLY_INT_CFG0_PRI0_MAX_PINT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_PRI_DLY_INT_CFG0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_PRI_DLY_INT_CFG0_PRI0_MAX_PINT_MASK 0x00007F00u                
#define WF_WFDMA_HOST_DMA0_WPDMA_PRI_DLY_INT_CFG0_PRI0_MAX_PINT_SHFT 8u
#define WF_WFDMA_HOST_DMA0_WPDMA_PRI_DLY_INT_CFG0_PRI0_MAX_PTIME_ADDR WF_WFDMA_HOST_DMA0_WPDMA_PRI_DLY_INT_CFG0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_PRI_DLY_INT_CFG0_PRI0_MAX_PTIME_MASK 0x000000FFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_PRI_DLY_INT_CFG0_PRI0_MAX_PTIME_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_PRI_DLY_INT_CFG1_PRI1_DLY_INT_EN_ADDR WF_WFDMA_HOST_DMA0_WPDMA_PRI_DLY_INT_CFG1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_PRI_DLY_INT_CFG1_PRI1_DLY_INT_EN_MASK 0x80000000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_PRI_DLY_INT_CFG1_PRI1_DLY_INT_EN_SHFT 31u
#define WF_WFDMA_HOST_DMA0_WPDMA_PRI_DLY_INT_CFG1_PRI1_MAX_PINT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_PRI_DLY_INT_CFG1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_PRI_DLY_INT_CFG1_PRI1_MAX_PINT_MASK 0x7F000000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_PRI_DLY_INT_CFG1_PRI1_MAX_PINT_SHFT 24u
#define WF_WFDMA_HOST_DMA0_WPDMA_PRI_DLY_INT_CFG1_PRI1_MAX_PTIME_ADDR WF_WFDMA_HOST_DMA0_WPDMA_PRI_DLY_INT_CFG1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_PRI_DLY_INT_CFG1_PRI1_MAX_PTIME_MASK 0x00FF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_PRI_DLY_INT_CFG1_PRI1_MAX_PTIME_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_PRI_DLY_INT_CFG1_PRI0_DLY_INT_EN_ADDR WF_WFDMA_HOST_DMA0_WPDMA_PRI_DLY_INT_CFG1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_PRI_DLY_INT_CFG1_PRI0_DLY_INT_EN_MASK 0x00008000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_PRI_DLY_INT_CFG1_PRI0_DLY_INT_EN_SHFT 15u
#define WF_WFDMA_HOST_DMA0_WPDMA_PRI_DLY_INT_CFG1_PRI0_MAX_PINT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_PRI_DLY_INT_CFG1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_PRI_DLY_INT_CFG1_PRI0_MAX_PINT_MASK 0x00007F00u                
#define WF_WFDMA_HOST_DMA0_WPDMA_PRI_DLY_INT_CFG1_PRI0_MAX_PINT_SHFT 8u
#define WF_WFDMA_HOST_DMA0_WPDMA_PRI_DLY_INT_CFG1_PRI0_MAX_PTIME_ADDR WF_WFDMA_HOST_DMA0_WPDMA_PRI_DLY_INT_CFG1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_PRI_DLY_INT_CFG1_PRI0_MAX_PTIME_MASK 0x000000FFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_PRI_DLY_INT_CFG1_PRI0_MAX_PTIME_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_CTRL0_BASE_PTR_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_CTRL0_BASE_PTR_MASK  0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_CTRL0_BASE_PTR_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_CTRL1_BASE_PTR_EXT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_CTRL1_BASE_PTR_EXT_MASK 0x000F0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_CTRL1_BASE_PTR_EXT_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_CTRL1_ATTR_ADDR      WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_CTRL1_ATTR_MASK      0x00001000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_CTRL1_ATTR_SHFT      12u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_CTRL1_MAX_CNT_ADDR   WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_CTRL1_MAX_CNT_MASK   0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_CTRL1_MAX_CNT_SHFT   0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_CTRL2_CPU_IDX_ADDR   WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_CTRL2_CPU_IDX_MASK   0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_CTRL2_CPU_IDX_SHFT   0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_CTRL3_DMA_IDX_ADDR   WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_CTRL3_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_CTRL3_DMA_IDX_MASK   0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_CTRL3_DMA_IDX_SHFT   0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_CTRL0_BASE_PTR_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_CTRL0_BASE_PTR_MASK  0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_CTRL0_BASE_PTR_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_CTRL1_BASE_PTR_EXT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_CTRL1_BASE_PTR_EXT_MASK 0x000F0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_CTRL1_BASE_PTR_EXT_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_CTRL1_ATTR_ADDR      WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_CTRL1_ATTR_MASK      0x00001000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_CTRL1_ATTR_SHFT      12u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_CTRL1_MAX_CNT_ADDR   WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_CTRL1_MAX_CNT_MASK   0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_CTRL1_MAX_CNT_SHFT   0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_CTRL2_CPU_IDX_ADDR   WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_CTRL2_CPU_IDX_MASK   0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_CTRL2_CPU_IDX_SHFT   0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_CTRL3_DMA_IDX_ADDR   WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_CTRL3_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_CTRL3_DMA_IDX_MASK   0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_CTRL3_DMA_IDX_SHFT   0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_CTRL0_BASE_PTR_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_CTRL0_BASE_PTR_MASK  0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_CTRL0_BASE_PTR_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_CTRL1_BASE_PTR_EXT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_CTRL1_BASE_PTR_EXT_MASK 0x000F0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_CTRL1_BASE_PTR_EXT_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_CTRL1_ATTR_ADDR      WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_CTRL1_ATTR_MASK      0x00001000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_CTRL1_ATTR_SHFT      12u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_CTRL1_MAX_CNT_ADDR   WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_CTRL1_MAX_CNT_MASK   0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_CTRL1_MAX_CNT_SHFT   0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_CTRL2_CPU_IDX_ADDR   WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_CTRL2_CPU_IDX_MASK   0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_CTRL2_CPU_IDX_SHFT   0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_CTRL3_DMA_IDX_ADDR   WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_CTRL3_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_CTRL3_DMA_IDX_MASK   0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_CTRL3_DMA_IDX_SHFT   0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_CTRL0_BASE_PTR_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_CTRL0_BASE_PTR_MASK  0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_CTRL0_BASE_PTR_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_CTRL1_BASE_PTR_EXT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_CTRL1_BASE_PTR_EXT_MASK 0x000F0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_CTRL1_BASE_PTR_EXT_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_CTRL1_ATTR_ADDR      WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_CTRL1_ATTR_MASK      0x00001000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_CTRL1_ATTR_SHFT      12u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_CTRL1_MAX_CNT_ADDR   WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_CTRL1_MAX_CNT_MASK   0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_CTRL1_MAX_CNT_SHFT   0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_CTRL2_CPU_IDX_ADDR   WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_CTRL2_CPU_IDX_MASK   0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_CTRL2_CPU_IDX_SHFT   0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_CTRL3_DMA_IDX_ADDR   WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_CTRL3_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_CTRL3_DMA_IDX_MASK   0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_CTRL3_DMA_IDX_SHFT   0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_CTRL0_BASE_PTR_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_CTRL0_BASE_PTR_MASK  0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_CTRL0_BASE_PTR_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_CTRL1_BASE_PTR_EXT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_CTRL1_BASE_PTR_EXT_MASK 0x000F0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_CTRL1_BASE_PTR_EXT_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_CTRL1_ATTR_ADDR      WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_CTRL1_ATTR_MASK      0x00001000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_CTRL1_ATTR_SHFT      12u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_CTRL1_MAX_CNT_ADDR   WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_CTRL1_MAX_CNT_MASK   0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_CTRL1_MAX_CNT_SHFT   0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_CTRL2_CPU_IDX_ADDR   WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_CTRL2_CPU_IDX_MASK   0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_CTRL2_CPU_IDX_SHFT   0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_CTRL3_DMA_IDX_ADDR   WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_CTRL3_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_CTRL3_DMA_IDX_MASK   0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_CTRL3_DMA_IDX_SHFT   0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_CTRL0_BASE_PTR_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_CTRL0_BASE_PTR_MASK  0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_CTRL0_BASE_PTR_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_CTRL1_BASE_PTR_EXT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_CTRL1_BASE_PTR_EXT_MASK 0x000F0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_CTRL1_BASE_PTR_EXT_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_CTRL1_ATTR_ADDR      WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_CTRL1_ATTR_MASK      0x00001000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_CTRL1_ATTR_SHFT      12u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_CTRL1_MAX_CNT_ADDR   WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_CTRL1_MAX_CNT_MASK   0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_CTRL1_MAX_CNT_SHFT   0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_CTRL2_CPU_IDX_ADDR   WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_CTRL2_CPU_IDX_MASK   0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_CTRL2_CPU_IDX_SHFT   0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_CTRL3_DMA_IDX_ADDR   WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_CTRL3_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_CTRL3_DMA_IDX_MASK   0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_CTRL3_DMA_IDX_SHFT   0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_CTRL0_BASE_PTR_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_CTRL0_BASE_PTR_MASK  0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_CTRL0_BASE_PTR_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_CTRL1_BASE_PTR_EXT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_CTRL1_BASE_PTR_EXT_MASK 0x000F0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_CTRL1_BASE_PTR_EXT_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_CTRL1_ATTR_ADDR      WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_CTRL1_ATTR_MASK      0x00001000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_CTRL1_ATTR_SHFT      12u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_CTRL1_MAX_CNT_ADDR   WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_CTRL1_MAX_CNT_MASK   0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_CTRL1_MAX_CNT_SHFT   0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_CTRL2_CPU_IDX_ADDR   WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_CTRL2_CPU_IDX_MASK   0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_CTRL2_CPU_IDX_SHFT   0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_CTRL3_DMA_IDX_ADDR   WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_CTRL3_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_CTRL3_DMA_IDX_MASK   0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_CTRL3_DMA_IDX_SHFT   0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING7_CTRL0_BASE_PTR_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING7_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING7_CTRL0_BASE_PTR_MASK  0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING7_CTRL0_BASE_PTR_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING7_CTRL1_BASE_PTR_EXT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING7_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING7_CTRL1_BASE_PTR_EXT_MASK 0x000F0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING7_CTRL1_BASE_PTR_EXT_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING7_CTRL1_ATTR_ADDR      WF_WFDMA_HOST_DMA0_WPDMA_TX_RING7_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING7_CTRL1_ATTR_MASK      0x00001000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING7_CTRL1_ATTR_SHFT      12u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING7_CTRL1_MAX_CNT_ADDR   WF_WFDMA_HOST_DMA0_WPDMA_TX_RING7_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING7_CTRL1_MAX_CNT_MASK   0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING7_CTRL1_MAX_CNT_SHFT   0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING7_CTRL2_CPU_IDX_ADDR   WF_WFDMA_HOST_DMA0_WPDMA_TX_RING7_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING7_CTRL2_CPU_IDX_MASK   0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING7_CTRL2_CPU_IDX_SHFT   0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING7_CTRL3_DMA_IDX_ADDR   WF_WFDMA_HOST_DMA0_WPDMA_TX_RING7_CTRL3_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING7_CTRL3_DMA_IDX_MASK   0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING7_CTRL3_DMA_IDX_SHFT   0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING8_CTRL0_BASE_PTR_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING8_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING8_CTRL0_BASE_PTR_MASK  0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING8_CTRL0_BASE_PTR_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING8_CTRL1_BASE_PTR_EXT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING8_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING8_CTRL1_BASE_PTR_EXT_MASK 0x000F0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING8_CTRL1_BASE_PTR_EXT_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING8_CTRL1_ATTR_ADDR      WF_WFDMA_HOST_DMA0_WPDMA_TX_RING8_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING8_CTRL1_ATTR_MASK      0x00001000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING8_CTRL1_ATTR_SHFT      12u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING8_CTRL1_MAX_CNT_ADDR   WF_WFDMA_HOST_DMA0_WPDMA_TX_RING8_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING8_CTRL1_MAX_CNT_MASK   0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING8_CTRL1_MAX_CNT_SHFT   0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING8_CTRL2_CPU_IDX_ADDR   WF_WFDMA_HOST_DMA0_WPDMA_TX_RING8_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING8_CTRL2_CPU_IDX_MASK   0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING8_CTRL2_CPU_IDX_SHFT   0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING8_CTRL3_DMA_IDX_ADDR   WF_WFDMA_HOST_DMA0_WPDMA_TX_RING8_CTRL3_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING8_CTRL3_DMA_IDX_MASK   0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING8_CTRL3_DMA_IDX_SHFT   0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING9_CTRL0_BASE_PTR_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING9_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING9_CTRL0_BASE_PTR_MASK  0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING9_CTRL0_BASE_PTR_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING9_CTRL1_BASE_PTR_EXT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING9_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING9_CTRL1_BASE_PTR_EXT_MASK 0x000F0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING9_CTRL1_BASE_PTR_EXT_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING9_CTRL1_ATTR_ADDR      WF_WFDMA_HOST_DMA0_WPDMA_TX_RING9_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING9_CTRL1_ATTR_MASK      0x00001000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING9_CTRL1_ATTR_SHFT      12u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING9_CTRL1_MAX_CNT_ADDR   WF_WFDMA_HOST_DMA0_WPDMA_TX_RING9_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING9_CTRL1_MAX_CNT_MASK   0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING9_CTRL1_MAX_CNT_SHFT   0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING9_CTRL2_CPU_IDX_ADDR   WF_WFDMA_HOST_DMA0_WPDMA_TX_RING9_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING9_CTRL2_CPU_IDX_MASK   0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING9_CTRL2_CPU_IDX_SHFT   0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING9_CTRL3_DMA_IDX_ADDR   WF_WFDMA_HOST_DMA0_WPDMA_TX_RING9_CTRL3_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING9_CTRL3_DMA_IDX_MASK   0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING9_CTRL3_DMA_IDX_SHFT   0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING10_CTRL0_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING10_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING10_CTRL0_BASE_PTR_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING10_CTRL0_BASE_PTR_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING10_CTRL1_BASE_PTR_EXT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING10_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING10_CTRL1_BASE_PTR_EXT_MASK 0x000F0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING10_CTRL1_BASE_PTR_EXT_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING10_CTRL1_ATTR_ADDR     WF_WFDMA_HOST_DMA0_WPDMA_TX_RING10_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING10_CTRL1_ATTR_MASK     0x00001000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING10_CTRL1_ATTR_SHFT     12u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING10_CTRL1_MAX_CNT_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING10_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING10_CTRL1_MAX_CNT_MASK  0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING10_CTRL1_MAX_CNT_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING10_CTRL2_CPU_IDX_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING10_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING10_CTRL2_CPU_IDX_MASK  0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING10_CTRL2_CPU_IDX_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING10_CTRL3_DMA_IDX_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING10_CTRL3_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING10_CTRL3_DMA_IDX_MASK  0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING10_CTRL3_DMA_IDX_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING11_CTRL0_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING11_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING11_CTRL0_BASE_PTR_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING11_CTRL0_BASE_PTR_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING11_CTRL1_BASE_PTR_EXT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING11_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING11_CTRL1_BASE_PTR_EXT_MASK 0x000F0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING11_CTRL1_BASE_PTR_EXT_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING11_CTRL1_ATTR_ADDR     WF_WFDMA_HOST_DMA0_WPDMA_TX_RING11_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING11_CTRL1_ATTR_MASK     0x00001000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING11_CTRL1_ATTR_SHFT     12u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING11_CTRL1_MAX_CNT_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING11_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING11_CTRL1_MAX_CNT_MASK  0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING11_CTRL1_MAX_CNT_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING11_CTRL2_CPU_IDX_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING11_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING11_CTRL2_CPU_IDX_MASK  0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING11_CTRL2_CPU_IDX_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING11_CTRL3_DMA_IDX_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING11_CTRL3_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING11_CTRL3_DMA_IDX_MASK  0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING11_CTRL3_DMA_IDX_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING12_CTRL0_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING12_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING12_CTRL0_BASE_PTR_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING12_CTRL0_BASE_PTR_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING12_CTRL1_BASE_PTR_EXT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING12_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING12_CTRL1_BASE_PTR_EXT_MASK 0x000F0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING12_CTRL1_BASE_PTR_EXT_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING12_CTRL1_ATTR_ADDR     WF_WFDMA_HOST_DMA0_WPDMA_TX_RING12_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING12_CTRL1_ATTR_MASK     0x00001000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING12_CTRL1_ATTR_SHFT     12u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING12_CTRL1_MAX_CNT_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING12_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING12_CTRL1_MAX_CNT_MASK  0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING12_CTRL1_MAX_CNT_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING12_CTRL2_CPU_IDX_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING12_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING12_CTRL2_CPU_IDX_MASK  0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING12_CTRL2_CPU_IDX_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING12_CTRL3_DMA_IDX_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING12_CTRL3_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING12_CTRL3_DMA_IDX_MASK  0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING12_CTRL3_DMA_IDX_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING13_CTRL0_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING13_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING13_CTRL0_BASE_PTR_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING13_CTRL0_BASE_PTR_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING13_CTRL1_BASE_PTR_EXT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING13_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING13_CTRL1_BASE_PTR_EXT_MASK 0x000F0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING13_CTRL1_BASE_PTR_EXT_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING13_CTRL1_ATTR_ADDR     WF_WFDMA_HOST_DMA0_WPDMA_TX_RING13_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING13_CTRL1_ATTR_MASK     0x00001000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING13_CTRL1_ATTR_SHFT     12u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING13_CTRL1_MAX_CNT_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING13_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING13_CTRL1_MAX_CNT_MASK  0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING13_CTRL1_MAX_CNT_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING13_CTRL2_CPU_IDX_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING13_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING13_CTRL2_CPU_IDX_MASK  0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING13_CTRL2_CPU_IDX_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING13_CTRL3_DMA_IDX_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING13_CTRL3_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING13_CTRL3_DMA_IDX_MASK  0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING13_CTRL3_DMA_IDX_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING14_CTRL0_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING14_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING14_CTRL0_BASE_PTR_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING14_CTRL0_BASE_PTR_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING14_CTRL1_BASE_PTR_EXT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING14_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING14_CTRL1_BASE_PTR_EXT_MASK 0x000F0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING14_CTRL1_BASE_PTR_EXT_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING14_CTRL1_ATTR_ADDR     WF_WFDMA_HOST_DMA0_WPDMA_TX_RING14_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING14_CTRL1_ATTR_MASK     0x00001000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING14_CTRL1_ATTR_SHFT     12u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING14_CTRL1_MAX_CNT_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING14_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING14_CTRL1_MAX_CNT_MASK  0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING14_CTRL1_MAX_CNT_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING14_CTRL2_CPU_IDX_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING14_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING14_CTRL2_CPU_IDX_MASK  0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING14_CTRL2_CPU_IDX_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING14_CTRL3_DMA_IDX_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING14_CTRL3_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING14_CTRL3_DMA_IDX_MASK  0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING14_CTRL3_DMA_IDX_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING15_CTRL0_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING15_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING15_CTRL0_BASE_PTR_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING15_CTRL0_BASE_PTR_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING15_CTRL1_BASE_PTR_EXT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING15_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING15_CTRL1_BASE_PTR_EXT_MASK 0x000F0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING15_CTRL1_BASE_PTR_EXT_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING15_CTRL1_ATTR_ADDR     WF_WFDMA_HOST_DMA0_WPDMA_TX_RING15_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING15_CTRL1_ATTR_MASK     0x00001000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING15_CTRL1_ATTR_SHFT     12u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING15_CTRL1_MAX_CNT_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING15_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING15_CTRL1_MAX_CNT_MASK  0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING15_CTRL1_MAX_CNT_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING15_CTRL2_CPU_IDX_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING15_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING15_CTRL2_CPU_IDX_MASK  0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING15_CTRL2_CPU_IDX_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING15_CTRL3_DMA_IDX_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING15_CTRL3_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING15_CTRL3_DMA_IDX_MASK  0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING15_CTRL3_DMA_IDX_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_CTRL0_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_CTRL0_BASE_PTR_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_CTRL0_BASE_PTR_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_CTRL1_BASE_PTR_EXT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_CTRL1_BASE_PTR_EXT_MASK 0x000F0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_CTRL1_BASE_PTR_EXT_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_CTRL1_ATTR_ADDR     WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_CTRL1_ATTR_MASK     0x00001000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_CTRL1_ATTR_SHFT     12u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_CTRL1_MAX_CNT_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_CTRL1_MAX_CNT_MASK  0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_CTRL1_MAX_CNT_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_CTRL2_CPU_IDX_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_CTRL2_CPU_IDX_MASK  0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_CTRL2_CPU_IDX_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_CTRL3_DMA_IDX_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_CTRL3_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_CTRL3_DMA_IDX_MASK  0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_CTRL3_DMA_IDX_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_CTRL0_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_CTRL0_BASE_PTR_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_CTRL0_BASE_PTR_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_CTRL1_BASE_PTR_EXT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_CTRL1_BASE_PTR_EXT_MASK 0x000F0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_CTRL1_BASE_PTR_EXT_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_CTRL1_ATTR_ADDR     WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_CTRL1_ATTR_MASK     0x00001000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_CTRL1_ATTR_SHFT     12u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_CTRL1_MAX_CNT_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_CTRL1_MAX_CNT_MASK  0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_CTRL1_MAX_CNT_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_CTRL2_CPU_IDX_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_CTRL2_CPU_IDX_MASK  0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_CTRL2_CPU_IDX_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_CTRL3_DMA_IDX_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_CTRL3_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_CTRL3_DMA_IDX_MASK  0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_CTRL3_DMA_IDX_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_CTRL0_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_CTRL0_BASE_PTR_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_CTRL0_BASE_PTR_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_CTRL1_BASE_PTR_EXT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_CTRL1_BASE_PTR_EXT_MASK 0x000F0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_CTRL1_BASE_PTR_EXT_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_CTRL1_ATTR_ADDR     WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_CTRL1_ATTR_MASK     0x00001000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_CTRL1_ATTR_SHFT     12u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_CTRL1_MAX_CNT_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_CTRL1_MAX_CNT_MASK  0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_CTRL1_MAX_CNT_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_CTRL2_CPU_IDX_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_CTRL2_CPU_IDX_MASK  0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_CTRL2_CPU_IDX_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_CTRL3_DMA_IDX_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_CTRL3_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_CTRL3_DMA_IDX_MASK  0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_CTRL3_DMA_IDX_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_CTRL0_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_CTRL0_BASE_PTR_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_CTRL0_BASE_PTR_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_CTRL1_BASE_PTR_EXT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_CTRL1_BASE_PTR_EXT_MASK 0x000F0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_CTRL1_BASE_PTR_EXT_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_CTRL1_ATTR_ADDR     WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_CTRL1_ATTR_MASK     0x00001000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_CTRL1_ATTR_SHFT     12u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_CTRL1_MAX_CNT_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_CTRL1_MAX_CNT_MASK  0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_CTRL1_MAX_CNT_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_CTRL2_CPU_IDX_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_CTRL2_CPU_IDX_MASK  0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_CTRL2_CPU_IDX_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_CTRL3_DMA_IDX_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_CTRL3_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_CTRL3_DMA_IDX_MASK  0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_CTRL3_DMA_IDX_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING20_CTRL0_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING20_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING20_CTRL0_BASE_PTR_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING20_CTRL0_BASE_PTR_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING20_CTRL1_BASE_PTR_EXT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING20_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING20_CTRL1_BASE_PTR_EXT_MASK 0x000F0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING20_CTRL1_BASE_PTR_EXT_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING20_CTRL1_ATTR_ADDR     WF_WFDMA_HOST_DMA0_WPDMA_TX_RING20_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING20_CTRL1_ATTR_MASK     0x00001000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING20_CTRL1_ATTR_SHFT     12u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING20_CTRL1_MAX_CNT_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING20_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING20_CTRL1_MAX_CNT_MASK  0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING20_CTRL1_MAX_CNT_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING20_CTRL2_CPU_IDX_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING20_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING20_CTRL2_CPU_IDX_MASK  0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING20_CTRL2_CPU_IDX_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING20_CTRL3_DMA_IDX_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING20_CTRL3_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING20_CTRL3_DMA_IDX_MASK  0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING20_CTRL3_DMA_IDX_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING21_CTRL0_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING21_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING21_CTRL0_BASE_PTR_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING21_CTRL0_BASE_PTR_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING21_CTRL1_BASE_PTR_EXT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING21_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING21_CTRL1_BASE_PTR_EXT_MASK 0x000F0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING21_CTRL1_BASE_PTR_EXT_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING21_CTRL1_ATTR_ADDR     WF_WFDMA_HOST_DMA0_WPDMA_TX_RING21_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING21_CTRL1_ATTR_MASK     0x00001000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING21_CTRL1_ATTR_SHFT     12u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING21_CTRL1_MAX_CNT_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING21_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING21_CTRL1_MAX_CNT_MASK  0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING21_CTRL1_MAX_CNT_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING21_CTRL2_CPU_IDX_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING21_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING21_CTRL2_CPU_IDX_MASK  0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING21_CTRL2_CPU_IDX_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING21_CTRL3_DMA_IDX_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING21_CTRL3_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING21_CTRL3_DMA_IDX_MASK  0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING21_CTRL3_DMA_IDX_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING22_CTRL0_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING22_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING22_CTRL0_BASE_PTR_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING22_CTRL0_BASE_PTR_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING22_CTRL1_BASE_PTR_EXT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING22_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING22_CTRL1_BASE_PTR_EXT_MASK 0x000F0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING22_CTRL1_BASE_PTR_EXT_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING22_CTRL1_ATTR_ADDR     WF_WFDMA_HOST_DMA0_WPDMA_TX_RING22_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING22_CTRL1_ATTR_MASK     0x00001000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING22_CTRL1_ATTR_SHFT     12u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING22_CTRL1_MAX_CNT_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING22_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING22_CTRL1_MAX_CNT_MASK  0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING22_CTRL1_MAX_CNT_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING22_CTRL2_CPU_IDX_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING22_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING22_CTRL2_CPU_IDX_MASK  0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING22_CTRL2_CPU_IDX_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING22_CTRL3_DMA_IDX_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING22_CTRL3_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING22_CTRL3_DMA_IDX_MASK  0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING22_CTRL3_DMA_IDX_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING23_CTRL0_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING23_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING23_CTRL0_BASE_PTR_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING23_CTRL0_BASE_PTR_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING23_CTRL1_BASE_PTR_EXT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING23_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING23_CTRL1_BASE_PTR_EXT_MASK 0x000F0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING23_CTRL1_BASE_PTR_EXT_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING23_CTRL1_ATTR_ADDR     WF_WFDMA_HOST_DMA0_WPDMA_TX_RING23_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING23_CTRL1_ATTR_MASK     0x00001000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING23_CTRL1_ATTR_SHFT     12u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING23_CTRL1_MAX_CNT_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING23_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING23_CTRL1_MAX_CNT_MASK  0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING23_CTRL1_MAX_CNT_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING23_CTRL2_CPU_IDX_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING23_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING23_CTRL2_CPU_IDX_MASK  0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING23_CTRL2_CPU_IDX_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING23_CTRL3_DMA_IDX_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING23_CTRL3_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING23_CTRL3_DMA_IDX_MASK  0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING23_CTRL3_DMA_IDX_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING24_CTRL0_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING24_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING24_CTRL0_BASE_PTR_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING24_CTRL0_BASE_PTR_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING24_CTRL1_BASE_PTR_EXT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING24_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING24_CTRL1_BASE_PTR_EXT_MASK 0x000F0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING24_CTRL1_BASE_PTR_EXT_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING24_CTRL1_ATTR_ADDR     WF_WFDMA_HOST_DMA0_WPDMA_TX_RING24_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING24_CTRL1_ATTR_MASK     0x00001000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING24_CTRL1_ATTR_SHFT     12u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING24_CTRL1_MAX_CNT_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING24_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING24_CTRL1_MAX_CNT_MASK  0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING24_CTRL1_MAX_CNT_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING24_CTRL2_CPU_IDX_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING24_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING24_CTRL2_CPU_IDX_MASK  0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING24_CTRL2_CPU_IDX_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING24_CTRL3_DMA_IDX_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING24_CTRL3_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING24_CTRL3_DMA_IDX_MASK  0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING24_CTRL3_DMA_IDX_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING25_CTRL0_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING25_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING25_CTRL0_BASE_PTR_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING25_CTRL0_BASE_PTR_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING25_CTRL1_BASE_PTR_EXT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING25_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING25_CTRL1_BASE_PTR_EXT_MASK 0x000F0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING25_CTRL1_BASE_PTR_EXT_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING25_CTRL1_ATTR_ADDR     WF_WFDMA_HOST_DMA0_WPDMA_TX_RING25_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING25_CTRL1_ATTR_MASK     0x00001000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING25_CTRL1_ATTR_SHFT     12u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING25_CTRL1_MAX_CNT_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING25_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING25_CTRL1_MAX_CNT_MASK  0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING25_CTRL1_MAX_CNT_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING25_CTRL2_CPU_IDX_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING25_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING25_CTRL2_CPU_IDX_MASK  0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING25_CTRL2_CPU_IDX_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING25_CTRL3_DMA_IDX_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING25_CTRL3_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING25_CTRL3_DMA_IDX_MASK  0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING25_CTRL3_DMA_IDX_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING26_CTRL0_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING26_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING26_CTRL0_BASE_PTR_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING26_CTRL0_BASE_PTR_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING26_CTRL1_BASE_PTR_EXT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING26_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING26_CTRL1_BASE_PTR_EXT_MASK 0x000F0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING26_CTRL1_BASE_PTR_EXT_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING26_CTRL1_ATTR_ADDR     WF_WFDMA_HOST_DMA0_WPDMA_TX_RING26_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING26_CTRL1_ATTR_MASK     0x00001000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING26_CTRL1_ATTR_SHFT     12u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING26_CTRL1_MAX_CNT_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING26_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING26_CTRL1_MAX_CNT_MASK  0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING26_CTRL1_MAX_CNT_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING26_CTRL2_CPU_IDX_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING26_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING26_CTRL2_CPU_IDX_MASK  0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING26_CTRL2_CPU_IDX_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING26_CTRL3_DMA_IDX_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING26_CTRL3_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING26_CTRL3_DMA_IDX_MASK  0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING26_CTRL3_DMA_IDX_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING27_CTRL0_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING27_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING27_CTRL0_BASE_PTR_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING27_CTRL0_BASE_PTR_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING27_CTRL1_BASE_PTR_EXT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING27_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING27_CTRL1_BASE_PTR_EXT_MASK 0x000F0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING27_CTRL1_BASE_PTR_EXT_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING27_CTRL1_ATTR_ADDR     WF_WFDMA_HOST_DMA0_WPDMA_TX_RING27_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING27_CTRL1_ATTR_MASK     0x00001000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING27_CTRL1_ATTR_SHFT     12u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING27_CTRL1_MAX_CNT_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING27_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING27_CTRL1_MAX_CNT_MASK  0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING27_CTRL1_MAX_CNT_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING27_CTRL2_CPU_IDX_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING27_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING27_CTRL2_CPU_IDX_MASK  0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING27_CTRL2_CPU_IDX_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING27_CTRL3_DMA_IDX_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING27_CTRL3_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING27_CTRL3_DMA_IDX_MASK  0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING27_CTRL3_DMA_IDX_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING28_CTRL0_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING28_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING28_CTRL0_BASE_PTR_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING28_CTRL0_BASE_PTR_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING28_CTRL1_BASE_PTR_EXT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING28_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING28_CTRL1_BASE_PTR_EXT_MASK 0x000F0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING28_CTRL1_BASE_PTR_EXT_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING28_CTRL1_ATTR_ADDR     WF_WFDMA_HOST_DMA0_WPDMA_TX_RING28_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING28_CTRL1_ATTR_MASK     0x00001000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING28_CTRL1_ATTR_SHFT     12u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING28_CTRL1_MAX_CNT_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING28_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING28_CTRL1_MAX_CNT_MASK  0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING28_CTRL1_MAX_CNT_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING28_CTRL2_CPU_IDX_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING28_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING28_CTRL2_CPU_IDX_MASK  0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING28_CTRL2_CPU_IDX_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING28_CTRL3_DMA_IDX_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING28_CTRL3_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING28_CTRL3_DMA_IDX_MASK  0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING28_CTRL3_DMA_IDX_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING29_CTRL0_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING29_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING29_CTRL0_BASE_PTR_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING29_CTRL0_BASE_PTR_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING29_CTRL1_BASE_PTR_EXT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING29_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING29_CTRL1_BASE_PTR_EXT_MASK 0x000F0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING29_CTRL1_BASE_PTR_EXT_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING29_CTRL1_ATTR_ADDR     WF_WFDMA_HOST_DMA0_WPDMA_TX_RING29_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING29_CTRL1_ATTR_MASK     0x00001000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING29_CTRL1_ATTR_SHFT     12u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING29_CTRL1_MAX_CNT_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING29_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING29_CTRL1_MAX_CNT_MASK  0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING29_CTRL1_MAX_CNT_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING29_CTRL2_CPU_IDX_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING29_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING29_CTRL2_CPU_IDX_MASK  0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING29_CTRL2_CPU_IDX_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING29_CTRL3_DMA_IDX_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING29_CTRL3_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING29_CTRL3_DMA_IDX_MASK  0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING29_CTRL3_DMA_IDX_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING30_CTRL0_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING30_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING30_CTRL0_BASE_PTR_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING30_CTRL0_BASE_PTR_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING30_CTRL1_BASE_PTR_EXT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING30_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING30_CTRL1_BASE_PTR_EXT_MASK 0x000F0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING30_CTRL1_BASE_PTR_EXT_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING30_CTRL1_ATTR_ADDR     WF_WFDMA_HOST_DMA0_WPDMA_TX_RING30_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING30_CTRL1_ATTR_MASK     0x00001000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING30_CTRL1_ATTR_SHFT     12u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING30_CTRL1_MAX_CNT_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING30_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING30_CTRL1_MAX_CNT_MASK  0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING30_CTRL1_MAX_CNT_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING30_CTRL2_CPU_IDX_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING30_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING30_CTRL2_CPU_IDX_MASK  0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING30_CTRL2_CPU_IDX_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING30_CTRL3_DMA_IDX_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING30_CTRL3_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING30_CTRL3_DMA_IDX_MASK  0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING30_CTRL3_DMA_IDX_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING31_CTRL0_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING31_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING31_CTRL0_BASE_PTR_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING31_CTRL0_BASE_PTR_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING31_CTRL1_BASE_PTR_EXT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING31_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING31_CTRL1_BASE_PTR_EXT_MASK 0x000F0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING31_CTRL1_BASE_PTR_EXT_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING31_CTRL1_ATTR_ADDR     WF_WFDMA_HOST_DMA0_WPDMA_TX_RING31_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING31_CTRL1_ATTR_MASK     0x00001000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING31_CTRL1_ATTR_SHFT     12u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING31_CTRL1_MAX_CNT_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING31_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING31_CTRL1_MAX_CNT_MASK  0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING31_CTRL1_MAX_CNT_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING31_CTRL2_CPU_IDX_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING31_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING31_CTRL2_CPU_IDX_MASK  0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING31_CTRL2_CPU_IDX_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING31_CTRL3_DMA_IDX_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING31_CTRL3_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING31_CTRL3_DMA_IDX_MASK  0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING31_CTRL3_DMA_IDX_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_CTRL0_BASE_PTR_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_CTRL0_BASE_PTR_MASK  0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_CTRL0_BASE_PTR_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_CTRL1_BASE_PTR_EXT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_CTRL1_BASE_PTR_EXT_MASK 0x000F0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_CTRL1_BASE_PTR_EXT_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_CTRL1_MGC_ENA_ADDR   WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_CTRL1_MGC_ENA_MASK   0x00002000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_CTRL1_MGC_ENA_SHFT   13u
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_CTRL1_ATTR_ADDR      WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_CTRL1_ATTR_MASK      0x00001000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_CTRL1_ATTR_SHFT      12u
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_CTRL1_MAX_CNT_ADDR   WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_CTRL1_MAX_CNT_MASK   0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_CTRL1_MAX_CNT_SHFT   0u


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_CTRL2_CPU_IDX_ADDR   WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_CTRL2_CPU_IDX_MASK   0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_CTRL2_CPU_IDX_SHFT   0u


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_CTRL3_MAGIC_CNT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_CTRL3_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_CTRL3_MAGIC_CNT_MASK 0xF0000000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_CTRL3_MAGIC_CNT_SHFT 28u
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_CTRL3_DMA_IDX_ADDR   WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_CTRL3_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_CTRL3_DMA_IDX_MASK   0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_CTRL3_DMA_IDX_SHFT   0u


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_CTRL0_BASE_PTR_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_CTRL0_BASE_PTR_MASK  0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_CTRL0_BASE_PTR_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_CTRL1_BASE_PTR_EXT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_CTRL1_BASE_PTR_EXT_MASK 0x000F0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_CTRL1_BASE_PTR_EXT_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_CTRL1_MGC_ENA_ADDR   WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_CTRL1_MGC_ENA_MASK   0x00002000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_CTRL1_MGC_ENA_SHFT   13u
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_CTRL1_ATTR_ADDR      WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_CTRL1_ATTR_MASK      0x00001000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_CTRL1_ATTR_SHFT      12u
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_CTRL1_MAX_CNT_ADDR   WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_CTRL1_MAX_CNT_MASK   0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_CTRL1_MAX_CNT_SHFT   0u


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_CTRL2_CPU_IDX_ADDR   WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_CTRL2_CPU_IDX_MASK   0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_CTRL2_CPU_IDX_SHFT   0u


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_CTRL3_MAGIC_CNT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_CTRL3_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_CTRL3_MAGIC_CNT_MASK 0xF0000000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_CTRL3_MAGIC_CNT_SHFT 28u
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_CTRL3_DMA_IDX_ADDR   WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_CTRL3_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_CTRL3_DMA_IDX_MASK   0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_CTRL3_DMA_IDX_SHFT   0u


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_CTRL0_BASE_PTR_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_CTRL0_BASE_PTR_MASK  0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_CTRL0_BASE_PTR_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_CTRL1_BASE_PTR_EXT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_CTRL1_BASE_PTR_EXT_MASK 0x000F0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_CTRL1_BASE_PTR_EXT_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_CTRL1_MGC_ENA_ADDR   WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_CTRL1_MGC_ENA_MASK   0x00002000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_CTRL1_MGC_ENA_SHFT   13u
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_CTRL1_ATTR_ADDR      WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_CTRL1_ATTR_MASK      0x00001000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_CTRL1_ATTR_SHFT      12u
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_CTRL1_MAX_CNT_ADDR   WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_CTRL1_MAX_CNT_MASK   0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_CTRL1_MAX_CNT_SHFT   0u


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_CTRL2_CPU_IDX_ADDR   WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_CTRL2_CPU_IDX_MASK   0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_CTRL2_CPU_IDX_SHFT   0u


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_CTRL3_MAGIC_CNT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_CTRL3_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_CTRL3_MAGIC_CNT_MASK 0xF0000000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_CTRL3_MAGIC_CNT_SHFT 28u
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_CTRL3_DMA_IDX_ADDR   WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_CTRL3_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_CTRL3_DMA_IDX_MASK   0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_CTRL3_DMA_IDX_SHFT   0u


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_CTRL0_BASE_PTR_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_CTRL0_BASE_PTR_MASK  0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_CTRL0_BASE_PTR_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_CTRL1_BASE_PTR_EXT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_CTRL1_BASE_PTR_EXT_MASK 0x000F0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_CTRL1_BASE_PTR_EXT_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_CTRL1_MGC_ENA_ADDR   WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_CTRL1_MGC_ENA_MASK   0x00002000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_CTRL1_MGC_ENA_SHFT   13u
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_CTRL1_ATTR_ADDR      WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_CTRL1_ATTR_MASK      0x00001000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_CTRL1_ATTR_SHFT      12u
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_CTRL1_MAX_CNT_ADDR   WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_CTRL1_MAX_CNT_MASK   0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_CTRL1_MAX_CNT_SHFT   0u


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_CTRL2_CPU_IDX_ADDR   WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_CTRL2_CPU_IDX_MASK   0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_CTRL2_CPU_IDX_SHFT   0u


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_CTRL3_MAGIC_CNT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_CTRL3_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_CTRL3_MAGIC_CNT_MASK 0xF0000000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_CTRL3_MAGIC_CNT_SHFT 28u
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_CTRL3_DMA_IDX_ADDR   WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_CTRL3_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_CTRL3_DMA_IDX_MASK   0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_CTRL3_DMA_IDX_SHFT   0u


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_CTRL0_BASE_PTR_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_CTRL0_BASE_PTR_MASK  0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_CTRL0_BASE_PTR_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_CTRL1_BASE_PTR_EXT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_CTRL1_BASE_PTR_EXT_MASK 0x000F0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_CTRL1_BASE_PTR_EXT_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_CTRL1_MGC_ENA_ADDR   WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_CTRL1_MGC_ENA_MASK   0x00002000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_CTRL1_MGC_ENA_SHFT   13u
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_CTRL1_ATTR_ADDR      WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_CTRL1_ATTR_MASK      0x00001000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_CTRL1_ATTR_SHFT      12u
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_CTRL1_MAX_CNT_ADDR   WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_CTRL1_MAX_CNT_MASK   0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_CTRL1_MAX_CNT_SHFT   0u


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_CTRL2_CPU_IDX_ADDR   WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_CTRL2_CPU_IDX_MASK   0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_CTRL2_CPU_IDX_SHFT   0u


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_CTRL3_MAGIC_CNT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_CTRL3_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_CTRL3_MAGIC_CNT_MASK 0xF0000000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_CTRL3_MAGIC_CNT_SHFT 28u
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_CTRL3_DMA_IDX_ADDR   WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_CTRL3_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_CTRL3_DMA_IDX_MASK   0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_CTRL3_DMA_IDX_SHFT   0u


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_CTRL0_BASE_PTR_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_CTRL0_BASE_PTR_MASK  0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_CTRL0_BASE_PTR_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_CTRL1_BASE_PTR_EXT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_CTRL1_BASE_PTR_EXT_MASK 0x000F0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_CTRL1_BASE_PTR_EXT_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_CTRL1_MGC_ENA_ADDR   WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_CTRL1_MGC_ENA_MASK   0x00002000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_CTRL1_MGC_ENA_SHFT   13u
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_CTRL1_ATTR_ADDR      WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_CTRL1_ATTR_MASK      0x00001000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_CTRL1_ATTR_SHFT      12u
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_CTRL1_MAX_CNT_ADDR   WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_CTRL1_MAX_CNT_MASK   0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_CTRL1_MAX_CNT_SHFT   0u


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_CTRL2_CPU_IDX_ADDR   WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_CTRL2_CPU_IDX_MASK   0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_CTRL2_CPU_IDX_SHFT   0u


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_CTRL3_MAGIC_CNT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_CTRL3_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_CTRL3_MAGIC_CNT_MASK 0xF0000000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_CTRL3_MAGIC_CNT_SHFT 28u
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_CTRL3_DMA_IDX_ADDR   WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_CTRL3_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_CTRL3_DMA_IDX_MASK   0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_CTRL3_DMA_IDX_SHFT   0u


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_CTRL0_BASE_PTR_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_CTRL0_BASE_PTR_MASK  0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_CTRL0_BASE_PTR_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_CTRL1_BASE_PTR_EXT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_CTRL1_BASE_PTR_EXT_MASK 0x000F0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_CTRL1_BASE_PTR_EXT_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_CTRL1_MGC_ENA_ADDR   WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_CTRL1_MGC_ENA_MASK   0x00002000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_CTRL1_MGC_ENA_SHFT   13u
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_CTRL1_ATTR_ADDR      WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_CTRL1_ATTR_MASK      0x00001000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_CTRL1_ATTR_SHFT      12u
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_CTRL1_MAX_CNT_ADDR   WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_CTRL1_MAX_CNT_MASK   0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_CTRL1_MAX_CNT_SHFT   0u


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_CTRL2_CPU_IDX_ADDR   WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_CTRL2_CPU_IDX_MASK   0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_CTRL2_CPU_IDX_SHFT   0u


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_CTRL3_MAGIC_CNT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_CTRL3_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_CTRL3_MAGIC_CNT_MASK 0xF0000000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_CTRL3_MAGIC_CNT_SHFT 28u
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_CTRL3_DMA_IDX_ADDR   WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_CTRL3_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_CTRL3_DMA_IDX_MASK   0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_CTRL3_DMA_IDX_SHFT   0u


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_CTRL0_BASE_PTR_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_CTRL0_BASE_PTR_MASK  0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_CTRL0_BASE_PTR_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_CTRL1_BASE_PTR_EXT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_CTRL1_BASE_PTR_EXT_MASK 0x000F0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_CTRL1_BASE_PTR_EXT_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_CTRL1_MGC_ENA_ADDR   WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_CTRL1_MGC_ENA_MASK   0x00002000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_CTRL1_MGC_ENA_SHFT   13u
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_CTRL1_ATTR_ADDR      WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_CTRL1_ATTR_MASK      0x00001000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_CTRL1_ATTR_SHFT      12u
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_CTRL1_MAX_CNT_ADDR   WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_CTRL1_MAX_CNT_MASK   0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_CTRL1_MAX_CNT_SHFT   0u


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_CTRL2_CPU_IDX_ADDR   WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_CTRL2_CPU_IDX_MASK   0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_CTRL2_CPU_IDX_SHFT   0u


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_CTRL3_MAGIC_CNT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_CTRL3_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_CTRL3_MAGIC_CNT_MASK 0xF0000000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_CTRL3_MAGIC_CNT_SHFT 28u
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_CTRL3_DMA_IDX_ADDR   WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_CTRL3_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_CTRL3_DMA_IDX_MASK   0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_CTRL3_DMA_IDX_SHFT   0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_EXT_CTRL_DISP_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_EXT_CTRL_DISP_BASE_PTR_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_EXT_CTRL_DISP_MAX_CNT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_EXT_CTRL_DISP_MAX_CNT_MASK 0x000000FFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_EXT_CTRL_DISP_MAX_CNT_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_EXT_CTRL_DISP_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_EXT_CTRL_DISP_BASE_PTR_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_EXT_CTRL_DISP_MAX_CNT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_EXT_CTRL_DISP_MAX_CNT_MASK 0x000000FFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_EXT_CTRL_DISP_MAX_CNT_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_EXT_CTRL_DISP_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_EXT_CTRL_DISP_BASE_PTR_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_EXT_CTRL_DISP_MAX_CNT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_EXT_CTRL_DISP_MAX_CNT_MASK 0x000000FFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_EXT_CTRL_DISP_MAX_CNT_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_EXT_CTRL_DISP_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_EXT_CTRL_DISP_BASE_PTR_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_EXT_CTRL_DISP_MAX_CNT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_EXT_CTRL_DISP_MAX_CNT_MASK 0x000000FFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_EXT_CTRL_DISP_MAX_CNT_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_EXT_CTRL_DISP_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_EXT_CTRL_DISP_BASE_PTR_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_EXT_CTRL_DISP_MAX_CNT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_EXT_CTRL_DISP_MAX_CNT_MASK 0x000000FFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_EXT_CTRL_DISP_MAX_CNT_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_EXT_CTRL_DISP_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_EXT_CTRL_DISP_BASE_PTR_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_EXT_CTRL_DISP_MAX_CNT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_EXT_CTRL_DISP_MAX_CNT_MASK 0x000000FFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_EXT_CTRL_DISP_MAX_CNT_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_EXT_CTRL_DISP_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_EXT_CTRL_DISP_BASE_PTR_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_EXT_CTRL_DISP_MAX_CNT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_EXT_CTRL_DISP_MAX_CNT_MASK 0x000000FFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_EXT_CTRL_DISP_MAX_CNT_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING7_EXT_CTRL_DISP_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING7_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING7_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING7_EXT_CTRL_DISP_BASE_PTR_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING7_EXT_CTRL_DISP_MAX_CNT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING7_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING7_EXT_CTRL_DISP_MAX_CNT_MASK 0x000000FFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING7_EXT_CTRL_DISP_MAX_CNT_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING8_EXT_CTRL_DISP_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING8_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING8_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING8_EXT_CTRL_DISP_BASE_PTR_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING8_EXT_CTRL_DISP_MAX_CNT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING8_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING8_EXT_CTRL_DISP_MAX_CNT_MASK 0x000000FFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING8_EXT_CTRL_DISP_MAX_CNT_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING9_EXT_CTRL_DISP_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING9_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING9_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING9_EXT_CTRL_DISP_BASE_PTR_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING9_EXT_CTRL_DISP_MAX_CNT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING9_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING9_EXT_CTRL_DISP_MAX_CNT_MASK 0x000000FFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING9_EXT_CTRL_DISP_MAX_CNT_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING10_EXT_CTRL_DISP_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING10_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING10_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING10_EXT_CTRL_DISP_BASE_PTR_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING10_EXT_CTRL_DISP_MAX_CNT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING10_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING10_EXT_CTRL_DISP_MAX_CNT_MASK 0x000000FFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING10_EXT_CTRL_DISP_MAX_CNT_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING11_EXT_CTRL_DISP_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING11_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING11_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING11_EXT_CTRL_DISP_BASE_PTR_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING11_EXT_CTRL_DISP_MAX_CNT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING11_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING11_EXT_CTRL_DISP_MAX_CNT_MASK 0x000000FFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING11_EXT_CTRL_DISP_MAX_CNT_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING12_EXT_CTRL_DISP_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING12_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING12_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING12_EXT_CTRL_DISP_BASE_PTR_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING12_EXT_CTRL_DISP_MAX_CNT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING12_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING12_EXT_CTRL_DISP_MAX_CNT_MASK 0x000000FFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING12_EXT_CTRL_DISP_MAX_CNT_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING13_EXT_CTRL_DISP_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING13_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING13_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING13_EXT_CTRL_DISP_BASE_PTR_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING13_EXT_CTRL_DISP_MAX_CNT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING13_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING13_EXT_CTRL_DISP_MAX_CNT_MASK 0x000000FFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING13_EXT_CTRL_DISP_MAX_CNT_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING14_EXT_CTRL_DISP_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING14_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING14_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING14_EXT_CTRL_DISP_BASE_PTR_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING14_EXT_CTRL_DISP_MAX_CNT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING14_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING14_EXT_CTRL_DISP_MAX_CNT_MASK 0x000000FFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING14_EXT_CTRL_DISP_MAX_CNT_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING15_EXT_CTRL_DISP_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING15_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING15_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING15_EXT_CTRL_DISP_BASE_PTR_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING15_EXT_CTRL_DISP_MAX_CNT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING15_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING15_EXT_CTRL_DISP_MAX_CNT_MASK 0x000000FFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING15_EXT_CTRL_DISP_MAX_CNT_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_EXT_CTRL_DISP_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_EXT_CTRL_DISP_BASE_PTR_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_EXT_CTRL_DISP_MAX_CNT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_EXT_CTRL_DISP_MAX_CNT_MASK 0x000000FFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_EXT_CTRL_DISP_MAX_CNT_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_EXT_CTRL_DISP_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_EXT_CTRL_DISP_BASE_PTR_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_EXT_CTRL_DISP_MAX_CNT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_EXT_CTRL_DISP_MAX_CNT_MASK 0x000000FFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_EXT_CTRL_DISP_MAX_CNT_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_EXT_CTRL_DISP_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_EXT_CTRL_DISP_BASE_PTR_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_EXT_CTRL_DISP_MAX_CNT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_EXT_CTRL_DISP_MAX_CNT_MASK 0x000000FFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_EXT_CTRL_DISP_MAX_CNT_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_EXT_CTRL_DISP_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_EXT_CTRL_DISP_BASE_PTR_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_EXT_CTRL_DISP_MAX_CNT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_EXT_CTRL_DISP_MAX_CNT_MASK 0x000000FFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_EXT_CTRL_DISP_MAX_CNT_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING20_EXT_CTRL_DISP_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING20_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING20_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING20_EXT_CTRL_DISP_BASE_PTR_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING20_EXT_CTRL_DISP_MAX_CNT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING20_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING20_EXT_CTRL_DISP_MAX_CNT_MASK 0x000000FFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING20_EXT_CTRL_DISP_MAX_CNT_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING21_EXT_CTRL_DISP_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING21_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING21_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING21_EXT_CTRL_DISP_BASE_PTR_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING21_EXT_CTRL_DISP_MAX_CNT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING21_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING21_EXT_CTRL_DISP_MAX_CNT_MASK 0x000000FFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING21_EXT_CTRL_DISP_MAX_CNT_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING22_EXT_CTRL_DISP_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING22_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING22_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING22_EXT_CTRL_DISP_BASE_PTR_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING22_EXT_CTRL_DISP_MAX_CNT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING22_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING22_EXT_CTRL_DISP_MAX_CNT_MASK 0x000000FFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING22_EXT_CTRL_DISP_MAX_CNT_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING23_EXT_CTRL_DISP_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING23_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING23_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING23_EXT_CTRL_DISP_BASE_PTR_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING23_EXT_CTRL_DISP_MAX_CNT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING23_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING23_EXT_CTRL_DISP_MAX_CNT_MASK 0x000000FFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING23_EXT_CTRL_DISP_MAX_CNT_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING24_EXT_CTRL_DISP_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING24_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING24_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING24_EXT_CTRL_DISP_BASE_PTR_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING24_EXT_CTRL_DISP_MAX_CNT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING24_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING24_EXT_CTRL_DISP_MAX_CNT_MASK 0x000000FFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING24_EXT_CTRL_DISP_MAX_CNT_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING25_EXT_CTRL_DISP_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING25_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING25_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING25_EXT_CTRL_DISP_BASE_PTR_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING25_EXT_CTRL_DISP_MAX_CNT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING25_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING25_EXT_CTRL_DISP_MAX_CNT_MASK 0x000000FFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING25_EXT_CTRL_DISP_MAX_CNT_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING26_EXT_CTRL_DISP_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING26_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING26_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING26_EXT_CTRL_DISP_BASE_PTR_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING26_EXT_CTRL_DISP_MAX_CNT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING26_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING26_EXT_CTRL_DISP_MAX_CNT_MASK 0x000000FFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING26_EXT_CTRL_DISP_MAX_CNT_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING27_EXT_CTRL_DISP_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING27_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING27_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING27_EXT_CTRL_DISP_BASE_PTR_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING27_EXT_CTRL_DISP_MAX_CNT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING27_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING27_EXT_CTRL_DISP_MAX_CNT_MASK 0x000000FFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING27_EXT_CTRL_DISP_MAX_CNT_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING28_EXT_CTRL_DISP_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING28_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING28_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING28_EXT_CTRL_DISP_BASE_PTR_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING28_EXT_CTRL_DISP_MAX_CNT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING28_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING28_EXT_CTRL_DISP_MAX_CNT_MASK 0x000000FFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING28_EXT_CTRL_DISP_MAX_CNT_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING29_EXT_CTRL_DISP_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING29_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING29_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING29_EXT_CTRL_DISP_BASE_PTR_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING29_EXT_CTRL_DISP_MAX_CNT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING29_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING29_EXT_CTRL_DISP_MAX_CNT_MASK 0x000000FFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING29_EXT_CTRL_DISP_MAX_CNT_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING30_EXT_CTRL_DISP_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING30_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING30_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING30_EXT_CTRL_DISP_BASE_PTR_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING30_EXT_CTRL_DISP_MAX_CNT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING30_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING30_EXT_CTRL_DISP_MAX_CNT_MASK 0x000000FFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING30_EXT_CTRL_DISP_MAX_CNT_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING31_EXT_CTRL_DISP_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING31_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING31_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING31_EXT_CTRL_DISP_BASE_PTR_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING31_EXT_CTRL_DISP_MAX_CNT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING31_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING31_EXT_CTRL_DISP_MAX_CNT_MASK 0x000000FFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING31_EXT_CTRL_DISP_MAX_CNT_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_EXT_CTRL_DISP_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_EXT_CTRL_DISP_BASE_PTR_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_EXT_CTRL_DISP_MAX_CNT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_EXT_CTRL_DISP_MAX_CNT_MASK 0x000000FFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_EXT_CTRL_DISP_MAX_CNT_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_EXT_CTRL_DISP_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_EXT_CTRL_DISP_BASE_PTR_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_EXT_CTRL_DISP_MAX_CNT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_EXT_CTRL_DISP_MAX_CNT_MASK 0x000000FFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_EXT_CTRL_DISP_MAX_CNT_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_EXT_CTRL_DISP_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_EXT_CTRL_DISP_BASE_PTR_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_EXT_CTRL_DISP_MAX_CNT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_EXT_CTRL_DISP_MAX_CNT_MASK 0x000000FFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_EXT_CTRL_DISP_MAX_CNT_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_EXT_CTRL_DISP_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_EXT_CTRL_DISP_BASE_PTR_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_EXT_CTRL_DISP_MAX_CNT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_EXT_CTRL_DISP_MAX_CNT_MASK 0x000000FFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_EXT_CTRL_DISP_MAX_CNT_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_EXT_CTRL_DISP_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_EXT_CTRL_DISP_BASE_PTR_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_EXT_CTRL_DISP_MAX_CNT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_EXT_CTRL_DISP_MAX_CNT_MASK 0x000000FFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_EXT_CTRL_DISP_MAX_CNT_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_EXT_CTRL_DISP_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_EXT_CTRL_DISP_BASE_PTR_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_EXT_CTRL_DISP_MAX_CNT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_EXT_CTRL_DISP_MAX_CNT_MASK 0x000000FFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_EXT_CTRL_DISP_MAX_CNT_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_EXT_CTRL_DISP_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_EXT_CTRL_DISP_BASE_PTR_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_EXT_CTRL_DISP_MAX_CNT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_EXT_CTRL_DISP_MAX_CNT_MASK 0x000000FFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_EXT_CTRL_DISP_MAX_CNT_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_EXT_CTRL_DISP_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_EXT_CTRL_DISP_BASE_PTR_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_EXT_CTRL_DISP_MAX_CNT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_EXT_CTRL_DISP_MAX_CNT_MASK 0x000000FFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_EXT_CTRL_DISP_MAX_CNT_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_CFET_TH_01_RX_CFET_TH_1_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_CFET_TH_01_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_CFET_TH_01_RX_CFET_TH_1_MASK 0x0FFF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_CFET_TH_01_RX_CFET_TH_1_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_CFET_TH_01_RX_CFET_TH_0_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_CFET_TH_01_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_CFET_TH_01_RX_CFET_TH_0_MASK 0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_CFET_TH_01_RX_CFET_TH_0_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_CFET_TH_23_RX_CFET_TH_3_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_CFET_TH_23_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_CFET_TH_23_RX_CFET_TH_3_MASK 0x0FFF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_CFET_TH_23_RX_CFET_TH_3_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_CFET_TH_23_RX_CFET_TH_2_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_CFET_TH_23_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_CFET_TH_23_RX_CFET_TH_2_MASK 0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_CFET_TH_23_RX_CFET_TH_2_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_CFET_TH_45_RX_CFET_TH_5_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_CFET_TH_45_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_CFET_TH_45_RX_CFET_TH_5_MASK 0x0FFF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_CFET_TH_45_RX_CFET_TH_5_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_CFET_TH_45_RX_CFET_TH_4_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_CFET_TH_45_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_CFET_TH_45_RX_CFET_TH_4_MASK 0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_CFET_TH_45_RX_CFET_TH_4_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_CFET_TH_67_RX_CFET_TH_7_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_CFET_TH_67_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_CFET_TH_67_RX_CFET_TH_7_MASK 0x0FFF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_CFET_TH_67_RX_CFET_TH_7_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_CFET_TH_67_RX_CFET_TH_6_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_CFET_TH_67_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_CFET_TH_67_RX_CFET_TH_6_MASK 0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_CFET_TH_67_RX_CFET_TH_6_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_CFET_CTRL0_RX_PER_FET_TIMER_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_CFET_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_CFET_CTRL0_RX_PER_FET_TIMER_MASK 0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_CFET_CTRL0_RX_PER_FET_TIMER_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_CFET_CTRL1_pcie0_rxring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_CFET_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_CFET_CTRL1_pcie0_rxring_empty_MASK 0x0000FFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_CFET_CTRL1_pcie0_rxring_empty_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_HW_DONE_FLAG_0_HW_DONE_FLAG_31_0_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_HW_DONE_FLAG_0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_HW_DONE_FLAG_0_HW_DONE_FLAG_31_0_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_HW_DONE_FLAG_0_HW_DONE_FLAG_31_0_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_HW_DONE_FLAG_1_HW_DONE_FLAG_63_32_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_HW_DONE_FLAG_1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_HW_DONE_FLAG_1_HW_DONE_FLAG_63_32_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_HW_DONE_FLAG_1_HW_DONE_FLAG_63_32_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_HW_DONE_FLAG_2_HW_DONE_FLAG_95_64_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_HW_DONE_FLAG_2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_HW_DONE_FLAG_2_HW_DONE_FLAG_95_64_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_HW_DONE_FLAG_2_HW_DONE_FLAG_95_64_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_HW_DONE_FLAG_3_HW_DONE_FLAG_127_96_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_HW_DONE_FLAG_3_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_HW_DONE_FLAG_3_HW_DONE_FLAG_127_96_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_HW_DONE_FLAG_3_HW_DONE_FLAG_127_96_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_HW_DONE_FLAG_4_HW_DONE_FLAG_159_128_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_HW_DONE_FLAG_4_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_HW_DONE_FLAG_4_HW_DONE_FLAG_159_128_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_HW_DONE_FLAG_4_HW_DONE_FLAG_159_128_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_HW_DONE_FLAG_5_HW_DONE_FLAG_191_160_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_HW_DONE_FLAG_5_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_HW_DONE_FLAG_5_HW_DONE_FLAG_191_160_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_HW_DONE_FLAG_5_HW_DONE_FLAG_191_160_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_HW_DONE_FLAG_6_HW_DONE_FLAG_223_192_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_HW_DONE_FLAG_6_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_HW_DONE_FLAG_6_HW_DONE_FLAG_223_192_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_HW_DONE_FLAG_6_HW_DONE_FLAG_223_192_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_HW_DONE_FLAG_7_HW_DONE_FLAG_255_224_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_HW_DONE_FLAG_7_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_HW_DONE_FLAG_7_HW_DONE_FLAG_255_224_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_HW_DONE_FLAG_7_HW_DONE_FLAG_255_224_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_SW_DONE_BASE_PTR_SW_DONE_FLAG_BASR_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_SW_DONE_BASE_PTR_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_SW_DONE_BASE_PTR_SW_DONE_FLAG_BASR_PTR_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_SW_DONE_BASE_PTR_SW_DONE_FLAG_BASR_PTR_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_SW_DONE_BASE_PTR_EXT_SW_DONE_FLAG_BASR_PTR_EXT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_SW_DONE_BASE_PTR_EXT_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_SW_DONE_BASE_PTR_EXT_SW_DONE_FLAG_BASR_PTR_EXT_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_SW_DONE_BASE_PTR_EXT_SW_DONE_FLAG_BASR_PTR_EXT_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_TST_LAST_T1_TX_TST_LAST_T1_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_TST_LAST_T1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_TST_LAST_T1_TX_TST_LAST_T1_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_TST_LAST_T1_TX_TST_LAST_T1_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_TST_LAST_T2_TX_TST_LAST_T2_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_TST_LAST_T2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_TST_LAST_T2_TX_TST_LAST_T2_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_TST_LAST_T2_TX_TST_LAST_T2_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_TST_LAST_WB_DMAD_TX_TST_LAST_DIDX_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_TST_LAST_WB_DMAD_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_TST_LAST_WB_DMAD_TX_TST_LAST_DIDX_MASK 0x0FFF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_TST_LAST_WB_DMAD_TX_TST_LAST_DIDX_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_TST_LAST_WB_DMAD_TX_TST_LAST_RING_ID_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_TST_LAST_WB_DMAD_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_TST_LAST_WB_DMAD_TX_TST_LAST_RING_ID_MASK 0x0000003Fu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_TST_LAST_WB_DMAD_TX_TST_LAST_RING_ID_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_TST_LAST_T1_RX_TST_LAST_T1_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_TST_LAST_T1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_TST_LAST_T1_RX_TST_LAST_T1_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_TST_LAST_T1_RX_TST_LAST_T1_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_TST_LAST_T2_RX_TST_LAST_T2_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_TST_LAST_T2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_TST_LAST_T2_RX_TST_LAST_T2_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_TST_LAST_T2_RX_TST_LAST_T2_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_TST_LAST_T3_RX_TST_LAST_T3_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_TST_LAST_T3_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_TST_LAST_T3_RX_TST_LAST_T3_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_TST_LAST_T3_RX_TST_LAST_T3_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_TST_LAST_WB_DMAD_RX_TST_LAST_DIDX_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_TST_LAST_WB_DMAD_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_TST_LAST_WB_DMAD_RX_TST_LAST_DIDX_MASK 0x0FFF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_TST_LAST_WB_DMAD_RX_TST_LAST_DIDX_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_TST_LAST_WB_DMAD_RX_TST_LAST_INT_RING_ID_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_TST_LAST_WB_DMAD_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_TST_LAST_WB_DMAD_RX_TST_LAST_INT_RING_ID_MASK 0x00003F00u                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_TST_LAST_WB_DMAD_RX_TST_LAST_INT_RING_ID_SHFT 8u
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_TST_LAST_WB_DMAD_RX_TST_LAST_RING_ID_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_TST_LAST_WB_DMAD_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_TST_LAST_WB_DMAD_RX_TST_LAST_RING_ID_MASK 0x0000003Fu                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_TST_LAST_WB_DMAD_RX_TST_LAST_RING_ID_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_BKRS_CTRL0_pf_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_BKRS_CTRL0_pf_didx_idx_MASK 0x0FFF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_BKRS_CTRL0_pf_didx_idx_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_BKRS_CTRL0_pld_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_BKRS_CTRL0_pld_didx_idx_MASK 0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_BKRS_CTRL0_pld_didx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_BKRS_CTRL1_disp_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_BKRS_CTRL1_disp_didx_idx_MASK 0x00FF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_BKRS_CTRL1_disp_didx_idx_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_BKRS_CTRL1_disp_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_BKRS_CTRL1_disp_cidx_idx_MASK 0x000000FFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_BKRS_CTRL1_disp_cidx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_BKRS_CTRL2_disp_ring_vld_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_BKRS_CTRL2_disp_ring_vld_MASK 0x00080000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_BKRS_CTRL2_disp_ring_vld_SHFT 19u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_BKRS_CTRL2_pf_dq_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_BKRS_CTRL2_pf_dq_ring_empty_MASK 0x00040000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_BKRS_CTRL2_pf_dq_ring_empty_SHFT 18u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_BKRS_CTRL2_pf_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_BKRS_CTRL2_pf_ring_empty_MASK 0x00020000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_BKRS_CTRL2_pf_ring_empty_SHFT 17u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_BKRS_CTRL2_pld_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_BKRS_CTRL2_pld_ring_empty_MASK 0x00010000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_BKRS_CTRL2_pld_ring_empty_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_BKRS_CTRL2_pld_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_BKRS_CTRL2_pld_cidx_idx_MASK 0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_BKRS_CTRL2_pld_cidx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_BKRS_CTRL0_pf_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_BKRS_CTRL0_pf_didx_idx_MASK 0x0FFF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_BKRS_CTRL0_pf_didx_idx_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_BKRS_CTRL0_pld_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_BKRS_CTRL0_pld_didx_idx_MASK 0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_BKRS_CTRL0_pld_didx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_BKRS_CTRL1_disp_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_BKRS_CTRL1_disp_didx_idx_MASK 0x00FF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_BKRS_CTRL1_disp_didx_idx_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_BKRS_CTRL1_disp_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_BKRS_CTRL1_disp_cidx_idx_MASK 0x000000FFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_BKRS_CTRL1_disp_cidx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_BKRS_CTRL2_disp_ring_vld_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_BKRS_CTRL2_disp_ring_vld_MASK 0x00080000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_BKRS_CTRL2_disp_ring_vld_SHFT 19u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_BKRS_CTRL2_pf_dq_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_BKRS_CTRL2_pf_dq_ring_empty_MASK 0x00040000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_BKRS_CTRL2_pf_dq_ring_empty_SHFT 18u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_BKRS_CTRL2_pf_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_BKRS_CTRL2_pf_ring_empty_MASK 0x00020000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_BKRS_CTRL2_pf_ring_empty_SHFT 17u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_BKRS_CTRL2_pld_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_BKRS_CTRL2_pld_ring_empty_MASK 0x00010000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_BKRS_CTRL2_pld_ring_empty_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_BKRS_CTRL2_pld_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_BKRS_CTRL2_pld_cidx_idx_MASK 0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_BKRS_CTRL2_pld_cidx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_BKRS_CTRL0_pf_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_BKRS_CTRL0_pf_didx_idx_MASK 0x0FFF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_BKRS_CTRL0_pf_didx_idx_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_BKRS_CTRL0_pld_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_BKRS_CTRL0_pld_didx_idx_MASK 0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_BKRS_CTRL0_pld_didx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_BKRS_CTRL1_disp_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_BKRS_CTRL1_disp_didx_idx_MASK 0x00FF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_BKRS_CTRL1_disp_didx_idx_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_BKRS_CTRL1_disp_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_BKRS_CTRL1_disp_cidx_idx_MASK 0x000000FFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_BKRS_CTRL1_disp_cidx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_BKRS_CTRL2_disp_ring_vld_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_BKRS_CTRL2_disp_ring_vld_MASK 0x00080000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_BKRS_CTRL2_disp_ring_vld_SHFT 19u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_BKRS_CTRL2_pf_dq_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_BKRS_CTRL2_pf_dq_ring_empty_MASK 0x00040000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_BKRS_CTRL2_pf_dq_ring_empty_SHFT 18u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_BKRS_CTRL2_pf_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_BKRS_CTRL2_pf_ring_empty_MASK 0x00020000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_BKRS_CTRL2_pf_ring_empty_SHFT 17u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_BKRS_CTRL2_pld_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_BKRS_CTRL2_pld_ring_empty_MASK 0x00010000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_BKRS_CTRL2_pld_ring_empty_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_BKRS_CTRL2_pld_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_BKRS_CTRL2_pld_cidx_idx_MASK 0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_BKRS_CTRL2_pld_cidx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_BKRS_CTRL0_pf_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_BKRS_CTRL0_pf_didx_idx_MASK 0x0FFF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_BKRS_CTRL0_pf_didx_idx_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_BKRS_CTRL0_pld_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_BKRS_CTRL0_pld_didx_idx_MASK 0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_BKRS_CTRL0_pld_didx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_BKRS_CTRL1_disp_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_BKRS_CTRL1_disp_didx_idx_MASK 0x00FF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_BKRS_CTRL1_disp_didx_idx_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_BKRS_CTRL1_disp_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_BKRS_CTRL1_disp_cidx_idx_MASK 0x000000FFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_BKRS_CTRL1_disp_cidx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_BKRS_CTRL2_disp_ring_vld_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_BKRS_CTRL2_disp_ring_vld_MASK 0x00080000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_BKRS_CTRL2_disp_ring_vld_SHFT 19u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_BKRS_CTRL2_pf_dq_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_BKRS_CTRL2_pf_dq_ring_empty_MASK 0x00040000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_BKRS_CTRL2_pf_dq_ring_empty_SHFT 18u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_BKRS_CTRL2_pf_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_BKRS_CTRL2_pf_ring_empty_MASK 0x00020000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_BKRS_CTRL2_pf_ring_empty_SHFT 17u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_BKRS_CTRL2_pld_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_BKRS_CTRL2_pld_ring_empty_MASK 0x00010000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_BKRS_CTRL2_pld_ring_empty_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_BKRS_CTRL2_pld_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_BKRS_CTRL2_pld_cidx_idx_MASK 0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_BKRS_CTRL2_pld_cidx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_BKRS_CTRL0_pf_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_BKRS_CTRL0_pf_didx_idx_MASK 0x0FFF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_BKRS_CTRL0_pf_didx_idx_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_BKRS_CTRL0_pld_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_BKRS_CTRL0_pld_didx_idx_MASK 0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_BKRS_CTRL0_pld_didx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_BKRS_CTRL1_disp_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_BKRS_CTRL1_disp_didx_idx_MASK 0x00FF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_BKRS_CTRL1_disp_didx_idx_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_BKRS_CTRL1_disp_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_BKRS_CTRL1_disp_cidx_idx_MASK 0x000000FFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_BKRS_CTRL1_disp_cidx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_BKRS_CTRL2_disp_ring_vld_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_BKRS_CTRL2_disp_ring_vld_MASK 0x00080000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_BKRS_CTRL2_disp_ring_vld_SHFT 19u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_BKRS_CTRL2_pf_dq_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_BKRS_CTRL2_pf_dq_ring_empty_MASK 0x00040000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_BKRS_CTRL2_pf_dq_ring_empty_SHFT 18u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_BKRS_CTRL2_pf_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_BKRS_CTRL2_pf_ring_empty_MASK 0x00020000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_BKRS_CTRL2_pf_ring_empty_SHFT 17u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_BKRS_CTRL2_pld_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_BKRS_CTRL2_pld_ring_empty_MASK 0x00010000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_BKRS_CTRL2_pld_ring_empty_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_BKRS_CTRL2_pld_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_BKRS_CTRL2_pld_cidx_idx_MASK 0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_BKRS_CTRL2_pld_cidx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_BKRS_CTRL0_pf_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_BKRS_CTRL0_pf_didx_idx_MASK 0x0FFF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_BKRS_CTRL0_pf_didx_idx_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_BKRS_CTRL0_pld_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_BKRS_CTRL0_pld_didx_idx_MASK 0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_BKRS_CTRL0_pld_didx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_BKRS_CTRL1_disp_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_BKRS_CTRL1_disp_didx_idx_MASK 0x00FF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_BKRS_CTRL1_disp_didx_idx_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_BKRS_CTRL1_disp_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_BKRS_CTRL1_disp_cidx_idx_MASK 0x000000FFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_BKRS_CTRL1_disp_cidx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_BKRS_CTRL2_disp_ring_vld_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_BKRS_CTRL2_disp_ring_vld_MASK 0x00080000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_BKRS_CTRL2_disp_ring_vld_SHFT 19u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_BKRS_CTRL2_pf_dq_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_BKRS_CTRL2_pf_dq_ring_empty_MASK 0x00040000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_BKRS_CTRL2_pf_dq_ring_empty_SHFT 18u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_BKRS_CTRL2_pf_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_BKRS_CTRL2_pf_ring_empty_MASK 0x00020000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_BKRS_CTRL2_pf_ring_empty_SHFT 17u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_BKRS_CTRL2_pld_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_BKRS_CTRL2_pld_ring_empty_MASK 0x00010000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_BKRS_CTRL2_pld_ring_empty_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_BKRS_CTRL2_pld_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_BKRS_CTRL2_pld_cidx_idx_MASK 0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_BKRS_CTRL2_pld_cidx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_BKRS_CTRL0_pf_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_BKRS_CTRL0_pf_didx_idx_MASK 0x0FFF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_BKRS_CTRL0_pf_didx_idx_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_BKRS_CTRL0_pld_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_BKRS_CTRL0_pld_didx_idx_MASK 0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_BKRS_CTRL0_pld_didx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_BKRS_CTRL1_disp_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_BKRS_CTRL1_disp_didx_idx_MASK 0x00FF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_BKRS_CTRL1_disp_didx_idx_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_BKRS_CTRL1_disp_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_BKRS_CTRL1_disp_cidx_idx_MASK 0x000000FFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_BKRS_CTRL1_disp_cidx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_BKRS_CTRL2_disp_ring_vld_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_BKRS_CTRL2_disp_ring_vld_MASK 0x00080000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_BKRS_CTRL2_disp_ring_vld_SHFT 19u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_BKRS_CTRL2_pf_dq_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_BKRS_CTRL2_pf_dq_ring_empty_MASK 0x00040000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_BKRS_CTRL2_pf_dq_ring_empty_SHFT 18u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_BKRS_CTRL2_pf_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_BKRS_CTRL2_pf_ring_empty_MASK 0x00020000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_BKRS_CTRL2_pf_ring_empty_SHFT 17u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_BKRS_CTRL2_pld_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_BKRS_CTRL2_pld_ring_empty_MASK 0x00010000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_BKRS_CTRL2_pld_ring_empty_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_BKRS_CTRL2_pld_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_BKRS_CTRL2_pld_cidx_idx_MASK 0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_BKRS_CTRL2_pld_cidx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING7_BKRS_CTRL0_pf_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING7_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING7_BKRS_CTRL0_pf_didx_idx_MASK 0x0FFF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING7_BKRS_CTRL0_pf_didx_idx_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING7_BKRS_CTRL0_pld_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING7_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING7_BKRS_CTRL0_pld_didx_idx_MASK 0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING7_BKRS_CTRL0_pld_didx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING7_BKRS_CTRL1_disp_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING7_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING7_BKRS_CTRL1_disp_didx_idx_MASK 0x00FF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING7_BKRS_CTRL1_disp_didx_idx_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING7_BKRS_CTRL1_disp_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING7_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING7_BKRS_CTRL1_disp_cidx_idx_MASK 0x000000FFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING7_BKRS_CTRL1_disp_cidx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING7_BKRS_CTRL2_disp_ring_vld_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING7_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING7_BKRS_CTRL2_disp_ring_vld_MASK 0x00080000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING7_BKRS_CTRL2_disp_ring_vld_SHFT 19u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING7_BKRS_CTRL2_pf_dq_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING7_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING7_BKRS_CTRL2_pf_dq_ring_empty_MASK 0x00040000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING7_BKRS_CTRL2_pf_dq_ring_empty_SHFT 18u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING7_BKRS_CTRL2_pf_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING7_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING7_BKRS_CTRL2_pf_ring_empty_MASK 0x00020000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING7_BKRS_CTRL2_pf_ring_empty_SHFT 17u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING7_BKRS_CTRL2_pld_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING7_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING7_BKRS_CTRL2_pld_ring_empty_MASK 0x00010000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING7_BKRS_CTRL2_pld_ring_empty_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING7_BKRS_CTRL2_pld_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING7_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING7_BKRS_CTRL2_pld_cidx_idx_MASK 0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING7_BKRS_CTRL2_pld_cidx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING8_BKRS_CTRL0_pf_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING8_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING8_BKRS_CTRL0_pf_didx_idx_MASK 0x0FFF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING8_BKRS_CTRL0_pf_didx_idx_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING8_BKRS_CTRL0_pld_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING8_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING8_BKRS_CTRL0_pld_didx_idx_MASK 0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING8_BKRS_CTRL0_pld_didx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING8_BKRS_CTRL1_disp_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING8_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING8_BKRS_CTRL1_disp_didx_idx_MASK 0x00FF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING8_BKRS_CTRL1_disp_didx_idx_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING8_BKRS_CTRL1_disp_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING8_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING8_BKRS_CTRL1_disp_cidx_idx_MASK 0x000000FFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING8_BKRS_CTRL1_disp_cidx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING8_BKRS_CTRL2_disp_ring_vld_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING8_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING8_BKRS_CTRL2_disp_ring_vld_MASK 0x00080000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING8_BKRS_CTRL2_disp_ring_vld_SHFT 19u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING8_BKRS_CTRL2_pf_dq_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING8_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING8_BKRS_CTRL2_pf_dq_ring_empty_MASK 0x00040000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING8_BKRS_CTRL2_pf_dq_ring_empty_SHFT 18u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING8_BKRS_CTRL2_pf_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING8_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING8_BKRS_CTRL2_pf_ring_empty_MASK 0x00020000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING8_BKRS_CTRL2_pf_ring_empty_SHFT 17u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING8_BKRS_CTRL2_pld_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING8_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING8_BKRS_CTRL2_pld_ring_empty_MASK 0x00010000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING8_BKRS_CTRL2_pld_ring_empty_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING8_BKRS_CTRL2_pld_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING8_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING8_BKRS_CTRL2_pld_cidx_idx_MASK 0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING8_BKRS_CTRL2_pld_cidx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING9_BKRS_CTRL0_pf_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING9_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING9_BKRS_CTRL0_pf_didx_idx_MASK 0x0FFF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING9_BKRS_CTRL0_pf_didx_idx_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING9_BKRS_CTRL0_pld_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING9_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING9_BKRS_CTRL0_pld_didx_idx_MASK 0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING9_BKRS_CTRL0_pld_didx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING9_BKRS_CTRL1_disp_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING9_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING9_BKRS_CTRL1_disp_didx_idx_MASK 0x00FF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING9_BKRS_CTRL1_disp_didx_idx_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING9_BKRS_CTRL1_disp_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING9_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING9_BKRS_CTRL1_disp_cidx_idx_MASK 0x000000FFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING9_BKRS_CTRL1_disp_cidx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING9_BKRS_CTRL2_disp_ring_vld_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING9_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING9_BKRS_CTRL2_disp_ring_vld_MASK 0x00080000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING9_BKRS_CTRL2_disp_ring_vld_SHFT 19u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING9_BKRS_CTRL2_pf_dq_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING9_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING9_BKRS_CTRL2_pf_dq_ring_empty_MASK 0x00040000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING9_BKRS_CTRL2_pf_dq_ring_empty_SHFT 18u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING9_BKRS_CTRL2_pf_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING9_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING9_BKRS_CTRL2_pf_ring_empty_MASK 0x00020000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING9_BKRS_CTRL2_pf_ring_empty_SHFT 17u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING9_BKRS_CTRL2_pld_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING9_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING9_BKRS_CTRL2_pld_ring_empty_MASK 0x00010000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING9_BKRS_CTRL2_pld_ring_empty_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING9_BKRS_CTRL2_pld_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING9_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING9_BKRS_CTRL2_pld_cidx_idx_MASK 0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING9_BKRS_CTRL2_pld_cidx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING10_BKRS_CTRL0_pf_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING10_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING10_BKRS_CTRL0_pf_didx_idx_MASK 0x0FFF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING10_BKRS_CTRL0_pf_didx_idx_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING10_BKRS_CTRL0_pld_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING10_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING10_BKRS_CTRL0_pld_didx_idx_MASK 0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING10_BKRS_CTRL0_pld_didx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING10_BKRS_CTRL1_disp_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING10_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING10_BKRS_CTRL1_disp_didx_idx_MASK 0x00FF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING10_BKRS_CTRL1_disp_didx_idx_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING10_BKRS_CTRL1_disp_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING10_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING10_BKRS_CTRL1_disp_cidx_idx_MASK 0x000000FFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING10_BKRS_CTRL1_disp_cidx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING10_BKRS_CTRL2_disp_ring_vld_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING10_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING10_BKRS_CTRL2_disp_ring_vld_MASK 0x00080000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING10_BKRS_CTRL2_disp_ring_vld_SHFT 19u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING10_BKRS_CTRL2_pf_dq_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING10_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING10_BKRS_CTRL2_pf_dq_ring_empty_MASK 0x00040000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING10_BKRS_CTRL2_pf_dq_ring_empty_SHFT 18u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING10_BKRS_CTRL2_pf_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING10_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING10_BKRS_CTRL2_pf_ring_empty_MASK 0x00020000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING10_BKRS_CTRL2_pf_ring_empty_SHFT 17u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING10_BKRS_CTRL2_pld_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING10_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING10_BKRS_CTRL2_pld_ring_empty_MASK 0x00010000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING10_BKRS_CTRL2_pld_ring_empty_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING10_BKRS_CTRL2_pld_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING10_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING10_BKRS_CTRL2_pld_cidx_idx_MASK 0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING10_BKRS_CTRL2_pld_cidx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING11_BKRS_CTRL0_pf_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING11_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING11_BKRS_CTRL0_pf_didx_idx_MASK 0x0FFF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING11_BKRS_CTRL0_pf_didx_idx_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING11_BKRS_CTRL0_pld_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING11_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING11_BKRS_CTRL0_pld_didx_idx_MASK 0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING11_BKRS_CTRL0_pld_didx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING11_BKRS_CTRL1_disp_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING11_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING11_BKRS_CTRL1_disp_didx_idx_MASK 0x00FF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING11_BKRS_CTRL1_disp_didx_idx_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING11_BKRS_CTRL1_disp_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING11_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING11_BKRS_CTRL1_disp_cidx_idx_MASK 0x000000FFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING11_BKRS_CTRL1_disp_cidx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING11_BKRS_CTRL2_disp_ring_vld_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING11_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING11_BKRS_CTRL2_disp_ring_vld_MASK 0x00080000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING11_BKRS_CTRL2_disp_ring_vld_SHFT 19u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING11_BKRS_CTRL2_pf_dq_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING11_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING11_BKRS_CTRL2_pf_dq_ring_empty_MASK 0x00040000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING11_BKRS_CTRL2_pf_dq_ring_empty_SHFT 18u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING11_BKRS_CTRL2_pf_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING11_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING11_BKRS_CTRL2_pf_ring_empty_MASK 0x00020000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING11_BKRS_CTRL2_pf_ring_empty_SHFT 17u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING11_BKRS_CTRL2_pld_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING11_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING11_BKRS_CTRL2_pld_ring_empty_MASK 0x00010000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING11_BKRS_CTRL2_pld_ring_empty_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING11_BKRS_CTRL2_pld_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING11_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING11_BKRS_CTRL2_pld_cidx_idx_MASK 0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING11_BKRS_CTRL2_pld_cidx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING12_BKRS_CTRL0_pf_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING12_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING12_BKRS_CTRL0_pf_didx_idx_MASK 0x0FFF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING12_BKRS_CTRL0_pf_didx_idx_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING12_BKRS_CTRL0_pld_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING12_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING12_BKRS_CTRL0_pld_didx_idx_MASK 0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING12_BKRS_CTRL0_pld_didx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING12_BKRS_CTRL1_disp_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING12_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING12_BKRS_CTRL1_disp_didx_idx_MASK 0x00FF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING12_BKRS_CTRL1_disp_didx_idx_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING12_BKRS_CTRL1_disp_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING12_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING12_BKRS_CTRL1_disp_cidx_idx_MASK 0x000000FFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING12_BKRS_CTRL1_disp_cidx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING12_BKRS_CTRL2_disp_ring_vld_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING12_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING12_BKRS_CTRL2_disp_ring_vld_MASK 0x00080000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING12_BKRS_CTRL2_disp_ring_vld_SHFT 19u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING12_BKRS_CTRL2_pf_dq_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING12_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING12_BKRS_CTRL2_pf_dq_ring_empty_MASK 0x00040000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING12_BKRS_CTRL2_pf_dq_ring_empty_SHFT 18u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING12_BKRS_CTRL2_pf_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING12_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING12_BKRS_CTRL2_pf_ring_empty_MASK 0x00020000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING12_BKRS_CTRL2_pf_ring_empty_SHFT 17u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING12_BKRS_CTRL2_pld_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING12_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING12_BKRS_CTRL2_pld_ring_empty_MASK 0x00010000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING12_BKRS_CTRL2_pld_ring_empty_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING12_BKRS_CTRL2_pld_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING12_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING12_BKRS_CTRL2_pld_cidx_idx_MASK 0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING12_BKRS_CTRL2_pld_cidx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING13_BKRS_CTRL0_pf_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING13_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING13_BKRS_CTRL0_pf_didx_idx_MASK 0x0FFF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING13_BKRS_CTRL0_pf_didx_idx_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING13_BKRS_CTRL0_pld_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING13_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING13_BKRS_CTRL0_pld_didx_idx_MASK 0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING13_BKRS_CTRL0_pld_didx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING13_BKRS_CTRL1_disp_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING13_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING13_BKRS_CTRL1_disp_didx_idx_MASK 0x00FF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING13_BKRS_CTRL1_disp_didx_idx_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING13_BKRS_CTRL1_disp_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING13_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING13_BKRS_CTRL1_disp_cidx_idx_MASK 0x000000FFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING13_BKRS_CTRL1_disp_cidx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING13_BKRS_CTRL2_disp_ring_vld_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING13_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING13_BKRS_CTRL2_disp_ring_vld_MASK 0x00080000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING13_BKRS_CTRL2_disp_ring_vld_SHFT 19u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING13_BKRS_CTRL2_pf_dq_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING13_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING13_BKRS_CTRL2_pf_dq_ring_empty_MASK 0x00040000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING13_BKRS_CTRL2_pf_dq_ring_empty_SHFT 18u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING13_BKRS_CTRL2_pf_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING13_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING13_BKRS_CTRL2_pf_ring_empty_MASK 0x00020000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING13_BKRS_CTRL2_pf_ring_empty_SHFT 17u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING13_BKRS_CTRL2_pld_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING13_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING13_BKRS_CTRL2_pld_ring_empty_MASK 0x00010000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING13_BKRS_CTRL2_pld_ring_empty_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING13_BKRS_CTRL2_pld_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING13_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING13_BKRS_CTRL2_pld_cidx_idx_MASK 0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING13_BKRS_CTRL2_pld_cidx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING14_BKRS_CTRL0_pf_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING14_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING14_BKRS_CTRL0_pf_didx_idx_MASK 0x0FFF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING14_BKRS_CTRL0_pf_didx_idx_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING14_BKRS_CTRL0_pld_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING14_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING14_BKRS_CTRL0_pld_didx_idx_MASK 0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING14_BKRS_CTRL0_pld_didx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING14_BKRS_CTRL1_disp_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING14_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING14_BKRS_CTRL1_disp_didx_idx_MASK 0x00FF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING14_BKRS_CTRL1_disp_didx_idx_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING14_BKRS_CTRL1_disp_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING14_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING14_BKRS_CTRL1_disp_cidx_idx_MASK 0x000000FFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING14_BKRS_CTRL1_disp_cidx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING14_BKRS_CTRL2_disp_ring_vld_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING14_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING14_BKRS_CTRL2_disp_ring_vld_MASK 0x00080000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING14_BKRS_CTRL2_disp_ring_vld_SHFT 19u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING14_BKRS_CTRL2_pf_dq_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING14_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING14_BKRS_CTRL2_pf_dq_ring_empty_MASK 0x00040000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING14_BKRS_CTRL2_pf_dq_ring_empty_SHFT 18u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING14_BKRS_CTRL2_pf_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING14_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING14_BKRS_CTRL2_pf_ring_empty_MASK 0x00020000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING14_BKRS_CTRL2_pf_ring_empty_SHFT 17u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING14_BKRS_CTRL2_pld_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING14_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING14_BKRS_CTRL2_pld_ring_empty_MASK 0x00010000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING14_BKRS_CTRL2_pld_ring_empty_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING14_BKRS_CTRL2_pld_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING14_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING14_BKRS_CTRL2_pld_cidx_idx_MASK 0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING14_BKRS_CTRL2_pld_cidx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING15_BKRS_CTRL0_pf_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING15_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING15_BKRS_CTRL0_pf_didx_idx_MASK 0x0FFF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING15_BKRS_CTRL0_pf_didx_idx_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING15_BKRS_CTRL0_pld_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING15_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING15_BKRS_CTRL0_pld_didx_idx_MASK 0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING15_BKRS_CTRL0_pld_didx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING15_BKRS_CTRL1_disp_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING15_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING15_BKRS_CTRL1_disp_didx_idx_MASK 0x00FF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING15_BKRS_CTRL1_disp_didx_idx_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING15_BKRS_CTRL1_disp_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING15_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING15_BKRS_CTRL1_disp_cidx_idx_MASK 0x000000FFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING15_BKRS_CTRL1_disp_cidx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING15_BKRS_CTRL2_disp_ring_vld_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING15_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING15_BKRS_CTRL2_disp_ring_vld_MASK 0x00080000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING15_BKRS_CTRL2_disp_ring_vld_SHFT 19u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING15_BKRS_CTRL2_pf_dq_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING15_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING15_BKRS_CTRL2_pf_dq_ring_empty_MASK 0x00040000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING15_BKRS_CTRL2_pf_dq_ring_empty_SHFT 18u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING15_BKRS_CTRL2_pf_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING15_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING15_BKRS_CTRL2_pf_ring_empty_MASK 0x00020000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING15_BKRS_CTRL2_pf_ring_empty_SHFT 17u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING15_BKRS_CTRL2_pld_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING15_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING15_BKRS_CTRL2_pld_ring_empty_MASK 0x00010000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING15_BKRS_CTRL2_pld_ring_empty_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING15_BKRS_CTRL2_pld_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING15_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING15_BKRS_CTRL2_pld_cidx_idx_MASK 0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING15_BKRS_CTRL2_pld_cidx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_BKRS_CTRL0_pf_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_BKRS_CTRL0_pf_didx_idx_MASK 0x0FFF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_BKRS_CTRL0_pf_didx_idx_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_BKRS_CTRL0_pld_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_BKRS_CTRL0_pld_didx_idx_MASK 0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_BKRS_CTRL0_pld_didx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_BKRS_CTRL1_disp_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_BKRS_CTRL1_disp_didx_idx_MASK 0x00FF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_BKRS_CTRL1_disp_didx_idx_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_BKRS_CTRL1_disp_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_BKRS_CTRL1_disp_cidx_idx_MASK 0x000000FFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_BKRS_CTRL1_disp_cidx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_BKRS_CTRL2_disp_ring_vld_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_BKRS_CTRL2_disp_ring_vld_MASK 0x00080000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_BKRS_CTRL2_disp_ring_vld_SHFT 19u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_BKRS_CTRL2_pf_dq_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_BKRS_CTRL2_pf_dq_ring_empty_MASK 0x00040000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_BKRS_CTRL2_pf_dq_ring_empty_SHFT 18u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_BKRS_CTRL2_pf_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_BKRS_CTRL2_pf_ring_empty_MASK 0x00020000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_BKRS_CTRL2_pf_ring_empty_SHFT 17u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_BKRS_CTRL2_pld_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_BKRS_CTRL2_pld_ring_empty_MASK 0x00010000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_BKRS_CTRL2_pld_ring_empty_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_BKRS_CTRL2_pld_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_BKRS_CTRL2_pld_cidx_idx_MASK 0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_BKRS_CTRL2_pld_cidx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_BKRS_CTRL0_pf_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_BKRS_CTRL0_pf_didx_idx_MASK 0x0FFF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_BKRS_CTRL0_pf_didx_idx_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_BKRS_CTRL0_pld_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_BKRS_CTRL0_pld_didx_idx_MASK 0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_BKRS_CTRL0_pld_didx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_BKRS_CTRL1_disp_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_BKRS_CTRL1_disp_didx_idx_MASK 0x00FF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_BKRS_CTRL1_disp_didx_idx_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_BKRS_CTRL1_disp_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_BKRS_CTRL1_disp_cidx_idx_MASK 0x000000FFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_BKRS_CTRL1_disp_cidx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_BKRS_CTRL2_disp_ring_vld_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_BKRS_CTRL2_disp_ring_vld_MASK 0x00080000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_BKRS_CTRL2_disp_ring_vld_SHFT 19u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_BKRS_CTRL2_pf_dq_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_BKRS_CTRL2_pf_dq_ring_empty_MASK 0x00040000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_BKRS_CTRL2_pf_dq_ring_empty_SHFT 18u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_BKRS_CTRL2_pf_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_BKRS_CTRL2_pf_ring_empty_MASK 0x00020000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_BKRS_CTRL2_pf_ring_empty_SHFT 17u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_BKRS_CTRL2_pld_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_BKRS_CTRL2_pld_ring_empty_MASK 0x00010000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_BKRS_CTRL2_pld_ring_empty_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_BKRS_CTRL2_pld_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_BKRS_CTRL2_pld_cidx_idx_MASK 0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_BKRS_CTRL2_pld_cidx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_BKRS_CTRL0_pf_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_BKRS_CTRL0_pf_didx_idx_MASK 0x0FFF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_BKRS_CTRL0_pf_didx_idx_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_BKRS_CTRL0_pld_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_BKRS_CTRL0_pld_didx_idx_MASK 0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_BKRS_CTRL0_pld_didx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_BKRS_CTRL1_disp_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_BKRS_CTRL1_disp_didx_idx_MASK 0x00FF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_BKRS_CTRL1_disp_didx_idx_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_BKRS_CTRL1_disp_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_BKRS_CTRL1_disp_cidx_idx_MASK 0x000000FFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_BKRS_CTRL1_disp_cidx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_BKRS_CTRL2_disp_ring_vld_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_BKRS_CTRL2_disp_ring_vld_MASK 0x00080000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_BKRS_CTRL2_disp_ring_vld_SHFT 19u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_BKRS_CTRL2_pf_dq_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_BKRS_CTRL2_pf_dq_ring_empty_MASK 0x00040000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_BKRS_CTRL2_pf_dq_ring_empty_SHFT 18u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_BKRS_CTRL2_pf_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_BKRS_CTRL2_pf_ring_empty_MASK 0x00020000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_BKRS_CTRL2_pf_ring_empty_SHFT 17u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_BKRS_CTRL2_pld_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_BKRS_CTRL2_pld_ring_empty_MASK 0x00010000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_BKRS_CTRL2_pld_ring_empty_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_BKRS_CTRL2_pld_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_BKRS_CTRL2_pld_cidx_idx_MASK 0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_BKRS_CTRL2_pld_cidx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_BKRS_CTRL0_pf_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_BKRS_CTRL0_pf_didx_idx_MASK 0x0FFF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_BKRS_CTRL0_pf_didx_idx_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_BKRS_CTRL0_pld_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_BKRS_CTRL0_pld_didx_idx_MASK 0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_BKRS_CTRL0_pld_didx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_BKRS_CTRL1_disp_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_BKRS_CTRL1_disp_didx_idx_MASK 0x00FF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_BKRS_CTRL1_disp_didx_idx_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_BKRS_CTRL1_disp_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_BKRS_CTRL1_disp_cidx_idx_MASK 0x000000FFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_BKRS_CTRL1_disp_cidx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_BKRS_CTRL2_disp_ring_vld_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_BKRS_CTRL2_disp_ring_vld_MASK 0x00080000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_BKRS_CTRL2_disp_ring_vld_SHFT 19u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_BKRS_CTRL2_pf_dq_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_BKRS_CTRL2_pf_dq_ring_empty_MASK 0x00040000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_BKRS_CTRL2_pf_dq_ring_empty_SHFT 18u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_BKRS_CTRL2_pf_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_BKRS_CTRL2_pf_ring_empty_MASK 0x00020000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_BKRS_CTRL2_pf_ring_empty_SHFT 17u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_BKRS_CTRL2_pld_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_BKRS_CTRL2_pld_ring_empty_MASK 0x00010000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_BKRS_CTRL2_pld_ring_empty_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_BKRS_CTRL2_pld_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_BKRS_CTRL2_pld_cidx_idx_MASK 0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_BKRS_CTRL2_pld_cidx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING20_BKRS_CTRL0_pf_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING20_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING20_BKRS_CTRL0_pf_didx_idx_MASK 0x0FFF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING20_BKRS_CTRL0_pf_didx_idx_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING20_BKRS_CTRL0_pld_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING20_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING20_BKRS_CTRL0_pld_didx_idx_MASK 0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING20_BKRS_CTRL0_pld_didx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING20_BKRS_CTRL1_disp_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING20_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING20_BKRS_CTRL1_disp_didx_idx_MASK 0x00FF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING20_BKRS_CTRL1_disp_didx_idx_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING20_BKRS_CTRL1_disp_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING20_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING20_BKRS_CTRL1_disp_cidx_idx_MASK 0x000000FFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING20_BKRS_CTRL1_disp_cidx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING20_BKRS_CTRL2_disp_ring_vld_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING20_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING20_BKRS_CTRL2_disp_ring_vld_MASK 0x00080000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING20_BKRS_CTRL2_disp_ring_vld_SHFT 19u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING20_BKRS_CTRL2_pf_dq_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING20_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING20_BKRS_CTRL2_pf_dq_ring_empty_MASK 0x00040000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING20_BKRS_CTRL2_pf_dq_ring_empty_SHFT 18u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING20_BKRS_CTRL2_pf_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING20_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING20_BKRS_CTRL2_pf_ring_empty_MASK 0x00020000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING20_BKRS_CTRL2_pf_ring_empty_SHFT 17u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING20_BKRS_CTRL2_pld_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING20_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING20_BKRS_CTRL2_pld_ring_empty_MASK 0x00010000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING20_BKRS_CTRL2_pld_ring_empty_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING20_BKRS_CTRL2_pld_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING20_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING20_BKRS_CTRL2_pld_cidx_idx_MASK 0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING20_BKRS_CTRL2_pld_cidx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING21_BKRS_CTRL0_pf_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING21_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING21_BKRS_CTRL0_pf_didx_idx_MASK 0x0FFF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING21_BKRS_CTRL0_pf_didx_idx_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING21_BKRS_CTRL0_pld_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING21_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING21_BKRS_CTRL0_pld_didx_idx_MASK 0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING21_BKRS_CTRL0_pld_didx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING21_BKRS_CTRL1_disp_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING21_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING21_BKRS_CTRL1_disp_didx_idx_MASK 0x00FF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING21_BKRS_CTRL1_disp_didx_idx_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING21_BKRS_CTRL1_disp_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING21_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING21_BKRS_CTRL1_disp_cidx_idx_MASK 0x000000FFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING21_BKRS_CTRL1_disp_cidx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING21_BKRS_CTRL2_disp_ring_vld_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING21_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING21_BKRS_CTRL2_disp_ring_vld_MASK 0x00080000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING21_BKRS_CTRL2_disp_ring_vld_SHFT 19u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING21_BKRS_CTRL2_pf_dq_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING21_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING21_BKRS_CTRL2_pf_dq_ring_empty_MASK 0x00040000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING21_BKRS_CTRL2_pf_dq_ring_empty_SHFT 18u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING21_BKRS_CTRL2_pf_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING21_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING21_BKRS_CTRL2_pf_ring_empty_MASK 0x00020000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING21_BKRS_CTRL2_pf_ring_empty_SHFT 17u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING21_BKRS_CTRL2_pld_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING21_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING21_BKRS_CTRL2_pld_ring_empty_MASK 0x00010000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING21_BKRS_CTRL2_pld_ring_empty_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING21_BKRS_CTRL2_pld_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING21_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING21_BKRS_CTRL2_pld_cidx_idx_MASK 0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING21_BKRS_CTRL2_pld_cidx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING22_BKRS_CTRL0_pf_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING22_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING22_BKRS_CTRL0_pf_didx_idx_MASK 0x0FFF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING22_BKRS_CTRL0_pf_didx_idx_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING22_BKRS_CTRL0_pld_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING22_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING22_BKRS_CTRL0_pld_didx_idx_MASK 0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING22_BKRS_CTRL0_pld_didx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING22_BKRS_CTRL1_disp_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING22_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING22_BKRS_CTRL1_disp_didx_idx_MASK 0x00FF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING22_BKRS_CTRL1_disp_didx_idx_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING22_BKRS_CTRL1_disp_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING22_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING22_BKRS_CTRL1_disp_cidx_idx_MASK 0x000000FFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING22_BKRS_CTRL1_disp_cidx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING22_BKRS_CTRL2_disp_ring_vld_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING22_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING22_BKRS_CTRL2_disp_ring_vld_MASK 0x00080000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING22_BKRS_CTRL2_disp_ring_vld_SHFT 19u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING22_BKRS_CTRL2_pf_dq_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING22_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING22_BKRS_CTRL2_pf_dq_ring_empty_MASK 0x00040000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING22_BKRS_CTRL2_pf_dq_ring_empty_SHFT 18u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING22_BKRS_CTRL2_pf_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING22_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING22_BKRS_CTRL2_pf_ring_empty_MASK 0x00020000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING22_BKRS_CTRL2_pf_ring_empty_SHFT 17u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING22_BKRS_CTRL2_pld_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING22_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING22_BKRS_CTRL2_pld_ring_empty_MASK 0x00010000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING22_BKRS_CTRL2_pld_ring_empty_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING22_BKRS_CTRL2_pld_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING22_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING22_BKRS_CTRL2_pld_cidx_idx_MASK 0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING22_BKRS_CTRL2_pld_cidx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING23_BKRS_CTRL0_pf_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING23_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING23_BKRS_CTRL0_pf_didx_idx_MASK 0x0FFF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING23_BKRS_CTRL0_pf_didx_idx_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING23_BKRS_CTRL0_pld_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING23_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING23_BKRS_CTRL0_pld_didx_idx_MASK 0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING23_BKRS_CTRL0_pld_didx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING23_BKRS_CTRL1_disp_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING23_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING23_BKRS_CTRL1_disp_didx_idx_MASK 0x00FF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING23_BKRS_CTRL1_disp_didx_idx_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING23_BKRS_CTRL1_disp_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING23_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING23_BKRS_CTRL1_disp_cidx_idx_MASK 0x000000FFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING23_BKRS_CTRL1_disp_cidx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING23_BKRS_CTRL2_disp_ring_vld_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING23_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING23_BKRS_CTRL2_disp_ring_vld_MASK 0x00080000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING23_BKRS_CTRL2_disp_ring_vld_SHFT 19u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING23_BKRS_CTRL2_pf_dq_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING23_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING23_BKRS_CTRL2_pf_dq_ring_empty_MASK 0x00040000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING23_BKRS_CTRL2_pf_dq_ring_empty_SHFT 18u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING23_BKRS_CTRL2_pf_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING23_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING23_BKRS_CTRL2_pf_ring_empty_MASK 0x00020000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING23_BKRS_CTRL2_pf_ring_empty_SHFT 17u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING23_BKRS_CTRL2_pld_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING23_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING23_BKRS_CTRL2_pld_ring_empty_MASK 0x00010000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING23_BKRS_CTRL2_pld_ring_empty_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING23_BKRS_CTRL2_pld_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING23_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING23_BKRS_CTRL2_pld_cidx_idx_MASK 0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING23_BKRS_CTRL2_pld_cidx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING24_BKRS_CTRL0_pf_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING24_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING24_BKRS_CTRL0_pf_didx_idx_MASK 0x0FFF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING24_BKRS_CTRL0_pf_didx_idx_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING24_BKRS_CTRL0_pld_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING24_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING24_BKRS_CTRL0_pld_didx_idx_MASK 0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING24_BKRS_CTRL0_pld_didx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING24_BKRS_CTRL1_disp_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING24_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING24_BKRS_CTRL1_disp_didx_idx_MASK 0x00FF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING24_BKRS_CTRL1_disp_didx_idx_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING24_BKRS_CTRL1_disp_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING24_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING24_BKRS_CTRL1_disp_cidx_idx_MASK 0x000000FFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING24_BKRS_CTRL1_disp_cidx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING24_BKRS_CTRL2_disp_ring_vld_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING24_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING24_BKRS_CTRL2_disp_ring_vld_MASK 0x00080000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING24_BKRS_CTRL2_disp_ring_vld_SHFT 19u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING24_BKRS_CTRL2_pf_dq_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING24_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING24_BKRS_CTRL2_pf_dq_ring_empty_MASK 0x00040000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING24_BKRS_CTRL2_pf_dq_ring_empty_SHFT 18u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING24_BKRS_CTRL2_pf_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING24_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING24_BKRS_CTRL2_pf_ring_empty_MASK 0x00020000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING24_BKRS_CTRL2_pf_ring_empty_SHFT 17u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING24_BKRS_CTRL2_pld_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING24_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING24_BKRS_CTRL2_pld_ring_empty_MASK 0x00010000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING24_BKRS_CTRL2_pld_ring_empty_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING24_BKRS_CTRL2_pld_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING24_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING24_BKRS_CTRL2_pld_cidx_idx_MASK 0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING24_BKRS_CTRL2_pld_cidx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING25_BKRS_CTRL0_pf_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING25_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING25_BKRS_CTRL0_pf_didx_idx_MASK 0x0FFF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING25_BKRS_CTRL0_pf_didx_idx_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING25_BKRS_CTRL0_pld_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING25_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING25_BKRS_CTRL0_pld_didx_idx_MASK 0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING25_BKRS_CTRL0_pld_didx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING25_BKRS_CTRL1_disp_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING25_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING25_BKRS_CTRL1_disp_didx_idx_MASK 0x00FF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING25_BKRS_CTRL1_disp_didx_idx_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING25_BKRS_CTRL1_disp_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING25_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING25_BKRS_CTRL1_disp_cidx_idx_MASK 0x000000FFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING25_BKRS_CTRL1_disp_cidx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING25_BKRS_CTRL2_disp_ring_vld_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING25_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING25_BKRS_CTRL2_disp_ring_vld_MASK 0x00080000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING25_BKRS_CTRL2_disp_ring_vld_SHFT 19u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING25_BKRS_CTRL2_pf_dq_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING25_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING25_BKRS_CTRL2_pf_dq_ring_empty_MASK 0x00040000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING25_BKRS_CTRL2_pf_dq_ring_empty_SHFT 18u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING25_BKRS_CTRL2_pf_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING25_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING25_BKRS_CTRL2_pf_ring_empty_MASK 0x00020000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING25_BKRS_CTRL2_pf_ring_empty_SHFT 17u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING25_BKRS_CTRL2_pld_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING25_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING25_BKRS_CTRL2_pld_ring_empty_MASK 0x00010000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING25_BKRS_CTRL2_pld_ring_empty_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING25_BKRS_CTRL2_pld_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING25_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING25_BKRS_CTRL2_pld_cidx_idx_MASK 0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING25_BKRS_CTRL2_pld_cidx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING26_BKRS_CTRL0_pf_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING26_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING26_BKRS_CTRL0_pf_didx_idx_MASK 0x0FFF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING26_BKRS_CTRL0_pf_didx_idx_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING26_BKRS_CTRL0_pld_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING26_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING26_BKRS_CTRL0_pld_didx_idx_MASK 0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING26_BKRS_CTRL0_pld_didx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING26_BKRS_CTRL1_disp_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING26_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING26_BKRS_CTRL1_disp_didx_idx_MASK 0x00FF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING26_BKRS_CTRL1_disp_didx_idx_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING26_BKRS_CTRL1_disp_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING26_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING26_BKRS_CTRL1_disp_cidx_idx_MASK 0x000000FFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING26_BKRS_CTRL1_disp_cidx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING26_BKRS_CTRL2_disp_ring_vld_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING26_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING26_BKRS_CTRL2_disp_ring_vld_MASK 0x00080000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING26_BKRS_CTRL2_disp_ring_vld_SHFT 19u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING26_BKRS_CTRL2_pf_dq_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING26_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING26_BKRS_CTRL2_pf_dq_ring_empty_MASK 0x00040000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING26_BKRS_CTRL2_pf_dq_ring_empty_SHFT 18u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING26_BKRS_CTRL2_pf_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING26_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING26_BKRS_CTRL2_pf_ring_empty_MASK 0x00020000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING26_BKRS_CTRL2_pf_ring_empty_SHFT 17u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING26_BKRS_CTRL2_pld_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING26_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING26_BKRS_CTRL2_pld_ring_empty_MASK 0x00010000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING26_BKRS_CTRL2_pld_ring_empty_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING26_BKRS_CTRL2_pld_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING26_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING26_BKRS_CTRL2_pld_cidx_idx_MASK 0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING26_BKRS_CTRL2_pld_cidx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING27_BKRS_CTRL0_pf_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING27_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING27_BKRS_CTRL0_pf_didx_idx_MASK 0x0FFF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING27_BKRS_CTRL0_pf_didx_idx_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING27_BKRS_CTRL0_pld_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING27_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING27_BKRS_CTRL0_pld_didx_idx_MASK 0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING27_BKRS_CTRL0_pld_didx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING27_BKRS_CTRL1_disp_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING27_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING27_BKRS_CTRL1_disp_didx_idx_MASK 0x00FF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING27_BKRS_CTRL1_disp_didx_idx_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING27_BKRS_CTRL1_disp_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING27_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING27_BKRS_CTRL1_disp_cidx_idx_MASK 0x000000FFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING27_BKRS_CTRL1_disp_cidx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING27_BKRS_CTRL2_disp_ring_vld_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING27_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING27_BKRS_CTRL2_disp_ring_vld_MASK 0x00080000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING27_BKRS_CTRL2_disp_ring_vld_SHFT 19u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING27_BKRS_CTRL2_pf_dq_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING27_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING27_BKRS_CTRL2_pf_dq_ring_empty_MASK 0x00040000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING27_BKRS_CTRL2_pf_dq_ring_empty_SHFT 18u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING27_BKRS_CTRL2_pf_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING27_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING27_BKRS_CTRL2_pf_ring_empty_MASK 0x00020000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING27_BKRS_CTRL2_pf_ring_empty_SHFT 17u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING27_BKRS_CTRL2_pld_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING27_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING27_BKRS_CTRL2_pld_ring_empty_MASK 0x00010000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING27_BKRS_CTRL2_pld_ring_empty_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING27_BKRS_CTRL2_pld_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING27_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING27_BKRS_CTRL2_pld_cidx_idx_MASK 0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING27_BKRS_CTRL2_pld_cidx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING28_BKRS_CTRL0_pf_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING28_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING28_BKRS_CTRL0_pf_didx_idx_MASK 0x0FFF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING28_BKRS_CTRL0_pf_didx_idx_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING28_BKRS_CTRL0_pld_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING28_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING28_BKRS_CTRL0_pld_didx_idx_MASK 0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING28_BKRS_CTRL0_pld_didx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING28_BKRS_CTRL1_disp_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING28_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING28_BKRS_CTRL1_disp_didx_idx_MASK 0x00FF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING28_BKRS_CTRL1_disp_didx_idx_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING28_BKRS_CTRL1_disp_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING28_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING28_BKRS_CTRL1_disp_cidx_idx_MASK 0x000000FFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING28_BKRS_CTRL1_disp_cidx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING28_BKRS_CTRL2_disp_ring_vld_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING28_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING28_BKRS_CTRL2_disp_ring_vld_MASK 0x00080000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING28_BKRS_CTRL2_disp_ring_vld_SHFT 19u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING28_BKRS_CTRL2_pf_dq_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING28_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING28_BKRS_CTRL2_pf_dq_ring_empty_MASK 0x00040000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING28_BKRS_CTRL2_pf_dq_ring_empty_SHFT 18u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING28_BKRS_CTRL2_pf_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING28_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING28_BKRS_CTRL2_pf_ring_empty_MASK 0x00020000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING28_BKRS_CTRL2_pf_ring_empty_SHFT 17u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING28_BKRS_CTRL2_pld_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING28_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING28_BKRS_CTRL2_pld_ring_empty_MASK 0x00010000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING28_BKRS_CTRL2_pld_ring_empty_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING28_BKRS_CTRL2_pld_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING28_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING28_BKRS_CTRL2_pld_cidx_idx_MASK 0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING28_BKRS_CTRL2_pld_cidx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING29_BKRS_CTRL0_pf_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING29_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING29_BKRS_CTRL0_pf_didx_idx_MASK 0x0FFF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING29_BKRS_CTRL0_pf_didx_idx_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING29_BKRS_CTRL0_pld_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING29_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING29_BKRS_CTRL0_pld_didx_idx_MASK 0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING29_BKRS_CTRL0_pld_didx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING29_BKRS_CTRL1_disp_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING29_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING29_BKRS_CTRL1_disp_didx_idx_MASK 0x00FF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING29_BKRS_CTRL1_disp_didx_idx_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING29_BKRS_CTRL1_disp_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING29_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING29_BKRS_CTRL1_disp_cidx_idx_MASK 0x000000FFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING29_BKRS_CTRL1_disp_cidx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING29_BKRS_CTRL2_disp_ring_vld_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING29_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING29_BKRS_CTRL2_disp_ring_vld_MASK 0x00080000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING29_BKRS_CTRL2_disp_ring_vld_SHFT 19u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING29_BKRS_CTRL2_pf_dq_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING29_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING29_BKRS_CTRL2_pf_dq_ring_empty_MASK 0x00040000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING29_BKRS_CTRL2_pf_dq_ring_empty_SHFT 18u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING29_BKRS_CTRL2_pf_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING29_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING29_BKRS_CTRL2_pf_ring_empty_MASK 0x00020000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING29_BKRS_CTRL2_pf_ring_empty_SHFT 17u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING29_BKRS_CTRL2_pld_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING29_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING29_BKRS_CTRL2_pld_ring_empty_MASK 0x00010000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING29_BKRS_CTRL2_pld_ring_empty_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING29_BKRS_CTRL2_pld_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING29_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING29_BKRS_CTRL2_pld_cidx_idx_MASK 0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING29_BKRS_CTRL2_pld_cidx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING30_BKRS_CTRL0_pf_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING30_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING30_BKRS_CTRL0_pf_didx_idx_MASK 0x0FFF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING30_BKRS_CTRL0_pf_didx_idx_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING30_BKRS_CTRL0_pld_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING30_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING30_BKRS_CTRL0_pld_didx_idx_MASK 0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING30_BKRS_CTRL0_pld_didx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING30_BKRS_CTRL1_disp_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING30_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING30_BKRS_CTRL1_disp_didx_idx_MASK 0x00FF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING30_BKRS_CTRL1_disp_didx_idx_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING30_BKRS_CTRL1_disp_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING30_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING30_BKRS_CTRL1_disp_cidx_idx_MASK 0x000000FFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING30_BKRS_CTRL1_disp_cidx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING30_BKRS_CTRL2_disp_ring_vld_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING30_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING30_BKRS_CTRL2_disp_ring_vld_MASK 0x00080000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING30_BKRS_CTRL2_disp_ring_vld_SHFT 19u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING30_BKRS_CTRL2_pf_dq_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING30_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING30_BKRS_CTRL2_pf_dq_ring_empty_MASK 0x00040000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING30_BKRS_CTRL2_pf_dq_ring_empty_SHFT 18u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING30_BKRS_CTRL2_pf_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING30_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING30_BKRS_CTRL2_pf_ring_empty_MASK 0x00020000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING30_BKRS_CTRL2_pf_ring_empty_SHFT 17u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING30_BKRS_CTRL2_pld_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING30_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING30_BKRS_CTRL2_pld_ring_empty_MASK 0x00010000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING30_BKRS_CTRL2_pld_ring_empty_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING30_BKRS_CTRL2_pld_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING30_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING30_BKRS_CTRL2_pld_cidx_idx_MASK 0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING30_BKRS_CTRL2_pld_cidx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING31_BKRS_CTRL0_pf_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING31_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING31_BKRS_CTRL0_pf_didx_idx_MASK 0x0FFF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING31_BKRS_CTRL0_pf_didx_idx_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING31_BKRS_CTRL0_pld_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING31_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING31_BKRS_CTRL0_pld_didx_idx_MASK 0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING31_BKRS_CTRL0_pld_didx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING31_BKRS_CTRL1_disp_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING31_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING31_BKRS_CTRL1_disp_didx_idx_MASK 0x00FF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING31_BKRS_CTRL1_disp_didx_idx_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING31_BKRS_CTRL1_disp_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING31_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING31_BKRS_CTRL1_disp_cidx_idx_MASK 0x000000FFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING31_BKRS_CTRL1_disp_cidx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING31_BKRS_CTRL2_disp_ring_vld_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING31_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING31_BKRS_CTRL2_disp_ring_vld_MASK 0x00080000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING31_BKRS_CTRL2_disp_ring_vld_SHFT 19u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING31_BKRS_CTRL2_pf_dq_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING31_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING31_BKRS_CTRL2_pf_dq_ring_empty_MASK 0x00040000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING31_BKRS_CTRL2_pf_dq_ring_empty_SHFT 18u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING31_BKRS_CTRL2_pf_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING31_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING31_BKRS_CTRL2_pf_ring_empty_MASK 0x00020000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING31_BKRS_CTRL2_pf_ring_empty_SHFT 17u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING31_BKRS_CTRL2_pld_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING31_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING31_BKRS_CTRL2_pld_ring_empty_MASK 0x00010000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING31_BKRS_CTRL2_pld_ring_empty_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING31_BKRS_CTRL2_pld_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING31_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING31_BKRS_CTRL2_pld_cidx_idx_MASK 0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING31_BKRS_CTRL2_pld_cidx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_BKRS_CTRL0_pf_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_BKRS_CTRL0_pf_didx_idx_MASK 0x0FFF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_BKRS_CTRL0_pf_didx_idx_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_BKRS_CTRL0_pld_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_BKRS_CTRL0_pld_didx_idx_MASK 0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_BKRS_CTRL0_pld_didx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_BKRS_CTRL1_disp_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_BKRS_CTRL1_disp_didx_idx_MASK 0x00FF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_BKRS_CTRL1_disp_didx_idx_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_BKRS_CTRL1_disp_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_BKRS_CTRL1_disp_cidx_idx_MASK 0x000000FFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_BKRS_CTRL1_disp_cidx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_BKRS_CTRL2_disp_ring_vld_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_BKRS_CTRL2_disp_ring_vld_MASK 0x00080000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_BKRS_CTRL2_disp_ring_vld_SHFT 19u
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_BKRS_CTRL2_pf_dq_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_BKRS_CTRL2_pf_dq_ring_empty_MASK 0x00040000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_BKRS_CTRL2_pf_dq_ring_empty_SHFT 18u
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_BKRS_CTRL2_pf_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_BKRS_CTRL2_pf_ring_empty_MASK 0x00020000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_BKRS_CTRL2_pf_ring_empty_SHFT 17u
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_BKRS_CTRL2_pld_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_BKRS_CTRL2_pld_ring_empty_MASK 0x00010000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_BKRS_CTRL2_pld_ring_empty_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_BKRS_CTRL2_pld_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_BKRS_CTRL2_pld_cidx_idx_MASK 0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_BKRS_CTRL2_pld_cidx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_BKRS_CTRL0_pf_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_BKRS_CTRL0_pf_didx_idx_MASK 0x0FFF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_BKRS_CTRL0_pf_didx_idx_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_BKRS_CTRL0_pld_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_BKRS_CTRL0_pld_didx_idx_MASK 0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_BKRS_CTRL0_pld_didx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_BKRS_CTRL1_disp_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_BKRS_CTRL1_disp_didx_idx_MASK 0x00FF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_BKRS_CTRL1_disp_didx_idx_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_BKRS_CTRL1_disp_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_BKRS_CTRL1_disp_cidx_idx_MASK 0x000000FFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_BKRS_CTRL1_disp_cidx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_BKRS_CTRL2_disp_ring_vld_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_BKRS_CTRL2_disp_ring_vld_MASK 0x00080000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_BKRS_CTRL2_disp_ring_vld_SHFT 19u
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_BKRS_CTRL2_pf_dq_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_BKRS_CTRL2_pf_dq_ring_empty_MASK 0x00040000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_BKRS_CTRL2_pf_dq_ring_empty_SHFT 18u
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_BKRS_CTRL2_pf_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_BKRS_CTRL2_pf_ring_empty_MASK 0x00020000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_BKRS_CTRL2_pf_ring_empty_SHFT 17u
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_BKRS_CTRL2_pld_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_BKRS_CTRL2_pld_ring_empty_MASK 0x00010000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_BKRS_CTRL2_pld_ring_empty_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_BKRS_CTRL2_pld_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_BKRS_CTRL2_pld_cidx_idx_MASK 0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_BKRS_CTRL2_pld_cidx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_BKRS_CTRL0_pf_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_BKRS_CTRL0_pf_didx_idx_MASK 0x0FFF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_BKRS_CTRL0_pf_didx_idx_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_BKRS_CTRL0_pld_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_BKRS_CTRL0_pld_didx_idx_MASK 0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_BKRS_CTRL0_pld_didx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_BKRS_CTRL1_disp_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_BKRS_CTRL1_disp_didx_idx_MASK 0x00FF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_BKRS_CTRL1_disp_didx_idx_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_BKRS_CTRL1_disp_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_BKRS_CTRL1_disp_cidx_idx_MASK 0x000000FFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_BKRS_CTRL1_disp_cidx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_BKRS_CTRL2_disp_ring_vld_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_BKRS_CTRL2_disp_ring_vld_MASK 0x00080000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_BKRS_CTRL2_disp_ring_vld_SHFT 19u
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_BKRS_CTRL2_pf_dq_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_BKRS_CTRL2_pf_dq_ring_empty_MASK 0x00040000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_BKRS_CTRL2_pf_dq_ring_empty_SHFT 18u
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_BKRS_CTRL2_pf_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_BKRS_CTRL2_pf_ring_empty_MASK 0x00020000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_BKRS_CTRL2_pf_ring_empty_SHFT 17u
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_BKRS_CTRL2_pld_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_BKRS_CTRL2_pld_ring_empty_MASK 0x00010000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_BKRS_CTRL2_pld_ring_empty_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_BKRS_CTRL2_pld_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_BKRS_CTRL2_pld_cidx_idx_MASK 0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_BKRS_CTRL2_pld_cidx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_BKRS_CTRL0_pf_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_BKRS_CTRL0_pf_didx_idx_MASK 0x0FFF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_BKRS_CTRL0_pf_didx_idx_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_BKRS_CTRL0_pld_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_BKRS_CTRL0_pld_didx_idx_MASK 0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_BKRS_CTRL0_pld_didx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_BKRS_CTRL1_disp_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_BKRS_CTRL1_disp_didx_idx_MASK 0x00FF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_BKRS_CTRL1_disp_didx_idx_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_BKRS_CTRL1_disp_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_BKRS_CTRL1_disp_cidx_idx_MASK 0x000000FFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_BKRS_CTRL1_disp_cidx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_BKRS_CTRL2_disp_ring_vld_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_BKRS_CTRL2_disp_ring_vld_MASK 0x00080000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_BKRS_CTRL2_disp_ring_vld_SHFT 19u
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_BKRS_CTRL2_pf_dq_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_BKRS_CTRL2_pf_dq_ring_empty_MASK 0x00040000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_BKRS_CTRL2_pf_dq_ring_empty_SHFT 18u
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_BKRS_CTRL2_pf_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_BKRS_CTRL2_pf_ring_empty_MASK 0x00020000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_BKRS_CTRL2_pf_ring_empty_SHFT 17u
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_BKRS_CTRL2_pld_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_BKRS_CTRL2_pld_ring_empty_MASK 0x00010000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_BKRS_CTRL2_pld_ring_empty_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_BKRS_CTRL2_pld_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_BKRS_CTRL2_pld_cidx_idx_MASK 0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_BKRS_CTRL2_pld_cidx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_BKRS_CTRL0_pf_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_BKRS_CTRL0_pf_didx_idx_MASK 0x0FFF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_BKRS_CTRL0_pf_didx_idx_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_BKRS_CTRL0_pld_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_BKRS_CTRL0_pld_didx_idx_MASK 0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_BKRS_CTRL0_pld_didx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_BKRS_CTRL1_disp_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_BKRS_CTRL1_disp_didx_idx_MASK 0x00FF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_BKRS_CTRL1_disp_didx_idx_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_BKRS_CTRL1_disp_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_BKRS_CTRL1_disp_cidx_idx_MASK 0x000000FFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_BKRS_CTRL1_disp_cidx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_BKRS_CTRL2_disp_ring_vld_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_BKRS_CTRL2_disp_ring_vld_MASK 0x00080000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_BKRS_CTRL2_disp_ring_vld_SHFT 19u
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_BKRS_CTRL2_pf_dq_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_BKRS_CTRL2_pf_dq_ring_empty_MASK 0x00040000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_BKRS_CTRL2_pf_dq_ring_empty_SHFT 18u
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_BKRS_CTRL2_pf_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_BKRS_CTRL2_pf_ring_empty_MASK 0x00020000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_BKRS_CTRL2_pf_ring_empty_SHFT 17u
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_BKRS_CTRL2_pld_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_BKRS_CTRL2_pld_ring_empty_MASK 0x00010000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_BKRS_CTRL2_pld_ring_empty_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_BKRS_CTRL2_pld_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_BKRS_CTRL2_pld_cidx_idx_MASK 0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_BKRS_CTRL2_pld_cidx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_BKRS_CTRL0_pf_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_BKRS_CTRL0_pf_didx_idx_MASK 0x0FFF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_BKRS_CTRL0_pf_didx_idx_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_BKRS_CTRL0_pld_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_BKRS_CTRL0_pld_didx_idx_MASK 0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_BKRS_CTRL0_pld_didx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_BKRS_CTRL1_disp_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_BKRS_CTRL1_disp_didx_idx_MASK 0x00FF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_BKRS_CTRL1_disp_didx_idx_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_BKRS_CTRL1_disp_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_BKRS_CTRL1_disp_cidx_idx_MASK 0x000000FFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_BKRS_CTRL1_disp_cidx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_BKRS_CTRL2_disp_ring_vld_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_BKRS_CTRL2_disp_ring_vld_MASK 0x00080000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_BKRS_CTRL2_disp_ring_vld_SHFT 19u
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_BKRS_CTRL2_pf_dq_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_BKRS_CTRL2_pf_dq_ring_empty_MASK 0x00040000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_BKRS_CTRL2_pf_dq_ring_empty_SHFT 18u
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_BKRS_CTRL2_pf_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_BKRS_CTRL2_pf_ring_empty_MASK 0x00020000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_BKRS_CTRL2_pf_ring_empty_SHFT 17u
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_BKRS_CTRL2_pld_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_BKRS_CTRL2_pld_ring_empty_MASK 0x00010000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_BKRS_CTRL2_pld_ring_empty_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_BKRS_CTRL2_pld_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_BKRS_CTRL2_pld_cidx_idx_MASK 0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_BKRS_CTRL2_pld_cidx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_BKRS_CTRL0_pf_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_BKRS_CTRL0_pf_didx_idx_MASK 0x0FFF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_BKRS_CTRL0_pf_didx_idx_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_BKRS_CTRL0_pld_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_BKRS_CTRL0_pld_didx_idx_MASK 0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_BKRS_CTRL0_pld_didx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_BKRS_CTRL1_disp_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_BKRS_CTRL1_disp_didx_idx_MASK 0x00FF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_BKRS_CTRL1_disp_didx_idx_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_BKRS_CTRL1_disp_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_BKRS_CTRL1_disp_cidx_idx_MASK 0x000000FFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_BKRS_CTRL1_disp_cidx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_BKRS_CTRL2_disp_ring_vld_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_BKRS_CTRL2_disp_ring_vld_MASK 0x00080000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_BKRS_CTRL2_disp_ring_vld_SHFT 19u
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_BKRS_CTRL2_pf_dq_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_BKRS_CTRL2_pf_dq_ring_empty_MASK 0x00040000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_BKRS_CTRL2_pf_dq_ring_empty_SHFT 18u
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_BKRS_CTRL2_pf_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_BKRS_CTRL2_pf_ring_empty_MASK 0x00020000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_BKRS_CTRL2_pf_ring_empty_SHFT 17u
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_BKRS_CTRL2_pld_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_BKRS_CTRL2_pld_ring_empty_MASK 0x00010000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_BKRS_CTRL2_pld_ring_empty_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_BKRS_CTRL2_pld_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_BKRS_CTRL2_pld_cidx_idx_MASK 0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_BKRS_CTRL2_pld_cidx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_BKRS_CTRL0_pf_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_BKRS_CTRL0_pf_didx_idx_MASK 0x0FFF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_BKRS_CTRL0_pf_didx_idx_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_BKRS_CTRL0_pld_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_BKRS_CTRL0_pld_didx_idx_MASK 0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_BKRS_CTRL0_pld_didx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_BKRS_CTRL1_disp_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_BKRS_CTRL1_disp_didx_idx_MASK 0x00FF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_BKRS_CTRL1_disp_didx_idx_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_BKRS_CTRL1_disp_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_BKRS_CTRL1_disp_cidx_idx_MASK 0x000000FFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_BKRS_CTRL1_disp_cidx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_BKRS_CTRL2_disp_ring_vld_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_BKRS_CTRL2_disp_ring_vld_MASK 0x00080000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_BKRS_CTRL2_disp_ring_vld_SHFT 19u
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_BKRS_CTRL2_pf_dq_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_BKRS_CTRL2_pf_dq_ring_empty_MASK 0x00040000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_BKRS_CTRL2_pf_dq_ring_empty_SHFT 18u
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_BKRS_CTRL2_pf_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_BKRS_CTRL2_pf_ring_empty_MASK 0x00020000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_BKRS_CTRL2_pf_ring_empty_SHFT 17u
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_BKRS_CTRL2_pld_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_BKRS_CTRL2_pld_ring_empty_MASK 0x00010000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_BKRS_CTRL2_pld_ring_empty_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_BKRS_CTRL2_pld_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_BKRS_CTRL2_pld_cidx_idx_MASK 0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_BKRS_CTRL2_pld_cidx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_DMAD_MIB_DMAD_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_DMAD_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_DMAD_MIB_DMAD_MIB_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_DMAD_MIB_DMAD_MIB_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_PKT_MIB_PKT_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_PKT_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_PKT_MIB_PKT_MIB_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_PKT_MIB_PKT_MIB_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_DMAD_MIB_DMAD_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_DMAD_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_DMAD_MIB_DMAD_MIB_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_DMAD_MIB_DMAD_MIB_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_PKT_MIB_PKT_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_PKT_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_PKT_MIB_PKT_MIB_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_PKT_MIB_PKT_MIB_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_DMAD_MIB_DMAD_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_DMAD_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_DMAD_MIB_DMAD_MIB_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_DMAD_MIB_DMAD_MIB_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_PKT_MIB_PKT_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_PKT_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_PKT_MIB_PKT_MIB_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_PKT_MIB_PKT_MIB_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_DMAD_MIB_DMAD_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_DMAD_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_DMAD_MIB_DMAD_MIB_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_DMAD_MIB_DMAD_MIB_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_PKT_MIB_PKT_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_PKT_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_PKT_MIB_PKT_MIB_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_PKT_MIB_PKT_MIB_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_DMAD_MIB_DMAD_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_DMAD_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_DMAD_MIB_DMAD_MIB_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_DMAD_MIB_DMAD_MIB_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_PKT_MIB_PKT_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_PKT_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_PKT_MIB_PKT_MIB_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_PKT_MIB_PKT_MIB_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_DMAD_MIB_DMAD_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_DMAD_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_DMAD_MIB_DMAD_MIB_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_DMAD_MIB_DMAD_MIB_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_PKT_MIB_PKT_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_PKT_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_PKT_MIB_PKT_MIB_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_PKT_MIB_PKT_MIB_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_DMAD_MIB_DMAD_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_DMAD_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_DMAD_MIB_DMAD_MIB_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_DMAD_MIB_DMAD_MIB_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_PKT_MIB_PKT_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_PKT_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_PKT_MIB_PKT_MIB_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_PKT_MIB_PKT_MIB_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING7_DMAD_MIB_DMAD_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING7_DMAD_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING7_DMAD_MIB_DMAD_MIB_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING7_DMAD_MIB_DMAD_MIB_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING7_PKT_MIB_PKT_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING7_PKT_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING7_PKT_MIB_PKT_MIB_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING7_PKT_MIB_PKT_MIB_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING8_DMAD_MIB_DMAD_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING8_DMAD_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING8_DMAD_MIB_DMAD_MIB_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING8_DMAD_MIB_DMAD_MIB_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING8_PKT_MIB_PKT_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING8_PKT_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING8_PKT_MIB_PKT_MIB_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING8_PKT_MIB_PKT_MIB_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING9_DMAD_MIB_DMAD_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING9_DMAD_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING9_DMAD_MIB_DMAD_MIB_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING9_DMAD_MIB_DMAD_MIB_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING9_PKT_MIB_PKT_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING9_PKT_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING9_PKT_MIB_PKT_MIB_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING9_PKT_MIB_PKT_MIB_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING10_DMAD_MIB_DMAD_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING10_DMAD_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING10_DMAD_MIB_DMAD_MIB_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING10_DMAD_MIB_DMAD_MIB_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING10_PKT_MIB_PKT_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING10_PKT_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING10_PKT_MIB_PKT_MIB_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING10_PKT_MIB_PKT_MIB_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING11_DMAD_MIB_DMAD_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING11_DMAD_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING11_DMAD_MIB_DMAD_MIB_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING11_DMAD_MIB_DMAD_MIB_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING11_PKT_MIB_PKT_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING11_PKT_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING11_PKT_MIB_PKT_MIB_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING11_PKT_MIB_PKT_MIB_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING12_DMAD_MIB_DMAD_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING12_DMAD_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING12_DMAD_MIB_DMAD_MIB_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING12_DMAD_MIB_DMAD_MIB_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING12_PKT_MIB_PKT_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING12_PKT_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING12_PKT_MIB_PKT_MIB_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING12_PKT_MIB_PKT_MIB_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING13_DMAD_MIB_DMAD_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING13_DMAD_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING13_DMAD_MIB_DMAD_MIB_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING13_DMAD_MIB_DMAD_MIB_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING13_PKT_MIB_PKT_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING13_PKT_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING13_PKT_MIB_PKT_MIB_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING13_PKT_MIB_PKT_MIB_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING14_DMAD_MIB_DMAD_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING14_DMAD_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING14_DMAD_MIB_DMAD_MIB_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING14_DMAD_MIB_DMAD_MIB_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING14_PKT_MIB_PKT_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING14_PKT_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING14_PKT_MIB_PKT_MIB_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING14_PKT_MIB_PKT_MIB_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING15_DMAD_MIB_DMAD_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING15_DMAD_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING15_DMAD_MIB_DMAD_MIB_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING15_DMAD_MIB_DMAD_MIB_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING15_PKT_MIB_PKT_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING15_PKT_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING15_PKT_MIB_PKT_MIB_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING15_PKT_MIB_PKT_MIB_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_DMAD_MIB_DMAD_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_DMAD_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_DMAD_MIB_DMAD_MIB_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_DMAD_MIB_DMAD_MIB_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_PKT_MIB_PKT_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_PKT_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_PKT_MIB_PKT_MIB_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_PKT_MIB_PKT_MIB_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_DMAD_MIB_DMAD_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_DMAD_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_DMAD_MIB_DMAD_MIB_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_DMAD_MIB_DMAD_MIB_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_PKT_MIB_PKT_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_PKT_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_PKT_MIB_PKT_MIB_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_PKT_MIB_PKT_MIB_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_DMAD_MIB_DMAD_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_DMAD_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_DMAD_MIB_DMAD_MIB_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_DMAD_MIB_DMAD_MIB_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_PKT_MIB_PKT_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_PKT_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_PKT_MIB_PKT_MIB_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_PKT_MIB_PKT_MIB_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_DMAD_MIB_DMAD_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_DMAD_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_DMAD_MIB_DMAD_MIB_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_DMAD_MIB_DMAD_MIB_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_PKT_MIB_PKT_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_PKT_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_PKT_MIB_PKT_MIB_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_PKT_MIB_PKT_MIB_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING20_DMAD_MIB_DMAD_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING20_DMAD_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING20_DMAD_MIB_DMAD_MIB_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING20_DMAD_MIB_DMAD_MIB_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING20_PKT_MIB_PKT_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING20_PKT_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING20_PKT_MIB_PKT_MIB_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING20_PKT_MIB_PKT_MIB_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING21_DMAD_MIB_DMAD_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING21_DMAD_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING21_DMAD_MIB_DMAD_MIB_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING21_DMAD_MIB_DMAD_MIB_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING21_PKT_MIB_PKT_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING21_PKT_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING21_PKT_MIB_PKT_MIB_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING21_PKT_MIB_PKT_MIB_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING22_DMAD_MIB_DMAD_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING22_DMAD_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING22_DMAD_MIB_DMAD_MIB_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING22_DMAD_MIB_DMAD_MIB_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING22_PKT_MIB_PKT_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING22_PKT_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING22_PKT_MIB_PKT_MIB_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING22_PKT_MIB_PKT_MIB_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING23_DMAD_MIB_DMAD_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING23_DMAD_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING23_DMAD_MIB_DMAD_MIB_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING23_DMAD_MIB_DMAD_MIB_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING23_PKT_MIB_PKT_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING23_PKT_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING23_PKT_MIB_PKT_MIB_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING23_PKT_MIB_PKT_MIB_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING24_DMAD_MIB_DMAD_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING24_DMAD_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING24_DMAD_MIB_DMAD_MIB_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING24_DMAD_MIB_DMAD_MIB_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING24_PKT_MIB_PKT_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING24_PKT_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING24_PKT_MIB_PKT_MIB_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING24_PKT_MIB_PKT_MIB_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING25_DMAD_MIB_DMAD_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING25_DMAD_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING25_DMAD_MIB_DMAD_MIB_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING25_DMAD_MIB_DMAD_MIB_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING25_PKT_MIB_PKT_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING25_PKT_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING25_PKT_MIB_PKT_MIB_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING25_PKT_MIB_PKT_MIB_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING26_DMAD_MIB_DMAD_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING26_DMAD_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING26_DMAD_MIB_DMAD_MIB_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING26_DMAD_MIB_DMAD_MIB_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING26_PKT_MIB_PKT_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING26_PKT_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING26_PKT_MIB_PKT_MIB_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING26_PKT_MIB_PKT_MIB_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING27_DMAD_MIB_DMAD_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING27_DMAD_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING27_DMAD_MIB_DMAD_MIB_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING27_DMAD_MIB_DMAD_MIB_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING27_PKT_MIB_PKT_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING27_PKT_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING27_PKT_MIB_PKT_MIB_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING27_PKT_MIB_PKT_MIB_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING28_DMAD_MIB_DMAD_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING28_DMAD_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING28_DMAD_MIB_DMAD_MIB_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING28_DMAD_MIB_DMAD_MIB_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING28_PKT_MIB_PKT_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING28_PKT_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING28_PKT_MIB_PKT_MIB_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING28_PKT_MIB_PKT_MIB_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING29_DMAD_MIB_DMAD_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING29_DMAD_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING29_DMAD_MIB_DMAD_MIB_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING29_DMAD_MIB_DMAD_MIB_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING29_PKT_MIB_PKT_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING29_PKT_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING29_PKT_MIB_PKT_MIB_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING29_PKT_MIB_PKT_MIB_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING30_DMAD_MIB_DMAD_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING30_DMAD_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING30_DMAD_MIB_DMAD_MIB_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING30_DMAD_MIB_DMAD_MIB_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING30_PKT_MIB_PKT_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING30_PKT_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING30_PKT_MIB_PKT_MIB_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING30_PKT_MIB_PKT_MIB_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING31_DMAD_MIB_DMAD_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING31_DMAD_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING31_DMAD_MIB_DMAD_MIB_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING31_DMAD_MIB_DMAD_MIB_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING31_PKT_MIB_PKT_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING31_PKT_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING31_PKT_MIB_PKT_MIB_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING31_PKT_MIB_PKT_MIB_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_DMAD_MIB_DMAD_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_DMAD_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_DMAD_MIB_DMAD_MIB_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_DMAD_MIB_DMAD_MIB_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_PKT_MIB_PKT_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_PKT_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_PKT_MIB_PKT_MIB_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_PKT_MIB_PKT_MIB_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_DMAD_EXT0_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_DMAD_EXT0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_DMAD_EXT0_BASE_PTR_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_DMAD_EXT0_BASE_PTR_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_DMAD_EXT1_BASE_PTR_EXT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_DMAD_EXT1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_DMAD_EXT1_BASE_PTR_EXT_MASK 0x0000000Fu                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_DMAD_EXT1_BASE_PTR_EXT_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_DMAD_MIB_DMAD_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_DMAD_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_DMAD_MIB_DMAD_MIB_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_DMAD_MIB_DMAD_MIB_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_PKT_MIB_PKT_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_PKT_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_PKT_MIB_PKT_MIB_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_PKT_MIB_PKT_MIB_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_DMAD_EXT0_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_DMAD_EXT0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_DMAD_EXT0_BASE_PTR_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_DMAD_EXT0_BASE_PTR_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_DMAD_EXT1_BASE_PTR_EXT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_DMAD_EXT1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_DMAD_EXT1_BASE_PTR_EXT_MASK 0x0000000Fu                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_DMAD_EXT1_BASE_PTR_EXT_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_DMAD_MIB_DMAD_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_DMAD_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_DMAD_MIB_DMAD_MIB_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_DMAD_MIB_DMAD_MIB_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_PKT_MIB_PKT_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_PKT_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_PKT_MIB_PKT_MIB_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_PKT_MIB_PKT_MIB_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_DMAD_EXT0_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_DMAD_EXT0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_DMAD_EXT0_BASE_PTR_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_DMAD_EXT0_BASE_PTR_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_DMAD_EXT1_BASE_PTR_EXT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_DMAD_EXT1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_DMAD_EXT1_BASE_PTR_EXT_MASK 0x0000000Fu                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_DMAD_EXT1_BASE_PTR_EXT_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_DMAD_MIB_DMAD_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_DMAD_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_DMAD_MIB_DMAD_MIB_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_DMAD_MIB_DMAD_MIB_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_PKT_MIB_PKT_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_PKT_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_PKT_MIB_PKT_MIB_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_PKT_MIB_PKT_MIB_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_DMAD_EXT0_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_DMAD_EXT0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_DMAD_EXT0_BASE_PTR_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_DMAD_EXT0_BASE_PTR_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_DMAD_EXT1_BASE_PTR_EXT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_DMAD_EXT1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_DMAD_EXT1_BASE_PTR_EXT_MASK 0x0000000Fu                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_DMAD_EXT1_BASE_PTR_EXT_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_DMAD_MIB_DMAD_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_DMAD_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_DMAD_MIB_DMAD_MIB_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_DMAD_MIB_DMAD_MIB_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_PKT_MIB_PKT_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_PKT_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_PKT_MIB_PKT_MIB_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_PKT_MIB_PKT_MIB_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_DMAD_EXT0_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_DMAD_EXT0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_DMAD_EXT0_BASE_PTR_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_DMAD_EXT0_BASE_PTR_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_DMAD_EXT1_BASE_PTR_EXT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_DMAD_EXT1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_DMAD_EXT1_BASE_PTR_EXT_MASK 0x0000000Fu                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_DMAD_EXT1_BASE_PTR_EXT_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_DMAD_MIB_DMAD_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_DMAD_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_DMAD_MIB_DMAD_MIB_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_DMAD_MIB_DMAD_MIB_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_PKT_MIB_PKT_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_PKT_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_PKT_MIB_PKT_MIB_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_PKT_MIB_PKT_MIB_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_DMAD_EXT0_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_DMAD_EXT0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_DMAD_EXT0_BASE_PTR_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_DMAD_EXT0_BASE_PTR_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_DMAD_EXT1_BASE_PTR_EXT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_DMAD_EXT1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_DMAD_EXT1_BASE_PTR_EXT_MASK 0x0000000Fu                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_DMAD_EXT1_BASE_PTR_EXT_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_DMAD_MIB_DMAD_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_DMAD_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_DMAD_MIB_DMAD_MIB_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_DMAD_MIB_DMAD_MIB_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_PKT_MIB_PKT_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_PKT_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_PKT_MIB_PKT_MIB_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_PKT_MIB_PKT_MIB_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_DMAD_EXT0_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_DMAD_EXT0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_DMAD_EXT0_BASE_PTR_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_DMAD_EXT0_BASE_PTR_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_DMAD_EXT1_BASE_PTR_EXT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_DMAD_EXT1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_DMAD_EXT1_BASE_PTR_EXT_MASK 0x0000000Fu                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_DMAD_EXT1_BASE_PTR_EXT_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_DMAD_MIB_DMAD_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_DMAD_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_DMAD_MIB_DMAD_MIB_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_DMAD_MIB_DMAD_MIB_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_PKT_MIB_PKT_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_PKT_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_PKT_MIB_PKT_MIB_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_PKT_MIB_PKT_MIB_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_DMAD_EXT0_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_DMAD_EXT0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_DMAD_EXT0_BASE_PTR_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_DMAD_EXT0_BASE_PTR_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_DMAD_EXT1_BASE_PTR_EXT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_DMAD_EXT1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_DMAD_EXT1_BASE_PTR_EXT_MASK 0x0000000Fu                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_DMAD_EXT1_BASE_PTR_EXT_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING32_CTRL0_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING32_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING32_CTRL0_BASE_PTR_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING32_CTRL0_BASE_PTR_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING32_CTRL1_BASE_PTR_EXT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING32_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING32_CTRL1_BASE_PTR_EXT_MASK 0x000F0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING32_CTRL1_BASE_PTR_EXT_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING32_CTRL1_ATTR_ADDR     WF_WFDMA_HOST_DMA0_WPDMA_TX_RING32_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING32_CTRL1_ATTR_MASK     0x00001000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING32_CTRL1_ATTR_SHFT     12u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING32_CTRL1_MAX_CNT_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING32_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING32_CTRL1_MAX_CNT_MASK  0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING32_CTRL1_MAX_CNT_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING32_CTRL2_CPU_IDX_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING32_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING32_CTRL2_CPU_IDX_MASK  0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING32_CTRL2_CPU_IDX_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING32_CTRL3_DMA_IDX_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING32_CTRL3_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING32_CTRL3_DMA_IDX_MASK  0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING32_CTRL3_DMA_IDX_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING33_CTRL0_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING33_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING33_CTRL0_BASE_PTR_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING33_CTRL0_BASE_PTR_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING33_CTRL1_BASE_PTR_EXT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING33_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING33_CTRL1_BASE_PTR_EXT_MASK 0x000F0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING33_CTRL1_BASE_PTR_EXT_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING33_CTRL1_ATTR_ADDR     WF_WFDMA_HOST_DMA0_WPDMA_TX_RING33_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING33_CTRL1_ATTR_MASK     0x00001000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING33_CTRL1_ATTR_SHFT     12u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING33_CTRL1_MAX_CNT_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING33_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING33_CTRL1_MAX_CNT_MASK  0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING33_CTRL1_MAX_CNT_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING33_CTRL2_CPU_IDX_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING33_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING33_CTRL2_CPU_IDX_MASK  0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING33_CTRL2_CPU_IDX_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING33_CTRL3_DMA_IDX_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING33_CTRL3_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING33_CTRL3_DMA_IDX_MASK  0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING33_CTRL3_DMA_IDX_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING34_CTRL0_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING34_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING34_CTRL0_BASE_PTR_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING34_CTRL0_BASE_PTR_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING34_CTRL1_BASE_PTR_EXT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING34_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING34_CTRL1_BASE_PTR_EXT_MASK 0x000F0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING34_CTRL1_BASE_PTR_EXT_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING34_CTRL1_ATTR_ADDR     WF_WFDMA_HOST_DMA0_WPDMA_TX_RING34_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING34_CTRL1_ATTR_MASK     0x00001000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING34_CTRL1_ATTR_SHFT     12u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING34_CTRL1_MAX_CNT_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING34_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING34_CTRL1_MAX_CNT_MASK  0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING34_CTRL1_MAX_CNT_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING34_CTRL2_CPU_IDX_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING34_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING34_CTRL2_CPU_IDX_MASK  0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING34_CTRL2_CPU_IDX_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING34_CTRL3_DMA_IDX_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING34_CTRL3_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING34_CTRL3_DMA_IDX_MASK  0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING34_CTRL3_DMA_IDX_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING35_CTRL0_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING35_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING35_CTRL0_BASE_PTR_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING35_CTRL0_BASE_PTR_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING35_CTRL1_BASE_PTR_EXT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING35_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING35_CTRL1_BASE_PTR_EXT_MASK 0x000F0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING35_CTRL1_BASE_PTR_EXT_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING35_CTRL1_ATTR_ADDR     WF_WFDMA_HOST_DMA0_WPDMA_TX_RING35_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING35_CTRL1_ATTR_MASK     0x00001000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING35_CTRL1_ATTR_SHFT     12u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING35_CTRL1_MAX_CNT_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING35_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING35_CTRL1_MAX_CNT_MASK  0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING35_CTRL1_MAX_CNT_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING35_CTRL2_CPU_IDX_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING35_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING35_CTRL2_CPU_IDX_MASK  0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING35_CTRL2_CPU_IDX_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING35_CTRL3_DMA_IDX_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING35_CTRL3_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING35_CTRL3_DMA_IDX_MASK  0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING35_CTRL3_DMA_IDX_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING36_CTRL0_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING36_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING36_CTRL0_BASE_PTR_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING36_CTRL0_BASE_PTR_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING36_CTRL1_BASE_PTR_EXT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING36_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING36_CTRL1_BASE_PTR_EXT_MASK 0x000F0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING36_CTRL1_BASE_PTR_EXT_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING36_CTRL1_ATTR_ADDR     WF_WFDMA_HOST_DMA0_WPDMA_TX_RING36_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING36_CTRL1_ATTR_MASK     0x00001000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING36_CTRL1_ATTR_SHFT     12u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING36_CTRL1_MAX_CNT_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING36_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING36_CTRL1_MAX_CNT_MASK  0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING36_CTRL1_MAX_CNT_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING36_CTRL2_CPU_IDX_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING36_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING36_CTRL2_CPU_IDX_MASK  0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING36_CTRL2_CPU_IDX_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING36_CTRL3_DMA_IDX_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING36_CTRL3_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING36_CTRL3_DMA_IDX_MASK  0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING36_CTRL3_DMA_IDX_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING37_CTRL0_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING37_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING37_CTRL0_BASE_PTR_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING37_CTRL0_BASE_PTR_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING37_CTRL1_BASE_PTR_EXT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING37_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING37_CTRL1_BASE_PTR_EXT_MASK 0x000F0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING37_CTRL1_BASE_PTR_EXT_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING37_CTRL1_ATTR_ADDR     WF_WFDMA_HOST_DMA0_WPDMA_TX_RING37_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING37_CTRL1_ATTR_MASK     0x00001000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING37_CTRL1_ATTR_SHFT     12u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING37_CTRL1_MAX_CNT_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING37_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING37_CTRL1_MAX_CNT_MASK  0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING37_CTRL1_MAX_CNT_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING37_CTRL2_CPU_IDX_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING37_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING37_CTRL2_CPU_IDX_MASK  0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING37_CTRL2_CPU_IDX_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING37_CTRL3_DMA_IDX_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING37_CTRL3_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING37_CTRL3_DMA_IDX_MASK  0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING37_CTRL3_DMA_IDX_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING38_CTRL0_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING38_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING38_CTRL0_BASE_PTR_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING38_CTRL0_BASE_PTR_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING38_CTRL1_BASE_PTR_EXT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING38_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING38_CTRL1_BASE_PTR_EXT_MASK 0x000F0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING38_CTRL1_BASE_PTR_EXT_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING38_CTRL1_ATTR_ADDR     WF_WFDMA_HOST_DMA0_WPDMA_TX_RING38_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING38_CTRL1_ATTR_MASK     0x00001000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING38_CTRL1_ATTR_SHFT     12u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING38_CTRL1_MAX_CNT_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING38_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING38_CTRL1_MAX_CNT_MASK  0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING38_CTRL1_MAX_CNT_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING38_CTRL2_CPU_IDX_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING38_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING38_CTRL2_CPU_IDX_MASK  0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING38_CTRL2_CPU_IDX_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING38_CTRL3_DMA_IDX_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING38_CTRL3_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING38_CTRL3_DMA_IDX_MASK  0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING38_CTRL3_DMA_IDX_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING39_CTRL0_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING39_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING39_CTRL0_BASE_PTR_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING39_CTRL0_BASE_PTR_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING39_CTRL1_BASE_PTR_EXT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING39_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING39_CTRL1_BASE_PTR_EXT_MASK 0x000F0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING39_CTRL1_BASE_PTR_EXT_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING39_CTRL1_ATTR_ADDR     WF_WFDMA_HOST_DMA0_WPDMA_TX_RING39_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING39_CTRL1_ATTR_MASK     0x00001000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING39_CTRL1_ATTR_SHFT     12u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING39_CTRL1_MAX_CNT_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING39_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING39_CTRL1_MAX_CNT_MASK  0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING39_CTRL1_MAX_CNT_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING39_CTRL2_CPU_IDX_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING39_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING39_CTRL2_CPU_IDX_MASK  0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING39_CTRL2_CPU_IDX_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING39_CTRL3_DMA_IDX_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING39_CTRL3_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING39_CTRL3_DMA_IDX_MASK  0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING39_CTRL3_DMA_IDX_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING40_CTRL0_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING40_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING40_CTRL0_BASE_PTR_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING40_CTRL0_BASE_PTR_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING40_CTRL1_BASE_PTR_EXT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING40_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING40_CTRL1_BASE_PTR_EXT_MASK 0x000F0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING40_CTRL1_BASE_PTR_EXT_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING40_CTRL1_ATTR_ADDR     WF_WFDMA_HOST_DMA0_WPDMA_TX_RING40_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING40_CTRL1_ATTR_MASK     0x00001000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING40_CTRL1_ATTR_SHFT     12u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING40_CTRL1_MAX_CNT_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING40_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING40_CTRL1_MAX_CNT_MASK  0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING40_CTRL1_MAX_CNT_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING40_CTRL2_CPU_IDX_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING40_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING40_CTRL2_CPU_IDX_MASK  0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING40_CTRL2_CPU_IDX_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING40_CTRL3_DMA_IDX_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING40_CTRL3_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING40_CTRL3_DMA_IDX_MASK  0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING40_CTRL3_DMA_IDX_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING41_CTRL0_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING41_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING41_CTRL0_BASE_PTR_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING41_CTRL0_BASE_PTR_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING41_CTRL1_BASE_PTR_EXT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING41_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING41_CTRL1_BASE_PTR_EXT_MASK 0x000F0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING41_CTRL1_BASE_PTR_EXT_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING41_CTRL1_ATTR_ADDR     WF_WFDMA_HOST_DMA0_WPDMA_TX_RING41_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING41_CTRL1_ATTR_MASK     0x00001000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING41_CTRL1_ATTR_SHFT     12u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING41_CTRL1_MAX_CNT_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING41_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING41_CTRL1_MAX_CNT_MASK  0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING41_CTRL1_MAX_CNT_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING41_CTRL2_CPU_IDX_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING41_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING41_CTRL2_CPU_IDX_MASK  0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING41_CTRL2_CPU_IDX_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING41_CTRL3_DMA_IDX_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING41_CTRL3_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING41_CTRL3_DMA_IDX_MASK  0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING41_CTRL3_DMA_IDX_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING42_CTRL0_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING42_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING42_CTRL0_BASE_PTR_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING42_CTRL0_BASE_PTR_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING42_CTRL1_BASE_PTR_EXT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING42_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING42_CTRL1_BASE_PTR_EXT_MASK 0x000F0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING42_CTRL1_BASE_PTR_EXT_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING42_CTRL1_ATTR_ADDR     WF_WFDMA_HOST_DMA0_WPDMA_TX_RING42_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING42_CTRL1_ATTR_MASK     0x00001000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING42_CTRL1_ATTR_SHFT     12u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING42_CTRL1_MAX_CNT_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING42_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING42_CTRL1_MAX_CNT_MASK  0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING42_CTRL1_MAX_CNT_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING42_CTRL2_CPU_IDX_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING42_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING42_CTRL2_CPU_IDX_MASK  0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING42_CTRL2_CPU_IDX_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING42_CTRL3_DMA_IDX_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING42_CTRL3_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING42_CTRL3_DMA_IDX_MASK  0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING42_CTRL3_DMA_IDX_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING43_CTRL0_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING43_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING43_CTRL0_BASE_PTR_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING43_CTRL0_BASE_PTR_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING43_CTRL1_BASE_PTR_EXT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING43_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING43_CTRL1_BASE_PTR_EXT_MASK 0x000F0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING43_CTRL1_BASE_PTR_EXT_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING43_CTRL1_ATTR_ADDR     WF_WFDMA_HOST_DMA0_WPDMA_TX_RING43_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING43_CTRL1_ATTR_MASK     0x00001000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING43_CTRL1_ATTR_SHFT     12u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING43_CTRL1_MAX_CNT_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING43_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING43_CTRL1_MAX_CNT_MASK  0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING43_CTRL1_MAX_CNT_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING43_CTRL2_CPU_IDX_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING43_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING43_CTRL2_CPU_IDX_MASK  0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING43_CTRL2_CPU_IDX_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING43_CTRL3_DMA_IDX_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING43_CTRL3_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING43_CTRL3_DMA_IDX_MASK  0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING43_CTRL3_DMA_IDX_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING44_CTRL0_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING44_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING44_CTRL0_BASE_PTR_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING44_CTRL0_BASE_PTR_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING44_CTRL1_BASE_PTR_EXT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING44_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING44_CTRL1_BASE_PTR_EXT_MASK 0x000F0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING44_CTRL1_BASE_PTR_EXT_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING44_CTRL1_ATTR_ADDR     WF_WFDMA_HOST_DMA0_WPDMA_TX_RING44_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING44_CTRL1_ATTR_MASK     0x00001000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING44_CTRL1_ATTR_SHFT     12u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING44_CTRL1_MAX_CNT_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING44_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING44_CTRL1_MAX_CNT_MASK  0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING44_CTRL1_MAX_CNT_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING44_CTRL2_CPU_IDX_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING44_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING44_CTRL2_CPU_IDX_MASK  0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING44_CTRL2_CPU_IDX_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING44_CTRL3_DMA_IDX_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING44_CTRL3_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING44_CTRL3_DMA_IDX_MASK  0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING44_CTRL3_DMA_IDX_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING45_CTRL0_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING45_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING45_CTRL0_BASE_PTR_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING45_CTRL0_BASE_PTR_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING45_CTRL1_BASE_PTR_EXT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING45_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING45_CTRL1_BASE_PTR_EXT_MASK 0x000F0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING45_CTRL1_BASE_PTR_EXT_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING45_CTRL1_ATTR_ADDR     WF_WFDMA_HOST_DMA0_WPDMA_TX_RING45_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING45_CTRL1_ATTR_MASK     0x00001000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING45_CTRL1_ATTR_SHFT     12u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING45_CTRL1_MAX_CNT_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING45_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING45_CTRL1_MAX_CNT_MASK  0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING45_CTRL1_MAX_CNT_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING45_CTRL2_CPU_IDX_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING45_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING45_CTRL2_CPU_IDX_MASK  0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING45_CTRL2_CPU_IDX_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING45_CTRL3_DMA_IDX_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING45_CTRL3_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING45_CTRL3_DMA_IDX_MASK  0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING45_CTRL3_DMA_IDX_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING46_CTRL0_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING46_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING46_CTRL0_BASE_PTR_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING46_CTRL0_BASE_PTR_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING46_CTRL1_BASE_PTR_EXT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING46_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING46_CTRL1_BASE_PTR_EXT_MASK 0x000F0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING46_CTRL1_BASE_PTR_EXT_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING46_CTRL1_ATTR_ADDR     WF_WFDMA_HOST_DMA0_WPDMA_TX_RING46_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING46_CTRL1_ATTR_MASK     0x00001000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING46_CTRL1_ATTR_SHFT     12u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING46_CTRL1_MAX_CNT_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING46_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING46_CTRL1_MAX_CNT_MASK  0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING46_CTRL1_MAX_CNT_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING46_CTRL2_CPU_IDX_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING46_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING46_CTRL2_CPU_IDX_MASK  0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING46_CTRL2_CPU_IDX_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING46_CTRL3_DMA_IDX_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING46_CTRL3_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING46_CTRL3_DMA_IDX_MASK  0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING46_CTRL3_DMA_IDX_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING47_CTRL0_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING47_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING47_CTRL0_BASE_PTR_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING47_CTRL0_BASE_PTR_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING47_CTRL1_BASE_PTR_EXT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING47_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING47_CTRL1_BASE_PTR_EXT_MASK 0x000F0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING47_CTRL1_BASE_PTR_EXT_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING47_CTRL1_ATTR_ADDR     WF_WFDMA_HOST_DMA0_WPDMA_TX_RING47_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING47_CTRL1_ATTR_MASK     0x00001000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING47_CTRL1_ATTR_SHFT     12u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING47_CTRL1_MAX_CNT_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING47_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING47_CTRL1_MAX_CNT_MASK  0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING47_CTRL1_MAX_CNT_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING47_CTRL2_CPU_IDX_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING47_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING47_CTRL2_CPU_IDX_MASK  0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING47_CTRL2_CPU_IDX_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING47_CTRL3_DMA_IDX_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING47_CTRL3_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING47_CTRL3_DMA_IDX_MASK  0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING47_CTRL3_DMA_IDX_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING48_CTRL0_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING48_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING48_CTRL0_BASE_PTR_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING48_CTRL0_BASE_PTR_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING48_CTRL1_BASE_PTR_EXT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING48_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING48_CTRL1_BASE_PTR_EXT_MASK 0x000F0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING48_CTRL1_BASE_PTR_EXT_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING48_CTRL1_ATTR_ADDR     WF_WFDMA_HOST_DMA0_WPDMA_TX_RING48_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING48_CTRL1_ATTR_MASK     0x00001000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING48_CTRL1_ATTR_SHFT     12u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING48_CTRL1_MAX_CNT_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING48_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING48_CTRL1_MAX_CNT_MASK  0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING48_CTRL1_MAX_CNT_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING48_CTRL2_CPU_IDX_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING48_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING48_CTRL2_CPU_IDX_MASK  0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING48_CTRL2_CPU_IDX_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING48_CTRL3_DMA_IDX_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING48_CTRL3_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING48_CTRL3_DMA_IDX_MASK  0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING48_CTRL3_DMA_IDX_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING49_CTRL0_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING49_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING49_CTRL0_BASE_PTR_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING49_CTRL0_BASE_PTR_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING49_CTRL1_BASE_PTR_EXT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING49_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING49_CTRL1_BASE_PTR_EXT_MASK 0x000F0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING49_CTRL1_BASE_PTR_EXT_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING49_CTRL1_ATTR_ADDR     WF_WFDMA_HOST_DMA0_WPDMA_TX_RING49_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING49_CTRL1_ATTR_MASK     0x00001000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING49_CTRL1_ATTR_SHFT     12u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING49_CTRL1_MAX_CNT_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING49_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING49_CTRL1_MAX_CNT_MASK  0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING49_CTRL1_MAX_CNT_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING49_CTRL2_CPU_IDX_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING49_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING49_CTRL2_CPU_IDX_MASK  0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING49_CTRL2_CPU_IDX_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING49_CTRL3_DMA_IDX_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING49_CTRL3_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING49_CTRL3_DMA_IDX_MASK  0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING49_CTRL3_DMA_IDX_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING50_CTRL0_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING50_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING50_CTRL0_BASE_PTR_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING50_CTRL0_BASE_PTR_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING50_CTRL1_BASE_PTR_EXT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING50_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING50_CTRL1_BASE_PTR_EXT_MASK 0x000F0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING50_CTRL1_BASE_PTR_EXT_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING50_CTRL1_ATTR_ADDR     WF_WFDMA_HOST_DMA0_WPDMA_TX_RING50_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING50_CTRL1_ATTR_MASK     0x00001000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING50_CTRL1_ATTR_SHFT     12u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING50_CTRL1_MAX_CNT_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING50_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING50_CTRL1_MAX_CNT_MASK  0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING50_CTRL1_MAX_CNT_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING50_CTRL2_CPU_IDX_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING50_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING50_CTRL2_CPU_IDX_MASK  0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING50_CTRL2_CPU_IDX_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING50_CTRL3_DMA_IDX_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING50_CTRL3_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING50_CTRL3_DMA_IDX_MASK  0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING50_CTRL3_DMA_IDX_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING51_CTRL0_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING51_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING51_CTRL0_BASE_PTR_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING51_CTRL0_BASE_PTR_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING51_CTRL1_BASE_PTR_EXT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING51_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING51_CTRL1_BASE_PTR_EXT_MASK 0x000F0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING51_CTRL1_BASE_PTR_EXT_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING51_CTRL1_ATTR_ADDR     WF_WFDMA_HOST_DMA0_WPDMA_TX_RING51_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING51_CTRL1_ATTR_MASK     0x00001000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING51_CTRL1_ATTR_SHFT     12u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING51_CTRL1_MAX_CNT_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING51_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING51_CTRL1_MAX_CNT_MASK  0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING51_CTRL1_MAX_CNT_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING51_CTRL2_CPU_IDX_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING51_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING51_CTRL2_CPU_IDX_MASK  0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING51_CTRL2_CPU_IDX_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING51_CTRL3_DMA_IDX_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING51_CTRL3_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING51_CTRL3_DMA_IDX_MASK  0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING51_CTRL3_DMA_IDX_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING52_CTRL0_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING52_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING52_CTRL0_BASE_PTR_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING52_CTRL0_BASE_PTR_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING52_CTRL1_BASE_PTR_EXT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING52_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING52_CTRL1_BASE_PTR_EXT_MASK 0x000F0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING52_CTRL1_BASE_PTR_EXT_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING52_CTRL1_ATTR_ADDR     WF_WFDMA_HOST_DMA0_WPDMA_TX_RING52_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING52_CTRL1_ATTR_MASK     0x00001000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING52_CTRL1_ATTR_SHFT     12u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING52_CTRL1_MAX_CNT_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING52_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING52_CTRL1_MAX_CNT_MASK  0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING52_CTRL1_MAX_CNT_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING52_CTRL2_CPU_IDX_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING52_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING52_CTRL2_CPU_IDX_MASK  0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING52_CTRL2_CPU_IDX_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING52_CTRL3_DMA_IDX_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING52_CTRL3_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING52_CTRL3_DMA_IDX_MASK  0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING52_CTRL3_DMA_IDX_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING53_CTRL0_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING53_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING53_CTRL0_BASE_PTR_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING53_CTRL0_BASE_PTR_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING53_CTRL1_BASE_PTR_EXT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING53_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING53_CTRL1_BASE_PTR_EXT_MASK 0x000F0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING53_CTRL1_BASE_PTR_EXT_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING53_CTRL1_ATTR_ADDR     WF_WFDMA_HOST_DMA0_WPDMA_TX_RING53_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING53_CTRL1_ATTR_MASK     0x00001000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING53_CTRL1_ATTR_SHFT     12u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING53_CTRL1_MAX_CNT_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING53_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING53_CTRL1_MAX_CNT_MASK  0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING53_CTRL1_MAX_CNT_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING53_CTRL2_CPU_IDX_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING53_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING53_CTRL2_CPU_IDX_MASK  0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING53_CTRL2_CPU_IDX_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING53_CTRL3_DMA_IDX_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING53_CTRL3_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING53_CTRL3_DMA_IDX_MASK  0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING53_CTRL3_DMA_IDX_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING54_CTRL0_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING54_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING54_CTRL0_BASE_PTR_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING54_CTRL0_BASE_PTR_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING54_CTRL1_BASE_PTR_EXT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING54_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING54_CTRL1_BASE_PTR_EXT_MASK 0x000F0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING54_CTRL1_BASE_PTR_EXT_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING54_CTRL1_ATTR_ADDR     WF_WFDMA_HOST_DMA0_WPDMA_TX_RING54_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING54_CTRL1_ATTR_MASK     0x00001000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING54_CTRL1_ATTR_SHFT     12u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING54_CTRL1_MAX_CNT_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING54_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING54_CTRL1_MAX_CNT_MASK  0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING54_CTRL1_MAX_CNT_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING54_CTRL2_CPU_IDX_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING54_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING54_CTRL2_CPU_IDX_MASK  0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING54_CTRL2_CPU_IDX_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING54_CTRL3_DMA_IDX_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING54_CTRL3_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING54_CTRL3_DMA_IDX_MASK  0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING54_CTRL3_DMA_IDX_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING55_CTRL0_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING55_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING55_CTRL0_BASE_PTR_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING55_CTRL0_BASE_PTR_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING55_CTRL1_BASE_PTR_EXT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING55_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING55_CTRL1_BASE_PTR_EXT_MASK 0x000F0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING55_CTRL1_BASE_PTR_EXT_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING55_CTRL1_ATTR_ADDR     WF_WFDMA_HOST_DMA0_WPDMA_TX_RING55_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING55_CTRL1_ATTR_MASK     0x00001000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING55_CTRL1_ATTR_SHFT     12u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING55_CTRL1_MAX_CNT_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING55_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING55_CTRL1_MAX_CNT_MASK  0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING55_CTRL1_MAX_CNT_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING55_CTRL2_CPU_IDX_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING55_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING55_CTRL2_CPU_IDX_MASK  0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING55_CTRL2_CPU_IDX_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING55_CTRL3_DMA_IDX_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING55_CTRL3_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING55_CTRL3_DMA_IDX_MASK  0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING55_CTRL3_DMA_IDX_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING56_CTRL0_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING56_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING56_CTRL0_BASE_PTR_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING56_CTRL0_BASE_PTR_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING56_CTRL1_BASE_PTR_EXT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING56_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING56_CTRL1_BASE_PTR_EXT_MASK 0x000F0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING56_CTRL1_BASE_PTR_EXT_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING56_CTRL1_ATTR_ADDR     WF_WFDMA_HOST_DMA0_WPDMA_TX_RING56_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING56_CTRL1_ATTR_MASK     0x00001000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING56_CTRL1_ATTR_SHFT     12u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING56_CTRL1_MAX_CNT_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING56_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING56_CTRL1_MAX_CNT_MASK  0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING56_CTRL1_MAX_CNT_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING56_CTRL2_CPU_IDX_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING56_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING56_CTRL2_CPU_IDX_MASK  0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING56_CTRL2_CPU_IDX_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING56_CTRL3_DMA_IDX_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING56_CTRL3_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING56_CTRL3_DMA_IDX_MASK  0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING56_CTRL3_DMA_IDX_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING57_CTRL0_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING57_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING57_CTRL0_BASE_PTR_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING57_CTRL0_BASE_PTR_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING57_CTRL1_BASE_PTR_EXT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING57_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING57_CTRL1_BASE_PTR_EXT_MASK 0x000F0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING57_CTRL1_BASE_PTR_EXT_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING57_CTRL1_ATTR_ADDR     WF_WFDMA_HOST_DMA0_WPDMA_TX_RING57_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING57_CTRL1_ATTR_MASK     0x00001000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING57_CTRL1_ATTR_SHFT     12u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING57_CTRL1_MAX_CNT_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING57_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING57_CTRL1_MAX_CNT_MASK  0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING57_CTRL1_MAX_CNT_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING57_CTRL2_CPU_IDX_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING57_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING57_CTRL2_CPU_IDX_MASK  0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING57_CTRL2_CPU_IDX_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING57_CTRL3_DMA_IDX_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING57_CTRL3_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING57_CTRL3_DMA_IDX_MASK  0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING57_CTRL3_DMA_IDX_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING58_CTRL0_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING58_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING58_CTRL0_BASE_PTR_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING58_CTRL0_BASE_PTR_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING58_CTRL1_BASE_PTR_EXT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING58_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING58_CTRL1_BASE_PTR_EXT_MASK 0x000F0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING58_CTRL1_BASE_PTR_EXT_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING58_CTRL1_ATTR_ADDR     WF_WFDMA_HOST_DMA0_WPDMA_TX_RING58_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING58_CTRL1_ATTR_MASK     0x00001000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING58_CTRL1_ATTR_SHFT     12u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING58_CTRL1_MAX_CNT_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING58_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING58_CTRL1_MAX_CNT_MASK  0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING58_CTRL1_MAX_CNT_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING58_CTRL2_CPU_IDX_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING58_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING58_CTRL2_CPU_IDX_MASK  0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING58_CTRL2_CPU_IDX_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING58_CTRL3_DMA_IDX_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING58_CTRL3_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING58_CTRL3_DMA_IDX_MASK  0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING58_CTRL3_DMA_IDX_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING59_CTRL0_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING59_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING59_CTRL0_BASE_PTR_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING59_CTRL0_BASE_PTR_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING59_CTRL1_BASE_PTR_EXT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING59_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING59_CTRL1_BASE_PTR_EXT_MASK 0x000F0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING59_CTRL1_BASE_PTR_EXT_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING59_CTRL1_ATTR_ADDR     WF_WFDMA_HOST_DMA0_WPDMA_TX_RING59_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING59_CTRL1_ATTR_MASK     0x00001000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING59_CTRL1_ATTR_SHFT     12u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING59_CTRL1_MAX_CNT_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING59_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING59_CTRL1_MAX_CNT_MASK  0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING59_CTRL1_MAX_CNT_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING59_CTRL2_CPU_IDX_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING59_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING59_CTRL2_CPU_IDX_MASK  0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING59_CTRL2_CPU_IDX_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING59_CTRL3_DMA_IDX_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING59_CTRL3_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING59_CTRL3_DMA_IDX_MASK  0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING59_CTRL3_DMA_IDX_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING60_CTRL0_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING60_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING60_CTRL0_BASE_PTR_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING60_CTRL0_BASE_PTR_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING60_CTRL1_BASE_PTR_EXT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING60_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING60_CTRL1_BASE_PTR_EXT_MASK 0x000F0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING60_CTRL1_BASE_PTR_EXT_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING60_CTRL1_ATTR_ADDR     WF_WFDMA_HOST_DMA0_WPDMA_TX_RING60_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING60_CTRL1_ATTR_MASK     0x00001000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING60_CTRL1_ATTR_SHFT     12u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING60_CTRL1_MAX_CNT_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING60_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING60_CTRL1_MAX_CNT_MASK  0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING60_CTRL1_MAX_CNT_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING60_CTRL2_CPU_IDX_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING60_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING60_CTRL2_CPU_IDX_MASK  0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING60_CTRL2_CPU_IDX_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING60_CTRL3_DMA_IDX_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING60_CTRL3_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING60_CTRL3_DMA_IDX_MASK  0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING60_CTRL3_DMA_IDX_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING61_CTRL0_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING61_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING61_CTRL0_BASE_PTR_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING61_CTRL0_BASE_PTR_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING61_CTRL1_BASE_PTR_EXT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING61_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING61_CTRL1_BASE_PTR_EXT_MASK 0x000F0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING61_CTRL1_BASE_PTR_EXT_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING61_CTRL1_ATTR_ADDR     WF_WFDMA_HOST_DMA0_WPDMA_TX_RING61_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING61_CTRL1_ATTR_MASK     0x00001000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING61_CTRL1_ATTR_SHFT     12u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING61_CTRL1_MAX_CNT_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING61_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING61_CTRL1_MAX_CNT_MASK  0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING61_CTRL1_MAX_CNT_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING61_CTRL2_CPU_IDX_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING61_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING61_CTRL2_CPU_IDX_MASK  0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING61_CTRL2_CPU_IDX_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING61_CTRL3_DMA_IDX_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING61_CTRL3_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING61_CTRL3_DMA_IDX_MASK  0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING61_CTRL3_DMA_IDX_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING62_CTRL0_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING62_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING62_CTRL0_BASE_PTR_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING62_CTRL0_BASE_PTR_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING62_CTRL1_BASE_PTR_EXT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING62_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING62_CTRL1_BASE_PTR_EXT_MASK 0x000F0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING62_CTRL1_BASE_PTR_EXT_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING62_CTRL1_ATTR_ADDR     WF_WFDMA_HOST_DMA0_WPDMA_TX_RING62_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING62_CTRL1_ATTR_MASK     0x00001000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING62_CTRL1_ATTR_SHFT     12u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING62_CTRL1_MAX_CNT_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING62_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING62_CTRL1_MAX_CNT_MASK  0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING62_CTRL1_MAX_CNT_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING62_CTRL2_CPU_IDX_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING62_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING62_CTRL2_CPU_IDX_MASK  0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING62_CTRL2_CPU_IDX_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING62_CTRL3_DMA_IDX_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING62_CTRL3_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING62_CTRL3_DMA_IDX_MASK  0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING62_CTRL3_DMA_IDX_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING63_CTRL0_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING63_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING63_CTRL0_BASE_PTR_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING63_CTRL0_BASE_PTR_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING63_CTRL1_BASE_PTR_EXT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING63_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING63_CTRL1_BASE_PTR_EXT_MASK 0x000F0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING63_CTRL1_BASE_PTR_EXT_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING63_CTRL1_ATTR_ADDR     WF_WFDMA_HOST_DMA0_WPDMA_TX_RING63_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING63_CTRL1_ATTR_MASK     0x00001000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING63_CTRL1_ATTR_SHFT     12u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING63_CTRL1_MAX_CNT_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING63_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING63_CTRL1_MAX_CNT_MASK  0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING63_CTRL1_MAX_CNT_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING63_CTRL2_CPU_IDX_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING63_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING63_CTRL2_CPU_IDX_MASK  0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING63_CTRL2_CPU_IDX_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING63_CTRL3_DMA_IDX_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING63_CTRL3_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING63_CTRL3_DMA_IDX_MASK  0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING63_CTRL3_DMA_IDX_SHFT  0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING32_EXT_CTRL_DISP_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING32_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING32_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING32_EXT_CTRL_DISP_BASE_PTR_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING32_EXT_CTRL_DISP_MAX_CNT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING32_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING32_EXT_CTRL_DISP_MAX_CNT_MASK 0x000000FFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING32_EXT_CTRL_DISP_MAX_CNT_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING33_EXT_CTRL_DISP_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING33_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING33_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING33_EXT_CTRL_DISP_BASE_PTR_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING33_EXT_CTRL_DISP_MAX_CNT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING33_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING33_EXT_CTRL_DISP_MAX_CNT_MASK 0x000000FFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING33_EXT_CTRL_DISP_MAX_CNT_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING34_EXT_CTRL_DISP_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING34_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING34_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING34_EXT_CTRL_DISP_BASE_PTR_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING34_EXT_CTRL_DISP_MAX_CNT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING34_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING34_EXT_CTRL_DISP_MAX_CNT_MASK 0x000000FFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING34_EXT_CTRL_DISP_MAX_CNT_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING35_EXT_CTRL_DISP_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING35_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING35_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING35_EXT_CTRL_DISP_BASE_PTR_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING35_EXT_CTRL_DISP_MAX_CNT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING35_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING35_EXT_CTRL_DISP_MAX_CNT_MASK 0x000000FFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING35_EXT_CTRL_DISP_MAX_CNT_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING36_EXT_CTRL_DISP_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING36_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING36_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING36_EXT_CTRL_DISP_BASE_PTR_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING36_EXT_CTRL_DISP_MAX_CNT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING36_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING36_EXT_CTRL_DISP_MAX_CNT_MASK 0x000000FFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING36_EXT_CTRL_DISP_MAX_CNT_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING37_EXT_CTRL_DISP_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING37_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING37_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING37_EXT_CTRL_DISP_BASE_PTR_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING37_EXT_CTRL_DISP_MAX_CNT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING37_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING37_EXT_CTRL_DISP_MAX_CNT_MASK 0x000000FFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING37_EXT_CTRL_DISP_MAX_CNT_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING38_EXT_CTRL_DISP_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING38_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING38_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING38_EXT_CTRL_DISP_BASE_PTR_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING38_EXT_CTRL_DISP_MAX_CNT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING38_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING38_EXT_CTRL_DISP_MAX_CNT_MASK 0x000000FFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING38_EXT_CTRL_DISP_MAX_CNT_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING39_EXT_CTRL_DISP_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING39_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING39_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING39_EXT_CTRL_DISP_BASE_PTR_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING39_EXT_CTRL_DISP_MAX_CNT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING39_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING39_EXT_CTRL_DISP_MAX_CNT_MASK 0x000000FFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING39_EXT_CTRL_DISP_MAX_CNT_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING40_EXT_CTRL_DISP_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING40_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING40_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING40_EXT_CTRL_DISP_BASE_PTR_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING40_EXT_CTRL_DISP_MAX_CNT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING40_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING40_EXT_CTRL_DISP_MAX_CNT_MASK 0x000000FFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING40_EXT_CTRL_DISP_MAX_CNT_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING41_EXT_CTRL_DISP_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING41_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING41_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING41_EXT_CTRL_DISP_BASE_PTR_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING41_EXT_CTRL_DISP_MAX_CNT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING41_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING41_EXT_CTRL_DISP_MAX_CNT_MASK 0x000000FFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING41_EXT_CTRL_DISP_MAX_CNT_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING42_EXT_CTRL_DISP_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING42_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING42_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING42_EXT_CTRL_DISP_BASE_PTR_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING42_EXT_CTRL_DISP_MAX_CNT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING42_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING42_EXT_CTRL_DISP_MAX_CNT_MASK 0x000000FFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING42_EXT_CTRL_DISP_MAX_CNT_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING43_EXT_CTRL_DISP_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING43_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING43_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING43_EXT_CTRL_DISP_BASE_PTR_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING43_EXT_CTRL_DISP_MAX_CNT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING43_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING43_EXT_CTRL_DISP_MAX_CNT_MASK 0x000000FFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING43_EXT_CTRL_DISP_MAX_CNT_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING44_EXT_CTRL_DISP_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING44_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING44_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING44_EXT_CTRL_DISP_BASE_PTR_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING44_EXT_CTRL_DISP_MAX_CNT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING44_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING44_EXT_CTRL_DISP_MAX_CNT_MASK 0x000000FFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING44_EXT_CTRL_DISP_MAX_CNT_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING45_EXT_CTRL_DISP_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING45_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING45_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING45_EXT_CTRL_DISP_BASE_PTR_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING45_EXT_CTRL_DISP_MAX_CNT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING45_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING45_EXT_CTRL_DISP_MAX_CNT_MASK 0x000000FFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING45_EXT_CTRL_DISP_MAX_CNT_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING46_EXT_CTRL_DISP_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING46_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING46_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING46_EXT_CTRL_DISP_BASE_PTR_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING46_EXT_CTRL_DISP_MAX_CNT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING46_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING46_EXT_CTRL_DISP_MAX_CNT_MASK 0x000000FFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING46_EXT_CTRL_DISP_MAX_CNT_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING47_EXT_CTRL_DISP_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING47_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING47_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING47_EXT_CTRL_DISP_BASE_PTR_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING47_EXT_CTRL_DISP_MAX_CNT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING47_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING47_EXT_CTRL_DISP_MAX_CNT_MASK 0x000000FFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING47_EXT_CTRL_DISP_MAX_CNT_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING48_EXT_CTRL_DISP_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING48_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING48_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING48_EXT_CTRL_DISP_BASE_PTR_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING48_EXT_CTRL_DISP_MAX_CNT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING48_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING48_EXT_CTRL_DISP_MAX_CNT_MASK 0x000000FFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING48_EXT_CTRL_DISP_MAX_CNT_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING49_EXT_CTRL_DISP_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING49_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING49_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING49_EXT_CTRL_DISP_BASE_PTR_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING49_EXT_CTRL_DISP_MAX_CNT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING49_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING49_EXT_CTRL_DISP_MAX_CNT_MASK 0x000000FFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING49_EXT_CTRL_DISP_MAX_CNT_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING50_EXT_CTRL_DISP_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING50_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING50_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING50_EXT_CTRL_DISP_BASE_PTR_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING50_EXT_CTRL_DISP_MAX_CNT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING50_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING50_EXT_CTRL_DISP_MAX_CNT_MASK 0x000000FFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING50_EXT_CTRL_DISP_MAX_CNT_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING51_EXT_CTRL_DISP_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING51_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING51_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING51_EXT_CTRL_DISP_BASE_PTR_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING51_EXT_CTRL_DISP_MAX_CNT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING51_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING51_EXT_CTRL_DISP_MAX_CNT_MASK 0x000000FFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING51_EXT_CTRL_DISP_MAX_CNT_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING52_EXT_CTRL_DISP_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING52_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING52_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING52_EXT_CTRL_DISP_BASE_PTR_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING52_EXT_CTRL_DISP_MAX_CNT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING52_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING52_EXT_CTRL_DISP_MAX_CNT_MASK 0x000000FFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING52_EXT_CTRL_DISP_MAX_CNT_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING53_EXT_CTRL_DISP_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING53_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING53_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING53_EXT_CTRL_DISP_BASE_PTR_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING53_EXT_CTRL_DISP_MAX_CNT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING53_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING53_EXT_CTRL_DISP_MAX_CNT_MASK 0x000000FFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING53_EXT_CTRL_DISP_MAX_CNT_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING54_EXT_CTRL_DISP_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING54_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING54_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING54_EXT_CTRL_DISP_BASE_PTR_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING54_EXT_CTRL_DISP_MAX_CNT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING54_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING54_EXT_CTRL_DISP_MAX_CNT_MASK 0x000000FFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING54_EXT_CTRL_DISP_MAX_CNT_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING55_EXT_CTRL_DISP_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING55_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING55_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING55_EXT_CTRL_DISP_BASE_PTR_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING55_EXT_CTRL_DISP_MAX_CNT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING55_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING55_EXT_CTRL_DISP_MAX_CNT_MASK 0x000000FFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING55_EXT_CTRL_DISP_MAX_CNT_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING56_EXT_CTRL_DISP_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING56_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING56_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING56_EXT_CTRL_DISP_BASE_PTR_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING56_EXT_CTRL_DISP_MAX_CNT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING56_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING56_EXT_CTRL_DISP_MAX_CNT_MASK 0x000000FFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING56_EXT_CTRL_DISP_MAX_CNT_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING57_EXT_CTRL_DISP_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING57_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING57_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING57_EXT_CTRL_DISP_BASE_PTR_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING57_EXT_CTRL_DISP_MAX_CNT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING57_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING57_EXT_CTRL_DISP_MAX_CNT_MASK 0x000000FFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING57_EXT_CTRL_DISP_MAX_CNT_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING58_EXT_CTRL_DISP_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING58_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING58_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING58_EXT_CTRL_DISP_BASE_PTR_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING58_EXT_CTRL_DISP_MAX_CNT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING58_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING58_EXT_CTRL_DISP_MAX_CNT_MASK 0x000000FFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING58_EXT_CTRL_DISP_MAX_CNT_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING59_EXT_CTRL_DISP_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING59_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING59_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING59_EXT_CTRL_DISP_BASE_PTR_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING59_EXT_CTRL_DISP_MAX_CNT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING59_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING59_EXT_CTRL_DISP_MAX_CNT_MASK 0x000000FFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING59_EXT_CTRL_DISP_MAX_CNT_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING60_EXT_CTRL_DISP_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING60_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING60_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING60_EXT_CTRL_DISP_BASE_PTR_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING60_EXT_CTRL_DISP_MAX_CNT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING60_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING60_EXT_CTRL_DISP_MAX_CNT_MASK 0x000000FFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING60_EXT_CTRL_DISP_MAX_CNT_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING61_EXT_CTRL_DISP_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING61_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING61_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING61_EXT_CTRL_DISP_BASE_PTR_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING61_EXT_CTRL_DISP_MAX_CNT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING61_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING61_EXT_CTRL_DISP_MAX_CNT_MASK 0x000000FFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING61_EXT_CTRL_DISP_MAX_CNT_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING62_EXT_CTRL_DISP_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING62_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING62_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING62_EXT_CTRL_DISP_BASE_PTR_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING62_EXT_CTRL_DISP_MAX_CNT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING62_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING62_EXT_CTRL_DISP_MAX_CNT_MASK 0x000000FFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING62_EXT_CTRL_DISP_MAX_CNT_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING63_EXT_CTRL_DISP_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING63_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING63_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING63_EXT_CTRL_DISP_BASE_PTR_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING63_EXT_CTRL_DISP_MAX_CNT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING63_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING63_EXT_CTRL_DISP_MAX_CNT_MASK 0x000000FFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING63_EXT_CTRL_DISP_MAX_CNT_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING32_BKRS_CTRL0_pf_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING32_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING32_BKRS_CTRL0_pf_didx_idx_MASK 0x0FFF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING32_BKRS_CTRL0_pf_didx_idx_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING32_BKRS_CTRL0_pld_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING32_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING32_BKRS_CTRL0_pld_didx_idx_MASK 0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING32_BKRS_CTRL0_pld_didx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING32_BKRS_CTRL1_disp_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING32_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING32_BKRS_CTRL1_disp_didx_idx_MASK 0x00FF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING32_BKRS_CTRL1_disp_didx_idx_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING32_BKRS_CTRL1_disp_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING32_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING32_BKRS_CTRL1_disp_cidx_idx_MASK 0x000000FFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING32_BKRS_CTRL1_disp_cidx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING32_BKRS_CTRL2_disp_ring_vld_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING32_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING32_BKRS_CTRL2_disp_ring_vld_MASK 0x00080000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING32_BKRS_CTRL2_disp_ring_vld_SHFT 19u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING32_BKRS_CTRL2_pf_dq_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING32_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING32_BKRS_CTRL2_pf_dq_ring_empty_MASK 0x00040000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING32_BKRS_CTRL2_pf_dq_ring_empty_SHFT 18u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING32_BKRS_CTRL2_pf_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING32_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING32_BKRS_CTRL2_pf_ring_empty_MASK 0x00020000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING32_BKRS_CTRL2_pf_ring_empty_SHFT 17u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING32_BKRS_CTRL2_pld_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING32_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING32_BKRS_CTRL2_pld_ring_empty_MASK 0x00010000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING32_BKRS_CTRL2_pld_ring_empty_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING32_BKRS_CTRL2_pld_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING32_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING32_BKRS_CTRL2_pld_cidx_idx_MASK 0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING32_BKRS_CTRL2_pld_cidx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING33_BKRS_CTRL0_pf_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING33_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING33_BKRS_CTRL0_pf_didx_idx_MASK 0x0FFF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING33_BKRS_CTRL0_pf_didx_idx_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING33_BKRS_CTRL0_pld_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING33_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING33_BKRS_CTRL0_pld_didx_idx_MASK 0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING33_BKRS_CTRL0_pld_didx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING33_BKRS_CTRL1_disp_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING33_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING33_BKRS_CTRL1_disp_didx_idx_MASK 0x00FF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING33_BKRS_CTRL1_disp_didx_idx_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING33_BKRS_CTRL1_disp_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING33_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING33_BKRS_CTRL1_disp_cidx_idx_MASK 0x000000FFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING33_BKRS_CTRL1_disp_cidx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING33_BKRS_CTRL2_disp_ring_vld_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING33_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING33_BKRS_CTRL2_disp_ring_vld_MASK 0x00080000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING33_BKRS_CTRL2_disp_ring_vld_SHFT 19u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING33_BKRS_CTRL2_pf_dq_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING33_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING33_BKRS_CTRL2_pf_dq_ring_empty_MASK 0x00040000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING33_BKRS_CTRL2_pf_dq_ring_empty_SHFT 18u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING33_BKRS_CTRL2_pf_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING33_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING33_BKRS_CTRL2_pf_ring_empty_MASK 0x00020000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING33_BKRS_CTRL2_pf_ring_empty_SHFT 17u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING33_BKRS_CTRL2_pld_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING33_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING33_BKRS_CTRL2_pld_ring_empty_MASK 0x00010000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING33_BKRS_CTRL2_pld_ring_empty_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING33_BKRS_CTRL2_pld_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING33_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING33_BKRS_CTRL2_pld_cidx_idx_MASK 0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING33_BKRS_CTRL2_pld_cidx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING34_BKRS_CTRL0_pf_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING34_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING34_BKRS_CTRL0_pf_didx_idx_MASK 0x0FFF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING34_BKRS_CTRL0_pf_didx_idx_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING34_BKRS_CTRL0_pld_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING34_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING34_BKRS_CTRL0_pld_didx_idx_MASK 0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING34_BKRS_CTRL0_pld_didx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING34_BKRS_CTRL1_disp_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING34_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING34_BKRS_CTRL1_disp_didx_idx_MASK 0x00FF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING34_BKRS_CTRL1_disp_didx_idx_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING34_BKRS_CTRL1_disp_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING34_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING34_BKRS_CTRL1_disp_cidx_idx_MASK 0x000000FFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING34_BKRS_CTRL1_disp_cidx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING34_BKRS_CTRL2_disp_ring_vld_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING34_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING34_BKRS_CTRL2_disp_ring_vld_MASK 0x00080000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING34_BKRS_CTRL2_disp_ring_vld_SHFT 19u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING34_BKRS_CTRL2_pf_dq_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING34_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING34_BKRS_CTRL2_pf_dq_ring_empty_MASK 0x00040000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING34_BKRS_CTRL2_pf_dq_ring_empty_SHFT 18u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING34_BKRS_CTRL2_pf_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING34_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING34_BKRS_CTRL2_pf_ring_empty_MASK 0x00020000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING34_BKRS_CTRL2_pf_ring_empty_SHFT 17u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING34_BKRS_CTRL2_pld_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING34_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING34_BKRS_CTRL2_pld_ring_empty_MASK 0x00010000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING34_BKRS_CTRL2_pld_ring_empty_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING34_BKRS_CTRL2_pld_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING34_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING34_BKRS_CTRL2_pld_cidx_idx_MASK 0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING34_BKRS_CTRL2_pld_cidx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING35_BKRS_CTRL0_pf_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING35_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING35_BKRS_CTRL0_pf_didx_idx_MASK 0x0FFF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING35_BKRS_CTRL0_pf_didx_idx_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING35_BKRS_CTRL0_pld_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING35_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING35_BKRS_CTRL0_pld_didx_idx_MASK 0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING35_BKRS_CTRL0_pld_didx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING35_BKRS_CTRL1_disp_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING35_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING35_BKRS_CTRL1_disp_didx_idx_MASK 0x00FF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING35_BKRS_CTRL1_disp_didx_idx_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING35_BKRS_CTRL1_disp_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING35_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING35_BKRS_CTRL1_disp_cidx_idx_MASK 0x000000FFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING35_BKRS_CTRL1_disp_cidx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING35_BKRS_CTRL2_disp_ring_vld_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING35_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING35_BKRS_CTRL2_disp_ring_vld_MASK 0x00080000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING35_BKRS_CTRL2_disp_ring_vld_SHFT 19u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING35_BKRS_CTRL2_pf_dq_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING35_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING35_BKRS_CTRL2_pf_dq_ring_empty_MASK 0x00040000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING35_BKRS_CTRL2_pf_dq_ring_empty_SHFT 18u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING35_BKRS_CTRL2_pf_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING35_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING35_BKRS_CTRL2_pf_ring_empty_MASK 0x00020000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING35_BKRS_CTRL2_pf_ring_empty_SHFT 17u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING35_BKRS_CTRL2_pld_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING35_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING35_BKRS_CTRL2_pld_ring_empty_MASK 0x00010000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING35_BKRS_CTRL2_pld_ring_empty_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING35_BKRS_CTRL2_pld_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING35_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING35_BKRS_CTRL2_pld_cidx_idx_MASK 0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING35_BKRS_CTRL2_pld_cidx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING36_BKRS_CTRL0_pf_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING36_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING36_BKRS_CTRL0_pf_didx_idx_MASK 0x0FFF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING36_BKRS_CTRL0_pf_didx_idx_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING36_BKRS_CTRL0_pld_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING36_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING36_BKRS_CTRL0_pld_didx_idx_MASK 0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING36_BKRS_CTRL0_pld_didx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING36_BKRS_CTRL1_disp_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING36_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING36_BKRS_CTRL1_disp_didx_idx_MASK 0x00FF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING36_BKRS_CTRL1_disp_didx_idx_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING36_BKRS_CTRL1_disp_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING36_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING36_BKRS_CTRL1_disp_cidx_idx_MASK 0x000000FFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING36_BKRS_CTRL1_disp_cidx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING36_BKRS_CTRL2_disp_ring_vld_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING36_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING36_BKRS_CTRL2_disp_ring_vld_MASK 0x00080000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING36_BKRS_CTRL2_disp_ring_vld_SHFT 19u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING36_BKRS_CTRL2_pf_dq_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING36_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING36_BKRS_CTRL2_pf_dq_ring_empty_MASK 0x00040000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING36_BKRS_CTRL2_pf_dq_ring_empty_SHFT 18u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING36_BKRS_CTRL2_pf_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING36_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING36_BKRS_CTRL2_pf_ring_empty_MASK 0x00020000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING36_BKRS_CTRL2_pf_ring_empty_SHFT 17u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING36_BKRS_CTRL2_pld_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING36_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING36_BKRS_CTRL2_pld_ring_empty_MASK 0x00010000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING36_BKRS_CTRL2_pld_ring_empty_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING36_BKRS_CTRL2_pld_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING36_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING36_BKRS_CTRL2_pld_cidx_idx_MASK 0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING36_BKRS_CTRL2_pld_cidx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING37_BKRS_CTRL0_pf_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING37_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING37_BKRS_CTRL0_pf_didx_idx_MASK 0x0FFF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING37_BKRS_CTRL0_pf_didx_idx_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING37_BKRS_CTRL0_pld_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING37_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING37_BKRS_CTRL0_pld_didx_idx_MASK 0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING37_BKRS_CTRL0_pld_didx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING37_BKRS_CTRL1_disp_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING37_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING37_BKRS_CTRL1_disp_didx_idx_MASK 0x00FF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING37_BKRS_CTRL1_disp_didx_idx_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING37_BKRS_CTRL1_disp_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING37_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING37_BKRS_CTRL1_disp_cidx_idx_MASK 0x000000FFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING37_BKRS_CTRL1_disp_cidx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING37_BKRS_CTRL2_disp_ring_vld_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING37_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING37_BKRS_CTRL2_disp_ring_vld_MASK 0x00080000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING37_BKRS_CTRL2_disp_ring_vld_SHFT 19u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING37_BKRS_CTRL2_pf_dq_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING37_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING37_BKRS_CTRL2_pf_dq_ring_empty_MASK 0x00040000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING37_BKRS_CTRL2_pf_dq_ring_empty_SHFT 18u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING37_BKRS_CTRL2_pf_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING37_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING37_BKRS_CTRL2_pf_ring_empty_MASK 0x00020000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING37_BKRS_CTRL2_pf_ring_empty_SHFT 17u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING37_BKRS_CTRL2_pld_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING37_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING37_BKRS_CTRL2_pld_ring_empty_MASK 0x00010000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING37_BKRS_CTRL2_pld_ring_empty_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING37_BKRS_CTRL2_pld_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING37_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING37_BKRS_CTRL2_pld_cidx_idx_MASK 0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING37_BKRS_CTRL2_pld_cidx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING38_BKRS_CTRL0_pf_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING38_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING38_BKRS_CTRL0_pf_didx_idx_MASK 0x0FFF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING38_BKRS_CTRL0_pf_didx_idx_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING38_BKRS_CTRL0_pld_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING38_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING38_BKRS_CTRL0_pld_didx_idx_MASK 0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING38_BKRS_CTRL0_pld_didx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING38_BKRS_CTRL1_disp_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING38_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING38_BKRS_CTRL1_disp_didx_idx_MASK 0x00FF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING38_BKRS_CTRL1_disp_didx_idx_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING38_BKRS_CTRL1_disp_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING38_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING38_BKRS_CTRL1_disp_cidx_idx_MASK 0x000000FFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING38_BKRS_CTRL1_disp_cidx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING38_BKRS_CTRL2_disp_ring_vld_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING38_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING38_BKRS_CTRL2_disp_ring_vld_MASK 0x00080000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING38_BKRS_CTRL2_disp_ring_vld_SHFT 19u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING38_BKRS_CTRL2_pf_dq_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING38_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING38_BKRS_CTRL2_pf_dq_ring_empty_MASK 0x00040000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING38_BKRS_CTRL2_pf_dq_ring_empty_SHFT 18u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING38_BKRS_CTRL2_pf_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING38_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING38_BKRS_CTRL2_pf_ring_empty_MASK 0x00020000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING38_BKRS_CTRL2_pf_ring_empty_SHFT 17u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING38_BKRS_CTRL2_pld_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING38_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING38_BKRS_CTRL2_pld_ring_empty_MASK 0x00010000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING38_BKRS_CTRL2_pld_ring_empty_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING38_BKRS_CTRL2_pld_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING38_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING38_BKRS_CTRL2_pld_cidx_idx_MASK 0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING38_BKRS_CTRL2_pld_cidx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING39_BKRS_CTRL0_pf_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING39_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING39_BKRS_CTRL0_pf_didx_idx_MASK 0x0FFF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING39_BKRS_CTRL0_pf_didx_idx_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING39_BKRS_CTRL0_pld_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING39_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING39_BKRS_CTRL0_pld_didx_idx_MASK 0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING39_BKRS_CTRL0_pld_didx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING39_BKRS_CTRL1_disp_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING39_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING39_BKRS_CTRL1_disp_didx_idx_MASK 0x00FF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING39_BKRS_CTRL1_disp_didx_idx_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING39_BKRS_CTRL1_disp_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING39_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING39_BKRS_CTRL1_disp_cidx_idx_MASK 0x000000FFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING39_BKRS_CTRL1_disp_cidx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING39_BKRS_CTRL2_disp_ring_vld_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING39_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING39_BKRS_CTRL2_disp_ring_vld_MASK 0x00080000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING39_BKRS_CTRL2_disp_ring_vld_SHFT 19u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING39_BKRS_CTRL2_pf_dq_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING39_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING39_BKRS_CTRL2_pf_dq_ring_empty_MASK 0x00040000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING39_BKRS_CTRL2_pf_dq_ring_empty_SHFT 18u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING39_BKRS_CTRL2_pf_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING39_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING39_BKRS_CTRL2_pf_ring_empty_MASK 0x00020000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING39_BKRS_CTRL2_pf_ring_empty_SHFT 17u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING39_BKRS_CTRL2_pld_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING39_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING39_BKRS_CTRL2_pld_ring_empty_MASK 0x00010000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING39_BKRS_CTRL2_pld_ring_empty_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING39_BKRS_CTRL2_pld_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING39_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING39_BKRS_CTRL2_pld_cidx_idx_MASK 0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING39_BKRS_CTRL2_pld_cidx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING40_BKRS_CTRL0_pf_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING40_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING40_BKRS_CTRL0_pf_didx_idx_MASK 0x0FFF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING40_BKRS_CTRL0_pf_didx_idx_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING40_BKRS_CTRL0_pld_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING40_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING40_BKRS_CTRL0_pld_didx_idx_MASK 0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING40_BKRS_CTRL0_pld_didx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING40_BKRS_CTRL1_disp_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING40_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING40_BKRS_CTRL1_disp_didx_idx_MASK 0x00FF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING40_BKRS_CTRL1_disp_didx_idx_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING40_BKRS_CTRL1_disp_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING40_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING40_BKRS_CTRL1_disp_cidx_idx_MASK 0x000000FFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING40_BKRS_CTRL1_disp_cidx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING40_BKRS_CTRL2_disp_ring_vld_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING40_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING40_BKRS_CTRL2_disp_ring_vld_MASK 0x00080000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING40_BKRS_CTRL2_disp_ring_vld_SHFT 19u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING40_BKRS_CTRL2_pf_dq_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING40_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING40_BKRS_CTRL2_pf_dq_ring_empty_MASK 0x00040000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING40_BKRS_CTRL2_pf_dq_ring_empty_SHFT 18u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING40_BKRS_CTRL2_pf_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING40_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING40_BKRS_CTRL2_pf_ring_empty_MASK 0x00020000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING40_BKRS_CTRL2_pf_ring_empty_SHFT 17u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING40_BKRS_CTRL2_pld_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING40_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING40_BKRS_CTRL2_pld_ring_empty_MASK 0x00010000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING40_BKRS_CTRL2_pld_ring_empty_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING40_BKRS_CTRL2_pld_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING40_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING40_BKRS_CTRL2_pld_cidx_idx_MASK 0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING40_BKRS_CTRL2_pld_cidx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING41_BKRS_CTRL0_pf_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING41_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING41_BKRS_CTRL0_pf_didx_idx_MASK 0x0FFF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING41_BKRS_CTRL0_pf_didx_idx_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING41_BKRS_CTRL0_pld_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING41_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING41_BKRS_CTRL0_pld_didx_idx_MASK 0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING41_BKRS_CTRL0_pld_didx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING41_BKRS_CTRL1_disp_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING41_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING41_BKRS_CTRL1_disp_didx_idx_MASK 0x00FF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING41_BKRS_CTRL1_disp_didx_idx_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING41_BKRS_CTRL1_disp_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING41_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING41_BKRS_CTRL1_disp_cidx_idx_MASK 0x000000FFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING41_BKRS_CTRL1_disp_cidx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING41_BKRS_CTRL2_disp_ring_vld_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING41_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING41_BKRS_CTRL2_disp_ring_vld_MASK 0x00080000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING41_BKRS_CTRL2_disp_ring_vld_SHFT 19u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING41_BKRS_CTRL2_pf_dq_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING41_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING41_BKRS_CTRL2_pf_dq_ring_empty_MASK 0x00040000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING41_BKRS_CTRL2_pf_dq_ring_empty_SHFT 18u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING41_BKRS_CTRL2_pf_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING41_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING41_BKRS_CTRL2_pf_ring_empty_MASK 0x00020000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING41_BKRS_CTRL2_pf_ring_empty_SHFT 17u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING41_BKRS_CTRL2_pld_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING41_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING41_BKRS_CTRL2_pld_ring_empty_MASK 0x00010000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING41_BKRS_CTRL2_pld_ring_empty_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING41_BKRS_CTRL2_pld_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING41_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING41_BKRS_CTRL2_pld_cidx_idx_MASK 0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING41_BKRS_CTRL2_pld_cidx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING42_BKRS_CTRL0_pf_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING42_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING42_BKRS_CTRL0_pf_didx_idx_MASK 0x0FFF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING42_BKRS_CTRL0_pf_didx_idx_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING42_BKRS_CTRL0_pld_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING42_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING42_BKRS_CTRL0_pld_didx_idx_MASK 0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING42_BKRS_CTRL0_pld_didx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING42_BKRS_CTRL1_disp_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING42_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING42_BKRS_CTRL1_disp_didx_idx_MASK 0x00FF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING42_BKRS_CTRL1_disp_didx_idx_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING42_BKRS_CTRL1_disp_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING42_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING42_BKRS_CTRL1_disp_cidx_idx_MASK 0x000000FFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING42_BKRS_CTRL1_disp_cidx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING42_BKRS_CTRL2_disp_ring_vld_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING42_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING42_BKRS_CTRL2_disp_ring_vld_MASK 0x00080000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING42_BKRS_CTRL2_disp_ring_vld_SHFT 19u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING42_BKRS_CTRL2_pf_dq_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING42_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING42_BKRS_CTRL2_pf_dq_ring_empty_MASK 0x00040000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING42_BKRS_CTRL2_pf_dq_ring_empty_SHFT 18u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING42_BKRS_CTRL2_pf_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING42_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING42_BKRS_CTRL2_pf_ring_empty_MASK 0x00020000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING42_BKRS_CTRL2_pf_ring_empty_SHFT 17u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING42_BKRS_CTRL2_pld_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING42_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING42_BKRS_CTRL2_pld_ring_empty_MASK 0x00010000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING42_BKRS_CTRL2_pld_ring_empty_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING42_BKRS_CTRL2_pld_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING42_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING42_BKRS_CTRL2_pld_cidx_idx_MASK 0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING42_BKRS_CTRL2_pld_cidx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING43_BKRS_CTRL0_pf_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING43_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING43_BKRS_CTRL0_pf_didx_idx_MASK 0x0FFF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING43_BKRS_CTRL0_pf_didx_idx_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING43_BKRS_CTRL0_pld_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING43_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING43_BKRS_CTRL0_pld_didx_idx_MASK 0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING43_BKRS_CTRL0_pld_didx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING43_BKRS_CTRL1_disp_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING43_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING43_BKRS_CTRL1_disp_didx_idx_MASK 0x00FF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING43_BKRS_CTRL1_disp_didx_idx_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING43_BKRS_CTRL1_disp_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING43_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING43_BKRS_CTRL1_disp_cidx_idx_MASK 0x000000FFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING43_BKRS_CTRL1_disp_cidx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING43_BKRS_CTRL2_disp_ring_vld_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING43_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING43_BKRS_CTRL2_disp_ring_vld_MASK 0x00080000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING43_BKRS_CTRL2_disp_ring_vld_SHFT 19u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING43_BKRS_CTRL2_pf_dq_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING43_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING43_BKRS_CTRL2_pf_dq_ring_empty_MASK 0x00040000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING43_BKRS_CTRL2_pf_dq_ring_empty_SHFT 18u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING43_BKRS_CTRL2_pf_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING43_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING43_BKRS_CTRL2_pf_ring_empty_MASK 0x00020000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING43_BKRS_CTRL2_pf_ring_empty_SHFT 17u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING43_BKRS_CTRL2_pld_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING43_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING43_BKRS_CTRL2_pld_ring_empty_MASK 0x00010000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING43_BKRS_CTRL2_pld_ring_empty_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING43_BKRS_CTRL2_pld_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING43_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING43_BKRS_CTRL2_pld_cidx_idx_MASK 0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING43_BKRS_CTRL2_pld_cidx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING44_BKRS_CTRL0_pf_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING44_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING44_BKRS_CTRL0_pf_didx_idx_MASK 0x0FFF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING44_BKRS_CTRL0_pf_didx_idx_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING44_BKRS_CTRL0_pld_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING44_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING44_BKRS_CTRL0_pld_didx_idx_MASK 0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING44_BKRS_CTRL0_pld_didx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING44_BKRS_CTRL1_disp_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING44_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING44_BKRS_CTRL1_disp_didx_idx_MASK 0x00FF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING44_BKRS_CTRL1_disp_didx_idx_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING44_BKRS_CTRL1_disp_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING44_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING44_BKRS_CTRL1_disp_cidx_idx_MASK 0x000000FFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING44_BKRS_CTRL1_disp_cidx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING44_BKRS_CTRL2_disp_ring_vld_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING44_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING44_BKRS_CTRL2_disp_ring_vld_MASK 0x00080000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING44_BKRS_CTRL2_disp_ring_vld_SHFT 19u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING44_BKRS_CTRL2_pf_dq_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING44_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING44_BKRS_CTRL2_pf_dq_ring_empty_MASK 0x00040000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING44_BKRS_CTRL2_pf_dq_ring_empty_SHFT 18u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING44_BKRS_CTRL2_pf_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING44_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING44_BKRS_CTRL2_pf_ring_empty_MASK 0x00020000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING44_BKRS_CTRL2_pf_ring_empty_SHFT 17u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING44_BKRS_CTRL2_pld_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING44_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING44_BKRS_CTRL2_pld_ring_empty_MASK 0x00010000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING44_BKRS_CTRL2_pld_ring_empty_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING44_BKRS_CTRL2_pld_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING44_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING44_BKRS_CTRL2_pld_cidx_idx_MASK 0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING44_BKRS_CTRL2_pld_cidx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING45_BKRS_CTRL0_pf_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING45_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING45_BKRS_CTRL0_pf_didx_idx_MASK 0x0FFF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING45_BKRS_CTRL0_pf_didx_idx_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING45_BKRS_CTRL0_pld_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING45_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING45_BKRS_CTRL0_pld_didx_idx_MASK 0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING45_BKRS_CTRL0_pld_didx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING45_BKRS_CTRL1_disp_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING45_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING45_BKRS_CTRL1_disp_didx_idx_MASK 0x00FF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING45_BKRS_CTRL1_disp_didx_idx_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING45_BKRS_CTRL1_disp_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING45_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING45_BKRS_CTRL1_disp_cidx_idx_MASK 0x000000FFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING45_BKRS_CTRL1_disp_cidx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING45_BKRS_CTRL2_disp_ring_vld_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING45_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING45_BKRS_CTRL2_disp_ring_vld_MASK 0x00080000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING45_BKRS_CTRL2_disp_ring_vld_SHFT 19u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING45_BKRS_CTRL2_pf_dq_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING45_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING45_BKRS_CTRL2_pf_dq_ring_empty_MASK 0x00040000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING45_BKRS_CTRL2_pf_dq_ring_empty_SHFT 18u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING45_BKRS_CTRL2_pf_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING45_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING45_BKRS_CTRL2_pf_ring_empty_MASK 0x00020000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING45_BKRS_CTRL2_pf_ring_empty_SHFT 17u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING45_BKRS_CTRL2_pld_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING45_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING45_BKRS_CTRL2_pld_ring_empty_MASK 0x00010000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING45_BKRS_CTRL2_pld_ring_empty_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING45_BKRS_CTRL2_pld_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING45_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING45_BKRS_CTRL2_pld_cidx_idx_MASK 0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING45_BKRS_CTRL2_pld_cidx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING46_BKRS_CTRL0_pf_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING46_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING46_BKRS_CTRL0_pf_didx_idx_MASK 0x0FFF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING46_BKRS_CTRL0_pf_didx_idx_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING46_BKRS_CTRL0_pld_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING46_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING46_BKRS_CTRL0_pld_didx_idx_MASK 0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING46_BKRS_CTRL0_pld_didx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING46_BKRS_CTRL1_disp_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING46_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING46_BKRS_CTRL1_disp_didx_idx_MASK 0x00FF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING46_BKRS_CTRL1_disp_didx_idx_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING46_BKRS_CTRL1_disp_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING46_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING46_BKRS_CTRL1_disp_cidx_idx_MASK 0x000000FFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING46_BKRS_CTRL1_disp_cidx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING46_BKRS_CTRL2_disp_ring_vld_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING46_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING46_BKRS_CTRL2_disp_ring_vld_MASK 0x00080000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING46_BKRS_CTRL2_disp_ring_vld_SHFT 19u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING46_BKRS_CTRL2_pf_dq_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING46_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING46_BKRS_CTRL2_pf_dq_ring_empty_MASK 0x00040000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING46_BKRS_CTRL2_pf_dq_ring_empty_SHFT 18u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING46_BKRS_CTRL2_pf_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING46_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING46_BKRS_CTRL2_pf_ring_empty_MASK 0x00020000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING46_BKRS_CTRL2_pf_ring_empty_SHFT 17u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING46_BKRS_CTRL2_pld_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING46_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING46_BKRS_CTRL2_pld_ring_empty_MASK 0x00010000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING46_BKRS_CTRL2_pld_ring_empty_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING46_BKRS_CTRL2_pld_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING46_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING46_BKRS_CTRL2_pld_cidx_idx_MASK 0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING46_BKRS_CTRL2_pld_cidx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING47_BKRS_CTRL0_pf_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING47_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING47_BKRS_CTRL0_pf_didx_idx_MASK 0x0FFF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING47_BKRS_CTRL0_pf_didx_idx_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING47_BKRS_CTRL0_pld_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING47_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING47_BKRS_CTRL0_pld_didx_idx_MASK 0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING47_BKRS_CTRL0_pld_didx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING47_BKRS_CTRL1_disp_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING47_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING47_BKRS_CTRL1_disp_didx_idx_MASK 0x00FF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING47_BKRS_CTRL1_disp_didx_idx_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING47_BKRS_CTRL1_disp_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING47_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING47_BKRS_CTRL1_disp_cidx_idx_MASK 0x000000FFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING47_BKRS_CTRL1_disp_cidx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING47_BKRS_CTRL2_disp_ring_vld_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING47_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING47_BKRS_CTRL2_disp_ring_vld_MASK 0x00080000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING47_BKRS_CTRL2_disp_ring_vld_SHFT 19u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING47_BKRS_CTRL2_pf_dq_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING47_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING47_BKRS_CTRL2_pf_dq_ring_empty_MASK 0x00040000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING47_BKRS_CTRL2_pf_dq_ring_empty_SHFT 18u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING47_BKRS_CTRL2_pf_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING47_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING47_BKRS_CTRL2_pf_ring_empty_MASK 0x00020000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING47_BKRS_CTRL2_pf_ring_empty_SHFT 17u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING47_BKRS_CTRL2_pld_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING47_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING47_BKRS_CTRL2_pld_ring_empty_MASK 0x00010000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING47_BKRS_CTRL2_pld_ring_empty_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING47_BKRS_CTRL2_pld_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING47_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING47_BKRS_CTRL2_pld_cidx_idx_MASK 0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING47_BKRS_CTRL2_pld_cidx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING48_BKRS_CTRL0_pf_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING48_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING48_BKRS_CTRL0_pf_didx_idx_MASK 0x0FFF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING48_BKRS_CTRL0_pf_didx_idx_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING48_BKRS_CTRL0_pld_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING48_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING48_BKRS_CTRL0_pld_didx_idx_MASK 0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING48_BKRS_CTRL0_pld_didx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING48_BKRS_CTRL1_disp_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING48_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING48_BKRS_CTRL1_disp_didx_idx_MASK 0x00FF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING48_BKRS_CTRL1_disp_didx_idx_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING48_BKRS_CTRL1_disp_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING48_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING48_BKRS_CTRL1_disp_cidx_idx_MASK 0x000000FFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING48_BKRS_CTRL1_disp_cidx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING48_BKRS_CTRL2_disp_ring_vld_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING48_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING48_BKRS_CTRL2_disp_ring_vld_MASK 0x00080000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING48_BKRS_CTRL2_disp_ring_vld_SHFT 19u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING48_BKRS_CTRL2_pf_dq_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING48_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING48_BKRS_CTRL2_pf_dq_ring_empty_MASK 0x00040000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING48_BKRS_CTRL2_pf_dq_ring_empty_SHFT 18u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING48_BKRS_CTRL2_pf_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING48_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING48_BKRS_CTRL2_pf_ring_empty_MASK 0x00020000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING48_BKRS_CTRL2_pf_ring_empty_SHFT 17u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING48_BKRS_CTRL2_pld_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING48_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING48_BKRS_CTRL2_pld_ring_empty_MASK 0x00010000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING48_BKRS_CTRL2_pld_ring_empty_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING48_BKRS_CTRL2_pld_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING48_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING48_BKRS_CTRL2_pld_cidx_idx_MASK 0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING48_BKRS_CTRL2_pld_cidx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING49_BKRS_CTRL0_pf_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING49_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING49_BKRS_CTRL0_pf_didx_idx_MASK 0x0FFF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING49_BKRS_CTRL0_pf_didx_idx_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING49_BKRS_CTRL0_pld_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING49_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING49_BKRS_CTRL0_pld_didx_idx_MASK 0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING49_BKRS_CTRL0_pld_didx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING49_BKRS_CTRL1_disp_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING49_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING49_BKRS_CTRL1_disp_didx_idx_MASK 0x00FF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING49_BKRS_CTRL1_disp_didx_idx_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING49_BKRS_CTRL1_disp_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING49_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING49_BKRS_CTRL1_disp_cidx_idx_MASK 0x000000FFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING49_BKRS_CTRL1_disp_cidx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING49_BKRS_CTRL2_disp_ring_vld_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING49_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING49_BKRS_CTRL2_disp_ring_vld_MASK 0x00080000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING49_BKRS_CTRL2_disp_ring_vld_SHFT 19u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING49_BKRS_CTRL2_pf_dq_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING49_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING49_BKRS_CTRL2_pf_dq_ring_empty_MASK 0x00040000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING49_BKRS_CTRL2_pf_dq_ring_empty_SHFT 18u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING49_BKRS_CTRL2_pf_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING49_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING49_BKRS_CTRL2_pf_ring_empty_MASK 0x00020000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING49_BKRS_CTRL2_pf_ring_empty_SHFT 17u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING49_BKRS_CTRL2_pld_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING49_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING49_BKRS_CTRL2_pld_ring_empty_MASK 0x00010000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING49_BKRS_CTRL2_pld_ring_empty_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING49_BKRS_CTRL2_pld_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING49_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING49_BKRS_CTRL2_pld_cidx_idx_MASK 0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING49_BKRS_CTRL2_pld_cidx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING50_BKRS_CTRL0_pf_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING50_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING50_BKRS_CTRL0_pf_didx_idx_MASK 0x0FFF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING50_BKRS_CTRL0_pf_didx_idx_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING50_BKRS_CTRL0_pld_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING50_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING50_BKRS_CTRL0_pld_didx_idx_MASK 0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING50_BKRS_CTRL0_pld_didx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING50_BKRS_CTRL1_disp_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING50_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING50_BKRS_CTRL1_disp_didx_idx_MASK 0x00FF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING50_BKRS_CTRL1_disp_didx_idx_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING50_BKRS_CTRL1_disp_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING50_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING50_BKRS_CTRL1_disp_cidx_idx_MASK 0x000000FFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING50_BKRS_CTRL1_disp_cidx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING50_BKRS_CTRL2_disp_ring_vld_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING50_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING50_BKRS_CTRL2_disp_ring_vld_MASK 0x00080000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING50_BKRS_CTRL2_disp_ring_vld_SHFT 19u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING50_BKRS_CTRL2_pf_dq_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING50_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING50_BKRS_CTRL2_pf_dq_ring_empty_MASK 0x00040000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING50_BKRS_CTRL2_pf_dq_ring_empty_SHFT 18u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING50_BKRS_CTRL2_pf_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING50_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING50_BKRS_CTRL2_pf_ring_empty_MASK 0x00020000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING50_BKRS_CTRL2_pf_ring_empty_SHFT 17u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING50_BKRS_CTRL2_pld_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING50_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING50_BKRS_CTRL2_pld_ring_empty_MASK 0x00010000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING50_BKRS_CTRL2_pld_ring_empty_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING50_BKRS_CTRL2_pld_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING50_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING50_BKRS_CTRL2_pld_cidx_idx_MASK 0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING50_BKRS_CTRL2_pld_cidx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING51_BKRS_CTRL0_pf_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING51_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING51_BKRS_CTRL0_pf_didx_idx_MASK 0x0FFF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING51_BKRS_CTRL0_pf_didx_idx_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING51_BKRS_CTRL0_pld_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING51_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING51_BKRS_CTRL0_pld_didx_idx_MASK 0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING51_BKRS_CTRL0_pld_didx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING51_BKRS_CTRL1_disp_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING51_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING51_BKRS_CTRL1_disp_didx_idx_MASK 0x00FF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING51_BKRS_CTRL1_disp_didx_idx_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING51_BKRS_CTRL1_disp_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING51_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING51_BKRS_CTRL1_disp_cidx_idx_MASK 0x000000FFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING51_BKRS_CTRL1_disp_cidx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING51_BKRS_CTRL2_disp_ring_vld_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING51_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING51_BKRS_CTRL2_disp_ring_vld_MASK 0x00080000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING51_BKRS_CTRL2_disp_ring_vld_SHFT 19u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING51_BKRS_CTRL2_pf_dq_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING51_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING51_BKRS_CTRL2_pf_dq_ring_empty_MASK 0x00040000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING51_BKRS_CTRL2_pf_dq_ring_empty_SHFT 18u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING51_BKRS_CTRL2_pf_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING51_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING51_BKRS_CTRL2_pf_ring_empty_MASK 0x00020000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING51_BKRS_CTRL2_pf_ring_empty_SHFT 17u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING51_BKRS_CTRL2_pld_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING51_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING51_BKRS_CTRL2_pld_ring_empty_MASK 0x00010000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING51_BKRS_CTRL2_pld_ring_empty_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING51_BKRS_CTRL2_pld_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING51_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING51_BKRS_CTRL2_pld_cidx_idx_MASK 0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING51_BKRS_CTRL2_pld_cidx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING52_BKRS_CTRL0_pf_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING52_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING52_BKRS_CTRL0_pf_didx_idx_MASK 0x0FFF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING52_BKRS_CTRL0_pf_didx_idx_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING52_BKRS_CTRL0_pld_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING52_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING52_BKRS_CTRL0_pld_didx_idx_MASK 0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING52_BKRS_CTRL0_pld_didx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING52_BKRS_CTRL1_disp_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING52_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING52_BKRS_CTRL1_disp_didx_idx_MASK 0x00FF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING52_BKRS_CTRL1_disp_didx_idx_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING52_BKRS_CTRL1_disp_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING52_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING52_BKRS_CTRL1_disp_cidx_idx_MASK 0x000000FFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING52_BKRS_CTRL1_disp_cidx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING52_BKRS_CTRL2_disp_ring_vld_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING52_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING52_BKRS_CTRL2_disp_ring_vld_MASK 0x00080000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING52_BKRS_CTRL2_disp_ring_vld_SHFT 19u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING52_BKRS_CTRL2_pf_dq_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING52_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING52_BKRS_CTRL2_pf_dq_ring_empty_MASK 0x00040000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING52_BKRS_CTRL2_pf_dq_ring_empty_SHFT 18u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING52_BKRS_CTRL2_pf_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING52_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING52_BKRS_CTRL2_pf_ring_empty_MASK 0x00020000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING52_BKRS_CTRL2_pf_ring_empty_SHFT 17u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING52_BKRS_CTRL2_pld_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING52_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING52_BKRS_CTRL2_pld_ring_empty_MASK 0x00010000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING52_BKRS_CTRL2_pld_ring_empty_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING52_BKRS_CTRL2_pld_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING52_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING52_BKRS_CTRL2_pld_cidx_idx_MASK 0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING52_BKRS_CTRL2_pld_cidx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING53_BKRS_CTRL0_pf_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING53_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING53_BKRS_CTRL0_pf_didx_idx_MASK 0x0FFF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING53_BKRS_CTRL0_pf_didx_idx_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING53_BKRS_CTRL0_pld_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING53_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING53_BKRS_CTRL0_pld_didx_idx_MASK 0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING53_BKRS_CTRL0_pld_didx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING53_BKRS_CTRL1_disp_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING53_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING53_BKRS_CTRL1_disp_didx_idx_MASK 0x00FF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING53_BKRS_CTRL1_disp_didx_idx_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING53_BKRS_CTRL1_disp_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING53_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING53_BKRS_CTRL1_disp_cidx_idx_MASK 0x000000FFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING53_BKRS_CTRL1_disp_cidx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING53_BKRS_CTRL2_disp_ring_vld_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING53_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING53_BKRS_CTRL2_disp_ring_vld_MASK 0x00080000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING53_BKRS_CTRL2_disp_ring_vld_SHFT 19u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING53_BKRS_CTRL2_pf_dq_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING53_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING53_BKRS_CTRL2_pf_dq_ring_empty_MASK 0x00040000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING53_BKRS_CTRL2_pf_dq_ring_empty_SHFT 18u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING53_BKRS_CTRL2_pf_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING53_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING53_BKRS_CTRL2_pf_ring_empty_MASK 0x00020000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING53_BKRS_CTRL2_pf_ring_empty_SHFT 17u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING53_BKRS_CTRL2_pld_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING53_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING53_BKRS_CTRL2_pld_ring_empty_MASK 0x00010000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING53_BKRS_CTRL2_pld_ring_empty_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING53_BKRS_CTRL2_pld_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING53_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING53_BKRS_CTRL2_pld_cidx_idx_MASK 0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING53_BKRS_CTRL2_pld_cidx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING54_BKRS_CTRL0_pf_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING54_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING54_BKRS_CTRL0_pf_didx_idx_MASK 0x0FFF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING54_BKRS_CTRL0_pf_didx_idx_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING54_BKRS_CTRL0_pld_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING54_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING54_BKRS_CTRL0_pld_didx_idx_MASK 0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING54_BKRS_CTRL0_pld_didx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING54_BKRS_CTRL1_disp_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING54_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING54_BKRS_CTRL1_disp_didx_idx_MASK 0x00FF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING54_BKRS_CTRL1_disp_didx_idx_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING54_BKRS_CTRL1_disp_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING54_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING54_BKRS_CTRL1_disp_cidx_idx_MASK 0x000000FFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING54_BKRS_CTRL1_disp_cidx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING54_BKRS_CTRL2_disp_ring_vld_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING54_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING54_BKRS_CTRL2_disp_ring_vld_MASK 0x00080000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING54_BKRS_CTRL2_disp_ring_vld_SHFT 19u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING54_BKRS_CTRL2_pf_dq_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING54_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING54_BKRS_CTRL2_pf_dq_ring_empty_MASK 0x00040000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING54_BKRS_CTRL2_pf_dq_ring_empty_SHFT 18u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING54_BKRS_CTRL2_pf_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING54_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING54_BKRS_CTRL2_pf_ring_empty_MASK 0x00020000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING54_BKRS_CTRL2_pf_ring_empty_SHFT 17u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING54_BKRS_CTRL2_pld_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING54_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING54_BKRS_CTRL2_pld_ring_empty_MASK 0x00010000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING54_BKRS_CTRL2_pld_ring_empty_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING54_BKRS_CTRL2_pld_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING54_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING54_BKRS_CTRL2_pld_cidx_idx_MASK 0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING54_BKRS_CTRL2_pld_cidx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING55_BKRS_CTRL0_pf_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING55_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING55_BKRS_CTRL0_pf_didx_idx_MASK 0x0FFF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING55_BKRS_CTRL0_pf_didx_idx_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING55_BKRS_CTRL0_pld_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING55_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING55_BKRS_CTRL0_pld_didx_idx_MASK 0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING55_BKRS_CTRL0_pld_didx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING55_BKRS_CTRL1_disp_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING55_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING55_BKRS_CTRL1_disp_didx_idx_MASK 0x00FF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING55_BKRS_CTRL1_disp_didx_idx_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING55_BKRS_CTRL1_disp_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING55_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING55_BKRS_CTRL1_disp_cidx_idx_MASK 0x000000FFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING55_BKRS_CTRL1_disp_cidx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING55_BKRS_CTRL2_disp_ring_vld_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING55_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING55_BKRS_CTRL2_disp_ring_vld_MASK 0x00080000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING55_BKRS_CTRL2_disp_ring_vld_SHFT 19u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING55_BKRS_CTRL2_pf_dq_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING55_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING55_BKRS_CTRL2_pf_dq_ring_empty_MASK 0x00040000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING55_BKRS_CTRL2_pf_dq_ring_empty_SHFT 18u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING55_BKRS_CTRL2_pf_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING55_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING55_BKRS_CTRL2_pf_ring_empty_MASK 0x00020000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING55_BKRS_CTRL2_pf_ring_empty_SHFT 17u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING55_BKRS_CTRL2_pld_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING55_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING55_BKRS_CTRL2_pld_ring_empty_MASK 0x00010000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING55_BKRS_CTRL2_pld_ring_empty_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING55_BKRS_CTRL2_pld_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING55_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING55_BKRS_CTRL2_pld_cidx_idx_MASK 0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING55_BKRS_CTRL2_pld_cidx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING56_BKRS_CTRL0_pf_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING56_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING56_BKRS_CTRL0_pf_didx_idx_MASK 0x0FFF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING56_BKRS_CTRL0_pf_didx_idx_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING56_BKRS_CTRL0_pld_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING56_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING56_BKRS_CTRL0_pld_didx_idx_MASK 0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING56_BKRS_CTRL0_pld_didx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING56_BKRS_CTRL1_disp_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING56_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING56_BKRS_CTRL1_disp_didx_idx_MASK 0x00FF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING56_BKRS_CTRL1_disp_didx_idx_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING56_BKRS_CTRL1_disp_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING56_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING56_BKRS_CTRL1_disp_cidx_idx_MASK 0x000000FFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING56_BKRS_CTRL1_disp_cidx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING56_BKRS_CTRL2_disp_ring_vld_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING56_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING56_BKRS_CTRL2_disp_ring_vld_MASK 0x00080000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING56_BKRS_CTRL2_disp_ring_vld_SHFT 19u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING56_BKRS_CTRL2_pf_dq_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING56_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING56_BKRS_CTRL2_pf_dq_ring_empty_MASK 0x00040000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING56_BKRS_CTRL2_pf_dq_ring_empty_SHFT 18u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING56_BKRS_CTRL2_pf_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING56_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING56_BKRS_CTRL2_pf_ring_empty_MASK 0x00020000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING56_BKRS_CTRL2_pf_ring_empty_SHFT 17u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING56_BKRS_CTRL2_pld_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING56_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING56_BKRS_CTRL2_pld_ring_empty_MASK 0x00010000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING56_BKRS_CTRL2_pld_ring_empty_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING56_BKRS_CTRL2_pld_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING56_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING56_BKRS_CTRL2_pld_cidx_idx_MASK 0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING56_BKRS_CTRL2_pld_cidx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING57_BKRS_CTRL0_pf_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING57_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING57_BKRS_CTRL0_pf_didx_idx_MASK 0x0FFF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING57_BKRS_CTRL0_pf_didx_idx_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING57_BKRS_CTRL0_pld_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING57_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING57_BKRS_CTRL0_pld_didx_idx_MASK 0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING57_BKRS_CTRL0_pld_didx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING57_BKRS_CTRL1_disp_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING57_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING57_BKRS_CTRL1_disp_didx_idx_MASK 0x00FF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING57_BKRS_CTRL1_disp_didx_idx_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING57_BKRS_CTRL1_disp_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING57_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING57_BKRS_CTRL1_disp_cidx_idx_MASK 0x000000FFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING57_BKRS_CTRL1_disp_cidx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING57_BKRS_CTRL2_disp_ring_vld_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING57_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING57_BKRS_CTRL2_disp_ring_vld_MASK 0x00080000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING57_BKRS_CTRL2_disp_ring_vld_SHFT 19u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING57_BKRS_CTRL2_pf_dq_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING57_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING57_BKRS_CTRL2_pf_dq_ring_empty_MASK 0x00040000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING57_BKRS_CTRL2_pf_dq_ring_empty_SHFT 18u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING57_BKRS_CTRL2_pf_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING57_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING57_BKRS_CTRL2_pf_ring_empty_MASK 0x00020000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING57_BKRS_CTRL2_pf_ring_empty_SHFT 17u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING57_BKRS_CTRL2_pld_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING57_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING57_BKRS_CTRL2_pld_ring_empty_MASK 0x00010000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING57_BKRS_CTRL2_pld_ring_empty_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING57_BKRS_CTRL2_pld_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING57_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING57_BKRS_CTRL2_pld_cidx_idx_MASK 0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING57_BKRS_CTRL2_pld_cidx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING58_BKRS_CTRL0_pf_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING58_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING58_BKRS_CTRL0_pf_didx_idx_MASK 0x0FFF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING58_BKRS_CTRL0_pf_didx_idx_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING58_BKRS_CTRL0_pld_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING58_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING58_BKRS_CTRL0_pld_didx_idx_MASK 0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING58_BKRS_CTRL0_pld_didx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING58_BKRS_CTRL1_disp_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING58_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING58_BKRS_CTRL1_disp_didx_idx_MASK 0x00FF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING58_BKRS_CTRL1_disp_didx_idx_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING58_BKRS_CTRL1_disp_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING58_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING58_BKRS_CTRL1_disp_cidx_idx_MASK 0x000000FFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING58_BKRS_CTRL1_disp_cidx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING58_BKRS_CTRL2_disp_ring_vld_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING58_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING58_BKRS_CTRL2_disp_ring_vld_MASK 0x00080000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING58_BKRS_CTRL2_disp_ring_vld_SHFT 19u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING58_BKRS_CTRL2_pf_dq_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING58_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING58_BKRS_CTRL2_pf_dq_ring_empty_MASK 0x00040000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING58_BKRS_CTRL2_pf_dq_ring_empty_SHFT 18u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING58_BKRS_CTRL2_pf_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING58_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING58_BKRS_CTRL2_pf_ring_empty_MASK 0x00020000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING58_BKRS_CTRL2_pf_ring_empty_SHFT 17u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING58_BKRS_CTRL2_pld_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING58_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING58_BKRS_CTRL2_pld_ring_empty_MASK 0x00010000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING58_BKRS_CTRL2_pld_ring_empty_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING58_BKRS_CTRL2_pld_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING58_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING58_BKRS_CTRL2_pld_cidx_idx_MASK 0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING58_BKRS_CTRL2_pld_cidx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING59_BKRS_CTRL0_pf_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING59_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING59_BKRS_CTRL0_pf_didx_idx_MASK 0x0FFF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING59_BKRS_CTRL0_pf_didx_idx_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING59_BKRS_CTRL0_pld_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING59_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING59_BKRS_CTRL0_pld_didx_idx_MASK 0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING59_BKRS_CTRL0_pld_didx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING59_BKRS_CTRL1_disp_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING59_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING59_BKRS_CTRL1_disp_didx_idx_MASK 0x00FF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING59_BKRS_CTRL1_disp_didx_idx_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING59_BKRS_CTRL1_disp_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING59_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING59_BKRS_CTRL1_disp_cidx_idx_MASK 0x000000FFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING59_BKRS_CTRL1_disp_cidx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING59_BKRS_CTRL2_disp_ring_vld_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING59_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING59_BKRS_CTRL2_disp_ring_vld_MASK 0x00080000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING59_BKRS_CTRL2_disp_ring_vld_SHFT 19u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING59_BKRS_CTRL2_pf_dq_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING59_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING59_BKRS_CTRL2_pf_dq_ring_empty_MASK 0x00040000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING59_BKRS_CTRL2_pf_dq_ring_empty_SHFT 18u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING59_BKRS_CTRL2_pf_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING59_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING59_BKRS_CTRL2_pf_ring_empty_MASK 0x00020000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING59_BKRS_CTRL2_pf_ring_empty_SHFT 17u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING59_BKRS_CTRL2_pld_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING59_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING59_BKRS_CTRL2_pld_ring_empty_MASK 0x00010000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING59_BKRS_CTRL2_pld_ring_empty_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING59_BKRS_CTRL2_pld_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING59_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING59_BKRS_CTRL2_pld_cidx_idx_MASK 0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING59_BKRS_CTRL2_pld_cidx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING60_BKRS_CTRL0_pf_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING60_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING60_BKRS_CTRL0_pf_didx_idx_MASK 0x0FFF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING60_BKRS_CTRL0_pf_didx_idx_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING60_BKRS_CTRL0_pld_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING60_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING60_BKRS_CTRL0_pld_didx_idx_MASK 0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING60_BKRS_CTRL0_pld_didx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING60_BKRS_CTRL1_disp_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING60_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING60_BKRS_CTRL1_disp_didx_idx_MASK 0x00FF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING60_BKRS_CTRL1_disp_didx_idx_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING60_BKRS_CTRL1_disp_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING60_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING60_BKRS_CTRL1_disp_cidx_idx_MASK 0x000000FFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING60_BKRS_CTRL1_disp_cidx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING60_BKRS_CTRL2_disp_ring_vld_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING60_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING60_BKRS_CTRL2_disp_ring_vld_MASK 0x00080000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING60_BKRS_CTRL2_disp_ring_vld_SHFT 19u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING60_BKRS_CTRL2_pf_dq_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING60_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING60_BKRS_CTRL2_pf_dq_ring_empty_MASK 0x00040000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING60_BKRS_CTRL2_pf_dq_ring_empty_SHFT 18u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING60_BKRS_CTRL2_pf_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING60_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING60_BKRS_CTRL2_pf_ring_empty_MASK 0x00020000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING60_BKRS_CTRL2_pf_ring_empty_SHFT 17u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING60_BKRS_CTRL2_pld_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING60_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING60_BKRS_CTRL2_pld_ring_empty_MASK 0x00010000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING60_BKRS_CTRL2_pld_ring_empty_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING60_BKRS_CTRL2_pld_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING60_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING60_BKRS_CTRL2_pld_cidx_idx_MASK 0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING60_BKRS_CTRL2_pld_cidx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING61_BKRS_CTRL0_pf_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING61_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING61_BKRS_CTRL0_pf_didx_idx_MASK 0x0FFF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING61_BKRS_CTRL0_pf_didx_idx_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING61_BKRS_CTRL0_pld_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING61_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING61_BKRS_CTRL0_pld_didx_idx_MASK 0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING61_BKRS_CTRL0_pld_didx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING61_BKRS_CTRL1_disp_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING61_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING61_BKRS_CTRL1_disp_didx_idx_MASK 0x00FF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING61_BKRS_CTRL1_disp_didx_idx_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING61_BKRS_CTRL1_disp_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING61_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING61_BKRS_CTRL1_disp_cidx_idx_MASK 0x000000FFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING61_BKRS_CTRL1_disp_cidx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING61_BKRS_CTRL2_disp_ring_vld_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING61_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING61_BKRS_CTRL2_disp_ring_vld_MASK 0x00080000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING61_BKRS_CTRL2_disp_ring_vld_SHFT 19u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING61_BKRS_CTRL2_pf_dq_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING61_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING61_BKRS_CTRL2_pf_dq_ring_empty_MASK 0x00040000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING61_BKRS_CTRL2_pf_dq_ring_empty_SHFT 18u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING61_BKRS_CTRL2_pf_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING61_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING61_BKRS_CTRL2_pf_ring_empty_MASK 0x00020000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING61_BKRS_CTRL2_pf_ring_empty_SHFT 17u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING61_BKRS_CTRL2_pld_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING61_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING61_BKRS_CTRL2_pld_ring_empty_MASK 0x00010000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING61_BKRS_CTRL2_pld_ring_empty_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING61_BKRS_CTRL2_pld_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING61_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING61_BKRS_CTRL2_pld_cidx_idx_MASK 0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING61_BKRS_CTRL2_pld_cidx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING62_BKRS_CTRL0_pf_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING62_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING62_BKRS_CTRL0_pf_didx_idx_MASK 0x0FFF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING62_BKRS_CTRL0_pf_didx_idx_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING62_BKRS_CTRL0_pld_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING62_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING62_BKRS_CTRL0_pld_didx_idx_MASK 0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING62_BKRS_CTRL0_pld_didx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING62_BKRS_CTRL1_disp_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING62_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING62_BKRS_CTRL1_disp_didx_idx_MASK 0x00FF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING62_BKRS_CTRL1_disp_didx_idx_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING62_BKRS_CTRL1_disp_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING62_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING62_BKRS_CTRL1_disp_cidx_idx_MASK 0x000000FFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING62_BKRS_CTRL1_disp_cidx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING62_BKRS_CTRL2_disp_ring_vld_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING62_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING62_BKRS_CTRL2_disp_ring_vld_MASK 0x00080000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING62_BKRS_CTRL2_disp_ring_vld_SHFT 19u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING62_BKRS_CTRL2_pf_dq_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING62_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING62_BKRS_CTRL2_pf_dq_ring_empty_MASK 0x00040000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING62_BKRS_CTRL2_pf_dq_ring_empty_SHFT 18u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING62_BKRS_CTRL2_pf_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING62_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING62_BKRS_CTRL2_pf_ring_empty_MASK 0x00020000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING62_BKRS_CTRL2_pf_ring_empty_SHFT 17u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING62_BKRS_CTRL2_pld_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING62_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING62_BKRS_CTRL2_pld_ring_empty_MASK 0x00010000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING62_BKRS_CTRL2_pld_ring_empty_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING62_BKRS_CTRL2_pld_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING62_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING62_BKRS_CTRL2_pld_cidx_idx_MASK 0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING62_BKRS_CTRL2_pld_cidx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING63_BKRS_CTRL0_pf_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING63_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING63_BKRS_CTRL0_pf_didx_idx_MASK 0x0FFF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING63_BKRS_CTRL0_pf_didx_idx_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING63_BKRS_CTRL0_pld_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING63_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING63_BKRS_CTRL0_pld_didx_idx_MASK 0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING63_BKRS_CTRL0_pld_didx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING63_BKRS_CTRL1_disp_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING63_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING63_BKRS_CTRL1_disp_didx_idx_MASK 0x00FF0000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING63_BKRS_CTRL1_disp_didx_idx_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING63_BKRS_CTRL1_disp_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING63_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING63_BKRS_CTRL1_disp_cidx_idx_MASK 0x000000FFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING63_BKRS_CTRL1_disp_cidx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING63_BKRS_CTRL2_disp_ring_vld_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING63_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING63_BKRS_CTRL2_disp_ring_vld_MASK 0x00080000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING63_BKRS_CTRL2_disp_ring_vld_SHFT 19u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING63_BKRS_CTRL2_pf_dq_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING63_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING63_BKRS_CTRL2_pf_dq_ring_empty_MASK 0x00040000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING63_BKRS_CTRL2_pf_dq_ring_empty_SHFT 18u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING63_BKRS_CTRL2_pf_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING63_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING63_BKRS_CTRL2_pf_ring_empty_MASK 0x00020000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING63_BKRS_CTRL2_pf_ring_empty_SHFT 17u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING63_BKRS_CTRL2_pld_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING63_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING63_BKRS_CTRL2_pld_ring_empty_MASK 0x00010000u                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING63_BKRS_CTRL2_pld_ring_empty_SHFT 16u
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING63_BKRS_CTRL2_pld_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING63_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING63_BKRS_CTRL2_pld_cidx_idx_MASK 0x00000FFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING63_BKRS_CTRL2_pld_cidx_idx_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING32_DMAD_MIB_DMAD_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING32_DMAD_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING32_DMAD_MIB_DMAD_MIB_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING32_DMAD_MIB_DMAD_MIB_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING32_PKT_MIB_PKT_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING32_PKT_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING32_PKT_MIB_PKT_MIB_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING32_PKT_MIB_PKT_MIB_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING33_DMAD_MIB_DMAD_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING33_DMAD_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING33_DMAD_MIB_DMAD_MIB_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING33_DMAD_MIB_DMAD_MIB_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING33_PKT_MIB_PKT_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING33_PKT_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING33_PKT_MIB_PKT_MIB_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING33_PKT_MIB_PKT_MIB_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING34_DMAD_MIB_DMAD_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING34_DMAD_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING34_DMAD_MIB_DMAD_MIB_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING34_DMAD_MIB_DMAD_MIB_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING34_PKT_MIB_PKT_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING34_PKT_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING34_PKT_MIB_PKT_MIB_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING34_PKT_MIB_PKT_MIB_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING35_DMAD_MIB_DMAD_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING35_DMAD_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING35_DMAD_MIB_DMAD_MIB_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING35_DMAD_MIB_DMAD_MIB_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING35_PKT_MIB_PKT_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING35_PKT_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING35_PKT_MIB_PKT_MIB_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING35_PKT_MIB_PKT_MIB_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING36_DMAD_MIB_DMAD_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING36_DMAD_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING36_DMAD_MIB_DMAD_MIB_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING36_DMAD_MIB_DMAD_MIB_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING36_PKT_MIB_PKT_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING36_PKT_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING36_PKT_MIB_PKT_MIB_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING36_PKT_MIB_PKT_MIB_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING37_DMAD_MIB_DMAD_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING37_DMAD_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING37_DMAD_MIB_DMAD_MIB_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING37_DMAD_MIB_DMAD_MIB_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING37_PKT_MIB_PKT_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING37_PKT_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING37_PKT_MIB_PKT_MIB_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING37_PKT_MIB_PKT_MIB_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING38_DMAD_MIB_DMAD_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING38_DMAD_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING38_DMAD_MIB_DMAD_MIB_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING38_DMAD_MIB_DMAD_MIB_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING38_PKT_MIB_PKT_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING38_PKT_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING38_PKT_MIB_PKT_MIB_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING38_PKT_MIB_PKT_MIB_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING39_DMAD_MIB_DMAD_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING39_DMAD_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING39_DMAD_MIB_DMAD_MIB_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING39_DMAD_MIB_DMAD_MIB_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING39_PKT_MIB_PKT_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING39_PKT_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING39_PKT_MIB_PKT_MIB_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING39_PKT_MIB_PKT_MIB_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING40_DMAD_MIB_DMAD_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING40_DMAD_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING40_DMAD_MIB_DMAD_MIB_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING40_DMAD_MIB_DMAD_MIB_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING40_PKT_MIB_PKT_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING40_PKT_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING40_PKT_MIB_PKT_MIB_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING40_PKT_MIB_PKT_MIB_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING41_DMAD_MIB_DMAD_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING41_DMAD_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING41_DMAD_MIB_DMAD_MIB_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING41_DMAD_MIB_DMAD_MIB_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING41_PKT_MIB_PKT_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING41_PKT_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING41_PKT_MIB_PKT_MIB_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING41_PKT_MIB_PKT_MIB_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING42_DMAD_MIB_DMAD_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING42_DMAD_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING42_DMAD_MIB_DMAD_MIB_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING42_DMAD_MIB_DMAD_MIB_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING42_PKT_MIB_PKT_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING42_PKT_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING42_PKT_MIB_PKT_MIB_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING42_PKT_MIB_PKT_MIB_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING43_DMAD_MIB_DMAD_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING43_DMAD_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING43_DMAD_MIB_DMAD_MIB_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING43_DMAD_MIB_DMAD_MIB_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING43_PKT_MIB_PKT_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING43_PKT_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING43_PKT_MIB_PKT_MIB_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING43_PKT_MIB_PKT_MIB_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING44_DMAD_MIB_DMAD_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING44_DMAD_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING44_DMAD_MIB_DMAD_MIB_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING44_DMAD_MIB_DMAD_MIB_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING44_PKT_MIB_PKT_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING44_PKT_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING44_PKT_MIB_PKT_MIB_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING44_PKT_MIB_PKT_MIB_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING45_DMAD_MIB_DMAD_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING45_DMAD_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING45_DMAD_MIB_DMAD_MIB_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING45_DMAD_MIB_DMAD_MIB_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING45_PKT_MIB_PKT_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING45_PKT_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING45_PKT_MIB_PKT_MIB_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING45_PKT_MIB_PKT_MIB_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING46_DMAD_MIB_DMAD_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING46_DMAD_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING46_DMAD_MIB_DMAD_MIB_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING46_DMAD_MIB_DMAD_MIB_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING46_PKT_MIB_PKT_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING46_PKT_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING46_PKT_MIB_PKT_MIB_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING46_PKT_MIB_PKT_MIB_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING47_DMAD_MIB_DMAD_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING47_DMAD_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING47_DMAD_MIB_DMAD_MIB_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING47_DMAD_MIB_DMAD_MIB_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING47_PKT_MIB_PKT_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING47_PKT_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING47_PKT_MIB_PKT_MIB_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING47_PKT_MIB_PKT_MIB_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING48_DMAD_MIB_DMAD_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING48_DMAD_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING48_DMAD_MIB_DMAD_MIB_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING48_DMAD_MIB_DMAD_MIB_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING48_PKT_MIB_PKT_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING48_PKT_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING48_PKT_MIB_PKT_MIB_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING48_PKT_MIB_PKT_MIB_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING49_DMAD_MIB_DMAD_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING49_DMAD_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING49_DMAD_MIB_DMAD_MIB_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING49_DMAD_MIB_DMAD_MIB_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING49_PKT_MIB_PKT_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING49_PKT_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING49_PKT_MIB_PKT_MIB_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING49_PKT_MIB_PKT_MIB_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING50_DMAD_MIB_DMAD_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING50_DMAD_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING50_DMAD_MIB_DMAD_MIB_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING50_DMAD_MIB_DMAD_MIB_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING50_PKT_MIB_PKT_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING50_PKT_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING50_PKT_MIB_PKT_MIB_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING50_PKT_MIB_PKT_MIB_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING51_DMAD_MIB_DMAD_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING51_DMAD_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING51_DMAD_MIB_DMAD_MIB_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING51_DMAD_MIB_DMAD_MIB_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING51_PKT_MIB_PKT_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING51_PKT_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING51_PKT_MIB_PKT_MIB_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING51_PKT_MIB_PKT_MIB_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING52_DMAD_MIB_DMAD_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING52_DMAD_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING52_DMAD_MIB_DMAD_MIB_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING52_DMAD_MIB_DMAD_MIB_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING52_PKT_MIB_PKT_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING52_PKT_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING52_PKT_MIB_PKT_MIB_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING52_PKT_MIB_PKT_MIB_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING53_DMAD_MIB_DMAD_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING53_DMAD_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING53_DMAD_MIB_DMAD_MIB_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING53_DMAD_MIB_DMAD_MIB_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING53_PKT_MIB_PKT_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING53_PKT_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING53_PKT_MIB_PKT_MIB_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING53_PKT_MIB_PKT_MIB_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING54_DMAD_MIB_DMAD_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING54_DMAD_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING54_DMAD_MIB_DMAD_MIB_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING54_DMAD_MIB_DMAD_MIB_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING54_PKT_MIB_PKT_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING54_PKT_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING54_PKT_MIB_PKT_MIB_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING54_PKT_MIB_PKT_MIB_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING55_DMAD_MIB_DMAD_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING55_DMAD_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING55_DMAD_MIB_DMAD_MIB_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING55_DMAD_MIB_DMAD_MIB_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING55_PKT_MIB_PKT_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING55_PKT_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING55_PKT_MIB_PKT_MIB_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING55_PKT_MIB_PKT_MIB_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING56_DMAD_MIB_DMAD_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING56_DMAD_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING56_DMAD_MIB_DMAD_MIB_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING56_DMAD_MIB_DMAD_MIB_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING56_PKT_MIB_PKT_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING56_PKT_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING56_PKT_MIB_PKT_MIB_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING56_PKT_MIB_PKT_MIB_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING57_DMAD_MIB_DMAD_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING57_DMAD_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING57_DMAD_MIB_DMAD_MIB_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING57_DMAD_MIB_DMAD_MIB_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING57_PKT_MIB_PKT_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING57_PKT_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING57_PKT_MIB_PKT_MIB_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING57_PKT_MIB_PKT_MIB_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING58_DMAD_MIB_DMAD_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING58_DMAD_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING58_DMAD_MIB_DMAD_MIB_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING58_DMAD_MIB_DMAD_MIB_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING58_PKT_MIB_PKT_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING58_PKT_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING58_PKT_MIB_PKT_MIB_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING58_PKT_MIB_PKT_MIB_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING59_DMAD_MIB_DMAD_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING59_DMAD_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING59_DMAD_MIB_DMAD_MIB_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING59_DMAD_MIB_DMAD_MIB_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING59_PKT_MIB_PKT_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING59_PKT_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING59_PKT_MIB_PKT_MIB_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING59_PKT_MIB_PKT_MIB_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING60_DMAD_MIB_DMAD_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING60_DMAD_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING60_DMAD_MIB_DMAD_MIB_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING60_DMAD_MIB_DMAD_MIB_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING60_PKT_MIB_PKT_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING60_PKT_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING60_PKT_MIB_PKT_MIB_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING60_PKT_MIB_PKT_MIB_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING61_DMAD_MIB_DMAD_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING61_DMAD_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING61_DMAD_MIB_DMAD_MIB_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING61_DMAD_MIB_DMAD_MIB_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING61_PKT_MIB_PKT_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING61_PKT_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING61_PKT_MIB_PKT_MIB_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING61_PKT_MIB_PKT_MIB_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING62_DMAD_MIB_DMAD_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING62_DMAD_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING62_DMAD_MIB_DMAD_MIB_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING62_DMAD_MIB_DMAD_MIB_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING62_PKT_MIB_PKT_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING62_PKT_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING62_PKT_MIB_PKT_MIB_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING62_PKT_MIB_PKT_MIB_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING63_DMAD_MIB_DMAD_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING63_DMAD_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING63_DMAD_MIB_DMAD_MIB_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING63_DMAD_MIB_DMAD_MIB_SHFT 0u


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING63_PKT_MIB_PKT_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING63_PKT_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING63_PKT_MIB_PKT_MIB_MASK 0xFFFFFFFFu                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING63_PKT_MIB_PKT_MIB_SHFT 0u

#ifdef __cplusplus
}
#endif

#endif // __WF_WFDMA_HOST_DMA0_REGS_H__
