
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.104795                       # Number of seconds simulated
sim_ticks                                104794508175                       # Number of ticks simulated
final_tick                               632738624187                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 172465                       # Simulator instruction rate (inst/s)
host_op_rate                                   217826                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                5469646                       # Simulator tick rate (ticks/s)
host_mem_usage                               16902412                       # Number of bytes of host memory used
host_seconds                                 19159.29                       # Real time elapsed on the host
sim_insts                                  3304301886                       # Number of instructions simulated
sim_ops                                    4173390971                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1211136                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1925376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      2194816                       # Number of bytes read from this memory
system.physmem.bytes_read::total              5335936                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1918720                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1918720                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         9462                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        15042                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        17147                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 41687                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           14990                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                14990                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        15879                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     11557247                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        12214                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     18372871                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        15879                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     20943998                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                50918088                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        15879                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        12214                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        15879                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              43972                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          18309356                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               18309356                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          18309356                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        15879                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     11557247                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        12214                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     18372871                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        15879                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     20943998                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               69227445                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               251305776                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        20650043                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     16881659                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2017499                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8653443                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8118279                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2119787                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        91600                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    199130113                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             115914455                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           20650043                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10238066                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             24165460                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5570834                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4645026                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         12198624                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      2018797                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    231460072                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.614225                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.957687                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       207294612     89.56%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1164610      0.50%     90.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         1773014      0.77%     90.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2421919      1.05%     91.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2481687      1.07%     92.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2075785      0.90%     93.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1182028      0.51%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1737099      0.75%     95.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        11329318      4.89%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    231460072                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.082171                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.461249                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       196853005                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6940564                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         24101461                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        45813                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3519228                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3408965                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          239                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     142054263                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1336                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3519228                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       197407741                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1359270                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      4180782                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         23602249                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1390801                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     141962233                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         1592                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        314945                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       554630                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         1447                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    197286955                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    660633255                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    660633255                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170748560                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        26538350                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        39479                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        22810                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4039944                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13497811                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7394440                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       130490                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1662789                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         141766057                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        39451                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        134586967                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        26955                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     15944786                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     37681699                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         6115                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    231460072                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.581469                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.270246                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    174483325     75.38%     75.38% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23278013     10.06%     85.44% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12032615      5.20%     90.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      9015716      3.90%     94.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7011385      3.03%     97.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2819927      1.22%     98.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1796435      0.78%     99.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       908457      0.39%     99.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       114199      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    231460072                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          24136     10.13%     10.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         87612     36.77%     46.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       126517     53.10%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    112758809     83.78%     83.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2080063      1.55%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16669      0.01%     85.34% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12392029      9.21%     94.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7339397      5.45%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     134586967                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.535551                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             238265                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.001770                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    500899222                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    157750631                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    132551771                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     134825232                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       314310                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2229940                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           31                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          337                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       172027                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked           49                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3519228                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1076442                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       127004                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    141805509                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        65109                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13497811                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7394440                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        22783                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         93853                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          337                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1177816                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1143459                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2321275                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    132744587                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     11682095                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1842376                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19020006                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        18772568                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7337911                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.528219                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             132552028                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            132551771                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         76294682                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        204349954                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.527452                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.373353                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122904055                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     18909701                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33336                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2050786                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    227940844                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.539193                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.388244                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    177652787     77.94%     77.94% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     24812386     10.89%     88.82% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      9417773      4.13%     92.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4539226      1.99%     94.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3784462      1.66%     96.61% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      2249922      0.99%     97.59% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1890322      0.83%     98.42% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       842673      0.37%     98.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2751293      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    227940844                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122904055                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18490280                       # Number of memory references committed
system.switch_cpus0.commit.loads             11267871                       # Number of loads committed
system.switch_cpus0.commit.membars              16668                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17627217                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110781424                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2507745                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2751293                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           367003307                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          287147009                       # The number of ROB writes
system.switch_cpus0.timesIdled                3102737                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               19845704                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122904055                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.513058                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.513058                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.397922                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.397922                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       598287013                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      183931967                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      132195883                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33336                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               251305776                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        21678350                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     17650560                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1942228                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      8955265                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8237078                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2265493                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        88323                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    196071912                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             121988826                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           21678350                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10502571                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             25787388                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5807689                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       7708552                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles            4                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         11996221                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1941651                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    233401665                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.632053                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.001710                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       207614277     88.95%     88.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2761067      1.18%     90.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2165546      0.93%     91.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2339280      1.00%     92.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1977523      0.85%     92.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1120417      0.48%     93.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          767670      0.33%     93.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1952951      0.84%     94.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        12702934      5.44%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    233401665                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.086263                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.485420                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       193729510                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles     10090274                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         25644796                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       109886                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3827197                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3697687                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         6613                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     147240257                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        52358                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3827197                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       193986789                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        6485664                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2458693                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         25498390                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1144930                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     147022134                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         1428                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        425979                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       566658                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents        26718                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    205768334                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    685189800                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    685189800                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    170604492                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        35163842                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        34604                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        18311                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          3622342                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     14131375                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7934882                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       296021                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1714157                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         146501135                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34603                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        139101094                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        84374                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     20443095                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     41858234                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         2015                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    233401665                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.595973                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.300692                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    174670322     74.84%     74.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     24775130     10.61%     85.45% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12532849      5.37%     90.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8081965      3.46%     94.28% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6656049      2.85%     97.14% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2617221      1.12%     98.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3225912      1.38%     99.64% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       789138      0.34%     99.98% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        53079      0.02%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    233401665                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         975162     75.41%     75.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     75.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     75.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     75.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     75.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     75.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     75.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     75.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     75.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     75.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     75.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     75.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     75.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     75.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     75.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     75.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     75.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     75.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     75.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     75.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     75.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     75.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     75.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     75.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     75.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     75.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     75.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     75.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        147912     11.44%     86.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       170052     13.15%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    115359486     82.93%     82.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2040769      1.47%     84.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16293      0.01%     84.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13795973      9.92%     94.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7888573      5.67%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     139101094                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.553513                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1293126                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009296                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    512981353                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    166979536                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    135239657                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     140394220                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       155566                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      1848799                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           58                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          707                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       143908                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads          547                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3827197                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        5762752                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       282548                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    146535738                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts          327                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     14131375                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7934882                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        18309                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        218896                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents        12472                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          707                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1162824                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1079721                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2242545                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    136482447                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13662102                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2618647                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21550107                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19482231                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7888005                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.543093                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             135242192                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            135239657                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         80360064                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        216384994                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.538148                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.371375                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    101247663                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    124001982                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     22543134                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        32588                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1966719                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    229574468                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.540138                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.393132                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    179150654     78.04%     78.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     23628363     10.29%     88.33% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     10976166      4.78%     93.11% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4879913      2.13%     95.23% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3706835      1.61%     96.85% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1563651      0.68%     97.53% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1552899      0.68%     98.21% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1109337      0.48%     98.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3006650      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    229574468                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    101247663                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     124001982                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              20073550                       # Number of memory references committed
system.switch_cpus1.commit.loads             12282576                       # Number of loads committed
system.switch_cpus1.commit.membars              16294                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17795322                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        111590821                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2452777                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3006650                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           373112934                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          296917476                       # The number of ROB writes
system.switch_cpus1.timesIdled                2900807                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               17904111                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          101247663                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            124001982                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    101247663                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.482090                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.482090                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.402886                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.402886                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       617031076                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      186386663                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      139810467                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         32588                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               251305776                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        22938740                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     18579198                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2100358                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      9074300                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         8639773                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2575126                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        94806                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    193790821                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             127548300                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           22938740                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     11214899                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             27937318                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6454995                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       4177280                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12127033                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      2099929                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    230212652                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.680902                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.054180                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       202275334     87.86%     87.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2605197      1.13%     89.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2039080      0.89%     89.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         4809723      2.09%     91.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1035921      0.45%     92.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1611788      0.70%     93.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1234699      0.54%     93.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          778324      0.34%     94.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        13822586      6.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    230212652                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.091278                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.507542                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       191653169                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      6377897                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         27825062                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        92887                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4263633                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3958946                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        44227                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     156445036                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        80204                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4263633                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       192181337                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1637327                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      3274320                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         27358251                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1497780                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     156299366                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        23408                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        287182                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       560684                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents       188692                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    219844259                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    729369092                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    729369092                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    178397067                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        41447162                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        39428                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        22140                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          4930598                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     15198493                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7555680                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       140711                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1681623                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         155184142                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        39409                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        145703900                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       148930                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     26038659                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     54279049                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         4849                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    230212652                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.632910                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.303911                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    167431814     72.73%     72.73% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     26884925     11.68%     84.41% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     13037889      5.66%     90.07% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8731152      3.79%     93.86% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8081393      3.51%     97.37% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      2714589      1.18%     98.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2799570      1.22%     99.77% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       396756      0.17%     99.94% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       134564      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    230212652                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         418133     58.86%     58.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     58.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     58.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     58.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     58.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     58.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     58.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     58.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     58.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     58.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     58.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     58.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     58.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     58.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     58.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     58.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     58.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     58.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     58.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     58.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     58.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     58.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     58.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     58.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     58.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     58.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     58.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     58.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        146599     20.64%     79.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       145671     20.51%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    122374901     83.99%     83.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2206877      1.51%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17281      0.01%     85.52% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.52% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.52% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13610067      9.34%     94.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7494774      5.14%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     145703900                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.579787                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             710403                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.004876                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    522479785                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    181262714                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    141963813                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     146414303                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       364727                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3457605                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         1029                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          504                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       212723                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4263633                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        1054701                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       100119                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    155223551                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        10684                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     15198493                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7555680                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        22129                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         84719                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          504                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1139446                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1194128                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2333574                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    143048245                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13139158                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2655655                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            20632488                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20274343                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7493330                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.569220                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             141964895                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            141963813                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         84059205                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        232143428                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.564905                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.362100                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    104511521                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    128350274                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     26874290                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        34560                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2103823                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    225949019                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.568050                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.372837                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    172062355     76.15%     76.15% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     25358029     11.22%     87.37% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     11071326      4.90%     92.27% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      6288280      2.78%     95.06% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4559404      2.02%     97.07% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1787502      0.79%     97.87% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1384933      0.61%     98.48% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       997491      0.44%     98.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2439699      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    225949019                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    104511521                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     128350274                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              19083845                       # Number of memory references committed
system.switch_cpus2.commit.loads             11740888                       # Number of loads committed
system.switch_cpus2.commit.membars              17280                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18441457                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        115648280                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2613017                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2439699                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           378733884                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          314712906                       # The number of ROB writes
system.switch_cpus2.timesIdled                3133562                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               21093124                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          104511521                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            128350274                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    104511521                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.404575                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.404575                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.415874                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.415874                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       644303359                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      197685131                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      144458583                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         34560                       # number of misc regfile writes
system.l2.replacements                          41689                       # number of replacements
system.l2.tagsinuse                      32767.978013                       # Cycle average of tags in use
system.l2.total_refs                          2086504                       # Total number of references to valid blocks.
system.l2.sampled_refs                          74457                       # Sample count of references to valid blocks.
system.l2.avg_refs                          28.022939                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           921.725664                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      8.375591                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   3807.397275                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      7.265858                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   6163.799752                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      8.364899                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   5321.096584                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           4918.053537                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           6674.366615                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           4937.532238                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.028129                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000256                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.116193                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000222                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.188104                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000255                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.162387                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.150087                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.203686                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.150682                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999999                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        43097                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        82206                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        59485                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  184788                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            69496                       # number of Writeback hits
system.l2.Writeback_hits::total                 69496                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        43097                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        82206                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        59485                       # number of demand (read+write) hits
system.l2.demand_hits::total                   184788                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        43097                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        82206                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        59485                       # number of overall hits
system.l2.overall_hits::total                  184788                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         9458                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           10                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        15042                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        17147                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 41683                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus0.data            4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   4                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         9462                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        15042                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        17147                       # number of demand (read+write) misses
system.l2.demand_misses::total                  41687                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         9462                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        15042                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        17147                       # number of overall misses
system.l2.overall_misses::total                 41687                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      1850372                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   1555302582                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      1436473                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   2477993110                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      1916724                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data   2803779284                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      6842278545                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data       603422                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        603422                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      1850372                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   1555906004                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      1436473                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   2477993110                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      1916724                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   2803779284                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       6842881967                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      1850372                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   1555906004                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      1436473                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   2477993110                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      1916724                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   2803779284                       # number of overall miss cycles
system.l2.overall_miss_latency::total      6842881967                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        52555                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        97248                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        76632                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              226471                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        69496                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             69496                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data            4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 4                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        52559                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        97248                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        76632                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               226475                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        52559                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        97248                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        76632                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              226475                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.179964                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.154677                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.223758                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.184054                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.180026                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.154677                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.223758                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.184069                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.180026                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.154677                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.223758                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.184069                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 142336.307692                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 164443.072743                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 143647.300000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 164738.273501                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 147440.307692                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 163514.275617                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 164150.338147                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 150855.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 150855.500000                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 142336.307692                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 164437.328683                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 143647.300000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 164738.273501                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 147440.307692                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 163514.275617                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 164149.062466                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 142336.307692                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 164437.328683                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 143647.300000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 164738.273501                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 147440.307692                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 163514.275617                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 164149.062466                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                14990                       # number of writebacks
system.l2.writebacks::total                     14990                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         9458                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        15042                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        17147                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            41683                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              4                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         9462                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        15042                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        17147                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             41687                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         9462                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        15042                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        17147                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            41687                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1092239                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   1004075625                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       855531                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   1602060674                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1158636                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data   1804752152                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   4413994857                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data       369696                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       369696                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1092239                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   1004445321                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       855531                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   1602060674                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1158636                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data   1804752152                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   4414364553                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1092239                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   1004445321                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       855531                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   1602060674                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1158636                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data   1804752152                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   4414364553                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.179964                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.154677                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.223758                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.184054                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.180026                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.154677                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.223758                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.184069                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.180026                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.154677                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.223758                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.184069                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 84018.384615                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 106161.516705                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 85553.100000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 106505.828613                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 89125.846154                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 105251.773022                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 105894.365977                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data        92424                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        92424                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 84018.384615                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 106155.709258                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 85553.100000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 106505.828613                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 89125.846154                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 105251.773022                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 105893.073452                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 84018.384615                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 106155.709258                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 85553.100000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 106505.828613                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 89125.846154                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 105251.773022                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 105893.073452                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               492.996205                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012206229                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   493                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2053156.651116                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    12.996205                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          480                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020827                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.769231                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.790058                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12198607                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12198607                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12198607                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12198607                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12198607                       # number of overall hits
system.cpu0.icache.overall_hits::total       12198607                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           17                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           17                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           17                       # number of overall misses
system.cpu0.icache.overall_misses::total           17                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2560589                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2560589                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2560589                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2560589                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2560589                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2560589                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12198624                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12198624                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12198624                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12198624                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12198624                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12198624                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 150622.882353                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 150622.882353                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 150622.882353                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 150622.882353                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 150622.882353                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 150622.882353                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            4                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            4                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1967352                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1967352                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1967352                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1967352                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1967352                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1967352                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 151334.769231                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 151334.769231                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 151334.769231                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 151334.769231                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 151334.769231                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 151334.769231                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 52559                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               171838561                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 52815                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               3253.593884                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   233.295655                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    22.704345                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.911311                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.088689                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      8570143                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        8570143                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7185204                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7185204                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17634                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17634                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16668                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16668                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     15755347                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        15755347                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     15755347                       # number of overall hits
system.cpu0.dcache.overall_hits::total       15755347                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       152267                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       152267                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         2857                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         2857                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       155124                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        155124                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       155124                       # number of overall misses
system.cpu0.dcache.overall_misses::total       155124                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  15875338675                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  15875338675                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data    402710456                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    402710456                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  16278049131                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  16278049131                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  16278049131                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  16278049131                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      8722410                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      8722410                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7188061                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7188061                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17634                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17634                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16668                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16668                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     15910471                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     15910471                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     15910471                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     15910471                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.017457                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.017457                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000397                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000397                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.009750                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.009750                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.009750                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.009750                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 104259.876894                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 104259.876894                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 140955.707385                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 140955.707385                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 104935.723234                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 104935.723234                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 104935.723234                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 104935.723234                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       500501                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              6                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets 83416.833333                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        24845                       # number of writebacks
system.cpu0.dcache.writebacks::total            24845                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        99712                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        99712                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data         2853                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         2853                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       102565                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       102565                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       102565                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       102565                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        52555                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        52555                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            4                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            4                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        52559                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        52559                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        52559                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        52559                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   4482311187                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   4482311187                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       636622                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       636622                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   4482947809                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   4482947809                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   4482947809                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   4482947809                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006025                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006025                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.003303                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.003303                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.003303                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.003303                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 85288.006603                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 85288.006603                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 159155.500000                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 159155.500000                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 85293.628284                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 85293.628284                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 85293.628284                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 85293.628284                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               546.570618                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1008690911                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   547                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1844041.884826                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst     9.570618                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          537                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.015338                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.860577                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.875914                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     11996210                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11996210                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     11996210                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11996210                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     11996210                       # number of overall hits
system.cpu1.icache.overall_hits::total       11996210                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           11                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           11                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           11                       # number of overall misses
system.cpu1.icache.overall_misses::total           11                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1698031                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1698031                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1698031                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1698031                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1698031                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1698031                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     11996221                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11996221                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     11996221                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11996221                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     11996221                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11996221                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 154366.454545                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 154366.454545                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 154366.454545                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 154366.454545                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 154366.454545                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 154366.454545                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           10                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           10                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           10                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1519673                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1519673                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1519673                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1519673                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1519673                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1519673                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 151967.300000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 151967.300000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 151967.300000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 151967.300000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 151967.300000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 151967.300000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 97248                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               190667969                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 97504                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               1955.488688                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   234.610235                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    21.389765                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.916446                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.083554                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10519258                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10519258                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7758234                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7758234                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17735                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17735                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16294                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16294                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     18277492                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        18277492                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     18277492                       # number of overall hits
system.cpu1.dcache.overall_hits::total       18277492                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       400914                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       400914                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           64                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           64                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       400978                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        400978                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       400978                       # number of overall misses
system.cpu1.dcache.overall_misses::total       400978                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  37024872095                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  37024872095                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      4878968                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      4878968                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  37029751063                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  37029751063                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  37029751063                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  37029751063                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10920172                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10920172                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7758298                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7758298                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17735                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17735                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16294                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16294                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     18678470                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     18678470                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     18678470                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     18678470                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.036713                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.036713                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000008                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000008                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.021467                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.021467                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.021467                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.021467                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 92351.157842                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 92351.157842                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 76233.875000                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 76233.875000                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 92348.585366                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 92348.585366                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 92348.585366                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 92348.585366                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        22579                       # number of writebacks
system.cpu1.dcache.writebacks::total            22579                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       303666                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       303666                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           64                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           64                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       303730                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       303730                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       303730                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       303730                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        97248                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        97248                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        97248                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        97248                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        97248                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        97248                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   8111939715                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   8111939715                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   8111939715                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   8111939715                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   8111939715                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   8111939715                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.008905                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.008905                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.005206                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.005206                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.005206                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.005206                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 83414.977326                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 83414.977326                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 83414.977326                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 83414.977326                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 83414.977326                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 83414.977326                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               490.997311                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1013990289                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   491                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2065153.338086                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.997311                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          478                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020829                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.766026                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.786855                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12127018                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12127018                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12127018                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12127018                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12127018                       # number of overall hits
system.cpu2.icache.overall_hits::total       12127018                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           15                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           15                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           15                       # number of overall misses
system.cpu2.icache.overall_misses::total           15                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2482343                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2482343                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2482343                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2482343                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2482343                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2482343                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12127033                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12127033                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12127033                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12127033                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12127033                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12127033                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 165489.533333                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 165489.533333                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 165489.533333                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 165489.533333                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 165489.533333                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 165489.533333                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2053024                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2053024                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2053024                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2053024                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2053024                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2053024                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 157924.923077                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 157924.923077                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 157924.923077                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 157924.923077                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 157924.923077                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 157924.923077                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 76632                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               180511256                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 76888                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               2347.716887                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.086146                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.913854                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.902680                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.097320                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9845783                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9845783                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7308396                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7308396                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        21908                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        21908                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17280                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17280                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17154179                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17154179                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17154179                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17154179                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       183228                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       183228                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       183228                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        183228                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       183228                       # number of overall misses
system.cpu2.dcache.overall_misses::total       183228                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  18794859016                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  18794859016                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  18794859016                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  18794859016                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  18794859016                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  18794859016                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10029011                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10029011                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7308396                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7308396                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        21908                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        21908                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17280                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17280                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17337407                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17337407                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17337407                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17337407                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.018270                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.018270                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.010568                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.010568                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.010568                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.010568                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 102576.347589                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 102576.347589                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 102576.347589                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 102576.347589                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 102576.347589                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 102576.347589                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        22072                       # number of writebacks
system.cpu2.dcache.writebacks::total            22072                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       106596                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       106596                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       106596                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       106596                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       106596                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       106596                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        76632                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        76632                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        76632                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        76632                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        76632                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        76632                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   6883395913                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   6883395913                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   6883395913                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   6883395913                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   6883395913                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   6883395913                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.007641                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.007641                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004420                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004420                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004420                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004420                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 89824.041040                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 89824.041040                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 89824.041040                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 89824.041040                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 89824.041040                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 89824.041040                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
