<!DOCTYPE html>
<html lang="zh-cn" itemscope itemtype="http://schema.org/WebPage">
<head>
  <meta charset="utf-8">
  <meta http-equiv="X-UA-Compatible" content="IE=edge">
  <title>verilog中reg和wire的自动声明 - Wenhui&#39;s Rotten Pen</title>
  

<meta name="renderer" content="webkit" />
<meta name="viewport" content="width=device-width, initial-scale=1, maximum-scale=1"/>

<meta name="MobileOptimized" content="width"/>
<meta name="HandheldFriendly" content="true"/>


<meta name="applicable-device" content="pc,mobile">

<meta name="theme-color" content="#f8f5ec" />
<meta name="msapplication-navbutton-color" content="#f8f5ec">
<meta name="apple-mobile-web-app-capable" content="yes">
<meta name="apple-mobile-web-app-status-bar-style" content="#f8f5ec">

<meta name="mobile-web-app-capable" content="yes">

<meta name="author" content="文辉" />
  <meta name="description" content="本文 主要介绍一款自己开发的Python脚本： verilog中reg和wire的自动声明 。 版本 说明 0.1 初版发布 背景 主机： Thinkpad S2 系统： Deepin GNU/Linux 15.11 内核： Debian" />

  <meta name="keywords" content="Hugo, linux, emacs, CPU" />






<meta name="generator" content="Hugo 0.58.3" />


<link rel="canonical" href="https://wenhui.space/post/about_linux/verilog_auto_declare/" />





<link rel="icon" href="/favicon.ico" />











<link rel="stylesheet" href="/sass/jane.min.0995afa14b62cd93e93cfc066b646c4c17a3eddca0e9d52a1d9dcf5d90aaacd3.css" integrity="sha256-CZWvoUtizZPpPPwGa2RsTBej7dyg6dUqHZ3PXZCqrNM=" media="screen" crossorigin="anonymous">





<meta property="og:title" content="verilog中reg和wire的自动声明" />
<meta property="og:description" content="本文 主要介绍一款自己开发的Python脚本： verilog中reg和wire的自动声明 。 版本 说明 0.1 初版发布 背景 主机： Thinkpad S2 系统： Deepin GNU/Linux 15.11 内核： Debian" />
<meta property="og:type" content="article" />
<meta property="og:url" content="https://wenhui.space/post/about_linux/verilog_auto_declare/" />
<meta property="article:published_time" content="2020-01-15T22:22:00+08:00" />
<meta property="article:modified_time" content="2020-01-15T22:22:39+08:00" />
<meta itemprop="name" content="verilog中reg和wire的自动声明">
<meta itemprop="description" content="本文 主要介绍一款自己开发的Python脚本： verilog中reg和wire的自动声明 。 版本 说明 0.1 初版发布 背景 主机： Thinkpad S2 系统： Deepin GNU/Linux 15.11 内核： Debian">


<meta itemprop="datePublished" content="2020-01-15T22:22:00&#43;08:00" />
<meta itemprop="dateModified" content="2020-01-15T22:22:39&#43;08:00" />
<meta itemprop="wordCount" content="3068">



<meta itemprop="keywords" content="Linux,Python,Verilog," />
<meta name="twitter:card" content="summary"/>
<meta name="twitter:title" content="verilog中reg和wire的自动声明"/>
<meta name="twitter:description" content="本文 主要介绍一款自己开发的Python脚本： verilog中reg和wire的自动声明 。 版本 说明 0.1 初版发布 背景 主机： Thinkpad S2 系统： Deepin GNU/Linux 15.11 内核： Debian"/>

<!--[if lte IE 9]>
  <script src="https://cdnjs.cloudflare.com/ajax/libs/classlist/1.1.20170427/classList.min.js"></script>
<![endif]-->

<!--[if lt IE 9]>
  <script src="https://cdn.jsdelivr.net/npm/html5shiv@3.7.3/dist/html5shiv.min.js"></script>
  <script src="https://cdn.jsdelivr.net/npm/respond.js@1.4.2/dest/respond.min.js"></script>
<![endif]-->




</head>
<body>
  <div id="mobile-navbar" class="mobile-navbar">
  <div class="mobile-header-logo">
    <a href="/" class="logo">文辉的烂笔头</a>
  </div>
  <div class="mobile-navbar-icon">
    <span></span>
    <span></span>
    <span></span>
  </div>
</div>
<nav id="mobile-menu" class="mobile-menu slideout-menu">
  <ul class="mobile-menu-list">
    <li class="mobile-menu-item">
        
          
          
            <a class="menu-item-link" href="https://wenhui.space/">主页</a>
          
        
      </li><li class="mobile-menu-item">
        
          
          
            <a class="menu-item-link" href="https://wenhui.space/post/">归档</a>
          
        
      </li><li class="mobile-menu-item">
        
          
          
            <a class="menu-item-link" href="https://wenhui.space/categories/">分类</a>
          
        
      </li><li class="mobile-menu-item">
        
          
          
            <a class="menu-item-link" href="https://wenhui.space/tags/">标签</a>
          
        
      </li><li class="mobile-menu-item">
        
          
          
            <a class="menu-item-link" href="https://wenhui.space/about/">关于</a>
          
        
      </li><li class="mobile-menu-item">
        
          
          
            <a class="menu-item-link" href="https://wenhui.space/links/">友链</a>
          
        
      </li><li class="mobile-menu-item">
        
          
          
            <a class="menu-item-link" href="https://wenhui.space/index.xml">订阅</a>
          
        
      </li>
    

    
  </ul>
</nav>


  
    






  <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/photoswipe/4.1.3/photoswipe.min.css" integrity="sha256-LWdHSKWG7zv3DTpee8YAgoTfkj3gNkfauF624h4P2Nw=" crossorigin="anonymous" />
  <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/photoswipe/4.1.3/default-skin/default-skin.min.css" integrity="sha256-Q9bBMw/rHRRag46GDWY84J3elDNc8JJjKXL9tIC4oe8=" crossorigin="anonymous" />




<div class="pswp" tabindex="-1" role="dialog" aria-hidden="true">

<div class="pswp__bg"></div>

<div class="pswp__scroll-wrap">
    
    <div class="pswp__container">
      <div class="pswp__item"></div>
      <div class="pswp__item"></div>
      <div class="pswp__item"></div>
    </div>
    
    <div class="pswp__ui pswp__ui--hidden">
    <div class="pswp__top-bar">
      
      <div class="pswp__counter"></div>
      <button class="pswp__button pswp__button--close" title="Close (Esc)"></button>
      <button class="pswp__button pswp__button--share" title="Share"></button>
      <button class="pswp__button pswp__button--fs" title="Toggle fullscreen"></button>
      <button class="pswp__button pswp__button--zoom" title="Zoom in/out"></button>
      
      
      <div class="pswp__preloader">
        <div class="pswp__preloader__icn">
          <div class="pswp__preloader__cut">
            <div class="pswp__preloader__donut"></div>
          </div>
        </div>
      </div>
    </div>
    <div class="pswp__share-modal pswp__share-modal--hidden pswp__single-tap">
      <div class="pswp__share-tooltip"></div>
    </div>
    <button class="pswp__button pswp__button--arrow--left" title="Previous (arrow left)">
    </button>
    <button class="pswp__button pswp__button--arrow--right" title="Next (arrow right)">
    </button>
    <div class="pswp__caption">
      <div class="pswp__caption__center"></div>
    </div>
    </div>
    </div>
</div>

  

  

  

  <header id="header" class="header container">
    <div class="logo-wrapper">
  <a href="/" class="logo">
    
      文辉的烂笔头
    
  </a>
</div>

<nav class="site-navbar">
  <ul id="menu" class="menu">
    
    
        <li class="menu-item">
        
          
          
            <a class="menu-item-link" href="https://wenhui.space/">主页</a>
          

        

      </li>
    
        <li class="menu-item">
        
          
          
            <a class="menu-item-link" href="https://wenhui.space/post/">归档</a>
          

        

      </li>
    
        <li class="menu-item">
        
          
          
            <a class="menu-item-link" href="https://wenhui.space/categories/">分类</a>
          

        

      </li>
    
        <li class="menu-item">
        
          
          
            <a class="menu-item-link" href="https://wenhui.space/tags/">标签</a>
          

        

      </li>
    
        <li class="menu-item">
        
          
          
            <a class="menu-item-link" href="https://wenhui.space/about/">关于</a>
          

        

      </li>
    
        <li class="menu-item">
        
          
          
            <a class="menu-item-link" href="https://wenhui.space/links/">友链</a>
          

        

      </li>
    
        <li class="menu-item">
        
          
          
            <a class="menu-item-link" href="https://wenhui.space/index.xml">订阅</a>
          

        

      </li>
    

    
    

    
  </ul>
</nav>

  </header>

  <div id="mobile-panel">
    <main id="main" class="main bg-llight">
      <div class="content-wrapper">
        <div id="content" class="content container">
          <article class="post bg-white">
    
    <header class="post-header">
      <h1 class="post-title">verilog中reg和wire的自动声明</h1>
      
      <div class="post-meta">
        <time datetime="2020-01-15" class="post-time">
          2020-01-15
        </time>
        <div class="post-category">
            <a href="https://wenhui.space/categories/%E5%85%B3%E4%BA%8Elinux/"> 关于Linux </a>
            
          </div>
        <span class="more-meta"> 约 3068 字 </span>
          <span class="more-meta"> 预计阅读 7 分钟 </span>

        
        

        
        
      </div>
    </header>

    
    
<div class="post-toc" id="post-toc">
  <h2 class="post-toc-title">文章目录</h2>
  <div class="post-toc-content">
    <nav id="TableOfContents">
<ul>
<li>
<ul>
<li><a href="#本文">本文</a></li>
<li><a href="#背景">背景</a></li>
<li><a href="#功能">功能</a></li>
<li><a href="#脚本源码">脚本源码</a></li>
<li><a href="#使用方法">使用方法</a>
<ul>
<li><a href="#写在前头">写在前头</a></li>
<li><a href="#手动添加">手动添加</a></li>
<li><a href="#shell封装">shell封装</a></li>
</ul></li>
<li><a href="#效果">效果</a>
<ul>
<li><a href="#verilog源码">verilog源码</a></li>
<li><a href="#print-declare后">print_declare后</a></li>
</ul></li>
<li><a href="#下载">下载</a></li>
<li><a href="#其他说明">其他说明</a></li>
</ul></li>
</ul>
</nav>
  </div>
</div>

    
    <div class="post-content">
      

<h2 id="本文">本文</h2>

<p>主要介绍一款自己开发的Python脚本： <strong>verilog中reg和wire的自动声明</strong> 。</p>

<table>
<thead>
<tr>
<th>版本</th>
<th>说明</th>
</tr>
</thead>

<tbody>
<tr>
<td>0.1</td>
<td>初版发布</td>
</tr>
</tbody>
</table>

<h2 id="背景">背景</h2>

<ul>
<li>主机： Thinkpad S2</li>
<li>系统： Deepin GNU/Linux 15.11</li>
<li>内核： Debian 6.3.0-18+deb9u1</li>
<li>Python： Python 2.7.13</li>
</ul>

<h2 id="功能">功能</h2>

<ul>
<li>该脚本会统计always块和assign语句中的赋值对象，并且自动识别wire类型和reg类型，以及信号位宽，完成自动声明。</li>
<li>会滤除已声明的wire和reg信号，以及output信号，不会对已声明的信号重复声明。</li>
<li>支持位宽使用宏定义，建议使用 <strong>[`XXX_WIDTH-1 : 0]</strong> 方式定义（对于使用宏定义的信号，需要对自动生成的声明结果再次确认，如有修改，可将修改后的信号声明置于/*AUTO DECLARE*/之前，脚本不会对已声明的信号重复声明）。</li>
<li>自动滤出注释内容。</li>
<li>其他功能，待添加（如begin end匹配检查）</li>
</ul>

<h2 id="脚本源码">脚本源码</h2>
<div class="highlight"><div class="chroma">
<table class="lntable"><tr><td class="lntd">
<pre class="chroma"><code class="language-python" data-lang="python"><span class="lnt">  1
</span><span class="lnt">  2
</span><span class="lnt">  3
</span><span class="lnt">  4
</span><span class="lnt">  5
</span><span class="lnt">  6
</span><span class="lnt">  7
</span><span class="lnt">  8
</span><span class="lnt">  9
</span><span class="lnt"> 10
</span><span class="lnt"> 11
</span><span class="lnt"> 12
</span><span class="lnt"> 13
</span><span class="lnt"> 14
</span><span class="lnt"> 15
</span><span class="lnt"> 16
</span><span class="lnt"> 17
</span><span class="lnt"> 18
</span><span class="lnt"> 19
</span><span class="lnt"> 20
</span><span class="lnt"> 21
</span><span class="lnt"> 22
</span><span class="lnt"> 23
</span><span class="lnt"> 24
</span><span class="lnt"> 25
</span><span class="lnt"> 26
</span><span class="lnt"> 27
</span><span class="lnt"> 28
</span><span class="lnt"> 29
</span><span class="lnt"> 30
</span><span class="lnt"> 31
</span><span class="lnt"> 32
</span><span class="lnt"> 33
</span><span class="lnt"> 34
</span><span class="lnt"> 35
</span><span class="lnt"> 36
</span><span class="lnt"> 37
</span><span class="lnt"> 38
</span><span class="lnt"> 39
</span><span class="lnt"> 40
</span><span class="lnt"> 41
</span><span class="lnt"> 42
</span><span class="lnt"> 43
</span><span class="lnt"> 44
</span><span class="lnt"> 45
</span><span class="lnt"> 46
</span><span class="lnt"> 47
</span><span class="lnt"> 48
</span><span class="lnt"> 49
</span><span class="lnt"> 50
</span><span class="lnt"> 51
</span><span class="lnt"> 52
</span><span class="lnt"> 53
</span><span class="lnt"> 54
</span><span class="lnt"> 55
</span><span class="lnt"> 56
</span><span class="lnt"> 57
</span><span class="lnt"> 58
</span><span class="lnt"> 59
</span><span class="lnt"> 60
</span><span class="lnt"> 61
</span><span class="lnt"> 62
</span><span class="lnt"> 63
</span><span class="lnt"> 64
</span><span class="lnt"> 65
</span><span class="lnt"> 66
</span><span class="lnt"> 67
</span><span class="lnt"> 68
</span><span class="lnt"> 69
</span><span class="lnt"> 70
</span><span class="lnt"> 71
</span><span class="lnt"> 72
</span><span class="lnt"> 73
</span><span class="lnt"> 74
</span><span class="lnt"> 75
</span><span class="lnt"> 76
</span><span class="lnt"> 77
</span><span class="lnt"> 78
</span><span class="lnt"> 79
</span><span class="lnt"> 80
</span><span class="lnt"> 81
</span><span class="lnt"> 82
</span><span class="lnt"> 83
</span><span class="lnt"> 84
</span><span class="lnt"> 85
</span><span class="lnt"> 86
</span><span class="lnt"> 87
</span><span class="lnt"> 88
</span><span class="lnt"> 89
</span><span class="lnt"> 90
</span><span class="lnt"> 91
</span><span class="lnt"> 92
</span><span class="lnt"> 93
</span><span class="lnt"> 94
</span><span class="lnt"> 95
</span><span class="lnt"> 96
</span><span class="lnt"> 97
</span><span class="lnt"> 98
</span><span class="lnt"> 99
</span><span class="lnt">100
</span><span class="lnt">101
</span><span class="lnt">102
</span><span class="lnt">103
</span><span class="lnt">104
</span><span class="lnt">105
</span><span class="lnt">106
</span><span class="lnt">107
</span><span class="lnt">108
</span><span class="lnt">109
</span><span class="lnt">110
</span><span class="lnt">111
</span><span class="lnt">112
</span><span class="lnt">113
</span><span class="lnt">114
</span><span class="lnt">115
</span><span class="lnt">116
</span><span class="lnt">117
</span><span class="lnt">118
</span><span class="lnt">119
</span><span class="lnt">120
</span><span class="lnt">121
</span><span class="lnt">122
</span><span class="lnt">123
</span><span class="lnt">124
</span><span class="lnt">125
</span><span class="lnt">126
</span><span class="lnt">127
</span><span class="lnt">128
</span><span class="lnt">129
</span><span class="lnt">130
</span><span class="lnt">131
</span><span class="lnt">132
</span><span class="lnt">133
</span><span class="lnt">134
</span><span class="lnt">135
</span><span class="lnt">136
</span><span class="lnt">137
</span><span class="lnt">138
</span><span class="lnt">139
</span><span class="lnt">140
</span><span class="lnt">141
</span><span class="lnt">142
</span><span class="lnt">143
</span><span class="lnt">144
</span><span class="lnt">145
</span><span class="lnt">146
</span><span class="lnt">147
</span><span class="lnt">148
</span><span class="lnt">149
</span><span class="lnt">150
</span><span class="lnt">151
</span><span class="lnt">152
</span><span class="lnt">153
</span><span class="lnt">154
</span><span class="lnt">155
</span><span class="lnt">156
</span><span class="lnt">157
</span><span class="lnt">158
</span><span class="lnt">159
</span><span class="lnt">160
</span><span class="lnt">161
</span><span class="lnt">162
</span><span class="lnt">163
</span><span class="lnt">164
</span><span class="lnt">165
</span><span class="lnt">166
</span><span class="lnt">167
</span><span class="lnt">168
</span><span class="lnt">169
</span><span class="lnt">170
</span><span class="lnt">171
</span><span class="lnt">172
</span><span class="lnt">173
</span><span class="lnt">174
</span><span class="lnt">175
</span><span class="lnt">176
</span><span class="lnt">177
</span><span class="lnt">178
</span><span class="lnt">179
</span><span class="lnt">180
</span><span class="lnt">181
</span><span class="lnt">182
</span><span class="lnt">183
</span><span class="lnt">184
</span><span class="lnt">185
</span><span class="lnt">186
</span><span class="lnt">187
</span><span class="lnt">188
</span><span class="lnt">189
</span><span class="lnt">190
</span><span class="lnt">191
</span><span class="lnt">192
</span><span class="lnt">193
</span><span class="lnt">194
</span><span class="lnt">195
</span><span class="lnt">196
</span><span class="lnt">197
</span><span class="lnt">198
</span><span class="lnt">199
</span><span class="lnt">200
</span><span class="lnt">201
</span><span class="lnt">202
</span><span class="lnt">203
</span><span class="lnt">204
</span><span class="lnt">205
</span><span class="lnt">206
</span><span class="lnt">207
</span><span class="lnt">208
</span><span class="lnt">209
</span><span class="lnt">210
</span><span class="lnt">211
</span><span class="lnt">212
</span><span class="lnt">213
</span><span class="lnt">214
</span><span class="lnt">215
</span><span class="lnt">216
</span><span class="lnt">217
</span><span class="lnt">218
</span><span class="lnt">219
</span><span class="lnt">220
</span><span class="lnt">221
</span><span class="lnt">222
</span><span class="lnt">223
</span><span class="lnt">224
</span><span class="lnt">225
</span><span class="lnt">226
</span><span class="lnt">227
</span><span class="lnt">228
</span><span class="lnt">229
</span><span class="lnt">230
</span><span class="lnt">231
</span><span class="lnt">232
</span><span class="lnt">233
</span><span class="lnt">234
</span><span class="lnt">235
</span><span class="lnt">236
</span><span class="lnt">237
</span><span class="lnt">238
</span><span class="lnt">239
</span><span class="lnt">240
</span><span class="lnt">241
</span><span class="lnt">242
</span><span class="lnt">243
</span><span class="lnt">244
</span><span class="lnt">245
</span><span class="lnt">246
</span><span class="lnt">247
</span><span class="lnt">248
</span><span class="lnt">249
</span><span class="lnt">250
</span><span class="lnt">251
</span><span class="lnt">252
</span><span class="lnt">253
</span><span class="lnt">254
</span><span class="lnt">255
</span><span class="lnt">256
</span><span class="lnt">257
</span><span class="lnt">258
</span><span class="lnt">259
</span><span class="lnt">260
</span><span class="lnt">261
</span><span class="lnt">262
</span><span class="lnt">263
</span><span class="lnt">264
</span><span class="lnt">265
</span><span class="lnt">266
</span><span class="lnt">267
</span><span class="lnt">268
</span><span class="lnt">269
</span><span class="lnt">270
</span><span class="lnt">271
</span><span class="lnt">272
</span><span class="lnt">273
</span><span class="lnt">274
</span><span class="lnt">275
</span><span class="lnt">276
</span><span class="lnt">277
</span><span class="lnt">278
</span><span class="lnt">279
</span><span class="lnt">280
</span><span class="lnt">281
</span><span class="lnt">282
</span><span class="lnt">283
</span><span class="lnt">284
</span><span class="lnt">285
</span><span class="lnt">286
</span><span class="lnt">287
</span><span class="lnt">288
</span><span class="lnt">289
</span><span class="lnt">290
</span><span class="lnt">291
</span><span class="lnt">292
</span><span class="lnt">293
</span><span class="lnt">294
</span><span class="lnt">295
</span><span class="lnt">296
</span><span class="lnt">297
</span><span class="lnt">298
</span><span class="lnt">299
</span><span class="lnt">300
</span><span class="lnt">301
</span><span class="lnt">302
</span><span class="lnt">303
</span><span class="lnt">304
</span></code></pre></td>
<td class="lntd">
<pre class="chroma"><code class="language-python" data-lang="python"><span class="ch">#!/usr/bin/env python</span>
<span class="c1">#-*- coding:utf-8 -*-</span>
<span class="kn">import</span> <span class="nn">sys</span>
<span class="kn">import</span> <span class="nn">operator</span>
<span class="kn">import</span> <span class="nn">re</span>
<span class="kn">import</span> <span class="nn">os</span>
<span class="kn">import</span> <span class="nn">os.path</span>

<span class="c1">#Ignore comments Begin</span>
<span class="c1">#--------------------------------------------------------</span>
<span class="k">def</span> <span class="nf">ignore_comments</span><span class="p">(</span><span class="n">line_val</span><span class="p">,</span> <span class="n">nextline_is_comment</span><span class="p">):</span>
    <span class="n">line_nocomment</span><span class="o">=</span><span class="n">re</span><span class="o">.</span><span class="n">sub</span><span class="p">(</span><span class="s1">&#39;//[\s\S]*&#39;</span><span class="p">,</span> <span class="s1">&#39;&#39;</span><span class="p">,</span> <span class="n">line_val</span><span class="p">)</span>           <span class="c1">#Ignore comments(//)</span>
    <span class="n">line_nocomment</span><span class="o">=</span><span class="n">re</span><span class="o">.</span><span class="n">sub</span><span class="p">(</span><span class="s1">&#39;/\*[\s\S]*\*/&#39;</span><span class="p">,</span> <span class="s1">&#39;&#39;</span><span class="p">,</span> <span class="n">line_nocomment</span><span class="p">)</span> <span class="c1">#Ignore comments(/* */)</span>
    <span class="n">line_nocomment</span><span class="o">=</span><span class="n">line_nocomment</span><span class="o">.</span><span class="n">strip</span><span class="p">()</span>                      <span class="c1">#Ignore Spaces(head and tail of line_nocomment)</span>

    <span class="c1">#Ignore comments(/* */ Cross-line_nocomment)</span>
    <span class="n">currentline_is_comment</span><span class="o">=</span><span class="n">nextline_is_comment</span>
    <span class="k">if</span> <span class="s2">&#34;/*&#34;</span> <span class="ow">in</span> <span class="n">line_nocomment</span><span class="p">:</span>
        <span class="n">nextline_is_comment</span><span class="o">=</span><span class="bp">True</span>
        <span class="n">line_nocomment</span><span class="o">=</span><span class="n">re</span><span class="o">.</span><span class="n">sub</span><span class="p">(</span><span class="s1">&#39;/\*[\s\S]*&#39;</span><span class="p">,</span> <span class="s1">&#39;&#39;</span><span class="p">,</span> <span class="n">line_nocomment</span><span class="p">)</span> <span class="c1">#Ignore comments</span>
    <span class="k">if</span> <span class="s2">&#34;*/&#34;</span> <span class="ow">in</span> <span class="n">line_nocomment</span><span class="p">:</span>
        <span class="n">nextline_is_comment</span><span class="o">=</span><span class="bp">False</span>
        <span class="n">currentline_is_comment</span><span class="o">=</span><span class="bp">False</span>
        <span class="n">line_nocomment</span><span class="o">=</span><span class="n">re</span><span class="o">.</span><span class="n">sub</span><span class="p">(</span><span class="s1">&#39;[\s\S]*\*/&#39;</span><span class="p">,</span> <span class="s1">&#39;&#39;</span><span class="p">,</span> <span class="n">line_nocomment</span><span class="p">)</span> <span class="c1">#Ignore comments</span>
    <span class="k">if</span> <span class="n">currentline_is_comment</span><span class="p">:</span>
        <span class="n">line_nocomment</span><span class="o">=</span><span class="n">re</span><span class="o">.</span><span class="n">sub</span><span class="p">(</span><span class="s1">&#39;[\s\S]*&#39;</span><span class="p">,</span> <span class="s1">&#39;&#39;</span><span class="p">,</span> <span class="n">line_nocomment</span><span class="p">)</span>    <span class="c1">#Ignore comments</span>

    <span class="n">line_nocomment</span><span class="o">=</span><span class="n">line_nocomment</span><span class="o">.</span><span class="n">strip</span><span class="p">()</span> <span class="c1">#Ignore Spaces(head and tail of line_nocomment)</span>
    <span class="k">if</span> <span class="n">line_nocomment</span> <span class="o">==</span> <span class="s1">&#39;&#39;</span><span class="p">:</span>
        <span class="n">line_nocomment</span><span class="o">=</span><span class="s2">&#34;/*LINE_IS_COMMENT*/&#34;</span>

    <span class="k">return</span> <span class="n">line_nocomment</span><span class="p">,</span> <span class="n">nextline_is_comment</span>
<span class="c1">#--------------------------------------------------------</span>
<span class="c1">#Ignore comments End</span>

<span class="c1">#Fetch Keywords Add To Dict Begin</span>
<span class="c1">#--------------------------------------------------------</span>
<span class="k">def</span> <span class="nf">fetch_keywords</span><span class="p">(</span><span class="n">line_val</span><span class="p">):</span>
    <span class="n">line_val</span><span class="o">=</span><span class="n">re</span><span class="o">.</span><span class="n">sub</span><span class="p">(</span><span class="s1">&#39;input &#39;</span><span class="p">,</span> <span class="s1">&#39;&#39;</span><span class="p">,</span> <span class="n">line_val</span><span class="p">)</span>
    <span class="n">line_val</span><span class="o">=</span><span class="n">re</span><span class="o">.</span><span class="n">sub</span><span class="p">(</span><span class="s1">&#39;output &#39;</span><span class="p">,</span> <span class="s1">&#39;&#39;</span><span class="p">,</span> <span class="n">line_val</span><span class="p">)</span>
    <span class="n">line_val</span><span class="o">=</span><span class="n">re</span><span class="o">.</span><span class="n">sub</span><span class="p">(</span><span class="s1">&#39;wire &#39;</span><span class="p">,</span> <span class="s1">&#39;&#39;</span><span class="p">,</span> <span class="n">line_val</span><span class="p">)</span>
    <span class="n">line_val</span><span class="o">=</span><span class="n">re</span><span class="o">.</span><span class="n">sub</span><span class="p">(</span><span class="s1">&#39;reg &#39;</span><span class="p">,</span> <span class="s1">&#39;&#39;</span><span class="p">,</span> <span class="n">line_val</span><span class="p">)</span>
    <span class="n">line_val</span><span class="o">=</span><span class="n">re</span><span class="o">.</span><span class="n">sub</span><span class="p">(</span><span class="s1">&#39;assign &#39;</span><span class="p">,</span> <span class="s1">&#39;&#39;</span><span class="p">,</span> <span class="n">line_val</span><span class="p">)</span>
    <span class="n">line_val</span><span class="o">=</span><span class="n">re</span><span class="o">.</span><span class="n">sub</span><span class="p">(</span><span class="s1">&#39;[&lt;]?=[\S\s]*&#39;</span><span class="p">,</span> <span class="s1">&#39;&#39;</span><span class="p">,</span> <span class="n">line_val</span><span class="p">)</span>
    <span class="n">line_val</span><span class="o">=</span><span class="n">line_val</span><span class="o">.</span><span class="n">strip</span><span class="p">()</span>

    <span class="n">signal_width</span><span class="o">=</span><span class="n">re</span><span class="o">.</span><span class="n">findall</span><span class="p">(</span><span class="s1">&#39;\[[` a-zA-Z0-9_:\-]+\]&#39;</span><span class="p">,</span> <span class="n">line_val</span><span class="p">)</span>
    <span class="k">if</span> <span class="nb">len</span><span class="p">(</span><span class="n">signal_width</span><span class="p">)</span> <span class="o">!=</span> <span class="mi">0</span> <span class="p">:</span>
        <span class="n">signal_name</span><span class="o">=</span><span class="n">re</span><span class="o">.</span><span class="n">sub</span><span class="p">(</span><span class="s1">&#39;\[[` a-zA-Z0-9_:\-]+\]&#39;</span><span class="p">,</span> <span class="s1">&#39;&#39;</span><span class="p">,</span> <span class="n">line_val</span><span class="p">)</span>
        <span class="n">signal_name</span><span class="o">=</span><span class="n">signal_name</span><span class="o">.</span><span class="n">strip</span><span class="p">()</span>
        <span class="n">signal_width_max</span><span class="o">=</span><span class="s1">&#39;&#39;</span><span class="o">.</span><span class="n">join</span><span class="p">(</span><span class="n">re</span><span class="o">.</span><span class="n">findall</span><span class="p">(</span><span class="s1">&#39;\[[\s]*([`a-zA-Z0-9_\-]+)&#39;</span><span class="p">,</span> <span class="n">line_val</span><span class="p">))</span>
        <span class="n">signal_width_min</span><span class="o">=</span><span class="s1">&#39;&#39;</span><span class="o">.</span><span class="n">join</span><span class="p">(</span><span class="n">re</span><span class="o">.</span><span class="n">findall</span><span class="p">(</span><span class="s1">&#39;([`a-zA-Z0-9_\-]+)[\s]*\]&#39;</span><span class="p">,</span> <span class="n">line_val</span><span class="p">))</span>
    <span class="k">else</span><span class="p">:</span>
        <span class="n">signal_name</span><span class="o">=</span><span class="n">line_val</span><span class="o">.</span><span class="n">strip</span><span class="p">()</span>
        <span class="n">signal_width_max</span><span class="o">=</span><span class="s1">&#39;0&#39;</span>
        <span class="n">signal_width_min</span><span class="o">=</span><span class="s1">&#39;0&#39;</span>

    <span class="k">return</span> <span class="n">signal_name</span><span class="p">,</span> <span class="n">signal_width_max</span><span class="p">,</span> <span class="n">signal_width_min</span>
<span class="c1">#--------------------------------------------------------</span>
<span class="c1">#Fetch Keywords Add To Dict End</span>

<span class="c1">#Add Keys To Dict Begin</span>
<span class="c1">#--------------------------------------------------------</span>
<span class="k">def</span> <span class="nf">add_keys_to_dict</span><span class="p">(</span><span class="n">type_val</span><span class="p">,</span>
                     <span class="n">input_dict</span><span class="p">,</span>
                     <span class="n">output_dict</span><span class="p">,</span>
                     <span class="n">wire_dict</span><span class="p">,</span>
                     <span class="n">reg_dict</span><span class="p">,</span>
                     <span class="n">addwire_dict0</span><span class="p">,</span>
                     <span class="n">addreg_dict0</span><span class="p">,</span>
                     <span class="n">addwire_dict1</span><span class="p">,</span>
                     <span class="n">addreg_dict1</span><span class="p">,</span>
                     <span class="n">key_val</span><span class="p">,</span>
                     <span class="n">key_width_max</span><span class="p">,</span>
                     <span class="n">key_width_min</span><span class="p">):</span>

    <span class="k">if</span> <span class="n">type_val</span> <span class="o">==</span> <span class="s1">&#39;output_type&#39;</span><span class="p">:</span>
        <span class="n">output_dict</span><span class="o">.</span><span class="n">update</span><span class="p">({</span><span class="n">key_val</span><span class="p">:{</span><span class="s1">&#39;width_max&#39;</span><span class="p">:</span><span class="n">key_width_max</span><span class="p">,</span> <span class="s1">&#39;width_min&#39;</span><span class="p">:</span><span class="n">key_width_min</span><span class="p">}})</span>
        <span class="k">return</span>
    <span class="k">if</span> <span class="n">type_val</span> <span class="o">==</span> <span class="s1">&#39;input_type&#39;</span><span class="p">:</span>
        <span class="n">input_dict</span><span class="o">.</span><span class="n">update</span><span class="p">({</span><span class="n">key_val</span><span class="p">:{</span><span class="s1">&#39;width_max&#39;</span><span class="p">:</span><span class="n">key_width_max</span><span class="p">,</span> <span class="s1">&#39;width_min&#39;</span><span class="p">:</span><span class="n">key_width_min</span><span class="p">}})</span>
        <span class="k">return</span>
    <span class="k">if</span> <span class="n">type_val</span> <span class="o">==</span> <span class="s1">&#39;wire_type&#39;</span><span class="p">:</span>
        <span class="n">wire_dict</span><span class="o">.</span><span class="n">update</span><span class="p">({</span><span class="n">key_val</span><span class="p">:{</span><span class="s1">&#39;width_max&#39;</span><span class="p">:</span><span class="n">key_width_max</span><span class="p">,</span> <span class="s1">&#39;width_min&#39;</span><span class="p">:</span><span class="n">key_width_min</span><span class="p">}})</span>
        <span class="k">return</span>
    <span class="k">if</span> <span class="n">type_val</span> <span class="o">==</span> <span class="s1">&#39;reg_type&#39;</span><span class="p">:</span>
        <span class="n">reg_dict</span><span class="o">.</span><span class="n">update</span><span class="p">({</span><span class="n">key_val</span><span class="p">:{</span><span class="s1">&#39;width_max&#39;</span><span class="p">:</span><span class="n">key_width_max</span><span class="p">,</span> <span class="s1">&#39;width_min&#39;</span><span class="p">:</span><span class="n">key_width_min</span><span class="p">}})</span>
        <span class="k">return</span>

    <span class="n">input_check</span><span class="o">=</span><span class="n">input_dict</span><span class="o">.</span><span class="n">has_key</span><span class="p">(</span><span class="n">key_val</span><span class="p">)</span>
    <span class="n">output_check</span><span class="o">=</span><span class="n">output_dict</span><span class="o">.</span><span class="n">has_key</span><span class="p">(</span><span class="n">key_val</span><span class="p">)</span>
    <span class="n">reg_check</span><span class="o">=</span><span class="n">reg_dict</span><span class="o">.</span><span class="n">has_key</span><span class="p">(</span><span class="n">key_val</span><span class="p">)</span>
    <span class="n">wire_check</span><span class="o">=</span><span class="n">wire_dict</span><span class="o">.</span><span class="n">has_key</span><span class="p">(</span><span class="n">key_val</span><span class="p">)</span>
    <span class="n">addwire0_check</span><span class="o">=</span><span class="n">addwire_dict0</span><span class="o">.</span><span class="n">has_key</span><span class="p">(</span><span class="n">key_val</span><span class="p">)</span>
    <span class="n">addreg0_check</span><span class="o">=</span><span class="n">addreg_dict0</span><span class="o">.</span><span class="n">has_key</span><span class="p">(</span><span class="n">key_val</span><span class="p">)</span>
    <span class="n">addwire1_check</span><span class="o">=</span><span class="n">addwire_dict1</span><span class="o">.</span><span class="n">has_key</span><span class="p">(</span><span class="n">key_val</span><span class="p">)</span>
    <span class="n">addreg1_check</span><span class="o">=</span><span class="n">addreg_dict1</span><span class="o">.</span><span class="n">has_key</span><span class="p">(</span><span class="n">key_val</span><span class="p">)</span>
    <span class="k">if</span> <span class="n">key_width_max</span><span class="o">.</span><span class="n">isdigit</span><span class="p">()</span> <span class="ow">and</span> <span class="n">key_width_min</span><span class="o">.</span><span class="n">isdigit</span><span class="p">():</span>
        <span class="k">if</span> <span class="n">type_val</span> <span class="o">==</span> <span class="s1">&#39;addwire_type&#39;</span><span class="p">:</span>
            <span class="k">if</span> <span class="n">addwire0_check</span><span class="p">:</span>
                <span class="n">signal_width_max</span><span class="o">=</span><span class="n">addwire_dict0</span><span class="p">[</span><span class="n">key_val</span><span class="p">][</span><span class="s1">&#39;width_max&#39;</span><span class="p">]</span>
                <span class="n">signal_width_min</span><span class="o">=</span><span class="n">addwire_dict0</span><span class="p">[</span><span class="n">key_val</span><span class="p">][</span><span class="s1">&#39;width_min&#39;</span><span class="p">]</span>
                <span class="k">if</span> <span class="nb">int</span><span class="p">(</span><span class="n">key_width_max</span><span class="p">)</span> <span class="o">&gt;</span> <span class="nb">int</span><span class="p">(</span><span class="n">signal_width_max</span><span class="p">):</span>
                    <span class="n">addwire_dict0</span><span class="p">[</span><span class="n">key_val</span><span class="p">][</span><span class="s1">&#39;width_max&#39;</span><span class="p">]</span><span class="o">=</span><span class="n">key_width_max</span>
                <span class="k">if</span> <span class="nb">int</span><span class="p">(</span><span class="n">key_width_min</span><span class="p">)</span> <span class="o">&lt;</span> <span class="nb">int</span><span class="p">(</span><span class="n">signal_width_min</span><span class="p">):</span>
                    <span class="n">addwire_dict0</span><span class="p">[</span><span class="n">key_val</span><span class="p">][</span><span class="s1">&#39;width_min&#39;</span><span class="p">]</span><span class="o">=</span><span class="n">key_width_min</span>
            <span class="k">elif</span> <span class="n">output_check</span> <span class="ow">or</span> <span class="n">addwire1_check</span> <span class="ow">or</span> <span class="n">wire_check</span><span class="p">:</span>
                <span class="k">pass</span>
            <span class="k">else</span><span class="p">:</span>
                <span class="n">addwire_dict0</span><span class="o">.</span><span class="n">update</span><span class="p">({</span><span class="n">key_val</span><span class="p">:{</span><span class="s1">&#39;width_max&#39;</span><span class="p">:</span><span class="n">key_width_max</span><span class="p">,</span> <span class="s1">&#39;width_min&#39;</span><span class="p">:</span><span class="n">key_width_min</span><span class="p">}})</span>

        <span class="k">if</span> <span class="n">type_val</span> <span class="o">==</span> <span class="s1">&#39;addreg_type&#39;</span><span class="p">:</span>
            <span class="k">if</span> <span class="n">addreg0_check</span><span class="p">:</span>
                <span class="n">signal_width_max</span><span class="o">=</span><span class="n">addreg_dict0</span><span class="p">[</span><span class="n">key_val</span><span class="p">][</span><span class="s1">&#39;width_max&#39;</span><span class="p">]</span>
                <span class="n">signal_width_min</span><span class="o">=</span><span class="n">addreg_dict0</span><span class="p">[</span><span class="n">key_val</span><span class="p">][</span><span class="s1">&#39;width_min&#39;</span><span class="p">]</span>
                <span class="k">if</span> <span class="nb">int</span><span class="p">(</span><span class="n">key_width_max</span><span class="p">)</span> <span class="o">&gt;</span> <span class="nb">int</span><span class="p">(</span><span class="n">signal_width_max</span><span class="p">):</span>
                    <span class="n">addreg_dict0</span><span class="p">[</span><span class="n">key_val</span><span class="p">][</span><span class="s1">&#39;width_max&#39;</span><span class="p">]</span><span class="o">=</span><span class="n">key_width_max</span>
                <span class="k">if</span> <span class="nb">int</span><span class="p">(</span><span class="n">key_width_min</span><span class="p">)</span> <span class="o">&lt;</span> <span class="nb">int</span><span class="p">(</span><span class="n">signal_width_min</span><span class="p">):</span>
                    <span class="n">addreg_dict0</span><span class="p">[</span><span class="n">key_val</span><span class="p">][</span><span class="s1">&#39;width_min&#39;</span><span class="p">]</span><span class="o">=</span><span class="n">key_width_min</span>
            <span class="k">elif</span> <span class="n">addreg1_check</span> <span class="ow">or</span> <span class="n">reg_check</span><span class="p">:</span>
                <span class="k">pass</span>
            <span class="k">else</span><span class="p">:</span>
                <span class="n">addreg_dict0</span><span class="o">.</span><span class="n">update</span><span class="p">({</span><span class="n">key_val</span><span class="p">:{</span><span class="s1">&#39;width_max&#39;</span><span class="p">:</span><span class="n">key_width_max</span><span class="p">,</span> <span class="s1">&#39;width_min&#39;</span><span class="p">:</span><span class="n">key_width_min</span><span class="p">}})</span>

    <span class="k">else</span><span class="p">:</span>
        <span class="n">update_width_max</span><span class="o">=</span><span class="s1">&#39;&#39;</span><span class="o">.</span><span class="n">join</span><span class="p">(</span><span class="n">re</span><span class="o">.</span><span class="n">findall</span><span class="p">(</span><span class="s1">&#39;`[a-zA-Z0-9]+[\s]*\-[\s]*1&#39;</span><span class="p">,</span> <span class="n">key_width_max</span><span class="p">))</span>
        <span class="n">update_width_min</span><span class="o">=</span><span class="s1">&#39;&#39;</span><span class="o">.</span><span class="n">join</span><span class="p">(</span><span class="n">re</span><span class="o">.</span><span class="n">findall</span><span class="p">(</span><span class="s1">&#39;0&#39;</span><span class="p">,</span> <span class="n">key_width_min</span><span class="p">))</span>
        <span class="k">if</span> <span class="n">type_val</span> <span class="o">==</span> <span class="s1">&#39;addwire_type&#39;</span><span class="p">:</span>
            <span class="k">if</span> <span class="n">addwire0_check</span><span class="p">:</span>
                <span class="n">addwire_dict0</span><span class="o">.</span><span class="n">pop</span><span class="p">(</span><span class="s1">&#39;key_val&#39;</span><span class="p">)</span>
            <span class="k">if</span> <span class="n">addwire1_check</span><span class="p">:</span>
                <span class="k">if</span> <span class="n">update_width_max</span> <span class="o">!=</span> <span class="s1">&#39;&#39;</span><span class="p">:</span>
                    <span class="n">addwire_dict1</span><span class="p">[</span><span class="n">key_val</span><span class="p">][</span><span class="s1">&#39;width_max&#39;</span><span class="p">]</span><span class="o">=</span><span class="n">key_width_max</span>
                <span class="k">if</span> <span class="n">update_width_min</span> <span class="o">!=</span> <span class="s1">&#39;&#39;</span><span class="p">:</span>
                    <span class="n">addwire_dict1</span><span class="p">[</span><span class="n">key_val</span><span class="p">][</span><span class="s1">&#39;width_min&#39;</span><span class="p">]</span><span class="o">=</span><span class="n">key_width_min</span>
                <span class="k">pass</span>
            <span class="k">elif</span> <span class="n">output_check</span> <span class="ow">or</span> <span class="n">wire_check</span><span class="p">:</span>
                <span class="k">pass</span>
            <span class="k">else</span><span class="p">:</span>
                <span class="n">addwire_dict1</span><span class="o">.</span><span class="n">update</span><span class="p">({</span><span class="n">key_val</span><span class="p">:{</span><span class="s1">&#39;width_max&#39;</span><span class="p">:</span><span class="n">key_width_max</span><span class="p">,</span> <span class="s1">&#39;width_min&#39;</span><span class="p">:</span><span class="n">key_width_min</span><span class="p">}})</span>

        <span class="k">if</span> <span class="n">type_val</span> <span class="o">==</span> <span class="s1">&#39;addreg_type&#39;</span><span class="p">:</span>
            <span class="k">if</span> <span class="n">addreg0_check</span><span class="p">:</span>
                <span class="n">addreg_dict0</span><span class="o">.</span><span class="n">pop</span><span class="p">(</span><span class="s1">&#39;key_val&#39;</span><span class="p">)</span>
            <span class="k">if</span> <span class="n">addreg1_check</span><span class="p">:</span>
                <span class="k">if</span> <span class="n">update_width_max</span> <span class="o">!=</span> <span class="s1">&#39;&#39;</span><span class="p">:</span>
                    <span class="n">addwire_dict1</span><span class="p">[</span><span class="n">key_val</span><span class="p">][</span><span class="s1">&#39;width_max&#39;</span><span class="p">]</span><span class="o">=</span><span class="n">key_width_max</span>
                <span class="k">if</span> <span class="n">update_width_min</span> <span class="o">!=</span> <span class="s1">&#39;&#39;</span><span class="p">:</span>
                    <span class="n">addwire_dict1</span><span class="p">[</span><span class="n">key_val</span><span class="p">][</span><span class="s1">&#39;width_min&#39;</span><span class="p">]</span><span class="o">=</span><span class="n">key_width_min</span>
                <span class="k">pass</span>
            <span class="k">elif</span> <span class="n">reg_check</span><span class="p">:</span>
                <span class="k">pass</span>
            <span class="k">else</span><span class="p">:</span>
                <span class="n">addreg_dict1</span><span class="o">.</span><span class="n">update</span><span class="p">({</span><span class="n">key_val</span><span class="p">:{</span><span class="s1">&#39;width_max&#39;</span><span class="p">:</span><span class="n">key_width_max</span><span class="p">,</span> <span class="s1">&#39;width_min&#39;</span><span class="p">:</span><span class="n">key_width_min</span><span class="p">}})</span>

    <span class="k">return</span>
<span class="c1">#--------------------------------------------------------</span>
<span class="c1">#Add Keys To Dict End</span>

<span class="c1">#Print Declare Begin</span>
<span class="c1">#--------------------------------------------------------</span>
<span class="k">def</span> <span class="nf">print_declare</span><span class="p">(</span><span class="n">addwire_dict0</span><span class="p">,</span> <span class="n">addreg_dict0</span><span class="p">,</span> <span class="n">addwire_dict1</span><span class="p">,</span> <span class="n">addreg_dict1</span><span class="p">):</span>
    <span class="n">addwire_dict0_keys</span><span class="o">=</span><span class="n">addwire_dict0</span><span class="o">.</span><span class="n">keys</span><span class="p">()</span>
    <span class="n">addwire_dict1_keys</span><span class="o">=</span><span class="n">addwire_dict1</span><span class="o">.</span><span class="n">keys</span><span class="p">()</span>
    <span class="n">addreg_dict0_keys</span><span class="o">=</span><span class="n">addreg_dict0</span><span class="o">.</span><span class="n">keys</span><span class="p">()</span>
    <span class="n">addreg_dict1_keys</span><span class="o">=</span><span class="n">addreg_dict1</span><span class="o">.</span><span class="n">keys</span><span class="p">()</span>

    <span class="k">print</span> <span class="s2">&#34;    // Begin auto declaration&#34;</span>

    <span class="k">print</span> <span class="s2">&#34;    // Please double check the declaration with macro&#34;</span>
    <span class="k">for</span> <span class="n">key</span> <span class="ow">in</span> <span class="n">addwire_dict1_keys</span><span class="p">:</span>
        <span class="k">if</span> <span class="n">addwire_dict1</span><span class="p">[</span><span class="n">key</span><span class="p">][</span><span class="s1">&#39;width_max&#39;</span><span class="p">]</span> <span class="o">==</span> <span class="n">addwire_dict1</span><span class="p">[</span><span class="n">key</span><span class="p">][</span><span class="s1">&#39;width_min&#39;</span><span class="p">]:</span>
            <span class="n">declaration</span><span class="o">=</span><span class="s2">&#34;    wire &#34;</span> <span class="o">+</span> <span class="s2">&#34;[&#34;</span> <span class="o">+</span> <span class="n">addwire_dict1</span><span class="p">[</span><span class="n">key</span><span class="p">][</span><span class="s1">&#39;width_max&#39;</span><span class="p">]</span> <span class="o">+</span> <span class="s2">&#34;]&#34;</span> <span class="o">+</span> <span class="s2">&#34; &#34;</span> <span class="o">+</span> <span class="n">key</span> <span class="o">+</span> <span class="s2">&#34;;&#34;</span>
        <span class="k">else</span><span class="p">:</span>
            <span class="n">declaration</span><span class="o">=</span><span class="s2">&#34;    wire &#34;</span> <span class="o">+</span> <span class="s2">&#34;[&#34;</span> <span class="o">+</span> <span class="n">addwire_dict1</span><span class="p">[</span><span class="n">key</span><span class="p">][</span><span class="s1">&#39;width_max&#39;</span><span class="p">]</span> <span class="o">+</span> <span class="s2">&#34;:&#34;</span> <span class="o">+</span> <span class="n">addwire_dict1</span><span class="p">[</span><span class="n">key</span><span class="p">][</span><span class="s1">&#39;width_min&#39;</span><span class="p">]</span> <span class="o">+</span> <span class="s2">&#34;]&#34;</span> <span class="o">+</span> <span class="s2">&#34; &#34;</span> <span class="o">+</span> <span class="n">key</span> <span class="o">+</span> <span class="s2">&#34;;&#34;</span>
        <span class="k">print</span> <span class="n">declaration</span>
    <span class="k">for</span> <span class="n">key</span> <span class="ow">in</span> <span class="n">addreg_dict1_keys</span><span class="p">:</span>
        <span class="k">if</span> <span class="n">addreg_dict1</span><span class="p">[</span><span class="n">key</span><span class="p">][</span><span class="s1">&#39;width_max&#39;</span><span class="p">]</span> <span class="o">==</span> <span class="n">addreg_dict1</span><span class="p">[</span><span class="n">key</span><span class="p">][</span><span class="s1">&#39;width_min&#39;</span><span class="p">]:</span>
            <span class="n">declaration</span><span class="o">=</span><span class="s2">&#34;    reg  &#34;</span> <span class="o">+</span> <span class="s2">&#34;[&#34;</span> <span class="o">+</span> <span class="n">addreg_dict1</span><span class="p">[</span><span class="n">key</span><span class="p">][</span><span class="s1">&#39;width_max&#39;</span><span class="p">]</span> <span class="o">+</span> <span class="s2">&#34;]&#34;</span> <span class="o">+</span> <span class="s2">&#34; &#34;</span> <span class="o">+</span> <span class="n">key</span> <span class="o">+</span> <span class="s2">&#34;;&#34;</span>
        <span class="k">else</span><span class="p">:</span>
            <span class="n">declaration</span><span class="o">=</span><span class="s2">&#34;    reg  &#34;</span> <span class="o">+</span> <span class="s2">&#34;[&#34;</span> <span class="o">+</span> <span class="n">addreg_dict1</span><span class="p">[</span><span class="n">key</span><span class="p">][</span><span class="s1">&#39;width_max&#39;</span><span class="p">]</span> <span class="o">+</span> <span class="s2">&#34;:&#34;</span> <span class="o">+</span> <span class="n">addreg_dict1</span><span class="p">[</span><span class="n">key</span><span class="p">][</span><span class="s1">&#39;width_min&#39;</span><span class="p">]</span> <span class="o">+</span> <span class="s2">&#34;]&#34;</span> <span class="o">+</span> <span class="s2">&#34; &#34;</span> <span class="o">+</span> <span class="n">key</span> <span class="o">+</span> <span class="s2">&#34;;&#34;</span>
        <span class="k">print</span> <span class="n">declaration</span>
    <span class="k">print</span> <span class="s2">&#34;    // Please double check the declaration with macro&#34;</span>

    <span class="k">for</span> <span class="n">key</span> <span class="ow">in</span> <span class="n">addwire_dict0_keys</span><span class="p">:</span>
        <span class="k">if</span> <span class="n">addwire_dict0</span><span class="p">[</span><span class="n">key</span><span class="p">][</span><span class="s1">&#39;width_max&#39;</span><span class="p">]</span> <span class="o">==</span> <span class="s1">&#39;0&#39;</span><span class="p">:</span>
            <span class="n">declaration</span><span class="o">=</span><span class="s2">&#34;    wire &#34;</span> <span class="o">+</span> <span class="s2">&#34;            &#34;</span> <span class="o">+</span> <span class="n">key</span> <span class="o">+</span> <span class="s2">&#34;;&#34;</span>
        <span class="k">else</span><span class="p">:</span>
            <span class="n">declaration</span><span class="o">=</span><span class="s2">&#34;    wire &#34;</span> <span class="o">+</span> <span class="s2">&#34;[&#34;</span> <span class="o">+</span> <span class="n">addwire_dict0</span><span class="p">[</span><span class="n">key</span><span class="p">][</span><span class="s1">&#39;width_max&#39;</span><span class="p">]</span><span class="o">.</span><span class="n">rjust</span><span class="p">(</span><span class="mi">4</span><span class="p">)</span> <span class="o">+</span> <span class="s2">&#34;:&#34;</span> <span class="o">+</span> <span class="n">addwire_dict0</span><span class="p">[</span><span class="n">key</span><span class="p">][</span><span class="s1">&#39;width_min&#39;</span><span class="p">]</span><span class="o">.</span><span class="n">rjust</span><span class="p">(</span><span class="mi">4</span><span class="p">)</span> <span class="o">+</span> <span class="s2">&#34;]&#34;</span> <span class="o">+</span> <span class="s2">&#34; &#34;</span> <span class="o">+</span> <span class="n">key</span> <span class="o">+</span> <span class="s2">&#34;;&#34;</span>
        <span class="k">print</span> <span class="n">declaration</span>
    <span class="k">for</span> <span class="n">key</span> <span class="ow">in</span> <span class="n">addreg_dict0_keys</span><span class="p">:</span>
        <span class="k">if</span> <span class="n">addreg_dict0</span><span class="p">[</span><span class="n">key</span><span class="p">][</span><span class="s1">&#39;width_max&#39;</span><span class="p">]</span> <span class="o">==</span> <span class="s1">&#39;0&#39;</span><span class="p">:</span>
            <span class="n">declaration</span><span class="o">=</span><span class="s2">&#34;    reg  &#34;</span> <span class="o">+</span> <span class="s2">&#34;            &#34;</span> <span class="o">+</span> <span class="n">key</span> <span class="o">+</span> <span class="s2">&#34;;&#34;</span>
        <span class="k">else</span><span class="p">:</span>
            <span class="n">declaration</span><span class="o">=</span><span class="s2">&#34;    reg  &#34;</span> <span class="o">+</span> <span class="s2">&#34;[&#34;</span> <span class="o">+</span> <span class="n">addreg_dict0</span><span class="p">[</span><span class="n">key</span><span class="p">][</span><span class="s1">&#39;width_max&#39;</span><span class="p">]</span><span class="o">.</span><span class="n">rjust</span><span class="p">(</span><span class="mi">4</span><span class="p">)</span> <span class="o">+</span> <span class="s2">&#34;:&#34;</span> <span class="o">+</span> <span class="n">addreg_dict0</span><span class="p">[</span><span class="n">key</span><span class="p">][</span><span class="s1">&#39;width_min&#39;</span><span class="p">]</span><span class="o">.</span><span class="n">rjust</span><span class="p">(</span><span class="mi">4</span><span class="p">)</span> <span class="o">+</span> <span class="s2">&#34;]&#34;</span> <span class="o">+</span> <span class="s2">&#34; &#34;</span> <span class="o">+</span> <span class="n">key</span> <span class="o">+</span> <span class="s2">&#34;;&#34;</span>
        <span class="k">print</span> <span class="n">declaration</span>

    <span class="k">print</span> <span class="s2">&#34;    // End auto declaration&#34;</span>
<span class="c1">#--------------------------------------------------------</span>
<span class="c1">#Print Declare End</span>

<span class="c1">#Main Program Begin</span>
<span class="c1">#--------------------------------------------------------</span>

<span class="c1">#open verilog file</span>
<span class="c1">#=================</span>
<span class="k">try</span><span class="p">:</span>
    <span class="n">vfile</span><span class="o">=</span><span class="nb">open</span><span class="p">(</span><span class="n">sys</span><span class="o">.</span><span class="n">argv</span><span class="p">[</span><span class="mi">1</span><span class="p">],</span> <span class="s1">&#39;r&#39;</span><span class="p">)</span>
    <span class="n">alllines</span><span class="o">=</span><span class="n">vfile</span><span class="o">.</span><span class="n">readlines</span><span class="p">()</span>
<span class="k">except</span> <span class="p">(</span><span class="ne">IOError</span><span class="p">,</span><span class="ne">OSError</span><span class="p">)</span> <span class="k">as</span> <span class="n">reason</span><span class="p">:</span>
    <span class="k">print</span><span class="p">(</span><span class="s1">&#39;文件出错了！错误原因是：</span><span class="se">\n</span><span class="s1">&#39;</span> <span class="o">+</span> <span class="nb">str</span><span class="p">(</span><span class="n">reason</span><span class="p">))</span>
<span class="k">finally</span><span class="p">:</span>
    <span class="n">vfile</span><span class="o">.</span><span class="n">close</span><span class="p">()</span>
<span class="c1">#=================</span>

<span class="c1">#line process</span>
<span class="c1">#=================</span>
<span class="n">input_dict</span><span class="o">=</span><span class="p">{}</span>
<span class="n">output_dict</span><span class="o">=</span><span class="p">{}</span>
<span class="n">wire_dict</span><span class="o">=</span><span class="p">{}</span>
<span class="n">reg_dict</span><span class="o">=</span><span class="p">{}</span>
<span class="n">addwire_dict0</span><span class="o">=</span><span class="p">{}</span>
<span class="n">addreg_dict0</span><span class="o">=</span><span class="p">{}</span>
<span class="n">addwire_dict1</span><span class="o">=</span><span class="p">{}</span>
<span class="n">addreg_dict1</span><span class="o">=</span><span class="p">{}</span>

<span class="n">nextline_is_comment</span><span class="o">=</span><span class="bp">False</span>
<span class="n">currentline_is_comment</span><span class="o">=</span><span class="bp">False</span>
<span class="n">line_num</span><span class="o">=</span><span class="mi">0</span>
<span class="k">for</span> <span class="n">line</span> <span class="ow">in</span> <span class="n">alllines</span><span class="p">:</span>
    <span class="n">line_num</span><span class="o">+=</span><span class="mi">1</span>

    <span class="n">line_nocomment</span><span class="p">,</span> <span class="n">nextline_is_comment</span><span class="o">=</span><span class="n">ignore_comments</span><span class="p">(</span><span class="n">line</span><span class="p">,</span> <span class="n">nextline_is_comment</span><span class="p">)</span>
    <span class="k">if</span> <span class="n">line_nocomment</span> <span class="o">==</span> <span class="s2">&#34;/*LINE_IS_COMMENT*/&#34;</span><span class="p">:</span>
        <span class="k">continue</span>
    <span class="c1">#print &#34;Line Nocomment:&#34;, line_nocomment</span>

    <span class="n">output_regex</span><span class="o">=</span><span class="n">re</span><span class="o">.</span><span class="n">compile</span><span class="p">(</span><span class="s1">&#39;(output[\s]*(?:\[[` a-zA-Z0-9_:\-]+\])?[\s]*[a-zA-Z0-9_]+[\s]*)&#39;</span><span class="p">)</span>
    <span class="n">input_regex</span><span class="o">=</span><span class="n">re</span><span class="o">.</span><span class="n">compile</span><span class="p">(</span><span class="s1">&#39;(input[\s]*(?:\[[` a-zA-Z0-9_:\-]+\])?[\s]*[a-zA-Z0-9_]+[\s]*)&#39;</span><span class="p">)</span>
    <span class="n">wire_regex</span><span class="o">=</span><span class="n">re</span><span class="o">.</span><span class="n">compile</span><span class="p">(</span><span class="s1">&#39;(wire[\s]*(?:\[[` a-zA-Z0-9_:\-]+\])?[\s]*[a-zA-Z0-9_]+[\s]*)&#39;</span><span class="p">)</span>
    <span class="n">reg_regex</span><span class="o">=</span><span class="n">re</span><span class="o">.</span><span class="n">compile</span><span class="p">(</span><span class="s1">&#39;(reg[\s]*(?:\[[` a-zA-Z0-9_:\-]+\])?[\s]*[a-zA-Z0-9_]+[\s]*)&#39;</span><span class="p">)</span>
    <span class="n">addwire_regex</span><span class="o">=</span><span class="n">re</span><span class="o">.</span><span class="n">compile</span><span class="p">(</span><span class="s1">&#39;(assign[\s]*[a-zA-Z0-9_]+[\s]*(?:\[[` a-zA-Z0-9_:\-]+\])?[\s]*[&lt;]?=[^=&gt;&lt;!~]+)&#39;</span><span class="p">)</span>
    <span class="n">addreg_regex</span><span class="o">=</span><span class="n">re</span><span class="o">.</span><span class="n">compile</span><span class="p">(</span><span class="s1">&#39;([\s]*[a-zA-Z0-9_]+[\s]*(?:\[[` a-zA-Z0-9_:\-]+\])?[\s]*[&lt;]?=[^=&gt;&lt;!~]+)&#39;</span><span class="p">)</span>
    <span class="n">output_line</span><span class="o">=</span><span class="n">output_regex</span><span class="o">.</span><span class="n">findall</span><span class="p">(</span><span class="n">line_nocomment</span><span class="p">)</span>
    <span class="n">input_line</span><span class="o">=</span><span class="n">input_regex</span><span class="o">.</span><span class="n">findall</span><span class="p">(</span><span class="n">line_nocomment</span><span class="p">)</span>
    <span class="n">wire_line</span><span class="o">=</span><span class="n">wire_regex</span><span class="o">.</span><span class="n">findall</span><span class="p">(</span><span class="n">line_nocomment</span><span class="p">)</span>
    <span class="n">reg_line</span><span class="o">=</span><span class="n">reg_regex</span><span class="o">.</span><span class="n">findall</span><span class="p">(</span><span class="n">line_nocomment</span><span class="p">)</span>
    <span class="n">addreg_line</span><span class="o">=</span><span class="n">addreg_regex</span><span class="o">.</span><span class="n">findall</span><span class="p">(</span><span class="n">line_nocomment</span><span class="p">)</span>
    <span class="n">addwire_line</span><span class="o">=</span><span class="n">addwire_regex</span><span class="o">.</span><span class="n">findall</span><span class="p">(</span><span class="n">line_nocomment</span><span class="p">)</span>

    <span class="k">if</span> <span class="nb">len</span><span class="p">(</span><span class="n">output_line</span><span class="p">)</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">:</span>
        <span class="n">type_val</span><span class="o">=</span><span class="s2">&#34;output_type&#34;</span>
        <span class="n">signal_name</span><span class="p">,</span> <span class="n">signal_width_max</span><span class="p">,</span> <span class="n">signal_width_min</span> <span class="o">=</span> <span class="n">fetch_keywords</span><span class="p">(</span><span class="s1">&#39;&#39;</span><span class="o">.</span><span class="n">join</span><span class="p">(</span><span class="n">output_line</span><span class="p">))</span>
    <span class="k">elif</span> <span class="nb">len</span><span class="p">(</span><span class="n">input_line</span><span class="p">)</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">:</span>
        <span class="n">type_val</span><span class="o">=</span><span class="s2">&#34;input_type&#34;</span>
        <span class="n">signal_name</span><span class="p">,</span> <span class="n">signal_width_max</span><span class="p">,</span> <span class="n">signal_width_min</span> <span class="o">=</span> <span class="n">fetch_keywords</span><span class="p">(</span><span class="s1">&#39;&#39;</span><span class="o">.</span><span class="n">join</span><span class="p">(</span><span class="n">input_line</span><span class="p">))</span>
    <span class="k">elif</span> <span class="nb">len</span><span class="p">(</span><span class="n">wire_line</span><span class="p">)</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">:</span>
        <span class="n">type_val</span><span class="o">=</span><span class="s2">&#34;wire_type&#34;</span>
        <span class="n">signal_name</span><span class="p">,</span> <span class="n">signal_width_max</span><span class="p">,</span> <span class="n">signal_width_min</span> <span class="o">=</span> <span class="n">fetch_keywords</span><span class="p">(</span><span class="s1">&#39;&#39;</span><span class="o">.</span><span class="n">join</span><span class="p">(</span><span class="n">wire_line</span><span class="p">))</span>
    <span class="k">elif</span> <span class="nb">len</span><span class="p">(</span><span class="n">reg_line</span><span class="p">)</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">:</span>
        <span class="n">type_val</span><span class="o">=</span><span class="s2">&#34;reg_type&#34;</span>
        <span class="n">signal_name</span><span class="p">,</span> <span class="n">signal_width_max</span><span class="p">,</span> <span class="n">signal_width_min</span> <span class="o">=</span> <span class="n">fetch_keywords</span><span class="p">(</span><span class="s1">&#39;&#39;</span><span class="o">.</span><span class="n">join</span><span class="p">(</span><span class="n">reg_line</span><span class="p">))</span>
    <span class="k">elif</span> <span class="nb">len</span><span class="p">(</span><span class="n">addwire_line</span><span class="p">)</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">:</span> <span class="c1">#Note: wire should be judged before reg</span>
        <span class="n">type_val</span><span class="o">=</span><span class="s2">&#34;addwire_type&#34;</span>
        <span class="n">signal_name</span><span class="p">,</span> <span class="n">signal_width_max</span><span class="p">,</span> <span class="n">signal_width_min</span> <span class="o">=</span> <span class="n">fetch_keywords</span><span class="p">(</span><span class="s1">&#39;&#39;</span><span class="o">.</span><span class="n">join</span><span class="p">(</span><span class="n">addwire_line</span><span class="p">))</span>
    <span class="k">elif</span> <span class="nb">len</span><span class="p">(</span><span class="n">addreg_line</span><span class="p">)</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">:</span>
        <span class="n">type_val</span><span class="o">=</span><span class="s2">&#34;addreg_type&#34;</span>
        <span class="n">signal_name</span><span class="p">,</span> <span class="n">signal_width_max</span><span class="p">,</span> <span class="n">signal_width_min</span> <span class="o">=</span> <span class="n">fetch_keywords</span><span class="p">(</span><span class="s1">&#39;&#39;</span><span class="o">.</span><span class="n">join</span><span class="p">(</span><span class="n">addreg_line</span><span class="p">))</span>
    <span class="k">else</span><span class="p">:</span>
        <span class="k">continue</span>
<span class="c1">#    print &#34;##Type Vale       :&#34;, type_val</span>
<span class="c1">#    print &#34;##Signal_Name     :&#34;, signal_name</span>
<span class="c1">#    print &#34;##Signal_Width_Max:&#34;, signal_width_max</span>
<span class="c1">#    print &#34;##Signal_Width_Min:&#34;, signal_width_min</span>
<span class="c1">#    print &#34;\n&#34;</span>

    <span class="n">add_keys_to_dict</span><span class="p">(</span><span class="n">type_val</span><span class="p">,</span>
                     <span class="n">input_dict</span><span class="p">,</span>
                     <span class="n">output_dict</span><span class="p">,</span>
                     <span class="n">wire_dict</span><span class="p">,</span>
                     <span class="n">reg_dict</span><span class="p">,</span>
                     <span class="n">addwire_dict0</span><span class="p">,</span>
                     <span class="n">addreg_dict0</span><span class="p">,</span>
                     <span class="n">addwire_dict1</span><span class="p">,</span>
                     <span class="n">addreg_dict1</span><span class="p">,</span>
                     <span class="n">signal_name</span><span class="p">,</span>
                     <span class="n">signal_width_max</span><span class="p">,</span>
                     <span class="n">signal_width_min</span><span class="p">)</span>
<span class="c1">#=================</span>

<span class="c1">#print declare</span>
<span class="c1">#=================</span>
<span class="c1">#print addwire_dict0</span>
<span class="c1">#print &#34;&#34;</span>
<span class="c1">#print addwire_dict1</span>
<span class="c1">#print &#34;&#34;</span>
<span class="c1">#print addreg_dict0</span>
<span class="c1">#print &#34;&#34;</span>
<span class="c1">#print addreg_dict1</span>

<span class="n">print_declare</span><span class="p">(</span><span class="n">addwire_dict0</span><span class="p">,</span> <span class="n">addreg_dict0</span><span class="p">,</span> <span class="n">addwire_dict1</span><span class="p">,</span> <span class="n">addreg_dict1</span><span class="p">)</span>
<span class="c1">#=================</span>
<span class="c1">#--------------------------------------------------------</span>
<span class="c1">#Main Program End</span></code></pre></td></tr></table>
</div>
</div>
<h2 id="使用方法">使用方法</h2>

<h3 id="写在前头">写在前头</h3>

<ul>
<li>此脚本要求所有自声明的wire和reg要在/*AUTO DECLARE*/之前</li>
<li>要添加自动声明的位置，严格使用/*AUTO DECLARE*/关键字。</li>
<li>本脚本不支持以下赋值语句，请不要使用同时给多个信号赋值的语句：</li>
</ul>

<!--listend-->
<div class="highlight"><div class="chroma">
<table class="lntable"><tr><td class="lntd">
<pre class="chroma"><code class="language-verilog" data-lang="verilog"><span class="lnt">1
</span></code></pre></td>
<td class="lntd">
<pre class="chroma"><code class="language-verilog" data-lang="verilog"><span class="k">assign</span> <span class="p">{</span><span class="n">sig_a</span><span class="p">,</span> <span class="n">sig_b</span><span class="p">}</span> <span class="o">=</span> <span class="mh">2</span><span class="mb">&#39;b11</span><span class="p">;</span>
</code></pre></td></tr></table>
</div>
</div>
<ul>
<li>此脚本只自动声明被赋值信号，如有例化模块的输出信号，请使用emacs verilog-model 的AUTOWIRE。</li>
</ul>

<h3 id="手动添加">手动添加</h3>

<p>可以使用脚本将自动声明结果打印的屏幕或重定向到文件，手动赋值粘贴，使用命令如下(脚本文件名为verilog_auto_declare.py)：</p>
<div class="highlight"><div class="chroma">
<table class="lntable"><tr><td class="lntd">
<pre class="chroma"><code class="language-bash" data-lang="bash"><span class="lnt">1
</span><span class="lnt">2
</span></code></pre></td>
<td class="lntd">
<pre class="chroma"><code class="language-bash" data-lang="bash">python verilog_auto_declare.py  verilog_filename.v
python verilog_auto_declare.py  verilog_filename.v &gt;autodeclare.log</code></pre></td></tr></table>
</div>
</div>
<h3 id="shell封装">shell封装</h3>

<p>如果想将声明结果自动添加到文件，需要用shell将脚本进行封装。</p>

<ul>
<li>print_declare.sh（请更改为自己的verilog_auto_declare.py路径）</li>
</ul>

<!--listend-->
<div class="highlight"><div class="chroma">
<table class="lntable"><tr><td class="lntd">
<pre class="chroma"><code class="language-bash" data-lang="bash"><span class="lnt">1
</span><span class="lnt">2
</span><span class="lnt">3
</span><span class="lnt">4
</span><span class="lnt">5
</span><span class="lnt">6
</span></code></pre></td>
<td class="lntd">
<pre class="chroma"><code class="language-bash" data-lang="bash"><span class="cp">#!/bin/bash
</span><span class="cp"></span>
python ~/Treasury/tools_and_drives/verilog_auto_declare/verilog_auto_declare.py <span class="nv">$1</span> &gt;autodeclare.log
sed <span class="s1">&#39;/\/*AUTO DECLARE/r autodeclare.log&#39;</span> <span class="nv">$1</span> &gt; print_declare.v
mv print_declare.v <span class="nv">$1</span>
rm -rf autodeclare.log</code></pre></td></tr></table>
</div>
</div>
<ul>
<li>delete_declare.sh</li>
</ul>

<!--listend-->
<div class="highlight"><div class="chroma">
<table class="lntable"><tr><td class="lntd">
<pre class="chroma"><code class="language-bash" data-lang="bash"><span class="lnt">1
</span><span class="lnt">2
</span><span class="lnt">3
</span><span class="lnt">4
</span></code></pre></td>
<td class="lntd">
<pre class="chroma"><code class="language-bash" data-lang="bash"><span class="cp">#!/bin/bash
</span><span class="cp"></span>
sed <span class="s1">&#39;/\/\/ Begin auto declaration/,/End auto declaration/c \&#39;</span> <span class="nv">$1</span> &gt;delete_declare.v
mv delete_declare.v <span class="nv">$1</span></code></pre></td></tr></table>
</div>
</div>
<p>使用时 <strong>source print_declare.sh verilog_filename.v</strong> 和 <strong>source delete_declare.sh verilog_filename.v</strong> 即可。也可以将shell脚本文件属性改为可执行，通过设置alias或将其放到linux的PATH变量路径，可以在终端直接使用。如下：</p>

<ul>
<li>更改文件属性</li>
</ul>

<!--listend-->
<div class="highlight"><div class="chroma">
<table class="lntable"><tr><td class="lntd">
<pre class="chroma"><code class="language-bash" data-lang="bash"><span class="lnt">1
</span><span class="lnt">2
</span></code></pre></td>
<td class="lntd">
<pre class="chroma"><code class="language-bash" data-lang="bash">chmod <span class="m">755</span> print_declare.sh
chmod <span class="m">755</span> print_declare.sh</code></pre></td></tr></table>
</div>
</div>
<ul>
<li>设置alias（将下面内容添加到~/.bashrc文件）</li>
</ul>

<!--listend-->
<div class="highlight"><div class="chroma">
<table class="lntable"><tr><td class="lntd">
<pre class="chroma"><code class="language-bash" data-lang="bash"><span class="lnt">1
</span><span class="lnt">2
</span><span class="lnt">3
</span></code></pre></td>
<td class="lntd">
<pre class="chroma"><code class="language-bash" data-lang="bash"><span class="c1">#verilog_auto_declare</span>
<span class="nb">alias</span> <span class="nv">print_declare</span><span class="o">=</span><span class="s1">&#39;~/Treasury/tools_and_drives/verilog_auto_declare/print_declare.sh&#39;</span>
<span class="nb">alias</span> <span class="nv">delete_declare</span><span class="o">=</span><span class="s1">&#39;~/Treasury/tools_and_drives/verilog_auto_declare/delete_declare.sh&#39;</span></code></pre></td></tr></table>
</div>
</div>
<h2 id="效果">效果</h2>

<h3 id="verilog源码">verilog源码</h3>

<p>以下代码无实际意义，仅作为测试使用。</p>
<div class="highlight"><div class="chroma">
<table class="lntable"><tr><td class="lntd">
<pre class="chroma"><code class="language-verilog" data-lang="verilog"><span class="lnt">  1
</span><span class="lnt">  2
</span><span class="lnt">  3
</span><span class="lnt">  4
</span><span class="lnt">  5
</span><span class="lnt">  6
</span><span class="lnt">  7
</span><span class="lnt">  8
</span><span class="lnt">  9
</span><span class="lnt"> 10
</span><span class="lnt"> 11
</span><span class="lnt"> 12
</span><span class="lnt"> 13
</span><span class="lnt"> 14
</span><span class="lnt"> 15
</span><span class="lnt"> 16
</span><span class="lnt"> 17
</span><span class="lnt"> 18
</span><span class="lnt"> 19
</span><span class="lnt"> 20
</span><span class="lnt"> 21
</span><span class="lnt"> 22
</span><span class="lnt"> 23
</span><span class="lnt"> 24
</span><span class="lnt"> 25
</span><span class="lnt"> 26
</span><span class="lnt"> 27
</span><span class="lnt"> 28
</span><span class="lnt"> 29
</span><span class="lnt"> 30
</span><span class="lnt"> 31
</span><span class="lnt"> 32
</span><span class="lnt"> 33
</span><span class="lnt"> 34
</span><span class="lnt"> 35
</span><span class="lnt"> 36
</span><span class="lnt"> 37
</span><span class="lnt"> 38
</span><span class="lnt"> 39
</span><span class="lnt"> 40
</span><span class="lnt"> 41
</span><span class="lnt"> 42
</span><span class="lnt"> 43
</span><span class="lnt"> 44
</span><span class="lnt"> 45
</span><span class="lnt"> 46
</span><span class="lnt"> 47
</span><span class="lnt"> 48
</span><span class="lnt"> 49
</span><span class="lnt"> 50
</span><span class="lnt"> 51
</span><span class="lnt"> 52
</span><span class="lnt"> 53
</span><span class="lnt"> 54
</span><span class="lnt"> 55
</span><span class="lnt"> 56
</span><span class="lnt"> 57
</span><span class="lnt"> 58
</span><span class="lnt"> 59
</span><span class="lnt"> 60
</span><span class="lnt"> 61
</span><span class="lnt"> 62
</span><span class="lnt"> 63
</span><span class="lnt"> 64
</span><span class="lnt"> 65
</span><span class="lnt"> 66
</span><span class="lnt"> 67
</span><span class="lnt"> 68
</span><span class="lnt"> 69
</span><span class="lnt"> 70
</span><span class="lnt"> 71
</span><span class="lnt"> 72
</span><span class="lnt"> 73
</span><span class="lnt"> 74
</span><span class="lnt"> 75
</span><span class="lnt"> 76
</span><span class="lnt"> 77
</span><span class="lnt"> 78
</span><span class="lnt"> 79
</span><span class="lnt"> 80
</span><span class="lnt"> 81
</span><span class="lnt"> 82
</span><span class="lnt"> 83
</span><span class="lnt"> 84
</span><span class="lnt"> 85
</span><span class="lnt"> 86
</span><span class="lnt"> 87
</span><span class="lnt"> 88
</span><span class="lnt"> 89
</span><span class="lnt"> 90
</span><span class="lnt"> 91
</span><span class="lnt"> 92
</span><span class="lnt"> 93
</span><span class="lnt"> 94
</span><span class="lnt"> 95
</span><span class="lnt"> 96
</span><span class="lnt"> 97
</span><span class="lnt"> 98
</span><span class="lnt"> 99
</span><span class="lnt">100
</span><span class="lnt">101
</span><span class="lnt">102
</span><span class="lnt">103
</span><span class="lnt">104
</span><span class="lnt">105
</span><span class="lnt">106
</span><span class="lnt">107
</span><span class="lnt">108
</span><span class="lnt">109
</span></code></pre></td>
<td class="lntd">
<pre class="chroma"><code class="language-verilog" data-lang="verilog"><span class="c1">//-------------------------------------------------------------------------
</span><span class="c1">// Title         :
</span><span class="c1">// Project       :
</span><span class="c1">//-------------------------------------------------------------------------
</span><span class="c1">// File name     :
</span><span class="c1">// Author        :
</span><span class="c1">// Created       :
</span><span class="c1">// Last modified :
</span><span class="c1">//-------------------------------------------------------------------------
</span><span class="c1">// Description   :
</span><span class="c1">//
</span><span class="c1">// This block does the following operations:
</span><span class="c1">//   -
</span><span class="c1">//   -
</span><span class="c1">//-------------------------------------------------------------------------
</span><span class="c1">//   This file is a confidential and proprietary property of XXX and the
</span><span class="c1">// possession or use of this requires a written license from XXX.
</span><span class="c1">//
</span><span class="c1">//   Copyright (c) 2020 XXX Technology Co., Ltd. ALL rights reserved.
</span><span class="c1">//-------------------------------------------------------------------------
</span><span class="c1"></span>
<span class="k">module</span> <span class="n">auto_declare_test</span><span class="p">(</span><span class="cm">/*AUTOARG*/</span>
<span class="c1">// Outputs
</span><span class="c1"></span><span class="n">dout_a</span><span class="p">,</span> <span class="n">dout_b</span><span class="p">,</span>
<span class="c1">// Inputs
</span><span class="c1"></span><span class="n">clk</span><span class="p">,</span> <span class="n">din_a</span><span class="p">,</span> <span class="n">din_b</span><span class="p">,</span> <span class="n">din_c</span><span class="p">,</span> <span class="n">dout_c</span>
<span class="p">);</span>
<span class="k">input</span>                <span class="n">clk</span><span class="p">;</span>
<span class="k">input</span>                <span class="n">din_a</span><span class="p">;</span>
<span class="k">input</span> <span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>          <span class="n">din_b</span><span class="p">;</span>
<span class="k">input</span> <span class="p">[</span><span class="no">`C_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">din_c</span><span class="p">;</span>
<span class="k">output</span>               <span class="n">dout_a</span><span class="p">;</span>
<span class="k">output</span> <span class="p">[</span><span class="mh">5</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>         <span class="n">dout_b</span><span class="p">;</span>
<span class="k">input</span> <span class="p">[</span><span class="no">`C_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">dout_c</span><span class="p">;</span>

<span class="kt">wire</span>                <span class="n">w_aaaa</span><span class="p">;</span>
<span class="kt">wire</span> <span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>          <span class="n">w_bbbb</span><span class="p">;</span>
<span class="kt">wire</span> <span class="p">[</span><span class="no">`WC_WITH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">w_cccc</span><span class="p">;</span>
<span class="kt">reg</span>                 <span class="n">r_aaaa</span><span class="p">;</span>
<span class="kt">reg</span>  <span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>          <span class="n">r_bbbb</span><span class="p">;</span>
<span class="kt">reg</span>  <span class="p">[</span><span class="no">`RC_WITH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">r_cccc</span><span class="p">;</span>

<span class="cm">/*AUTO DECLARE*/</span>

<span class="c1">//wire                w_aa;
</span><span class="c1">//wire [3:0]          w_bb;
</span><span class="c1">//wire [`WC_WITH-1:0] w_cc;
</span><span class="c1">//reg                 r_aa;
</span><span class="c1">//reg  [3:0]          r_bb;
</span><span class="c1">//reg  [`RC_WITH-1:0] r_cc;
</span><span class="c1">//assign w_aa  = 1&#39;b1;
</span><span class="c1">//assign w_xx  = 1&#39;b1;
</span><span class="c1">//assign w_yy  = w_aa ? 1&#39;b1 :
</span><span class="c1">//                      1&#39;b0 ;
</span><span class="c1">//always(*) r_bb[3:0] = 4&#39;b1100;
</span><span class="c1">//always(*)
</span><span class="c1">//    r_aa = 1&#39;b1;
</span><span class="c1">//always@(posedge clk)begin
</span><span class="c1">//    r_xx &lt;= w_aa;
</span><span class="c1">//    r_yy &lt;= w_bb[0];
</span><span class="c1">//    r_zz &lt;= w_cc[3];
</span><span class="c1">//end
</span><span class="c1"></span>
<span class="cm">/*
</span><span class="cm">wire                w_aaa;
</span><span class="cm">wire [3:0]          w_bbb;
</span><span class="cm">wire [`WC_WITH-1:0] w_ccc;
</span><span class="cm">reg                 r_aaa;
</span><span class="cm">reg  [3:0]          r_bbb;
</span><span class="cm">reg  [`RC_WITH-1:0] r_ccc;
</span><span class="cm">assign w_aaa  = 1&#39;b1;
</span><span class="cm">assign w_xxx  = 1&#39;b1;
</span><span class="cm">assign w_yyy  = w_aaa ? 1&#39;b1 :
</span><span class="cm">                       1&#39;b0 ;
</span><span class="cm">always(*) r_bbb[3:0] = 4&#39;b1100;
</span><span class="cm">always(*)
</span><span class="cm">    r_aaa = 1&#39;b1;
</span><span class="cm">always@(posedge clk)begin
</span><span class="cm">    r_xxx &lt;= w_aaa;
</span><span class="cm">    r_yyy &lt;= w_bbb[0];
</span><span class="cm">    r_zzz &lt;= w_ccc[3];
</span><span class="cm">end
</span><span class="cm">*/</span>

<span class="k">assign</span> <span class="n">w_aaaa</span>  <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span>
<span class="k">assign</span> <span class="n">w_bbbb</span>  <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span>
<span class="k">assign</span> <span class="n">w_cccc</span>  <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span>
<span class="k">assign</span> <span class="n">w_xxxx</span>  <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span>
<span class="k">assign</span> <span class="n">w_yyyy</span>  <span class="o">=</span> <span class="n">w_aaaa</span> <span class="o">?</span> <span class="mh">1</span><span class="mb">&#39;b1</span> <span class="o">:</span>
                          <span class="mh">1</span><span class="mb">&#39;b0</span> <span class="p">;</span>
<span class="k">always</span><span class="p">(</span><span class="o">*</span><span class="p">)</span> <span class="n">r_bbbb</span><span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="o">=</span> <span class="mh">4</span><span class="mb">&#39;b1100</span><span class="p">;</span><span class="cm">/*coment
</span><span class="cm">comment comment*/</span>
<span class="k">always</span><span class="p">(</span><span class="o">*</span><span class="p">)</span><span class="c1">//assign wccx[3:0] = 4&#39;b1011;
</span><span class="c1"></span>    <span class="n">r_aaaa</span> <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span><span class="cm">/*assign wccxxxx[3:0] = 4&#39;b1011;*/</span>
<span class="k">always</span><span class="p">@(</span><span class="k">posedge</span> <span class="n">clk</span><span class="p">)</span><span class="k">begin</span><span class="c1">//wire yywcc;
</span><span class="c1"></span>    <span class="n">r_xxxx</span> <span class="o">&lt;=</span> <span class="n">w_aaaa</span><span class="p">;</span><span class="cm">/*wire [3:0] yywccy;
</span><span class="cm">*/</span>  <span class="n">r_yyyy</span> <span class="o">&lt;=</span> <span class="n">w_bbbb</span><span class="p">[</span><span class="mh">0</span><span class="p">];</span>
    <span class="n">r_zzzz</span> <span class="o">&lt;=</span> <span class="n">w_cccc</span><span class="p">[</span><span class="mh">3</span><span class="p">];</span><span class="cm">/*assign dyyyy[3:0] = 4&#39;b1011;
</span><span class="cm">  */</span><span class="n">marco_aaaa</span> <span class="p">[</span><span class="no">`AAAAWIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="o">=</span> <span class="mh">8&#39;h45</span><span class="p">;</span>
    <span class="n">marco_bbbb</span> <span class="p">[</span><span class="no">`BBBBWIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="o">=</span> <span class="mh">8&#39;h45</span><span class="p">;</span>
<span class="k">end</span>

<span class="k">assign</span> <span class="n">marco_xxxx</span> <span class="p">[</span><span class="no">`XXXXWIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="o">=</span> <span class="mh">8&#39;h45</span><span class="p">;</span>
<span class="k">assign</span> <span class="n">marco_yyyy</span> <span class="p">[</span><span class="no">`YYYYWIDTH</span><span class="p">]</span> <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span>

<span class="k">assign</span> <span class="n">wccx</span> <span class="p">[</span><span class="mh">2</span><span class="p">]</span> <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span>
<span class="k">assign</span> <span class="n">wccy</span> <span class="p">[</span><span class="mh">1</span><span class="p">]</span> <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span>

<span class="k">endmodule</span> <span class="c1">// auto_declare_test
</span></code></pre></td></tr></table>
</div>
</div>
<h3 id="print-declare后">print_declare后</h3>
<div class="highlight"><div class="chroma">
<table class="lntable"><tr><td class="lntd">
<pre class="chroma"><code class="language-verilog" data-lang="verilog"><span class="lnt">  1
</span><span class="lnt">  2
</span><span class="lnt">  3
</span><span class="lnt">  4
</span><span class="lnt">  5
</span><span class="lnt">  6
</span><span class="lnt">  7
</span><span class="lnt">  8
</span><span class="lnt">  9
</span><span class="lnt"> 10
</span><span class="lnt"> 11
</span><span class="lnt"> 12
</span><span class="lnt"> 13
</span><span class="lnt"> 14
</span><span class="lnt"> 15
</span><span class="lnt"> 16
</span><span class="lnt"> 17
</span><span class="lnt"> 18
</span><span class="lnt"> 19
</span><span class="lnt"> 20
</span><span class="lnt"> 21
</span><span class="lnt"> 22
</span><span class="lnt"> 23
</span><span class="lnt"> 24
</span><span class="lnt"> 25
</span><span class="lnt"> 26
</span><span class="lnt"> 27
</span><span class="lnt"> 28
</span><span class="lnt"> 29
</span><span class="lnt"> 30
</span><span class="lnt"> 31
</span><span class="lnt"> 32
</span><span class="lnt"> 33
</span><span class="lnt"> 34
</span><span class="lnt"> 35
</span><span class="lnt"> 36
</span><span class="lnt"> 37
</span><span class="lnt"> 38
</span><span class="lnt"> 39
</span><span class="lnt"> 40
</span><span class="lnt"> 41
</span><span class="lnt"> 42
</span><span class="lnt"> 43
</span><span class="lnt"> 44
</span><span class="lnt"> 45
</span><span class="lnt"> 46
</span><span class="lnt"> 47
</span><span class="lnt"> 48
</span><span class="lnt"> 49
</span><span class="lnt"> 50
</span><span class="lnt"> 51
</span><span class="lnt"> 52
</span><span class="lnt"> 53
</span><span class="lnt"> 54
</span><span class="lnt"> 55
</span><span class="lnt"> 56
</span><span class="lnt"> 57
</span><span class="lnt"> 58
</span><span class="lnt"> 59
</span><span class="lnt"> 60
</span><span class="lnt"> 61
</span><span class="lnt"> 62
</span><span class="lnt"> 63
</span><span class="lnt"> 64
</span><span class="lnt"> 65
</span><span class="lnt"> 66
</span><span class="lnt"> 67
</span><span class="lnt"> 68
</span><span class="lnt"> 69
</span><span class="lnt"> 70
</span><span class="lnt"> 71
</span><span class="lnt"> 72
</span><span class="lnt"> 73
</span><span class="lnt"> 74
</span><span class="lnt"> 75
</span><span class="lnt"> 76
</span><span class="lnt"> 77
</span><span class="lnt"> 78
</span><span class="lnt"> 79
</span><span class="lnt"> 80
</span><span class="lnt"> 81
</span><span class="lnt"> 82
</span><span class="lnt"> 83
</span><span class="lnt"> 84
</span><span class="lnt"> 85
</span><span class="lnt"> 86
</span><span class="lnt"> 87
</span><span class="lnt"> 88
</span><span class="lnt"> 89
</span><span class="lnt"> 90
</span><span class="lnt"> 91
</span><span class="lnt"> 92
</span><span class="lnt"> 93
</span><span class="lnt"> 94
</span><span class="lnt"> 95
</span><span class="lnt"> 96
</span><span class="lnt"> 97
</span><span class="lnt"> 98
</span><span class="lnt"> 99
</span><span class="lnt">100
</span><span class="lnt">101
</span><span class="lnt">102
</span><span class="lnt">103
</span><span class="lnt">104
</span><span class="lnt">105
</span><span class="lnt">106
</span><span class="lnt">107
</span><span class="lnt">108
</span><span class="lnt">109
</span><span class="lnt">110
</span><span class="lnt">111
</span><span class="lnt">112
</span><span class="lnt">113
</span><span class="lnt">114
</span><span class="lnt">115
</span><span class="lnt">116
</span><span class="lnt">117
</span><span class="lnt">118
</span><span class="lnt">119
</span><span class="lnt">120
</span><span class="lnt">121
</span><span class="lnt">122
</span><span class="lnt">123
</span><span class="lnt">124
</span></code></pre></td>
<td class="lntd">
<pre class="chroma"><code class="language-verilog" data-lang="verilog"><span class="c1">//-------------------------------------------------------------------------
</span><span class="c1">// Title         :
</span><span class="c1">// Project       :
</span><span class="c1">//-------------------------------------------------------------------------
</span><span class="c1">// File name     :
</span><span class="c1">// Author        :
</span><span class="c1">// Created       :
</span><span class="c1">// Last modified :
</span><span class="c1">//-------------------------------------------------------------------------
</span><span class="c1">// Description   :
</span><span class="c1">//
</span><span class="c1">// This block does the following operations:
</span><span class="c1">//   -
</span><span class="c1">//   -
</span><span class="c1">//-------------------------------------------------------------------------
</span><span class="c1">//   This file is a confidential and proprietary property of XXX and the
</span><span class="c1">// possession or use of this requires a written license from XXX.
</span><span class="c1">//
</span><span class="c1">//   Copyright (c) 2020 XXX Technology Co., Ltd. ALL rights reserved.
</span><span class="c1">//-------------------------------------------------------------------------
</span><span class="c1"></span>
<span class="k">module</span> <span class="n">auto_declare_test</span><span class="p">(</span><span class="cm">/*AUTOARG*/</span>
<span class="c1">// Outputs
</span><span class="c1"></span><span class="n">dout_a</span><span class="p">,</span> <span class="n">dout_b</span><span class="p">,</span>
<span class="c1">// Inputs
</span><span class="c1"></span><span class="n">clk</span><span class="p">,</span> <span class="n">din_a</span><span class="p">,</span> <span class="n">din_b</span><span class="p">,</span> <span class="n">din_c</span><span class="p">,</span> <span class="n">dout_c</span>
<span class="p">);</span>
<span class="k">input</span>                <span class="n">clk</span><span class="p">;</span>
<span class="k">input</span>                <span class="n">din_a</span><span class="p">;</span>
<span class="k">input</span> <span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>          <span class="n">din_b</span><span class="p">;</span>
<span class="k">input</span> <span class="p">[</span><span class="no">`C_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">din_c</span><span class="p">;</span>
<span class="k">output</span>               <span class="n">dout_a</span><span class="p">;</span>
<span class="k">output</span> <span class="p">[</span><span class="mh">5</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>         <span class="n">dout_b</span><span class="p">;</span>
<span class="k">input</span> <span class="p">[</span><span class="no">`C_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">dout_c</span><span class="p">;</span>

<span class="kt">wire</span>                <span class="n">w_aaaa</span><span class="p">;</span>
<span class="kt">wire</span> <span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>          <span class="n">w_bbbb</span><span class="p">;</span>
<span class="kt">wire</span> <span class="p">[</span><span class="no">`WC_WITH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">w_cccc</span><span class="p">;</span>
<span class="kt">reg</span>                 <span class="n">r_aaaa</span><span class="p">;</span>
<span class="kt">reg</span>  <span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>          <span class="n">r_bbbb</span><span class="p">;</span>
<span class="kt">reg</span>  <span class="p">[</span><span class="no">`RC_WITH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">r_cccc</span><span class="p">;</span>

<span class="cm">/*AUTO DECLARE*/</span>
    <span class="c1">// Begin auto declaration
</span><span class="c1"></span>    <span class="c1">// Please double check the declaration with macro
</span><span class="c1"></span>    <span class="kt">wire</span> <span class="p">[</span><span class="no">`YYYYWIDTH</span><span class="p">]</span> <span class="n">marco_yyyy</span><span class="p">;</span>
    <span class="kt">wire</span> <span class="p">[</span><span class="no">`XXXXWIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">marco_xxxx</span><span class="p">;</span>
    <span class="kt">reg</span>  <span class="p">[</span><span class="no">`AAAAWIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">marco_aaaa</span><span class="p">;</span>
    <span class="kt">reg</span>  <span class="p">[</span><span class="no">`BBBBWIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">marco_bbbb</span><span class="p">;</span>
    <span class="c1">// Please double check the declaration with macro
</span><span class="c1"></span>    <span class="kt">wire</span>             <span class="n">w_yyyy</span><span class="p">;</span>
    <span class="kt">wire</span>             <span class="n">w_xxxx</span><span class="p">;</span>
    <span class="kt">wire</span> <span class="p">[</span>   <span class="mh">1</span><span class="o">:</span>   <span class="mh">1</span><span class="p">]</span> <span class="n">wccy</span><span class="p">;</span>
    <span class="kt">wire</span> <span class="p">[</span>   <span class="mh">2</span><span class="o">:</span>   <span class="mh">2</span><span class="p">]</span> <span class="n">wccx</span><span class="p">;</span>
    <span class="kt">reg</span>              <span class="n">r_yyyy</span><span class="p">;</span>
    <span class="kt">reg</span>              <span class="n">r_zzzz</span><span class="p">;</span>
    <span class="kt">reg</span>              <span class="n">r_xxxx</span><span class="p">;</span>
    <span class="c1">// End auto declaration
</span><span class="c1"></span>
<span class="c1">//wire                w_aa;
</span><span class="c1">//wire [3:0]          w_bb;
</span><span class="c1">//wire [`WC_WITH-1:0] w_cc;
</span><span class="c1">//reg                 r_aa;
</span><span class="c1">//reg  [3:0]          r_bb;
</span><span class="c1">//reg  [`RC_WITH-1:0] r_cc;
</span><span class="c1">//assign w_aa  = 1&#39;b1;
</span><span class="c1">//assign w_xx  = 1&#39;b1;
</span><span class="c1">//assign w_yy  = w_aa ? 1&#39;b1 :
</span><span class="c1">//                      1&#39;b0 ;
</span><span class="c1">//always(*) r_bb[3:0] = 4&#39;b1100;
</span><span class="c1">//always(*)
</span><span class="c1">//    r_aa = 1&#39;b1;
</span><span class="c1">//always@(posedge clk)begin
</span><span class="c1">//    r_xx &lt;= w_aa;
</span><span class="c1">//    r_yy &lt;= w_bb[0];
</span><span class="c1">//    r_zz &lt;= w_cc[3];
</span><span class="c1">//end
</span><span class="c1"></span>
<span class="cm">/*
</span><span class="cm">wire                w_aaa;
</span><span class="cm">wire [3:0]          w_bbb;
</span><span class="cm">wire [`WC_WITH-1:0] w_ccc;
</span><span class="cm">reg                 r_aaa;
</span><span class="cm">reg  [3:0]          r_bbb;
</span><span class="cm">reg  [`RC_WITH-1:0] r_ccc;
</span><span class="cm">assign w_aaa  = 1&#39;b1;
</span><span class="cm">assign w_xxx  = 1&#39;b1;
</span><span class="cm">assign w_yyy  = w_aaa ? 1&#39;b1 :
</span><span class="cm">                       1&#39;b0 ;
</span><span class="cm">always(*) r_bbb[3:0] = 4&#39;b1100;
</span><span class="cm">always(*)
</span><span class="cm">    r_aaa = 1&#39;b1;
</span><span class="cm">always@(posedge clk)begin
</span><span class="cm">    r_xxx &lt;= w_aaa;
</span><span class="cm">    r_yyy &lt;= w_bbb[0];
</span><span class="cm">    r_zzz &lt;= w_ccc[3];
</span><span class="cm">end
</span><span class="cm">*/</span>

<span class="k">assign</span> <span class="n">w_aaaa</span>  <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span>
<span class="k">assign</span> <span class="n">w_bbbb</span>  <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span>
<span class="k">assign</span> <span class="n">w_cccc</span>  <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span>
<span class="k">assign</span> <span class="n">w_xxxx</span>  <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span>
<span class="k">assign</span> <span class="n">w_yyyy</span>  <span class="o">=</span> <span class="n">w_aaaa</span> <span class="o">?</span> <span class="mh">1</span><span class="mb">&#39;b1</span> <span class="o">:</span>
                          <span class="mh">1</span><span class="mb">&#39;b0</span> <span class="p">;</span>
<span class="k">always</span><span class="p">(</span><span class="o">*</span><span class="p">)</span> <span class="n">r_bbbb</span><span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="o">=</span> <span class="mh">4</span><span class="mb">&#39;b1100</span><span class="p">;</span><span class="cm">/*coment
</span><span class="cm">comment comment*/</span>
<span class="k">always</span><span class="p">(</span><span class="o">*</span><span class="p">)</span><span class="c1">//assign wccx[3:0] = 4&#39;b1011;
</span><span class="c1"></span>    <span class="n">r_aaaa</span> <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span><span class="cm">/*assign wccxxxx[3:0] = 4&#39;b1011;*/</span>
<span class="k">always</span><span class="p">@(</span><span class="k">posedge</span> <span class="n">clk</span><span class="p">)</span><span class="k">begin</span><span class="c1">//wire yywcc;
</span><span class="c1"></span>    <span class="n">r_xxxx</span> <span class="o">&lt;=</span> <span class="n">w_aaaa</span><span class="p">;</span><span class="cm">/*wire [3:0] yywccy;
</span><span class="cm">*/</span>  <span class="n">r_yyyy</span> <span class="o">&lt;=</span> <span class="n">w_bbbb</span><span class="p">[</span><span class="mh">0</span><span class="p">];</span>
    <span class="n">r_zzzz</span> <span class="o">&lt;=</span> <span class="n">w_cccc</span><span class="p">[</span><span class="mh">3</span><span class="p">];</span><span class="cm">/*assign dyyyy[3:0] = 4&#39;b1011;
</span><span class="cm">  */</span><span class="n">marco_aaaa</span> <span class="p">[</span><span class="no">`AAAAWIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="o">=</span> <span class="mh">8&#39;h45</span><span class="p">;</span>
    <span class="n">marco_bbbb</span> <span class="p">[</span><span class="no">`BBBBWIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="o">=</span> <span class="mh">8&#39;h45</span><span class="p">;</span>
<span class="k">end</span>

<span class="k">assign</span> <span class="n">marco_xxxx</span> <span class="p">[</span><span class="no">`XXXXWIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="o">=</span> <span class="mh">8&#39;h45</span><span class="p">;</span>
<span class="k">assign</span> <span class="n">marco_yyyy</span> <span class="p">[</span><span class="no">`YYYYWIDTH</span><span class="p">]</span> <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span>

<span class="k">assign</span> <span class="n">wccx</span> <span class="p">[</span><span class="mh">2</span><span class="p">]</span> <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span>
<span class="k">assign</span> <span class="n">wccy</span> <span class="p">[</span><span class="mh">1</span><span class="p">]</span> <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span>

<span class="k">endmodule</span> <span class="c1">// auto_declare_test
</span></code></pre></td></tr></table>
</div>
</div>
<h2 id="下载">下载</h2>

<ul>
<li>百度网盘分享资源 <strong>链接：<a href="https://pan.baidu.com/s/1WEzfSkeZsgYp8gITMsWtqQ">https://pan.baidu.com/s/1WEzfSkeZsgYp8gITMsWtqQ</a> 密码：7ui9</strong></li>
</ul>

<h2 id="其他说明">其他说明</h2>

<p>此版本为初步完成，可能存在部分bug，如有发现bug或有新的需求，欢迎交流。</p>

<hr />

<p><strong><em>文章原创，可能存在部分错误，欢迎指正，联系邮箱 cao_arvin@163.com。</em></strong></p>

    </div>

    
    
<div class="post-copyright">
  <p class="copyright-item">
    <span class="item-title">文章作者</span>
    <span class="item-content">文辉</span>
  </p>
  <p class="copyright-item">
    <span class="item-title">上次更新</span>
    <span class="item-content">
      2020-01-15
      
    </span>
  </p>
  
  <p class="copyright-item">
    <span class="item-title">许可协议</span>
    <span class="item-content">文辉原创文章，如需转载请注明出处，谢谢！！！</span>
  </p>
</div>


    
    

    <footer class="post-footer">
      <div class="post-tags">
          <a href="https://wenhui.space/tags/linux/">Linux</a>
          <a href="https://wenhui.space/tags/python/">Python</a>
          <a href="https://wenhui.space/tags/verilog/">Verilog</a>
          
        </div>

      
      <nav class="post-nav">
        
          <a class="prev" href="/post/about_linux/ep3_tool/">
            
            <i class="iconfont">
              <svg  class="icon" viewBox="0 0 1024 1024" version="1.1"
  xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink"
  width="18" height="18">
  <path d="M691.908486 949.511495l75.369571-89.491197c10.963703-12.998035 10.285251-32.864502-1.499144-44.378743L479.499795 515.267417 757.434875 204.940602c11.338233-12.190647 11.035334-32.285311-0.638543-44.850487l-80.46666-86.564541c-11.680017-12.583596-30.356378-12.893658-41.662889-0.716314L257.233596 494.235404c-11.332093 12.183484-11.041474 32.266891 0.657986 44.844348l80.46666 86.564541c1.772366 1.910513 3.706415 3.533476 5.750981 4.877077l306.620399 321.703933C662.505829 963.726242 680.945807 962.528973 691.908486 949.511495z"></path>
</svg>

            </i>
            <span class="prev-text nav-default">代码预处理工具ep3的使用</span>
            <span class="prev-text nav-mobile">上一篇</span>
          </a>
        
          <a class="next" href="/post/digital_verifer/study_systemverilog_two/">
            <span class="next-text nav-default">SystemVerilog学习（二）</span>
            <span class="prev-text nav-mobile">下一篇</span>
            
            <i class="iconfont">
              <svg class="icon" viewBox="0 0 1024 1024" version="1.1"
  xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink"
  width="18" height="18">
  <path d="M332.091514 74.487481l-75.369571 89.491197c-10.963703 12.998035-10.285251 32.864502 1.499144 44.378743l286.278095 300.375162L266.565125 819.058374c-11.338233 12.190647-11.035334 32.285311 0.638543 44.850487l80.46666 86.564541c11.680017 12.583596 30.356378 12.893658 41.662889 0.716314l377.434212-421.426145c11.332093-12.183484 11.041474-32.266891-0.657986-44.844348l-80.46666-86.564541c-1.772366-1.910513-3.706415-3.533476-5.750981-4.877077L373.270379 71.774697C361.493148 60.273758 343.054193 61.470003 332.091514 74.487481z"></path>
</svg>

            </i>
          </a>
      </nav>
    </footer>
  </article>

  
  
  
  

  
  

  

  
  

  

  

  

    

  

        </div>
      </div>
    </main>

    <footer id="footer" class="footer">
      <div class="icon-links">
  


 
</div>

<div class="copyright">
  <span class="power-by">
    Powered by <a class="hexo-link" href="https://gohugo.io">Hugo</a>
  </span>
  <span class="division">|</span>
  <span class="theme-info">
    Theme - <a class="theme-link" href="https://github.com/xianmin/hugo-theme-jane">Jane</a>
  </span>

  <span class="copyright-year">
    &copy;
    
      2019 -
    2020
    <span class="heart">
      
      <i class="iconfont">
        <svg class="icon" viewBox="0 0 1025 1024" version="1.1"
  xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink"
  width="14" height="14">
  <path d="M1000.1 247.9c-15.5-37.3-37.6-70.6-65.7-98.9-54.4-54.8-125.8-85-201-85-85.7 0-166 39-221.4 107.4C456.6 103 376.3 64 290.6 64c-75.1 0-146.5 30.4-201.1 85.6-28.2 28.5-50.4 61.9-65.8 99.3-16 38.8-24 79.9-23.6 122.2 0.7 91.7 40.1 177.2 108.1 234.8 3.1 2.6 6 5.1 8.9 7.8 14.9 13.4 58 52.8 112.6 102.7 93.5 85.5 209.9 191.9 257.5 234.2 7 6.1 15.8 9.5 24.9 9.5 9.2 0 18.1-3.4 24.9-9.5 34.5-30.7 105.8-95.9 181.4-165 74.2-67.8 150.9-138 195.8-178.2 69.5-57.9 109.6-144.4 109.9-237.3 0.1-42.5-8-83.6-24-122.2z"
   fill="#8a8a8a"></path>
</svg>

      </i>
    </span><span class="author">
        文辉
        
      </span></span>

  
  

  
</div>

    </footer>

    <div class="back-to-top" id="back-to-top">
      <i class="iconfont">
        
        <svg class="icon" viewBox="0 0 1024 1024" version="1.1"
  xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink"
  width="35" height="35">
  <path d="M510.866688 227.694839 95.449397 629.218702l235.761562 0-2.057869 328.796468 362.40389 0L691.55698 628.188232l241.942331-3.089361L510.866688 227.694839zM63.840492 63.962777l894.052392 0 0 131.813095L63.840492 195.775872 63.840492 63.962777 63.840492 63.962777zM63.840492 63.962777"></path>
</svg>

      </i>
    </div>
  </div>
  
<script type="text/javascript" src="https://cdn.bootcss.com/jquery/3.2.1/jquery.min.js" crossorigin="anonymous"></script>
  <script type="text/javascript" src="https://cdn.bootcss.com/slideout/1.0.1/slideout.min.js" crossorigin="anonymous"></script>




<script type="text/javascript" src="/js/main.638251f4230630f0335d8c6748e53a96f94b72670920b60c09a56fdc8bece214.js" integrity="sha256-Y4JR9CMGMPAzXYxnSOU6lvlLcmcJILYMCaVv3Ivs4hQ=" crossorigin="anonymous"></script>












  
    <script src="/js/load-photoswipe.js"></script>
    <script src="https://cdnjs.cloudflare.com/ajax/libs/photoswipe/4.1.1/photoswipe.min.js" integrity="sha256-UplRCs9v4KXVJvVY+p+RSo5Q4ilAUXh7kpjyIP5odyc="
      crossorigin="anonymous"></script>
    <script src="https://cdnjs.cloudflare.com/ajax/libs/photoswipe/4.1.1/photoswipe-ui-default.min.js" integrity="sha256-PWHOlUzc96pMc8ThwRIXPn8yH4NOLu42RQ0b9SpnpFk="
      crossorigin="anonymous"></script>
  















</body>
</html>
