set a(0-5965) {AREA_SCORE 0.00 LIBRARY ccs_ioport MODULE ccs_in(5,64) QUANTITY 1 NAME p:io_read(p:rsc.@) TYPE {I/O_READ VAR} DELAY {0.00 ns} PAR 0-5961 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-17 LOC {1 0.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{774 0 0 0-8085 {}}} SUCCS {{258 0 0 0-5962 {}} {256 0 0 0-8085 {}}} CYCLES {}}
set a(0-5966) {AREA_SCORE 0.00 LIBRARY ccs_ioport MODULE ccs_in(6,64) QUANTITY 1 NAME r:io_read(r:rsc.@) TYPE {I/O_READ VAR} DELAY {0.00 ns} PAR 0-5961 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-18 LOC {1 0.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{774 0 0 0-8082 {}}} SUCCS {{130 0 0 0-5962 {}} {256 0 0 0-8082 {}}} CYCLES {}}
set a(0-5967) {AREA_SCORE {} NAME STAGE_LOOP:i:asn(STAGE_LOOP:i(3:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5961 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-19 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-5962 {}}} SUCCS {{259 0 0 0-5962 {}}} CYCLES {}}
set a(0-5968) {AREA_SCORE {} NAME STAGE_LOOP:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-5962 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-20 LOC {0 1.0 1 0.9833734 1 0.9833734 1 0.9833734 1 0.9833734} PREDS {{774 0 0 0-8056 {}}} SUCCS {{259 0 0 0-5969 {}} {130 0 0 0-5963 {}} {256 0 0 0-8056 {}}} CYCLES {}}
set a(0-5969) {AREA_SCORE 9.60 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_shift_l(1,0,4,11) QUANTITY 1 NAME STAGE_LOOP:lshift TYPE SHIFTLEFT DELAY {0.27 ns} PAR 0-5962 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-21 LOC {1 0.0 1 0.9833734 1 0.9833734 1 0.9999999400641025 1 0.9999999400641025} PREDS {{259 0 0 0-5968 {}}} SUCCS {{258 0 0 0-5963 {}}} CYCLES {}}
set a(0-5970) {AREA_SCORE {} NAME VEC_LOOP:j:asn(VEC_LOOP:j(10:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5962 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-22 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-5963 {}}} SUCCS {{259 0 0 0-5963 {}}} CYCLES {}}
set a(0-5971) {AREA_SCORE {} NAME COMP_LOOP:k:asn(COMP_LOOP:k(10:3)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5963 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-23 LOC {0 1.0 0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0 0-5964 {}}} SUCCS {{258 0 0 0-5964 {}}} CYCLES {}}
set a(0-5972) {AREA_SCORE {} NAME COMP_LOOP:asn(exit:COMP_LOOP.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5963 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-24 LOC {0 1.0 0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0 0-5964 {}}} SUCCS {{259 0 0 0-5964 {}}} CYCLES {}}
set a(0-5973) {AREA_SCORE {} NAME COMP_LOOP:tmp:asn(tmp#23.sva#7) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-25 LOC {0 1.0 8 0.094375 8 0.094375 8 0.094375 211 0.06751887499999999} PREDS {} SUCCS {{258 0 0 0-7983 {}}} CYCLES {}}
set a(0-5974) {AREA_SCORE {} NAME COMP_LOOP:tmp:asn(tmp#23.sva#6) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-26 LOC {0 1.0 8 0.094375 8 0.094375 8 0.094375 211 0.06751887499999999} PREDS {} SUCCS {{258 0 0 0-7983 {}}} CYCLES {}}
set a(0-5975) {AREA_SCORE {} NAME COMP_LOOP:tmp:asn(tmp#23.sva#5) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-27 LOC {0 1.0 8 0.094375 8 0.094375 8 0.094375 211 0.06751887499999999} PREDS {} SUCCS {{258 0 0 0-7983 {}}} CYCLES {}}
set a(0-5976) {AREA_SCORE {} NAME COMP_LOOP:tmp:asn(tmp#23.sva#4) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-28 LOC {0 1.0 9 0.094375 9 0.094375 9 0.094375 211 0.06751887499999999} PREDS {} SUCCS {{258 0 0 0-7983 {}}} CYCLES {}}
set a(0-5977) {AREA_SCORE {} NAME COMP_LOOP:tmp:asn(tmp#23.sva#3) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-29 LOC {0 1.0 8 0.094375 8 0.094375 8 0.094375 211 0.06751887499999999} PREDS {} SUCCS {{258 0 0 0-7983 {}}} CYCLES {}}
set a(0-5978) {AREA_SCORE {} NAME COMP_LOOP:tmp:asn(tmp#23.sva#2) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-30 LOC {0 1.0 8 0.094375 8 0.094375 8 0.094375 211 0.06751887499999999} PREDS {} SUCCS {{258 0 0 0-7983 {}}} CYCLES {}}
set a(0-5979) {AREA_SCORE {} NAME COMP_LOOP:tmp:asn(tmp#23.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-31 LOC {0 1.0 8 0.094375 8 0.094375 8 0.094375 211 0.06751887499999999} PREDS {} SUCCS {{258 0 0 0-7983 {}}} CYCLES {}}
set a(0-5980) {AREA_SCORE {} NAME COMP_LOOP:tmp:asn(tmp#23.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-32 LOC {0 1.0 9 0.094375 9 0.094375 9 0.094375 211 0.06751887499999999} PREDS {} SUCCS {{258 0 0 0-7983 {}}} CYCLES {}}
set a(0-5981) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#15.sva#7) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-33 LOC {0 1.0 199 0.094375 199 0.094375 199 0.094375 199 0.80297815} PREDS {} SUCCS {{258 0 0 0-7916 {}}} CYCLES {}}
set a(0-5982) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#15.sva#6) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-34 LOC {0 1.0 199 0.094375 199 0.094375 199 0.094375 199 0.80297815} PREDS {} SUCCS {{258 0 0 0-7916 {}}} CYCLES {}}
set a(0-5983) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#15.sva#5) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-35 LOC {0 1.0 199 0.094375 199 0.094375 199 0.094375 199 0.80297815} PREDS {} SUCCS {{258 0 0 0-7916 {}}} CYCLES {}}
set a(0-5984) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#15.sva#4) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-36 LOC {0 1.0 199 0.094375 199 0.094375 199 0.094375 199 0.80297815} PREDS {} SUCCS {{258 0 0 0-7916 {}}} CYCLES {}}
set a(0-5985) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#15.sva#3) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-37 LOC {0 1.0 199 0.094375 199 0.094375 199 0.094375 199 0.80297815} PREDS {} SUCCS {{258 0 0 0-7916 {}}} CYCLES {}}
set a(0-5986) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#15.sva#2) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-38 LOC {0 1.0 199 0.094375 199 0.094375 199 0.094375 199 0.80297815} PREDS {} SUCCS {{258 0 0 0-7916 {}}} CYCLES {}}
set a(0-5987) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#15.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-39 LOC {0 1.0 199 0.094375 199 0.094375 199 0.094375 199 0.80297815} PREDS {} SUCCS {{258 0 0 0-7916 {}}} CYCLES {}}
set a(0-5988) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#15.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-40 LOC {0 1.0 199 0.094375 199 0.094375 199 0.094375 199 0.80297815} PREDS {} SUCCS {{258 0 0 0-7916 {}}} CYCLES {}}
set a(0-5989) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#14.sva#7) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-41 LOC {0 1.0 198 0.094375 198 0.094375 198 0.094375 199 0.80297815} PREDS {} SUCCS {{258 0 0 0-7852 {}}} CYCLES {}}
set a(0-5990) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#14.sva#6) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-42 LOC {0 1.0 198 0.094375 198 0.094375 198 0.094375 199 0.80297815} PREDS {} SUCCS {{258 0 0 0-7852 {}}} CYCLES {}}
set a(0-5991) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#14.sva#5) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-43 LOC {0 1.0 198 0.094375 198 0.094375 198 0.094375 199 0.80297815} PREDS {} SUCCS {{258 0 0 0-7852 {}}} CYCLES {}}
set a(0-5992) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#14.sva#4) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-44 LOC {0 1.0 198 0.094375 198 0.094375 198 0.094375 199 0.80297815} PREDS {} SUCCS {{258 0 0 0-7852 {}}} CYCLES {}}
set a(0-5993) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#14.sva#3) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-45 LOC {0 1.0 198 0.094375 198 0.094375 198 0.094375 199 0.80297815} PREDS {} SUCCS {{258 0 0 0-7852 {}}} CYCLES {}}
set a(0-5994) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#14.sva#2) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-46 LOC {0 1.0 198 0.094375 198 0.094375 198 0.094375 199 0.80297815} PREDS {} SUCCS {{258 0 0 0-7852 {}}} CYCLES {}}
set a(0-5995) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#14.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-47 LOC {0 1.0 198 0.094375 198 0.094375 198 0.094375 199 0.80297815} PREDS {} SUCCS {{258 0 0 0-7852 {}}} CYCLES {}}
set a(0-5996) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#14.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-48 LOC {0 1.0 198 0.094375 198 0.094375 198 0.094375 199 0.80297815} PREDS {} SUCCS {{258 0 0 0-7852 {}}} CYCLES {}}
set a(0-5997) {AREA_SCORE {} NAME COMP_LOOP:tmp:asn(tmp#22.sva#3) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-49 LOC {0 1.0 7 0.094375 7 0.094375 7 0.094375 184 0.06751887499999999} PREDS {} SUCCS {{258 0 0 0-7731 {}}} CYCLES {}}
set a(0-5998) {AREA_SCORE {} NAME COMP_LOOP:tmp:asn(tmp#22.sva#2) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-50 LOC {0 1.0 8 0.094375 8 0.094375 8 0.094375 184 0.06751887499999999} PREDS {} SUCCS {{258 0 0 0-7731 {}}} CYCLES {}}
set a(0-5999) {AREA_SCORE {} NAME COMP_LOOP:tmp:asn(tmp#22.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-51 LOC {0 1.0 7 0.094375 7 0.094375 7 0.094375 184 0.06751887499999999} PREDS {} SUCCS {{258 0 0 0-7731 {}}} CYCLES {}}
set a(0-6000) {AREA_SCORE {} NAME COMP_LOOP:tmp:asn(tmp#22.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-52 LOC {0 1.0 8 0.094375 8 0.094375 8 0.094375 184 0.06751887499999999} PREDS {} SUCCS {{258 0 0 0-7731 {}}} CYCLES {}}
set a(0-6001) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#13.sva#7) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-53 LOC {0 1.0 171 0.094375 171 0.094375 171 0.094375 172 0.80297815} PREDS {} SUCCS {{258 0 0 0-7696 {}}} CYCLES {}}
set a(0-6002) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#13.sva#6) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-54 LOC {0 1.0 171 0.094375 171 0.094375 171 0.094375 172 0.80297815} PREDS {} SUCCS {{258 0 0 0-7696 {}}} CYCLES {}}
set a(0-6003) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#13.sva#5) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-55 LOC {0 1.0 171 0.094375 171 0.094375 171 0.094375 172 0.80297815} PREDS {} SUCCS {{258 0 0 0-7696 {}}} CYCLES {}}
set a(0-6004) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#13.sva#4) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-56 LOC {0 1.0 171 0.094375 171 0.094375 171 0.094375 172 0.80297815} PREDS {} SUCCS {{258 0 0 0-7696 {}}} CYCLES {}}
set a(0-6005) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#13.sva#3) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-57 LOC {0 1.0 171 0.094375 171 0.094375 171 0.094375 172 0.80297815} PREDS {} SUCCS {{258 0 0 0-7696 {}}} CYCLES {}}
set a(0-6006) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#13.sva#2) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-58 LOC {0 1.0 171 0.094375 171 0.094375 171 0.094375 172 0.80297815} PREDS {} SUCCS {{258 0 0 0-7696 {}}} CYCLES {}}
set a(0-6007) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#13.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-59 LOC {0 1.0 171 0.094375 171 0.094375 171 0.094375 172 0.80297815} PREDS {} SUCCS {{258 0 0 0-7696 {}}} CYCLES {}}
set a(0-6008) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#13.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-60 LOC {0 1.0 171 0.094375 171 0.094375 171 0.094375 172 0.80297815} PREDS {} SUCCS {{258 0 0 0-7696 {}}} CYCLES {}}
set a(0-6009) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#12.sva#7) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-61 LOC {0 1.0 170 0.094375 170 0.094375 170 0.094375 172 0.80297815} PREDS {} SUCCS {{258 0 0 0-7632 {}}} CYCLES {}}
set a(0-6010) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#12.sva#6) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-62 LOC {0 1.0 170 0.094375 170 0.094375 170 0.094375 172 0.80297815} PREDS {} SUCCS {{258 0 0 0-7632 {}}} CYCLES {}}
set a(0-6011) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#12.sva#5) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-63 LOC {0 1.0 170 0.094375 170 0.094375 170 0.094375 172 0.80297815} PREDS {} SUCCS {{258 0 0 0-7632 {}}} CYCLES {}}
set a(0-6012) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#12.sva#4) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-64 LOC {0 1.0 170 0.094375 170 0.094375 170 0.094375 172 0.80297815} PREDS {} SUCCS {{258 0 0 0-7632 {}}} CYCLES {}}
set a(0-6013) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#12.sva#3) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-65 LOC {0 1.0 170 0.094375 170 0.094375 170 0.094375 172 0.80297815} PREDS {} SUCCS {{258 0 0 0-7632 {}}} CYCLES {}}
set a(0-6014) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#12.sva#2) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-66 LOC {0 1.0 170 0.094375 170 0.094375 170 0.094375 172 0.80297815} PREDS {} SUCCS {{258 0 0 0-7632 {}}} CYCLES {}}
set a(0-6015) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#12.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-67 LOC {0 1.0 170 0.094375 170 0.094375 170 0.094375 172 0.80297815} PREDS {} SUCCS {{258 0 0 0-7632 {}}} CYCLES {}}
set a(0-6016) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#12.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-68 LOC {0 1.0 170 0.094375 170 0.094375 170 0.094375 172 0.80297815} PREDS {} SUCCS {{258 0 0 0-7632 {}}} CYCLES {}}
set a(0-6017) {AREA_SCORE {} NAME COMP_LOOP:tmp:asn(tmp#21.sva#7) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-69 LOC {0 1.0 6 0.094375 6 0.094375 6 0.094375 157 0.06751887499999999} PREDS {} SUCCS {{258 0 0 0-7502 {}}} CYCLES {}}
set a(0-6018) {AREA_SCORE {} NAME COMP_LOOP:tmp:asn(tmp#21.sva#6) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-70 LOC {0 1.0 6 0.094375 6 0.094375 6 0.094375 157 0.06751887499999999} PREDS {} SUCCS {{258 0 0 0-7502 {}}} CYCLES {}}
set a(0-6019) {AREA_SCORE {} NAME COMP_LOOP:tmp:asn(tmp#21.sva#5) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-71 LOC {0 1.0 6 0.094375 6 0.094375 6 0.094375 157 0.06751887499999999} PREDS {} SUCCS {{258 0 0 0-7502 {}}} CYCLES {}}
set a(0-6020) {AREA_SCORE {} NAME COMP_LOOP:tmp:asn(tmp#21.sva#4) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-72 LOC {0 1.0 7 0.094375 7 0.094375 7 0.094375 157 0.06751887499999999} PREDS {} SUCCS {{258 0 0 0-7502 {}}} CYCLES {}}
set a(0-6021) {AREA_SCORE {} NAME COMP_LOOP:tmp:asn(tmp#21.sva#3) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-73 LOC {0 1.0 6 0.094375 6 0.094375 6 0.094375 157 0.06751887499999999} PREDS {} SUCCS {{258 0 0 0-7502 {}}} CYCLES {}}
set a(0-6022) {AREA_SCORE {} NAME COMP_LOOP:tmp:asn(tmp#21.sva#2) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-74 LOC {0 1.0 6 0.094375 6 0.094375 6 0.094375 157 0.06751887499999999} PREDS {} SUCCS {{258 0 0 0-7502 {}}} CYCLES {}}
set a(0-6023) {AREA_SCORE {} NAME COMP_LOOP:tmp:asn(tmp#21.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-75 LOC {0 1.0 6 0.094375 6 0.094375 6 0.094375 157 0.06751887499999999} PREDS {} SUCCS {{258 0 0 0-7502 {}}} CYCLES {}}
set a(0-6024) {AREA_SCORE {} NAME COMP_LOOP:tmp:asn(tmp#21.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-76 LOC {0 1.0 7 0.094375 7 0.094375 7 0.094375 157 0.06751887499999999} PREDS {} SUCCS {{258 0 0 0-7502 {}}} CYCLES {}}
set a(0-6025) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#11.sva#7) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-77 LOC {0 1.0 143 0.094375 143 0.094375 143 0.094375 145 0.80297815} PREDS {} SUCCS {{258 0 0 0-7435 {}}} CYCLES {}}
set a(0-6026) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#11.sva#6) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-78 LOC {0 1.0 143 0.094375 143 0.094375 143 0.094375 145 0.80297815} PREDS {} SUCCS {{258 0 0 0-7435 {}}} CYCLES {}}
set a(0-6027) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#11.sva#5) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-79 LOC {0 1.0 143 0.094375 143 0.094375 143 0.094375 145 0.80297815} PREDS {} SUCCS {{258 0 0 0-7435 {}}} CYCLES {}}
set a(0-6028) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#11.sva#4) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-80 LOC {0 1.0 143 0.094375 143 0.094375 143 0.094375 145 0.80297815} PREDS {} SUCCS {{258 0 0 0-7435 {}}} CYCLES {}}
set a(0-6029) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#11.sva#3) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-81 LOC {0 1.0 143 0.094375 143 0.094375 143 0.094375 145 0.80297815} PREDS {} SUCCS {{258 0 0 0-7435 {}}} CYCLES {}}
set a(0-6030) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#11.sva#2) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-82 LOC {0 1.0 143 0.094375 143 0.094375 143 0.094375 145 0.80297815} PREDS {} SUCCS {{258 0 0 0-7435 {}}} CYCLES {}}
set a(0-6031) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#11.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-83 LOC {0 1.0 143 0.094375 143 0.094375 143 0.094375 145 0.80297815} PREDS {} SUCCS {{258 0 0 0-7435 {}}} CYCLES {}}
set a(0-6032) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#11.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-84 LOC {0 1.0 143 0.094375 143 0.094375 143 0.094375 145 0.80297815} PREDS {} SUCCS {{258 0 0 0-7435 {}}} CYCLES {}}
set a(0-6033) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#10.sva#7) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-85 LOC {0 1.0 142 0.094375 142 0.094375 142 0.094375 145 0.80297815} PREDS {} SUCCS {{258 0 0 0-7371 {}}} CYCLES {}}
set a(0-6034) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#10.sva#6) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-86 LOC {0 1.0 142 0.094375 142 0.094375 142 0.094375 145 0.80297815} PREDS {} SUCCS {{258 0 0 0-7371 {}}} CYCLES {}}
set a(0-6035) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#10.sva#5) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-87 LOC {0 1.0 142 0.094375 142 0.094375 142 0.094375 145 0.80297815} PREDS {} SUCCS {{258 0 0 0-7371 {}}} CYCLES {}}
set a(0-6036) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#10.sva#4) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-88 LOC {0 1.0 142 0.094375 142 0.094375 142 0.094375 145 0.80297815} PREDS {} SUCCS {{258 0 0 0-7371 {}}} CYCLES {}}
set a(0-6037) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#10.sva#3) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-89 LOC {0 1.0 142 0.094375 142 0.094375 142 0.094375 145 0.80297815} PREDS {} SUCCS {{258 0 0 0-7371 {}}} CYCLES {}}
set a(0-6038) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#10.sva#2) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-90 LOC {0 1.0 142 0.094375 142 0.094375 142 0.094375 145 0.80297815} PREDS {} SUCCS {{258 0 0 0-7371 {}}} CYCLES {}}
set a(0-6039) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#10.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-91 LOC {0 1.0 142 0.094375 142 0.094375 142 0.094375 145 0.80297815} PREDS {} SUCCS {{258 0 0 0-7371 {}}} CYCLES {}}
set a(0-6040) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#10.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-92 LOC {0 1.0 142 0.094375 142 0.094375 142 0.094375 145 0.80297815} PREDS {} SUCCS {{258 0 0 0-7371 {}}} CYCLES {}}
set a(0-6041) {AREA_SCORE {} NAME COMP_LOOP:tmp:asn(tmp#20.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-93 LOC {0 1.0 6 0.094375 6 0.094375 6 0.094375 130 0.08314387499999999} PREDS {} SUCCS {{258 0 0 0-7249 {}}} CYCLES {}}
set a(0-6042) {AREA_SCORE {} NAME COMP_LOOP:tmp:asn(tmp#20.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-94 LOC {0 1.0 6 0.094375 6 0.094375 6 0.094375 130 0.08314387499999999} PREDS {} SUCCS {{258 0 0 0-7249 {}}} CYCLES {}}
set a(0-6043) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#9.sva#7) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-95 LOC {0 1.0 115 0.094375 115 0.094375 115 0.094375 118 0.80297815} PREDS {} SUCCS {{258 0 0 0-7230 {}}} CYCLES {}}
set a(0-6044) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#9.sva#6) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-96 LOC {0 1.0 115 0.094375 115 0.094375 115 0.094375 118 0.80297815} PREDS {} SUCCS {{258 0 0 0-7230 {}}} CYCLES {}}
set a(0-6045) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#9.sva#5) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-97 LOC {0 1.0 115 0.094375 115 0.094375 115 0.094375 118 0.80297815} PREDS {} SUCCS {{258 0 0 0-7230 {}}} CYCLES {}}
set a(0-6046) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#9.sva#4) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-98 LOC {0 1.0 115 0.094375 115 0.094375 115 0.094375 118 0.80297815} PREDS {} SUCCS {{258 0 0 0-7230 {}}} CYCLES {}}
set a(0-6047) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#9.sva#3) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-99 LOC {0 1.0 115 0.094375 115 0.094375 115 0.094375 118 0.80297815} PREDS {} SUCCS {{258 0 0 0-7230 {}}} CYCLES {}}
set a(0-6048) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#9.sva#2) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-100 LOC {0 1.0 115 0.094375 115 0.094375 115 0.094375 118 0.80297815} PREDS {} SUCCS {{258 0 0 0-7230 {}}} CYCLES {}}
set a(0-6049) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#9.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-101 LOC {0 1.0 115 0.094375 115 0.094375 115 0.094375 118 0.80297815} PREDS {} SUCCS {{258 0 0 0-7230 {}}} CYCLES {}}
set a(0-6050) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#9.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-102 LOC {0 1.0 115 0.094375 115 0.094375 115 0.094375 118 0.80297815} PREDS {} SUCCS {{258 0 0 0-7230 {}}} CYCLES {}}
set a(0-6051) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#8.sva#7) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-103 LOC {0 1.0 114 0.094375 114 0.094375 114 0.094375 118 0.80297815} PREDS {} SUCCS {{258 0 0 0-7166 {}}} CYCLES {}}
set a(0-6052) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#8.sva#6) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-104 LOC {0 1.0 114 0.094375 114 0.094375 114 0.094375 118 0.80297815} PREDS {} SUCCS {{258 0 0 0-7166 {}}} CYCLES {}}
set a(0-6053) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#8.sva#5) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-105 LOC {0 1.0 114 0.094375 114 0.094375 114 0.094375 118 0.80297815} PREDS {} SUCCS {{258 0 0 0-7166 {}}} CYCLES {}}
set a(0-6054) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#8.sva#4) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-106 LOC {0 1.0 114 0.094375 114 0.094375 114 0.094375 118 0.80297815} PREDS {} SUCCS {{258 0 0 0-7166 {}}} CYCLES {}}
set a(0-6055) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#8.sva#3) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-107 LOC {0 1.0 114 0.094375 114 0.094375 114 0.094375 118 0.80297815} PREDS {} SUCCS {{258 0 0 0-7166 {}}} CYCLES {}}
set a(0-6056) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#8.sva#2) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-108 LOC {0 1.0 114 0.094375 114 0.094375 114 0.094375 118 0.80297815} PREDS {} SUCCS {{258 0 0 0-7166 {}}} CYCLES {}}
set a(0-6057) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#8.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-109 LOC {0 1.0 114 0.094375 114 0.094375 114 0.094375 118 0.80297815} PREDS {} SUCCS {{258 0 0 0-7166 {}}} CYCLES {}}
set a(0-6058) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#8.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-110 LOC {0 1.0 114 0.094375 114 0.094375 114 0.094375 118 0.80297815} PREDS {} SUCCS {{258 0 0 0-7166 {}}} CYCLES {}}
set a(0-6059) {AREA_SCORE {} NAME COMP_LOOP:tmp:asn(tmp#19.sva#7) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-111 LOC {0 1.0 5 0.094375 5 0.094375 5 0.094375 103 0.06751887499999999} PREDS {} SUCCS {{258 0 0 0-7028 {}}} CYCLES {}}
set a(0-6060) {AREA_SCORE {} NAME COMP_LOOP:tmp:asn(tmp#19.sva#6) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-112 LOC {0 1.0 5 0.094375 5 0.094375 5 0.094375 103 0.06751887499999999} PREDS {} SUCCS {{258 0 0 0-7028 {}}} CYCLES {}}
set a(0-6061) {AREA_SCORE {} NAME COMP_LOOP:tmp:asn(tmp#19.sva#5) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-113 LOC {0 1.0 5 0.094375 5 0.094375 5 0.094375 103 0.06751887499999999} PREDS {} SUCCS {{258 0 0 0-7028 {}}} CYCLES {}}
set a(0-6062) {AREA_SCORE {} NAME COMP_LOOP:tmp:asn(tmp#19.sva#4) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-114 LOC {0 1.0 5 0.094375 5 0.094375 5 0.094375 103 0.06751887499999999} PREDS {} SUCCS {{258 0 0 0-7028 {}}} CYCLES {}}
set a(0-6063) {AREA_SCORE {} NAME COMP_LOOP:tmp:asn(tmp#19.sva#3) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-115 LOC {0 1.0 5 0.094375 5 0.094375 5 0.094375 103 0.06751887499999999} PREDS {} SUCCS {{258 0 0 0-7028 {}}} CYCLES {}}
set a(0-6064) {AREA_SCORE {} NAME COMP_LOOP:tmp:asn(tmp#19.sva#2) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-116 LOC {0 1.0 5 0.094375 5 0.094375 5 0.094375 103 0.06751887499999999} PREDS {} SUCCS {{258 0 0 0-7028 {}}} CYCLES {}}
set a(0-6065) {AREA_SCORE {} NAME COMP_LOOP:tmp:asn(tmp#19.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-117 LOC {0 1.0 5 0.094375 5 0.094375 5 0.094375 103 0.06751887499999999} PREDS {} SUCCS {{258 0 0 0-7028 {}}} CYCLES {}}
set a(0-6066) {AREA_SCORE {} NAME COMP_LOOP:tmp:asn(tmp#19.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-118 LOC {0 1.0 5 0.094375 5 0.094375 5 0.094375 103 0.06751887499999999} PREDS {} SUCCS {{258 0 0 0-7028 {}}} CYCLES {}}
set a(0-6067) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#7.sva#7) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-119 LOC {0 1.0 87 0.094375 87 0.094375 87 0.094375 91 0.80297815} PREDS {} SUCCS {{258 0 0 0-6961 {}}} CYCLES {}}
set a(0-6068) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#7.sva#6) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-120 LOC {0 1.0 87 0.094375 87 0.094375 87 0.094375 91 0.80297815} PREDS {} SUCCS {{258 0 0 0-6961 {}}} CYCLES {}}
set a(0-6069) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#7.sva#5) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-121 LOC {0 1.0 87 0.094375 87 0.094375 87 0.094375 91 0.80297815} PREDS {} SUCCS {{258 0 0 0-6961 {}}} CYCLES {}}
set a(0-6070) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#7.sva#4) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-122 LOC {0 1.0 87 0.094375 87 0.094375 87 0.094375 91 0.80297815} PREDS {} SUCCS {{258 0 0 0-6961 {}}} CYCLES {}}
set a(0-6071) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#7.sva#3) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-123 LOC {0 1.0 87 0.094375 87 0.094375 87 0.094375 91 0.80297815} PREDS {} SUCCS {{258 0 0 0-6961 {}}} CYCLES {}}
set a(0-6072) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#7.sva#2) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-124 LOC {0 1.0 87 0.094375 87 0.094375 87 0.094375 91 0.80297815} PREDS {} SUCCS {{258 0 0 0-6961 {}}} CYCLES {}}
set a(0-6073) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#7.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-125 LOC {0 1.0 87 0.094375 87 0.094375 87 0.094375 91 0.80297815} PREDS {} SUCCS {{258 0 0 0-6961 {}}} CYCLES {}}
set a(0-6074) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#7.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-126 LOC {0 1.0 87 0.094375 87 0.094375 87 0.094375 91 0.80297815} PREDS {} SUCCS {{258 0 0 0-6961 {}}} CYCLES {}}
set a(0-6075) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#6.sva#7) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-127 LOC {0 1.0 86 0.094375 86 0.094375 86 0.094375 91 0.80297815} PREDS {} SUCCS {{258 0 0 0-6897 {}}} CYCLES {}}
set a(0-6076) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#6.sva#6) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-128 LOC {0 1.0 86 0.094375 86 0.094375 86 0.094375 91 0.80297815} PREDS {} SUCCS {{258 0 0 0-6897 {}}} CYCLES {}}
set a(0-6077) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#6.sva#5) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-129 LOC {0 1.0 86 0.094375 86 0.094375 86 0.094375 91 0.80297815} PREDS {} SUCCS {{258 0 0 0-6897 {}}} CYCLES {}}
set a(0-6078) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#6.sva#4) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-130 LOC {0 1.0 86 0.094375 86 0.094375 86 0.094375 91 0.80297815} PREDS {} SUCCS {{258 0 0 0-6897 {}}} CYCLES {}}
set a(0-6079) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#6.sva#3) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-131 LOC {0 1.0 86 0.094375 86 0.094375 86 0.094375 91 0.80297815} PREDS {} SUCCS {{258 0 0 0-6897 {}}} CYCLES {}}
set a(0-6080) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#6.sva#2) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-132 LOC {0 1.0 86 0.094375 86 0.094375 86 0.094375 91 0.80297815} PREDS {} SUCCS {{258 0 0 0-6897 {}}} CYCLES {}}
set a(0-6081) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#6.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-133 LOC {0 1.0 86 0.094375 86 0.094375 86 0.094375 91 0.80297815} PREDS {} SUCCS {{258 0 0 0-6897 {}}} CYCLES {}}
set a(0-6082) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#6.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-134 LOC {0 1.0 86 0.094375 86 0.094375 86 0.094375 91 0.80297815} PREDS {} SUCCS {{258 0 0 0-6897 {}}} CYCLES {}}
set a(0-6083) {AREA_SCORE {} NAME COMP_LOOP:tmp:asn(tmp#18.sva#3) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-135 LOC {0 1.0 4 0.094375 4 0.094375 4 0.094375 76 0.06751887499999999} PREDS {} SUCCS {{258 0 0 0-6775 {}}} CYCLES {}}
set a(0-6084) {AREA_SCORE {} NAME COMP_LOOP:tmp:asn(tmp#18.sva#2) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-136 LOC {0 1.0 4 0.094375 4 0.094375 4 0.094375 76 0.06751887499999999} PREDS {} SUCCS {{258 0 0 0-6775 {}}} CYCLES {}}
set a(0-6085) {AREA_SCORE {} NAME COMP_LOOP:tmp:asn(tmp#18.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-137 LOC {0 1.0 4 0.094375 4 0.094375 4 0.094375 76 0.06751887499999999} PREDS {} SUCCS {{258 0 0 0-6775 {}}} CYCLES {}}
set a(0-6086) {AREA_SCORE {} NAME COMP_LOOP:tmp:asn(tmp#18.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-138 LOC {0 1.0 4 0.094375 4 0.094375 4 0.094375 76 0.06751887499999999} PREDS {} SUCCS {{258 0 0 0-6775 {}}} CYCLES {}}
set a(0-6087) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#5.sva#7) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-139 LOC {0 1.0 59 0.094375 59 0.094375 59 0.094375 64 0.80297815} PREDS {} SUCCS {{258 0 0 0-6739 {}}} CYCLES {}}
set a(0-6088) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#5.sva#6) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-140 LOC {0 1.0 59 0.094375 59 0.094375 59 0.094375 64 0.80297815} PREDS {} SUCCS {{258 0 0 0-6739 {}}} CYCLES {}}
set a(0-6089) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#5.sva#5) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-141 LOC {0 1.0 59 0.094375 59 0.094375 59 0.094375 64 0.80297815} PREDS {} SUCCS {{258 0 0 0-6739 {}}} CYCLES {}}
set a(0-6090) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#5.sva#4) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-142 LOC {0 1.0 59 0.094375 59 0.094375 59 0.094375 64 0.80297815} PREDS {} SUCCS {{258 0 0 0-6739 {}}} CYCLES {}}
set a(0-6091) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#5.sva#3) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-143 LOC {0 1.0 59 0.094375 59 0.094375 59 0.094375 64 0.80297815} PREDS {} SUCCS {{258 0 0 0-6739 {}}} CYCLES {}}
set a(0-6092) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#5.sva#2) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-144 LOC {0 1.0 59 0.094375 59 0.094375 59 0.094375 64 0.80297815} PREDS {} SUCCS {{258 0 0 0-6739 {}}} CYCLES {}}
set a(0-6093) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#5.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-145 LOC {0 1.0 59 0.094375 59 0.094375 59 0.094375 64 0.80297815} PREDS {} SUCCS {{258 0 0 0-6739 {}}} CYCLES {}}
set a(0-6094) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#5.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-146 LOC {0 1.0 59 0.094375 59 0.094375 59 0.094375 64 0.80297815} PREDS {} SUCCS {{258 0 0 0-6739 {}}} CYCLES {}}
set a(0-6095) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#4.sva#7) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-147 LOC {0 1.0 58 0.094375 58 0.094375 58 0.094375 64 0.80297815} PREDS {} SUCCS {{258 0 0 0-6675 {}}} CYCLES {}}
set a(0-6096) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#4.sva#6) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-148 LOC {0 1.0 58 0.094375 58 0.094375 58 0.094375 64 0.80297815} PREDS {} SUCCS {{258 0 0 0-6675 {}}} CYCLES {}}
set a(0-6097) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#4.sva#5) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-149 LOC {0 1.0 58 0.094375 58 0.094375 58 0.094375 64 0.80297815} PREDS {} SUCCS {{258 0 0 0-6675 {}}} CYCLES {}}
set a(0-6098) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#4.sva#4) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-150 LOC {0 1.0 58 0.094375 58 0.094375 58 0.094375 64 0.80297815} PREDS {} SUCCS {{258 0 0 0-6675 {}}} CYCLES {}}
set a(0-6099) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#4.sva#3) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-151 LOC {0 1.0 58 0.094375 58 0.094375 58 0.094375 64 0.80297815} PREDS {} SUCCS {{258 0 0 0-6675 {}}} CYCLES {}}
set a(0-6100) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#4.sva#2) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-152 LOC {0 1.0 58 0.094375 58 0.094375 58 0.094375 64 0.80297815} PREDS {} SUCCS {{258 0 0 0-6675 {}}} CYCLES {}}
set a(0-6101) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#4.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-153 LOC {0 1.0 58 0.094375 58 0.094375 58 0.094375 64 0.80297815} PREDS {} SUCCS {{258 0 0 0-6675 {}}} CYCLES {}}
set a(0-6102) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#4.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-154 LOC {0 1.0 58 0.094375 58 0.094375 58 0.094375 64 0.80297815} PREDS {} SUCCS {{258 0 0 0-6675 {}}} CYCLES {}}
set a(0-6103) {AREA_SCORE {} NAME COMP_LOOP:tmp:asn(tmp#17.sva#7) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-155 LOC {0 1.0 3 0.094375 3 0.094375 3 0.094375 49 0.06751887499999999} PREDS {} SUCCS {{258 0 0 0-6545 {}}} CYCLES {}}
set a(0-6104) {AREA_SCORE {} NAME COMP_LOOP:tmp:asn(tmp#17.sva#6) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-156 LOC {0 1.0 3 0.094375 3 0.094375 3 0.094375 49 0.06751887499999999} PREDS {} SUCCS {{258 0 0 0-6545 {}}} CYCLES {}}
set a(0-6105) {AREA_SCORE {} NAME COMP_LOOP:tmp:asn(tmp#17.sva#5) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-157 LOC {0 1.0 3 0.094375 3 0.094375 3 0.094375 49 0.06751887499999999} PREDS {} SUCCS {{258 0 0 0-6545 {}}} CYCLES {}}
set a(0-6106) {AREA_SCORE {} NAME COMP_LOOP:tmp:asn(tmp#17.sva#4) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-158 LOC {0 1.0 3 0.094375 3 0.094375 3 0.094375 49 0.06751887499999999} PREDS {} SUCCS {{258 0 0 0-6545 {}}} CYCLES {}}
set a(0-6107) {AREA_SCORE {} NAME COMP_LOOP:tmp:asn(tmp#17.sva#3) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-159 LOC {0 1.0 3 0.094375 3 0.094375 3 0.094375 49 0.06751887499999999} PREDS {} SUCCS {{258 0 0 0-6545 {}}} CYCLES {}}
set a(0-6108) {AREA_SCORE {} NAME COMP_LOOP:tmp:asn(tmp#17.sva#2) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-160 LOC {0 1.0 3 0.094375 3 0.094375 3 0.094375 49 0.06751887499999999} PREDS {} SUCCS {{258 0 0 0-6545 {}}} CYCLES {}}
set a(0-6109) {AREA_SCORE {} NAME COMP_LOOP:tmp:asn(tmp#17.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-161 LOC {0 1.0 3 0.094375 3 0.094375 3 0.094375 49 0.06751887499999999} PREDS {} SUCCS {{258 0 0 0-6545 {}}} CYCLES {}}
set a(0-6110) {AREA_SCORE {} NAME COMP_LOOP:tmp:asn(tmp#17.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-162 LOC {0 1.0 3 0.094375 3 0.094375 3 0.094375 49 0.06751887499999999} PREDS {} SUCCS {{258 0 0 0-6545 {}}} CYCLES {}}
set a(0-6111) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#3.sva#7) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-163 LOC {0 1.0 31 0.094375 31 0.094375 31 0.094375 37 0.80297815} PREDS {} SUCCS {{258 0 0 0-6477 {}}} CYCLES {}}
set a(0-6112) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#3.sva#6) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-164 LOC {0 1.0 31 0.094375 31 0.094375 31 0.094375 37 0.80297815} PREDS {} SUCCS {{258 0 0 0-6477 {}}} CYCLES {}}
set a(0-6113) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#3.sva#5) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-165 LOC {0 1.0 31 0.094375 31 0.094375 31 0.094375 37 0.80297815} PREDS {} SUCCS {{258 0 0 0-6477 {}}} CYCLES {}}
set a(0-6114) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#3.sva#4) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-166 LOC {0 1.0 31 0.094375 31 0.094375 31 0.094375 37 0.80297815} PREDS {} SUCCS {{258 0 0 0-6477 {}}} CYCLES {}}
set a(0-6115) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#3.sva#3) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-167 LOC {0 1.0 31 0.094375 31 0.094375 31 0.094375 37 0.80297815} PREDS {} SUCCS {{258 0 0 0-6477 {}}} CYCLES {}}
set a(0-6116) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#3.sva#2) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-168 LOC {0 1.0 31 0.094375 31 0.094375 31 0.094375 37 0.80297815} PREDS {} SUCCS {{258 0 0 0-6477 {}}} CYCLES {}}
set a(0-6117) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#3.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-169 LOC {0 1.0 31 0.094375 31 0.094375 31 0.094375 37 0.80297815} PREDS {} SUCCS {{258 0 0 0-6477 {}}} CYCLES {}}
set a(0-6118) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#3.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-170 LOC {0 1.0 31 0.094375 31 0.094375 31 0.094375 37 0.80297815} PREDS {} SUCCS {{258 0 0 0-6477 {}}} CYCLES {}}
set a(0-6119) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#2.sva#7) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-171 LOC {0 1.0 30 0.094375 30 0.094375 30 0.094375 37 0.80297815} PREDS {} SUCCS {{258 0 0 0-6413 {}}} CYCLES {}}
set a(0-6120) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#2.sva#6) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-172 LOC {0 1.0 30 0.094375 30 0.094375 30 0.094375 37 0.80297815} PREDS {} SUCCS {{258 0 0 0-6413 {}}} CYCLES {}}
set a(0-6121) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#2.sva#5) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-173 LOC {0 1.0 30 0.094375 30 0.094375 30 0.094375 37 0.80297815} PREDS {} SUCCS {{258 0 0 0-6413 {}}} CYCLES {}}
set a(0-6122) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#2.sva#4) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-174 LOC {0 1.0 30 0.094375 30 0.094375 30 0.094375 37 0.80297815} PREDS {} SUCCS {{258 0 0 0-6413 {}}} CYCLES {}}
set a(0-6123) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#2.sva#3) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-175 LOC {0 1.0 30 0.094375 30 0.094375 30 0.094375 37 0.80297815} PREDS {} SUCCS {{258 0 0 0-6413 {}}} CYCLES {}}
set a(0-6124) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#2.sva#2) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-176 LOC {0 1.0 30 0.094375 30 0.094375 30 0.094375 37 0.80297815} PREDS {} SUCCS {{258 0 0 0-6413 {}}} CYCLES {}}
set a(0-6125) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#2.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-177 LOC {0 1.0 30 0.094375 30 0.094375 30 0.094375 37 0.80297815} PREDS {} SUCCS {{258 0 0 0-6413 {}}} CYCLES {}}
set a(0-6126) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#2.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-178 LOC {0 1.0 30 0.094375 30 0.094375 30 0.094375 37 0.80297815} PREDS {} SUCCS {{258 0 0 0-6413 {}}} CYCLES {}}
set a(0-6127) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#1.sva#7) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-179 LOC {0 1.0 2 0.094375 2 0.094375 2 0.094375 10 0.80297815} PREDS {} SUCCS {{258 0 0 0-6287 {}}} CYCLES {}}
set a(0-6128) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#1.sva#6) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-180 LOC {0 1.0 2 0.094375 2 0.094375 2 0.094375 10 0.80297815} PREDS {} SUCCS {{258 0 0 0-6287 {}}} CYCLES {}}
set a(0-6129) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#1.sva#5) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-181 LOC {0 1.0 2 0.094375 2 0.094375 2 0.094375 10 0.80297815} PREDS {} SUCCS {{258 0 0 0-6287 {}}} CYCLES {}}
set a(0-6130) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#1.sva#4) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-182 LOC {0 1.0 2 0.094375 2 0.094375 2 0.094375 10 0.80297815} PREDS {} SUCCS {{258 0 0 0-6287 {}}} CYCLES {}}
set a(0-6131) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#1.sva#3) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-183 LOC {0 1.0 2 0.094375 2 0.094375 2 0.094375 10 0.80297815} PREDS {} SUCCS {{258 0 0 0-6287 {}}} CYCLES {}}
set a(0-6132) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#1.sva#2) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-184 LOC {0 1.0 2 0.094375 2 0.094375 2 0.094375 10 0.80297815} PREDS {} SUCCS {{258 0 0 0-6287 {}}} CYCLES {}}
set a(0-6133) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#1.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-185 LOC {0 1.0 2 0.094375 2 0.094375 2 0.094375 10 0.80297815} PREDS {} SUCCS {{258 0 0 0-6287 {}}} CYCLES {}}
set a(0-6134) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#1.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-186 LOC {0 1.0 2 0.094375 2 0.094375 2 0.094375 10 0.80297815} PREDS {} SUCCS {{258 0 0 0-6287 {}}} CYCLES {}}
set a(0-6135) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp.sva#7) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-187 LOC {0 1.0 3 0.094375 3 0.094375 3 0.094375 10 0.80297815} PREDS {} SUCCS {{258 0 0 0-6223 {}}} CYCLES {}}
set a(0-6136) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp.sva#6) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-188 LOC {0 1.0 3 0.094375 3 0.094375 3 0.094375 10 0.80297815} PREDS {} SUCCS {{258 0 0 0-6223 {}}} CYCLES {}}
set a(0-6137) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp.sva#5) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-189 LOC {0 1.0 3 0.094375 3 0.094375 3 0.094375 10 0.80297815} PREDS {} SUCCS {{258 0 0 0-6223 {}}} CYCLES {}}
set a(0-6138) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp.sva#4) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-190 LOC {0 1.0 3 0.094375 3 0.094375 3 0.094375 10 0.80297815} PREDS {} SUCCS {{258 0 0 0-6223 {}}} CYCLES {}}
set a(0-6139) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp.sva#3) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-191 LOC {0 1.0 3 0.094375 3 0.094375 3 0.094375 10 0.80297815} PREDS {} SUCCS {{258 0 0 0-6223 {}}} CYCLES {}}
set a(0-6140) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp.sva#2) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-192 LOC {0 1.0 3 0.094375 3 0.094375 3 0.094375 10 0.80297815} PREDS {} SUCCS {{258 0 0 0-6223 {}}} CYCLES {}}
set a(0-6141) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-193 LOC {0 1.0 3 0.094375 3 0.094375 3 0.094375 10 0.80297815} PREDS {} SUCCS {{258 0 0 0-6223 {}}} CYCLES {}}
set a(0-6142) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-194 LOC {0 1.0 3 0.094375 3 0.094375 3 0.094375 10 0.80297815} PREDS {} SUCCS {{258 0 0 0-6223 {}}} CYCLES {}}
set a(0-6143) {AREA_SCORE {} NAME COMP_LOOP:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-195 LOC {0 1.0 0 1.0 0 1.0 0 1.0 34 1.0} PREDS {{774 0 0 0-8041 {}}} SUCCS {{259 0 0 0-6144 {}} {256 0 0 0-8041 {}}} CYCLES {}}
set a(0-6144) {AREA_SCORE {} NAME COMP_LOOP-1:break(COMP_LOOP) TYPE TERMINATE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-196 LOC {0 1.0 0 1.0 0 1.0 34 1.0} PREDS {{259 0 0 0-6143 {}}} SUCCS {{128 0 0 0-6310 {}} {128 0 0 0-6312 {}} {128 0 0 0-6314 {}} {128 0 0 0-6316 {}} {128 0 0 0-6318 {}} {128 0 0 0-6320 {}} {128 0 0 0-6322 {}} {128 0 0 0-6324 {}} {128 0 0 0-6333 {}} {128 0 0 0-6334 {}} {128 0 0 0-6335 {}} {128 0 0 0-6336 {}} {128 0 0 0-6337 {}} {128 0 0 0-6338 {}} {128 0 0 0-6339 {}} {128 0 0 0-6340 {}} {128 0 0 0-6350 {}}} CYCLES {}}
set a(0-6145) {AREA_SCORE {} NAME COMP_LOOP:asn#32 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-197 LOC {0 1.0 1 0.0 1 0.0 1 0.0 9 0.795004025} PREDS {} SUCCS {{259 0 0 0-6146 {}} {130 0 0 0-6350 {}}} CYCLES {}}
set a(0-6146) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j(10:0))(9-3) TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-198 LOC {0 1.0 1 0.0 1 0.0 9 0.795004025} PREDS {{259 0 0 0-6145 {}}} SUCCS {{258 0 0 0-6149 {}} {130 0 0 0-6350 {}}} CYCLES {}}
set a(0-6147) {AREA_SCORE {} NAME COMP_LOOP:k:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-199 LOC {0 1.0 1 0.0 1 0.0 1 0.0 9 0.795004025} PREDS {{774 0 0 0-8033 {}}} SUCCS {{259 0 0 0-6148 {}} {130 0 0 0-6350 {}} {256 0 0 0-8033 {}}} CYCLES {}}
set a(0-6148) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:3))(6-0) TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-200 LOC {0 1.0 1 0.0 1 0.0 9 0.795004025} PREDS {{259 0 0 0-6147 {}}} SUCCS {{259 0 0 0-6149 {}} {130 0 0 0-6350 {}}} CYCLES {}}
set a(0-6149) {AREA_SCORE 7.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(7,0,7,0,7) QUANTITY 1 NAME COMP_LOOP:acc TYPE ACCU DELAY {0.55 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-201 LOC {1 0.0 1 0.965885425 1 0.965885425 1 0.9999999458333333 9 0.8291185458333333} PREDS {{259 0 0 0-6148 {}} {258 0 0 0-6146 {}}} SUCCS {{258 0 1.564 0-6153 {}} {258 0 1.564 0-6154 {}} {258 0 1.564 0-6155 {}} {258 0 1.564 0-6156 {}} {258 0 1.564 0-6157 {}} {258 0 1.564 0-6158 {}} {258 0 1.564 0-6159 {}} {258 0 1.564 0-6160 {}} {258 0 1.564 0-6333 {}} {258 0 1.564 0-6334 {}} {258 0 1.564 0-6335 {}} {258 0 1.564 0-6336 {}} {258 0 1.564 0-6337 {}} {258 0 1.564 0-6338 {}} {258 0 1.564 0-6339 {}} {258 0 1.564 0-6340 {}} {130 0 0 0-6350 {}}} CYCLES {}}
set a(0-6150) {AREA_SCORE {} NAME COMP_LOOP:asn#33 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-202 LOC {0 1.0 0 1.0 0 1.0 0 1.0 9 0.926875} PREDS {} SUCCS {{259 0 0 0-6151 {}} {130 0 0 0-6350 {}}} CYCLES {}}
set a(0-6151) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j(10:0))(2-0)#6 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-203 LOC {0 1.0 0 1.0 0 1.0 9 0.926875} PREDS {{259 0 0 0-6150 {}}} SUCCS {{259 0 0 0-6152 {}} {130 0 0 0-6350 {}}} CYCLES {}}
set a(0-6152) {AREA_SCORE {} NAME COMP_LOOP:switch TYPE SELECT PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-204 LOC {0 1.0 0 1.0 0 1.0 9 0.926875} PREDS {{259 0 0 0-6151 {}}} SUCCS {{146 0 0 0-6153 {}} {146 0 0 0-6154 {}} {146 0 0 0-6155 {}} {146 0 0 0-6156 {}} {146 0 0 0-6157 {}} {146 0 0 0-6158 {}} {146 0 0 0-6159 {}} {146 0 0 0-6160 {}}} CYCLES {}}
set a(0-6153) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(9,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(0).@) TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-205 LOC {1 1.0 2 0.9415 2 1.0 3 0.09437493750000003 10 0.09437493750000003} PREDS {{146 0 0 0-6152 {}} {258 0 1.564 0-6149 {}} {774 0 1.564 0-8015 {}} {774 0 1.564 0-7992 {}} {774 0 1.564 0-7766 {}} {774 0 1.564 0-7740 {}} {774 0 1.564 0-7534 {}} {774 0 1.564 0-7511 {}} {774 0 1.564 0-7284 {}} {774 0 1.564 0-7258 {}} {774 0 1.564 0-7060 {}} {774 0 1.564 0-7037 {}} {774 0 1.564 0-6810 {}} {774 0 1.564 0-6784 {}} {774 0 1.564 0-6577 {}} {774 0 1.564 0-6554 {}} {774 0 1.564 0-6333 {}} {774 0 1.564 0-6310 {}}} SUCCS {{258 0 0 0-6223 {}} {256 0 0 0-6310 {}} {256 0 0 0-6333 {}} {130 0 0 0-6350 {}} {256 0 0 0-6554 {}} {256 0 0 0-6577 {}} {256 0 0 0-6784 {}} {256 0 0 0-6810 {}} {256 0 0 0-7037 {}} {256 0 0 0-7060 {}} {256 0 0 0-7258 {}} {256 0 0 0-7284 {}} {256 0 0 0-7511 {}} {256 0 0 0-7534 {}} {256 0 0 0-7740 {}} {256 0 0 0-7766 {}} {256 0 0 0-7992 {}} {256 0 0 0-8015 {}}} CYCLES {}}
set a(0-6154) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(10,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(1).@) TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-206 LOC {1 1.0 2 0.9415 2 1.0 3 0.09437493750000003 10 0.09437493750000003} PREDS {{146 0 0 0-6152 {}} {258 0 1.564 0-6149 {}} {774 0 1.564 0-8017 {}} {774 0 1.564 0-7994 {}} {774 0 1.564 0-7768 {}} {774 0 1.564 0-7742 {}} {774 0 1.564 0-7536 {}} {774 0 1.564 0-7513 {}} {774 0 1.564 0-7286 {}} {774 0 1.564 0-7260 {}} {774 0 1.564 0-7062 {}} {774 0 1.564 0-7039 {}} {774 0 1.564 0-6812 {}} {774 0 1.564 0-6786 {}} {774 0 1.564 0-6579 {}} {774 0 1.564 0-6556 {}} {774 0 1.564 0-6334 {}} {774 0 1.564 0-6312 {}}} SUCCS {{258 0 0 0-6223 {}} {256 0 0 0-6312 {}} {256 0 0 0-6334 {}} {130 0 0 0-6350 {}} {256 0 0 0-6556 {}} {256 0 0 0-6579 {}} {256 0 0 0-6786 {}} {256 0 0 0-6812 {}} {256 0 0 0-7039 {}} {256 0 0 0-7062 {}} {256 0 0 0-7260 {}} {256 0 0 0-7286 {}} {256 0 0 0-7513 {}} {256 0 0 0-7536 {}} {256 0 0 0-7742 {}} {256 0 0 0-7768 {}} {256 0 0 0-7994 {}} {256 0 0 0-8017 {}}} CYCLES {}}
set a(0-6155) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(11,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(2).@) TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-207 LOC {1 1.0 2 0.9415 2 1.0 3 0.09437493750000003 10 0.09437493750000003} PREDS {{146 0 0 0-6152 {}} {258 0 1.564 0-6149 {}} {774 0 1.564 0-8019 {}} {774 0 1.564 0-7996 {}} {774 0 1.564 0-7770 {}} {774 0 1.564 0-7744 {}} {774 0 1.564 0-7538 {}} {774 0 1.564 0-7515 {}} {774 0 1.564 0-7288 {}} {774 0 1.564 0-7262 {}} {774 0 1.564 0-7064 {}} {774 0 1.564 0-7041 {}} {774 0 1.564 0-6814 {}} {774 0 1.564 0-6788 {}} {774 0 1.564 0-6581 {}} {774 0 1.564 0-6558 {}} {774 0 1.564 0-6335 {}} {774 0 1.564 0-6314 {}}} SUCCS {{258 0 0 0-6223 {}} {256 0 0 0-6314 {}} {256 0 0 0-6335 {}} {130 0 0 0-6350 {}} {256 0 0 0-6558 {}} {256 0 0 0-6581 {}} {256 0 0 0-6788 {}} {256 0 0 0-6814 {}} {256 0 0 0-7041 {}} {256 0 0 0-7064 {}} {256 0 0 0-7262 {}} {256 0 0 0-7288 {}} {256 0 0 0-7515 {}} {256 0 0 0-7538 {}} {256 0 0 0-7744 {}} {256 0 0 0-7770 {}} {256 0 0 0-7996 {}} {256 0 0 0-8019 {}}} CYCLES {}}
set a(0-6156) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(12,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(3).@) TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-208 LOC {1 1.0 2 0.9415 2 1.0 3 0.09437493750000003 10 0.09437493750000003} PREDS {{146 0 0 0-6152 {}} {258 0 1.564 0-6149 {}} {774 0 1.564 0-8021 {}} {774 0 1.564 0-7998 {}} {774 0 1.564 0-7772 {}} {774 0 1.564 0-7746 {}} {774 0 1.564 0-7540 {}} {774 0 1.564 0-7517 {}} {774 0 1.564 0-7290 {}} {774 0 1.564 0-7264 {}} {774 0 1.564 0-7066 {}} {774 0 1.564 0-7043 {}} {774 0 1.564 0-6816 {}} {774 0 1.564 0-6790 {}} {774 0 1.564 0-6583 {}} {774 0 1.564 0-6560 {}} {774 0 1.564 0-6336 {}} {774 0 1.564 0-6316 {}}} SUCCS {{258 0 0 0-6223 {}} {256 0 0 0-6316 {}} {256 0 0 0-6336 {}} {130 0 0 0-6350 {}} {256 0 0 0-6560 {}} {256 0 0 0-6583 {}} {256 0 0 0-6790 {}} {256 0 0 0-6816 {}} {256 0 0 0-7043 {}} {256 0 0 0-7066 {}} {256 0 0 0-7264 {}} {256 0 0 0-7290 {}} {256 0 0 0-7517 {}} {256 0 0 0-7540 {}} {256 0 0 0-7746 {}} {256 0 0 0-7772 {}} {256 0 0 0-7998 {}} {256 0 0 0-8021 {}}} CYCLES {}}
set a(0-6157) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(4).@) TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-209 LOC {1 1.0 2 0.9415 2 1.0 3 0.09437493750000003 10 0.09437493750000003} PREDS {{146 0 0 0-6152 {}} {258 0 1.564 0-6149 {}} {774 0 1.564 0-8023 {}} {774 0 1.564 0-8000 {}} {774 0 1.564 0-7774 {}} {774 0 1.564 0-7748 {}} {774 0 1.564 0-7542 {}} {774 0 1.564 0-7519 {}} {774 0 1.564 0-7292 {}} {774 0 1.564 0-7266 {}} {774 0 1.564 0-7068 {}} {774 0 1.564 0-7045 {}} {774 0 1.564 0-6818 {}} {774 0 1.564 0-6792 {}} {774 0 1.564 0-6585 {}} {774 0 1.564 0-6562 {}} {774 0 1.564 0-6337 {}} {774 0 1.564 0-6318 {}}} SUCCS {{258 0 0 0-6223 {}} {256 0 0 0-6318 {}} {256 0 0 0-6337 {}} {130 0 0 0-6350 {}} {256 0 0 0-6562 {}} {256 0 0 0-6585 {}} {256 0 0 0-6792 {}} {256 0 0 0-6818 {}} {256 0 0 0-7045 {}} {256 0 0 0-7068 {}} {256 0 0 0-7266 {}} {256 0 0 0-7292 {}} {256 0 0 0-7519 {}} {256 0 0 0-7542 {}} {256 0 0 0-7748 {}} {256 0 0 0-7774 {}} {256 0 0 0-8000 {}} {256 0 0 0-8023 {}}} CYCLES {}}
set a(0-6158) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(14,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(5).@) TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-210 LOC {1 1.0 2 0.9415 2 1.0 3 0.09437493750000003 10 0.09437493750000003} PREDS {{146 0 0 0-6152 {}} {258 0 1.564 0-6149 {}} {774 0 1.564 0-8025 {}} {774 0 1.564 0-8002 {}} {774 0 1.564 0-7776 {}} {774 0 1.564 0-7750 {}} {774 0 1.564 0-7544 {}} {774 0 1.564 0-7521 {}} {774 0 1.564 0-7294 {}} {774 0 1.564 0-7268 {}} {774 0 1.564 0-7070 {}} {774 0 1.564 0-7047 {}} {774 0 1.564 0-6820 {}} {774 0 1.564 0-6794 {}} {774 0 1.564 0-6587 {}} {774 0 1.564 0-6564 {}} {774 0 1.564 0-6338 {}} {774 0 1.564 0-6320 {}}} SUCCS {{258 0 0 0-6223 {}} {256 0 0 0-6320 {}} {256 0 0 0-6338 {}} {130 0 0 0-6350 {}} {256 0 0 0-6564 {}} {256 0 0 0-6587 {}} {256 0 0 0-6794 {}} {256 0 0 0-6820 {}} {256 0 0 0-7047 {}} {256 0 0 0-7070 {}} {256 0 0 0-7268 {}} {256 0 0 0-7294 {}} {256 0 0 0-7521 {}} {256 0 0 0-7544 {}} {256 0 0 0-7750 {}} {256 0 0 0-7776 {}} {256 0 0 0-8002 {}} {256 0 0 0-8025 {}}} CYCLES {}}
set a(0-6159) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(15,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(6).@) TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-211 LOC {1 1.0 2 0.9415 2 1.0 3 0.09437493750000003 10 0.09437493750000003} PREDS {{146 0 0 0-6152 {}} {258 0 1.564 0-6149 {}} {774 0 1.564 0-8027 {}} {774 0 1.564 0-8004 {}} {774 0 1.564 0-7778 {}} {774 0 1.564 0-7752 {}} {774 0 1.564 0-7546 {}} {774 0 1.564 0-7523 {}} {774 0 1.564 0-7296 {}} {774 0 1.564 0-7270 {}} {774 0 1.564 0-7072 {}} {774 0 1.564 0-7049 {}} {774 0 1.564 0-6822 {}} {774 0 1.564 0-6796 {}} {774 0 1.564 0-6589 {}} {774 0 1.564 0-6566 {}} {774 0 1.564 0-6339 {}} {774 0 1.564 0-6322 {}}} SUCCS {{258 0 0 0-6223 {}} {256 0 0 0-6322 {}} {256 0 0 0-6339 {}} {130 0 0 0-6350 {}} {256 0 0 0-6566 {}} {256 0 0 0-6589 {}} {256 0 0 0-6796 {}} {256 0 0 0-6822 {}} {256 0 0 0-7049 {}} {256 0 0 0-7072 {}} {256 0 0 0-7270 {}} {256 0 0 0-7296 {}} {256 0 0 0-7523 {}} {256 0 0 0-7546 {}} {256 0 0 0-7752 {}} {256 0 0 0-7778 {}} {256 0 0 0-8004 {}} {256 0 0 0-8027 {}}} CYCLES {}}
set a(0-6160) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(16,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(7).@) TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-212 LOC {1 1.0 2 0.9415 2 1.0 3 0.09437493750000003 10 0.09437493750000003} PREDS {{146 0 0 0-6152 {}} {258 0 1.564 0-6149 {}} {774 0 1.564 0-8029 {}} {774 0 1.564 0-8006 {}} {774 0 1.564 0-7780 {}} {774 0 1.564 0-7754 {}} {774 0 1.564 0-7548 {}} {774 0 1.564 0-7525 {}} {774 0 1.564 0-7298 {}} {774 0 1.564 0-7272 {}} {774 0 1.564 0-7074 {}} {774 0 1.564 0-7051 {}} {774 0 1.564 0-6824 {}} {774 0 1.564 0-6798 {}} {774 0 1.564 0-6591 {}} {774 0 1.564 0-6568 {}} {774 0 1.564 0-6340 {}} {774 0 1.564 0-6324 {}}} SUCCS {{258 0 0 0-6223 {}} {256 0 0 0-6324 {}} {256 0 0 0-6340 {}} {130 0 0 0-6350 {}} {256 0 0 0-6568 {}} {256 0 0 0-6591 {}} {256 0 0 0-6798 {}} {256 0 0 0-6824 {}} {256 0 0 0-7051 {}} {256 0 0 0-7074 {}} {256 0 0 0-7272 {}} {256 0 0 0-7298 {}} {256 0 0 0-7525 {}} {256 0 0 0-7548 {}} {256 0 0 0-7754 {}} {256 0 0 0-7780 {}} {256 0 0 0-8006 {}} {256 0 0 0-8029 {}}} CYCLES {}}
set a(0-6161) {AREA_SCORE {} NAME COMP_LOOP:asn#34 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-213 LOC {0 1.0 2 0.0 2 0.0 2 0.0 10 0.80297815} PREDS {} SUCCS {{259 0 0 0-6162 {}} {130 0 0 0-6350 {}}} CYCLES {}}
set a(0-6162) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j(10:0))(2-0)#7 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-214 LOC {0 1.0 2 0.0 2 0.0 10 0.80297815} PREDS {{259 0 0 0-6161 {}}} SUCCS {{258 0 0 0-6167 {}} {130 0 0 0-6350 {}}} CYCLES {}}
set a(0-6163) {AREA_SCORE {} NAME COMP_LOOP:asn#35 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-215 LOC {0 1.0 2 0.0 2 0.0 2 0.0 10 0.80297815} PREDS {} SUCCS {{259 0 0 0-6164 {}} {130 0 0 0-6350 {}}} CYCLES {}}
set a(0-6164) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j(10:0))(2-0)#8 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-216 LOC {0 1.0 2 0.0 2 0.0 10 0.80297815} PREDS {{259 0 0 0-6163 {}}} SUCCS {{258 0 0 0-6167 {}} {130 0 0 0-6350 {}}} CYCLES {}}
set a(0-6165) {AREA_SCORE {} NAME COMP_LOOP:asn#36 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-217 LOC {0 1.0 2 0.0 2 0.0 2 0.0 10 0.80297815} PREDS {} SUCCS {{259 0 0 0-6166 {}} {130 0 0 0-6350 {}}} CYCLES {}}
set a(0-6166) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j(10:0))(2-0)#9 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-218 LOC {0 1.0 2 0.0 2 0.0 10 0.80297815} PREDS {{259 0 0 0-6165 {}}} SUCCS {{259 0 0 0-6167 {}} {130 0 0 0-6350 {}}} CYCLES {}}
set a(0-6167) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:nor TYPE NOR PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-219 LOC {1 0.0 2 0.0 2 0.0 10 0.80297815} PREDS {{259 0 0 0-6166 {}} {258 0 0 0-6164 {}} {258 0 0 0-6162 {}}} SUCCS {{258 0 0 0-6223 {}} {130 0 0 0-6350 {}}} CYCLES {}}
set a(0-6168) {AREA_SCORE {} NAME COMP_LOOP:asn#37 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-220 LOC {0 1.0 3 0.0 3 0.0 3 0.0 10 0.80297815} PREDS {} SUCCS {{259 0 0 0-6169 {}} {130 0 0 0-6350 {}}} CYCLES {}}
set a(0-6169) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j(10:0))(2-0)#10 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-221 LOC {0 1.0 3 0.0 3 0.0 10 0.80297815} PREDS {{259 0 0 0-6168 {}}} SUCCS {{258 0 0 0-6175 {}} {130 0 0 0-6350 {}}} CYCLES {}}
set a(0-6170) {AREA_SCORE {} NAME COMP_LOOP:asn#38 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-222 LOC {0 1.0 3 0.0 3 0.0 3 0.0 10 0.80297815} PREDS {} SUCCS {{259 0 0 0-6171 {}} {130 0 0 0-6350 {}}} CYCLES {}}
set a(0-6171) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j(10:0))(2-0)#11 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-223 LOC {0 1.0 3 0.0 3 0.0 10 0.80297815} PREDS {{259 0 0 0-6170 {}}} SUCCS {{258 0 0 0-6174 {}} {130 0 0 0-6350 {}}} CYCLES {}}
set a(0-6172) {AREA_SCORE {} NAME COMP_LOOP:asn#39 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-224 LOC {0 1.0 3 0.0 3 0.0 3 0.0 10 0.80297815} PREDS {} SUCCS {{259 0 0 0-6173 {}} {130 0 0 0-6350 {}}} CYCLES {}}
set a(0-6173) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j(10:0))(2-0)#12 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-225 LOC {0 1.0 3 0.0 3 0.0 10 0.80297815} PREDS {{259 0 0 0-6172 {}}} SUCCS {{259 0 0 0-6174 {}} {130 0 0 0-6350 {}}} CYCLES {}}
set a(0-6174) {AREA_SCORE {} NAME COMP_LOOP:nor#1 TYPE NOR PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-226 LOC {1 0.0 3 0.0 3 0.0 10 0.80297815} PREDS {{259 0 0 0-6173 {}} {258 0 0 0-6171 {}}} SUCCS {{259 0 0 0-6175 {}} {130 0 0 0-6350 {}}} CYCLES {}}
set a(0-6175) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and TYPE AND PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-227 LOC {1 0.0 3 0.0 3 0.0 10 0.80297815} PREDS {{259 0 0 0-6174 {}} {258 0 0 0-6169 {}}} SUCCS {{258 0 0 0-6223 {}} {130 0 0 0-6350 {}}} CYCLES {}}
set a(0-6176) {AREA_SCORE {} NAME COMP_LOOP:asn#40 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-228 LOC {0 1.0 3 0.0 3 0.0 3 0.0 10 0.80297815} PREDS {} SUCCS {{259 0 0 0-6177 {}} {130 0 0 0-6350 {}}} CYCLES {}}
set a(0-6177) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j(10:0))(2-0)#13 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-229 LOC {0 1.0 3 0.0 3 0.0 10 0.80297815} PREDS {{259 0 0 0-6176 {}}} SUCCS {{258 0 0 0-6183 {}} {130 0 0 0-6350 {}}} CYCLES {}}
set a(0-6178) {AREA_SCORE {} NAME COMP_LOOP:asn#41 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-230 LOC {0 1.0 3 0.0 3 0.0 3 0.0 10 0.80297815} PREDS {} SUCCS {{259 0 0 0-6179 {}} {130 0 0 0-6350 {}}} CYCLES {}}
set a(0-6179) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j(10:0))(2-0)#14 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-231 LOC {0 1.0 3 0.0 3 0.0 10 0.80297815} PREDS {{259 0 0 0-6178 {}}} SUCCS {{258 0 0 0-6182 {}} {130 0 0 0-6350 {}}} CYCLES {}}
set a(0-6180) {AREA_SCORE {} NAME COMP_LOOP:asn#42 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-232 LOC {0 1.0 3 0.0 3 0.0 3 0.0 10 0.80297815} PREDS {} SUCCS {{259 0 0 0-6181 {}} {130 0 0 0-6350 {}}} CYCLES {}}
set a(0-6181) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j(10:0))(2-0)#15 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-233 LOC {0 1.0 3 0.0 3 0.0 10 0.80297815} PREDS {{259 0 0 0-6180 {}}} SUCCS {{259 0 0 0-6182 {}} {130 0 0 0-6350 {}}} CYCLES {}}
set a(0-6182) {AREA_SCORE {} NAME COMP_LOOP:nor#2 TYPE NOR PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-234 LOC {1 0.0 3 0.0 3 0.0 10 0.80297815} PREDS {{259 0 0 0-6181 {}} {258 0 0 0-6179 {}}} SUCCS {{259 0 0 0-6183 {}} {130 0 0 0-6350 {}}} CYCLES {}}
set a(0-6183) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#1 TYPE AND PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-235 LOC {1 0.0 3 0.0 3 0.0 10 0.80297815} PREDS {{259 0 0 0-6182 {}} {258 0 0 0-6177 {}}} SUCCS {{258 0 0 0-6223 {}} {130 0 0 0-6350 {}}} CYCLES {}}
set a(0-6184) {AREA_SCORE {} NAME COMP_LOOP:asn#43 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-236 LOC {0 1.0 2 0.0 2 0.0 2 0.0 10 0.80297815} PREDS {} SUCCS {{259 0 0 0-6185 {}} {130 0 0 0-6350 {}}} CYCLES {}}
set a(0-6185) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j(10:0))(2-0)#16 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-237 LOC {0 1.0 2 0.0 2 0.0 10 0.80297815} PREDS {{259 0 0 0-6184 {}}} SUCCS {{258 0 0 0-6191 {}} {130 0 0 0-6350 {}}} CYCLES {}}
set a(0-6186) {AREA_SCORE {} NAME COMP_LOOP:asn#44 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-238 LOC {0 1.0 2 0.0 2 0.0 2 0.0 10 0.80297815} PREDS {} SUCCS {{259 0 0 0-6187 {}} {130 0 0 0-6350 {}}} CYCLES {}}
set a(0-6187) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j(10:0))(2-0)#17 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-239 LOC {0 1.0 2 0.0 2 0.0 10 0.80297815} PREDS {{259 0 0 0-6186 {}}} SUCCS {{258 0 0 0-6191 {}} {130 0 0 0-6350 {}}} CYCLES {}}
set a(0-6188) {AREA_SCORE {} NAME COMP_LOOP:asn#45 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-240 LOC {0 1.0 2 0.0 2 0.0 2 0.0 10 0.80297815} PREDS {} SUCCS {{259 0 0 0-6189 {}} {130 0 0 0-6350 {}}} CYCLES {}}
set a(0-6189) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j(10:0))(2-0)#18 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-241 LOC {0 1.0 2 0.0 2 0.0 10 0.80297815} PREDS {{259 0 0 0-6188 {}}} SUCCS {{259 0 0 0-6190 {}} {130 0 0 0-6350 {}}} CYCLES {}}
set a(0-6190) {AREA_SCORE {} NAME COMP_LOOP:not TYPE NOT PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-242 LOC {1 0.0 2 0.0 2 0.0 10 0.80297815} PREDS {{259 0 0 0-6189 {}}} SUCCS {{259 0 0 0-6191 {}} {130 0 0 0-6350 {}}} CYCLES {}}
set a(0-6191) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#2 TYPE AND PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-243 LOC {1 0.0 2 0.0 2 0.0 10 0.80297815} PREDS {{259 0 0 0-6190 {}} {258 0 0 0-6187 {}} {258 0 0 0-6185 {}}} SUCCS {{258 0 0 0-6223 {}} {130 0 0 0-6350 {}}} CYCLES {}}
set a(0-6192) {AREA_SCORE {} NAME COMP_LOOP:asn#46 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-244 LOC {0 1.0 3 0.0 3 0.0 3 0.0 10 0.80297815} PREDS {} SUCCS {{259 0 0 0-6193 {}} {130 0 0 0-6350 {}}} CYCLES {}}
set a(0-6193) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j(10:0))(2-0)#19 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-245 LOC {0 1.0 3 0.0 3 0.0 10 0.80297815} PREDS {{259 0 0 0-6192 {}}} SUCCS {{258 0 0 0-6199 {}} {130 0 0 0-6350 {}}} CYCLES {}}
set a(0-6194) {AREA_SCORE {} NAME COMP_LOOP:asn#47 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-246 LOC {0 1.0 3 0.0 3 0.0 3 0.0 10 0.80297815} PREDS {} SUCCS {{259 0 0 0-6195 {}} {130 0 0 0-6350 {}}} CYCLES {}}
set a(0-6195) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j(10:0))(2-0)#20 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-247 LOC {0 1.0 3 0.0 3 0.0 10 0.80297815} PREDS {{259 0 0 0-6194 {}}} SUCCS {{258 0 0 0-6198 {}} {130 0 0 0-6350 {}}} CYCLES {}}
set a(0-6196) {AREA_SCORE {} NAME COMP_LOOP:asn#48 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-248 LOC {0 1.0 3 0.0 3 0.0 3 0.0 10 0.80297815} PREDS {} SUCCS {{259 0 0 0-6197 {}} {130 0 0 0-6350 {}}} CYCLES {}}
set a(0-6197) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j(10:0))(2-0)#21 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-249 LOC {0 1.0 3 0.0 3 0.0 10 0.80297815} PREDS {{259 0 0 0-6196 {}}} SUCCS {{259 0 0 0-6198 {}} {130 0 0 0-6350 {}}} CYCLES {}}
set a(0-6198) {AREA_SCORE {} NAME COMP_LOOP:nor#3 TYPE NOR PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-250 LOC {1 0.0 3 0.0 3 0.0 10 0.80297815} PREDS {{259 0 0 0-6197 {}} {258 0 0 0-6195 {}}} SUCCS {{259 0 0 0-6199 {}} {130 0 0 0-6350 {}}} CYCLES {}}
set a(0-6199) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#3 TYPE AND PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-251 LOC {1 0.0 3 0.0 3 0.0 10 0.80297815} PREDS {{259 0 0 0-6198 {}} {258 0 0 0-6193 {}}} SUCCS {{258 0 0 0-6223 {}} {130 0 0 0-6350 {}}} CYCLES {}}
set a(0-6200) {AREA_SCORE {} NAME COMP_LOOP:asn#49 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-252 LOC {0 1.0 2 0.0 2 0.0 2 0.0 10 0.80297815} PREDS {} SUCCS {{259 0 0 0-6201 {}} {130 0 0 0-6350 {}}} CYCLES {}}
set a(0-6201) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j(10:0))(2-0)#22 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-253 LOC {0 1.0 2 0.0 2 0.0 10 0.80297815} PREDS {{259 0 0 0-6200 {}}} SUCCS {{258 0 0 0-6207 {}} {130 0 0 0-6350 {}}} CYCLES {}}
set a(0-6202) {AREA_SCORE {} NAME COMP_LOOP:asn#50 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-254 LOC {0 1.0 2 0.0 2 0.0 2 0.0 10 0.80297815} PREDS {} SUCCS {{259 0 0 0-6203 {}} {130 0 0 0-6350 {}}} CYCLES {}}
set a(0-6203) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j(10:0))(2-0)#23 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-255 LOC {0 1.0 2 0.0 2 0.0 10 0.80297815} PREDS {{259 0 0 0-6202 {}}} SUCCS {{258 0 0 0-6207 {}} {130 0 0 0-6350 {}}} CYCLES {}}
set a(0-6204) {AREA_SCORE {} NAME COMP_LOOP:asn#51 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-256 LOC {0 1.0 2 0.0 2 0.0 2 0.0 10 0.80297815} PREDS {} SUCCS {{259 0 0 0-6205 {}} {130 0 0 0-6350 {}}} CYCLES {}}
set a(0-6205) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j(10:0))(2-0)#24 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-257 LOC {0 1.0 2 0.0 2 0.0 10 0.80297815} PREDS {{259 0 0 0-6204 {}}} SUCCS {{259 0 0 0-6206 {}} {130 0 0 0-6350 {}}} CYCLES {}}
set a(0-6206) {AREA_SCORE {} NAME COMP_LOOP:not#35 TYPE NOT PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-258 LOC {1 0.0 2 0.0 2 0.0 10 0.80297815} PREDS {{259 0 0 0-6205 {}}} SUCCS {{259 0 0 0-6207 {}} {130 0 0 0-6350 {}}} CYCLES {}}
set a(0-6207) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#4 TYPE AND PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-259 LOC {1 0.0 2 0.0 2 0.0 10 0.80297815} PREDS {{259 0 0 0-6206 {}} {258 0 0 0-6203 {}} {258 0 0 0-6201 {}}} SUCCS {{258 0 0 0-6223 {}} {130 0 0 0-6350 {}}} CYCLES {}}
set a(0-6208) {AREA_SCORE {} NAME COMP_LOOP:asn#52 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-260 LOC {0 1.0 2 0.0 2 0.0 2 0.0 10 0.80297815} PREDS {} SUCCS {{259 0 0 0-6209 {}} {130 0 0 0-6350 {}}} CYCLES {}}
set a(0-6209) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j(10:0))(2-0)#25 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-261 LOC {0 1.0 2 0.0 2 0.0 10 0.80297815} PREDS {{259 0 0 0-6208 {}}} SUCCS {{258 0 0 0-6215 {}} {130 0 0 0-6350 {}}} CYCLES {}}
set a(0-6210) {AREA_SCORE {} NAME COMP_LOOP:asn#53 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-262 LOC {0 1.0 2 0.0 2 0.0 2 0.0 10 0.80297815} PREDS {} SUCCS {{259 0 0 0-6211 {}} {130 0 0 0-6350 {}}} CYCLES {}}
set a(0-6211) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j(10:0))(2-0)#26 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-263 LOC {0 1.0 2 0.0 2 0.0 10 0.80297815} PREDS {{259 0 0 0-6210 {}}} SUCCS {{258 0 0 0-6215 {}} {130 0 0 0-6350 {}}} CYCLES {}}
set a(0-6212) {AREA_SCORE {} NAME COMP_LOOP:asn#54 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-264 LOC {0 1.0 2 0.0 2 0.0 2 0.0 10 0.80297815} PREDS {} SUCCS {{259 0 0 0-6213 {}} {130 0 0 0-6350 {}}} CYCLES {}}
set a(0-6213) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j(10:0))(2-0)#27 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-265 LOC {0 1.0 2 0.0 2 0.0 10 0.80297815} PREDS {{259 0 0 0-6212 {}}} SUCCS {{259 0 0 0-6214 {}} {130 0 0 0-6350 {}}} CYCLES {}}
set a(0-6214) {AREA_SCORE {} NAME COMP_LOOP:not#36 TYPE NOT PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-266 LOC {1 0.0 2 0.0 2 0.0 10 0.80297815} PREDS {{259 0 0 0-6213 {}}} SUCCS {{259 0 0 0-6215 {}} {130 0 0 0-6350 {}}} CYCLES {}}
set a(0-6215) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#5 TYPE AND PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-267 LOC {1 0.0 2 0.0 2 0.0 10 0.80297815} PREDS {{259 0 0 0-6214 {}} {258 0 0 0-6211 {}} {258 0 0 0-6209 {}}} SUCCS {{258 0 0 0-6223 {}} {130 0 0 0-6350 {}}} CYCLES {}}
set a(0-6216) {AREA_SCORE {} NAME COMP_LOOP:asn#55 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-268 LOC {0 1.0 2 0.0 2 0.0 2 0.0 10 0.80297815} PREDS {} SUCCS {{259 0 0 0-6217 {}} {130 0 0 0-6350 {}}} CYCLES {}}
set a(0-6217) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j(10:0))(2-0)#28 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-269 LOC {0 1.0 2 0.0 2 0.0 10 0.80297815} PREDS {{259 0 0 0-6216 {}}} SUCCS {{258 0 0 0-6222 {}} {130 0 0 0-6350 {}}} CYCLES {}}
set a(0-6218) {AREA_SCORE {} NAME COMP_LOOP:asn#56 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-270 LOC {0 1.0 2 0.0 2 0.0 2 0.0 10 0.80297815} PREDS {} SUCCS {{259 0 0 0-6219 {}} {130 0 0 0-6350 {}}} CYCLES {}}
set a(0-6219) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j(10:0))(2-0)#29 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-271 LOC {0 1.0 2 0.0 2 0.0 10 0.80297815} PREDS {{259 0 0 0-6218 {}}} SUCCS {{258 0 0 0-6222 {}} {130 0 0 0-6350 {}}} CYCLES {}}
set a(0-6220) {AREA_SCORE {} NAME COMP_LOOP:asn#57 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-272 LOC {0 1.0 2 0.0 2 0.0 2 0.0 10 0.80297815} PREDS {} SUCCS {{259 0 0 0-6221 {}} {130 0 0 0-6350 {}}} CYCLES {}}
set a(0-6221) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j(10:0))(2-0)#2 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-273 LOC {0 1.0 2 0.0 2 0.0 10 0.80297815} PREDS {{259 0 0 0-6220 {}}} SUCCS {{259 0 0 0-6222 {}} {130 0 0 0-6350 {}}} CYCLES {}}
set a(0-6222) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#6 TYPE AND PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-274 LOC {1 0.0 2 0.0 2 0.0 10 0.80297815} PREDS {{259 0 0 0-6221 {}} {258 0 0 0-6219 {}} {258 0 0 0-6217 {}}} SUCCS {{259 0 0 0-6223 {}} {130 0 0 0-6350 {}}} CYCLES {}}
set a(0-6223) {AREA_SCORE 215.45 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mux1hot(64,8) QUANTITY 20 NAME COMP_LOOP:mux1h#80 TYPE MUX1HOT DELAY {0.78 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-275 LOC {2 0.094375 3 0.80297815 3 0.80297815 3 0.8518562926282051 10 0.8518562926282051} PREDS {{259 0 0 0-6222 {}} {258 0 0 0-6215 {}} {258 0 0 0-6207 {}} {258 0 0 0-6199 {}} {258 0 0 0-6191 {}} {258 0 0 0-6183 {}} {258 0 0 0-6175 {}} {258 0 0 0-6167 {}} {258 0 0 0-6160 {}} {258 0 0 0-6159 {}} {258 0 0 0-6158 {}} {258 0 0 0-6157 {}} {258 0 0 0-6156 {}} {258 0 0 0-6155 {}} {258 0 0 0-6154 {}} {258 0 0 0-6153 {}} {258 0 0 0-6142 {}} {258 0 0 0-6141 {}} {258 0 0 0-6140 {}} {258 0 0 0-6139 {}} {258 0 0 0-6138 {}} {258 0 0 0-6137 {}} {258 0 0 0-6136 {}} {258 0 0 0-6135 {}}} SUCCS {{258 0 0 0-6289 {}} {258 0 0 0-6325 {}} {130 0 0 0-6350 {}}} CYCLES {}}
set a(0-6224) {AREA_SCORE {} NAME VEC_LOOP:j:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-276 LOC {0 1.0 1 0.0 1 0.0 1 0.0 9 0.7769290999999999} PREDS {} SUCCS {{259 0 0 0-6225 {}} {130 0 0 0-6350 {}}} CYCLES {}}
set a(0-6225) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0)#1 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-277 LOC {0 1.0 1 0.0 1 0.0 9 0.7769290999999999} PREDS {{259 0 0 0-6224 {}}} SUCCS {{258 0 0 0-6229 {}} {130 0 0 0-6350 {}}} CYCLES {}}
set a(0-6226) {AREA_SCORE {} NAME COMP_LOOP:k:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-278 LOC {0 1.0 1 0.0 1 0.0 1 0.0 9 0.7769290999999999} PREDS {{774 0 0 0-8033 {}}} SUCCS {{259 0 0 0-6227 {}} {130 0 0 0-6350 {}} {256 0 0 0-8033 {}}} CYCLES {}}
set a(0-6227) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:3))(6-0)#1 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-279 LOC {0 1.0 1 0.0 1 0.0 9 0.7769290999999999} PREDS {{259 0 0 0-6226 {}}} SUCCS {{259 0 0 0-6228 {}} {130 0 0 0-6350 {}}} CYCLES {}}
set a(0-6228) {AREA_SCORE {} NAME COMP_LOOP:conc#2 TYPE CONCATENATE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-280 LOC {0 1.0 1 0.7769290999999999 1 0.7769290999999999 9 0.7769290999999999} PREDS {{259 0 0 0-6227 {}}} SUCCS {{259 0 0 0-6229 {}} {130 0 0 0-6350 {}}} CYCLES {}}
set a(0-6229) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add3(10,0,10,0,11,0,11) QUANTITY 8 NAME COMP_LOOP-1:acc#10 TYPE ACCU DELAY {0.84 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-281 LOC {1 0.0 1 0.7769290999999999 1 0.7769290999999999 1 0.8291185407051281 9 0.8291185407051281} PREDS {{259 0 0 0-6228 {}} {258 0 0 0-6225 {}}} SUCCS {{259 0 0 0-6230 {}} {130 0 0 0-6350 {}}} CYCLES {}}
set a(0-6230) {AREA_SCORE {} NAME COMP_LOOP-1:slc(COMP_LOOP:acc#10)(10-1) TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-282 LOC {1 0.0521895 1 0.8291185999999999 1 0.8291185999999999 9 0.8291185999999999} PREDS {{259 0 0 0-6229 {}}} SUCCS {{259 0 0 0-6231 {}} {258 0 0 0-6233 {}} {258 0 0 0-6235 {}} {258 0 0 0-6237 {}} {258 0 0 0-6239 {}} {258 0 0 0-6241 {}} {258 0 0 0-6243 {}} {258 0 0 0-6245 {}} {258 0 0 0-6247 {}} {258 0 0 0-6249 {}} {258 0 0 0-6250 {}} {258 0 0 0-6251 {}} {258 0 0 0-6253 {}} {258 0 0 0-6254 {}} {258 0 0 0-6255 {}} {258 0 0 0-6258 {}} {258 0 0 0-6259 {}} {258 0 0 0-6260 {}} {258 0 0 0-6263 {}} {258 0 0 0-6264 {}} {258 0 0 0-6265 {}} {258 0 0 0-6268 {}} {258 0 0 0-6269 {}} {258 0 0 0-6270 {}} {258 0 0 0-6273 {}} {258 0 0 0-6274 {}} {258 0 0 0-6275 {}} {258 0 0 0-6278 {}} {258 0 0 0-6279 {}} {258 0 0 0-6280 {}} {258 0 0 0-6283 {}} {258 0 0 0-6284 {}} {258 0 0 0-6285 {}} {258 0 0 0-6307 {}} {258 0 0 0-6309 {}} {258 0 0 0-6311 {}} {258 0 0 0-6313 {}} {258 0 0 0-6315 {}} {258 0 0 0-6317 {}} {258 0 0 0-6319 {}} {258 0 0 0-6321 {}} {258 0 0 0-6323 {}} {130 0 0 0-6350 {}}} CYCLES {}}
set a(0-6231) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#1)(2-0) TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-283 LOC {1 0.0521895 1 0.8291185999999999 1 0.8291185999999999 9 0.8291185999999999} PREDS {{259 0 0 0-6230 {}}} SUCCS {{259 0 0 0-6232 {}} {130 0 0 0-6350 {}}} CYCLES {}}
set a(0-6232) {AREA_SCORE {} NAME COMP_LOOP:switch#1 TYPE SELECT PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-284 LOC {1 0.0521895 1 0.8291185999999999 1 0.8291185999999999 9 0.8291185999999999} PREDS {{259 0 0 0-6231 {}}} SUCCS {{146 0 0 0-6233 {}} {146 0 0 0-6234 {}} {146 0 0 0-6235 {}} {146 0 0 0-6236 {}} {146 0 0 0-6237 {}} {146 0 0 0-6238 {}} {146 0 0 0-6239 {}} {146 0 0 0-6240 {}} {146 0 0 0-6241 {}} {146 0 0 0-6242 {}} {146 0 0 0-6243 {}} {146 0 0 0-6244 {}} {146 0 0 0-6245 {}} {146 0 0 0-6246 {}} {146 0 0 0-6247 {}} {146 0 0 0-6248 {}}} CYCLES {}}
set a(0-6233) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#1)(9-3)#2 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-285 LOC {1 0.0521895 1 0.8291185999999999 1 0.8291185999999999 9 0.8291185999999999} PREDS {{146 0 0 0-6232 {}} {258 0 0 0-6230 {}}} SUCCS {{259 0 1.564 0-6234 {}} {130 0 0 0-6350 {}}} CYCLES {}}
set a(0-6234) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(9,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(0).@)#1 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-286 LOC {1 1.0 1 0.9415 1 1.0 2 0.09437493750000003 10 0.09437493750000003} PREDS {{259 0 1.564 0-6233 {}} {146 0 0 0-6232 {}} {774 0 1.564 0-8015 {}} {774 0 1.564 0-7992 {}} {774 0 1.564 0-7766 {}} {774 0 1.564 0-7740 {}} {774 0 1.564 0-7534 {}} {774 0 1.564 0-7511 {}} {774 0 1.564 0-7284 {}} {774 0 1.564 0-7258 {}} {774 0 1.564 0-7060 {}} {774 0 1.564 0-7037 {}} {774 0 1.564 0-6810 {}} {774 0 1.564 0-6784 {}} {774 0 1.564 0-6577 {}} {774 0 1.564 0-6554 {}} {774 0 1.564 0-6333 {}} {774 0 1.564 0-6310 {}}} SUCCS {{258 0 0 0-6287 {}} {256 0 0 0-6310 {}} {256 0 0 0-6333 {}} {130 0 0 0-6350 {}} {256 0 0 0-6554 {}} {256 0 0 0-6577 {}} {256 0 0 0-6784 {}} {256 0 0 0-6810 {}} {256 0 0 0-7037 {}} {256 0 0 0-7060 {}} {256 0 0 0-7258 {}} {256 0 0 0-7284 {}} {256 0 0 0-7511 {}} {256 0 0 0-7534 {}} {256 0 0 0-7740 {}} {256 0 0 0-7766 {}} {256 0 0 0-7992 {}} {256 0 0 0-8015 {}}} CYCLES {}}
set a(0-6235) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#1)(9-3)#3 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-287 LOC {1 0.0521895 1 0.8291185999999999 1 0.8291185999999999 9 0.8291185999999999} PREDS {{146 0 0 0-6232 {}} {258 0 0 0-6230 {}}} SUCCS {{259 0 1.564 0-6236 {}} {130 0 0 0-6350 {}}} CYCLES {}}
set a(0-6236) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(10,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(1).@)#1 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-288 LOC {1 1.0 1 0.9415 1 1.0 2 0.09437493750000003 10 0.09437493750000003} PREDS {{259 0 1.564 0-6235 {}} {146 0 0 0-6232 {}} {774 0 1.564 0-8017 {}} {774 0 1.564 0-7994 {}} {774 0 1.564 0-7768 {}} {774 0 1.564 0-7742 {}} {774 0 1.564 0-7536 {}} {774 0 1.564 0-7513 {}} {774 0 1.564 0-7286 {}} {774 0 1.564 0-7260 {}} {774 0 1.564 0-7062 {}} {774 0 1.564 0-7039 {}} {774 0 1.564 0-6812 {}} {774 0 1.564 0-6786 {}} {774 0 1.564 0-6579 {}} {774 0 1.564 0-6556 {}} {774 0 1.564 0-6334 {}} {774 0 1.564 0-6312 {}}} SUCCS {{258 0 0 0-6287 {}} {256 0 0 0-6312 {}} {256 0 0 0-6334 {}} {130 0 0 0-6350 {}} {256 0 0 0-6556 {}} {256 0 0 0-6579 {}} {256 0 0 0-6786 {}} {256 0 0 0-6812 {}} {256 0 0 0-7039 {}} {256 0 0 0-7062 {}} {256 0 0 0-7260 {}} {256 0 0 0-7286 {}} {256 0 0 0-7513 {}} {256 0 0 0-7536 {}} {256 0 0 0-7742 {}} {256 0 0 0-7768 {}} {256 0 0 0-7994 {}} {256 0 0 0-8017 {}}} CYCLES {}}
set a(0-6237) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#1)(9-3)#4 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-289 LOC {1 0.0521895 1 0.8291185999999999 1 0.8291185999999999 9 0.8291185999999999} PREDS {{146 0 0 0-6232 {}} {258 0 0 0-6230 {}}} SUCCS {{259 0 1.564 0-6238 {}} {130 0 0 0-6350 {}}} CYCLES {}}
set a(0-6238) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(11,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(2).@)#1 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-290 LOC {1 1.0 1 0.9415 1 1.0 2 0.09437493750000003 10 0.09437493750000003} PREDS {{259 0 1.564 0-6237 {}} {146 0 0 0-6232 {}} {774 0 1.564 0-8019 {}} {774 0 1.564 0-7996 {}} {774 0 1.564 0-7770 {}} {774 0 1.564 0-7744 {}} {774 0 1.564 0-7538 {}} {774 0 1.564 0-7515 {}} {774 0 1.564 0-7288 {}} {774 0 1.564 0-7262 {}} {774 0 1.564 0-7064 {}} {774 0 1.564 0-7041 {}} {774 0 1.564 0-6814 {}} {774 0 1.564 0-6788 {}} {774 0 1.564 0-6581 {}} {774 0 1.564 0-6558 {}} {774 0 1.564 0-6335 {}} {774 0 1.564 0-6314 {}}} SUCCS {{258 0 0 0-6287 {}} {256 0 0 0-6314 {}} {256 0 0 0-6335 {}} {130 0 0 0-6350 {}} {256 0 0 0-6558 {}} {256 0 0 0-6581 {}} {256 0 0 0-6788 {}} {256 0 0 0-6814 {}} {256 0 0 0-7041 {}} {256 0 0 0-7064 {}} {256 0 0 0-7262 {}} {256 0 0 0-7288 {}} {256 0 0 0-7515 {}} {256 0 0 0-7538 {}} {256 0 0 0-7744 {}} {256 0 0 0-7770 {}} {256 0 0 0-7996 {}} {256 0 0 0-8019 {}}} CYCLES {}}
set a(0-6239) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#1)(9-3)#5 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-291 LOC {1 0.0521895 1 0.8291185999999999 1 0.8291185999999999 9 0.8291185999999999} PREDS {{146 0 0 0-6232 {}} {258 0 0 0-6230 {}}} SUCCS {{259 0 1.564 0-6240 {}} {130 0 0 0-6350 {}}} CYCLES {}}
set a(0-6240) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(12,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(3).@)#1 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-292 LOC {1 1.0 1 0.9415 1 1.0 2 0.09437493750000003 10 0.09437493750000003} PREDS {{259 0 1.564 0-6239 {}} {146 0 0 0-6232 {}} {774 0 1.564 0-8021 {}} {774 0 1.564 0-7998 {}} {774 0 1.564 0-7772 {}} {774 0 1.564 0-7746 {}} {774 0 1.564 0-7540 {}} {774 0 1.564 0-7517 {}} {774 0 1.564 0-7290 {}} {774 0 1.564 0-7264 {}} {774 0 1.564 0-7066 {}} {774 0 1.564 0-7043 {}} {774 0 1.564 0-6816 {}} {774 0 1.564 0-6790 {}} {774 0 1.564 0-6583 {}} {774 0 1.564 0-6560 {}} {774 0 1.564 0-6336 {}} {774 0 1.564 0-6316 {}}} SUCCS {{258 0 0 0-6287 {}} {256 0 0 0-6316 {}} {256 0 0 0-6336 {}} {130 0 0 0-6350 {}} {256 0 0 0-6560 {}} {256 0 0 0-6583 {}} {256 0 0 0-6790 {}} {256 0 0 0-6816 {}} {256 0 0 0-7043 {}} {256 0 0 0-7066 {}} {256 0 0 0-7264 {}} {256 0 0 0-7290 {}} {256 0 0 0-7517 {}} {256 0 0 0-7540 {}} {256 0 0 0-7746 {}} {256 0 0 0-7772 {}} {256 0 0 0-7998 {}} {256 0 0 0-8021 {}}} CYCLES {}}
set a(0-6241) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#1)(9-3)#6 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-293 LOC {1 0.0521895 1 0.8291185999999999 1 0.8291185999999999 9 0.8291185999999999} PREDS {{146 0 0 0-6232 {}} {258 0 0 0-6230 {}}} SUCCS {{259 0 1.564 0-6242 {}} {130 0 0 0-6350 {}}} CYCLES {}}
set a(0-6242) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(4).@)#1 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-294 LOC {1 1.0 1 0.9415 1 1.0 2 0.09437493750000003 10 0.09437493750000003} PREDS {{259 0 1.564 0-6241 {}} {146 0 0 0-6232 {}} {774 0 1.564 0-8023 {}} {774 0 1.564 0-8000 {}} {774 0 1.564 0-7774 {}} {774 0 1.564 0-7748 {}} {774 0 1.564 0-7542 {}} {774 0 1.564 0-7519 {}} {774 0 1.564 0-7292 {}} {774 0 1.564 0-7266 {}} {774 0 1.564 0-7068 {}} {774 0 1.564 0-7045 {}} {774 0 1.564 0-6818 {}} {774 0 1.564 0-6792 {}} {774 0 1.564 0-6585 {}} {774 0 1.564 0-6562 {}} {774 0 1.564 0-6337 {}} {774 0 1.564 0-6318 {}}} SUCCS {{258 0 0 0-6287 {}} {256 0 0 0-6318 {}} {256 0 0 0-6337 {}} {130 0 0 0-6350 {}} {256 0 0 0-6562 {}} {256 0 0 0-6585 {}} {256 0 0 0-6792 {}} {256 0 0 0-6818 {}} {256 0 0 0-7045 {}} {256 0 0 0-7068 {}} {256 0 0 0-7266 {}} {256 0 0 0-7292 {}} {256 0 0 0-7519 {}} {256 0 0 0-7542 {}} {256 0 0 0-7748 {}} {256 0 0 0-7774 {}} {256 0 0 0-8000 {}} {256 0 0 0-8023 {}}} CYCLES {}}
set a(0-6243) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#1)(9-3)#7 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-295 LOC {1 0.0521895 1 0.8291185999999999 1 0.8291185999999999 9 0.8291185999999999} PREDS {{146 0 0 0-6232 {}} {258 0 0 0-6230 {}}} SUCCS {{259 0 1.564 0-6244 {}} {130 0 0 0-6350 {}}} CYCLES {}}
set a(0-6244) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(14,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(5).@)#1 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-296 LOC {1 1.0 1 0.9415 1 1.0 2 0.09437493750000003 10 0.09437493750000003} PREDS {{259 0 1.564 0-6243 {}} {146 0 0 0-6232 {}} {774 0 1.564 0-8025 {}} {774 0 1.564 0-8002 {}} {774 0 1.564 0-7776 {}} {774 0 1.564 0-7750 {}} {774 0 1.564 0-7544 {}} {774 0 1.564 0-7521 {}} {774 0 1.564 0-7294 {}} {774 0 1.564 0-7268 {}} {774 0 1.564 0-7070 {}} {774 0 1.564 0-7047 {}} {774 0 1.564 0-6820 {}} {774 0 1.564 0-6794 {}} {774 0 1.564 0-6587 {}} {774 0 1.564 0-6564 {}} {774 0 1.564 0-6338 {}} {774 0 1.564 0-6320 {}}} SUCCS {{258 0 0 0-6287 {}} {256 0 0 0-6320 {}} {256 0 0 0-6338 {}} {130 0 0 0-6350 {}} {256 0 0 0-6564 {}} {256 0 0 0-6587 {}} {256 0 0 0-6794 {}} {256 0 0 0-6820 {}} {256 0 0 0-7047 {}} {256 0 0 0-7070 {}} {256 0 0 0-7268 {}} {256 0 0 0-7294 {}} {256 0 0 0-7521 {}} {256 0 0 0-7544 {}} {256 0 0 0-7750 {}} {256 0 0 0-7776 {}} {256 0 0 0-8002 {}} {256 0 0 0-8025 {}}} CYCLES {}}
set a(0-6245) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#1)(9-3)#8 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-297 LOC {1 0.0521895 1 0.8291185999999999 1 0.8291185999999999 9 0.8291185999999999} PREDS {{146 0 0 0-6232 {}} {258 0 0 0-6230 {}}} SUCCS {{259 0 1.564 0-6246 {}} {130 0 0 0-6350 {}}} CYCLES {}}
set a(0-6246) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(15,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(6).@)#1 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-298 LOC {1 1.0 1 0.9415 1 1.0 2 0.09437493750000003 10 0.09437493750000003} PREDS {{259 0 1.564 0-6245 {}} {146 0 0 0-6232 {}} {774 0 1.564 0-8027 {}} {774 0 1.564 0-8004 {}} {774 0 1.564 0-7778 {}} {774 0 1.564 0-7752 {}} {774 0 1.564 0-7546 {}} {774 0 1.564 0-7523 {}} {774 0 1.564 0-7296 {}} {774 0 1.564 0-7270 {}} {774 0 1.564 0-7072 {}} {774 0 1.564 0-7049 {}} {774 0 1.564 0-6822 {}} {774 0 1.564 0-6796 {}} {774 0 1.564 0-6589 {}} {774 0 1.564 0-6566 {}} {774 0 1.564 0-6339 {}} {774 0 1.564 0-6322 {}}} SUCCS {{258 0 0 0-6287 {}} {256 0 0 0-6322 {}} {256 0 0 0-6339 {}} {130 0 0 0-6350 {}} {256 0 0 0-6566 {}} {256 0 0 0-6589 {}} {256 0 0 0-6796 {}} {256 0 0 0-6822 {}} {256 0 0 0-7049 {}} {256 0 0 0-7072 {}} {256 0 0 0-7270 {}} {256 0 0 0-7296 {}} {256 0 0 0-7523 {}} {256 0 0 0-7546 {}} {256 0 0 0-7752 {}} {256 0 0 0-7778 {}} {256 0 0 0-8004 {}} {256 0 0 0-8027 {}}} CYCLES {}}
set a(0-6247) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#1)(9-3) TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-299 LOC {1 0.0521895 1 0.8291185999999999 1 0.8291185999999999 9 0.8291185999999999} PREDS {{146 0 0 0-6232 {}} {258 0 0 0-6230 {}}} SUCCS {{259 0 1.564 0-6248 {}} {130 0 0 0-6350 {}}} CYCLES {}}
set a(0-6248) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(16,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(7).@)#1 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-300 LOC {1 1.0 1 0.9415 1 1.0 2 0.09437493750000003 10 0.09437493750000003} PREDS {{259 0 1.564 0-6247 {}} {146 0 0 0-6232 {}} {774 0 1.564 0-8029 {}} {774 0 1.564 0-8006 {}} {774 0 1.564 0-7780 {}} {774 0 1.564 0-7754 {}} {774 0 1.564 0-7548 {}} {774 0 1.564 0-7525 {}} {774 0 1.564 0-7298 {}} {774 0 1.564 0-7272 {}} {774 0 1.564 0-7074 {}} {774 0 1.564 0-7051 {}} {774 0 1.564 0-6824 {}} {774 0 1.564 0-6798 {}} {774 0 1.564 0-6591 {}} {774 0 1.564 0-6568 {}} {774 0 1.564 0-6340 {}} {774 0 1.564 0-6324 {}}} SUCCS {{258 0 0 0-6287 {}} {256 0 0 0-6324 {}} {256 0 0 0-6340 {}} {130 0 0 0-6350 {}} {256 0 0 0-6568 {}} {256 0 0 0-6591 {}} {256 0 0 0-6798 {}} {256 0 0 0-6824 {}} {256 0 0 0-7051 {}} {256 0 0 0-7074 {}} {256 0 0 0-7272 {}} {256 0 0 0-7298 {}} {256 0 0 0-7525 {}} {256 0 0 0-7548 {}} {256 0 0 0-7754 {}} {256 0 0 0-7780 {}} {256 0 0 0-8006 {}} {256 0 0 0-8029 {}}} CYCLES {}}
set a(0-6249) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#1)(2-0)#4 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-301 LOC {1 0.0521895 1 0.8291185999999999 1 0.8291185999999999 10 0.80297815} PREDS {{258 0 0 0-6230 {}}} SUCCS {{258 0 0 0-6252 {}} {130 0 0 0-6350 {}}} CYCLES {}}
set a(0-6250) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#1)(2-0)#5 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-302 LOC {1 0.0521895 1 0.8291185999999999 1 0.8291185999999999 10 0.80297815} PREDS {{258 0 0 0-6230 {}}} SUCCS {{258 0 0 0-6252 {}} {130 0 0 0-6350 {}}} CYCLES {}}
set a(0-6251) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#1)(2-0)#6 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-303 LOC {1 0.0521895 1 0.8291185999999999 1 0.8291185999999999 10 0.80297815} PREDS {{258 0 0 0-6230 {}}} SUCCS {{259 0 0 0-6252 {}} {130 0 0 0-6350 {}}} CYCLES {}}
set a(0-6252) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:nor#1 TYPE NOR PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-304 LOC {1 0.0521895 1 0.8291185999999999 1 0.8291185999999999 10 0.80297815} PREDS {{259 0 0 0-6251 {}} {258 0 0 0-6250 {}} {258 0 0 0-6249 {}}} SUCCS {{258 0 0 0-6287 {}} {130 0 0 0-6350 {}}} CYCLES {}}
set a(0-6253) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#1)(2-0)#7 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-305 LOC {1 0.0521895 2 0.0 2 0.0 10 0.80297815} PREDS {{258 0 0 0-6230 {}}} SUCCS {{258 0 0 0-6257 {}} {130 0 0 0-6350 {}}} CYCLES {}}
set a(0-6254) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#1)(2-0)#8 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-306 LOC {1 0.0521895 2 0.0 2 0.0 10 0.80297815} PREDS {{258 0 0 0-6230 {}}} SUCCS {{258 0 0 0-6256 {}} {130 0 0 0-6350 {}}} CYCLES {}}
set a(0-6255) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#1)(2-0)#9 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-307 LOC {1 0.0521895 2 0.0 2 0.0 10 0.80297815} PREDS {{258 0 0 0-6230 {}}} SUCCS {{259 0 0 0-6256 {}} {130 0 0 0-6350 {}}} CYCLES {}}
set a(0-6256) {AREA_SCORE {} NAME COMP_LOOP:nor#4 TYPE NOR PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-308 LOC {1 0.0521895 2 0.0 2 0.0 10 0.80297815} PREDS {{259 0 0 0-6255 {}} {258 0 0 0-6254 {}}} SUCCS {{259 0 0 0-6257 {}} {130 0 0 0-6350 {}}} CYCLES {}}
set a(0-6257) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#7 TYPE AND PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-309 LOC {1 0.0521895 2 0.0 2 0.0 10 0.80297815} PREDS {{259 0 0 0-6256 {}} {258 0 0 0-6253 {}}} SUCCS {{258 0 0 0-6287 {}} {130 0 0 0-6350 {}}} CYCLES {}}
set a(0-6258) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#1)(2-0)#10 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-310 LOC {1 0.0521895 2 0.0 2 0.0 10 0.80297815} PREDS {{258 0 0 0-6230 {}}} SUCCS {{258 0 0 0-6262 {}} {130 0 0 0-6350 {}}} CYCLES {}}
set a(0-6259) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#1)(2-0)#11 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-311 LOC {1 0.0521895 2 0.0 2 0.0 10 0.80297815} PREDS {{258 0 0 0-6230 {}}} SUCCS {{258 0 0 0-6261 {}} {130 0 0 0-6350 {}}} CYCLES {}}
set a(0-6260) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#1)(2-0)#12 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-312 LOC {1 0.0521895 2 0.0 2 0.0 10 0.80297815} PREDS {{258 0 0 0-6230 {}}} SUCCS {{259 0 0 0-6261 {}} {130 0 0 0-6350 {}}} CYCLES {}}
set a(0-6261) {AREA_SCORE {} NAME COMP_LOOP:nor#5 TYPE NOR PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-313 LOC {1 0.0521895 2 0.0 2 0.0 10 0.80297815} PREDS {{259 0 0 0-6260 {}} {258 0 0 0-6259 {}}} SUCCS {{259 0 0 0-6262 {}} {130 0 0 0-6350 {}}} CYCLES {}}
set a(0-6262) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#8 TYPE AND PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-314 LOC {1 0.0521895 2 0.0 2 0.0 10 0.80297815} PREDS {{259 0 0 0-6261 {}} {258 0 0 0-6258 {}}} SUCCS {{258 0 0 0-6287 {}} {130 0 0 0-6350 {}}} CYCLES {}}
set a(0-6263) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#1)(2-0)#13 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-315 LOC {1 0.0521895 1 0.8291185999999999 1 0.8291185999999999 10 0.80297815} PREDS {{258 0 0 0-6230 {}}} SUCCS {{258 0 0 0-6267 {}} {130 0 0 0-6350 {}}} CYCLES {}}
set a(0-6264) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#1)(2-0)#14 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-316 LOC {1 0.0521895 1 0.8291185999999999 1 0.8291185999999999 10 0.80297815} PREDS {{258 0 0 0-6230 {}}} SUCCS {{258 0 0 0-6267 {}} {130 0 0 0-6350 {}}} CYCLES {}}
set a(0-6265) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#1)(2-0)#15 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-317 LOC {1 0.0521895 1 0.8291185999999999 1 0.8291185999999999 10 0.80297815} PREDS {{258 0 0 0-6230 {}}} SUCCS {{259 0 0 0-6266 {}} {130 0 0 0-6350 {}}} CYCLES {}}
set a(0-6266) {AREA_SCORE {} NAME COMP_LOOP:not#37 TYPE NOT PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-318 LOC {1 0.0521895 1 0.8291185999999999 1 0.8291185999999999 10 0.80297815} PREDS {{259 0 0 0-6265 {}}} SUCCS {{259 0 0 0-6267 {}} {130 0 0 0-6350 {}}} CYCLES {}}
set a(0-6267) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#9 TYPE AND PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-319 LOC {1 0.0521895 1 0.8291185999999999 1 0.8291185999999999 10 0.80297815} PREDS {{259 0 0 0-6266 {}} {258 0 0 0-6264 {}} {258 0 0 0-6263 {}}} SUCCS {{258 0 0 0-6287 {}} {130 0 0 0-6350 {}}} CYCLES {}}
set a(0-6268) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#1)(2-0)#16 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-320 LOC {1 0.0521895 2 0.0 2 0.0 10 0.80297815} PREDS {{258 0 0 0-6230 {}}} SUCCS {{258 0 0 0-6272 {}} {130 0 0 0-6350 {}}} CYCLES {}}
set a(0-6269) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#1)(2-0)#17 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-321 LOC {1 0.0521895 2 0.0 2 0.0 10 0.80297815} PREDS {{258 0 0 0-6230 {}}} SUCCS {{258 0 0 0-6271 {}} {130 0 0 0-6350 {}}} CYCLES {}}
set a(0-6270) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#1)(2-0)#18 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-322 LOC {1 0.0521895 2 0.0 2 0.0 10 0.80297815} PREDS {{258 0 0 0-6230 {}}} SUCCS {{259 0 0 0-6271 {}} {130 0 0 0-6350 {}}} CYCLES {}}
set a(0-6271) {AREA_SCORE {} NAME COMP_LOOP:nor#6 TYPE NOR PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-323 LOC {1 0.0521895 2 0.0 2 0.0 10 0.80297815} PREDS {{259 0 0 0-6270 {}} {258 0 0 0-6269 {}}} SUCCS {{259 0 0 0-6272 {}} {130 0 0 0-6350 {}}} CYCLES {}}
set a(0-6272) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#10 TYPE AND PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-324 LOC {1 0.0521895 2 0.0 2 0.0 10 0.80297815} PREDS {{259 0 0 0-6271 {}} {258 0 0 0-6268 {}}} SUCCS {{258 0 0 0-6287 {}} {130 0 0 0-6350 {}}} CYCLES {}}
set a(0-6273) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#1)(2-0)#19 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-325 LOC {1 0.0521895 1 0.8291185999999999 1 0.8291185999999999 10 0.80297815} PREDS {{258 0 0 0-6230 {}}} SUCCS {{258 0 0 0-6277 {}} {130 0 0 0-6350 {}}} CYCLES {}}
set a(0-6274) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#1)(2-0)#20 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-326 LOC {1 0.0521895 1 0.8291185999999999 1 0.8291185999999999 10 0.80297815} PREDS {{258 0 0 0-6230 {}}} SUCCS {{258 0 0 0-6277 {}} {130 0 0 0-6350 {}}} CYCLES {}}
set a(0-6275) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#1)(2-0)#21 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-327 LOC {1 0.0521895 1 0.8291185999999999 1 0.8291185999999999 10 0.80297815} PREDS {{258 0 0 0-6230 {}}} SUCCS {{259 0 0 0-6276 {}} {130 0 0 0-6350 {}}} CYCLES {}}
set a(0-6276) {AREA_SCORE {} NAME COMP_LOOP:not#38 TYPE NOT PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-328 LOC {1 0.0521895 1 0.8291185999999999 1 0.8291185999999999 10 0.80297815} PREDS {{259 0 0 0-6275 {}}} SUCCS {{259 0 0 0-6277 {}} {130 0 0 0-6350 {}}} CYCLES {}}
set a(0-6277) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#11 TYPE AND PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-329 LOC {1 0.0521895 1 0.8291185999999999 1 0.8291185999999999 10 0.80297815} PREDS {{259 0 0 0-6276 {}} {258 0 0 0-6274 {}} {258 0 0 0-6273 {}}} SUCCS {{258 0 0 0-6287 {}} {130 0 0 0-6350 {}}} CYCLES {}}
set a(0-6278) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#1)(2-0)#22 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-330 LOC {1 0.0521895 1 0.8291185999999999 1 0.8291185999999999 10 0.80297815} PREDS {{258 0 0 0-6230 {}}} SUCCS {{258 0 0 0-6282 {}} {130 0 0 0-6350 {}}} CYCLES {}}
set a(0-6279) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#1)(2-0)#23 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-331 LOC {1 0.0521895 1 0.8291185999999999 1 0.8291185999999999 10 0.80297815} PREDS {{258 0 0 0-6230 {}}} SUCCS {{258 0 0 0-6282 {}} {130 0 0 0-6350 {}}} CYCLES {}}
set a(0-6280) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#1)(2-0)#24 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-332 LOC {1 0.0521895 1 0.8291185999999999 1 0.8291185999999999 10 0.80297815} PREDS {{258 0 0 0-6230 {}}} SUCCS {{259 0 0 0-6281 {}} {130 0 0 0-6350 {}}} CYCLES {}}
set a(0-6281) {AREA_SCORE {} NAME COMP_LOOP:not#39 TYPE NOT PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-333 LOC {1 0.0521895 1 0.8291185999999999 1 0.8291185999999999 10 0.80297815} PREDS {{259 0 0 0-6280 {}}} SUCCS {{259 0 0 0-6282 {}} {130 0 0 0-6350 {}}} CYCLES {}}
set a(0-6282) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#12 TYPE AND PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-334 LOC {1 0.0521895 1 0.8291185999999999 1 0.8291185999999999 10 0.80297815} PREDS {{259 0 0 0-6281 {}} {258 0 0 0-6279 {}} {258 0 0 0-6278 {}}} SUCCS {{258 0 0 0-6287 {}} {130 0 0 0-6350 {}}} CYCLES {}}
set a(0-6283) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#1)(2-0)#25 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-335 LOC {1 0.0521895 1 0.8291185999999999 1 0.8291185999999999 10 0.80297815} PREDS {{258 0 0 0-6230 {}}} SUCCS {{258 0 0 0-6286 {}} {130 0 0 0-6350 {}}} CYCLES {}}
set a(0-6284) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#1)(2-0)#26 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-336 LOC {1 0.0521895 1 0.8291185999999999 1 0.8291185999999999 10 0.80297815} PREDS {{258 0 0 0-6230 {}}} SUCCS {{258 0 0 0-6286 {}} {130 0 0 0-6350 {}}} CYCLES {}}
set a(0-6285) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#1)(2-0)#27 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-337 LOC {1 0.0521895 1 0.8291185999999999 1 0.8291185999999999 10 0.80297815} PREDS {{258 0 0 0-6230 {}}} SUCCS {{259 0 0 0-6286 {}} {130 0 0 0-6350 {}}} CYCLES {}}
set a(0-6286) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#13 TYPE AND PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-338 LOC {1 0.0521895 1 0.8291185999999999 1 0.8291185999999999 10 0.80297815} PREDS {{259 0 0 0-6285 {}} {258 0 0 0-6284 {}} {258 0 0 0-6283 {}}} SUCCS {{259 0 0 0-6287 {}} {130 0 0 0-6350 {}}} CYCLES {}}
set a(0-6287) {AREA_SCORE 215.45 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mux1hot(64,8) QUANTITY 20 NAME COMP_LOOP:mux1h#1 TYPE MUX1HOT DELAY {0.78 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-339 LOC {2 0.094375 2 0.9511217999999999 2 0.9511217999999999 2 0.999999942628205 10 0.8518562926282051} PREDS {{259 0 0 0-6286 {}} {258 0 0 0-6282 {}} {258 0 0 0-6277 {}} {258 0 0 0-6272 {}} {258 0 0 0-6267 {}} {258 0 0 0-6262 {}} {258 0 0 0-6257 {}} {258 0 0 0-6252 {}} {258 0 0 0-6248 {}} {258 0 0 0-6246 {}} {258 0 0 0-6244 {}} {258 0 0 0-6242 {}} {258 0 0 0-6240 {}} {258 0 0 0-6238 {}} {258 0 0 0-6236 {}} {258 0 0 0-6234 {}} {258 0 0 0-6134 {}} {258 0 0 0-6133 {}} {258 0 0 0-6132 {}} {258 0 0 0-6131 {}} {258 0 0 0-6130 {}} {258 0 0 0-6129 {}} {258 0 0 0-6128 {}} {258 0 0 0-6127 {}}} SUCCS {{259 0 0 0-6288 {}} {258 0 0 0-6325 {}} {130 0 0 0-6350 {}}} CYCLES {}}
set a(0-6288) {AREA_SCORE {} NAME COMP_LOOP-1:factor2:not TYPE NOT PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-340 LOC {2 0.1432532 3 0.8518563499999999 3 0.8518563499999999 10 0.8518563499999999} PREDS {{259 0 0 0-6287 {}}} SUCCS {{259 0 0 0-6289 {}} {130 0 0 0-6350 {}}} CYCLES {}}
set a(0-6289) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(64,0,64,0,64) QUANTITY 16 NAME COMP_LOOP-1:acc#6 TYPE ACCU DELAY {0.77 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-341 LOC {2 0.1432532 3 0.8518563499999999 3 0.8518563499999999 3 0.9002437073717948 10 0.9002437073717948} PREDS {{259 0 0 0-6288 {}} {258 0 0 0-6223 {}}} SUCCS {{259 0 0 0-6290 {}} {130 0 0 0-6350 {}}} CYCLES {}}
set a(0-6290) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_dev.base TYPE {C-CORE PORT} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-342 LOC {2 0.1916406 3 0.90024375 3 0.90024375 10 0.90024375} PREDS {{259 0 0 0-6289 {}} {128 0 0 0-6292 {}}} SUCCS {{258 0 0 0-6292 {}} {130 0 0 0-6350 {}}} CYCLES {}}
set a(0-6291) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_dev.m TYPE {C-CORE PORT} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-343 LOC {2 0.0 3 0.90024375 3 0.90024375 10 0.90024375} PREDS {{128 0 0 0-6292 {}}} SUCCS {{259 0 0 0-6292 {}} {130 0 0 0-6350 {}}} CYCLES {}}
set a(0-6292) {AREA_SCORE 63500.57 LIBRARY cluster MODULE modulo_dev_5aba70be30c71e06949afd4ea79f22a65a69() QUANTITY 1 MULTICYCLE modulo_dev_5aba70be30c71e06949afd4ea79f22a65a69() MINCLKPRD 5.96 NAME COMP_LOOP-1:modulo_dev() TYPE C-CORE DELAY {11cy+0.10 ns} INPUT_DELAY {1.60 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-344 LOC {2 1.0 3 0.92 3 1.0 15 0.0064061875000001045 22 0.0064061875000001045} PREDS {{259 0 0 0-6291 {}} {258 0 0 0-6290 {}}} SUCCS {{128 0 0 0-6290 {}} {128 0 0 0-6291 {}} {259 0 0 0-6293 {}}} CYCLES {}}
set a(0-6293) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_dev.return TYPE {C-CORE PORT} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-345 LOC {14 0.006406225 15 0.11639707499999999 15 0.11639707499999999 22 0.11639707499999999} PREDS {{259 0 0 0-6292 {}}} SUCCS {{258 0 0 0-6302 {}} {130 0 0 0-6350 {}}} CYCLES {}}
set a(0-6294) {AREA_SCORE {} NAME STAGE_LOOP:i:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-346 LOC {0 1.0 1 0.183901725 1 0.183901725 1 0.183901725 21 0.6919065249999999} PREDS {} SUCCS {{259 0 0 0-6295 {}} {130 0 0 0-6350 {}}} CYCLES {}}
set a(0-6295) {AREA_SCORE {} NAME COMP_LOOP-1:STAGE_LOOP:i:not#1 TYPE NOT PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-347 LOC {0 1.0 1 0.183901725 1 0.183901725 21 0.6919065249999999} PREDS {{259 0 0 0-6294 {}}} SUCCS {{259 0 0 0-6296 {}} {130 0 0 0-6350 {}}} CYCLES {}}
set a(0-6296) {AREA_SCORE 4.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(4,0,4,0,4) QUANTITY 1 NAME COMP_LOOP-1:tmp:acc TYPE ACCU DELAY {0.25 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-348 LOC {1 0.0 1 0.183901725 1 0.183901725 1 0.19952666249999998 21 0.7075314625} PREDS {{259 0 0 0-6295 {}}} SUCCS {{259 0 0 0-6297 {}} {130 0 0 0-6350 {}} {258 0 0 0-6484 {}} {258 0 0 0-6746 {}} {258 0 0 0-7237 {}}} CYCLES {}}
set a(0-6297) {AREA_SCORE 8.74 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_shift_l(1,0,4,10) QUANTITY 1 NAME COMP_LOOP-1:tmp:lshift TYPE SHIFTLEFT DELAY {0.27 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-349 LOC {1 0.015625 1 0.7075315249999999 1 0.7075315249999999 1 0.7241580650641025 21 0.7241580650641025} PREDS {{259 0 0 0-6296 {}}} SUCCS {{258 0 0 0-6300 {}} {130 0 0 0-6350 {}}} CYCLES {}}
set a(0-6298) {AREA_SCORE {} NAME COMP_LOOP:k:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-350 LOC {0 1.0 1 0.0 1 0.0 1 0.0 21 0.724158125} PREDS {{774 0 0 0-8033 {}}} SUCCS {{259 0 0 0-6299 {}} {130 0 0 0-6350 {}} {256 0 0 0-8033 {}}} CYCLES {}}
set a(0-6299) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:3))(6-0)#2 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-351 LOC {0 1.0 1 0.0 1 0.0 21 0.724158125} PREDS {{259 0 0 0-6298 {}}} SUCCS {{259 0 0 0-6300 {}} {130 0 0 0-6350 {}}} CYCLES {}}
set a(0-6300) {AREA_SCORE 667.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mul(10,0,10,0,10) QUANTITY 1 NAME COMP_LOOP-1:tmp:mul TYPE MUL DELAY {2.07 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-352 LOC {1 0.0322516 1 0.724158125 1 0.724158125 1 0.8535576452436446 21 0.8535576452436446} PREDS {{259 0 0 0-6299 {}} {258 0 0 0-6297 {}}} SUCCS {{259 0 1.173 0-6301 {}} {130 0 0 0-6350 {}}} CYCLES {}}
set a(0-6301) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(17,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:tmp:read_mem(twiddle:rsc(0)(0).@) TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-353 LOC {1 1.0 1 0.9415 1 1.0 2 0.09437493750000003 22 0.09437493750000003} PREDS {{259 0 1.173 0-6300 {}}} SUCCS {{259 0 0 0-6302 {}} {130 0 0 0-6350 {}}} CYCLES {}}
set a(0-6302) {AREA_SCORE 6670.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mul(64,0,64,0,64) QUANTITY 1 NAME COMP_LOOP-1:mul TYPE MUL DELAY {12.54 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-354 LOC {14 0.006406225 15 0.11639707499999999 15 0.11639707499999999 15 0.9002436888496399 22 0.9002436888496399} PREDS {{259 0 0 0-6301 {}} {258 0 0 0-6293 {}}} SUCCS {{259 0 0 0-6303 {}} {130 0 0 0-6350 {}}} CYCLES {}}
set a(0-6303) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_dev.base#1 TYPE {C-CORE PORT} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-355 LOC {14 0.7902528999999999 15 0.90024375 15 0.90024375 22 0.90024375} PREDS {{259 0 0 0-6302 {}} {128 0 0 0-6305 {}}} SUCCS {{258 0 0 0-6305 {}} {130 0 0 0-6350 {}}} CYCLES {}}
set a(0-6304) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_dev.m#1 TYPE {C-CORE PORT} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-356 LOC {14 0.0 15 0.90024375 15 0.90024375 22 0.90024375} PREDS {{128 0 0 0-6305 {}}} SUCCS {{259 0 0 0-6305 {}} {130 0 0 0-6350 {}}} CYCLES {}}
set a(0-6305) {AREA_SCORE 63500.57 LIBRARY cluster MODULE modulo_dev_5aba70be30c71e06949afd4ea79f22a65a69() QUANTITY 1 MULTICYCLE modulo_dev_5aba70be30c71e06949afd4ea79f22a65a69() MINCLKPRD 5.96 NAME COMP_LOOP-1:modulo_dev()#1 TYPE C-CORE DELAY {11cy+0.10 ns} INPUT_DELAY {1.60 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-357 LOC {14 1.0 15 0.92 15 1.0 27 0.0064061875000001045 34 0.0064061875000001045} PREDS {{259 0 0 0-6304 {}} {258 0 0 0-6303 {}}} SUCCS {{128 0 0 0-6303 {}} {128 0 0 0-6304 {}} {259 0 0 0-6306 {}}} CYCLES {}}
set a(0-6306) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_dev.return#1 TYPE {C-CORE PORT} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-358 LOC {26 0.006406225 27 0.8291185999999999 27 0.8291185999999999 34 0.8291185999999999} PREDS {{259 0 0 0-6305 {}}} SUCCS {{258 0 1.564 0-6310 {}} {258 0 1.564 0-6312 {}} {258 0 1.564 0-6314 {}} {258 0 1.564 0-6316 {}} {258 0 1.564 0-6318 {}} {258 0 1.564 0-6320 {}} {258 0 1.564 0-6322 {}} {258 0 1.564 0-6324 {}} {130 0 0 0-6350 {}}} CYCLES {}}
set a(0-6307) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#1)(2-0)#1 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-359 LOC {1 0.0521895 1 0.8291185999999999 1 0.8291185999999999 34 0.8291185999999999} PREDS {{258 0 0 0-6230 {}}} SUCCS {{259 0 0 0-6308 {}} {130 0 0 0-6350 {}}} CYCLES {}}
set a(0-6308) {AREA_SCORE {} NAME COMP_LOOP:switch#16 TYPE SELECT PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-360 LOC {1 0.0521895 1 1.0 1 1.0 34 0.8291185999999999} PREDS {{259 0 0 0-6307 {}}} SUCCS {{146 0 0 0-6309 {}} {130 0 0 0-6310 {}} {146 0 0 0-6311 {}} {130 0 0 0-6312 {}} {146 0 0 0-6313 {}} {130 0 0 0-6314 {}} {146 0 0 0-6315 {}} {130 0 0 0-6316 {}} {146 0 0 0-6317 {}} {130 0 0 0-6318 {}} {146 0 0 0-6319 {}} {130 0 0 0-6320 {}} {146 0 0 0-6321 {}} {130 0 0 0-6322 {}} {146 0 0 0-6323 {}} {130 0 0 0-6324 {}}} CYCLES {}}
set a(0-6309) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#1)(9-3)#9 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-361 LOC {1 0.0521895 27 0.0 27 0.0 34 0.8291185999999999} PREDS {{146 0 0 0-6308 {}} {258 0 0 0-6230 {}}} SUCCS {{259 0 1.564 0-6310 {}} {130 0 0 0-6350 {}}} CYCLES {}}
set a(0-6310) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(9,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(0).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-362 LOC {26 1.0 27 0.9415 27 1.0 28 0.006249937500000025 35 0.006249937500000025} PREDS {{774 0 0 0-6310 {}} {259 0 1.564 0-6309 {}} {130 0 0 0-6308 {}} {258 0 1.564 0-6306 {}} {256 0 0 0-6234 {}} {256 0 0 0-6153 {}} {128 0 0 0-6144 {}} {774 0 0 0-8015 {}} {774 0 0 0-7992 {}} {772 0 0 0-7863 {}} {772 0 0 0-7799 {}} {774 0 0 0-7766 {}} {774 0 0 0-7740 {}} {772 0 0 0-7643 {}} {772 0 0 0-7571 {}} {774 0 0 0-7534 {}} {774 0 0 0-7511 {}} {772 0 0 0-7382 {}} {772 0 0 0-7318 {}} {774 0 0 0-7284 {}} {774 0 0 0-7258 {}} {772 0 0 0-7177 {}} {772 0 0 0-7097 {}} {774 0 0 0-7060 {}} {774 0 0 0-7037 {}} {772 0 0 0-6908 {}} {772 0 0 0-6844 {}} {774 0 0 0-6810 {}} {774 0 0 0-6784 {}} {772 0 0 0-6686 {}} {772 0 0 0-6614 {}} {774 0 0 0-6577 {}} {774 0 0 0-6554 {}} {772 0 0 0-6424 {}} {772 0 0 0-6360 {}} {774 0 0 0-6333 {}}} SUCCS {{774 0 1.564 0-6153 {}} {774 0 1.564 0-6234 {}} {774 0 0 0-6310 {}} {258 0 0 0-6333 {}} {130 0 0 0-6350 {}} {258 0 1.564 0-6360 {}} {258 0 1.564 0-6424 {}} {258 0 0 0-6554 {}} {258 0 0 0-6577 {}} {258 0 1.564 0-6614 {}} {258 0 1.564 0-6686 {}} {258 0 0 0-6784 {}} {258 0 0 0-6810 {}} {258 0 1.564 0-6844 {}} {258 0 1.564 0-6908 {}} {258 0 0 0-7037 {}} {258 0 0 0-7060 {}} {258 0 1.564 0-7097 {}} {258 0 1.564 0-7177 {}} {258 0 0 0-7258 {}} {258 0 0 0-7284 {}} {258 0 1.564 0-7318 {}} {258 0 1.564 0-7382 {}} {258 0 0 0-7511 {}} {258 0 0 0-7534 {}} {258 0 1.564 0-7571 {}} {258 0 1.564 0-7643 {}} {258 0 0 0-7740 {}} {258 0 0 0-7766 {}} {258 0 1.564 0-7799 {}} {258 0 1.564 0-7863 {}} {258 0 0 0-7992 {}} {258 0 0 0-8015 {}}} CYCLES {}}
set a(0-6311) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#1)(9-3)#10 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-363 LOC {1 0.0521895 27 0.0 27 0.0 34 0.8291185999999999} PREDS {{146 0 0 0-6308 {}} {258 0 0 0-6230 {}}} SUCCS {{259 0 1.564 0-6312 {}} {130 0 0 0-6350 {}}} CYCLES {}}
set a(0-6312) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(10,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(1).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-364 LOC {26 1.0 27 0.9415 27 1.0 28 0.006249937500000025 35 0.006249937500000025} PREDS {{774 0 0 0-6312 {}} {259 0 1.564 0-6311 {}} {130 0 0 0-6308 {}} {258 0 1.564 0-6306 {}} {256 0 0 0-6236 {}} {256 0 0 0-6154 {}} {128 0 0 0-6144 {}} {774 0 0 0-8017 {}} {774 0 0 0-7994 {}} {772 0 0 0-7865 {}} {772 0 0 0-7801 {}} {774 0 0 0-7768 {}} {774 0 0 0-7742 {}} {772 0 0 0-7645 {}} {772 0 0 0-7573 {}} {774 0 0 0-7536 {}} {774 0 0 0-7513 {}} {772 0 0 0-7384 {}} {772 0 0 0-7320 {}} {774 0 0 0-7286 {}} {774 0 0 0-7260 {}} {772 0 0 0-7179 {}} {772 0 0 0-7099 {}} {774 0 0 0-7062 {}} {774 0 0 0-7039 {}} {772 0 0 0-6910 {}} {772 0 0 0-6846 {}} {774 0 0 0-6812 {}} {774 0 0 0-6786 {}} {772 0 0 0-6688 {}} {772 0 0 0-6616 {}} {774 0 0 0-6579 {}} {774 0 0 0-6556 {}} {772 0 0 0-6426 {}} {772 0 0 0-6362 {}} {774 0 0 0-6334 {}}} SUCCS {{774 0 1.564 0-6154 {}} {774 0 1.564 0-6236 {}} {774 0 0 0-6312 {}} {258 0 0 0-6334 {}} {130 0 0 0-6350 {}} {258 0 1.564 0-6362 {}} {258 0 1.564 0-6426 {}} {258 0 0 0-6556 {}} {258 0 0 0-6579 {}} {258 0 1.564 0-6616 {}} {258 0 1.564 0-6688 {}} {258 0 0 0-6786 {}} {258 0 0 0-6812 {}} {258 0 1.564 0-6846 {}} {258 0 1.564 0-6910 {}} {258 0 0 0-7039 {}} {258 0 0 0-7062 {}} {258 0 1.564 0-7099 {}} {258 0 1.564 0-7179 {}} {258 0 0 0-7260 {}} {258 0 0 0-7286 {}} {258 0 1.564 0-7320 {}} {258 0 1.564 0-7384 {}} {258 0 0 0-7513 {}} {258 0 0 0-7536 {}} {258 0 1.564 0-7573 {}} {258 0 1.564 0-7645 {}} {258 0 0 0-7742 {}} {258 0 0 0-7768 {}} {258 0 1.564 0-7801 {}} {258 0 1.564 0-7865 {}} {258 0 0 0-7994 {}} {258 0 0 0-8017 {}}} CYCLES {}}
set a(0-6313) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#1)(9-3)#11 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-365 LOC {1 0.0521895 27 0.0 27 0.0 34 0.8291185999999999} PREDS {{146 0 0 0-6308 {}} {258 0 0 0-6230 {}}} SUCCS {{259 0 1.564 0-6314 {}} {130 0 0 0-6350 {}}} CYCLES {}}
set a(0-6314) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(11,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(2).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-366 LOC {26 1.0 27 0.9415 27 1.0 28 0.006249937500000025 35 0.006249937500000025} PREDS {{774 0 0 0-6314 {}} {259 0 1.564 0-6313 {}} {130 0 0 0-6308 {}} {258 0 1.564 0-6306 {}} {256 0 0 0-6238 {}} {256 0 0 0-6155 {}} {128 0 0 0-6144 {}} {774 0 0 0-8019 {}} {774 0 0 0-7996 {}} {772 0 0 0-7867 {}} {772 0 0 0-7803 {}} {774 0 0 0-7770 {}} {774 0 0 0-7744 {}} {772 0 0 0-7647 {}} {772 0 0 0-7575 {}} {774 0 0 0-7538 {}} {774 0 0 0-7515 {}} {772 0 0 0-7386 {}} {772 0 0 0-7322 {}} {774 0 0 0-7288 {}} {774 0 0 0-7262 {}} {772 0 0 0-7181 {}} {772 0 0 0-7101 {}} {774 0 0 0-7064 {}} {774 0 0 0-7041 {}} {772 0 0 0-6912 {}} {772 0 0 0-6848 {}} {774 0 0 0-6814 {}} {774 0 0 0-6788 {}} {772 0 0 0-6690 {}} {772 0 0 0-6618 {}} {774 0 0 0-6581 {}} {774 0 0 0-6558 {}} {772 0 0 0-6428 {}} {772 0 0 0-6364 {}} {774 0 0 0-6335 {}}} SUCCS {{774 0 1.564 0-6155 {}} {774 0 1.564 0-6238 {}} {774 0 0 0-6314 {}} {258 0 0 0-6335 {}} {130 0 0 0-6350 {}} {258 0 1.564 0-6364 {}} {258 0 1.564 0-6428 {}} {258 0 0 0-6558 {}} {258 0 0 0-6581 {}} {258 0 1.564 0-6618 {}} {258 0 1.564 0-6690 {}} {258 0 0 0-6788 {}} {258 0 0 0-6814 {}} {258 0 1.564 0-6848 {}} {258 0 1.564 0-6912 {}} {258 0 0 0-7041 {}} {258 0 0 0-7064 {}} {258 0 1.564 0-7101 {}} {258 0 1.564 0-7181 {}} {258 0 0 0-7262 {}} {258 0 0 0-7288 {}} {258 0 1.564 0-7322 {}} {258 0 1.564 0-7386 {}} {258 0 0 0-7515 {}} {258 0 0 0-7538 {}} {258 0 1.564 0-7575 {}} {258 0 1.564 0-7647 {}} {258 0 0 0-7744 {}} {258 0 0 0-7770 {}} {258 0 1.564 0-7803 {}} {258 0 1.564 0-7867 {}} {258 0 0 0-7996 {}} {258 0 0 0-8019 {}}} CYCLES {}}
set a(0-6315) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#1)(9-3)#12 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-367 LOC {1 0.0521895 27 0.0 27 0.0 34 0.8291185999999999} PREDS {{146 0 0 0-6308 {}} {258 0 0 0-6230 {}}} SUCCS {{259 0 1.564 0-6316 {}} {130 0 0 0-6350 {}}} CYCLES {}}
set a(0-6316) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(12,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(3).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-368 LOC {26 1.0 27 0.9415 27 1.0 28 0.006249937500000025 35 0.006249937500000025} PREDS {{774 0 0 0-6316 {}} {259 0 1.564 0-6315 {}} {130 0 0 0-6308 {}} {258 0 1.564 0-6306 {}} {256 0 0 0-6240 {}} {256 0 0 0-6156 {}} {128 0 0 0-6144 {}} {774 0 0 0-8021 {}} {774 0 0 0-7998 {}} {772 0 0 0-7869 {}} {772 0 0 0-7805 {}} {774 0 0 0-7772 {}} {774 0 0 0-7746 {}} {772 0 0 0-7649 {}} {772 0 0 0-7577 {}} {774 0 0 0-7540 {}} {774 0 0 0-7517 {}} {772 0 0 0-7388 {}} {772 0 0 0-7324 {}} {774 0 0 0-7290 {}} {774 0 0 0-7264 {}} {772 0 0 0-7183 {}} {772 0 0 0-7103 {}} {774 0 0 0-7066 {}} {774 0 0 0-7043 {}} {772 0 0 0-6914 {}} {772 0 0 0-6850 {}} {774 0 0 0-6816 {}} {774 0 0 0-6790 {}} {772 0 0 0-6692 {}} {772 0 0 0-6620 {}} {774 0 0 0-6583 {}} {774 0 0 0-6560 {}} {772 0 0 0-6430 {}} {772 0 0 0-6366 {}} {774 0 0 0-6336 {}}} SUCCS {{774 0 1.564 0-6156 {}} {774 0 1.564 0-6240 {}} {774 0 0 0-6316 {}} {258 0 0 0-6336 {}} {130 0 0 0-6350 {}} {258 0 1.564 0-6366 {}} {258 0 1.564 0-6430 {}} {258 0 0 0-6560 {}} {258 0 0 0-6583 {}} {258 0 1.564 0-6620 {}} {258 0 1.564 0-6692 {}} {258 0 0 0-6790 {}} {258 0 0 0-6816 {}} {258 0 1.564 0-6850 {}} {258 0 1.564 0-6914 {}} {258 0 0 0-7043 {}} {258 0 0 0-7066 {}} {258 0 1.564 0-7103 {}} {258 0 1.564 0-7183 {}} {258 0 0 0-7264 {}} {258 0 0 0-7290 {}} {258 0 1.564 0-7324 {}} {258 0 1.564 0-7388 {}} {258 0 0 0-7517 {}} {258 0 0 0-7540 {}} {258 0 1.564 0-7577 {}} {258 0 1.564 0-7649 {}} {258 0 0 0-7746 {}} {258 0 0 0-7772 {}} {258 0 1.564 0-7805 {}} {258 0 1.564 0-7869 {}} {258 0 0 0-7998 {}} {258 0 0 0-8021 {}}} CYCLES {}}
set a(0-6317) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#1)(9-3)#13 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-369 LOC {1 0.0521895 27 0.0 27 0.0 34 0.8291185999999999} PREDS {{146 0 0 0-6308 {}} {258 0 0 0-6230 {}}} SUCCS {{259 0 1.564 0-6318 {}} {130 0 0 0-6350 {}}} CYCLES {}}
set a(0-6318) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(4).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-370 LOC {26 1.0 27 0.9415 27 1.0 28 0.006249937500000025 35 0.006249937500000025} PREDS {{774 0 0 0-6318 {}} {259 0 1.564 0-6317 {}} {130 0 0 0-6308 {}} {258 0 1.564 0-6306 {}} {256 0 0 0-6242 {}} {256 0 0 0-6157 {}} {128 0 0 0-6144 {}} {774 0 0 0-8023 {}} {774 0 0 0-8000 {}} {772 0 0 0-7871 {}} {772 0 0 0-7807 {}} {774 0 0 0-7774 {}} {774 0 0 0-7748 {}} {772 0 0 0-7651 {}} {772 0 0 0-7579 {}} {774 0 0 0-7542 {}} {774 0 0 0-7519 {}} {772 0 0 0-7390 {}} {772 0 0 0-7326 {}} {774 0 0 0-7292 {}} {774 0 0 0-7266 {}} {772 0 0 0-7185 {}} {772 0 0 0-7105 {}} {774 0 0 0-7068 {}} {774 0 0 0-7045 {}} {772 0 0 0-6916 {}} {772 0 0 0-6852 {}} {774 0 0 0-6818 {}} {774 0 0 0-6792 {}} {772 0 0 0-6694 {}} {772 0 0 0-6622 {}} {774 0 0 0-6585 {}} {774 0 0 0-6562 {}} {772 0 0 0-6432 {}} {772 0 0 0-6368 {}} {774 0 0 0-6337 {}}} SUCCS {{774 0 1.564 0-6157 {}} {774 0 1.564 0-6242 {}} {774 0 0 0-6318 {}} {258 0 0 0-6337 {}} {130 0 0 0-6350 {}} {258 0 1.564 0-6368 {}} {258 0 1.564 0-6432 {}} {258 0 0 0-6562 {}} {258 0 0 0-6585 {}} {258 0 1.564 0-6622 {}} {258 0 1.564 0-6694 {}} {258 0 0 0-6792 {}} {258 0 0 0-6818 {}} {258 0 1.564 0-6852 {}} {258 0 1.564 0-6916 {}} {258 0 0 0-7045 {}} {258 0 0 0-7068 {}} {258 0 1.564 0-7105 {}} {258 0 1.564 0-7185 {}} {258 0 0 0-7266 {}} {258 0 0 0-7292 {}} {258 0 1.564 0-7326 {}} {258 0 1.564 0-7390 {}} {258 0 0 0-7519 {}} {258 0 0 0-7542 {}} {258 0 1.564 0-7579 {}} {258 0 1.564 0-7651 {}} {258 0 0 0-7748 {}} {258 0 0 0-7774 {}} {258 0 1.564 0-7807 {}} {258 0 1.564 0-7871 {}} {258 0 0 0-8000 {}} {258 0 0 0-8023 {}}} CYCLES {}}
set a(0-6319) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#1)(9-3)#14 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-371 LOC {1 0.0521895 27 0.0 27 0.0 34 0.8291185999999999} PREDS {{146 0 0 0-6308 {}} {258 0 0 0-6230 {}}} SUCCS {{259 0 1.564 0-6320 {}} {130 0 0 0-6350 {}}} CYCLES {}}
set a(0-6320) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(14,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(5).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-372 LOC {26 1.0 27 0.9415 27 1.0 28 0.006249937500000025 35 0.006249937500000025} PREDS {{774 0 0 0-6320 {}} {259 0 1.564 0-6319 {}} {130 0 0 0-6308 {}} {258 0 1.564 0-6306 {}} {256 0 0 0-6244 {}} {256 0 0 0-6158 {}} {128 0 0 0-6144 {}} {774 0 0 0-8025 {}} {774 0 0 0-8002 {}} {772 0 0 0-7873 {}} {772 0 0 0-7809 {}} {774 0 0 0-7776 {}} {774 0 0 0-7750 {}} {772 0 0 0-7653 {}} {772 0 0 0-7581 {}} {774 0 0 0-7544 {}} {774 0 0 0-7521 {}} {772 0 0 0-7392 {}} {772 0 0 0-7328 {}} {774 0 0 0-7294 {}} {774 0 0 0-7268 {}} {772 0 0 0-7187 {}} {772 0 0 0-7107 {}} {774 0 0 0-7070 {}} {774 0 0 0-7047 {}} {772 0 0 0-6918 {}} {772 0 0 0-6854 {}} {774 0 0 0-6820 {}} {774 0 0 0-6794 {}} {772 0 0 0-6696 {}} {772 0 0 0-6624 {}} {774 0 0 0-6587 {}} {774 0 0 0-6564 {}} {772 0 0 0-6434 {}} {772 0 0 0-6370 {}} {774 0 0 0-6338 {}}} SUCCS {{774 0 1.564 0-6158 {}} {774 0 1.564 0-6244 {}} {774 0 0 0-6320 {}} {258 0 0 0-6338 {}} {130 0 0 0-6350 {}} {258 0 1.564 0-6370 {}} {258 0 1.564 0-6434 {}} {258 0 0 0-6564 {}} {258 0 0 0-6587 {}} {258 0 1.564 0-6624 {}} {258 0 1.564 0-6696 {}} {258 0 0 0-6794 {}} {258 0 0 0-6820 {}} {258 0 1.564 0-6854 {}} {258 0 1.564 0-6918 {}} {258 0 0 0-7047 {}} {258 0 0 0-7070 {}} {258 0 1.564 0-7107 {}} {258 0 1.564 0-7187 {}} {258 0 0 0-7268 {}} {258 0 0 0-7294 {}} {258 0 1.564 0-7328 {}} {258 0 1.564 0-7392 {}} {258 0 0 0-7521 {}} {258 0 0 0-7544 {}} {258 0 1.564 0-7581 {}} {258 0 1.564 0-7653 {}} {258 0 0 0-7750 {}} {258 0 0 0-7776 {}} {258 0 1.564 0-7809 {}} {258 0 1.564 0-7873 {}} {258 0 0 0-8002 {}} {258 0 0 0-8025 {}}} CYCLES {}}
set a(0-6321) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#1)(9-3)#15 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-373 LOC {1 0.0521895 27 0.0 27 0.0 34 0.8291185999999999} PREDS {{146 0 0 0-6308 {}} {258 0 0 0-6230 {}}} SUCCS {{259 0 1.564 0-6322 {}} {130 0 0 0-6350 {}}} CYCLES {}}
set a(0-6322) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(15,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(6).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-374 LOC {26 1.0 27 0.9415 27 1.0 28 0.006249937500000025 35 0.006249937500000025} PREDS {{774 0 0 0-6322 {}} {259 0 1.564 0-6321 {}} {130 0 0 0-6308 {}} {258 0 1.564 0-6306 {}} {256 0 0 0-6246 {}} {256 0 0 0-6159 {}} {128 0 0 0-6144 {}} {774 0 0 0-8027 {}} {774 0 0 0-8004 {}} {772 0 0 0-7875 {}} {772 0 0 0-7811 {}} {774 0 0 0-7778 {}} {774 0 0 0-7752 {}} {772 0 0 0-7655 {}} {772 0 0 0-7583 {}} {774 0 0 0-7546 {}} {774 0 0 0-7523 {}} {772 0 0 0-7394 {}} {772 0 0 0-7330 {}} {774 0 0 0-7296 {}} {774 0 0 0-7270 {}} {772 0 0 0-7189 {}} {772 0 0 0-7109 {}} {774 0 0 0-7072 {}} {774 0 0 0-7049 {}} {772 0 0 0-6920 {}} {772 0 0 0-6856 {}} {774 0 0 0-6822 {}} {774 0 0 0-6796 {}} {772 0 0 0-6698 {}} {772 0 0 0-6626 {}} {774 0 0 0-6589 {}} {774 0 0 0-6566 {}} {772 0 0 0-6436 {}} {772 0 0 0-6372 {}} {774 0 0 0-6339 {}}} SUCCS {{774 0 1.564 0-6159 {}} {774 0 1.564 0-6246 {}} {774 0 0 0-6322 {}} {258 0 0 0-6339 {}} {130 0 0 0-6350 {}} {258 0 1.564 0-6372 {}} {258 0 1.564 0-6436 {}} {258 0 0 0-6566 {}} {258 0 0 0-6589 {}} {258 0 1.564 0-6626 {}} {258 0 1.564 0-6698 {}} {258 0 0 0-6796 {}} {258 0 0 0-6822 {}} {258 0 1.564 0-6856 {}} {258 0 1.564 0-6920 {}} {258 0 0 0-7049 {}} {258 0 0 0-7072 {}} {258 0 1.564 0-7109 {}} {258 0 1.564 0-7189 {}} {258 0 0 0-7270 {}} {258 0 0 0-7296 {}} {258 0 1.564 0-7330 {}} {258 0 1.564 0-7394 {}} {258 0 0 0-7523 {}} {258 0 0 0-7546 {}} {258 0 1.564 0-7583 {}} {258 0 1.564 0-7655 {}} {258 0 0 0-7752 {}} {258 0 0 0-7778 {}} {258 0 1.564 0-7811 {}} {258 0 1.564 0-7875 {}} {258 0 0 0-8004 {}} {258 0 0 0-8027 {}}} CYCLES {}}
set a(0-6323) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#1)(9-3)#1 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-375 LOC {1 0.0521895 27 0.0 27 0.0 34 0.8291185999999999} PREDS {{146 0 0 0-6308 {}} {258 0 0 0-6230 {}}} SUCCS {{259 0 1.564 0-6324 {}} {130 0 0 0-6350 {}}} CYCLES {}}
set a(0-6324) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(16,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(7).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-376 LOC {26 1.0 27 0.9415 27 1.0 28 0.006249937500000025 35 0.006249937500000025} PREDS {{774 0 0 0-6324 {}} {259 0 1.564 0-6323 {}} {130 0 0 0-6308 {}} {258 0 1.564 0-6306 {}} {256 0 0 0-6248 {}} {256 0 0 0-6160 {}} {128 0 0 0-6144 {}} {774 0 0 0-8029 {}} {774 0 0 0-8006 {}} {772 0 0 0-7877 {}} {772 0 0 0-7813 {}} {774 0 0 0-7780 {}} {774 0 0 0-7754 {}} {772 0 0 0-7657 {}} {772 0 0 0-7585 {}} {774 0 0 0-7548 {}} {774 0 0 0-7525 {}} {772 0 0 0-7396 {}} {772 0 0 0-7332 {}} {774 0 0 0-7298 {}} {774 0 0 0-7272 {}} {772 0 0 0-7191 {}} {772 0 0 0-7111 {}} {774 0 0 0-7074 {}} {774 0 0 0-7051 {}} {772 0 0 0-6922 {}} {772 0 0 0-6858 {}} {774 0 0 0-6824 {}} {774 0 0 0-6798 {}} {772 0 0 0-6700 {}} {772 0 0 0-6628 {}} {774 0 0 0-6591 {}} {774 0 0 0-6568 {}} {772 0 0 0-6438 {}} {772 0 0 0-6374 {}} {774 0 0 0-6340 {}}} SUCCS {{774 0 1.564 0-6160 {}} {774 0 1.564 0-6248 {}} {774 0 0 0-6324 {}} {258 0 0 0-6340 {}} {130 0 0 0-6350 {}} {258 0 1.564 0-6374 {}} {258 0 1.564 0-6438 {}} {258 0 0 0-6568 {}} {258 0 0 0-6591 {}} {258 0 1.564 0-6628 {}} {258 0 1.564 0-6700 {}} {258 0 0 0-6798 {}} {258 0 0 0-6824 {}} {258 0 1.564 0-6858 {}} {258 0 1.564 0-6922 {}} {258 0 0 0-7051 {}} {258 0 0 0-7074 {}} {258 0 1.564 0-7111 {}} {258 0 1.564 0-7191 {}} {258 0 0 0-7272 {}} {258 0 0 0-7298 {}} {258 0 1.564 0-7332 {}} {258 0 1.564 0-7396 {}} {258 0 0 0-7525 {}} {258 0 0 0-7548 {}} {258 0 1.564 0-7585 {}} {258 0 1.564 0-7657 {}} {258 0 0 0-7754 {}} {258 0 0 0-7780 {}} {258 0 1.564 0-7813 {}} {258 0 1.564 0-7877 {}} {258 0 0 0-8006 {}} {258 0 0 0-8029 {}}} CYCLES {}}
set a(0-6325) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(64,0,64,0,64) QUANTITY 16 NAME COMP_LOOP-1:acc#8 TYPE ACCU DELAY {0.77 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-377 LOC {2 0.1432532 3 0.9516125999999999 3 0.9516125999999999 3 0.9999999573717948 23 0.9002437073717948} PREDS {{258 0 0 0-6287 {}} {258 0 0 0-6223 {}}} SUCCS {{259 0 0 0-6326 {}} {130 0 0 0-6350 {}}} CYCLES {}}
set a(0-6326) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_dev.base#2 TYPE {C-CORE PORT} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-378 LOC {2 0.1916406 4 0.90024375 4 0.90024375 23 0.90024375} PREDS {{259 0 0 0-6325 {}} {128 0 0 0-6328 {}}} SUCCS {{258 0 0 0-6328 {}} {130 0 0 0-6350 {}}} CYCLES {}}
set a(0-6327) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_dev.m#2 TYPE {C-CORE PORT} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-379 LOC {2 0.0 4 0.90024375 4 0.90024375 23 0.90024375} PREDS {{128 0 0 0-6328 {}}} SUCCS {{259 0 0 0-6328 {}} {130 0 0 0-6350 {}}} CYCLES {}}
set a(0-6328) {AREA_SCORE 63500.57 LIBRARY cluster MODULE modulo_dev_5aba70be30c71e06949afd4ea79f22a65a69() QUANTITY 1 MULTICYCLE modulo_dev_5aba70be30c71e06949afd4ea79f22a65a69() MINCLKPRD 5.96 NAME COMP_LOOP-1:modulo_dev()#2 TYPE C-CORE DELAY {11cy+0.10 ns} INPUT_DELAY {1.60 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-380 LOC {2 1.0 4 0.92 4 1.0 16 0.0064061875000001045 35 0.0064061875000001045} PREDS {{259 0 0 0-6327 {}} {258 0 0 0-6326 {}}} SUCCS {{128 0 0 0-6326 {}} {128 0 0 0-6327 {}} {259 0 0 0-6329 {}}} CYCLES {}}
set a(0-6329) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_dev.return#2 TYPE {C-CORE PORT} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-381 LOC {14 0.006406225 16 1.0 16 1.0 35 0.8291185999999999} PREDS {{259 0 0 0-6328 {}}} SUCCS {{258 0 1.564 0-6333 {}} {258 0 1.564 0-6334 {}} {258 0 1.564 0-6335 {}} {258 0 1.564 0-6336 {}} {258 0 1.564 0-6337 {}} {258 0 1.564 0-6338 {}} {258 0 1.564 0-6339 {}} {258 0 1.564 0-6340 {}} {130 0 0 0-6350 {}}} CYCLES {}}
set a(0-6330) {AREA_SCORE {} NAME COMP_LOOP:asn#58 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-382 LOC {0 1.0 0 1.0 0 1.0 0 1.0 35 0.926875} PREDS {} SUCCS {{259 0 0 0-6331 {}} {130 0 0 0-6350 {}}} CYCLES {}}
set a(0-6331) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j(10:0))(2-0)#3 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-383 LOC {0 1.0 0 1.0 0 1.0 35 0.926875} PREDS {{259 0 0 0-6330 {}}} SUCCS {{259 0 0 0-6332 {}} {130 0 0 0-6350 {}}} CYCLES {}}
set a(0-6332) {AREA_SCORE {} NAME COMP_LOOP:switch#17 TYPE SELECT PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-384 LOC {0 1.0 0 1.0 0 1.0 35 0.926875} PREDS {{259 0 0 0-6331 {}}} SUCCS {{131 0 0 0-6333 {}} {131 0 0 0-6334 {}} {131 0 0 0-6335 {}} {131 0 0 0-6336 {}} {131 0 0 0-6337 {}} {131 0 0 0-6338 {}} {131 0 0 0-6339 {}} {131 0 0 0-6340 {}}} CYCLES {}}
set a(0-6333) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(9,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(0).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-385 LOC {27 1.0 28 0.9415 28 1.0 29 0.006249937500000025 36 0.006249937500000025} PREDS {{774 0 0 0-6333 {}} {131 0 0 0-6332 {}} {258 0 1.564 0-6329 {}} {258 0 0 0-6310 {}} {256 0 0 0-6234 {}} {256 0 0 0-6153 {}} {258 0 1.564 0-6149 {}} {128 0 0 0-6144 {}} {774 0 0 0-8015 {}} {774 0 0 0-7992 {}} {772 0 0 0-7863 {}} {772 0 0 0-7799 {}} {774 0 0 0-7766 {}} {774 0 0 0-7740 {}} {772 0 0 0-7643 {}} {772 0 0 0-7571 {}} {774 0 0 0-7534 {}} {774 0 0 0-7511 {}} {772 0 0 0-7382 {}} {772 0 0 0-7318 {}} {774 0 0 0-7284 {}} {774 0 0 0-7258 {}} {772 0 0 0-7177 {}} {772 0 0 0-7097 {}} {774 0 0 0-7060 {}} {774 0 0 0-7037 {}} {772 0 0 0-6908 {}} {772 0 0 0-6844 {}} {774 0 0 0-6810 {}} {774 0 0 0-6784 {}} {772 0 0 0-6686 {}} {772 0 0 0-6614 {}} {774 0 0 0-6577 {}} {774 0 0 0-6554 {}} {772 0 0 0-6424 {}} {772 0 0 0-6360 {}}} SUCCS {{774 0 1.564 0-6153 {}} {774 0 1.564 0-6234 {}} {774 0 0 0-6310 {}} {774 0 0 0-6333 {}} {130 0 0 0-6350 {}} {258 0 1.564 0-6360 {}} {258 0 1.564 0-6424 {}} {258 0 0 0-6554 {}} {258 0 0 0-6577 {}} {258 0 1.564 0-6614 {}} {258 0 1.564 0-6686 {}} {258 0 0 0-6784 {}} {258 0 0 0-6810 {}} {258 0 1.564 0-6844 {}} {258 0 1.564 0-6908 {}} {258 0 0 0-7037 {}} {258 0 0 0-7060 {}} {258 0 1.564 0-7097 {}} {258 0 1.564 0-7177 {}} {258 0 0 0-7258 {}} {258 0 0 0-7284 {}} {258 0 1.564 0-7318 {}} {258 0 1.564 0-7382 {}} {258 0 0 0-7511 {}} {258 0 0 0-7534 {}} {258 0 1.564 0-7571 {}} {258 0 1.564 0-7643 {}} {258 0 0 0-7740 {}} {258 0 0 0-7766 {}} {258 0 1.564 0-7799 {}} {258 0 1.564 0-7863 {}} {258 0 0 0-7992 {}} {258 0 0 0-8015 {}}} CYCLES {}}
set a(0-6334) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(10,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(1).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-386 LOC {27 1.0 28 0.9415 28 1.0 29 0.006249937500000025 36 0.006249937500000025} PREDS {{774 0 0 0-6334 {}} {131 0 0 0-6332 {}} {258 0 1.564 0-6329 {}} {258 0 0 0-6312 {}} {256 0 0 0-6236 {}} {256 0 0 0-6154 {}} {258 0 1.564 0-6149 {}} {128 0 0 0-6144 {}} {774 0 0 0-8017 {}} {774 0 0 0-7994 {}} {772 0 0 0-7865 {}} {772 0 0 0-7801 {}} {774 0 0 0-7768 {}} {774 0 0 0-7742 {}} {772 0 0 0-7645 {}} {772 0 0 0-7573 {}} {774 0 0 0-7536 {}} {774 0 0 0-7513 {}} {772 0 0 0-7384 {}} {772 0 0 0-7320 {}} {774 0 0 0-7286 {}} {774 0 0 0-7260 {}} {772 0 0 0-7179 {}} {772 0 0 0-7099 {}} {774 0 0 0-7062 {}} {774 0 0 0-7039 {}} {772 0 0 0-6910 {}} {772 0 0 0-6846 {}} {774 0 0 0-6812 {}} {774 0 0 0-6786 {}} {772 0 0 0-6688 {}} {772 0 0 0-6616 {}} {774 0 0 0-6579 {}} {774 0 0 0-6556 {}} {772 0 0 0-6426 {}} {772 0 0 0-6362 {}}} SUCCS {{774 0 1.564 0-6154 {}} {774 0 1.564 0-6236 {}} {774 0 0 0-6312 {}} {774 0 0 0-6334 {}} {130 0 0 0-6350 {}} {258 0 1.564 0-6362 {}} {258 0 1.564 0-6426 {}} {258 0 0 0-6556 {}} {258 0 0 0-6579 {}} {258 0 1.564 0-6616 {}} {258 0 1.564 0-6688 {}} {258 0 0 0-6786 {}} {258 0 0 0-6812 {}} {258 0 1.564 0-6846 {}} {258 0 1.564 0-6910 {}} {258 0 0 0-7039 {}} {258 0 0 0-7062 {}} {258 0 1.564 0-7099 {}} {258 0 1.564 0-7179 {}} {258 0 0 0-7260 {}} {258 0 0 0-7286 {}} {258 0 1.564 0-7320 {}} {258 0 1.564 0-7384 {}} {258 0 0 0-7513 {}} {258 0 0 0-7536 {}} {258 0 1.564 0-7573 {}} {258 0 1.564 0-7645 {}} {258 0 0 0-7742 {}} {258 0 0 0-7768 {}} {258 0 1.564 0-7801 {}} {258 0 1.564 0-7865 {}} {258 0 0 0-7994 {}} {258 0 0 0-8017 {}}} CYCLES {}}
set a(0-6335) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(11,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(2).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-387 LOC {27 1.0 28 0.9415 28 1.0 29 0.006249937500000025 36 0.006249937500000025} PREDS {{774 0 0 0-6335 {}} {131 0 0 0-6332 {}} {258 0 1.564 0-6329 {}} {258 0 0 0-6314 {}} {256 0 0 0-6238 {}} {256 0 0 0-6155 {}} {258 0 1.564 0-6149 {}} {128 0 0 0-6144 {}} {774 0 0 0-8019 {}} {774 0 0 0-7996 {}} {772 0 0 0-7867 {}} {772 0 0 0-7803 {}} {774 0 0 0-7770 {}} {774 0 0 0-7744 {}} {772 0 0 0-7647 {}} {772 0 0 0-7575 {}} {774 0 0 0-7538 {}} {774 0 0 0-7515 {}} {772 0 0 0-7386 {}} {772 0 0 0-7322 {}} {774 0 0 0-7288 {}} {774 0 0 0-7262 {}} {772 0 0 0-7181 {}} {772 0 0 0-7101 {}} {774 0 0 0-7064 {}} {774 0 0 0-7041 {}} {772 0 0 0-6912 {}} {772 0 0 0-6848 {}} {774 0 0 0-6814 {}} {774 0 0 0-6788 {}} {772 0 0 0-6690 {}} {772 0 0 0-6618 {}} {774 0 0 0-6581 {}} {774 0 0 0-6558 {}} {772 0 0 0-6428 {}} {772 0 0 0-6364 {}}} SUCCS {{774 0 1.564 0-6155 {}} {774 0 1.564 0-6238 {}} {774 0 0 0-6314 {}} {774 0 0 0-6335 {}} {130 0 0 0-6350 {}} {258 0 1.564 0-6364 {}} {258 0 1.564 0-6428 {}} {258 0 0 0-6558 {}} {258 0 0 0-6581 {}} {258 0 1.564 0-6618 {}} {258 0 1.564 0-6690 {}} {258 0 0 0-6788 {}} {258 0 0 0-6814 {}} {258 0 1.564 0-6848 {}} {258 0 1.564 0-6912 {}} {258 0 0 0-7041 {}} {258 0 0 0-7064 {}} {258 0 1.564 0-7101 {}} {258 0 1.564 0-7181 {}} {258 0 0 0-7262 {}} {258 0 0 0-7288 {}} {258 0 1.564 0-7322 {}} {258 0 1.564 0-7386 {}} {258 0 0 0-7515 {}} {258 0 0 0-7538 {}} {258 0 1.564 0-7575 {}} {258 0 1.564 0-7647 {}} {258 0 0 0-7744 {}} {258 0 0 0-7770 {}} {258 0 1.564 0-7803 {}} {258 0 1.564 0-7867 {}} {258 0 0 0-7996 {}} {258 0 0 0-8019 {}}} CYCLES {}}
set a(0-6336) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(12,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(3).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-388 LOC {27 1.0 28 0.9415 28 1.0 29 0.006249937500000025 36 0.006249937500000025} PREDS {{774 0 0 0-6336 {}} {131 0 0 0-6332 {}} {258 0 1.564 0-6329 {}} {258 0 0 0-6316 {}} {256 0 0 0-6240 {}} {256 0 0 0-6156 {}} {258 0 1.564 0-6149 {}} {128 0 0 0-6144 {}} {774 0 0 0-8021 {}} {774 0 0 0-7998 {}} {772 0 0 0-7869 {}} {772 0 0 0-7805 {}} {774 0 0 0-7772 {}} {774 0 0 0-7746 {}} {772 0 0 0-7649 {}} {772 0 0 0-7577 {}} {774 0 0 0-7540 {}} {774 0 0 0-7517 {}} {772 0 0 0-7388 {}} {772 0 0 0-7324 {}} {774 0 0 0-7290 {}} {774 0 0 0-7264 {}} {772 0 0 0-7183 {}} {772 0 0 0-7103 {}} {774 0 0 0-7066 {}} {774 0 0 0-7043 {}} {772 0 0 0-6914 {}} {772 0 0 0-6850 {}} {774 0 0 0-6816 {}} {774 0 0 0-6790 {}} {772 0 0 0-6692 {}} {772 0 0 0-6620 {}} {774 0 0 0-6583 {}} {774 0 0 0-6560 {}} {772 0 0 0-6430 {}} {772 0 0 0-6366 {}}} SUCCS {{774 0 1.564 0-6156 {}} {774 0 1.564 0-6240 {}} {774 0 0 0-6316 {}} {774 0 0 0-6336 {}} {130 0 0 0-6350 {}} {258 0 1.564 0-6366 {}} {258 0 1.564 0-6430 {}} {258 0 0 0-6560 {}} {258 0 0 0-6583 {}} {258 0 1.564 0-6620 {}} {258 0 1.564 0-6692 {}} {258 0 0 0-6790 {}} {258 0 0 0-6816 {}} {258 0 1.564 0-6850 {}} {258 0 1.564 0-6914 {}} {258 0 0 0-7043 {}} {258 0 0 0-7066 {}} {258 0 1.564 0-7103 {}} {258 0 1.564 0-7183 {}} {258 0 0 0-7264 {}} {258 0 0 0-7290 {}} {258 0 1.564 0-7324 {}} {258 0 1.564 0-7388 {}} {258 0 0 0-7517 {}} {258 0 0 0-7540 {}} {258 0 1.564 0-7577 {}} {258 0 1.564 0-7649 {}} {258 0 0 0-7746 {}} {258 0 0 0-7772 {}} {258 0 1.564 0-7805 {}} {258 0 1.564 0-7869 {}} {258 0 0 0-7998 {}} {258 0 0 0-8021 {}}} CYCLES {}}
set a(0-6337) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(4).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-389 LOC {27 1.0 28 0.9415 28 1.0 29 0.006249937500000025 36 0.006249937500000025} PREDS {{774 0 0 0-6337 {}} {131 0 0 0-6332 {}} {258 0 1.564 0-6329 {}} {258 0 0 0-6318 {}} {256 0 0 0-6242 {}} {256 0 0 0-6157 {}} {258 0 1.564 0-6149 {}} {128 0 0 0-6144 {}} {774 0 0 0-8023 {}} {774 0 0 0-8000 {}} {772 0 0 0-7871 {}} {772 0 0 0-7807 {}} {774 0 0 0-7774 {}} {774 0 0 0-7748 {}} {772 0 0 0-7651 {}} {772 0 0 0-7579 {}} {774 0 0 0-7542 {}} {774 0 0 0-7519 {}} {772 0 0 0-7390 {}} {772 0 0 0-7326 {}} {774 0 0 0-7292 {}} {774 0 0 0-7266 {}} {772 0 0 0-7185 {}} {772 0 0 0-7105 {}} {774 0 0 0-7068 {}} {774 0 0 0-7045 {}} {772 0 0 0-6916 {}} {772 0 0 0-6852 {}} {774 0 0 0-6818 {}} {774 0 0 0-6792 {}} {772 0 0 0-6694 {}} {772 0 0 0-6622 {}} {774 0 0 0-6585 {}} {774 0 0 0-6562 {}} {772 0 0 0-6432 {}} {772 0 0 0-6368 {}}} SUCCS {{774 0 1.564 0-6157 {}} {774 0 1.564 0-6242 {}} {774 0 0 0-6318 {}} {774 0 0 0-6337 {}} {130 0 0 0-6350 {}} {258 0 1.564 0-6368 {}} {258 0 1.564 0-6432 {}} {258 0 0 0-6562 {}} {258 0 0 0-6585 {}} {258 0 1.564 0-6622 {}} {258 0 1.564 0-6694 {}} {258 0 0 0-6792 {}} {258 0 0 0-6818 {}} {258 0 1.564 0-6852 {}} {258 0 1.564 0-6916 {}} {258 0 0 0-7045 {}} {258 0 0 0-7068 {}} {258 0 1.564 0-7105 {}} {258 0 1.564 0-7185 {}} {258 0 0 0-7266 {}} {258 0 0 0-7292 {}} {258 0 1.564 0-7326 {}} {258 0 1.564 0-7390 {}} {258 0 0 0-7519 {}} {258 0 0 0-7542 {}} {258 0 1.564 0-7579 {}} {258 0 1.564 0-7651 {}} {258 0 0 0-7748 {}} {258 0 0 0-7774 {}} {258 0 1.564 0-7807 {}} {258 0 1.564 0-7871 {}} {258 0 0 0-8000 {}} {258 0 0 0-8023 {}}} CYCLES {}}
set a(0-6338) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(14,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(5).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-390 LOC {27 1.0 28 0.9415 28 1.0 29 0.006249937500000025 36 0.006249937500000025} PREDS {{774 0 0 0-6338 {}} {131 0 0 0-6332 {}} {258 0 1.564 0-6329 {}} {258 0 0 0-6320 {}} {256 0 0 0-6244 {}} {256 0 0 0-6158 {}} {258 0 1.564 0-6149 {}} {128 0 0 0-6144 {}} {774 0 0 0-8025 {}} {774 0 0 0-8002 {}} {772 0 0 0-7873 {}} {772 0 0 0-7809 {}} {774 0 0 0-7776 {}} {774 0 0 0-7750 {}} {772 0 0 0-7653 {}} {772 0 0 0-7581 {}} {774 0 0 0-7544 {}} {774 0 0 0-7521 {}} {772 0 0 0-7392 {}} {772 0 0 0-7328 {}} {774 0 0 0-7294 {}} {774 0 0 0-7268 {}} {772 0 0 0-7187 {}} {772 0 0 0-7107 {}} {774 0 0 0-7070 {}} {774 0 0 0-7047 {}} {772 0 0 0-6918 {}} {772 0 0 0-6854 {}} {774 0 0 0-6820 {}} {774 0 0 0-6794 {}} {772 0 0 0-6696 {}} {772 0 0 0-6624 {}} {774 0 0 0-6587 {}} {774 0 0 0-6564 {}} {772 0 0 0-6434 {}} {772 0 0 0-6370 {}}} SUCCS {{774 0 1.564 0-6158 {}} {774 0 1.564 0-6244 {}} {774 0 0 0-6320 {}} {774 0 0 0-6338 {}} {130 0 0 0-6350 {}} {258 0 1.564 0-6370 {}} {258 0 1.564 0-6434 {}} {258 0 0 0-6564 {}} {258 0 0 0-6587 {}} {258 0 1.564 0-6624 {}} {258 0 1.564 0-6696 {}} {258 0 0 0-6794 {}} {258 0 0 0-6820 {}} {258 0 1.564 0-6854 {}} {258 0 1.564 0-6918 {}} {258 0 0 0-7047 {}} {258 0 0 0-7070 {}} {258 0 1.564 0-7107 {}} {258 0 1.564 0-7187 {}} {258 0 0 0-7268 {}} {258 0 0 0-7294 {}} {258 0 1.564 0-7328 {}} {258 0 1.564 0-7392 {}} {258 0 0 0-7521 {}} {258 0 0 0-7544 {}} {258 0 1.564 0-7581 {}} {258 0 1.564 0-7653 {}} {258 0 0 0-7750 {}} {258 0 0 0-7776 {}} {258 0 1.564 0-7809 {}} {258 0 1.564 0-7873 {}} {258 0 0 0-8002 {}} {258 0 0 0-8025 {}}} CYCLES {}}
set a(0-6339) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(15,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(6).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-391 LOC {27 1.0 28 0.9415 28 1.0 29 0.006249937500000025 36 0.006249937500000025} PREDS {{774 0 0 0-6339 {}} {131 0 0 0-6332 {}} {258 0 1.564 0-6329 {}} {258 0 0 0-6322 {}} {256 0 0 0-6246 {}} {256 0 0 0-6159 {}} {258 0 1.564 0-6149 {}} {128 0 0 0-6144 {}} {774 0 0 0-8027 {}} {774 0 0 0-8004 {}} {772 0 0 0-7875 {}} {772 0 0 0-7811 {}} {774 0 0 0-7778 {}} {774 0 0 0-7752 {}} {772 0 0 0-7655 {}} {772 0 0 0-7583 {}} {774 0 0 0-7546 {}} {774 0 0 0-7523 {}} {772 0 0 0-7394 {}} {772 0 0 0-7330 {}} {774 0 0 0-7296 {}} {774 0 0 0-7270 {}} {772 0 0 0-7189 {}} {772 0 0 0-7109 {}} {774 0 0 0-7072 {}} {774 0 0 0-7049 {}} {772 0 0 0-6920 {}} {772 0 0 0-6856 {}} {774 0 0 0-6822 {}} {774 0 0 0-6796 {}} {772 0 0 0-6698 {}} {772 0 0 0-6626 {}} {774 0 0 0-6589 {}} {774 0 0 0-6566 {}} {772 0 0 0-6436 {}} {772 0 0 0-6372 {}}} SUCCS {{774 0 1.564 0-6159 {}} {774 0 1.564 0-6246 {}} {774 0 0 0-6322 {}} {774 0 0 0-6339 {}} {130 0 0 0-6350 {}} {258 0 1.564 0-6372 {}} {258 0 1.564 0-6436 {}} {258 0 0 0-6566 {}} {258 0 0 0-6589 {}} {258 0 1.564 0-6626 {}} {258 0 1.564 0-6698 {}} {258 0 0 0-6796 {}} {258 0 0 0-6822 {}} {258 0 1.564 0-6856 {}} {258 0 1.564 0-6920 {}} {258 0 0 0-7049 {}} {258 0 0 0-7072 {}} {258 0 1.564 0-7109 {}} {258 0 1.564 0-7189 {}} {258 0 0 0-7270 {}} {258 0 0 0-7296 {}} {258 0 1.564 0-7330 {}} {258 0 1.564 0-7394 {}} {258 0 0 0-7523 {}} {258 0 0 0-7546 {}} {258 0 1.564 0-7583 {}} {258 0 1.564 0-7655 {}} {258 0 0 0-7752 {}} {258 0 0 0-7778 {}} {258 0 1.564 0-7811 {}} {258 0 1.564 0-7875 {}} {258 0 0 0-8004 {}} {258 0 0 0-8027 {}}} CYCLES {}}
set a(0-6340) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(16,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(7).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-392 LOC {27 1.0 28 0.9415 28 1.0 29 0.006249937500000025 36 0.006249937500000025} PREDS {{774 0 0 0-6340 {}} {131 0 0 0-6332 {}} {258 0 1.564 0-6329 {}} {258 0 0 0-6324 {}} {256 0 0 0-6248 {}} {256 0 0 0-6160 {}} {258 0 1.564 0-6149 {}} {128 0 0 0-6144 {}} {774 0 0 0-8029 {}} {774 0 0 0-8006 {}} {772 0 0 0-7877 {}} {772 0 0 0-7813 {}} {774 0 0 0-7780 {}} {774 0 0 0-7754 {}} {772 0 0 0-7657 {}} {772 0 0 0-7585 {}} {774 0 0 0-7548 {}} {774 0 0 0-7525 {}} {772 0 0 0-7396 {}} {772 0 0 0-7332 {}} {774 0 0 0-7298 {}} {774 0 0 0-7272 {}} {772 0 0 0-7191 {}} {772 0 0 0-7111 {}} {774 0 0 0-7074 {}} {774 0 0 0-7051 {}} {772 0 0 0-6922 {}} {772 0 0 0-6858 {}} {774 0 0 0-6824 {}} {774 0 0 0-6798 {}} {772 0 0 0-6700 {}} {772 0 0 0-6628 {}} {774 0 0 0-6591 {}} {774 0 0 0-6568 {}} {772 0 0 0-6438 {}} {772 0 0 0-6374 {}}} SUCCS {{774 0 1.564 0-6160 {}} {774 0 1.564 0-6248 {}} {774 0 0 0-6324 {}} {774 0 0 0-6340 {}} {130 0 0 0-6350 {}} {258 0 1.564 0-6374 {}} {258 0 1.564 0-6438 {}} {258 0 0 0-6568 {}} {258 0 0 0-6591 {}} {258 0 1.564 0-6628 {}} {258 0 1.564 0-6700 {}} {258 0 0 0-6798 {}} {258 0 0 0-6824 {}} {258 0 1.564 0-6858 {}} {258 0 1.564 0-6922 {}} {258 0 0 0-7051 {}} {258 0 0 0-7074 {}} {258 0 1.564 0-7111 {}} {258 0 1.564 0-7191 {}} {258 0 0 0-7272 {}} {258 0 0 0-7298 {}} {258 0 1.564 0-7332 {}} {258 0 1.564 0-7396 {}} {258 0 0 0-7525 {}} {258 0 0 0-7548 {}} {258 0 1.564 0-7585 {}} {258 0 1.564 0-7657 {}} {258 0 0 0-7754 {}} {258 0 0 0-7780 {}} {258 0 1.564 0-7813 {}} {258 0 1.564 0-7877 {}} {258 0 0 0-8006 {}} {258 0 0 0-8029 {}}} CYCLES {}}
set a(0-6341) {AREA_SCORE {} NAME COMP_LOOP-2:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-393 LOC {0 1.0 1 0.9648838249999999 1 0.9648838249999999 61 0.9648838249999999} PREDS {} SUCCS {{259 0 0 0-6342 {}} {130 0 0 0-6350 {}}} CYCLES {}}
set a(0-6342) {AREA_SCORE {} NAME COMP_LOOP-2:not#3 TYPE NOT PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-394 LOC {0 1.0 1 0.9648838249999999 1 0.9648838249999999 61 0.9648838249999999} PREDS {{259 0 0 0-6341 {}}} SUCCS {{259 0 0 0-6343 {}} {130 0 0 0-6350 {}}} CYCLES {}}
set a(0-6343) {AREA_SCORE {} NAME COMP_LOOP-2:COMP_LOOP:conc TYPE CONCATENATE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-395 LOC {0 1.0 1 0.9648838249999999 1 0.9648838249999999 61 0.9648838249999999} PREDS {{259 0 0 0-6342 {}}} SUCCS {{258 0 0 0-6347 {}} {130 0 0 0-6350 {}}} CYCLES {}}
set a(0-6344) {AREA_SCORE {} NAME COMP_LOOP:k:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-396 LOC {0 1.0 1 0.0 1 0.0 1 0.0 61 0.9648838249999999} PREDS {{774 0 0 0-8033 {}}} SUCCS {{259 0 0 0-6345 {}} {130 0 0 0-6350 {}} {256 0 0 0-8033 {}}} CYCLES {}}
set a(0-6345) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:3))(6-0)#4 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-397 LOC {0 1.0 1 0.0 1 0.0 61 0.9648838249999999} PREDS {{259 0 0 0-6344 {}}} SUCCS {{259 0 0 0-6346 {}} {130 0 0 0-6350 {}}} CYCLES {}}
set a(0-6346) {AREA_SCORE {} NAME COMP_LOOP:conc#5 TYPE CONCATENATE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-398 LOC {0 1.0 1 0.9648838249999999 1 0.9648838249999999 61 0.9648838249999999} PREDS {{259 0 0 0-6345 {}}} SUCCS {{259 0 0 0-6347 {}} {130 0 0 0-6350 {}}} CYCLES {}}
set a(0-6347) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 5 NAME COMP_LOOP-2:acc TYPE ACCU DELAY {0.56 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-399 LOC {1 0.0 1 0.9648838249999999 1 0.9648838249999999 1 0.9999999483974358 61 0.9999999483974358} PREDS {{259 0 0 0-6346 {}} {258 0 0 0-6343 {}}} SUCCS {{259 0 0 0-6348 {}} {130 0 0 0-6350 {}}} CYCLES {}}
set a(0-6348) {AREA_SCORE {} NAME COMP_LOOP-2:slc(COMP_LOOP:acc)(10) TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-400 LOC {1 0.035116175 1 1.0 1 1.0 61 1.0} PREDS {{259 0 0 0-6347 {}}} SUCCS {{259 0 0 0-6349 {}} {130 0 0 0-6350 {}}} CYCLES {}}
set a(0-6349) {AREA_SCORE {} NAME COMP_LOOP-2:not TYPE NOT PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-401 LOC {1 0.035116175 29 1.0 29 1.0 61 1.0} PREDS {{259 0 0 0-6348 {}}} SUCCS {{259 0 0 0-6350 {}}} CYCLES {}}
set a(0-6350) {AREA_SCORE {} NAME COMP_LOOP-2:break(COMP_LOOP) TYPE TERMINATE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-402 LOC {28 0.0062499999999999995 29 1.0 29 1.0 61 1.0} PREDS {{259 0 0 0-6349 {}} {130 0 0 0-6348 {}} {130 0 0 0-6347 {}} {130 0 0 0-6346 {}} {130 0 0 0-6345 {}} {130 0 0 0-6344 {}} {130 0 0 0-6343 {}} {130 0 0 0-6342 {}} {130 0 0 0-6341 {}} {130 0 0 0-6340 {}} {130 0 0 0-6339 {}} {130 0 0 0-6338 {}} {130 0 0 0-6337 {}} {130 0 0 0-6336 {}} {130 0 0 0-6335 {}} {130 0 0 0-6334 {}} {130 0 0 0-6333 {}} {130 0 0 0-6331 {}} {130 0 0 0-6330 {}} {130 0 0 0-6329 {}} {130 0 0 0-6327 {}} {130 0 0 0-6326 {}} {130 0 0 0-6325 {}} {130 0 0 0-6324 {}} {130 0 0 0-6323 {}} {130 0 0 0-6322 {}} {130 0 0 0-6321 {}} {130 0 0 0-6320 {}} {130 0 0 0-6319 {}} {130 0 0 0-6318 {}} {130 0 0 0-6317 {}} {130 0 0 0-6316 {}} {130 0 0 0-6315 {}} {130 0 0 0-6314 {}} {130 0 0 0-6313 {}} {130 0 0 0-6312 {}} {130 0 0 0-6311 {}} {130 0 0 0-6310 {}} {130 0 0 0-6309 {}} {130 0 0 0-6307 {}} {130 0 0 0-6306 {}} {130 0 0 0-6304 {}} {130 0 0 0-6303 {}} {130 0 0 0-6302 {}} {130 0 0 0-6301 {}} {130 0 0 0-6300 {}} {130 0 0 0-6299 {}} {130 0 0 0-6298 {}} {130 0 0 0-6297 {}} {130 0 0 0-6296 {}} {130 0 0 0-6295 {}} {130 0 0 0-6294 {}} {130 0 0 0-6293 {}} {130 0 0 0-6291 {}} {130 0 0 0-6290 {}} {130 0 0 0-6289 {}} {130 0 0 0-6288 {}} {130 0 0 0-6287 {}} {130 0 0 0-6286 {}} {130 0 0 0-6285 {}} {130 0 0 0-6284 {}} {130 0 0 0-6283 {}} {130 0 0 0-6282 {}} {130 0 0 0-6281 {}} {130 0 0 0-6280 {}} {130 0 0 0-6279 {}} {130 0 0 0-6278 {}} {130 0 0 0-6277 {}} {130 0 0 0-6276 {}} {130 0 0 0-6275 {}} {130 0 0 0-6274 {}} {130 0 0 0-6273 {}} {130 0 0 0-6272 {}} {130 0 0 0-6271 {}} {130 0 0 0-6270 {}} {130 0 0 0-6269 {}} {130 0 0 0-6268 {}} {130 0 0 0-6267 {}} {130 0 0 0-6266 {}} {130 0 0 0-6265 {}} {130 0 0 0-6264 {}} {130 0 0 0-6263 {}} {130 0 0 0-6262 {}} {130 0 0 0-6261 {}} {130 0 0 0-6260 {}} {130 0 0 0-6259 {}} {130 0 0 0-6258 {}} {130 0 0 0-6257 {}} {130 0 0 0-6256 {}} {130 0 0 0-6255 {}} {130 0 0 0-6254 {}} {130 0 0 0-6253 {}} {130 0 0 0-6252 {}} {130 0 0 0-6251 {}} {130 0 0 0-6250 {}} {130 0 0 0-6249 {}} {130 0 0 0-6248 {}} {130 0 0 0-6247 {}} {130 0 0 0-6246 {}} {130 0 0 0-6245 {}} {130 0 0 0-6244 {}} {130 0 0 0-6243 {}} {130 0 0 0-6242 {}} {130 0 0 0-6241 {}} {130 0 0 0-6240 {}} {130 0 0 0-6239 {}} {130 0 0 0-6238 {}} {130 0 0 0-6237 {}} {130 0 0 0-6236 {}} {130 0 0 0-6235 {}} {130 0 0 0-6234 {}} {130 0 0 0-6233 {}} {130 0 0 0-6231 {}} {130 0 0 0-6230 {}} {130 0 0 0-6229 {}} {130 0 0 0-6228 {}} {130 0 0 0-6227 {}} {130 0 0 0-6226 {}} {130 0 0 0-6225 {}} {130 0 0 0-6224 {}} {130 0 0 0-6223 {}} {130 0 0 0-6222 {}} {130 0 0 0-6221 {}} {130 0 0 0-6220 {}} {130 0 0 0-6219 {}} {130 0 0 0-6218 {}} {130 0 0 0-6217 {}} {130 0 0 0-6216 {}} {130 0 0 0-6215 {}} {130 0 0 0-6214 {}} {130 0 0 0-6213 {}} {130 0 0 0-6212 {}} {130 0 0 0-6211 {}} {130 0 0 0-6210 {}} {130 0 0 0-6209 {}} {130 0 0 0-6208 {}} {130 0 0 0-6207 {}} {130 0 0 0-6206 {}} {130 0 0 0-6205 {}} {130 0 0 0-6204 {}} {130 0 0 0-6203 {}} {130 0 0 0-6202 {}} {130 0 0 0-6201 {}} {130 0 0 0-6200 {}} {130 0 0 0-6199 {}} {130 0 0 0-6198 {}} {130 0 0 0-6197 {}} {130 0 0 0-6196 {}} {130 0 0 0-6195 {}} {130 0 0 0-6194 {}} {130 0 0 0-6193 {}} {130 0 0 0-6192 {}} {130 0 0 0-6191 {}} {130 0 0 0-6190 {}} {130 0 0 0-6189 {}} {130 0 0 0-6188 {}} {130 0 0 0-6187 {}} {130 0 0 0-6186 {}} {130 0 0 0-6185 {}} {130 0 0 0-6184 {}} {130 0 0 0-6183 {}} {130 0 0 0-6182 {}} {130 0 0 0-6181 {}} {130 0 0 0-6180 {}} {130 0 0 0-6179 {}} {130 0 0 0-6178 {}} {130 0 0 0-6177 {}} {130 0 0 0-6176 {}} {130 0 0 0-6175 {}} {130 0 0 0-6174 {}} {130 0 0 0-6173 {}} {130 0 0 0-6172 {}} {130 0 0 0-6171 {}} {130 0 0 0-6170 {}} {130 0 0 0-6169 {}} {130 0 0 0-6168 {}} {130 0 0 0-6167 {}} {130 0 0 0-6166 {}} {130 0 0 0-6165 {}} {130 0 0 0-6164 {}} {130 0 0 0-6163 {}} {130 0 0 0-6162 {}} {130 0 0 0-6161 {}} {130 0 0 0-6160 {}} {130 0 0 0-6159 {}} {130 0 0 0-6158 {}} {130 0 0 0-6157 {}} {130 0 0 0-6156 {}} {130 0 0 0-6155 {}} {130 0 0 0-6154 {}} {130 0 0 0-6153 {}} {130 0 0 0-6151 {}} {130 0 0 0-6150 {}} {130 0 0 0-6149 {}} {130 0 0 0-6148 {}} {130 0 0 0-6147 {}} {130 0 0 0-6146 {}} {130 0 0 0-6145 {}} {128 0 0 0-6144 {}}} SUCCS {{128 0 0 0-6554 {}} {128 0 0 0-6556 {}} {128 0 0 0-6558 {}} {128 0 0 0-6560 {}} {128 0 0 0-6562 {}} {128 0 0 0-6564 {}} {128 0 0 0-6566 {}} {128 0 0 0-6568 {}} {128 0 0 0-6577 {}} {128 0 0 0-6579 {}} {128 0 0 0-6581 {}} {128 0 0 0-6583 {}} {128 0 0 0-6585 {}} {128 0 0 0-6587 {}} {128 0 0 0-6589 {}} {128 0 0 0-6591 {}} {128 0 0 0-6601 {}}} CYCLES {}}
set a(0-6351) {AREA_SCORE {} NAME VEC_LOOP:j:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-403 LOC {0 1.0 1 0.0 1 0.0 1 0.0 36 0.7942528249999999} PREDS {} SUCCS {{259 0 0 0-6352 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6352) {AREA_SCORE {} NAME COMP_LOOP-2:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0) TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-404 LOC {0 1.0 1 0.0 1 0.0 36 0.7942528249999999} PREDS {{259 0 0 0-6351 {}}} SUCCS {{258 0 0 0-6356 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6353) {AREA_SCORE {} NAME COMP_LOOP:k:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-405 LOC {0 1.0 1 0.0 1 0.0 1 0.0 36 0.7942528249999999} PREDS {{774 0 0 0-8033 {}}} SUCCS {{259 0 0 0-6354 {}} {130 0 0 0-6601 {}} {256 0 0 0-8033 {}}} CYCLES {}}
set a(0-6354) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:3))(6-0)#5 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-406 LOC {0 1.0 1 0.0 1 0.0 36 0.7942528249999999} PREDS {{259 0 0 0-6353 {}}} SUCCS {{259 0 0 0-6355 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6355) {AREA_SCORE {} NAME COMP_LOOP:conc#6 TYPE CONCATENATE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-407 LOC {0 1.0 1 0.9651342249999999 1 0.9651342249999999 36 0.7942528249999999} PREDS {{259 0 0 0-6354 {}}} SUCCS {{259 0 0 0-6356 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6356) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 4 NAME COMP_LOOP-2:acc#1 TYPE ACCU DELAY {0.56 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-408 LOC {1 0.0 1 0.9651342249999999 1 0.9651342249999999 1 0.9999999477564101 36 0.8291185477564101} PREDS {{259 0 0 0-6355 {}} {258 0 0 0-6352 {}}} SUCCS {{259 0 0 0-6357 {}} {258 0 0 0-6359 {}} {258 0 0 0-6361 {}} {258 0 0 0-6363 {}} {258 0 0 0-6365 {}} {258 0 0 0-6367 {}} {258 0 0 0-6369 {}} {258 0 0 0-6371 {}} {258 0 0 0-6373 {}} {258 0 0 0-6375 {}} {258 0 0 0-6376 {}} {258 0 0 0-6377 {}} {258 0 0 0-6379 {}} {258 0 0 0-6380 {}} {258 0 0 0-6381 {}} {258 0 0 0-6384 {}} {258 0 0 0-6385 {}} {258 0 0 0-6386 {}} {258 0 0 0-6389 {}} {258 0 0 0-6390 {}} {258 0 0 0-6391 {}} {258 0 0 0-6394 {}} {258 0 0 0-6395 {}} {258 0 0 0-6396 {}} {258 0 0 0-6399 {}} {258 0 0 0-6400 {}} {258 0 0 0-6401 {}} {258 0 0 0-6404 {}} {258 0 0 0-6405 {}} {258 0 0 0-6406 {}} {258 0 0 0-6409 {}} {258 0 0 0-6410 {}} {258 0 0 0-6411 {}} {258 0 0 0-6574 {}} {258 0 0 0-6576 {}} {258 0 0 0-6578 {}} {258 0 0 0-6580 {}} {258 0 0 0-6582 {}} {258 0 0 0-6584 {}} {258 0 0 0-6586 {}} {258 0 0 0-6588 {}} {258 0 0 0-6590 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6357) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#2)(2-0) TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-409 LOC {1 0.034865775 1 1.0 1 1.0 36 0.8291185999999999} PREDS {{259 0 0 0-6356 {}}} SUCCS {{259 0 0 0-6358 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6358) {AREA_SCORE {} NAME COMP_LOOP:switch#2 TYPE SELECT PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-410 LOC {1 0.034865775 1 1.0 1 1.0 36 0.8291185999999999} PREDS {{259 0 0 0-6357 {}}} SUCCS {{146 0 0 0-6359 {}} {146 0 0 0-6360 {}} {146 0 0 0-6361 {}} {146 0 0 0-6362 {}} {146 0 0 0-6363 {}} {146 0 0 0-6364 {}} {146 0 0 0-6365 {}} {146 0 0 0-6366 {}} {146 0 0 0-6367 {}} {146 0 0 0-6368 {}} {146 0 0 0-6369 {}} {146 0 0 0-6370 {}} {146 0 0 0-6371 {}} {146 0 0 0-6372 {}} {146 0 0 0-6373 {}} {146 0 0 0-6374 {}}} CYCLES {}}
set a(0-6359) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#1.cse#2)(9-3)#2 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-411 LOC {1 0.034865775 29 0.0 29 0.0 36 0.8291185999999999} PREDS {{146 0 0 0-6358 {}} {258 0 0 0-6356 {}}} SUCCS {{259 0 1.564 0-6360 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6360) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(9,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(0).@)#2 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-412 LOC {28 1.0 29 0.9415 29 1.0 30 0.09437493750000003 37 0.09437493750000003} PREDS {{259 0 1.564 0-6359 {}} {146 0 0 0-6358 {}} {258 0 1.564 0-6333 {}} {258 0 1.564 0-6310 {}} {774 0 1.564 0-8015 {}} {774 0 1.564 0-7992 {}} {774 0 1.564 0-7766 {}} {774 0 1.564 0-7740 {}} {774 0 1.564 0-7534 {}} {774 0 1.564 0-7511 {}} {774 0 1.564 0-7284 {}} {774 0 1.564 0-7258 {}} {774 0 1.564 0-7060 {}} {774 0 1.564 0-7037 {}} {774 0 1.564 0-6810 {}} {774 0 1.564 0-6784 {}} {774 0 1.564 0-6577 {}} {774 0 1.564 0-6554 {}}} SUCCS {{772 0 0 0-6310 {}} {772 0 0 0-6333 {}} {258 0 0 0-6413 {}} {256 0 0 0-6554 {}} {256 0 0 0-6577 {}} {130 0 0 0-6601 {}} {256 0 0 0-6784 {}} {256 0 0 0-6810 {}} {256 0 0 0-7037 {}} {256 0 0 0-7060 {}} {256 0 0 0-7258 {}} {256 0 0 0-7284 {}} {256 0 0 0-7511 {}} {256 0 0 0-7534 {}} {256 0 0 0-7740 {}} {256 0 0 0-7766 {}} {256 0 0 0-7992 {}} {256 0 0 0-8015 {}}} CYCLES {}}
set a(0-6361) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#1.cse#2)(9-3)#3 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-413 LOC {1 0.034865775 29 0.0 29 0.0 36 0.8291185999999999} PREDS {{146 0 0 0-6358 {}} {258 0 0 0-6356 {}}} SUCCS {{259 0 1.564 0-6362 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6362) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(10,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(1).@)#2 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-414 LOC {28 1.0 29 0.9415 29 1.0 30 0.09437493750000003 37 0.09437493750000003} PREDS {{259 0 1.564 0-6361 {}} {146 0 0 0-6358 {}} {258 0 1.564 0-6334 {}} {258 0 1.564 0-6312 {}} {774 0 1.564 0-8017 {}} {774 0 1.564 0-7994 {}} {774 0 1.564 0-7768 {}} {774 0 1.564 0-7742 {}} {774 0 1.564 0-7536 {}} {774 0 1.564 0-7513 {}} {774 0 1.564 0-7286 {}} {774 0 1.564 0-7260 {}} {774 0 1.564 0-7062 {}} {774 0 1.564 0-7039 {}} {774 0 1.564 0-6812 {}} {774 0 1.564 0-6786 {}} {774 0 1.564 0-6579 {}} {774 0 1.564 0-6556 {}}} SUCCS {{772 0 0 0-6312 {}} {772 0 0 0-6334 {}} {258 0 0 0-6413 {}} {256 0 0 0-6556 {}} {256 0 0 0-6579 {}} {130 0 0 0-6601 {}} {256 0 0 0-6786 {}} {256 0 0 0-6812 {}} {256 0 0 0-7039 {}} {256 0 0 0-7062 {}} {256 0 0 0-7260 {}} {256 0 0 0-7286 {}} {256 0 0 0-7513 {}} {256 0 0 0-7536 {}} {256 0 0 0-7742 {}} {256 0 0 0-7768 {}} {256 0 0 0-7994 {}} {256 0 0 0-8017 {}}} CYCLES {}}
set a(0-6363) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#1.cse#2)(9-3)#4 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-415 LOC {1 0.034865775 29 0.0 29 0.0 36 0.8291185999999999} PREDS {{146 0 0 0-6358 {}} {258 0 0 0-6356 {}}} SUCCS {{259 0 1.564 0-6364 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6364) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(11,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(2).@)#2 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-416 LOC {28 1.0 29 0.9415 29 1.0 30 0.09437493750000003 37 0.09437493750000003} PREDS {{259 0 1.564 0-6363 {}} {146 0 0 0-6358 {}} {258 0 1.564 0-6335 {}} {258 0 1.564 0-6314 {}} {774 0 1.564 0-8019 {}} {774 0 1.564 0-7996 {}} {774 0 1.564 0-7770 {}} {774 0 1.564 0-7744 {}} {774 0 1.564 0-7538 {}} {774 0 1.564 0-7515 {}} {774 0 1.564 0-7288 {}} {774 0 1.564 0-7262 {}} {774 0 1.564 0-7064 {}} {774 0 1.564 0-7041 {}} {774 0 1.564 0-6814 {}} {774 0 1.564 0-6788 {}} {774 0 1.564 0-6581 {}} {774 0 1.564 0-6558 {}}} SUCCS {{772 0 0 0-6314 {}} {772 0 0 0-6335 {}} {258 0 0 0-6413 {}} {256 0 0 0-6558 {}} {256 0 0 0-6581 {}} {130 0 0 0-6601 {}} {256 0 0 0-6788 {}} {256 0 0 0-6814 {}} {256 0 0 0-7041 {}} {256 0 0 0-7064 {}} {256 0 0 0-7262 {}} {256 0 0 0-7288 {}} {256 0 0 0-7515 {}} {256 0 0 0-7538 {}} {256 0 0 0-7744 {}} {256 0 0 0-7770 {}} {256 0 0 0-7996 {}} {256 0 0 0-8019 {}}} CYCLES {}}
set a(0-6365) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#1.cse#2)(9-3)#5 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-417 LOC {1 0.034865775 29 0.0 29 0.0 36 0.8291185999999999} PREDS {{146 0 0 0-6358 {}} {258 0 0 0-6356 {}}} SUCCS {{259 0 1.564 0-6366 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6366) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(12,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(3).@)#2 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-418 LOC {28 1.0 29 0.9415 29 1.0 30 0.09437493750000003 37 0.09437493750000003} PREDS {{259 0 1.564 0-6365 {}} {146 0 0 0-6358 {}} {258 0 1.564 0-6336 {}} {258 0 1.564 0-6316 {}} {774 0 1.564 0-8021 {}} {774 0 1.564 0-7998 {}} {774 0 1.564 0-7772 {}} {774 0 1.564 0-7746 {}} {774 0 1.564 0-7540 {}} {774 0 1.564 0-7517 {}} {774 0 1.564 0-7290 {}} {774 0 1.564 0-7264 {}} {774 0 1.564 0-7066 {}} {774 0 1.564 0-7043 {}} {774 0 1.564 0-6816 {}} {774 0 1.564 0-6790 {}} {774 0 1.564 0-6583 {}} {774 0 1.564 0-6560 {}}} SUCCS {{772 0 0 0-6316 {}} {772 0 0 0-6336 {}} {258 0 0 0-6413 {}} {256 0 0 0-6560 {}} {256 0 0 0-6583 {}} {130 0 0 0-6601 {}} {256 0 0 0-6790 {}} {256 0 0 0-6816 {}} {256 0 0 0-7043 {}} {256 0 0 0-7066 {}} {256 0 0 0-7264 {}} {256 0 0 0-7290 {}} {256 0 0 0-7517 {}} {256 0 0 0-7540 {}} {256 0 0 0-7746 {}} {256 0 0 0-7772 {}} {256 0 0 0-7998 {}} {256 0 0 0-8021 {}}} CYCLES {}}
set a(0-6367) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#1.cse#2)(9-3)#6 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-419 LOC {1 0.034865775 29 0.0 29 0.0 36 0.8291185999999999} PREDS {{146 0 0 0-6358 {}} {258 0 0 0-6356 {}}} SUCCS {{259 0 1.564 0-6368 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6368) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(4).@)#2 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-420 LOC {28 1.0 29 0.9415 29 1.0 30 0.09437493750000003 37 0.09437493750000003} PREDS {{259 0 1.564 0-6367 {}} {146 0 0 0-6358 {}} {258 0 1.564 0-6337 {}} {258 0 1.564 0-6318 {}} {774 0 1.564 0-8023 {}} {774 0 1.564 0-8000 {}} {774 0 1.564 0-7774 {}} {774 0 1.564 0-7748 {}} {774 0 1.564 0-7542 {}} {774 0 1.564 0-7519 {}} {774 0 1.564 0-7292 {}} {774 0 1.564 0-7266 {}} {774 0 1.564 0-7068 {}} {774 0 1.564 0-7045 {}} {774 0 1.564 0-6818 {}} {774 0 1.564 0-6792 {}} {774 0 1.564 0-6585 {}} {774 0 1.564 0-6562 {}}} SUCCS {{772 0 0 0-6318 {}} {772 0 0 0-6337 {}} {258 0 0 0-6413 {}} {256 0 0 0-6562 {}} {256 0 0 0-6585 {}} {130 0 0 0-6601 {}} {256 0 0 0-6792 {}} {256 0 0 0-6818 {}} {256 0 0 0-7045 {}} {256 0 0 0-7068 {}} {256 0 0 0-7266 {}} {256 0 0 0-7292 {}} {256 0 0 0-7519 {}} {256 0 0 0-7542 {}} {256 0 0 0-7748 {}} {256 0 0 0-7774 {}} {256 0 0 0-8000 {}} {256 0 0 0-8023 {}}} CYCLES {}}
set a(0-6369) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#1.cse#2)(9-3)#7 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-421 LOC {1 0.034865775 29 0.0 29 0.0 36 0.8291185999999999} PREDS {{146 0 0 0-6358 {}} {258 0 0 0-6356 {}}} SUCCS {{259 0 1.564 0-6370 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6370) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(14,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(5).@)#2 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-422 LOC {28 1.0 29 0.9415 29 1.0 30 0.09437493750000003 37 0.09437493750000003} PREDS {{259 0 1.564 0-6369 {}} {146 0 0 0-6358 {}} {258 0 1.564 0-6338 {}} {258 0 1.564 0-6320 {}} {774 0 1.564 0-8025 {}} {774 0 1.564 0-8002 {}} {774 0 1.564 0-7776 {}} {774 0 1.564 0-7750 {}} {774 0 1.564 0-7544 {}} {774 0 1.564 0-7521 {}} {774 0 1.564 0-7294 {}} {774 0 1.564 0-7268 {}} {774 0 1.564 0-7070 {}} {774 0 1.564 0-7047 {}} {774 0 1.564 0-6820 {}} {774 0 1.564 0-6794 {}} {774 0 1.564 0-6587 {}} {774 0 1.564 0-6564 {}}} SUCCS {{772 0 0 0-6320 {}} {772 0 0 0-6338 {}} {258 0 0 0-6413 {}} {256 0 0 0-6564 {}} {256 0 0 0-6587 {}} {130 0 0 0-6601 {}} {256 0 0 0-6794 {}} {256 0 0 0-6820 {}} {256 0 0 0-7047 {}} {256 0 0 0-7070 {}} {256 0 0 0-7268 {}} {256 0 0 0-7294 {}} {256 0 0 0-7521 {}} {256 0 0 0-7544 {}} {256 0 0 0-7750 {}} {256 0 0 0-7776 {}} {256 0 0 0-8002 {}} {256 0 0 0-8025 {}}} CYCLES {}}
set a(0-6371) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#1.cse#2)(9-3)#8 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-423 LOC {1 0.034865775 29 0.0 29 0.0 36 0.8291185999999999} PREDS {{146 0 0 0-6358 {}} {258 0 0 0-6356 {}}} SUCCS {{259 0 1.564 0-6372 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6372) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(15,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(6).@)#2 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-424 LOC {28 1.0 29 0.9415 29 1.0 30 0.09437493750000003 37 0.09437493750000003} PREDS {{259 0 1.564 0-6371 {}} {146 0 0 0-6358 {}} {258 0 1.564 0-6339 {}} {258 0 1.564 0-6322 {}} {774 0 1.564 0-8027 {}} {774 0 1.564 0-8004 {}} {774 0 1.564 0-7778 {}} {774 0 1.564 0-7752 {}} {774 0 1.564 0-7546 {}} {774 0 1.564 0-7523 {}} {774 0 1.564 0-7296 {}} {774 0 1.564 0-7270 {}} {774 0 1.564 0-7072 {}} {774 0 1.564 0-7049 {}} {774 0 1.564 0-6822 {}} {774 0 1.564 0-6796 {}} {774 0 1.564 0-6589 {}} {774 0 1.564 0-6566 {}}} SUCCS {{772 0 0 0-6322 {}} {772 0 0 0-6339 {}} {258 0 0 0-6413 {}} {256 0 0 0-6566 {}} {256 0 0 0-6589 {}} {130 0 0 0-6601 {}} {256 0 0 0-6796 {}} {256 0 0 0-6822 {}} {256 0 0 0-7049 {}} {256 0 0 0-7072 {}} {256 0 0 0-7270 {}} {256 0 0 0-7296 {}} {256 0 0 0-7523 {}} {256 0 0 0-7546 {}} {256 0 0 0-7752 {}} {256 0 0 0-7778 {}} {256 0 0 0-8004 {}} {256 0 0 0-8027 {}}} CYCLES {}}
set a(0-6373) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#1.cse#2)(9-3) TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-425 LOC {1 0.034865775 29 0.0 29 0.0 36 0.8291185999999999} PREDS {{146 0 0 0-6358 {}} {258 0 0 0-6356 {}}} SUCCS {{259 0 1.564 0-6374 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6374) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(16,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(7).@)#2 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-426 LOC {28 1.0 29 0.9415 29 1.0 30 0.09437493750000003 37 0.09437493750000003} PREDS {{259 0 1.564 0-6373 {}} {146 0 0 0-6358 {}} {258 0 1.564 0-6340 {}} {258 0 1.564 0-6324 {}} {774 0 1.564 0-8029 {}} {774 0 1.564 0-8006 {}} {774 0 1.564 0-7780 {}} {774 0 1.564 0-7754 {}} {774 0 1.564 0-7548 {}} {774 0 1.564 0-7525 {}} {774 0 1.564 0-7298 {}} {774 0 1.564 0-7272 {}} {774 0 1.564 0-7074 {}} {774 0 1.564 0-7051 {}} {774 0 1.564 0-6824 {}} {774 0 1.564 0-6798 {}} {774 0 1.564 0-6591 {}} {774 0 1.564 0-6568 {}}} SUCCS {{772 0 0 0-6324 {}} {772 0 0 0-6340 {}} {258 0 0 0-6413 {}} {256 0 0 0-6568 {}} {256 0 0 0-6591 {}} {130 0 0 0-6601 {}} {256 0 0 0-6798 {}} {256 0 0 0-6824 {}} {256 0 0 0-7051 {}} {256 0 0 0-7074 {}} {256 0 0 0-7272 {}} {256 0 0 0-7298 {}} {256 0 0 0-7525 {}} {256 0 0 0-7548 {}} {256 0 0 0-7754 {}} {256 0 0 0-7780 {}} {256 0 0 0-8006 {}} {256 0 0 0-8029 {}}} CYCLES {}}
set a(0-6375) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#2)(2-0)#4 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-427 LOC {1 0.034865775 1 1.0 1 1.0 37 0.80297815} PREDS {{258 0 0 0-6356 {}}} SUCCS {{258 0 0 0-6378 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6376) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#2)(2-0)#5 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-428 LOC {1 0.034865775 1 1.0 1 1.0 37 0.80297815} PREDS {{258 0 0 0-6356 {}}} SUCCS {{258 0 0 0-6378 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6377) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#2)(2-0)#6 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-429 LOC {1 0.034865775 1 1.0 1 1.0 37 0.80297815} PREDS {{258 0 0 0-6356 {}}} SUCCS {{259 0 0 0-6378 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6378) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:nor#4 TYPE NOR PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-430 LOC {1 0.034865775 1 1.0 1 1.0 37 0.80297815} PREDS {{259 0 0 0-6377 {}} {258 0 0 0-6376 {}} {258 0 0 0-6375 {}}} SUCCS {{258 0 0 0-6413 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6379) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#2)(2-0)#7 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-431 LOC {1 0.034865775 30 0.0 30 0.0 37 0.80297815} PREDS {{258 0 0 0-6356 {}}} SUCCS {{258 0 0 0-6383 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6380) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#2)(2-0)#8 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-432 LOC {1 0.034865775 30 0.0 30 0.0 37 0.80297815} PREDS {{258 0 0 0-6356 {}}} SUCCS {{258 0 0 0-6382 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6381) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#2)(2-0)#9 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-433 LOC {1 0.034865775 30 0.0 30 0.0 37 0.80297815} PREDS {{258 0 0 0-6356 {}}} SUCCS {{259 0 0 0-6382 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6382) {AREA_SCORE {} NAME COMP_LOOP:nor#13 TYPE NOR PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-434 LOC {1 0.034865775 30 0.0 30 0.0 37 0.80297815} PREDS {{259 0 0 0-6381 {}} {258 0 0 0-6380 {}}} SUCCS {{259 0 0 0-6383 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6383) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#28 TYPE AND PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-435 LOC {1 0.034865775 30 0.0 30 0.0 37 0.80297815} PREDS {{259 0 0 0-6382 {}} {258 0 0 0-6379 {}}} SUCCS {{258 0 0 0-6413 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6384) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#2)(2-0)#10 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-436 LOC {1 0.034865775 30 0.0 30 0.0 37 0.80297815} PREDS {{258 0 0 0-6356 {}}} SUCCS {{258 0 0 0-6388 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6385) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#2)(2-0)#11 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-437 LOC {1 0.034865775 30 0.0 30 0.0 37 0.80297815} PREDS {{258 0 0 0-6356 {}}} SUCCS {{258 0 0 0-6387 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6386) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#2)(2-0)#12 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-438 LOC {1 0.034865775 30 0.0 30 0.0 37 0.80297815} PREDS {{258 0 0 0-6356 {}}} SUCCS {{259 0 0 0-6387 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6387) {AREA_SCORE {} NAME COMP_LOOP:nor#14 TYPE NOR PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-439 LOC {1 0.034865775 30 0.0 30 0.0 37 0.80297815} PREDS {{259 0 0 0-6386 {}} {258 0 0 0-6385 {}}} SUCCS {{259 0 0 0-6388 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6388) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#29 TYPE AND PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-440 LOC {1 0.034865775 30 0.0 30 0.0 37 0.80297815} PREDS {{259 0 0 0-6387 {}} {258 0 0 0-6384 {}}} SUCCS {{258 0 0 0-6413 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6389) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#2)(2-0)#13 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-441 LOC {1 0.034865775 1 1.0 1 1.0 37 0.80297815} PREDS {{258 0 0 0-6356 {}}} SUCCS {{258 0 0 0-6393 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6390) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#2)(2-0)#14 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-442 LOC {1 0.034865775 1 1.0 1 1.0 37 0.80297815} PREDS {{258 0 0 0-6356 {}}} SUCCS {{258 0 0 0-6393 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6391) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#2)(2-0)#15 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-443 LOC {1 0.034865775 1 1.0 1 1.0 37 0.80297815} PREDS {{258 0 0 0-6356 {}}} SUCCS {{259 0 0 0-6392 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6392) {AREA_SCORE {} NAME COMP_LOOP:not#46 TYPE NOT PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-444 LOC {1 0.034865775 1 1.0 1 1.0 37 0.80297815} PREDS {{259 0 0 0-6391 {}}} SUCCS {{259 0 0 0-6393 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6393) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#30 TYPE AND PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-445 LOC {1 0.034865775 1 1.0 1 1.0 37 0.80297815} PREDS {{259 0 0 0-6392 {}} {258 0 0 0-6390 {}} {258 0 0 0-6389 {}}} SUCCS {{258 0 0 0-6413 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6394) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#2)(2-0)#16 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-446 LOC {1 0.034865775 30 0.0 30 0.0 37 0.80297815} PREDS {{258 0 0 0-6356 {}}} SUCCS {{258 0 0 0-6398 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6395) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#2)(2-0)#17 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-447 LOC {1 0.034865775 30 0.0 30 0.0 37 0.80297815} PREDS {{258 0 0 0-6356 {}}} SUCCS {{258 0 0 0-6397 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6396) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#2)(2-0)#18 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-448 LOC {1 0.034865775 30 0.0 30 0.0 37 0.80297815} PREDS {{258 0 0 0-6356 {}}} SUCCS {{259 0 0 0-6397 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6397) {AREA_SCORE {} NAME COMP_LOOP:nor#15 TYPE NOR PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-449 LOC {1 0.034865775 30 0.0 30 0.0 37 0.80297815} PREDS {{259 0 0 0-6396 {}} {258 0 0 0-6395 {}}} SUCCS {{259 0 0 0-6398 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6398) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#31 TYPE AND PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-450 LOC {1 0.034865775 30 0.0 30 0.0 37 0.80297815} PREDS {{259 0 0 0-6397 {}} {258 0 0 0-6394 {}}} SUCCS {{258 0 0 0-6413 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6399) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#2)(2-0)#19 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-451 LOC {1 0.034865775 1 1.0 1 1.0 37 0.80297815} PREDS {{258 0 0 0-6356 {}}} SUCCS {{258 0 0 0-6403 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6400) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#2)(2-0)#20 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-452 LOC {1 0.034865775 1 1.0 1 1.0 37 0.80297815} PREDS {{258 0 0 0-6356 {}}} SUCCS {{258 0 0 0-6403 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6401) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#2)(2-0)#21 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-453 LOC {1 0.034865775 1 1.0 1 1.0 37 0.80297815} PREDS {{258 0 0 0-6356 {}}} SUCCS {{259 0 0 0-6402 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6402) {AREA_SCORE {} NAME COMP_LOOP:not#47 TYPE NOT PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-454 LOC {1 0.034865775 1 1.0 1 1.0 37 0.80297815} PREDS {{259 0 0 0-6401 {}}} SUCCS {{259 0 0 0-6403 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6403) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#32 TYPE AND PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-455 LOC {1 0.034865775 1 1.0 1 1.0 37 0.80297815} PREDS {{259 0 0 0-6402 {}} {258 0 0 0-6400 {}} {258 0 0 0-6399 {}}} SUCCS {{258 0 0 0-6413 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6404) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#2)(2-0)#22 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-456 LOC {1 0.034865775 1 1.0 1 1.0 37 0.80297815} PREDS {{258 0 0 0-6356 {}}} SUCCS {{258 0 0 0-6408 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6405) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#2)(2-0)#23 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-457 LOC {1 0.034865775 1 1.0 1 1.0 37 0.80297815} PREDS {{258 0 0 0-6356 {}}} SUCCS {{258 0 0 0-6408 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6406) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#2)(2-0)#24 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-458 LOC {1 0.034865775 1 1.0 1 1.0 37 0.80297815} PREDS {{258 0 0 0-6356 {}}} SUCCS {{259 0 0 0-6407 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6407) {AREA_SCORE {} NAME COMP_LOOP:not#48 TYPE NOT PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-459 LOC {1 0.034865775 1 1.0 1 1.0 37 0.80297815} PREDS {{259 0 0 0-6406 {}}} SUCCS {{259 0 0 0-6408 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6408) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#33 TYPE AND PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-460 LOC {1 0.034865775 1 1.0 1 1.0 37 0.80297815} PREDS {{259 0 0 0-6407 {}} {258 0 0 0-6405 {}} {258 0 0 0-6404 {}}} SUCCS {{258 0 0 0-6413 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6409) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#2)(2-0)#25 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-461 LOC {1 0.034865775 1 1.0 1 1.0 37 0.80297815} PREDS {{258 0 0 0-6356 {}}} SUCCS {{258 0 0 0-6412 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6410) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#2)(2-0)#26 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-462 LOC {1 0.034865775 1 1.0 1 1.0 37 0.80297815} PREDS {{258 0 0 0-6356 {}}} SUCCS {{258 0 0 0-6412 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6411) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#2)(2-0)#27 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-463 LOC {1 0.034865775 1 1.0 1 1.0 37 0.80297815} PREDS {{258 0 0 0-6356 {}}} SUCCS {{259 0 0 0-6412 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6412) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#34 TYPE AND PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-464 LOC {1 0.034865775 1 1.0 1 1.0 37 0.80297815} PREDS {{259 0 0 0-6411 {}} {258 0 0 0-6410 {}} {258 0 0 0-6409 {}}} SUCCS {{259 0 0 0-6413 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6413) {AREA_SCORE 215.45 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mux1hot(64,8) QUANTITY 20 NAME COMP_LOOP:mux1h#2 TYPE MUX1HOT DELAY {0.78 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-465 LOC {29 0.094375 30 0.9511217999999999 30 0.9511217999999999 30 0.999999942628205 37 0.8518562926282051} PREDS {{259 0 0 0-6412 {}} {258 0 0 0-6408 {}} {258 0 0 0-6403 {}} {258 0 0 0-6398 {}} {258 0 0 0-6393 {}} {258 0 0 0-6388 {}} {258 0 0 0-6383 {}} {258 0 0 0-6378 {}} {258 0 0 0-6374 {}} {258 0 0 0-6372 {}} {258 0 0 0-6370 {}} {258 0 0 0-6368 {}} {258 0 0 0-6366 {}} {258 0 0 0-6364 {}} {258 0 0 0-6362 {}} {258 0 0 0-6360 {}} {258 0 0 0-6126 {}} {258 0 0 0-6125 {}} {258 0 0 0-6124 {}} {258 0 0 0-6123 {}} {258 0 0 0-6122 {}} {258 0 0 0-6121 {}} {258 0 0 0-6120 {}} {258 0 0 0-6119 {}}} SUCCS {{258 0 0 0-6479 {}} {258 0 0 0-6569 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6414) {AREA_SCORE {} NAME VEC_LOOP:j:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-466 LOC {0 1.0 1 0.0 1 0.0 1 0.0 36 0.7769290999999999} PREDS {} SUCCS {{259 0 0 0-6415 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6415) {AREA_SCORE {} NAME COMP_LOOP-2:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0)#1 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-467 LOC {0 1.0 1 0.0 1 0.0 36 0.7769290999999999} PREDS {{259 0 0 0-6414 {}}} SUCCS {{258 0 0 0-6419 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6416) {AREA_SCORE {} NAME COMP_LOOP:k:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-468 LOC {0 1.0 1 0.0 1 0.0 1 0.0 36 0.7769290999999999} PREDS {{774 0 0 0-8033 {}}} SUCCS {{259 0 0 0-6417 {}} {130 0 0 0-6601 {}} {256 0 0 0-8033 {}}} CYCLES {}}
set a(0-6417) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:3))(6-0)#6 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-469 LOC {0 1.0 1 0.0 1 0.0 36 0.7769290999999999} PREDS {{259 0 0 0-6416 {}}} SUCCS {{259 0 0 0-6418 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6418) {AREA_SCORE {} NAME COMP_LOOP:conc#7 TYPE CONCATENATE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-470 LOC {0 1.0 1 0.9478105 1 0.9478105 36 0.7769290999999999} PREDS {{259 0 0 0-6417 {}}} SUCCS {{259 0 0 0-6419 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6419) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add3(10,0,10,0,11,0,11) QUANTITY 8 NAME COMP_LOOP-2:acc#10 TYPE ACCU DELAY {0.84 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-471 LOC {1 0.0 1 0.9478105 1 0.9478105 1 0.9999999407051282 36 0.8291185407051281} PREDS {{259 0 0 0-6418 {}} {258 0 0 0-6415 {}}} SUCCS {{259 0 0 0-6420 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6420) {AREA_SCORE {} NAME COMP_LOOP-2:slc(COMP_LOOP:acc#10)(10-1) TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-472 LOC {1 0.0521895 1 1.0 1 1.0 36 0.8291185999999999} PREDS {{259 0 0 0-6419 {}}} SUCCS {{259 0 0 0-6421 {}} {258 0 0 0-6423 {}} {258 0 0 0-6425 {}} {258 0 0 0-6427 {}} {258 0 0 0-6429 {}} {258 0 0 0-6431 {}} {258 0 0 0-6433 {}} {258 0 0 0-6435 {}} {258 0 0 0-6437 {}} {258 0 0 0-6439 {}} {258 0 0 0-6440 {}} {258 0 0 0-6441 {}} {258 0 0 0-6443 {}} {258 0 0 0-6444 {}} {258 0 0 0-6445 {}} {258 0 0 0-6448 {}} {258 0 0 0-6449 {}} {258 0 0 0-6450 {}} {258 0 0 0-6453 {}} {258 0 0 0-6454 {}} {258 0 0 0-6455 {}} {258 0 0 0-6458 {}} {258 0 0 0-6459 {}} {258 0 0 0-6460 {}} {258 0 0 0-6463 {}} {258 0 0 0-6464 {}} {258 0 0 0-6465 {}} {258 0 0 0-6468 {}} {258 0 0 0-6469 {}} {258 0 0 0-6470 {}} {258 0 0 0-6473 {}} {258 0 0 0-6474 {}} {258 0 0 0-6475 {}} {258 0 0 0-6551 {}} {258 0 0 0-6553 {}} {258 0 0 0-6555 {}} {258 0 0 0-6557 {}} {258 0 0 0-6559 {}} {258 0 0 0-6561 {}} {258 0 0 0-6563 {}} {258 0 0 0-6565 {}} {258 0 0 0-6567 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6421) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#2)(2-0) TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-473 LOC {1 0.0521895 1 1.0 1 1.0 36 0.8291185999999999} PREDS {{259 0 0 0-6420 {}}} SUCCS {{259 0 0 0-6422 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6422) {AREA_SCORE {} NAME COMP_LOOP:switch#3 TYPE SELECT PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-474 LOC {1 0.0521895 1 1.0 1 1.0 36 0.8291185999999999} PREDS {{259 0 0 0-6421 {}}} SUCCS {{146 0 0 0-6423 {}} {146 0 0 0-6424 {}} {146 0 0 0-6425 {}} {146 0 0 0-6426 {}} {146 0 0 0-6427 {}} {146 0 0 0-6428 {}} {146 0 0 0-6429 {}} {146 0 0 0-6430 {}} {146 0 0 0-6431 {}} {146 0 0 0-6432 {}} {146 0 0 0-6433 {}} {146 0 0 0-6434 {}} {146 0 0 0-6435 {}} {146 0 0 0-6436 {}} {146 0 0 0-6437 {}} {146 0 0 0-6438 {}}} CYCLES {}}
set a(0-6423) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#2)(9-3)#2 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-475 LOC {1 0.0521895 30 0.0 30 0.0 36 0.8291185999999999} PREDS {{146 0 0 0-6422 {}} {258 0 0 0-6420 {}}} SUCCS {{259 0 1.564 0-6424 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6424) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(9,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(0).@)#3 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-476 LOC {28 1.0 30 0.9415 30 1.0 31 0.09437493750000003 37 0.09437493750000003} PREDS {{259 0 1.564 0-6423 {}} {146 0 0 0-6422 {}} {258 0 1.564 0-6333 {}} {258 0 1.564 0-6310 {}} {774 0 1.564 0-8015 {}} {774 0 1.564 0-7992 {}} {774 0 1.564 0-7766 {}} {774 0 1.564 0-7740 {}} {774 0 1.564 0-7534 {}} {774 0 1.564 0-7511 {}} {774 0 1.564 0-7284 {}} {774 0 1.564 0-7258 {}} {774 0 1.564 0-7060 {}} {774 0 1.564 0-7037 {}} {774 0 1.564 0-6810 {}} {774 0 1.564 0-6784 {}} {774 0 1.564 0-6577 {}} {774 0 1.564 0-6554 {}}} SUCCS {{772 0 0 0-6310 {}} {772 0 0 0-6333 {}} {258 0 0 0-6477 {}} {256 0 0 0-6554 {}} {256 0 0 0-6577 {}} {130 0 0 0-6601 {}} {256 0 0 0-6784 {}} {256 0 0 0-6810 {}} {256 0 0 0-7037 {}} {256 0 0 0-7060 {}} {256 0 0 0-7258 {}} {256 0 0 0-7284 {}} {256 0 0 0-7511 {}} {256 0 0 0-7534 {}} {256 0 0 0-7740 {}} {256 0 0 0-7766 {}} {256 0 0 0-7992 {}} {256 0 0 0-8015 {}}} CYCLES {}}
set a(0-6425) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#2)(9-3)#3 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-477 LOC {1 0.0521895 30 0.0 30 0.0 36 0.8291185999999999} PREDS {{146 0 0 0-6422 {}} {258 0 0 0-6420 {}}} SUCCS {{259 0 1.564 0-6426 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6426) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(10,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(1).@)#3 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-478 LOC {28 1.0 30 0.9415 30 1.0 31 0.09437493750000003 37 0.09437493750000003} PREDS {{259 0 1.564 0-6425 {}} {146 0 0 0-6422 {}} {258 0 1.564 0-6334 {}} {258 0 1.564 0-6312 {}} {774 0 1.564 0-8017 {}} {774 0 1.564 0-7994 {}} {774 0 1.564 0-7768 {}} {774 0 1.564 0-7742 {}} {774 0 1.564 0-7536 {}} {774 0 1.564 0-7513 {}} {774 0 1.564 0-7286 {}} {774 0 1.564 0-7260 {}} {774 0 1.564 0-7062 {}} {774 0 1.564 0-7039 {}} {774 0 1.564 0-6812 {}} {774 0 1.564 0-6786 {}} {774 0 1.564 0-6579 {}} {774 0 1.564 0-6556 {}}} SUCCS {{772 0 0 0-6312 {}} {772 0 0 0-6334 {}} {258 0 0 0-6477 {}} {256 0 0 0-6556 {}} {256 0 0 0-6579 {}} {130 0 0 0-6601 {}} {256 0 0 0-6786 {}} {256 0 0 0-6812 {}} {256 0 0 0-7039 {}} {256 0 0 0-7062 {}} {256 0 0 0-7260 {}} {256 0 0 0-7286 {}} {256 0 0 0-7513 {}} {256 0 0 0-7536 {}} {256 0 0 0-7742 {}} {256 0 0 0-7768 {}} {256 0 0 0-7994 {}} {256 0 0 0-8017 {}}} CYCLES {}}
set a(0-6427) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#2)(9-3)#4 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-479 LOC {1 0.0521895 30 0.0 30 0.0 36 0.8291185999999999} PREDS {{146 0 0 0-6422 {}} {258 0 0 0-6420 {}}} SUCCS {{259 0 1.564 0-6428 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6428) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(11,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(2).@)#3 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-480 LOC {28 1.0 30 0.9415 30 1.0 31 0.09437493750000003 37 0.09437493750000003} PREDS {{259 0 1.564 0-6427 {}} {146 0 0 0-6422 {}} {258 0 1.564 0-6335 {}} {258 0 1.564 0-6314 {}} {774 0 1.564 0-8019 {}} {774 0 1.564 0-7996 {}} {774 0 1.564 0-7770 {}} {774 0 1.564 0-7744 {}} {774 0 1.564 0-7538 {}} {774 0 1.564 0-7515 {}} {774 0 1.564 0-7288 {}} {774 0 1.564 0-7262 {}} {774 0 1.564 0-7064 {}} {774 0 1.564 0-7041 {}} {774 0 1.564 0-6814 {}} {774 0 1.564 0-6788 {}} {774 0 1.564 0-6581 {}} {774 0 1.564 0-6558 {}}} SUCCS {{772 0 0 0-6314 {}} {772 0 0 0-6335 {}} {258 0 0 0-6477 {}} {256 0 0 0-6558 {}} {256 0 0 0-6581 {}} {130 0 0 0-6601 {}} {256 0 0 0-6788 {}} {256 0 0 0-6814 {}} {256 0 0 0-7041 {}} {256 0 0 0-7064 {}} {256 0 0 0-7262 {}} {256 0 0 0-7288 {}} {256 0 0 0-7515 {}} {256 0 0 0-7538 {}} {256 0 0 0-7744 {}} {256 0 0 0-7770 {}} {256 0 0 0-7996 {}} {256 0 0 0-8019 {}}} CYCLES {}}
set a(0-6429) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#2)(9-3)#5 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-481 LOC {1 0.0521895 30 0.0 30 0.0 36 0.8291185999999999} PREDS {{146 0 0 0-6422 {}} {258 0 0 0-6420 {}}} SUCCS {{259 0 1.564 0-6430 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6430) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(12,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(3).@)#3 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-482 LOC {28 1.0 30 0.9415 30 1.0 31 0.09437493750000003 37 0.09437493750000003} PREDS {{259 0 1.564 0-6429 {}} {146 0 0 0-6422 {}} {258 0 1.564 0-6336 {}} {258 0 1.564 0-6316 {}} {774 0 1.564 0-8021 {}} {774 0 1.564 0-7998 {}} {774 0 1.564 0-7772 {}} {774 0 1.564 0-7746 {}} {774 0 1.564 0-7540 {}} {774 0 1.564 0-7517 {}} {774 0 1.564 0-7290 {}} {774 0 1.564 0-7264 {}} {774 0 1.564 0-7066 {}} {774 0 1.564 0-7043 {}} {774 0 1.564 0-6816 {}} {774 0 1.564 0-6790 {}} {774 0 1.564 0-6583 {}} {774 0 1.564 0-6560 {}}} SUCCS {{772 0 0 0-6316 {}} {772 0 0 0-6336 {}} {258 0 0 0-6477 {}} {256 0 0 0-6560 {}} {256 0 0 0-6583 {}} {130 0 0 0-6601 {}} {256 0 0 0-6790 {}} {256 0 0 0-6816 {}} {256 0 0 0-7043 {}} {256 0 0 0-7066 {}} {256 0 0 0-7264 {}} {256 0 0 0-7290 {}} {256 0 0 0-7517 {}} {256 0 0 0-7540 {}} {256 0 0 0-7746 {}} {256 0 0 0-7772 {}} {256 0 0 0-7998 {}} {256 0 0 0-8021 {}}} CYCLES {}}
set a(0-6431) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#2)(9-3)#6 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-483 LOC {1 0.0521895 30 0.0 30 0.0 36 0.8291185999999999} PREDS {{146 0 0 0-6422 {}} {258 0 0 0-6420 {}}} SUCCS {{259 0 1.564 0-6432 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6432) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(4).@)#3 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-484 LOC {28 1.0 30 0.9415 30 1.0 31 0.09437493750000003 37 0.09437493750000003} PREDS {{259 0 1.564 0-6431 {}} {146 0 0 0-6422 {}} {258 0 1.564 0-6337 {}} {258 0 1.564 0-6318 {}} {774 0 1.564 0-8023 {}} {774 0 1.564 0-8000 {}} {774 0 1.564 0-7774 {}} {774 0 1.564 0-7748 {}} {774 0 1.564 0-7542 {}} {774 0 1.564 0-7519 {}} {774 0 1.564 0-7292 {}} {774 0 1.564 0-7266 {}} {774 0 1.564 0-7068 {}} {774 0 1.564 0-7045 {}} {774 0 1.564 0-6818 {}} {774 0 1.564 0-6792 {}} {774 0 1.564 0-6585 {}} {774 0 1.564 0-6562 {}}} SUCCS {{772 0 0 0-6318 {}} {772 0 0 0-6337 {}} {258 0 0 0-6477 {}} {256 0 0 0-6562 {}} {256 0 0 0-6585 {}} {130 0 0 0-6601 {}} {256 0 0 0-6792 {}} {256 0 0 0-6818 {}} {256 0 0 0-7045 {}} {256 0 0 0-7068 {}} {256 0 0 0-7266 {}} {256 0 0 0-7292 {}} {256 0 0 0-7519 {}} {256 0 0 0-7542 {}} {256 0 0 0-7748 {}} {256 0 0 0-7774 {}} {256 0 0 0-8000 {}} {256 0 0 0-8023 {}}} CYCLES {}}
set a(0-6433) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#2)(9-3)#7 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-485 LOC {1 0.0521895 30 0.0 30 0.0 36 0.8291185999999999} PREDS {{146 0 0 0-6422 {}} {258 0 0 0-6420 {}}} SUCCS {{259 0 1.564 0-6434 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6434) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(14,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(5).@)#3 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-486 LOC {28 1.0 30 0.9415 30 1.0 31 0.09437493750000003 37 0.09437493750000003} PREDS {{259 0 1.564 0-6433 {}} {146 0 0 0-6422 {}} {258 0 1.564 0-6338 {}} {258 0 1.564 0-6320 {}} {774 0 1.564 0-8025 {}} {774 0 1.564 0-8002 {}} {774 0 1.564 0-7776 {}} {774 0 1.564 0-7750 {}} {774 0 1.564 0-7544 {}} {774 0 1.564 0-7521 {}} {774 0 1.564 0-7294 {}} {774 0 1.564 0-7268 {}} {774 0 1.564 0-7070 {}} {774 0 1.564 0-7047 {}} {774 0 1.564 0-6820 {}} {774 0 1.564 0-6794 {}} {774 0 1.564 0-6587 {}} {774 0 1.564 0-6564 {}}} SUCCS {{772 0 0 0-6320 {}} {772 0 0 0-6338 {}} {258 0 0 0-6477 {}} {256 0 0 0-6564 {}} {256 0 0 0-6587 {}} {130 0 0 0-6601 {}} {256 0 0 0-6794 {}} {256 0 0 0-6820 {}} {256 0 0 0-7047 {}} {256 0 0 0-7070 {}} {256 0 0 0-7268 {}} {256 0 0 0-7294 {}} {256 0 0 0-7521 {}} {256 0 0 0-7544 {}} {256 0 0 0-7750 {}} {256 0 0 0-7776 {}} {256 0 0 0-8002 {}} {256 0 0 0-8025 {}}} CYCLES {}}
set a(0-6435) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#2)(9-3)#8 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-487 LOC {1 0.0521895 30 0.0 30 0.0 36 0.8291185999999999} PREDS {{146 0 0 0-6422 {}} {258 0 0 0-6420 {}}} SUCCS {{259 0 1.564 0-6436 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6436) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(15,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(6).@)#3 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-488 LOC {28 1.0 30 0.9415 30 1.0 31 0.09437493750000003 37 0.09437493750000003} PREDS {{259 0 1.564 0-6435 {}} {146 0 0 0-6422 {}} {258 0 1.564 0-6339 {}} {258 0 1.564 0-6322 {}} {774 0 1.564 0-8027 {}} {774 0 1.564 0-8004 {}} {774 0 1.564 0-7778 {}} {774 0 1.564 0-7752 {}} {774 0 1.564 0-7546 {}} {774 0 1.564 0-7523 {}} {774 0 1.564 0-7296 {}} {774 0 1.564 0-7270 {}} {774 0 1.564 0-7072 {}} {774 0 1.564 0-7049 {}} {774 0 1.564 0-6822 {}} {774 0 1.564 0-6796 {}} {774 0 1.564 0-6589 {}} {774 0 1.564 0-6566 {}}} SUCCS {{772 0 0 0-6322 {}} {772 0 0 0-6339 {}} {258 0 0 0-6477 {}} {256 0 0 0-6566 {}} {256 0 0 0-6589 {}} {130 0 0 0-6601 {}} {256 0 0 0-6796 {}} {256 0 0 0-6822 {}} {256 0 0 0-7049 {}} {256 0 0 0-7072 {}} {256 0 0 0-7270 {}} {256 0 0 0-7296 {}} {256 0 0 0-7523 {}} {256 0 0 0-7546 {}} {256 0 0 0-7752 {}} {256 0 0 0-7778 {}} {256 0 0 0-8004 {}} {256 0 0 0-8027 {}}} CYCLES {}}
set a(0-6437) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#2)(9-3) TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-489 LOC {1 0.0521895 30 0.0 30 0.0 36 0.8291185999999999} PREDS {{146 0 0 0-6422 {}} {258 0 0 0-6420 {}}} SUCCS {{259 0 1.564 0-6438 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6438) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(16,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(7).@)#3 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-490 LOC {28 1.0 30 0.9415 30 1.0 31 0.09437493750000003 37 0.09437493750000003} PREDS {{259 0 1.564 0-6437 {}} {146 0 0 0-6422 {}} {258 0 1.564 0-6340 {}} {258 0 1.564 0-6324 {}} {774 0 1.564 0-8029 {}} {774 0 1.564 0-8006 {}} {774 0 1.564 0-7780 {}} {774 0 1.564 0-7754 {}} {774 0 1.564 0-7548 {}} {774 0 1.564 0-7525 {}} {774 0 1.564 0-7298 {}} {774 0 1.564 0-7272 {}} {774 0 1.564 0-7074 {}} {774 0 1.564 0-7051 {}} {774 0 1.564 0-6824 {}} {774 0 1.564 0-6798 {}} {774 0 1.564 0-6591 {}} {774 0 1.564 0-6568 {}}} SUCCS {{772 0 0 0-6324 {}} {772 0 0 0-6340 {}} {258 0 0 0-6477 {}} {256 0 0 0-6568 {}} {256 0 0 0-6591 {}} {130 0 0 0-6601 {}} {256 0 0 0-6798 {}} {256 0 0 0-6824 {}} {256 0 0 0-7051 {}} {256 0 0 0-7074 {}} {256 0 0 0-7272 {}} {256 0 0 0-7298 {}} {256 0 0 0-7525 {}} {256 0 0 0-7548 {}} {256 0 0 0-7754 {}} {256 0 0 0-7780 {}} {256 0 0 0-8006 {}} {256 0 0 0-8029 {}}} CYCLES {}}
set a(0-6439) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#2)(2-0)#4 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-491 LOC {1 0.0521895 1 1.0 1 1.0 37 0.80297815} PREDS {{258 0 0 0-6420 {}}} SUCCS {{258 0 0 0-6442 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6440) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#2)(2-0)#5 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-492 LOC {1 0.0521895 1 1.0 1 1.0 37 0.80297815} PREDS {{258 0 0 0-6420 {}}} SUCCS {{258 0 0 0-6442 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6441) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#2)(2-0)#6 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-493 LOC {1 0.0521895 1 1.0 1 1.0 37 0.80297815} PREDS {{258 0 0 0-6420 {}}} SUCCS {{259 0 0 0-6442 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6442) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:nor#5 TYPE NOR PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-494 LOC {1 0.0521895 1 1.0 1 1.0 37 0.80297815} PREDS {{259 0 0 0-6441 {}} {258 0 0 0-6440 {}} {258 0 0 0-6439 {}}} SUCCS {{258 0 0 0-6477 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6443) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#2)(2-0)#7 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-495 LOC {1 0.0521895 31 0.0 31 0.0 37 0.80297815} PREDS {{258 0 0 0-6420 {}}} SUCCS {{258 0 0 0-6447 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6444) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#2)(2-0)#8 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-496 LOC {1 0.0521895 31 0.0 31 0.0 37 0.80297815} PREDS {{258 0 0 0-6420 {}}} SUCCS {{258 0 0 0-6446 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6445) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#2)(2-0)#9 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-497 LOC {1 0.0521895 31 0.0 31 0.0 37 0.80297815} PREDS {{258 0 0 0-6420 {}}} SUCCS {{259 0 0 0-6446 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6446) {AREA_SCORE {} NAME COMP_LOOP:nor#16 TYPE NOR PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-498 LOC {1 0.0521895 31 0.0 31 0.0 37 0.80297815} PREDS {{259 0 0 0-6445 {}} {258 0 0 0-6444 {}}} SUCCS {{259 0 0 0-6447 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6447) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#35 TYPE AND PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-499 LOC {1 0.0521895 31 0.0 31 0.0 37 0.80297815} PREDS {{259 0 0 0-6446 {}} {258 0 0 0-6443 {}}} SUCCS {{258 0 0 0-6477 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6448) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#2)(2-0)#10 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-500 LOC {1 0.0521895 31 0.0 31 0.0 37 0.80297815} PREDS {{258 0 0 0-6420 {}}} SUCCS {{258 0 0 0-6452 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6449) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#2)(2-0)#11 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-501 LOC {1 0.0521895 31 0.0 31 0.0 37 0.80297815} PREDS {{258 0 0 0-6420 {}}} SUCCS {{258 0 0 0-6451 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6450) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#2)(2-0)#12 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-502 LOC {1 0.0521895 31 0.0 31 0.0 37 0.80297815} PREDS {{258 0 0 0-6420 {}}} SUCCS {{259 0 0 0-6451 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6451) {AREA_SCORE {} NAME COMP_LOOP:nor#17 TYPE NOR PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-503 LOC {1 0.0521895 31 0.0 31 0.0 37 0.80297815} PREDS {{259 0 0 0-6450 {}} {258 0 0 0-6449 {}}} SUCCS {{259 0 0 0-6452 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6452) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#36 TYPE AND PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-504 LOC {1 0.0521895 31 0.0 31 0.0 37 0.80297815} PREDS {{259 0 0 0-6451 {}} {258 0 0 0-6448 {}}} SUCCS {{258 0 0 0-6477 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6453) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#2)(2-0)#13 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-505 LOC {1 0.0521895 1 1.0 1 1.0 37 0.80297815} PREDS {{258 0 0 0-6420 {}}} SUCCS {{258 0 0 0-6457 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6454) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#2)(2-0)#14 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-506 LOC {1 0.0521895 1 1.0 1 1.0 37 0.80297815} PREDS {{258 0 0 0-6420 {}}} SUCCS {{258 0 0 0-6457 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6455) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#2)(2-0)#15 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-507 LOC {1 0.0521895 1 1.0 1 1.0 37 0.80297815} PREDS {{258 0 0 0-6420 {}}} SUCCS {{259 0 0 0-6456 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6456) {AREA_SCORE {} NAME COMP_LOOP:not#49 TYPE NOT PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-508 LOC {1 0.0521895 1 1.0 1 1.0 37 0.80297815} PREDS {{259 0 0 0-6455 {}}} SUCCS {{259 0 0 0-6457 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6457) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#37 TYPE AND PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-509 LOC {1 0.0521895 1 1.0 1 1.0 37 0.80297815} PREDS {{259 0 0 0-6456 {}} {258 0 0 0-6454 {}} {258 0 0 0-6453 {}}} SUCCS {{258 0 0 0-6477 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6458) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#2)(2-0)#16 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-510 LOC {1 0.0521895 31 0.0 31 0.0 37 0.80297815} PREDS {{258 0 0 0-6420 {}}} SUCCS {{258 0 0 0-6462 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6459) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#2)(2-0)#17 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-511 LOC {1 0.0521895 31 0.0 31 0.0 37 0.80297815} PREDS {{258 0 0 0-6420 {}}} SUCCS {{258 0 0 0-6461 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6460) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#2)(2-0)#18 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-512 LOC {1 0.0521895 31 0.0 31 0.0 37 0.80297815} PREDS {{258 0 0 0-6420 {}}} SUCCS {{259 0 0 0-6461 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6461) {AREA_SCORE {} NAME COMP_LOOP:nor#18 TYPE NOR PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-513 LOC {1 0.0521895 31 0.0 31 0.0 37 0.80297815} PREDS {{259 0 0 0-6460 {}} {258 0 0 0-6459 {}}} SUCCS {{259 0 0 0-6462 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6462) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#38 TYPE AND PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-514 LOC {1 0.0521895 31 0.0 31 0.0 37 0.80297815} PREDS {{259 0 0 0-6461 {}} {258 0 0 0-6458 {}}} SUCCS {{258 0 0 0-6477 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6463) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#2)(2-0)#19 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-515 LOC {1 0.0521895 1 1.0 1 1.0 37 0.80297815} PREDS {{258 0 0 0-6420 {}}} SUCCS {{258 0 0 0-6467 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6464) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#2)(2-0)#20 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-516 LOC {1 0.0521895 1 1.0 1 1.0 37 0.80297815} PREDS {{258 0 0 0-6420 {}}} SUCCS {{258 0 0 0-6467 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6465) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#2)(2-0)#21 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-517 LOC {1 0.0521895 1 1.0 1 1.0 37 0.80297815} PREDS {{258 0 0 0-6420 {}}} SUCCS {{259 0 0 0-6466 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6466) {AREA_SCORE {} NAME COMP_LOOP:not#50 TYPE NOT PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-518 LOC {1 0.0521895 1 1.0 1 1.0 37 0.80297815} PREDS {{259 0 0 0-6465 {}}} SUCCS {{259 0 0 0-6467 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6467) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#39 TYPE AND PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-519 LOC {1 0.0521895 1 1.0 1 1.0 37 0.80297815} PREDS {{259 0 0 0-6466 {}} {258 0 0 0-6464 {}} {258 0 0 0-6463 {}}} SUCCS {{258 0 0 0-6477 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6468) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#2)(2-0)#22 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-520 LOC {1 0.0521895 1 1.0 1 1.0 37 0.80297815} PREDS {{258 0 0 0-6420 {}}} SUCCS {{258 0 0 0-6472 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6469) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#2)(2-0)#23 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-521 LOC {1 0.0521895 1 1.0 1 1.0 37 0.80297815} PREDS {{258 0 0 0-6420 {}}} SUCCS {{258 0 0 0-6472 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6470) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#2)(2-0)#24 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-522 LOC {1 0.0521895 1 1.0 1 1.0 37 0.80297815} PREDS {{258 0 0 0-6420 {}}} SUCCS {{259 0 0 0-6471 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6471) {AREA_SCORE {} NAME COMP_LOOP:not#51 TYPE NOT PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-523 LOC {1 0.0521895 1 1.0 1 1.0 37 0.80297815} PREDS {{259 0 0 0-6470 {}}} SUCCS {{259 0 0 0-6472 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6472) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#40 TYPE AND PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-524 LOC {1 0.0521895 1 1.0 1 1.0 37 0.80297815} PREDS {{259 0 0 0-6471 {}} {258 0 0 0-6469 {}} {258 0 0 0-6468 {}}} SUCCS {{258 0 0 0-6477 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6473) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#2)(2-0)#25 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-525 LOC {1 0.0521895 1 1.0 1 1.0 37 0.80297815} PREDS {{258 0 0 0-6420 {}}} SUCCS {{258 0 0 0-6476 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6474) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#2)(2-0)#26 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-526 LOC {1 0.0521895 1 1.0 1 1.0 37 0.80297815} PREDS {{258 0 0 0-6420 {}}} SUCCS {{258 0 0 0-6476 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6475) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#2)(2-0)#27 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-527 LOC {1 0.0521895 1 1.0 1 1.0 37 0.80297815} PREDS {{258 0 0 0-6420 {}}} SUCCS {{259 0 0 0-6476 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6476) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#41 TYPE AND PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-528 LOC {1 0.0521895 1 1.0 1 1.0 37 0.80297815} PREDS {{259 0 0 0-6475 {}} {258 0 0 0-6474 {}} {258 0 0 0-6473 {}}} SUCCS {{259 0 0 0-6477 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6477) {AREA_SCORE 215.45 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mux1hot(64,8) QUANTITY 20 NAME COMP_LOOP:mux1h#3 TYPE MUX1HOT DELAY {0.78 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-529 LOC {29 0.094375 31 0.80297815 31 0.80297815 31 0.8518562926282051 37 0.8518562926282051} PREDS {{259 0 0 0-6476 {}} {258 0 0 0-6472 {}} {258 0 0 0-6467 {}} {258 0 0 0-6462 {}} {258 0 0 0-6457 {}} {258 0 0 0-6452 {}} {258 0 0 0-6447 {}} {258 0 0 0-6442 {}} {258 0 0 0-6438 {}} {258 0 0 0-6436 {}} {258 0 0 0-6434 {}} {258 0 0 0-6432 {}} {258 0 0 0-6430 {}} {258 0 0 0-6428 {}} {258 0 0 0-6426 {}} {258 0 0 0-6424 {}} {258 0 0 0-6118 {}} {258 0 0 0-6117 {}} {258 0 0 0-6116 {}} {258 0 0 0-6115 {}} {258 0 0 0-6114 {}} {258 0 0 0-6113 {}} {258 0 0 0-6112 {}} {258 0 0 0-6111 {}}} SUCCS {{259 0 0 0-6478 {}} {258 0 0 0-6569 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6478) {AREA_SCORE {} NAME COMP_LOOP-2:factor2:not TYPE NOT PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-530 LOC {29 0.1432532 31 0.8518563499999999 31 0.8518563499999999 37 0.8518563499999999} PREDS {{259 0 0 0-6477 {}}} SUCCS {{259 0 0 0-6479 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6479) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(64,0,64,0,64) QUANTITY 16 NAME COMP_LOOP-2:acc#6 TYPE ACCU DELAY {0.77 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-531 LOC {29 0.1432532 31 0.8518563499999999 31 0.8518563499999999 31 0.9002437073717948 37 0.9002437073717948} PREDS {{259 0 0 0-6478 {}} {258 0 0 0-6413 {}}} SUCCS {{259 0 0 0-6480 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6480) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_dev.base TYPE {C-CORE PORT} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-532 LOC {29 0.1916406 31 0.90024375 31 0.90024375 37 0.90024375} PREDS {{259 0 0 0-6479 {}} {128 0 0 0-6482 {}}} SUCCS {{258 0 0 0-6482 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6481) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_dev.m TYPE {C-CORE PORT} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-533 LOC {29 0.0 31 0.90024375 31 0.90024375 37 0.90024375} PREDS {{128 0 0 0-6482 {}}} SUCCS {{259 0 0 0-6482 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6482) {AREA_SCORE 63500.57 LIBRARY cluster MODULE modulo_dev_5aba70be30c71e06949afd4ea79f22a65a69() QUANTITY 1 MULTICYCLE modulo_dev_5aba70be30c71e06949afd4ea79f22a65a69() MINCLKPRD 5.96 NAME COMP_LOOP-2:modulo_dev() TYPE C-CORE DELAY {11cy+0.10 ns} INPUT_DELAY {1.60 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-534 LOC {29 1.0 31 0.92 31 1.0 43 0.0064061875000001045 49 0.0064061875000001045} PREDS {{259 0 0 0-6481 {}} {258 0 0 0-6480 {}}} SUCCS {{128 0 0 0-6480 {}} {128 0 0 0-6481 {}} {259 0 0 0-6483 {}}} CYCLES {}}
set a(0-6483) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_dev.return TYPE {C-CORE PORT} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-535 LOC {41 0.006406225 43 0.11639707499999999 43 0.11639707499999999 49 0.11639707499999999} PREDS {{259 0 0 0-6482 {}}} SUCCS {{258 0 0 0-6546 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6484) {AREA_SCORE 8.74 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_shift_l(1,0,4,10) QUANTITY 1 NAME COMP_LOOP-2:tmp:lshift TYPE SHIFTLEFT DELAY {0.27 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-536 LOC {1 0.015625 2 0.053084425 2 0.053084425 2 0.06971096506410257 47 0.06971096506410257} PREDS {{258 0 0 0-6296 {}}} SUCCS {{258 0 0 0-6488 {}} {130 0 0 0-6601 {}} {258 0 0 0-6971 {}} {258 0 0 0-7445 {}} {258 0 0 0-7926 {}}} CYCLES {}}
set a(0-6485) {AREA_SCORE {} NAME COMP_LOOP:k:asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-537 LOC {0 1.0 2 0.0 2 0.0 2 0.0 47 0.069711025} PREDS {{774 0 0 0-8033 {}}} SUCCS {{259 0 0 0-6486 {}} {130 0 0 0-6601 {}} {256 0 0 0-8033 {}}} CYCLES {}}
set a(0-6486) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:3))(6-0)#7 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-538 LOC {0 1.0 2 0.0 2 0.0 47 0.069711025} PREDS {{259 0 0 0-6485 {}}} SUCCS {{259 0 0 0-6487 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6487) {AREA_SCORE {} NAME COMP_LOOP:tmp:conc#1 TYPE CONCATENATE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-539 LOC {0 1.0 2 0.069711025 2 0.069711025 47 0.069711025} PREDS {{259 0 0 0-6486 {}}} SUCCS {{259 0 0 0-6488 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6488) {AREA_SCORE 6670.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mul(64,0,64,0,64) QUANTITY 1 NAME COMP_LOOP-2:tmp:mul TYPE MUL DELAY {12.54 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-540 LOC {1 0.0322516 2 0.069711025 2 0.069711025 2 0.85355763884964 47 0.85355763884964} PREDS {{259 0 0 0-6487 {}} {258 0 0 0-6484 {}}} SUCCS {{259 0 0 0-6489 {}} {258 0 0 0-6491 {}} {258 0 0 0-6493 {}} {258 0 0 0-6495 {}} {258 0 0 0-6497 {}} {258 0 0 0-6499 {}} {258 0 0 0-6501 {}} {258 0 0 0-6503 {}} {258 0 0 0-6505 {}} {258 0 0 0-6507 {}} {258 0 0 0-6508 {}} {258 0 0 0-6509 {}} {258 0 0 0-6511 {}} {258 0 0 0-6512 {}} {258 0 0 0-6513 {}} {258 0 0 0-6516 {}} {258 0 0 0-6517 {}} {258 0 0 0-6518 {}} {258 0 0 0-6521 {}} {258 0 0 0-6522 {}} {258 0 0 0-6523 {}} {258 0 0 0-6526 {}} {258 0 0 0-6527 {}} {258 0 0 0-6528 {}} {258 0 0 0-6531 {}} {258 0 0 0-6532 {}} {258 0 0 0-6533 {}} {258 0 0 0-6536 {}} {258 0 0 0-6537 {}} {258 0 0 0-6538 {}} {258 0 0 0-6541 {}} {258 0 0 0-6542 {}} {258 0 0 0-6543 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6489) {AREA_SCORE {} NAME COMP_LOOP:tmp:slc(COMP_LOOP-2:tmp:mul.idiv)(2-0) TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-541 LOC {1 0.816098275 2 0.8535577 2 0.8535577 47 0.8535577} PREDS {{259 0 0 0-6488 {}}} SUCCS {{259 0 0 0-6490 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6490) {AREA_SCORE {} NAME COMP_LOOP:tmp:switch#1 TYPE SELECT PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-542 LOC {1 0.816098275 2 0.8535577 2 0.8535577 47 0.8535577} PREDS {{259 0 0 0-6489 {}}} SUCCS {{146 0 0 0-6491 {}} {146 0 0 0-6492 {}} {146 0 0 0-6493 {}} {146 0 0 0-6494 {}} {146 0 0 0-6495 {}} {146 0 0 0-6496 {}} {146 0 0 0-6497 {}} {146 0 0 0-6498 {}} {146 0 0 0-6499 {}} {146 0 0 0-6500 {}} {146 0 0 0-6501 {}} {146 0 0 0-6502 {}} {146 0 0 0-6503 {}} {146 0 0 0-6504 {}} {146 0 0 0-6505 {}} {146 0 0 0-6506 {}}} CYCLES {}}
set a(0-6491) {AREA_SCORE {} NAME COMP_LOOP:tmp:COMP_LOOP:tmp:slc(COMP_LOOP-2:tmp:mul.idiv)(9-3)#1 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-543 LOC {1 0.816098275 2 0.8535577 2 0.8535577 47 0.8535577} PREDS {{146 0 0 0-6490 {}} {258 0 0 0-6488 {}}} SUCCS {{259 0 1.173 0-6492 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6492) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(17,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:tmp:read_mem(twiddle:rsc(0)(0).@)#1 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-544 LOC {1 1.0 2 0.9415 2 1.0 3 0.09437493750000003 48 0.09437493750000003} PREDS {{259 0 1.173 0-6491 {}} {146 0 0 0-6490 {}}} SUCCS {{258 0 0 0-6545 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6493) {AREA_SCORE {} NAME COMP_LOOP:tmp:COMP_LOOP:tmp:slc(COMP_LOOP-2:tmp:mul.idiv)(9-3)#2 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-545 LOC {1 0.816098275 2 0.8535577 2 0.8535577 47 0.8779967999999999} PREDS {{146 0 0 0-6490 {}} {258 0 0 0-6488 {}}} SUCCS {{259 0 0.782 0-6494 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6494) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(18,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:tmp:read_mem(twiddle:rsc(0)(1).@)#1 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-546 LOC {1 1.0 2 0.9415 2 1.0 3 0.09437493750000003 48 0.09437493750000003} PREDS {{259 0 0.782 0-6493 {}} {146 0 0 0-6490 {}}} SUCCS {{258 0 0 0-6545 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6495) {AREA_SCORE {} NAME COMP_LOOP:tmp:COMP_LOOP:tmp:slc(COMP_LOOP-2:tmp:mul.idiv)(9-3)#3 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-547 LOC {1 0.816098275 2 0.8535577 2 0.8535577 47 0.86370085} PREDS {{146 0 0 0-6490 {}} {258 0 0 0-6488 {}}} SUCCS {{259 0 1.011 0-6496 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6496) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(19,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:tmp:read_mem(twiddle:rsc(0)(2).@)#1 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-548 LOC {1 1.0 2 0.9415 2 1.0 3 0.09437493750000003 48 0.09437493750000003} PREDS {{259 0 1.011 0-6495 {}} {146 0 0 0-6490 {}}} SUCCS {{258 0 0 0-6545 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6497) {AREA_SCORE {} NAME COMP_LOOP:tmp:COMP_LOOP:tmp:slc(COMP_LOOP-2:tmp:mul.idiv)(9-3)#4 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-549 LOC {1 0.816098275 2 0.8535577 2 0.8535577 47 0.8779967999999999} PREDS {{146 0 0 0-6490 {}} {258 0 0 0-6488 {}}} SUCCS {{259 0 0.782 0-6498 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6498) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(20,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:tmp:read_mem(twiddle:rsc(0)(3).@)#1 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-550 LOC {1 1.0 2 0.9415 2 1.0 3 0.09437493750000003 48 0.09437493750000003} PREDS {{259 0 0.782 0-6497 {}} {146 0 0 0-6490 {}}} SUCCS {{258 0 0 0-6545 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6499) {AREA_SCORE {} NAME COMP_LOOP:tmp:COMP_LOOP:tmp:slc(COMP_LOOP-2:tmp:mul.idiv)(9-3)#5 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-551 LOC {1 0.816098275 2 0.8535577 2 0.8535577 47 0.858265775} PREDS {{146 0 0 0-6490 {}} {258 0 0 0-6488 {}}} SUCCS {{259 0 1.098 0-6500 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6500) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(21,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:tmp:read_mem(twiddle:rsc(0)(4).@)#1 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-552 LOC {1 1.0 2 0.9415 2 1.0 3 0.09437493750000003 48 0.09437493750000003} PREDS {{259 0 1.098 0-6499 {}} {146 0 0 0-6490 {}}} SUCCS {{258 0 0 0-6545 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6501) {AREA_SCORE {} NAME COMP_LOOP:tmp:COMP_LOOP:tmp:slc(COMP_LOOP-2:tmp:mul.idiv)(9-3)#6 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-553 LOC {1 0.816098275 2 0.8535577 2 0.8535577 47 0.8779967999999999} PREDS {{146 0 0 0-6490 {}} {258 0 0 0-6488 {}}} SUCCS {{259 0 0.782 0-6502 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6502) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(22,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:tmp:read_mem(twiddle:rsc(0)(5).@)#1 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-554 LOC {1 1.0 2 0.9415 2 1.0 3 0.09437493750000003 48 0.09437493750000003} PREDS {{259 0 0.782 0-6501 {}} {146 0 0 0-6490 {}}} SUCCS {{258 0 0 0-6545 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6503) {AREA_SCORE {} NAME COMP_LOOP:tmp:COMP_LOOP:tmp:slc(COMP_LOOP-2:tmp:mul.idiv)(9-3)#7 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-555 LOC {1 0.816098275 2 0.8535577 2 0.8535577 47 0.86370085} PREDS {{146 0 0 0-6490 {}} {258 0 0 0-6488 {}}} SUCCS {{259 0 1.011 0-6504 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6504) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(23,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:tmp:read_mem(twiddle:rsc(0)(6).@)#1 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-556 LOC {1 1.0 2 0.9415 2 1.0 3 0.09437493750000003 48 0.09437493750000003} PREDS {{259 0 1.011 0-6503 {}} {146 0 0 0-6490 {}}} SUCCS {{258 0 0 0-6545 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6505) {AREA_SCORE {} NAME COMP_LOOP:tmp:COMP_LOOP:tmp:slc(COMP_LOOP-2:tmp:mul.idiv)(9-3) TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-557 LOC {1 0.816098275 2 0.8535577 2 0.8535577 47 0.8779967999999999} PREDS {{146 0 0 0-6490 {}} {258 0 0 0-6488 {}}} SUCCS {{259 0 0.782 0-6506 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6506) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(24,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:tmp:read_mem(twiddle:rsc(0)(7).@)#1 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-558 LOC {1 1.0 2 0.9415 2 1.0 3 0.09437493750000003 48 0.09437493750000003} PREDS {{259 0 0.782 0-6505 {}} {146 0 0 0-6490 {}}} SUCCS {{258 0 0 0-6545 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6507) {AREA_SCORE {} NAME COMP_LOOP:tmp:slc(COMP_LOOP-2:tmp:mul.idiv)(2-0)#2 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-559 LOC {1 0.816098275 2 0.8535577 2 0.8535577 49 0.06751887499999999} PREDS {{258 0 0 0-6488 {}}} SUCCS {{258 0 0 0-6510 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6508) {AREA_SCORE {} NAME COMP_LOOP:tmp:slc(COMP_LOOP-2:tmp:mul.idiv)(2-0)#3 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-560 LOC {1 0.816098275 2 0.8535577 2 0.8535577 49 0.06751887499999999} PREDS {{258 0 0 0-6488 {}}} SUCCS {{258 0 0 0-6510 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6509) {AREA_SCORE {} NAME COMP_LOOP:tmp:slc(COMP_LOOP-2:tmp:mul.idiv)(2-0)#4 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-561 LOC {1 0.816098275 2 0.8535577 2 0.8535577 49 0.06751887499999999} PREDS {{258 0 0 0-6488 {}}} SUCCS {{259 0 0 0-6510 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6510) {AREA_SCORE {} NAME COMP_LOOP:tmp:COMP_LOOP:tmp:nor TYPE NOR PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-562 LOC {1 0.816098275 2 0.8535577 2 0.8535577 49 0.06751887499999999} PREDS {{259 0 0 0-6509 {}} {258 0 0 0-6508 {}} {258 0 0 0-6507 {}}} SUCCS {{258 0 0 0-6545 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6511) {AREA_SCORE {} NAME COMP_LOOP:tmp:slc(COMP_LOOP-2:tmp:mul.idiv)(2-0)#5 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-563 LOC {1 0.816098275 3 0.0 3 0.0 49 0.06751887499999999} PREDS {{258 0 0 0-6488 {}}} SUCCS {{258 0 0 0-6515 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6512) {AREA_SCORE {} NAME COMP_LOOP:tmp:slc(COMP_LOOP-2:tmp:mul.idiv)(2-0)#6 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-564 LOC {1 0.816098275 3 0.0 3 0.0 49 0.06751887499999999} PREDS {{258 0 0 0-6488 {}}} SUCCS {{258 0 0 0-6514 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6513) {AREA_SCORE {} NAME COMP_LOOP:tmp:slc(COMP_LOOP-2:tmp:mul.idiv)(2-0)#7 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-565 LOC {1 0.816098275 3 0.0 3 0.0 49 0.06751887499999999} PREDS {{258 0 0 0-6488 {}}} SUCCS {{259 0 0 0-6514 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6514) {AREA_SCORE {} NAME COMP_LOOP:tmp:nor TYPE NOR PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-566 LOC {1 0.816098275 3 0.0 3 0.0 49 0.06751887499999999} PREDS {{259 0 0 0-6513 {}} {258 0 0 0-6512 {}}} SUCCS {{259 0 0 0-6515 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6515) {AREA_SCORE {} NAME COMP_LOOP:tmp:COMP_LOOP:tmp:and TYPE AND PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-567 LOC {1 0.816098275 3 0.0 3 0.0 49 0.06751887499999999} PREDS {{259 0 0 0-6514 {}} {258 0 0 0-6511 {}}} SUCCS {{258 0 0 0-6545 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6516) {AREA_SCORE {} NAME COMP_LOOP:tmp:slc(COMP_LOOP-2:tmp:mul.idiv)(2-0)#8 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-568 LOC {1 0.816098275 3 0.0 3 0.0 49 0.06751887499999999} PREDS {{258 0 0 0-6488 {}}} SUCCS {{258 0 0 0-6520 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6517) {AREA_SCORE {} NAME COMP_LOOP:tmp:slc(COMP_LOOP-2:tmp:mul.idiv)(2-0)#9 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-569 LOC {1 0.816098275 3 0.0 3 0.0 49 0.06751887499999999} PREDS {{258 0 0 0-6488 {}}} SUCCS {{258 0 0 0-6519 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6518) {AREA_SCORE {} NAME COMP_LOOP:tmp:slc(COMP_LOOP-2:tmp:mul.idiv)(2-0)#10 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-570 LOC {1 0.816098275 3 0.0 3 0.0 49 0.06751887499999999} PREDS {{258 0 0 0-6488 {}}} SUCCS {{259 0 0 0-6519 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6519) {AREA_SCORE {} NAME COMP_LOOP:tmp:nor#1 TYPE NOR PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-571 LOC {1 0.816098275 3 0.0 3 0.0 49 0.06751887499999999} PREDS {{259 0 0 0-6518 {}} {258 0 0 0-6517 {}}} SUCCS {{259 0 0 0-6520 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6520) {AREA_SCORE {} NAME COMP_LOOP:tmp:COMP_LOOP:tmp:and#1 TYPE AND PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-572 LOC {1 0.816098275 3 0.0 3 0.0 49 0.06751887499999999} PREDS {{259 0 0 0-6519 {}} {258 0 0 0-6516 {}}} SUCCS {{258 0 0 0-6545 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6521) {AREA_SCORE {} NAME COMP_LOOP:tmp:slc(COMP_LOOP-2:tmp:mul.idiv)(2-0)#11 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-573 LOC {1 0.816098275 2 0.8535577 2 0.8535577 49 0.06751887499999999} PREDS {{258 0 0 0-6488 {}}} SUCCS {{258 0 0 0-6525 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6522) {AREA_SCORE {} NAME COMP_LOOP:tmp:slc(COMP_LOOP-2:tmp:mul.idiv)(2-0)#12 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-574 LOC {1 0.816098275 2 0.8535577 2 0.8535577 49 0.06751887499999999} PREDS {{258 0 0 0-6488 {}}} SUCCS {{258 0 0 0-6525 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6523) {AREA_SCORE {} NAME COMP_LOOP:tmp:slc(COMP_LOOP-2:tmp:mul.idiv)(2-0)#13 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-575 LOC {1 0.816098275 2 0.8535577 2 0.8535577 49 0.06751887499999999} PREDS {{258 0 0 0-6488 {}}} SUCCS {{259 0 0 0-6524 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6524) {AREA_SCORE {} NAME COMP_LOOP:tmp:not#6 TYPE NOT PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-576 LOC {1 0.816098275 2 0.8535577 2 0.8535577 49 0.06751887499999999} PREDS {{259 0 0 0-6523 {}}} SUCCS {{259 0 0 0-6525 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6525) {AREA_SCORE {} NAME COMP_LOOP:tmp:COMP_LOOP:tmp:and#2 TYPE AND PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-577 LOC {1 0.816098275 2 0.8535577 2 0.8535577 49 0.06751887499999999} PREDS {{259 0 0 0-6524 {}} {258 0 0 0-6522 {}} {258 0 0 0-6521 {}}} SUCCS {{258 0 0 0-6545 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6526) {AREA_SCORE {} NAME COMP_LOOP:tmp:slc(COMP_LOOP-2:tmp:mul.idiv)(2-0)#14 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-578 LOC {1 0.816098275 3 0.0 3 0.0 49 0.06751887499999999} PREDS {{258 0 0 0-6488 {}}} SUCCS {{258 0 0 0-6530 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6527) {AREA_SCORE {} NAME COMP_LOOP:tmp:slc(COMP_LOOP-2:tmp:mul.idiv)(2-0)#15 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-579 LOC {1 0.816098275 3 0.0 3 0.0 49 0.06751887499999999} PREDS {{258 0 0 0-6488 {}}} SUCCS {{258 0 0 0-6529 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6528) {AREA_SCORE {} NAME COMP_LOOP:tmp:slc(COMP_LOOP-2:tmp:mul.idiv)(2-0)#16 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-580 LOC {1 0.816098275 3 0.0 3 0.0 49 0.06751887499999999} PREDS {{258 0 0 0-6488 {}}} SUCCS {{259 0 0 0-6529 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6529) {AREA_SCORE {} NAME COMP_LOOP:tmp:nor#2 TYPE NOR PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-581 LOC {1 0.816098275 3 0.0 3 0.0 49 0.06751887499999999} PREDS {{259 0 0 0-6528 {}} {258 0 0 0-6527 {}}} SUCCS {{259 0 0 0-6530 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6530) {AREA_SCORE {} NAME COMP_LOOP:tmp:COMP_LOOP:tmp:and#3 TYPE AND PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-582 LOC {1 0.816098275 3 0.0 3 0.0 49 0.06751887499999999} PREDS {{259 0 0 0-6529 {}} {258 0 0 0-6526 {}}} SUCCS {{258 0 0 0-6545 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6531) {AREA_SCORE {} NAME COMP_LOOP:tmp:slc(COMP_LOOP-2:tmp:mul.idiv)(2-0)#17 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-583 LOC {1 0.816098275 2 0.8535577 2 0.8535577 49 0.06751887499999999} PREDS {{258 0 0 0-6488 {}}} SUCCS {{258 0 0 0-6535 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6532) {AREA_SCORE {} NAME COMP_LOOP:tmp:slc(COMP_LOOP-2:tmp:mul.idiv)(2-0)#18 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-584 LOC {1 0.816098275 2 0.8535577 2 0.8535577 49 0.06751887499999999} PREDS {{258 0 0 0-6488 {}}} SUCCS {{258 0 0 0-6535 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6533) {AREA_SCORE {} NAME COMP_LOOP:tmp:slc(COMP_LOOP-2:tmp:mul.idiv)(2-0)#19 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-585 LOC {1 0.816098275 2 0.8535577 2 0.8535577 49 0.06751887499999999} PREDS {{258 0 0 0-6488 {}}} SUCCS {{259 0 0 0-6534 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6534) {AREA_SCORE {} NAME COMP_LOOP:tmp:not#7 TYPE NOT PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-586 LOC {1 0.816098275 2 0.8535577 2 0.8535577 49 0.06751887499999999} PREDS {{259 0 0 0-6533 {}}} SUCCS {{259 0 0 0-6535 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6535) {AREA_SCORE {} NAME COMP_LOOP:tmp:COMP_LOOP:tmp:and#4 TYPE AND PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-587 LOC {1 0.816098275 2 0.8535577 2 0.8535577 49 0.06751887499999999} PREDS {{259 0 0 0-6534 {}} {258 0 0 0-6532 {}} {258 0 0 0-6531 {}}} SUCCS {{258 0 0 0-6545 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6536) {AREA_SCORE {} NAME COMP_LOOP:tmp:slc(COMP_LOOP-2:tmp:mul.idiv)(2-0)#20 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-588 LOC {1 0.816098275 2 0.8535577 2 0.8535577 49 0.06751887499999999} PREDS {{258 0 0 0-6488 {}}} SUCCS {{258 0 0 0-6540 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6537) {AREA_SCORE {} NAME COMP_LOOP:tmp:slc(COMP_LOOP-2:tmp:mul.idiv)(2-0)#21 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-589 LOC {1 0.816098275 2 0.8535577 2 0.8535577 49 0.06751887499999999} PREDS {{258 0 0 0-6488 {}}} SUCCS {{258 0 0 0-6540 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6538) {AREA_SCORE {} NAME COMP_LOOP:tmp:slc(COMP_LOOP-2:tmp:mul.idiv)(2-0)#22 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-590 LOC {1 0.816098275 2 0.8535577 2 0.8535577 49 0.06751887499999999} PREDS {{258 0 0 0-6488 {}}} SUCCS {{259 0 0 0-6539 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6539) {AREA_SCORE {} NAME COMP_LOOP:tmp:not#8 TYPE NOT PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-591 LOC {1 0.816098275 2 0.8535577 2 0.8535577 49 0.06751887499999999} PREDS {{259 0 0 0-6538 {}}} SUCCS {{259 0 0 0-6540 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6540) {AREA_SCORE {} NAME COMP_LOOP:tmp:COMP_LOOP:tmp:and#5 TYPE AND PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-592 LOC {1 0.816098275 2 0.8535577 2 0.8535577 49 0.06751887499999999} PREDS {{259 0 0 0-6539 {}} {258 0 0 0-6537 {}} {258 0 0 0-6536 {}}} SUCCS {{258 0 0 0-6545 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6541) {AREA_SCORE {} NAME COMP_LOOP:tmp:slc(COMP_LOOP-2:tmp:mul.idiv)(2-0)#23 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-593 LOC {1 0.816098275 2 0.8535577 2 0.8535577 49 0.06751887499999999} PREDS {{258 0 0 0-6488 {}}} SUCCS {{258 0 0 0-6544 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6542) {AREA_SCORE {} NAME COMP_LOOP:tmp:slc(COMP_LOOP-2:tmp:mul.idiv)(2-0)#24 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-594 LOC {1 0.816098275 2 0.8535577 2 0.8535577 49 0.06751887499999999} PREDS {{258 0 0 0-6488 {}}} SUCCS {{258 0 0 0-6544 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6543) {AREA_SCORE {} NAME COMP_LOOP:tmp:slc(COMP_LOOP-2:tmp:mul.idiv)(2-0)#25 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-595 LOC {1 0.816098275 2 0.8535577 2 0.8535577 49 0.06751887499999999} PREDS {{258 0 0 0-6488 {}}} SUCCS {{259 0 0 0-6544 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6544) {AREA_SCORE {} NAME COMP_LOOP:tmp:COMP_LOOP:tmp:and#6 TYPE AND PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-596 LOC {1 0.816098275 2 0.8535577 2 0.8535577 49 0.06751887499999999} PREDS {{259 0 0 0-6543 {}} {258 0 0 0-6542 {}} {258 0 0 0-6541 {}}} SUCCS {{259 0 0 0-6545 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6545) {AREA_SCORE 215.45 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mux1hot(64,8) QUANTITY 20 NAME COMP_LOOP:tmp:mux1h TYPE MUX1HOT DELAY {0.78 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-597 LOC {2 0.094375 3 0.9511217999999999 3 0.9511217999999999 3 0.999999942628205 49 0.11639701762820512} PREDS {{259 0 0 0-6544 {}} {258 0 0 0-6540 {}} {258 0 0 0-6535 {}} {258 0 0 0-6530 {}} {258 0 0 0-6525 {}} {258 0 0 0-6520 {}} {258 0 0 0-6515 {}} {258 0 0 0-6510 {}} {258 0 0 0-6506 {}} {258 0 0 0-6504 {}} {258 0 0 0-6502 {}} {258 0 0 0-6500 {}} {258 0 0 0-6498 {}} {258 0 0 0-6496 {}} {258 0 0 0-6494 {}} {258 0 0 0-6492 {}} {258 0 0 0-6110 {}} {258 0 0 0-6109 {}} {258 0 0 0-6108 {}} {258 0 0 0-6107 {}} {258 0 0 0-6106 {}} {258 0 0 0-6105 {}} {258 0 0 0-6104 {}} {258 0 0 0-6103 {}}} SUCCS {{259 0 0 0-6546 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6546) {AREA_SCORE 6670.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mul(64,0,64,0,64) QUANTITY 1 NAME COMP_LOOP-2:mul TYPE MUL DELAY {12.54 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-598 LOC {41 0.006406225 43 0.11639707499999999 43 0.11639707499999999 43 0.9002436888496399 49 0.9002436888496399} PREDS {{259 0 0 0-6545 {}} {258 0 0 0-6483 {}}} SUCCS {{259 0 0 0-6547 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6547) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_dev.base#1 TYPE {C-CORE PORT} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-599 LOC {41 0.7902528999999999 43 0.90024375 43 0.90024375 49 0.90024375} PREDS {{259 0 0 0-6546 {}} {128 0 0 0-6549 {}}} SUCCS {{258 0 0 0-6549 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6548) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_dev.m#1 TYPE {C-CORE PORT} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-600 LOC {41 0.0 43 0.90024375 43 0.90024375 49 0.90024375} PREDS {{128 0 0 0-6549 {}}} SUCCS {{259 0 0 0-6549 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6549) {AREA_SCORE 63500.57 LIBRARY cluster MODULE modulo_dev_5aba70be30c71e06949afd4ea79f22a65a69() QUANTITY 1 MULTICYCLE modulo_dev_5aba70be30c71e06949afd4ea79f22a65a69() MINCLKPRD 5.96 NAME COMP_LOOP-2:modulo_dev()#1 TYPE C-CORE DELAY {11cy+0.10 ns} INPUT_DELAY {1.60 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-601 LOC {41 1.0 43 0.92 43 1.0 55 0.0064061875000001045 61 0.0064061875000001045} PREDS {{259 0 0 0-6548 {}} {258 0 0 0-6547 {}}} SUCCS {{128 0 0 0-6547 {}} {128 0 0 0-6548 {}} {259 0 0 0-6550 {}}} CYCLES {}}
set a(0-6550) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_dev.return#1 TYPE {C-CORE PORT} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-602 LOC {53 0.006406225 55 0.8291185999999999 55 0.8291185999999999 61 0.8291185999999999} PREDS {{259 0 0 0-6549 {}}} SUCCS {{258 0 1.564 0-6554 {}} {258 0 1.564 0-6556 {}} {258 0 1.564 0-6558 {}} {258 0 1.564 0-6560 {}} {258 0 1.564 0-6562 {}} {258 0 1.564 0-6564 {}} {258 0 1.564 0-6566 {}} {258 0 1.564 0-6568 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6551) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#2)(2-0)#1 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-603 LOC {1 0.0521895 1 1.0 1 1.0 61 0.8291185999999999} PREDS {{258 0 0 0-6420 {}}} SUCCS {{259 0 0 0-6552 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6552) {AREA_SCORE {} NAME COMP_LOOP:switch#18 TYPE SELECT PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-604 LOC {1 0.0521895 1 1.0 1 1.0 61 0.8291185999999999} PREDS {{259 0 0 0-6551 {}}} SUCCS {{146 0 0 0-6553 {}} {130 0 0 0-6554 {}} {146 0 0 0-6555 {}} {130 0 0 0-6556 {}} {146 0 0 0-6557 {}} {130 0 0 0-6558 {}} {146 0 0 0-6559 {}} {130 0 0 0-6560 {}} {146 0 0 0-6561 {}} {130 0 0 0-6562 {}} {146 0 0 0-6563 {}} {130 0 0 0-6564 {}} {146 0 0 0-6565 {}} {130 0 0 0-6566 {}} {146 0 0 0-6567 {}} {130 0 0 0-6568 {}}} CYCLES {}}
set a(0-6553) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#2)(9-3)#9 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-605 LOC {1 0.0521895 55 0.0 55 0.0 61 0.8291185999999999} PREDS {{146 0 0 0-6552 {}} {258 0 0 0-6420 {}}} SUCCS {{259 0 1.564 0-6554 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6554) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(9,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(0).@)#2 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-606 LOC {53 1.0 55 0.9415 55 1.0 56 0.006249937500000025 62 0.006249937500000025} PREDS {{774 0 0 0-6554 {}} {259 0 1.564 0-6553 {}} {130 0 0 0-6552 {}} {258 0 1.564 0-6550 {}} {256 0 0 0-6424 {}} {256 0 0 0-6360 {}} {128 0 0 0-6350 {}} {258 0 0 0-6333 {}} {258 0 0 0-6310 {}} {256 0 0 0-6234 {}} {256 0 0 0-6153 {}} {774 0 0 0-8015 {}} {774 0 0 0-7992 {}} {772 0 0 0-7863 {}} {772 0 0 0-7799 {}} {774 0 0 0-7766 {}} {774 0 0 0-7740 {}} {772 0 0 0-7643 {}} {772 0 0 0-7571 {}} {774 0 0 0-7534 {}} {774 0 0 0-7511 {}} {772 0 0 0-7382 {}} {772 0 0 0-7318 {}} {774 0 0 0-7284 {}} {774 0 0 0-7258 {}} {772 0 0 0-7177 {}} {772 0 0 0-7097 {}} {774 0 0 0-7060 {}} {774 0 0 0-7037 {}} {772 0 0 0-6908 {}} {772 0 0 0-6844 {}} {774 0 0 0-6810 {}} {774 0 0 0-6784 {}} {772 0 0 0-6686 {}} {772 0 0 0-6614 {}} {774 0 0 0-6577 {}}} SUCCS {{774 0 1.564 0-6153 {}} {774 0 1.564 0-6234 {}} {774 0 0 0-6310 {}} {774 0 0 0-6333 {}} {774 0 1.564 0-6360 {}} {774 0 1.564 0-6424 {}} {774 0 0 0-6554 {}} {258 0 0 0-6577 {}} {130 0 0 0-6601 {}} {258 0 1.564 0-6614 {}} {258 0 1.564 0-6686 {}} {258 0 0 0-6784 {}} {258 0 0 0-6810 {}} {258 0 1.564 0-6844 {}} {258 0 1.564 0-6908 {}} {258 0 0 0-7037 {}} {258 0 0 0-7060 {}} {258 0 1.564 0-7097 {}} {258 0 1.564 0-7177 {}} {258 0 0 0-7258 {}} {258 0 0 0-7284 {}} {258 0 1.564 0-7318 {}} {258 0 1.564 0-7382 {}} {258 0 0 0-7511 {}} {258 0 0 0-7534 {}} {258 0 1.564 0-7571 {}} {258 0 1.564 0-7643 {}} {258 0 0 0-7740 {}} {258 0 0 0-7766 {}} {258 0 1.564 0-7799 {}} {258 0 1.564 0-7863 {}} {258 0 0 0-7992 {}} {258 0 0 0-8015 {}}} CYCLES {}}
set a(0-6555) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#2)(9-3)#10 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-607 LOC {1 0.0521895 55 0.0 55 0.0 61 0.8291185999999999} PREDS {{146 0 0 0-6552 {}} {258 0 0 0-6420 {}}} SUCCS {{259 0 1.564 0-6556 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6556) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(10,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(1).@)#2 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-608 LOC {53 1.0 55 0.9415 55 1.0 56 0.006249937500000025 62 0.006249937500000025} PREDS {{774 0 0 0-6556 {}} {259 0 1.564 0-6555 {}} {130 0 0 0-6552 {}} {258 0 1.564 0-6550 {}} {256 0 0 0-6426 {}} {256 0 0 0-6362 {}} {128 0 0 0-6350 {}} {258 0 0 0-6334 {}} {258 0 0 0-6312 {}} {256 0 0 0-6236 {}} {256 0 0 0-6154 {}} {774 0 0 0-8017 {}} {774 0 0 0-7994 {}} {772 0 0 0-7865 {}} {772 0 0 0-7801 {}} {774 0 0 0-7768 {}} {774 0 0 0-7742 {}} {772 0 0 0-7645 {}} {772 0 0 0-7573 {}} {774 0 0 0-7536 {}} {774 0 0 0-7513 {}} {772 0 0 0-7384 {}} {772 0 0 0-7320 {}} {774 0 0 0-7286 {}} {774 0 0 0-7260 {}} {772 0 0 0-7179 {}} {772 0 0 0-7099 {}} {774 0 0 0-7062 {}} {774 0 0 0-7039 {}} {772 0 0 0-6910 {}} {772 0 0 0-6846 {}} {774 0 0 0-6812 {}} {774 0 0 0-6786 {}} {772 0 0 0-6688 {}} {772 0 0 0-6616 {}} {774 0 0 0-6579 {}}} SUCCS {{774 0 1.564 0-6154 {}} {774 0 1.564 0-6236 {}} {774 0 0 0-6312 {}} {774 0 0 0-6334 {}} {774 0 1.564 0-6362 {}} {774 0 1.564 0-6426 {}} {774 0 0 0-6556 {}} {258 0 0 0-6579 {}} {130 0 0 0-6601 {}} {258 0 1.564 0-6616 {}} {258 0 1.564 0-6688 {}} {258 0 0 0-6786 {}} {258 0 0 0-6812 {}} {258 0 1.564 0-6846 {}} {258 0 1.564 0-6910 {}} {258 0 0 0-7039 {}} {258 0 0 0-7062 {}} {258 0 1.564 0-7099 {}} {258 0 1.564 0-7179 {}} {258 0 0 0-7260 {}} {258 0 0 0-7286 {}} {258 0 1.564 0-7320 {}} {258 0 1.564 0-7384 {}} {258 0 0 0-7513 {}} {258 0 0 0-7536 {}} {258 0 1.564 0-7573 {}} {258 0 1.564 0-7645 {}} {258 0 0 0-7742 {}} {258 0 0 0-7768 {}} {258 0 1.564 0-7801 {}} {258 0 1.564 0-7865 {}} {258 0 0 0-7994 {}} {258 0 0 0-8017 {}}} CYCLES {}}
set a(0-6557) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#2)(9-3)#11 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-609 LOC {1 0.0521895 55 0.0 55 0.0 61 0.8291185999999999} PREDS {{146 0 0 0-6552 {}} {258 0 0 0-6420 {}}} SUCCS {{259 0 1.564 0-6558 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6558) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(11,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(2).@)#2 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-610 LOC {53 1.0 55 0.9415 55 1.0 56 0.006249937500000025 62 0.006249937500000025} PREDS {{774 0 0 0-6558 {}} {259 0 1.564 0-6557 {}} {130 0 0 0-6552 {}} {258 0 1.564 0-6550 {}} {256 0 0 0-6428 {}} {256 0 0 0-6364 {}} {128 0 0 0-6350 {}} {258 0 0 0-6335 {}} {258 0 0 0-6314 {}} {256 0 0 0-6238 {}} {256 0 0 0-6155 {}} {774 0 0 0-8019 {}} {774 0 0 0-7996 {}} {772 0 0 0-7867 {}} {772 0 0 0-7803 {}} {774 0 0 0-7770 {}} {774 0 0 0-7744 {}} {772 0 0 0-7647 {}} {772 0 0 0-7575 {}} {774 0 0 0-7538 {}} {774 0 0 0-7515 {}} {772 0 0 0-7386 {}} {772 0 0 0-7322 {}} {774 0 0 0-7288 {}} {774 0 0 0-7262 {}} {772 0 0 0-7181 {}} {772 0 0 0-7101 {}} {774 0 0 0-7064 {}} {774 0 0 0-7041 {}} {772 0 0 0-6912 {}} {772 0 0 0-6848 {}} {774 0 0 0-6814 {}} {774 0 0 0-6788 {}} {772 0 0 0-6690 {}} {772 0 0 0-6618 {}} {774 0 0 0-6581 {}}} SUCCS {{774 0 1.564 0-6155 {}} {774 0 1.564 0-6238 {}} {774 0 0 0-6314 {}} {774 0 0 0-6335 {}} {774 0 1.564 0-6364 {}} {774 0 1.564 0-6428 {}} {774 0 0 0-6558 {}} {258 0 0 0-6581 {}} {130 0 0 0-6601 {}} {258 0 1.564 0-6618 {}} {258 0 1.564 0-6690 {}} {258 0 0 0-6788 {}} {258 0 0 0-6814 {}} {258 0 1.564 0-6848 {}} {258 0 1.564 0-6912 {}} {258 0 0 0-7041 {}} {258 0 0 0-7064 {}} {258 0 1.564 0-7101 {}} {258 0 1.564 0-7181 {}} {258 0 0 0-7262 {}} {258 0 0 0-7288 {}} {258 0 1.564 0-7322 {}} {258 0 1.564 0-7386 {}} {258 0 0 0-7515 {}} {258 0 0 0-7538 {}} {258 0 1.564 0-7575 {}} {258 0 1.564 0-7647 {}} {258 0 0 0-7744 {}} {258 0 0 0-7770 {}} {258 0 1.564 0-7803 {}} {258 0 1.564 0-7867 {}} {258 0 0 0-7996 {}} {258 0 0 0-8019 {}}} CYCLES {}}
set a(0-6559) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#2)(9-3)#12 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-611 LOC {1 0.0521895 55 0.0 55 0.0 61 0.8291185999999999} PREDS {{146 0 0 0-6552 {}} {258 0 0 0-6420 {}}} SUCCS {{259 0 1.564 0-6560 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6560) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(12,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(3).@)#2 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-612 LOC {53 1.0 55 0.9415 55 1.0 56 0.006249937500000025 62 0.006249937500000025} PREDS {{774 0 0 0-6560 {}} {259 0 1.564 0-6559 {}} {130 0 0 0-6552 {}} {258 0 1.564 0-6550 {}} {256 0 0 0-6430 {}} {256 0 0 0-6366 {}} {128 0 0 0-6350 {}} {258 0 0 0-6336 {}} {258 0 0 0-6316 {}} {256 0 0 0-6240 {}} {256 0 0 0-6156 {}} {774 0 0 0-8021 {}} {774 0 0 0-7998 {}} {772 0 0 0-7869 {}} {772 0 0 0-7805 {}} {774 0 0 0-7772 {}} {774 0 0 0-7746 {}} {772 0 0 0-7649 {}} {772 0 0 0-7577 {}} {774 0 0 0-7540 {}} {774 0 0 0-7517 {}} {772 0 0 0-7388 {}} {772 0 0 0-7324 {}} {774 0 0 0-7290 {}} {774 0 0 0-7264 {}} {772 0 0 0-7183 {}} {772 0 0 0-7103 {}} {774 0 0 0-7066 {}} {774 0 0 0-7043 {}} {772 0 0 0-6914 {}} {772 0 0 0-6850 {}} {774 0 0 0-6816 {}} {774 0 0 0-6790 {}} {772 0 0 0-6692 {}} {772 0 0 0-6620 {}} {774 0 0 0-6583 {}}} SUCCS {{774 0 1.564 0-6156 {}} {774 0 1.564 0-6240 {}} {774 0 0 0-6316 {}} {774 0 0 0-6336 {}} {774 0 1.564 0-6366 {}} {774 0 1.564 0-6430 {}} {774 0 0 0-6560 {}} {258 0 0 0-6583 {}} {130 0 0 0-6601 {}} {258 0 1.564 0-6620 {}} {258 0 1.564 0-6692 {}} {258 0 0 0-6790 {}} {258 0 0 0-6816 {}} {258 0 1.564 0-6850 {}} {258 0 1.564 0-6914 {}} {258 0 0 0-7043 {}} {258 0 0 0-7066 {}} {258 0 1.564 0-7103 {}} {258 0 1.564 0-7183 {}} {258 0 0 0-7264 {}} {258 0 0 0-7290 {}} {258 0 1.564 0-7324 {}} {258 0 1.564 0-7388 {}} {258 0 0 0-7517 {}} {258 0 0 0-7540 {}} {258 0 1.564 0-7577 {}} {258 0 1.564 0-7649 {}} {258 0 0 0-7746 {}} {258 0 0 0-7772 {}} {258 0 1.564 0-7805 {}} {258 0 1.564 0-7869 {}} {258 0 0 0-7998 {}} {258 0 0 0-8021 {}}} CYCLES {}}
set a(0-6561) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#2)(9-3)#13 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-613 LOC {1 0.0521895 55 0.0 55 0.0 61 0.8291185999999999} PREDS {{146 0 0 0-6552 {}} {258 0 0 0-6420 {}}} SUCCS {{259 0 1.564 0-6562 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6562) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(4).@)#2 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-614 LOC {53 1.0 55 0.9415 55 1.0 56 0.006249937500000025 62 0.006249937500000025} PREDS {{774 0 0 0-6562 {}} {259 0 1.564 0-6561 {}} {130 0 0 0-6552 {}} {258 0 1.564 0-6550 {}} {256 0 0 0-6432 {}} {256 0 0 0-6368 {}} {128 0 0 0-6350 {}} {258 0 0 0-6337 {}} {258 0 0 0-6318 {}} {256 0 0 0-6242 {}} {256 0 0 0-6157 {}} {774 0 0 0-8023 {}} {774 0 0 0-8000 {}} {772 0 0 0-7871 {}} {772 0 0 0-7807 {}} {774 0 0 0-7774 {}} {774 0 0 0-7748 {}} {772 0 0 0-7651 {}} {772 0 0 0-7579 {}} {774 0 0 0-7542 {}} {774 0 0 0-7519 {}} {772 0 0 0-7390 {}} {772 0 0 0-7326 {}} {774 0 0 0-7292 {}} {774 0 0 0-7266 {}} {772 0 0 0-7185 {}} {772 0 0 0-7105 {}} {774 0 0 0-7068 {}} {774 0 0 0-7045 {}} {772 0 0 0-6916 {}} {772 0 0 0-6852 {}} {774 0 0 0-6818 {}} {774 0 0 0-6792 {}} {772 0 0 0-6694 {}} {772 0 0 0-6622 {}} {774 0 0 0-6585 {}}} SUCCS {{774 0 1.564 0-6157 {}} {774 0 1.564 0-6242 {}} {774 0 0 0-6318 {}} {774 0 0 0-6337 {}} {774 0 1.564 0-6368 {}} {774 0 1.564 0-6432 {}} {774 0 0 0-6562 {}} {258 0 0 0-6585 {}} {130 0 0 0-6601 {}} {258 0 1.564 0-6622 {}} {258 0 1.564 0-6694 {}} {258 0 0 0-6792 {}} {258 0 0 0-6818 {}} {258 0 1.564 0-6852 {}} {258 0 1.564 0-6916 {}} {258 0 0 0-7045 {}} {258 0 0 0-7068 {}} {258 0 1.564 0-7105 {}} {258 0 1.564 0-7185 {}} {258 0 0 0-7266 {}} {258 0 0 0-7292 {}} {258 0 1.564 0-7326 {}} {258 0 1.564 0-7390 {}} {258 0 0 0-7519 {}} {258 0 0 0-7542 {}} {258 0 1.564 0-7579 {}} {258 0 1.564 0-7651 {}} {258 0 0 0-7748 {}} {258 0 0 0-7774 {}} {258 0 1.564 0-7807 {}} {258 0 1.564 0-7871 {}} {258 0 0 0-8000 {}} {258 0 0 0-8023 {}}} CYCLES {}}
set a(0-6563) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#2)(9-3)#14 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-615 LOC {1 0.0521895 55 0.0 55 0.0 61 0.8291185999999999} PREDS {{146 0 0 0-6552 {}} {258 0 0 0-6420 {}}} SUCCS {{259 0 1.564 0-6564 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6564) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(14,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(5).@)#2 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-616 LOC {53 1.0 55 0.9415 55 1.0 56 0.006249937500000025 62 0.006249937500000025} PREDS {{774 0 0 0-6564 {}} {259 0 1.564 0-6563 {}} {130 0 0 0-6552 {}} {258 0 1.564 0-6550 {}} {256 0 0 0-6434 {}} {256 0 0 0-6370 {}} {128 0 0 0-6350 {}} {258 0 0 0-6338 {}} {258 0 0 0-6320 {}} {256 0 0 0-6244 {}} {256 0 0 0-6158 {}} {774 0 0 0-8025 {}} {774 0 0 0-8002 {}} {772 0 0 0-7873 {}} {772 0 0 0-7809 {}} {774 0 0 0-7776 {}} {774 0 0 0-7750 {}} {772 0 0 0-7653 {}} {772 0 0 0-7581 {}} {774 0 0 0-7544 {}} {774 0 0 0-7521 {}} {772 0 0 0-7392 {}} {772 0 0 0-7328 {}} {774 0 0 0-7294 {}} {774 0 0 0-7268 {}} {772 0 0 0-7187 {}} {772 0 0 0-7107 {}} {774 0 0 0-7070 {}} {774 0 0 0-7047 {}} {772 0 0 0-6918 {}} {772 0 0 0-6854 {}} {774 0 0 0-6820 {}} {774 0 0 0-6794 {}} {772 0 0 0-6696 {}} {772 0 0 0-6624 {}} {774 0 0 0-6587 {}}} SUCCS {{774 0 1.564 0-6158 {}} {774 0 1.564 0-6244 {}} {774 0 0 0-6320 {}} {774 0 0 0-6338 {}} {774 0 1.564 0-6370 {}} {774 0 1.564 0-6434 {}} {774 0 0 0-6564 {}} {258 0 0 0-6587 {}} {130 0 0 0-6601 {}} {258 0 1.564 0-6624 {}} {258 0 1.564 0-6696 {}} {258 0 0 0-6794 {}} {258 0 0 0-6820 {}} {258 0 1.564 0-6854 {}} {258 0 1.564 0-6918 {}} {258 0 0 0-7047 {}} {258 0 0 0-7070 {}} {258 0 1.564 0-7107 {}} {258 0 1.564 0-7187 {}} {258 0 0 0-7268 {}} {258 0 0 0-7294 {}} {258 0 1.564 0-7328 {}} {258 0 1.564 0-7392 {}} {258 0 0 0-7521 {}} {258 0 0 0-7544 {}} {258 0 1.564 0-7581 {}} {258 0 1.564 0-7653 {}} {258 0 0 0-7750 {}} {258 0 0 0-7776 {}} {258 0 1.564 0-7809 {}} {258 0 1.564 0-7873 {}} {258 0 0 0-8002 {}} {258 0 0 0-8025 {}}} CYCLES {}}
set a(0-6565) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#2)(9-3)#15 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-617 LOC {1 0.0521895 55 0.0 55 0.0 61 0.8291185999999999} PREDS {{146 0 0 0-6552 {}} {258 0 0 0-6420 {}}} SUCCS {{259 0 1.564 0-6566 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6566) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(15,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(6).@)#2 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-618 LOC {53 1.0 55 0.9415 55 1.0 56 0.006249937500000025 62 0.006249937500000025} PREDS {{774 0 0 0-6566 {}} {259 0 1.564 0-6565 {}} {130 0 0 0-6552 {}} {258 0 1.564 0-6550 {}} {256 0 0 0-6436 {}} {256 0 0 0-6372 {}} {128 0 0 0-6350 {}} {258 0 0 0-6339 {}} {258 0 0 0-6322 {}} {256 0 0 0-6246 {}} {256 0 0 0-6159 {}} {774 0 0 0-8027 {}} {774 0 0 0-8004 {}} {772 0 0 0-7875 {}} {772 0 0 0-7811 {}} {774 0 0 0-7778 {}} {774 0 0 0-7752 {}} {772 0 0 0-7655 {}} {772 0 0 0-7583 {}} {774 0 0 0-7546 {}} {774 0 0 0-7523 {}} {772 0 0 0-7394 {}} {772 0 0 0-7330 {}} {774 0 0 0-7296 {}} {774 0 0 0-7270 {}} {772 0 0 0-7189 {}} {772 0 0 0-7109 {}} {774 0 0 0-7072 {}} {774 0 0 0-7049 {}} {772 0 0 0-6920 {}} {772 0 0 0-6856 {}} {774 0 0 0-6822 {}} {774 0 0 0-6796 {}} {772 0 0 0-6698 {}} {772 0 0 0-6626 {}} {774 0 0 0-6589 {}}} SUCCS {{774 0 1.564 0-6159 {}} {774 0 1.564 0-6246 {}} {774 0 0 0-6322 {}} {774 0 0 0-6339 {}} {774 0 1.564 0-6372 {}} {774 0 1.564 0-6436 {}} {774 0 0 0-6566 {}} {258 0 0 0-6589 {}} {130 0 0 0-6601 {}} {258 0 1.564 0-6626 {}} {258 0 1.564 0-6698 {}} {258 0 0 0-6796 {}} {258 0 0 0-6822 {}} {258 0 1.564 0-6856 {}} {258 0 1.564 0-6920 {}} {258 0 0 0-7049 {}} {258 0 0 0-7072 {}} {258 0 1.564 0-7109 {}} {258 0 1.564 0-7189 {}} {258 0 0 0-7270 {}} {258 0 0 0-7296 {}} {258 0 1.564 0-7330 {}} {258 0 1.564 0-7394 {}} {258 0 0 0-7523 {}} {258 0 0 0-7546 {}} {258 0 1.564 0-7583 {}} {258 0 1.564 0-7655 {}} {258 0 0 0-7752 {}} {258 0 0 0-7778 {}} {258 0 1.564 0-7811 {}} {258 0 1.564 0-7875 {}} {258 0 0 0-8004 {}} {258 0 0 0-8027 {}}} CYCLES {}}
set a(0-6567) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#2)(9-3)#1 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-619 LOC {1 0.0521895 55 0.0 55 0.0 61 0.8291185999999999} PREDS {{146 0 0 0-6552 {}} {258 0 0 0-6420 {}}} SUCCS {{259 0 1.564 0-6568 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6568) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(16,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(7).@)#2 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-620 LOC {53 1.0 55 0.9415 55 1.0 56 0.006249937500000025 62 0.006249937500000025} PREDS {{774 0 0 0-6568 {}} {259 0 1.564 0-6567 {}} {130 0 0 0-6552 {}} {258 0 1.564 0-6550 {}} {256 0 0 0-6438 {}} {256 0 0 0-6374 {}} {128 0 0 0-6350 {}} {258 0 0 0-6340 {}} {258 0 0 0-6324 {}} {256 0 0 0-6248 {}} {256 0 0 0-6160 {}} {774 0 0 0-8029 {}} {774 0 0 0-8006 {}} {772 0 0 0-7877 {}} {772 0 0 0-7813 {}} {774 0 0 0-7780 {}} {774 0 0 0-7754 {}} {772 0 0 0-7657 {}} {772 0 0 0-7585 {}} {774 0 0 0-7548 {}} {774 0 0 0-7525 {}} {772 0 0 0-7396 {}} {772 0 0 0-7332 {}} {774 0 0 0-7298 {}} {774 0 0 0-7272 {}} {772 0 0 0-7191 {}} {772 0 0 0-7111 {}} {774 0 0 0-7074 {}} {774 0 0 0-7051 {}} {772 0 0 0-6922 {}} {772 0 0 0-6858 {}} {774 0 0 0-6824 {}} {774 0 0 0-6798 {}} {772 0 0 0-6700 {}} {772 0 0 0-6628 {}} {774 0 0 0-6591 {}}} SUCCS {{774 0 1.564 0-6160 {}} {774 0 1.564 0-6248 {}} {774 0 0 0-6324 {}} {774 0 0 0-6340 {}} {774 0 1.564 0-6374 {}} {774 0 1.564 0-6438 {}} {774 0 0 0-6568 {}} {258 0 0 0-6591 {}} {130 0 0 0-6601 {}} {258 0 1.564 0-6628 {}} {258 0 1.564 0-6700 {}} {258 0 0 0-6798 {}} {258 0 0 0-6824 {}} {258 0 1.564 0-6858 {}} {258 0 1.564 0-6922 {}} {258 0 0 0-7051 {}} {258 0 0 0-7074 {}} {258 0 1.564 0-7111 {}} {258 0 1.564 0-7191 {}} {258 0 0 0-7272 {}} {258 0 0 0-7298 {}} {258 0 1.564 0-7332 {}} {258 0 1.564 0-7396 {}} {258 0 0 0-7525 {}} {258 0 0 0-7548 {}} {258 0 1.564 0-7585 {}} {258 0 1.564 0-7657 {}} {258 0 0 0-7754 {}} {258 0 0 0-7780 {}} {258 0 1.564 0-7813 {}} {258 0 1.564 0-7877 {}} {258 0 0 0-8006 {}} {258 0 0 0-8029 {}}} CYCLES {}}
set a(0-6569) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(64,0,64,0,64) QUANTITY 16 NAME COMP_LOOP-2:acc#8 TYPE ACCU DELAY {0.77 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-621 LOC {29 0.1432532 31 0.9516125999999999 31 0.9516125999999999 31 0.9999999573717948 50 0.9002437073717948} PREDS {{258 0 0 0-6477 {}} {258 0 0 0-6413 {}}} SUCCS {{259 0 0 0-6570 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6570) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_dev.base#2 TYPE {C-CORE PORT} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-622 LOC {29 0.1916406 32 0.90024375 32 0.90024375 50 0.90024375} PREDS {{259 0 0 0-6569 {}} {128 0 0 0-6572 {}}} SUCCS {{258 0 0 0-6572 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6571) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_dev.m#2 TYPE {C-CORE PORT} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-623 LOC {29 0.0 32 0.90024375 32 0.90024375 50 0.90024375} PREDS {{128 0 0 0-6572 {}}} SUCCS {{259 0 0 0-6572 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6572) {AREA_SCORE 63500.57 LIBRARY cluster MODULE modulo_dev_5aba70be30c71e06949afd4ea79f22a65a69() QUANTITY 1 MULTICYCLE modulo_dev_5aba70be30c71e06949afd4ea79f22a65a69() MINCLKPRD 5.96 NAME COMP_LOOP-2:modulo_dev()#2 TYPE C-CORE DELAY {11cy+0.10 ns} INPUT_DELAY {1.60 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-624 LOC {29 1.0 32 0.92 32 1.0 44 0.0064061875000001045 62 0.0064061875000001045} PREDS {{259 0 0 0-6571 {}} {258 0 0 0-6570 {}}} SUCCS {{128 0 0 0-6570 {}} {128 0 0 0-6571 {}} {259 0 0 0-6573 {}}} CYCLES {}}
set a(0-6573) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_dev.return#2 TYPE {C-CORE PORT} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-625 LOC {41 0.006406225 44 1.0 44 1.0 62 0.8291185999999999} PREDS {{259 0 0 0-6572 {}}} SUCCS {{258 0 1.564 0-6577 {}} {258 0 1.564 0-6579 {}} {258 0 1.564 0-6581 {}} {258 0 1.564 0-6583 {}} {258 0 1.564 0-6585 {}} {258 0 1.564 0-6587 {}} {258 0 1.564 0-6589 {}} {258 0 1.564 0-6591 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6574) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#2)(2-0)#1 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-626 LOC {1 0.034865775 1 1.0 1 1.0 62 0.8291185999999999} PREDS {{258 0 0 0-6356 {}}} SUCCS {{259 0 0 0-6575 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6575) {AREA_SCORE {} NAME COMP_LOOP:switch#19 TYPE SELECT PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-627 LOC {1 0.034865775 1 1.0 1 1.0 62 0.8291185999999999} PREDS {{259 0 0 0-6574 {}}} SUCCS {{146 0 0 0-6576 {}} {130 0 0 0-6577 {}} {146 0 0 0-6578 {}} {130 0 0 0-6579 {}} {146 0 0 0-6580 {}} {130 0 0 0-6581 {}} {146 0 0 0-6582 {}} {130 0 0 0-6583 {}} {146 0 0 0-6584 {}} {130 0 0 0-6585 {}} {146 0 0 0-6586 {}} {130 0 0 0-6587 {}} {146 0 0 0-6588 {}} {130 0 0 0-6589 {}} {146 0 0 0-6590 {}} {130 0 0 0-6591 {}}} CYCLES {}}
set a(0-6576) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#1.cse#2)(9-3)#9 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-628 LOC {1 0.034865775 56 0.0 56 0.0 62 0.8291185999999999} PREDS {{146 0 0 0-6575 {}} {258 0 0 0-6356 {}}} SUCCS {{259 0 1.564 0-6577 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6577) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(9,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(0).@)#3 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-629 LOC {54 1.0 56 0.9415 56 1.0 57 0.006249937500000025 63 0.006249937500000025} PREDS {{774 0 0 0-6577 {}} {259 0 1.564 0-6576 {}} {130 0 0 0-6575 {}} {258 0 1.564 0-6573 {}} {258 0 0 0-6554 {}} {256 0 0 0-6424 {}} {256 0 0 0-6360 {}} {128 0 0 0-6350 {}} {258 0 0 0-6333 {}} {258 0 0 0-6310 {}} {256 0 0 0-6234 {}} {256 0 0 0-6153 {}} {774 0 0 0-8015 {}} {774 0 0 0-7992 {}} {772 0 0 0-7863 {}} {772 0 0 0-7799 {}} {774 0 0 0-7766 {}} {774 0 0 0-7740 {}} {772 0 0 0-7643 {}} {772 0 0 0-7571 {}} {774 0 0 0-7534 {}} {774 0 0 0-7511 {}} {772 0 0 0-7382 {}} {772 0 0 0-7318 {}} {774 0 0 0-7284 {}} {774 0 0 0-7258 {}} {772 0 0 0-7177 {}} {772 0 0 0-7097 {}} {774 0 0 0-7060 {}} {774 0 0 0-7037 {}} {772 0 0 0-6908 {}} {772 0 0 0-6844 {}} {774 0 0 0-6810 {}} {774 0 0 0-6784 {}} {772 0 0 0-6686 {}} {772 0 0 0-6614 {}}} SUCCS {{774 0 1.564 0-6153 {}} {774 0 1.564 0-6234 {}} {774 0 0 0-6310 {}} {774 0 0 0-6333 {}} {774 0 1.564 0-6360 {}} {774 0 1.564 0-6424 {}} {774 0 0 0-6554 {}} {774 0 0 0-6577 {}} {130 0 0 0-6601 {}} {258 0 1.564 0-6614 {}} {258 0 1.564 0-6686 {}} {258 0 0 0-6784 {}} {258 0 0 0-6810 {}} {258 0 1.564 0-6844 {}} {258 0 1.564 0-6908 {}} {258 0 0 0-7037 {}} {258 0 0 0-7060 {}} {258 0 1.564 0-7097 {}} {258 0 1.564 0-7177 {}} {258 0 0 0-7258 {}} {258 0 0 0-7284 {}} {258 0 1.564 0-7318 {}} {258 0 1.564 0-7382 {}} {258 0 0 0-7511 {}} {258 0 0 0-7534 {}} {258 0 1.564 0-7571 {}} {258 0 1.564 0-7643 {}} {258 0 0 0-7740 {}} {258 0 0 0-7766 {}} {258 0 1.564 0-7799 {}} {258 0 1.564 0-7863 {}} {258 0 0 0-7992 {}} {258 0 0 0-8015 {}}} CYCLES {}}
set a(0-6578) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#1.cse#2)(9-3)#10 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-630 LOC {1 0.034865775 56 0.0 56 0.0 62 0.8291185999999999} PREDS {{146 0 0 0-6575 {}} {258 0 0 0-6356 {}}} SUCCS {{259 0 1.564 0-6579 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6579) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(10,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(1).@)#3 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-631 LOC {54 1.0 56 0.9415 56 1.0 57 0.006249937500000025 63 0.006249937500000025} PREDS {{774 0 0 0-6579 {}} {259 0 1.564 0-6578 {}} {130 0 0 0-6575 {}} {258 0 1.564 0-6573 {}} {258 0 0 0-6556 {}} {256 0 0 0-6426 {}} {256 0 0 0-6362 {}} {128 0 0 0-6350 {}} {258 0 0 0-6334 {}} {258 0 0 0-6312 {}} {256 0 0 0-6236 {}} {256 0 0 0-6154 {}} {774 0 0 0-8017 {}} {774 0 0 0-7994 {}} {772 0 0 0-7865 {}} {772 0 0 0-7801 {}} {774 0 0 0-7768 {}} {774 0 0 0-7742 {}} {772 0 0 0-7645 {}} {772 0 0 0-7573 {}} {774 0 0 0-7536 {}} {774 0 0 0-7513 {}} {772 0 0 0-7384 {}} {772 0 0 0-7320 {}} {774 0 0 0-7286 {}} {774 0 0 0-7260 {}} {772 0 0 0-7179 {}} {772 0 0 0-7099 {}} {774 0 0 0-7062 {}} {774 0 0 0-7039 {}} {772 0 0 0-6910 {}} {772 0 0 0-6846 {}} {774 0 0 0-6812 {}} {774 0 0 0-6786 {}} {772 0 0 0-6688 {}} {772 0 0 0-6616 {}}} SUCCS {{774 0 1.564 0-6154 {}} {774 0 1.564 0-6236 {}} {774 0 0 0-6312 {}} {774 0 0 0-6334 {}} {774 0 1.564 0-6362 {}} {774 0 1.564 0-6426 {}} {774 0 0 0-6556 {}} {774 0 0 0-6579 {}} {130 0 0 0-6601 {}} {258 0 1.564 0-6616 {}} {258 0 1.564 0-6688 {}} {258 0 0 0-6786 {}} {258 0 0 0-6812 {}} {258 0 1.564 0-6846 {}} {258 0 1.564 0-6910 {}} {258 0 0 0-7039 {}} {258 0 0 0-7062 {}} {258 0 1.564 0-7099 {}} {258 0 1.564 0-7179 {}} {258 0 0 0-7260 {}} {258 0 0 0-7286 {}} {258 0 1.564 0-7320 {}} {258 0 1.564 0-7384 {}} {258 0 0 0-7513 {}} {258 0 0 0-7536 {}} {258 0 1.564 0-7573 {}} {258 0 1.564 0-7645 {}} {258 0 0 0-7742 {}} {258 0 0 0-7768 {}} {258 0 1.564 0-7801 {}} {258 0 1.564 0-7865 {}} {258 0 0 0-7994 {}} {258 0 0 0-8017 {}}} CYCLES {}}
set a(0-6580) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#1.cse#2)(9-3)#11 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-632 LOC {1 0.034865775 56 0.0 56 0.0 62 0.8291185999999999} PREDS {{146 0 0 0-6575 {}} {258 0 0 0-6356 {}}} SUCCS {{259 0 1.564 0-6581 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6581) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(11,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(2).@)#3 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-633 LOC {54 1.0 56 0.9415 56 1.0 57 0.006249937500000025 63 0.006249937500000025} PREDS {{774 0 0 0-6581 {}} {259 0 1.564 0-6580 {}} {130 0 0 0-6575 {}} {258 0 1.564 0-6573 {}} {258 0 0 0-6558 {}} {256 0 0 0-6428 {}} {256 0 0 0-6364 {}} {128 0 0 0-6350 {}} {258 0 0 0-6335 {}} {258 0 0 0-6314 {}} {256 0 0 0-6238 {}} {256 0 0 0-6155 {}} {774 0 0 0-8019 {}} {774 0 0 0-7996 {}} {772 0 0 0-7867 {}} {772 0 0 0-7803 {}} {774 0 0 0-7770 {}} {774 0 0 0-7744 {}} {772 0 0 0-7647 {}} {772 0 0 0-7575 {}} {774 0 0 0-7538 {}} {774 0 0 0-7515 {}} {772 0 0 0-7386 {}} {772 0 0 0-7322 {}} {774 0 0 0-7288 {}} {774 0 0 0-7262 {}} {772 0 0 0-7181 {}} {772 0 0 0-7101 {}} {774 0 0 0-7064 {}} {774 0 0 0-7041 {}} {772 0 0 0-6912 {}} {772 0 0 0-6848 {}} {774 0 0 0-6814 {}} {774 0 0 0-6788 {}} {772 0 0 0-6690 {}} {772 0 0 0-6618 {}}} SUCCS {{774 0 1.564 0-6155 {}} {774 0 1.564 0-6238 {}} {774 0 0 0-6314 {}} {774 0 0 0-6335 {}} {774 0 1.564 0-6364 {}} {774 0 1.564 0-6428 {}} {774 0 0 0-6558 {}} {774 0 0 0-6581 {}} {130 0 0 0-6601 {}} {258 0 1.564 0-6618 {}} {258 0 1.564 0-6690 {}} {258 0 0 0-6788 {}} {258 0 0 0-6814 {}} {258 0 1.564 0-6848 {}} {258 0 1.564 0-6912 {}} {258 0 0 0-7041 {}} {258 0 0 0-7064 {}} {258 0 1.564 0-7101 {}} {258 0 1.564 0-7181 {}} {258 0 0 0-7262 {}} {258 0 0 0-7288 {}} {258 0 1.564 0-7322 {}} {258 0 1.564 0-7386 {}} {258 0 0 0-7515 {}} {258 0 0 0-7538 {}} {258 0 1.564 0-7575 {}} {258 0 1.564 0-7647 {}} {258 0 0 0-7744 {}} {258 0 0 0-7770 {}} {258 0 1.564 0-7803 {}} {258 0 1.564 0-7867 {}} {258 0 0 0-7996 {}} {258 0 0 0-8019 {}}} CYCLES {}}
set a(0-6582) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#1.cse#2)(9-3)#12 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-634 LOC {1 0.034865775 56 0.0 56 0.0 62 0.8291185999999999} PREDS {{146 0 0 0-6575 {}} {258 0 0 0-6356 {}}} SUCCS {{259 0 1.564 0-6583 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6583) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(12,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(3).@)#3 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-635 LOC {54 1.0 56 0.9415 56 1.0 57 0.006249937500000025 63 0.006249937500000025} PREDS {{774 0 0 0-6583 {}} {259 0 1.564 0-6582 {}} {130 0 0 0-6575 {}} {258 0 1.564 0-6573 {}} {258 0 0 0-6560 {}} {256 0 0 0-6430 {}} {256 0 0 0-6366 {}} {128 0 0 0-6350 {}} {258 0 0 0-6336 {}} {258 0 0 0-6316 {}} {256 0 0 0-6240 {}} {256 0 0 0-6156 {}} {774 0 0 0-8021 {}} {774 0 0 0-7998 {}} {772 0 0 0-7869 {}} {772 0 0 0-7805 {}} {774 0 0 0-7772 {}} {774 0 0 0-7746 {}} {772 0 0 0-7649 {}} {772 0 0 0-7577 {}} {774 0 0 0-7540 {}} {774 0 0 0-7517 {}} {772 0 0 0-7388 {}} {772 0 0 0-7324 {}} {774 0 0 0-7290 {}} {774 0 0 0-7264 {}} {772 0 0 0-7183 {}} {772 0 0 0-7103 {}} {774 0 0 0-7066 {}} {774 0 0 0-7043 {}} {772 0 0 0-6914 {}} {772 0 0 0-6850 {}} {774 0 0 0-6816 {}} {774 0 0 0-6790 {}} {772 0 0 0-6692 {}} {772 0 0 0-6620 {}}} SUCCS {{774 0 1.564 0-6156 {}} {774 0 1.564 0-6240 {}} {774 0 0 0-6316 {}} {774 0 0 0-6336 {}} {774 0 1.564 0-6366 {}} {774 0 1.564 0-6430 {}} {774 0 0 0-6560 {}} {774 0 0 0-6583 {}} {130 0 0 0-6601 {}} {258 0 1.564 0-6620 {}} {258 0 1.564 0-6692 {}} {258 0 0 0-6790 {}} {258 0 0 0-6816 {}} {258 0 1.564 0-6850 {}} {258 0 1.564 0-6914 {}} {258 0 0 0-7043 {}} {258 0 0 0-7066 {}} {258 0 1.564 0-7103 {}} {258 0 1.564 0-7183 {}} {258 0 0 0-7264 {}} {258 0 0 0-7290 {}} {258 0 1.564 0-7324 {}} {258 0 1.564 0-7388 {}} {258 0 0 0-7517 {}} {258 0 0 0-7540 {}} {258 0 1.564 0-7577 {}} {258 0 1.564 0-7649 {}} {258 0 0 0-7746 {}} {258 0 0 0-7772 {}} {258 0 1.564 0-7805 {}} {258 0 1.564 0-7869 {}} {258 0 0 0-7998 {}} {258 0 0 0-8021 {}}} CYCLES {}}
set a(0-6584) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#1.cse#2)(9-3)#13 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-636 LOC {1 0.034865775 56 0.0 56 0.0 62 0.8291185999999999} PREDS {{146 0 0 0-6575 {}} {258 0 0 0-6356 {}}} SUCCS {{259 0 1.564 0-6585 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6585) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(4).@)#3 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-637 LOC {54 1.0 56 0.9415 56 1.0 57 0.006249937500000025 63 0.006249937500000025} PREDS {{774 0 0 0-6585 {}} {259 0 1.564 0-6584 {}} {130 0 0 0-6575 {}} {258 0 1.564 0-6573 {}} {258 0 0 0-6562 {}} {256 0 0 0-6432 {}} {256 0 0 0-6368 {}} {128 0 0 0-6350 {}} {258 0 0 0-6337 {}} {258 0 0 0-6318 {}} {256 0 0 0-6242 {}} {256 0 0 0-6157 {}} {774 0 0 0-8023 {}} {774 0 0 0-8000 {}} {772 0 0 0-7871 {}} {772 0 0 0-7807 {}} {774 0 0 0-7774 {}} {774 0 0 0-7748 {}} {772 0 0 0-7651 {}} {772 0 0 0-7579 {}} {774 0 0 0-7542 {}} {774 0 0 0-7519 {}} {772 0 0 0-7390 {}} {772 0 0 0-7326 {}} {774 0 0 0-7292 {}} {774 0 0 0-7266 {}} {772 0 0 0-7185 {}} {772 0 0 0-7105 {}} {774 0 0 0-7068 {}} {774 0 0 0-7045 {}} {772 0 0 0-6916 {}} {772 0 0 0-6852 {}} {774 0 0 0-6818 {}} {774 0 0 0-6792 {}} {772 0 0 0-6694 {}} {772 0 0 0-6622 {}}} SUCCS {{774 0 1.564 0-6157 {}} {774 0 1.564 0-6242 {}} {774 0 0 0-6318 {}} {774 0 0 0-6337 {}} {774 0 1.564 0-6368 {}} {774 0 1.564 0-6432 {}} {774 0 0 0-6562 {}} {774 0 0 0-6585 {}} {130 0 0 0-6601 {}} {258 0 1.564 0-6622 {}} {258 0 1.564 0-6694 {}} {258 0 0 0-6792 {}} {258 0 0 0-6818 {}} {258 0 1.564 0-6852 {}} {258 0 1.564 0-6916 {}} {258 0 0 0-7045 {}} {258 0 0 0-7068 {}} {258 0 1.564 0-7105 {}} {258 0 1.564 0-7185 {}} {258 0 0 0-7266 {}} {258 0 0 0-7292 {}} {258 0 1.564 0-7326 {}} {258 0 1.564 0-7390 {}} {258 0 0 0-7519 {}} {258 0 0 0-7542 {}} {258 0 1.564 0-7579 {}} {258 0 1.564 0-7651 {}} {258 0 0 0-7748 {}} {258 0 0 0-7774 {}} {258 0 1.564 0-7807 {}} {258 0 1.564 0-7871 {}} {258 0 0 0-8000 {}} {258 0 0 0-8023 {}}} CYCLES {}}
set a(0-6586) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#1.cse#2)(9-3)#14 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-638 LOC {1 0.034865775 56 0.0 56 0.0 62 0.8291185999999999} PREDS {{146 0 0 0-6575 {}} {258 0 0 0-6356 {}}} SUCCS {{259 0 1.564 0-6587 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6587) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(14,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(5).@)#3 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-639 LOC {54 1.0 56 0.9415 56 1.0 57 0.006249937500000025 63 0.006249937500000025} PREDS {{774 0 0 0-6587 {}} {259 0 1.564 0-6586 {}} {130 0 0 0-6575 {}} {258 0 1.564 0-6573 {}} {258 0 0 0-6564 {}} {256 0 0 0-6434 {}} {256 0 0 0-6370 {}} {128 0 0 0-6350 {}} {258 0 0 0-6338 {}} {258 0 0 0-6320 {}} {256 0 0 0-6244 {}} {256 0 0 0-6158 {}} {774 0 0 0-8025 {}} {774 0 0 0-8002 {}} {772 0 0 0-7873 {}} {772 0 0 0-7809 {}} {774 0 0 0-7776 {}} {774 0 0 0-7750 {}} {772 0 0 0-7653 {}} {772 0 0 0-7581 {}} {774 0 0 0-7544 {}} {774 0 0 0-7521 {}} {772 0 0 0-7392 {}} {772 0 0 0-7328 {}} {774 0 0 0-7294 {}} {774 0 0 0-7268 {}} {772 0 0 0-7187 {}} {772 0 0 0-7107 {}} {774 0 0 0-7070 {}} {774 0 0 0-7047 {}} {772 0 0 0-6918 {}} {772 0 0 0-6854 {}} {774 0 0 0-6820 {}} {774 0 0 0-6794 {}} {772 0 0 0-6696 {}} {772 0 0 0-6624 {}}} SUCCS {{774 0 1.564 0-6158 {}} {774 0 1.564 0-6244 {}} {774 0 0 0-6320 {}} {774 0 0 0-6338 {}} {774 0 1.564 0-6370 {}} {774 0 1.564 0-6434 {}} {774 0 0 0-6564 {}} {774 0 0 0-6587 {}} {130 0 0 0-6601 {}} {258 0 1.564 0-6624 {}} {258 0 1.564 0-6696 {}} {258 0 0 0-6794 {}} {258 0 0 0-6820 {}} {258 0 1.564 0-6854 {}} {258 0 1.564 0-6918 {}} {258 0 0 0-7047 {}} {258 0 0 0-7070 {}} {258 0 1.564 0-7107 {}} {258 0 1.564 0-7187 {}} {258 0 0 0-7268 {}} {258 0 0 0-7294 {}} {258 0 1.564 0-7328 {}} {258 0 1.564 0-7392 {}} {258 0 0 0-7521 {}} {258 0 0 0-7544 {}} {258 0 1.564 0-7581 {}} {258 0 1.564 0-7653 {}} {258 0 0 0-7750 {}} {258 0 0 0-7776 {}} {258 0 1.564 0-7809 {}} {258 0 1.564 0-7873 {}} {258 0 0 0-8002 {}} {258 0 0 0-8025 {}}} CYCLES {}}
set a(0-6588) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#1.cse#2)(9-3)#15 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-640 LOC {1 0.034865775 56 0.0 56 0.0 62 0.8291185999999999} PREDS {{146 0 0 0-6575 {}} {258 0 0 0-6356 {}}} SUCCS {{259 0 1.564 0-6589 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6589) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(15,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(6).@)#3 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-641 LOC {54 1.0 56 0.9415 56 1.0 57 0.006249937500000025 63 0.006249937500000025} PREDS {{774 0 0 0-6589 {}} {259 0 1.564 0-6588 {}} {130 0 0 0-6575 {}} {258 0 1.564 0-6573 {}} {258 0 0 0-6566 {}} {256 0 0 0-6436 {}} {256 0 0 0-6372 {}} {128 0 0 0-6350 {}} {258 0 0 0-6339 {}} {258 0 0 0-6322 {}} {256 0 0 0-6246 {}} {256 0 0 0-6159 {}} {774 0 0 0-8027 {}} {774 0 0 0-8004 {}} {772 0 0 0-7875 {}} {772 0 0 0-7811 {}} {774 0 0 0-7778 {}} {774 0 0 0-7752 {}} {772 0 0 0-7655 {}} {772 0 0 0-7583 {}} {774 0 0 0-7546 {}} {774 0 0 0-7523 {}} {772 0 0 0-7394 {}} {772 0 0 0-7330 {}} {774 0 0 0-7296 {}} {774 0 0 0-7270 {}} {772 0 0 0-7189 {}} {772 0 0 0-7109 {}} {774 0 0 0-7072 {}} {774 0 0 0-7049 {}} {772 0 0 0-6920 {}} {772 0 0 0-6856 {}} {774 0 0 0-6822 {}} {774 0 0 0-6796 {}} {772 0 0 0-6698 {}} {772 0 0 0-6626 {}}} SUCCS {{774 0 1.564 0-6159 {}} {774 0 1.564 0-6246 {}} {774 0 0 0-6322 {}} {774 0 0 0-6339 {}} {774 0 1.564 0-6372 {}} {774 0 1.564 0-6436 {}} {774 0 0 0-6566 {}} {774 0 0 0-6589 {}} {130 0 0 0-6601 {}} {258 0 1.564 0-6626 {}} {258 0 1.564 0-6698 {}} {258 0 0 0-6796 {}} {258 0 0 0-6822 {}} {258 0 1.564 0-6856 {}} {258 0 1.564 0-6920 {}} {258 0 0 0-7049 {}} {258 0 0 0-7072 {}} {258 0 1.564 0-7109 {}} {258 0 1.564 0-7189 {}} {258 0 0 0-7270 {}} {258 0 0 0-7296 {}} {258 0 1.564 0-7330 {}} {258 0 1.564 0-7394 {}} {258 0 0 0-7523 {}} {258 0 0 0-7546 {}} {258 0 1.564 0-7583 {}} {258 0 1.564 0-7655 {}} {258 0 0 0-7752 {}} {258 0 0 0-7778 {}} {258 0 1.564 0-7811 {}} {258 0 1.564 0-7875 {}} {258 0 0 0-8004 {}} {258 0 0 0-8027 {}}} CYCLES {}}
set a(0-6590) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#1.cse#2)(9-3)#1 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-642 LOC {1 0.034865775 56 0.0 56 0.0 62 0.8291185999999999} PREDS {{146 0 0 0-6575 {}} {258 0 0 0-6356 {}}} SUCCS {{259 0 1.564 0-6591 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6591) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(16,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(7).@)#3 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-643 LOC {54 1.0 56 0.9415 56 1.0 57 0.006249937500000025 63 0.006249937500000025} PREDS {{774 0 0 0-6591 {}} {259 0 1.564 0-6590 {}} {130 0 0 0-6575 {}} {258 0 1.564 0-6573 {}} {258 0 0 0-6568 {}} {256 0 0 0-6438 {}} {256 0 0 0-6374 {}} {128 0 0 0-6350 {}} {258 0 0 0-6340 {}} {258 0 0 0-6324 {}} {256 0 0 0-6248 {}} {256 0 0 0-6160 {}} {774 0 0 0-8029 {}} {774 0 0 0-8006 {}} {772 0 0 0-7877 {}} {772 0 0 0-7813 {}} {774 0 0 0-7780 {}} {774 0 0 0-7754 {}} {772 0 0 0-7657 {}} {772 0 0 0-7585 {}} {774 0 0 0-7548 {}} {774 0 0 0-7525 {}} {772 0 0 0-7396 {}} {772 0 0 0-7332 {}} {774 0 0 0-7298 {}} {774 0 0 0-7272 {}} {772 0 0 0-7191 {}} {772 0 0 0-7111 {}} {774 0 0 0-7074 {}} {774 0 0 0-7051 {}} {772 0 0 0-6922 {}} {772 0 0 0-6858 {}} {774 0 0 0-6824 {}} {774 0 0 0-6798 {}} {772 0 0 0-6700 {}} {772 0 0 0-6628 {}}} SUCCS {{774 0 1.564 0-6160 {}} {774 0 1.564 0-6248 {}} {774 0 0 0-6324 {}} {774 0 0 0-6340 {}} {774 0 1.564 0-6374 {}} {774 0 1.564 0-6438 {}} {774 0 0 0-6568 {}} {774 0 0 0-6591 {}} {130 0 0 0-6601 {}} {258 0 1.564 0-6628 {}} {258 0 1.564 0-6700 {}} {258 0 0 0-6798 {}} {258 0 0 0-6824 {}} {258 0 1.564 0-6858 {}} {258 0 1.564 0-6922 {}} {258 0 0 0-7051 {}} {258 0 0 0-7074 {}} {258 0 1.564 0-7111 {}} {258 0 1.564 0-7191 {}} {258 0 0 0-7272 {}} {258 0 0 0-7298 {}} {258 0 1.564 0-7332 {}} {258 0 1.564 0-7396 {}} {258 0 0 0-7525 {}} {258 0 0 0-7548 {}} {258 0 1.564 0-7585 {}} {258 0 1.564 0-7657 {}} {258 0 0 0-7754 {}} {258 0 0 0-7780 {}} {258 0 1.564 0-7813 {}} {258 0 1.564 0-7877 {}} {258 0 0 0-8006 {}} {258 0 0 0-8029 {}}} CYCLES {}}
set a(0-6592) {AREA_SCORE {} NAME COMP_LOOP-3:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-644 LOC {0 1.0 1 0.9648838249999999 1 0.9648838249999999 88 0.9648838249999999} PREDS {} SUCCS {{259 0 0 0-6593 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6593) {AREA_SCORE {} NAME COMP_LOOP-3:not#3 TYPE NOT PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-645 LOC {0 1.0 1 0.9648838249999999 1 0.9648838249999999 88 0.9648838249999999} PREDS {{259 0 0 0-6592 {}}} SUCCS {{259 0 0 0-6594 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6594) {AREA_SCORE {} NAME COMP_LOOP-3:COMP_LOOP:conc TYPE CONCATENATE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-646 LOC {0 1.0 1 0.9648838249999999 1 0.9648838249999999 88 0.9648838249999999} PREDS {{259 0 0 0-6593 {}}} SUCCS {{258 0 0 0-6598 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6595) {AREA_SCORE {} NAME COMP_LOOP:k:asn#7 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-647 LOC {0 1.0 1 0.0 1 0.0 1 0.0 88 0.9648838249999999} PREDS {{774 0 0 0-8033 {}}} SUCCS {{259 0 0 0-6596 {}} {130 0 0 0-6601 {}} {256 0 0 0-8033 {}}} CYCLES {}}
set a(0-6596) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:3))(6-0)#8 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-648 LOC {0 1.0 1 0.0 1 0.0 88 0.9648838249999999} PREDS {{259 0 0 0-6595 {}}} SUCCS {{259 0 0 0-6597 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6597) {AREA_SCORE {} NAME COMP_LOOP:conc#10 TYPE CONCATENATE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-649 LOC {0 1.0 1 0.9648838249999999 1 0.9648838249999999 88 0.9648838249999999} PREDS {{259 0 0 0-6596 {}}} SUCCS {{259 0 0 0-6598 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6598) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 5 NAME COMP_LOOP-3:acc TYPE ACCU DELAY {0.56 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-650 LOC {1 0.0 1 0.9648838249999999 1 0.9648838249999999 1 0.9999999483974358 88 0.9999999483974358} PREDS {{259 0 0 0-6597 {}} {258 0 0 0-6594 {}}} SUCCS {{259 0 0 0-6599 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6599) {AREA_SCORE {} NAME COMP_LOOP-3:slc(COMP_LOOP:acc)(10) TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-651 LOC {1 0.035116175 1 1.0 1 1.0 88 1.0} PREDS {{259 0 0 0-6598 {}}} SUCCS {{259 0 0 0-6600 {}} {130 0 0 0-6601 {}}} CYCLES {}}
set a(0-6600) {AREA_SCORE {} NAME COMP_LOOP-3:not TYPE NOT PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-652 LOC {1 0.035116175 57 1.0 57 1.0 88 1.0} PREDS {{259 0 0 0-6599 {}}} SUCCS {{259 0 0 0-6601 {}}} CYCLES {}}
set a(0-6601) {AREA_SCORE {} NAME COMP_LOOP-3:break(COMP_LOOP) TYPE TERMINATE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-653 LOC {55 0.0062499999999999995 57 1.0 57 1.0 88 1.0} PREDS {{259 0 0 0-6600 {}} {130 0 0 0-6599 {}} {130 0 0 0-6598 {}} {130 0 0 0-6597 {}} {130 0 0 0-6596 {}} {130 0 0 0-6595 {}} {130 0 0 0-6594 {}} {130 0 0 0-6593 {}} {130 0 0 0-6592 {}} {130 0 0 0-6591 {}} {130 0 0 0-6590 {}} {130 0 0 0-6589 {}} {130 0 0 0-6588 {}} {130 0 0 0-6587 {}} {130 0 0 0-6586 {}} {130 0 0 0-6585 {}} {130 0 0 0-6584 {}} {130 0 0 0-6583 {}} {130 0 0 0-6582 {}} {130 0 0 0-6581 {}} {130 0 0 0-6580 {}} {130 0 0 0-6579 {}} {130 0 0 0-6578 {}} {130 0 0 0-6577 {}} {130 0 0 0-6576 {}} {130 0 0 0-6574 {}} {130 0 0 0-6573 {}} {130 0 0 0-6571 {}} {130 0 0 0-6570 {}} {130 0 0 0-6569 {}} {130 0 0 0-6568 {}} {130 0 0 0-6567 {}} {130 0 0 0-6566 {}} {130 0 0 0-6565 {}} {130 0 0 0-6564 {}} {130 0 0 0-6563 {}} {130 0 0 0-6562 {}} {130 0 0 0-6561 {}} {130 0 0 0-6560 {}} {130 0 0 0-6559 {}} {130 0 0 0-6558 {}} {130 0 0 0-6557 {}} {130 0 0 0-6556 {}} {130 0 0 0-6555 {}} {130 0 0 0-6554 {}} {130 0 0 0-6553 {}} {130 0 0 0-6551 {}} {130 0 0 0-6550 {}} {130 0 0 0-6548 {}} {130 0 0 0-6547 {}} {130 0 0 0-6546 {}} {130 0 0 0-6545 {}} {130 0 0 0-6544 {}} {130 0 0 0-6543 {}} {130 0 0 0-6542 {}} {130 0 0 0-6541 {}} {130 0 0 0-6540 {}} {130 0 0 0-6539 {}} {130 0 0 0-6538 {}} {130 0 0 0-6537 {}} {130 0 0 0-6536 {}} {130 0 0 0-6535 {}} {130 0 0 0-6534 {}} {130 0 0 0-6533 {}} {130 0 0 0-6532 {}} {130 0 0 0-6531 {}} {130 0 0 0-6530 {}} {130 0 0 0-6529 {}} {130 0 0 0-6528 {}} {130 0 0 0-6527 {}} {130 0 0 0-6526 {}} {130 0 0 0-6525 {}} {130 0 0 0-6524 {}} {130 0 0 0-6523 {}} {130 0 0 0-6522 {}} {130 0 0 0-6521 {}} {130 0 0 0-6520 {}} {130 0 0 0-6519 {}} {130 0 0 0-6518 {}} {130 0 0 0-6517 {}} {130 0 0 0-6516 {}} {130 0 0 0-6515 {}} {130 0 0 0-6514 {}} {130 0 0 0-6513 {}} {130 0 0 0-6512 {}} {130 0 0 0-6511 {}} {130 0 0 0-6510 {}} {130 0 0 0-6509 {}} {130 0 0 0-6508 {}} {130 0 0 0-6507 {}} {130 0 0 0-6506 {}} {130 0 0 0-6505 {}} {130 0 0 0-6504 {}} {130 0 0 0-6503 {}} {130 0 0 0-6502 {}} {130 0 0 0-6501 {}} {130 0 0 0-6500 {}} {130 0 0 0-6499 {}} {130 0 0 0-6498 {}} {130 0 0 0-6497 {}} {130 0 0 0-6496 {}} {130 0 0 0-6495 {}} {130 0 0 0-6494 {}} {130 0 0 0-6493 {}} {130 0 0 0-6492 {}} {130 0 0 0-6491 {}} {130 0 0 0-6489 {}} {130 0 0 0-6488 {}} {130 0 0 0-6487 {}} {130 0 0 0-6486 {}} {130 0 0 0-6485 {}} {130 0 0 0-6484 {}} {130 0 0 0-6483 {}} {130 0 0 0-6481 {}} {130 0 0 0-6480 {}} {130 0 0 0-6479 {}} {130 0 0 0-6478 {}} {130 0 0 0-6477 {}} {130 0 0 0-6476 {}} {130 0 0 0-6475 {}} {130 0 0 0-6474 {}} {130 0 0 0-6473 {}} {130 0 0 0-6472 {}} {130 0 0 0-6471 {}} {130 0 0 0-6470 {}} {130 0 0 0-6469 {}} {130 0 0 0-6468 {}} {130 0 0 0-6467 {}} {130 0 0 0-6466 {}} {130 0 0 0-6465 {}} {130 0 0 0-6464 {}} {130 0 0 0-6463 {}} {130 0 0 0-6462 {}} {130 0 0 0-6461 {}} {130 0 0 0-6460 {}} {130 0 0 0-6459 {}} {130 0 0 0-6458 {}} {130 0 0 0-6457 {}} {130 0 0 0-6456 {}} {130 0 0 0-6455 {}} {130 0 0 0-6454 {}} {130 0 0 0-6453 {}} {130 0 0 0-6452 {}} {130 0 0 0-6451 {}} {130 0 0 0-6450 {}} {130 0 0 0-6449 {}} {130 0 0 0-6448 {}} {130 0 0 0-6447 {}} {130 0 0 0-6446 {}} {130 0 0 0-6445 {}} {130 0 0 0-6444 {}} {130 0 0 0-6443 {}} {130 0 0 0-6442 {}} {130 0 0 0-6441 {}} {130 0 0 0-6440 {}} {130 0 0 0-6439 {}} {130 0 0 0-6438 {}} {130 0 0 0-6437 {}} {130 0 0 0-6436 {}} {130 0 0 0-6435 {}} {130 0 0 0-6434 {}} {130 0 0 0-6433 {}} {130 0 0 0-6432 {}} {130 0 0 0-6431 {}} {130 0 0 0-6430 {}} {130 0 0 0-6429 {}} {130 0 0 0-6428 {}} {130 0 0 0-6427 {}} {130 0 0 0-6426 {}} {130 0 0 0-6425 {}} {130 0 0 0-6424 {}} {130 0 0 0-6423 {}} {130 0 0 0-6421 {}} {130 0 0 0-6420 {}} {130 0 0 0-6419 {}} {130 0 0 0-6418 {}} {130 0 0 0-6417 {}} {130 0 0 0-6416 {}} {130 0 0 0-6415 {}} {130 0 0 0-6414 {}} {130 0 0 0-6413 {}} {130 0 0 0-6412 {}} {130 0 0 0-6411 {}} {130 0 0 0-6410 {}} {130 0 0 0-6409 {}} {130 0 0 0-6408 {}} {130 0 0 0-6407 {}} {130 0 0 0-6406 {}} {130 0 0 0-6405 {}} {130 0 0 0-6404 {}} {130 0 0 0-6403 {}} {130 0 0 0-6402 {}} {130 0 0 0-6401 {}} {130 0 0 0-6400 {}} {130 0 0 0-6399 {}} {130 0 0 0-6398 {}} {130 0 0 0-6397 {}} {130 0 0 0-6396 {}} {130 0 0 0-6395 {}} {130 0 0 0-6394 {}} {130 0 0 0-6393 {}} {130 0 0 0-6392 {}} {130 0 0 0-6391 {}} {130 0 0 0-6390 {}} {130 0 0 0-6389 {}} {130 0 0 0-6388 {}} {130 0 0 0-6387 {}} {130 0 0 0-6386 {}} {130 0 0 0-6385 {}} {130 0 0 0-6384 {}} {130 0 0 0-6383 {}} {130 0 0 0-6382 {}} {130 0 0 0-6381 {}} {130 0 0 0-6380 {}} {130 0 0 0-6379 {}} {130 0 0 0-6378 {}} {130 0 0 0-6377 {}} {130 0 0 0-6376 {}} {130 0 0 0-6375 {}} {130 0 0 0-6374 {}} {130 0 0 0-6373 {}} {130 0 0 0-6372 {}} {130 0 0 0-6371 {}} {130 0 0 0-6370 {}} {130 0 0 0-6369 {}} {130 0 0 0-6368 {}} {130 0 0 0-6367 {}} {130 0 0 0-6366 {}} {130 0 0 0-6365 {}} {130 0 0 0-6364 {}} {130 0 0 0-6363 {}} {130 0 0 0-6362 {}} {130 0 0 0-6361 {}} {130 0 0 0-6360 {}} {130 0 0 0-6359 {}} {130 0 0 0-6357 {}} {130 0 0 0-6356 {}} {130 0 0 0-6355 {}} {130 0 0 0-6354 {}} {130 0 0 0-6353 {}} {130 0 0 0-6352 {}} {130 0 0 0-6351 {}} {128 0 0 0-6350 {}}} SUCCS {{128 0 0 0-6784 {}} {128 0 0 0-6786 {}} {128 0 0 0-6788 {}} {128 0 0 0-6790 {}} {128 0 0 0-6792 {}} {128 0 0 0-6794 {}} {128 0 0 0-6796 {}} {128 0 0 0-6798 {}} {128 0 0 0-6810 {}} {128 0 0 0-6812 {}} {128 0 0 0-6814 {}} {128 0 0 0-6816 {}} {128 0 0 0-6818 {}} {128 0 0 0-6820 {}} {128 0 0 0-6822 {}} {128 0 0 0-6824 {}} {128 0 0 0-6834 {}}} CYCLES {}}
set a(0-6602) {AREA_SCORE {} NAME COMP_LOOP:asn#59 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-654 LOC {0 1.0 1 0.0 1 0.0 1 0.0 63 0.7945032249999999} PREDS {} SUCCS {{259 0 0 0-6603 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6603) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j(10:0))(9-1) TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-655 LOC {0 1.0 1 0.0 1 0.0 63 0.7945032249999999} PREDS {{259 0 0 0-6602 {}}} SUCCS {{258 0 0 0-6607 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6604) {AREA_SCORE {} NAME COMP_LOOP:k:asn#8 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-656 LOC {0 1.0 1 0.0 1 0.0 1 0.0 63 0.7945032249999999} PREDS {{774 0 0 0-8033 {}}} SUCCS {{259 0 0 0-6605 {}} {130 0 0 0-6834 {}} {256 0 0 0-8033 {}}} CYCLES {}}
set a(0-6605) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:3))(6-0)#9 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-657 LOC {0 1.0 1 0.0 1 0.0 63 0.7945032249999999} PREDS {{259 0 0 0-6604 {}}} SUCCS {{259 0 0 0-6606 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6606) {AREA_SCORE {} NAME COMP_LOOP:conc#11 TYPE CONCATENATE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-658 LOC {0 1.0 1 0.965384625 1 0.965384625 63 0.7945032249999999} PREDS {{259 0 0 0-6605 {}}} SUCCS {{259 0 0 0-6607 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6607) {AREA_SCORE 9.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(9,0,9,0,9) QUANTITY 3 NAME COMP_LOOP:acc#12 TYPE ACCU DELAY {0.55 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-659 LOC {1 0.0 1 0.965384625 1 0.965384625 1 0.9999999471153846 63 0.8291185471153846} PREDS {{259 0 0 0-6606 {}} {258 0 0 0-6603 {}}} SUCCS {{259 0 0 0-6608 {}} {258 0 0 0-6613 {}} {258 0 0 0-6615 {}} {258 0 0 0-6617 {}} {258 0 0 0-6619 {}} {258 0 0 0-6621 {}} {258 0 0 0-6623 {}} {258 0 0 0-6625 {}} {258 0 0 0-6627 {}} {258 0 0 0-6629 {}} {258 0 0 0-6630 {}} {258 0 0 0-6636 {}} {258 0 0 0-6637 {}} {258 0 0 0-6640 {}} {258 0 0 0-6641 {}} {258 0 0 0-6646 {}} {258 0 0 0-6649 {}} {258 0 0 0-6652 {}} {258 0 0 0-6653 {}} {258 0 0 0-6658 {}} {258 0 0 0-6661 {}} {258 0 0 0-6664 {}} {258 0 0 0-6665 {}} {258 0 0 0-6670 {}} {258 0 0 0-6671 {}} {258 0 0 0-6804 {}} {258 0 0 0-6809 {}} {258 0 0 0-6811 {}} {258 0 0 0-6813 {}} {258 0 0 0-6815 {}} {258 0 0 0-6817 {}} {258 0 0 0-6819 {}} {258 0 0 0-6821 {}} {258 0 0 0-6823 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6608) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP-3:COMP_LOOP:conc#3.idiv(9:1))(1-0)#2 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-660 LOC {1 0.034615375 1 1.0 1 1.0 63 0.8291185999999999} PREDS {{259 0 0 0-6607 {}}} SUCCS {{258 0 0 0-6611 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6609) {AREA_SCORE {} NAME COMP_LOOP:asn#60 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-661 LOC {0 1.0 1 0.0 1 0.0 1 0.0 63 0.8291185999999999} PREDS {} SUCCS {{259 0 0 0-6610 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6610) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j(10:0))(0)#4 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-662 LOC {0 1.0 1 0.0 1 0.0 63 0.8291185999999999} PREDS {{259 0 0 0-6609 {}}} SUCCS {{259 0 0 0-6611 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6611) {AREA_SCORE {} NAME COMP_LOOP:conc#81 TYPE CONCATENATE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-663 LOC {1 0.034615375 1 1.0 1 1.0 63 0.8291185999999999} PREDS {{259 0 0 0-6610 {}} {258 0 0 0-6608 {}}} SUCCS {{259 0 0 0-6612 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6612) {AREA_SCORE {} NAME COMP_LOOP:switch#4 TYPE SELECT PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-664 LOC {1 0.034615375 1 1.0 1 1.0 63 0.8291185999999999} PREDS {{259 0 0 0-6611 {}}} SUCCS {{146 0 0 0-6613 {}} {146 0 0 0-6614 {}} {146 0 0 0-6615 {}} {146 0 0 0-6616 {}} {146 0 0 0-6617 {}} {146 0 0 0-6618 {}} {146 0 0 0-6619 {}} {146 0 0 0-6620 {}} {146 0 0 0-6621 {}} {146 0 0 0-6622 {}} {146 0 0 0-6623 {}} {146 0 0 0-6624 {}} {146 0 0 0-6625 {}} {146 0 0 0-6626 {}} {146 0 0 0-6627 {}} {146 0 0 0-6628 {}}} CYCLES {}}
set a(0-6613) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#12.psp)(8-2)#2 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-665 LOC {1 0.034615375 57 0.0 57 0.0 63 0.8291185999999999} PREDS {{146 0 0 0-6612 {}} {258 0 0 0-6607 {}}} SUCCS {{259 0 1.564 0-6614 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6614) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(9,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(0).@)#4 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-666 LOC {55 1.0 57 0.9415 57 1.0 58 0.09437493750000003 64 0.09437493750000003} PREDS {{259 0 1.564 0-6613 {}} {146 0 0 0-6612 {}} {258 0 1.564 0-6577 {}} {258 0 1.564 0-6554 {}} {258 0 1.564 0-6333 {}} {258 0 1.564 0-6310 {}} {774 0 1.564 0-8015 {}} {774 0 1.564 0-7992 {}} {774 0 1.564 0-7766 {}} {774 0 1.564 0-7740 {}} {774 0 1.564 0-7534 {}} {774 0 1.564 0-7511 {}} {774 0 1.564 0-7284 {}} {774 0 1.564 0-7258 {}} {774 0 1.564 0-7060 {}} {774 0 1.564 0-7037 {}} {774 0 1.564 0-6810 {}} {774 0 1.564 0-6784 {}}} SUCCS {{772 0 0 0-6310 {}} {772 0 0 0-6333 {}} {772 0 0 0-6554 {}} {772 0 0 0-6577 {}} {258 0 0 0-6675 {}} {256 0 0 0-6784 {}} {256 0 0 0-6810 {}} {130 0 0 0-6834 {}} {256 0 0 0-7037 {}} {256 0 0 0-7060 {}} {256 0 0 0-7258 {}} {256 0 0 0-7284 {}} {256 0 0 0-7511 {}} {256 0 0 0-7534 {}} {256 0 0 0-7740 {}} {256 0 0 0-7766 {}} {256 0 0 0-7992 {}} {256 0 0 0-8015 {}}} CYCLES {}}
set a(0-6615) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#12.psp)(8-2)#3 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-667 LOC {1 0.034615375 57 0.0 57 0.0 63 0.8291185999999999} PREDS {{146 0 0 0-6612 {}} {258 0 0 0-6607 {}}} SUCCS {{259 0 1.564 0-6616 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6616) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(10,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(1).@)#4 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-668 LOC {55 1.0 57 0.9415 57 1.0 58 0.09437493750000003 64 0.09437493750000003} PREDS {{259 0 1.564 0-6615 {}} {146 0 0 0-6612 {}} {258 0 1.564 0-6579 {}} {258 0 1.564 0-6556 {}} {258 0 1.564 0-6334 {}} {258 0 1.564 0-6312 {}} {774 0 1.564 0-8017 {}} {774 0 1.564 0-7994 {}} {774 0 1.564 0-7768 {}} {774 0 1.564 0-7742 {}} {774 0 1.564 0-7536 {}} {774 0 1.564 0-7513 {}} {774 0 1.564 0-7286 {}} {774 0 1.564 0-7260 {}} {774 0 1.564 0-7062 {}} {774 0 1.564 0-7039 {}} {774 0 1.564 0-6812 {}} {774 0 1.564 0-6786 {}}} SUCCS {{772 0 0 0-6312 {}} {772 0 0 0-6334 {}} {772 0 0 0-6556 {}} {772 0 0 0-6579 {}} {258 0 0 0-6675 {}} {256 0 0 0-6786 {}} {256 0 0 0-6812 {}} {130 0 0 0-6834 {}} {256 0 0 0-7039 {}} {256 0 0 0-7062 {}} {256 0 0 0-7260 {}} {256 0 0 0-7286 {}} {256 0 0 0-7513 {}} {256 0 0 0-7536 {}} {256 0 0 0-7742 {}} {256 0 0 0-7768 {}} {256 0 0 0-7994 {}} {256 0 0 0-8017 {}}} CYCLES {}}
set a(0-6617) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#12.psp)(8-2)#4 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-669 LOC {1 0.034615375 57 0.0 57 0.0 63 0.8291185999999999} PREDS {{146 0 0 0-6612 {}} {258 0 0 0-6607 {}}} SUCCS {{259 0 1.564 0-6618 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6618) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(11,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(2).@)#4 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-670 LOC {55 1.0 57 0.9415 57 1.0 58 0.09437493750000003 64 0.09437493750000003} PREDS {{259 0 1.564 0-6617 {}} {146 0 0 0-6612 {}} {258 0 1.564 0-6581 {}} {258 0 1.564 0-6558 {}} {258 0 1.564 0-6335 {}} {258 0 1.564 0-6314 {}} {774 0 1.564 0-8019 {}} {774 0 1.564 0-7996 {}} {774 0 1.564 0-7770 {}} {774 0 1.564 0-7744 {}} {774 0 1.564 0-7538 {}} {774 0 1.564 0-7515 {}} {774 0 1.564 0-7288 {}} {774 0 1.564 0-7262 {}} {774 0 1.564 0-7064 {}} {774 0 1.564 0-7041 {}} {774 0 1.564 0-6814 {}} {774 0 1.564 0-6788 {}}} SUCCS {{772 0 0 0-6314 {}} {772 0 0 0-6335 {}} {772 0 0 0-6558 {}} {772 0 0 0-6581 {}} {258 0 0 0-6675 {}} {256 0 0 0-6788 {}} {256 0 0 0-6814 {}} {130 0 0 0-6834 {}} {256 0 0 0-7041 {}} {256 0 0 0-7064 {}} {256 0 0 0-7262 {}} {256 0 0 0-7288 {}} {256 0 0 0-7515 {}} {256 0 0 0-7538 {}} {256 0 0 0-7744 {}} {256 0 0 0-7770 {}} {256 0 0 0-7996 {}} {256 0 0 0-8019 {}}} CYCLES {}}
set a(0-6619) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#12.psp)(8-2)#5 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-671 LOC {1 0.034615375 57 0.0 57 0.0 63 0.8291185999999999} PREDS {{146 0 0 0-6612 {}} {258 0 0 0-6607 {}}} SUCCS {{259 0 1.564 0-6620 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6620) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(12,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(3).@)#4 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-672 LOC {55 1.0 57 0.9415 57 1.0 58 0.09437493750000003 64 0.09437493750000003} PREDS {{259 0 1.564 0-6619 {}} {146 0 0 0-6612 {}} {258 0 1.564 0-6583 {}} {258 0 1.564 0-6560 {}} {258 0 1.564 0-6336 {}} {258 0 1.564 0-6316 {}} {774 0 1.564 0-8021 {}} {774 0 1.564 0-7998 {}} {774 0 1.564 0-7772 {}} {774 0 1.564 0-7746 {}} {774 0 1.564 0-7540 {}} {774 0 1.564 0-7517 {}} {774 0 1.564 0-7290 {}} {774 0 1.564 0-7264 {}} {774 0 1.564 0-7066 {}} {774 0 1.564 0-7043 {}} {774 0 1.564 0-6816 {}} {774 0 1.564 0-6790 {}}} SUCCS {{772 0 0 0-6316 {}} {772 0 0 0-6336 {}} {772 0 0 0-6560 {}} {772 0 0 0-6583 {}} {258 0 0 0-6675 {}} {256 0 0 0-6790 {}} {256 0 0 0-6816 {}} {130 0 0 0-6834 {}} {256 0 0 0-7043 {}} {256 0 0 0-7066 {}} {256 0 0 0-7264 {}} {256 0 0 0-7290 {}} {256 0 0 0-7517 {}} {256 0 0 0-7540 {}} {256 0 0 0-7746 {}} {256 0 0 0-7772 {}} {256 0 0 0-7998 {}} {256 0 0 0-8021 {}}} CYCLES {}}
set a(0-6621) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#12.psp)(8-2)#6 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-673 LOC {1 0.034615375 57 0.0 57 0.0 63 0.8291185999999999} PREDS {{146 0 0 0-6612 {}} {258 0 0 0-6607 {}}} SUCCS {{259 0 1.564 0-6622 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6622) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(4).@)#4 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-674 LOC {55 1.0 57 0.9415 57 1.0 58 0.09437493750000003 64 0.09437493750000003} PREDS {{259 0 1.564 0-6621 {}} {146 0 0 0-6612 {}} {258 0 1.564 0-6585 {}} {258 0 1.564 0-6562 {}} {258 0 1.564 0-6337 {}} {258 0 1.564 0-6318 {}} {774 0 1.564 0-8023 {}} {774 0 1.564 0-8000 {}} {774 0 1.564 0-7774 {}} {774 0 1.564 0-7748 {}} {774 0 1.564 0-7542 {}} {774 0 1.564 0-7519 {}} {774 0 1.564 0-7292 {}} {774 0 1.564 0-7266 {}} {774 0 1.564 0-7068 {}} {774 0 1.564 0-7045 {}} {774 0 1.564 0-6818 {}} {774 0 1.564 0-6792 {}}} SUCCS {{772 0 0 0-6318 {}} {772 0 0 0-6337 {}} {772 0 0 0-6562 {}} {772 0 0 0-6585 {}} {258 0 0 0-6675 {}} {256 0 0 0-6792 {}} {256 0 0 0-6818 {}} {130 0 0 0-6834 {}} {256 0 0 0-7045 {}} {256 0 0 0-7068 {}} {256 0 0 0-7266 {}} {256 0 0 0-7292 {}} {256 0 0 0-7519 {}} {256 0 0 0-7542 {}} {256 0 0 0-7748 {}} {256 0 0 0-7774 {}} {256 0 0 0-8000 {}} {256 0 0 0-8023 {}}} CYCLES {}}
set a(0-6623) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#12.psp)(8-2)#7 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-675 LOC {1 0.034615375 57 0.0 57 0.0 63 0.8291185999999999} PREDS {{146 0 0 0-6612 {}} {258 0 0 0-6607 {}}} SUCCS {{259 0 1.564 0-6624 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6624) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(14,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(5).@)#4 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-676 LOC {55 1.0 57 0.9415 57 1.0 58 0.09437493750000003 64 0.09437493750000003} PREDS {{259 0 1.564 0-6623 {}} {146 0 0 0-6612 {}} {258 0 1.564 0-6587 {}} {258 0 1.564 0-6564 {}} {258 0 1.564 0-6338 {}} {258 0 1.564 0-6320 {}} {774 0 1.564 0-8025 {}} {774 0 1.564 0-8002 {}} {774 0 1.564 0-7776 {}} {774 0 1.564 0-7750 {}} {774 0 1.564 0-7544 {}} {774 0 1.564 0-7521 {}} {774 0 1.564 0-7294 {}} {774 0 1.564 0-7268 {}} {774 0 1.564 0-7070 {}} {774 0 1.564 0-7047 {}} {774 0 1.564 0-6820 {}} {774 0 1.564 0-6794 {}}} SUCCS {{772 0 0 0-6320 {}} {772 0 0 0-6338 {}} {772 0 0 0-6564 {}} {772 0 0 0-6587 {}} {258 0 0 0-6675 {}} {256 0 0 0-6794 {}} {256 0 0 0-6820 {}} {130 0 0 0-6834 {}} {256 0 0 0-7047 {}} {256 0 0 0-7070 {}} {256 0 0 0-7268 {}} {256 0 0 0-7294 {}} {256 0 0 0-7521 {}} {256 0 0 0-7544 {}} {256 0 0 0-7750 {}} {256 0 0 0-7776 {}} {256 0 0 0-8002 {}} {256 0 0 0-8025 {}}} CYCLES {}}
set a(0-6625) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#12.psp)(8-2)#8 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-677 LOC {1 0.034615375 57 0.0 57 0.0 63 0.8291185999999999} PREDS {{146 0 0 0-6612 {}} {258 0 0 0-6607 {}}} SUCCS {{259 0 1.564 0-6626 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6626) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(15,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(6).@)#4 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-678 LOC {55 1.0 57 0.9415 57 1.0 58 0.09437493750000003 64 0.09437493750000003} PREDS {{259 0 1.564 0-6625 {}} {146 0 0 0-6612 {}} {258 0 1.564 0-6589 {}} {258 0 1.564 0-6566 {}} {258 0 1.564 0-6339 {}} {258 0 1.564 0-6322 {}} {774 0 1.564 0-8027 {}} {774 0 1.564 0-8004 {}} {774 0 1.564 0-7778 {}} {774 0 1.564 0-7752 {}} {774 0 1.564 0-7546 {}} {774 0 1.564 0-7523 {}} {774 0 1.564 0-7296 {}} {774 0 1.564 0-7270 {}} {774 0 1.564 0-7072 {}} {774 0 1.564 0-7049 {}} {774 0 1.564 0-6822 {}} {774 0 1.564 0-6796 {}}} SUCCS {{772 0 0 0-6322 {}} {772 0 0 0-6339 {}} {772 0 0 0-6566 {}} {772 0 0 0-6589 {}} {258 0 0 0-6675 {}} {256 0 0 0-6796 {}} {256 0 0 0-6822 {}} {130 0 0 0-6834 {}} {256 0 0 0-7049 {}} {256 0 0 0-7072 {}} {256 0 0 0-7270 {}} {256 0 0 0-7296 {}} {256 0 0 0-7523 {}} {256 0 0 0-7546 {}} {256 0 0 0-7752 {}} {256 0 0 0-7778 {}} {256 0 0 0-8004 {}} {256 0 0 0-8027 {}}} CYCLES {}}
set a(0-6627) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#12.psp)(8-2) TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-679 LOC {1 0.034615375 57 0.0 57 0.0 63 0.8291185999999999} PREDS {{146 0 0 0-6612 {}} {258 0 0 0-6607 {}}} SUCCS {{259 0 1.564 0-6628 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6628) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(16,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(7).@)#4 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-680 LOC {55 1.0 57 0.9415 57 1.0 58 0.09437493750000003 64 0.09437493750000003} PREDS {{259 0 1.564 0-6627 {}} {146 0 0 0-6612 {}} {258 0 1.564 0-6591 {}} {258 0 1.564 0-6568 {}} {258 0 1.564 0-6340 {}} {258 0 1.564 0-6324 {}} {774 0 1.564 0-8029 {}} {774 0 1.564 0-8006 {}} {774 0 1.564 0-7780 {}} {774 0 1.564 0-7754 {}} {774 0 1.564 0-7548 {}} {774 0 1.564 0-7525 {}} {774 0 1.564 0-7298 {}} {774 0 1.564 0-7272 {}} {774 0 1.564 0-7074 {}} {774 0 1.564 0-7051 {}} {774 0 1.564 0-6824 {}} {774 0 1.564 0-6798 {}}} SUCCS {{772 0 0 0-6324 {}} {772 0 0 0-6340 {}} {772 0 0 0-6568 {}} {772 0 0 0-6591 {}} {258 0 0 0-6675 {}} {256 0 0 0-6798 {}} {256 0 0 0-6824 {}} {130 0 0 0-6834 {}} {256 0 0 0-7051 {}} {256 0 0 0-7074 {}} {256 0 0 0-7272 {}} {256 0 0 0-7298 {}} {256 0 0 0-7525 {}} {256 0 0 0-7548 {}} {256 0 0 0-7754 {}} {256 0 0 0-7780 {}} {256 0 0 0-8006 {}} {256 0 0 0-8029 {}}} CYCLES {}}
set a(0-6629) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP-3:COMP_LOOP:conc#3.idiv(9:1))(1-0)#3 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-681 LOC {1 0.034615375 1 1.0 1 1.0 64 0.80297815} PREDS {{258 0 0 0-6607 {}}} SUCCS {{258 0 0 0-6633 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6630) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP-3:COMP_LOOP:conc#3.idiv(9:1))(1-0)#4 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-682 LOC {1 0.034615375 1 1.0 1 1.0 64 0.80297815} PREDS {{258 0 0 0-6607 {}}} SUCCS {{258 0 0 0-6633 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6631) {AREA_SCORE {} NAME COMP_LOOP:asn#61 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-683 LOC {0 1.0 1 0.0 1 0.0 1 0.0 64 0.80297815} PREDS {} SUCCS {{259 0 0 0-6632 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6632) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j(10:0))(0)#7 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-684 LOC {0 1.0 1 0.0 1 0.0 64 0.80297815} PREDS {{259 0 0 0-6631 {}}} SUCCS {{259 0 0 0-6633 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6633) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:nor#8 TYPE NOR PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-685 LOC {1 0.034615375 1 1.0 1 1.0 64 0.80297815} PREDS {{259 0 0 0-6632 {}} {258 0 0 0-6630 {}} {258 0 0 0-6629 {}}} SUCCS {{258 0 0 0-6675 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6634) {AREA_SCORE {} NAME COMP_LOOP:asn#62 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-686 LOC {0 1.0 58 0.0 58 0.0 58 0.0 64 0.80297815} PREDS {} SUCCS {{259 0 0 0-6635 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6635) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j(10:0))(0)#8 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-687 LOC {0 1.0 58 0.0 58 0.0 64 0.80297815} PREDS {{259 0 0 0-6634 {}}} SUCCS {{258 0 0 0-6639 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6636) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP-3:COMP_LOOP:conc#3.idiv(9:1))(1-0)#7 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-688 LOC {1 0.034615375 58 0.0 58 0.0 64 0.80297815} PREDS {{258 0 0 0-6607 {}}} SUCCS {{258 0 0 0-6638 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6637) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP-3:COMP_LOOP:conc#3.idiv(9:1))(1-0)#8 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-689 LOC {1 0.034615375 58 0.0 58 0.0 64 0.80297815} PREDS {{258 0 0 0-6607 {}}} SUCCS {{259 0 0 0-6638 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6638) {AREA_SCORE {} NAME COMP_LOOP:nor#25 TYPE NOR PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-690 LOC {1 0.034615375 58 0.0 58 0.0 64 0.80297815} PREDS {{259 0 0 0-6637 {}} {258 0 0 0-6636 {}}} SUCCS {{259 0 0 0-6639 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6639) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#56 TYPE AND PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-691 LOC {1 0.034615375 58 0.0 58 0.0 64 0.80297815} PREDS {{259 0 0 0-6638 {}} {258 0 0 0-6635 {}}} SUCCS {{258 0 0 0-6675 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6640) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP-3:COMP_LOOP:conc#3.idiv(9:1))(1-0)#9 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-692 LOC {1 0.034615375 58 0.0 58 0.0 64 0.80297815} PREDS {{258 0 0 0-6607 {}}} SUCCS {{258 0 0 0-6645 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6641) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP-3:COMP_LOOP:conc#3.idiv(9:1))(1-0)#10 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-693 LOC {1 0.034615375 58 0.0 58 0.0 64 0.80297815} PREDS {{258 0 0 0-6607 {}}} SUCCS {{258 0 0 0-6644 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6642) {AREA_SCORE {} NAME COMP_LOOP:asn#63 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-694 LOC {0 1.0 58 0.0 58 0.0 58 0.0 64 0.80297815} PREDS {} SUCCS {{259 0 0 0-6643 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6643) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j(10:0))(0)#13 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-695 LOC {0 1.0 58 0.0 58 0.0 64 0.80297815} PREDS {{259 0 0 0-6642 {}}} SUCCS {{259 0 0 0-6644 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6644) {AREA_SCORE {} NAME COMP_LOOP:nor#26 TYPE NOR PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-696 LOC {1 0.034615375 58 0.0 58 0.0 64 0.80297815} PREDS {{259 0 0 0-6643 {}} {258 0 0 0-6641 {}}} SUCCS {{259 0 0 0-6645 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6645) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#57 TYPE AND PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-697 LOC {1 0.034615375 58 0.0 58 0.0 64 0.80297815} PREDS {{259 0 0 0-6644 {}} {258 0 0 0-6640 {}}} SUCCS {{258 0 0 0-6675 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6646) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP-3:COMP_LOOP:conc#3.idiv(9:1))(1-0)#12 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-698 LOC {1 0.034615375 1 1.0 1 1.0 64 0.80297815} PREDS {{258 0 0 0-6607 {}}} SUCCS {{258 0 0 0-6651 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6647) {AREA_SCORE {} NAME COMP_LOOP:asn#64 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-699 LOC {0 1.0 9 0.0 9 0.0 9 0.0 64 0.80297815} PREDS {} SUCCS {{259 0 0 0-6648 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6648) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j(10:0))(0)#15 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-700 LOC {0 1.0 9 0.0 9 0.0 64 0.80297815} PREDS {{259 0 0 0-6647 {}}} SUCCS {{258 0 0 0-6651 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6649) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP-3:COMP_LOOP:conc#3.idiv(9:1))(1-0)#14 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-701 LOC {1 0.034615375 1 1.0 1 1.0 64 0.80297815} PREDS {{258 0 0 0-6607 {}}} SUCCS {{259 0 0 0-6650 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6650) {AREA_SCORE {} NAME COMP_LOOP:not#58 TYPE NOT PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-702 LOC {1 0.034615375 1 1.0 1 1.0 64 0.80297815} PREDS {{259 0 0 0-6649 {}}} SUCCS {{259 0 0 0-6651 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6651) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#58 TYPE AND PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-703 LOC {1 0.034615375 9 0.0 9 0.0 64 0.80297815} PREDS {{259 0 0 0-6650 {}} {258 0 0 0-6648 {}} {258 0 0 0-6646 {}}} SUCCS {{258 0 0 0-6675 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6652) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP-3:COMP_LOOP:conc#3.idiv(9:1))(1-0)#15 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-704 LOC {1 0.034615375 58 0.0 58 0.0 64 0.80297815} PREDS {{258 0 0 0-6607 {}}} SUCCS {{258 0 0 0-6657 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6653) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP-3:COMP_LOOP:conc#3.idiv(9:1))(1-0)#16 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-705 LOC {1 0.034615375 58 0.0 58 0.0 64 0.80297815} PREDS {{258 0 0 0-6607 {}}} SUCCS {{258 0 0 0-6656 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6654) {AREA_SCORE {} NAME COMP_LOOP:asn#65 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-706 LOC {0 1.0 58 0.0 58 0.0 58 0.0 64 0.80297815} PREDS {} SUCCS {{259 0 0 0-6655 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6655) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j(10:0))(0)#19 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-707 LOC {0 1.0 58 0.0 58 0.0 64 0.80297815} PREDS {{259 0 0 0-6654 {}}} SUCCS {{259 0 0 0-6656 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6656) {AREA_SCORE {} NAME COMP_LOOP:nor#27 TYPE NOR PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-708 LOC {1 0.034615375 58 0.0 58 0.0 64 0.80297815} PREDS {{259 0 0 0-6655 {}} {258 0 0 0-6653 {}}} SUCCS {{259 0 0 0-6657 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6657) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#59 TYPE AND PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-709 LOC {1 0.034615375 58 0.0 58 0.0 64 0.80297815} PREDS {{259 0 0 0-6656 {}} {258 0 0 0-6652 {}}} SUCCS {{258 0 0 0-6675 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6658) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP-3:COMP_LOOP:conc#3.idiv(9:1))(1-0)#18 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-710 LOC {1 0.034615375 3 0.0 3 0.0 64 0.80297815} PREDS {{258 0 0 0-6607 {}}} SUCCS {{258 0 0 0-6663 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6659) {AREA_SCORE {} NAME COMP_LOOP:asn#66 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-711 LOC {0 1.0 3 0.0 3 0.0 3 0.0 64 0.80297815} PREDS {} SUCCS {{259 0 0 0-6660 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6660) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j(10:0))(0)#21 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-712 LOC {0 1.0 3 0.0 3 0.0 64 0.80297815} PREDS {{259 0 0 0-6659 {}}} SUCCS {{258 0 0 0-6663 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6661) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP-3:COMP_LOOP:conc#3.idiv(9:1))(1-0)#20 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-713 LOC {1 0.034615375 1 1.0 1 1.0 64 0.80297815} PREDS {{258 0 0 0-6607 {}}} SUCCS {{259 0 0 0-6662 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6662) {AREA_SCORE {} NAME COMP_LOOP:not#59 TYPE NOT PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-714 LOC {1 0.034615375 1 1.0 1 1.0 64 0.80297815} PREDS {{259 0 0 0-6661 {}}} SUCCS {{259 0 0 0-6663 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6663) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#60 TYPE AND PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-715 LOC {1 0.034615375 3 0.0 3 0.0 64 0.80297815} PREDS {{259 0 0 0-6662 {}} {258 0 0 0-6660 {}} {258 0 0 0-6658 {}}} SUCCS {{258 0 0 0-6675 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6664) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP-3:COMP_LOOP:conc#3.idiv(9:1))(1-0)#21 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-716 LOC {1 0.034615375 3 0.0 3 0.0 64 0.80297815} PREDS {{258 0 0 0-6607 {}}} SUCCS {{258 0 0 0-6669 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6665) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP-3:COMP_LOOP:conc#3.idiv(9:1))(1-0)#22 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-717 LOC {1 0.034615375 3 0.0 3 0.0 64 0.80297815} PREDS {{258 0 0 0-6607 {}}} SUCCS {{258 0 0 0-6669 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6666) {AREA_SCORE {} NAME COMP_LOOP:asn#67 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-718 LOC {0 1.0 15 0.0 15 0.0 15 0.0 64 0.80297815} PREDS {} SUCCS {{259 0 0 0-6667 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6667) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j(10:0))(0)#25 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-719 LOC {0 1.0 15 0.0 15 0.0 64 0.80297815} PREDS {{259 0 0 0-6666 {}}} SUCCS {{259 0 0 0-6668 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6668) {AREA_SCORE {} NAME COMP_LOOP:not#60 TYPE NOT PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-720 LOC {1 0.0 15 0.0 15 0.0 64 0.80297815} PREDS {{259 0 0 0-6667 {}}} SUCCS {{259 0 0 0-6669 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6669) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#61 TYPE AND PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-721 LOC {1 0.034615375 15 0.0 15 0.0 64 0.80297815} PREDS {{259 0 0 0-6668 {}} {258 0 0 0-6665 {}} {258 0 0 0-6664 {}}} SUCCS {{258 0 0 0-6675 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6670) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP-3:COMP_LOOP:conc#3.idiv(9:1))(1-0)#24 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-722 LOC {1 0.034615375 3 0.0 3 0.0 64 0.80297815} PREDS {{258 0 0 0-6607 {}}} SUCCS {{258 0 0 0-6674 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6671) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP-3:COMP_LOOP:conc#3.idiv(9:1))(1-0)#25 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-723 LOC {1 0.034615375 3 0.0 3 0.0 64 0.80297815} PREDS {{258 0 0 0-6607 {}}} SUCCS {{258 0 0 0-6674 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6672) {AREA_SCORE {} NAME COMP_LOOP:asn#68 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-724 LOC {0 1.0 9 0.0 9 0.0 9 0.0 64 0.80297815} PREDS {} SUCCS {{259 0 0 0-6673 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6673) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j(10:0))(0)#2 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-725 LOC {0 1.0 9 0.0 9 0.0 64 0.80297815} PREDS {{259 0 0 0-6672 {}}} SUCCS {{259 0 0 0-6674 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6674) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#62 TYPE AND PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-726 LOC {1 0.034615375 9 0.0 9 0.0 64 0.80297815} PREDS {{259 0 0 0-6673 {}} {258 0 0 0-6671 {}} {258 0 0 0-6670 {}}} SUCCS {{259 0 0 0-6675 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6675) {AREA_SCORE 215.45 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mux1hot(64,8) QUANTITY 20 NAME COMP_LOOP:mux1h#4 TYPE MUX1HOT DELAY {0.78 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-727 LOC {56 0.094375 58 0.9511217999999999 58 0.9511217999999999 58 0.999999942628205 64 0.8518562926282051} PREDS {{259 0 0 0-6674 {}} {258 0 0 0-6669 {}} {258 0 0 0-6663 {}} {258 0 0 0-6657 {}} {258 0 0 0-6651 {}} {258 0 0 0-6645 {}} {258 0 0 0-6639 {}} {258 0 0 0-6633 {}} {258 0 0 0-6628 {}} {258 0 0 0-6626 {}} {258 0 0 0-6624 {}} {258 0 0 0-6622 {}} {258 0 0 0-6620 {}} {258 0 0 0-6618 {}} {258 0 0 0-6616 {}} {258 0 0 0-6614 {}} {258 0 0 0-6102 {}} {258 0 0 0-6101 {}} {258 0 0 0-6100 {}} {258 0 0 0-6099 {}} {258 0 0 0-6098 {}} {258 0 0 0-6097 {}} {258 0 0 0-6096 {}} {258 0 0 0-6095 {}}} SUCCS {{258 0 0 0-6741 {}} {258 0 0 0-6799 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6676) {AREA_SCORE {} NAME VEC_LOOP:j:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-728 LOC {0 1.0 1 0.0 1 0.0 1 0.0 63 0.7769290999999999} PREDS {} SUCCS {{259 0 0 0-6677 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6677) {AREA_SCORE {} NAME COMP_LOOP-3:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0)#1 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-729 LOC {0 1.0 1 0.0 1 0.0 63 0.7769290999999999} PREDS {{259 0 0 0-6676 {}}} SUCCS {{258 0 0 0-6681 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6678) {AREA_SCORE {} NAME COMP_LOOP:k:asn#9 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-730 LOC {0 1.0 1 0.0 1 0.0 1 0.0 63 0.7769290999999999} PREDS {{774 0 0 0-8033 {}}} SUCCS {{259 0 0 0-6679 {}} {130 0 0 0-6834 {}} {256 0 0 0-8033 {}}} CYCLES {}}
set a(0-6679) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:3))(6-0)#10 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-731 LOC {0 1.0 1 0.0 1 0.0 63 0.7769290999999999} PREDS {{259 0 0 0-6678 {}}} SUCCS {{259 0 0 0-6680 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6680) {AREA_SCORE {} NAME COMP_LOOP:conc#12 TYPE CONCATENATE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-732 LOC {0 1.0 1 0.9478105 1 0.9478105 63 0.7769290999999999} PREDS {{259 0 0 0-6679 {}}} SUCCS {{259 0 0 0-6681 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6681) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add3(10,0,10,0,11,0,11) QUANTITY 8 NAME COMP_LOOP-3:acc#10 TYPE ACCU DELAY {0.84 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-733 LOC {1 0.0 1 0.9478105 1 0.9478105 1 0.9999999407051282 63 0.8291185407051281} PREDS {{259 0 0 0-6680 {}} {258 0 0 0-6677 {}}} SUCCS {{259 0 0 0-6682 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6682) {AREA_SCORE {} NAME COMP_LOOP-3:slc(COMP_LOOP:acc#10)(10-1) TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-734 LOC {1 0.0521895 1 1.0 1 1.0 63 0.8291185999999999} PREDS {{259 0 0 0-6681 {}}} SUCCS {{259 0 0 0-6683 {}} {258 0 0 0-6685 {}} {258 0 0 0-6687 {}} {258 0 0 0-6689 {}} {258 0 0 0-6691 {}} {258 0 0 0-6693 {}} {258 0 0 0-6695 {}} {258 0 0 0-6697 {}} {258 0 0 0-6699 {}} {258 0 0 0-6701 {}} {258 0 0 0-6702 {}} {258 0 0 0-6703 {}} {258 0 0 0-6705 {}} {258 0 0 0-6706 {}} {258 0 0 0-6707 {}} {258 0 0 0-6710 {}} {258 0 0 0-6711 {}} {258 0 0 0-6712 {}} {258 0 0 0-6715 {}} {258 0 0 0-6716 {}} {258 0 0 0-6717 {}} {258 0 0 0-6720 {}} {258 0 0 0-6721 {}} {258 0 0 0-6722 {}} {258 0 0 0-6725 {}} {258 0 0 0-6726 {}} {258 0 0 0-6727 {}} {258 0 0 0-6730 {}} {258 0 0 0-6731 {}} {258 0 0 0-6732 {}} {258 0 0 0-6735 {}} {258 0 0 0-6736 {}} {258 0 0 0-6737 {}} {258 0 0 0-6781 {}} {258 0 0 0-6783 {}} {258 0 0 0-6785 {}} {258 0 0 0-6787 {}} {258 0 0 0-6789 {}} {258 0 0 0-6791 {}} {258 0 0 0-6793 {}} {258 0 0 0-6795 {}} {258 0 0 0-6797 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6683) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#3)(2-0) TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-735 LOC {1 0.0521895 1 1.0 1 1.0 63 0.8291185999999999} PREDS {{259 0 0 0-6682 {}}} SUCCS {{259 0 0 0-6684 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6684) {AREA_SCORE {} NAME COMP_LOOP:switch#5 TYPE SELECT PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-736 LOC {1 0.0521895 1 1.0 1 1.0 63 0.8291185999999999} PREDS {{259 0 0 0-6683 {}}} SUCCS {{146 0 0 0-6685 {}} {146 0 0 0-6686 {}} {146 0 0 0-6687 {}} {146 0 0 0-6688 {}} {146 0 0 0-6689 {}} {146 0 0 0-6690 {}} {146 0 0 0-6691 {}} {146 0 0 0-6692 {}} {146 0 0 0-6693 {}} {146 0 0 0-6694 {}} {146 0 0 0-6695 {}} {146 0 0 0-6696 {}} {146 0 0 0-6697 {}} {146 0 0 0-6698 {}} {146 0 0 0-6699 {}} {146 0 0 0-6700 {}}} CYCLES {}}
set a(0-6685) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#3)(9-3)#2 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-737 LOC {1 0.0521895 58 0.0 58 0.0 63 0.8291185999999999} PREDS {{146 0 0 0-6684 {}} {258 0 0 0-6682 {}}} SUCCS {{259 0 1.564 0-6686 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6686) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(9,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(0).@)#5 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-738 LOC {55 1.0 58 0.9415 58 1.0 59 0.09437493750000003 64 0.09437493750000003} PREDS {{259 0 1.564 0-6685 {}} {146 0 0 0-6684 {}} {258 0 1.564 0-6577 {}} {258 0 1.564 0-6554 {}} {258 0 1.564 0-6333 {}} {258 0 1.564 0-6310 {}} {774 0 1.564 0-8015 {}} {774 0 1.564 0-7992 {}} {774 0 1.564 0-7766 {}} {774 0 1.564 0-7740 {}} {774 0 1.564 0-7534 {}} {774 0 1.564 0-7511 {}} {774 0 1.564 0-7284 {}} {774 0 1.564 0-7258 {}} {774 0 1.564 0-7060 {}} {774 0 1.564 0-7037 {}} {774 0 1.564 0-6810 {}} {774 0 1.564 0-6784 {}}} SUCCS {{772 0 0 0-6310 {}} {772 0 0 0-6333 {}} {772 0 0 0-6554 {}} {772 0 0 0-6577 {}} {258 0 0 0-6739 {}} {256 0 0 0-6784 {}} {256 0 0 0-6810 {}} {130 0 0 0-6834 {}} {256 0 0 0-7037 {}} {256 0 0 0-7060 {}} {256 0 0 0-7258 {}} {256 0 0 0-7284 {}} {256 0 0 0-7511 {}} {256 0 0 0-7534 {}} {256 0 0 0-7740 {}} {256 0 0 0-7766 {}} {256 0 0 0-7992 {}} {256 0 0 0-8015 {}}} CYCLES {}}
set a(0-6687) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#3)(9-3)#3 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-739 LOC {1 0.0521895 58 0.0 58 0.0 63 0.8291185999999999} PREDS {{146 0 0 0-6684 {}} {258 0 0 0-6682 {}}} SUCCS {{259 0 1.564 0-6688 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6688) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(10,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(1).@)#5 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-740 LOC {55 1.0 58 0.9415 58 1.0 59 0.09437493750000003 64 0.09437493750000003} PREDS {{259 0 1.564 0-6687 {}} {146 0 0 0-6684 {}} {258 0 1.564 0-6579 {}} {258 0 1.564 0-6556 {}} {258 0 1.564 0-6334 {}} {258 0 1.564 0-6312 {}} {774 0 1.564 0-8017 {}} {774 0 1.564 0-7994 {}} {774 0 1.564 0-7768 {}} {774 0 1.564 0-7742 {}} {774 0 1.564 0-7536 {}} {774 0 1.564 0-7513 {}} {774 0 1.564 0-7286 {}} {774 0 1.564 0-7260 {}} {774 0 1.564 0-7062 {}} {774 0 1.564 0-7039 {}} {774 0 1.564 0-6812 {}} {774 0 1.564 0-6786 {}}} SUCCS {{772 0 0 0-6312 {}} {772 0 0 0-6334 {}} {772 0 0 0-6556 {}} {772 0 0 0-6579 {}} {258 0 0 0-6739 {}} {256 0 0 0-6786 {}} {256 0 0 0-6812 {}} {130 0 0 0-6834 {}} {256 0 0 0-7039 {}} {256 0 0 0-7062 {}} {256 0 0 0-7260 {}} {256 0 0 0-7286 {}} {256 0 0 0-7513 {}} {256 0 0 0-7536 {}} {256 0 0 0-7742 {}} {256 0 0 0-7768 {}} {256 0 0 0-7994 {}} {256 0 0 0-8017 {}}} CYCLES {}}
set a(0-6689) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#3)(9-3)#4 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-741 LOC {1 0.0521895 58 0.0 58 0.0 63 0.8291185999999999} PREDS {{146 0 0 0-6684 {}} {258 0 0 0-6682 {}}} SUCCS {{259 0 1.564 0-6690 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6690) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(11,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(2).@)#5 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-742 LOC {55 1.0 58 0.9415 58 1.0 59 0.09437493750000003 64 0.09437493750000003} PREDS {{259 0 1.564 0-6689 {}} {146 0 0 0-6684 {}} {258 0 1.564 0-6581 {}} {258 0 1.564 0-6558 {}} {258 0 1.564 0-6335 {}} {258 0 1.564 0-6314 {}} {774 0 1.564 0-8019 {}} {774 0 1.564 0-7996 {}} {774 0 1.564 0-7770 {}} {774 0 1.564 0-7744 {}} {774 0 1.564 0-7538 {}} {774 0 1.564 0-7515 {}} {774 0 1.564 0-7288 {}} {774 0 1.564 0-7262 {}} {774 0 1.564 0-7064 {}} {774 0 1.564 0-7041 {}} {774 0 1.564 0-6814 {}} {774 0 1.564 0-6788 {}}} SUCCS {{772 0 0 0-6314 {}} {772 0 0 0-6335 {}} {772 0 0 0-6558 {}} {772 0 0 0-6581 {}} {258 0 0 0-6739 {}} {256 0 0 0-6788 {}} {256 0 0 0-6814 {}} {130 0 0 0-6834 {}} {256 0 0 0-7041 {}} {256 0 0 0-7064 {}} {256 0 0 0-7262 {}} {256 0 0 0-7288 {}} {256 0 0 0-7515 {}} {256 0 0 0-7538 {}} {256 0 0 0-7744 {}} {256 0 0 0-7770 {}} {256 0 0 0-7996 {}} {256 0 0 0-8019 {}}} CYCLES {}}
set a(0-6691) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#3)(9-3)#5 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-743 LOC {1 0.0521895 58 0.0 58 0.0 63 0.8291185999999999} PREDS {{146 0 0 0-6684 {}} {258 0 0 0-6682 {}}} SUCCS {{259 0 1.564 0-6692 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6692) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(12,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(3).@)#5 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-744 LOC {55 1.0 58 0.9415 58 1.0 59 0.09437493750000003 64 0.09437493750000003} PREDS {{259 0 1.564 0-6691 {}} {146 0 0 0-6684 {}} {258 0 1.564 0-6583 {}} {258 0 1.564 0-6560 {}} {258 0 1.564 0-6336 {}} {258 0 1.564 0-6316 {}} {774 0 1.564 0-8021 {}} {774 0 1.564 0-7998 {}} {774 0 1.564 0-7772 {}} {774 0 1.564 0-7746 {}} {774 0 1.564 0-7540 {}} {774 0 1.564 0-7517 {}} {774 0 1.564 0-7290 {}} {774 0 1.564 0-7264 {}} {774 0 1.564 0-7066 {}} {774 0 1.564 0-7043 {}} {774 0 1.564 0-6816 {}} {774 0 1.564 0-6790 {}}} SUCCS {{772 0 0 0-6316 {}} {772 0 0 0-6336 {}} {772 0 0 0-6560 {}} {772 0 0 0-6583 {}} {258 0 0 0-6739 {}} {256 0 0 0-6790 {}} {256 0 0 0-6816 {}} {130 0 0 0-6834 {}} {256 0 0 0-7043 {}} {256 0 0 0-7066 {}} {256 0 0 0-7264 {}} {256 0 0 0-7290 {}} {256 0 0 0-7517 {}} {256 0 0 0-7540 {}} {256 0 0 0-7746 {}} {256 0 0 0-7772 {}} {256 0 0 0-7998 {}} {256 0 0 0-8021 {}}} CYCLES {}}
set a(0-6693) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#3)(9-3)#6 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-745 LOC {1 0.0521895 58 0.0 58 0.0 63 0.8291185999999999} PREDS {{146 0 0 0-6684 {}} {258 0 0 0-6682 {}}} SUCCS {{259 0 1.564 0-6694 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6694) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(4).@)#5 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-746 LOC {55 1.0 58 0.9415 58 1.0 59 0.09437493750000003 64 0.09437493750000003} PREDS {{259 0 1.564 0-6693 {}} {146 0 0 0-6684 {}} {258 0 1.564 0-6585 {}} {258 0 1.564 0-6562 {}} {258 0 1.564 0-6337 {}} {258 0 1.564 0-6318 {}} {774 0 1.564 0-8023 {}} {774 0 1.564 0-8000 {}} {774 0 1.564 0-7774 {}} {774 0 1.564 0-7748 {}} {774 0 1.564 0-7542 {}} {774 0 1.564 0-7519 {}} {774 0 1.564 0-7292 {}} {774 0 1.564 0-7266 {}} {774 0 1.564 0-7068 {}} {774 0 1.564 0-7045 {}} {774 0 1.564 0-6818 {}} {774 0 1.564 0-6792 {}}} SUCCS {{772 0 0 0-6318 {}} {772 0 0 0-6337 {}} {772 0 0 0-6562 {}} {772 0 0 0-6585 {}} {258 0 0 0-6739 {}} {256 0 0 0-6792 {}} {256 0 0 0-6818 {}} {130 0 0 0-6834 {}} {256 0 0 0-7045 {}} {256 0 0 0-7068 {}} {256 0 0 0-7266 {}} {256 0 0 0-7292 {}} {256 0 0 0-7519 {}} {256 0 0 0-7542 {}} {256 0 0 0-7748 {}} {256 0 0 0-7774 {}} {256 0 0 0-8000 {}} {256 0 0 0-8023 {}}} CYCLES {}}
set a(0-6695) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#3)(9-3)#7 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-747 LOC {1 0.0521895 58 0.0 58 0.0 63 0.8291185999999999} PREDS {{146 0 0 0-6684 {}} {258 0 0 0-6682 {}}} SUCCS {{259 0 1.564 0-6696 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6696) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(14,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(5).@)#5 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-748 LOC {55 1.0 58 0.9415 58 1.0 59 0.09437493750000003 64 0.09437493750000003} PREDS {{259 0 1.564 0-6695 {}} {146 0 0 0-6684 {}} {258 0 1.564 0-6587 {}} {258 0 1.564 0-6564 {}} {258 0 1.564 0-6338 {}} {258 0 1.564 0-6320 {}} {774 0 1.564 0-8025 {}} {774 0 1.564 0-8002 {}} {774 0 1.564 0-7776 {}} {774 0 1.564 0-7750 {}} {774 0 1.564 0-7544 {}} {774 0 1.564 0-7521 {}} {774 0 1.564 0-7294 {}} {774 0 1.564 0-7268 {}} {774 0 1.564 0-7070 {}} {774 0 1.564 0-7047 {}} {774 0 1.564 0-6820 {}} {774 0 1.564 0-6794 {}}} SUCCS {{772 0 0 0-6320 {}} {772 0 0 0-6338 {}} {772 0 0 0-6564 {}} {772 0 0 0-6587 {}} {258 0 0 0-6739 {}} {256 0 0 0-6794 {}} {256 0 0 0-6820 {}} {130 0 0 0-6834 {}} {256 0 0 0-7047 {}} {256 0 0 0-7070 {}} {256 0 0 0-7268 {}} {256 0 0 0-7294 {}} {256 0 0 0-7521 {}} {256 0 0 0-7544 {}} {256 0 0 0-7750 {}} {256 0 0 0-7776 {}} {256 0 0 0-8002 {}} {256 0 0 0-8025 {}}} CYCLES {}}
set a(0-6697) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#3)(9-3)#8 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-749 LOC {1 0.0521895 58 0.0 58 0.0 63 0.8291185999999999} PREDS {{146 0 0 0-6684 {}} {258 0 0 0-6682 {}}} SUCCS {{259 0 1.564 0-6698 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6698) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(15,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(6).@)#5 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-750 LOC {55 1.0 58 0.9415 58 1.0 59 0.09437493750000003 64 0.09437493750000003} PREDS {{259 0 1.564 0-6697 {}} {146 0 0 0-6684 {}} {258 0 1.564 0-6589 {}} {258 0 1.564 0-6566 {}} {258 0 1.564 0-6339 {}} {258 0 1.564 0-6322 {}} {774 0 1.564 0-8027 {}} {774 0 1.564 0-8004 {}} {774 0 1.564 0-7778 {}} {774 0 1.564 0-7752 {}} {774 0 1.564 0-7546 {}} {774 0 1.564 0-7523 {}} {774 0 1.564 0-7296 {}} {774 0 1.564 0-7270 {}} {774 0 1.564 0-7072 {}} {774 0 1.564 0-7049 {}} {774 0 1.564 0-6822 {}} {774 0 1.564 0-6796 {}}} SUCCS {{772 0 0 0-6322 {}} {772 0 0 0-6339 {}} {772 0 0 0-6566 {}} {772 0 0 0-6589 {}} {258 0 0 0-6739 {}} {256 0 0 0-6796 {}} {256 0 0 0-6822 {}} {130 0 0 0-6834 {}} {256 0 0 0-7049 {}} {256 0 0 0-7072 {}} {256 0 0 0-7270 {}} {256 0 0 0-7296 {}} {256 0 0 0-7523 {}} {256 0 0 0-7546 {}} {256 0 0 0-7752 {}} {256 0 0 0-7778 {}} {256 0 0 0-8004 {}} {256 0 0 0-8027 {}}} CYCLES {}}
set a(0-6699) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#3)(9-3) TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-751 LOC {1 0.0521895 58 0.0 58 0.0 63 0.8291185999999999} PREDS {{146 0 0 0-6684 {}} {258 0 0 0-6682 {}}} SUCCS {{259 0 1.564 0-6700 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6700) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(16,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(7).@)#5 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-752 LOC {55 1.0 58 0.9415 58 1.0 59 0.09437493750000003 64 0.09437493750000003} PREDS {{259 0 1.564 0-6699 {}} {146 0 0 0-6684 {}} {258 0 1.564 0-6591 {}} {258 0 1.564 0-6568 {}} {258 0 1.564 0-6340 {}} {258 0 1.564 0-6324 {}} {774 0 1.564 0-8029 {}} {774 0 1.564 0-8006 {}} {774 0 1.564 0-7780 {}} {774 0 1.564 0-7754 {}} {774 0 1.564 0-7548 {}} {774 0 1.564 0-7525 {}} {774 0 1.564 0-7298 {}} {774 0 1.564 0-7272 {}} {774 0 1.564 0-7074 {}} {774 0 1.564 0-7051 {}} {774 0 1.564 0-6824 {}} {774 0 1.564 0-6798 {}}} SUCCS {{772 0 0 0-6324 {}} {772 0 0 0-6340 {}} {772 0 0 0-6568 {}} {772 0 0 0-6591 {}} {258 0 0 0-6739 {}} {256 0 0 0-6798 {}} {256 0 0 0-6824 {}} {130 0 0 0-6834 {}} {256 0 0 0-7051 {}} {256 0 0 0-7074 {}} {256 0 0 0-7272 {}} {256 0 0 0-7298 {}} {256 0 0 0-7525 {}} {256 0 0 0-7548 {}} {256 0 0 0-7754 {}} {256 0 0 0-7780 {}} {256 0 0 0-8006 {}} {256 0 0 0-8029 {}}} CYCLES {}}
set a(0-6701) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#3)(2-0)#4 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-753 LOC {1 0.0521895 1 1.0 1 1.0 64 0.80297815} PREDS {{258 0 0 0-6682 {}}} SUCCS {{258 0 0 0-6704 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6702) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#3)(2-0)#5 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-754 LOC {1 0.0521895 1 1.0 1 1.0 64 0.80297815} PREDS {{258 0 0 0-6682 {}}} SUCCS {{258 0 0 0-6704 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6703) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#3)(2-0)#6 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-755 LOC {1 0.0521895 1 1.0 1 1.0 64 0.80297815} PREDS {{258 0 0 0-6682 {}}} SUCCS {{259 0 0 0-6704 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6704) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:nor#9 TYPE NOR PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-756 LOC {1 0.0521895 1 1.0 1 1.0 64 0.80297815} PREDS {{259 0 0 0-6703 {}} {258 0 0 0-6702 {}} {258 0 0 0-6701 {}}} SUCCS {{258 0 0 0-6739 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6705) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#3)(2-0)#7 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-757 LOC {1 0.0521895 59 0.0 59 0.0 64 0.80297815} PREDS {{258 0 0 0-6682 {}}} SUCCS {{258 0 0 0-6709 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6706) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#3)(2-0)#8 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-758 LOC {1 0.0521895 59 0.0 59 0.0 64 0.80297815} PREDS {{258 0 0 0-6682 {}}} SUCCS {{258 0 0 0-6708 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6707) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#3)(2-0)#9 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-759 LOC {1 0.0521895 59 0.0 59 0.0 64 0.80297815} PREDS {{258 0 0 0-6682 {}}} SUCCS {{259 0 0 0-6708 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6708) {AREA_SCORE {} NAME COMP_LOOP:nor#28 TYPE NOR PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-760 LOC {1 0.0521895 59 0.0 59 0.0 64 0.80297815} PREDS {{259 0 0 0-6707 {}} {258 0 0 0-6706 {}}} SUCCS {{259 0 0 0-6709 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6709) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#63 TYPE AND PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-761 LOC {1 0.0521895 59 0.0 59 0.0 64 0.80297815} PREDS {{259 0 0 0-6708 {}} {258 0 0 0-6705 {}}} SUCCS {{258 0 0 0-6739 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6710) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#3)(2-0)#10 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-762 LOC {1 0.0521895 59 0.0 59 0.0 64 0.80297815} PREDS {{258 0 0 0-6682 {}}} SUCCS {{258 0 0 0-6714 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6711) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#3)(2-0)#11 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-763 LOC {1 0.0521895 59 0.0 59 0.0 64 0.80297815} PREDS {{258 0 0 0-6682 {}}} SUCCS {{258 0 0 0-6713 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6712) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#3)(2-0)#12 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-764 LOC {1 0.0521895 59 0.0 59 0.0 64 0.80297815} PREDS {{258 0 0 0-6682 {}}} SUCCS {{259 0 0 0-6713 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6713) {AREA_SCORE {} NAME COMP_LOOP:nor#29 TYPE NOR PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-765 LOC {1 0.0521895 59 0.0 59 0.0 64 0.80297815} PREDS {{259 0 0 0-6712 {}} {258 0 0 0-6711 {}}} SUCCS {{259 0 0 0-6714 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6714) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#64 TYPE AND PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-766 LOC {1 0.0521895 59 0.0 59 0.0 64 0.80297815} PREDS {{259 0 0 0-6713 {}} {258 0 0 0-6710 {}}} SUCCS {{258 0 0 0-6739 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6715) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#3)(2-0)#13 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-767 LOC {1 0.0521895 1 1.0 1 1.0 64 0.80297815} PREDS {{258 0 0 0-6682 {}}} SUCCS {{258 0 0 0-6719 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6716) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#3)(2-0)#14 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-768 LOC {1 0.0521895 1 1.0 1 1.0 64 0.80297815} PREDS {{258 0 0 0-6682 {}}} SUCCS {{258 0 0 0-6719 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6717) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#3)(2-0)#15 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-769 LOC {1 0.0521895 1 1.0 1 1.0 64 0.80297815} PREDS {{258 0 0 0-6682 {}}} SUCCS {{259 0 0 0-6718 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6718) {AREA_SCORE {} NAME COMP_LOOP:not#61 TYPE NOT PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-770 LOC {1 0.0521895 1 1.0 1 1.0 64 0.80297815} PREDS {{259 0 0 0-6717 {}}} SUCCS {{259 0 0 0-6719 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6719) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#65 TYPE AND PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-771 LOC {1 0.0521895 1 1.0 1 1.0 64 0.80297815} PREDS {{259 0 0 0-6718 {}} {258 0 0 0-6716 {}} {258 0 0 0-6715 {}}} SUCCS {{258 0 0 0-6739 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6720) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#3)(2-0)#16 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-772 LOC {1 0.0521895 59 0.0 59 0.0 64 0.80297815} PREDS {{258 0 0 0-6682 {}}} SUCCS {{258 0 0 0-6724 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6721) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#3)(2-0)#17 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-773 LOC {1 0.0521895 59 0.0 59 0.0 64 0.80297815} PREDS {{258 0 0 0-6682 {}}} SUCCS {{258 0 0 0-6723 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6722) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#3)(2-0)#18 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-774 LOC {1 0.0521895 59 0.0 59 0.0 64 0.80297815} PREDS {{258 0 0 0-6682 {}}} SUCCS {{259 0 0 0-6723 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6723) {AREA_SCORE {} NAME COMP_LOOP:nor#30 TYPE NOR PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-775 LOC {1 0.0521895 59 0.0 59 0.0 64 0.80297815} PREDS {{259 0 0 0-6722 {}} {258 0 0 0-6721 {}}} SUCCS {{259 0 0 0-6724 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6724) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#66 TYPE AND PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-776 LOC {1 0.0521895 59 0.0 59 0.0 64 0.80297815} PREDS {{259 0 0 0-6723 {}} {258 0 0 0-6720 {}}} SUCCS {{258 0 0 0-6739 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6725) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#3)(2-0)#19 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-777 LOC {1 0.0521895 1 1.0 1 1.0 64 0.80297815} PREDS {{258 0 0 0-6682 {}}} SUCCS {{258 0 0 0-6729 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6726) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#3)(2-0)#20 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-778 LOC {1 0.0521895 1 1.0 1 1.0 64 0.80297815} PREDS {{258 0 0 0-6682 {}}} SUCCS {{258 0 0 0-6729 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6727) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#3)(2-0)#21 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-779 LOC {1 0.0521895 1 1.0 1 1.0 64 0.80297815} PREDS {{258 0 0 0-6682 {}}} SUCCS {{259 0 0 0-6728 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6728) {AREA_SCORE {} NAME COMP_LOOP:not#62 TYPE NOT PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-780 LOC {1 0.0521895 1 1.0 1 1.0 64 0.80297815} PREDS {{259 0 0 0-6727 {}}} SUCCS {{259 0 0 0-6729 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6729) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#67 TYPE AND PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-781 LOC {1 0.0521895 1 1.0 1 1.0 64 0.80297815} PREDS {{259 0 0 0-6728 {}} {258 0 0 0-6726 {}} {258 0 0 0-6725 {}}} SUCCS {{258 0 0 0-6739 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6730) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#3)(2-0)#22 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-782 LOC {1 0.0521895 1 1.0 1 1.0 64 0.80297815} PREDS {{258 0 0 0-6682 {}}} SUCCS {{258 0 0 0-6734 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6731) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#3)(2-0)#23 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-783 LOC {1 0.0521895 1 1.0 1 1.0 64 0.80297815} PREDS {{258 0 0 0-6682 {}}} SUCCS {{258 0 0 0-6734 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6732) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#3)(2-0)#24 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-784 LOC {1 0.0521895 1 1.0 1 1.0 64 0.80297815} PREDS {{258 0 0 0-6682 {}}} SUCCS {{259 0 0 0-6733 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6733) {AREA_SCORE {} NAME COMP_LOOP:not#63 TYPE NOT PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-785 LOC {1 0.0521895 1 1.0 1 1.0 64 0.80297815} PREDS {{259 0 0 0-6732 {}}} SUCCS {{259 0 0 0-6734 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6734) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#68 TYPE AND PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-786 LOC {1 0.0521895 1 1.0 1 1.0 64 0.80297815} PREDS {{259 0 0 0-6733 {}} {258 0 0 0-6731 {}} {258 0 0 0-6730 {}}} SUCCS {{258 0 0 0-6739 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6735) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#3)(2-0)#25 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-787 LOC {1 0.0521895 1 1.0 1 1.0 64 0.80297815} PREDS {{258 0 0 0-6682 {}}} SUCCS {{258 0 0 0-6738 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6736) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#3)(2-0)#26 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-788 LOC {1 0.0521895 1 1.0 1 1.0 64 0.80297815} PREDS {{258 0 0 0-6682 {}}} SUCCS {{258 0 0 0-6738 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6737) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#3)(2-0)#27 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-789 LOC {1 0.0521895 1 1.0 1 1.0 64 0.80297815} PREDS {{258 0 0 0-6682 {}}} SUCCS {{259 0 0 0-6738 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6738) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#69 TYPE AND PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-790 LOC {1 0.0521895 1 1.0 1 1.0 64 0.80297815} PREDS {{259 0 0 0-6737 {}} {258 0 0 0-6736 {}} {258 0 0 0-6735 {}}} SUCCS {{259 0 0 0-6739 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6739) {AREA_SCORE 215.45 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mux1hot(64,8) QUANTITY 20 NAME COMP_LOOP:mux1h#5 TYPE MUX1HOT DELAY {0.78 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-791 LOC {56 0.094375 59 0.80297815 59 0.80297815 59 0.8518562926282051 64 0.8518562926282051} PREDS {{259 0 0 0-6738 {}} {258 0 0 0-6734 {}} {258 0 0 0-6729 {}} {258 0 0 0-6724 {}} {258 0 0 0-6719 {}} {258 0 0 0-6714 {}} {258 0 0 0-6709 {}} {258 0 0 0-6704 {}} {258 0 0 0-6700 {}} {258 0 0 0-6698 {}} {258 0 0 0-6696 {}} {258 0 0 0-6694 {}} {258 0 0 0-6692 {}} {258 0 0 0-6690 {}} {258 0 0 0-6688 {}} {258 0 0 0-6686 {}} {258 0 0 0-6094 {}} {258 0 0 0-6093 {}} {258 0 0 0-6092 {}} {258 0 0 0-6091 {}} {258 0 0 0-6090 {}} {258 0 0 0-6089 {}} {258 0 0 0-6088 {}} {258 0 0 0-6087 {}}} SUCCS {{259 0 0 0-6740 {}} {258 0 0 0-6799 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6740) {AREA_SCORE {} NAME COMP_LOOP-3:factor2:not TYPE NOT PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-792 LOC {56 0.1432532 59 0.8518563499999999 59 0.8518563499999999 64 0.8518563499999999} PREDS {{259 0 0 0-6739 {}}} SUCCS {{259 0 0 0-6741 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6741) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(64,0,64,0,64) QUANTITY 16 NAME COMP_LOOP-3:acc#6 TYPE ACCU DELAY {0.77 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-793 LOC {56 0.1432532 59 0.8518563499999999 59 0.8518563499999999 59 0.9002437073717948 64 0.9002437073717948} PREDS {{259 0 0 0-6740 {}} {258 0 0 0-6675 {}}} SUCCS {{259 0 0 0-6742 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6742) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_dev.base TYPE {C-CORE PORT} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-794 LOC {56 0.1916406 59 0.90024375 59 0.90024375 64 0.90024375} PREDS {{259 0 0 0-6741 {}} {128 0 0 0-6744 {}}} SUCCS {{258 0 0 0-6744 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6743) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_dev.m TYPE {C-CORE PORT} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-795 LOC {56 0.0 59 0.90024375 59 0.90024375 64 0.90024375} PREDS {{128 0 0 0-6744 {}}} SUCCS {{259 0 0 0-6744 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6744) {AREA_SCORE 63500.57 LIBRARY cluster MODULE modulo_dev_5aba70be30c71e06949afd4ea79f22a65a69() QUANTITY 1 MULTICYCLE modulo_dev_5aba70be30c71e06949afd4ea79f22a65a69() MINCLKPRD 5.96 NAME COMP_LOOP-3:modulo_dev() TYPE C-CORE DELAY {11cy+0.10 ns} INPUT_DELAY {1.60 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-796 LOC {56 1.0 59 0.92 59 1.0 71 0.0064061875000001045 76 0.0064061875000001045} PREDS {{259 0 0 0-6743 {}} {258 0 0 0-6742 {}}} SUCCS {{128 0 0 0-6742 {}} {128 0 0 0-6743 {}} {259 0 0 0-6745 {}}} CYCLES {}}
set a(0-6745) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_dev.return TYPE {C-CORE PORT} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-797 LOC {68 0.006406225 71 0.11639707499999999 71 0.11639707499999999 76 0.11639707499999999} PREDS {{259 0 0 0-6744 {}}} SUCCS {{258 0 0 0-6776 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6746) {AREA_SCORE 8.74 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_shift_l(1,0,4,10) QUANTITY 1 NAME COMP_LOOP-3:tmp:lshift TYPE SHIFTLEFT DELAY {0.27 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-798 LOC {1 0.015625 3 0.053084425 3 0.053084425 3 0.06971096506410257 74 0.06971096506410257} PREDS {{258 0 0 0-6296 {}}} SUCCS {{258 0 0 0-6750 {}} {130 0 0 0-6834 {}} {258 0 0 0-7706 {}}} CYCLES {}}
set a(0-6747) {AREA_SCORE {} NAME COMP_LOOP:k:asn#10 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-799 LOC {0 1.0 3 0.0 3 0.0 3 0.0 74 0.069711025} PREDS {{774 0 0 0-8033 {}}} SUCCS {{259 0 0 0-6748 {}} {130 0 0 0-6834 {}} {256 0 0 0-8033 {}}} CYCLES {}}
set a(0-6748) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:3))(6-0)#11 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-800 LOC {0 1.0 3 0.0 3 0.0 74 0.069711025} PREDS {{259 0 0 0-6747 {}}} SUCCS {{259 0 0 0-6749 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6749) {AREA_SCORE {} NAME COMP_LOOP:tmp:conc#2 TYPE CONCATENATE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-801 LOC {0 1.0 3 0.069711025 3 0.069711025 74 0.069711025} PREDS {{259 0 0 0-6748 {}}} SUCCS {{259 0 0 0-6750 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6750) {AREA_SCORE 6670.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mul(64,0,64,0,64) QUANTITY 1 NAME COMP_LOOP-3:tmp:mul TYPE MUL DELAY {12.54 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-802 LOC {1 0.0322516 3 0.069711025 3 0.069711025 3 0.85355763884964 74 0.85355763884964} PREDS {{259 0 0 0-6749 {}} {258 0 0 0-6746 {}}} SUCCS {{259 0 0 0-6751 {}} {258 0 0 0-6753 {}} {258 0 0 0-6755 {}} {258 0 0 0-6757 {}} {258 0 0 0-6759 {}} {258 0 0 0-6761 {}} {258 0 0 0-6762 {}} {258 0 0 0-6764 {}} {258 0 0 0-6765 {}} {258 0 0 0-6768 {}} {258 0 0 0-6769 {}} {258 0 0 0-6772 {}} {258 0 0 0-6773 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6751) {AREA_SCORE {} NAME COMP_LOOP:tmp:slc(COMP_LOOP-3:tmp:mul.idiv)(1-0) TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-803 LOC {1 0.816098275 3 0.8535577 3 0.8535577 74 0.8535577} PREDS {{259 0 0 0-6750 {}}} SUCCS {{259 0 0 0-6752 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6752) {AREA_SCORE {} NAME COMP_LOOP:tmp:switch#2 TYPE SELECT PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-804 LOC {1 0.816098275 3 0.8535577 3 0.8535577 74 0.8535577} PREDS {{259 0 0 0-6751 {}}} SUCCS {{146 0 0 0-6753 {}} {146 0 0 0-6754 {}} {146 0 0 0-6755 {}} {146 0 0 0-6756 {}} {146 0 0 0-6757 {}} {146 0 0 0-6758 {}} {146 0 0 0-6759 {}} {146 0 0 0-6760 {}}} CYCLES {}}
set a(0-6753) {AREA_SCORE {} NAME COMP_LOOP:tmp:COMP_LOOP:tmp:slc(COMP_LOOP-3:tmp:mul.idiv)(8-2)#1 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-805 LOC {1 0.816098275 3 0.8535577 3 0.8535577 74 0.8535577} PREDS {{146 0 0 0-6752 {}} {258 0 0 0-6750 {}}} SUCCS {{259 0 1.173 0-6754 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6754) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(17,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:tmp:read_mem(twiddle:rsc(0)(0).@)#2 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-806 LOC {1 1.0 3 0.9415 3 1.0 4 0.09437493750000003 75 0.09437493750000003} PREDS {{259 0 1.173 0-6753 {}} {146 0 0 0-6752 {}}} SUCCS {{258 0 0 0-6775 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6755) {AREA_SCORE {} NAME COMP_LOOP:tmp:COMP_LOOP:tmp:slc(COMP_LOOP-3:tmp:mul.idiv)(8-2)#3 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-807 LOC {1 0.816098275 3 0.8535577 3 0.8535577 74 0.86370085} PREDS {{146 0 0 0-6752 {}} {258 0 0 0-6750 {}}} SUCCS {{259 0 1.011 0-6756 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6756) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(19,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:tmp:read_mem(twiddle:rsc(0)(2).@)#2 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-808 LOC {1 1.0 3 0.9415 3 1.0 4 0.09437493750000003 75 0.09437493750000003} PREDS {{259 0 1.011 0-6755 {}} {146 0 0 0-6752 {}}} SUCCS {{258 0 0 0-6775 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6757) {AREA_SCORE {} NAME COMP_LOOP:tmp:COMP_LOOP:tmp:slc(COMP_LOOP-3:tmp:mul.idiv)(8-2)#5 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-809 LOC {1 0.816098275 3 0.8535577 3 0.8535577 74 0.858265775} PREDS {{146 0 0 0-6752 {}} {258 0 0 0-6750 {}}} SUCCS {{259 0 1.098 0-6758 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6758) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(21,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:tmp:read_mem(twiddle:rsc(0)(4).@)#2 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-810 LOC {1 1.0 3 0.9415 3 1.0 4 0.09437493750000003 75 0.09437493750000003} PREDS {{259 0 1.098 0-6757 {}} {146 0 0 0-6752 {}}} SUCCS {{258 0 0 0-6775 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6759) {AREA_SCORE {} NAME COMP_LOOP:tmp:COMP_LOOP:tmp:slc(COMP_LOOP-3:tmp:mul.idiv)(8-2)#7 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-811 LOC {1 0.816098275 3 0.8535577 3 0.8535577 74 0.86370085} PREDS {{146 0 0 0-6752 {}} {258 0 0 0-6750 {}}} SUCCS {{259 0 1.011 0-6760 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6760) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(23,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:tmp:read_mem(twiddle:rsc(0)(6).@)#2 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-812 LOC {1 1.0 3 0.9415 3 1.0 4 0.09437493750000003 75 0.09437493750000003} PREDS {{259 0 1.011 0-6759 {}} {146 0 0 0-6752 {}}} SUCCS {{258 0 0 0-6775 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6761) {AREA_SCORE {} NAME COMP_LOOP:tmp:slc(COMP_LOOP-3:tmp:mul.idiv)(1-0)#2 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-813 LOC {1 0.816098275 4 0.0 4 0.0 76 0.06751887499999999} PREDS {{258 0 0 0-6750 {}}} SUCCS {{258 0 0 0-6763 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6762) {AREA_SCORE {} NAME COMP_LOOP:tmp:slc(COMP_LOOP-3:tmp:mul.idiv)(1-0)#3 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-814 LOC {1 0.816098275 4 0.0 4 0.0 76 0.06751887499999999} PREDS {{258 0 0 0-6750 {}}} SUCCS {{259 0 0 0-6763 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6763) {AREA_SCORE {} NAME COMP_LOOP:tmp:COMP_LOOP:tmp:nor#1 TYPE NOR PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-815 LOC {1 0.816098275 4 0.0 4 0.0 76 0.06751887499999999} PREDS {{259 0 0 0-6762 {}} {258 0 0 0-6761 {}}} SUCCS {{258 0 0 0-6775 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6764) {AREA_SCORE {} NAME COMP_LOOP:tmp:slc(COMP_LOOP-3:tmp:mul.idiv)(1-0)#4 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-816 LOC {1 0.816098275 4 0.0 4 0.0 76 0.06751887499999999} PREDS {{258 0 0 0-6750 {}}} SUCCS {{258 0 0 0-6767 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6765) {AREA_SCORE {} NAME COMP_LOOP:tmp:slc(COMP_LOOP-3:tmp:mul.idiv)(1-0)#5 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-817 LOC {1 0.816098275 4 0.0 4 0.0 76 0.06751887499999999} PREDS {{258 0 0 0-6750 {}}} SUCCS {{259 0 0 0-6766 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6766) {AREA_SCORE {} NAME COMP_LOOP:tmp:not#9 TYPE NOT PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-818 LOC {1 0.816098275 4 0.0 4 0.0 76 0.06751887499999999} PREDS {{259 0 0 0-6765 {}}} SUCCS {{259 0 0 0-6767 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6767) {AREA_SCORE {} NAME COMP_LOOP:tmp:COMP_LOOP:tmp:and#7 TYPE AND PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-819 LOC {1 0.816098275 4 0.0 4 0.0 76 0.06751887499999999} PREDS {{259 0 0 0-6766 {}} {258 0 0 0-6764 {}}} SUCCS {{258 0 0 0-6775 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6768) {AREA_SCORE {} NAME COMP_LOOP:tmp:slc(COMP_LOOP-3:tmp:mul.idiv)(1-0)#6 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-820 LOC {1 0.816098275 4 0.0 4 0.0 76 0.06751887499999999} PREDS {{258 0 0 0-6750 {}}} SUCCS {{258 0 0 0-6771 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6769) {AREA_SCORE {} NAME COMP_LOOP:tmp:slc(COMP_LOOP-3:tmp:mul.idiv)(1-0)#7 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-821 LOC {1 0.816098275 4 0.0 4 0.0 76 0.06751887499999999} PREDS {{258 0 0 0-6750 {}}} SUCCS {{259 0 0 0-6770 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6770) {AREA_SCORE {} NAME COMP_LOOP:tmp:not#10 TYPE NOT PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-822 LOC {1 0.816098275 4 0.0 4 0.0 76 0.06751887499999999} PREDS {{259 0 0 0-6769 {}}} SUCCS {{259 0 0 0-6771 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6771) {AREA_SCORE {} NAME COMP_LOOP:tmp:COMP_LOOP:tmp:and#8 TYPE AND PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-823 LOC {1 0.816098275 4 0.0 4 0.0 76 0.06751887499999999} PREDS {{259 0 0 0-6770 {}} {258 0 0 0-6768 {}}} SUCCS {{258 0 0 0-6775 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6772) {AREA_SCORE {} NAME COMP_LOOP:tmp:slc(COMP_LOOP-3:tmp:mul.idiv)(1-0)#8 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-824 LOC {1 0.816098275 4 0.0 4 0.0 76 0.06751887499999999} PREDS {{258 0 0 0-6750 {}}} SUCCS {{258 0 0 0-6774 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6773) {AREA_SCORE {} NAME COMP_LOOP:tmp:slc(COMP_LOOP-3:tmp:mul.idiv)(1-0)#9 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-825 LOC {1 0.816098275 4 0.0 4 0.0 76 0.06751887499999999} PREDS {{258 0 0 0-6750 {}}} SUCCS {{259 0 0 0-6774 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6774) {AREA_SCORE {} NAME COMP_LOOP:tmp:COMP_LOOP:tmp:and#9 TYPE AND PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-826 LOC {1 0.816098275 4 0.0 4 0.0 76 0.06751887499999999} PREDS {{259 0 0 0-6773 {}} {258 0 0 0-6772 {}}} SUCCS {{259 0 0 0-6775 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6775) {AREA_SCORE 117.14 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mux1hot(64,4) QUANTITY 2 NAME COMP_LOOP:tmp:mux1h#1 TYPE MUX1HOT DELAY {0.78 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-827 LOC {2 0.094375 4 0.9511217999999999 4 0.9511217999999999 4 0.999999942628205 76 0.11639701762820512} PREDS {{259 0 0 0-6774 {}} {258 0 0 0-6771 {}} {258 0 0 0-6767 {}} {258 0 0 0-6763 {}} {258 0 0 0-6760 {}} {258 0 0 0-6758 {}} {258 0 0 0-6756 {}} {258 0 0 0-6754 {}} {258 0 0 0-6086 {}} {258 0 0 0-6085 {}} {258 0 0 0-6084 {}} {258 0 0 0-6083 {}}} SUCCS {{259 0 0 0-6776 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6776) {AREA_SCORE 6670.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mul(64,0,64,0,64) QUANTITY 1 NAME COMP_LOOP-3:mul TYPE MUL DELAY {12.54 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-828 LOC {68 0.006406225 71 0.11639707499999999 71 0.11639707499999999 71 0.9002436888496399 76 0.9002436888496399} PREDS {{259 0 0 0-6775 {}} {258 0 0 0-6745 {}}} SUCCS {{259 0 0 0-6777 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6777) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_dev.base#1 TYPE {C-CORE PORT} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-829 LOC {68 0.7902528999999999 71 0.90024375 71 0.90024375 76 0.90024375} PREDS {{259 0 0 0-6776 {}} {128 0 0 0-6779 {}}} SUCCS {{258 0 0 0-6779 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6778) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_dev.m#1 TYPE {C-CORE PORT} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-830 LOC {68 0.0 71 0.90024375 71 0.90024375 76 0.90024375} PREDS {{128 0 0 0-6779 {}}} SUCCS {{259 0 0 0-6779 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6779) {AREA_SCORE 63500.57 LIBRARY cluster MODULE modulo_dev_5aba70be30c71e06949afd4ea79f22a65a69() QUANTITY 1 MULTICYCLE modulo_dev_5aba70be30c71e06949afd4ea79f22a65a69() MINCLKPRD 5.96 NAME COMP_LOOP-3:modulo_dev()#1 TYPE C-CORE DELAY {11cy+0.10 ns} INPUT_DELAY {1.60 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-831 LOC {68 1.0 71 0.92 71 1.0 83 0.0064061875000001045 88 0.0064061875000001045} PREDS {{259 0 0 0-6778 {}} {258 0 0 0-6777 {}}} SUCCS {{128 0 0 0-6777 {}} {128 0 0 0-6778 {}} {259 0 0 0-6780 {}}} CYCLES {}}
set a(0-6780) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_dev.return#1 TYPE {C-CORE PORT} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-832 LOC {80 0.006406225 83 0.8291185999999999 83 0.8291185999999999 88 0.8291185999999999} PREDS {{259 0 0 0-6779 {}}} SUCCS {{258 0 1.564 0-6784 {}} {258 0 1.564 0-6786 {}} {258 0 1.564 0-6788 {}} {258 0 1.564 0-6790 {}} {258 0 1.564 0-6792 {}} {258 0 1.564 0-6794 {}} {258 0 1.564 0-6796 {}} {258 0 1.564 0-6798 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6781) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#3)(2-0)#1 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-833 LOC {1 0.0521895 1 1.0 1 1.0 88 0.8291185999999999} PREDS {{258 0 0 0-6682 {}}} SUCCS {{259 0 0 0-6782 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6782) {AREA_SCORE {} NAME COMP_LOOP:switch#20 TYPE SELECT PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-834 LOC {1 0.0521895 1 1.0 1 1.0 88 0.8291185999999999} PREDS {{259 0 0 0-6781 {}}} SUCCS {{146 0 0 0-6783 {}} {130 0 0 0-6784 {}} {146 0 0 0-6785 {}} {130 0 0 0-6786 {}} {146 0 0 0-6787 {}} {130 0 0 0-6788 {}} {146 0 0 0-6789 {}} {130 0 0 0-6790 {}} {146 0 0 0-6791 {}} {130 0 0 0-6792 {}} {146 0 0 0-6793 {}} {130 0 0 0-6794 {}} {146 0 0 0-6795 {}} {130 0 0 0-6796 {}} {146 0 0 0-6797 {}} {130 0 0 0-6798 {}}} CYCLES {}}
set a(0-6783) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#3)(9-3)#9 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-835 LOC {1 0.0521895 83 0.0 83 0.0 88 0.8291185999999999} PREDS {{146 0 0 0-6782 {}} {258 0 0 0-6682 {}}} SUCCS {{259 0 1.564 0-6784 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6784) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(9,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(0).@)#4 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-836 LOC {80 1.0 83 0.9415 83 1.0 84 0.006249937500000025 89 0.006249937500000025} PREDS {{774 0 0 0-6784 {}} {259 0 1.564 0-6783 {}} {130 0 0 0-6782 {}} {258 0 1.564 0-6780 {}} {256 0 0 0-6686 {}} {256 0 0 0-6614 {}} {128 0 0 0-6601 {}} {258 0 0 0-6577 {}} {258 0 0 0-6554 {}} {256 0 0 0-6424 {}} {256 0 0 0-6360 {}} {258 0 0 0-6333 {}} {258 0 0 0-6310 {}} {256 0 0 0-6234 {}} {256 0 0 0-6153 {}} {774 0 0 0-8015 {}} {774 0 0 0-7992 {}} {772 0 0 0-7863 {}} {772 0 0 0-7799 {}} {774 0 0 0-7766 {}} {774 0 0 0-7740 {}} {772 0 0 0-7643 {}} {772 0 0 0-7571 {}} {774 0 0 0-7534 {}} {774 0 0 0-7511 {}} {772 0 0 0-7382 {}} {772 0 0 0-7318 {}} {774 0 0 0-7284 {}} {774 0 0 0-7258 {}} {772 0 0 0-7177 {}} {772 0 0 0-7097 {}} {774 0 0 0-7060 {}} {774 0 0 0-7037 {}} {772 0 0 0-6908 {}} {772 0 0 0-6844 {}} {774 0 0 0-6810 {}}} SUCCS {{774 0 1.564 0-6153 {}} {774 0 1.564 0-6234 {}} {774 0 0 0-6310 {}} {774 0 0 0-6333 {}} {774 0 1.564 0-6360 {}} {774 0 1.564 0-6424 {}} {774 0 0 0-6554 {}} {774 0 0 0-6577 {}} {774 0 1.564 0-6614 {}} {774 0 1.564 0-6686 {}} {774 0 0 0-6784 {}} {258 0 0 0-6810 {}} {130 0 0 0-6834 {}} {258 0 1.564 0-6844 {}} {258 0 1.564 0-6908 {}} {258 0 0 0-7037 {}} {258 0 0 0-7060 {}} {258 0 1.564 0-7097 {}} {258 0 1.564 0-7177 {}} {258 0 0 0-7258 {}} {258 0 0 0-7284 {}} {258 0 1.564 0-7318 {}} {258 0 1.564 0-7382 {}} {258 0 0 0-7511 {}} {258 0 0 0-7534 {}} {258 0 1.564 0-7571 {}} {258 0 1.564 0-7643 {}} {258 0 0 0-7740 {}} {258 0 0 0-7766 {}} {258 0 1.564 0-7799 {}} {258 0 1.564 0-7863 {}} {258 0 0 0-7992 {}} {258 0 0 0-8015 {}}} CYCLES {}}
set a(0-6785) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#3)(9-3)#10 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-837 LOC {1 0.0521895 83 0.0 83 0.0 88 0.8291185999999999} PREDS {{146 0 0 0-6782 {}} {258 0 0 0-6682 {}}} SUCCS {{259 0 1.564 0-6786 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6786) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(10,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(1).@)#4 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-838 LOC {80 1.0 83 0.9415 83 1.0 84 0.006249937500000025 89 0.006249937500000025} PREDS {{774 0 0 0-6786 {}} {259 0 1.564 0-6785 {}} {130 0 0 0-6782 {}} {258 0 1.564 0-6780 {}} {256 0 0 0-6688 {}} {256 0 0 0-6616 {}} {128 0 0 0-6601 {}} {258 0 0 0-6579 {}} {258 0 0 0-6556 {}} {256 0 0 0-6426 {}} {256 0 0 0-6362 {}} {258 0 0 0-6334 {}} {258 0 0 0-6312 {}} {256 0 0 0-6236 {}} {256 0 0 0-6154 {}} {774 0 0 0-8017 {}} {774 0 0 0-7994 {}} {772 0 0 0-7865 {}} {772 0 0 0-7801 {}} {774 0 0 0-7768 {}} {774 0 0 0-7742 {}} {772 0 0 0-7645 {}} {772 0 0 0-7573 {}} {774 0 0 0-7536 {}} {774 0 0 0-7513 {}} {772 0 0 0-7384 {}} {772 0 0 0-7320 {}} {774 0 0 0-7286 {}} {774 0 0 0-7260 {}} {772 0 0 0-7179 {}} {772 0 0 0-7099 {}} {774 0 0 0-7062 {}} {774 0 0 0-7039 {}} {772 0 0 0-6910 {}} {772 0 0 0-6846 {}} {774 0 0 0-6812 {}}} SUCCS {{774 0 1.564 0-6154 {}} {774 0 1.564 0-6236 {}} {774 0 0 0-6312 {}} {774 0 0 0-6334 {}} {774 0 1.564 0-6362 {}} {774 0 1.564 0-6426 {}} {774 0 0 0-6556 {}} {774 0 0 0-6579 {}} {774 0 1.564 0-6616 {}} {774 0 1.564 0-6688 {}} {774 0 0 0-6786 {}} {258 0 0 0-6812 {}} {130 0 0 0-6834 {}} {258 0 1.564 0-6846 {}} {258 0 1.564 0-6910 {}} {258 0 0 0-7039 {}} {258 0 0 0-7062 {}} {258 0 1.564 0-7099 {}} {258 0 1.564 0-7179 {}} {258 0 0 0-7260 {}} {258 0 0 0-7286 {}} {258 0 1.564 0-7320 {}} {258 0 1.564 0-7384 {}} {258 0 0 0-7513 {}} {258 0 0 0-7536 {}} {258 0 1.564 0-7573 {}} {258 0 1.564 0-7645 {}} {258 0 0 0-7742 {}} {258 0 0 0-7768 {}} {258 0 1.564 0-7801 {}} {258 0 1.564 0-7865 {}} {258 0 0 0-7994 {}} {258 0 0 0-8017 {}}} CYCLES {}}
set a(0-6787) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#3)(9-3)#11 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-839 LOC {1 0.0521895 83 0.0 83 0.0 88 0.8291185999999999} PREDS {{146 0 0 0-6782 {}} {258 0 0 0-6682 {}}} SUCCS {{259 0 1.564 0-6788 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6788) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(11,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(2).@)#4 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-840 LOC {80 1.0 83 0.9415 83 1.0 84 0.006249937500000025 89 0.006249937500000025} PREDS {{774 0 0 0-6788 {}} {259 0 1.564 0-6787 {}} {130 0 0 0-6782 {}} {258 0 1.564 0-6780 {}} {256 0 0 0-6690 {}} {256 0 0 0-6618 {}} {128 0 0 0-6601 {}} {258 0 0 0-6581 {}} {258 0 0 0-6558 {}} {256 0 0 0-6428 {}} {256 0 0 0-6364 {}} {258 0 0 0-6335 {}} {258 0 0 0-6314 {}} {256 0 0 0-6238 {}} {256 0 0 0-6155 {}} {774 0 0 0-8019 {}} {774 0 0 0-7996 {}} {772 0 0 0-7867 {}} {772 0 0 0-7803 {}} {774 0 0 0-7770 {}} {774 0 0 0-7744 {}} {772 0 0 0-7647 {}} {772 0 0 0-7575 {}} {774 0 0 0-7538 {}} {774 0 0 0-7515 {}} {772 0 0 0-7386 {}} {772 0 0 0-7322 {}} {774 0 0 0-7288 {}} {774 0 0 0-7262 {}} {772 0 0 0-7181 {}} {772 0 0 0-7101 {}} {774 0 0 0-7064 {}} {774 0 0 0-7041 {}} {772 0 0 0-6912 {}} {772 0 0 0-6848 {}} {774 0 0 0-6814 {}}} SUCCS {{774 0 1.564 0-6155 {}} {774 0 1.564 0-6238 {}} {774 0 0 0-6314 {}} {774 0 0 0-6335 {}} {774 0 1.564 0-6364 {}} {774 0 1.564 0-6428 {}} {774 0 0 0-6558 {}} {774 0 0 0-6581 {}} {774 0 1.564 0-6618 {}} {774 0 1.564 0-6690 {}} {774 0 0 0-6788 {}} {258 0 0 0-6814 {}} {130 0 0 0-6834 {}} {258 0 1.564 0-6848 {}} {258 0 1.564 0-6912 {}} {258 0 0 0-7041 {}} {258 0 0 0-7064 {}} {258 0 1.564 0-7101 {}} {258 0 1.564 0-7181 {}} {258 0 0 0-7262 {}} {258 0 0 0-7288 {}} {258 0 1.564 0-7322 {}} {258 0 1.564 0-7386 {}} {258 0 0 0-7515 {}} {258 0 0 0-7538 {}} {258 0 1.564 0-7575 {}} {258 0 1.564 0-7647 {}} {258 0 0 0-7744 {}} {258 0 0 0-7770 {}} {258 0 1.564 0-7803 {}} {258 0 1.564 0-7867 {}} {258 0 0 0-7996 {}} {258 0 0 0-8019 {}}} CYCLES {}}
set a(0-6789) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#3)(9-3)#12 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-841 LOC {1 0.0521895 83 0.0 83 0.0 88 0.8291185999999999} PREDS {{146 0 0 0-6782 {}} {258 0 0 0-6682 {}}} SUCCS {{259 0 1.564 0-6790 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6790) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(12,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(3).@)#4 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-842 LOC {80 1.0 83 0.9415 83 1.0 84 0.006249937500000025 89 0.006249937500000025} PREDS {{774 0 0 0-6790 {}} {259 0 1.564 0-6789 {}} {130 0 0 0-6782 {}} {258 0 1.564 0-6780 {}} {256 0 0 0-6692 {}} {256 0 0 0-6620 {}} {128 0 0 0-6601 {}} {258 0 0 0-6583 {}} {258 0 0 0-6560 {}} {256 0 0 0-6430 {}} {256 0 0 0-6366 {}} {258 0 0 0-6336 {}} {258 0 0 0-6316 {}} {256 0 0 0-6240 {}} {256 0 0 0-6156 {}} {774 0 0 0-8021 {}} {774 0 0 0-7998 {}} {772 0 0 0-7869 {}} {772 0 0 0-7805 {}} {774 0 0 0-7772 {}} {774 0 0 0-7746 {}} {772 0 0 0-7649 {}} {772 0 0 0-7577 {}} {774 0 0 0-7540 {}} {774 0 0 0-7517 {}} {772 0 0 0-7388 {}} {772 0 0 0-7324 {}} {774 0 0 0-7290 {}} {774 0 0 0-7264 {}} {772 0 0 0-7183 {}} {772 0 0 0-7103 {}} {774 0 0 0-7066 {}} {774 0 0 0-7043 {}} {772 0 0 0-6914 {}} {772 0 0 0-6850 {}} {774 0 0 0-6816 {}}} SUCCS {{774 0 1.564 0-6156 {}} {774 0 1.564 0-6240 {}} {774 0 0 0-6316 {}} {774 0 0 0-6336 {}} {774 0 1.564 0-6366 {}} {774 0 1.564 0-6430 {}} {774 0 0 0-6560 {}} {774 0 0 0-6583 {}} {774 0 1.564 0-6620 {}} {774 0 1.564 0-6692 {}} {774 0 0 0-6790 {}} {258 0 0 0-6816 {}} {130 0 0 0-6834 {}} {258 0 1.564 0-6850 {}} {258 0 1.564 0-6914 {}} {258 0 0 0-7043 {}} {258 0 0 0-7066 {}} {258 0 1.564 0-7103 {}} {258 0 1.564 0-7183 {}} {258 0 0 0-7264 {}} {258 0 0 0-7290 {}} {258 0 1.564 0-7324 {}} {258 0 1.564 0-7388 {}} {258 0 0 0-7517 {}} {258 0 0 0-7540 {}} {258 0 1.564 0-7577 {}} {258 0 1.564 0-7649 {}} {258 0 0 0-7746 {}} {258 0 0 0-7772 {}} {258 0 1.564 0-7805 {}} {258 0 1.564 0-7869 {}} {258 0 0 0-7998 {}} {258 0 0 0-8021 {}}} CYCLES {}}
set a(0-6791) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#3)(9-3)#13 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-843 LOC {1 0.0521895 83 0.0 83 0.0 88 0.8291185999999999} PREDS {{146 0 0 0-6782 {}} {258 0 0 0-6682 {}}} SUCCS {{259 0 1.564 0-6792 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6792) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(4).@)#4 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-844 LOC {80 1.0 83 0.9415 83 1.0 84 0.006249937500000025 89 0.006249937500000025} PREDS {{774 0 0 0-6792 {}} {259 0 1.564 0-6791 {}} {130 0 0 0-6782 {}} {258 0 1.564 0-6780 {}} {256 0 0 0-6694 {}} {256 0 0 0-6622 {}} {128 0 0 0-6601 {}} {258 0 0 0-6585 {}} {258 0 0 0-6562 {}} {256 0 0 0-6432 {}} {256 0 0 0-6368 {}} {258 0 0 0-6337 {}} {258 0 0 0-6318 {}} {256 0 0 0-6242 {}} {256 0 0 0-6157 {}} {774 0 0 0-8023 {}} {774 0 0 0-8000 {}} {772 0 0 0-7871 {}} {772 0 0 0-7807 {}} {774 0 0 0-7774 {}} {774 0 0 0-7748 {}} {772 0 0 0-7651 {}} {772 0 0 0-7579 {}} {774 0 0 0-7542 {}} {774 0 0 0-7519 {}} {772 0 0 0-7390 {}} {772 0 0 0-7326 {}} {774 0 0 0-7292 {}} {774 0 0 0-7266 {}} {772 0 0 0-7185 {}} {772 0 0 0-7105 {}} {774 0 0 0-7068 {}} {774 0 0 0-7045 {}} {772 0 0 0-6916 {}} {772 0 0 0-6852 {}} {774 0 0 0-6818 {}}} SUCCS {{774 0 1.564 0-6157 {}} {774 0 1.564 0-6242 {}} {774 0 0 0-6318 {}} {774 0 0 0-6337 {}} {774 0 1.564 0-6368 {}} {774 0 1.564 0-6432 {}} {774 0 0 0-6562 {}} {774 0 0 0-6585 {}} {774 0 1.564 0-6622 {}} {774 0 1.564 0-6694 {}} {774 0 0 0-6792 {}} {258 0 0 0-6818 {}} {130 0 0 0-6834 {}} {258 0 1.564 0-6852 {}} {258 0 1.564 0-6916 {}} {258 0 0 0-7045 {}} {258 0 0 0-7068 {}} {258 0 1.564 0-7105 {}} {258 0 1.564 0-7185 {}} {258 0 0 0-7266 {}} {258 0 0 0-7292 {}} {258 0 1.564 0-7326 {}} {258 0 1.564 0-7390 {}} {258 0 0 0-7519 {}} {258 0 0 0-7542 {}} {258 0 1.564 0-7579 {}} {258 0 1.564 0-7651 {}} {258 0 0 0-7748 {}} {258 0 0 0-7774 {}} {258 0 1.564 0-7807 {}} {258 0 1.564 0-7871 {}} {258 0 0 0-8000 {}} {258 0 0 0-8023 {}}} CYCLES {}}
set a(0-6793) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#3)(9-3)#14 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-845 LOC {1 0.0521895 83 0.0 83 0.0 88 0.8291185999999999} PREDS {{146 0 0 0-6782 {}} {258 0 0 0-6682 {}}} SUCCS {{259 0 1.564 0-6794 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6794) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(14,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(5).@)#4 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-846 LOC {80 1.0 83 0.9415 83 1.0 84 0.006249937500000025 89 0.006249937500000025} PREDS {{774 0 0 0-6794 {}} {259 0 1.564 0-6793 {}} {130 0 0 0-6782 {}} {258 0 1.564 0-6780 {}} {256 0 0 0-6696 {}} {256 0 0 0-6624 {}} {128 0 0 0-6601 {}} {258 0 0 0-6587 {}} {258 0 0 0-6564 {}} {256 0 0 0-6434 {}} {256 0 0 0-6370 {}} {258 0 0 0-6338 {}} {258 0 0 0-6320 {}} {256 0 0 0-6244 {}} {256 0 0 0-6158 {}} {774 0 0 0-8025 {}} {774 0 0 0-8002 {}} {772 0 0 0-7873 {}} {772 0 0 0-7809 {}} {774 0 0 0-7776 {}} {774 0 0 0-7750 {}} {772 0 0 0-7653 {}} {772 0 0 0-7581 {}} {774 0 0 0-7544 {}} {774 0 0 0-7521 {}} {772 0 0 0-7392 {}} {772 0 0 0-7328 {}} {774 0 0 0-7294 {}} {774 0 0 0-7268 {}} {772 0 0 0-7187 {}} {772 0 0 0-7107 {}} {774 0 0 0-7070 {}} {774 0 0 0-7047 {}} {772 0 0 0-6918 {}} {772 0 0 0-6854 {}} {774 0 0 0-6820 {}}} SUCCS {{774 0 1.564 0-6158 {}} {774 0 1.564 0-6244 {}} {774 0 0 0-6320 {}} {774 0 0 0-6338 {}} {774 0 1.564 0-6370 {}} {774 0 1.564 0-6434 {}} {774 0 0 0-6564 {}} {774 0 0 0-6587 {}} {774 0 1.564 0-6624 {}} {774 0 1.564 0-6696 {}} {774 0 0 0-6794 {}} {258 0 0 0-6820 {}} {130 0 0 0-6834 {}} {258 0 1.564 0-6854 {}} {258 0 1.564 0-6918 {}} {258 0 0 0-7047 {}} {258 0 0 0-7070 {}} {258 0 1.564 0-7107 {}} {258 0 1.564 0-7187 {}} {258 0 0 0-7268 {}} {258 0 0 0-7294 {}} {258 0 1.564 0-7328 {}} {258 0 1.564 0-7392 {}} {258 0 0 0-7521 {}} {258 0 0 0-7544 {}} {258 0 1.564 0-7581 {}} {258 0 1.564 0-7653 {}} {258 0 0 0-7750 {}} {258 0 0 0-7776 {}} {258 0 1.564 0-7809 {}} {258 0 1.564 0-7873 {}} {258 0 0 0-8002 {}} {258 0 0 0-8025 {}}} CYCLES {}}
set a(0-6795) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#3)(9-3)#15 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-847 LOC {1 0.0521895 83 0.0 83 0.0 88 0.8291185999999999} PREDS {{146 0 0 0-6782 {}} {258 0 0 0-6682 {}}} SUCCS {{259 0 1.564 0-6796 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6796) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(15,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(6).@)#4 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-848 LOC {80 1.0 83 0.9415 83 1.0 84 0.006249937500000025 89 0.006249937500000025} PREDS {{774 0 0 0-6796 {}} {259 0 1.564 0-6795 {}} {130 0 0 0-6782 {}} {258 0 1.564 0-6780 {}} {256 0 0 0-6698 {}} {256 0 0 0-6626 {}} {128 0 0 0-6601 {}} {258 0 0 0-6589 {}} {258 0 0 0-6566 {}} {256 0 0 0-6436 {}} {256 0 0 0-6372 {}} {258 0 0 0-6339 {}} {258 0 0 0-6322 {}} {256 0 0 0-6246 {}} {256 0 0 0-6159 {}} {774 0 0 0-8027 {}} {774 0 0 0-8004 {}} {772 0 0 0-7875 {}} {772 0 0 0-7811 {}} {774 0 0 0-7778 {}} {774 0 0 0-7752 {}} {772 0 0 0-7655 {}} {772 0 0 0-7583 {}} {774 0 0 0-7546 {}} {774 0 0 0-7523 {}} {772 0 0 0-7394 {}} {772 0 0 0-7330 {}} {774 0 0 0-7296 {}} {774 0 0 0-7270 {}} {772 0 0 0-7189 {}} {772 0 0 0-7109 {}} {774 0 0 0-7072 {}} {774 0 0 0-7049 {}} {772 0 0 0-6920 {}} {772 0 0 0-6856 {}} {774 0 0 0-6822 {}}} SUCCS {{774 0 1.564 0-6159 {}} {774 0 1.564 0-6246 {}} {774 0 0 0-6322 {}} {774 0 0 0-6339 {}} {774 0 1.564 0-6372 {}} {774 0 1.564 0-6436 {}} {774 0 0 0-6566 {}} {774 0 0 0-6589 {}} {774 0 1.564 0-6626 {}} {774 0 1.564 0-6698 {}} {774 0 0 0-6796 {}} {258 0 0 0-6822 {}} {130 0 0 0-6834 {}} {258 0 1.564 0-6856 {}} {258 0 1.564 0-6920 {}} {258 0 0 0-7049 {}} {258 0 0 0-7072 {}} {258 0 1.564 0-7109 {}} {258 0 1.564 0-7189 {}} {258 0 0 0-7270 {}} {258 0 0 0-7296 {}} {258 0 1.564 0-7330 {}} {258 0 1.564 0-7394 {}} {258 0 0 0-7523 {}} {258 0 0 0-7546 {}} {258 0 1.564 0-7583 {}} {258 0 1.564 0-7655 {}} {258 0 0 0-7752 {}} {258 0 0 0-7778 {}} {258 0 1.564 0-7811 {}} {258 0 1.564 0-7875 {}} {258 0 0 0-8004 {}} {258 0 0 0-8027 {}}} CYCLES {}}
set a(0-6797) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#3)(9-3)#1 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-849 LOC {1 0.0521895 83 0.0 83 0.0 88 0.8291185999999999} PREDS {{146 0 0 0-6782 {}} {258 0 0 0-6682 {}}} SUCCS {{259 0 1.564 0-6798 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6798) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(16,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(7).@)#4 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-850 LOC {80 1.0 83 0.9415 83 1.0 84 0.006249937500000025 89 0.006249937500000025} PREDS {{774 0 0 0-6798 {}} {259 0 1.564 0-6797 {}} {130 0 0 0-6782 {}} {258 0 1.564 0-6780 {}} {256 0 0 0-6700 {}} {256 0 0 0-6628 {}} {128 0 0 0-6601 {}} {258 0 0 0-6591 {}} {258 0 0 0-6568 {}} {256 0 0 0-6438 {}} {256 0 0 0-6374 {}} {258 0 0 0-6340 {}} {258 0 0 0-6324 {}} {256 0 0 0-6248 {}} {256 0 0 0-6160 {}} {774 0 0 0-8029 {}} {774 0 0 0-8006 {}} {772 0 0 0-7877 {}} {772 0 0 0-7813 {}} {774 0 0 0-7780 {}} {774 0 0 0-7754 {}} {772 0 0 0-7657 {}} {772 0 0 0-7585 {}} {774 0 0 0-7548 {}} {774 0 0 0-7525 {}} {772 0 0 0-7396 {}} {772 0 0 0-7332 {}} {774 0 0 0-7298 {}} {774 0 0 0-7272 {}} {772 0 0 0-7191 {}} {772 0 0 0-7111 {}} {774 0 0 0-7074 {}} {774 0 0 0-7051 {}} {772 0 0 0-6922 {}} {772 0 0 0-6858 {}} {774 0 0 0-6824 {}}} SUCCS {{774 0 1.564 0-6160 {}} {774 0 1.564 0-6248 {}} {774 0 0 0-6324 {}} {774 0 0 0-6340 {}} {774 0 1.564 0-6374 {}} {774 0 1.564 0-6438 {}} {774 0 0 0-6568 {}} {774 0 0 0-6591 {}} {774 0 1.564 0-6628 {}} {774 0 1.564 0-6700 {}} {774 0 0 0-6798 {}} {258 0 0 0-6824 {}} {130 0 0 0-6834 {}} {258 0 1.564 0-6858 {}} {258 0 1.564 0-6922 {}} {258 0 0 0-7051 {}} {258 0 0 0-7074 {}} {258 0 1.564 0-7111 {}} {258 0 1.564 0-7191 {}} {258 0 0 0-7272 {}} {258 0 0 0-7298 {}} {258 0 1.564 0-7332 {}} {258 0 1.564 0-7396 {}} {258 0 0 0-7525 {}} {258 0 0 0-7548 {}} {258 0 1.564 0-7585 {}} {258 0 1.564 0-7657 {}} {258 0 0 0-7754 {}} {258 0 0 0-7780 {}} {258 0 1.564 0-7813 {}} {258 0 1.564 0-7877 {}} {258 0 0 0-8006 {}} {258 0 0 0-8029 {}}} CYCLES {}}
set a(0-6799) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(64,0,64,0,64) QUANTITY 16 NAME COMP_LOOP-3:acc#8 TYPE ACCU DELAY {0.77 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-851 LOC {56 0.1432532 59 0.9516125999999999 59 0.9516125999999999 59 0.9999999573717948 77 0.9002437073717948} PREDS {{258 0 0 0-6739 {}} {258 0 0 0-6675 {}}} SUCCS {{259 0 0 0-6800 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6800) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_dev.base#2 TYPE {C-CORE PORT} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-852 LOC {56 0.1916406 60 0.90024375 60 0.90024375 77 0.90024375} PREDS {{259 0 0 0-6799 {}} {128 0 0 0-6802 {}}} SUCCS {{258 0 0 0-6802 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6801) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_dev.m#2 TYPE {C-CORE PORT} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-853 LOC {56 0.0 60 0.90024375 60 0.90024375 77 0.90024375} PREDS {{128 0 0 0-6802 {}}} SUCCS {{259 0 0 0-6802 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6802) {AREA_SCORE 63500.57 LIBRARY cluster MODULE modulo_dev_5aba70be30c71e06949afd4ea79f22a65a69() QUANTITY 1 MULTICYCLE modulo_dev_5aba70be30c71e06949afd4ea79f22a65a69() MINCLKPRD 5.96 NAME COMP_LOOP-3:modulo_dev()#2 TYPE C-CORE DELAY {11cy+0.10 ns} INPUT_DELAY {1.60 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-854 LOC {56 1.0 60 0.92 60 1.0 72 0.0064061875000001045 89 0.0064061875000001045} PREDS {{259 0 0 0-6801 {}} {258 0 0 0-6800 {}}} SUCCS {{128 0 0 0-6800 {}} {128 0 0 0-6801 {}} {259 0 0 0-6803 {}}} CYCLES {}}
set a(0-6803) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_dev.return#2 TYPE {C-CORE PORT} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-855 LOC {68 0.006406225 72 1.0 72 1.0 89 0.8291185999999999} PREDS {{259 0 0 0-6802 {}}} SUCCS {{258 0 1.564 0-6810 {}} {258 0 1.564 0-6812 {}} {258 0 1.564 0-6814 {}} {258 0 1.564 0-6816 {}} {258 0 1.564 0-6818 {}} {258 0 1.564 0-6820 {}} {258 0 1.564 0-6822 {}} {258 0 1.564 0-6824 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6804) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP-3:COMP_LOOP:conc#1.idiv(9:1))(1-0) TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-856 LOC {1 0.034615375 1 1.0 1 1.0 89 0.8291185999999999} PREDS {{258 0 0 0-6607 {}}} SUCCS {{258 0 0 0-6807 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6805) {AREA_SCORE {} NAME COMP_LOOP:asn#69 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-857 LOC {0 1.0 1 0.0 1 0.0 1 0.0 89 0.8291185999999999} PREDS {} SUCCS {{259 0 0 0-6806 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6806) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j(10:0))(0) TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-858 LOC {0 1.0 1 0.0 1 0.0 89 0.8291185999999999} PREDS {{259 0 0 0-6805 {}}} SUCCS {{259 0 0 0-6807 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6807) {AREA_SCORE {} NAME COMP_LOOP:conc#75 TYPE CONCATENATE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-859 LOC {1 0.034615375 1 1.0 1 1.0 89 0.8291185999999999} PREDS {{259 0 0 0-6806 {}} {258 0 0 0-6804 {}}} SUCCS {{259 0 0 0-6808 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6808) {AREA_SCORE {} NAME COMP_LOOP:switch#21 TYPE SELECT PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-860 LOC {1 0.034615375 1 1.0 1 1.0 89 0.8291185999999999} PREDS {{259 0 0 0-6807 {}}} SUCCS {{146 0 0 0-6809 {}} {130 0 0 0-6810 {}} {146 0 0 0-6811 {}} {130 0 0 0-6812 {}} {146 0 0 0-6813 {}} {130 0 0 0-6814 {}} {146 0 0 0-6815 {}} {130 0 0 0-6816 {}} {146 0 0 0-6817 {}} {130 0 0 0-6818 {}} {146 0 0 0-6819 {}} {130 0 0 0-6820 {}} {146 0 0 0-6821 {}} {130 0 0 0-6822 {}} {146 0 0 0-6823 {}} {130 0 0 0-6824 {}}} CYCLES {}}
set a(0-6809) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#12.psp)(8-2)#9 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-861 LOC {1 0.034615375 84 0.0 84 0.0 89 0.8291185999999999} PREDS {{146 0 0 0-6808 {}} {258 0 0 0-6607 {}}} SUCCS {{259 0 1.564 0-6810 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6810) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(9,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(0).@)#5 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-862 LOC {81 1.0 84 0.9415 84 1.0 85 0.006249937500000025 90 0.006249937500000025} PREDS {{774 0 0 0-6810 {}} {259 0 1.564 0-6809 {}} {130 0 0 0-6808 {}} {258 0 1.564 0-6803 {}} {258 0 0 0-6784 {}} {256 0 0 0-6686 {}} {256 0 0 0-6614 {}} {128 0 0 0-6601 {}} {258 0 0 0-6577 {}} {258 0 0 0-6554 {}} {256 0 0 0-6424 {}} {256 0 0 0-6360 {}} {258 0 0 0-6333 {}} {258 0 0 0-6310 {}} {256 0 0 0-6234 {}} {256 0 0 0-6153 {}} {774 0 0 0-8015 {}} {774 0 0 0-7992 {}} {772 0 0 0-7863 {}} {772 0 0 0-7799 {}} {774 0 0 0-7766 {}} {774 0 0 0-7740 {}} {772 0 0 0-7643 {}} {772 0 0 0-7571 {}} {774 0 0 0-7534 {}} {774 0 0 0-7511 {}} {772 0 0 0-7382 {}} {772 0 0 0-7318 {}} {774 0 0 0-7284 {}} {774 0 0 0-7258 {}} {772 0 0 0-7177 {}} {772 0 0 0-7097 {}} {774 0 0 0-7060 {}} {774 0 0 0-7037 {}} {772 0 0 0-6908 {}} {772 0 0 0-6844 {}}} SUCCS {{774 0 1.564 0-6153 {}} {774 0 1.564 0-6234 {}} {774 0 0 0-6310 {}} {774 0 0 0-6333 {}} {774 0 1.564 0-6360 {}} {774 0 1.564 0-6424 {}} {774 0 0 0-6554 {}} {774 0 0 0-6577 {}} {774 0 1.564 0-6614 {}} {774 0 1.564 0-6686 {}} {774 0 0 0-6784 {}} {774 0 0 0-6810 {}} {130 0 0 0-6834 {}} {258 0 1.564 0-6844 {}} {258 0 1.564 0-6908 {}} {258 0 0 0-7037 {}} {258 0 0 0-7060 {}} {258 0 1.564 0-7097 {}} {258 0 1.564 0-7177 {}} {258 0 0 0-7258 {}} {258 0 0 0-7284 {}} {258 0 1.564 0-7318 {}} {258 0 1.564 0-7382 {}} {258 0 0 0-7511 {}} {258 0 0 0-7534 {}} {258 0 1.564 0-7571 {}} {258 0 1.564 0-7643 {}} {258 0 0 0-7740 {}} {258 0 0 0-7766 {}} {258 0 1.564 0-7799 {}} {258 0 1.564 0-7863 {}} {258 0 0 0-7992 {}} {258 0 0 0-8015 {}}} CYCLES {}}
set a(0-6811) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#12.psp)(8-2)#10 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-863 LOC {1 0.034615375 84 0.0 84 0.0 89 0.8291185999999999} PREDS {{146 0 0 0-6808 {}} {258 0 0 0-6607 {}}} SUCCS {{259 0 1.564 0-6812 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6812) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(10,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(1).@)#5 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-864 LOC {81 1.0 84 0.9415 84 1.0 85 0.006249937500000025 90 0.006249937500000025} PREDS {{774 0 0 0-6812 {}} {259 0 1.564 0-6811 {}} {130 0 0 0-6808 {}} {258 0 1.564 0-6803 {}} {258 0 0 0-6786 {}} {256 0 0 0-6688 {}} {256 0 0 0-6616 {}} {128 0 0 0-6601 {}} {258 0 0 0-6579 {}} {258 0 0 0-6556 {}} {256 0 0 0-6426 {}} {256 0 0 0-6362 {}} {258 0 0 0-6334 {}} {258 0 0 0-6312 {}} {256 0 0 0-6236 {}} {256 0 0 0-6154 {}} {774 0 0 0-8017 {}} {774 0 0 0-7994 {}} {772 0 0 0-7865 {}} {772 0 0 0-7801 {}} {774 0 0 0-7768 {}} {774 0 0 0-7742 {}} {772 0 0 0-7645 {}} {772 0 0 0-7573 {}} {774 0 0 0-7536 {}} {774 0 0 0-7513 {}} {772 0 0 0-7384 {}} {772 0 0 0-7320 {}} {774 0 0 0-7286 {}} {774 0 0 0-7260 {}} {772 0 0 0-7179 {}} {772 0 0 0-7099 {}} {774 0 0 0-7062 {}} {774 0 0 0-7039 {}} {772 0 0 0-6910 {}} {772 0 0 0-6846 {}}} SUCCS {{774 0 1.564 0-6154 {}} {774 0 1.564 0-6236 {}} {774 0 0 0-6312 {}} {774 0 0 0-6334 {}} {774 0 1.564 0-6362 {}} {774 0 1.564 0-6426 {}} {774 0 0 0-6556 {}} {774 0 0 0-6579 {}} {774 0 1.564 0-6616 {}} {774 0 1.564 0-6688 {}} {774 0 0 0-6786 {}} {774 0 0 0-6812 {}} {130 0 0 0-6834 {}} {258 0 1.564 0-6846 {}} {258 0 1.564 0-6910 {}} {258 0 0 0-7039 {}} {258 0 0 0-7062 {}} {258 0 1.564 0-7099 {}} {258 0 1.564 0-7179 {}} {258 0 0 0-7260 {}} {258 0 0 0-7286 {}} {258 0 1.564 0-7320 {}} {258 0 1.564 0-7384 {}} {258 0 0 0-7513 {}} {258 0 0 0-7536 {}} {258 0 1.564 0-7573 {}} {258 0 1.564 0-7645 {}} {258 0 0 0-7742 {}} {258 0 0 0-7768 {}} {258 0 1.564 0-7801 {}} {258 0 1.564 0-7865 {}} {258 0 0 0-7994 {}} {258 0 0 0-8017 {}}} CYCLES {}}
set a(0-6813) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#12.psp)(8-2)#11 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-865 LOC {1 0.034615375 84 0.0 84 0.0 89 0.8291185999999999} PREDS {{146 0 0 0-6808 {}} {258 0 0 0-6607 {}}} SUCCS {{259 0 1.564 0-6814 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6814) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(11,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(2).@)#5 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-866 LOC {81 1.0 84 0.9415 84 1.0 85 0.006249937500000025 90 0.006249937500000025} PREDS {{774 0 0 0-6814 {}} {259 0 1.564 0-6813 {}} {130 0 0 0-6808 {}} {258 0 1.564 0-6803 {}} {258 0 0 0-6788 {}} {256 0 0 0-6690 {}} {256 0 0 0-6618 {}} {128 0 0 0-6601 {}} {258 0 0 0-6581 {}} {258 0 0 0-6558 {}} {256 0 0 0-6428 {}} {256 0 0 0-6364 {}} {258 0 0 0-6335 {}} {258 0 0 0-6314 {}} {256 0 0 0-6238 {}} {256 0 0 0-6155 {}} {774 0 0 0-8019 {}} {774 0 0 0-7996 {}} {772 0 0 0-7867 {}} {772 0 0 0-7803 {}} {774 0 0 0-7770 {}} {774 0 0 0-7744 {}} {772 0 0 0-7647 {}} {772 0 0 0-7575 {}} {774 0 0 0-7538 {}} {774 0 0 0-7515 {}} {772 0 0 0-7386 {}} {772 0 0 0-7322 {}} {774 0 0 0-7288 {}} {774 0 0 0-7262 {}} {772 0 0 0-7181 {}} {772 0 0 0-7101 {}} {774 0 0 0-7064 {}} {774 0 0 0-7041 {}} {772 0 0 0-6912 {}} {772 0 0 0-6848 {}}} SUCCS {{774 0 1.564 0-6155 {}} {774 0 1.564 0-6238 {}} {774 0 0 0-6314 {}} {774 0 0 0-6335 {}} {774 0 1.564 0-6364 {}} {774 0 1.564 0-6428 {}} {774 0 0 0-6558 {}} {774 0 0 0-6581 {}} {774 0 1.564 0-6618 {}} {774 0 1.564 0-6690 {}} {774 0 0 0-6788 {}} {774 0 0 0-6814 {}} {130 0 0 0-6834 {}} {258 0 1.564 0-6848 {}} {258 0 1.564 0-6912 {}} {258 0 0 0-7041 {}} {258 0 0 0-7064 {}} {258 0 1.564 0-7101 {}} {258 0 1.564 0-7181 {}} {258 0 0 0-7262 {}} {258 0 0 0-7288 {}} {258 0 1.564 0-7322 {}} {258 0 1.564 0-7386 {}} {258 0 0 0-7515 {}} {258 0 0 0-7538 {}} {258 0 1.564 0-7575 {}} {258 0 1.564 0-7647 {}} {258 0 0 0-7744 {}} {258 0 0 0-7770 {}} {258 0 1.564 0-7803 {}} {258 0 1.564 0-7867 {}} {258 0 0 0-7996 {}} {258 0 0 0-8019 {}}} CYCLES {}}
set a(0-6815) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#12.psp)(8-2)#12 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-867 LOC {1 0.034615375 84 0.0 84 0.0 89 0.8291185999999999} PREDS {{146 0 0 0-6808 {}} {258 0 0 0-6607 {}}} SUCCS {{259 0 1.564 0-6816 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6816) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(12,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(3).@)#5 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-868 LOC {81 1.0 84 0.9415 84 1.0 85 0.006249937500000025 90 0.006249937500000025} PREDS {{774 0 0 0-6816 {}} {259 0 1.564 0-6815 {}} {130 0 0 0-6808 {}} {258 0 1.564 0-6803 {}} {258 0 0 0-6790 {}} {256 0 0 0-6692 {}} {256 0 0 0-6620 {}} {128 0 0 0-6601 {}} {258 0 0 0-6583 {}} {258 0 0 0-6560 {}} {256 0 0 0-6430 {}} {256 0 0 0-6366 {}} {258 0 0 0-6336 {}} {258 0 0 0-6316 {}} {256 0 0 0-6240 {}} {256 0 0 0-6156 {}} {774 0 0 0-8021 {}} {774 0 0 0-7998 {}} {772 0 0 0-7869 {}} {772 0 0 0-7805 {}} {774 0 0 0-7772 {}} {774 0 0 0-7746 {}} {772 0 0 0-7649 {}} {772 0 0 0-7577 {}} {774 0 0 0-7540 {}} {774 0 0 0-7517 {}} {772 0 0 0-7388 {}} {772 0 0 0-7324 {}} {774 0 0 0-7290 {}} {774 0 0 0-7264 {}} {772 0 0 0-7183 {}} {772 0 0 0-7103 {}} {774 0 0 0-7066 {}} {774 0 0 0-7043 {}} {772 0 0 0-6914 {}} {772 0 0 0-6850 {}}} SUCCS {{774 0 1.564 0-6156 {}} {774 0 1.564 0-6240 {}} {774 0 0 0-6316 {}} {774 0 0 0-6336 {}} {774 0 1.564 0-6366 {}} {774 0 1.564 0-6430 {}} {774 0 0 0-6560 {}} {774 0 0 0-6583 {}} {774 0 1.564 0-6620 {}} {774 0 1.564 0-6692 {}} {774 0 0 0-6790 {}} {774 0 0 0-6816 {}} {130 0 0 0-6834 {}} {258 0 1.564 0-6850 {}} {258 0 1.564 0-6914 {}} {258 0 0 0-7043 {}} {258 0 0 0-7066 {}} {258 0 1.564 0-7103 {}} {258 0 1.564 0-7183 {}} {258 0 0 0-7264 {}} {258 0 0 0-7290 {}} {258 0 1.564 0-7324 {}} {258 0 1.564 0-7388 {}} {258 0 0 0-7517 {}} {258 0 0 0-7540 {}} {258 0 1.564 0-7577 {}} {258 0 1.564 0-7649 {}} {258 0 0 0-7746 {}} {258 0 0 0-7772 {}} {258 0 1.564 0-7805 {}} {258 0 1.564 0-7869 {}} {258 0 0 0-7998 {}} {258 0 0 0-8021 {}}} CYCLES {}}
set a(0-6817) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#12.psp)(8-2)#13 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-869 LOC {1 0.034615375 84 0.0 84 0.0 89 0.8291185999999999} PREDS {{146 0 0 0-6808 {}} {258 0 0 0-6607 {}}} SUCCS {{259 0 1.564 0-6818 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6818) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(4).@)#5 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-870 LOC {81 1.0 84 0.9415 84 1.0 85 0.006249937500000025 90 0.006249937500000025} PREDS {{774 0 0 0-6818 {}} {259 0 1.564 0-6817 {}} {130 0 0 0-6808 {}} {258 0 1.564 0-6803 {}} {258 0 0 0-6792 {}} {256 0 0 0-6694 {}} {256 0 0 0-6622 {}} {128 0 0 0-6601 {}} {258 0 0 0-6585 {}} {258 0 0 0-6562 {}} {256 0 0 0-6432 {}} {256 0 0 0-6368 {}} {258 0 0 0-6337 {}} {258 0 0 0-6318 {}} {256 0 0 0-6242 {}} {256 0 0 0-6157 {}} {774 0 0 0-8023 {}} {774 0 0 0-8000 {}} {772 0 0 0-7871 {}} {772 0 0 0-7807 {}} {774 0 0 0-7774 {}} {774 0 0 0-7748 {}} {772 0 0 0-7651 {}} {772 0 0 0-7579 {}} {774 0 0 0-7542 {}} {774 0 0 0-7519 {}} {772 0 0 0-7390 {}} {772 0 0 0-7326 {}} {774 0 0 0-7292 {}} {774 0 0 0-7266 {}} {772 0 0 0-7185 {}} {772 0 0 0-7105 {}} {774 0 0 0-7068 {}} {774 0 0 0-7045 {}} {772 0 0 0-6916 {}} {772 0 0 0-6852 {}}} SUCCS {{774 0 1.564 0-6157 {}} {774 0 1.564 0-6242 {}} {774 0 0 0-6318 {}} {774 0 0 0-6337 {}} {774 0 1.564 0-6368 {}} {774 0 1.564 0-6432 {}} {774 0 0 0-6562 {}} {774 0 0 0-6585 {}} {774 0 1.564 0-6622 {}} {774 0 1.564 0-6694 {}} {774 0 0 0-6792 {}} {774 0 0 0-6818 {}} {130 0 0 0-6834 {}} {258 0 1.564 0-6852 {}} {258 0 1.564 0-6916 {}} {258 0 0 0-7045 {}} {258 0 0 0-7068 {}} {258 0 1.564 0-7105 {}} {258 0 1.564 0-7185 {}} {258 0 0 0-7266 {}} {258 0 0 0-7292 {}} {258 0 1.564 0-7326 {}} {258 0 1.564 0-7390 {}} {258 0 0 0-7519 {}} {258 0 0 0-7542 {}} {258 0 1.564 0-7579 {}} {258 0 1.564 0-7651 {}} {258 0 0 0-7748 {}} {258 0 0 0-7774 {}} {258 0 1.564 0-7807 {}} {258 0 1.564 0-7871 {}} {258 0 0 0-8000 {}} {258 0 0 0-8023 {}}} CYCLES {}}
set a(0-6819) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#12.psp)(8-2)#14 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-871 LOC {1 0.034615375 84 0.0 84 0.0 89 0.8291185999999999} PREDS {{146 0 0 0-6808 {}} {258 0 0 0-6607 {}}} SUCCS {{259 0 1.564 0-6820 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6820) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(14,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(5).@)#5 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-872 LOC {81 1.0 84 0.9415 84 1.0 85 0.006249937500000025 90 0.006249937500000025} PREDS {{774 0 0 0-6820 {}} {259 0 1.564 0-6819 {}} {130 0 0 0-6808 {}} {258 0 1.564 0-6803 {}} {258 0 0 0-6794 {}} {256 0 0 0-6696 {}} {256 0 0 0-6624 {}} {128 0 0 0-6601 {}} {258 0 0 0-6587 {}} {258 0 0 0-6564 {}} {256 0 0 0-6434 {}} {256 0 0 0-6370 {}} {258 0 0 0-6338 {}} {258 0 0 0-6320 {}} {256 0 0 0-6244 {}} {256 0 0 0-6158 {}} {774 0 0 0-8025 {}} {774 0 0 0-8002 {}} {772 0 0 0-7873 {}} {772 0 0 0-7809 {}} {774 0 0 0-7776 {}} {774 0 0 0-7750 {}} {772 0 0 0-7653 {}} {772 0 0 0-7581 {}} {774 0 0 0-7544 {}} {774 0 0 0-7521 {}} {772 0 0 0-7392 {}} {772 0 0 0-7328 {}} {774 0 0 0-7294 {}} {774 0 0 0-7268 {}} {772 0 0 0-7187 {}} {772 0 0 0-7107 {}} {774 0 0 0-7070 {}} {774 0 0 0-7047 {}} {772 0 0 0-6918 {}} {772 0 0 0-6854 {}}} SUCCS {{774 0 1.564 0-6158 {}} {774 0 1.564 0-6244 {}} {774 0 0 0-6320 {}} {774 0 0 0-6338 {}} {774 0 1.564 0-6370 {}} {774 0 1.564 0-6434 {}} {774 0 0 0-6564 {}} {774 0 0 0-6587 {}} {774 0 1.564 0-6624 {}} {774 0 1.564 0-6696 {}} {774 0 0 0-6794 {}} {774 0 0 0-6820 {}} {130 0 0 0-6834 {}} {258 0 1.564 0-6854 {}} {258 0 1.564 0-6918 {}} {258 0 0 0-7047 {}} {258 0 0 0-7070 {}} {258 0 1.564 0-7107 {}} {258 0 1.564 0-7187 {}} {258 0 0 0-7268 {}} {258 0 0 0-7294 {}} {258 0 1.564 0-7328 {}} {258 0 1.564 0-7392 {}} {258 0 0 0-7521 {}} {258 0 0 0-7544 {}} {258 0 1.564 0-7581 {}} {258 0 1.564 0-7653 {}} {258 0 0 0-7750 {}} {258 0 0 0-7776 {}} {258 0 1.564 0-7809 {}} {258 0 1.564 0-7873 {}} {258 0 0 0-8002 {}} {258 0 0 0-8025 {}}} CYCLES {}}
set a(0-6821) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#12.psp)(8-2)#15 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-873 LOC {1 0.034615375 84 0.0 84 0.0 89 0.8291185999999999} PREDS {{146 0 0 0-6808 {}} {258 0 0 0-6607 {}}} SUCCS {{259 0 1.564 0-6822 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6822) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(15,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(6).@)#5 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-874 LOC {81 1.0 84 0.9415 84 1.0 85 0.006249937500000025 90 0.006249937500000025} PREDS {{774 0 0 0-6822 {}} {259 0 1.564 0-6821 {}} {130 0 0 0-6808 {}} {258 0 1.564 0-6803 {}} {258 0 0 0-6796 {}} {256 0 0 0-6698 {}} {256 0 0 0-6626 {}} {128 0 0 0-6601 {}} {258 0 0 0-6589 {}} {258 0 0 0-6566 {}} {256 0 0 0-6436 {}} {256 0 0 0-6372 {}} {258 0 0 0-6339 {}} {258 0 0 0-6322 {}} {256 0 0 0-6246 {}} {256 0 0 0-6159 {}} {774 0 0 0-8027 {}} {774 0 0 0-8004 {}} {772 0 0 0-7875 {}} {772 0 0 0-7811 {}} {774 0 0 0-7778 {}} {774 0 0 0-7752 {}} {772 0 0 0-7655 {}} {772 0 0 0-7583 {}} {774 0 0 0-7546 {}} {774 0 0 0-7523 {}} {772 0 0 0-7394 {}} {772 0 0 0-7330 {}} {774 0 0 0-7296 {}} {774 0 0 0-7270 {}} {772 0 0 0-7189 {}} {772 0 0 0-7109 {}} {774 0 0 0-7072 {}} {774 0 0 0-7049 {}} {772 0 0 0-6920 {}} {772 0 0 0-6856 {}}} SUCCS {{774 0 1.564 0-6159 {}} {774 0 1.564 0-6246 {}} {774 0 0 0-6322 {}} {774 0 0 0-6339 {}} {774 0 1.564 0-6372 {}} {774 0 1.564 0-6436 {}} {774 0 0 0-6566 {}} {774 0 0 0-6589 {}} {774 0 1.564 0-6626 {}} {774 0 1.564 0-6698 {}} {774 0 0 0-6796 {}} {774 0 0 0-6822 {}} {130 0 0 0-6834 {}} {258 0 1.564 0-6856 {}} {258 0 1.564 0-6920 {}} {258 0 0 0-7049 {}} {258 0 0 0-7072 {}} {258 0 1.564 0-7109 {}} {258 0 1.564 0-7189 {}} {258 0 0 0-7270 {}} {258 0 0 0-7296 {}} {258 0 1.564 0-7330 {}} {258 0 1.564 0-7394 {}} {258 0 0 0-7523 {}} {258 0 0 0-7546 {}} {258 0 1.564 0-7583 {}} {258 0 1.564 0-7655 {}} {258 0 0 0-7752 {}} {258 0 0 0-7778 {}} {258 0 1.564 0-7811 {}} {258 0 1.564 0-7875 {}} {258 0 0 0-8004 {}} {258 0 0 0-8027 {}}} CYCLES {}}
set a(0-6823) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#12.psp)(8-2)#1 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-875 LOC {1 0.034615375 84 0.0 84 0.0 89 0.8291185999999999} PREDS {{146 0 0 0-6808 {}} {258 0 0 0-6607 {}}} SUCCS {{259 0 1.564 0-6824 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6824) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(16,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(7).@)#5 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-876 LOC {81 1.0 84 0.9415 84 1.0 85 0.006249937500000025 90 0.006249937500000025} PREDS {{774 0 0 0-6824 {}} {259 0 1.564 0-6823 {}} {130 0 0 0-6808 {}} {258 0 1.564 0-6803 {}} {258 0 0 0-6798 {}} {256 0 0 0-6700 {}} {256 0 0 0-6628 {}} {128 0 0 0-6601 {}} {258 0 0 0-6591 {}} {258 0 0 0-6568 {}} {256 0 0 0-6438 {}} {256 0 0 0-6374 {}} {258 0 0 0-6340 {}} {258 0 0 0-6324 {}} {256 0 0 0-6248 {}} {256 0 0 0-6160 {}} {774 0 0 0-8029 {}} {774 0 0 0-8006 {}} {772 0 0 0-7877 {}} {772 0 0 0-7813 {}} {774 0 0 0-7780 {}} {774 0 0 0-7754 {}} {772 0 0 0-7657 {}} {772 0 0 0-7585 {}} {774 0 0 0-7548 {}} {774 0 0 0-7525 {}} {772 0 0 0-7396 {}} {772 0 0 0-7332 {}} {774 0 0 0-7298 {}} {774 0 0 0-7272 {}} {772 0 0 0-7191 {}} {772 0 0 0-7111 {}} {774 0 0 0-7074 {}} {774 0 0 0-7051 {}} {772 0 0 0-6922 {}} {772 0 0 0-6858 {}}} SUCCS {{774 0 1.564 0-6160 {}} {774 0 1.564 0-6248 {}} {774 0 0 0-6324 {}} {774 0 0 0-6340 {}} {774 0 1.564 0-6374 {}} {774 0 1.564 0-6438 {}} {774 0 0 0-6568 {}} {774 0 0 0-6591 {}} {774 0 1.564 0-6628 {}} {774 0 1.564 0-6700 {}} {774 0 0 0-6798 {}} {774 0 0 0-6824 {}} {130 0 0 0-6834 {}} {258 0 1.564 0-6858 {}} {258 0 1.564 0-6922 {}} {258 0 0 0-7051 {}} {258 0 0 0-7074 {}} {258 0 1.564 0-7111 {}} {258 0 1.564 0-7191 {}} {258 0 0 0-7272 {}} {258 0 0 0-7298 {}} {258 0 1.564 0-7332 {}} {258 0 1.564 0-7396 {}} {258 0 0 0-7525 {}} {258 0 0 0-7548 {}} {258 0 1.564 0-7585 {}} {258 0 1.564 0-7657 {}} {258 0 0 0-7754 {}} {258 0 0 0-7780 {}} {258 0 1.564 0-7813 {}} {258 0 1.564 0-7877 {}} {258 0 0 0-8006 {}} {258 0 0 0-8029 {}}} CYCLES {}}
set a(0-6825) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_LOOP:lshift.psp)(10-3) TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-877 LOC {0 1.0 1 0.965384625 1 0.965384625 115 0.965384625} PREDS {} SUCCS {{259 0 0 0-6826 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6826) {AREA_SCORE {} NAME COMP_LOOP-4:not#3 TYPE NOT PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-878 LOC {0 1.0 1 0.965384625 1 0.965384625 115 0.965384625} PREDS {{259 0 0 0-6825 {}}} SUCCS {{259 0 0 0-6827 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6827) {AREA_SCORE {} NAME COMP_LOOP-4:COMP_LOOP:conc#1 TYPE CONCATENATE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-879 LOC {0 1.0 1 0.965384625 1 0.965384625 115 0.965384625} PREDS {{259 0 0 0-6826 {}}} SUCCS {{258 0 0 0-6831 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6828) {AREA_SCORE {} NAME COMP_LOOP:k:asn#11 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-880 LOC {0 1.0 1 0.0 1 0.0 1 0.0 115 0.965384625} PREDS {{774 0 0 0-8033 {}}} SUCCS {{259 0 0 0-6829 {}} {130 0 0 0-6834 {}} {256 0 0 0-8033 {}}} CYCLES {}}
set a(0-6829) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:3))(6-0)#12 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-881 LOC {0 1.0 1 0.0 1 0.0 115 0.965384625} PREDS {{259 0 0 0-6828 {}}} SUCCS {{259 0 0 0-6830 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6830) {AREA_SCORE {} NAME COMP_LOOP:conc#15 TYPE CONCATENATE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-882 LOC {0 1.0 1 0.965384625 1 0.965384625 115 0.965384625} PREDS {{259 0 0 0-6829 {}}} SUCCS {{259 0 0 0-6831 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6831) {AREA_SCORE 9.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(9,0,9,0,9) QUANTITY 3 NAME COMP_LOOP:acc#13 TYPE ACCU DELAY {0.55 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-883 LOC {1 0.0 1 0.965384625 1 0.965384625 1 0.9999999471153846 115 0.9999999471153846} PREDS {{259 0 0 0-6830 {}} {258 0 0 0-6827 {}}} SUCCS {{259 0 0 0-6832 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6832) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#13)(8) TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-884 LOC {1 0.034615375 1 1.0 1 1.0 115 1.0} PREDS {{259 0 0 0-6831 {}}} SUCCS {{259 0 0 0-6833 {}} {130 0 0 0-6834 {}}} CYCLES {}}
set a(0-6833) {AREA_SCORE {} NAME COMP_LOOP-4:not TYPE NOT PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-885 LOC {1 0.034615375 85 1.0 85 1.0 115 1.0} PREDS {{259 0 0 0-6832 {}}} SUCCS {{259 0 0 0-6834 {}}} CYCLES {}}
set a(0-6834) {AREA_SCORE {} NAME COMP_LOOP-4:break(COMP_LOOP) TYPE TERMINATE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-886 LOC {82 0.0062499999999999995 85 1.0 85 1.0 115 1.0} PREDS {{259 0 0 0-6833 {}} {130 0 0 0-6832 {}} {130 0 0 0-6831 {}} {130 0 0 0-6830 {}} {130 0 0 0-6829 {}} {130 0 0 0-6828 {}} {130 0 0 0-6827 {}} {130 0 0 0-6826 {}} {130 0 0 0-6825 {}} {130 0 0 0-6824 {}} {130 0 0 0-6823 {}} {130 0 0 0-6822 {}} {130 0 0 0-6821 {}} {130 0 0 0-6820 {}} {130 0 0 0-6819 {}} {130 0 0 0-6818 {}} {130 0 0 0-6817 {}} {130 0 0 0-6816 {}} {130 0 0 0-6815 {}} {130 0 0 0-6814 {}} {130 0 0 0-6813 {}} {130 0 0 0-6812 {}} {130 0 0 0-6811 {}} {130 0 0 0-6810 {}} {130 0 0 0-6809 {}} {130 0 0 0-6807 {}} {130 0 0 0-6806 {}} {130 0 0 0-6805 {}} {130 0 0 0-6804 {}} {130 0 0 0-6803 {}} {130 0 0 0-6801 {}} {130 0 0 0-6800 {}} {130 0 0 0-6799 {}} {130 0 0 0-6798 {}} {130 0 0 0-6797 {}} {130 0 0 0-6796 {}} {130 0 0 0-6795 {}} {130 0 0 0-6794 {}} {130 0 0 0-6793 {}} {130 0 0 0-6792 {}} {130 0 0 0-6791 {}} {130 0 0 0-6790 {}} {130 0 0 0-6789 {}} {130 0 0 0-6788 {}} {130 0 0 0-6787 {}} {130 0 0 0-6786 {}} {130 0 0 0-6785 {}} {130 0 0 0-6784 {}} {130 0 0 0-6783 {}} {130 0 0 0-6781 {}} {130 0 0 0-6780 {}} {130 0 0 0-6778 {}} {130 0 0 0-6777 {}} {130 0 0 0-6776 {}} {130 0 0 0-6775 {}} {130 0 0 0-6774 {}} {130 0 0 0-6773 {}} {130 0 0 0-6772 {}} {130 0 0 0-6771 {}} {130 0 0 0-6770 {}} {130 0 0 0-6769 {}} {130 0 0 0-6768 {}} {130 0 0 0-6767 {}} {130 0 0 0-6766 {}} {130 0 0 0-6765 {}} {130 0 0 0-6764 {}} {130 0 0 0-6763 {}} {130 0 0 0-6762 {}} {130 0 0 0-6761 {}} {130 0 0 0-6760 {}} {130 0 0 0-6759 {}} {130 0 0 0-6758 {}} {130 0 0 0-6757 {}} {130 0 0 0-6756 {}} {130 0 0 0-6755 {}} {130 0 0 0-6754 {}} {130 0 0 0-6753 {}} {130 0 0 0-6751 {}} {130 0 0 0-6750 {}} {130 0 0 0-6749 {}} {130 0 0 0-6748 {}} {130 0 0 0-6747 {}} {130 0 0 0-6746 {}} {130 0 0 0-6745 {}} {130 0 0 0-6743 {}} {130 0 0 0-6742 {}} {130 0 0 0-6741 {}} {130 0 0 0-6740 {}} {130 0 0 0-6739 {}} {130 0 0 0-6738 {}} {130 0 0 0-6737 {}} {130 0 0 0-6736 {}} {130 0 0 0-6735 {}} {130 0 0 0-6734 {}} {130 0 0 0-6733 {}} {130 0 0 0-6732 {}} {130 0 0 0-6731 {}} {130 0 0 0-6730 {}} {130 0 0 0-6729 {}} {130 0 0 0-6728 {}} {130 0 0 0-6727 {}} {130 0 0 0-6726 {}} {130 0 0 0-6725 {}} {130 0 0 0-6724 {}} {130 0 0 0-6723 {}} {130 0 0 0-6722 {}} {130 0 0 0-6721 {}} {130 0 0 0-6720 {}} {130 0 0 0-6719 {}} {130 0 0 0-6718 {}} {130 0 0 0-6717 {}} {130 0 0 0-6716 {}} {130 0 0 0-6715 {}} {130 0 0 0-6714 {}} {130 0 0 0-6713 {}} {130 0 0 0-6712 {}} {130 0 0 0-6711 {}} {130 0 0 0-6710 {}} {130 0 0 0-6709 {}} {130 0 0 0-6708 {}} {130 0 0 0-6707 {}} {130 0 0 0-6706 {}} {130 0 0 0-6705 {}} {130 0 0 0-6704 {}} {130 0 0 0-6703 {}} {130 0 0 0-6702 {}} {130 0 0 0-6701 {}} {130 0 0 0-6700 {}} {130 0 0 0-6699 {}} {130 0 0 0-6698 {}} {130 0 0 0-6697 {}} {130 0 0 0-6696 {}} {130 0 0 0-6695 {}} {130 0 0 0-6694 {}} {130 0 0 0-6693 {}} {130 0 0 0-6692 {}} {130 0 0 0-6691 {}} {130 0 0 0-6690 {}} {130 0 0 0-6689 {}} {130 0 0 0-6688 {}} {130 0 0 0-6687 {}} {130 0 0 0-6686 {}} {130 0 0 0-6685 {}} {130 0 0 0-6683 {}} {130 0 0 0-6682 {}} {130 0 0 0-6681 {}} {130 0 0 0-6680 {}} {130 0 0 0-6679 {}} {130 0 0 0-6678 {}} {130 0 0 0-6677 {}} {130 0 0 0-6676 {}} {130 0 0 0-6675 {}} {130 0 0 0-6674 {}} {130 0 0 0-6673 {}} {130 0 0 0-6672 {}} {130 0 0 0-6671 {}} {130 0 0 0-6670 {}} {130 0 0 0-6669 {}} {130 0 0 0-6668 {}} {130 0 0 0-6667 {}} {130 0 0 0-6666 {}} {130 0 0 0-6665 {}} {130 0 0 0-6664 {}} {130 0 0 0-6663 {}} {130 0 0 0-6662 {}} {130 0 0 0-6661 {}} {130 0 0 0-6660 {}} {130 0 0 0-6659 {}} {130 0 0 0-6658 {}} {130 0 0 0-6657 {}} {130 0 0 0-6656 {}} {130 0 0 0-6655 {}} {130 0 0 0-6654 {}} {130 0 0 0-6653 {}} {130 0 0 0-6652 {}} {130 0 0 0-6651 {}} {130 0 0 0-6650 {}} {130 0 0 0-6649 {}} {130 0 0 0-6648 {}} {130 0 0 0-6647 {}} {130 0 0 0-6646 {}} {130 0 0 0-6645 {}} {130 0 0 0-6644 {}} {130 0 0 0-6643 {}} {130 0 0 0-6642 {}} {130 0 0 0-6641 {}} {130 0 0 0-6640 {}} {130 0 0 0-6639 {}} {130 0 0 0-6638 {}} {130 0 0 0-6637 {}} {130 0 0 0-6636 {}} {130 0 0 0-6635 {}} {130 0 0 0-6634 {}} {130 0 0 0-6633 {}} {130 0 0 0-6632 {}} {130 0 0 0-6631 {}} {130 0 0 0-6630 {}} {130 0 0 0-6629 {}} {130 0 0 0-6628 {}} {130 0 0 0-6627 {}} {130 0 0 0-6626 {}} {130 0 0 0-6625 {}} {130 0 0 0-6624 {}} {130 0 0 0-6623 {}} {130 0 0 0-6622 {}} {130 0 0 0-6621 {}} {130 0 0 0-6620 {}} {130 0 0 0-6619 {}} {130 0 0 0-6618 {}} {130 0 0 0-6617 {}} {130 0 0 0-6616 {}} {130 0 0 0-6615 {}} {130 0 0 0-6614 {}} {130 0 0 0-6613 {}} {130 0 0 0-6611 {}} {130 0 0 0-6610 {}} {130 0 0 0-6609 {}} {130 0 0 0-6608 {}} {130 0 0 0-6607 {}} {130 0 0 0-6606 {}} {130 0 0 0-6605 {}} {130 0 0 0-6604 {}} {130 0 0 0-6603 {}} {130 0 0 0-6602 {}} {128 0 0 0-6601 {}}} SUCCS {{128 0 0 0-7037 {}} {128 0 0 0-7039 {}} {128 0 0 0-7041 {}} {128 0 0 0-7043 {}} {128 0 0 0-7045 {}} {128 0 0 0-7047 {}} {128 0 0 0-7049 {}} {128 0 0 0-7051 {}} {128 0 0 0-7060 {}} {128 0 0 0-7062 {}} {128 0 0 0-7064 {}} {128 0 0 0-7066 {}} {128 0 0 0-7068 {}} {128 0 0 0-7070 {}} {128 0 0 0-7072 {}} {128 0 0 0-7074 {}} {128 0 0 0-7084 {}}} CYCLES {}}
set a(0-6835) {AREA_SCORE {} NAME VEC_LOOP:j:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-887 LOC {0 1.0 1 0.0 1 0.0 1 0.0 90 0.7942528249999999} PREDS {} SUCCS {{259 0 0 0-6836 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-6836) {AREA_SCORE {} NAME COMP_LOOP-4:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0) TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-888 LOC {0 1.0 1 0.0 1 0.0 90 0.7942528249999999} PREDS {{259 0 0 0-6835 {}}} SUCCS {{258 0 0 0-6840 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-6837) {AREA_SCORE {} NAME COMP_LOOP:k:asn#12 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-889 LOC {0 1.0 1 0.0 1 0.0 1 0.0 90 0.7942528249999999} PREDS {{774 0 0 0-8033 {}}} SUCCS {{259 0 0 0-6838 {}} {130 0 0 0-7084 {}} {256 0 0 0-8033 {}}} CYCLES {}}
set a(0-6838) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:3))(6-0)#13 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-890 LOC {0 1.0 1 0.0 1 0.0 90 0.7942528249999999} PREDS {{259 0 0 0-6837 {}}} SUCCS {{259 0 0 0-6839 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-6839) {AREA_SCORE {} NAME COMP_LOOP:conc#16 TYPE CONCATENATE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-891 LOC {0 1.0 1 0.9651342249999999 1 0.9651342249999999 90 0.7942528249999999} PREDS {{259 0 0 0-6838 {}}} SUCCS {{259 0 0 0-6840 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-6840) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 4 NAME COMP_LOOP-4:acc#1 TYPE ACCU DELAY {0.56 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-892 LOC {1 0.0 1 0.9651342249999999 1 0.9651342249999999 1 0.9999999477564101 90 0.8291185477564101} PREDS {{259 0 0 0-6839 {}} {258 0 0 0-6836 {}}} SUCCS {{259 0 0 0-6841 {}} {258 0 0 0-6843 {}} {258 0 0 0-6845 {}} {258 0 0 0-6847 {}} {258 0 0 0-6849 {}} {258 0 0 0-6851 {}} {258 0 0 0-6853 {}} {258 0 0 0-6855 {}} {258 0 0 0-6857 {}} {258 0 0 0-6859 {}} {258 0 0 0-6860 {}} {258 0 0 0-6861 {}} {258 0 0 0-6863 {}} {258 0 0 0-6864 {}} {258 0 0 0-6865 {}} {258 0 0 0-6868 {}} {258 0 0 0-6869 {}} {258 0 0 0-6870 {}} {258 0 0 0-6873 {}} {258 0 0 0-6874 {}} {258 0 0 0-6875 {}} {258 0 0 0-6878 {}} {258 0 0 0-6879 {}} {258 0 0 0-6880 {}} {258 0 0 0-6883 {}} {258 0 0 0-6884 {}} {258 0 0 0-6885 {}} {258 0 0 0-6888 {}} {258 0 0 0-6889 {}} {258 0 0 0-6890 {}} {258 0 0 0-6893 {}} {258 0 0 0-6894 {}} {258 0 0 0-6895 {}} {258 0 0 0-7057 {}} {258 0 0 0-7059 {}} {258 0 0 0-7061 {}} {258 0 0 0-7063 {}} {258 0 0 0-7065 {}} {258 0 0 0-7067 {}} {258 0 0 0-7069 {}} {258 0 0 0-7071 {}} {258 0 0 0-7073 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-6841) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#4)(2-0) TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-893 LOC {1 0.034865775 1 1.0 1 1.0 90 0.8291185999999999} PREDS {{259 0 0 0-6840 {}}} SUCCS {{259 0 0 0-6842 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-6842) {AREA_SCORE {} NAME COMP_LOOP:switch#6 TYPE SELECT PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-894 LOC {1 0.034865775 1 1.0 1 1.0 90 0.8291185999999999} PREDS {{259 0 0 0-6841 {}}} SUCCS {{146 0 0 0-6843 {}} {146 0 0 0-6844 {}} {146 0 0 0-6845 {}} {146 0 0 0-6846 {}} {146 0 0 0-6847 {}} {146 0 0 0-6848 {}} {146 0 0 0-6849 {}} {146 0 0 0-6850 {}} {146 0 0 0-6851 {}} {146 0 0 0-6852 {}} {146 0 0 0-6853 {}} {146 0 0 0-6854 {}} {146 0 0 0-6855 {}} {146 0 0 0-6856 {}} {146 0 0 0-6857 {}} {146 0 0 0-6858 {}}} CYCLES {}}
set a(0-6843) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#1.cse#4)(9-3)#2 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-895 LOC {1 0.034865775 85 0.0 85 0.0 90 0.8291185999999999} PREDS {{146 0 0 0-6842 {}} {258 0 0 0-6840 {}}} SUCCS {{259 0 1.564 0-6844 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-6844) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(9,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(0).@)#6 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-896 LOC {82 1.0 85 0.9415 85 1.0 86 0.09437493750000003 91 0.09437493750000003} PREDS {{259 0 1.564 0-6843 {}} {146 0 0 0-6842 {}} {258 0 1.564 0-6810 {}} {258 0 1.564 0-6784 {}} {258 0 1.564 0-6577 {}} {258 0 1.564 0-6554 {}} {258 0 1.564 0-6333 {}} {258 0 1.564 0-6310 {}} {774 0 1.564 0-8015 {}} {774 0 1.564 0-7992 {}} {774 0 1.564 0-7766 {}} {774 0 1.564 0-7740 {}} {774 0 1.564 0-7534 {}} {774 0 1.564 0-7511 {}} {774 0 1.564 0-7284 {}} {774 0 1.564 0-7258 {}} {774 0 1.564 0-7060 {}} {774 0 1.564 0-7037 {}}} SUCCS {{772 0 0 0-6310 {}} {772 0 0 0-6333 {}} {772 0 0 0-6554 {}} {772 0 0 0-6577 {}} {772 0 0 0-6784 {}} {772 0 0 0-6810 {}} {258 0 0 0-6897 {}} {256 0 0 0-7037 {}} {256 0 0 0-7060 {}} {130 0 0 0-7084 {}} {256 0 0 0-7258 {}} {256 0 0 0-7284 {}} {256 0 0 0-7511 {}} {256 0 0 0-7534 {}} {256 0 0 0-7740 {}} {256 0 0 0-7766 {}} {256 0 0 0-7992 {}} {256 0 0 0-8015 {}}} CYCLES {}}
set a(0-6845) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#1.cse#4)(9-3)#3 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-897 LOC {1 0.034865775 85 0.0 85 0.0 90 0.8291185999999999} PREDS {{146 0 0 0-6842 {}} {258 0 0 0-6840 {}}} SUCCS {{259 0 1.564 0-6846 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-6846) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(10,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(1).@)#6 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-898 LOC {82 1.0 85 0.9415 85 1.0 86 0.09437493750000003 91 0.09437493750000003} PREDS {{259 0 1.564 0-6845 {}} {146 0 0 0-6842 {}} {258 0 1.564 0-6812 {}} {258 0 1.564 0-6786 {}} {258 0 1.564 0-6579 {}} {258 0 1.564 0-6556 {}} {258 0 1.564 0-6334 {}} {258 0 1.564 0-6312 {}} {774 0 1.564 0-8017 {}} {774 0 1.564 0-7994 {}} {774 0 1.564 0-7768 {}} {774 0 1.564 0-7742 {}} {774 0 1.564 0-7536 {}} {774 0 1.564 0-7513 {}} {774 0 1.564 0-7286 {}} {774 0 1.564 0-7260 {}} {774 0 1.564 0-7062 {}} {774 0 1.564 0-7039 {}}} SUCCS {{772 0 0 0-6312 {}} {772 0 0 0-6334 {}} {772 0 0 0-6556 {}} {772 0 0 0-6579 {}} {772 0 0 0-6786 {}} {772 0 0 0-6812 {}} {258 0 0 0-6897 {}} {256 0 0 0-7039 {}} {256 0 0 0-7062 {}} {130 0 0 0-7084 {}} {256 0 0 0-7260 {}} {256 0 0 0-7286 {}} {256 0 0 0-7513 {}} {256 0 0 0-7536 {}} {256 0 0 0-7742 {}} {256 0 0 0-7768 {}} {256 0 0 0-7994 {}} {256 0 0 0-8017 {}}} CYCLES {}}
set a(0-6847) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#1.cse#4)(9-3)#4 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-899 LOC {1 0.034865775 85 0.0 85 0.0 90 0.8291185999999999} PREDS {{146 0 0 0-6842 {}} {258 0 0 0-6840 {}}} SUCCS {{259 0 1.564 0-6848 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-6848) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(11,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(2).@)#6 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-900 LOC {82 1.0 85 0.9415 85 1.0 86 0.09437493750000003 91 0.09437493750000003} PREDS {{259 0 1.564 0-6847 {}} {146 0 0 0-6842 {}} {258 0 1.564 0-6814 {}} {258 0 1.564 0-6788 {}} {258 0 1.564 0-6581 {}} {258 0 1.564 0-6558 {}} {258 0 1.564 0-6335 {}} {258 0 1.564 0-6314 {}} {774 0 1.564 0-8019 {}} {774 0 1.564 0-7996 {}} {774 0 1.564 0-7770 {}} {774 0 1.564 0-7744 {}} {774 0 1.564 0-7538 {}} {774 0 1.564 0-7515 {}} {774 0 1.564 0-7288 {}} {774 0 1.564 0-7262 {}} {774 0 1.564 0-7064 {}} {774 0 1.564 0-7041 {}}} SUCCS {{772 0 0 0-6314 {}} {772 0 0 0-6335 {}} {772 0 0 0-6558 {}} {772 0 0 0-6581 {}} {772 0 0 0-6788 {}} {772 0 0 0-6814 {}} {258 0 0 0-6897 {}} {256 0 0 0-7041 {}} {256 0 0 0-7064 {}} {130 0 0 0-7084 {}} {256 0 0 0-7262 {}} {256 0 0 0-7288 {}} {256 0 0 0-7515 {}} {256 0 0 0-7538 {}} {256 0 0 0-7744 {}} {256 0 0 0-7770 {}} {256 0 0 0-7996 {}} {256 0 0 0-8019 {}}} CYCLES {}}
set a(0-6849) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#1.cse#4)(9-3)#5 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-901 LOC {1 0.034865775 85 0.0 85 0.0 90 0.8291185999999999} PREDS {{146 0 0 0-6842 {}} {258 0 0 0-6840 {}}} SUCCS {{259 0 1.564 0-6850 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-6850) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(12,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(3).@)#6 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-902 LOC {82 1.0 85 0.9415 85 1.0 86 0.09437493750000003 91 0.09437493750000003} PREDS {{259 0 1.564 0-6849 {}} {146 0 0 0-6842 {}} {258 0 1.564 0-6816 {}} {258 0 1.564 0-6790 {}} {258 0 1.564 0-6583 {}} {258 0 1.564 0-6560 {}} {258 0 1.564 0-6336 {}} {258 0 1.564 0-6316 {}} {774 0 1.564 0-8021 {}} {774 0 1.564 0-7998 {}} {774 0 1.564 0-7772 {}} {774 0 1.564 0-7746 {}} {774 0 1.564 0-7540 {}} {774 0 1.564 0-7517 {}} {774 0 1.564 0-7290 {}} {774 0 1.564 0-7264 {}} {774 0 1.564 0-7066 {}} {774 0 1.564 0-7043 {}}} SUCCS {{772 0 0 0-6316 {}} {772 0 0 0-6336 {}} {772 0 0 0-6560 {}} {772 0 0 0-6583 {}} {772 0 0 0-6790 {}} {772 0 0 0-6816 {}} {258 0 0 0-6897 {}} {256 0 0 0-7043 {}} {256 0 0 0-7066 {}} {130 0 0 0-7084 {}} {256 0 0 0-7264 {}} {256 0 0 0-7290 {}} {256 0 0 0-7517 {}} {256 0 0 0-7540 {}} {256 0 0 0-7746 {}} {256 0 0 0-7772 {}} {256 0 0 0-7998 {}} {256 0 0 0-8021 {}}} CYCLES {}}
set a(0-6851) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#1.cse#4)(9-3)#6 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-903 LOC {1 0.034865775 85 0.0 85 0.0 90 0.8291185999999999} PREDS {{146 0 0 0-6842 {}} {258 0 0 0-6840 {}}} SUCCS {{259 0 1.564 0-6852 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-6852) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(4).@)#6 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-904 LOC {82 1.0 85 0.9415 85 1.0 86 0.09437493750000003 91 0.09437493750000003} PREDS {{259 0 1.564 0-6851 {}} {146 0 0 0-6842 {}} {258 0 1.564 0-6818 {}} {258 0 1.564 0-6792 {}} {258 0 1.564 0-6585 {}} {258 0 1.564 0-6562 {}} {258 0 1.564 0-6337 {}} {258 0 1.564 0-6318 {}} {774 0 1.564 0-8023 {}} {774 0 1.564 0-8000 {}} {774 0 1.564 0-7774 {}} {774 0 1.564 0-7748 {}} {774 0 1.564 0-7542 {}} {774 0 1.564 0-7519 {}} {774 0 1.564 0-7292 {}} {774 0 1.564 0-7266 {}} {774 0 1.564 0-7068 {}} {774 0 1.564 0-7045 {}}} SUCCS {{772 0 0 0-6318 {}} {772 0 0 0-6337 {}} {772 0 0 0-6562 {}} {772 0 0 0-6585 {}} {772 0 0 0-6792 {}} {772 0 0 0-6818 {}} {258 0 0 0-6897 {}} {256 0 0 0-7045 {}} {256 0 0 0-7068 {}} {130 0 0 0-7084 {}} {256 0 0 0-7266 {}} {256 0 0 0-7292 {}} {256 0 0 0-7519 {}} {256 0 0 0-7542 {}} {256 0 0 0-7748 {}} {256 0 0 0-7774 {}} {256 0 0 0-8000 {}} {256 0 0 0-8023 {}}} CYCLES {}}
set a(0-6853) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#1.cse#4)(9-3)#7 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-905 LOC {1 0.034865775 85 0.0 85 0.0 90 0.8291185999999999} PREDS {{146 0 0 0-6842 {}} {258 0 0 0-6840 {}}} SUCCS {{259 0 1.564 0-6854 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-6854) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(14,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(5).@)#6 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-906 LOC {82 1.0 85 0.9415 85 1.0 86 0.09437493750000003 91 0.09437493750000003} PREDS {{259 0 1.564 0-6853 {}} {146 0 0 0-6842 {}} {258 0 1.564 0-6820 {}} {258 0 1.564 0-6794 {}} {258 0 1.564 0-6587 {}} {258 0 1.564 0-6564 {}} {258 0 1.564 0-6338 {}} {258 0 1.564 0-6320 {}} {774 0 1.564 0-8025 {}} {774 0 1.564 0-8002 {}} {774 0 1.564 0-7776 {}} {774 0 1.564 0-7750 {}} {774 0 1.564 0-7544 {}} {774 0 1.564 0-7521 {}} {774 0 1.564 0-7294 {}} {774 0 1.564 0-7268 {}} {774 0 1.564 0-7070 {}} {774 0 1.564 0-7047 {}}} SUCCS {{772 0 0 0-6320 {}} {772 0 0 0-6338 {}} {772 0 0 0-6564 {}} {772 0 0 0-6587 {}} {772 0 0 0-6794 {}} {772 0 0 0-6820 {}} {258 0 0 0-6897 {}} {256 0 0 0-7047 {}} {256 0 0 0-7070 {}} {130 0 0 0-7084 {}} {256 0 0 0-7268 {}} {256 0 0 0-7294 {}} {256 0 0 0-7521 {}} {256 0 0 0-7544 {}} {256 0 0 0-7750 {}} {256 0 0 0-7776 {}} {256 0 0 0-8002 {}} {256 0 0 0-8025 {}}} CYCLES {}}
set a(0-6855) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#1.cse#4)(9-3)#8 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-907 LOC {1 0.034865775 85 0.0 85 0.0 90 0.8291185999999999} PREDS {{146 0 0 0-6842 {}} {258 0 0 0-6840 {}}} SUCCS {{259 0 1.564 0-6856 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-6856) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(15,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(6).@)#6 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-908 LOC {82 1.0 85 0.9415 85 1.0 86 0.09437493750000003 91 0.09437493750000003} PREDS {{259 0 1.564 0-6855 {}} {146 0 0 0-6842 {}} {258 0 1.564 0-6822 {}} {258 0 1.564 0-6796 {}} {258 0 1.564 0-6589 {}} {258 0 1.564 0-6566 {}} {258 0 1.564 0-6339 {}} {258 0 1.564 0-6322 {}} {774 0 1.564 0-8027 {}} {774 0 1.564 0-8004 {}} {774 0 1.564 0-7778 {}} {774 0 1.564 0-7752 {}} {774 0 1.564 0-7546 {}} {774 0 1.564 0-7523 {}} {774 0 1.564 0-7296 {}} {774 0 1.564 0-7270 {}} {774 0 1.564 0-7072 {}} {774 0 1.564 0-7049 {}}} SUCCS {{772 0 0 0-6322 {}} {772 0 0 0-6339 {}} {772 0 0 0-6566 {}} {772 0 0 0-6589 {}} {772 0 0 0-6796 {}} {772 0 0 0-6822 {}} {258 0 0 0-6897 {}} {256 0 0 0-7049 {}} {256 0 0 0-7072 {}} {130 0 0 0-7084 {}} {256 0 0 0-7270 {}} {256 0 0 0-7296 {}} {256 0 0 0-7523 {}} {256 0 0 0-7546 {}} {256 0 0 0-7752 {}} {256 0 0 0-7778 {}} {256 0 0 0-8004 {}} {256 0 0 0-8027 {}}} CYCLES {}}
set a(0-6857) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#1.cse#4)(9-3) TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-909 LOC {1 0.034865775 85 0.0 85 0.0 90 0.8291185999999999} PREDS {{146 0 0 0-6842 {}} {258 0 0 0-6840 {}}} SUCCS {{259 0 1.564 0-6858 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-6858) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(16,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(7).@)#6 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-910 LOC {82 1.0 85 0.9415 85 1.0 86 0.09437493750000003 91 0.09437493750000003} PREDS {{259 0 1.564 0-6857 {}} {146 0 0 0-6842 {}} {258 0 1.564 0-6824 {}} {258 0 1.564 0-6798 {}} {258 0 1.564 0-6591 {}} {258 0 1.564 0-6568 {}} {258 0 1.564 0-6340 {}} {258 0 1.564 0-6324 {}} {774 0 1.564 0-8029 {}} {774 0 1.564 0-8006 {}} {774 0 1.564 0-7780 {}} {774 0 1.564 0-7754 {}} {774 0 1.564 0-7548 {}} {774 0 1.564 0-7525 {}} {774 0 1.564 0-7298 {}} {774 0 1.564 0-7272 {}} {774 0 1.564 0-7074 {}} {774 0 1.564 0-7051 {}}} SUCCS {{772 0 0 0-6324 {}} {772 0 0 0-6340 {}} {772 0 0 0-6568 {}} {772 0 0 0-6591 {}} {772 0 0 0-6798 {}} {772 0 0 0-6824 {}} {258 0 0 0-6897 {}} {256 0 0 0-7051 {}} {256 0 0 0-7074 {}} {130 0 0 0-7084 {}} {256 0 0 0-7272 {}} {256 0 0 0-7298 {}} {256 0 0 0-7525 {}} {256 0 0 0-7548 {}} {256 0 0 0-7754 {}} {256 0 0 0-7780 {}} {256 0 0 0-8006 {}} {256 0 0 0-8029 {}}} CYCLES {}}
set a(0-6859) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#4)(2-0)#4 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-911 LOC {1 0.034865775 1 1.0 1 1.0 91 0.80297815} PREDS {{258 0 0 0-6840 {}}} SUCCS {{258 0 0 0-6862 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-6860) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#4)(2-0)#5 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-912 LOC {1 0.034865775 1 1.0 1 1.0 91 0.80297815} PREDS {{258 0 0 0-6840 {}}} SUCCS {{258 0 0 0-6862 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-6861) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#4)(2-0)#6 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-913 LOC {1 0.034865775 1 1.0 1 1.0 91 0.80297815} PREDS {{258 0 0 0-6840 {}}} SUCCS {{259 0 0 0-6862 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-6862) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:nor#12 TYPE NOR PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-914 LOC {1 0.034865775 1 1.0 1 1.0 91 0.80297815} PREDS {{259 0 0 0-6861 {}} {258 0 0 0-6860 {}} {258 0 0 0-6859 {}}} SUCCS {{258 0 0 0-6897 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-6863) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#4)(2-0)#7 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-915 LOC {1 0.034865775 86 0.0 86 0.0 91 0.80297815} PREDS {{258 0 0 0-6840 {}}} SUCCS {{258 0 0 0-6867 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-6864) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#4)(2-0)#8 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-916 LOC {1 0.034865775 86 0.0 86 0.0 91 0.80297815} PREDS {{258 0 0 0-6840 {}}} SUCCS {{258 0 0 0-6866 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-6865) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#4)(2-0)#9 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-917 LOC {1 0.034865775 86 0.0 86 0.0 91 0.80297815} PREDS {{258 0 0 0-6840 {}}} SUCCS {{259 0 0 0-6866 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-6866) {AREA_SCORE {} NAME COMP_LOOP:nor#37 TYPE NOR PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-918 LOC {1 0.034865775 86 0.0 86 0.0 91 0.80297815} PREDS {{259 0 0 0-6865 {}} {258 0 0 0-6864 {}}} SUCCS {{259 0 0 0-6867 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-6867) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#84 TYPE AND PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-919 LOC {1 0.034865775 86 0.0 86 0.0 91 0.80297815} PREDS {{259 0 0 0-6866 {}} {258 0 0 0-6863 {}}} SUCCS {{258 0 0 0-6897 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-6868) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#4)(2-0)#10 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-920 LOC {1 0.034865775 86 0.0 86 0.0 91 0.80297815} PREDS {{258 0 0 0-6840 {}}} SUCCS {{258 0 0 0-6872 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-6869) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#4)(2-0)#11 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-921 LOC {1 0.034865775 86 0.0 86 0.0 91 0.80297815} PREDS {{258 0 0 0-6840 {}}} SUCCS {{258 0 0 0-6871 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-6870) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#4)(2-0)#12 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-922 LOC {1 0.034865775 86 0.0 86 0.0 91 0.80297815} PREDS {{258 0 0 0-6840 {}}} SUCCS {{259 0 0 0-6871 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-6871) {AREA_SCORE {} NAME COMP_LOOP:nor#38 TYPE NOR PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-923 LOC {1 0.034865775 86 0.0 86 0.0 91 0.80297815} PREDS {{259 0 0 0-6870 {}} {258 0 0 0-6869 {}}} SUCCS {{259 0 0 0-6872 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-6872) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#85 TYPE AND PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-924 LOC {1 0.034865775 86 0.0 86 0.0 91 0.80297815} PREDS {{259 0 0 0-6871 {}} {258 0 0 0-6868 {}}} SUCCS {{258 0 0 0-6897 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-6873) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#4)(2-0)#13 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-925 LOC {1 0.034865775 1 1.0 1 1.0 91 0.80297815} PREDS {{258 0 0 0-6840 {}}} SUCCS {{258 0 0 0-6877 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-6874) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#4)(2-0)#14 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-926 LOC {1 0.034865775 1 1.0 1 1.0 91 0.80297815} PREDS {{258 0 0 0-6840 {}}} SUCCS {{258 0 0 0-6877 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-6875) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#4)(2-0)#15 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-927 LOC {1 0.034865775 1 1.0 1 1.0 91 0.80297815} PREDS {{258 0 0 0-6840 {}}} SUCCS {{259 0 0 0-6876 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-6876) {AREA_SCORE {} NAME COMP_LOOP:not#70 TYPE NOT PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-928 LOC {1 0.034865775 1 1.0 1 1.0 91 0.80297815} PREDS {{259 0 0 0-6875 {}}} SUCCS {{259 0 0 0-6877 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-6877) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#86 TYPE AND PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-929 LOC {1 0.034865775 1 1.0 1 1.0 91 0.80297815} PREDS {{259 0 0 0-6876 {}} {258 0 0 0-6874 {}} {258 0 0 0-6873 {}}} SUCCS {{258 0 0 0-6897 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-6878) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#4)(2-0)#16 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-930 LOC {1 0.034865775 86 0.0 86 0.0 91 0.80297815} PREDS {{258 0 0 0-6840 {}}} SUCCS {{258 0 0 0-6882 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-6879) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#4)(2-0)#17 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-931 LOC {1 0.034865775 86 0.0 86 0.0 91 0.80297815} PREDS {{258 0 0 0-6840 {}}} SUCCS {{258 0 0 0-6881 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-6880) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#4)(2-0)#18 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-932 LOC {1 0.034865775 86 0.0 86 0.0 91 0.80297815} PREDS {{258 0 0 0-6840 {}}} SUCCS {{259 0 0 0-6881 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-6881) {AREA_SCORE {} NAME COMP_LOOP:nor#39 TYPE NOR PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-933 LOC {1 0.034865775 86 0.0 86 0.0 91 0.80297815} PREDS {{259 0 0 0-6880 {}} {258 0 0 0-6879 {}}} SUCCS {{259 0 0 0-6882 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-6882) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#87 TYPE AND PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-934 LOC {1 0.034865775 86 0.0 86 0.0 91 0.80297815} PREDS {{259 0 0 0-6881 {}} {258 0 0 0-6878 {}}} SUCCS {{258 0 0 0-6897 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-6883) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#4)(2-0)#19 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-935 LOC {1 0.034865775 1 1.0 1 1.0 91 0.80297815} PREDS {{258 0 0 0-6840 {}}} SUCCS {{258 0 0 0-6887 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-6884) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#4)(2-0)#20 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-936 LOC {1 0.034865775 1 1.0 1 1.0 91 0.80297815} PREDS {{258 0 0 0-6840 {}}} SUCCS {{258 0 0 0-6887 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-6885) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#4)(2-0)#21 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-937 LOC {1 0.034865775 1 1.0 1 1.0 91 0.80297815} PREDS {{258 0 0 0-6840 {}}} SUCCS {{259 0 0 0-6886 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-6886) {AREA_SCORE {} NAME COMP_LOOP:not#71 TYPE NOT PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-938 LOC {1 0.034865775 1 1.0 1 1.0 91 0.80297815} PREDS {{259 0 0 0-6885 {}}} SUCCS {{259 0 0 0-6887 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-6887) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#88 TYPE AND PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-939 LOC {1 0.034865775 1 1.0 1 1.0 91 0.80297815} PREDS {{259 0 0 0-6886 {}} {258 0 0 0-6884 {}} {258 0 0 0-6883 {}}} SUCCS {{258 0 0 0-6897 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-6888) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#4)(2-0)#22 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-940 LOC {1 0.034865775 1 1.0 1 1.0 91 0.80297815} PREDS {{258 0 0 0-6840 {}}} SUCCS {{258 0 0 0-6892 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-6889) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#4)(2-0)#23 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-941 LOC {1 0.034865775 1 1.0 1 1.0 91 0.80297815} PREDS {{258 0 0 0-6840 {}}} SUCCS {{258 0 0 0-6892 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-6890) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#4)(2-0)#24 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-942 LOC {1 0.034865775 1 1.0 1 1.0 91 0.80297815} PREDS {{258 0 0 0-6840 {}}} SUCCS {{259 0 0 0-6891 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-6891) {AREA_SCORE {} NAME COMP_LOOP:not#72 TYPE NOT PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-943 LOC {1 0.034865775 1 1.0 1 1.0 91 0.80297815} PREDS {{259 0 0 0-6890 {}}} SUCCS {{259 0 0 0-6892 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-6892) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#89 TYPE AND PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-944 LOC {1 0.034865775 1 1.0 1 1.0 91 0.80297815} PREDS {{259 0 0 0-6891 {}} {258 0 0 0-6889 {}} {258 0 0 0-6888 {}}} SUCCS {{258 0 0 0-6897 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-6893) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#4)(2-0)#25 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-945 LOC {1 0.034865775 1 1.0 1 1.0 91 0.80297815} PREDS {{258 0 0 0-6840 {}}} SUCCS {{258 0 0 0-6896 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-6894) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#4)(2-0)#26 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-946 LOC {1 0.034865775 1 1.0 1 1.0 91 0.80297815} PREDS {{258 0 0 0-6840 {}}} SUCCS {{258 0 0 0-6896 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-6895) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#4)(2-0)#27 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-947 LOC {1 0.034865775 1 1.0 1 1.0 91 0.80297815} PREDS {{258 0 0 0-6840 {}}} SUCCS {{259 0 0 0-6896 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-6896) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#90 TYPE AND PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-948 LOC {1 0.034865775 1 1.0 1 1.0 91 0.80297815} PREDS {{259 0 0 0-6895 {}} {258 0 0 0-6894 {}} {258 0 0 0-6893 {}}} SUCCS {{259 0 0 0-6897 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-6897) {AREA_SCORE 215.45 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mux1hot(64,8) QUANTITY 20 NAME COMP_LOOP:mux1h#6 TYPE MUX1HOT DELAY {0.78 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-949 LOC {83 0.094375 86 0.9511217999999999 86 0.9511217999999999 86 0.999999942628205 91 0.8518562926282051} PREDS {{259 0 0 0-6896 {}} {258 0 0 0-6892 {}} {258 0 0 0-6887 {}} {258 0 0 0-6882 {}} {258 0 0 0-6877 {}} {258 0 0 0-6872 {}} {258 0 0 0-6867 {}} {258 0 0 0-6862 {}} {258 0 0 0-6858 {}} {258 0 0 0-6856 {}} {258 0 0 0-6854 {}} {258 0 0 0-6852 {}} {258 0 0 0-6850 {}} {258 0 0 0-6848 {}} {258 0 0 0-6846 {}} {258 0 0 0-6844 {}} {258 0 0 0-6082 {}} {258 0 0 0-6081 {}} {258 0 0 0-6080 {}} {258 0 0 0-6079 {}} {258 0 0 0-6078 {}} {258 0 0 0-6077 {}} {258 0 0 0-6076 {}} {258 0 0 0-6075 {}}} SUCCS {{258 0 0 0-6963 {}} {258 0 0 0-7052 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-6898) {AREA_SCORE {} NAME VEC_LOOP:j:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-950 LOC {0 1.0 1 0.0 1 0.0 1 0.0 90 0.7769290999999999} PREDS {} SUCCS {{259 0 0 0-6899 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-6899) {AREA_SCORE {} NAME COMP_LOOP-4:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0)#1 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-951 LOC {0 1.0 1 0.0 1 0.0 90 0.7769290999999999} PREDS {{259 0 0 0-6898 {}}} SUCCS {{258 0 0 0-6903 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-6900) {AREA_SCORE {} NAME COMP_LOOP:k:asn#13 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-952 LOC {0 1.0 1 0.0 1 0.0 1 0.0 90 0.7769290999999999} PREDS {{774 0 0 0-8033 {}}} SUCCS {{259 0 0 0-6901 {}} {130 0 0 0-7084 {}} {256 0 0 0-8033 {}}} CYCLES {}}
set a(0-6901) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:3))(6-0)#14 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-953 LOC {0 1.0 1 0.0 1 0.0 90 0.7769290999999999} PREDS {{259 0 0 0-6900 {}}} SUCCS {{259 0 0 0-6902 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-6902) {AREA_SCORE {} NAME COMP_LOOP:conc#17 TYPE CONCATENATE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-954 LOC {0 1.0 1 0.9478105 1 0.9478105 90 0.7769290999999999} PREDS {{259 0 0 0-6901 {}}} SUCCS {{259 0 0 0-6903 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-6903) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add3(10,0,10,0,11,0,11) QUANTITY 8 NAME COMP_LOOP-4:acc#10 TYPE ACCU DELAY {0.84 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-955 LOC {1 0.0 1 0.9478105 1 0.9478105 1 0.9999999407051282 90 0.8291185407051281} PREDS {{259 0 0 0-6902 {}} {258 0 0 0-6899 {}}} SUCCS {{259 0 0 0-6904 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-6904) {AREA_SCORE {} NAME COMP_LOOP-4:slc(COMP_LOOP:acc#10)(10-1) TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-956 LOC {1 0.0521895 1 1.0 1 1.0 90 0.8291185999999999} PREDS {{259 0 0 0-6903 {}}} SUCCS {{259 0 0 0-6905 {}} {258 0 0 0-6907 {}} {258 0 0 0-6909 {}} {258 0 0 0-6911 {}} {258 0 0 0-6913 {}} {258 0 0 0-6915 {}} {258 0 0 0-6917 {}} {258 0 0 0-6919 {}} {258 0 0 0-6921 {}} {258 0 0 0-6923 {}} {258 0 0 0-6924 {}} {258 0 0 0-6925 {}} {258 0 0 0-6927 {}} {258 0 0 0-6928 {}} {258 0 0 0-6929 {}} {258 0 0 0-6932 {}} {258 0 0 0-6933 {}} {258 0 0 0-6934 {}} {258 0 0 0-6937 {}} {258 0 0 0-6938 {}} {258 0 0 0-6939 {}} {258 0 0 0-6942 {}} {258 0 0 0-6943 {}} {258 0 0 0-6944 {}} {258 0 0 0-6947 {}} {258 0 0 0-6948 {}} {258 0 0 0-6949 {}} {258 0 0 0-6952 {}} {258 0 0 0-6953 {}} {258 0 0 0-6954 {}} {258 0 0 0-6957 {}} {258 0 0 0-6958 {}} {258 0 0 0-6959 {}} {258 0 0 0-7034 {}} {258 0 0 0-7036 {}} {258 0 0 0-7038 {}} {258 0 0 0-7040 {}} {258 0 0 0-7042 {}} {258 0 0 0-7044 {}} {258 0 0 0-7046 {}} {258 0 0 0-7048 {}} {258 0 0 0-7050 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-6905) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#4)(2-0) TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-957 LOC {1 0.0521895 1 1.0 1 1.0 90 0.8291185999999999} PREDS {{259 0 0 0-6904 {}}} SUCCS {{259 0 0 0-6906 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-6906) {AREA_SCORE {} NAME COMP_LOOP:switch#7 TYPE SELECT PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-958 LOC {1 0.0521895 1 1.0 1 1.0 90 0.8291185999999999} PREDS {{259 0 0 0-6905 {}}} SUCCS {{146 0 0 0-6907 {}} {146 0 0 0-6908 {}} {146 0 0 0-6909 {}} {146 0 0 0-6910 {}} {146 0 0 0-6911 {}} {146 0 0 0-6912 {}} {146 0 0 0-6913 {}} {146 0 0 0-6914 {}} {146 0 0 0-6915 {}} {146 0 0 0-6916 {}} {146 0 0 0-6917 {}} {146 0 0 0-6918 {}} {146 0 0 0-6919 {}} {146 0 0 0-6920 {}} {146 0 0 0-6921 {}} {146 0 0 0-6922 {}}} CYCLES {}}
set a(0-6907) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#4)(9-3)#2 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-959 LOC {1 0.0521895 86 0.0 86 0.0 90 0.8291185999999999} PREDS {{146 0 0 0-6906 {}} {258 0 0 0-6904 {}}} SUCCS {{259 0 1.564 0-6908 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-6908) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(9,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(0).@)#7 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-960 LOC {82 1.0 86 0.9415 86 1.0 87 0.09437493750000003 91 0.09437493750000003} PREDS {{259 0 1.564 0-6907 {}} {146 0 0 0-6906 {}} {258 0 1.564 0-6810 {}} {258 0 1.564 0-6784 {}} {258 0 1.564 0-6577 {}} {258 0 1.564 0-6554 {}} {258 0 1.564 0-6333 {}} {258 0 1.564 0-6310 {}} {774 0 1.564 0-8015 {}} {774 0 1.564 0-7992 {}} {774 0 1.564 0-7766 {}} {774 0 1.564 0-7740 {}} {774 0 1.564 0-7534 {}} {774 0 1.564 0-7511 {}} {774 0 1.564 0-7284 {}} {774 0 1.564 0-7258 {}} {774 0 1.564 0-7060 {}} {774 0 1.564 0-7037 {}}} SUCCS {{772 0 0 0-6310 {}} {772 0 0 0-6333 {}} {772 0 0 0-6554 {}} {772 0 0 0-6577 {}} {772 0 0 0-6784 {}} {772 0 0 0-6810 {}} {258 0 0 0-6961 {}} {256 0 0 0-7037 {}} {256 0 0 0-7060 {}} {130 0 0 0-7084 {}} {256 0 0 0-7258 {}} {256 0 0 0-7284 {}} {256 0 0 0-7511 {}} {256 0 0 0-7534 {}} {256 0 0 0-7740 {}} {256 0 0 0-7766 {}} {256 0 0 0-7992 {}} {256 0 0 0-8015 {}}} CYCLES {}}
set a(0-6909) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#4)(9-3)#3 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-961 LOC {1 0.0521895 86 0.0 86 0.0 90 0.8291185999999999} PREDS {{146 0 0 0-6906 {}} {258 0 0 0-6904 {}}} SUCCS {{259 0 1.564 0-6910 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-6910) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(10,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(1).@)#7 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-962 LOC {82 1.0 86 0.9415 86 1.0 87 0.09437493750000003 91 0.09437493750000003} PREDS {{259 0 1.564 0-6909 {}} {146 0 0 0-6906 {}} {258 0 1.564 0-6812 {}} {258 0 1.564 0-6786 {}} {258 0 1.564 0-6579 {}} {258 0 1.564 0-6556 {}} {258 0 1.564 0-6334 {}} {258 0 1.564 0-6312 {}} {774 0 1.564 0-8017 {}} {774 0 1.564 0-7994 {}} {774 0 1.564 0-7768 {}} {774 0 1.564 0-7742 {}} {774 0 1.564 0-7536 {}} {774 0 1.564 0-7513 {}} {774 0 1.564 0-7286 {}} {774 0 1.564 0-7260 {}} {774 0 1.564 0-7062 {}} {774 0 1.564 0-7039 {}}} SUCCS {{772 0 0 0-6312 {}} {772 0 0 0-6334 {}} {772 0 0 0-6556 {}} {772 0 0 0-6579 {}} {772 0 0 0-6786 {}} {772 0 0 0-6812 {}} {258 0 0 0-6961 {}} {256 0 0 0-7039 {}} {256 0 0 0-7062 {}} {130 0 0 0-7084 {}} {256 0 0 0-7260 {}} {256 0 0 0-7286 {}} {256 0 0 0-7513 {}} {256 0 0 0-7536 {}} {256 0 0 0-7742 {}} {256 0 0 0-7768 {}} {256 0 0 0-7994 {}} {256 0 0 0-8017 {}}} CYCLES {}}
set a(0-6911) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#4)(9-3)#4 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-963 LOC {1 0.0521895 86 0.0 86 0.0 90 0.8291185999999999} PREDS {{146 0 0 0-6906 {}} {258 0 0 0-6904 {}}} SUCCS {{259 0 1.564 0-6912 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-6912) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(11,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(2).@)#7 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-964 LOC {82 1.0 86 0.9415 86 1.0 87 0.09437493750000003 91 0.09437493750000003} PREDS {{259 0 1.564 0-6911 {}} {146 0 0 0-6906 {}} {258 0 1.564 0-6814 {}} {258 0 1.564 0-6788 {}} {258 0 1.564 0-6581 {}} {258 0 1.564 0-6558 {}} {258 0 1.564 0-6335 {}} {258 0 1.564 0-6314 {}} {774 0 1.564 0-8019 {}} {774 0 1.564 0-7996 {}} {774 0 1.564 0-7770 {}} {774 0 1.564 0-7744 {}} {774 0 1.564 0-7538 {}} {774 0 1.564 0-7515 {}} {774 0 1.564 0-7288 {}} {774 0 1.564 0-7262 {}} {774 0 1.564 0-7064 {}} {774 0 1.564 0-7041 {}}} SUCCS {{772 0 0 0-6314 {}} {772 0 0 0-6335 {}} {772 0 0 0-6558 {}} {772 0 0 0-6581 {}} {772 0 0 0-6788 {}} {772 0 0 0-6814 {}} {258 0 0 0-6961 {}} {256 0 0 0-7041 {}} {256 0 0 0-7064 {}} {130 0 0 0-7084 {}} {256 0 0 0-7262 {}} {256 0 0 0-7288 {}} {256 0 0 0-7515 {}} {256 0 0 0-7538 {}} {256 0 0 0-7744 {}} {256 0 0 0-7770 {}} {256 0 0 0-7996 {}} {256 0 0 0-8019 {}}} CYCLES {}}
set a(0-6913) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#4)(9-3)#5 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-965 LOC {1 0.0521895 86 0.0 86 0.0 90 0.8291185999999999} PREDS {{146 0 0 0-6906 {}} {258 0 0 0-6904 {}}} SUCCS {{259 0 1.564 0-6914 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-6914) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(12,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(3).@)#7 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-966 LOC {82 1.0 86 0.9415 86 1.0 87 0.09437493750000003 91 0.09437493750000003} PREDS {{259 0 1.564 0-6913 {}} {146 0 0 0-6906 {}} {258 0 1.564 0-6816 {}} {258 0 1.564 0-6790 {}} {258 0 1.564 0-6583 {}} {258 0 1.564 0-6560 {}} {258 0 1.564 0-6336 {}} {258 0 1.564 0-6316 {}} {774 0 1.564 0-8021 {}} {774 0 1.564 0-7998 {}} {774 0 1.564 0-7772 {}} {774 0 1.564 0-7746 {}} {774 0 1.564 0-7540 {}} {774 0 1.564 0-7517 {}} {774 0 1.564 0-7290 {}} {774 0 1.564 0-7264 {}} {774 0 1.564 0-7066 {}} {774 0 1.564 0-7043 {}}} SUCCS {{772 0 0 0-6316 {}} {772 0 0 0-6336 {}} {772 0 0 0-6560 {}} {772 0 0 0-6583 {}} {772 0 0 0-6790 {}} {772 0 0 0-6816 {}} {258 0 0 0-6961 {}} {256 0 0 0-7043 {}} {256 0 0 0-7066 {}} {130 0 0 0-7084 {}} {256 0 0 0-7264 {}} {256 0 0 0-7290 {}} {256 0 0 0-7517 {}} {256 0 0 0-7540 {}} {256 0 0 0-7746 {}} {256 0 0 0-7772 {}} {256 0 0 0-7998 {}} {256 0 0 0-8021 {}}} CYCLES {}}
set a(0-6915) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#4)(9-3)#6 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-967 LOC {1 0.0521895 86 0.0 86 0.0 90 0.8291185999999999} PREDS {{146 0 0 0-6906 {}} {258 0 0 0-6904 {}}} SUCCS {{259 0 1.564 0-6916 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-6916) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(4).@)#7 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-968 LOC {82 1.0 86 0.9415 86 1.0 87 0.09437493750000003 91 0.09437493750000003} PREDS {{259 0 1.564 0-6915 {}} {146 0 0 0-6906 {}} {258 0 1.564 0-6818 {}} {258 0 1.564 0-6792 {}} {258 0 1.564 0-6585 {}} {258 0 1.564 0-6562 {}} {258 0 1.564 0-6337 {}} {258 0 1.564 0-6318 {}} {774 0 1.564 0-8023 {}} {774 0 1.564 0-8000 {}} {774 0 1.564 0-7774 {}} {774 0 1.564 0-7748 {}} {774 0 1.564 0-7542 {}} {774 0 1.564 0-7519 {}} {774 0 1.564 0-7292 {}} {774 0 1.564 0-7266 {}} {774 0 1.564 0-7068 {}} {774 0 1.564 0-7045 {}}} SUCCS {{772 0 0 0-6318 {}} {772 0 0 0-6337 {}} {772 0 0 0-6562 {}} {772 0 0 0-6585 {}} {772 0 0 0-6792 {}} {772 0 0 0-6818 {}} {258 0 0 0-6961 {}} {256 0 0 0-7045 {}} {256 0 0 0-7068 {}} {130 0 0 0-7084 {}} {256 0 0 0-7266 {}} {256 0 0 0-7292 {}} {256 0 0 0-7519 {}} {256 0 0 0-7542 {}} {256 0 0 0-7748 {}} {256 0 0 0-7774 {}} {256 0 0 0-8000 {}} {256 0 0 0-8023 {}}} CYCLES {}}
set a(0-6917) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#4)(9-3)#7 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-969 LOC {1 0.0521895 86 0.0 86 0.0 90 0.8291185999999999} PREDS {{146 0 0 0-6906 {}} {258 0 0 0-6904 {}}} SUCCS {{259 0 1.564 0-6918 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-6918) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(14,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(5).@)#7 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-970 LOC {82 1.0 86 0.9415 86 1.0 87 0.09437493750000003 91 0.09437493750000003} PREDS {{259 0 1.564 0-6917 {}} {146 0 0 0-6906 {}} {258 0 1.564 0-6820 {}} {258 0 1.564 0-6794 {}} {258 0 1.564 0-6587 {}} {258 0 1.564 0-6564 {}} {258 0 1.564 0-6338 {}} {258 0 1.564 0-6320 {}} {774 0 1.564 0-8025 {}} {774 0 1.564 0-8002 {}} {774 0 1.564 0-7776 {}} {774 0 1.564 0-7750 {}} {774 0 1.564 0-7544 {}} {774 0 1.564 0-7521 {}} {774 0 1.564 0-7294 {}} {774 0 1.564 0-7268 {}} {774 0 1.564 0-7070 {}} {774 0 1.564 0-7047 {}}} SUCCS {{772 0 0 0-6320 {}} {772 0 0 0-6338 {}} {772 0 0 0-6564 {}} {772 0 0 0-6587 {}} {772 0 0 0-6794 {}} {772 0 0 0-6820 {}} {258 0 0 0-6961 {}} {256 0 0 0-7047 {}} {256 0 0 0-7070 {}} {130 0 0 0-7084 {}} {256 0 0 0-7268 {}} {256 0 0 0-7294 {}} {256 0 0 0-7521 {}} {256 0 0 0-7544 {}} {256 0 0 0-7750 {}} {256 0 0 0-7776 {}} {256 0 0 0-8002 {}} {256 0 0 0-8025 {}}} CYCLES {}}
set a(0-6919) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#4)(9-3)#8 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-971 LOC {1 0.0521895 86 0.0 86 0.0 90 0.8291185999999999} PREDS {{146 0 0 0-6906 {}} {258 0 0 0-6904 {}}} SUCCS {{259 0 1.564 0-6920 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-6920) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(15,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(6).@)#7 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-972 LOC {82 1.0 86 0.9415 86 1.0 87 0.09437493750000003 91 0.09437493750000003} PREDS {{259 0 1.564 0-6919 {}} {146 0 0 0-6906 {}} {258 0 1.564 0-6822 {}} {258 0 1.564 0-6796 {}} {258 0 1.564 0-6589 {}} {258 0 1.564 0-6566 {}} {258 0 1.564 0-6339 {}} {258 0 1.564 0-6322 {}} {774 0 1.564 0-8027 {}} {774 0 1.564 0-8004 {}} {774 0 1.564 0-7778 {}} {774 0 1.564 0-7752 {}} {774 0 1.564 0-7546 {}} {774 0 1.564 0-7523 {}} {774 0 1.564 0-7296 {}} {774 0 1.564 0-7270 {}} {774 0 1.564 0-7072 {}} {774 0 1.564 0-7049 {}}} SUCCS {{772 0 0 0-6322 {}} {772 0 0 0-6339 {}} {772 0 0 0-6566 {}} {772 0 0 0-6589 {}} {772 0 0 0-6796 {}} {772 0 0 0-6822 {}} {258 0 0 0-6961 {}} {256 0 0 0-7049 {}} {256 0 0 0-7072 {}} {130 0 0 0-7084 {}} {256 0 0 0-7270 {}} {256 0 0 0-7296 {}} {256 0 0 0-7523 {}} {256 0 0 0-7546 {}} {256 0 0 0-7752 {}} {256 0 0 0-7778 {}} {256 0 0 0-8004 {}} {256 0 0 0-8027 {}}} CYCLES {}}
set a(0-6921) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#4)(9-3) TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-973 LOC {1 0.0521895 86 0.0 86 0.0 90 0.8291185999999999} PREDS {{146 0 0 0-6906 {}} {258 0 0 0-6904 {}}} SUCCS {{259 0 1.564 0-6922 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-6922) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(16,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(7).@)#7 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-974 LOC {82 1.0 86 0.9415 86 1.0 87 0.09437493750000003 91 0.09437493750000003} PREDS {{259 0 1.564 0-6921 {}} {146 0 0 0-6906 {}} {258 0 1.564 0-6824 {}} {258 0 1.564 0-6798 {}} {258 0 1.564 0-6591 {}} {258 0 1.564 0-6568 {}} {258 0 1.564 0-6340 {}} {258 0 1.564 0-6324 {}} {774 0 1.564 0-8029 {}} {774 0 1.564 0-8006 {}} {774 0 1.564 0-7780 {}} {774 0 1.564 0-7754 {}} {774 0 1.564 0-7548 {}} {774 0 1.564 0-7525 {}} {774 0 1.564 0-7298 {}} {774 0 1.564 0-7272 {}} {774 0 1.564 0-7074 {}} {774 0 1.564 0-7051 {}}} SUCCS {{772 0 0 0-6324 {}} {772 0 0 0-6340 {}} {772 0 0 0-6568 {}} {772 0 0 0-6591 {}} {772 0 0 0-6798 {}} {772 0 0 0-6824 {}} {258 0 0 0-6961 {}} {256 0 0 0-7051 {}} {256 0 0 0-7074 {}} {130 0 0 0-7084 {}} {256 0 0 0-7272 {}} {256 0 0 0-7298 {}} {256 0 0 0-7525 {}} {256 0 0 0-7548 {}} {256 0 0 0-7754 {}} {256 0 0 0-7780 {}} {256 0 0 0-8006 {}} {256 0 0 0-8029 {}}} CYCLES {}}
set a(0-6923) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#4)(2-0)#4 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-975 LOC {1 0.0521895 1 1.0 1 1.0 91 0.80297815} PREDS {{258 0 0 0-6904 {}}} SUCCS {{258 0 0 0-6926 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-6924) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#4)(2-0)#5 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-976 LOC {1 0.0521895 1 1.0 1 1.0 91 0.80297815} PREDS {{258 0 0 0-6904 {}}} SUCCS {{258 0 0 0-6926 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-6925) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#4)(2-0)#6 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-977 LOC {1 0.0521895 1 1.0 1 1.0 91 0.80297815} PREDS {{258 0 0 0-6904 {}}} SUCCS {{259 0 0 0-6926 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-6926) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:nor#13 TYPE NOR PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-978 LOC {1 0.0521895 1 1.0 1 1.0 91 0.80297815} PREDS {{259 0 0 0-6925 {}} {258 0 0 0-6924 {}} {258 0 0 0-6923 {}}} SUCCS {{258 0 0 0-6961 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-6927) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#4)(2-0)#7 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-979 LOC {1 0.0521895 87 0.0 87 0.0 91 0.80297815} PREDS {{258 0 0 0-6904 {}}} SUCCS {{258 0 0 0-6931 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-6928) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#4)(2-0)#8 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-980 LOC {1 0.0521895 87 0.0 87 0.0 91 0.80297815} PREDS {{258 0 0 0-6904 {}}} SUCCS {{258 0 0 0-6930 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-6929) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#4)(2-0)#9 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-981 LOC {1 0.0521895 87 0.0 87 0.0 91 0.80297815} PREDS {{258 0 0 0-6904 {}}} SUCCS {{259 0 0 0-6930 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-6930) {AREA_SCORE {} NAME COMP_LOOP:nor#40 TYPE NOR PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-982 LOC {1 0.0521895 87 0.0 87 0.0 91 0.80297815} PREDS {{259 0 0 0-6929 {}} {258 0 0 0-6928 {}}} SUCCS {{259 0 0 0-6931 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-6931) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#91 TYPE AND PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-983 LOC {1 0.0521895 87 0.0 87 0.0 91 0.80297815} PREDS {{259 0 0 0-6930 {}} {258 0 0 0-6927 {}}} SUCCS {{258 0 0 0-6961 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-6932) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#4)(2-0)#10 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-984 LOC {1 0.0521895 87 0.0 87 0.0 91 0.80297815} PREDS {{258 0 0 0-6904 {}}} SUCCS {{258 0 0 0-6936 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-6933) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#4)(2-0)#11 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-985 LOC {1 0.0521895 87 0.0 87 0.0 91 0.80297815} PREDS {{258 0 0 0-6904 {}}} SUCCS {{258 0 0 0-6935 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-6934) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#4)(2-0)#12 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-986 LOC {1 0.0521895 87 0.0 87 0.0 91 0.80297815} PREDS {{258 0 0 0-6904 {}}} SUCCS {{259 0 0 0-6935 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-6935) {AREA_SCORE {} NAME COMP_LOOP:nor#41 TYPE NOR PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-987 LOC {1 0.0521895 87 0.0 87 0.0 91 0.80297815} PREDS {{259 0 0 0-6934 {}} {258 0 0 0-6933 {}}} SUCCS {{259 0 0 0-6936 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-6936) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#92 TYPE AND PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-988 LOC {1 0.0521895 87 0.0 87 0.0 91 0.80297815} PREDS {{259 0 0 0-6935 {}} {258 0 0 0-6932 {}}} SUCCS {{258 0 0 0-6961 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-6937) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#4)(2-0)#13 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-989 LOC {1 0.0521895 1 1.0 1 1.0 91 0.80297815} PREDS {{258 0 0 0-6904 {}}} SUCCS {{258 0 0 0-6941 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-6938) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#4)(2-0)#14 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-990 LOC {1 0.0521895 1 1.0 1 1.0 91 0.80297815} PREDS {{258 0 0 0-6904 {}}} SUCCS {{258 0 0 0-6941 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-6939) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#4)(2-0)#15 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-991 LOC {1 0.0521895 1 1.0 1 1.0 91 0.80297815} PREDS {{258 0 0 0-6904 {}}} SUCCS {{259 0 0 0-6940 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-6940) {AREA_SCORE {} NAME COMP_LOOP:not#73 TYPE NOT PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-992 LOC {1 0.0521895 1 1.0 1 1.0 91 0.80297815} PREDS {{259 0 0 0-6939 {}}} SUCCS {{259 0 0 0-6941 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-6941) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#93 TYPE AND PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-993 LOC {1 0.0521895 1 1.0 1 1.0 91 0.80297815} PREDS {{259 0 0 0-6940 {}} {258 0 0 0-6938 {}} {258 0 0 0-6937 {}}} SUCCS {{258 0 0 0-6961 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-6942) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#4)(2-0)#16 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-994 LOC {1 0.0521895 87 0.0 87 0.0 91 0.80297815} PREDS {{258 0 0 0-6904 {}}} SUCCS {{258 0 0 0-6946 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-6943) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#4)(2-0)#17 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-995 LOC {1 0.0521895 87 0.0 87 0.0 91 0.80297815} PREDS {{258 0 0 0-6904 {}}} SUCCS {{258 0 0 0-6945 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-6944) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#4)(2-0)#18 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-996 LOC {1 0.0521895 87 0.0 87 0.0 91 0.80297815} PREDS {{258 0 0 0-6904 {}}} SUCCS {{259 0 0 0-6945 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-6945) {AREA_SCORE {} NAME COMP_LOOP:nor#42 TYPE NOR PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-997 LOC {1 0.0521895 87 0.0 87 0.0 91 0.80297815} PREDS {{259 0 0 0-6944 {}} {258 0 0 0-6943 {}}} SUCCS {{259 0 0 0-6946 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-6946) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#94 TYPE AND PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-998 LOC {1 0.0521895 87 0.0 87 0.0 91 0.80297815} PREDS {{259 0 0 0-6945 {}} {258 0 0 0-6942 {}}} SUCCS {{258 0 0 0-6961 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-6947) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#4)(2-0)#19 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-999 LOC {1 0.0521895 1 1.0 1 1.0 91 0.80297815} PREDS {{258 0 0 0-6904 {}}} SUCCS {{258 0 0 0-6951 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-6948) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#4)(2-0)#20 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1000 LOC {1 0.0521895 1 1.0 1 1.0 91 0.80297815} PREDS {{258 0 0 0-6904 {}}} SUCCS {{258 0 0 0-6951 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-6949) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#4)(2-0)#21 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1001 LOC {1 0.0521895 1 1.0 1 1.0 91 0.80297815} PREDS {{258 0 0 0-6904 {}}} SUCCS {{259 0 0 0-6950 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-6950) {AREA_SCORE {} NAME COMP_LOOP:not#74 TYPE NOT PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1002 LOC {1 0.0521895 1 1.0 1 1.0 91 0.80297815} PREDS {{259 0 0 0-6949 {}}} SUCCS {{259 0 0 0-6951 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-6951) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#95 TYPE AND PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1003 LOC {1 0.0521895 1 1.0 1 1.0 91 0.80297815} PREDS {{259 0 0 0-6950 {}} {258 0 0 0-6948 {}} {258 0 0 0-6947 {}}} SUCCS {{258 0 0 0-6961 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-6952) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#4)(2-0)#22 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1004 LOC {1 0.0521895 1 1.0 1 1.0 91 0.80297815} PREDS {{258 0 0 0-6904 {}}} SUCCS {{258 0 0 0-6956 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-6953) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#4)(2-0)#23 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1005 LOC {1 0.0521895 1 1.0 1 1.0 91 0.80297815} PREDS {{258 0 0 0-6904 {}}} SUCCS {{258 0 0 0-6956 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-6954) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#4)(2-0)#24 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1006 LOC {1 0.0521895 1 1.0 1 1.0 91 0.80297815} PREDS {{258 0 0 0-6904 {}}} SUCCS {{259 0 0 0-6955 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-6955) {AREA_SCORE {} NAME COMP_LOOP:not#75 TYPE NOT PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1007 LOC {1 0.0521895 1 1.0 1 1.0 91 0.80297815} PREDS {{259 0 0 0-6954 {}}} SUCCS {{259 0 0 0-6956 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-6956) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#96 TYPE AND PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1008 LOC {1 0.0521895 1 1.0 1 1.0 91 0.80297815} PREDS {{259 0 0 0-6955 {}} {258 0 0 0-6953 {}} {258 0 0 0-6952 {}}} SUCCS {{258 0 0 0-6961 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-6957) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#4)(2-0)#25 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1009 LOC {1 0.0521895 1 1.0 1 1.0 91 0.80297815} PREDS {{258 0 0 0-6904 {}}} SUCCS {{258 0 0 0-6960 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-6958) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#4)(2-0)#26 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1010 LOC {1 0.0521895 1 1.0 1 1.0 91 0.80297815} PREDS {{258 0 0 0-6904 {}}} SUCCS {{258 0 0 0-6960 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-6959) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#4)(2-0)#27 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1011 LOC {1 0.0521895 1 1.0 1 1.0 91 0.80297815} PREDS {{258 0 0 0-6904 {}}} SUCCS {{259 0 0 0-6960 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-6960) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#97 TYPE AND PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1012 LOC {1 0.0521895 1 1.0 1 1.0 91 0.80297815} PREDS {{259 0 0 0-6959 {}} {258 0 0 0-6958 {}} {258 0 0 0-6957 {}}} SUCCS {{259 0 0 0-6961 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-6961) {AREA_SCORE 215.45 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mux1hot(64,8) QUANTITY 20 NAME COMP_LOOP:mux1h#7 TYPE MUX1HOT DELAY {0.78 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1013 LOC {83 0.094375 87 0.80297815 87 0.80297815 87 0.8518562926282051 91 0.8518562926282051} PREDS {{259 0 0 0-6960 {}} {258 0 0 0-6956 {}} {258 0 0 0-6951 {}} {258 0 0 0-6946 {}} {258 0 0 0-6941 {}} {258 0 0 0-6936 {}} {258 0 0 0-6931 {}} {258 0 0 0-6926 {}} {258 0 0 0-6922 {}} {258 0 0 0-6920 {}} {258 0 0 0-6918 {}} {258 0 0 0-6916 {}} {258 0 0 0-6914 {}} {258 0 0 0-6912 {}} {258 0 0 0-6910 {}} {258 0 0 0-6908 {}} {258 0 0 0-6074 {}} {258 0 0 0-6073 {}} {258 0 0 0-6072 {}} {258 0 0 0-6071 {}} {258 0 0 0-6070 {}} {258 0 0 0-6069 {}} {258 0 0 0-6068 {}} {258 0 0 0-6067 {}}} SUCCS {{259 0 0 0-6962 {}} {258 0 0 0-7052 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-6962) {AREA_SCORE {} NAME COMP_LOOP-4:factor2:not TYPE NOT PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1014 LOC {83 0.1432532 87 0.8518563499999999 87 0.8518563499999999 91 0.8518563499999999} PREDS {{259 0 0 0-6961 {}}} SUCCS {{259 0 0 0-6963 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-6963) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(64,0,64,0,64) QUANTITY 16 NAME COMP_LOOP-4:acc#6 TYPE ACCU DELAY {0.77 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1015 LOC {83 0.1432532 87 0.8518563499999999 87 0.8518563499999999 87 0.9002437073717948 91 0.9002437073717948} PREDS {{259 0 0 0-6962 {}} {258 0 0 0-6897 {}}} SUCCS {{259 0 0 0-6964 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-6964) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_dev.base TYPE {C-CORE PORT} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1016 LOC {83 0.1916406 87 0.90024375 87 0.90024375 91 0.90024375} PREDS {{259 0 0 0-6963 {}} {128 0 0 0-6966 {}}} SUCCS {{258 0 0 0-6966 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-6965) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_dev.m TYPE {C-CORE PORT} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1017 LOC {83 0.0 87 0.90024375 87 0.90024375 91 0.90024375} PREDS {{128 0 0 0-6966 {}}} SUCCS {{259 0 0 0-6966 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-6966) {AREA_SCORE 63500.57 LIBRARY cluster MODULE modulo_dev_5aba70be30c71e06949afd4ea79f22a65a69() QUANTITY 1 MULTICYCLE modulo_dev_5aba70be30c71e06949afd4ea79f22a65a69() MINCLKPRD 5.96 NAME COMP_LOOP-4:modulo_dev() TYPE C-CORE DELAY {11cy+0.10 ns} INPUT_DELAY {1.60 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1018 LOC {83 1.0 87 0.92 87 1.0 99 0.0064061875000001045 103 0.0064061875000001045} PREDS {{259 0 0 0-6965 {}} {258 0 0 0-6964 {}}} SUCCS {{128 0 0 0-6964 {}} {128 0 0 0-6965 {}} {259 0 0 0-6967 {}}} CYCLES {}}
set a(0-6967) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_dev.return TYPE {C-CORE PORT} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1019 LOC {95 0.006406225 99 0.11639707499999999 99 0.11639707499999999 103 0.11639707499999999} PREDS {{259 0 0 0-6966 {}}} SUCCS {{258 0 0 0-7029 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-6968) {AREA_SCORE {} NAME COMP_LOOP:k:asn#14 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1020 LOC {0 1.0 4 0.0 4 0.0 4 0.0 101 0.069711025} PREDS {{774 0 0 0-8033 {}}} SUCCS {{259 0 0 0-6969 {}} {130 0 0 0-7084 {}} {256 0 0 0-8033 {}}} CYCLES {}}
set a(0-6969) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:3))(6-0)#15 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1021 LOC {0 1.0 4 0.0 4 0.0 101 0.069711025} PREDS {{259 0 0 0-6968 {}}} SUCCS {{259 0 0 0-6970 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-6970) {AREA_SCORE {} NAME COMP_LOOP:tmp:conc#3 TYPE CONCATENATE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1022 LOC {0 1.0 4 0.069711025 4 0.069711025 101 0.069711025} PREDS {{259 0 0 0-6969 {}}} SUCCS {{259 0 0 0-6971 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-6971) {AREA_SCORE 6670.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mul(64,0,64,0,64) QUANTITY 1 NAME COMP_LOOP-4:tmp:mul TYPE MUL DELAY {12.54 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1023 LOC {1 0.0322516 4 0.069711025 4 0.069711025 4 0.85355763884964 101 0.85355763884964} PREDS {{259 0 0 0-6970 {}} {258 0 0 0-6484 {}}} SUCCS {{259 0 0 0-6972 {}} {258 0 0 0-6974 {}} {258 0 0 0-6976 {}} {258 0 0 0-6978 {}} {258 0 0 0-6980 {}} {258 0 0 0-6982 {}} {258 0 0 0-6984 {}} {258 0 0 0-6986 {}} {258 0 0 0-6988 {}} {258 0 0 0-6990 {}} {258 0 0 0-6991 {}} {258 0 0 0-6992 {}} {258 0 0 0-6994 {}} {258 0 0 0-6995 {}} {258 0 0 0-6996 {}} {258 0 0 0-6999 {}} {258 0 0 0-7000 {}} {258 0 0 0-7001 {}} {258 0 0 0-7004 {}} {258 0 0 0-7005 {}} {258 0 0 0-7006 {}} {258 0 0 0-7009 {}} {258 0 0 0-7010 {}} {258 0 0 0-7011 {}} {258 0 0 0-7014 {}} {258 0 0 0-7015 {}} {258 0 0 0-7016 {}} {258 0 0 0-7019 {}} {258 0 0 0-7020 {}} {258 0 0 0-7021 {}} {258 0 0 0-7024 {}} {258 0 0 0-7025 {}} {258 0 0 0-7026 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-6972) {AREA_SCORE {} NAME COMP_LOOP:tmp:slc(COMP_LOOP-4:tmp:mul.idiv)(2-0) TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1024 LOC {1 0.816098275 4 0.8535577 4 0.8535577 101 0.8535577} PREDS {{259 0 0 0-6971 {}}} SUCCS {{259 0 0 0-6973 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-6973) {AREA_SCORE {} NAME COMP_LOOP:tmp:switch#3 TYPE SELECT PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1025 LOC {1 0.816098275 4 0.8535577 4 0.8535577 101 0.8535577} PREDS {{259 0 0 0-6972 {}}} SUCCS {{146 0 0 0-6974 {}} {146 0 0 0-6975 {}} {146 0 0 0-6976 {}} {146 0 0 0-6977 {}} {146 0 0 0-6978 {}} {146 0 0 0-6979 {}} {146 0 0 0-6980 {}} {146 0 0 0-6981 {}} {146 0 0 0-6982 {}} {146 0 0 0-6983 {}} {146 0 0 0-6984 {}} {146 0 0 0-6985 {}} {146 0 0 0-6986 {}} {146 0 0 0-6987 {}} {146 0 0 0-6988 {}} {146 0 0 0-6989 {}}} CYCLES {}}
set a(0-6974) {AREA_SCORE {} NAME COMP_LOOP:tmp:COMP_LOOP:tmp:slc(COMP_LOOP-4:tmp:mul.idiv)(9-3)#1 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1026 LOC {1 0.816098275 4 0.8535577 4 0.8535577 101 0.8535577} PREDS {{146 0 0 0-6973 {}} {258 0 0 0-6971 {}}} SUCCS {{259 0 1.173 0-6975 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-6975) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(17,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:tmp:read_mem(twiddle:rsc(0)(0).@)#3 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1027 LOC {1 1.0 4 0.9415 4 1.0 5 0.09437493750000003 102 0.09437493750000003} PREDS {{259 0 1.173 0-6974 {}} {146 0 0 0-6973 {}}} SUCCS {{258 0 0 0-7028 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-6976) {AREA_SCORE {} NAME COMP_LOOP:tmp:COMP_LOOP:tmp:slc(COMP_LOOP-4:tmp:mul.idiv)(9-3)#2 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1028 LOC {1 0.816098275 4 0.8535577 4 0.8535577 101 0.8779967999999999} PREDS {{146 0 0 0-6973 {}} {258 0 0 0-6971 {}}} SUCCS {{259 0 0.782 0-6977 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-6977) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(18,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:tmp:read_mem(twiddle:rsc(0)(1).@)#3 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1029 LOC {1 1.0 4 0.9415 4 1.0 5 0.09437493750000003 102 0.09437493750000003} PREDS {{259 0 0.782 0-6976 {}} {146 0 0 0-6973 {}}} SUCCS {{258 0 0 0-7028 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-6978) {AREA_SCORE {} NAME COMP_LOOP:tmp:COMP_LOOP:tmp:slc(COMP_LOOP-4:tmp:mul.idiv)(9-3)#3 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1030 LOC {1 0.816098275 4 0.8535577 4 0.8535577 101 0.86370085} PREDS {{146 0 0 0-6973 {}} {258 0 0 0-6971 {}}} SUCCS {{259 0 1.011 0-6979 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-6979) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(19,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:tmp:read_mem(twiddle:rsc(0)(2).@)#3 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1031 LOC {1 1.0 4 0.9415 4 1.0 5 0.09437493750000003 102 0.09437493750000003} PREDS {{259 0 1.011 0-6978 {}} {146 0 0 0-6973 {}}} SUCCS {{258 0 0 0-7028 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-6980) {AREA_SCORE {} NAME COMP_LOOP:tmp:COMP_LOOP:tmp:slc(COMP_LOOP-4:tmp:mul.idiv)(9-3)#4 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1032 LOC {1 0.816098275 4 0.8535577 4 0.8535577 101 0.8779967999999999} PREDS {{146 0 0 0-6973 {}} {258 0 0 0-6971 {}}} SUCCS {{259 0 0.782 0-6981 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-6981) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(20,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:tmp:read_mem(twiddle:rsc(0)(3).@)#3 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1033 LOC {1 1.0 4 0.9415 4 1.0 5 0.09437493750000003 102 0.09437493750000003} PREDS {{259 0 0.782 0-6980 {}} {146 0 0 0-6973 {}}} SUCCS {{258 0 0 0-7028 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-6982) {AREA_SCORE {} NAME COMP_LOOP:tmp:COMP_LOOP:tmp:slc(COMP_LOOP-4:tmp:mul.idiv)(9-3)#5 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1034 LOC {1 0.816098275 4 0.8535577 4 0.8535577 101 0.858265775} PREDS {{146 0 0 0-6973 {}} {258 0 0 0-6971 {}}} SUCCS {{259 0 1.098 0-6983 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-6983) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(21,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:tmp:read_mem(twiddle:rsc(0)(4).@)#3 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1035 LOC {1 1.0 4 0.9415 4 1.0 5 0.09437493750000003 102 0.09437493750000003} PREDS {{259 0 1.098 0-6982 {}} {146 0 0 0-6973 {}}} SUCCS {{258 0 0 0-7028 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-6984) {AREA_SCORE {} NAME COMP_LOOP:tmp:COMP_LOOP:tmp:slc(COMP_LOOP-4:tmp:mul.idiv)(9-3)#6 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1036 LOC {1 0.816098275 4 0.8535577 4 0.8535577 101 0.8779967999999999} PREDS {{146 0 0 0-6973 {}} {258 0 0 0-6971 {}}} SUCCS {{259 0 0.782 0-6985 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-6985) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(22,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:tmp:read_mem(twiddle:rsc(0)(5).@)#3 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1037 LOC {1 1.0 4 0.9415 4 1.0 5 0.09437493750000003 102 0.09437493750000003} PREDS {{259 0 0.782 0-6984 {}} {146 0 0 0-6973 {}}} SUCCS {{258 0 0 0-7028 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-6986) {AREA_SCORE {} NAME COMP_LOOP:tmp:COMP_LOOP:tmp:slc(COMP_LOOP-4:tmp:mul.idiv)(9-3)#7 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1038 LOC {1 0.816098275 4 0.8535577 4 0.8535577 101 0.86370085} PREDS {{146 0 0 0-6973 {}} {258 0 0 0-6971 {}}} SUCCS {{259 0 1.011 0-6987 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-6987) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(23,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:tmp:read_mem(twiddle:rsc(0)(6).@)#3 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1039 LOC {1 1.0 4 0.9415 4 1.0 5 0.09437493750000003 102 0.09437493750000003} PREDS {{259 0 1.011 0-6986 {}} {146 0 0 0-6973 {}}} SUCCS {{258 0 0 0-7028 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-6988) {AREA_SCORE {} NAME COMP_LOOP:tmp:COMP_LOOP:tmp:slc(COMP_LOOP-4:tmp:mul.idiv)(9-3) TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1040 LOC {1 0.816098275 4 0.8535577 4 0.8535577 101 0.8779967999999999} PREDS {{146 0 0 0-6973 {}} {258 0 0 0-6971 {}}} SUCCS {{259 0 0.782 0-6989 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-6989) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(24,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:tmp:read_mem(twiddle:rsc(0)(7).@)#3 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1041 LOC {1 1.0 4 0.9415 4 1.0 5 0.09437493750000003 102 0.09437493750000003} PREDS {{259 0 0.782 0-6988 {}} {146 0 0 0-6973 {}}} SUCCS {{258 0 0 0-7028 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-6990) {AREA_SCORE {} NAME COMP_LOOP:tmp:slc(COMP_LOOP-4:tmp:mul.idiv)(2-0)#2 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1042 LOC {1 0.816098275 4 0.8535577 4 0.8535577 103 0.06751887499999999} PREDS {{258 0 0 0-6971 {}}} SUCCS {{258 0 0 0-6993 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-6991) {AREA_SCORE {} NAME COMP_LOOP:tmp:slc(COMP_LOOP-4:tmp:mul.idiv)(2-0)#3 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1043 LOC {1 0.816098275 4 0.8535577 4 0.8535577 103 0.06751887499999999} PREDS {{258 0 0 0-6971 {}}} SUCCS {{258 0 0 0-6993 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-6992) {AREA_SCORE {} NAME COMP_LOOP:tmp:slc(COMP_LOOP-4:tmp:mul.idiv)(2-0)#4 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1044 LOC {1 0.816098275 4 0.8535577 4 0.8535577 103 0.06751887499999999} PREDS {{258 0 0 0-6971 {}}} SUCCS {{259 0 0 0-6993 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-6993) {AREA_SCORE {} NAME COMP_LOOP:tmp:COMP_LOOP:tmp:nor#2 TYPE NOR PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1045 LOC {1 0.816098275 4 0.8535577 4 0.8535577 103 0.06751887499999999} PREDS {{259 0 0 0-6992 {}} {258 0 0 0-6991 {}} {258 0 0 0-6990 {}}} SUCCS {{258 0 0 0-7028 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-6994) {AREA_SCORE {} NAME COMP_LOOP:tmp:slc(COMP_LOOP-4:tmp:mul.idiv)(2-0)#5 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1046 LOC {1 0.816098275 5 0.0 5 0.0 103 0.06751887499999999} PREDS {{258 0 0 0-6971 {}}} SUCCS {{258 0 0 0-6998 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-6995) {AREA_SCORE {} NAME COMP_LOOP:tmp:slc(COMP_LOOP-4:tmp:mul.idiv)(2-0)#6 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1047 LOC {1 0.816098275 5 0.0 5 0.0 103 0.06751887499999999} PREDS {{258 0 0 0-6971 {}}} SUCCS {{258 0 0 0-6997 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-6996) {AREA_SCORE {} NAME COMP_LOOP:tmp:slc(COMP_LOOP-4:tmp:mul.idiv)(2-0)#7 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1048 LOC {1 0.816098275 5 0.0 5 0.0 103 0.06751887499999999} PREDS {{258 0 0 0-6971 {}}} SUCCS {{259 0 0 0-6997 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-6997) {AREA_SCORE {} NAME COMP_LOOP:tmp:nor#3 TYPE NOR PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1049 LOC {1 0.816098275 5 0.0 5 0.0 103 0.06751887499999999} PREDS {{259 0 0 0-6996 {}} {258 0 0 0-6995 {}}} SUCCS {{259 0 0 0-6998 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-6998) {AREA_SCORE {} NAME COMP_LOOP:tmp:COMP_LOOP:tmp:and#10 TYPE AND PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1050 LOC {1 0.816098275 5 0.0 5 0.0 103 0.06751887499999999} PREDS {{259 0 0 0-6997 {}} {258 0 0 0-6994 {}}} SUCCS {{258 0 0 0-7028 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-6999) {AREA_SCORE {} NAME COMP_LOOP:tmp:slc(COMP_LOOP-4:tmp:mul.idiv)(2-0)#8 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1051 LOC {1 0.816098275 5 0.0 5 0.0 103 0.06751887499999999} PREDS {{258 0 0 0-6971 {}}} SUCCS {{258 0 0 0-7003 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-7000) {AREA_SCORE {} NAME COMP_LOOP:tmp:slc(COMP_LOOP-4:tmp:mul.idiv)(2-0)#9 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1052 LOC {1 0.816098275 5 0.0 5 0.0 103 0.06751887499999999} PREDS {{258 0 0 0-6971 {}}} SUCCS {{258 0 0 0-7002 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-7001) {AREA_SCORE {} NAME COMP_LOOP:tmp:slc(COMP_LOOP-4:tmp:mul.idiv)(2-0)#10 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1053 LOC {1 0.816098275 5 0.0 5 0.0 103 0.06751887499999999} PREDS {{258 0 0 0-6971 {}}} SUCCS {{259 0 0 0-7002 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-7002) {AREA_SCORE {} NAME COMP_LOOP:tmp:nor#4 TYPE NOR PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1054 LOC {1 0.816098275 5 0.0 5 0.0 103 0.06751887499999999} PREDS {{259 0 0 0-7001 {}} {258 0 0 0-7000 {}}} SUCCS {{259 0 0 0-7003 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-7003) {AREA_SCORE {} NAME COMP_LOOP:tmp:COMP_LOOP:tmp:and#11 TYPE AND PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1055 LOC {1 0.816098275 5 0.0 5 0.0 103 0.06751887499999999} PREDS {{259 0 0 0-7002 {}} {258 0 0 0-6999 {}}} SUCCS {{258 0 0 0-7028 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-7004) {AREA_SCORE {} NAME COMP_LOOP:tmp:slc(COMP_LOOP-4:tmp:mul.idiv)(2-0)#11 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1056 LOC {1 0.816098275 4 0.8535577 4 0.8535577 103 0.06751887499999999} PREDS {{258 0 0 0-6971 {}}} SUCCS {{258 0 0 0-7008 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-7005) {AREA_SCORE {} NAME COMP_LOOP:tmp:slc(COMP_LOOP-4:tmp:mul.idiv)(2-0)#12 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1057 LOC {1 0.816098275 4 0.8535577 4 0.8535577 103 0.06751887499999999} PREDS {{258 0 0 0-6971 {}}} SUCCS {{258 0 0 0-7008 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-7006) {AREA_SCORE {} NAME COMP_LOOP:tmp:slc(COMP_LOOP-4:tmp:mul.idiv)(2-0)#13 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1058 LOC {1 0.816098275 4 0.8535577 4 0.8535577 103 0.06751887499999999} PREDS {{258 0 0 0-6971 {}}} SUCCS {{259 0 0 0-7007 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-7007) {AREA_SCORE {} NAME COMP_LOOP:tmp:not#11 TYPE NOT PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1059 LOC {1 0.816098275 4 0.8535577 4 0.8535577 103 0.06751887499999999} PREDS {{259 0 0 0-7006 {}}} SUCCS {{259 0 0 0-7008 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-7008) {AREA_SCORE {} NAME COMP_LOOP:tmp:COMP_LOOP:tmp:and#12 TYPE AND PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1060 LOC {1 0.816098275 4 0.8535577 4 0.8535577 103 0.06751887499999999} PREDS {{259 0 0 0-7007 {}} {258 0 0 0-7005 {}} {258 0 0 0-7004 {}}} SUCCS {{258 0 0 0-7028 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-7009) {AREA_SCORE {} NAME COMP_LOOP:tmp:slc(COMP_LOOP-4:tmp:mul.idiv)(2-0)#14 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1061 LOC {1 0.816098275 5 0.0 5 0.0 103 0.06751887499999999} PREDS {{258 0 0 0-6971 {}}} SUCCS {{258 0 0 0-7013 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-7010) {AREA_SCORE {} NAME COMP_LOOP:tmp:slc(COMP_LOOP-4:tmp:mul.idiv)(2-0)#15 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1062 LOC {1 0.816098275 5 0.0 5 0.0 103 0.06751887499999999} PREDS {{258 0 0 0-6971 {}}} SUCCS {{258 0 0 0-7012 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-7011) {AREA_SCORE {} NAME COMP_LOOP:tmp:slc(COMP_LOOP-4:tmp:mul.idiv)(2-0)#16 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1063 LOC {1 0.816098275 5 0.0 5 0.0 103 0.06751887499999999} PREDS {{258 0 0 0-6971 {}}} SUCCS {{259 0 0 0-7012 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-7012) {AREA_SCORE {} NAME COMP_LOOP:tmp:nor#5 TYPE NOR PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1064 LOC {1 0.816098275 5 0.0 5 0.0 103 0.06751887499999999} PREDS {{259 0 0 0-7011 {}} {258 0 0 0-7010 {}}} SUCCS {{259 0 0 0-7013 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-7013) {AREA_SCORE {} NAME COMP_LOOP:tmp:COMP_LOOP:tmp:and#13 TYPE AND PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1065 LOC {1 0.816098275 5 0.0 5 0.0 103 0.06751887499999999} PREDS {{259 0 0 0-7012 {}} {258 0 0 0-7009 {}}} SUCCS {{258 0 0 0-7028 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-7014) {AREA_SCORE {} NAME COMP_LOOP:tmp:slc(COMP_LOOP-4:tmp:mul.idiv)(2-0)#17 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1066 LOC {1 0.816098275 4 0.8535577 4 0.8535577 103 0.06751887499999999} PREDS {{258 0 0 0-6971 {}}} SUCCS {{258 0 0 0-7018 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-7015) {AREA_SCORE {} NAME COMP_LOOP:tmp:slc(COMP_LOOP-4:tmp:mul.idiv)(2-0)#18 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1067 LOC {1 0.816098275 4 0.8535577 4 0.8535577 103 0.06751887499999999} PREDS {{258 0 0 0-6971 {}}} SUCCS {{258 0 0 0-7018 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-7016) {AREA_SCORE {} NAME COMP_LOOP:tmp:slc(COMP_LOOP-4:tmp:mul.idiv)(2-0)#19 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1068 LOC {1 0.816098275 4 0.8535577 4 0.8535577 103 0.06751887499999999} PREDS {{258 0 0 0-6971 {}}} SUCCS {{259 0 0 0-7017 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-7017) {AREA_SCORE {} NAME COMP_LOOP:tmp:not#12 TYPE NOT PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1069 LOC {1 0.816098275 4 0.8535577 4 0.8535577 103 0.06751887499999999} PREDS {{259 0 0 0-7016 {}}} SUCCS {{259 0 0 0-7018 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-7018) {AREA_SCORE {} NAME COMP_LOOP:tmp:COMP_LOOP:tmp:and#14 TYPE AND PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1070 LOC {1 0.816098275 4 0.8535577 4 0.8535577 103 0.06751887499999999} PREDS {{259 0 0 0-7017 {}} {258 0 0 0-7015 {}} {258 0 0 0-7014 {}}} SUCCS {{258 0 0 0-7028 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-7019) {AREA_SCORE {} NAME COMP_LOOP:tmp:slc(COMP_LOOP-4:tmp:mul.idiv)(2-0)#20 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1071 LOC {1 0.816098275 4 0.8535577 4 0.8535577 103 0.06751887499999999} PREDS {{258 0 0 0-6971 {}}} SUCCS {{258 0 0 0-7023 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-7020) {AREA_SCORE {} NAME COMP_LOOP:tmp:slc(COMP_LOOP-4:tmp:mul.idiv)(2-0)#21 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1072 LOC {1 0.816098275 4 0.8535577 4 0.8535577 103 0.06751887499999999} PREDS {{258 0 0 0-6971 {}}} SUCCS {{258 0 0 0-7023 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-7021) {AREA_SCORE {} NAME COMP_LOOP:tmp:slc(COMP_LOOP-4:tmp:mul.idiv)(2-0)#22 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1073 LOC {1 0.816098275 4 0.8535577 4 0.8535577 103 0.06751887499999999} PREDS {{258 0 0 0-6971 {}}} SUCCS {{259 0 0 0-7022 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-7022) {AREA_SCORE {} NAME COMP_LOOP:tmp:not#13 TYPE NOT PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1074 LOC {1 0.816098275 4 0.8535577 4 0.8535577 103 0.06751887499999999} PREDS {{259 0 0 0-7021 {}}} SUCCS {{259 0 0 0-7023 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-7023) {AREA_SCORE {} NAME COMP_LOOP:tmp:COMP_LOOP:tmp:and#15 TYPE AND PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1075 LOC {1 0.816098275 4 0.8535577 4 0.8535577 103 0.06751887499999999} PREDS {{259 0 0 0-7022 {}} {258 0 0 0-7020 {}} {258 0 0 0-7019 {}}} SUCCS {{258 0 0 0-7028 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-7024) {AREA_SCORE {} NAME COMP_LOOP:tmp:slc(COMP_LOOP-4:tmp:mul.idiv)(2-0)#23 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1076 LOC {1 0.816098275 4 0.8535577 4 0.8535577 103 0.06751887499999999} PREDS {{258 0 0 0-6971 {}}} SUCCS {{258 0 0 0-7027 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-7025) {AREA_SCORE {} NAME COMP_LOOP:tmp:slc(COMP_LOOP-4:tmp:mul.idiv)(2-0)#24 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1077 LOC {1 0.816098275 4 0.8535577 4 0.8535577 103 0.06751887499999999} PREDS {{258 0 0 0-6971 {}}} SUCCS {{258 0 0 0-7027 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-7026) {AREA_SCORE {} NAME COMP_LOOP:tmp:slc(COMP_LOOP-4:tmp:mul.idiv)(2-0)#25 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1078 LOC {1 0.816098275 4 0.8535577 4 0.8535577 103 0.06751887499999999} PREDS {{258 0 0 0-6971 {}}} SUCCS {{259 0 0 0-7027 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-7027) {AREA_SCORE {} NAME COMP_LOOP:tmp:COMP_LOOP:tmp:and#16 TYPE AND PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1079 LOC {1 0.816098275 4 0.8535577 4 0.8535577 103 0.06751887499999999} PREDS {{259 0 0 0-7026 {}} {258 0 0 0-7025 {}} {258 0 0 0-7024 {}}} SUCCS {{259 0 0 0-7028 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-7028) {AREA_SCORE 215.45 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mux1hot(64,8) QUANTITY 20 NAME COMP_LOOP:tmp:mux1h#2 TYPE MUX1HOT DELAY {0.78 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1080 LOC {2 0.094375 5 0.9511217999999999 5 0.9511217999999999 5 0.999999942628205 103 0.11639701762820512} PREDS {{259 0 0 0-7027 {}} {258 0 0 0-7023 {}} {258 0 0 0-7018 {}} {258 0 0 0-7013 {}} {258 0 0 0-7008 {}} {258 0 0 0-7003 {}} {258 0 0 0-6998 {}} {258 0 0 0-6993 {}} {258 0 0 0-6989 {}} {258 0 0 0-6987 {}} {258 0 0 0-6985 {}} {258 0 0 0-6983 {}} {258 0 0 0-6981 {}} {258 0 0 0-6979 {}} {258 0 0 0-6977 {}} {258 0 0 0-6975 {}} {258 0 0 0-6066 {}} {258 0 0 0-6065 {}} {258 0 0 0-6064 {}} {258 0 0 0-6063 {}} {258 0 0 0-6062 {}} {258 0 0 0-6061 {}} {258 0 0 0-6060 {}} {258 0 0 0-6059 {}}} SUCCS {{259 0 0 0-7029 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-7029) {AREA_SCORE 6670.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mul(64,0,64,0,64) QUANTITY 1 NAME COMP_LOOP-4:mul TYPE MUL DELAY {12.54 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1081 LOC {95 0.006406225 99 0.11639707499999999 99 0.11639707499999999 99 0.9002436888496399 103 0.9002436888496399} PREDS {{259 0 0 0-7028 {}} {258 0 0 0-6967 {}}} SUCCS {{259 0 0 0-7030 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-7030) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_dev.base#1 TYPE {C-CORE PORT} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1082 LOC {95 0.7902528999999999 99 0.90024375 99 0.90024375 103 0.90024375} PREDS {{259 0 0 0-7029 {}} {128 0 0 0-7032 {}}} SUCCS {{258 0 0 0-7032 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-7031) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_dev.m#1 TYPE {C-CORE PORT} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1083 LOC {95 0.0 99 0.90024375 99 0.90024375 103 0.90024375} PREDS {{128 0 0 0-7032 {}}} SUCCS {{259 0 0 0-7032 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-7032) {AREA_SCORE 63500.57 LIBRARY cluster MODULE modulo_dev_5aba70be30c71e06949afd4ea79f22a65a69() QUANTITY 1 MULTICYCLE modulo_dev_5aba70be30c71e06949afd4ea79f22a65a69() MINCLKPRD 5.96 NAME COMP_LOOP-4:modulo_dev()#1 TYPE C-CORE DELAY {11cy+0.10 ns} INPUT_DELAY {1.60 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1084 LOC {95 1.0 99 0.92 99 1.0 111 0.0064061875000001045 115 0.0064061875000001045} PREDS {{259 0 0 0-7031 {}} {258 0 0 0-7030 {}}} SUCCS {{128 0 0 0-7030 {}} {128 0 0 0-7031 {}} {259 0 0 0-7033 {}}} CYCLES {}}
set a(0-7033) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_dev.return#1 TYPE {C-CORE PORT} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1085 LOC {107 0.006406225 111 0.8291185999999999 111 0.8291185999999999 115 0.8291185999999999} PREDS {{259 0 0 0-7032 {}}} SUCCS {{258 0 1.564 0-7037 {}} {258 0 1.564 0-7039 {}} {258 0 1.564 0-7041 {}} {258 0 1.564 0-7043 {}} {258 0 1.564 0-7045 {}} {258 0 1.564 0-7047 {}} {258 0 1.564 0-7049 {}} {258 0 1.564 0-7051 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-7034) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#4)(2-0)#1 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1086 LOC {1 0.0521895 1 1.0 1 1.0 115 0.8291185999999999} PREDS {{258 0 0 0-6904 {}}} SUCCS {{259 0 0 0-7035 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-7035) {AREA_SCORE {} NAME COMP_LOOP:switch#22 TYPE SELECT PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1087 LOC {1 0.0521895 1 1.0 1 1.0 115 0.8291185999999999} PREDS {{259 0 0 0-7034 {}}} SUCCS {{146 0 0 0-7036 {}} {130 0 0 0-7037 {}} {146 0 0 0-7038 {}} {130 0 0 0-7039 {}} {146 0 0 0-7040 {}} {130 0 0 0-7041 {}} {146 0 0 0-7042 {}} {130 0 0 0-7043 {}} {146 0 0 0-7044 {}} {130 0 0 0-7045 {}} {146 0 0 0-7046 {}} {130 0 0 0-7047 {}} {146 0 0 0-7048 {}} {130 0 0 0-7049 {}} {146 0 0 0-7050 {}} {130 0 0 0-7051 {}}} CYCLES {}}
set a(0-7036) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#4)(9-3)#9 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1088 LOC {1 0.0521895 111 0.0 111 0.0 115 0.8291185999999999} PREDS {{146 0 0 0-7035 {}} {258 0 0 0-6904 {}}} SUCCS {{259 0 1.564 0-7037 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-7037) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(9,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(0).@)#6 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1089 LOC {107 1.0 111 0.9415 111 1.0 112 0.006249937500000025 116 0.006249937500000025} PREDS {{774 0 0 0-7037 {}} {259 0 1.564 0-7036 {}} {130 0 0 0-7035 {}} {258 0 1.564 0-7033 {}} {256 0 0 0-6908 {}} {256 0 0 0-6844 {}} {128 0 0 0-6834 {}} {258 0 0 0-6810 {}} {258 0 0 0-6784 {}} {256 0 0 0-6686 {}} {256 0 0 0-6614 {}} {258 0 0 0-6577 {}} {258 0 0 0-6554 {}} {256 0 0 0-6424 {}} {256 0 0 0-6360 {}} {258 0 0 0-6333 {}} {258 0 0 0-6310 {}} {256 0 0 0-6234 {}} {256 0 0 0-6153 {}} {774 0 0 0-8015 {}} {774 0 0 0-7992 {}} {772 0 0 0-7863 {}} {772 0 0 0-7799 {}} {774 0 0 0-7766 {}} {774 0 0 0-7740 {}} {772 0 0 0-7643 {}} {772 0 0 0-7571 {}} {774 0 0 0-7534 {}} {774 0 0 0-7511 {}} {772 0 0 0-7382 {}} {772 0 0 0-7318 {}} {774 0 0 0-7284 {}} {774 0 0 0-7258 {}} {772 0 0 0-7177 {}} {772 0 0 0-7097 {}} {774 0 0 0-7060 {}}} SUCCS {{774 0 1.564 0-6153 {}} {774 0 1.564 0-6234 {}} {774 0 0 0-6310 {}} {774 0 0 0-6333 {}} {774 0 1.564 0-6360 {}} {774 0 1.564 0-6424 {}} {774 0 0 0-6554 {}} {774 0 0 0-6577 {}} {774 0 1.564 0-6614 {}} {774 0 1.564 0-6686 {}} {774 0 0 0-6784 {}} {774 0 0 0-6810 {}} {774 0 1.564 0-6844 {}} {774 0 1.564 0-6908 {}} {774 0 0 0-7037 {}} {258 0 0 0-7060 {}} {130 0 0 0-7084 {}} {258 0 1.564 0-7097 {}} {258 0 1.564 0-7177 {}} {258 0 0 0-7258 {}} {258 0 0 0-7284 {}} {258 0 1.564 0-7318 {}} {258 0 1.564 0-7382 {}} {258 0 0 0-7511 {}} {258 0 0 0-7534 {}} {258 0 1.564 0-7571 {}} {258 0 1.564 0-7643 {}} {258 0 0 0-7740 {}} {258 0 0 0-7766 {}} {258 0 1.564 0-7799 {}} {258 0 1.564 0-7863 {}} {258 0 0 0-7992 {}} {258 0 0 0-8015 {}}} CYCLES {}}
set a(0-7038) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#4)(9-3)#10 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1090 LOC {1 0.0521895 111 0.0 111 0.0 115 0.8291185999999999} PREDS {{146 0 0 0-7035 {}} {258 0 0 0-6904 {}}} SUCCS {{259 0 1.564 0-7039 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-7039) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(10,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(1).@)#6 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1091 LOC {107 1.0 111 0.9415 111 1.0 112 0.006249937500000025 116 0.006249937500000025} PREDS {{774 0 0 0-7039 {}} {259 0 1.564 0-7038 {}} {130 0 0 0-7035 {}} {258 0 1.564 0-7033 {}} {256 0 0 0-6910 {}} {256 0 0 0-6846 {}} {128 0 0 0-6834 {}} {258 0 0 0-6812 {}} {258 0 0 0-6786 {}} {256 0 0 0-6688 {}} {256 0 0 0-6616 {}} {258 0 0 0-6579 {}} {258 0 0 0-6556 {}} {256 0 0 0-6426 {}} {256 0 0 0-6362 {}} {258 0 0 0-6334 {}} {258 0 0 0-6312 {}} {256 0 0 0-6236 {}} {256 0 0 0-6154 {}} {774 0 0 0-8017 {}} {774 0 0 0-7994 {}} {772 0 0 0-7865 {}} {772 0 0 0-7801 {}} {774 0 0 0-7768 {}} {774 0 0 0-7742 {}} {772 0 0 0-7645 {}} {772 0 0 0-7573 {}} {774 0 0 0-7536 {}} {774 0 0 0-7513 {}} {772 0 0 0-7384 {}} {772 0 0 0-7320 {}} {774 0 0 0-7286 {}} {774 0 0 0-7260 {}} {772 0 0 0-7179 {}} {772 0 0 0-7099 {}} {774 0 0 0-7062 {}}} SUCCS {{774 0 1.564 0-6154 {}} {774 0 1.564 0-6236 {}} {774 0 0 0-6312 {}} {774 0 0 0-6334 {}} {774 0 1.564 0-6362 {}} {774 0 1.564 0-6426 {}} {774 0 0 0-6556 {}} {774 0 0 0-6579 {}} {774 0 1.564 0-6616 {}} {774 0 1.564 0-6688 {}} {774 0 0 0-6786 {}} {774 0 0 0-6812 {}} {774 0 1.564 0-6846 {}} {774 0 1.564 0-6910 {}} {774 0 0 0-7039 {}} {258 0 0 0-7062 {}} {130 0 0 0-7084 {}} {258 0 1.564 0-7099 {}} {258 0 1.564 0-7179 {}} {258 0 0 0-7260 {}} {258 0 0 0-7286 {}} {258 0 1.564 0-7320 {}} {258 0 1.564 0-7384 {}} {258 0 0 0-7513 {}} {258 0 0 0-7536 {}} {258 0 1.564 0-7573 {}} {258 0 1.564 0-7645 {}} {258 0 0 0-7742 {}} {258 0 0 0-7768 {}} {258 0 1.564 0-7801 {}} {258 0 1.564 0-7865 {}} {258 0 0 0-7994 {}} {258 0 0 0-8017 {}}} CYCLES {}}
set a(0-7040) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#4)(9-3)#11 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1092 LOC {1 0.0521895 111 0.0 111 0.0 115 0.8291185999999999} PREDS {{146 0 0 0-7035 {}} {258 0 0 0-6904 {}}} SUCCS {{259 0 1.564 0-7041 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-7041) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(11,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(2).@)#6 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1093 LOC {107 1.0 111 0.9415 111 1.0 112 0.006249937500000025 116 0.006249937500000025} PREDS {{774 0 0 0-7041 {}} {259 0 1.564 0-7040 {}} {130 0 0 0-7035 {}} {258 0 1.564 0-7033 {}} {256 0 0 0-6912 {}} {256 0 0 0-6848 {}} {128 0 0 0-6834 {}} {258 0 0 0-6814 {}} {258 0 0 0-6788 {}} {256 0 0 0-6690 {}} {256 0 0 0-6618 {}} {258 0 0 0-6581 {}} {258 0 0 0-6558 {}} {256 0 0 0-6428 {}} {256 0 0 0-6364 {}} {258 0 0 0-6335 {}} {258 0 0 0-6314 {}} {256 0 0 0-6238 {}} {256 0 0 0-6155 {}} {774 0 0 0-8019 {}} {774 0 0 0-7996 {}} {772 0 0 0-7867 {}} {772 0 0 0-7803 {}} {774 0 0 0-7770 {}} {774 0 0 0-7744 {}} {772 0 0 0-7647 {}} {772 0 0 0-7575 {}} {774 0 0 0-7538 {}} {774 0 0 0-7515 {}} {772 0 0 0-7386 {}} {772 0 0 0-7322 {}} {774 0 0 0-7288 {}} {774 0 0 0-7262 {}} {772 0 0 0-7181 {}} {772 0 0 0-7101 {}} {774 0 0 0-7064 {}}} SUCCS {{774 0 1.564 0-6155 {}} {774 0 1.564 0-6238 {}} {774 0 0 0-6314 {}} {774 0 0 0-6335 {}} {774 0 1.564 0-6364 {}} {774 0 1.564 0-6428 {}} {774 0 0 0-6558 {}} {774 0 0 0-6581 {}} {774 0 1.564 0-6618 {}} {774 0 1.564 0-6690 {}} {774 0 0 0-6788 {}} {774 0 0 0-6814 {}} {774 0 1.564 0-6848 {}} {774 0 1.564 0-6912 {}} {774 0 0 0-7041 {}} {258 0 0 0-7064 {}} {130 0 0 0-7084 {}} {258 0 1.564 0-7101 {}} {258 0 1.564 0-7181 {}} {258 0 0 0-7262 {}} {258 0 0 0-7288 {}} {258 0 1.564 0-7322 {}} {258 0 1.564 0-7386 {}} {258 0 0 0-7515 {}} {258 0 0 0-7538 {}} {258 0 1.564 0-7575 {}} {258 0 1.564 0-7647 {}} {258 0 0 0-7744 {}} {258 0 0 0-7770 {}} {258 0 1.564 0-7803 {}} {258 0 1.564 0-7867 {}} {258 0 0 0-7996 {}} {258 0 0 0-8019 {}}} CYCLES {}}
set a(0-7042) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#4)(9-3)#12 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1094 LOC {1 0.0521895 111 0.0 111 0.0 115 0.8291185999999999} PREDS {{146 0 0 0-7035 {}} {258 0 0 0-6904 {}}} SUCCS {{259 0 1.564 0-7043 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-7043) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(12,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(3).@)#6 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1095 LOC {107 1.0 111 0.9415 111 1.0 112 0.006249937500000025 116 0.006249937500000025} PREDS {{774 0 0 0-7043 {}} {259 0 1.564 0-7042 {}} {130 0 0 0-7035 {}} {258 0 1.564 0-7033 {}} {256 0 0 0-6914 {}} {256 0 0 0-6850 {}} {128 0 0 0-6834 {}} {258 0 0 0-6816 {}} {258 0 0 0-6790 {}} {256 0 0 0-6692 {}} {256 0 0 0-6620 {}} {258 0 0 0-6583 {}} {258 0 0 0-6560 {}} {256 0 0 0-6430 {}} {256 0 0 0-6366 {}} {258 0 0 0-6336 {}} {258 0 0 0-6316 {}} {256 0 0 0-6240 {}} {256 0 0 0-6156 {}} {774 0 0 0-8021 {}} {774 0 0 0-7998 {}} {772 0 0 0-7869 {}} {772 0 0 0-7805 {}} {774 0 0 0-7772 {}} {774 0 0 0-7746 {}} {772 0 0 0-7649 {}} {772 0 0 0-7577 {}} {774 0 0 0-7540 {}} {774 0 0 0-7517 {}} {772 0 0 0-7388 {}} {772 0 0 0-7324 {}} {774 0 0 0-7290 {}} {774 0 0 0-7264 {}} {772 0 0 0-7183 {}} {772 0 0 0-7103 {}} {774 0 0 0-7066 {}}} SUCCS {{774 0 1.564 0-6156 {}} {774 0 1.564 0-6240 {}} {774 0 0 0-6316 {}} {774 0 0 0-6336 {}} {774 0 1.564 0-6366 {}} {774 0 1.564 0-6430 {}} {774 0 0 0-6560 {}} {774 0 0 0-6583 {}} {774 0 1.564 0-6620 {}} {774 0 1.564 0-6692 {}} {774 0 0 0-6790 {}} {774 0 0 0-6816 {}} {774 0 1.564 0-6850 {}} {774 0 1.564 0-6914 {}} {774 0 0 0-7043 {}} {258 0 0 0-7066 {}} {130 0 0 0-7084 {}} {258 0 1.564 0-7103 {}} {258 0 1.564 0-7183 {}} {258 0 0 0-7264 {}} {258 0 0 0-7290 {}} {258 0 1.564 0-7324 {}} {258 0 1.564 0-7388 {}} {258 0 0 0-7517 {}} {258 0 0 0-7540 {}} {258 0 1.564 0-7577 {}} {258 0 1.564 0-7649 {}} {258 0 0 0-7746 {}} {258 0 0 0-7772 {}} {258 0 1.564 0-7805 {}} {258 0 1.564 0-7869 {}} {258 0 0 0-7998 {}} {258 0 0 0-8021 {}}} CYCLES {}}
set a(0-7044) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#4)(9-3)#13 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1096 LOC {1 0.0521895 111 0.0 111 0.0 115 0.8291185999999999} PREDS {{146 0 0 0-7035 {}} {258 0 0 0-6904 {}}} SUCCS {{259 0 1.564 0-7045 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-7045) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(4).@)#6 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1097 LOC {107 1.0 111 0.9415 111 1.0 112 0.006249937500000025 116 0.006249937500000025} PREDS {{774 0 0 0-7045 {}} {259 0 1.564 0-7044 {}} {130 0 0 0-7035 {}} {258 0 1.564 0-7033 {}} {256 0 0 0-6916 {}} {256 0 0 0-6852 {}} {128 0 0 0-6834 {}} {258 0 0 0-6818 {}} {258 0 0 0-6792 {}} {256 0 0 0-6694 {}} {256 0 0 0-6622 {}} {258 0 0 0-6585 {}} {258 0 0 0-6562 {}} {256 0 0 0-6432 {}} {256 0 0 0-6368 {}} {258 0 0 0-6337 {}} {258 0 0 0-6318 {}} {256 0 0 0-6242 {}} {256 0 0 0-6157 {}} {774 0 0 0-8023 {}} {774 0 0 0-8000 {}} {772 0 0 0-7871 {}} {772 0 0 0-7807 {}} {774 0 0 0-7774 {}} {774 0 0 0-7748 {}} {772 0 0 0-7651 {}} {772 0 0 0-7579 {}} {774 0 0 0-7542 {}} {774 0 0 0-7519 {}} {772 0 0 0-7390 {}} {772 0 0 0-7326 {}} {774 0 0 0-7292 {}} {774 0 0 0-7266 {}} {772 0 0 0-7185 {}} {772 0 0 0-7105 {}} {774 0 0 0-7068 {}}} SUCCS {{774 0 1.564 0-6157 {}} {774 0 1.564 0-6242 {}} {774 0 0 0-6318 {}} {774 0 0 0-6337 {}} {774 0 1.564 0-6368 {}} {774 0 1.564 0-6432 {}} {774 0 0 0-6562 {}} {774 0 0 0-6585 {}} {774 0 1.564 0-6622 {}} {774 0 1.564 0-6694 {}} {774 0 0 0-6792 {}} {774 0 0 0-6818 {}} {774 0 1.564 0-6852 {}} {774 0 1.564 0-6916 {}} {774 0 0 0-7045 {}} {258 0 0 0-7068 {}} {130 0 0 0-7084 {}} {258 0 1.564 0-7105 {}} {258 0 1.564 0-7185 {}} {258 0 0 0-7266 {}} {258 0 0 0-7292 {}} {258 0 1.564 0-7326 {}} {258 0 1.564 0-7390 {}} {258 0 0 0-7519 {}} {258 0 0 0-7542 {}} {258 0 1.564 0-7579 {}} {258 0 1.564 0-7651 {}} {258 0 0 0-7748 {}} {258 0 0 0-7774 {}} {258 0 1.564 0-7807 {}} {258 0 1.564 0-7871 {}} {258 0 0 0-8000 {}} {258 0 0 0-8023 {}}} CYCLES {}}
set a(0-7046) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#4)(9-3)#14 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1098 LOC {1 0.0521895 111 0.0 111 0.0 115 0.8291185999999999} PREDS {{146 0 0 0-7035 {}} {258 0 0 0-6904 {}}} SUCCS {{259 0 1.564 0-7047 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-7047) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(14,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(5).@)#6 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1099 LOC {107 1.0 111 0.9415 111 1.0 112 0.006249937500000025 116 0.006249937500000025} PREDS {{774 0 0 0-7047 {}} {259 0 1.564 0-7046 {}} {130 0 0 0-7035 {}} {258 0 1.564 0-7033 {}} {256 0 0 0-6918 {}} {256 0 0 0-6854 {}} {128 0 0 0-6834 {}} {258 0 0 0-6820 {}} {258 0 0 0-6794 {}} {256 0 0 0-6696 {}} {256 0 0 0-6624 {}} {258 0 0 0-6587 {}} {258 0 0 0-6564 {}} {256 0 0 0-6434 {}} {256 0 0 0-6370 {}} {258 0 0 0-6338 {}} {258 0 0 0-6320 {}} {256 0 0 0-6244 {}} {256 0 0 0-6158 {}} {774 0 0 0-8025 {}} {774 0 0 0-8002 {}} {772 0 0 0-7873 {}} {772 0 0 0-7809 {}} {774 0 0 0-7776 {}} {774 0 0 0-7750 {}} {772 0 0 0-7653 {}} {772 0 0 0-7581 {}} {774 0 0 0-7544 {}} {774 0 0 0-7521 {}} {772 0 0 0-7392 {}} {772 0 0 0-7328 {}} {774 0 0 0-7294 {}} {774 0 0 0-7268 {}} {772 0 0 0-7187 {}} {772 0 0 0-7107 {}} {774 0 0 0-7070 {}}} SUCCS {{774 0 1.564 0-6158 {}} {774 0 1.564 0-6244 {}} {774 0 0 0-6320 {}} {774 0 0 0-6338 {}} {774 0 1.564 0-6370 {}} {774 0 1.564 0-6434 {}} {774 0 0 0-6564 {}} {774 0 0 0-6587 {}} {774 0 1.564 0-6624 {}} {774 0 1.564 0-6696 {}} {774 0 0 0-6794 {}} {774 0 0 0-6820 {}} {774 0 1.564 0-6854 {}} {774 0 1.564 0-6918 {}} {774 0 0 0-7047 {}} {258 0 0 0-7070 {}} {130 0 0 0-7084 {}} {258 0 1.564 0-7107 {}} {258 0 1.564 0-7187 {}} {258 0 0 0-7268 {}} {258 0 0 0-7294 {}} {258 0 1.564 0-7328 {}} {258 0 1.564 0-7392 {}} {258 0 0 0-7521 {}} {258 0 0 0-7544 {}} {258 0 1.564 0-7581 {}} {258 0 1.564 0-7653 {}} {258 0 0 0-7750 {}} {258 0 0 0-7776 {}} {258 0 1.564 0-7809 {}} {258 0 1.564 0-7873 {}} {258 0 0 0-8002 {}} {258 0 0 0-8025 {}}} CYCLES {}}
set a(0-7048) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#4)(9-3)#15 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1100 LOC {1 0.0521895 111 0.0 111 0.0 115 0.8291185999999999} PREDS {{146 0 0 0-7035 {}} {258 0 0 0-6904 {}}} SUCCS {{259 0 1.564 0-7049 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-7049) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(15,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(6).@)#6 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1101 LOC {107 1.0 111 0.9415 111 1.0 112 0.006249937500000025 116 0.006249937500000025} PREDS {{774 0 0 0-7049 {}} {259 0 1.564 0-7048 {}} {130 0 0 0-7035 {}} {258 0 1.564 0-7033 {}} {256 0 0 0-6920 {}} {256 0 0 0-6856 {}} {128 0 0 0-6834 {}} {258 0 0 0-6822 {}} {258 0 0 0-6796 {}} {256 0 0 0-6698 {}} {256 0 0 0-6626 {}} {258 0 0 0-6589 {}} {258 0 0 0-6566 {}} {256 0 0 0-6436 {}} {256 0 0 0-6372 {}} {258 0 0 0-6339 {}} {258 0 0 0-6322 {}} {256 0 0 0-6246 {}} {256 0 0 0-6159 {}} {774 0 0 0-8027 {}} {774 0 0 0-8004 {}} {772 0 0 0-7875 {}} {772 0 0 0-7811 {}} {774 0 0 0-7778 {}} {774 0 0 0-7752 {}} {772 0 0 0-7655 {}} {772 0 0 0-7583 {}} {774 0 0 0-7546 {}} {774 0 0 0-7523 {}} {772 0 0 0-7394 {}} {772 0 0 0-7330 {}} {774 0 0 0-7296 {}} {774 0 0 0-7270 {}} {772 0 0 0-7189 {}} {772 0 0 0-7109 {}} {774 0 0 0-7072 {}}} SUCCS {{774 0 1.564 0-6159 {}} {774 0 1.564 0-6246 {}} {774 0 0 0-6322 {}} {774 0 0 0-6339 {}} {774 0 1.564 0-6372 {}} {774 0 1.564 0-6436 {}} {774 0 0 0-6566 {}} {774 0 0 0-6589 {}} {774 0 1.564 0-6626 {}} {774 0 1.564 0-6698 {}} {774 0 0 0-6796 {}} {774 0 0 0-6822 {}} {774 0 1.564 0-6856 {}} {774 0 1.564 0-6920 {}} {774 0 0 0-7049 {}} {258 0 0 0-7072 {}} {130 0 0 0-7084 {}} {258 0 1.564 0-7109 {}} {258 0 1.564 0-7189 {}} {258 0 0 0-7270 {}} {258 0 0 0-7296 {}} {258 0 1.564 0-7330 {}} {258 0 1.564 0-7394 {}} {258 0 0 0-7523 {}} {258 0 0 0-7546 {}} {258 0 1.564 0-7583 {}} {258 0 1.564 0-7655 {}} {258 0 0 0-7752 {}} {258 0 0 0-7778 {}} {258 0 1.564 0-7811 {}} {258 0 1.564 0-7875 {}} {258 0 0 0-8004 {}} {258 0 0 0-8027 {}}} CYCLES {}}
set a(0-7050) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#4)(9-3)#1 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1102 LOC {1 0.0521895 111 0.0 111 0.0 115 0.8291185999999999} PREDS {{146 0 0 0-7035 {}} {258 0 0 0-6904 {}}} SUCCS {{259 0 1.564 0-7051 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-7051) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(16,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(7).@)#6 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1103 LOC {107 1.0 111 0.9415 111 1.0 112 0.006249937500000025 116 0.006249937500000025} PREDS {{774 0 0 0-7051 {}} {259 0 1.564 0-7050 {}} {130 0 0 0-7035 {}} {258 0 1.564 0-7033 {}} {256 0 0 0-6922 {}} {256 0 0 0-6858 {}} {128 0 0 0-6834 {}} {258 0 0 0-6824 {}} {258 0 0 0-6798 {}} {256 0 0 0-6700 {}} {256 0 0 0-6628 {}} {258 0 0 0-6591 {}} {258 0 0 0-6568 {}} {256 0 0 0-6438 {}} {256 0 0 0-6374 {}} {258 0 0 0-6340 {}} {258 0 0 0-6324 {}} {256 0 0 0-6248 {}} {256 0 0 0-6160 {}} {774 0 0 0-8029 {}} {774 0 0 0-8006 {}} {772 0 0 0-7877 {}} {772 0 0 0-7813 {}} {774 0 0 0-7780 {}} {774 0 0 0-7754 {}} {772 0 0 0-7657 {}} {772 0 0 0-7585 {}} {774 0 0 0-7548 {}} {774 0 0 0-7525 {}} {772 0 0 0-7396 {}} {772 0 0 0-7332 {}} {774 0 0 0-7298 {}} {774 0 0 0-7272 {}} {772 0 0 0-7191 {}} {772 0 0 0-7111 {}} {774 0 0 0-7074 {}}} SUCCS {{774 0 1.564 0-6160 {}} {774 0 1.564 0-6248 {}} {774 0 0 0-6324 {}} {774 0 0 0-6340 {}} {774 0 1.564 0-6374 {}} {774 0 1.564 0-6438 {}} {774 0 0 0-6568 {}} {774 0 0 0-6591 {}} {774 0 1.564 0-6628 {}} {774 0 1.564 0-6700 {}} {774 0 0 0-6798 {}} {774 0 0 0-6824 {}} {774 0 1.564 0-6858 {}} {774 0 1.564 0-6922 {}} {774 0 0 0-7051 {}} {258 0 0 0-7074 {}} {130 0 0 0-7084 {}} {258 0 1.564 0-7111 {}} {258 0 1.564 0-7191 {}} {258 0 0 0-7272 {}} {258 0 0 0-7298 {}} {258 0 1.564 0-7332 {}} {258 0 1.564 0-7396 {}} {258 0 0 0-7525 {}} {258 0 0 0-7548 {}} {258 0 1.564 0-7585 {}} {258 0 1.564 0-7657 {}} {258 0 0 0-7754 {}} {258 0 0 0-7780 {}} {258 0 1.564 0-7813 {}} {258 0 1.564 0-7877 {}} {258 0 0 0-8006 {}} {258 0 0 0-8029 {}}} CYCLES {}}
set a(0-7052) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(64,0,64,0,64) QUANTITY 16 NAME COMP_LOOP-4:acc#8 TYPE ACCU DELAY {0.77 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1104 LOC {83 0.1432532 87 0.9516125999999999 87 0.9516125999999999 87 0.9999999573717948 104 0.9002437073717948} PREDS {{258 0 0 0-6961 {}} {258 0 0 0-6897 {}}} SUCCS {{259 0 0 0-7053 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-7053) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_dev.base#2 TYPE {C-CORE PORT} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1105 LOC {83 0.1916406 88 0.90024375 88 0.90024375 104 0.90024375} PREDS {{259 0 0 0-7052 {}} {128 0 0 0-7055 {}}} SUCCS {{258 0 0 0-7055 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-7054) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_dev.m#2 TYPE {C-CORE PORT} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1106 LOC {83 0.0 88 0.90024375 88 0.90024375 104 0.90024375} PREDS {{128 0 0 0-7055 {}}} SUCCS {{259 0 0 0-7055 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-7055) {AREA_SCORE 63500.57 LIBRARY cluster MODULE modulo_dev_5aba70be30c71e06949afd4ea79f22a65a69() QUANTITY 1 MULTICYCLE modulo_dev_5aba70be30c71e06949afd4ea79f22a65a69() MINCLKPRD 5.96 NAME COMP_LOOP-4:modulo_dev()#2 TYPE C-CORE DELAY {11cy+0.10 ns} INPUT_DELAY {1.60 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1107 LOC {83 1.0 88 0.92 88 1.0 100 0.0064061875000001045 116 0.0064061875000001045} PREDS {{259 0 0 0-7054 {}} {258 0 0 0-7053 {}}} SUCCS {{128 0 0 0-7053 {}} {128 0 0 0-7054 {}} {259 0 0 0-7056 {}}} CYCLES {}}
set a(0-7056) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_dev.return#2 TYPE {C-CORE PORT} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1108 LOC {95 0.006406225 100 1.0 100 1.0 116 0.8291185999999999} PREDS {{259 0 0 0-7055 {}}} SUCCS {{258 0 1.564 0-7060 {}} {258 0 1.564 0-7062 {}} {258 0 1.564 0-7064 {}} {258 0 1.564 0-7066 {}} {258 0 1.564 0-7068 {}} {258 0 1.564 0-7070 {}} {258 0 1.564 0-7072 {}} {258 0 1.564 0-7074 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-7057) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#4)(2-0)#1 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1109 LOC {1 0.034865775 1 1.0 1 1.0 116 0.8291185999999999} PREDS {{258 0 0 0-6840 {}}} SUCCS {{259 0 0 0-7058 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-7058) {AREA_SCORE {} NAME COMP_LOOP:switch#23 TYPE SELECT PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1110 LOC {1 0.034865775 1 1.0 1 1.0 116 0.8291185999999999} PREDS {{259 0 0 0-7057 {}}} SUCCS {{146 0 0 0-7059 {}} {130 0 0 0-7060 {}} {146 0 0 0-7061 {}} {130 0 0 0-7062 {}} {146 0 0 0-7063 {}} {130 0 0 0-7064 {}} {146 0 0 0-7065 {}} {130 0 0 0-7066 {}} {146 0 0 0-7067 {}} {130 0 0 0-7068 {}} {146 0 0 0-7069 {}} {130 0 0 0-7070 {}} {146 0 0 0-7071 {}} {130 0 0 0-7072 {}} {146 0 0 0-7073 {}} {130 0 0 0-7074 {}}} CYCLES {}}
set a(0-7059) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#1.cse#4)(9-3)#9 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1111 LOC {1 0.034865775 112 0.0 112 0.0 116 0.8291185999999999} PREDS {{146 0 0 0-7058 {}} {258 0 0 0-6840 {}}} SUCCS {{259 0 1.564 0-7060 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-7060) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(9,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(0).@)#7 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1112 LOC {108 1.0 112 0.9415 112 1.0 113 0.006249937500000025 117 0.006249937500000025} PREDS {{774 0 0 0-7060 {}} {259 0 1.564 0-7059 {}} {130 0 0 0-7058 {}} {258 0 1.564 0-7056 {}} {258 0 0 0-7037 {}} {256 0 0 0-6908 {}} {256 0 0 0-6844 {}} {128 0 0 0-6834 {}} {258 0 0 0-6810 {}} {258 0 0 0-6784 {}} {256 0 0 0-6686 {}} {256 0 0 0-6614 {}} {258 0 0 0-6577 {}} {258 0 0 0-6554 {}} {256 0 0 0-6424 {}} {256 0 0 0-6360 {}} {258 0 0 0-6333 {}} {258 0 0 0-6310 {}} {256 0 0 0-6234 {}} {256 0 0 0-6153 {}} {774 0 0 0-8015 {}} {774 0 0 0-7992 {}} {772 0 0 0-7863 {}} {772 0 0 0-7799 {}} {774 0 0 0-7766 {}} {774 0 0 0-7740 {}} {772 0 0 0-7643 {}} {772 0 0 0-7571 {}} {774 0 0 0-7534 {}} {774 0 0 0-7511 {}} {772 0 0 0-7382 {}} {772 0 0 0-7318 {}} {774 0 0 0-7284 {}} {774 0 0 0-7258 {}} {772 0 0 0-7177 {}} {772 0 0 0-7097 {}}} SUCCS {{774 0 1.564 0-6153 {}} {774 0 1.564 0-6234 {}} {774 0 0 0-6310 {}} {774 0 0 0-6333 {}} {774 0 1.564 0-6360 {}} {774 0 1.564 0-6424 {}} {774 0 0 0-6554 {}} {774 0 0 0-6577 {}} {774 0 1.564 0-6614 {}} {774 0 1.564 0-6686 {}} {774 0 0 0-6784 {}} {774 0 0 0-6810 {}} {774 0 1.564 0-6844 {}} {774 0 1.564 0-6908 {}} {774 0 0 0-7037 {}} {774 0 0 0-7060 {}} {130 0 0 0-7084 {}} {258 0 1.564 0-7097 {}} {258 0 1.564 0-7177 {}} {258 0 0 0-7258 {}} {258 0 0 0-7284 {}} {258 0 1.564 0-7318 {}} {258 0 1.564 0-7382 {}} {258 0 0 0-7511 {}} {258 0 0 0-7534 {}} {258 0 1.564 0-7571 {}} {258 0 1.564 0-7643 {}} {258 0 0 0-7740 {}} {258 0 0 0-7766 {}} {258 0 1.564 0-7799 {}} {258 0 1.564 0-7863 {}} {258 0 0 0-7992 {}} {258 0 0 0-8015 {}}} CYCLES {}}
set a(0-7061) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#1.cse#4)(9-3)#10 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1113 LOC {1 0.034865775 112 0.0 112 0.0 116 0.8291185999999999} PREDS {{146 0 0 0-7058 {}} {258 0 0 0-6840 {}}} SUCCS {{259 0 1.564 0-7062 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-7062) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(10,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(1).@)#7 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1114 LOC {108 1.0 112 0.9415 112 1.0 113 0.006249937500000025 117 0.006249937500000025} PREDS {{774 0 0 0-7062 {}} {259 0 1.564 0-7061 {}} {130 0 0 0-7058 {}} {258 0 1.564 0-7056 {}} {258 0 0 0-7039 {}} {256 0 0 0-6910 {}} {256 0 0 0-6846 {}} {128 0 0 0-6834 {}} {258 0 0 0-6812 {}} {258 0 0 0-6786 {}} {256 0 0 0-6688 {}} {256 0 0 0-6616 {}} {258 0 0 0-6579 {}} {258 0 0 0-6556 {}} {256 0 0 0-6426 {}} {256 0 0 0-6362 {}} {258 0 0 0-6334 {}} {258 0 0 0-6312 {}} {256 0 0 0-6236 {}} {256 0 0 0-6154 {}} {774 0 0 0-8017 {}} {774 0 0 0-7994 {}} {772 0 0 0-7865 {}} {772 0 0 0-7801 {}} {774 0 0 0-7768 {}} {774 0 0 0-7742 {}} {772 0 0 0-7645 {}} {772 0 0 0-7573 {}} {774 0 0 0-7536 {}} {774 0 0 0-7513 {}} {772 0 0 0-7384 {}} {772 0 0 0-7320 {}} {774 0 0 0-7286 {}} {774 0 0 0-7260 {}} {772 0 0 0-7179 {}} {772 0 0 0-7099 {}}} SUCCS {{774 0 1.564 0-6154 {}} {774 0 1.564 0-6236 {}} {774 0 0 0-6312 {}} {774 0 0 0-6334 {}} {774 0 1.564 0-6362 {}} {774 0 1.564 0-6426 {}} {774 0 0 0-6556 {}} {774 0 0 0-6579 {}} {774 0 1.564 0-6616 {}} {774 0 1.564 0-6688 {}} {774 0 0 0-6786 {}} {774 0 0 0-6812 {}} {774 0 1.564 0-6846 {}} {774 0 1.564 0-6910 {}} {774 0 0 0-7039 {}} {774 0 0 0-7062 {}} {130 0 0 0-7084 {}} {258 0 1.564 0-7099 {}} {258 0 1.564 0-7179 {}} {258 0 0 0-7260 {}} {258 0 0 0-7286 {}} {258 0 1.564 0-7320 {}} {258 0 1.564 0-7384 {}} {258 0 0 0-7513 {}} {258 0 0 0-7536 {}} {258 0 1.564 0-7573 {}} {258 0 1.564 0-7645 {}} {258 0 0 0-7742 {}} {258 0 0 0-7768 {}} {258 0 1.564 0-7801 {}} {258 0 1.564 0-7865 {}} {258 0 0 0-7994 {}} {258 0 0 0-8017 {}}} CYCLES {}}
set a(0-7063) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#1.cse#4)(9-3)#11 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1115 LOC {1 0.034865775 112 0.0 112 0.0 116 0.8291185999999999} PREDS {{146 0 0 0-7058 {}} {258 0 0 0-6840 {}}} SUCCS {{259 0 1.564 0-7064 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-7064) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(11,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(2).@)#7 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1116 LOC {108 1.0 112 0.9415 112 1.0 113 0.006249937500000025 117 0.006249937500000025} PREDS {{774 0 0 0-7064 {}} {259 0 1.564 0-7063 {}} {130 0 0 0-7058 {}} {258 0 1.564 0-7056 {}} {258 0 0 0-7041 {}} {256 0 0 0-6912 {}} {256 0 0 0-6848 {}} {128 0 0 0-6834 {}} {258 0 0 0-6814 {}} {258 0 0 0-6788 {}} {256 0 0 0-6690 {}} {256 0 0 0-6618 {}} {258 0 0 0-6581 {}} {258 0 0 0-6558 {}} {256 0 0 0-6428 {}} {256 0 0 0-6364 {}} {258 0 0 0-6335 {}} {258 0 0 0-6314 {}} {256 0 0 0-6238 {}} {256 0 0 0-6155 {}} {774 0 0 0-8019 {}} {774 0 0 0-7996 {}} {772 0 0 0-7867 {}} {772 0 0 0-7803 {}} {774 0 0 0-7770 {}} {774 0 0 0-7744 {}} {772 0 0 0-7647 {}} {772 0 0 0-7575 {}} {774 0 0 0-7538 {}} {774 0 0 0-7515 {}} {772 0 0 0-7386 {}} {772 0 0 0-7322 {}} {774 0 0 0-7288 {}} {774 0 0 0-7262 {}} {772 0 0 0-7181 {}} {772 0 0 0-7101 {}}} SUCCS {{774 0 1.564 0-6155 {}} {774 0 1.564 0-6238 {}} {774 0 0 0-6314 {}} {774 0 0 0-6335 {}} {774 0 1.564 0-6364 {}} {774 0 1.564 0-6428 {}} {774 0 0 0-6558 {}} {774 0 0 0-6581 {}} {774 0 1.564 0-6618 {}} {774 0 1.564 0-6690 {}} {774 0 0 0-6788 {}} {774 0 0 0-6814 {}} {774 0 1.564 0-6848 {}} {774 0 1.564 0-6912 {}} {774 0 0 0-7041 {}} {774 0 0 0-7064 {}} {130 0 0 0-7084 {}} {258 0 1.564 0-7101 {}} {258 0 1.564 0-7181 {}} {258 0 0 0-7262 {}} {258 0 0 0-7288 {}} {258 0 1.564 0-7322 {}} {258 0 1.564 0-7386 {}} {258 0 0 0-7515 {}} {258 0 0 0-7538 {}} {258 0 1.564 0-7575 {}} {258 0 1.564 0-7647 {}} {258 0 0 0-7744 {}} {258 0 0 0-7770 {}} {258 0 1.564 0-7803 {}} {258 0 1.564 0-7867 {}} {258 0 0 0-7996 {}} {258 0 0 0-8019 {}}} CYCLES {}}
set a(0-7065) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#1.cse#4)(9-3)#12 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1117 LOC {1 0.034865775 112 0.0 112 0.0 116 0.8291185999999999} PREDS {{146 0 0 0-7058 {}} {258 0 0 0-6840 {}}} SUCCS {{259 0 1.564 0-7066 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-7066) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(12,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(3).@)#7 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1118 LOC {108 1.0 112 0.9415 112 1.0 113 0.006249937500000025 117 0.006249937500000025} PREDS {{774 0 0 0-7066 {}} {259 0 1.564 0-7065 {}} {130 0 0 0-7058 {}} {258 0 1.564 0-7056 {}} {258 0 0 0-7043 {}} {256 0 0 0-6914 {}} {256 0 0 0-6850 {}} {128 0 0 0-6834 {}} {258 0 0 0-6816 {}} {258 0 0 0-6790 {}} {256 0 0 0-6692 {}} {256 0 0 0-6620 {}} {258 0 0 0-6583 {}} {258 0 0 0-6560 {}} {256 0 0 0-6430 {}} {256 0 0 0-6366 {}} {258 0 0 0-6336 {}} {258 0 0 0-6316 {}} {256 0 0 0-6240 {}} {256 0 0 0-6156 {}} {774 0 0 0-8021 {}} {774 0 0 0-7998 {}} {772 0 0 0-7869 {}} {772 0 0 0-7805 {}} {774 0 0 0-7772 {}} {774 0 0 0-7746 {}} {772 0 0 0-7649 {}} {772 0 0 0-7577 {}} {774 0 0 0-7540 {}} {774 0 0 0-7517 {}} {772 0 0 0-7388 {}} {772 0 0 0-7324 {}} {774 0 0 0-7290 {}} {774 0 0 0-7264 {}} {772 0 0 0-7183 {}} {772 0 0 0-7103 {}}} SUCCS {{774 0 1.564 0-6156 {}} {774 0 1.564 0-6240 {}} {774 0 0 0-6316 {}} {774 0 0 0-6336 {}} {774 0 1.564 0-6366 {}} {774 0 1.564 0-6430 {}} {774 0 0 0-6560 {}} {774 0 0 0-6583 {}} {774 0 1.564 0-6620 {}} {774 0 1.564 0-6692 {}} {774 0 0 0-6790 {}} {774 0 0 0-6816 {}} {774 0 1.564 0-6850 {}} {774 0 1.564 0-6914 {}} {774 0 0 0-7043 {}} {774 0 0 0-7066 {}} {130 0 0 0-7084 {}} {258 0 1.564 0-7103 {}} {258 0 1.564 0-7183 {}} {258 0 0 0-7264 {}} {258 0 0 0-7290 {}} {258 0 1.564 0-7324 {}} {258 0 1.564 0-7388 {}} {258 0 0 0-7517 {}} {258 0 0 0-7540 {}} {258 0 1.564 0-7577 {}} {258 0 1.564 0-7649 {}} {258 0 0 0-7746 {}} {258 0 0 0-7772 {}} {258 0 1.564 0-7805 {}} {258 0 1.564 0-7869 {}} {258 0 0 0-7998 {}} {258 0 0 0-8021 {}}} CYCLES {}}
set a(0-7067) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#1.cse#4)(9-3)#13 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1119 LOC {1 0.034865775 112 0.0 112 0.0 116 0.8291185999999999} PREDS {{146 0 0 0-7058 {}} {258 0 0 0-6840 {}}} SUCCS {{259 0 1.564 0-7068 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-7068) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(4).@)#7 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1120 LOC {108 1.0 112 0.9415 112 1.0 113 0.006249937500000025 117 0.006249937500000025} PREDS {{774 0 0 0-7068 {}} {259 0 1.564 0-7067 {}} {130 0 0 0-7058 {}} {258 0 1.564 0-7056 {}} {258 0 0 0-7045 {}} {256 0 0 0-6916 {}} {256 0 0 0-6852 {}} {128 0 0 0-6834 {}} {258 0 0 0-6818 {}} {258 0 0 0-6792 {}} {256 0 0 0-6694 {}} {256 0 0 0-6622 {}} {258 0 0 0-6585 {}} {258 0 0 0-6562 {}} {256 0 0 0-6432 {}} {256 0 0 0-6368 {}} {258 0 0 0-6337 {}} {258 0 0 0-6318 {}} {256 0 0 0-6242 {}} {256 0 0 0-6157 {}} {774 0 0 0-8023 {}} {774 0 0 0-8000 {}} {772 0 0 0-7871 {}} {772 0 0 0-7807 {}} {774 0 0 0-7774 {}} {774 0 0 0-7748 {}} {772 0 0 0-7651 {}} {772 0 0 0-7579 {}} {774 0 0 0-7542 {}} {774 0 0 0-7519 {}} {772 0 0 0-7390 {}} {772 0 0 0-7326 {}} {774 0 0 0-7292 {}} {774 0 0 0-7266 {}} {772 0 0 0-7185 {}} {772 0 0 0-7105 {}}} SUCCS {{774 0 1.564 0-6157 {}} {774 0 1.564 0-6242 {}} {774 0 0 0-6318 {}} {774 0 0 0-6337 {}} {774 0 1.564 0-6368 {}} {774 0 1.564 0-6432 {}} {774 0 0 0-6562 {}} {774 0 0 0-6585 {}} {774 0 1.564 0-6622 {}} {774 0 1.564 0-6694 {}} {774 0 0 0-6792 {}} {774 0 0 0-6818 {}} {774 0 1.564 0-6852 {}} {774 0 1.564 0-6916 {}} {774 0 0 0-7045 {}} {774 0 0 0-7068 {}} {130 0 0 0-7084 {}} {258 0 1.564 0-7105 {}} {258 0 1.564 0-7185 {}} {258 0 0 0-7266 {}} {258 0 0 0-7292 {}} {258 0 1.564 0-7326 {}} {258 0 1.564 0-7390 {}} {258 0 0 0-7519 {}} {258 0 0 0-7542 {}} {258 0 1.564 0-7579 {}} {258 0 1.564 0-7651 {}} {258 0 0 0-7748 {}} {258 0 0 0-7774 {}} {258 0 1.564 0-7807 {}} {258 0 1.564 0-7871 {}} {258 0 0 0-8000 {}} {258 0 0 0-8023 {}}} CYCLES {}}
set a(0-7069) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#1.cse#4)(9-3)#14 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1121 LOC {1 0.034865775 112 0.0 112 0.0 116 0.8291185999999999} PREDS {{146 0 0 0-7058 {}} {258 0 0 0-6840 {}}} SUCCS {{259 0 1.564 0-7070 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-7070) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(14,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(5).@)#7 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1122 LOC {108 1.0 112 0.9415 112 1.0 113 0.006249937500000025 117 0.006249937500000025} PREDS {{774 0 0 0-7070 {}} {259 0 1.564 0-7069 {}} {130 0 0 0-7058 {}} {258 0 1.564 0-7056 {}} {258 0 0 0-7047 {}} {256 0 0 0-6918 {}} {256 0 0 0-6854 {}} {128 0 0 0-6834 {}} {258 0 0 0-6820 {}} {258 0 0 0-6794 {}} {256 0 0 0-6696 {}} {256 0 0 0-6624 {}} {258 0 0 0-6587 {}} {258 0 0 0-6564 {}} {256 0 0 0-6434 {}} {256 0 0 0-6370 {}} {258 0 0 0-6338 {}} {258 0 0 0-6320 {}} {256 0 0 0-6244 {}} {256 0 0 0-6158 {}} {774 0 0 0-8025 {}} {774 0 0 0-8002 {}} {772 0 0 0-7873 {}} {772 0 0 0-7809 {}} {774 0 0 0-7776 {}} {774 0 0 0-7750 {}} {772 0 0 0-7653 {}} {772 0 0 0-7581 {}} {774 0 0 0-7544 {}} {774 0 0 0-7521 {}} {772 0 0 0-7392 {}} {772 0 0 0-7328 {}} {774 0 0 0-7294 {}} {774 0 0 0-7268 {}} {772 0 0 0-7187 {}} {772 0 0 0-7107 {}}} SUCCS {{774 0 1.564 0-6158 {}} {774 0 1.564 0-6244 {}} {774 0 0 0-6320 {}} {774 0 0 0-6338 {}} {774 0 1.564 0-6370 {}} {774 0 1.564 0-6434 {}} {774 0 0 0-6564 {}} {774 0 0 0-6587 {}} {774 0 1.564 0-6624 {}} {774 0 1.564 0-6696 {}} {774 0 0 0-6794 {}} {774 0 0 0-6820 {}} {774 0 1.564 0-6854 {}} {774 0 1.564 0-6918 {}} {774 0 0 0-7047 {}} {774 0 0 0-7070 {}} {130 0 0 0-7084 {}} {258 0 1.564 0-7107 {}} {258 0 1.564 0-7187 {}} {258 0 0 0-7268 {}} {258 0 0 0-7294 {}} {258 0 1.564 0-7328 {}} {258 0 1.564 0-7392 {}} {258 0 0 0-7521 {}} {258 0 0 0-7544 {}} {258 0 1.564 0-7581 {}} {258 0 1.564 0-7653 {}} {258 0 0 0-7750 {}} {258 0 0 0-7776 {}} {258 0 1.564 0-7809 {}} {258 0 1.564 0-7873 {}} {258 0 0 0-8002 {}} {258 0 0 0-8025 {}}} CYCLES {}}
set a(0-7071) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#1.cse#4)(9-3)#15 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1123 LOC {1 0.034865775 112 0.0 112 0.0 116 0.8291185999999999} PREDS {{146 0 0 0-7058 {}} {258 0 0 0-6840 {}}} SUCCS {{259 0 1.564 0-7072 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-7072) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(15,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(6).@)#7 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1124 LOC {108 1.0 112 0.9415 112 1.0 113 0.006249937500000025 117 0.006249937500000025} PREDS {{774 0 0 0-7072 {}} {259 0 1.564 0-7071 {}} {130 0 0 0-7058 {}} {258 0 1.564 0-7056 {}} {258 0 0 0-7049 {}} {256 0 0 0-6920 {}} {256 0 0 0-6856 {}} {128 0 0 0-6834 {}} {258 0 0 0-6822 {}} {258 0 0 0-6796 {}} {256 0 0 0-6698 {}} {256 0 0 0-6626 {}} {258 0 0 0-6589 {}} {258 0 0 0-6566 {}} {256 0 0 0-6436 {}} {256 0 0 0-6372 {}} {258 0 0 0-6339 {}} {258 0 0 0-6322 {}} {256 0 0 0-6246 {}} {256 0 0 0-6159 {}} {774 0 0 0-8027 {}} {774 0 0 0-8004 {}} {772 0 0 0-7875 {}} {772 0 0 0-7811 {}} {774 0 0 0-7778 {}} {774 0 0 0-7752 {}} {772 0 0 0-7655 {}} {772 0 0 0-7583 {}} {774 0 0 0-7546 {}} {774 0 0 0-7523 {}} {772 0 0 0-7394 {}} {772 0 0 0-7330 {}} {774 0 0 0-7296 {}} {774 0 0 0-7270 {}} {772 0 0 0-7189 {}} {772 0 0 0-7109 {}}} SUCCS {{774 0 1.564 0-6159 {}} {774 0 1.564 0-6246 {}} {774 0 0 0-6322 {}} {774 0 0 0-6339 {}} {774 0 1.564 0-6372 {}} {774 0 1.564 0-6436 {}} {774 0 0 0-6566 {}} {774 0 0 0-6589 {}} {774 0 1.564 0-6626 {}} {774 0 1.564 0-6698 {}} {774 0 0 0-6796 {}} {774 0 0 0-6822 {}} {774 0 1.564 0-6856 {}} {774 0 1.564 0-6920 {}} {774 0 0 0-7049 {}} {774 0 0 0-7072 {}} {130 0 0 0-7084 {}} {258 0 1.564 0-7109 {}} {258 0 1.564 0-7189 {}} {258 0 0 0-7270 {}} {258 0 0 0-7296 {}} {258 0 1.564 0-7330 {}} {258 0 1.564 0-7394 {}} {258 0 0 0-7523 {}} {258 0 0 0-7546 {}} {258 0 1.564 0-7583 {}} {258 0 1.564 0-7655 {}} {258 0 0 0-7752 {}} {258 0 0 0-7778 {}} {258 0 1.564 0-7811 {}} {258 0 1.564 0-7875 {}} {258 0 0 0-8004 {}} {258 0 0 0-8027 {}}} CYCLES {}}
set a(0-7073) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#1.cse#4)(9-3)#1 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1125 LOC {1 0.034865775 112 0.0 112 0.0 116 0.8291185999999999} PREDS {{146 0 0 0-7058 {}} {258 0 0 0-6840 {}}} SUCCS {{259 0 1.564 0-7074 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-7074) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(16,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(7).@)#7 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1126 LOC {108 1.0 112 0.9415 112 1.0 113 0.006249937500000025 117 0.006249937500000025} PREDS {{774 0 0 0-7074 {}} {259 0 1.564 0-7073 {}} {130 0 0 0-7058 {}} {258 0 1.564 0-7056 {}} {258 0 0 0-7051 {}} {256 0 0 0-6922 {}} {256 0 0 0-6858 {}} {128 0 0 0-6834 {}} {258 0 0 0-6824 {}} {258 0 0 0-6798 {}} {256 0 0 0-6700 {}} {256 0 0 0-6628 {}} {258 0 0 0-6591 {}} {258 0 0 0-6568 {}} {256 0 0 0-6438 {}} {256 0 0 0-6374 {}} {258 0 0 0-6340 {}} {258 0 0 0-6324 {}} {256 0 0 0-6248 {}} {256 0 0 0-6160 {}} {774 0 0 0-8029 {}} {774 0 0 0-8006 {}} {772 0 0 0-7877 {}} {772 0 0 0-7813 {}} {774 0 0 0-7780 {}} {774 0 0 0-7754 {}} {772 0 0 0-7657 {}} {772 0 0 0-7585 {}} {774 0 0 0-7548 {}} {774 0 0 0-7525 {}} {772 0 0 0-7396 {}} {772 0 0 0-7332 {}} {774 0 0 0-7298 {}} {774 0 0 0-7272 {}} {772 0 0 0-7191 {}} {772 0 0 0-7111 {}}} SUCCS {{774 0 1.564 0-6160 {}} {774 0 1.564 0-6248 {}} {774 0 0 0-6324 {}} {774 0 0 0-6340 {}} {774 0 1.564 0-6374 {}} {774 0 1.564 0-6438 {}} {774 0 0 0-6568 {}} {774 0 0 0-6591 {}} {774 0 1.564 0-6628 {}} {774 0 1.564 0-6700 {}} {774 0 0 0-6798 {}} {774 0 0 0-6824 {}} {774 0 1.564 0-6858 {}} {774 0 1.564 0-6922 {}} {774 0 0 0-7051 {}} {774 0 0 0-7074 {}} {130 0 0 0-7084 {}} {258 0 1.564 0-7111 {}} {258 0 1.564 0-7191 {}} {258 0 0 0-7272 {}} {258 0 0 0-7298 {}} {258 0 1.564 0-7332 {}} {258 0 1.564 0-7396 {}} {258 0 0 0-7525 {}} {258 0 0 0-7548 {}} {258 0 1.564 0-7585 {}} {258 0 1.564 0-7657 {}} {258 0 0 0-7754 {}} {258 0 0 0-7780 {}} {258 0 1.564 0-7813 {}} {258 0 1.564 0-7877 {}} {258 0 0 0-8006 {}} {258 0 0 0-8029 {}}} CYCLES {}}
set a(0-7075) {AREA_SCORE {} NAME COMP_LOOP-5:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1127 LOC {0 1.0 1 0.9648838249999999 1 0.9648838249999999 142 0.9648838249999999} PREDS {} SUCCS {{259 0 0 0-7076 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-7076) {AREA_SCORE {} NAME COMP_LOOP-5:not#3 TYPE NOT PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1128 LOC {0 1.0 1 0.9648838249999999 1 0.9648838249999999 142 0.9648838249999999} PREDS {{259 0 0 0-7075 {}}} SUCCS {{259 0 0 0-7077 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-7077) {AREA_SCORE {} NAME COMP_LOOP-5:COMP_LOOP:conc TYPE CONCATENATE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1129 LOC {0 1.0 1 0.9648838249999999 1 0.9648838249999999 142 0.9648838249999999} PREDS {{259 0 0 0-7076 {}}} SUCCS {{258 0 0 0-7081 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-7078) {AREA_SCORE {} NAME COMP_LOOP:k:asn#15 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1130 LOC {0 1.0 1 0.0 1 0.0 1 0.0 142 0.9648838249999999} PREDS {{774 0 0 0-8033 {}}} SUCCS {{259 0 0 0-7079 {}} {130 0 0 0-7084 {}} {256 0 0 0-8033 {}}} CYCLES {}}
set a(0-7079) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:3))(6-0)#16 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1131 LOC {0 1.0 1 0.0 1 0.0 142 0.9648838249999999} PREDS {{259 0 0 0-7078 {}}} SUCCS {{259 0 0 0-7080 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-7080) {AREA_SCORE {} NAME COMP_LOOP:conc#20 TYPE CONCATENATE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1132 LOC {0 1.0 1 0.9648838249999999 1 0.9648838249999999 142 0.9648838249999999} PREDS {{259 0 0 0-7079 {}}} SUCCS {{259 0 0 0-7081 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-7081) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 5 NAME COMP_LOOP-5:acc TYPE ACCU DELAY {0.56 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1133 LOC {1 0.0 1 0.9648838249999999 1 0.9648838249999999 1 0.9999999483974358 142 0.9999999483974358} PREDS {{259 0 0 0-7080 {}} {258 0 0 0-7077 {}}} SUCCS {{259 0 0 0-7082 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-7082) {AREA_SCORE {} NAME COMP_LOOP-5:slc(COMP_LOOP:acc)(10) TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1134 LOC {1 0.035116175 1 1.0 1 1.0 142 1.0} PREDS {{259 0 0 0-7081 {}}} SUCCS {{259 0 0 0-7083 {}} {130 0 0 0-7084 {}}} CYCLES {}}
set a(0-7083) {AREA_SCORE {} NAME COMP_LOOP-5:not TYPE NOT PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1135 LOC {1 0.035116175 113 1.0 113 1.0 142 1.0} PREDS {{259 0 0 0-7082 {}}} SUCCS {{259 0 0 0-7084 {}}} CYCLES {}}
set a(0-7084) {AREA_SCORE {} NAME COMP_LOOP-5:break(COMP_LOOP) TYPE TERMINATE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1136 LOC {109 0.0062499999999999995 113 1.0 113 1.0 142 1.0} PREDS {{259 0 0 0-7083 {}} {130 0 0 0-7082 {}} {130 0 0 0-7081 {}} {130 0 0 0-7080 {}} {130 0 0 0-7079 {}} {130 0 0 0-7078 {}} {130 0 0 0-7077 {}} {130 0 0 0-7076 {}} {130 0 0 0-7075 {}} {130 0 0 0-7074 {}} {130 0 0 0-7073 {}} {130 0 0 0-7072 {}} {130 0 0 0-7071 {}} {130 0 0 0-7070 {}} {130 0 0 0-7069 {}} {130 0 0 0-7068 {}} {130 0 0 0-7067 {}} {130 0 0 0-7066 {}} {130 0 0 0-7065 {}} {130 0 0 0-7064 {}} {130 0 0 0-7063 {}} {130 0 0 0-7062 {}} {130 0 0 0-7061 {}} {130 0 0 0-7060 {}} {130 0 0 0-7059 {}} {130 0 0 0-7057 {}} {130 0 0 0-7056 {}} {130 0 0 0-7054 {}} {130 0 0 0-7053 {}} {130 0 0 0-7052 {}} {130 0 0 0-7051 {}} {130 0 0 0-7050 {}} {130 0 0 0-7049 {}} {130 0 0 0-7048 {}} {130 0 0 0-7047 {}} {130 0 0 0-7046 {}} {130 0 0 0-7045 {}} {130 0 0 0-7044 {}} {130 0 0 0-7043 {}} {130 0 0 0-7042 {}} {130 0 0 0-7041 {}} {130 0 0 0-7040 {}} {130 0 0 0-7039 {}} {130 0 0 0-7038 {}} {130 0 0 0-7037 {}} {130 0 0 0-7036 {}} {130 0 0 0-7034 {}} {130 0 0 0-7033 {}} {130 0 0 0-7031 {}} {130 0 0 0-7030 {}} {130 0 0 0-7029 {}} {130 0 0 0-7028 {}} {130 0 0 0-7027 {}} {130 0 0 0-7026 {}} {130 0 0 0-7025 {}} {130 0 0 0-7024 {}} {130 0 0 0-7023 {}} {130 0 0 0-7022 {}} {130 0 0 0-7021 {}} {130 0 0 0-7020 {}} {130 0 0 0-7019 {}} {130 0 0 0-7018 {}} {130 0 0 0-7017 {}} {130 0 0 0-7016 {}} {130 0 0 0-7015 {}} {130 0 0 0-7014 {}} {130 0 0 0-7013 {}} {130 0 0 0-7012 {}} {130 0 0 0-7011 {}} {130 0 0 0-7010 {}} {130 0 0 0-7009 {}} {130 0 0 0-7008 {}} {130 0 0 0-7007 {}} {130 0 0 0-7006 {}} {130 0 0 0-7005 {}} {130 0 0 0-7004 {}} {130 0 0 0-7003 {}} {130 0 0 0-7002 {}} {130 0 0 0-7001 {}} {130 0 0 0-7000 {}} {130 0 0 0-6999 {}} {130 0 0 0-6998 {}} {130 0 0 0-6997 {}} {130 0 0 0-6996 {}} {130 0 0 0-6995 {}} {130 0 0 0-6994 {}} {130 0 0 0-6993 {}} {130 0 0 0-6992 {}} {130 0 0 0-6991 {}} {130 0 0 0-6990 {}} {130 0 0 0-6989 {}} {130 0 0 0-6988 {}} {130 0 0 0-6987 {}} {130 0 0 0-6986 {}} {130 0 0 0-6985 {}} {130 0 0 0-6984 {}} {130 0 0 0-6983 {}} {130 0 0 0-6982 {}} {130 0 0 0-6981 {}} {130 0 0 0-6980 {}} {130 0 0 0-6979 {}} {130 0 0 0-6978 {}} {130 0 0 0-6977 {}} {130 0 0 0-6976 {}} {130 0 0 0-6975 {}} {130 0 0 0-6974 {}} {130 0 0 0-6972 {}} {130 0 0 0-6971 {}} {130 0 0 0-6970 {}} {130 0 0 0-6969 {}} {130 0 0 0-6968 {}} {130 0 0 0-6967 {}} {130 0 0 0-6965 {}} {130 0 0 0-6964 {}} {130 0 0 0-6963 {}} {130 0 0 0-6962 {}} {130 0 0 0-6961 {}} {130 0 0 0-6960 {}} {130 0 0 0-6959 {}} {130 0 0 0-6958 {}} {130 0 0 0-6957 {}} {130 0 0 0-6956 {}} {130 0 0 0-6955 {}} {130 0 0 0-6954 {}} {130 0 0 0-6953 {}} {130 0 0 0-6952 {}} {130 0 0 0-6951 {}} {130 0 0 0-6950 {}} {130 0 0 0-6949 {}} {130 0 0 0-6948 {}} {130 0 0 0-6947 {}} {130 0 0 0-6946 {}} {130 0 0 0-6945 {}} {130 0 0 0-6944 {}} {130 0 0 0-6943 {}} {130 0 0 0-6942 {}} {130 0 0 0-6941 {}} {130 0 0 0-6940 {}} {130 0 0 0-6939 {}} {130 0 0 0-6938 {}} {130 0 0 0-6937 {}} {130 0 0 0-6936 {}} {130 0 0 0-6935 {}} {130 0 0 0-6934 {}} {130 0 0 0-6933 {}} {130 0 0 0-6932 {}} {130 0 0 0-6931 {}} {130 0 0 0-6930 {}} {130 0 0 0-6929 {}} {130 0 0 0-6928 {}} {130 0 0 0-6927 {}} {130 0 0 0-6926 {}} {130 0 0 0-6925 {}} {130 0 0 0-6924 {}} {130 0 0 0-6923 {}} {130 0 0 0-6922 {}} {130 0 0 0-6921 {}} {130 0 0 0-6920 {}} {130 0 0 0-6919 {}} {130 0 0 0-6918 {}} {130 0 0 0-6917 {}} {130 0 0 0-6916 {}} {130 0 0 0-6915 {}} {130 0 0 0-6914 {}} {130 0 0 0-6913 {}} {130 0 0 0-6912 {}} {130 0 0 0-6911 {}} {130 0 0 0-6910 {}} {130 0 0 0-6909 {}} {130 0 0 0-6908 {}} {130 0 0 0-6907 {}} {130 0 0 0-6905 {}} {130 0 0 0-6904 {}} {130 0 0 0-6903 {}} {130 0 0 0-6902 {}} {130 0 0 0-6901 {}} {130 0 0 0-6900 {}} {130 0 0 0-6899 {}} {130 0 0 0-6898 {}} {130 0 0 0-6897 {}} {130 0 0 0-6896 {}} {130 0 0 0-6895 {}} {130 0 0 0-6894 {}} {130 0 0 0-6893 {}} {130 0 0 0-6892 {}} {130 0 0 0-6891 {}} {130 0 0 0-6890 {}} {130 0 0 0-6889 {}} {130 0 0 0-6888 {}} {130 0 0 0-6887 {}} {130 0 0 0-6886 {}} {130 0 0 0-6885 {}} {130 0 0 0-6884 {}} {130 0 0 0-6883 {}} {130 0 0 0-6882 {}} {130 0 0 0-6881 {}} {130 0 0 0-6880 {}} {130 0 0 0-6879 {}} {130 0 0 0-6878 {}} {130 0 0 0-6877 {}} {130 0 0 0-6876 {}} {130 0 0 0-6875 {}} {130 0 0 0-6874 {}} {130 0 0 0-6873 {}} {130 0 0 0-6872 {}} {130 0 0 0-6871 {}} {130 0 0 0-6870 {}} {130 0 0 0-6869 {}} {130 0 0 0-6868 {}} {130 0 0 0-6867 {}} {130 0 0 0-6866 {}} {130 0 0 0-6865 {}} {130 0 0 0-6864 {}} {130 0 0 0-6863 {}} {130 0 0 0-6862 {}} {130 0 0 0-6861 {}} {130 0 0 0-6860 {}} {130 0 0 0-6859 {}} {130 0 0 0-6858 {}} {130 0 0 0-6857 {}} {130 0 0 0-6856 {}} {130 0 0 0-6855 {}} {130 0 0 0-6854 {}} {130 0 0 0-6853 {}} {130 0 0 0-6852 {}} {130 0 0 0-6851 {}} {130 0 0 0-6850 {}} {130 0 0 0-6849 {}} {130 0 0 0-6848 {}} {130 0 0 0-6847 {}} {130 0 0 0-6846 {}} {130 0 0 0-6845 {}} {130 0 0 0-6844 {}} {130 0 0 0-6843 {}} {130 0 0 0-6841 {}} {130 0 0 0-6840 {}} {130 0 0 0-6839 {}} {130 0 0 0-6838 {}} {130 0 0 0-6837 {}} {130 0 0 0-6836 {}} {130 0 0 0-6835 {}} {128 0 0 0-6834 {}}} SUCCS {{128 0 0 0-7258 {}} {128 0 0 0-7260 {}} {128 0 0 0-7262 {}} {128 0 0 0-7264 {}} {128 0 0 0-7266 {}} {128 0 0 0-7268 {}} {128 0 0 0-7270 {}} {128 0 0 0-7272 {}} {128 0 0 0-7284 {}} {128 0 0 0-7286 {}} {128 0 0 0-7288 {}} {128 0 0 0-7290 {}} {128 0 0 0-7292 {}} {128 0 0 0-7294 {}} {128 0 0 0-7296 {}} {128 0 0 0-7298 {}} {128 0 0 0-7308 {}}} CYCLES {}}
set a(0-7085) {AREA_SCORE {} NAME COMP_LOOP:asn#70 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1137 LOC {0 1.0 1 0.0 1 0.0 1 0.0 117 0.794753625} PREDS {} SUCCS {{259 0 0 0-7086 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7086) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j(10:0))(9-2) TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1138 LOC {0 1.0 1 0.0 1 0.0 117 0.794753625} PREDS {{259 0 0 0-7085 {}}} SUCCS {{258 0 0 0-7090 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7087) {AREA_SCORE {} NAME COMP_LOOP:k:asn#16 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1139 LOC {0 1.0 1 0.0 1 0.0 1 0.0 117 0.794753625} PREDS {{774 0 0 0-8033 {}}} SUCCS {{259 0 0 0-7088 {}} {130 0 0 0-7308 {}} {256 0 0 0-8033 {}}} CYCLES {}}
set a(0-7088) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:3))(6-0)#17 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1140 LOC {0 1.0 1 0.0 1 0.0 117 0.794753625} PREDS {{259 0 0 0-7087 {}}} SUCCS {{259 0 0 0-7089 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7089) {AREA_SCORE {} NAME COMP_LOOP:conc#21 TYPE CONCATENATE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1141 LOC {0 1.0 1 0.965635025 1 0.965635025 117 0.794753625} PREDS {{259 0 0 0-7088 {}}} SUCCS {{259 0 0 0-7090 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7090) {AREA_SCORE 8.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(8,0,8,0,8) QUANTITY 2 NAME COMP_LOOP:acc#14 TYPE ACCU DELAY {0.55 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1142 LOC {1 0.0 1 0.965635025 1 0.965635025 1 0.999999946474359 117 0.829118546474359} PREDS {{259 0 0 0-7089 {}} {258 0 0 0-7086 {}}} SUCCS {{259 0 0 0-7091 {}} {258 0 0 0-7096 {}} {258 0 0 0-7098 {}} {258 0 0 0-7100 {}} {258 0 0 0-7102 {}} {258 0 0 0-7104 {}} {258 0 0 0-7106 {}} {258 0 0 0-7108 {}} {258 0 0 0-7110 {}} {258 0 0 0-7112 {}} {258 0 0 0-7120 {}} {258 0 0 0-7127 {}} {258 0 0 0-7136 {}} {258 0 0 0-7139 {}} {258 0 0 0-7146 {}} {258 0 0 0-7153 {}} {258 0 0 0-7160 {}} {258 0 0 0-7278 {}} {258 0 0 0-7283 {}} {258 0 0 0-7285 {}} {258 0 0 0-7287 {}} {258 0 0 0-7289 {}} {258 0 0 0-7291 {}} {258 0 0 0-7293 {}} {258 0 0 0-7295 {}} {258 0 0 0-7297 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7091) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP-5:COMP_LOOP:conc#3.idiv(9:2))(0)#3 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1143 LOC {1 0.034364975 1 1.0 1 1.0 117 0.8291185999999999} PREDS {{259 0 0 0-7090 {}}} SUCCS {{258 0 0 0-7094 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7092) {AREA_SCORE {} NAME COMP_LOOP:asn#71 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1144 LOC {0 1.0 1 0.0 1 0.0 1 0.0 117 0.8291185999999999} PREDS {} SUCCS {{259 0 0 0-7093 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7093) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j(10:0))(1-0)#2 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1145 LOC {0 1.0 1 0.0 1 0.0 117 0.8291185999999999} PREDS {{259 0 0 0-7092 {}}} SUCCS {{259 0 0 0-7094 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7094) {AREA_SCORE {} NAME COMP_LOOP:conc#129 TYPE CONCATENATE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1146 LOC {1 0.034364975 1 1.0 1 1.0 117 0.8291185999999999} PREDS {{259 0 0 0-7093 {}} {258 0 0 0-7091 {}}} SUCCS {{259 0 0 0-7095 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7095) {AREA_SCORE {} NAME COMP_LOOP:switch#8 TYPE SELECT PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1147 LOC {1 0.034364975 1 1.0 1 1.0 117 0.8291185999999999} PREDS {{259 0 0 0-7094 {}}} SUCCS {{146 0 0 0-7096 {}} {146 0 0 0-7097 {}} {146 0 0 0-7098 {}} {146 0 0 0-7099 {}} {146 0 0 0-7100 {}} {146 0 0 0-7101 {}} {146 0 0 0-7102 {}} {146 0 0 0-7103 {}} {146 0 0 0-7104 {}} {146 0 0 0-7105 {}} {146 0 0 0-7106 {}} {146 0 0 0-7107 {}} {146 0 0 0-7108 {}} {146 0 0 0-7109 {}} {146 0 0 0-7110 {}} {146 0 0 0-7111 {}}} CYCLES {}}
set a(0-7096) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#14.psp)(7-1)#2 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1148 LOC {1 0.034364975 113 0.0 113 0.0 117 0.8291185999999999} PREDS {{146 0 0 0-7095 {}} {258 0 0 0-7090 {}}} SUCCS {{259 0 1.564 0-7097 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7097) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(9,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(0).@)#8 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1149 LOC {109 1.0 113 0.9415 113 1.0 114 0.09437493750000003 118 0.09437493750000003} PREDS {{259 0 1.564 0-7096 {}} {146 0 0 0-7095 {}} {258 0 1.564 0-7060 {}} {258 0 1.564 0-7037 {}} {258 0 1.564 0-6810 {}} {258 0 1.564 0-6784 {}} {258 0 1.564 0-6577 {}} {258 0 1.564 0-6554 {}} {258 0 1.564 0-6333 {}} {258 0 1.564 0-6310 {}} {774 0 1.564 0-8015 {}} {774 0 1.564 0-7992 {}} {774 0 1.564 0-7766 {}} {774 0 1.564 0-7740 {}} {774 0 1.564 0-7534 {}} {774 0 1.564 0-7511 {}} {774 0 1.564 0-7284 {}} {774 0 1.564 0-7258 {}}} SUCCS {{772 0 0 0-6310 {}} {772 0 0 0-6333 {}} {772 0 0 0-6554 {}} {772 0 0 0-6577 {}} {772 0 0 0-6784 {}} {772 0 0 0-6810 {}} {772 0 0 0-7037 {}} {772 0 0 0-7060 {}} {258 0 0 0-7166 {}} {256 0 0 0-7258 {}} {256 0 0 0-7284 {}} {130 0 0 0-7308 {}} {256 0 0 0-7511 {}} {256 0 0 0-7534 {}} {256 0 0 0-7740 {}} {256 0 0 0-7766 {}} {256 0 0 0-7992 {}} {256 0 0 0-8015 {}}} CYCLES {}}
set a(0-7098) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#14.psp)(7-1)#3 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1150 LOC {1 0.034364975 113 0.0 113 0.0 117 0.8291185999999999} PREDS {{146 0 0 0-7095 {}} {258 0 0 0-7090 {}}} SUCCS {{259 0 1.564 0-7099 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7099) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(10,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(1).@)#8 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1151 LOC {109 1.0 113 0.9415 113 1.0 114 0.09437493750000003 118 0.09437493750000003} PREDS {{259 0 1.564 0-7098 {}} {146 0 0 0-7095 {}} {258 0 1.564 0-7062 {}} {258 0 1.564 0-7039 {}} {258 0 1.564 0-6812 {}} {258 0 1.564 0-6786 {}} {258 0 1.564 0-6579 {}} {258 0 1.564 0-6556 {}} {258 0 1.564 0-6334 {}} {258 0 1.564 0-6312 {}} {774 0 1.564 0-8017 {}} {774 0 1.564 0-7994 {}} {774 0 1.564 0-7768 {}} {774 0 1.564 0-7742 {}} {774 0 1.564 0-7536 {}} {774 0 1.564 0-7513 {}} {774 0 1.564 0-7286 {}} {774 0 1.564 0-7260 {}}} SUCCS {{772 0 0 0-6312 {}} {772 0 0 0-6334 {}} {772 0 0 0-6556 {}} {772 0 0 0-6579 {}} {772 0 0 0-6786 {}} {772 0 0 0-6812 {}} {772 0 0 0-7039 {}} {772 0 0 0-7062 {}} {258 0 0 0-7166 {}} {256 0 0 0-7260 {}} {256 0 0 0-7286 {}} {130 0 0 0-7308 {}} {256 0 0 0-7513 {}} {256 0 0 0-7536 {}} {256 0 0 0-7742 {}} {256 0 0 0-7768 {}} {256 0 0 0-7994 {}} {256 0 0 0-8017 {}}} CYCLES {}}
set a(0-7100) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#14.psp)(7-1)#4 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1152 LOC {1 0.034364975 113 0.0 113 0.0 117 0.8291185999999999} PREDS {{146 0 0 0-7095 {}} {258 0 0 0-7090 {}}} SUCCS {{259 0 1.564 0-7101 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7101) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(11,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(2).@)#8 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1153 LOC {109 1.0 113 0.9415 113 1.0 114 0.09437493750000003 118 0.09437493750000003} PREDS {{259 0 1.564 0-7100 {}} {146 0 0 0-7095 {}} {258 0 1.564 0-7064 {}} {258 0 1.564 0-7041 {}} {258 0 1.564 0-6814 {}} {258 0 1.564 0-6788 {}} {258 0 1.564 0-6581 {}} {258 0 1.564 0-6558 {}} {258 0 1.564 0-6335 {}} {258 0 1.564 0-6314 {}} {774 0 1.564 0-8019 {}} {774 0 1.564 0-7996 {}} {774 0 1.564 0-7770 {}} {774 0 1.564 0-7744 {}} {774 0 1.564 0-7538 {}} {774 0 1.564 0-7515 {}} {774 0 1.564 0-7288 {}} {774 0 1.564 0-7262 {}}} SUCCS {{772 0 0 0-6314 {}} {772 0 0 0-6335 {}} {772 0 0 0-6558 {}} {772 0 0 0-6581 {}} {772 0 0 0-6788 {}} {772 0 0 0-6814 {}} {772 0 0 0-7041 {}} {772 0 0 0-7064 {}} {258 0 0 0-7166 {}} {256 0 0 0-7262 {}} {256 0 0 0-7288 {}} {130 0 0 0-7308 {}} {256 0 0 0-7515 {}} {256 0 0 0-7538 {}} {256 0 0 0-7744 {}} {256 0 0 0-7770 {}} {256 0 0 0-7996 {}} {256 0 0 0-8019 {}}} CYCLES {}}
set a(0-7102) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#14.psp)(7-1)#5 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1154 LOC {1 0.034364975 113 0.0 113 0.0 117 0.8291185999999999} PREDS {{146 0 0 0-7095 {}} {258 0 0 0-7090 {}}} SUCCS {{259 0 1.564 0-7103 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7103) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(12,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(3).@)#8 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1155 LOC {109 1.0 113 0.9415 113 1.0 114 0.09437493750000003 118 0.09437493750000003} PREDS {{259 0 1.564 0-7102 {}} {146 0 0 0-7095 {}} {258 0 1.564 0-7066 {}} {258 0 1.564 0-7043 {}} {258 0 1.564 0-6816 {}} {258 0 1.564 0-6790 {}} {258 0 1.564 0-6583 {}} {258 0 1.564 0-6560 {}} {258 0 1.564 0-6336 {}} {258 0 1.564 0-6316 {}} {774 0 1.564 0-8021 {}} {774 0 1.564 0-7998 {}} {774 0 1.564 0-7772 {}} {774 0 1.564 0-7746 {}} {774 0 1.564 0-7540 {}} {774 0 1.564 0-7517 {}} {774 0 1.564 0-7290 {}} {774 0 1.564 0-7264 {}}} SUCCS {{772 0 0 0-6316 {}} {772 0 0 0-6336 {}} {772 0 0 0-6560 {}} {772 0 0 0-6583 {}} {772 0 0 0-6790 {}} {772 0 0 0-6816 {}} {772 0 0 0-7043 {}} {772 0 0 0-7066 {}} {258 0 0 0-7166 {}} {256 0 0 0-7264 {}} {256 0 0 0-7290 {}} {130 0 0 0-7308 {}} {256 0 0 0-7517 {}} {256 0 0 0-7540 {}} {256 0 0 0-7746 {}} {256 0 0 0-7772 {}} {256 0 0 0-7998 {}} {256 0 0 0-8021 {}}} CYCLES {}}
set a(0-7104) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#14.psp)(7-1)#6 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1156 LOC {1 0.034364975 113 0.0 113 0.0 117 0.8291185999999999} PREDS {{146 0 0 0-7095 {}} {258 0 0 0-7090 {}}} SUCCS {{259 0 1.564 0-7105 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7105) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(4).@)#8 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1157 LOC {109 1.0 113 0.9415 113 1.0 114 0.09437493750000003 118 0.09437493750000003} PREDS {{259 0 1.564 0-7104 {}} {146 0 0 0-7095 {}} {258 0 1.564 0-7068 {}} {258 0 1.564 0-7045 {}} {258 0 1.564 0-6818 {}} {258 0 1.564 0-6792 {}} {258 0 1.564 0-6585 {}} {258 0 1.564 0-6562 {}} {258 0 1.564 0-6337 {}} {258 0 1.564 0-6318 {}} {774 0 1.564 0-8023 {}} {774 0 1.564 0-8000 {}} {774 0 1.564 0-7774 {}} {774 0 1.564 0-7748 {}} {774 0 1.564 0-7542 {}} {774 0 1.564 0-7519 {}} {774 0 1.564 0-7292 {}} {774 0 1.564 0-7266 {}}} SUCCS {{772 0 0 0-6318 {}} {772 0 0 0-6337 {}} {772 0 0 0-6562 {}} {772 0 0 0-6585 {}} {772 0 0 0-6792 {}} {772 0 0 0-6818 {}} {772 0 0 0-7045 {}} {772 0 0 0-7068 {}} {258 0 0 0-7166 {}} {256 0 0 0-7266 {}} {256 0 0 0-7292 {}} {130 0 0 0-7308 {}} {256 0 0 0-7519 {}} {256 0 0 0-7542 {}} {256 0 0 0-7748 {}} {256 0 0 0-7774 {}} {256 0 0 0-8000 {}} {256 0 0 0-8023 {}}} CYCLES {}}
set a(0-7106) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#14.psp)(7-1)#7 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1158 LOC {1 0.034364975 113 0.0 113 0.0 117 0.8291185999999999} PREDS {{146 0 0 0-7095 {}} {258 0 0 0-7090 {}}} SUCCS {{259 0 1.564 0-7107 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7107) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(14,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(5).@)#8 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1159 LOC {109 1.0 113 0.9415 113 1.0 114 0.09437493750000003 118 0.09437493750000003} PREDS {{259 0 1.564 0-7106 {}} {146 0 0 0-7095 {}} {258 0 1.564 0-7070 {}} {258 0 1.564 0-7047 {}} {258 0 1.564 0-6820 {}} {258 0 1.564 0-6794 {}} {258 0 1.564 0-6587 {}} {258 0 1.564 0-6564 {}} {258 0 1.564 0-6338 {}} {258 0 1.564 0-6320 {}} {774 0 1.564 0-8025 {}} {774 0 1.564 0-8002 {}} {774 0 1.564 0-7776 {}} {774 0 1.564 0-7750 {}} {774 0 1.564 0-7544 {}} {774 0 1.564 0-7521 {}} {774 0 1.564 0-7294 {}} {774 0 1.564 0-7268 {}}} SUCCS {{772 0 0 0-6320 {}} {772 0 0 0-6338 {}} {772 0 0 0-6564 {}} {772 0 0 0-6587 {}} {772 0 0 0-6794 {}} {772 0 0 0-6820 {}} {772 0 0 0-7047 {}} {772 0 0 0-7070 {}} {258 0 0 0-7166 {}} {256 0 0 0-7268 {}} {256 0 0 0-7294 {}} {130 0 0 0-7308 {}} {256 0 0 0-7521 {}} {256 0 0 0-7544 {}} {256 0 0 0-7750 {}} {256 0 0 0-7776 {}} {256 0 0 0-8002 {}} {256 0 0 0-8025 {}}} CYCLES {}}
set a(0-7108) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#14.psp)(7-1)#8 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1160 LOC {1 0.034364975 113 0.0 113 0.0 117 0.8291185999999999} PREDS {{146 0 0 0-7095 {}} {258 0 0 0-7090 {}}} SUCCS {{259 0 1.564 0-7109 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7109) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(15,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(6).@)#8 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1161 LOC {109 1.0 113 0.9415 113 1.0 114 0.09437493750000003 118 0.09437493750000003} PREDS {{259 0 1.564 0-7108 {}} {146 0 0 0-7095 {}} {258 0 1.564 0-7072 {}} {258 0 1.564 0-7049 {}} {258 0 1.564 0-6822 {}} {258 0 1.564 0-6796 {}} {258 0 1.564 0-6589 {}} {258 0 1.564 0-6566 {}} {258 0 1.564 0-6339 {}} {258 0 1.564 0-6322 {}} {774 0 1.564 0-8027 {}} {774 0 1.564 0-8004 {}} {774 0 1.564 0-7778 {}} {774 0 1.564 0-7752 {}} {774 0 1.564 0-7546 {}} {774 0 1.564 0-7523 {}} {774 0 1.564 0-7296 {}} {774 0 1.564 0-7270 {}}} SUCCS {{772 0 0 0-6322 {}} {772 0 0 0-6339 {}} {772 0 0 0-6566 {}} {772 0 0 0-6589 {}} {772 0 0 0-6796 {}} {772 0 0 0-6822 {}} {772 0 0 0-7049 {}} {772 0 0 0-7072 {}} {258 0 0 0-7166 {}} {256 0 0 0-7270 {}} {256 0 0 0-7296 {}} {130 0 0 0-7308 {}} {256 0 0 0-7523 {}} {256 0 0 0-7546 {}} {256 0 0 0-7752 {}} {256 0 0 0-7778 {}} {256 0 0 0-8004 {}} {256 0 0 0-8027 {}}} CYCLES {}}
set a(0-7110) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#14.psp)(7-1) TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1162 LOC {1 0.034364975 113 0.0 113 0.0 117 0.8291185999999999} PREDS {{146 0 0 0-7095 {}} {258 0 0 0-7090 {}}} SUCCS {{259 0 1.564 0-7111 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7111) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(16,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(7).@)#8 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1163 LOC {109 1.0 113 0.9415 113 1.0 114 0.09437493750000003 118 0.09437493750000003} PREDS {{259 0 1.564 0-7110 {}} {146 0 0 0-7095 {}} {258 0 1.564 0-7074 {}} {258 0 1.564 0-7051 {}} {258 0 1.564 0-6824 {}} {258 0 1.564 0-6798 {}} {258 0 1.564 0-6591 {}} {258 0 1.564 0-6568 {}} {258 0 1.564 0-6340 {}} {258 0 1.564 0-6324 {}} {774 0 1.564 0-8029 {}} {774 0 1.564 0-8006 {}} {774 0 1.564 0-7780 {}} {774 0 1.564 0-7754 {}} {774 0 1.564 0-7548 {}} {774 0 1.564 0-7525 {}} {774 0 1.564 0-7298 {}} {774 0 1.564 0-7272 {}}} SUCCS {{772 0 0 0-6324 {}} {772 0 0 0-6340 {}} {772 0 0 0-6568 {}} {772 0 0 0-6591 {}} {772 0 0 0-6798 {}} {772 0 0 0-6824 {}} {772 0 0 0-7051 {}} {772 0 0 0-7074 {}} {258 0 0 0-7166 {}} {256 0 0 0-7272 {}} {256 0 0 0-7298 {}} {130 0 0 0-7308 {}} {256 0 0 0-7525 {}} {256 0 0 0-7548 {}} {256 0 0 0-7754 {}} {256 0 0 0-7780 {}} {256 0 0 0-8006 {}} {256 0 0 0-8029 {}}} CYCLES {}}
set a(0-7112) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP-5:COMP_LOOP:conc#3.idiv(9:2))(0)#4 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1164 LOC {1 0.034364975 1 1.0 1 1.0 118 0.80297815} PREDS {{258 0 0 0-7090 {}}} SUCCS {{258 0 0 0-7117 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7113) {AREA_SCORE {} NAME COMP_LOOP:asn#72 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1165 LOC {0 1.0 9 0.0 9 0.0 9 0.0 118 0.80297815} PREDS {} SUCCS {{259 0 0 0-7114 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7114) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j(10:0))(1-0)#4 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1166 LOC {0 1.0 9 0.0 9 0.0 118 0.80297815} PREDS {{259 0 0 0-7113 {}}} SUCCS {{258 0 0 0-7117 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7115) {AREA_SCORE {} NAME COMP_LOOP:asn#73 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1167 LOC {0 1.0 9 0.0 9 0.0 9 0.0 118 0.80297815} PREDS {} SUCCS {{259 0 0 0-7116 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7116) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j(10:0))(1-0)#5 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1168 LOC {0 1.0 9 0.0 9 0.0 118 0.80297815} PREDS {{259 0 0 0-7115 {}}} SUCCS {{259 0 0 0-7117 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7117) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:nor#16 TYPE NOR PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1169 LOC {1 0.034364975 9 0.0 9 0.0 118 0.80297815} PREDS {{259 0 0 0-7116 {}} {258 0 0 0-7114 {}} {258 0 0 0-7112 {}}} SUCCS {{258 0 0 0-7166 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7118) {AREA_SCORE {} NAME COMP_LOOP:asn#74 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1170 LOC {0 1.0 114 0.0 114 0.0 114 0.0 118 0.80297815} PREDS {} SUCCS {{259 0 0 0-7119 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7119) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j(10:0))(1-0)#6 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1171 LOC {0 1.0 114 0.0 114 0.0 118 0.80297815} PREDS {{259 0 0 0-7118 {}}} SUCCS {{258 0 0 0-7124 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7120) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP-5:COMP_LOOP:conc#3.idiv(9:2))(0)#8 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1172 LOC {1 0.034364975 114 0.0 114 0.0 118 0.80297815} PREDS {{258 0 0 0-7090 {}}} SUCCS {{258 0 0 0-7123 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7121) {AREA_SCORE {} NAME COMP_LOOP:asn#75 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1173 LOC {0 1.0 114 0.0 114 0.0 114 0.0 118 0.80297815} PREDS {} SUCCS {{259 0 0 0-7122 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7122) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j(10:0))(1-0)#8 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1174 LOC {0 1.0 114 0.0 114 0.0 118 0.80297815} PREDS {{259 0 0 0-7121 {}}} SUCCS {{259 0 0 0-7123 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7123) {AREA_SCORE {} NAME COMP_LOOP:nor#49 TYPE NOR PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1175 LOC {1 0.034364975 114 0.0 114 0.0 118 0.80297815} PREDS {{259 0 0 0-7122 {}} {258 0 0 0-7120 {}}} SUCCS {{259 0 0 0-7124 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7124) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#112 TYPE AND PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1176 LOC {1 0.034364975 114 0.0 114 0.0 118 0.80297815} PREDS {{259 0 0 0-7123 {}} {258 0 0 0-7119 {}}} SUCCS {{258 0 0 0-7166 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7125) {AREA_SCORE {} NAME COMP_LOOP:asn#76 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1177 LOC {0 1.0 114 0.0 114 0.0 114 0.0 118 0.80297815} PREDS {} SUCCS {{259 0 0 0-7126 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7126) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j(10:0))(1-0)#9 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1178 LOC {0 1.0 114 0.0 114 0.0 118 0.80297815} PREDS {{259 0 0 0-7125 {}}} SUCCS {{258 0 0 0-7131 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7127) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP-5:COMP_LOOP:conc#3.idiv(9:2))(0)#11 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1179 LOC {1 0.034364975 114 0.0 114 0.0 118 0.80297815} PREDS {{258 0 0 0-7090 {}}} SUCCS {{258 0 0 0-7130 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7128) {AREA_SCORE {} NAME COMP_LOOP:asn#77 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1180 LOC {0 1.0 114 0.0 114 0.0 114 0.0 118 0.80297815} PREDS {} SUCCS {{259 0 0 0-7129 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7129) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j(10:0))(1-0)#11 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1181 LOC {0 1.0 114 0.0 114 0.0 118 0.80297815} PREDS {{259 0 0 0-7128 {}}} SUCCS {{259 0 0 0-7130 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7130) {AREA_SCORE {} NAME COMP_LOOP:nor#50 TYPE NOR PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1182 LOC {1 0.034364975 114 0.0 114 0.0 118 0.80297815} PREDS {{259 0 0 0-7129 {}} {258 0 0 0-7127 {}}} SUCCS {{259 0 0 0-7131 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7131) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#113 TYPE AND PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1183 LOC {1 0.034364975 114 0.0 114 0.0 118 0.80297815} PREDS {{259 0 0 0-7130 {}} {258 0 0 0-7126 {}}} SUCCS {{258 0 0 0-7166 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7132) {AREA_SCORE {} NAME COMP_LOOP:asn#78 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1184 LOC {0 1.0 11 0.0 11 0.0 11 0.0 118 0.80297815} PREDS {} SUCCS {{259 0 0 0-7133 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7133) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j(10:0))(1-0)#12 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1185 LOC {0 1.0 11 0.0 11 0.0 118 0.80297815} PREDS {{259 0 0 0-7132 {}}} SUCCS {{258 0 0 0-7138 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7134) {AREA_SCORE {} NAME COMP_LOOP:asn#79 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1186 LOC {0 1.0 11 0.0 11 0.0 11 0.0 118 0.80297815} PREDS {} SUCCS {{259 0 0 0-7135 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7135) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j(10:0))(1-0)#13 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1187 LOC {0 1.0 11 0.0 11 0.0 118 0.80297815} PREDS {{259 0 0 0-7134 {}}} SUCCS {{258 0 0 0-7138 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7136) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP-5:COMP_LOOP:conc#3.idiv(9:2))(0)#15 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1188 LOC {1 0.034364975 1 1.0 1 1.0 118 0.80297815} PREDS {{258 0 0 0-7090 {}}} SUCCS {{259 0 0 0-7137 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7137) {AREA_SCORE {} NAME COMP_LOOP:not#82 TYPE NOT PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1189 LOC {1 0.034364975 1 1.0 1 1.0 118 0.80297815} PREDS {{259 0 0 0-7136 {}}} SUCCS {{259 0 0 0-7138 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7138) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#114 TYPE AND PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1190 LOC {1 0.034364975 11 0.0 11 0.0 118 0.80297815} PREDS {{259 0 0 0-7137 {}} {258 0 0 0-7135 {}} {258 0 0 0-7133 {}}} SUCCS {{258 0 0 0-7166 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7139) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP-5:COMP_LOOP:conc#3.idiv(9:2))(0)#16 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1191 LOC {1 0.034364975 114 0.0 114 0.0 118 0.80297815} PREDS {{258 0 0 0-7090 {}}} SUCCS {{258 0 0 0-7145 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7140) {AREA_SCORE {} NAME COMP_LOOP:asn#80 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1192 LOC {0 1.0 114 0.0 114 0.0 114 0.0 118 0.80297815} PREDS {} SUCCS {{259 0 0 0-7141 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7141) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j(10:0))(1-0)#16 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1193 LOC {0 1.0 114 0.0 114 0.0 118 0.80297815} PREDS {{259 0 0 0-7140 {}}} SUCCS {{258 0 0 0-7144 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7142) {AREA_SCORE {} NAME COMP_LOOP:asn#81 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1194 LOC {0 1.0 114 0.0 114 0.0 114 0.0 118 0.80297815} PREDS {} SUCCS {{259 0 0 0-7143 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7143) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j(10:0))(1-0)#17 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1195 LOC {0 1.0 114 0.0 114 0.0 118 0.80297815} PREDS {{259 0 0 0-7142 {}}} SUCCS {{259 0 0 0-7144 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7144) {AREA_SCORE {} NAME COMP_LOOP:nor#51 TYPE NOR PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1196 LOC {1 0.0 114 0.0 114 0.0 118 0.80297815} PREDS {{259 0 0 0-7143 {}} {258 0 0 0-7141 {}}} SUCCS {{259 0 0 0-7145 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7145) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#115 TYPE AND PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1197 LOC {1 0.034364975 114 0.0 114 0.0 118 0.80297815} PREDS {{259 0 0 0-7144 {}} {258 0 0 0-7139 {}}} SUCCS {{258 0 0 0-7166 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7146) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP-5:COMP_LOOP:conc#3.idiv(9:2))(0)#19 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1198 LOC {1 0.034364975 1 1.0 1 1.0 118 0.80297815} PREDS {{258 0 0 0-7090 {}}} SUCCS {{258 0 0 0-7152 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7147) {AREA_SCORE {} NAME COMP_LOOP:asn#82 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1199 LOC {0 1.0 45 0.0 45 0.0 45 0.0 118 0.80297815} PREDS {} SUCCS {{259 0 0 0-7148 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7148) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j(10:0))(1-0)#19 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1200 LOC {0 1.0 45 0.0 45 0.0 118 0.80297815} PREDS {{259 0 0 0-7147 {}}} SUCCS {{258 0 0 0-7152 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7149) {AREA_SCORE {} NAME COMP_LOOP:asn#83 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1201 LOC {0 1.0 29 0.0 29 0.0 29 0.0 118 0.80297815} PREDS {} SUCCS {{259 0 0 0-7150 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7150) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j(10:0))(1-0)#20 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1202 LOC {0 1.0 29 0.0 29 0.0 118 0.80297815} PREDS {{259 0 0 0-7149 {}}} SUCCS {{259 0 0 0-7151 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7151) {AREA_SCORE {} NAME COMP_LOOP:not#83 TYPE NOT PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1203 LOC {1 0.0 29 0.0 29 0.0 118 0.80297815} PREDS {{259 0 0 0-7150 {}}} SUCCS {{259 0 0 0-7152 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7152) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#116 TYPE AND PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1204 LOC {1 0.034364975 45 0.0 45 0.0 118 0.80297815} PREDS {{259 0 0 0-7151 {}} {258 0 0 0-7148 {}} {258 0 0 0-7146 {}}} SUCCS {{258 0 0 0-7166 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7153) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP-5:COMP_LOOP:conc#3.idiv(9:2))(0)#22 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1205 LOC {1 0.034364975 3 0.0 3 0.0 118 0.80297815} PREDS {{258 0 0 0-7090 {}}} SUCCS {{258 0 0 0-7159 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7154) {AREA_SCORE {} NAME COMP_LOOP:asn#84 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1206 LOC {0 1.0 9 0.0 9 0.0 9 0.0 118 0.80297815} PREDS {} SUCCS {{259 0 0 0-7155 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7155) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j(10:0))(1-0)#22 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1207 LOC {0 1.0 9 0.0 9 0.0 118 0.80297815} PREDS {{259 0 0 0-7154 {}}} SUCCS {{258 0 0 0-7159 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7156) {AREA_SCORE {} NAME COMP_LOOP:asn#85 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1208 LOC {0 1.0 9 0.0 9 0.0 9 0.0 118 0.80297815} PREDS {} SUCCS {{259 0 0 0-7157 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7157) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j(10:0))(1-0)#23 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1209 LOC {0 1.0 9 0.0 9 0.0 118 0.80297815} PREDS {{259 0 0 0-7156 {}}} SUCCS {{259 0 0 0-7158 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7158) {AREA_SCORE {} NAME COMP_LOOP:not#84 TYPE NOT PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1210 LOC {1 0.0 9 0.0 9 0.0 118 0.80297815} PREDS {{259 0 0 0-7157 {}}} SUCCS {{259 0 0 0-7159 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7159) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#117 TYPE AND PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1211 LOC {1 0.034364975 9 0.0 9 0.0 118 0.80297815} PREDS {{259 0 0 0-7158 {}} {258 0 0 0-7155 {}} {258 0 0 0-7153 {}}} SUCCS {{258 0 0 0-7166 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7160) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP-5:COMP_LOOP:conc#3.idiv(9:2))(0)#25 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1212 LOC {1 0.034364975 1 1.0 1 1.0 118 0.80297815} PREDS {{258 0 0 0-7090 {}}} SUCCS {{258 0 0 0-7165 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7161) {AREA_SCORE {} NAME COMP_LOOP:asn#86 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1213 LOC {0 1.0 17 0.0 17 0.0 17 0.0 118 0.80297815} PREDS {} SUCCS {{259 0 0 0-7162 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7162) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j(10:0))(1-0)#25 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1214 LOC {0 1.0 17 0.0 17 0.0 118 0.80297815} PREDS {{259 0 0 0-7161 {}}} SUCCS {{258 0 0 0-7165 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7163) {AREA_SCORE {} NAME COMP_LOOP:asn#87 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1215 LOC {0 1.0 17 0.0 17 0.0 17 0.0 118 0.80297815} PREDS {} SUCCS {{259 0 0 0-7164 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7164) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j(10:0))(1-0)#1 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1216 LOC {0 1.0 17 0.0 17 0.0 118 0.80297815} PREDS {{259 0 0 0-7163 {}}} SUCCS {{259 0 0 0-7165 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7165) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#118 TYPE AND PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1217 LOC {1 0.034364975 17 0.0 17 0.0 118 0.80297815} PREDS {{259 0 0 0-7164 {}} {258 0 0 0-7162 {}} {258 0 0 0-7160 {}}} SUCCS {{259 0 0 0-7166 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7166) {AREA_SCORE 215.45 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mux1hot(64,8) QUANTITY 20 NAME COMP_LOOP:mux1h#8 TYPE MUX1HOT DELAY {0.78 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1218 LOC {110 0.094375 114 0.9511217999999999 114 0.9511217999999999 114 0.999999942628205 118 0.8518562926282051} PREDS {{259 0 0 0-7165 {}} {258 0 0 0-7159 {}} {258 0 0 0-7152 {}} {258 0 0 0-7145 {}} {258 0 0 0-7138 {}} {258 0 0 0-7131 {}} {258 0 0 0-7124 {}} {258 0 0 0-7117 {}} {258 0 0 0-7111 {}} {258 0 0 0-7109 {}} {258 0 0 0-7107 {}} {258 0 0 0-7105 {}} {258 0 0 0-7103 {}} {258 0 0 0-7101 {}} {258 0 0 0-7099 {}} {258 0 0 0-7097 {}} {258 0 0 0-6058 {}} {258 0 0 0-6057 {}} {258 0 0 0-6056 {}} {258 0 0 0-6055 {}} {258 0 0 0-6054 {}} {258 0 0 0-6053 {}} {258 0 0 0-6052 {}} {258 0 0 0-6051 {}}} SUCCS {{258 0 0 0-7232 {}} {258 0 0 0-7273 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7167) {AREA_SCORE {} NAME VEC_LOOP:j:asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1219 LOC {0 1.0 1 0.0 1 0.0 1 0.0 117 0.7769290999999999} PREDS {} SUCCS {{259 0 0 0-7168 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7168) {AREA_SCORE {} NAME COMP_LOOP-5:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0)#1 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1220 LOC {0 1.0 1 0.0 1 0.0 117 0.7769290999999999} PREDS {{259 0 0 0-7167 {}}} SUCCS {{258 0 0 0-7172 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7169) {AREA_SCORE {} NAME COMP_LOOP:k:asn#17 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1221 LOC {0 1.0 1 0.0 1 0.0 1 0.0 117 0.7769290999999999} PREDS {{774 0 0 0-8033 {}}} SUCCS {{259 0 0 0-7170 {}} {130 0 0 0-7308 {}} {256 0 0 0-8033 {}}} CYCLES {}}
set a(0-7170) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:3))(6-0)#18 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1222 LOC {0 1.0 1 0.0 1 0.0 117 0.7769290999999999} PREDS {{259 0 0 0-7169 {}}} SUCCS {{259 0 0 0-7171 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7171) {AREA_SCORE {} NAME COMP_LOOP:conc#22 TYPE CONCATENATE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1223 LOC {0 1.0 1 0.9478105 1 0.9478105 117 0.7769290999999999} PREDS {{259 0 0 0-7170 {}}} SUCCS {{259 0 0 0-7172 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7172) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add3(10,0,10,0,11,0,11) QUANTITY 8 NAME COMP_LOOP-5:acc#10 TYPE ACCU DELAY {0.84 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1224 LOC {1 0.0 1 0.9478105 1 0.9478105 1 0.9999999407051282 117 0.8291185407051281} PREDS {{259 0 0 0-7171 {}} {258 0 0 0-7168 {}}} SUCCS {{259 0 0 0-7173 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7173) {AREA_SCORE {} NAME COMP_LOOP-5:slc(COMP_LOOP:acc#10)(10-1) TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1225 LOC {1 0.0521895 1 1.0 1 1.0 117 0.8291185999999999} PREDS {{259 0 0 0-7172 {}}} SUCCS {{259 0 0 0-7174 {}} {258 0 0 0-7176 {}} {258 0 0 0-7178 {}} {258 0 0 0-7180 {}} {258 0 0 0-7182 {}} {258 0 0 0-7184 {}} {258 0 0 0-7186 {}} {258 0 0 0-7188 {}} {258 0 0 0-7190 {}} {258 0 0 0-7192 {}} {258 0 0 0-7193 {}} {258 0 0 0-7194 {}} {258 0 0 0-7196 {}} {258 0 0 0-7197 {}} {258 0 0 0-7198 {}} {258 0 0 0-7201 {}} {258 0 0 0-7202 {}} {258 0 0 0-7203 {}} {258 0 0 0-7206 {}} {258 0 0 0-7207 {}} {258 0 0 0-7208 {}} {258 0 0 0-7211 {}} {258 0 0 0-7212 {}} {258 0 0 0-7213 {}} {258 0 0 0-7216 {}} {258 0 0 0-7217 {}} {258 0 0 0-7218 {}} {258 0 0 0-7221 {}} {258 0 0 0-7222 {}} {258 0 0 0-7223 {}} {258 0 0 0-7226 {}} {258 0 0 0-7227 {}} {258 0 0 0-7228 {}} {258 0 0 0-7255 {}} {258 0 0 0-7257 {}} {258 0 0 0-7259 {}} {258 0 0 0-7261 {}} {258 0 0 0-7263 {}} {258 0 0 0-7265 {}} {258 0 0 0-7267 {}} {258 0 0 0-7269 {}} {258 0 0 0-7271 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7174) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#5)(2-0) TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1226 LOC {1 0.0521895 1 1.0 1 1.0 117 0.8291185999999999} PREDS {{259 0 0 0-7173 {}}} SUCCS {{259 0 0 0-7175 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7175) {AREA_SCORE {} NAME COMP_LOOP:switch#9 TYPE SELECT PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1227 LOC {1 0.0521895 1 1.0 1 1.0 117 0.8291185999999999} PREDS {{259 0 0 0-7174 {}}} SUCCS {{146 0 0 0-7176 {}} {146 0 0 0-7177 {}} {146 0 0 0-7178 {}} {146 0 0 0-7179 {}} {146 0 0 0-7180 {}} {146 0 0 0-7181 {}} {146 0 0 0-7182 {}} {146 0 0 0-7183 {}} {146 0 0 0-7184 {}} {146 0 0 0-7185 {}} {146 0 0 0-7186 {}} {146 0 0 0-7187 {}} {146 0 0 0-7188 {}} {146 0 0 0-7189 {}} {146 0 0 0-7190 {}} {146 0 0 0-7191 {}}} CYCLES {}}
set a(0-7176) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#5)(9-3)#2 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1228 LOC {1 0.0521895 114 0.0 114 0.0 117 0.8291185999999999} PREDS {{146 0 0 0-7175 {}} {258 0 0 0-7173 {}}} SUCCS {{259 0 1.564 0-7177 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7177) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(9,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(0).@)#9 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1229 LOC {109 1.0 114 0.9415 114 1.0 115 0.09437493750000003 118 0.09437493750000003} PREDS {{259 0 1.564 0-7176 {}} {146 0 0 0-7175 {}} {258 0 1.564 0-7060 {}} {258 0 1.564 0-7037 {}} {258 0 1.564 0-6810 {}} {258 0 1.564 0-6784 {}} {258 0 1.564 0-6577 {}} {258 0 1.564 0-6554 {}} {258 0 1.564 0-6333 {}} {258 0 1.564 0-6310 {}} {774 0 1.564 0-8015 {}} {774 0 1.564 0-7992 {}} {774 0 1.564 0-7766 {}} {774 0 1.564 0-7740 {}} {774 0 1.564 0-7534 {}} {774 0 1.564 0-7511 {}} {774 0 1.564 0-7284 {}} {774 0 1.564 0-7258 {}}} SUCCS {{772 0 0 0-6310 {}} {772 0 0 0-6333 {}} {772 0 0 0-6554 {}} {772 0 0 0-6577 {}} {772 0 0 0-6784 {}} {772 0 0 0-6810 {}} {772 0 0 0-7037 {}} {772 0 0 0-7060 {}} {258 0 0 0-7230 {}} {256 0 0 0-7258 {}} {256 0 0 0-7284 {}} {130 0 0 0-7308 {}} {256 0 0 0-7511 {}} {256 0 0 0-7534 {}} {256 0 0 0-7740 {}} {256 0 0 0-7766 {}} {256 0 0 0-7992 {}} {256 0 0 0-8015 {}}} CYCLES {}}
set a(0-7178) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#5)(9-3)#3 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1230 LOC {1 0.0521895 114 0.0 114 0.0 117 0.8291185999999999} PREDS {{146 0 0 0-7175 {}} {258 0 0 0-7173 {}}} SUCCS {{259 0 1.564 0-7179 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7179) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(10,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(1).@)#9 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1231 LOC {109 1.0 114 0.9415 114 1.0 115 0.09437493750000003 118 0.09437493750000003} PREDS {{259 0 1.564 0-7178 {}} {146 0 0 0-7175 {}} {258 0 1.564 0-7062 {}} {258 0 1.564 0-7039 {}} {258 0 1.564 0-6812 {}} {258 0 1.564 0-6786 {}} {258 0 1.564 0-6579 {}} {258 0 1.564 0-6556 {}} {258 0 1.564 0-6334 {}} {258 0 1.564 0-6312 {}} {774 0 1.564 0-8017 {}} {774 0 1.564 0-7994 {}} {774 0 1.564 0-7768 {}} {774 0 1.564 0-7742 {}} {774 0 1.564 0-7536 {}} {774 0 1.564 0-7513 {}} {774 0 1.564 0-7286 {}} {774 0 1.564 0-7260 {}}} SUCCS {{772 0 0 0-6312 {}} {772 0 0 0-6334 {}} {772 0 0 0-6556 {}} {772 0 0 0-6579 {}} {772 0 0 0-6786 {}} {772 0 0 0-6812 {}} {772 0 0 0-7039 {}} {772 0 0 0-7062 {}} {258 0 0 0-7230 {}} {256 0 0 0-7260 {}} {256 0 0 0-7286 {}} {130 0 0 0-7308 {}} {256 0 0 0-7513 {}} {256 0 0 0-7536 {}} {256 0 0 0-7742 {}} {256 0 0 0-7768 {}} {256 0 0 0-7994 {}} {256 0 0 0-8017 {}}} CYCLES {}}
set a(0-7180) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#5)(9-3)#4 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1232 LOC {1 0.0521895 114 0.0 114 0.0 117 0.8291185999999999} PREDS {{146 0 0 0-7175 {}} {258 0 0 0-7173 {}}} SUCCS {{259 0 1.564 0-7181 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7181) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(11,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(2).@)#9 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1233 LOC {109 1.0 114 0.9415 114 1.0 115 0.09437493750000003 118 0.09437493750000003} PREDS {{259 0 1.564 0-7180 {}} {146 0 0 0-7175 {}} {258 0 1.564 0-7064 {}} {258 0 1.564 0-7041 {}} {258 0 1.564 0-6814 {}} {258 0 1.564 0-6788 {}} {258 0 1.564 0-6581 {}} {258 0 1.564 0-6558 {}} {258 0 1.564 0-6335 {}} {258 0 1.564 0-6314 {}} {774 0 1.564 0-8019 {}} {774 0 1.564 0-7996 {}} {774 0 1.564 0-7770 {}} {774 0 1.564 0-7744 {}} {774 0 1.564 0-7538 {}} {774 0 1.564 0-7515 {}} {774 0 1.564 0-7288 {}} {774 0 1.564 0-7262 {}}} SUCCS {{772 0 0 0-6314 {}} {772 0 0 0-6335 {}} {772 0 0 0-6558 {}} {772 0 0 0-6581 {}} {772 0 0 0-6788 {}} {772 0 0 0-6814 {}} {772 0 0 0-7041 {}} {772 0 0 0-7064 {}} {258 0 0 0-7230 {}} {256 0 0 0-7262 {}} {256 0 0 0-7288 {}} {130 0 0 0-7308 {}} {256 0 0 0-7515 {}} {256 0 0 0-7538 {}} {256 0 0 0-7744 {}} {256 0 0 0-7770 {}} {256 0 0 0-7996 {}} {256 0 0 0-8019 {}}} CYCLES {}}
set a(0-7182) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#5)(9-3)#5 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1234 LOC {1 0.0521895 114 0.0 114 0.0 117 0.8291185999999999} PREDS {{146 0 0 0-7175 {}} {258 0 0 0-7173 {}}} SUCCS {{259 0 1.564 0-7183 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7183) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(12,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(3).@)#9 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1235 LOC {109 1.0 114 0.9415 114 1.0 115 0.09437493750000003 118 0.09437493750000003} PREDS {{259 0 1.564 0-7182 {}} {146 0 0 0-7175 {}} {258 0 1.564 0-7066 {}} {258 0 1.564 0-7043 {}} {258 0 1.564 0-6816 {}} {258 0 1.564 0-6790 {}} {258 0 1.564 0-6583 {}} {258 0 1.564 0-6560 {}} {258 0 1.564 0-6336 {}} {258 0 1.564 0-6316 {}} {774 0 1.564 0-8021 {}} {774 0 1.564 0-7998 {}} {774 0 1.564 0-7772 {}} {774 0 1.564 0-7746 {}} {774 0 1.564 0-7540 {}} {774 0 1.564 0-7517 {}} {774 0 1.564 0-7290 {}} {774 0 1.564 0-7264 {}}} SUCCS {{772 0 0 0-6316 {}} {772 0 0 0-6336 {}} {772 0 0 0-6560 {}} {772 0 0 0-6583 {}} {772 0 0 0-6790 {}} {772 0 0 0-6816 {}} {772 0 0 0-7043 {}} {772 0 0 0-7066 {}} {258 0 0 0-7230 {}} {256 0 0 0-7264 {}} {256 0 0 0-7290 {}} {130 0 0 0-7308 {}} {256 0 0 0-7517 {}} {256 0 0 0-7540 {}} {256 0 0 0-7746 {}} {256 0 0 0-7772 {}} {256 0 0 0-7998 {}} {256 0 0 0-8021 {}}} CYCLES {}}
set a(0-7184) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#5)(9-3)#6 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1236 LOC {1 0.0521895 114 0.0 114 0.0 117 0.8291185999999999} PREDS {{146 0 0 0-7175 {}} {258 0 0 0-7173 {}}} SUCCS {{259 0 1.564 0-7185 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7185) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(4).@)#9 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1237 LOC {109 1.0 114 0.9415 114 1.0 115 0.09437493750000003 118 0.09437493750000003} PREDS {{259 0 1.564 0-7184 {}} {146 0 0 0-7175 {}} {258 0 1.564 0-7068 {}} {258 0 1.564 0-7045 {}} {258 0 1.564 0-6818 {}} {258 0 1.564 0-6792 {}} {258 0 1.564 0-6585 {}} {258 0 1.564 0-6562 {}} {258 0 1.564 0-6337 {}} {258 0 1.564 0-6318 {}} {774 0 1.564 0-8023 {}} {774 0 1.564 0-8000 {}} {774 0 1.564 0-7774 {}} {774 0 1.564 0-7748 {}} {774 0 1.564 0-7542 {}} {774 0 1.564 0-7519 {}} {774 0 1.564 0-7292 {}} {774 0 1.564 0-7266 {}}} SUCCS {{772 0 0 0-6318 {}} {772 0 0 0-6337 {}} {772 0 0 0-6562 {}} {772 0 0 0-6585 {}} {772 0 0 0-6792 {}} {772 0 0 0-6818 {}} {772 0 0 0-7045 {}} {772 0 0 0-7068 {}} {258 0 0 0-7230 {}} {256 0 0 0-7266 {}} {256 0 0 0-7292 {}} {130 0 0 0-7308 {}} {256 0 0 0-7519 {}} {256 0 0 0-7542 {}} {256 0 0 0-7748 {}} {256 0 0 0-7774 {}} {256 0 0 0-8000 {}} {256 0 0 0-8023 {}}} CYCLES {}}
set a(0-7186) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#5)(9-3)#7 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1238 LOC {1 0.0521895 114 0.0 114 0.0 117 0.8291185999999999} PREDS {{146 0 0 0-7175 {}} {258 0 0 0-7173 {}}} SUCCS {{259 0 1.564 0-7187 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7187) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(14,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(5).@)#9 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1239 LOC {109 1.0 114 0.9415 114 1.0 115 0.09437493750000003 118 0.09437493750000003} PREDS {{259 0 1.564 0-7186 {}} {146 0 0 0-7175 {}} {258 0 1.564 0-7070 {}} {258 0 1.564 0-7047 {}} {258 0 1.564 0-6820 {}} {258 0 1.564 0-6794 {}} {258 0 1.564 0-6587 {}} {258 0 1.564 0-6564 {}} {258 0 1.564 0-6338 {}} {258 0 1.564 0-6320 {}} {774 0 1.564 0-8025 {}} {774 0 1.564 0-8002 {}} {774 0 1.564 0-7776 {}} {774 0 1.564 0-7750 {}} {774 0 1.564 0-7544 {}} {774 0 1.564 0-7521 {}} {774 0 1.564 0-7294 {}} {774 0 1.564 0-7268 {}}} SUCCS {{772 0 0 0-6320 {}} {772 0 0 0-6338 {}} {772 0 0 0-6564 {}} {772 0 0 0-6587 {}} {772 0 0 0-6794 {}} {772 0 0 0-6820 {}} {772 0 0 0-7047 {}} {772 0 0 0-7070 {}} {258 0 0 0-7230 {}} {256 0 0 0-7268 {}} {256 0 0 0-7294 {}} {130 0 0 0-7308 {}} {256 0 0 0-7521 {}} {256 0 0 0-7544 {}} {256 0 0 0-7750 {}} {256 0 0 0-7776 {}} {256 0 0 0-8002 {}} {256 0 0 0-8025 {}}} CYCLES {}}
set a(0-7188) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#5)(9-3)#8 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1240 LOC {1 0.0521895 114 0.0 114 0.0 117 0.8291185999999999} PREDS {{146 0 0 0-7175 {}} {258 0 0 0-7173 {}}} SUCCS {{259 0 1.564 0-7189 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7189) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(15,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(6).@)#9 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1241 LOC {109 1.0 114 0.9415 114 1.0 115 0.09437493750000003 118 0.09437493750000003} PREDS {{259 0 1.564 0-7188 {}} {146 0 0 0-7175 {}} {258 0 1.564 0-7072 {}} {258 0 1.564 0-7049 {}} {258 0 1.564 0-6822 {}} {258 0 1.564 0-6796 {}} {258 0 1.564 0-6589 {}} {258 0 1.564 0-6566 {}} {258 0 1.564 0-6339 {}} {258 0 1.564 0-6322 {}} {774 0 1.564 0-8027 {}} {774 0 1.564 0-8004 {}} {774 0 1.564 0-7778 {}} {774 0 1.564 0-7752 {}} {774 0 1.564 0-7546 {}} {774 0 1.564 0-7523 {}} {774 0 1.564 0-7296 {}} {774 0 1.564 0-7270 {}}} SUCCS {{772 0 0 0-6322 {}} {772 0 0 0-6339 {}} {772 0 0 0-6566 {}} {772 0 0 0-6589 {}} {772 0 0 0-6796 {}} {772 0 0 0-6822 {}} {772 0 0 0-7049 {}} {772 0 0 0-7072 {}} {258 0 0 0-7230 {}} {256 0 0 0-7270 {}} {256 0 0 0-7296 {}} {130 0 0 0-7308 {}} {256 0 0 0-7523 {}} {256 0 0 0-7546 {}} {256 0 0 0-7752 {}} {256 0 0 0-7778 {}} {256 0 0 0-8004 {}} {256 0 0 0-8027 {}}} CYCLES {}}
set a(0-7190) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#5)(9-3) TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1242 LOC {1 0.0521895 114 0.0 114 0.0 117 0.8291185999999999} PREDS {{146 0 0 0-7175 {}} {258 0 0 0-7173 {}}} SUCCS {{259 0 1.564 0-7191 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7191) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(16,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(7).@)#9 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1243 LOC {109 1.0 114 0.9415 114 1.0 115 0.09437493750000003 118 0.09437493750000003} PREDS {{259 0 1.564 0-7190 {}} {146 0 0 0-7175 {}} {258 0 1.564 0-7074 {}} {258 0 1.564 0-7051 {}} {258 0 1.564 0-6824 {}} {258 0 1.564 0-6798 {}} {258 0 1.564 0-6591 {}} {258 0 1.564 0-6568 {}} {258 0 1.564 0-6340 {}} {258 0 1.564 0-6324 {}} {774 0 1.564 0-8029 {}} {774 0 1.564 0-8006 {}} {774 0 1.564 0-7780 {}} {774 0 1.564 0-7754 {}} {774 0 1.564 0-7548 {}} {774 0 1.564 0-7525 {}} {774 0 1.564 0-7298 {}} {774 0 1.564 0-7272 {}}} SUCCS {{772 0 0 0-6324 {}} {772 0 0 0-6340 {}} {772 0 0 0-6568 {}} {772 0 0 0-6591 {}} {772 0 0 0-6798 {}} {772 0 0 0-6824 {}} {772 0 0 0-7051 {}} {772 0 0 0-7074 {}} {258 0 0 0-7230 {}} {256 0 0 0-7272 {}} {256 0 0 0-7298 {}} {130 0 0 0-7308 {}} {256 0 0 0-7525 {}} {256 0 0 0-7548 {}} {256 0 0 0-7754 {}} {256 0 0 0-7780 {}} {256 0 0 0-8006 {}} {256 0 0 0-8029 {}}} CYCLES {}}
set a(0-7192) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#5)(2-0)#4 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1244 LOC {1 0.0521895 1 1.0 1 1.0 118 0.80297815} PREDS {{258 0 0 0-7173 {}}} SUCCS {{258 0 0 0-7195 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7193) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#5)(2-0)#5 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1245 LOC {1 0.0521895 1 1.0 1 1.0 118 0.80297815} PREDS {{258 0 0 0-7173 {}}} SUCCS {{258 0 0 0-7195 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7194) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#5)(2-0)#6 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1246 LOC {1 0.0521895 1 1.0 1 1.0 118 0.80297815} PREDS {{258 0 0 0-7173 {}}} SUCCS {{259 0 0 0-7195 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7195) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:nor#17 TYPE NOR PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1247 LOC {1 0.0521895 1 1.0 1 1.0 118 0.80297815} PREDS {{259 0 0 0-7194 {}} {258 0 0 0-7193 {}} {258 0 0 0-7192 {}}} SUCCS {{258 0 0 0-7230 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7196) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#5)(2-0)#7 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1248 LOC {1 0.0521895 115 0.0 115 0.0 118 0.80297815} PREDS {{258 0 0 0-7173 {}}} SUCCS {{258 0 0 0-7200 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7197) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#5)(2-0)#8 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1249 LOC {1 0.0521895 115 0.0 115 0.0 118 0.80297815} PREDS {{258 0 0 0-7173 {}}} SUCCS {{258 0 0 0-7199 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7198) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#5)(2-0)#9 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1250 LOC {1 0.0521895 115 0.0 115 0.0 118 0.80297815} PREDS {{258 0 0 0-7173 {}}} SUCCS {{259 0 0 0-7199 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7199) {AREA_SCORE {} NAME COMP_LOOP:nor#52 TYPE NOR PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1251 LOC {1 0.0521895 115 0.0 115 0.0 118 0.80297815} PREDS {{259 0 0 0-7198 {}} {258 0 0 0-7197 {}}} SUCCS {{259 0 0 0-7200 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7200) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#119 TYPE AND PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1252 LOC {1 0.0521895 115 0.0 115 0.0 118 0.80297815} PREDS {{259 0 0 0-7199 {}} {258 0 0 0-7196 {}}} SUCCS {{258 0 0 0-7230 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7201) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#5)(2-0)#10 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1253 LOC {1 0.0521895 115 0.0 115 0.0 118 0.80297815} PREDS {{258 0 0 0-7173 {}}} SUCCS {{258 0 0 0-7205 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7202) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#5)(2-0)#11 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1254 LOC {1 0.0521895 115 0.0 115 0.0 118 0.80297815} PREDS {{258 0 0 0-7173 {}}} SUCCS {{258 0 0 0-7204 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7203) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#5)(2-0)#12 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1255 LOC {1 0.0521895 115 0.0 115 0.0 118 0.80297815} PREDS {{258 0 0 0-7173 {}}} SUCCS {{259 0 0 0-7204 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7204) {AREA_SCORE {} NAME COMP_LOOP:nor#53 TYPE NOR PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1256 LOC {1 0.0521895 115 0.0 115 0.0 118 0.80297815} PREDS {{259 0 0 0-7203 {}} {258 0 0 0-7202 {}}} SUCCS {{259 0 0 0-7205 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7205) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#120 TYPE AND PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1257 LOC {1 0.0521895 115 0.0 115 0.0 118 0.80297815} PREDS {{259 0 0 0-7204 {}} {258 0 0 0-7201 {}}} SUCCS {{258 0 0 0-7230 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7206) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#5)(2-0)#13 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1258 LOC {1 0.0521895 1 1.0 1 1.0 118 0.80297815} PREDS {{258 0 0 0-7173 {}}} SUCCS {{258 0 0 0-7210 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7207) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#5)(2-0)#14 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1259 LOC {1 0.0521895 1 1.0 1 1.0 118 0.80297815} PREDS {{258 0 0 0-7173 {}}} SUCCS {{258 0 0 0-7210 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7208) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#5)(2-0)#15 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1260 LOC {1 0.0521895 1 1.0 1 1.0 118 0.80297815} PREDS {{258 0 0 0-7173 {}}} SUCCS {{259 0 0 0-7209 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7209) {AREA_SCORE {} NAME COMP_LOOP:not#85 TYPE NOT PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1261 LOC {1 0.0521895 1 1.0 1 1.0 118 0.80297815} PREDS {{259 0 0 0-7208 {}}} SUCCS {{259 0 0 0-7210 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7210) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#121 TYPE AND PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1262 LOC {1 0.0521895 1 1.0 1 1.0 118 0.80297815} PREDS {{259 0 0 0-7209 {}} {258 0 0 0-7207 {}} {258 0 0 0-7206 {}}} SUCCS {{258 0 0 0-7230 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7211) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#5)(2-0)#16 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1263 LOC {1 0.0521895 115 0.0 115 0.0 118 0.80297815} PREDS {{258 0 0 0-7173 {}}} SUCCS {{258 0 0 0-7215 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7212) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#5)(2-0)#17 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1264 LOC {1 0.0521895 115 0.0 115 0.0 118 0.80297815} PREDS {{258 0 0 0-7173 {}}} SUCCS {{258 0 0 0-7214 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7213) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#5)(2-0)#18 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1265 LOC {1 0.0521895 115 0.0 115 0.0 118 0.80297815} PREDS {{258 0 0 0-7173 {}}} SUCCS {{259 0 0 0-7214 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7214) {AREA_SCORE {} NAME COMP_LOOP:nor#54 TYPE NOR PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1266 LOC {1 0.0521895 115 0.0 115 0.0 118 0.80297815} PREDS {{259 0 0 0-7213 {}} {258 0 0 0-7212 {}}} SUCCS {{259 0 0 0-7215 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7215) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#122 TYPE AND PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1267 LOC {1 0.0521895 115 0.0 115 0.0 118 0.80297815} PREDS {{259 0 0 0-7214 {}} {258 0 0 0-7211 {}}} SUCCS {{258 0 0 0-7230 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7216) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#5)(2-0)#19 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1268 LOC {1 0.0521895 1 1.0 1 1.0 118 0.80297815} PREDS {{258 0 0 0-7173 {}}} SUCCS {{258 0 0 0-7220 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7217) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#5)(2-0)#20 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1269 LOC {1 0.0521895 1 1.0 1 1.0 118 0.80297815} PREDS {{258 0 0 0-7173 {}}} SUCCS {{258 0 0 0-7220 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7218) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#5)(2-0)#21 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1270 LOC {1 0.0521895 1 1.0 1 1.0 118 0.80297815} PREDS {{258 0 0 0-7173 {}}} SUCCS {{259 0 0 0-7219 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7219) {AREA_SCORE {} NAME COMP_LOOP:not#86 TYPE NOT PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1271 LOC {1 0.0521895 1 1.0 1 1.0 118 0.80297815} PREDS {{259 0 0 0-7218 {}}} SUCCS {{259 0 0 0-7220 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7220) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#123 TYPE AND PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1272 LOC {1 0.0521895 1 1.0 1 1.0 118 0.80297815} PREDS {{259 0 0 0-7219 {}} {258 0 0 0-7217 {}} {258 0 0 0-7216 {}}} SUCCS {{258 0 0 0-7230 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7221) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#5)(2-0)#22 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1273 LOC {1 0.0521895 1 1.0 1 1.0 118 0.80297815} PREDS {{258 0 0 0-7173 {}}} SUCCS {{258 0 0 0-7225 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7222) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#5)(2-0)#23 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1274 LOC {1 0.0521895 1 1.0 1 1.0 118 0.80297815} PREDS {{258 0 0 0-7173 {}}} SUCCS {{258 0 0 0-7225 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7223) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#5)(2-0)#24 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1275 LOC {1 0.0521895 1 1.0 1 1.0 118 0.80297815} PREDS {{258 0 0 0-7173 {}}} SUCCS {{259 0 0 0-7224 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7224) {AREA_SCORE {} NAME COMP_LOOP:not#87 TYPE NOT PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1276 LOC {1 0.0521895 1 1.0 1 1.0 118 0.80297815} PREDS {{259 0 0 0-7223 {}}} SUCCS {{259 0 0 0-7225 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7225) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#124 TYPE AND PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1277 LOC {1 0.0521895 1 1.0 1 1.0 118 0.80297815} PREDS {{259 0 0 0-7224 {}} {258 0 0 0-7222 {}} {258 0 0 0-7221 {}}} SUCCS {{258 0 0 0-7230 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7226) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#5)(2-0)#25 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1278 LOC {1 0.0521895 1 1.0 1 1.0 118 0.80297815} PREDS {{258 0 0 0-7173 {}}} SUCCS {{258 0 0 0-7229 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7227) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#5)(2-0)#26 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1279 LOC {1 0.0521895 1 1.0 1 1.0 118 0.80297815} PREDS {{258 0 0 0-7173 {}}} SUCCS {{258 0 0 0-7229 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7228) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#5)(2-0)#27 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1280 LOC {1 0.0521895 1 1.0 1 1.0 118 0.80297815} PREDS {{258 0 0 0-7173 {}}} SUCCS {{259 0 0 0-7229 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7229) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#125 TYPE AND PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1281 LOC {1 0.0521895 1 1.0 1 1.0 118 0.80297815} PREDS {{259 0 0 0-7228 {}} {258 0 0 0-7227 {}} {258 0 0 0-7226 {}}} SUCCS {{259 0 0 0-7230 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7230) {AREA_SCORE 215.45 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mux1hot(64,8) QUANTITY 20 NAME COMP_LOOP:mux1h#9 TYPE MUX1HOT DELAY {0.78 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1282 LOC {110 0.094375 115 0.80297815 115 0.80297815 115 0.8518562926282051 118 0.8518562926282051} PREDS {{259 0 0 0-7229 {}} {258 0 0 0-7225 {}} {258 0 0 0-7220 {}} {258 0 0 0-7215 {}} {258 0 0 0-7210 {}} {258 0 0 0-7205 {}} {258 0 0 0-7200 {}} {258 0 0 0-7195 {}} {258 0 0 0-7191 {}} {258 0 0 0-7189 {}} {258 0 0 0-7187 {}} {258 0 0 0-7185 {}} {258 0 0 0-7183 {}} {258 0 0 0-7181 {}} {258 0 0 0-7179 {}} {258 0 0 0-7177 {}} {258 0 0 0-6050 {}} {258 0 0 0-6049 {}} {258 0 0 0-6048 {}} {258 0 0 0-6047 {}} {258 0 0 0-6046 {}} {258 0 0 0-6045 {}} {258 0 0 0-6044 {}} {258 0 0 0-6043 {}}} SUCCS {{259 0 0 0-7231 {}} {258 0 0 0-7273 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7231) {AREA_SCORE {} NAME COMP_LOOP-5:factor2:not TYPE NOT PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1283 LOC {110 0.1432532 115 0.8518563499999999 115 0.8518563499999999 118 0.8518563499999999} PREDS {{259 0 0 0-7230 {}}} SUCCS {{259 0 0 0-7232 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7232) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(64,0,64,0,64) QUANTITY 16 NAME COMP_LOOP-5:acc#6 TYPE ACCU DELAY {0.77 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1284 LOC {110 0.1432532 115 0.8518563499999999 115 0.8518563499999999 115 0.9002437073717948 118 0.9002437073717948} PREDS {{259 0 0 0-7231 {}} {258 0 0 0-7166 {}}} SUCCS {{259 0 0 0-7233 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7233) {AREA_SCORE {} NAME COMP_LOOP-5:modulo_dev.base TYPE {C-CORE PORT} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1285 LOC {110 0.1916406 115 0.90024375 115 0.90024375 118 0.90024375} PREDS {{259 0 0 0-7232 {}} {128 0 0 0-7235 {}}} SUCCS {{258 0 0 0-7235 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7234) {AREA_SCORE {} NAME COMP_LOOP-5:modulo_dev.m TYPE {C-CORE PORT} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1286 LOC {110 0.0 115 0.90024375 115 0.90024375 118 0.90024375} PREDS {{128 0 0 0-7235 {}}} SUCCS {{259 0 0 0-7235 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7235) {AREA_SCORE 63500.57 LIBRARY cluster MODULE modulo_dev_5aba70be30c71e06949afd4ea79f22a65a69() QUANTITY 1 MULTICYCLE modulo_dev_5aba70be30c71e06949afd4ea79f22a65a69() MINCLKPRD 5.96 NAME COMP_LOOP-5:modulo_dev() TYPE C-CORE DELAY {11cy+0.10 ns} INPUT_DELAY {1.60 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1287 LOC {110 1.0 115 0.92 115 1.0 127 0.0064061875000001045 130 0.0064061875000001045} PREDS {{259 0 0 0-7234 {}} {258 0 0 0-7233 {}}} SUCCS {{128 0 0 0-7233 {}} {128 0 0 0-7234 {}} {259 0 0 0-7236 {}}} CYCLES {}}
set a(0-7236) {AREA_SCORE {} NAME COMP_LOOP-5:modulo_dev.return TYPE {C-CORE PORT} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1288 LOC {122 0.006406225 127 0.11639707499999999 127 0.11639707499999999 130 0.11639707499999999} PREDS {{259 0 0 0-7235 {}}} SUCCS {{258 0 0 0-7250 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7237) {AREA_SCORE 9.60 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_shift_l(1,0,4,11) QUANTITY 1 NAME COMP_LOOP-5:tmp:lshift TYPE SHIFTLEFT DELAY {0.27 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1289 LOC {1 0.015625 1 0.199526725 1 0.199526725 1 0.21615326506410254 128 0.06971096506410257} PREDS {{258 0 0 0-6296 {}}} SUCCS {{258 0 0 0-7241 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7238) {AREA_SCORE {} NAME COMP_LOOP:k:asn#18 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1290 LOC {0 1.0 1 0.0 1 0.0 1 0.0 128 0.069711025} PREDS {{774 0 0 0-8033 {}}} SUCCS {{259 0 0 0-7239 {}} {130 0 0 0-7308 {}} {256 0 0 0-8033 {}}} CYCLES {}}
set a(0-7239) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:3))(6-0)#19 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1291 LOC {0 1.0 1 0.0 1 0.0 128 0.069711025} PREDS {{259 0 0 0-7238 {}}} SUCCS {{259 0 0 0-7240 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7240) {AREA_SCORE {} NAME COMP_LOOP:tmp:conc#4 TYPE CONCATENATE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1292 LOC {0 1.0 1 0.21615332499999998 1 0.21615332499999998 128 0.069711025} PREDS {{259 0 0 0-7239 {}}} SUCCS {{259 0 0 0-7241 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7241) {AREA_SCORE 6670.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mul(64,0,64,0,64) QUANTITY 1 NAME COMP_LOOP-5:tmp:mul TYPE MUL DELAY {12.54 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1293 LOC {1 0.0322516 1 0.21615332499999998 1 0.21615332499999998 1 0.9999999388496399 128 0.85355763884964} PREDS {{259 0 0 0-7240 {}} {258 0 0 0-7237 {}}} SUCCS {{259 0 0 0-7242 {}} {258 0 0 0-7244 {}} {258 0 0 0-7246 {}} {258 0 0 0-7248 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7242) {AREA_SCORE {} NAME COMP_LOOP:tmp:slc(COMP_LOOP-5:tmp:mul.idiv)(0)#2 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1294 LOC {1 0.816098275 1 1.0 1 1.0 128 0.8535577} PREDS {{259 0 0 0-7241 {}}} SUCCS {{259 0 0 0-7243 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7243) {AREA_SCORE {} NAME COMP_LOOP:tmp:switch#4 TYPE SELECT PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1295 LOC {1 0.816098275 1 1.0 1 1.0 128 0.8535577} PREDS {{259 0 0 0-7242 {}}} SUCCS {{146 0 0 0-7244 {}} {146 0 0 0-7245 {}} {146 0 0 0-7246 {}} {146 0 0 0-7247 {}}} CYCLES {}}
set a(0-7244) {AREA_SCORE {} NAME COMP_LOOP:tmp:slc(COMP_LOOP-5:tmp:mul.idiv)(7-1)#1 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1296 LOC {1 0.816098275 5 0.0 5 0.0 128 0.8535577} PREDS {{146 0 0 0-7243 {}} {258 0 0 0-7241 {}}} SUCCS {{259 0 1.173 0-7245 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7245) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(17,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:tmp:read_mem(twiddle:rsc(0)(0).@)#4 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1297 LOC {1 1.0 5 0.9415 5 1.0 6 0.09437493750000003 129 0.09437493750000003} PREDS {{259 0 1.173 0-7244 {}} {146 0 0 0-7243 {}}} SUCCS {{258 0 0 0-7249 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7246) {AREA_SCORE {} NAME COMP_LOOP:tmp:slc(COMP_LOOP-5:tmp:mul.idiv)(7-1)#5 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1298 LOC {1 0.816098275 5 0.0 5 0.0 128 0.858265775} PREDS {{146 0 0 0-7243 {}} {258 0 0 0-7241 {}}} SUCCS {{259 0 1.098 0-7247 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7247) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(21,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:tmp:read_mem(twiddle:rsc(0)(4).@)#4 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1299 LOC {1 1.0 5 0.9415 5 1.0 6 0.09437493750000003 129 0.09437493750000003} PREDS {{259 0 1.098 0-7246 {}} {146 0 0 0-7243 {}}} SUCCS {{258 0 0 0-7249 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7248) {AREA_SCORE {} NAME COMP_LOOP:tmp:slc(COMP_LOOP-5:tmp:mul.idiv)(0) TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1300 LOC {1 0.816098275 5 0.0 5 0.0 130 0.08314387499999999} PREDS {{258 0 0 0-7241 {}}} SUCCS {{259 0 0 0-7249 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7249) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mux(64,1,2) QUANTITY 1 NAME COMP_LOOP:tmp:mux TYPE MUX DELAY {0.53 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1301 LOC {2 0.094375 6 0.9667467999999999 6 0.9667467999999999 6 0.999999942628205 130 0.11639701762820512} PREDS {{259 0 0 0-7248 {}} {258 0 0 0-7247 {}} {258 0 0 0-7245 {}} {258 0 0 0-6042 {}} {258 0 0 0-6041 {}}} SUCCS {{259 0 0 0-7250 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7250) {AREA_SCORE 6670.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mul(64,0,64,0,64) QUANTITY 1 NAME COMP_LOOP-5:mul TYPE MUL DELAY {12.54 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1302 LOC {122 0.006406225 127 0.11639707499999999 127 0.11639707499999999 127 0.9002436888496399 130 0.9002436888496399} PREDS {{259 0 0 0-7249 {}} {258 0 0 0-7236 {}}} SUCCS {{259 0 0 0-7251 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7251) {AREA_SCORE {} NAME COMP_LOOP-5:modulo_dev.base#1 TYPE {C-CORE PORT} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1303 LOC {122 0.7902528999999999 127 0.90024375 127 0.90024375 130 0.90024375} PREDS {{259 0 0 0-7250 {}} {128 0 0 0-7253 {}}} SUCCS {{258 0 0 0-7253 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7252) {AREA_SCORE {} NAME COMP_LOOP-5:modulo_dev.m#1 TYPE {C-CORE PORT} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1304 LOC {122 0.0 127 0.90024375 127 0.90024375 130 0.90024375} PREDS {{128 0 0 0-7253 {}}} SUCCS {{259 0 0 0-7253 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7253) {AREA_SCORE 63500.57 LIBRARY cluster MODULE modulo_dev_5aba70be30c71e06949afd4ea79f22a65a69() QUANTITY 1 MULTICYCLE modulo_dev_5aba70be30c71e06949afd4ea79f22a65a69() MINCLKPRD 5.96 NAME COMP_LOOP-5:modulo_dev()#1 TYPE C-CORE DELAY {11cy+0.10 ns} INPUT_DELAY {1.60 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1305 LOC {122 1.0 127 0.92 127 1.0 139 0.0064061875000001045 142 0.0064061875000001045} PREDS {{259 0 0 0-7252 {}} {258 0 0 0-7251 {}}} SUCCS {{128 0 0 0-7251 {}} {128 0 0 0-7252 {}} {259 0 0 0-7254 {}}} CYCLES {}}
set a(0-7254) {AREA_SCORE {} NAME COMP_LOOP-5:modulo_dev.return#1 TYPE {C-CORE PORT} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1306 LOC {134 0.006406225 139 0.8291185999999999 139 0.8291185999999999 142 0.8291185999999999} PREDS {{259 0 0 0-7253 {}}} SUCCS {{258 0 1.564 0-7258 {}} {258 0 1.564 0-7260 {}} {258 0 1.564 0-7262 {}} {258 0 1.564 0-7264 {}} {258 0 1.564 0-7266 {}} {258 0 1.564 0-7268 {}} {258 0 1.564 0-7270 {}} {258 0 1.564 0-7272 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7255) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#5)(2-0)#1 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1307 LOC {1 0.0521895 1 1.0 1 1.0 142 0.8291185999999999} PREDS {{258 0 0 0-7173 {}}} SUCCS {{259 0 0 0-7256 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7256) {AREA_SCORE {} NAME COMP_LOOP:switch#24 TYPE SELECT PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1308 LOC {1 0.0521895 1 1.0 1 1.0 142 0.8291185999999999} PREDS {{259 0 0 0-7255 {}}} SUCCS {{146 0 0 0-7257 {}} {130 0 0 0-7258 {}} {146 0 0 0-7259 {}} {130 0 0 0-7260 {}} {146 0 0 0-7261 {}} {130 0 0 0-7262 {}} {146 0 0 0-7263 {}} {130 0 0 0-7264 {}} {146 0 0 0-7265 {}} {130 0 0 0-7266 {}} {146 0 0 0-7267 {}} {130 0 0 0-7268 {}} {146 0 0 0-7269 {}} {130 0 0 0-7270 {}} {146 0 0 0-7271 {}} {130 0 0 0-7272 {}}} CYCLES {}}
set a(0-7257) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#5)(9-3)#9 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1309 LOC {1 0.0521895 139 0.0 139 0.0 142 0.8291185999999999} PREDS {{146 0 0 0-7256 {}} {258 0 0 0-7173 {}}} SUCCS {{259 0 1.564 0-7258 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7258) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(9,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(0).@)#8 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1310 LOC {134 1.0 139 0.9415 139 1.0 140 0.006249937500000025 143 0.006249937500000025} PREDS {{774 0 0 0-7258 {}} {259 0 1.564 0-7257 {}} {130 0 0 0-7256 {}} {258 0 1.564 0-7254 {}} {256 0 0 0-7177 {}} {256 0 0 0-7097 {}} {128 0 0 0-7084 {}} {258 0 0 0-7060 {}} {258 0 0 0-7037 {}} {256 0 0 0-6908 {}} {256 0 0 0-6844 {}} {258 0 0 0-6810 {}} {258 0 0 0-6784 {}} {256 0 0 0-6686 {}} {256 0 0 0-6614 {}} {258 0 0 0-6577 {}} {258 0 0 0-6554 {}} {256 0 0 0-6424 {}} {256 0 0 0-6360 {}} {258 0 0 0-6333 {}} {258 0 0 0-6310 {}} {256 0 0 0-6234 {}} {256 0 0 0-6153 {}} {774 0 0 0-8015 {}} {774 0 0 0-7992 {}} {772 0 0 0-7863 {}} {772 0 0 0-7799 {}} {774 0 0 0-7766 {}} {774 0 0 0-7740 {}} {772 0 0 0-7643 {}} {772 0 0 0-7571 {}} {774 0 0 0-7534 {}} {774 0 0 0-7511 {}} {772 0 0 0-7382 {}} {772 0 0 0-7318 {}} {774 0 0 0-7284 {}}} SUCCS {{774 0 1.564 0-6153 {}} {774 0 1.564 0-6234 {}} {774 0 0 0-6310 {}} {774 0 0 0-6333 {}} {774 0 1.564 0-6360 {}} {774 0 1.564 0-6424 {}} {774 0 0 0-6554 {}} {774 0 0 0-6577 {}} {774 0 1.564 0-6614 {}} {774 0 1.564 0-6686 {}} {774 0 0 0-6784 {}} {774 0 0 0-6810 {}} {774 0 1.564 0-6844 {}} {774 0 1.564 0-6908 {}} {774 0 0 0-7037 {}} {774 0 0 0-7060 {}} {774 0 1.564 0-7097 {}} {774 0 1.564 0-7177 {}} {774 0 0 0-7258 {}} {258 0 0 0-7284 {}} {130 0 0 0-7308 {}} {258 0 1.564 0-7318 {}} {258 0 1.564 0-7382 {}} {258 0 0 0-7511 {}} {258 0 0 0-7534 {}} {258 0 1.564 0-7571 {}} {258 0 1.564 0-7643 {}} {258 0 0 0-7740 {}} {258 0 0 0-7766 {}} {258 0 1.564 0-7799 {}} {258 0 1.564 0-7863 {}} {258 0 0 0-7992 {}} {258 0 0 0-8015 {}}} CYCLES {}}
set a(0-7259) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#5)(9-3)#10 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1311 LOC {1 0.0521895 139 0.0 139 0.0 142 0.8291185999999999} PREDS {{146 0 0 0-7256 {}} {258 0 0 0-7173 {}}} SUCCS {{259 0 1.564 0-7260 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7260) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(10,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(1).@)#8 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1312 LOC {134 1.0 139 0.9415 139 1.0 140 0.006249937500000025 143 0.006249937500000025} PREDS {{774 0 0 0-7260 {}} {259 0 1.564 0-7259 {}} {130 0 0 0-7256 {}} {258 0 1.564 0-7254 {}} {256 0 0 0-7179 {}} {256 0 0 0-7099 {}} {128 0 0 0-7084 {}} {258 0 0 0-7062 {}} {258 0 0 0-7039 {}} {256 0 0 0-6910 {}} {256 0 0 0-6846 {}} {258 0 0 0-6812 {}} {258 0 0 0-6786 {}} {256 0 0 0-6688 {}} {256 0 0 0-6616 {}} {258 0 0 0-6579 {}} {258 0 0 0-6556 {}} {256 0 0 0-6426 {}} {256 0 0 0-6362 {}} {258 0 0 0-6334 {}} {258 0 0 0-6312 {}} {256 0 0 0-6236 {}} {256 0 0 0-6154 {}} {774 0 0 0-8017 {}} {774 0 0 0-7994 {}} {772 0 0 0-7865 {}} {772 0 0 0-7801 {}} {774 0 0 0-7768 {}} {774 0 0 0-7742 {}} {772 0 0 0-7645 {}} {772 0 0 0-7573 {}} {774 0 0 0-7536 {}} {774 0 0 0-7513 {}} {772 0 0 0-7384 {}} {772 0 0 0-7320 {}} {774 0 0 0-7286 {}}} SUCCS {{774 0 1.564 0-6154 {}} {774 0 1.564 0-6236 {}} {774 0 0 0-6312 {}} {774 0 0 0-6334 {}} {774 0 1.564 0-6362 {}} {774 0 1.564 0-6426 {}} {774 0 0 0-6556 {}} {774 0 0 0-6579 {}} {774 0 1.564 0-6616 {}} {774 0 1.564 0-6688 {}} {774 0 0 0-6786 {}} {774 0 0 0-6812 {}} {774 0 1.564 0-6846 {}} {774 0 1.564 0-6910 {}} {774 0 0 0-7039 {}} {774 0 0 0-7062 {}} {774 0 1.564 0-7099 {}} {774 0 1.564 0-7179 {}} {774 0 0 0-7260 {}} {258 0 0 0-7286 {}} {130 0 0 0-7308 {}} {258 0 1.564 0-7320 {}} {258 0 1.564 0-7384 {}} {258 0 0 0-7513 {}} {258 0 0 0-7536 {}} {258 0 1.564 0-7573 {}} {258 0 1.564 0-7645 {}} {258 0 0 0-7742 {}} {258 0 0 0-7768 {}} {258 0 1.564 0-7801 {}} {258 0 1.564 0-7865 {}} {258 0 0 0-7994 {}} {258 0 0 0-8017 {}}} CYCLES {}}
set a(0-7261) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#5)(9-3)#11 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1313 LOC {1 0.0521895 139 0.0 139 0.0 142 0.8291185999999999} PREDS {{146 0 0 0-7256 {}} {258 0 0 0-7173 {}}} SUCCS {{259 0 1.564 0-7262 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7262) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(11,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(2).@)#8 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1314 LOC {134 1.0 139 0.9415 139 1.0 140 0.006249937500000025 143 0.006249937500000025} PREDS {{774 0 0 0-7262 {}} {259 0 1.564 0-7261 {}} {130 0 0 0-7256 {}} {258 0 1.564 0-7254 {}} {256 0 0 0-7181 {}} {256 0 0 0-7101 {}} {128 0 0 0-7084 {}} {258 0 0 0-7064 {}} {258 0 0 0-7041 {}} {256 0 0 0-6912 {}} {256 0 0 0-6848 {}} {258 0 0 0-6814 {}} {258 0 0 0-6788 {}} {256 0 0 0-6690 {}} {256 0 0 0-6618 {}} {258 0 0 0-6581 {}} {258 0 0 0-6558 {}} {256 0 0 0-6428 {}} {256 0 0 0-6364 {}} {258 0 0 0-6335 {}} {258 0 0 0-6314 {}} {256 0 0 0-6238 {}} {256 0 0 0-6155 {}} {774 0 0 0-8019 {}} {774 0 0 0-7996 {}} {772 0 0 0-7867 {}} {772 0 0 0-7803 {}} {774 0 0 0-7770 {}} {774 0 0 0-7744 {}} {772 0 0 0-7647 {}} {772 0 0 0-7575 {}} {774 0 0 0-7538 {}} {774 0 0 0-7515 {}} {772 0 0 0-7386 {}} {772 0 0 0-7322 {}} {774 0 0 0-7288 {}}} SUCCS {{774 0 1.564 0-6155 {}} {774 0 1.564 0-6238 {}} {774 0 0 0-6314 {}} {774 0 0 0-6335 {}} {774 0 1.564 0-6364 {}} {774 0 1.564 0-6428 {}} {774 0 0 0-6558 {}} {774 0 0 0-6581 {}} {774 0 1.564 0-6618 {}} {774 0 1.564 0-6690 {}} {774 0 0 0-6788 {}} {774 0 0 0-6814 {}} {774 0 1.564 0-6848 {}} {774 0 1.564 0-6912 {}} {774 0 0 0-7041 {}} {774 0 0 0-7064 {}} {774 0 1.564 0-7101 {}} {774 0 1.564 0-7181 {}} {774 0 0 0-7262 {}} {258 0 0 0-7288 {}} {130 0 0 0-7308 {}} {258 0 1.564 0-7322 {}} {258 0 1.564 0-7386 {}} {258 0 0 0-7515 {}} {258 0 0 0-7538 {}} {258 0 1.564 0-7575 {}} {258 0 1.564 0-7647 {}} {258 0 0 0-7744 {}} {258 0 0 0-7770 {}} {258 0 1.564 0-7803 {}} {258 0 1.564 0-7867 {}} {258 0 0 0-7996 {}} {258 0 0 0-8019 {}}} CYCLES {}}
set a(0-7263) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#5)(9-3)#12 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1315 LOC {1 0.0521895 139 0.0 139 0.0 142 0.8291185999999999} PREDS {{146 0 0 0-7256 {}} {258 0 0 0-7173 {}}} SUCCS {{259 0 1.564 0-7264 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7264) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(12,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(3).@)#8 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1316 LOC {134 1.0 139 0.9415 139 1.0 140 0.006249937500000025 143 0.006249937500000025} PREDS {{774 0 0 0-7264 {}} {259 0 1.564 0-7263 {}} {130 0 0 0-7256 {}} {258 0 1.564 0-7254 {}} {256 0 0 0-7183 {}} {256 0 0 0-7103 {}} {128 0 0 0-7084 {}} {258 0 0 0-7066 {}} {258 0 0 0-7043 {}} {256 0 0 0-6914 {}} {256 0 0 0-6850 {}} {258 0 0 0-6816 {}} {258 0 0 0-6790 {}} {256 0 0 0-6692 {}} {256 0 0 0-6620 {}} {258 0 0 0-6583 {}} {258 0 0 0-6560 {}} {256 0 0 0-6430 {}} {256 0 0 0-6366 {}} {258 0 0 0-6336 {}} {258 0 0 0-6316 {}} {256 0 0 0-6240 {}} {256 0 0 0-6156 {}} {774 0 0 0-8021 {}} {774 0 0 0-7998 {}} {772 0 0 0-7869 {}} {772 0 0 0-7805 {}} {774 0 0 0-7772 {}} {774 0 0 0-7746 {}} {772 0 0 0-7649 {}} {772 0 0 0-7577 {}} {774 0 0 0-7540 {}} {774 0 0 0-7517 {}} {772 0 0 0-7388 {}} {772 0 0 0-7324 {}} {774 0 0 0-7290 {}}} SUCCS {{774 0 1.564 0-6156 {}} {774 0 1.564 0-6240 {}} {774 0 0 0-6316 {}} {774 0 0 0-6336 {}} {774 0 1.564 0-6366 {}} {774 0 1.564 0-6430 {}} {774 0 0 0-6560 {}} {774 0 0 0-6583 {}} {774 0 1.564 0-6620 {}} {774 0 1.564 0-6692 {}} {774 0 0 0-6790 {}} {774 0 0 0-6816 {}} {774 0 1.564 0-6850 {}} {774 0 1.564 0-6914 {}} {774 0 0 0-7043 {}} {774 0 0 0-7066 {}} {774 0 1.564 0-7103 {}} {774 0 1.564 0-7183 {}} {774 0 0 0-7264 {}} {258 0 0 0-7290 {}} {130 0 0 0-7308 {}} {258 0 1.564 0-7324 {}} {258 0 1.564 0-7388 {}} {258 0 0 0-7517 {}} {258 0 0 0-7540 {}} {258 0 1.564 0-7577 {}} {258 0 1.564 0-7649 {}} {258 0 0 0-7746 {}} {258 0 0 0-7772 {}} {258 0 1.564 0-7805 {}} {258 0 1.564 0-7869 {}} {258 0 0 0-7998 {}} {258 0 0 0-8021 {}}} CYCLES {}}
set a(0-7265) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#5)(9-3)#13 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1317 LOC {1 0.0521895 139 0.0 139 0.0 142 0.8291185999999999} PREDS {{146 0 0 0-7256 {}} {258 0 0 0-7173 {}}} SUCCS {{259 0 1.564 0-7266 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7266) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(4).@)#8 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1318 LOC {134 1.0 139 0.9415 139 1.0 140 0.006249937500000025 143 0.006249937500000025} PREDS {{774 0 0 0-7266 {}} {259 0 1.564 0-7265 {}} {130 0 0 0-7256 {}} {258 0 1.564 0-7254 {}} {256 0 0 0-7185 {}} {256 0 0 0-7105 {}} {128 0 0 0-7084 {}} {258 0 0 0-7068 {}} {258 0 0 0-7045 {}} {256 0 0 0-6916 {}} {256 0 0 0-6852 {}} {258 0 0 0-6818 {}} {258 0 0 0-6792 {}} {256 0 0 0-6694 {}} {256 0 0 0-6622 {}} {258 0 0 0-6585 {}} {258 0 0 0-6562 {}} {256 0 0 0-6432 {}} {256 0 0 0-6368 {}} {258 0 0 0-6337 {}} {258 0 0 0-6318 {}} {256 0 0 0-6242 {}} {256 0 0 0-6157 {}} {774 0 0 0-8023 {}} {774 0 0 0-8000 {}} {772 0 0 0-7871 {}} {772 0 0 0-7807 {}} {774 0 0 0-7774 {}} {774 0 0 0-7748 {}} {772 0 0 0-7651 {}} {772 0 0 0-7579 {}} {774 0 0 0-7542 {}} {774 0 0 0-7519 {}} {772 0 0 0-7390 {}} {772 0 0 0-7326 {}} {774 0 0 0-7292 {}}} SUCCS {{774 0 1.564 0-6157 {}} {774 0 1.564 0-6242 {}} {774 0 0 0-6318 {}} {774 0 0 0-6337 {}} {774 0 1.564 0-6368 {}} {774 0 1.564 0-6432 {}} {774 0 0 0-6562 {}} {774 0 0 0-6585 {}} {774 0 1.564 0-6622 {}} {774 0 1.564 0-6694 {}} {774 0 0 0-6792 {}} {774 0 0 0-6818 {}} {774 0 1.564 0-6852 {}} {774 0 1.564 0-6916 {}} {774 0 0 0-7045 {}} {774 0 0 0-7068 {}} {774 0 1.564 0-7105 {}} {774 0 1.564 0-7185 {}} {774 0 0 0-7266 {}} {258 0 0 0-7292 {}} {130 0 0 0-7308 {}} {258 0 1.564 0-7326 {}} {258 0 1.564 0-7390 {}} {258 0 0 0-7519 {}} {258 0 0 0-7542 {}} {258 0 1.564 0-7579 {}} {258 0 1.564 0-7651 {}} {258 0 0 0-7748 {}} {258 0 0 0-7774 {}} {258 0 1.564 0-7807 {}} {258 0 1.564 0-7871 {}} {258 0 0 0-8000 {}} {258 0 0 0-8023 {}}} CYCLES {}}
set a(0-7267) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#5)(9-3)#14 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1319 LOC {1 0.0521895 139 0.0 139 0.0 142 0.8291185999999999} PREDS {{146 0 0 0-7256 {}} {258 0 0 0-7173 {}}} SUCCS {{259 0 1.564 0-7268 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7268) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(14,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(5).@)#8 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1320 LOC {134 1.0 139 0.9415 139 1.0 140 0.006249937500000025 143 0.006249937500000025} PREDS {{774 0 0 0-7268 {}} {259 0 1.564 0-7267 {}} {130 0 0 0-7256 {}} {258 0 1.564 0-7254 {}} {256 0 0 0-7187 {}} {256 0 0 0-7107 {}} {128 0 0 0-7084 {}} {258 0 0 0-7070 {}} {258 0 0 0-7047 {}} {256 0 0 0-6918 {}} {256 0 0 0-6854 {}} {258 0 0 0-6820 {}} {258 0 0 0-6794 {}} {256 0 0 0-6696 {}} {256 0 0 0-6624 {}} {258 0 0 0-6587 {}} {258 0 0 0-6564 {}} {256 0 0 0-6434 {}} {256 0 0 0-6370 {}} {258 0 0 0-6338 {}} {258 0 0 0-6320 {}} {256 0 0 0-6244 {}} {256 0 0 0-6158 {}} {774 0 0 0-8025 {}} {774 0 0 0-8002 {}} {772 0 0 0-7873 {}} {772 0 0 0-7809 {}} {774 0 0 0-7776 {}} {774 0 0 0-7750 {}} {772 0 0 0-7653 {}} {772 0 0 0-7581 {}} {774 0 0 0-7544 {}} {774 0 0 0-7521 {}} {772 0 0 0-7392 {}} {772 0 0 0-7328 {}} {774 0 0 0-7294 {}}} SUCCS {{774 0 1.564 0-6158 {}} {774 0 1.564 0-6244 {}} {774 0 0 0-6320 {}} {774 0 0 0-6338 {}} {774 0 1.564 0-6370 {}} {774 0 1.564 0-6434 {}} {774 0 0 0-6564 {}} {774 0 0 0-6587 {}} {774 0 1.564 0-6624 {}} {774 0 1.564 0-6696 {}} {774 0 0 0-6794 {}} {774 0 0 0-6820 {}} {774 0 1.564 0-6854 {}} {774 0 1.564 0-6918 {}} {774 0 0 0-7047 {}} {774 0 0 0-7070 {}} {774 0 1.564 0-7107 {}} {774 0 1.564 0-7187 {}} {774 0 0 0-7268 {}} {258 0 0 0-7294 {}} {130 0 0 0-7308 {}} {258 0 1.564 0-7328 {}} {258 0 1.564 0-7392 {}} {258 0 0 0-7521 {}} {258 0 0 0-7544 {}} {258 0 1.564 0-7581 {}} {258 0 1.564 0-7653 {}} {258 0 0 0-7750 {}} {258 0 0 0-7776 {}} {258 0 1.564 0-7809 {}} {258 0 1.564 0-7873 {}} {258 0 0 0-8002 {}} {258 0 0 0-8025 {}}} CYCLES {}}
set a(0-7269) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#5)(9-3)#15 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1321 LOC {1 0.0521895 139 0.0 139 0.0 142 0.8291185999999999} PREDS {{146 0 0 0-7256 {}} {258 0 0 0-7173 {}}} SUCCS {{259 0 1.564 0-7270 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7270) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(15,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(6).@)#8 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1322 LOC {134 1.0 139 0.9415 139 1.0 140 0.006249937500000025 143 0.006249937500000025} PREDS {{774 0 0 0-7270 {}} {259 0 1.564 0-7269 {}} {130 0 0 0-7256 {}} {258 0 1.564 0-7254 {}} {256 0 0 0-7189 {}} {256 0 0 0-7109 {}} {128 0 0 0-7084 {}} {258 0 0 0-7072 {}} {258 0 0 0-7049 {}} {256 0 0 0-6920 {}} {256 0 0 0-6856 {}} {258 0 0 0-6822 {}} {258 0 0 0-6796 {}} {256 0 0 0-6698 {}} {256 0 0 0-6626 {}} {258 0 0 0-6589 {}} {258 0 0 0-6566 {}} {256 0 0 0-6436 {}} {256 0 0 0-6372 {}} {258 0 0 0-6339 {}} {258 0 0 0-6322 {}} {256 0 0 0-6246 {}} {256 0 0 0-6159 {}} {774 0 0 0-8027 {}} {774 0 0 0-8004 {}} {772 0 0 0-7875 {}} {772 0 0 0-7811 {}} {774 0 0 0-7778 {}} {774 0 0 0-7752 {}} {772 0 0 0-7655 {}} {772 0 0 0-7583 {}} {774 0 0 0-7546 {}} {774 0 0 0-7523 {}} {772 0 0 0-7394 {}} {772 0 0 0-7330 {}} {774 0 0 0-7296 {}}} SUCCS {{774 0 1.564 0-6159 {}} {774 0 1.564 0-6246 {}} {774 0 0 0-6322 {}} {774 0 0 0-6339 {}} {774 0 1.564 0-6372 {}} {774 0 1.564 0-6436 {}} {774 0 0 0-6566 {}} {774 0 0 0-6589 {}} {774 0 1.564 0-6626 {}} {774 0 1.564 0-6698 {}} {774 0 0 0-6796 {}} {774 0 0 0-6822 {}} {774 0 1.564 0-6856 {}} {774 0 1.564 0-6920 {}} {774 0 0 0-7049 {}} {774 0 0 0-7072 {}} {774 0 1.564 0-7109 {}} {774 0 1.564 0-7189 {}} {774 0 0 0-7270 {}} {258 0 0 0-7296 {}} {130 0 0 0-7308 {}} {258 0 1.564 0-7330 {}} {258 0 1.564 0-7394 {}} {258 0 0 0-7523 {}} {258 0 0 0-7546 {}} {258 0 1.564 0-7583 {}} {258 0 1.564 0-7655 {}} {258 0 0 0-7752 {}} {258 0 0 0-7778 {}} {258 0 1.564 0-7811 {}} {258 0 1.564 0-7875 {}} {258 0 0 0-8004 {}} {258 0 0 0-8027 {}}} CYCLES {}}
set a(0-7271) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#5)(9-3)#1 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1323 LOC {1 0.0521895 139 0.0 139 0.0 142 0.8291185999999999} PREDS {{146 0 0 0-7256 {}} {258 0 0 0-7173 {}}} SUCCS {{259 0 1.564 0-7272 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7272) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(16,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(7).@)#8 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1324 LOC {134 1.0 139 0.9415 139 1.0 140 0.006249937500000025 143 0.006249937500000025} PREDS {{774 0 0 0-7272 {}} {259 0 1.564 0-7271 {}} {130 0 0 0-7256 {}} {258 0 1.564 0-7254 {}} {256 0 0 0-7191 {}} {256 0 0 0-7111 {}} {128 0 0 0-7084 {}} {258 0 0 0-7074 {}} {258 0 0 0-7051 {}} {256 0 0 0-6922 {}} {256 0 0 0-6858 {}} {258 0 0 0-6824 {}} {258 0 0 0-6798 {}} {256 0 0 0-6700 {}} {256 0 0 0-6628 {}} {258 0 0 0-6591 {}} {258 0 0 0-6568 {}} {256 0 0 0-6438 {}} {256 0 0 0-6374 {}} {258 0 0 0-6340 {}} {258 0 0 0-6324 {}} {256 0 0 0-6248 {}} {256 0 0 0-6160 {}} {774 0 0 0-8029 {}} {774 0 0 0-8006 {}} {772 0 0 0-7877 {}} {772 0 0 0-7813 {}} {774 0 0 0-7780 {}} {774 0 0 0-7754 {}} {772 0 0 0-7657 {}} {772 0 0 0-7585 {}} {774 0 0 0-7548 {}} {774 0 0 0-7525 {}} {772 0 0 0-7396 {}} {772 0 0 0-7332 {}} {774 0 0 0-7298 {}}} SUCCS {{774 0 1.564 0-6160 {}} {774 0 1.564 0-6248 {}} {774 0 0 0-6324 {}} {774 0 0 0-6340 {}} {774 0 1.564 0-6374 {}} {774 0 1.564 0-6438 {}} {774 0 0 0-6568 {}} {774 0 0 0-6591 {}} {774 0 1.564 0-6628 {}} {774 0 1.564 0-6700 {}} {774 0 0 0-6798 {}} {774 0 0 0-6824 {}} {774 0 1.564 0-6858 {}} {774 0 1.564 0-6922 {}} {774 0 0 0-7051 {}} {774 0 0 0-7074 {}} {774 0 1.564 0-7111 {}} {774 0 1.564 0-7191 {}} {774 0 0 0-7272 {}} {258 0 0 0-7298 {}} {130 0 0 0-7308 {}} {258 0 1.564 0-7332 {}} {258 0 1.564 0-7396 {}} {258 0 0 0-7525 {}} {258 0 0 0-7548 {}} {258 0 1.564 0-7585 {}} {258 0 1.564 0-7657 {}} {258 0 0 0-7754 {}} {258 0 0 0-7780 {}} {258 0 1.564 0-7813 {}} {258 0 1.564 0-7877 {}} {258 0 0 0-8006 {}} {258 0 0 0-8029 {}}} CYCLES {}}
set a(0-7273) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(64,0,64,0,64) QUANTITY 16 NAME COMP_LOOP-5:acc#8 TYPE ACCU DELAY {0.77 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1325 LOC {110 0.1432532 115 0.9516125999999999 115 0.9516125999999999 115 0.9999999573717948 131 0.9002437073717948} PREDS {{258 0 0 0-7230 {}} {258 0 0 0-7166 {}}} SUCCS {{259 0 0 0-7274 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7274) {AREA_SCORE {} NAME COMP_LOOP-5:modulo_dev.base#2 TYPE {C-CORE PORT} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1326 LOC {110 0.1916406 116 0.90024375 116 0.90024375 131 0.90024375} PREDS {{259 0 0 0-7273 {}} {128 0 0 0-7276 {}}} SUCCS {{258 0 0 0-7276 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7275) {AREA_SCORE {} NAME COMP_LOOP-5:modulo_dev.m#2 TYPE {C-CORE PORT} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1327 LOC {110 0.0 116 0.90024375 116 0.90024375 131 0.90024375} PREDS {{128 0 0 0-7276 {}}} SUCCS {{259 0 0 0-7276 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7276) {AREA_SCORE 63500.57 LIBRARY cluster MODULE modulo_dev_5aba70be30c71e06949afd4ea79f22a65a69() QUANTITY 1 MULTICYCLE modulo_dev_5aba70be30c71e06949afd4ea79f22a65a69() MINCLKPRD 5.96 NAME COMP_LOOP-5:modulo_dev()#2 TYPE C-CORE DELAY {11cy+0.10 ns} INPUT_DELAY {1.60 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1328 LOC {110 1.0 116 0.92 116 1.0 128 0.0064061875000001045 143 0.0064061875000001045} PREDS {{259 0 0 0-7275 {}} {258 0 0 0-7274 {}}} SUCCS {{128 0 0 0-7274 {}} {128 0 0 0-7275 {}} {259 0 0 0-7277 {}}} CYCLES {}}
set a(0-7277) {AREA_SCORE {} NAME COMP_LOOP-5:modulo_dev.return#2 TYPE {C-CORE PORT} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1329 LOC {122 0.006406225 128 1.0 128 1.0 143 0.8291185999999999} PREDS {{259 0 0 0-7276 {}}} SUCCS {{258 0 1.564 0-7284 {}} {258 0 1.564 0-7286 {}} {258 0 1.564 0-7288 {}} {258 0 1.564 0-7290 {}} {258 0 1.564 0-7292 {}} {258 0 1.564 0-7294 {}} {258 0 1.564 0-7296 {}} {258 0 1.564 0-7298 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7278) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP-5:COMP_LOOP:conc#1.idiv(9:2))(0) TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1330 LOC {1 0.034364975 1 1.0 1 1.0 143 0.8291185999999999} PREDS {{258 0 0 0-7090 {}}} SUCCS {{258 0 0 0-7281 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7279) {AREA_SCORE {} NAME COMP_LOOP:asn#88 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1331 LOC {0 1.0 1 0.0 1 0.0 1 0.0 143 0.8291185999999999} PREDS {} SUCCS {{259 0 0 0-7280 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7280) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j(10:0))(1-0) TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1332 LOC {0 1.0 1 0.0 1 0.0 143 0.8291185999999999} PREDS {{259 0 0 0-7279 {}}} SUCCS {{259 0 0 0-7281 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7281) {AREA_SCORE {} NAME COMP_LOOP:conc#77 TYPE CONCATENATE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1333 LOC {1 0.034364975 1 1.0 1 1.0 143 0.8291185999999999} PREDS {{259 0 0 0-7280 {}} {258 0 0 0-7278 {}}} SUCCS {{259 0 0 0-7282 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7282) {AREA_SCORE {} NAME COMP_LOOP:switch#25 TYPE SELECT PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1334 LOC {1 0.034364975 1 1.0 1 1.0 143 0.8291185999999999} PREDS {{259 0 0 0-7281 {}}} SUCCS {{146 0 0 0-7283 {}} {130 0 0 0-7284 {}} {146 0 0 0-7285 {}} {130 0 0 0-7286 {}} {146 0 0 0-7287 {}} {130 0 0 0-7288 {}} {146 0 0 0-7289 {}} {130 0 0 0-7290 {}} {146 0 0 0-7291 {}} {130 0 0 0-7292 {}} {146 0 0 0-7293 {}} {130 0 0 0-7294 {}} {146 0 0 0-7295 {}} {130 0 0 0-7296 {}} {146 0 0 0-7297 {}} {130 0 0 0-7298 {}}} CYCLES {}}
set a(0-7283) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#14.psp)(7-1)#9 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1335 LOC {1 0.034364975 140 0.0 140 0.0 143 0.8291185999999999} PREDS {{146 0 0 0-7282 {}} {258 0 0 0-7090 {}}} SUCCS {{259 0 1.564 0-7284 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7284) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(9,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(0).@)#9 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1336 LOC {135 1.0 140 0.9415 140 1.0 141 0.006249937500000025 144 0.006249937500000025} PREDS {{774 0 0 0-7284 {}} {259 0 1.564 0-7283 {}} {130 0 0 0-7282 {}} {258 0 1.564 0-7277 {}} {258 0 0 0-7258 {}} {256 0 0 0-7177 {}} {256 0 0 0-7097 {}} {128 0 0 0-7084 {}} {258 0 0 0-7060 {}} {258 0 0 0-7037 {}} {256 0 0 0-6908 {}} {256 0 0 0-6844 {}} {258 0 0 0-6810 {}} {258 0 0 0-6784 {}} {256 0 0 0-6686 {}} {256 0 0 0-6614 {}} {258 0 0 0-6577 {}} {258 0 0 0-6554 {}} {256 0 0 0-6424 {}} {256 0 0 0-6360 {}} {258 0 0 0-6333 {}} {258 0 0 0-6310 {}} {256 0 0 0-6234 {}} {256 0 0 0-6153 {}} {774 0 0 0-8015 {}} {774 0 0 0-7992 {}} {772 0 0 0-7863 {}} {772 0 0 0-7799 {}} {774 0 0 0-7766 {}} {774 0 0 0-7740 {}} {772 0 0 0-7643 {}} {772 0 0 0-7571 {}} {774 0 0 0-7534 {}} {774 0 0 0-7511 {}} {772 0 0 0-7382 {}} {772 0 0 0-7318 {}}} SUCCS {{774 0 1.564 0-6153 {}} {774 0 1.564 0-6234 {}} {774 0 0 0-6310 {}} {774 0 0 0-6333 {}} {774 0 1.564 0-6360 {}} {774 0 1.564 0-6424 {}} {774 0 0 0-6554 {}} {774 0 0 0-6577 {}} {774 0 1.564 0-6614 {}} {774 0 1.564 0-6686 {}} {774 0 0 0-6784 {}} {774 0 0 0-6810 {}} {774 0 1.564 0-6844 {}} {774 0 1.564 0-6908 {}} {774 0 0 0-7037 {}} {774 0 0 0-7060 {}} {774 0 1.564 0-7097 {}} {774 0 1.564 0-7177 {}} {774 0 0 0-7258 {}} {774 0 0 0-7284 {}} {130 0 0 0-7308 {}} {258 0 1.564 0-7318 {}} {258 0 1.564 0-7382 {}} {258 0 0 0-7511 {}} {258 0 0 0-7534 {}} {258 0 1.564 0-7571 {}} {258 0 1.564 0-7643 {}} {258 0 0 0-7740 {}} {258 0 0 0-7766 {}} {258 0 1.564 0-7799 {}} {258 0 1.564 0-7863 {}} {258 0 0 0-7992 {}} {258 0 0 0-8015 {}}} CYCLES {}}
set a(0-7285) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#14.psp)(7-1)#10 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1337 LOC {1 0.034364975 140 0.0 140 0.0 143 0.8291185999999999} PREDS {{146 0 0 0-7282 {}} {258 0 0 0-7090 {}}} SUCCS {{259 0 1.564 0-7286 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7286) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(10,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(1).@)#9 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1338 LOC {135 1.0 140 0.9415 140 1.0 141 0.006249937500000025 144 0.006249937500000025} PREDS {{774 0 0 0-7286 {}} {259 0 1.564 0-7285 {}} {130 0 0 0-7282 {}} {258 0 1.564 0-7277 {}} {258 0 0 0-7260 {}} {256 0 0 0-7179 {}} {256 0 0 0-7099 {}} {128 0 0 0-7084 {}} {258 0 0 0-7062 {}} {258 0 0 0-7039 {}} {256 0 0 0-6910 {}} {256 0 0 0-6846 {}} {258 0 0 0-6812 {}} {258 0 0 0-6786 {}} {256 0 0 0-6688 {}} {256 0 0 0-6616 {}} {258 0 0 0-6579 {}} {258 0 0 0-6556 {}} {256 0 0 0-6426 {}} {256 0 0 0-6362 {}} {258 0 0 0-6334 {}} {258 0 0 0-6312 {}} {256 0 0 0-6236 {}} {256 0 0 0-6154 {}} {774 0 0 0-8017 {}} {774 0 0 0-7994 {}} {772 0 0 0-7865 {}} {772 0 0 0-7801 {}} {774 0 0 0-7768 {}} {774 0 0 0-7742 {}} {772 0 0 0-7645 {}} {772 0 0 0-7573 {}} {774 0 0 0-7536 {}} {774 0 0 0-7513 {}} {772 0 0 0-7384 {}} {772 0 0 0-7320 {}}} SUCCS {{774 0 1.564 0-6154 {}} {774 0 1.564 0-6236 {}} {774 0 0 0-6312 {}} {774 0 0 0-6334 {}} {774 0 1.564 0-6362 {}} {774 0 1.564 0-6426 {}} {774 0 0 0-6556 {}} {774 0 0 0-6579 {}} {774 0 1.564 0-6616 {}} {774 0 1.564 0-6688 {}} {774 0 0 0-6786 {}} {774 0 0 0-6812 {}} {774 0 1.564 0-6846 {}} {774 0 1.564 0-6910 {}} {774 0 0 0-7039 {}} {774 0 0 0-7062 {}} {774 0 1.564 0-7099 {}} {774 0 1.564 0-7179 {}} {774 0 0 0-7260 {}} {774 0 0 0-7286 {}} {130 0 0 0-7308 {}} {258 0 1.564 0-7320 {}} {258 0 1.564 0-7384 {}} {258 0 0 0-7513 {}} {258 0 0 0-7536 {}} {258 0 1.564 0-7573 {}} {258 0 1.564 0-7645 {}} {258 0 0 0-7742 {}} {258 0 0 0-7768 {}} {258 0 1.564 0-7801 {}} {258 0 1.564 0-7865 {}} {258 0 0 0-7994 {}} {258 0 0 0-8017 {}}} CYCLES {}}
set a(0-7287) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#14.psp)(7-1)#11 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1339 LOC {1 0.034364975 140 0.0 140 0.0 143 0.8291185999999999} PREDS {{146 0 0 0-7282 {}} {258 0 0 0-7090 {}}} SUCCS {{259 0 1.564 0-7288 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7288) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(11,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(2).@)#9 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1340 LOC {135 1.0 140 0.9415 140 1.0 141 0.006249937500000025 144 0.006249937500000025} PREDS {{774 0 0 0-7288 {}} {259 0 1.564 0-7287 {}} {130 0 0 0-7282 {}} {258 0 1.564 0-7277 {}} {258 0 0 0-7262 {}} {256 0 0 0-7181 {}} {256 0 0 0-7101 {}} {128 0 0 0-7084 {}} {258 0 0 0-7064 {}} {258 0 0 0-7041 {}} {256 0 0 0-6912 {}} {256 0 0 0-6848 {}} {258 0 0 0-6814 {}} {258 0 0 0-6788 {}} {256 0 0 0-6690 {}} {256 0 0 0-6618 {}} {258 0 0 0-6581 {}} {258 0 0 0-6558 {}} {256 0 0 0-6428 {}} {256 0 0 0-6364 {}} {258 0 0 0-6335 {}} {258 0 0 0-6314 {}} {256 0 0 0-6238 {}} {256 0 0 0-6155 {}} {774 0 0 0-8019 {}} {774 0 0 0-7996 {}} {772 0 0 0-7867 {}} {772 0 0 0-7803 {}} {774 0 0 0-7770 {}} {774 0 0 0-7744 {}} {772 0 0 0-7647 {}} {772 0 0 0-7575 {}} {774 0 0 0-7538 {}} {774 0 0 0-7515 {}} {772 0 0 0-7386 {}} {772 0 0 0-7322 {}}} SUCCS {{774 0 1.564 0-6155 {}} {774 0 1.564 0-6238 {}} {774 0 0 0-6314 {}} {774 0 0 0-6335 {}} {774 0 1.564 0-6364 {}} {774 0 1.564 0-6428 {}} {774 0 0 0-6558 {}} {774 0 0 0-6581 {}} {774 0 1.564 0-6618 {}} {774 0 1.564 0-6690 {}} {774 0 0 0-6788 {}} {774 0 0 0-6814 {}} {774 0 1.564 0-6848 {}} {774 0 1.564 0-6912 {}} {774 0 0 0-7041 {}} {774 0 0 0-7064 {}} {774 0 1.564 0-7101 {}} {774 0 1.564 0-7181 {}} {774 0 0 0-7262 {}} {774 0 0 0-7288 {}} {130 0 0 0-7308 {}} {258 0 1.564 0-7322 {}} {258 0 1.564 0-7386 {}} {258 0 0 0-7515 {}} {258 0 0 0-7538 {}} {258 0 1.564 0-7575 {}} {258 0 1.564 0-7647 {}} {258 0 0 0-7744 {}} {258 0 0 0-7770 {}} {258 0 1.564 0-7803 {}} {258 0 1.564 0-7867 {}} {258 0 0 0-7996 {}} {258 0 0 0-8019 {}}} CYCLES {}}
set a(0-7289) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#14.psp)(7-1)#12 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1341 LOC {1 0.034364975 140 0.0 140 0.0 143 0.8291185999999999} PREDS {{146 0 0 0-7282 {}} {258 0 0 0-7090 {}}} SUCCS {{259 0 1.564 0-7290 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7290) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(12,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(3).@)#9 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1342 LOC {135 1.0 140 0.9415 140 1.0 141 0.006249937500000025 144 0.006249937500000025} PREDS {{774 0 0 0-7290 {}} {259 0 1.564 0-7289 {}} {130 0 0 0-7282 {}} {258 0 1.564 0-7277 {}} {258 0 0 0-7264 {}} {256 0 0 0-7183 {}} {256 0 0 0-7103 {}} {128 0 0 0-7084 {}} {258 0 0 0-7066 {}} {258 0 0 0-7043 {}} {256 0 0 0-6914 {}} {256 0 0 0-6850 {}} {258 0 0 0-6816 {}} {258 0 0 0-6790 {}} {256 0 0 0-6692 {}} {256 0 0 0-6620 {}} {258 0 0 0-6583 {}} {258 0 0 0-6560 {}} {256 0 0 0-6430 {}} {256 0 0 0-6366 {}} {258 0 0 0-6336 {}} {258 0 0 0-6316 {}} {256 0 0 0-6240 {}} {256 0 0 0-6156 {}} {774 0 0 0-8021 {}} {774 0 0 0-7998 {}} {772 0 0 0-7869 {}} {772 0 0 0-7805 {}} {774 0 0 0-7772 {}} {774 0 0 0-7746 {}} {772 0 0 0-7649 {}} {772 0 0 0-7577 {}} {774 0 0 0-7540 {}} {774 0 0 0-7517 {}} {772 0 0 0-7388 {}} {772 0 0 0-7324 {}}} SUCCS {{774 0 1.564 0-6156 {}} {774 0 1.564 0-6240 {}} {774 0 0 0-6316 {}} {774 0 0 0-6336 {}} {774 0 1.564 0-6366 {}} {774 0 1.564 0-6430 {}} {774 0 0 0-6560 {}} {774 0 0 0-6583 {}} {774 0 1.564 0-6620 {}} {774 0 1.564 0-6692 {}} {774 0 0 0-6790 {}} {774 0 0 0-6816 {}} {774 0 1.564 0-6850 {}} {774 0 1.564 0-6914 {}} {774 0 0 0-7043 {}} {774 0 0 0-7066 {}} {774 0 1.564 0-7103 {}} {774 0 1.564 0-7183 {}} {774 0 0 0-7264 {}} {774 0 0 0-7290 {}} {130 0 0 0-7308 {}} {258 0 1.564 0-7324 {}} {258 0 1.564 0-7388 {}} {258 0 0 0-7517 {}} {258 0 0 0-7540 {}} {258 0 1.564 0-7577 {}} {258 0 1.564 0-7649 {}} {258 0 0 0-7746 {}} {258 0 0 0-7772 {}} {258 0 1.564 0-7805 {}} {258 0 1.564 0-7869 {}} {258 0 0 0-7998 {}} {258 0 0 0-8021 {}}} CYCLES {}}
set a(0-7291) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#14.psp)(7-1)#13 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1343 LOC {1 0.034364975 140 0.0 140 0.0 143 0.8291185999999999} PREDS {{146 0 0 0-7282 {}} {258 0 0 0-7090 {}}} SUCCS {{259 0 1.564 0-7292 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7292) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(4).@)#9 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1344 LOC {135 1.0 140 0.9415 140 1.0 141 0.006249937500000025 144 0.006249937500000025} PREDS {{774 0 0 0-7292 {}} {259 0 1.564 0-7291 {}} {130 0 0 0-7282 {}} {258 0 1.564 0-7277 {}} {258 0 0 0-7266 {}} {256 0 0 0-7185 {}} {256 0 0 0-7105 {}} {128 0 0 0-7084 {}} {258 0 0 0-7068 {}} {258 0 0 0-7045 {}} {256 0 0 0-6916 {}} {256 0 0 0-6852 {}} {258 0 0 0-6818 {}} {258 0 0 0-6792 {}} {256 0 0 0-6694 {}} {256 0 0 0-6622 {}} {258 0 0 0-6585 {}} {258 0 0 0-6562 {}} {256 0 0 0-6432 {}} {256 0 0 0-6368 {}} {258 0 0 0-6337 {}} {258 0 0 0-6318 {}} {256 0 0 0-6242 {}} {256 0 0 0-6157 {}} {774 0 0 0-8023 {}} {774 0 0 0-8000 {}} {772 0 0 0-7871 {}} {772 0 0 0-7807 {}} {774 0 0 0-7774 {}} {774 0 0 0-7748 {}} {772 0 0 0-7651 {}} {772 0 0 0-7579 {}} {774 0 0 0-7542 {}} {774 0 0 0-7519 {}} {772 0 0 0-7390 {}} {772 0 0 0-7326 {}}} SUCCS {{774 0 1.564 0-6157 {}} {774 0 1.564 0-6242 {}} {774 0 0 0-6318 {}} {774 0 0 0-6337 {}} {774 0 1.564 0-6368 {}} {774 0 1.564 0-6432 {}} {774 0 0 0-6562 {}} {774 0 0 0-6585 {}} {774 0 1.564 0-6622 {}} {774 0 1.564 0-6694 {}} {774 0 0 0-6792 {}} {774 0 0 0-6818 {}} {774 0 1.564 0-6852 {}} {774 0 1.564 0-6916 {}} {774 0 0 0-7045 {}} {774 0 0 0-7068 {}} {774 0 1.564 0-7105 {}} {774 0 1.564 0-7185 {}} {774 0 0 0-7266 {}} {774 0 0 0-7292 {}} {130 0 0 0-7308 {}} {258 0 1.564 0-7326 {}} {258 0 1.564 0-7390 {}} {258 0 0 0-7519 {}} {258 0 0 0-7542 {}} {258 0 1.564 0-7579 {}} {258 0 1.564 0-7651 {}} {258 0 0 0-7748 {}} {258 0 0 0-7774 {}} {258 0 1.564 0-7807 {}} {258 0 1.564 0-7871 {}} {258 0 0 0-8000 {}} {258 0 0 0-8023 {}}} CYCLES {}}
set a(0-7293) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#14.psp)(7-1)#14 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1345 LOC {1 0.034364975 140 0.0 140 0.0 143 0.8291185999999999} PREDS {{146 0 0 0-7282 {}} {258 0 0 0-7090 {}}} SUCCS {{259 0 1.564 0-7294 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7294) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(14,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(5).@)#9 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1346 LOC {135 1.0 140 0.9415 140 1.0 141 0.006249937500000025 144 0.006249937500000025} PREDS {{774 0 0 0-7294 {}} {259 0 1.564 0-7293 {}} {130 0 0 0-7282 {}} {258 0 1.564 0-7277 {}} {258 0 0 0-7268 {}} {256 0 0 0-7187 {}} {256 0 0 0-7107 {}} {128 0 0 0-7084 {}} {258 0 0 0-7070 {}} {258 0 0 0-7047 {}} {256 0 0 0-6918 {}} {256 0 0 0-6854 {}} {258 0 0 0-6820 {}} {258 0 0 0-6794 {}} {256 0 0 0-6696 {}} {256 0 0 0-6624 {}} {258 0 0 0-6587 {}} {258 0 0 0-6564 {}} {256 0 0 0-6434 {}} {256 0 0 0-6370 {}} {258 0 0 0-6338 {}} {258 0 0 0-6320 {}} {256 0 0 0-6244 {}} {256 0 0 0-6158 {}} {774 0 0 0-8025 {}} {774 0 0 0-8002 {}} {772 0 0 0-7873 {}} {772 0 0 0-7809 {}} {774 0 0 0-7776 {}} {774 0 0 0-7750 {}} {772 0 0 0-7653 {}} {772 0 0 0-7581 {}} {774 0 0 0-7544 {}} {774 0 0 0-7521 {}} {772 0 0 0-7392 {}} {772 0 0 0-7328 {}}} SUCCS {{774 0 1.564 0-6158 {}} {774 0 1.564 0-6244 {}} {774 0 0 0-6320 {}} {774 0 0 0-6338 {}} {774 0 1.564 0-6370 {}} {774 0 1.564 0-6434 {}} {774 0 0 0-6564 {}} {774 0 0 0-6587 {}} {774 0 1.564 0-6624 {}} {774 0 1.564 0-6696 {}} {774 0 0 0-6794 {}} {774 0 0 0-6820 {}} {774 0 1.564 0-6854 {}} {774 0 1.564 0-6918 {}} {774 0 0 0-7047 {}} {774 0 0 0-7070 {}} {774 0 1.564 0-7107 {}} {774 0 1.564 0-7187 {}} {774 0 0 0-7268 {}} {774 0 0 0-7294 {}} {130 0 0 0-7308 {}} {258 0 1.564 0-7328 {}} {258 0 1.564 0-7392 {}} {258 0 0 0-7521 {}} {258 0 0 0-7544 {}} {258 0 1.564 0-7581 {}} {258 0 1.564 0-7653 {}} {258 0 0 0-7750 {}} {258 0 0 0-7776 {}} {258 0 1.564 0-7809 {}} {258 0 1.564 0-7873 {}} {258 0 0 0-8002 {}} {258 0 0 0-8025 {}}} CYCLES {}}
set a(0-7295) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#14.psp)(7-1)#15 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1347 LOC {1 0.034364975 140 0.0 140 0.0 143 0.8291185999999999} PREDS {{146 0 0 0-7282 {}} {258 0 0 0-7090 {}}} SUCCS {{259 0 1.564 0-7296 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7296) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(15,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(6).@)#9 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1348 LOC {135 1.0 140 0.9415 140 1.0 141 0.006249937500000025 144 0.006249937500000025} PREDS {{774 0 0 0-7296 {}} {259 0 1.564 0-7295 {}} {130 0 0 0-7282 {}} {258 0 1.564 0-7277 {}} {258 0 0 0-7270 {}} {256 0 0 0-7189 {}} {256 0 0 0-7109 {}} {128 0 0 0-7084 {}} {258 0 0 0-7072 {}} {258 0 0 0-7049 {}} {256 0 0 0-6920 {}} {256 0 0 0-6856 {}} {258 0 0 0-6822 {}} {258 0 0 0-6796 {}} {256 0 0 0-6698 {}} {256 0 0 0-6626 {}} {258 0 0 0-6589 {}} {258 0 0 0-6566 {}} {256 0 0 0-6436 {}} {256 0 0 0-6372 {}} {258 0 0 0-6339 {}} {258 0 0 0-6322 {}} {256 0 0 0-6246 {}} {256 0 0 0-6159 {}} {774 0 0 0-8027 {}} {774 0 0 0-8004 {}} {772 0 0 0-7875 {}} {772 0 0 0-7811 {}} {774 0 0 0-7778 {}} {774 0 0 0-7752 {}} {772 0 0 0-7655 {}} {772 0 0 0-7583 {}} {774 0 0 0-7546 {}} {774 0 0 0-7523 {}} {772 0 0 0-7394 {}} {772 0 0 0-7330 {}}} SUCCS {{774 0 1.564 0-6159 {}} {774 0 1.564 0-6246 {}} {774 0 0 0-6322 {}} {774 0 0 0-6339 {}} {774 0 1.564 0-6372 {}} {774 0 1.564 0-6436 {}} {774 0 0 0-6566 {}} {774 0 0 0-6589 {}} {774 0 1.564 0-6626 {}} {774 0 1.564 0-6698 {}} {774 0 0 0-6796 {}} {774 0 0 0-6822 {}} {774 0 1.564 0-6856 {}} {774 0 1.564 0-6920 {}} {774 0 0 0-7049 {}} {774 0 0 0-7072 {}} {774 0 1.564 0-7109 {}} {774 0 1.564 0-7189 {}} {774 0 0 0-7270 {}} {774 0 0 0-7296 {}} {130 0 0 0-7308 {}} {258 0 1.564 0-7330 {}} {258 0 1.564 0-7394 {}} {258 0 0 0-7523 {}} {258 0 0 0-7546 {}} {258 0 1.564 0-7583 {}} {258 0 1.564 0-7655 {}} {258 0 0 0-7752 {}} {258 0 0 0-7778 {}} {258 0 1.564 0-7811 {}} {258 0 1.564 0-7875 {}} {258 0 0 0-8004 {}} {258 0 0 0-8027 {}}} CYCLES {}}
set a(0-7297) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#14.psp)(7-1)#1 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1349 LOC {1 0.034364975 140 0.0 140 0.0 143 0.8291185999999999} PREDS {{146 0 0 0-7282 {}} {258 0 0 0-7090 {}}} SUCCS {{259 0 1.564 0-7298 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7298) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(16,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(7).@)#9 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1350 LOC {135 1.0 140 0.9415 140 1.0 141 0.006249937500000025 144 0.006249937500000025} PREDS {{774 0 0 0-7298 {}} {259 0 1.564 0-7297 {}} {130 0 0 0-7282 {}} {258 0 1.564 0-7277 {}} {258 0 0 0-7272 {}} {256 0 0 0-7191 {}} {256 0 0 0-7111 {}} {128 0 0 0-7084 {}} {258 0 0 0-7074 {}} {258 0 0 0-7051 {}} {256 0 0 0-6922 {}} {256 0 0 0-6858 {}} {258 0 0 0-6824 {}} {258 0 0 0-6798 {}} {256 0 0 0-6700 {}} {256 0 0 0-6628 {}} {258 0 0 0-6591 {}} {258 0 0 0-6568 {}} {256 0 0 0-6438 {}} {256 0 0 0-6374 {}} {258 0 0 0-6340 {}} {258 0 0 0-6324 {}} {256 0 0 0-6248 {}} {256 0 0 0-6160 {}} {774 0 0 0-8029 {}} {774 0 0 0-8006 {}} {772 0 0 0-7877 {}} {772 0 0 0-7813 {}} {774 0 0 0-7780 {}} {774 0 0 0-7754 {}} {772 0 0 0-7657 {}} {772 0 0 0-7585 {}} {774 0 0 0-7548 {}} {774 0 0 0-7525 {}} {772 0 0 0-7396 {}} {772 0 0 0-7332 {}}} SUCCS {{774 0 1.564 0-6160 {}} {774 0 1.564 0-6248 {}} {774 0 0 0-6324 {}} {774 0 0 0-6340 {}} {774 0 1.564 0-6374 {}} {774 0 1.564 0-6438 {}} {774 0 0 0-6568 {}} {774 0 0 0-6591 {}} {774 0 1.564 0-6628 {}} {774 0 1.564 0-6700 {}} {774 0 0 0-6798 {}} {774 0 0 0-6824 {}} {774 0 1.564 0-6858 {}} {774 0 1.564 0-6922 {}} {774 0 0 0-7051 {}} {774 0 0 0-7074 {}} {774 0 1.564 0-7111 {}} {774 0 1.564 0-7191 {}} {774 0 0 0-7272 {}} {774 0 0 0-7298 {}} {130 0 0 0-7308 {}} {258 0 1.564 0-7332 {}} {258 0 1.564 0-7396 {}} {258 0 0 0-7525 {}} {258 0 0 0-7548 {}} {258 0 1.564 0-7585 {}} {258 0 1.564 0-7657 {}} {258 0 0 0-7754 {}} {258 0 0 0-7780 {}} {258 0 1.564 0-7813 {}} {258 0 1.564 0-7877 {}} {258 0 0 0-8006 {}} {258 0 0 0-8029 {}}} CYCLES {}}
set a(0-7299) {AREA_SCORE {} NAME COMP_LOOP-6:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1351 LOC {0 1.0 1 0.9648838249999999 1 0.9648838249999999 169 0.9648838249999999} PREDS {} SUCCS {{259 0 0 0-7300 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7300) {AREA_SCORE {} NAME COMP_LOOP-6:not#3 TYPE NOT PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1352 LOC {0 1.0 1 0.9648838249999999 1 0.9648838249999999 169 0.9648838249999999} PREDS {{259 0 0 0-7299 {}}} SUCCS {{259 0 0 0-7301 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7301) {AREA_SCORE {} NAME COMP_LOOP-6:COMP_LOOP:conc TYPE CONCATENATE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1353 LOC {0 1.0 1 0.9648838249999999 1 0.9648838249999999 169 0.9648838249999999} PREDS {{259 0 0 0-7300 {}}} SUCCS {{258 0 0 0-7305 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7302) {AREA_SCORE {} NAME COMP_LOOP:k:asn#19 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1354 LOC {0 1.0 1 0.0 1 0.0 1 0.0 169 0.9648838249999999} PREDS {{774 0 0 0-8033 {}}} SUCCS {{259 0 0 0-7303 {}} {130 0 0 0-7308 {}} {256 0 0 0-8033 {}}} CYCLES {}}
set a(0-7303) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:3))(6-0)#20 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1355 LOC {0 1.0 1 0.0 1 0.0 169 0.9648838249999999} PREDS {{259 0 0 0-7302 {}}} SUCCS {{259 0 0 0-7304 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7304) {AREA_SCORE {} NAME COMP_LOOP:conc#25 TYPE CONCATENATE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1356 LOC {0 1.0 1 0.9648838249999999 1 0.9648838249999999 169 0.9648838249999999} PREDS {{259 0 0 0-7303 {}}} SUCCS {{259 0 0 0-7305 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7305) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 5 NAME COMP_LOOP-6:acc TYPE ACCU DELAY {0.56 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1357 LOC {1 0.0 1 0.9648838249999999 1 0.9648838249999999 1 0.9999999483974358 169 0.9999999483974358} PREDS {{259 0 0 0-7304 {}} {258 0 0 0-7301 {}}} SUCCS {{259 0 0 0-7306 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7306) {AREA_SCORE {} NAME COMP_LOOP-6:slc(COMP_LOOP:acc)(10) TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1358 LOC {1 0.035116175 1 1.0 1 1.0 169 1.0} PREDS {{259 0 0 0-7305 {}}} SUCCS {{259 0 0 0-7307 {}} {130 0 0 0-7308 {}}} CYCLES {}}
set a(0-7307) {AREA_SCORE {} NAME COMP_LOOP-6:not TYPE NOT PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1359 LOC {1 0.035116175 141 1.0 141 1.0 169 1.0} PREDS {{259 0 0 0-7306 {}}} SUCCS {{259 0 0 0-7308 {}}} CYCLES {}}
set a(0-7308) {AREA_SCORE {} NAME COMP_LOOP-6:break(COMP_LOOP) TYPE TERMINATE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1360 LOC {136 0.0062499999999999995 141 1.0 141 1.0 169 1.0} PREDS {{259 0 0 0-7307 {}} {130 0 0 0-7306 {}} {130 0 0 0-7305 {}} {130 0 0 0-7304 {}} {130 0 0 0-7303 {}} {130 0 0 0-7302 {}} {130 0 0 0-7301 {}} {130 0 0 0-7300 {}} {130 0 0 0-7299 {}} {130 0 0 0-7298 {}} {130 0 0 0-7297 {}} {130 0 0 0-7296 {}} {130 0 0 0-7295 {}} {130 0 0 0-7294 {}} {130 0 0 0-7293 {}} {130 0 0 0-7292 {}} {130 0 0 0-7291 {}} {130 0 0 0-7290 {}} {130 0 0 0-7289 {}} {130 0 0 0-7288 {}} {130 0 0 0-7287 {}} {130 0 0 0-7286 {}} {130 0 0 0-7285 {}} {130 0 0 0-7284 {}} {130 0 0 0-7283 {}} {130 0 0 0-7281 {}} {130 0 0 0-7280 {}} {130 0 0 0-7279 {}} {130 0 0 0-7278 {}} {130 0 0 0-7277 {}} {130 0 0 0-7275 {}} {130 0 0 0-7274 {}} {130 0 0 0-7273 {}} {130 0 0 0-7272 {}} {130 0 0 0-7271 {}} {130 0 0 0-7270 {}} {130 0 0 0-7269 {}} {130 0 0 0-7268 {}} {130 0 0 0-7267 {}} {130 0 0 0-7266 {}} {130 0 0 0-7265 {}} {130 0 0 0-7264 {}} {130 0 0 0-7263 {}} {130 0 0 0-7262 {}} {130 0 0 0-7261 {}} {130 0 0 0-7260 {}} {130 0 0 0-7259 {}} {130 0 0 0-7258 {}} {130 0 0 0-7257 {}} {130 0 0 0-7255 {}} {130 0 0 0-7254 {}} {130 0 0 0-7252 {}} {130 0 0 0-7251 {}} {130 0 0 0-7250 {}} {130 0 0 0-7249 {}} {130 0 0 0-7248 {}} {130 0 0 0-7247 {}} {130 0 0 0-7246 {}} {130 0 0 0-7245 {}} {130 0 0 0-7244 {}} {130 0 0 0-7242 {}} {130 0 0 0-7241 {}} {130 0 0 0-7240 {}} {130 0 0 0-7239 {}} {130 0 0 0-7238 {}} {130 0 0 0-7237 {}} {130 0 0 0-7236 {}} {130 0 0 0-7234 {}} {130 0 0 0-7233 {}} {130 0 0 0-7232 {}} {130 0 0 0-7231 {}} {130 0 0 0-7230 {}} {130 0 0 0-7229 {}} {130 0 0 0-7228 {}} {130 0 0 0-7227 {}} {130 0 0 0-7226 {}} {130 0 0 0-7225 {}} {130 0 0 0-7224 {}} {130 0 0 0-7223 {}} {130 0 0 0-7222 {}} {130 0 0 0-7221 {}} {130 0 0 0-7220 {}} {130 0 0 0-7219 {}} {130 0 0 0-7218 {}} {130 0 0 0-7217 {}} {130 0 0 0-7216 {}} {130 0 0 0-7215 {}} {130 0 0 0-7214 {}} {130 0 0 0-7213 {}} {130 0 0 0-7212 {}} {130 0 0 0-7211 {}} {130 0 0 0-7210 {}} {130 0 0 0-7209 {}} {130 0 0 0-7208 {}} {130 0 0 0-7207 {}} {130 0 0 0-7206 {}} {130 0 0 0-7205 {}} {130 0 0 0-7204 {}} {130 0 0 0-7203 {}} {130 0 0 0-7202 {}} {130 0 0 0-7201 {}} {130 0 0 0-7200 {}} {130 0 0 0-7199 {}} {130 0 0 0-7198 {}} {130 0 0 0-7197 {}} {130 0 0 0-7196 {}} {130 0 0 0-7195 {}} {130 0 0 0-7194 {}} {130 0 0 0-7193 {}} {130 0 0 0-7192 {}} {130 0 0 0-7191 {}} {130 0 0 0-7190 {}} {130 0 0 0-7189 {}} {130 0 0 0-7188 {}} {130 0 0 0-7187 {}} {130 0 0 0-7186 {}} {130 0 0 0-7185 {}} {130 0 0 0-7184 {}} {130 0 0 0-7183 {}} {130 0 0 0-7182 {}} {130 0 0 0-7181 {}} {130 0 0 0-7180 {}} {130 0 0 0-7179 {}} {130 0 0 0-7178 {}} {130 0 0 0-7177 {}} {130 0 0 0-7176 {}} {130 0 0 0-7174 {}} {130 0 0 0-7173 {}} {130 0 0 0-7172 {}} {130 0 0 0-7171 {}} {130 0 0 0-7170 {}} {130 0 0 0-7169 {}} {130 0 0 0-7168 {}} {130 0 0 0-7167 {}} {130 0 0 0-7166 {}} {130 0 0 0-7165 {}} {130 0 0 0-7164 {}} {130 0 0 0-7163 {}} {130 0 0 0-7162 {}} {130 0 0 0-7161 {}} {130 0 0 0-7160 {}} {130 0 0 0-7159 {}} {130 0 0 0-7158 {}} {130 0 0 0-7157 {}} {130 0 0 0-7156 {}} {130 0 0 0-7155 {}} {130 0 0 0-7154 {}} {130 0 0 0-7153 {}} {130 0 0 0-7152 {}} {130 0 0 0-7151 {}} {130 0 0 0-7150 {}} {130 0 0 0-7149 {}} {130 0 0 0-7148 {}} {130 0 0 0-7147 {}} {130 0 0 0-7146 {}} {130 0 0 0-7145 {}} {130 0 0 0-7144 {}} {130 0 0 0-7143 {}} {130 0 0 0-7142 {}} {130 0 0 0-7141 {}} {130 0 0 0-7140 {}} {130 0 0 0-7139 {}} {130 0 0 0-7138 {}} {130 0 0 0-7137 {}} {130 0 0 0-7136 {}} {130 0 0 0-7135 {}} {130 0 0 0-7134 {}} {130 0 0 0-7133 {}} {130 0 0 0-7132 {}} {130 0 0 0-7131 {}} {130 0 0 0-7130 {}} {130 0 0 0-7129 {}} {130 0 0 0-7128 {}} {130 0 0 0-7127 {}} {130 0 0 0-7126 {}} {130 0 0 0-7125 {}} {130 0 0 0-7124 {}} {130 0 0 0-7123 {}} {130 0 0 0-7122 {}} {130 0 0 0-7121 {}} {130 0 0 0-7120 {}} {130 0 0 0-7119 {}} {130 0 0 0-7118 {}} {130 0 0 0-7117 {}} {130 0 0 0-7116 {}} {130 0 0 0-7115 {}} {130 0 0 0-7114 {}} {130 0 0 0-7113 {}} {130 0 0 0-7112 {}} {130 0 0 0-7111 {}} {130 0 0 0-7110 {}} {130 0 0 0-7109 {}} {130 0 0 0-7108 {}} {130 0 0 0-7107 {}} {130 0 0 0-7106 {}} {130 0 0 0-7105 {}} {130 0 0 0-7104 {}} {130 0 0 0-7103 {}} {130 0 0 0-7102 {}} {130 0 0 0-7101 {}} {130 0 0 0-7100 {}} {130 0 0 0-7099 {}} {130 0 0 0-7098 {}} {130 0 0 0-7097 {}} {130 0 0 0-7096 {}} {130 0 0 0-7094 {}} {130 0 0 0-7093 {}} {130 0 0 0-7092 {}} {130 0 0 0-7091 {}} {130 0 0 0-7090 {}} {130 0 0 0-7089 {}} {130 0 0 0-7088 {}} {130 0 0 0-7087 {}} {130 0 0 0-7086 {}} {130 0 0 0-7085 {}} {128 0 0 0-7084 {}}} SUCCS {{128 0 0 0-7511 {}} {128 0 0 0-7513 {}} {128 0 0 0-7515 {}} {128 0 0 0-7517 {}} {128 0 0 0-7519 {}} {128 0 0 0-7521 {}} {128 0 0 0-7523 {}} {128 0 0 0-7525 {}} {128 0 0 0-7534 {}} {128 0 0 0-7536 {}} {128 0 0 0-7538 {}} {128 0 0 0-7540 {}} {128 0 0 0-7542 {}} {128 0 0 0-7544 {}} {128 0 0 0-7546 {}} {128 0 0 0-7548 {}} {128 0 0 0-7558 {}}} CYCLES {}}
set a(0-7309) {AREA_SCORE {} NAME VEC_LOOP:j:asn#7 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1361 LOC {0 1.0 1 0.0 1 0.0 1 0.0 144 0.7942528249999999} PREDS {} SUCCS {{259 0 0 0-7310 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7310) {AREA_SCORE {} NAME COMP_LOOP-6:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0) TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1362 LOC {0 1.0 1 0.0 1 0.0 144 0.7942528249999999} PREDS {{259 0 0 0-7309 {}}} SUCCS {{258 0 0 0-7314 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7311) {AREA_SCORE {} NAME COMP_LOOP:k:asn#20 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1363 LOC {0 1.0 1 0.0 1 0.0 1 0.0 144 0.7942528249999999} PREDS {{774 0 0 0-8033 {}}} SUCCS {{259 0 0 0-7312 {}} {130 0 0 0-7558 {}} {256 0 0 0-8033 {}}} CYCLES {}}
set a(0-7312) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:3))(6-0)#21 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1364 LOC {0 1.0 1 0.0 1 0.0 144 0.7942528249999999} PREDS {{259 0 0 0-7311 {}}} SUCCS {{259 0 0 0-7313 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7313) {AREA_SCORE {} NAME COMP_LOOP:conc#26 TYPE CONCATENATE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1365 LOC {0 1.0 1 0.9651342249999999 1 0.9651342249999999 144 0.7942528249999999} PREDS {{259 0 0 0-7312 {}}} SUCCS {{259 0 0 0-7314 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7314) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 4 NAME COMP_LOOP-6:acc#1 TYPE ACCU DELAY {0.56 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1366 LOC {1 0.0 1 0.9651342249999999 1 0.9651342249999999 1 0.9999999477564101 144 0.8291185477564101} PREDS {{259 0 0 0-7313 {}} {258 0 0 0-7310 {}}} SUCCS {{259 0 0 0-7315 {}} {258 0 0 0-7317 {}} {258 0 0 0-7319 {}} {258 0 0 0-7321 {}} {258 0 0 0-7323 {}} {258 0 0 0-7325 {}} {258 0 0 0-7327 {}} {258 0 0 0-7329 {}} {258 0 0 0-7331 {}} {258 0 0 0-7333 {}} {258 0 0 0-7334 {}} {258 0 0 0-7335 {}} {258 0 0 0-7337 {}} {258 0 0 0-7338 {}} {258 0 0 0-7339 {}} {258 0 0 0-7342 {}} {258 0 0 0-7343 {}} {258 0 0 0-7344 {}} {258 0 0 0-7347 {}} {258 0 0 0-7348 {}} {258 0 0 0-7349 {}} {258 0 0 0-7352 {}} {258 0 0 0-7353 {}} {258 0 0 0-7354 {}} {258 0 0 0-7357 {}} {258 0 0 0-7358 {}} {258 0 0 0-7359 {}} {258 0 0 0-7362 {}} {258 0 0 0-7363 {}} {258 0 0 0-7364 {}} {258 0 0 0-7367 {}} {258 0 0 0-7368 {}} {258 0 0 0-7369 {}} {258 0 0 0-7531 {}} {258 0 0 0-7533 {}} {258 0 0 0-7535 {}} {258 0 0 0-7537 {}} {258 0 0 0-7539 {}} {258 0 0 0-7541 {}} {258 0 0 0-7543 {}} {258 0 0 0-7545 {}} {258 0 0 0-7547 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7315) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#6)(2-0) TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1367 LOC {1 0.034865775 1 1.0 1 1.0 144 0.8291185999999999} PREDS {{259 0 0 0-7314 {}}} SUCCS {{259 0 0 0-7316 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7316) {AREA_SCORE {} NAME COMP_LOOP:switch#10 TYPE SELECT PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1368 LOC {1 0.034865775 1 1.0 1 1.0 144 0.8291185999999999} PREDS {{259 0 0 0-7315 {}}} SUCCS {{146 0 0 0-7317 {}} {146 0 0 0-7318 {}} {146 0 0 0-7319 {}} {146 0 0 0-7320 {}} {146 0 0 0-7321 {}} {146 0 0 0-7322 {}} {146 0 0 0-7323 {}} {146 0 0 0-7324 {}} {146 0 0 0-7325 {}} {146 0 0 0-7326 {}} {146 0 0 0-7327 {}} {146 0 0 0-7328 {}} {146 0 0 0-7329 {}} {146 0 0 0-7330 {}} {146 0 0 0-7331 {}} {146 0 0 0-7332 {}}} CYCLES {}}
set a(0-7317) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#1.cse#6)(9-3)#2 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1369 LOC {1 0.034865775 141 0.0 141 0.0 144 0.8291185999999999} PREDS {{146 0 0 0-7316 {}} {258 0 0 0-7314 {}}} SUCCS {{259 0 1.564 0-7318 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7318) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(9,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(0).@)#10 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1370 LOC {136 1.0 141 0.9415 141 1.0 142 0.09437493750000003 145 0.09437493750000003} PREDS {{259 0 1.564 0-7317 {}} {146 0 0 0-7316 {}} {258 0 1.564 0-7284 {}} {258 0 1.564 0-7258 {}} {258 0 1.564 0-7060 {}} {258 0 1.564 0-7037 {}} {258 0 1.564 0-6810 {}} {258 0 1.564 0-6784 {}} {258 0 1.564 0-6577 {}} {258 0 1.564 0-6554 {}} {258 0 1.564 0-6333 {}} {258 0 1.564 0-6310 {}} {774 0 1.564 0-8015 {}} {774 0 1.564 0-7992 {}} {774 0 1.564 0-7766 {}} {774 0 1.564 0-7740 {}} {774 0 1.564 0-7534 {}} {774 0 1.564 0-7511 {}}} SUCCS {{772 0 0 0-6310 {}} {772 0 0 0-6333 {}} {772 0 0 0-6554 {}} {772 0 0 0-6577 {}} {772 0 0 0-6784 {}} {772 0 0 0-6810 {}} {772 0 0 0-7037 {}} {772 0 0 0-7060 {}} {772 0 0 0-7258 {}} {772 0 0 0-7284 {}} {258 0 0 0-7371 {}} {256 0 0 0-7511 {}} {256 0 0 0-7534 {}} {130 0 0 0-7558 {}} {256 0 0 0-7740 {}} {256 0 0 0-7766 {}} {256 0 0 0-7992 {}} {256 0 0 0-8015 {}}} CYCLES {}}
set a(0-7319) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#1.cse#6)(9-3)#3 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1371 LOC {1 0.034865775 141 0.0 141 0.0 144 0.8291185999999999} PREDS {{146 0 0 0-7316 {}} {258 0 0 0-7314 {}}} SUCCS {{259 0 1.564 0-7320 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7320) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(10,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(1).@)#10 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1372 LOC {136 1.0 141 0.9415 141 1.0 142 0.09437493750000003 145 0.09437493750000003} PREDS {{259 0 1.564 0-7319 {}} {146 0 0 0-7316 {}} {258 0 1.564 0-7286 {}} {258 0 1.564 0-7260 {}} {258 0 1.564 0-7062 {}} {258 0 1.564 0-7039 {}} {258 0 1.564 0-6812 {}} {258 0 1.564 0-6786 {}} {258 0 1.564 0-6579 {}} {258 0 1.564 0-6556 {}} {258 0 1.564 0-6334 {}} {258 0 1.564 0-6312 {}} {774 0 1.564 0-8017 {}} {774 0 1.564 0-7994 {}} {774 0 1.564 0-7768 {}} {774 0 1.564 0-7742 {}} {774 0 1.564 0-7536 {}} {774 0 1.564 0-7513 {}}} SUCCS {{772 0 0 0-6312 {}} {772 0 0 0-6334 {}} {772 0 0 0-6556 {}} {772 0 0 0-6579 {}} {772 0 0 0-6786 {}} {772 0 0 0-6812 {}} {772 0 0 0-7039 {}} {772 0 0 0-7062 {}} {772 0 0 0-7260 {}} {772 0 0 0-7286 {}} {258 0 0 0-7371 {}} {256 0 0 0-7513 {}} {256 0 0 0-7536 {}} {130 0 0 0-7558 {}} {256 0 0 0-7742 {}} {256 0 0 0-7768 {}} {256 0 0 0-7994 {}} {256 0 0 0-8017 {}}} CYCLES {}}
set a(0-7321) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#1.cse#6)(9-3)#4 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1373 LOC {1 0.034865775 141 0.0 141 0.0 144 0.8291185999999999} PREDS {{146 0 0 0-7316 {}} {258 0 0 0-7314 {}}} SUCCS {{259 0 1.564 0-7322 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7322) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(11,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(2).@)#10 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1374 LOC {136 1.0 141 0.9415 141 1.0 142 0.09437493750000003 145 0.09437493750000003} PREDS {{259 0 1.564 0-7321 {}} {146 0 0 0-7316 {}} {258 0 1.564 0-7288 {}} {258 0 1.564 0-7262 {}} {258 0 1.564 0-7064 {}} {258 0 1.564 0-7041 {}} {258 0 1.564 0-6814 {}} {258 0 1.564 0-6788 {}} {258 0 1.564 0-6581 {}} {258 0 1.564 0-6558 {}} {258 0 1.564 0-6335 {}} {258 0 1.564 0-6314 {}} {774 0 1.564 0-8019 {}} {774 0 1.564 0-7996 {}} {774 0 1.564 0-7770 {}} {774 0 1.564 0-7744 {}} {774 0 1.564 0-7538 {}} {774 0 1.564 0-7515 {}}} SUCCS {{772 0 0 0-6314 {}} {772 0 0 0-6335 {}} {772 0 0 0-6558 {}} {772 0 0 0-6581 {}} {772 0 0 0-6788 {}} {772 0 0 0-6814 {}} {772 0 0 0-7041 {}} {772 0 0 0-7064 {}} {772 0 0 0-7262 {}} {772 0 0 0-7288 {}} {258 0 0 0-7371 {}} {256 0 0 0-7515 {}} {256 0 0 0-7538 {}} {130 0 0 0-7558 {}} {256 0 0 0-7744 {}} {256 0 0 0-7770 {}} {256 0 0 0-7996 {}} {256 0 0 0-8019 {}}} CYCLES {}}
set a(0-7323) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#1.cse#6)(9-3)#5 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1375 LOC {1 0.034865775 141 0.0 141 0.0 144 0.8291185999999999} PREDS {{146 0 0 0-7316 {}} {258 0 0 0-7314 {}}} SUCCS {{259 0 1.564 0-7324 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7324) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(12,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(3).@)#10 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1376 LOC {136 1.0 141 0.9415 141 1.0 142 0.09437493750000003 145 0.09437493750000003} PREDS {{259 0 1.564 0-7323 {}} {146 0 0 0-7316 {}} {258 0 1.564 0-7290 {}} {258 0 1.564 0-7264 {}} {258 0 1.564 0-7066 {}} {258 0 1.564 0-7043 {}} {258 0 1.564 0-6816 {}} {258 0 1.564 0-6790 {}} {258 0 1.564 0-6583 {}} {258 0 1.564 0-6560 {}} {258 0 1.564 0-6336 {}} {258 0 1.564 0-6316 {}} {774 0 1.564 0-8021 {}} {774 0 1.564 0-7998 {}} {774 0 1.564 0-7772 {}} {774 0 1.564 0-7746 {}} {774 0 1.564 0-7540 {}} {774 0 1.564 0-7517 {}}} SUCCS {{772 0 0 0-6316 {}} {772 0 0 0-6336 {}} {772 0 0 0-6560 {}} {772 0 0 0-6583 {}} {772 0 0 0-6790 {}} {772 0 0 0-6816 {}} {772 0 0 0-7043 {}} {772 0 0 0-7066 {}} {772 0 0 0-7264 {}} {772 0 0 0-7290 {}} {258 0 0 0-7371 {}} {256 0 0 0-7517 {}} {256 0 0 0-7540 {}} {130 0 0 0-7558 {}} {256 0 0 0-7746 {}} {256 0 0 0-7772 {}} {256 0 0 0-7998 {}} {256 0 0 0-8021 {}}} CYCLES {}}
set a(0-7325) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#1.cse#6)(9-3)#6 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1377 LOC {1 0.034865775 141 0.0 141 0.0 144 0.8291185999999999} PREDS {{146 0 0 0-7316 {}} {258 0 0 0-7314 {}}} SUCCS {{259 0 1.564 0-7326 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7326) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(4).@)#10 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1378 LOC {136 1.0 141 0.9415 141 1.0 142 0.09437493750000003 145 0.09437493750000003} PREDS {{259 0 1.564 0-7325 {}} {146 0 0 0-7316 {}} {258 0 1.564 0-7292 {}} {258 0 1.564 0-7266 {}} {258 0 1.564 0-7068 {}} {258 0 1.564 0-7045 {}} {258 0 1.564 0-6818 {}} {258 0 1.564 0-6792 {}} {258 0 1.564 0-6585 {}} {258 0 1.564 0-6562 {}} {258 0 1.564 0-6337 {}} {258 0 1.564 0-6318 {}} {774 0 1.564 0-8023 {}} {774 0 1.564 0-8000 {}} {774 0 1.564 0-7774 {}} {774 0 1.564 0-7748 {}} {774 0 1.564 0-7542 {}} {774 0 1.564 0-7519 {}}} SUCCS {{772 0 0 0-6318 {}} {772 0 0 0-6337 {}} {772 0 0 0-6562 {}} {772 0 0 0-6585 {}} {772 0 0 0-6792 {}} {772 0 0 0-6818 {}} {772 0 0 0-7045 {}} {772 0 0 0-7068 {}} {772 0 0 0-7266 {}} {772 0 0 0-7292 {}} {258 0 0 0-7371 {}} {256 0 0 0-7519 {}} {256 0 0 0-7542 {}} {130 0 0 0-7558 {}} {256 0 0 0-7748 {}} {256 0 0 0-7774 {}} {256 0 0 0-8000 {}} {256 0 0 0-8023 {}}} CYCLES {}}
set a(0-7327) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#1.cse#6)(9-3)#7 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1379 LOC {1 0.034865775 141 0.0 141 0.0 144 0.8291185999999999} PREDS {{146 0 0 0-7316 {}} {258 0 0 0-7314 {}}} SUCCS {{259 0 1.564 0-7328 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7328) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(14,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(5).@)#10 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1380 LOC {136 1.0 141 0.9415 141 1.0 142 0.09437493750000003 145 0.09437493750000003} PREDS {{259 0 1.564 0-7327 {}} {146 0 0 0-7316 {}} {258 0 1.564 0-7294 {}} {258 0 1.564 0-7268 {}} {258 0 1.564 0-7070 {}} {258 0 1.564 0-7047 {}} {258 0 1.564 0-6820 {}} {258 0 1.564 0-6794 {}} {258 0 1.564 0-6587 {}} {258 0 1.564 0-6564 {}} {258 0 1.564 0-6338 {}} {258 0 1.564 0-6320 {}} {774 0 1.564 0-8025 {}} {774 0 1.564 0-8002 {}} {774 0 1.564 0-7776 {}} {774 0 1.564 0-7750 {}} {774 0 1.564 0-7544 {}} {774 0 1.564 0-7521 {}}} SUCCS {{772 0 0 0-6320 {}} {772 0 0 0-6338 {}} {772 0 0 0-6564 {}} {772 0 0 0-6587 {}} {772 0 0 0-6794 {}} {772 0 0 0-6820 {}} {772 0 0 0-7047 {}} {772 0 0 0-7070 {}} {772 0 0 0-7268 {}} {772 0 0 0-7294 {}} {258 0 0 0-7371 {}} {256 0 0 0-7521 {}} {256 0 0 0-7544 {}} {130 0 0 0-7558 {}} {256 0 0 0-7750 {}} {256 0 0 0-7776 {}} {256 0 0 0-8002 {}} {256 0 0 0-8025 {}}} CYCLES {}}
set a(0-7329) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#1.cse#6)(9-3)#8 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1381 LOC {1 0.034865775 141 0.0 141 0.0 144 0.8291185999999999} PREDS {{146 0 0 0-7316 {}} {258 0 0 0-7314 {}}} SUCCS {{259 0 1.564 0-7330 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7330) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(15,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(6).@)#10 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1382 LOC {136 1.0 141 0.9415 141 1.0 142 0.09437493750000003 145 0.09437493750000003} PREDS {{259 0 1.564 0-7329 {}} {146 0 0 0-7316 {}} {258 0 1.564 0-7296 {}} {258 0 1.564 0-7270 {}} {258 0 1.564 0-7072 {}} {258 0 1.564 0-7049 {}} {258 0 1.564 0-6822 {}} {258 0 1.564 0-6796 {}} {258 0 1.564 0-6589 {}} {258 0 1.564 0-6566 {}} {258 0 1.564 0-6339 {}} {258 0 1.564 0-6322 {}} {774 0 1.564 0-8027 {}} {774 0 1.564 0-8004 {}} {774 0 1.564 0-7778 {}} {774 0 1.564 0-7752 {}} {774 0 1.564 0-7546 {}} {774 0 1.564 0-7523 {}}} SUCCS {{772 0 0 0-6322 {}} {772 0 0 0-6339 {}} {772 0 0 0-6566 {}} {772 0 0 0-6589 {}} {772 0 0 0-6796 {}} {772 0 0 0-6822 {}} {772 0 0 0-7049 {}} {772 0 0 0-7072 {}} {772 0 0 0-7270 {}} {772 0 0 0-7296 {}} {258 0 0 0-7371 {}} {256 0 0 0-7523 {}} {256 0 0 0-7546 {}} {130 0 0 0-7558 {}} {256 0 0 0-7752 {}} {256 0 0 0-7778 {}} {256 0 0 0-8004 {}} {256 0 0 0-8027 {}}} CYCLES {}}
set a(0-7331) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#1.cse#6)(9-3) TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1383 LOC {1 0.034865775 141 0.0 141 0.0 144 0.8291185999999999} PREDS {{146 0 0 0-7316 {}} {258 0 0 0-7314 {}}} SUCCS {{259 0 1.564 0-7332 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7332) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(16,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(7).@)#10 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1384 LOC {136 1.0 141 0.9415 141 1.0 142 0.09437493750000003 145 0.09437493750000003} PREDS {{259 0 1.564 0-7331 {}} {146 0 0 0-7316 {}} {258 0 1.564 0-7298 {}} {258 0 1.564 0-7272 {}} {258 0 1.564 0-7074 {}} {258 0 1.564 0-7051 {}} {258 0 1.564 0-6824 {}} {258 0 1.564 0-6798 {}} {258 0 1.564 0-6591 {}} {258 0 1.564 0-6568 {}} {258 0 1.564 0-6340 {}} {258 0 1.564 0-6324 {}} {774 0 1.564 0-8029 {}} {774 0 1.564 0-8006 {}} {774 0 1.564 0-7780 {}} {774 0 1.564 0-7754 {}} {774 0 1.564 0-7548 {}} {774 0 1.564 0-7525 {}}} SUCCS {{772 0 0 0-6324 {}} {772 0 0 0-6340 {}} {772 0 0 0-6568 {}} {772 0 0 0-6591 {}} {772 0 0 0-6798 {}} {772 0 0 0-6824 {}} {772 0 0 0-7051 {}} {772 0 0 0-7074 {}} {772 0 0 0-7272 {}} {772 0 0 0-7298 {}} {258 0 0 0-7371 {}} {256 0 0 0-7525 {}} {256 0 0 0-7548 {}} {130 0 0 0-7558 {}} {256 0 0 0-7754 {}} {256 0 0 0-7780 {}} {256 0 0 0-8006 {}} {256 0 0 0-8029 {}}} CYCLES {}}
set a(0-7333) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#6)(2-0)#4 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1385 LOC {1 0.034865775 1 1.0 1 1.0 145 0.80297815} PREDS {{258 0 0 0-7314 {}}} SUCCS {{258 0 0 0-7336 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7334) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#6)(2-0)#5 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1386 LOC {1 0.034865775 1 1.0 1 1.0 145 0.80297815} PREDS {{258 0 0 0-7314 {}}} SUCCS {{258 0 0 0-7336 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7335) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#6)(2-0)#6 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1387 LOC {1 0.034865775 1 1.0 1 1.0 145 0.80297815} PREDS {{258 0 0 0-7314 {}}} SUCCS {{259 0 0 0-7336 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7336) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:nor#20 TYPE NOR PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1388 LOC {1 0.034865775 1 1.0 1 1.0 145 0.80297815} PREDS {{259 0 0 0-7335 {}} {258 0 0 0-7334 {}} {258 0 0 0-7333 {}}} SUCCS {{258 0 0 0-7371 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7337) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#6)(2-0)#7 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1389 LOC {1 0.034865775 142 0.0 142 0.0 145 0.80297815} PREDS {{258 0 0 0-7314 {}}} SUCCS {{258 0 0 0-7341 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7338) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#6)(2-0)#8 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1390 LOC {1 0.034865775 142 0.0 142 0.0 145 0.80297815} PREDS {{258 0 0 0-7314 {}}} SUCCS {{258 0 0 0-7340 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7339) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#6)(2-0)#9 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1391 LOC {1 0.034865775 142 0.0 142 0.0 145 0.80297815} PREDS {{258 0 0 0-7314 {}}} SUCCS {{259 0 0 0-7340 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7340) {AREA_SCORE {} NAME COMP_LOOP:nor#61 TYPE NOR PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1392 LOC {1 0.034865775 142 0.0 142 0.0 145 0.80297815} PREDS {{259 0 0 0-7339 {}} {258 0 0 0-7338 {}}} SUCCS {{259 0 0 0-7341 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7341) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#140 TYPE AND PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1393 LOC {1 0.034865775 142 0.0 142 0.0 145 0.80297815} PREDS {{259 0 0 0-7340 {}} {258 0 0 0-7337 {}}} SUCCS {{258 0 0 0-7371 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7342) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#6)(2-0)#10 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1394 LOC {1 0.034865775 142 0.0 142 0.0 145 0.80297815} PREDS {{258 0 0 0-7314 {}}} SUCCS {{258 0 0 0-7346 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7343) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#6)(2-0)#11 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1395 LOC {1 0.034865775 142 0.0 142 0.0 145 0.80297815} PREDS {{258 0 0 0-7314 {}}} SUCCS {{258 0 0 0-7345 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7344) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#6)(2-0)#12 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1396 LOC {1 0.034865775 142 0.0 142 0.0 145 0.80297815} PREDS {{258 0 0 0-7314 {}}} SUCCS {{259 0 0 0-7345 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7345) {AREA_SCORE {} NAME COMP_LOOP:nor#62 TYPE NOR PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1397 LOC {1 0.034865775 142 0.0 142 0.0 145 0.80297815} PREDS {{259 0 0 0-7344 {}} {258 0 0 0-7343 {}}} SUCCS {{259 0 0 0-7346 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7346) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#141 TYPE AND PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1398 LOC {1 0.034865775 142 0.0 142 0.0 145 0.80297815} PREDS {{259 0 0 0-7345 {}} {258 0 0 0-7342 {}}} SUCCS {{258 0 0 0-7371 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7347) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#6)(2-0)#13 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1399 LOC {1 0.034865775 1 1.0 1 1.0 145 0.80297815} PREDS {{258 0 0 0-7314 {}}} SUCCS {{258 0 0 0-7351 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7348) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#6)(2-0)#14 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1400 LOC {1 0.034865775 1 1.0 1 1.0 145 0.80297815} PREDS {{258 0 0 0-7314 {}}} SUCCS {{258 0 0 0-7351 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7349) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#6)(2-0)#15 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1401 LOC {1 0.034865775 1 1.0 1 1.0 145 0.80297815} PREDS {{258 0 0 0-7314 {}}} SUCCS {{259 0 0 0-7350 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7350) {AREA_SCORE {} NAME COMP_LOOP:not#94 TYPE NOT PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1402 LOC {1 0.034865775 1 1.0 1 1.0 145 0.80297815} PREDS {{259 0 0 0-7349 {}}} SUCCS {{259 0 0 0-7351 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7351) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#142 TYPE AND PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1403 LOC {1 0.034865775 1 1.0 1 1.0 145 0.80297815} PREDS {{259 0 0 0-7350 {}} {258 0 0 0-7348 {}} {258 0 0 0-7347 {}}} SUCCS {{258 0 0 0-7371 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7352) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#6)(2-0)#16 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1404 LOC {1 0.034865775 142 0.0 142 0.0 145 0.80297815} PREDS {{258 0 0 0-7314 {}}} SUCCS {{258 0 0 0-7356 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7353) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#6)(2-0)#17 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1405 LOC {1 0.034865775 142 0.0 142 0.0 145 0.80297815} PREDS {{258 0 0 0-7314 {}}} SUCCS {{258 0 0 0-7355 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7354) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#6)(2-0)#18 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1406 LOC {1 0.034865775 142 0.0 142 0.0 145 0.80297815} PREDS {{258 0 0 0-7314 {}}} SUCCS {{259 0 0 0-7355 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7355) {AREA_SCORE {} NAME COMP_LOOP:nor#63 TYPE NOR PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1407 LOC {1 0.034865775 142 0.0 142 0.0 145 0.80297815} PREDS {{259 0 0 0-7354 {}} {258 0 0 0-7353 {}}} SUCCS {{259 0 0 0-7356 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7356) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#143 TYPE AND PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1408 LOC {1 0.034865775 142 0.0 142 0.0 145 0.80297815} PREDS {{259 0 0 0-7355 {}} {258 0 0 0-7352 {}}} SUCCS {{258 0 0 0-7371 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7357) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#6)(2-0)#19 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1409 LOC {1 0.034865775 1 1.0 1 1.0 145 0.80297815} PREDS {{258 0 0 0-7314 {}}} SUCCS {{258 0 0 0-7361 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7358) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#6)(2-0)#20 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1410 LOC {1 0.034865775 1 1.0 1 1.0 145 0.80297815} PREDS {{258 0 0 0-7314 {}}} SUCCS {{258 0 0 0-7361 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7359) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#6)(2-0)#21 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1411 LOC {1 0.034865775 1 1.0 1 1.0 145 0.80297815} PREDS {{258 0 0 0-7314 {}}} SUCCS {{259 0 0 0-7360 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7360) {AREA_SCORE {} NAME COMP_LOOP:not#95 TYPE NOT PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1412 LOC {1 0.034865775 1 1.0 1 1.0 145 0.80297815} PREDS {{259 0 0 0-7359 {}}} SUCCS {{259 0 0 0-7361 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7361) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#144 TYPE AND PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1413 LOC {1 0.034865775 1 1.0 1 1.0 145 0.80297815} PREDS {{259 0 0 0-7360 {}} {258 0 0 0-7358 {}} {258 0 0 0-7357 {}}} SUCCS {{258 0 0 0-7371 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7362) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#6)(2-0)#22 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1414 LOC {1 0.034865775 1 1.0 1 1.0 145 0.80297815} PREDS {{258 0 0 0-7314 {}}} SUCCS {{258 0 0 0-7366 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7363) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#6)(2-0)#23 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1415 LOC {1 0.034865775 1 1.0 1 1.0 145 0.80297815} PREDS {{258 0 0 0-7314 {}}} SUCCS {{258 0 0 0-7366 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7364) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#6)(2-0)#24 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1416 LOC {1 0.034865775 1 1.0 1 1.0 145 0.80297815} PREDS {{258 0 0 0-7314 {}}} SUCCS {{259 0 0 0-7365 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7365) {AREA_SCORE {} NAME COMP_LOOP:not#96 TYPE NOT PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1417 LOC {1 0.034865775 1 1.0 1 1.0 145 0.80297815} PREDS {{259 0 0 0-7364 {}}} SUCCS {{259 0 0 0-7366 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7366) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#145 TYPE AND PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1418 LOC {1 0.034865775 1 1.0 1 1.0 145 0.80297815} PREDS {{259 0 0 0-7365 {}} {258 0 0 0-7363 {}} {258 0 0 0-7362 {}}} SUCCS {{258 0 0 0-7371 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7367) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#6)(2-0)#25 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1419 LOC {1 0.034865775 1 1.0 1 1.0 145 0.80297815} PREDS {{258 0 0 0-7314 {}}} SUCCS {{258 0 0 0-7370 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7368) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#6)(2-0)#26 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1420 LOC {1 0.034865775 1 1.0 1 1.0 145 0.80297815} PREDS {{258 0 0 0-7314 {}}} SUCCS {{258 0 0 0-7370 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7369) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#6)(2-0)#27 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1421 LOC {1 0.034865775 1 1.0 1 1.0 145 0.80297815} PREDS {{258 0 0 0-7314 {}}} SUCCS {{259 0 0 0-7370 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7370) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#146 TYPE AND PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1422 LOC {1 0.034865775 1 1.0 1 1.0 145 0.80297815} PREDS {{259 0 0 0-7369 {}} {258 0 0 0-7368 {}} {258 0 0 0-7367 {}}} SUCCS {{259 0 0 0-7371 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7371) {AREA_SCORE 215.45 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mux1hot(64,8) QUANTITY 20 NAME COMP_LOOP:mux1h#10 TYPE MUX1HOT DELAY {0.78 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1423 LOC {137 0.094375 142 0.9511217999999999 142 0.9511217999999999 142 0.999999942628205 145 0.8518562926282051} PREDS {{259 0 0 0-7370 {}} {258 0 0 0-7366 {}} {258 0 0 0-7361 {}} {258 0 0 0-7356 {}} {258 0 0 0-7351 {}} {258 0 0 0-7346 {}} {258 0 0 0-7341 {}} {258 0 0 0-7336 {}} {258 0 0 0-7332 {}} {258 0 0 0-7330 {}} {258 0 0 0-7328 {}} {258 0 0 0-7326 {}} {258 0 0 0-7324 {}} {258 0 0 0-7322 {}} {258 0 0 0-7320 {}} {258 0 0 0-7318 {}} {258 0 0 0-6040 {}} {258 0 0 0-6039 {}} {258 0 0 0-6038 {}} {258 0 0 0-6037 {}} {258 0 0 0-6036 {}} {258 0 0 0-6035 {}} {258 0 0 0-6034 {}} {258 0 0 0-6033 {}}} SUCCS {{258 0 0 0-7437 {}} {258 0 0 0-7526 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7372) {AREA_SCORE {} NAME VEC_LOOP:j:asn#8 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1424 LOC {0 1.0 1 0.0 1 0.0 1 0.0 144 0.7769290999999999} PREDS {} SUCCS {{259 0 0 0-7373 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7373) {AREA_SCORE {} NAME COMP_LOOP-6:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0)#1 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1425 LOC {0 1.0 1 0.0 1 0.0 144 0.7769290999999999} PREDS {{259 0 0 0-7372 {}}} SUCCS {{258 0 0 0-7377 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7374) {AREA_SCORE {} NAME COMP_LOOP:k:asn#21 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1426 LOC {0 1.0 1 0.0 1 0.0 1 0.0 144 0.7769290999999999} PREDS {{774 0 0 0-8033 {}}} SUCCS {{259 0 0 0-7375 {}} {130 0 0 0-7558 {}} {256 0 0 0-8033 {}}} CYCLES {}}
set a(0-7375) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:3))(6-0)#22 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1427 LOC {0 1.0 1 0.0 1 0.0 144 0.7769290999999999} PREDS {{259 0 0 0-7374 {}}} SUCCS {{259 0 0 0-7376 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7376) {AREA_SCORE {} NAME COMP_LOOP:conc#27 TYPE CONCATENATE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1428 LOC {0 1.0 1 0.9478105 1 0.9478105 144 0.7769290999999999} PREDS {{259 0 0 0-7375 {}}} SUCCS {{259 0 0 0-7377 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7377) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add3(10,0,10,0,11,0,11) QUANTITY 8 NAME COMP_LOOP-6:acc#10 TYPE ACCU DELAY {0.84 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1429 LOC {1 0.0 1 0.9478105 1 0.9478105 1 0.9999999407051282 144 0.8291185407051281} PREDS {{259 0 0 0-7376 {}} {258 0 0 0-7373 {}}} SUCCS {{259 0 0 0-7378 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7378) {AREA_SCORE {} NAME COMP_LOOP-6:slc(COMP_LOOP:acc#10)(10-1) TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1430 LOC {1 0.0521895 1 1.0 1 1.0 144 0.8291185999999999} PREDS {{259 0 0 0-7377 {}}} SUCCS {{259 0 0 0-7379 {}} {258 0 0 0-7381 {}} {258 0 0 0-7383 {}} {258 0 0 0-7385 {}} {258 0 0 0-7387 {}} {258 0 0 0-7389 {}} {258 0 0 0-7391 {}} {258 0 0 0-7393 {}} {258 0 0 0-7395 {}} {258 0 0 0-7397 {}} {258 0 0 0-7398 {}} {258 0 0 0-7399 {}} {258 0 0 0-7401 {}} {258 0 0 0-7402 {}} {258 0 0 0-7403 {}} {258 0 0 0-7406 {}} {258 0 0 0-7407 {}} {258 0 0 0-7408 {}} {258 0 0 0-7411 {}} {258 0 0 0-7412 {}} {258 0 0 0-7413 {}} {258 0 0 0-7416 {}} {258 0 0 0-7417 {}} {258 0 0 0-7418 {}} {258 0 0 0-7421 {}} {258 0 0 0-7422 {}} {258 0 0 0-7423 {}} {258 0 0 0-7426 {}} {258 0 0 0-7427 {}} {258 0 0 0-7428 {}} {258 0 0 0-7431 {}} {258 0 0 0-7432 {}} {258 0 0 0-7433 {}} {258 0 0 0-7508 {}} {258 0 0 0-7510 {}} {258 0 0 0-7512 {}} {258 0 0 0-7514 {}} {258 0 0 0-7516 {}} {258 0 0 0-7518 {}} {258 0 0 0-7520 {}} {258 0 0 0-7522 {}} {258 0 0 0-7524 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7379) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#6)(2-0) TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1431 LOC {1 0.0521895 1 1.0 1 1.0 144 0.8291185999999999} PREDS {{259 0 0 0-7378 {}}} SUCCS {{259 0 0 0-7380 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7380) {AREA_SCORE {} NAME COMP_LOOP:switch#11 TYPE SELECT PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1432 LOC {1 0.0521895 1 1.0 1 1.0 144 0.8291185999999999} PREDS {{259 0 0 0-7379 {}}} SUCCS {{146 0 0 0-7381 {}} {146 0 0 0-7382 {}} {146 0 0 0-7383 {}} {146 0 0 0-7384 {}} {146 0 0 0-7385 {}} {146 0 0 0-7386 {}} {146 0 0 0-7387 {}} {146 0 0 0-7388 {}} {146 0 0 0-7389 {}} {146 0 0 0-7390 {}} {146 0 0 0-7391 {}} {146 0 0 0-7392 {}} {146 0 0 0-7393 {}} {146 0 0 0-7394 {}} {146 0 0 0-7395 {}} {146 0 0 0-7396 {}}} CYCLES {}}
set a(0-7381) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#6)(9-3)#2 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1433 LOC {1 0.0521895 142 0.0 142 0.0 144 0.8291185999999999} PREDS {{146 0 0 0-7380 {}} {258 0 0 0-7378 {}}} SUCCS {{259 0 1.564 0-7382 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7382) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(9,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(0).@)#11 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1434 LOC {136 1.0 142 0.9415 142 1.0 143 0.09437493750000003 145 0.09437493750000003} PREDS {{259 0 1.564 0-7381 {}} {146 0 0 0-7380 {}} {258 0 1.564 0-7284 {}} {258 0 1.564 0-7258 {}} {258 0 1.564 0-7060 {}} {258 0 1.564 0-7037 {}} {258 0 1.564 0-6810 {}} {258 0 1.564 0-6784 {}} {258 0 1.564 0-6577 {}} {258 0 1.564 0-6554 {}} {258 0 1.564 0-6333 {}} {258 0 1.564 0-6310 {}} {774 0 1.564 0-8015 {}} {774 0 1.564 0-7992 {}} {774 0 1.564 0-7766 {}} {774 0 1.564 0-7740 {}} {774 0 1.564 0-7534 {}} {774 0 1.564 0-7511 {}}} SUCCS {{772 0 0 0-6310 {}} {772 0 0 0-6333 {}} {772 0 0 0-6554 {}} {772 0 0 0-6577 {}} {772 0 0 0-6784 {}} {772 0 0 0-6810 {}} {772 0 0 0-7037 {}} {772 0 0 0-7060 {}} {772 0 0 0-7258 {}} {772 0 0 0-7284 {}} {258 0 0 0-7435 {}} {256 0 0 0-7511 {}} {256 0 0 0-7534 {}} {130 0 0 0-7558 {}} {256 0 0 0-7740 {}} {256 0 0 0-7766 {}} {256 0 0 0-7992 {}} {256 0 0 0-8015 {}}} CYCLES {}}
set a(0-7383) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#6)(9-3)#3 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1435 LOC {1 0.0521895 142 0.0 142 0.0 144 0.8291185999999999} PREDS {{146 0 0 0-7380 {}} {258 0 0 0-7378 {}}} SUCCS {{259 0 1.564 0-7384 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7384) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(10,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(1).@)#11 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1436 LOC {136 1.0 142 0.9415 142 1.0 143 0.09437493750000003 145 0.09437493750000003} PREDS {{259 0 1.564 0-7383 {}} {146 0 0 0-7380 {}} {258 0 1.564 0-7286 {}} {258 0 1.564 0-7260 {}} {258 0 1.564 0-7062 {}} {258 0 1.564 0-7039 {}} {258 0 1.564 0-6812 {}} {258 0 1.564 0-6786 {}} {258 0 1.564 0-6579 {}} {258 0 1.564 0-6556 {}} {258 0 1.564 0-6334 {}} {258 0 1.564 0-6312 {}} {774 0 1.564 0-8017 {}} {774 0 1.564 0-7994 {}} {774 0 1.564 0-7768 {}} {774 0 1.564 0-7742 {}} {774 0 1.564 0-7536 {}} {774 0 1.564 0-7513 {}}} SUCCS {{772 0 0 0-6312 {}} {772 0 0 0-6334 {}} {772 0 0 0-6556 {}} {772 0 0 0-6579 {}} {772 0 0 0-6786 {}} {772 0 0 0-6812 {}} {772 0 0 0-7039 {}} {772 0 0 0-7062 {}} {772 0 0 0-7260 {}} {772 0 0 0-7286 {}} {258 0 0 0-7435 {}} {256 0 0 0-7513 {}} {256 0 0 0-7536 {}} {130 0 0 0-7558 {}} {256 0 0 0-7742 {}} {256 0 0 0-7768 {}} {256 0 0 0-7994 {}} {256 0 0 0-8017 {}}} CYCLES {}}
set a(0-7385) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#6)(9-3)#4 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1437 LOC {1 0.0521895 142 0.0 142 0.0 144 0.8291185999999999} PREDS {{146 0 0 0-7380 {}} {258 0 0 0-7378 {}}} SUCCS {{259 0 1.564 0-7386 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7386) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(11,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(2).@)#11 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1438 LOC {136 1.0 142 0.9415 142 1.0 143 0.09437493750000003 145 0.09437493750000003} PREDS {{259 0 1.564 0-7385 {}} {146 0 0 0-7380 {}} {258 0 1.564 0-7288 {}} {258 0 1.564 0-7262 {}} {258 0 1.564 0-7064 {}} {258 0 1.564 0-7041 {}} {258 0 1.564 0-6814 {}} {258 0 1.564 0-6788 {}} {258 0 1.564 0-6581 {}} {258 0 1.564 0-6558 {}} {258 0 1.564 0-6335 {}} {258 0 1.564 0-6314 {}} {774 0 1.564 0-8019 {}} {774 0 1.564 0-7996 {}} {774 0 1.564 0-7770 {}} {774 0 1.564 0-7744 {}} {774 0 1.564 0-7538 {}} {774 0 1.564 0-7515 {}}} SUCCS {{772 0 0 0-6314 {}} {772 0 0 0-6335 {}} {772 0 0 0-6558 {}} {772 0 0 0-6581 {}} {772 0 0 0-6788 {}} {772 0 0 0-6814 {}} {772 0 0 0-7041 {}} {772 0 0 0-7064 {}} {772 0 0 0-7262 {}} {772 0 0 0-7288 {}} {258 0 0 0-7435 {}} {256 0 0 0-7515 {}} {256 0 0 0-7538 {}} {130 0 0 0-7558 {}} {256 0 0 0-7744 {}} {256 0 0 0-7770 {}} {256 0 0 0-7996 {}} {256 0 0 0-8019 {}}} CYCLES {}}
set a(0-7387) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#6)(9-3)#5 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1439 LOC {1 0.0521895 142 0.0 142 0.0 144 0.8291185999999999} PREDS {{146 0 0 0-7380 {}} {258 0 0 0-7378 {}}} SUCCS {{259 0 1.564 0-7388 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7388) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(12,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(3).@)#11 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1440 LOC {136 1.0 142 0.9415 142 1.0 143 0.09437493750000003 145 0.09437493750000003} PREDS {{259 0 1.564 0-7387 {}} {146 0 0 0-7380 {}} {258 0 1.564 0-7290 {}} {258 0 1.564 0-7264 {}} {258 0 1.564 0-7066 {}} {258 0 1.564 0-7043 {}} {258 0 1.564 0-6816 {}} {258 0 1.564 0-6790 {}} {258 0 1.564 0-6583 {}} {258 0 1.564 0-6560 {}} {258 0 1.564 0-6336 {}} {258 0 1.564 0-6316 {}} {774 0 1.564 0-8021 {}} {774 0 1.564 0-7998 {}} {774 0 1.564 0-7772 {}} {774 0 1.564 0-7746 {}} {774 0 1.564 0-7540 {}} {774 0 1.564 0-7517 {}}} SUCCS {{772 0 0 0-6316 {}} {772 0 0 0-6336 {}} {772 0 0 0-6560 {}} {772 0 0 0-6583 {}} {772 0 0 0-6790 {}} {772 0 0 0-6816 {}} {772 0 0 0-7043 {}} {772 0 0 0-7066 {}} {772 0 0 0-7264 {}} {772 0 0 0-7290 {}} {258 0 0 0-7435 {}} {256 0 0 0-7517 {}} {256 0 0 0-7540 {}} {130 0 0 0-7558 {}} {256 0 0 0-7746 {}} {256 0 0 0-7772 {}} {256 0 0 0-7998 {}} {256 0 0 0-8021 {}}} CYCLES {}}
set a(0-7389) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#6)(9-3)#6 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1441 LOC {1 0.0521895 142 0.0 142 0.0 144 0.8291185999999999} PREDS {{146 0 0 0-7380 {}} {258 0 0 0-7378 {}}} SUCCS {{259 0 1.564 0-7390 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7390) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(4).@)#11 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1442 LOC {136 1.0 142 0.9415 142 1.0 143 0.09437493750000003 145 0.09437493750000003} PREDS {{259 0 1.564 0-7389 {}} {146 0 0 0-7380 {}} {258 0 1.564 0-7292 {}} {258 0 1.564 0-7266 {}} {258 0 1.564 0-7068 {}} {258 0 1.564 0-7045 {}} {258 0 1.564 0-6818 {}} {258 0 1.564 0-6792 {}} {258 0 1.564 0-6585 {}} {258 0 1.564 0-6562 {}} {258 0 1.564 0-6337 {}} {258 0 1.564 0-6318 {}} {774 0 1.564 0-8023 {}} {774 0 1.564 0-8000 {}} {774 0 1.564 0-7774 {}} {774 0 1.564 0-7748 {}} {774 0 1.564 0-7542 {}} {774 0 1.564 0-7519 {}}} SUCCS {{772 0 0 0-6318 {}} {772 0 0 0-6337 {}} {772 0 0 0-6562 {}} {772 0 0 0-6585 {}} {772 0 0 0-6792 {}} {772 0 0 0-6818 {}} {772 0 0 0-7045 {}} {772 0 0 0-7068 {}} {772 0 0 0-7266 {}} {772 0 0 0-7292 {}} {258 0 0 0-7435 {}} {256 0 0 0-7519 {}} {256 0 0 0-7542 {}} {130 0 0 0-7558 {}} {256 0 0 0-7748 {}} {256 0 0 0-7774 {}} {256 0 0 0-8000 {}} {256 0 0 0-8023 {}}} CYCLES {}}
set a(0-7391) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#6)(9-3)#7 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1443 LOC {1 0.0521895 142 0.0 142 0.0 144 0.8291185999999999} PREDS {{146 0 0 0-7380 {}} {258 0 0 0-7378 {}}} SUCCS {{259 0 1.564 0-7392 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7392) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(14,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(5).@)#11 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1444 LOC {136 1.0 142 0.9415 142 1.0 143 0.09437493750000003 145 0.09437493750000003} PREDS {{259 0 1.564 0-7391 {}} {146 0 0 0-7380 {}} {258 0 1.564 0-7294 {}} {258 0 1.564 0-7268 {}} {258 0 1.564 0-7070 {}} {258 0 1.564 0-7047 {}} {258 0 1.564 0-6820 {}} {258 0 1.564 0-6794 {}} {258 0 1.564 0-6587 {}} {258 0 1.564 0-6564 {}} {258 0 1.564 0-6338 {}} {258 0 1.564 0-6320 {}} {774 0 1.564 0-8025 {}} {774 0 1.564 0-8002 {}} {774 0 1.564 0-7776 {}} {774 0 1.564 0-7750 {}} {774 0 1.564 0-7544 {}} {774 0 1.564 0-7521 {}}} SUCCS {{772 0 0 0-6320 {}} {772 0 0 0-6338 {}} {772 0 0 0-6564 {}} {772 0 0 0-6587 {}} {772 0 0 0-6794 {}} {772 0 0 0-6820 {}} {772 0 0 0-7047 {}} {772 0 0 0-7070 {}} {772 0 0 0-7268 {}} {772 0 0 0-7294 {}} {258 0 0 0-7435 {}} {256 0 0 0-7521 {}} {256 0 0 0-7544 {}} {130 0 0 0-7558 {}} {256 0 0 0-7750 {}} {256 0 0 0-7776 {}} {256 0 0 0-8002 {}} {256 0 0 0-8025 {}}} CYCLES {}}
set a(0-7393) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#6)(9-3)#8 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1445 LOC {1 0.0521895 142 0.0 142 0.0 144 0.8291185999999999} PREDS {{146 0 0 0-7380 {}} {258 0 0 0-7378 {}}} SUCCS {{259 0 1.564 0-7394 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7394) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(15,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(6).@)#11 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1446 LOC {136 1.0 142 0.9415 142 1.0 143 0.09437493750000003 145 0.09437493750000003} PREDS {{259 0 1.564 0-7393 {}} {146 0 0 0-7380 {}} {258 0 1.564 0-7296 {}} {258 0 1.564 0-7270 {}} {258 0 1.564 0-7072 {}} {258 0 1.564 0-7049 {}} {258 0 1.564 0-6822 {}} {258 0 1.564 0-6796 {}} {258 0 1.564 0-6589 {}} {258 0 1.564 0-6566 {}} {258 0 1.564 0-6339 {}} {258 0 1.564 0-6322 {}} {774 0 1.564 0-8027 {}} {774 0 1.564 0-8004 {}} {774 0 1.564 0-7778 {}} {774 0 1.564 0-7752 {}} {774 0 1.564 0-7546 {}} {774 0 1.564 0-7523 {}}} SUCCS {{772 0 0 0-6322 {}} {772 0 0 0-6339 {}} {772 0 0 0-6566 {}} {772 0 0 0-6589 {}} {772 0 0 0-6796 {}} {772 0 0 0-6822 {}} {772 0 0 0-7049 {}} {772 0 0 0-7072 {}} {772 0 0 0-7270 {}} {772 0 0 0-7296 {}} {258 0 0 0-7435 {}} {256 0 0 0-7523 {}} {256 0 0 0-7546 {}} {130 0 0 0-7558 {}} {256 0 0 0-7752 {}} {256 0 0 0-7778 {}} {256 0 0 0-8004 {}} {256 0 0 0-8027 {}}} CYCLES {}}
set a(0-7395) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#6)(9-3) TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1447 LOC {1 0.0521895 142 0.0 142 0.0 144 0.8291185999999999} PREDS {{146 0 0 0-7380 {}} {258 0 0 0-7378 {}}} SUCCS {{259 0 1.564 0-7396 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7396) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(16,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(7).@)#11 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1448 LOC {136 1.0 142 0.9415 142 1.0 143 0.09437493750000003 145 0.09437493750000003} PREDS {{259 0 1.564 0-7395 {}} {146 0 0 0-7380 {}} {258 0 1.564 0-7298 {}} {258 0 1.564 0-7272 {}} {258 0 1.564 0-7074 {}} {258 0 1.564 0-7051 {}} {258 0 1.564 0-6824 {}} {258 0 1.564 0-6798 {}} {258 0 1.564 0-6591 {}} {258 0 1.564 0-6568 {}} {258 0 1.564 0-6340 {}} {258 0 1.564 0-6324 {}} {774 0 1.564 0-8029 {}} {774 0 1.564 0-8006 {}} {774 0 1.564 0-7780 {}} {774 0 1.564 0-7754 {}} {774 0 1.564 0-7548 {}} {774 0 1.564 0-7525 {}}} SUCCS {{772 0 0 0-6324 {}} {772 0 0 0-6340 {}} {772 0 0 0-6568 {}} {772 0 0 0-6591 {}} {772 0 0 0-6798 {}} {772 0 0 0-6824 {}} {772 0 0 0-7051 {}} {772 0 0 0-7074 {}} {772 0 0 0-7272 {}} {772 0 0 0-7298 {}} {258 0 0 0-7435 {}} {256 0 0 0-7525 {}} {256 0 0 0-7548 {}} {130 0 0 0-7558 {}} {256 0 0 0-7754 {}} {256 0 0 0-7780 {}} {256 0 0 0-8006 {}} {256 0 0 0-8029 {}}} CYCLES {}}
set a(0-7397) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#6)(2-0)#4 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1449 LOC {1 0.0521895 1 1.0 1 1.0 145 0.80297815} PREDS {{258 0 0 0-7378 {}}} SUCCS {{258 0 0 0-7400 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7398) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#6)(2-0)#5 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1450 LOC {1 0.0521895 1 1.0 1 1.0 145 0.80297815} PREDS {{258 0 0 0-7378 {}}} SUCCS {{258 0 0 0-7400 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7399) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#6)(2-0)#6 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1451 LOC {1 0.0521895 1 1.0 1 1.0 145 0.80297815} PREDS {{258 0 0 0-7378 {}}} SUCCS {{259 0 0 0-7400 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7400) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:nor#21 TYPE NOR PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1452 LOC {1 0.0521895 1 1.0 1 1.0 145 0.80297815} PREDS {{259 0 0 0-7399 {}} {258 0 0 0-7398 {}} {258 0 0 0-7397 {}}} SUCCS {{258 0 0 0-7435 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7401) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#6)(2-0)#7 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1453 LOC {1 0.0521895 143 0.0 143 0.0 145 0.80297815} PREDS {{258 0 0 0-7378 {}}} SUCCS {{258 0 0 0-7405 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7402) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#6)(2-0)#8 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1454 LOC {1 0.0521895 143 0.0 143 0.0 145 0.80297815} PREDS {{258 0 0 0-7378 {}}} SUCCS {{258 0 0 0-7404 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7403) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#6)(2-0)#9 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1455 LOC {1 0.0521895 143 0.0 143 0.0 145 0.80297815} PREDS {{258 0 0 0-7378 {}}} SUCCS {{259 0 0 0-7404 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7404) {AREA_SCORE {} NAME COMP_LOOP:nor#64 TYPE NOR PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1456 LOC {1 0.0521895 143 0.0 143 0.0 145 0.80297815} PREDS {{259 0 0 0-7403 {}} {258 0 0 0-7402 {}}} SUCCS {{259 0 0 0-7405 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7405) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#147 TYPE AND PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1457 LOC {1 0.0521895 143 0.0 143 0.0 145 0.80297815} PREDS {{259 0 0 0-7404 {}} {258 0 0 0-7401 {}}} SUCCS {{258 0 0 0-7435 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7406) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#6)(2-0)#10 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1458 LOC {1 0.0521895 143 0.0 143 0.0 145 0.80297815} PREDS {{258 0 0 0-7378 {}}} SUCCS {{258 0 0 0-7410 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7407) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#6)(2-0)#11 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1459 LOC {1 0.0521895 143 0.0 143 0.0 145 0.80297815} PREDS {{258 0 0 0-7378 {}}} SUCCS {{258 0 0 0-7409 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7408) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#6)(2-0)#12 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1460 LOC {1 0.0521895 143 0.0 143 0.0 145 0.80297815} PREDS {{258 0 0 0-7378 {}}} SUCCS {{259 0 0 0-7409 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7409) {AREA_SCORE {} NAME COMP_LOOP:nor#65 TYPE NOR PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1461 LOC {1 0.0521895 143 0.0 143 0.0 145 0.80297815} PREDS {{259 0 0 0-7408 {}} {258 0 0 0-7407 {}}} SUCCS {{259 0 0 0-7410 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7410) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#148 TYPE AND PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1462 LOC {1 0.0521895 143 0.0 143 0.0 145 0.80297815} PREDS {{259 0 0 0-7409 {}} {258 0 0 0-7406 {}}} SUCCS {{258 0 0 0-7435 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7411) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#6)(2-0)#13 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1463 LOC {1 0.0521895 1 1.0 1 1.0 145 0.80297815} PREDS {{258 0 0 0-7378 {}}} SUCCS {{258 0 0 0-7415 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7412) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#6)(2-0)#14 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1464 LOC {1 0.0521895 1 1.0 1 1.0 145 0.80297815} PREDS {{258 0 0 0-7378 {}}} SUCCS {{258 0 0 0-7415 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7413) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#6)(2-0)#15 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1465 LOC {1 0.0521895 1 1.0 1 1.0 145 0.80297815} PREDS {{258 0 0 0-7378 {}}} SUCCS {{259 0 0 0-7414 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7414) {AREA_SCORE {} NAME COMP_LOOP:not#97 TYPE NOT PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1466 LOC {1 0.0521895 1 1.0 1 1.0 145 0.80297815} PREDS {{259 0 0 0-7413 {}}} SUCCS {{259 0 0 0-7415 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7415) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#149 TYPE AND PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1467 LOC {1 0.0521895 1 1.0 1 1.0 145 0.80297815} PREDS {{259 0 0 0-7414 {}} {258 0 0 0-7412 {}} {258 0 0 0-7411 {}}} SUCCS {{258 0 0 0-7435 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7416) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#6)(2-0)#16 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1468 LOC {1 0.0521895 143 0.0 143 0.0 145 0.80297815} PREDS {{258 0 0 0-7378 {}}} SUCCS {{258 0 0 0-7420 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7417) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#6)(2-0)#17 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1469 LOC {1 0.0521895 143 0.0 143 0.0 145 0.80297815} PREDS {{258 0 0 0-7378 {}}} SUCCS {{258 0 0 0-7419 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7418) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#6)(2-0)#18 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1470 LOC {1 0.0521895 143 0.0 143 0.0 145 0.80297815} PREDS {{258 0 0 0-7378 {}}} SUCCS {{259 0 0 0-7419 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7419) {AREA_SCORE {} NAME COMP_LOOP:nor#66 TYPE NOR PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1471 LOC {1 0.0521895 143 0.0 143 0.0 145 0.80297815} PREDS {{259 0 0 0-7418 {}} {258 0 0 0-7417 {}}} SUCCS {{259 0 0 0-7420 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7420) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#150 TYPE AND PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1472 LOC {1 0.0521895 143 0.0 143 0.0 145 0.80297815} PREDS {{259 0 0 0-7419 {}} {258 0 0 0-7416 {}}} SUCCS {{258 0 0 0-7435 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7421) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#6)(2-0)#19 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1473 LOC {1 0.0521895 1 1.0 1 1.0 145 0.80297815} PREDS {{258 0 0 0-7378 {}}} SUCCS {{258 0 0 0-7425 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7422) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#6)(2-0)#20 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1474 LOC {1 0.0521895 1 1.0 1 1.0 145 0.80297815} PREDS {{258 0 0 0-7378 {}}} SUCCS {{258 0 0 0-7425 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7423) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#6)(2-0)#21 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1475 LOC {1 0.0521895 1 1.0 1 1.0 145 0.80297815} PREDS {{258 0 0 0-7378 {}}} SUCCS {{259 0 0 0-7424 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7424) {AREA_SCORE {} NAME COMP_LOOP:not#98 TYPE NOT PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1476 LOC {1 0.0521895 1 1.0 1 1.0 145 0.80297815} PREDS {{259 0 0 0-7423 {}}} SUCCS {{259 0 0 0-7425 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7425) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#151 TYPE AND PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1477 LOC {1 0.0521895 1 1.0 1 1.0 145 0.80297815} PREDS {{259 0 0 0-7424 {}} {258 0 0 0-7422 {}} {258 0 0 0-7421 {}}} SUCCS {{258 0 0 0-7435 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7426) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#6)(2-0)#22 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1478 LOC {1 0.0521895 1 1.0 1 1.0 145 0.80297815} PREDS {{258 0 0 0-7378 {}}} SUCCS {{258 0 0 0-7430 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7427) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#6)(2-0)#23 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1479 LOC {1 0.0521895 1 1.0 1 1.0 145 0.80297815} PREDS {{258 0 0 0-7378 {}}} SUCCS {{258 0 0 0-7430 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7428) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#6)(2-0)#24 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1480 LOC {1 0.0521895 1 1.0 1 1.0 145 0.80297815} PREDS {{258 0 0 0-7378 {}}} SUCCS {{259 0 0 0-7429 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7429) {AREA_SCORE {} NAME COMP_LOOP:not#99 TYPE NOT PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1481 LOC {1 0.0521895 1 1.0 1 1.0 145 0.80297815} PREDS {{259 0 0 0-7428 {}}} SUCCS {{259 0 0 0-7430 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7430) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#152 TYPE AND PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1482 LOC {1 0.0521895 1 1.0 1 1.0 145 0.80297815} PREDS {{259 0 0 0-7429 {}} {258 0 0 0-7427 {}} {258 0 0 0-7426 {}}} SUCCS {{258 0 0 0-7435 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7431) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#6)(2-0)#25 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1483 LOC {1 0.0521895 1 1.0 1 1.0 145 0.80297815} PREDS {{258 0 0 0-7378 {}}} SUCCS {{258 0 0 0-7434 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7432) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#6)(2-0)#26 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1484 LOC {1 0.0521895 1 1.0 1 1.0 145 0.80297815} PREDS {{258 0 0 0-7378 {}}} SUCCS {{258 0 0 0-7434 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7433) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#6)(2-0)#27 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1485 LOC {1 0.0521895 1 1.0 1 1.0 145 0.80297815} PREDS {{258 0 0 0-7378 {}}} SUCCS {{259 0 0 0-7434 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7434) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#153 TYPE AND PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1486 LOC {1 0.0521895 1 1.0 1 1.0 145 0.80297815} PREDS {{259 0 0 0-7433 {}} {258 0 0 0-7432 {}} {258 0 0 0-7431 {}}} SUCCS {{259 0 0 0-7435 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7435) {AREA_SCORE 215.45 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mux1hot(64,8) QUANTITY 20 NAME COMP_LOOP:mux1h#11 TYPE MUX1HOT DELAY {0.78 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1487 LOC {137 0.094375 143 0.80297815 143 0.80297815 143 0.8518562926282051 145 0.8518562926282051} PREDS {{259 0 0 0-7434 {}} {258 0 0 0-7430 {}} {258 0 0 0-7425 {}} {258 0 0 0-7420 {}} {258 0 0 0-7415 {}} {258 0 0 0-7410 {}} {258 0 0 0-7405 {}} {258 0 0 0-7400 {}} {258 0 0 0-7396 {}} {258 0 0 0-7394 {}} {258 0 0 0-7392 {}} {258 0 0 0-7390 {}} {258 0 0 0-7388 {}} {258 0 0 0-7386 {}} {258 0 0 0-7384 {}} {258 0 0 0-7382 {}} {258 0 0 0-6032 {}} {258 0 0 0-6031 {}} {258 0 0 0-6030 {}} {258 0 0 0-6029 {}} {258 0 0 0-6028 {}} {258 0 0 0-6027 {}} {258 0 0 0-6026 {}} {258 0 0 0-6025 {}}} SUCCS {{259 0 0 0-7436 {}} {258 0 0 0-7526 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7436) {AREA_SCORE {} NAME COMP_LOOP-6:factor2:not TYPE NOT PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1488 LOC {137 0.1432532 143 0.8518563499999999 143 0.8518563499999999 145 0.8518563499999999} PREDS {{259 0 0 0-7435 {}}} SUCCS {{259 0 0 0-7437 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7437) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(64,0,64,0,64) QUANTITY 16 NAME COMP_LOOP-6:acc#6 TYPE ACCU DELAY {0.77 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1489 LOC {137 0.1432532 143 0.8518563499999999 143 0.8518563499999999 143 0.9002437073717948 145 0.9002437073717948} PREDS {{259 0 0 0-7436 {}} {258 0 0 0-7371 {}}} SUCCS {{259 0 0 0-7438 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7438) {AREA_SCORE {} NAME COMP_LOOP-6:modulo_dev.base TYPE {C-CORE PORT} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1490 LOC {137 0.1916406 143 0.90024375 143 0.90024375 145 0.90024375} PREDS {{259 0 0 0-7437 {}} {128 0 0 0-7440 {}}} SUCCS {{258 0 0 0-7440 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7439) {AREA_SCORE {} NAME COMP_LOOP-6:modulo_dev.m TYPE {C-CORE PORT} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1491 LOC {137 0.0 143 0.90024375 143 0.90024375 145 0.90024375} PREDS {{128 0 0 0-7440 {}}} SUCCS {{259 0 0 0-7440 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7440) {AREA_SCORE 63500.57 LIBRARY cluster MODULE modulo_dev_5aba70be30c71e06949afd4ea79f22a65a69() QUANTITY 1 MULTICYCLE modulo_dev_5aba70be30c71e06949afd4ea79f22a65a69() MINCLKPRD 5.96 NAME COMP_LOOP-6:modulo_dev() TYPE C-CORE DELAY {11cy+0.10 ns} INPUT_DELAY {1.60 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1492 LOC {137 1.0 143 0.92 143 1.0 155 0.0064061875000001045 157 0.0064061875000001045} PREDS {{259 0 0 0-7439 {}} {258 0 0 0-7438 {}}} SUCCS {{128 0 0 0-7438 {}} {128 0 0 0-7439 {}} {259 0 0 0-7441 {}}} CYCLES {}}
set a(0-7441) {AREA_SCORE {} NAME COMP_LOOP-6:modulo_dev.return TYPE {C-CORE PORT} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1493 LOC {149 0.006406225 155 0.11639707499999999 155 0.11639707499999999 157 0.11639707499999999} PREDS {{259 0 0 0-7440 {}}} SUCCS {{258 0 0 0-7503 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7442) {AREA_SCORE {} NAME COMP_LOOP:k:asn#22 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1494 LOC {0 1.0 5 0.0 5 0.0 5 0.0 155 0.069711025} PREDS {{774 0 0 0-8033 {}}} SUCCS {{259 0 0 0-7443 {}} {130 0 0 0-7558 {}} {256 0 0 0-8033 {}}} CYCLES {}}
set a(0-7443) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:3))(6-0)#23 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1495 LOC {0 1.0 5 0.0 5 0.0 155 0.069711025} PREDS {{259 0 0 0-7442 {}}} SUCCS {{259 0 0 0-7444 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7444) {AREA_SCORE {} NAME COMP_LOOP:tmp:conc#5 TYPE CONCATENATE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1496 LOC {0 1.0 5 0.079854175 5 0.079854175 155 0.069711025} PREDS {{259 0 0 0-7443 {}}} SUCCS {{259 0 0 0-7445 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7445) {AREA_SCORE 6670.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mul(64,0,64,0,64) QUANTITY 1 NAME COMP_LOOP-6:tmp:mul TYPE MUL DELAY {12.54 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1497 LOC {1 0.0322516 5 0.079854175 5 0.079854175 5 0.86370078884964 155 0.85355763884964} PREDS {{259 0 0 0-7444 {}} {258 0 0 0-6484 {}}} SUCCS {{259 0 0 0-7446 {}} {258 0 0 0-7448 {}} {258 0 0 0-7450 {}} {258 0 0 0-7452 {}} {258 0 0 0-7454 {}} {258 0 0 0-7456 {}} {258 0 0 0-7458 {}} {258 0 0 0-7460 {}} {258 0 0 0-7462 {}} {258 0 0 0-7464 {}} {258 0 0 0-7465 {}} {258 0 0 0-7466 {}} {258 0 0 0-7468 {}} {258 0 0 0-7469 {}} {258 0 0 0-7470 {}} {258 0 0 0-7473 {}} {258 0 0 0-7474 {}} {258 0 0 0-7475 {}} {258 0 0 0-7478 {}} {258 0 0 0-7479 {}} {258 0 0 0-7480 {}} {258 0 0 0-7483 {}} {258 0 0 0-7484 {}} {258 0 0 0-7485 {}} {258 0 0 0-7488 {}} {258 0 0 0-7489 {}} {258 0 0 0-7490 {}} {258 0 0 0-7493 {}} {258 0 0 0-7494 {}} {258 0 0 0-7495 {}} {258 0 0 0-7498 {}} {258 0 0 0-7499 {}} {258 0 0 0-7500 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7446) {AREA_SCORE {} NAME COMP_LOOP:tmp:slc(COMP_LOOP-6:tmp:mul.idiv)(2-0) TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1498 LOC {1 0.816098275 5 0.86370085 5 0.86370085 155 0.8535577} PREDS {{259 0 0 0-7445 {}}} SUCCS {{259 0 0 0-7447 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7447) {AREA_SCORE {} NAME COMP_LOOP:tmp:switch#5 TYPE SELECT PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1499 LOC {1 0.816098275 5 0.86370085 5 0.86370085 155 0.8535577} PREDS {{259 0 0 0-7446 {}}} SUCCS {{146 0 0 0-7448 {}} {146 0 0 0-7449 {}} {146 0 0 0-7450 {}} {146 0 0 0-7451 {}} {146 0 0 0-7452 {}} {146 0 0 0-7453 {}} {146 0 0 0-7454 {}} {146 0 0 0-7455 {}} {146 0 0 0-7456 {}} {146 0 0 0-7457 {}} {146 0 0 0-7458 {}} {146 0 0 0-7459 {}} {146 0 0 0-7460 {}} {146 0 0 0-7461 {}} {146 0 0 0-7462 {}} {146 0 0 0-7463 {}}} CYCLES {}}
set a(0-7448) {AREA_SCORE {} NAME COMP_LOOP:tmp:COMP_LOOP:tmp:slc(COMP_LOOP-6:tmp:mul.idiv)(9-3)#1 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1500 LOC {1 0.816098275 6 0.0 6 0.0 155 0.8535577} PREDS {{146 0 0 0-7447 {}} {258 0 0 0-7445 {}}} SUCCS {{259 0 1.173 0-7449 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7449) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(17,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:tmp:read_mem(twiddle:rsc(0)(0).@)#5 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1501 LOC {1 1.0 6 0.9415 6 1.0 7 0.09437493750000003 156 0.09437493750000003} PREDS {{259 0 1.173 0-7448 {}} {146 0 0 0-7447 {}}} SUCCS {{258 0 0 0-7502 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7450) {AREA_SCORE {} NAME COMP_LOOP:tmp:COMP_LOOP:tmp:slc(COMP_LOOP-6:tmp:mul.idiv)(9-3)#2 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1502 LOC {1 0.816098275 5 0.86370085 5 0.86370085 155 0.8779967999999999} PREDS {{146 0 0 0-7447 {}} {258 0 0 0-7445 {}}} SUCCS {{259 0 0.782 0-7451 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7451) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(18,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:tmp:read_mem(twiddle:rsc(0)(1).@)#5 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1503 LOC {1 1.0 5 0.9415 5 1.0 6 0.09437493750000003 156 0.09437493750000003} PREDS {{259 0 0.782 0-7450 {}} {146 0 0 0-7447 {}}} SUCCS {{258 0 0 0-7502 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7452) {AREA_SCORE {} NAME COMP_LOOP:tmp:COMP_LOOP:tmp:slc(COMP_LOOP-6:tmp:mul.idiv)(9-3)#3 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1504 LOC {1 0.816098275 5 0.86370085 5 0.86370085 155 0.86370085} PREDS {{146 0 0 0-7447 {}} {258 0 0 0-7445 {}}} SUCCS {{259 0 1.011 0-7453 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7453) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(19,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:tmp:read_mem(twiddle:rsc(0)(2).@)#5 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1505 LOC {1 1.0 5 0.9415 5 1.0 6 0.09437493750000003 156 0.09437493750000003} PREDS {{259 0 1.011 0-7452 {}} {146 0 0 0-7447 {}}} SUCCS {{258 0 0 0-7502 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7454) {AREA_SCORE {} NAME COMP_LOOP:tmp:COMP_LOOP:tmp:slc(COMP_LOOP-6:tmp:mul.idiv)(9-3)#4 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1506 LOC {1 0.816098275 5 0.86370085 5 0.86370085 155 0.8779967999999999} PREDS {{146 0 0 0-7447 {}} {258 0 0 0-7445 {}}} SUCCS {{259 0 0.782 0-7455 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7455) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(20,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:tmp:read_mem(twiddle:rsc(0)(3).@)#5 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1507 LOC {1 1.0 5 0.9415 5 1.0 6 0.09437493750000003 156 0.09437493750000003} PREDS {{259 0 0.782 0-7454 {}} {146 0 0 0-7447 {}}} SUCCS {{258 0 0 0-7502 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7456) {AREA_SCORE {} NAME COMP_LOOP:tmp:COMP_LOOP:tmp:slc(COMP_LOOP-6:tmp:mul.idiv)(9-3)#5 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1508 LOC {1 0.816098275 6 0.0 6 0.0 155 0.858265775} PREDS {{146 0 0 0-7447 {}} {258 0 0 0-7445 {}}} SUCCS {{259 0 1.098 0-7457 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7457) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(21,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:tmp:read_mem(twiddle:rsc(0)(4).@)#5 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1509 LOC {1 1.0 6 0.9415 6 1.0 7 0.09437493750000003 156 0.09437493750000003} PREDS {{259 0 1.098 0-7456 {}} {146 0 0 0-7447 {}}} SUCCS {{258 0 0 0-7502 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7458) {AREA_SCORE {} NAME COMP_LOOP:tmp:COMP_LOOP:tmp:slc(COMP_LOOP-6:tmp:mul.idiv)(9-3)#6 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1510 LOC {1 0.816098275 5 0.86370085 5 0.86370085 155 0.8779967999999999} PREDS {{146 0 0 0-7447 {}} {258 0 0 0-7445 {}}} SUCCS {{259 0 0.782 0-7459 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7459) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(22,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:tmp:read_mem(twiddle:rsc(0)(5).@)#5 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1511 LOC {1 1.0 5 0.9415 5 1.0 6 0.09437493750000003 156 0.09437493750000003} PREDS {{259 0 0.782 0-7458 {}} {146 0 0 0-7447 {}}} SUCCS {{258 0 0 0-7502 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7460) {AREA_SCORE {} NAME COMP_LOOP:tmp:COMP_LOOP:tmp:slc(COMP_LOOP-6:tmp:mul.idiv)(9-3)#7 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1512 LOC {1 0.816098275 5 0.86370085 5 0.86370085 155 0.86370085} PREDS {{146 0 0 0-7447 {}} {258 0 0 0-7445 {}}} SUCCS {{259 0 1.011 0-7461 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7461) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(23,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:tmp:read_mem(twiddle:rsc(0)(6).@)#5 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1513 LOC {1 1.0 5 0.9415 5 1.0 6 0.09437493750000003 156 0.09437493750000003} PREDS {{259 0 1.011 0-7460 {}} {146 0 0 0-7447 {}}} SUCCS {{258 0 0 0-7502 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7462) {AREA_SCORE {} NAME COMP_LOOP:tmp:COMP_LOOP:tmp:slc(COMP_LOOP-6:tmp:mul.idiv)(9-3) TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1514 LOC {1 0.816098275 5 0.86370085 5 0.86370085 155 0.8779967999999999} PREDS {{146 0 0 0-7447 {}} {258 0 0 0-7445 {}}} SUCCS {{259 0 0.782 0-7463 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7463) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(24,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:tmp:read_mem(twiddle:rsc(0)(7).@)#5 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1515 LOC {1 1.0 5 0.9415 5 1.0 6 0.09437493750000003 156 0.09437493750000003} PREDS {{259 0 0.782 0-7462 {}} {146 0 0 0-7447 {}}} SUCCS {{258 0 0 0-7502 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7464) {AREA_SCORE {} NAME COMP_LOOP:tmp:slc(COMP_LOOP-6:tmp:mul.idiv)(2-0)#2 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1516 LOC {1 0.816098275 5 0.86370085 5 0.86370085 157 0.06751887499999999} PREDS {{258 0 0 0-7445 {}}} SUCCS {{258 0 0 0-7467 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7465) {AREA_SCORE {} NAME COMP_LOOP:tmp:slc(COMP_LOOP-6:tmp:mul.idiv)(2-0)#3 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1517 LOC {1 0.816098275 5 0.86370085 5 0.86370085 157 0.06751887499999999} PREDS {{258 0 0 0-7445 {}}} SUCCS {{258 0 0 0-7467 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7466) {AREA_SCORE {} NAME COMP_LOOP:tmp:slc(COMP_LOOP-6:tmp:mul.idiv)(2-0)#4 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1518 LOC {1 0.816098275 5 0.86370085 5 0.86370085 157 0.06751887499999999} PREDS {{258 0 0 0-7445 {}}} SUCCS {{259 0 0 0-7467 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7467) {AREA_SCORE {} NAME COMP_LOOP:tmp:COMP_LOOP:tmp:nor#3 TYPE NOR PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1519 LOC {1 0.816098275 5 0.86370085 5 0.86370085 157 0.06751887499999999} PREDS {{259 0 0 0-7466 {}} {258 0 0 0-7465 {}} {258 0 0 0-7464 {}}} SUCCS {{258 0 0 0-7502 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7468) {AREA_SCORE {} NAME COMP_LOOP:tmp:slc(COMP_LOOP-6:tmp:mul.idiv)(2-0)#5 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1520 LOC {1 0.816098275 7 0.0 7 0.0 157 0.06751887499999999} PREDS {{258 0 0 0-7445 {}}} SUCCS {{258 0 0 0-7472 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7469) {AREA_SCORE {} NAME COMP_LOOP:tmp:slc(COMP_LOOP-6:tmp:mul.idiv)(2-0)#6 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1521 LOC {1 0.816098275 7 0.0 7 0.0 157 0.06751887499999999} PREDS {{258 0 0 0-7445 {}}} SUCCS {{258 0 0 0-7471 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7470) {AREA_SCORE {} NAME COMP_LOOP:tmp:slc(COMP_LOOP-6:tmp:mul.idiv)(2-0)#7 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1522 LOC {1 0.816098275 7 0.0 7 0.0 157 0.06751887499999999} PREDS {{258 0 0 0-7445 {}}} SUCCS {{259 0 0 0-7471 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7471) {AREA_SCORE {} NAME COMP_LOOP:tmp:nor#6 TYPE NOR PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1523 LOC {1 0.816098275 7 0.0 7 0.0 157 0.06751887499999999} PREDS {{259 0 0 0-7470 {}} {258 0 0 0-7469 {}}} SUCCS {{259 0 0 0-7472 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7472) {AREA_SCORE {} NAME COMP_LOOP:tmp:COMP_LOOP:tmp:and#17 TYPE AND PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1524 LOC {1 0.816098275 7 0.0 7 0.0 157 0.06751887499999999} PREDS {{259 0 0 0-7471 {}} {258 0 0 0-7468 {}}} SUCCS {{258 0 0 0-7502 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7473) {AREA_SCORE {} NAME COMP_LOOP:tmp:slc(COMP_LOOP-6:tmp:mul.idiv)(2-0)#8 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1525 LOC {1 0.816098275 7 0.0 7 0.0 157 0.06751887499999999} PREDS {{258 0 0 0-7445 {}}} SUCCS {{258 0 0 0-7477 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7474) {AREA_SCORE {} NAME COMP_LOOP:tmp:slc(COMP_LOOP-6:tmp:mul.idiv)(2-0)#9 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1526 LOC {1 0.816098275 7 0.0 7 0.0 157 0.06751887499999999} PREDS {{258 0 0 0-7445 {}}} SUCCS {{258 0 0 0-7476 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7475) {AREA_SCORE {} NAME COMP_LOOP:tmp:slc(COMP_LOOP-6:tmp:mul.idiv)(2-0)#10 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1527 LOC {1 0.816098275 7 0.0 7 0.0 157 0.06751887499999999} PREDS {{258 0 0 0-7445 {}}} SUCCS {{259 0 0 0-7476 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7476) {AREA_SCORE {} NAME COMP_LOOP:tmp:nor#7 TYPE NOR PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1528 LOC {1 0.816098275 7 0.0 7 0.0 157 0.06751887499999999} PREDS {{259 0 0 0-7475 {}} {258 0 0 0-7474 {}}} SUCCS {{259 0 0 0-7477 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7477) {AREA_SCORE {} NAME COMP_LOOP:tmp:COMP_LOOP:tmp:and#18 TYPE AND PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1529 LOC {1 0.816098275 7 0.0 7 0.0 157 0.06751887499999999} PREDS {{259 0 0 0-7476 {}} {258 0 0 0-7473 {}}} SUCCS {{258 0 0 0-7502 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7478) {AREA_SCORE {} NAME COMP_LOOP:tmp:slc(COMP_LOOP-6:tmp:mul.idiv)(2-0)#11 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1530 LOC {1 0.816098275 5 0.86370085 5 0.86370085 157 0.06751887499999999} PREDS {{258 0 0 0-7445 {}}} SUCCS {{258 0 0 0-7482 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7479) {AREA_SCORE {} NAME COMP_LOOP:tmp:slc(COMP_LOOP-6:tmp:mul.idiv)(2-0)#12 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1531 LOC {1 0.816098275 5 0.86370085 5 0.86370085 157 0.06751887499999999} PREDS {{258 0 0 0-7445 {}}} SUCCS {{258 0 0 0-7482 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7480) {AREA_SCORE {} NAME COMP_LOOP:tmp:slc(COMP_LOOP-6:tmp:mul.idiv)(2-0)#13 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1532 LOC {1 0.816098275 5 0.86370085 5 0.86370085 157 0.06751887499999999} PREDS {{258 0 0 0-7445 {}}} SUCCS {{259 0 0 0-7481 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7481) {AREA_SCORE {} NAME COMP_LOOP:tmp:not#14 TYPE NOT PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1533 LOC {1 0.816098275 5 0.86370085 5 0.86370085 157 0.06751887499999999} PREDS {{259 0 0 0-7480 {}}} SUCCS {{259 0 0 0-7482 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7482) {AREA_SCORE {} NAME COMP_LOOP:tmp:COMP_LOOP:tmp:and#19 TYPE AND PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1534 LOC {1 0.816098275 5 0.86370085 5 0.86370085 157 0.06751887499999999} PREDS {{259 0 0 0-7481 {}} {258 0 0 0-7479 {}} {258 0 0 0-7478 {}}} SUCCS {{258 0 0 0-7502 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7483) {AREA_SCORE {} NAME COMP_LOOP:tmp:slc(COMP_LOOP-6:tmp:mul.idiv)(2-0)#14 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1535 LOC {1 0.816098275 7 0.0 7 0.0 157 0.06751887499999999} PREDS {{258 0 0 0-7445 {}}} SUCCS {{258 0 0 0-7487 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7484) {AREA_SCORE {} NAME COMP_LOOP:tmp:slc(COMP_LOOP-6:tmp:mul.idiv)(2-0)#15 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1536 LOC {1 0.816098275 7 0.0 7 0.0 157 0.06751887499999999} PREDS {{258 0 0 0-7445 {}}} SUCCS {{258 0 0 0-7486 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7485) {AREA_SCORE {} NAME COMP_LOOP:tmp:slc(COMP_LOOP-6:tmp:mul.idiv)(2-0)#16 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1537 LOC {1 0.816098275 7 0.0 7 0.0 157 0.06751887499999999} PREDS {{258 0 0 0-7445 {}}} SUCCS {{259 0 0 0-7486 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7486) {AREA_SCORE {} NAME COMP_LOOP:tmp:nor#8 TYPE NOR PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1538 LOC {1 0.816098275 7 0.0 7 0.0 157 0.06751887499999999} PREDS {{259 0 0 0-7485 {}} {258 0 0 0-7484 {}}} SUCCS {{259 0 0 0-7487 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7487) {AREA_SCORE {} NAME COMP_LOOP:tmp:COMP_LOOP:tmp:and#20 TYPE AND PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1539 LOC {1 0.816098275 7 0.0 7 0.0 157 0.06751887499999999} PREDS {{259 0 0 0-7486 {}} {258 0 0 0-7483 {}}} SUCCS {{258 0 0 0-7502 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7488) {AREA_SCORE {} NAME COMP_LOOP:tmp:slc(COMP_LOOP-6:tmp:mul.idiv)(2-0)#17 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1540 LOC {1 0.816098275 5 0.86370085 5 0.86370085 157 0.06751887499999999} PREDS {{258 0 0 0-7445 {}}} SUCCS {{258 0 0 0-7492 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7489) {AREA_SCORE {} NAME COMP_LOOP:tmp:slc(COMP_LOOP-6:tmp:mul.idiv)(2-0)#18 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1541 LOC {1 0.816098275 5 0.86370085 5 0.86370085 157 0.06751887499999999} PREDS {{258 0 0 0-7445 {}}} SUCCS {{258 0 0 0-7492 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7490) {AREA_SCORE {} NAME COMP_LOOP:tmp:slc(COMP_LOOP-6:tmp:mul.idiv)(2-0)#19 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1542 LOC {1 0.816098275 5 0.86370085 5 0.86370085 157 0.06751887499999999} PREDS {{258 0 0 0-7445 {}}} SUCCS {{259 0 0 0-7491 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7491) {AREA_SCORE {} NAME COMP_LOOP:tmp:not#15 TYPE NOT PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1543 LOC {1 0.816098275 5 0.86370085 5 0.86370085 157 0.06751887499999999} PREDS {{259 0 0 0-7490 {}}} SUCCS {{259 0 0 0-7492 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7492) {AREA_SCORE {} NAME COMP_LOOP:tmp:COMP_LOOP:tmp:and#21 TYPE AND PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1544 LOC {1 0.816098275 5 0.86370085 5 0.86370085 157 0.06751887499999999} PREDS {{259 0 0 0-7491 {}} {258 0 0 0-7489 {}} {258 0 0 0-7488 {}}} SUCCS {{258 0 0 0-7502 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7493) {AREA_SCORE {} NAME COMP_LOOP:tmp:slc(COMP_LOOP-6:tmp:mul.idiv)(2-0)#20 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1545 LOC {1 0.816098275 5 0.86370085 5 0.86370085 157 0.06751887499999999} PREDS {{258 0 0 0-7445 {}}} SUCCS {{258 0 0 0-7497 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7494) {AREA_SCORE {} NAME COMP_LOOP:tmp:slc(COMP_LOOP-6:tmp:mul.idiv)(2-0)#21 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1546 LOC {1 0.816098275 5 0.86370085 5 0.86370085 157 0.06751887499999999} PREDS {{258 0 0 0-7445 {}}} SUCCS {{258 0 0 0-7497 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7495) {AREA_SCORE {} NAME COMP_LOOP:tmp:slc(COMP_LOOP-6:tmp:mul.idiv)(2-0)#22 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1547 LOC {1 0.816098275 5 0.86370085 5 0.86370085 157 0.06751887499999999} PREDS {{258 0 0 0-7445 {}}} SUCCS {{259 0 0 0-7496 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7496) {AREA_SCORE {} NAME COMP_LOOP:tmp:not#16 TYPE NOT PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1548 LOC {1 0.816098275 5 0.86370085 5 0.86370085 157 0.06751887499999999} PREDS {{259 0 0 0-7495 {}}} SUCCS {{259 0 0 0-7497 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7497) {AREA_SCORE {} NAME COMP_LOOP:tmp:COMP_LOOP:tmp:and#22 TYPE AND PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1549 LOC {1 0.816098275 5 0.86370085 5 0.86370085 157 0.06751887499999999} PREDS {{259 0 0 0-7496 {}} {258 0 0 0-7494 {}} {258 0 0 0-7493 {}}} SUCCS {{258 0 0 0-7502 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7498) {AREA_SCORE {} NAME COMP_LOOP:tmp:slc(COMP_LOOP-6:tmp:mul.idiv)(2-0)#23 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1550 LOC {1 0.816098275 5 0.86370085 5 0.86370085 157 0.06751887499999999} PREDS {{258 0 0 0-7445 {}}} SUCCS {{258 0 0 0-7501 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7499) {AREA_SCORE {} NAME COMP_LOOP:tmp:slc(COMP_LOOP-6:tmp:mul.idiv)(2-0)#24 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1551 LOC {1 0.816098275 5 0.86370085 5 0.86370085 157 0.06751887499999999} PREDS {{258 0 0 0-7445 {}}} SUCCS {{258 0 0 0-7501 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7500) {AREA_SCORE {} NAME COMP_LOOP:tmp:slc(COMP_LOOP-6:tmp:mul.idiv)(2-0)#25 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1552 LOC {1 0.816098275 5 0.86370085 5 0.86370085 157 0.06751887499999999} PREDS {{258 0 0 0-7445 {}}} SUCCS {{259 0 0 0-7501 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7501) {AREA_SCORE {} NAME COMP_LOOP:tmp:COMP_LOOP:tmp:and#23 TYPE AND PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1553 LOC {1 0.816098275 5 0.86370085 5 0.86370085 157 0.06751887499999999} PREDS {{259 0 0 0-7500 {}} {258 0 0 0-7499 {}} {258 0 0 0-7498 {}}} SUCCS {{259 0 0 0-7502 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7502) {AREA_SCORE 215.45 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mux1hot(64,8) QUANTITY 20 NAME COMP_LOOP:tmp:mux1h#3 TYPE MUX1HOT DELAY {0.78 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1554 LOC {2 0.094375 7 0.9511217999999999 7 0.9511217999999999 7 0.999999942628205 157 0.11639701762820512} PREDS {{259 0 0 0-7501 {}} {258 0 0 0-7497 {}} {258 0 0 0-7492 {}} {258 0 0 0-7487 {}} {258 0 0 0-7482 {}} {258 0 0 0-7477 {}} {258 0 0 0-7472 {}} {258 0 0 0-7467 {}} {258 0 0 0-7463 {}} {258 0 0 0-7461 {}} {258 0 0 0-7459 {}} {258 0 0 0-7457 {}} {258 0 0 0-7455 {}} {258 0 0 0-7453 {}} {258 0 0 0-7451 {}} {258 0 0 0-7449 {}} {258 0 0 0-6024 {}} {258 0 0 0-6023 {}} {258 0 0 0-6022 {}} {258 0 0 0-6021 {}} {258 0 0 0-6020 {}} {258 0 0 0-6019 {}} {258 0 0 0-6018 {}} {258 0 0 0-6017 {}}} SUCCS {{259 0 0 0-7503 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7503) {AREA_SCORE 6670.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mul(64,0,64,0,64) QUANTITY 1 NAME COMP_LOOP-6:mul TYPE MUL DELAY {12.54 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1555 LOC {149 0.006406225 155 0.11639707499999999 155 0.11639707499999999 155 0.9002436888496399 157 0.9002436888496399} PREDS {{259 0 0 0-7502 {}} {258 0 0 0-7441 {}}} SUCCS {{259 0 0 0-7504 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7504) {AREA_SCORE {} NAME COMP_LOOP-6:modulo_dev.base#1 TYPE {C-CORE PORT} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1556 LOC {149 0.7902528999999999 155 0.90024375 155 0.90024375 157 0.90024375} PREDS {{259 0 0 0-7503 {}} {128 0 0 0-7506 {}}} SUCCS {{258 0 0 0-7506 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7505) {AREA_SCORE {} NAME COMP_LOOP-6:modulo_dev.m#1 TYPE {C-CORE PORT} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1557 LOC {149 0.0 155 0.90024375 155 0.90024375 157 0.90024375} PREDS {{128 0 0 0-7506 {}}} SUCCS {{259 0 0 0-7506 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7506) {AREA_SCORE 63500.57 LIBRARY cluster MODULE modulo_dev_5aba70be30c71e06949afd4ea79f22a65a69() QUANTITY 1 MULTICYCLE modulo_dev_5aba70be30c71e06949afd4ea79f22a65a69() MINCLKPRD 5.96 NAME COMP_LOOP-6:modulo_dev()#1 TYPE C-CORE DELAY {11cy+0.10 ns} INPUT_DELAY {1.60 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1558 LOC {149 1.0 155 0.92 155 1.0 167 0.0064061875000001045 169 0.0064061875000001045} PREDS {{259 0 0 0-7505 {}} {258 0 0 0-7504 {}}} SUCCS {{128 0 0 0-7504 {}} {128 0 0 0-7505 {}} {259 0 0 0-7507 {}}} CYCLES {}}
set a(0-7507) {AREA_SCORE {} NAME COMP_LOOP-6:modulo_dev.return#1 TYPE {C-CORE PORT} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1559 LOC {161 0.006406225 167 0.8291185999999999 167 0.8291185999999999 169 0.8291185999999999} PREDS {{259 0 0 0-7506 {}}} SUCCS {{258 0 1.564 0-7511 {}} {258 0 1.564 0-7513 {}} {258 0 1.564 0-7515 {}} {258 0 1.564 0-7517 {}} {258 0 1.564 0-7519 {}} {258 0 1.564 0-7521 {}} {258 0 1.564 0-7523 {}} {258 0 1.564 0-7525 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7508) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#6)(2-0)#1 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1560 LOC {1 0.0521895 1 1.0 1 1.0 169 0.8291185999999999} PREDS {{258 0 0 0-7378 {}}} SUCCS {{259 0 0 0-7509 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7509) {AREA_SCORE {} NAME COMP_LOOP:switch#26 TYPE SELECT PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1561 LOC {1 0.0521895 1 1.0 1 1.0 169 0.8291185999999999} PREDS {{259 0 0 0-7508 {}}} SUCCS {{146 0 0 0-7510 {}} {130 0 0 0-7511 {}} {146 0 0 0-7512 {}} {130 0 0 0-7513 {}} {146 0 0 0-7514 {}} {130 0 0 0-7515 {}} {146 0 0 0-7516 {}} {130 0 0 0-7517 {}} {146 0 0 0-7518 {}} {130 0 0 0-7519 {}} {146 0 0 0-7520 {}} {130 0 0 0-7521 {}} {146 0 0 0-7522 {}} {130 0 0 0-7523 {}} {146 0 0 0-7524 {}} {130 0 0 0-7525 {}}} CYCLES {}}
set a(0-7510) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#6)(9-3)#9 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1562 LOC {1 0.0521895 167 0.0 167 0.0 169 0.8291185999999999} PREDS {{146 0 0 0-7509 {}} {258 0 0 0-7378 {}}} SUCCS {{259 0 1.564 0-7511 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7511) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(9,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(0).@)#10 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1563 LOC {161 1.0 167 0.9415 167 1.0 168 0.006249937500000025 170 0.006249937500000025} PREDS {{774 0 0 0-7511 {}} {259 0 1.564 0-7510 {}} {130 0 0 0-7509 {}} {258 0 1.564 0-7507 {}} {256 0 0 0-7382 {}} {256 0 0 0-7318 {}} {128 0 0 0-7308 {}} {258 0 0 0-7284 {}} {258 0 0 0-7258 {}} {256 0 0 0-7177 {}} {256 0 0 0-7097 {}} {258 0 0 0-7060 {}} {258 0 0 0-7037 {}} {256 0 0 0-6908 {}} {256 0 0 0-6844 {}} {258 0 0 0-6810 {}} {258 0 0 0-6784 {}} {256 0 0 0-6686 {}} {256 0 0 0-6614 {}} {258 0 0 0-6577 {}} {258 0 0 0-6554 {}} {256 0 0 0-6424 {}} {256 0 0 0-6360 {}} {258 0 0 0-6333 {}} {258 0 0 0-6310 {}} {256 0 0 0-6234 {}} {256 0 0 0-6153 {}} {774 0 0 0-8015 {}} {774 0 0 0-7992 {}} {772 0 0 0-7863 {}} {772 0 0 0-7799 {}} {774 0 0 0-7766 {}} {774 0 0 0-7740 {}} {772 0 0 0-7643 {}} {772 0 0 0-7571 {}} {774 0 0 0-7534 {}}} SUCCS {{774 0 1.564 0-6153 {}} {774 0 1.564 0-6234 {}} {774 0 0 0-6310 {}} {774 0 0 0-6333 {}} {774 0 1.564 0-6360 {}} {774 0 1.564 0-6424 {}} {774 0 0 0-6554 {}} {774 0 0 0-6577 {}} {774 0 1.564 0-6614 {}} {774 0 1.564 0-6686 {}} {774 0 0 0-6784 {}} {774 0 0 0-6810 {}} {774 0 1.564 0-6844 {}} {774 0 1.564 0-6908 {}} {774 0 0 0-7037 {}} {774 0 0 0-7060 {}} {774 0 1.564 0-7097 {}} {774 0 1.564 0-7177 {}} {774 0 0 0-7258 {}} {774 0 0 0-7284 {}} {774 0 1.564 0-7318 {}} {774 0 1.564 0-7382 {}} {774 0 0 0-7511 {}} {258 0 0 0-7534 {}} {130 0 0 0-7558 {}} {258 0 1.564 0-7571 {}} {258 0 1.564 0-7643 {}} {258 0 0 0-7740 {}} {258 0 0 0-7766 {}} {258 0 1.564 0-7799 {}} {258 0 1.564 0-7863 {}} {258 0 0 0-7992 {}} {258 0 0 0-8015 {}}} CYCLES {}}
set a(0-7512) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#6)(9-3)#10 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1564 LOC {1 0.0521895 167 0.0 167 0.0 169 0.8291185999999999} PREDS {{146 0 0 0-7509 {}} {258 0 0 0-7378 {}}} SUCCS {{259 0 1.564 0-7513 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7513) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(10,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(1).@)#10 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1565 LOC {161 1.0 167 0.9415 167 1.0 168 0.006249937500000025 170 0.006249937500000025} PREDS {{774 0 0 0-7513 {}} {259 0 1.564 0-7512 {}} {130 0 0 0-7509 {}} {258 0 1.564 0-7507 {}} {256 0 0 0-7384 {}} {256 0 0 0-7320 {}} {128 0 0 0-7308 {}} {258 0 0 0-7286 {}} {258 0 0 0-7260 {}} {256 0 0 0-7179 {}} {256 0 0 0-7099 {}} {258 0 0 0-7062 {}} {258 0 0 0-7039 {}} {256 0 0 0-6910 {}} {256 0 0 0-6846 {}} {258 0 0 0-6812 {}} {258 0 0 0-6786 {}} {256 0 0 0-6688 {}} {256 0 0 0-6616 {}} {258 0 0 0-6579 {}} {258 0 0 0-6556 {}} {256 0 0 0-6426 {}} {256 0 0 0-6362 {}} {258 0 0 0-6334 {}} {258 0 0 0-6312 {}} {256 0 0 0-6236 {}} {256 0 0 0-6154 {}} {774 0 0 0-8017 {}} {774 0 0 0-7994 {}} {772 0 0 0-7865 {}} {772 0 0 0-7801 {}} {774 0 0 0-7768 {}} {774 0 0 0-7742 {}} {772 0 0 0-7645 {}} {772 0 0 0-7573 {}} {774 0 0 0-7536 {}}} SUCCS {{774 0 1.564 0-6154 {}} {774 0 1.564 0-6236 {}} {774 0 0 0-6312 {}} {774 0 0 0-6334 {}} {774 0 1.564 0-6362 {}} {774 0 1.564 0-6426 {}} {774 0 0 0-6556 {}} {774 0 0 0-6579 {}} {774 0 1.564 0-6616 {}} {774 0 1.564 0-6688 {}} {774 0 0 0-6786 {}} {774 0 0 0-6812 {}} {774 0 1.564 0-6846 {}} {774 0 1.564 0-6910 {}} {774 0 0 0-7039 {}} {774 0 0 0-7062 {}} {774 0 1.564 0-7099 {}} {774 0 1.564 0-7179 {}} {774 0 0 0-7260 {}} {774 0 0 0-7286 {}} {774 0 1.564 0-7320 {}} {774 0 1.564 0-7384 {}} {774 0 0 0-7513 {}} {258 0 0 0-7536 {}} {130 0 0 0-7558 {}} {258 0 1.564 0-7573 {}} {258 0 1.564 0-7645 {}} {258 0 0 0-7742 {}} {258 0 0 0-7768 {}} {258 0 1.564 0-7801 {}} {258 0 1.564 0-7865 {}} {258 0 0 0-7994 {}} {258 0 0 0-8017 {}}} CYCLES {}}
set a(0-7514) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#6)(9-3)#11 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1566 LOC {1 0.0521895 167 0.0 167 0.0 169 0.8291185999999999} PREDS {{146 0 0 0-7509 {}} {258 0 0 0-7378 {}}} SUCCS {{259 0 1.564 0-7515 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7515) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(11,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(2).@)#10 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1567 LOC {161 1.0 167 0.9415 167 1.0 168 0.006249937500000025 170 0.006249937500000025} PREDS {{774 0 0 0-7515 {}} {259 0 1.564 0-7514 {}} {130 0 0 0-7509 {}} {258 0 1.564 0-7507 {}} {256 0 0 0-7386 {}} {256 0 0 0-7322 {}} {128 0 0 0-7308 {}} {258 0 0 0-7288 {}} {258 0 0 0-7262 {}} {256 0 0 0-7181 {}} {256 0 0 0-7101 {}} {258 0 0 0-7064 {}} {258 0 0 0-7041 {}} {256 0 0 0-6912 {}} {256 0 0 0-6848 {}} {258 0 0 0-6814 {}} {258 0 0 0-6788 {}} {256 0 0 0-6690 {}} {256 0 0 0-6618 {}} {258 0 0 0-6581 {}} {258 0 0 0-6558 {}} {256 0 0 0-6428 {}} {256 0 0 0-6364 {}} {258 0 0 0-6335 {}} {258 0 0 0-6314 {}} {256 0 0 0-6238 {}} {256 0 0 0-6155 {}} {774 0 0 0-8019 {}} {774 0 0 0-7996 {}} {772 0 0 0-7867 {}} {772 0 0 0-7803 {}} {774 0 0 0-7770 {}} {774 0 0 0-7744 {}} {772 0 0 0-7647 {}} {772 0 0 0-7575 {}} {774 0 0 0-7538 {}}} SUCCS {{774 0 1.564 0-6155 {}} {774 0 1.564 0-6238 {}} {774 0 0 0-6314 {}} {774 0 0 0-6335 {}} {774 0 1.564 0-6364 {}} {774 0 1.564 0-6428 {}} {774 0 0 0-6558 {}} {774 0 0 0-6581 {}} {774 0 1.564 0-6618 {}} {774 0 1.564 0-6690 {}} {774 0 0 0-6788 {}} {774 0 0 0-6814 {}} {774 0 1.564 0-6848 {}} {774 0 1.564 0-6912 {}} {774 0 0 0-7041 {}} {774 0 0 0-7064 {}} {774 0 1.564 0-7101 {}} {774 0 1.564 0-7181 {}} {774 0 0 0-7262 {}} {774 0 0 0-7288 {}} {774 0 1.564 0-7322 {}} {774 0 1.564 0-7386 {}} {774 0 0 0-7515 {}} {258 0 0 0-7538 {}} {130 0 0 0-7558 {}} {258 0 1.564 0-7575 {}} {258 0 1.564 0-7647 {}} {258 0 0 0-7744 {}} {258 0 0 0-7770 {}} {258 0 1.564 0-7803 {}} {258 0 1.564 0-7867 {}} {258 0 0 0-7996 {}} {258 0 0 0-8019 {}}} CYCLES {}}
set a(0-7516) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#6)(9-3)#12 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1568 LOC {1 0.0521895 167 0.0 167 0.0 169 0.8291185999999999} PREDS {{146 0 0 0-7509 {}} {258 0 0 0-7378 {}}} SUCCS {{259 0 1.564 0-7517 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7517) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(12,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(3).@)#10 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1569 LOC {161 1.0 167 0.9415 167 1.0 168 0.006249937500000025 170 0.006249937500000025} PREDS {{774 0 0 0-7517 {}} {259 0 1.564 0-7516 {}} {130 0 0 0-7509 {}} {258 0 1.564 0-7507 {}} {256 0 0 0-7388 {}} {256 0 0 0-7324 {}} {128 0 0 0-7308 {}} {258 0 0 0-7290 {}} {258 0 0 0-7264 {}} {256 0 0 0-7183 {}} {256 0 0 0-7103 {}} {258 0 0 0-7066 {}} {258 0 0 0-7043 {}} {256 0 0 0-6914 {}} {256 0 0 0-6850 {}} {258 0 0 0-6816 {}} {258 0 0 0-6790 {}} {256 0 0 0-6692 {}} {256 0 0 0-6620 {}} {258 0 0 0-6583 {}} {258 0 0 0-6560 {}} {256 0 0 0-6430 {}} {256 0 0 0-6366 {}} {258 0 0 0-6336 {}} {258 0 0 0-6316 {}} {256 0 0 0-6240 {}} {256 0 0 0-6156 {}} {774 0 0 0-8021 {}} {774 0 0 0-7998 {}} {772 0 0 0-7869 {}} {772 0 0 0-7805 {}} {774 0 0 0-7772 {}} {774 0 0 0-7746 {}} {772 0 0 0-7649 {}} {772 0 0 0-7577 {}} {774 0 0 0-7540 {}}} SUCCS {{774 0 1.564 0-6156 {}} {774 0 1.564 0-6240 {}} {774 0 0 0-6316 {}} {774 0 0 0-6336 {}} {774 0 1.564 0-6366 {}} {774 0 1.564 0-6430 {}} {774 0 0 0-6560 {}} {774 0 0 0-6583 {}} {774 0 1.564 0-6620 {}} {774 0 1.564 0-6692 {}} {774 0 0 0-6790 {}} {774 0 0 0-6816 {}} {774 0 1.564 0-6850 {}} {774 0 1.564 0-6914 {}} {774 0 0 0-7043 {}} {774 0 0 0-7066 {}} {774 0 1.564 0-7103 {}} {774 0 1.564 0-7183 {}} {774 0 0 0-7264 {}} {774 0 0 0-7290 {}} {774 0 1.564 0-7324 {}} {774 0 1.564 0-7388 {}} {774 0 0 0-7517 {}} {258 0 0 0-7540 {}} {130 0 0 0-7558 {}} {258 0 1.564 0-7577 {}} {258 0 1.564 0-7649 {}} {258 0 0 0-7746 {}} {258 0 0 0-7772 {}} {258 0 1.564 0-7805 {}} {258 0 1.564 0-7869 {}} {258 0 0 0-7998 {}} {258 0 0 0-8021 {}}} CYCLES {}}
set a(0-7518) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#6)(9-3)#13 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1570 LOC {1 0.0521895 167 0.0 167 0.0 169 0.8291185999999999} PREDS {{146 0 0 0-7509 {}} {258 0 0 0-7378 {}}} SUCCS {{259 0 1.564 0-7519 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7519) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(4).@)#10 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1571 LOC {161 1.0 167 0.9415 167 1.0 168 0.006249937500000025 170 0.006249937500000025} PREDS {{774 0 0 0-7519 {}} {259 0 1.564 0-7518 {}} {130 0 0 0-7509 {}} {258 0 1.564 0-7507 {}} {256 0 0 0-7390 {}} {256 0 0 0-7326 {}} {128 0 0 0-7308 {}} {258 0 0 0-7292 {}} {258 0 0 0-7266 {}} {256 0 0 0-7185 {}} {256 0 0 0-7105 {}} {258 0 0 0-7068 {}} {258 0 0 0-7045 {}} {256 0 0 0-6916 {}} {256 0 0 0-6852 {}} {258 0 0 0-6818 {}} {258 0 0 0-6792 {}} {256 0 0 0-6694 {}} {256 0 0 0-6622 {}} {258 0 0 0-6585 {}} {258 0 0 0-6562 {}} {256 0 0 0-6432 {}} {256 0 0 0-6368 {}} {258 0 0 0-6337 {}} {258 0 0 0-6318 {}} {256 0 0 0-6242 {}} {256 0 0 0-6157 {}} {774 0 0 0-8023 {}} {774 0 0 0-8000 {}} {772 0 0 0-7871 {}} {772 0 0 0-7807 {}} {774 0 0 0-7774 {}} {774 0 0 0-7748 {}} {772 0 0 0-7651 {}} {772 0 0 0-7579 {}} {774 0 0 0-7542 {}}} SUCCS {{774 0 1.564 0-6157 {}} {774 0 1.564 0-6242 {}} {774 0 0 0-6318 {}} {774 0 0 0-6337 {}} {774 0 1.564 0-6368 {}} {774 0 1.564 0-6432 {}} {774 0 0 0-6562 {}} {774 0 0 0-6585 {}} {774 0 1.564 0-6622 {}} {774 0 1.564 0-6694 {}} {774 0 0 0-6792 {}} {774 0 0 0-6818 {}} {774 0 1.564 0-6852 {}} {774 0 1.564 0-6916 {}} {774 0 0 0-7045 {}} {774 0 0 0-7068 {}} {774 0 1.564 0-7105 {}} {774 0 1.564 0-7185 {}} {774 0 0 0-7266 {}} {774 0 0 0-7292 {}} {774 0 1.564 0-7326 {}} {774 0 1.564 0-7390 {}} {774 0 0 0-7519 {}} {258 0 0 0-7542 {}} {130 0 0 0-7558 {}} {258 0 1.564 0-7579 {}} {258 0 1.564 0-7651 {}} {258 0 0 0-7748 {}} {258 0 0 0-7774 {}} {258 0 1.564 0-7807 {}} {258 0 1.564 0-7871 {}} {258 0 0 0-8000 {}} {258 0 0 0-8023 {}}} CYCLES {}}
set a(0-7520) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#6)(9-3)#14 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1572 LOC {1 0.0521895 167 0.0 167 0.0 169 0.8291185999999999} PREDS {{146 0 0 0-7509 {}} {258 0 0 0-7378 {}}} SUCCS {{259 0 1.564 0-7521 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7521) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(14,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(5).@)#10 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1573 LOC {161 1.0 167 0.9415 167 1.0 168 0.006249937500000025 170 0.006249937500000025} PREDS {{774 0 0 0-7521 {}} {259 0 1.564 0-7520 {}} {130 0 0 0-7509 {}} {258 0 1.564 0-7507 {}} {256 0 0 0-7392 {}} {256 0 0 0-7328 {}} {128 0 0 0-7308 {}} {258 0 0 0-7294 {}} {258 0 0 0-7268 {}} {256 0 0 0-7187 {}} {256 0 0 0-7107 {}} {258 0 0 0-7070 {}} {258 0 0 0-7047 {}} {256 0 0 0-6918 {}} {256 0 0 0-6854 {}} {258 0 0 0-6820 {}} {258 0 0 0-6794 {}} {256 0 0 0-6696 {}} {256 0 0 0-6624 {}} {258 0 0 0-6587 {}} {258 0 0 0-6564 {}} {256 0 0 0-6434 {}} {256 0 0 0-6370 {}} {258 0 0 0-6338 {}} {258 0 0 0-6320 {}} {256 0 0 0-6244 {}} {256 0 0 0-6158 {}} {774 0 0 0-8025 {}} {774 0 0 0-8002 {}} {772 0 0 0-7873 {}} {772 0 0 0-7809 {}} {774 0 0 0-7776 {}} {774 0 0 0-7750 {}} {772 0 0 0-7653 {}} {772 0 0 0-7581 {}} {774 0 0 0-7544 {}}} SUCCS {{774 0 1.564 0-6158 {}} {774 0 1.564 0-6244 {}} {774 0 0 0-6320 {}} {774 0 0 0-6338 {}} {774 0 1.564 0-6370 {}} {774 0 1.564 0-6434 {}} {774 0 0 0-6564 {}} {774 0 0 0-6587 {}} {774 0 1.564 0-6624 {}} {774 0 1.564 0-6696 {}} {774 0 0 0-6794 {}} {774 0 0 0-6820 {}} {774 0 1.564 0-6854 {}} {774 0 1.564 0-6918 {}} {774 0 0 0-7047 {}} {774 0 0 0-7070 {}} {774 0 1.564 0-7107 {}} {774 0 1.564 0-7187 {}} {774 0 0 0-7268 {}} {774 0 0 0-7294 {}} {774 0 1.564 0-7328 {}} {774 0 1.564 0-7392 {}} {774 0 0 0-7521 {}} {258 0 0 0-7544 {}} {130 0 0 0-7558 {}} {258 0 1.564 0-7581 {}} {258 0 1.564 0-7653 {}} {258 0 0 0-7750 {}} {258 0 0 0-7776 {}} {258 0 1.564 0-7809 {}} {258 0 1.564 0-7873 {}} {258 0 0 0-8002 {}} {258 0 0 0-8025 {}}} CYCLES {}}
set a(0-7522) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#6)(9-3)#15 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1574 LOC {1 0.0521895 167 0.0 167 0.0 169 0.8291185999999999} PREDS {{146 0 0 0-7509 {}} {258 0 0 0-7378 {}}} SUCCS {{259 0 1.564 0-7523 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7523) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(15,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(6).@)#10 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1575 LOC {161 1.0 167 0.9415 167 1.0 168 0.006249937500000025 170 0.006249937500000025} PREDS {{774 0 0 0-7523 {}} {259 0 1.564 0-7522 {}} {130 0 0 0-7509 {}} {258 0 1.564 0-7507 {}} {256 0 0 0-7394 {}} {256 0 0 0-7330 {}} {128 0 0 0-7308 {}} {258 0 0 0-7296 {}} {258 0 0 0-7270 {}} {256 0 0 0-7189 {}} {256 0 0 0-7109 {}} {258 0 0 0-7072 {}} {258 0 0 0-7049 {}} {256 0 0 0-6920 {}} {256 0 0 0-6856 {}} {258 0 0 0-6822 {}} {258 0 0 0-6796 {}} {256 0 0 0-6698 {}} {256 0 0 0-6626 {}} {258 0 0 0-6589 {}} {258 0 0 0-6566 {}} {256 0 0 0-6436 {}} {256 0 0 0-6372 {}} {258 0 0 0-6339 {}} {258 0 0 0-6322 {}} {256 0 0 0-6246 {}} {256 0 0 0-6159 {}} {774 0 0 0-8027 {}} {774 0 0 0-8004 {}} {772 0 0 0-7875 {}} {772 0 0 0-7811 {}} {774 0 0 0-7778 {}} {774 0 0 0-7752 {}} {772 0 0 0-7655 {}} {772 0 0 0-7583 {}} {774 0 0 0-7546 {}}} SUCCS {{774 0 1.564 0-6159 {}} {774 0 1.564 0-6246 {}} {774 0 0 0-6322 {}} {774 0 0 0-6339 {}} {774 0 1.564 0-6372 {}} {774 0 1.564 0-6436 {}} {774 0 0 0-6566 {}} {774 0 0 0-6589 {}} {774 0 1.564 0-6626 {}} {774 0 1.564 0-6698 {}} {774 0 0 0-6796 {}} {774 0 0 0-6822 {}} {774 0 1.564 0-6856 {}} {774 0 1.564 0-6920 {}} {774 0 0 0-7049 {}} {774 0 0 0-7072 {}} {774 0 1.564 0-7109 {}} {774 0 1.564 0-7189 {}} {774 0 0 0-7270 {}} {774 0 0 0-7296 {}} {774 0 1.564 0-7330 {}} {774 0 1.564 0-7394 {}} {774 0 0 0-7523 {}} {258 0 0 0-7546 {}} {130 0 0 0-7558 {}} {258 0 1.564 0-7583 {}} {258 0 1.564 0-7655 {}} {258 0 0 0-7752 {}} {258 0 0 0-7778 {}} {258 0 1.564 0-7811 {}} {258 0 1.564 0-7875 {}} {258 0 0 0-8004 {}} {258 0 0 0-8027 {}}} CYCLES {}}
set a(0-7524) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#6)(9-3)#1 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1576 LOC {1 0.0521895 167 0.0 167 0.0 169 0.8291185999999999} PREDS {{146 0 0 0-7509 {}} {258 0 0 0-7378 {}}} SUCCS {{259 0 1.564 0-7525 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7525) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(16,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(7).@)#10 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1577 LOC {161 1.0 167 0.9415 167 1.0 168 0.006249937500000025 170 0.006249937500000025} PREDS {{774 0 0 0-7525 {}} {259 0 1.564 0-7524 {}} {130 0 0 0-7509 {}} {258 0 1.564 0-7507 {}} {256 0 0 0-7396 {}} {256 0 0 0-7332 {}} {128 0 0 0-7308 {}} {258 0 0 0-7298 {}} {258 0 0 0-7272 {}} {256 0 0 0-7191 {}} {256 0 0 0-7111 {}} {258 0 0 0-7074 {}} {258 0 0 0-7051 {}} {256 0 0 0-6922 {}} {256 0 0 0-6858 {}} {258 0 0 0-6824 {}} {258 0 0 0-6798 {}} {256 0 0 0-6700 {}} {256 0 0 0-6628 {}} {258 0 0 0-6591 {}} {258 0 0 0-6568 {}} {256 0 0 0-6438 {}} {256 0 0 0-6374 {}} {258 0 0 0-6340 {}} {258 0 0 0-6324 {}} {256 0 0 0-6248 {}} {256 0 0 0-6160 {}} {774 0 0 0-8029 {}} {774 0 0 0-8006 {}} {772 0 0 0-7877 {}} {772 0 0 0-7813 {}} {774 0 0 0-7780 {}} {774 0 0 0-7754 {}} {772 0 0 0-7657 {}} {772 0 0 0-7585 {}} {774 0 0 0-7548 {}}} SUCCS {{774 0 1.564 0-6160 {}} {774 0 1.564 0-6248 {}} {774 0 0 0-6324 {}} {774 0 0 0-6340 {}} {774 0 1.564 0-6374 {}} {774 0 1.564 0-6438 {}} {774 0 0 0-6568 {}} {774 0 0 0-6591 {}} {774 0 1.564 0-6628 {}} {774 0 1.564 0-6700 {}} {774 0 0 0-6798 {}} {774 0 0 0-6824 {}} {774 0 1.564 0-6858 {}} {774 0 1.564 0-6922 {}} {774 0 0 0-7051 {}} {774 0 0 0-7074 {}} {774 0 1.564 0-7111 {}} {774 0 1.564 0-7191 {}} {774 0 0 0-7272 {}} {774 0 0 0-7298 {}} {774 0 1.564 0-7332 {}} {774 0 1.564 0-7396 {}} {774 0 0 0-7525 {}} {258 0 0 0-7548 {}} {130 0 0 0-7558 {}} {258 0 1.564 0-7585 {}} {258 0 1.564 0-7657 {}} {258 0 0 0-7754 {}} {258 0 0 0-7780 {}} {258 0 1.564 0-7813 {}} {258 0 1.564 0-7877 {}} {258 0 0 0-8006 {}} {258 0 0 0-8029 {}}} CYCLES {}}
set a(0-7526) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(64,0,64,0,64) QUANTITY 16 NAME COMP_LOOP-6:acc#8 TYPE ACCU DELAY {0.77 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1578 LOC {137 0.1432532 143 0.9516125999999999 143 0.9516125999999999 143 0.9999999573717948 158 0.9002437073717948} PREDS {{258 0 0 0-7435 {}} {258 0 0 0-7371 {}}} SUCCS {{259 0 0 0-7527 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7527) {AREA_SCORE {} NAME COMP_LOOP-6:modulo_dev.base#2 TYPE {C-CORE PORT} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1579 LOC {137 0.1916406 144 0.90024375 144 0.90024375 158 0.90024375} PREDS {{259 0 0 0-7526 {}} {128 0 0 0-7529 {}}} SUCCS {{258 0 0 0-7529 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7528) {AREA_SCORE {} NAME COMP_LOOP-6:modulo_dev.m#2 TYPE {C-CORE PORT} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1580 LOC {137 0.0 144 0.90024375 144 0.90024375 158 0.90024375} PREDS {{128 0 0 0-7529 {}}} SUCCS {{259 0 0 0-7529 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7529) {AREA_SCORE 63500.57 LIBRARY cluster MODULE modulo_dev_5aba70be30c71e06949afd4ea79f22a65a69() QUANTITY 1 MULTICYCLE modulo_dev_5aba70be30c71e06949afd4ea79f22a65a69() MINCLKPRD 5.96 NAME COMP_LOOP-6:modulo_dev()#2 TYPE C-CORE DELAY {11cy+0.10 ns} INPUT_DELAY {1.60 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1581 LOC {137 1.0 144 0.92 144 1.0 156 0.0064061875000001045 170 0.0064061875000001045} PREDS {{259 0 0 0-7528 {}} {258 0 0 0-7527 {}}} SUCCS {{128 0 0 0-7527 {}} {128 0 0 0-7528 {}} {259 0 0 0-7530 {}}} CYCLES {}}
set a(0-7530) {AREA_SCORE {} NAME COMP_LOOP-6:modulo_dev.return#2 TYPE {C-CORE PORT} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1582 LOC {149 0.006406225 156 1.0 156 1.0 170 0.8291185999999999} PREDS {{259 0 0 0-7529 {}}} SUCCS {{258 0 1.564 0-7534 {}} {258 0 1.564 0-7536 {}} {258 0 1.564 0-7538 {}} {258 0 1.564 0-7540 {}} {258 0 1.564 0-7542 {}} {258 0 1.564 0-7544 {}} {258 0 1.564 0-7546 {}} {258 0 1.564 0-7548 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7531) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#6)(2-0)#1 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1583 LOC {1 0.034865775 1 1.0 1 1.0 170 0.8291185999999999} PREDS {{258 0 0 0-7314 {}}} SUCCS {{259 0 0 0-7532 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7532) {AREA_SCORE {} NAME COMP_LOOP:switch#27 TYPE SELECT PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1584 LOC {1 0.034865775 1 1.0 1 1.0 170 0.8291185999999999} PREDS {{259 0 0 0-7531 {}}} SUCCS {{146 0 0 0-7533 {}} {130 0 0 0-7534 {}} {146 0 0 0-7535 {}} {130 0 0 0-7536 {}} {146 0 0 0-7537 {}} {130 0 0 0-7538 {}} {146 0 0 0-7539 {}} {130 0 0 0-7540 {}} {146 0 0 0-7541 {}} {130 0 0 0-7542 {}} {146 0 0 0-7543 {}} {130 0 0 0-7544 {}} {146 0 0 0-7545 {}} {130 0 0 0-7546 {}} {146 0 0 0-7547 {}} {130 0 0 0-7548 {}}} CYCLES {}}
set a(0-7533) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#1.cse#6)(9-3)#9 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1585 LOC {1 0.034865775 168 0.0 168 0.0 170 0.8291185999999999} PREDS {{146 0 0 0-7532 {}} {258 0 0 0-7314 {}}} SUCCS {{259 0 1.564 0-7534 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7534) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(9,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(0).@)#11 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1586 LOC {162 1.0 168 0.9415 168 1.0 169 0.006249937500000025 171 0.006249937500000025} PREDS {{774 0 0 0-7534 {}} {259 0 1.564 0-7533 {}} {130 0 0 0-7532 {}} {258 0 1.564 0-7530 {}} {258 0 0 0-7511 {}} {256 0 0 0-7382 {}} {256 0 0 0-7318 {}} {128 0 0 0-7308 {}} {258 0 0 0-7284 {}} {258 0 0 0-7258 {}} {256 0 0 0-7177 {}} {256 0 0 0-7097 {}} {258 0 0 0-7060 {}} {258 0 0 0-7037 {}} {256 0 0 0-6908 {}} {256 0 0 0-6844 {}} {258 0 0 0-6810 {}} {258 0 0 0-6784 {}} {256 0 0 0-6686 {}} {256 0 0 0-6614 {}} {258 0 0 0-6577 {}} {258 0 0 0-6554 {}} {256 0 0 0-6424 {}} {256 0 0 0-6360 {}} {258 0 0 0-6333 {}} {258 0 0 0-6310 {}} {256 0 0 0-6234 {}} {256 0 0 0-6153 {}} {774 0 0 0-8015 {}} {774 0 0 0-7992 {}} {772 0 0 0-7863 {}} {772 0 0 0-7799 {}} {774 0 0 0-7766 {}} {774 0 0 0-7740 {}} {772 0 0 0-7643 {}} {772 0 0 0-7571 {}}} SUCCS {{774 0 1.564 0-6153 {}} {774 0 1.564 0-6234 {}} {774 0 0 0-6310 {}} {774 0 0 0-6333 {}} {774 0 1.564 0-6360 {}} {774 0 1.564 0-6424 {}} {774 0 0 0-6554 {}} {774 0 0 0-6577 {}} {774 0 1.564 0-6614 {}} {774 0 1.564 0-6686 {}} {774 0 0 0-6784 {}} {774 0 0 0-6810 {}} {774 0 1.564 0-6844 {}} {774 0 1.564 0-6908 {}} {774 0 0 0-7037 {}} {774 0 0 0-7060 {}} {774 0 1.564 0-7097 {}} {774 0 1.564 0-7177 {}} {774 0 0 0-7258 {}} {774 0 0 0-7284 {}} {774 0 1.564 0-7318 {}} {774 0 1.564 0-7382 {}} {774 0 0 0-7511 {}} {774 0 0 0-7534 {}} {130 0 0 0-7558 {}} {258 0 1.564 0-7571 {}} {258 0 1.564 0-7643 {}} {258 0 0 0-7740 {}} {258 0 0 0-7766 {}} {258 0 1.564 0-7799 {}} {258 0 1.564 0-7863 {}} {258 0 0 0-7992 {}} {258 0 0 0-8015 {}}} CYCLES {}}
set a(0-7535) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#1.cse#6)(9-3)#10 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1587 LOC {1 0.034865775 168 0.0 168 0.0 170 0.8291185999999999} PREDS {{146 0 0 0-7532 {}} {258 0 0 0-7314 {}}} SUCCS {{259 0 1.564 0-7536 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7536) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(10,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(1).@)#11 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1588 LOC {162 1.0 168 0.9415 168 1.0 169 0.006249937500000025 171 0.006249937500000025} PREDS {{774 0 0 0-7536 {}} {259 0 1.564 0-7535 {}} {130 0 0 0-7532 {}} {258 0 1.564 0-7530 {}} {258 0 0 0-7513 {}} {256 0 0 0-7384 {}} {256 0 0 0-7320 {}} {128 0 0 0-7308 {}} {258 0 0 0-7286 {}} {258 0 0 0-7260 {}} {256 0 0 0-7179 {}} {256 0 0 0-7099 {}} {258 0 0 0-7062 {}} {258 0 0 0-7039 {}} {256 0 0 0-6910 {}} {256 0 0 0-6846 {}} {258 0 0 0-6812 {}} {258 0 0 0-6786 {}} {256 0 0 0-6688 {}} {256 0 0 0-6616 {}} {258 0 0 0-6579 {}} {258 0 0 0-6556 {}} {256 0 0 0-6426 {}} {256 0 0 0-6362 {}} {258 0 0 0-6334 {}} {258 0 0 0-6312 {}} {256 0 0 0-6236 {}} {256 0 0 0-6154 {}} {774 0 0 0-8017 {}} {774 0 0 0-7994 {}} {772 0 0 0-7865 {}} {772 0 0 0-7801 {}} {774 0 0 0-7768 {}} {774 0 0 0-7742 {}} {772 0 0 0-7645 {}} {772 0 0 0-7573 {}}} SUCCS {{774 0 1.564 0-6154 {}} {774 0 1.564 0-6236 {}} {774 0 0 0-6312 {}} {774 0 0 0-6334 {}} {774 0 1.564 0-6362 {}} {774 0 1.564 0-6426 {}} {774 0 0 0-6556 {}} {774 0 0 0-6579 {}} {774 0 1.564 0-6616 {}} {774 0 1.564 0-6688 {}} {774 0 0 0-6786 {}} {774 0 0 0-6812 {}} {774 0 1.564 0-6846 {}} {774 0 1.564 0-6910 {}} {774 0 0 0-7039 {}} {774 0 0 0-7062 {}} {774 0 1.564 0-7099 {}} {774 0 1.564 0-7179 {}} {774 0 0 0-7260 {}} {774 0 0 0-7286 {}} {774 0 1.564 0-7320 {}} {774 0 1.564 0-7384 {}} {774 0 0 0-7513 {}} {774 0 0 0-7536 {}} {130 0 0 0-7558 {}} {258 0 1.564 0-7573 {}} {258 0 1.564 0-7645 {}} {258 0 0 0-7742 {}} {258 0 0 0-7768 {}} {258 0 1.564 0-7801 {}} {258 0 1.564 0-7865 {}} {258 0 0 0-7994 {}} {258 0 0 0-8017 {}}} CYCLES {}}
set a(0-7537) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#1.cse#6)(9-3)#11 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1589 LOC {1 0.034865775 168 0.0 168 0.0 170 0.8291185999999999} PREDS {{146 0 0 0-7532 {}} {258 0 0 0-7314 {}}} SUCCS {{259 0 1.564 0-7538 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7538) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(11,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(2).@)#11 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1590 LOC {162 1.0 168 0.9415 168 1.0 169 0.006249937500000025 171 0.006249937500000025} PREDS {{774 0 0 0-7538 {}} {259 0 1.564 0-7537 {}} {130 0 0 0-7532 {}} {258 0 1.564 0-7530 {}} {258 0 0 0-7515 {}} {256 0 0 0-7386 {}} {256 0 0 0-7322 {}} {128 0 0 0-7308 {}} {258 0 0 0-7288 {}} {258 0 0 0-7262 {}} {256 0 0 0-7181 {}} {256 0 0 0-7101 {}} {258 0 0 0-7064 {}} {258 0 0 0-7041 {}} {256 0 0 0-6912 {}} {256 0 0 0-6848 {}} {258 0 0 0-6814 {}} {258 0 0 0-6788 {}} {256 0 0 0-6690 {}} {256 0 0 0-6618 {}} {258 0 0 0-6581 {}} {258 0 0 0-6558 {}} {256 0 0 0-6428 {}} {256 0 0 0-6364 {}} {258 0 0 0-6335 {}} {258 0 0 0-6314 {}} {256 0 0 0-6238 {}} {256 0 0 0-6155 {}} {774 0 0 0-8019 {}} {774 0 0 0-7996 {}} {772 0 0 0-7867 {}} {772 0 0 0-7803 {}} {774 0 0 0-7770 {}} {774 0 0 0-7744 {}} {772 0 0 0-7647 {}} {772 0 0 0-7575 {}}} SUCCS {{774 0 1.564 0-6155 {}} {774 0 1.564 0-6238 {}} {774 0 0 0-6314 {}} {774 0 0 0-6335 {}} {774 0 1.564 0-6364 {}} {774 0 1.564 0-6428 {}} {774 0 0 0-6558 {}} {774 0 0 0-6581 {}} {774 0 1.564 0-6618 {}} {774 0 1.564 0-6690 {}} {774 0 0 0-6788 {}} {774 0 0 0-6814 {}} {774 0 1.564 0-6848 {}} {774 0 1.564 0-6912 {}} {774 0 0 0-7041 {}} {774 0 0 0-7064 {}} {774 0 1.564 0-7101 {}} {774 0 1.564 0-7181 {}} {774 0 0 0-7262 {}} {774 0 0 0-7288 {}} {774 0 1.564 0-7322 {}} {774 0 1.564 0-7386 {}} {774 0 0 0-7515 {}} {774 0 0 0-7538 {}} {130 0 0 0-7558 {}} {258 0 1.564 0-7575 {}} {258 0 1.564 0-7647 {}} {258 0 0 0-7744 {}} {258 0 0 0-7770 {}} {258 0 1.564 0-7803 {}} {258 0 1.564 0-7867 {}} {258 0 0 0-7996 {}} {258 0 0 0-8019 {}}} CYCLES {}}
set a(0-7539) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#1.cse#6)(9-3)#12 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1591 LOC {1 0.034865775 168 0.0 168 0.0 170 0.8291185999999999} PREDS {{146 0 0 0-7532 {}} {258 0 0 0-7314 {}}} SUCCS {{259 0 1.564 0-7540 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7540) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(12,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(3).@)#11 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1592 LOC {162 1.0 168 0.9415 168 1.0 169 0.006249937500000025 171 0.006249937500000025} PREDS {{774 0 0 0-7540 {}} {259 0 1.564 0-7539 {}} {130 0 0 0-7532 {}} {258 0 1.564 0-7530 {}} {258 0 0 0-7517 {}} {256 0 0 0-7388 {}} {256 0 0 0-7324 {}} {128 0 0 0-7308 {}} {258 0 0 0-7290 {}} {258 0 0 0-7264 {}} {256 0 0 0-7183 {}} {256 0 0 0-7103 {}} {258 0 0 0-7066 {}} {258 0 0 0-7043 {}} {256 0 0 0-6914 {}} {256 0 0 0-6850 {}} {258 0 0 0-6816 {}} {258 0 0 0-6790 {}} {256 0 0 0-6692 {}} {256 0 0 0-6620 {}} {258 0 0 0-6583 {}} {258 0 0 0-6560 {}} {256 0 0 0-6430 {}} {256 0 0 0-6366 {}} {258 0 0 0-6336 {}} {258 0 0 0-6316 {}} {256 0 0 0-6240 {}} {256 0 0 0-6156 {}} {774 0 0 0-8021 {}} {774 0 0 0-7998 {}} {772 0 0 0-7869 {}} {772 0 0 0-7805 {}} {774 0 0 0-7772 {}} {774 0 0 0-7746 {}} {772 0 0 0-7649 {}} {772 0 0 0-7577 {}}} SUCCS {{774 0 1.564 0-6156 {}} {774 0 1.564 0-6240 {}} {774 0 0 0-6316 {}} {774 0 0 0-6336 {}} {774 0 1.564 0-6366 {}} {774 0 1.564 0-6430 {}} {774 0 0 0-6560 {}} {774 0 0 0-6583 {}} {774 0 1.564 0-6620 {}} {774 0 1.564 0-6692 {}} {774 0 0 0-6790 {}} {774 0 0 0-6816 {}} {774 0 1.564 0-6850 {}} {774 0 1.564 0-6914 {}} {774 0 0 0-7043 {}} {774 0 0 0-7066 {}} {774 0 1.564 0-7103 {}} {774 0 1.564 0-7183 {}} {774 0 0 0-7264 {}} {774 0 0 0-7290 {}} {774 0 1.564 0-7324 {}} {774 0 1.564 0-7388 {}} {774 0 0 0-7517 {}} {774 0 0 0-7540 {}} {130 0 0 0-7558 {}} {258 0 1.564 0-7577 {}} {258 0 1.564 0-7649 {}} {258 0 0 0-7746 {}} {258 0 0 0-7772 {}} {258 0 1.564 0-7805 {}} {258 0 1.564 0-7869 {}} {258 0 0 0-7998 {}} {258 0 0 0-8021 {}}} CYCLES {}}
set a(0-7541) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#1.cse#6)(9-3)#13 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1593 LOC {1 0.034865775 168 0.0 168 0.0 170 0.8291185999999999} PREDS {{146 0 0 0-7532 {}} {258 0 0 0-7314 {}}} SUCCS {{259 0 1.564 0-7542 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7542) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(4).@)#11 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1594 LOC {162 1.0 168 0.9415 168 1.0 169 0.006249937500000025 171 0.006249937500000025} PREDS {{774 0 0 0-7542 {}} {259 0 1.564 0-7541 {}} {130 0 0 0-7532 {}} {258 0 1.564 0-7530 {}} {258 0 0 0-7519 {}} {256 0 0 0-7390 {}} {256 0 0 0-7326 {}} {128 0 0 0-7308 {}} {258 0 0 0-7292 {}} {258 0 0 0-7266 {}} {256 0 0 0-7185 {}} {256 0 0 0-7105 {}} {258 0 0 0-7068 {}} {258 0 0 0-7045 {}} {256 0 0 0-6916 {}} {256 0 0 0-6852 {}} {258 0 0 0-6818 {}} {258 0 0 0-6792 {}} {256 0 0 0-6694 {}} {256 0 0 0-6622 {}} {258 0 0 0-6585 {}} {258 0 0 0-6562 {}} {256 0 0 0-6432 {}} {256 0 0 0-6368 {}} {258 0 0 0-6337 {}} {258 0 0 0-6318 {}} {256 0 0 0-6242 {}} {256 0 0 0-6157 {}} {774 0 0 0-8023 {}} {774 0 0 0-8000 {}} {772 0 0 0-7871 {}} {772 0 0 0-7807 {}} {774 0 0 0-7774 {}} {774 0 0 0-7748 {}} {772 0 0 0-7651 {}} {772 0 0 0-7579 {}}} SUCCS {{774 0 1.564 0-6157 {}} {774 0 1.564 0-6242 {}} {774 0 0 0-6318 {}} {774 0 0 0-6337 {}} {774 0 1.564 0-6368 {}} {774 0 1.564 0-6432 {}} {774 0 0 0-6562 {}} {774 0 0 0-6585 {}} {774 0 1.564 0-6622 {}} {774 0 1.564 0-6694 {}} {774 0 0 0-6792 {}} {774 0 0 0-6818 {}} {774 0 1.564 0-6852 {}} {774 0 1.564 0-6916 {}} {774 0 0 0-7045 {}} {774 0 0 0-7068 {}} {774 0 1.564 0-7105 {}} {774 0 1.564 0-7185 {}} {774 0 0 0-7266 {}} {774 0 0 0-7292 {}} {774 0 1.564 0-7326 {}} {774 0 1.564 0-7390 {}} {774 0 0 0-7519 {}} {774 0 0 0-7542 {}} {130 0 0 0-7558 {}} {258 0 1.564 0-7579 {}} {258 0 1.564 0-7651 {}} {258 0 0 0-7748 {}} {258 0 0 0-7774 {}} {258 0 1.564 0-7807 {}} {258 0 1.564 0-7871 {}} {258 0 0 0-8000 {}} {258 0 0 0-8023 {}}} CYCLES {}}
set a(0-7543) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#1.cse#6)(9-3)#14 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1595 LOC {1 0.034865775 168 0.0 168 0.0 170 0.8291185999999999} PREDS {{146 0 0 0-7532 {}} {258 0 0 0-7314 {}}} SUCCS {{259 0 1.564 0-7544 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7544) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(14,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(5).@)#11 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1596 LOC {162 1.0 168 0.9415 168 1.0 169 0.006249937500000025 171 0.006249937500000025} PREDS {{774 0 0 0-7544 {}} {259 0 1.564 0-7543 {}} {130 0 0 0-7532 {}} {258 0 1.564 0-7530 {}} {258 0 0 0-7521 {}} {256 0 0 0-7392 {}} {256 0 0 0-7328 {}} {128 0 0 0-7308 {}} {258 0 0 0-7294 {}} {258 0 0 0-7268 {}} {256 0 0 0-7187 {}} {256 0 0 0-7107 {}} {258 0 0 0-7070 {}} {258 0 0 0-7047 {}} {256 0 0 0-6918 {}} {256 0 0 0-6854 {}} {258 0 0 0-6820 {}} {258 0 0 0-6794 {}} {256 0 0 0-6696 {}} {256 0 0 0-6624 {}} {258 0 0 0-6587 {}} {258 0 0 0-6564 {}} {256 0 0 0-6434 {}} {256 0 0 0-6370 {}} {258 0 0 0-6338 {}} {258 0 0 0-6320 {}} {256 0 0 0-6244 {}} {256 0 0 0-6158 {}} {774 0 0 0-8025 {}} {774 0 0 0-8002 {}} {772 0 0 0-7873 {}} {772 0 0 0-7809 {}} {774 0 0 0-7776 {}} {774 0 0 0-7750 {}} {772 0 0 0-7653 {}} {772 0 0 0-7581 {}}} SUCCS {{774 0 1.564 0-6158 {}} {774 0 1.564 0-6244 {}} {774 0 0 0-6320 {}} {774 0 0 0-6338 {}} {774 0 1.564 0-6370 {}} {774 0 1.564 0-6434 {}} {774 0 0 0-6564 {}} {774 0 0 0-6587 {}} {774 0 1.564 0-6624 {}} {774 0 1.564 0-6696 {}} {774 0 0 0-6794 {}} {774 0 0 0-6820 {}} {774 0 1.564 0-6854 {}} {774 0 1.564 0-6918 {}} {774 0 0 0-7047 {}} {774 0 0 0-7070 {}} {774 0 1.564 0-7107 {}} {774 0 1.564 0-7187 {}} {774 0 0 0-7268 {}} {774 0 0 0-7294 {}} {774 0 1.564 0-7328 {}} {774 0 1.564 0-7392 {}} {774 0 0 0-7521 {}} {774 0 0 0-7544 {}} {130 0 0 0-7558 {}} {258 0 1.564 0-7581 {}} {258 0 1.564 0-7653 {}} {258 0 0 0-7750 {}} {258 0 0 0-7776 {}} {258 0 1.564 0-7809 {}} {258 0 1.564 0-7873 {}} {258 0 0 0-8002 {}} {258 0 0 0-8025 {}}} CYCLES {}}
set a(0-7545) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#1.cse#6)(9-3)#15 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1597 LOC {1 0.034865775 168 0.0 168 0.0 170 0.8291185999999999} PREDS {{146 0 0 0-7532 {}} {258 0 0 0-7314 {}}} SUCCS {{259 0 1.564 0-7546 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7546) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(15,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(6).@)#11 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1598 LOC {162 1.0 168 0.9415 168 1.0 169 0.006249937500000025 171 0.006249937500000025} PREDS {{774 0 0 0-7546 {}} {259 0 1.564 0-7545 {}} {130 0 0 0-7532 {}} {258 0 1.564 0-7530 {}} {258 0 0 0-7523 {}} {256 0 0 0-7394 {}} {256 0 0 0-7330 {}} {128 0 0 0-7308 {}} {258 0 0 0-7296 {}} {258 0 0 0-7270 {}} {256 0 0 0-7189 {}} {256 0 0 0-7109 {}} {258 0 0 0-7072 {}} {258 0 0 0-7049 {}} {256 0 0 0-6920 {}} {256 0 0 0-6856 {}} {258 0 0 0-6822 {}} {258 0 0 0-6796 {}} {256 0 0 0-6698 {}} {256 0 0 0-6626 {}} {258 0 0 0-6589 {}} {258 0 0 0-6566 {}} {256 0 0 0-6436 {}} {256 0 0 0-6372 {}} {258 0 0 0-6339 {}} {258 0 0 0-6322 {}} {256 0 0 0-6246 {}} {256 0 0 0-6159 {}} {774 0 0 0-8027 {}} {774 0 0 0-8004 {}} {772 0 0 0-7875 {}} {772 0 0 0-7811 {}} {774 0 0 0-7778 {}} {774 0 0 0-7752 {}} {772 0 0 0-7655 {}} {772 0 0 0-7583 {}}} SUCCS {{774 0 1.564 0-6159 {}} {774 0 1.564 0-6246 {}} {774 0 0 0-6322 {}} {774 0 0 0-6339 {}} {774 0 1.564 0-6372 {}} {774 0 1.564 0-6436 {}} {774 0 0 0-6566 {}} {774 0 0 0-6589 {}} {774 0 1.564 0-6626 {}} {774 0 1.564 0-6698 {}} {774 0 0 0-6796 {}} {774 0 0 0-6822 {}} {774 0 1.564 0-6856 {}} {774 0 1.564 0-6920 {}} {774 0 0 0-7049 {}} {774 0 0 0-7072 {}} {774 0 1.564 0-7109 {}} {774 0 1.564 0-7189 {}} {774 0 0 0-7270 {}} {774 0 0 0-7296 {}} {774 0 1.564 0-7330 {}} {774 0 1.564 0-7394 {}} {774 0 0 0-7523 {}} {774 0 0 0-7546 {}} {130 0 0 0-7558 {}} {258 0 1.564 0-7583 {}} {258 0 1.564 0-7655 {}} {258 0 0 0-7752 {}} {258 0 0 0-7778 {}} {258 0 1.564 0-7811 {}} {258 0 1.564 0-7875 {}} {258 0 0 0-8004 {}} {258 0 0 0-8027 {}}} CYCLES {}}
set a(0-7547) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#1.cse#6)(9-3)#1 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1599 LOC {1 0.034865775 168 0.0 168 0.0 170 0.8291185999999999} PREDS {{146 0 0 0-7532 {}} {258 0 0 0-7314 {}}} SUCCS {{259 0 1.564 0-7548 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7548) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(16,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(7).@)#11 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1600 LOC {162 1.0 168 0.9415 168 1.0 169 0.006249937500000025 171 0.006249937500000025} PREDS {{774 0 0 0-7548 {}} {259 0 1.564 0-7547 {}} {130 0 0 0-7532 {}} {258 0 1.564 0-7530 {}} {258 0 0 0-7525 {}} {256 0 0 0-7396 {}} {256 0 0 0-7332 {}} {128 0 0 0-7308 {}} {258 0 0 0-7298 {}} {258 0 0 0-7272 {}} {256 0 0 0-7191 {}} {256 0 0 0-7111 {}} {258 0 0 0-7074 {}} {258 0 0 0-7051 {}} {256 0 0 0-6922 {}} {256 0 0 0-6858 {}} {258 0 0 0-6824 {}} {258 0 0 0-6798 {}} {256 0 0 0-6700 {}} {256 0 0 0-6628 {}} {258 0 0 0-6591 {}} {258 0 0 0-6568 {}} {256 0 0 0-6438 {}} {256 0 0 0-6374 {}} {258 0 0 0-6340 {}} {258 0 0 0-6324 {}} {256 0 0 0-6248 {}} {256 0 0 0-6160 {}} {774 0 0 0-8029 {}} {774 0 0 0-8006 {}} {772 0 0 0-7877 {}} {772 0 0 0-7813 {}} {774 0 0 0-7780 {}} {774 0 0 0-7754 {}} {772 0 0 0-7657 {}} {772 0 0 0-7585 {}}} SUCCS {{774 0 1.564 0-6160 {}} {774 0 1.564 0-6248 {}} {774 0 0 0-6324 {}} {774 0 0 0-6340 {}} {774 0 1.564 0-6374 {}} {774 0 1.564 0-6438 {}} {774 0 0 0-6568 {}} {774 0 0 0-6591 {}} {774 0 1.564 0-6628 {}} {774 0 1.564 0-6700 {}} {774 0 0 0-6798 {}} {774 0 0 0-6824 {}} {774 0 1.564 0-6858 {}} {774 0 1.564 0-6922 {}} {774 0 0 0-7051 {}} {774 0 0 0-7074 {}} {774 0 1.564 0-7111 {}} {774 0 1.564 0-7191 {}} {774 0 0 0-7272 {}} {774 0 0 0-7298 {}} {774 0 1.564 0-7332 {}} {774 0 1.564 0-7396 {}} {774 0 0 0-7525 {}} {774 0 0 0-7548 {}} {130 0 0 0-7558 {}} {258 0 1.564 0-7585 {}} {258 0 1.564 0-7657 {}} {258 0 0 0-7754 {}} {258 0 0 0-7780 {}} {258 0 1.564 0-7813 {}} {258 0 1.564 0-7877 {}} {258 0 0 0-8006 {}} {258 0 0 0-8029 {}}} CYCLES {}}
set a(0-7549) {AREA_SCORE {} NAME COMP_LOOP-7:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1601 LOC {0 1.0 1 0.9648838249999999 1 0.9648838249999999 196 0.9648838249999999} PREDS {} SUCCS {{259 0 0 0-7550 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7550) {AREA_SCORE {} NAME COMP_LOOP-7:not#3 TYPE NOT PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1602 LOC {0 1.0 1 0.9648838249999999 1 0.9648838249999999 196 0.9648838249999999} PREDS {{259 0 0 0-7549 {}}} SUCCS {{259 0 0 0-7551 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7551) {AREA_SCORE {} NAME COMP_LOOP-7:COMP_LOOP:conc TYPE CONCATENATE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1603 LOC {0 1.0 1 0.9648838249999999 1 0.9648838249999999 196 0.9648838249999999} PREDS {{259 0 0 0-7550 {}}} SUCCS {{258 0 0 0-7555 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7552) {AREA_SCORE {} NAME COMP_LOOP:k:asn#23 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1604 LOC {0 1.0 1 0.0 1 0.0 1 0.0 196 0.9648838249999999} PREDS {{774 0 0 0-8033 {}}} SUCCS {{259 0 0 0-7553 {}} {130 0 0 0-7558 {}} {256 0 0 0-8033 {}}} CYCLES {}}
set a(0-7553) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:3))(6-0)#24 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1605 LOC {0 1.0 1 0.0 1 0.0 196 0.9648838249999999} PREDS {{259 0 0 0-7552 {}}} SUCCS {{259 0 0 0-7554 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7554) {AREA_SCORE {} NAME COMP_LOOP:conc#30 TYPE CONCATENATE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1606 LOC {0 1.0 1 0.9648838249999999 1 0.9648838249999999 196 0.9648838249999999} PREDS {{259 0 0 0-7553 {}}} SUCCS {{259 0 0 0-7555 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7555) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 5 NAME COMP_LOOP-7:acc TYPE ACCU DELAY {0.56 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1607 LOC {1 0.0 1 0.9648838249999999 1 0.9648838249999999 1 0.9999999483974358 196 0.9999999483974358} PREDS {{259 0 0 0-7554 {}} {258 0 0 0-7551 {}}} SUCCS {{259 0 0 0-7556 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7556) {AREA_SCORE {} NAME COMP_LOOP-7:slc(COMP_LOOP:acc)(10) TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1608 LOC {1 0.035116175 1 1.0 1 1.0 196 1.0} PREDS {{259 0 0 0-7555 {}}} SUCCS {{259 0 0 0-7557 {}} {130 0 0 0-7558 {}}} CYCLES {}}
set a(0-7557) {AREA_SCORE {} NAME COMP_LOOP-7:not TYPE NOT PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1609 LOC {1 0.035116175 169 1.0 169 1.0 196 1.0} PREDS {{259 0 0 0-7556 {}}} SUCCS {{259 0 0 0-7558 {}}} CYCLES {}}
set a(0-7558) {AREA_SCORE {} NAME COMP_LOOP-7:break(COMP_LOOP) TYPE TERMINATE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1610 LOC {163 0.0062499999999999995 169 1.0 169 1.0 196 1.0} PREDS {{259 0 0 0-7557 {}} {130 0 0 0-7556 {}} {130 0 0 0-7555 {}} {130 0 0 0-7554 {}} {130 0 0 0-7553 {}} {130 0 0 0-7552 {}} {130 0 0 0-7551 {}} {130 0 0 0-7550 {}} {130 0 0 0-7549 {}} {130 0 0 0-7548 {}} {130 0 0 0-7547 {}} {130 0 0 0-7546 {}} {130 0 0 0-7545 {}} {130 0 0 0-7544 {}} {130 0 0 0-7543 {}} {130 0 0 0-7542 {}} {130 0 0 0-7541 {}} {130 0 0 0-7540 {}} {130 0 0 0-7539 {}} {130 0 0 0-7538 {}} {130 0 0 0-7537 {}} {130 0 0 0-7536 {}} {130 0 0 0-7535 {}} {130 0 0 0-7534 {}} {130 0 0 0-7533 {}} {130 0 0 0-7531 {}} {130 0 0 0-7530 {}} {130 0 0 0-7528 {}} {130 0 0 0-7527 {}} {130 0 0 0-7526 {}} {130 0 0 0-7525 {}} {130 0 0 0-7524 {}} {130 0 0 0-7523 {}} {130 0 0 0-7522 {}} {130 0 0 0-7521 {}} {130 0 0 0-7520 {}} {130 0 0 0-7519 {}} {130 0 0 0-7518 {}} {130 0 0 0-7517 {}} {130 0 0 0-7516 {}} {130 0 0 0-7515 {}} {130 0 0 0-7514 {}} {130 0 0 0-7513 {}} {130 0 0 0-7512 {}} {130 0 0 0-7511 {}} {130 0 0 0-7510 {}} {130 0 0 0-7508 {}} {130 0 0 0-7507 {}} {130 0 0 0-7505 {}} {130 0 0 0-7504 {}} {130 0 0 0-7503 {}} {130 0 0 0-7502 {}} {130 0 0 0-7501 {}} {130 0 0 0-7500 {}} {130 0 0 0-7499 {}} {130 0 0 0-7498 {}} {130 0 0 0-7497 {}} {130 0 0 0-7496 {}} {130 0 0 0-7495 {}} {130 0 0 0-7494 {}} {130 0 0 0-7493 {}} {130 0 0 0-7492 {}} {130 0 0 0-7491 {}} {130 0 0 0-7490 {}} {130 0 0 0-7489 {}} {130 0 0 0-7488 {}} {130 0 0 0-7487 {}} {130 0 0 0-7486 {}} {130 0 0 0-7485 {}} {130 0 0 0-7484 {}} {130 0 0 0-7483 {}} {130 0 0 0-7482 {}} {130 0 0 0-7481 {}} {130 0 0 0-7480 {}} {130 0 0 0-7479 {}} {130 0 0 0-7478 {}} {130 0 0 0-7477 {}} {130 0 0 0-7476 {}} {130 0 0 0-7475 {}} {130 0 0 0-7474 {}} {130 0 0 0-7473 {}} {130 0 0 0-7472 {}} {130 0 0 0-7471 {}} {130 0 0 0-7470 {}} {130 0 0 0-7469 {}} {130 0 0 0-7468 {}} {130 0 0 0-7467 {}} {130 0 0 0-7466 {}} {130 0 0 0-7465 {}} {130 0 0 0-7464 {}} {130 0 0 0-7463 {}} {130 0 0 0-7462 {}} {130 0 0 0-7461 {}} {130 0 0 0-7460 {}} {130 0 0 0-7459 {}} {130 0 0 0-7458 {}} {130 0 0 0-7457 {}} {130 0 0 0-7456 {}} {130 0 0 0-7455 {}} {130 0 0 0-7454 {}} {130 0 0 0-7453 {}} {130 0 0 0-7452 {}} {130 0 0 0-7451 {}} {130 0 0 0-7450 {}} {130 0 0 0-7449 {}} {130 0 0 0-7448 {}} {130 0 0 0-7446 {}} {130 0 0 0-7445 {}} {130 0 0 0-7444 {}} {130 0 0 0-7443 {}} {130 0 0 0-7442 {}} {130 0 0 0-7441 {}} {130 0 0 0-7439 {}} {130 0 0 0-7438 {}} {130 0 0 0-7437 {}} {130 0 0 0-7436 {}} {130 0 0 0-7435 {}} {130 0 0 0-7434 {}} {130 0 0 0-7433 {}} {130 0 0 0-7432 {}} {130 0 0 0-7431 {}} {130 0 0 0-7430 {}} {130 0 0 0-7429 {}} {130 0 0 0-7428 {}} {130 0 0 0-7427 {}} {130 0 0 0-7426 {}} {130 0 0 0-7425 {}} {130 0 0 0-7424 {}} {130 0 0 0-7423 {}} {130 0 0 0-7422 {}} {130 0 0 0-7421 {}} {130 0 0 0-7420 {}} {130 0 0 0-7419 {}} {130 0 0 0-7418 {}} {130 0 0 0-7417 {}} {130 0 0 0-7416 {}} {130 0 0 0-7415 {}} {130 0 0 0-7414 {}} {130 0 0 0-7413 {}} {130 0 0 0-7412 {}} {130 0 0 0-7411 {}} {130 0 0 0-7410 {}} {130 0 0 0-7409 {}} {130 0 0 0-7408 {}} {130 0 0 0-7407 {}} {130 0 0 0-7406 {}} {130 0 0 0-7405 {}} {130 0 0 0-7404 {}} {130 0 0 0-7403 {}} {130 0 0 0-7402 {}} {130 0 0 0-7401 {}} {130 0 0 0-7400 {}} {130 0 0 0-7399 {}} {130 0 0 0-7398 {}} {130 0 0 0-7397 {}} {130 0 0 0-7396 {}} {130 0 0 0-7395 {}} {130 0 0 0-7394 {}} {130 0 0 0-7393 {}} {130 0 0 0-7392 {}} {130 0 0 0-7391 {}} {130 0 0 0-7390 {}} {130 0 0 0-7389 {}} {130 0 0 0-7388 {}} {130 0 0 0-7387 {}} {130 0 0 0-7386 {}} {130 0 0 0-7385 {}} {130 0 0 0-7384 {}} {130 0 0 0-7383 {}} {130 0 0 0-7382 {}} {130 0 0 0-7381 {}} {130 0 0 0-7379 {}} {130 0 0 0-7378 {}} {130 0 0 0-7377 {}} {130 0 0 0-7376 {}} {130 0 0 0-7375 {}} {130 0 0 0-7374 {}} {130 0 0 0-7373 {}} {130 0 0 0-7372 {}} {130 0 0 0-7371 {}} {130 0 0 0-7370 {}} {130 0 0 0-7369 {}} {130 0 0 0-7368 {}} {130 0 0 0-7367 {}} {130 0 0 0-7366 {}} {130 0 0 0-7365 {}} {130 0 0 0-7364 {}} {130 0 0 0-7363 {}} {130 0 0 0-7362 {}} {130 0 0 0-7361 {}} {130 0 0 0-7360 {}} {130 0 0 0-7359 {}} {130 0 0 0-7358 {}} {130 0 0 0-7357 {}} {130 0 0 0-7356 {}} {130 0 0 0-7355 {}} {130 0 0 0-7354 {}} {130 0 0 0-7353 {}} {130 0 0 0-7352 {}} {130 0 0 0-7351 {}} {130 0 0 0-7350 {}} {130 0 0 0-7349 {}} {130 0 0 0-7348 {}} {130 0 0 0-7347 {}} {130 0 0 0-7346 {}} {130 0 0 0-7345 {}} {130 0 0 0-7344 {}} {130 0 0 0-7343 {}} {130 0 0 0-7342 {}} {130 0 0 0-7341 {}} {130 0 0 0-7340 {}} {130 0 0 0-7339 {}} {130 0 0 0-7338 {}} {130 0 0 0-7337 {}} {130 0 0 0-7336 {}} {130 0 0 0-7335 {}} {130 0 0 0-7334 {}} {130 0 0 0-7333 {}} {130 0 0 0-7332 {}} {130 0 0 0-7331 {}} {130 0 0 0-7330 {}} {130 0 0 0-7329 {}} {130 0 0 0-7328 {}} {130 0 0 0-7327 {}} {130 0 0 0-7326 {}} {130 0 0 0-7325 {}} {130 0 0 0-7324 {}} {130 0 0 0-7323 {}} {130 0 0 0-7322 {}} {130 0 0 0-7321 {}} {130 0 0 0-7320 {}} {130 0 0 0-7319 {}} {130 0 0 0-7318 {}} {130 0 0 0-7317 {}} {130 0 0 0-7315 {}} {130 0 0 0-7314 {}} {130 0 0 0-7313 {}} {130 0 0 0-7312 {}} {130 0 0 0-7311 {}} {130 0 0 0-7310 {}} {130 0 0 0-7309 {}} {128 0 0 0-7308 {}}} SUCCS {{128 0 0 0-7740 {}} {128 0 0 0-7742 {}} {128 0 0 0-7744 {}} {128 0 0 0-7746 {}} {128 0 0 0-7748 {}} {128 0 0 0-7750 {}} {128 0 0 0-7752 {}} {128 0 0 0-7754 {}} {128 0 0 0-7766 {}} {128 0 0 0-7768 {}} {128 0 0 0-7770 {}} {128 0 0 0-7772 {}} {128 0 0 0-7774 {}} {128 0 0 0-7776 {}} {128 0 0 0-7778 {}} {128 0 0 0-7780 {}} {128 0 0 0-7789 {}}} CYCLES {}}
set a(0-7559) {AREA_SCORE {} NAME COMP_LOOP:asn#89 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1611 LOC {0 1.0 1 0.0 1 0.0 1 0.0 171 0.7945032249999999} PREDS {} SUCCS {{259 0 0 0-7560 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7560) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j(10:0))(9-1)#1 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1612 LOC {0 1.0 1 0.0 1 0.0 171 0.7945032249999999} PREDS {{259 0 0 0-7559 {}}} SUCCS {{258 0 0 0-7564 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7561) {AREA_SCORE {} NAME COMP_LOOP:k:asn#24 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1613 LOC {0 1.0 1 0.0 1 0.0 1 0.0 171 0.7945032249999999} PREDS {{774 0 0 0-8033 {}}} SUCCS {{259 0 0 0-7562 {}} {130 0 0 0-7789 {}} {256 0 0 0-8033 {}}} CYCLES {}}
set a(0-7562) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:3))(6-0)#25 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1614 LOC {0 1.0 1 0.0 1 0.0 171 0.7945032249999999} PREDS {{259 0 0 0-7561 {}}} SUCCS {{259 0 0 0-7563 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7563) {AREA_SCORE {} NAME COMP_LOOP:conc#31 TYPE CONCATENATE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1615 LOC {0 1.0 1 0.965384625 1 0.965384625 171 0.7945032249999999} PREDS {{259 0 0 0-7562 {}}} SUCCS {{259 0 0 0-7564 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7564) {AREA_SCORE 9.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(9,0,9,0,9) QUANTITY 3 NAME COMP_LOOP:acc#15 TYPE ACCU DELAY {0.55 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1616 LOC {1 0.0 1 0.965384625 1 0.965384625 1 0.9999999471153846 171 0.8291185471153846} PREDS {{259 0 0 0-7563 {}} {258 0 0 0-7560 {}}} SUCCS {{259 0 0 0-7565 {}} {258 0 0 0-7570 {}} {258 0 0 0-7572 {}} {258 0 0 0-7574 {}} {258 0 0 0-7576 {}} {258 0 0 0-7578 {}} {258 0 0 0-7580 {}} {258 0 0 0-7582 {}} {258 0 0 0-7584 {}} {258 0 0 0-7586 {}} {258 0 0 0-7587 {}} {258 0 0 0-7593 {}} {258 0 0 0-7594 {}} {258 0 0 0-7597 {}} {258 0 0 0-7598 {}} {258 0 0 0-7603 {}} {258 0 0 0-7606 {}} {258 0 0 0-7609 {}} {258 0 0 0-7610 {}} {258 0 0 0-7615 {}} {258 0 0 0-7618 {}} {258 0 0 0-7621 {}} {258 0 0 0-7622 {}} {258 0 0 0-7627 {}} {258 0 0 0-7628 {}} {258 0 0 0-7760 {}} {258 0 0 0-7765 {}} {258 0 0 0-7767 {}} {258 0 0 0-7769 {}} {258 0 0 0-7771 {}} {258 0 0 0-7773 {}} {258 0 0 0-7775 {}} {258 0 0 0-7777 {}} {258 0 0 0-7779 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7565) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP-7:COMP_LOOP:conc#3.idiv(9:1))(1-0)#2 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1617 LOC {1 0.034615375 1 1.0 1 1.0 171 0.8291185999999999} PREDS {{259 0 0 0-7564 {}}} SUCCS {{258 0 0 0-7568 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7566) {AREA_SCORE {} NAME COMP_LOOP:asn#90 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1618 LOC {0 1.0 1 0.0 1 0.0 1 0.0 171 0.8291185999999999} PREDS {} SUCCS {{259 0 0 0-7567 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7567) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j(10:0))(0)#52 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1619 LOC {0 1.0 1 0.0 1 0.0 171 0.8291185999999999} PREDS {{259 0 0 0-7566 {}}} SUCCS {{259 0 0 0-7568 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7568) {AREA_SCORE {} NAME COMP_LOOP:conc#177 TYPE CONCATENATE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1620 LOC {1 0.034615375 1 1.0 1 1.0 171 0.8291185999999999} PREDS {{259 0 0 0-7567 {}} {258 0 0 0-7565 {}}} SUCCS {{259 0 0 0-7569 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7569) {AREA_SCORE {} NAME COMP_LOOP:switch#12 TYPE SELECT PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1621 LOC {1 0.034615375 1 1.0 1 1.0 171 0.8291185999999999} PREDS {{259 0 0 0-7568 {}}} SUCCS {{146 0 0 0-7570 {}} {146 0 0 0-7571 {}} {146 0 0 0-7572 {}} {146 0 0 0-7573 {}} {146 0 0 0-7574 {}} {146 0 0 0-7575 {}} {146 0 0 0-7576 {}} {146 0 0 0-7577 {}} {146 0 0 0-7578 {}} {146 0 0 0-7579 {}} {146 0 0 0-7580 {}} {146 0 0 0-7581 {}} {146 0 0 0-7582 {}} {146 0 0 0-7583 {}} {146 0 0 0-7584 {}} {146 0 0 0-7585 {}}} CYCLES {}}
set a(0-7570) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#15.psp)(8-2)#2 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1622 LOC {1 0.034615375 169 0.0 169 0.0 171 0.8291185999999999} PREDS {{146 0 0 0-7569 {}} {258 0 0 0-7564 {}}} SUCCS {{259 0 1.564 0-7571 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7571) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(9,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(0).@)#12 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1623 LOC {163 1.0 169 0.9415 169 1.0 170 0.09437493750000003 172 0.09437493750000003} PREDS {{259 0 1.564 0-7570 {}} {146 0 0 0-7569 {}} {258 0 1.564 0-7534 {}} {258 0 1.564 0-7511 {}} {258 0 1.564 0-7284 {}} {258 0 1.564 0-7258 {}} {258 0 1.564 0-7060 {}} {258 0 1.564 0-7037 {}} {258 0 1.564 0-6810 {}} {258 0 1.564 0-6784 {}} {258 0 1.564 0-6577 {}} {258 0 1.564 0-6554 {}} {258 0 1.564 0-6333 {}} {258 0 1.564 0-6310 {}} {774 0 1.564 0-8015 {}} {774 0 1.564 0-7992 {}} {774 0 1.564 0-7766 {}} {774 0 1.564 0-7740 {}}} SUCCS {{772 0 0 0-6310 {}} {772 0 0 0-6333 {}} {772 0 0 0-6554 {}} {772 0 0 0-6577 {}} {772 0 0 0-6784 {}} {772 0 0 0-6810 {}} {772 0 0 0-7037 {}} {772 0 0 0-7060 {}} {772 0 0 0-7258 {}} {772 0 0 0-7284 {}} {772 0 0 0-7511 {}} {772 0 0 0-7534 {}} {258 0 0 0-7632 {}} {256 0 0 0-7740 {}} {256 0 0 0-7766 {}} {130 0 0 0-7789 {}} {256 0 0 0-7992 {}} {256 0 0 0-8015 {}}} CYCLES {}}
set a(0-7572) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#15.psp)(8-2)#3 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1624 LOC {1 0.034615375 169 0.0 169 0.0 171 0.8291185999999999} PREDS {{146 0 0 0-7569 {}} {258 0 0 0-7564 {}}} SUCCS {{259 0 1.564 0-7573 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7573) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(10,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(1).@)#12 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1625 LOC {163 1.0 169 0.9415 169 1.0 170 0.09437493750000003 172 0.09437493750000003} PREDS {{259 0 1.564 0-7572 {}} {146 0 0 0-7569 {}} {258 0 1.564 0-7536 {}} {258 0 1.564 0-7513 {}} {258 0 1.564 0-7286 {}} {258 0 1.564 0-7260 {}} {258 0 1.564 0-7062 {}} {258 0 1.564 0-7039 {}} {258 0 1.564 0-6812 {}} {258 0 1.564 0-6786 {}} {258 0 1.564 0-6579 {}} {258 0 1.564 0-6556 {}} {258 0 1.564 0-6334 {}} {258 0 1.564 0-6312 {}} {774 0 1.564 0-8017 {}} {774 0 1.564 0-7994 {}} {774 0 1.564 0-7768 {}} {774 0 1.564 0-7742 {}}} SUCCS {{772 0 0 0-6312 {}} {772 0 0 0-6334 {}} {772 0 0 0-6556 {}} {772 0 0 0-6579 {}} {772 0 0 0-6786 {}} {772 0 0 0-6812 {}} {772 0 0 0-7039 {}} {772 0 0 0-7062 {}} {772 0 0 0-7260 {}} {772 0 0 0-7286 {}} {772 0 0 0-7513 {}} {772 0 0 0-7536 {}} {258 0 0 0-7632 {}} {256 0 0 0-7742 {}} {256 0 0 0-7768 {}} {130 0 0 0-7789 {}} {256 0 0 0-7994 {}} {256 0 0 0-8017 {}}} CYCLES {}}
set a(0-7574) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#15.psp)(8-2)#4 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1626 LOC {1 0.034615375 169 0.0 169 0.0 171 0.8291185999999999} PREDS {{146 0 0 0-7569 {}} {258 0 0 0-7564 {}}} SUCCS {{259 0 1.564 0-7575 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7575) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(11,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(2).@)#12 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1627 LOC {163 1.0 169 0.9415 169 1.0 170 0.09437493750000003 172 0.09437493750000003} PREDS {{259 0 1.564 0-7574 {}} {146 0 0 0-7569 {}} {258 0 1.564 0-7538 {}} {258 0 1.564 0-7515 {}} {258 0 1.564 0-7288 {}} {258 0 1.564 0-7262 {}} {258 0 1.564 0-7064 {}} {258 0 1.564 0-7041 {}} {258 0 1.564 0-6814 {}} {258 0 1.564 0-6788 {}} {258 0 1.564 0-6581 {}} {258 0 1.564 0-6558 {}} {258 0 1.564 0-6335 {}} {258 0 1.564 0-6314 {}} {774 0 1.564 0-8019 {}} {774 0 1.564 0-7996 {}} {774 0 1.564 0-7770 {}} {774 0 1.564 0-7744 {}}} SUCCS {{772 0 0 0-6314 {}} {772 0 0 0-6335 {}} {772 0 0 0-6558 {}} {772 0 0 0-6581 {}} {772 0 0 0-6788 {}} {772 0 0 0-6814 {}} {772 0 0 0-7041 {}} {772 0 0 0-7064 {}} {772 0 0 0-7262 {}} {772 0 0 0-7288 {}} {772 0 0 0-7515 {}} {772 0 0 0-7538 {}} {258 0 0 0-7632 {}} {256 0 0 0-7744 {}} {256 0 0 0-7770 {}} {130 0 0 0-7789 {}} {256 0 0 0-7996 {}} {256 0 0 0-8019 {}}} CYCLES {}}
set a(0-7576) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#15.psp)(8-2)#5 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1628 LOC {1 0.034615375 169 0.0 169 0.0 171 0.8291185999999999} PREDS {{146 0 0 0-7569 {}} {258 0 0 0-7564 {}}} SUCCS {{259 0 1.564 0-7577 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7577) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(12,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(3).@)#12 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1629 LOC {163 1.0 169 0.9415 169 1.0 170 0.09437493750000003 172 0.09437493750000003} PREDS {{259 0 1.564 0-7576 {}} {146 0 0 0-7569 {}} {258 0 1.564 0-7540 {}} {258 0 1.564 0-7517 {}} {258 0 1.564 0-7290 {}} {258 0 1.564 0-7264 {}} {258 0 1.564 0-7066 {}} {258 0 1.564 0-7043 {}} {258 0 1.564 0-6816 {}} {258 0 1.564 0-6790 {}} {258 0 1.564 0-6583 {}} {258 0 1.564 0-6560 {}} {258 0 1.564 0-6336 {}} {258 0 1.564 0-6316 {}} {774 0 1.564 0-8021 {}} {774 0 1.564 0-7998 {}} {774 0 1.564 0-7772 {}} {774 0 1.564 0-7746 {}}} SUCCS {{772 0 0 0-6316 {}} {772 0 0 0-6336 {}} {772 0 0 0-6560 {}} {772 0 0 0-6583 {}} {772 0 0 0-6790 {}} {772 0 0 0-6816 {}} {772 0 0 0-7043 {}} {772 0 0 0-7066 {}} {772 0 0 0-7264 {}} {772 0 0 0-7290 {}} {772 0 0 0-7517 {}} {772 0 0 0-7540 {}} {258 0 0 0-7632 {}} {256 0 0 0-7746 {}} {256 0 0 0-7772 {}} {130 0 0 0-7789 {}} {256 0 0 0-7998 {}} {256 0 0 0-8021 {}}} CYCLES {}}
set a(0-7578) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#15.psp)(8-2)#6 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1630 LOC {1 0.034615375 169 0.0 169 0.0 171 0.8291185999999999} PREDS {{146 0 0 0-7569 {}} {258 0 0 0-7564 {}}} SUCCS {{259 0 1.564 0-7579 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7579) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(4).@)#12 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1631 LOC {163 1.0 169 0.9415 169 1.0 170 0.09437493750000003 172 0.09437493750000003} PREDS {{259 0 1.564 0-7578 {}} {146 0 0 0-7569 {}} {258 0 1.564 0-7542 {}} {258 0 1.564 0-7519 {}} {258 0 1.564 0-7292 {}} {258 0 1.564 0-7266 {}} {258 0 1.564 0-7068 {}} {258 0 1.564 0-7045 {}} {258 0 1.564 0-6818 {}} {258 0 1.564 0-6792 {}} {258 0 1.564 0-6585 {}} {258 0 1.564 0-6562 {}} {258 0 1.564 0-6337 {}} {258 0 1.564 0-6318 {}} {774 0 1.564 0-8023 {}} {774 0 1.564 0-8000 {}} {774 0 1.564 0-7774 {}} {774 0 1.564 0-7748 {}}} SUCCS {{772 0 0 0-6318 {}} {772 0 0 0-6337 {}} {772 0 0 0-6562 {}} {772 0 0 0-6585 {}} {772 0 0 0-6792 {}} {772 0 0 0-6818 {}} {772 0 0 0-7045 {}} {772 0 0 0-7068 {}} {772 0 0 0-7266 {}} {772 0 0 0-7292 {}} {772 0 0 0-7519 {}} {772 0 0 0-7542 {}} {258 0 0 0-7632 {}} {256 0 0 0-7748 {}} {256 0 0 0-7774 {}} {130 0 0 0-7789 {}} {256 0 0 0-8000 {}} {256 0 0 0-8023 {}}} CYCLES {}}
set a(0-7580) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#15.psp)(8-2)#7 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1632 LOC {1 0.034615375 169 0.0 169 0.0 171 0.8291185999999999} PREDS {{146 0 0 0-7569 {}} {258 0 0 0-7564 {}}} SUCCS {{259 0 1.564 0-7581 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7581) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(14,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(5).@)#12 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1633 LOC {163 1.0 169 0.9415 169 1.0 170 0.09437493750000003 172 0.09437493750000003} PREDS {{259 0 1.564 0-7580 {}} {146 0 0 0-7569 {}} {258 0 1.564 0-7544 {}} {258 0 1.564 0-7521 {}} {258 0 1.564 0-7294 {}} {258 0 1.564 0-7268 {}} {258 0 1.564 0-7070 {}} {258 0 1.564 0-7047 {}} {258 0 1.564 0-6820 {}} {258 0 1.564 0-6794 {}} {258 0 1.564 0-6587 {}} {258 0 1.564 0-6564 {}} {258 0 1.564 0-6338 {}} {258 0 1.564 0-6320 {}} {774 0 1.564 0-8025 {}} {774 0 1.564 0-8002 {}} {774 0 1.564 0-7776 {}} {774 0 1.564 0-7750 {}}} SUCCS {{772 0 0 0-6320 {}} {772 0 0 0-6338 {}} {772 0 0 0-6564 {}} {772 0 0 0-6587 {}} {772 0 0 0-6794 {}} {772 0 0 0-6820 {}} {772 0 0 0-7047 {}} {772 0 0 0-7070 {}} {772 0 0 0-7268 {}} {772 0 0 0-7294 {}} {772 0 0 0-7521 {}} {772 0 0 0-7544 {}} {258 0 0 0-7632 {}} {256 0 0 0-7750 {}} {256 0 0 0-7776 {}} {130 0 0 0-7789 {}} {256 0 0 0-8002 {}} {256 0 0 0-8025 {}}} CYCLES {}}
set a(0-7582) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#15.psp)(8-2)#8 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1634 LOC {1 0.034615375 169 0.0 169 0.0 171 0.8291185999999999} PREDS {{146 0 0 0-7569 {}} {258 0 0 0-7564 {}}} SUCCS {{259 0 1.564 0-7583 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7583) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(15,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(6).@)#12 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1635 LOC {163 1.0 169 0.9415 169 1.0 170 0.09437493750000003 172 0.09437493750000003} PREDS {{259 0 1.564 0-7582 {}} {146 0 0 0-7569 {}} {258 0 1.564 0-7546 {}} {258 0 1.564 0-7523 {}} {258 0 1.564 0-7296 {}} {258 0 1.564 0-7270 {}} {258 0 1.564 0-7072 {}} {258 0 1.564 0-7049 {}} {258 0 1.564 0-6822 {}} {258 0 1.564 0-6796 {}} {258 0 1.564 0-6589 {}} {258 0 1.564 0-6566 {}} {258 0 1.564 0-6339 {}} {258 0 1.564 0-6322 {}} {774 0 1.564 0-8027 {}} {774 0 1.564 0-8004 {}} {774 0 1.564 0-7778 {}} {774 0 1.564 0-7752 {}}} SUCCS {{772 0 0 0-6322 {}} {772 0 0 0-6339 {}} {772 0 0 0-6566 {}} {772 0 0 0-6589 {}} {772 0 0 0-6796 {}} {772 0 0 0-6822 {}} {772 0 0 0-7049 {}} {772 0 0 0-7072 {}} {772 0 0 0-7270 {}} {772 0 0 0-7296 {}} {772 0 0 0-7523 {}} {772 0 0 0-7546 {}} {258 0 0 0-7632 {}} {256 0 0 0-7752 {}} {256 0 0 0-7778 {}} {130 0 0 0-7789 {}} {256 0 0 0-8004 {}} {256 0 0 0-8027 {}}} CYCLES {}}
set a(0-7584) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#15.psp)(8-2) TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1636 LOC {1 0.034615375 169 0.0 169 0.0 171 0.8291185999999999} PREDS {{146 0 0 0-7569 {}} {258 0 0 0-7564 {}}} SUCCS {{259 0 1.564 0-7585 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7585) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(16,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(7).@)#12 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1637 LOC {163 1.0 169 0.9415 169 1.0 170 0.09437493750000003 172 0.09437493750000003} PREDS {{259 0 1.564 0-7584 {}} {146 0 0 0-7569 {}} {258 0 1.564 0-7548 {}} {258 0 1.564 0-7525 {}} {258 0 1.564 0-7298 {}} {258 0 1.564 0-7272 {}} {258 0 1.564 0-7074 {}} {258 0 1.564 0-7051 {}} {258 0 1.564 0-6824 {}} {258 0 1.564 0-6798 {}} {258 0 1.564 0-6591 {}} {258 0 1.564 0-6568 {}} {258 0 1.564 0-6340 {}} {258 0 1.564 0-6324 {}} {774 0 1.564 0-8029 {}} {774 0 1.564 0-8006 {}} {774 0 1.564 0-7780 {}} {774 0 1.564 0-7754 {}}} SUCCS {{772 0 0 0-6324 {}} {772 0 0 0-6340 {}} {772 0 0 0-6568 {}} {772 0 0 0-6591 {}} {772 0 0 0-6798 {}} {772 0 0 0-6824 {}} {772 0 0 0-7051 {}} {772 0 0 0-7074 {}} {772 0 0 0-7272 {}} {772 0 0 0-7298 {}} {772 0 0 0-7525 {}} {772 0 0 0-7548 {}} {258 0 0 0-7632 {}} {256 0 0 0-7754 {}} {256 0 0 0-7780 {}} {130 0 0 0-7789 {}} {256 0 0 0-8006 {}} {256 0 0 0-8029 {}}} CYCLES {}}
set a(0-7586) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP-7:COMP_LOOP:conc#3.idiv(9:1))(1-0)#3 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1638 LOC {1 0.034615375 3 0.0 3 0.0 172 0.80297815} PREDS {{258 0 0 0-7564 {}}} SUCCS {{258 0 0 0-7590 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7587) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP-7:COMP_LOOP:conc#3.idiv(9:1))(1-0)#4 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1639 LOC {1 0.034615375 3 0.0 3 0.0 172 0.80297815} PREDS {{258 0 0 0-7564 {}}} SUCCS {{258 0 0 0-7590 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7588) {AREA_SCORE {} NAME COMP_LOOP:asn#91 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1640 LOC {0 1.0 3 0.0 3 0.0 3 0.0 172 0.80297815} PREDS {} SUCCS {{259 0 0 0-7589 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7589) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j(10:0))(0)#55 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1641 LOC {0 1.0 3 0.0 3 0.0 172 0.80297815} PREDS {{259 0 0 0-7588 {}}} SUCCS {{259 0 0 0-7590 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7590) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:nor#24 TYPE NOR PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1642 LOC {1 0.034615375 3 0.0 3 0.0 172 0.80297815} PREDS {{259 0 0 0-7589 {}} {258 0 0 0-7587 {}} {258 0 0 0-7586 {}}} SUCCS {{258 0 0 0-7632 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7591) {AREA_SCORE {} NAME COMP_LOOP:asn#92 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1643 LOC {0 1.0 170 0.0 170 0.0 170 0.0 172 0.80297815} PREDS {} SUCCS {{259 0 0 0-7592 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7592) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j(10:0))(0)#56 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1644 LOC {0 1.0 170 0.0 170 0.0 172 0.80297815} PREDS {{259 0 0 0-7591 {}}} SUCCS {{258 0 0 0-7596 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7593) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP-7:COMP_LOOP:conc#3.idiv(9:1))(1-0)#7 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1645 LOC {1 0.034615375 170 0.0 170 0.0 172 0.80297815} PREDS {{258 0 0 0-7564 {}}} SUCCS {{258 0 0 0-7595 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7594) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP-7:COMP_LOOP:conc#3.idiv(9:1))(1-0)#8 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1646 LOC {1 0.034615375 170 0.0 170 0.0 172 0.80297815} PREDS {{258 0 0 0-7564 {}}} SUCCS {{259 0 0 0-7595 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7595) {AREA_SCORE {} NAME COMP_LOOP:nor#73 TYPE NOR PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1647 LOC {1 0.034615375 170 0.0 170 0.0 172 0.80297815} PREDS {{259 0 0 0-7594 {}} {258 0 0 0-7593 {}}} SUCCS {{259 0 0 0-7596 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7596) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#168 TYPE AND PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1648 LOC {1 0.034615375 170 0.0 170 0.0 172 0.80297815} PREDS {{259 0 0 0-7595 {}} {258 0 0 0-7592 {}}} SUCCS {{258 0 0 0-7632 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7597) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP-7:COMP_LOOP:conc#3.idiv(9:1))(1-0)#9 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1649 LOC {1 0.034615375 170 0.0 170 0.0 172 0.80297815} PREDS {{258 0 0 0-7564 {}}} SUCCS {{258 0 0 0-7602 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7598) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP-7:COMP_LOOP:conc#3.idiv(9:1))(1-0)#10 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1650 LOC {1 0.034615375 170 0.0 170 0.0 172 0.80297815} PREDS {{258 0 0 0-7564 {}}} SUCCS {{258 0 0 0-7601 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7599) {AREA_SCORE {} NAME COMP_LOOP:asn#93 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1651 LOC {0 1.0 170 0.0 170 0.0 170 0.0 172 0.80297815} PREDS {} SUCCS {{259 0 0 0-7600 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7600) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j(10:0))(0)#61 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1652 LOC {0 1.0 170 0.0 170 0.0 172 0.80297815} PREDS {{259 0 0 0-7599 {}}} SUCCS {{259 0 0 0-7601 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7601) {AREA_SCORE {} NAME COMP_LOOP:nor#74 TYPE NOR PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1653 LOC {1 0.034615375 170 0.0 170 0.0 172 0.80297815} PREDS {{259 0 0 0-7600 {}} {258 0 0 0-7598 {}}} SUCCS {{259 0 0 0-7602 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7602) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#169 TYPE AND PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1654 LOC {1 0.034615375 170 0.0 170 0.0 172 0.80297815} PREDS {{259 0 0 0-7601 {}} {258 0 0 0-7597 {}}} SUCCS {{258 0 0 0-7632 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7603) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP-7:COMP_LOOP:conc#3.idiv(9:1))(1-0)#12 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1655 LOC {1 0.034615375 1 1.0 1 1.0 172 0.80297815} PREDS {{258 0 0 0-7564 {}}} SUCCS {{258 0 0 0-7608 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7604) {AREA_SCORE {} NAME COMP_LOOP:asn#94 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1656 LOC {0 1.0 3 0.0 3 0.0 3 0.0 172 0.80297815} PREDS {} SUCCS {{259 0 0 0-7605 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7605) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j(10:0))(0)#63 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1657 LOC {0 1.0 3 0.0 3 0.0 172 0.80297815} PREDS {{259 0 0 0-7604 {}}} SUCCS {{258 0 0 0-7608 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7606) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP-7:COMP_LOOP:conc#3.idiv(9:1))(1-0)#14 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1658 LOC {1 0.034615375 1 1.0 1 1.0 172 0.80297815} PREDS {{258 0 0 0-7564 {}}} SUCCS {{259 0 0 0-7607 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7607) {AREA_SCORE {} NAME COMP_LOOP:not#106 TYPE NOT PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1659 LOC {1 0.034615375 1 1.0 1 1.0 172 0.80297815} PREDS {{259 0 0 0-7606 {}}} SUCCS {{259 0 0 0-7608 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7608) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#170 TYPE AND PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1660 LOC {1 0.034615375 3 0.0 3 0.0 172 0.80297815} PREDS {{259 0 0 0-7607 {}} {258 0 0 0-7605 {}} {258 0 0 0-7603 {}}} SUCCS {{258 0 0 0-7632 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7609) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP-7:COMP_LOOP:conc#3.idiv(9:1))(1-0)#15 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1661 LOC {1 0.034615375 170 0.0 170 0.0 172 0.80297815} PREDS {{258 0 0 0-7564 {}}} SUCCS {{258 0 0 0-7614 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7610) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP-7:COMP_LOOP:conc#3.idiv(9:1))(1-0)#16 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1662 LOC {1 0.034615375 170 0.0 170 0.0 172 0.80297815} PREDS {{258 0 0 0-7564 {}}} SUCCS {{258 0 0 0-7613 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7611) {AREA_SCORE {} NAME COMP_LOOP:asn#95 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1663 LOC {0 1.0 170 0.0 170 0.0 170 0.0 172 0.80297815} PREDS {} SUCCS {{259 0 0 0-7612 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7612) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j(10:0))(0)#67 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1664 LOC {0 1.0 170 0.0 170 0.0 172 0.80297815} PREDS {{259 0 0 0-7611 {}}} SUCCS {{259 0 0 0-7613 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7613) {AREA_SCORE {} NAME COMP_LOOP:nor#75 TYPE NOR PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1665 LOC {1 0.034615375 170 0.0 170 0.0 172 0.80297815} PREDS {{259 0 0 0-7612 {}} {258 0 0 0-7610 {}}} SUCCS {{259 0 0 0-7614 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7614) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#171 TYPE AND PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1666 LOC {1 0.034615375 170 0.0 170 0.0 172 0.80297815} PREDS {{259 0 0 0-7613 {}} {258 0 0 0-7609 {}}} SUCCS {{258 0 0 0-7632 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7615) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP-7:COMP_LOOP:conc#3.idiv(9:1))(1-0)#18 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1667 LOC {1 0.034615375 1 1.0 1 1.0 172 0.80297815} PREDS {{258 0 0 0-7564 {}}} SUCCS {{258 0 0 0-7620 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7616) {AREA_SCORE {} NAME COMP_LOOP:asn#96 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1668 LOC {0 1.0 11 0.0 11 0.0 11 0.0 172 0.80297815} PREDS {} SUCCS {{259 0 0 0-7617 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7617) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j(10:0))(0)#69 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1669 LOC {0 1.0 11 0.0 11 0.0 172 0.80297815} PREDS {{259 0 0 0-7616 {}}} SUCCS {{258 0 0 0-7620 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7618) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP-7:COMP_LOOP:conc#3.idiv(9:1))(1-0)#20 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1670 LOC {1 0.034615375 1 1.0 1 1.0 172 0.80297815} PREDS {{258 0 0 0-7564 {}}} SUCCS {{259 0 0 0-7619 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7619) {AREA_SCORE {} NAME COMP_LOOP:not#107 TYPE NOT PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1671 LOC {1 0.034615375 1 1.0 1 1.0 172 0.80297815} PREDS {{259 0 0 0-7618 {}}} SUCCS {{259 0 0 0-7620 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7620) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#172 TYPE AND PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1672 LOC {1 0.034615375 11 0.0 11 0.0 172 0.80297815} PREDS {{259 0 0 0-7619 {}} {258 0 0 0-7617 {}} {258 0 0 0-7615 {}}} SUCCS {{258 0 0 0-7632 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7621) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP-7:COMP_LOOP:conc#3.idiv(9:1))(1-0)#21 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1673 LOC {1 0.034615375 1 1.0 1 1.0 172 0.80297815} PREDS {{258 0 0 0-7564 {}}} SUCCS {{258 0 0 0-7626 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7622) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP-7:COMP_LOOP:conc#3.idiv(9:1))(1-0)#22 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1674 LOC {1 0.034615375 1 1.0 1 1.0 172 0.80297815} PREDS {{258 0 0 0-7564 {}}} SUCCS {{258 0 0 0-7626 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7623) {AREA_SCORE {} NAME COMP_LOOP:asn#97 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1675 LOC {0 1.0 68 0.0 68 0.0 68 0.0 172 0.80297815} PREDS {} SUCCS {{259 0 0 0-7624 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7624) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j(10:0))(0)#73 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1676 LOC {0 1.0 68 0.0 68 0.0 172 0.80297815} PREDS {{259 0 0 0-7623 {}}} SUCCS {{259 0 0 0-7625 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7625) {AREA_SCORE {} NAME COMP_LOOP:not#108 TYPE NOT PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1677 LOC {1 0.0 68 0.0 68 0.0 172 0.80297815} PREDS {{259 0 0 0-7624 {}}} SUCCS {{259 0 0 0-7626 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7626) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#173 TYPE AND PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1678 LOC {1 0.034615375 68 0.0 68 0.0 172 0.80297815} PREDS {{259 0 0 0-7625 {}} {258 0 0 0-7622 {}} {258 0 0 0-7621 {}}} SUCCS {{258 0 0 0-7632 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7627) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP-7:COMP_LOOP:conc#3.idiv(9:1))(1-0)#24 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1679 LOC {1 0.034615375 3 0.0 3 0.0 172 0.80297815} PREDS {{258 0 0 0-7564 {}}} SUCCS {{258 0 0 0-7631 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7628) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP-7:COMP_LOOP:conc#3.idiv(9:1))(1-0)#25 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1680 LOC {1 0.034615375 3 0.0 3 0.0 172 0.80297815} PREDS {{258 0 0 0-7564 {}}} SUCCS {{258 0 0 0-7631 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7629) {AREA_SCORE {} NAME COMP_LOOP:asn#98 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1681 LOC {0 1.0 43 0.0 43 0.0 43 0.0 172 0.80297815} PREDS {} SUCCS {{259 0 0 0-7630 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7630) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j(10:0))(0)#3 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1682 LOC {0 1.0 43 0.0 43 0.0 172 0.80297815} PREDS {{259 0 0 0-7629 {}}} SUCCS {{259 0 0 0-7631 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7631) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#174 TYPE AND PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1683 LOC {1 0.034615375 43 0.0 43 0.0 172 0.80297815} PREDS {{259 0 0 0-7630 {}} {258 0 0 0-7628 {}} {258 0 0 0-7627 {}}} SUCCS {{259 0 0 0-7632 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7632) {AREA_SCORE 215.45 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mux1hot(64,8) QUANTITY 20 NAME COMP_LOOP:mux1h#12 TYPE MUX1HOT DELAY {0.78 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1684 LOC {164 0.094375 170 0.9511217999999999 170 0.9511217999999999 170 0.999999942628205 172 0.8518562926282051} PREDS {{259 0 0 0-7631 {}} {258 0 0 0-7626 {}} {258 0 0 0-7620 {}} {258 0 0 0-7614 {}} {258 0 0 0-7608 {}} {258 0 0 0-7602 {}} {258 0 0 0-7596 {}} {258 0 0 0-7590 {}} {258 0 0 0-7585 {}} {258 0 0 0-7583 {}} {258 0 0 0-7581 {}} {258 0 0 0-7579 {}} {258 0 0 0-7577 {}} {258 0 0 0-7575 {}} {258 0 0 0-7573 {}} {258 0 0 0-7571 {}} {258 0 0 0-6016 {}} {258 0 0 0-6015 {}} {258 0 0 0-6014 {}} {258 0 0 0-6013 {}} {258 0 0 0-6012 {}} {258 0 0 0-6011 {}} {258 0 0 0-6010 {}} {258 0 0 0-6009 {}}} SUCCS {{258 0 0 0-7698 {}} {258 0 0 0-7755 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7633) {AREA_SCORE {} NAME VEC_LOOP:j:asn#9 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1685 LOC {0 1.0 1 0.0 1 0.0 1 0.0 171 0.7769290999999999} PREDS {} SUCCS {{259 0 0 0-7634 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7634) {AREA_SCORE {} NAME COMP_LOOP-7:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0)#1 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1686 LOC {0 1.0 1 0.0 1 0.0 171 0.7769290999999999} PREDS {{259 0 0 0-7633 {}}} SUCCS {{258 0 0 0-7638 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7635) {AREA_SCORE {} NAME COMP_LOOP:k:asn#25 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1687 LOC {0 1.0 1 0.0 1 0.0 1 0.0 171 0.7769290999999999} PREDS {{774 0 0 0-8033 {}}} SUCCS {{259 0 0 0-7636 {}} {130 0 0 0-7789 {}} {256 0 0 0-8033 {}}} CYCLES {}}
set a(0-7636) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:3))(6-0)#26 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1688 LOC {0 1.0 1 0.0 1 0.0 171 0.7769290999999999} PREDS {{259 0 0 0-7635 {}}} SUCCS {{259 0 0 0-7637 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7637) {AREA_SCORE {} NAME COMP_LOOP:conc#32 TYPE CONCATENATE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1689 LOC {0 1.0 1 0.9478105 1 0.9478105 171 0.7769290999999999} PREDS {{259 0 0 0-7636 {}}} SUCCS {{259 0 0 0-7638 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7638) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add3(10,0,10,0,11,0,11) QUANTITY 8 NAME COMP_LOOP-7:acc#10 TYPE ACCU DELAY {0.84 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1690 LOC {1 0.0 1 0.9478105 1 0.9478105 1 0.9999999407051282 171 0.8291185407051281} PREDS {{259 0 0 0-7637 {}} {258 0 0 0-7634 {}}} SUCCS {{259 0 0 0-7639 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7639) {AREA_SCORE {} NAME COMP_LOOP-7:slc(COMP_LOOP:acc#10)(10-1) TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1691 LOC {1 0.0521895 1 1.0 1 1.0 171 0.8291185999999999} PREDS {{259 0 0 0-7638 {}}} SUCCS {{259 0 0 0-7640 {}} {258 0 0 0-7642 {}} {258 0 0 0-7644 {}} {258 0 0 0-7646 {}} {258 0 0 0-7648 {}} {258 0 0 0-7650 {}} {258 0 0 0-7652 {}} {258 0 0 0-7654 {}} {258 0 0 0-7656 {}} {258 0 0 0-7658 {}} {258 0 0 0-7659 {}} {258 0 0 0-7660 {}} {258 0 0 0-7662 {}} {258 0 0 0-7663 {}} {258 0 0 0-7664 {}} {258 0 0 0-7667 {}} {258 0 0 0-7668 {}} {258 0 0 0-7669 {}} {258 0 0 0-7672 {}} {258 0 0 0-7673 {}} {258 0 0 0-7674 {}} {258 0 0 0-7677 {}} {258 0 0 0-7678 {}} {258 0 0 0-7679 {}} {258 0 0 0-7682 {}} {258 0 0 0-7683 {}} {258 0 0 0-7684 {}} {258 0 0 0-7687 {}} {258 0 0 0-7688 {}} {258 0 0 0-7689 {}} {258 0 0 0-7692 {}} {258 0 0 0-7693 {}} {258 0 0 0-7694 {}} {258 0 0 0-7737 {}} {258 0 0 0-7739 {}} {258 0 0 0-7741 {}} {258 0 0 0-7743 {}} {258 0 0 0-7745 {}} {258 0 0 0-7747 {}} {258 0 0 0-7749 {}} {258 0 0 0-7751 {}} {258 0 0 0-7753 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7640) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#7)(2-0) TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1692 LOC {1 0.0521895 1 1.0 1 1.0 171 0.8291185999999999} PREDS {{259 0 0 0-7639 {}}} SUCCS {{259 0 0 0-7641 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7641) {AREA_SCORE {} NAME COMP_LOOP:switch#13 TYPE SELECT PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1693 LOC {1 0.0521895 1 1.0 1 1.0 171 0.8291185999999999} PREDS {{259 0 0 0-7640 {}}} SUCCS {{146 0 0 0-7642 {}} {146 0 0 0-7643 {}} {146 0 0 0-7644 {}} {146 0 0 0-7645 {}} {146 0 0 0-7646 {}} {146 0 0 0-7647 {}} {146 0 0 0-7648 {}} {146 0 0 0-7649 {}} {146 0 0 0-7650 {}} {146 0 0 0-7651 {}} {146 0 0 0-7652 {}} {146 0 0 0-7653 {}} {146 0 0 0-7654 {}} {146 0 0 0-7655 {}} {146 0 0 0-7656 {}} {146 0 0 0-7657 {}}} CYCLES {}}
set a(0-7642) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#7)(9-3)#2 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1694 LOC {1 0.0521895 170 0.0 170 0.0 171 0.8291185999999999} PREDS {{146 0 0 0-7641 {}} {258 0 0 0-7639 {}}} SUCCS {{259 0 1.564 0-7643 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7643) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(9,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(0).@)#13 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1695 LOC {163 1.0 170 0.9415 170 1.0 171 0.09437493750000003 172 0.09437493750000003} PREDS {{259 0 1.564 0-7642 {}} {146 0 0 0-7641 {}} {258 0 1.564 0-7534 {}} {258 0 1.564 0-7511 {}} {258 0 1.564 0-7284 {}} {258 0 1.564 0-7258 {}} {258 0 1.564 0-7060 {}} {258 0 1.564 0-7037 {}} {258 0 1.564 0-6810 {}} {258 0 1.564 0-6784 {}} {258 0 1.564 0-6577 {}} {258 0 1.564 0-6554 {}} {258 0 1.564 0-6333 {}} {258 0 1.564 0-6310 {}} {774 0 1.564 0-8015 {}} {774 0 1.564 0-7992 {}} {774 0 1.564 0-7766 {}} {774 0 1.564 0-7740 {}}} SUCCS {{772 0 0 0-6310 {}} {772 0 0 0-6333 {}} {772 0 0 0-6554 {}} {772 0 0 0-6577 {}} {772 0 0 0-6784 {}} {772 0 0 0-6810 {}} {772 0 0 0-7037 {}} {772 0 0 0-7060 {}} {772 0 0 0-7258 {}} {772 0 0 0-7284 {}} {772 0 0 0-7511 {}} {772 0 0 0-7534 {}} {258 0 0 0-7696 {}} {256 0 0 0-7740 {}} {256 0 0 0-7766 {}} {130 0 0 0-7789 {}} {256 0 0 0-7992 {}} {256 0 0 0-8015 {}}} CYCLES {}}
set a(0-7644) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#7)(9-3)#3 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1696 LOC {1 0.0521895 170 0.0 170 0.0 171 0.8291185999999999} PREDS {{146 0 0 0-7641 {}} {258 0 0 0-7639 {}}} SUCCS {{259 0 1.564 0-7645 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7645) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(10,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(1).@)#13 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1697 LOC {163 1.0 170 0.9415 170 1.0 171 0.09437493750000003 172 0.09437493750000003} PREDS {{259 0 1.564 0-7644 {}} {146 0 0 0-7641 {}} {258 0 1.564 0-7536 {}} {258 0 1.564 0-7513 {}} {258 0 1.564 0-7286 {}} {258 0 1.564 0-7260 {}} {258 0 1.564 0-7062 {}} {258 0 1.564 0-7039 {}} {258 0 1.564 0-6812 {}} {258 0 1.564 0-6786 {}} {258 0 1.564 0-6579 {}} {258 0 1.564 0-6556 {}} {258 0 1.564 0-6334 {}} {258 0 1.564 0-6312 {}} {774 0 1.564 0-8017 {}} {774 0 1.564 0-7994 {}} {774 0 1.564 0-7768 {}} {774 0 1.564 0-7742 {}}} SUCCS {{772 0 0 0-6312 {}} {772 0 0 0-6334 {}} {772 0 0 0-6556 {}} {772 0 0 0-6579 {}} {772 0 0 0-6786 {}} {772 0 0 0-6812 {}} {772 0 0 0-7039 {}} {772 0 0 0-7062 {}} {772 0 0 0-7260 {}} {772 0 0 0-7286 {}} {772 0 0 0-7513 {}} {772 0 0 0-7536 {}} {258 0 0 0-7696 {}} {256 0 0 0-7742 {}} {256 0 0 0-7768 {}} {130 0 0 0-7789 {}} {256 0 0 0-7994 {}} {256 0 0 0-8017 {}}} CYCLES {}}
set a(0-7646) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#7)(9-3)#4 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1698 LOC {1 0.0521895 170 0.0 170 0.0 171 0.8291185999999999} PREDS {{146 0 0 0-7641 {}} {258 0 0 0-7639 {}}} SUCCS {{259 0 1.564 0-7647 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7647) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(11,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(2).@)#13 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1699 LOC {163 1.0 170 0.9415 170 1.0 171 0.09437493750000003 172 0.09437493750000003} PREDS {{259 0 1.564 0-7646 {}} {146 0 0 0-7641 {}} {258 0 1.564 0-7538 {}} {258 0 1.564 0-7515 {}} {258 0 1.564 0-7288 {}} {258 0 1.564 0-7262 {}} {258 0 1.564 0-7064 {}} {258 0 1.564 0-7041 {}} {258 0 1.564 0-6814 {}} {258 0 1.564 0-6788 {}} {258 0 1.564 0-6581 {}} {258 0 1.564 0-6558 {}} {258 0 1.564 0-6335 {}} {258 0 1.564 0-6314 {}} {774 0 1.564 0-8019 {}} {774 0 1.564 0-7996 {}} {774 0 1.564 0-7770 {}} {774 0 1.564 0-7744 {}}} SUCCS {{772 0 0 0-6314 {}} {772 0 0 0-6335 {}} {772 0 0 0-6558 {}} {772 0 0 0-6581 {}} {772 0 0 0-6788 {}} {772 0 0 0-6814 {}} {772 0 0 0-7041 {}} {772 0 0 0-7064 {}} {772 0 0 0-7262 {}} {772 0 0 0-7288 {}} {772 0 0 0-7515 {}} {772 0 0 0-7538 {}} {258 0 0 0-7696 {}} {256 0 0 0-7744 {}} {256 0 0 0-7770 {}} {130 0 0 0-7789 {}} {256 0 0 0-7996 {}} {256 0 0 0-8019 {}}} CYCLES {}}
set a(0-7648) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#7)(9-3)#5 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1700 LOC {1 0.0521895 170 0.0 170 0.0 171 0.8291185999999999} PREDS {{146 0 0 0-7641 {}} {258 0 0 0-7639 {}}} SUCCS {{259 0 1.564 0-7649 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7649) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(12,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(3).@)#13 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1701 LOC {163 1.0 170 0.9415 170 1.0 171 0.09437493750000003 172 0.09437493750000003} PREDS {{259 0 1.564 0-7648 {}} {146 0 0 0-7641 {}} {258 0 1.564 0-7540 {}} {258 0 1.564 0-7517 {}} {258 0 1.564 0-7290 {}} {258 0 1.564 0-7264 {}} {258 0 1.564 0-7066 {}} {258 0 1.564 0-7043 {}} {258 0 1.564 0-6816 {}} {258 0 1.564 0-6790 {}} {258 0 1.564 0-6583 {}} {258 0 1.564 0-6560 {}} {258 0 1.564 0-6336 {}} {258 0 1.564 0-6316 {}} {774 0 1.564 0-8021 {}} {774 0 1.564 0-7998 {}} {774 0 1.564 0-7772 {}} {774 0 1.564 0-7746 {}}} SUCCS {{772 0 0 0-6316 {}} {772 0 0 0-6336 {}} {772 0 0 0-6560 {}} {772 0 0 0-6583 {}} {772 0 0 0-6790 {}} {772 0 0 0-6816 {}} {772 0 0 0-7043 {}} {772 0 0 0-7066 {}} {772 0 0 0-7264 {}} {772 0 0 0-7290 {}} {772 0 0 0-7517 {}} {772 0 0 0-7540 {}} {258 0 0 0-7696 {}} {256 0 0 0-7746 {}} {256 0 0 0-7772 {}} {130 0 0 0-7789 {}} {256 0 0 0-7998 {}} {256 0 0 0-8021 {}}} CYCLES {}}
set a(0-7650) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#7)(9-3)#6 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1702 LOC {1 0.0521895 170 0.0 170 0.0 171 0.8291185999999999} PREDS {{146 0 0 0-7641 {}} {258 0 0 0-7639 {}}} SUCCS {{259 0 1.564 0-7651 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7651) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(4).@)#13 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1703 LOC {163 1.0 170 0.9415 170 1.0 171 0.09437493750000003 172 0.09437493750000003} PREDS {{259 0 1.564 0-7650 {}} {146 0 0 0-7641 {}} {258 0 1.564 0-7542 {}} {258 0 1.564 0-7519 {}} {258 0 1.564 0-7292 {}} {258 0 1.564 0-7266 {}} {258 0 1.564 0-7068 {}} {258 0 1.564 0-7045 {}} {258 0 1.564 0-6818 {}} {258 0 1.564 0-6792 {}} {258 0 1.564 0-6585 {}} {258 0 1.564 0-6562 {}} {258 0 1.564 0-6337 {}} {258 0 1.564 0-6318 {}} {774 0 1.564 0-8023 {}} {774 0 1.564 0-8000 {}} {774 0 1.564 0-7774 {}} {774 0 1.564 0-7748 {}}} SUCCS {{772 0 0 0-6318 {}} {772 0 0 0-6337 {}} {772 0 0 0-6562 {}} {772 0 0 0-6585 {}} {772 0 0 0-6792 {}} {772 0 0 0-6818 {}} {772 0 0 0-7045 {}} {772 0 0 0-7068 {}} {772 0 0 0-7266 {}} {772 0 0 0-7292 {}} {772 0 0 0-7519 {}} {772 0 0 0-7542 {}} {258 0 0 0-7696 {}} {256 0 0 0-7748 {}} {256 0 0 0-7774 {}} {130 0 0 0-7789 {}} {256 0 0 0-8000 {}} {256 0 0 0-8023 {}}} CYCLES {}}
set a(0-7652) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#7)(9-3)#7 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1704 LOC {1 0.0521895 170 0.0 170 0.0 171 0.8291185999999999} PREDS {{146 0 0 0-7641 {}} {258 0 0 0-7639 {}}} SUCCS {{259 0 1.564 0-7653 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7653) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(14,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(5).@)#13 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1705 LOC {163 1.0 170 0.9415 170 1.0 171 0.09437493750000003 172 0.09437493750000003} PREDS {{259 0 1.564 0-7652 {}} {146 0 0 0-7641 {}} {258 0 1.564 0-7544 {}} {258 0 1.564 0-7521 {}} {258 0 1.564 0-7294 {}} {258 0 1.564 0-7268 {}} {258 0 1.564 0-7070 {}} {258 0 1.564 0-7047 {}} {258 0 1.564 0-6820 {}} {258 0 1.564 0-6794 {}} {258 0 1.564 0-6587 {}} {258 0 1.564 0-6564 {}} {258 0 1.564 0-6338 {}} {258 0 1.564 0-6320 {}} {774 0 1.564 0-8025 {}} {774 0 1.564 0-8002 {}} {774 0 1.564 0-7776 {}} {774 0 1.564 0-7750 {}}} SUCCS {{772 0 0 0-6320 {}} {772 0 0 0-6338 {}} {772 0 0 0-6564 {}} {772 0 0 0-6587 {}} {772 0 0 0-6794 {}} {772 0 0 0-6820 {}} {772 0 0 0-7047 {}} {772 0 0 0-7070 {}} {772 0 0 0-7268 {}} {772 0 0 0-7294 {}} {772 0 0 0-7521 {}} {772 0 0 0-7544 {}} {258 0 0 0-7696 {}} {256 0 0 0-7750 {}} {256 0 0 0-7776 {}} {130 0 0 0-7789 {}} {256 0 0 0-8002 {}} {256 0 0 0-8025 {}}} CYCLES {}}
set a(0-7654) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#7)(9-3)#8 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1706 LOC {1 0.0521895 170 0.0 170 0.0 171 0.8291185999999999} PREDS {{146 0 0 0-7641 {}} {258 0 0 0-7639 {}}} SUCCS {{259 0 1.564 0-7655 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7655) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(15,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(6).@)#13 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1707 LOC {163 1.0 170 0.9415 170 1.0 171 0.09437493750000003 172 0.09437493750000003} PREDS {{259 0 1.564 0-7654 {}} {146 0 0 0-7641 {}} {258 0 1.564 0-7546 {}} {258 0 1.564 0-7523 {}} {258 0 1.564 0-7296 {}} {258 0 1.564 0-7270 {}} {258 0 1.564 0-7072 {}} {258 0 1.564 0-7049 {}} {258 0 1.564 0-6822 {}} {258 0 1.564 0-6796 {}} {258 0 1.564 0-6589 {}} {258 0 1.564 0-6566 {}} {258 0 1.564 0-6339 {}} {258 0 1.564 0-6322 {}} {774 0 1.564 0-8027 {}} {774 0 1.564 0-8004 {}} {774 0 1.564 0-7778 {}} {774 0 1.564 0-7752 {}}} SUCCS {{772 0 0 0-6322 {}} {772 0 0 0-6339 {}} {772 0 0 0-6566 {}} {772 0 0 0-6589 {}} {772 0 0 0-6796 {}} {772 0 0 0-6822 {}} {772 0 0 0-7049 {}} {772 0 0 0-7072 {}} {772 0 0 0-7270 {}} {772 0 0 0-7296 {}} {772 0 0 0-7523 {}} {772 0 0 0-7546 {}} {258 0 0 0-7696 {}} {256 0 0 0-7752 {}} {256 0 0 0-7778 {}} {130 0 0 0-7789 {}} {256 0 0 0-8004 {}} {256 0 0 0-8027 {}}} CYCLES {}}
set a(0-7656) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#7)(9-3) TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1708 LOC {1 0.0521895 170 0.0 170 0.0 171 0.8291185999999999} PREDS {{146 0 0 0-7641 {}} {258 0 0 0-7639 {}}} SUCCS {{259 0 1.564 0-7657 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7657) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(16,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(7).@)#13 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1709 LOC {163 1.0 170 0.9415 170 1.0 171 0.09437493750000003 172 0.09437493750000003} PREDS {{259 0 1.564 0-7656 {}} {146 0 0 0-7641 {}} {258 0 1.564 0-7548 {}} {258 0 1.564 0-7525 {}} {258 0 1.564 0-7298 {}} {258 0 1.564 0-7272 {}} {258 0 1.564 0-7074 {}} {258 0 1.564 0-7051 {}} {258 0 1.564 0-6824 {}} {258 0 1.564 0-6798 {}} {258 0 1.564 0-6591 {}} {258 0 1.564 0-6568 {}} {258 0 1.564 0-6340 {}} {258 0 1.564 0-6324 {}} {774 0 1.564 0-8029 {}} {774 0 1.564 0-8006 {}} {774 0 1.564 0-7780 {}} {774 0 1.564 0-7754 {}}} SUCCS {{772 0 0 0-6324 {}} {772 0 0 0-6340 {}} {772 0 0 0-6568 {}} {772 0 0 0-6591 {}} {772 0 0 0-6798 {}} {772 0 0 0-6824 {}} {772 0 0 0-7051 {}} {772 0 0 0-7074 {}} {772 0 0 0-7272 {}} {772 0 0 0-7298 {}} {772 0 0 0-7525 {}} {772 0 0 0-7548 {}} {258 0 0 0-7696 {}} {256 0 0 0-7754 {}} {256 0 0 0-7780 {}} {130 0 0 0-7789 {}} {256 0 0 0-8006 {}} {256 0 0 0-8029 {}}} CYCLES {}}
set a(0-7658) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#7)(2-0)#4 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1710 LOC {1 0.0521895 1 1.0 1 1.0 172 0.80297815} PREDS {{258 0 0 0-7639 {}}} SUCCS {{258 0 0 0-7661 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7659) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#7)(2-0)#5 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1711 LOC {1 0.0521895 1 1.0 1 1.0 172 0.80297815} PREDS {{258 0 0 0-7639 {}}} SUCCS {{258 0 0 0-7661 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7660) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#7)(2-0)#6 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1712 LOC {1 0.0521895 1 1.0 1 1.0 172 0.80297815} PREDS {{258 0 0 0-7639 {}}} SUCCS {{259 0 0 0-7661 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7661) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:nor#25 TYPE NOR PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1713 LOC {1 0.0521895 1 1.0 1 1.0 172 0.80297815} PREDS {{259 0 0 0-7660 {}} {258 0 0 0-7659 {}} {258 0 0 0-7658 {}}} SUCCS {{258 0 0 0-7696 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7662) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#7)(2-0)#7 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1714 LOC {1 0.0521895 171 0.0 171 0.0 172 0.80297815} PREDS {{258 0 0 0-7639 {}}} SUCCS {{258 0 0 0-7666 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7663) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#7)(2-0)#8 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1715 LOC {1 0.0521895 171 0.0 171 0.0 172 0.80297815} PREDS {{258 0 0 0-7639 {}}} SUCCS {{258 0 0 0-7665 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7664) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#7)(2-0)#9 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1716 LOC {1 0.0521895 171 0.0 171 0.0 172 0.80297815} PREDS {{258 0 0 0-7639 {}}} SUCCS {{259 0 0 0-7665 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7665) {AREA_SCORE {} NAME COMP_LOOP:nor#76 TYPE NOR PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1717 LOC {1 0.0521895 171 0.0 171 0.0 172 0.80297815} PREDS {{259 0 0 0-7664 {}} {258 0 0 0-7663 {}}} SUCCS {{259 0 0 0-7666 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7666) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#175 TYPE AND PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1718 LOC {1 0.0521895 171 0.0 171 0.0 172 0.80297815} PREDS {{259 0 0 0-7665 {}} {258 0 0 0-7662 {}}} SUCCS {{258 0 0 0-7696 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7667) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#7)(2-0)#10 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1719 LOC {1 0.0521895 171 0.0 171 0.0 172 0.80297815} PREDS {{258 0 0 0-7639 {}}} SUCCS {{258 0 0 0-7671 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7668) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#7)(2-0)#11 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1720 LOC {1 0.0521895 171 0.0 171 0.0 172 0.80297815} PREDS {{258 0 0 0-7639 {}}} SUCCS {{258 0 0 0-7670 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7669) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#7)(2-0)#12 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1721 LOC {1 0.0521895 171 0.0 171 0.0 172 0.80297815} PREDS {{258 0 0 0-7639 {}}} SUCCS {{259 0 0 0-7670 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7670) {AREA_SCORE {} NAME COMP_LOOP:nor#77 TYPE NOR PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1722 LOC {1 0.0521895 171 0.0 171 0.0 172 0.80297815} PREDS {{259 0 0 0-7669 {}} {258 0 0 0-7668 {}}} SUCCS {{259 0 0 0-7671 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7671) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#176 TYPE AND PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1723 LOC {1 0.0521895 171 0.0 171 0.0 172 0.80297815} PREDS {{259 0 0 0-7670 {}} {258 0 0 0-7667 {}}} SUCCS {{258 0 0 0-7696 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7672) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#7)(2-0)#13 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1724 LOC {1 0.0521895 1 1.0 1 1.0 172 0.80297815} PREDS {{258 0 0 0-7639 {}}} SUCCS {{258 0 0 0-7676 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7673) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#7)(2-0)#14 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1725 LOC {1 0.0521895 1 1.0 1 1.0 172 0.80297815} PREDS {{258 0 0 0-7639 {}}} SUCCS {{258 0 0 0-7676 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7674) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#7)(2-0)#15 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1726 LOC {1 0.0521895 1 1.0 1 1.0 172 0.80297815} PREDS {{258 0 0 0-7639 {}}} SUCCS {{259 0 0 0-7675 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7675) {AREA_SCORE {} NAME COMP_LOOP:not#109 TYPE NOT PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1727 LOC {1 0.0521895 1 1.0 1 1.0 172 0.80297815} PREDS {{259 0 0 0-7674 {}}} SUCCS {{259 0 0 0-7676 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7676) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#177 TYPE AND PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1728 LOC {1 0.0521895 1 1.0 1 1.0 172 0.80297815} PREDS {{259 0 0 0-7675 {}} {258 0 0 0-7673 {}} {258 0 0 0-7672 {}}} SUCCS {{258 0 0 0-7696 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7677) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#7)(2-0)#16 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1729 LOC {1 0.0521895 171 0.0 171 0.0 172 0.80297815} PREDS {{258 0 0 0-7639 {}}} SUCCS {{258 0 0 0-7681 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7678) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#7)(2-0)#17 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1730 LOC {1 0.0521895 171 0.0 171 0.0 172 0.80297815} PREDS {{258 0 0 0-7639 {}}} SUCCS {{258 0 0 0-7680 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7679) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#7)(2-0)#18 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1731 LOC {1 0.0521895 171 0.0 171 0.0 172 0.80297815} PREDS {{258 0 0 0-7639 {}}} SUCCS {{259 0 0 0-7680 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7680) {AREA_SCORE {} NAME COMP_LOOP:nor#78 TYPE NOR PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1732 LOC {1 0.0521895 171 0.0 171 0.0 172 0.80297815} PREDS {{259 0 0 0-7679 {}} {258 0 0 0-7678 {}}} SUCCS {{259 0 0 0-7681 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7681) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#178 TYPE AND PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1733 LOC {1 0.0521895 171 0.0 171 0.0 172 0.80297815} PREDS {{259 0 0 0-7680 {}} {258 0 0 0-7677 {}}} SUCCS {{258 0 0 0-7696 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7682) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#7)(2-0)#19 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1734 LOC {1 0.0521895 1 1.0 1 1.0 172 0.80297815} PREDS {{258 0 0 0-7639 {}}} SUCCS {{258 0 0 0-7686 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7683) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#7)(2-0)#20 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1735 LOC {1 0.0521895 1 1.0 1 1.0 172 0.80297815} PREDS {{258 0 0 0-7639 {}}} SUCCS {{258 0 0 0-7686 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7684) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#7)(2-0)#21 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1736 LOC {1 0.0521895 1 1.0 1 1.0 172 0.80297815} PREDS {{258 0 0 0-7639 {}}} SUCCS {{259 0 0 0-7685 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7685) {AREA_SCORE {} NAME COMP_LOOP:not#110 TYPE NOT PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1737 LOC {1 0.0521895 1 1.0 1 1.0 172 0.80297815} PREDS {{259 0 0 0-7684 {}}} SUCCS {{259 0 0 0-7686 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7686) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#179 TYPE AND PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1738 LOC {1 0.0521895 1 1.0 1 1.0 172 0.80297815} PREDS {{259 0 0 0-7685 {}} {258 0 0 0-7683 {}} {258 0 0 0-7682 {}}} SUCCS {{258 0 0 0-7696 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7687) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#7)(2-0)#22 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1739 LOC {1 0.0521895 1 1.0 1 1.0 172 0.80297815} PREDS {{258 0 0 0-7639 {}}} SUCCS {{258 0 0 0-7691 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7688) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#7)(2-0)#23 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1740 LOC {1 0.0521895 1 1.0 1 1.0 172 0.80297815} PREDS {{258 0 0 0-7639 {}}} SUCCS {{258 0 0 0-7691 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7689) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#7)(2-0)#24 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1741 LOC {1 0.0521895 1 1.0 1 1.0 172 0.80297815} PREDS {{258 0 0 0-7639 {}}} SUCCS {{259 0 0 0-7690 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7690) {AREA_SCORE {} NAME COMP_LOOP:not#111 TYPE NOT PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1742 LOC {1 0.0521895 1 1.0 1 1.0 172 0.80297815} PREDS {{259 0 0 0-7689 {}}} SUCCS {{259 0 0 0-7691 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7691) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#180 TYPE AND PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1743 LOC {1 0.0521895 1 1.0 1 1.0 172 0.80297815} PREDS {{259 0 0 0-7690 {}} {258 0 0 0-7688 {}} {258 0 0 0-7687 {}}} SUCCS {{258 0 0 0-7696 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7692) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#7)(2-0)#25 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1744 LOC {1 0.0521895 1 1.0 1 1.0 172 0.80297815} PREDS {{258 0 0 0-7639 {}}} SUCCS {{258 0 0 0-7695 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7693) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#7)(2-0)#26 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1745 LOC {1 0.0521895 1 1.0 1 1.0 172 0.80297815} PREDS {{258 0 0 0-7639 {}}} SUCCS {{258 0 0 0-7695 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7694) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#7)(2-0)#27 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1746 LOC {1 0.0521895 1 1.0 1 1.0 172 0.80297815} PREDS {{258 0 0 0-7639 {}}} SUCCS {{259 0 0 0-7695 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7695) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#181 TYPE AND PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1747 LOC {1 0.0521895 1 1.0 1 1.0 172 0.80297815} PREDS {{259 0 0 0-7694 {}} {258 0 0 0-7693 {}} {258 0 0 0-7692 {}}} SUCCS {{259 0 0 0-7696 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7696) {AREA_SCORE 215.45 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mux1hot(64,8) QUANTITY 20 NAME COMP_LOOP:mux1h#13 TYPE MUX1HOT DELAY {0.78 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1748 LOC {164 0.094375 171 0.80297815 171 0.80297815 171 0.8518562926282051 172 0.8518562926282051} PREDS {{259 0 0 0-7695 {}} {258 0 0 0-7691 {}} {258 0 0 0-7686 {}} {258 0 0 0-7681 {}} {258 0 0 0-7676 {}} {258 0 0 0-7671 {}} {258 0 0 0-7666 {}} {258 0 0 0-7661 {}} {258 0 0 0-7657 {}} {258 0 0 0-7655 {}} {258 0 0 0-7653 {}} {258 0 0 0-7651 {}} {258 0 0 0-7649 {}} {258 0 0 0-7647 {}} {258 0 0 0-7645 {}} {258 0 0 0-7643 {}} {258 0 0 0-6008 {}} {258 0 0 0-6007 {}} {258 0 0 0-6006 {}} {258 0 0 0-6005 {}} {258 0 0 0-6004 {}} {258 0 0 0-6003 {}} {258 0 0 0-6002 {}} {258 0 0 0-6001 {}}} SUCCS {{259 0 0 0-7697 {}} {258 0 0 0-7755 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7697) {AREA_SCORE {} NAME COMP_LOOP-7:factor2:not TYPE NOT PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1749 LOC {164 0.1432532 171 0.8518563499999999 171 0.8518563499999999 172 0.8518563499999999} PREDS {{259 0 0 0-7696 {}}} SUCCS {{259 0 0 0-7698 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7698) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(64,0,64,0,64) QUANTITY 16 NAME COMP_LOOP-7:acc#6 TYPE ACCU DELAY {0.77 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1750 LOC {164 0.1432532 171 0.8518563499999999 171 0.8518563499999999 171 0.9002437073717948 172 0.9002437073717948} PREDS {{259 0 0 0-7697 {}} {258 0 0 0-7632 {}}} SUCCS {{259 0 0 0-7699 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7699) {AREA_SCORE {} NAME COMP_LOOP-7:modulo_dev.base TYPE {C-CORE PORT} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1751 LOC {164 0.1916406 171 0.90024375 171 0.90024375 172 0.90024375} PREDS {{259 0 0 0-7698 {}} {128 0 0 0-7701 {}}} SUCCS {{258 0 0 0-7701 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7700) {AREA_SCORE {} NAME COMP_LOOP-7:modulo_dev.m TYPE {C-CORE PORT} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1752 LOC {164 0.0 171 0.90024375 171 0.90024375 172 0.90024375} PREDS {{128 0 0 0-7701 {}}} SUCCS {{259 0 0 0-7701 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7701) {AREA_SCORE 63500.57 LIBRARY cluster MODULE modulo_dev_5aba70be30c71e06949afd4ea79f22a65a69() QUANTITY 1 MULTICYCLE modulo_dev_5aba70be30c71e06949afd4ea79f22a65a69() MINCLKPRD 5.96 NAME COMP_LOOP-7:modulo_dev() TYPE C-CORE DELAY {11cy+0.10 ns} INPUT_DELAY {1.60 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1753 LOC {164 1.0 171 0.92 171 1.0 183 0.0064061875000001045 184 0.0064061875000001045} PREDS {{259 0 0 0-7700 {}} {258 0 0 0-7699 {}}} SUCCS {{128 0 0 0-7699 {}} {128 0 0 0-7700 {}} {259 0 0 0-7702 {}}} CYCLES {}}
set a(0-7702) {AREA_SCORE {} NAME COMP_LOOP-7:modulo_dev.return TYPE {C-CORE PORT} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1754 LOC {176 0.006406225 183 0.11639707499999999 183 0.11639707499999999 184 0.11639707499999999} PREDS {{259 0 0 0-7701 {}}} SUCCS {{258 0 0 0-7732 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7703) {AREA_SCORE {} NAME COMP_LOOP:k:asn#26 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1755 LOC {0 1.0 6 0.0 6 0.0 6 0.0 182 0.069711025} PREDS {{774 0 0 0-8033 {}}} SUCCS {{259 0 0 0-7704 {}} {130 0 0 0-7789 {}} {256 0 0 0-8033 {}}} CYCLES {}}
set a(0-7704) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:3))(6-0)#27 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1756 LOC {0 1.0 6 0.0 6 0.0 182 0.069711025} PREDS {{259 0 0 0-7703 {}}} SUCCS {{259 0 0 0-7705 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7705) {AREA_SCORE {} NAME COMP_LOOP:tmp:conc#6 TYPE CONCATENATE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1757 LOC {0 1.0 6 0.079854175 6 0.079854175 182 0.069711025} PREDS {{259 0 0 0-7704 {}}} SUCCS {{259 0 0 0-7706 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7706) {AREA_SCORE 6670.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mul(64,0,64,0,64) QUANTITY 1 NAME COMP_LOOP-7:tmp:mul TYPE MUL DELAY {12.54 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1758 LOC {1 0.0322516 6 0.079854175 6 0.079854175 6 0.86370078884964 182 0.85355763884964} PREDS {{259 0 0 0-7705 {}} {258 0 0 0-6746 {}}} SUCCS {{259 0 0 0-7707 {}} {258 0 0 0-7709 {}} {258 0 0 0-7711 {}} {258 0 0 0-7713 {}} {258 0 0 0-7715 {}} {258 0 0 0-7717 {}} {258 0 0 0-7718 {}} {258 0 0 0-7720 {}} {258 0 0 0-7721 {}} {258 0 0 0-7724 {}} {258 0 0 0-7725 {}} {258 0 0 0-7728 {}} {258 0 0 0-7729 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7707) {AREA_SCORE {} NAME COMP_LOOP:tmp:slc(COMP_LOOP-7:tmp:mul.idiv)(1-0) TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1759 LOC {1 0.816098275 6 0.86370085 6 0.86370085 182 0.8535577} PREDS {{259 0 0 0-7706 {}}} SUCCS {{259 0 0 0-7708 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7708) {AREA_SCORE {} NAME COMP_LOOP:tmp:switch#6 TYPE SELECT PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1760 LOC {1 0.816098275 6 0.86370085 6 0.86370085 182 0.8535577} PREDS {{259 0 0 0-7707 {}}} SUCCS {{146 0 0 0-7709 {}} {146 0 0 0-7710 {}} {146 0 0 0-7711 {}} {146 0 0 0-7712 {}} {146 0 0 0-7713 {}} {146 0 0 0-7714 {}} {146 0 0 0-7715 {}} {146 0 0 0-7716 {}}} CYCLES {}}
set a(0-7709) {AREA_SCORE {} NAME COMP_LOOP:tmp:COMP_LOOP:tmp:slc(COMP_LOOP-7:tmp:mul.idiv)(8-2)#1 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1761 LOC {1 0.816098275 7 0.0 7 0.0 182 0.8535577} PREDS {{146 0 0 0-7708 {}} {258 0 0 0-7706 {}}} SUCCS {{259 0 1.173 0-7710 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7710) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(17,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:tmp:read_mem(twiddle:rsc(0)(0).@)#6 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1762 LOC {1 1.0 7 0.9415 7 1.0 8 0.09437493750000003 183 0.09437493750000003} PREDS {{259 0 1.173 0-7709 {}} {146 0 0 0-7708 {}}} SUCCS {{258 0 0 0-7731 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7711) {AREA_SCORE {} NAME COMP_LOOP:tmp:COMP_LOOP:tmp:slc(COMP_LOOP-7:tmp:mul.idiv)(8-2)#3 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1763 LOC {1 0.816098275 6 0.86370085 6 0.86370085 182 0.86370085} PREDS {{146 0 0 0-7708 {}} {258 0 0 0-7706 {}}} SUCCS {{259 0 1.011 0-7712 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7712) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(19,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:tmp:read_mem(twiddle:rsc(0)(2).@)#6 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1764 LOC {1 1.0 6 0.9415 6 1.0 7 0.09437493750000003 183 0.09437493750000003} PREDS {{259 0 1.011 0-7711 {}} {146 0 0 0-7708 {}}} SUCCS {{258 0 0 0-7731 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7713) {AREA_SCORE {} NAME COMP_LOOP:tmp:COMP_LOOP:tmp:slc(COMP_LOOP-7:tmp:mul.idiv)(8-2)#5 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1765 LOC {1 0.816098275 7 0.0 7 0.0 182 0.858265775} PREDS {{146 0 0 0-7708 {}} {258 0 0 0-7706 {}}} SUCCS {{259 0 1.098 0-7714 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7714) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(21,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:tmp:read_mem(twiddle:rsc(0)(4).@)#6 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1766 LOC {1 1.0 7 0.9415 7 1.0 8 0.09437493750000003 183 0.09437493750000003} PREDS {{259 0 1.098 0-7713 {}} {146 0 0 0-7708 {}}} SUCCS {{258 0 0 0-7731 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7715) {AREA_SCORE {} NAME COMP_LOOP:tmp:COMP_LOOP:tmp:slc(COMP_LOOP-7:tmp:mul.idiv)(8-2)#7 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1767 LOC {1 0.816098275 6 0.86370085 6 0.86370085 182 0.86370085} PREDS {{146 0 0 0-7708 {}} {258 0 0 0-7706 {}}} SUCCS {{259 0 1.011 0-7716 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7716) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(23,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:tmp:read_mem(twiddle:rsc(0)(6).@)#6 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1768 LOC {1 1.0 6 0.9415 6 1.0 7 0.09437493750000003 183 0.09437493750000003} PREDS {{259 0 1.011 0-7715 {}} {146 0 0 0-7708 {}}} SUCCS {{258 0 0 0-7731 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7717) {AREA_SCORE {} NAME COMP_LOOP:tmp:slc(COMP_LOOP-7:tmp:mul.idiv)(1-0)#2 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1769 LOC {1 0.816098275 8 0.0 8 0.0 184 0.06751887499999999} PREDS {{258 0 0 0-7706 {}}} SUCCS {{258 0 0 0-7719 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7718) {AREA_SCORE {} NAME COMP_LOOP:tmp:slc(COMP_LOOP-7:tmp:mul.idiv)(1-0)#3 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1770 LOC {1 0.816098275 8 0.0 8 0.0 184 0.06751887499999999} PREDS {{258 0 0 0-7706 {}}} SUCCS {{259 0 0 0-7719 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7719) {AREA_SCORE {} NAME COMP_LOOP:tmp:COMP_LOOP:tmp:nor#4 TYPE NOR PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1771 LOC {1 0.816098275 8 0.0 8 0.0 184 0.06751887499999999} PREDS {{259 0 0 0-7718 {}} {258 0 0 0-7717 {}}} SUCCS {{258 0 0 0-7731 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7720) {AREA_SCORE {} NAME COMP_LOOP:tmp:slc(COMP_LOOP-7:tmp:mul.idiv)(1-0)#4 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1772 LOC {1 0.816098275 8 0.0 8 0.0 184 0.06751887499999999} PREDS {{258 0 0 0-7706 {}}} SUCCS {{258 0 0 0-7723 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7721) {AREA_SCORE {} NAME COMP_LOOP:tmp:slc(COMP_LOOP-7:tmp:mul.idiv)(1-0)#5 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1773 LOC {1 0.816098275 8 0.0 8 0.0 184 0.06751887499999999} PREDS {{258 0 0 0-7706 {}}} SUCCS {{259 0 0 0-7722 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7722) {AREA_SCORE {} NAME COMP_LOOP:tmp:not#17 TYPE NOT PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1774 LOC {1 0.816098275 8 0.0 8 0.0 184 0.06751887499999999} PREDS {{259 0 0 0-7721 {}}} SUCCS {{259 0 0 0-7723 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7723) {AREA_SCORE {} NAME COMP_LOOP:tmp:COMP_LOOP:tmp:and#24 TYPE AND PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1775 LOC {1 0.816098275 8 0.0 8 0.0 184 0.06751887499999999} PREDS {{259 0 0 0-7722 {}} {258 0 0 0-7720 {}}} SUCCS {{258 0 0 0-7731 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7724) {AREA_SCORE {} NAME COMP_LOOP:tmp:slc(COMP_LOOP-7:tmp:mul.idiv)(1-0)#6 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1776 LOC {1 0.816098275 8 0.0 8 0.0 184 0.06751887499999999} PREDS {{258 0 0 0-7706 {}}} SUCCS {{258 0 0 0-7727 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7725) {AREA_SCORE {} NAME COMP_LOOP:tmp:slc(COMP_LOOP-7:tmp:mul.idiv)(1-0)#7 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1777 LOC {1 0.816098275 8 0.0 8 0.0 184 0.06751887499999999} PREDS {{258 0 0 0-7706 {}}} SUCCS {{259 0 0 0-7726 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7726) {AREA_SCORE {} NAME COMP_LOOP:tmp:not#18 TYPE NOT PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1778 LOC {1 0.816098275 8 0.0 8 0.0 184 0.06751887499999999} PREDS {{259 0 0 0-7725 {}}} SUCCS {{259 0 0 0-7727 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7727) {AREA_SCORE {} NAME COMP_LOOP:tmp:COMP_LOOP:tmp:and#25 TYPE AND PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1779 LOC {1 0.816098275 8 0.0 8 0.0 184 0.06751887499999999} PREDS {{259 0 0 0-7726 {}} {258 0 0 0-7724 {}}} SUCCS {{258 0 0 0-7731 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7728) {AREA_SCORE {} NAME COMP_LOOP:tmp:slc(COMP_LOOP-7:tmp:mul.idiv)(1-0)#8 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1780 LOC {1 0.816098275 8 0.0 8 0.0 184 0.06751887499999999} PREDS {{258 0 0 0-7706 {}}} SUCCS {{258 0 0 0-7730 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7729) {AREA_SCORE {} NAME COMP_LOOP:tmp:slc(COMP_LOOP-7:tmp:mul.idiv)(1-0)#9 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1781 LOC {1 0.816098275 8 0.0 8 0.0 184 0.06751887499999999} PREDS {{258 0 0 0-7706 {}}} SUCCS {{259 0 0 0-7730 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7730) {AREA_SCORE {} NAME COMP_LOOP:tmp:COMP_LOOP:tmp:and#26 TYPE AND PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1782 LOC {1 0.816098275 8 0.0 8 0.0 184 0.06751887499999999} PREDS {{259 0 0 0-7729 {}} {258 0 0 0-7728 {}}} SUCCS {{259 0 0 0-7731 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7731) {AREA_SCORE 117.14 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mux1hot(64,4) QUANTITY 2 NAME COMP_LOOP:tmp:mux1h#4 TYPE MUX1HOT DELAY {0.78 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1783 LOC {2 0.094375 8 0.9511217999999999 8 0.9511217999999999 8 0.999999942628205 184 0.11639701762820512} PREDS {{259 0 0 0-7730 {}} {258 0 0 0-7727 {}} {258 0 0 0-7723 {}} {258 0 0 0-7719 {}} {258 0 0 0-7716 {}} {258 0 0 0-7714 {}} {258 0 0 0-7712 {}} {258 0 0 0-7710 {}} {258 0 0 0-6000 {}} {258 0 0 0-5999 {}} {258 0 0 0-5998 {}} {258 0 0 0-5997 {}}} SUCCS {{259 0 0 0-7732 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7732) {AREA_SCORE 6670.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mul(64,0,64,0,64) QUANTITY 1 NAME COMP_LOOP-7:mul TYPE MUL DELAY {12.54 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1784 LOC {176 0.006406225 183 0.11639707499999999 183 0.11639707499999999 183 0.9002436888496399 184 0.9002436888496399} PREDS {{259 0 0 0-7731 {}} {258 0 0 0-7702 {}}} SUCCS {{259 0 0 0-7733 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7733) {AREA_SCORE {} NAME COMP_LOOP-7:modulo_dev.base#1 TYPE {C-CORE PORT} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1785 LOC {176 0.7902528999999999 183 0.90024375 183 0.90024375 184 0.90024375} PREDS {{259 0 0 0-7732 {}} {128 0 0 0-7735 {}}} SUCCS {{258 0 0 0-7735 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7734) {AREA_SCORE {} NAME COMP_LOOP-7:modulo_dev.m#1 TYPE {C-CORE PORT} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1786 LOC {176 0.0 183 0.90024375 183 0.90024375 184 0.90024375} PREDS {{128 0 0 0-7735 {}}} SUCCS {{259 0 0 0-7735 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7735) {AREA_SCORE 63500.57 LIBRARY cluster MODULE modulo_dev_5aba70be30c71e06949afd4ea79f22a65a69() QUANTITY 1 MULTICYCLE modulo_dev_5aba70be30c71e06949afd4ea79f22a65a69() MINCLKPRD 5.96 NAME COMP_LOOP-7:modulo_dev()#1 TYPE C-CORE DELAY {11cy+0.10 ns} INPUT_DELAY {1.60 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1787 LOC {176 1.0 183 0.92 183 1.0 195 0.0064061875000001045 196 0.0064061875000001045} PREDS {{259 0 0 0-7734 {}} {258 0 0 0-7733 {}}} SUCCS {{128 0 0 0-7733 {}} {128 0 0 0-7734 {}} {259 0 0 0-7736 {}}} CYCLES {}}
set a(0-7736) {AREA_SCORE {} NAME COMP_LOOP-7:modulo_dev.return#1 TYPE {C-CORE PORT} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1788 LOC {188 0.006406225 195 0.8291185999999999 195 0.8291185999999999 196 0.8291185999999999} PREDS {{259 0 0 0-7735 {}}} SUCCS {{258 0 1.564 0-7740 {}} {258 0 1.564 0-7742 {}} {258 0 1.564 0-7744 {}} {258 0 1.564 0-7746 {}} {258 0 1.564 0-7748 {}} {258 0 1.564 0-7750 {}} {258 0 1.564 0-7752 {}} {258 0 1.564 0-7754 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7737) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#7)(2-0)#1 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1789 LOC {1 0.0521895 1 1.0 1 1.0 196 0.8291185999999999} PREDS {{258 0 0 0-7639 {}}} SUCCS {{259 0 0 0-7738 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7738) {AREA_SCORE {} NAME COMP_LOOP:switch#28 TYPE SELECT PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1790 LOC {1 0.0521895 1 1.0 1 1.0 196 0.8291185999999999} PREDS {{259 0 0 0-7737 {}}} SUCCS {{146 0 0 0-7739 {}} {130 0 0 0-7740 {}} {146 0 0 0-7741 {}} {130 0 0 0-7742 {}} {146 0 0 0-7743 {}} {130 0 0 0-7744 {}} {146 0 0 0-7745 {}} {130 0 0 0-7746 {}} {146 0 0 0-7747 {}} {130 0 0 0-7748 {}} {146 0 0 0-7749 {}} {130 0 0 0-7750 {}} {146 0 0 0-7751 {}} {130 0 0 0-7752 {}} {146 0 0 0-7753 {}} {130 0 0 0-7754 {}}} CYCLES {}}
set a(0-7739) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#7)(9-3)#9 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1791 LOC {1 0.0521895 195 0.0 195 0.0 196 0.8291185999999999} PREDS {{146 0 0 0-7738 {}} {258 0 0 0-7639 {}}} SUCCS {{259 0 1.564 0-7740 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7740) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(9,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(0).@)#12 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1792 LOC {188 1.0 195 0.9415 195 1.0 196 0.006249937500000025 197 0.006249937500000025} PREDS {{774 0 0 0-7740 {}} {259 0 1.564 0-7739 {}} {130 0 0 0-7738 {}} {258 0 1.564 0-7736 {}} {256 0 0 0-7643 {}} {256 0 0 0-7571 {}} {128 0 0 0-7558 {}} {258 0 0 0-7534 {}} {258 0 0 0-7511 {}} {256 0 0 0-7382 {}} {256 0 0 0-7318 {}} {258 0 0 0-7284 {}} {258 0 0 0-7258 {}} {256 0 0 0-7177 {}} {256 0 0 0-7097 {}} {258 0 0 0-7060 {}} {258 0 0 0-7037 {}} {256 0 0 0-6908 {}} {256 0 0 0-6844 {}} {258 0 0 0-6810 {}} {258 0 0 0-6784 {}} {256 0 0 0-6686 {}} {256 0 0 0-6614 {}} {258 0 0 0-6577 {}} {258 0 0 0-6554 {}} {256 0 0 0-6424 {}} {256 0 0 0-6360 {}} {258 0 0 0-6333 {}} {258 0 0 0-6310 {}} {256 0 0 0-6234 {}} {256 0 0 0-6153 {}} {774 0 0 0-8015 {}} {774 0 0 0-7992 {}} {772 0 0 0-7863 {}} {772 0 0 0-7799 {}} {774 0 0 0-7766 {}}} SUCCS {{774 0 1.564 0-6153 {}} {774 0 1.564 0-6234 {}} {774 0 0 0-6310 {}} {774 0 0 0-6333 {}} {774 0 1.564 0-6360 {}} {774 0 1.564 0-6424 {}} {774 0 0 0-6554 {}} {774 0 0 0-6577 {}} {774 0 1.564 0-6614 {}} {774 0 1.564 0-6686 {}} {774 0 0 0-6784 {}} {774 0 0 0-6810 {}} {774 0 1.564 0-6844 {}} {774 0 1.564 0-6908 {}} {774 0 0 0-7037 {}} {774 0 0 0-7060 {}} {774 0 1.564 0-7097 {}} {774 0 1.564 0-7177 {}} {774 0 0 0-7258 {}} {774 0 0 0-7284 {}} {774 0 1.564 0-7318 {}} {774 0 1.564 0-7382 {}} {774 0 0 0-7511 {}} {774 0 0 0-7534 {}} {774 0 1.564 0-7571 {}} {774 0 1.564 0-7643 {}} {774 0 0 0-7740 {}} {258 0 0 0-7766 {}} {130 0 0 0-7789 {}} {258 0 1.564 0-7799 {}} {258 0 1.564 0-7863 {}} {258 0 0 0-7992 {}} {258 0 0 0-8015 {}}} CYCLES {}}
set a(0-7741) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#7)(9-3)#10 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1793 LOC {1 0.0521895 195 0.0 195 0.0 196 0.8291185999999999} PREDS {{146 0 0 0-7738 {}} {258 0 0 0-7639 {}}} SUCCS {{259 0 1.564 0-7742 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7742) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(10,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(1).@)#12 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1794 LOC {188 1.0 195 0.9415 195 1.0 196 0.006249937500000025 197 0.006249937500000025} PREDS {{774 0 0 0-7742 {}} {259 0 1.564 0-7741 {}} {130 0 0 0-7738 {}} {258 0 1.564 0-7736 {}} {256 0 0 0-7645 {}} {256 0 0 0-7573 {}} {128 0 0 0-7558 {}} {258 0 0 0-7536 {}} {258 0 0 0-7513 {}} {256 0 0 0-7384 {}} {256 0 0 0-7320 {}} {258 0 0 0-7286 {}} {258 0 0 0-7260 {}} {256 0 0 0-7179 {}} {256 0 0 0-7099 {}} {258 0 0 0-7062 {}} {258 0 0 0-7039 {}} {256 0 0 0-6910 {}} {256 0 0 0-6846 {}} {258 0 0 0-6812 {}} {258 0 0 0-6786 {}} {256 0 0 0-6688 {}} {256 0 0 0-6616 {}} {258 0 0 0-6579 {}} {258 0 0 0-6556 {}} {256 0 0 0-6426 {}} {256 0 0 0-6362 {}} {258 0 0 0-6334 {}} {258 0 0 0-6312 {}} {256 0 0 0-6236 {}} {256 0 0 0-6154 {}} {774 0 0 0-8017 {}} {774 0 0 0-7994 {}} {772 0 0 0-7865 {}} {772 0 0 0-7801 {}} {774 0 0 0-7768 {}}} SUCCS {{774 0 1.564 0-6154 {}} {774 0 1.564 0-6236 {}} {774 0 0 0-6312 {}} {774 0 0 0-6334 {}} {774 0 1.564 0-6362 {}} {774 0 1.564 0-6426 {}} {774 0 0 0-6556 {}} {774 0 0 0-6579 {}} {774 0 1.564 0-6616 {}} {774 0 1.564 0-6688 {}} {774 0 0 0-6786 {}} {774 0 0 0-6812 {}} {774 0 1.564 0-6846 {}} {774 0 1.564 0-6910 {}} {774 0 0 0-7039 {}} {774 0 0 0-7062 {}} {774 0 1.564 0-7099 {}} {774 0 1.564 0-7179 {}} {774 0 0 0-7260 {}} {774 0 0 0-7286 {}} {774 0 1.564 0-7320 {}} {774 0 1.564 0-7384 {}} {774 0 0 0-7513 {}} {774 0 0 0-7536 {}} {774 0 1.564 0-7573 {}} {774 0 1.564 0-7645 {}} {774 0 0 0-7742 {}} {258 0 0 0-7768 {}} {130 0 0 0-7789 {}} {258 0 1.564 0-7801 {}} {258 0 1.564 0-7865 {}} {258 0 0 0-7994 {}} {258 0 0 0-8017 {}}} CYCLES {}}
set a(0-7743) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#7)(9-3)#11 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1795 LOC {1 0.0521895 195 0.0 195 0.0 196 0.8291185999999999} PREDS {{146 0 0 0-7738 {}} {258 0 0 0-7639 {}}} SUCCS {{259 0 1.564 0-7744 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7744) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(11,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(2).@)#12 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1796 LOC {188 1.0 195 0.9415 195 1.0 196 0.006249937500000025 197 0.006249937500000025} PREDS {{774 0 0 0-7744 {}} {259 0 1.564 0-7743 {}} {130 0 0 0-7738 {}} {258 0 1.564 0-7736 {}} {256 0 0 0-7647 {}} {256 0 0 0-7575 {}} {128 0 0 0-7558 {}} {258 0 0 0-7538 {}} {258 0 0 0-7515 {}} {256 0 0 0-7386 {}} {256 0 0 0-7322 {}} {258 0 0 0-7288 {}} {258 0 0 0-7262 {}} {256 0 0 0-7181 {}} {256 0 0 0-7101 {}} {258 0 0 0-7064 {}} {258 0 0 0-7041 {}} {256 0 0 0-6912 {}} {256 0 0 0-6848 {}} {258 0 0 0-6814 {}} {258 0 0 0-6788 {}} {256 0 0 0-6690 {}} {256 0 0 0-6618 {}} {258 0 0 0-6581 {}} {258 0 0 0-6558 {}} {256 0 0 0-6428 {}} {256 0 0 0-6364 {}} {258 0 0 0-6335 {}} {258 0 0 0-6314 {}} {256 0 0 0-6238 {}} {256 0 0 0-6155 {}} {774 0 0 0-8019 {}} {774 0 0 0-7996 {}} {772 0 0 0-7867 {}} {772 0 0 0-7803 {}} {774 0 0 0-7770 {}}} SUCCS {{774 0 1.564 0-6155 {}} {774 0 1.564 0-6238 {}} {774 0 0 0-6314 {}} {774 0 0 0-6335 {}} {774 0 1.564 0-6364 {}} {774 0 1.564 0-6428 {}} {774 0 0 0-6558 {}} {774 0 0 0-6581 {}} {774 0 1.564 0-6618 {}} {774 0 1.564 0-6690 {}} {774 0 0 0-6788 {}} {774 0 0 0-6814 {}} {774 0 1.564 0-6848 {}} {774 0 1.564 0-6912 {}} {774 0 0 0-7041 {}} {774 0 0 0-7064 {}} {774 0 1.564 0-7101 {}} {774 0 1.564 0-7181 {}} {774 0 0 0-7262 {}} {774 0 0 0-7288 {}} {774 0 1.564 0-7322 {}} {774 0 1.564 0-7386 {}} {774 0 0 0-7515 {}} {774 0 0 0-7538 {}} {774 0 1.564 0-7575 {}} {774 0 1.564 0-7647 {}} {774 0 0 0-7744 {}} {258 0 0 0-7770 {}} {130 0 0 0-7789 {}} {258 0 1.564 0-7803 {}} {258 0 1.564 0-7867 {}} {258 0 0 0-7996 {}} {258 0 0 0-8019 {}}} CYCLES {}}
set a(0-7745) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#7)(9-3)#12 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1797 LOC {1 0.0521895 195 0.0 195 0.0 196 0.8291185999999999} PREDS {{146 0 0 0-7738 {}} {258 0 0 0-7639 {}}} SUCCS {{259 0 1.564 0-7746 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7746) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(12,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(3).@)#12 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1798 LOC {188 1.0 195 0.9415 195 1.0 196 0.006249937500000025 197 0.006249937500000025} PREDS {{774 0 0 0-7746 {}} {259 0 1.564 0-7745 {}} {130 0 0 0-7738 {}} {258 0 1.564 0-7736 {}} {256 0 0 0-7649 {}} {256 0 0 0-7577 {}} {128 0 0 0-7558 {}} {258 0 0 0-7540 {}} {258 0 0 0-7517 {}} {256 0 0 0-7388 {}} {256 0 0 0-7324 {}} {258 0 0 0-7290 {}} {258 0 0 0-7264 {}} {256 0 0 0-7183 {}} {256 0 0 0-7103 {}} {258 0 0 0-7066 {}} {258 0 0 0-7043 {}} {256 0 0 0-6914 {}} {256 0 0 0-6850 {}} {258 0 0 0-6816 {}} {258 0 0 0-6790 {}} {256 0 0 0-6692 {}} {256 0 0 0-6620 {}} {258 0 0 0-6583 {}} {258 0 0 0-6560 {}} {256 0 0 0-6430 {}} {256 0 0 0-6366 {}} {258 0 0 0-6336 {}} {258 0 0 0-6316 {}} {256 0 0 0-6240 {}} {256 0 0 0-6156 {}} {774 0 0 0-8021 {}} {774 0 0 0-7998 {}} {772 0 0 0-7869 {}} {772 0 0 0-7805 {}} {774 0 0 0-7772 {}}} SUCCS {{774 0 1.564 0-6156 {}} {774 0 1.564 0-6240 {}} {774 0 0 0-6316 {}} {774 0 0 0-6336 {}} {774 0 1.564 0-6366 {}} {774 0 1.564 0-6430 {}} {774 0 0 0-6560 {}} {774 0 0 0-6583 {}} {774 0 1.564 0-6620 {}} {774 0 1.564 0-6692 {}} {774 0 0 0-6790 {}} {774 0 0 0-6816 {}} {774 0 1.564 0-6850 {}} {774 0 1.564 0-6914 {}} {774 0 0 0-7043 {}} {774 0 0 0-7066 {}} {774 0 1.564 0-7103 {}} {774 0 1.564 0-7183 {}} {774 0 0 0-7264 {}} {774 0 0 0-7290 {}} {774 0 1.564 0-7324 {}} {774 0 1.564 0-7388 {}} {774 0 0 0-7517 {}} {774 0 0 0-7540 {}} {774 0 1.564 0-7577 {}} {774 0 1.564 0-7649 {}} {774 0 0 0-7746 {}} {258 0 0 0-7772 {}} {130 0 0 0-7789 {}} {258 0 1.564 0-7805 {}} {258 0 1.564 0-7869 {}} {258 0 0 0-7998 {}} {258 0 0 0-8021 {}}} CYCLES {}}
set a(0-7747) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#7)(9-3)#13 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1799 LOC {1 0.0521895 195 0.0 195 0.0 196 0.8291185999999999} PREDS {{146 0 0 0-7738 {}} {258 0 0 0-7639 {}}} SUCCS {{259 0 1.564 0-7748 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7748) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(4).@)#12 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1800 LOC {188 1.0 195 0.9415 195 1.0 196 0.006249937500000025 197 0.006249937500000025} PREDS {{774 0 0 0-7748 {}} {259 0 1.564 0-7747 {}} {130 0 0 0-7738 {}} {258 0 1.564 0-7736 {}} {256 0 0 0-7651 {}} {256 0 0 0-7579 {}} {128 0 0 0-7558 {}} {258 0 0 0-7542 {}} {258 0 0 0-7519 {}} {256 0 0 0-7390 {}} {256 0 0 0-7326 {}} {258 0 0 0-7292 {}} {258 0 0 0-7266 {}} {256 0 0 0-7185 {}} {256 0 0 0-7105 {}} {258 0 0 0-7068 {}} {258 0 0 0-7045 {}} {256 0 0 0-6916 {}} {256 0 0 0-6852 {}} {258 0 0 0-6818 {}} {258 0 0 0-6792 {}} {256 0 0 0-6694 {}} {256 0 0 0-6622 {}} {258 0 0 0-6585 {}} {258 0 0 0-6562 {}} {256 0 0 0-6432 {}} {256 0 0 0-6368 {}} {258 0 0 0-6337 {}} {258 0 0 0-6318 {}} {256 0 0 0-6242 {}} {256 0 0 0-6157 {}} {774 0 0 0-8023 {}} {774 0 0 0-8000 {}} {772 0 0 0-7871 {}} {772 0 0 0-7807 {}} {774 0 0 0-7774 {}}} SUCCS {{774 0 1.564 0-6157 {}} {774 0 1.564 0-6242 {}} {774 0 0 0-6318 {}} {774 0 0 0-6337 {}} {774 0 1.564 0-6368 {}} {774 0 1.564 0-6432 {}} {774 0 0 0-6562 {}} {774 0 0 0-6585 {}} {774 0 1.564 0-6622 {}} {774 0 1.564 0-6694 {}} {774 0 0 0-6792 {}} {774 0 0 0-6818 {}} {774 0 1.564 0-6852 {}} {774 0 1.564 0-6916 {}} {774 0 0 0-7045 {}} {774 0 0 0-7068 {}} {774 0 1.564 0-7105 {}} {774 0 1.564 0-7185 {}} {774 0 0 0-7266 {}} {774 0 0 0-7292 {}} {774 0 1.564 0-7326 {}} {774 0 1.564 0-7390 {}} {774 0 0 0-7519 {}} {774 0 0 0-7542 {}} {774 0 1.564 0-7579 {}} {774 0 1.564 0-7651 {}} {774 0 0 0-7748 {}} {258 0 0 0-7774 {}} {130 0 0 0-7789 {}} {258 0 1.564 0-7807 {}} {258 0 1.564 0-7871 {}} {258 0 0 0-8000 {}} {258 0 0 0-8023 {}}} CYCLES {}}
set a(0-7749) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#7)(9-3)#14 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1801 LOC {1 0.0521895 195 0.0 195 0.0 196 0.8291185999999999} PREDS {{146 0 0 0-7738 {}} {258 0 0 0-7639 {}}} SUCCS {{259 0 1.564 0-7750 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7750) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(14,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(5).@)#12 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1802 LOC {188 1.0 195 0.9415 195 1.0 196 0.006249937500000025 197 0.006249937500000025} PREDS {{774 0 0 0-7750 {}} {259 0 1.564 0-7749 {}} {130 0 0 0-7738 {}} {258 0 1.564 0-7736 {}} {256 0 0 0-7653 {}} {256 0 0 0-7581 {}} {128 0 0 0-7558 {}} {258 0 0 0-7544 {}} {258 0 0 0-7521 {}} {256 0 0 0-7392 {}} {256 0 0 0-7328 {}} {258 0 0 0-7294 {}} {258 0 0 0-7268 {}} {256 0 0 0-7187 {}} {256 0 0 0-7107 {}} {258 0 0 0-7070 {}} {258 0 0 0-7047 {}} {256 0 0 0-6918 {}} {256 0 0 0-6854 {}} {258 0 0 0-6820 {}} {258 0 0 0-6794 {}} {256 0 0 0-6696 {}} {256 0 0 0-6624 {}} {258 0 0 0-6587 {}} {258 0 0 0-6564 {}} {256 0 0 0-6434 {}} {256 0 0 0-6370 {}} {258 0 0 0-6338 {}} {258 0 0 0-6320 {}} {256 0 0 0-6244 {}} {256 0 0 0-6158 {}} {774 0 0 0-8025 {}} {774 0 0 0-8002 {}} {772 0 0 0-7873 {}} {772 0 0 0-7809 {}} {774 0 0 0-7776 {}}} SUCCS {{774 0 1.564 0-6158 {}} {774 0 1.564 0-6244 {}} {774 0 0 0-6320 {}} {774 0 0 0-6338 {}} {774 0 1.564 0-6370 {}} {774 0 1.564 0-6434 {}} {774 0 0 0-6564 {}} {774 0 0 0-6587 {}} {774 0 1.564 0-6624 {}} {774 0 1.564 0-6696 {}} {774 0 0 0-6794 {}} {774 0 0 0-6820 {}} {774 0 1.564 0-6854 {}} {774 0 1.564 0-6918 {}} {774 0 0 0-7047 {}} {774 0 0 0-7070 {}} {774 0 1.564 0-7107 {}} {774 0 1.564 0-7187 {}} {774 0 0 0-7268 {}} {774 0 0 0-7294 {}} {774 0 1.564 0-7328 {}} {774 0 1.564 0-7392 {}} {774 0 0 0-7521 {}} {774 0 0 0-7544 {}} {774 0 1.564 0-7581 {}} {774 0 1.564 0-7653 {}} {774 0 0 0-7750 {}} {258 0 0 0-7776 {}} {130 0 0 0-7789 {}} {258 0 1.564 0-7809 {}} {258 0 1.564 0-7873 {}} {258 0 0 0-8002 {}} {258 0 0 0-8025 {}}} CYCLES {}}
set a(0-7751) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#7)(9-3)#15 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1803 LOC {1 0.0521895 195 0.0 195 0.0 196 0.8291185999999999} PREDS {{146 0 0 0-7738 {}} {258 0 0 0-7639 {}}} SUCCS {{259 0 1.564 0-7752 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7752) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(15,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(6).@)#12 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1804 LOC {188 1.0 195 0.9415 195 1.0 196 0.006249937500000025 197 0.006249937500000025} PREDS {{774 0 0 0-7752 {}} {259 0 1.564 0-7751 {}} {130 0 0 0-7738 {}} {258 0 1.564 0-7736 {}} {256 0 0 0-7655 {}} {256 0 0 0-7583 {}} {128 0 0 0-7558 {}} {258 0 0 0-7546 {}} {258 0 0 0-7523 {}} {256 0 0 0-7394 {}} {256 0 0 0-7330 {}} {258 0 0 0-7296 {}} {258 0 0 0-7270 {}} {256 0 0 0-7189 {}} {256 0 0 0-7109 {}} {258 0 0 0-7072 {}} {258 0 0 0-7049 {}} {256 0 0 0-6920 {}} {256 0 0 0-6856 {}} {258 0 0 0-6822 {}} {258 0 0 0-6796 {}} {256 0 0 0-6698 {}} {256 0 0 0-6626 {}} {258 0 0 0-6589 {}} {258 0 0 0-6566 {}} {256 0 0 0-6436 {}} {256 0 0 0-6372 {}} {258 0 0 0-6339 {}} {258 0 0 0-6322 {}} {256 0 0 0-6246 {}} {256 0 0 0-6159 {}} {774 0 0 0-8027 {}} {774 0 0 0-8004 {}} {772 0 0 0-7875 {}} {772 0 0 0-7811 {}} {774 0 0 0-7778 {}}} SUCCS {{774 0 1.564 0-6159 {}} {774 0 1.564 0-6246 {}} {774 0 0 0-6322 {}} {774 0 0 0-6339 {}} {774 0 1.564 0-6372 {}} {774 0 1.564 0-6436 {}} {774 0 0 0-6566 {}} {774 0 0 0-6589 {}} {774 0 1.564 0-6626 {}} {774 0 1.564 0-6698 {}} {774 0 0 0-6796 {}} {774 0 0 0-6822 {}} {774 0 1.564 0-6856 {}} {774 0 1.564 0-6920 {}} {774 0 0 0-7049 {}} {774 0 0 0-7072 {}} {774 0 1.564 0-7109 {}} {774 0 1.564 0-7189 {}} {774 0 0 0-7270 {}} {774 0 0 0-7296 {}} {774 0 1.564 0-7330 {}} {774 0 1.564 0-7394 {}} {774 0 0 0-7523 {}} {774 0 0 0-7546 {}} {774 0 1.564 0-7583 {}} {774 0 1.564 0-7655 {}} {774 0 0 0-7752 {}} {258 0 0 0-7778 {}} {130 0 0 0-7789 {}} {258 0 1.564 0-7811 {}} {258 0 1.564 0-7875 {}} {258 0 0 0-8004 {}} {258 0 0 0-8027 {}}} CYCLES {}}
set a(0-7753) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#7)(9-3)#1 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1805 LOC {1 0.0521895 195 0.0 195 0.0 196 0.8291185999999999} PREDS {{146 0 0 0-7738 {}} {258 0 0 0-7639 {}}} SUCCS {{259 0 1.564 0-7754 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7754) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(16,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(7).@)#12 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1806 LOC {188 1.0 195 0.9415 195 1.0 196 0.006249937500000025 197 0.006249937500000025} PREDS {{774 0 0 0-7754 {}} {259 0 1.564 0-7753 {}} {130 0 0 0-7738 {}} {258 0 1.564 0-7736 {}} {256 0 0 0-7657 {}} {256 0 0 0-7585 {}} {128 0 0 0-7558 {}} {258 0 0 0-7548 {}} {258 0 0 0-7525 {}} {256 0 0 0-7396 {}} {256 0 0 0-7332 {}} {258 0 0 0-7298 {}} {258 0 0 0-7272 {}} {256 0 0 0-7191 {}} {256 0 0 0-7111 {}} {258 0 0 0-7074 {}} {258 0 0 0-7051 {}} {256 0 0 0-6922 {}} {256 0 0 0-6858 {}} {258 0 0 0-6824 {}} {258 0 0 0-6798 {}} {256 0 0 0-6700 {}} {256 0 0 0-6628 {}} {258 0 0 0-6591 {}} {258 0 0 0-6568 {}} {256 0 0 0-6438 {}} {256 0 0 0-6374 {}} {258 0 0 0-6340 {}} {258 0 0 0-6324 {}} {256 0 0 0-6248 {}} {256 0 0 0-6160 {}} {774 0 0 0-8029 {}} {774 0 0 0-8006 {}} {772 0 0 0-7877 {}} {772 0 0 0-7813 {}} {774 0 0 0-7780 {}}} SUCCS {{774 0 1.564 0-6160 {}} {774 0 1.564 0-6248 {}} {774 0 0 0-6324 {}} {774 0 0 0-6340 {}} {774 0 1.564 0-6374 {}} {774 0 1.564 0-6438 {}} {774 0 0 0-6568 {}} {774 0 0 0-6591 {}} {774 0 1.564 0-6628 {}} {774 0 1.564 0-6700 {}} {774 0 0 0-6798 {}} {774 0 0 0-6824 {}} {774 0 1.564 0-6858 {}} {774 0 1.564 0-6922 {}} {774 0 0 0-7051 {}} {774 0 0 0-7074 {}} {774 0 1.564 0-7111 {}} {774 0 1.564 0-7191 {}} {774 0 0 0-7272 {}} {774 0 0 0-7298 {}} {774 0 1.564 0-7332 {}} {774 0 1.564 0-7396 {}} {774 0 0 0-7525 {}} {774 0 0 0-7548 {}} {774 0 1.564 0-7585 {}} {774 0 1.564 0-7657 {}} {774 0 0 0-7754 {}} {258 0 0 0-7780 {}} {130 0 0 0-7789 {}} {258 0 1.564 0-7813 {}} {258 0 1.564 0-7877 {}} {258 0 0 0-8006 {}} {258 0 0 0-8029 {}}} CYCLES {}}
set a(0-7755) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(64,0,64,0,64) QUANTITY 16 NAME COMP_LOOP-7:acc#8 TYPE ACCU DELAY {0.77 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1807 LOC {164 0.1432532 171 0.9516125999999999 171 0.9516125999999999 171 0.9999999573717948 185 0.9002437073717948} PREDS {{258 0 0 0-7696 {}} {258 0 0 0-7632 {}}} SUCCS {{259 0 0 0-7756 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7756) {AREA_SCORE {} NAME COMP_LOOP-7:modulo_dev.base#2 TYPE {C-CORE PORT} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1808 LOC {164 0.1916406 172 0.90024375 172 0.90024375 185 0.90024375} PREDS {{259 0 0 0-7755 {}} {128 0 0 0-7758 {}}} SUCCS {{258 0 0 0-7758 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7757) {AREA_SCORE {} NAME COMP_LOOP-7:modulo_dev.m#2 TYPE {C-CORE PORT} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1809 LOC {164 0.0 172 0.90024375 172 0.90024375 185 0.90024375} PREDS {{128 0 0 0-7758 {}}} SUCCS {{259 0 0 0-7758 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7758) {AREA_SCORE 63500.57 LIBRARY cluster MODULE modulo_dev_5aba70be30c71e06949afd4ea79f22a65a69() QUANTITY 1 MULTICYCLE modulo_dev_5aba70be30c71e06949afd4ea79f22a65a69() MINCLKPRD 5.96 NAME COMP_LOOP-7:modulo_dev()#2 TYPE C-CORE DELAY {11cy+0.10 ns} INPUT_DELAY {1.60 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1810 LOC {164 1.0 172 0.92 172 1.0 184 0.0064061875000001045 197 0.0064061875000001045} PREDS {{259 0 0 0-7757 {}} {258 0 0 0-7756 {}}} SUCCS {{128 0 0 0-7756 {}} {128 0 0 0-7757 {}} {259 0 0 0-7759 {}}} CYCLES {}}
set a(0-7759) {AREA_SCORE {} NAME COMP_LOOP-7:modulo_dev.return#2 TYPE {C-CORE PORT} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1811 LOC {176 0.006406225 184 1.0 184 1.0 197 0.8291185999999999} PREDS {{259 0 0 0-7758 {}}} SUCCS {{258 0 1.564 0-7766 {}} {258 0 1.564 0-7768 {}} {258 0 1.564 0-7770 {}} {258 0 1.564 0-7772 {}} {258 0 1.564 0-7774 {}} {258 0 1.564 0-7776 {}} {258 0 1.564 0-7778 {}} {258 0 1.564 0-7780 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7760) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP-7:COMP_LOOP:conc#1.idiv(9:1))(1-0) TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1812 LOC {1 0.034615375 1 1.0 1 1.0 197 0.8291185999999999} PREDS {{258 0 0 0-7564 {}}} SUCCS {{258 0 0 0-7763 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7761) {AREA_SCORE {} NAME COMP_LOOP:asn#99 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1813 LOC {0 1.0 1 0.0 1 0.0 1 0.0 197 0.8291185999999999} PREDS {} SUCCS {{259 0 0 0-7762 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7762) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j(10:0))(0)#1 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1814 LOC {0 1.0 1 0.0 1 0.0 197 0.8291185999999999} PREDS {{259 0 0 0-7761 {}}} SUCCS {{259 0 0 0-7763 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7763) {AREA_SCORE {} NAME COMP_LOOP:conc#79 TYPE CONCATENATE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1815 LOC {1 0.034615375 1 1.0 1 1.0 197 0.8291185999999999} PREDS {{259 0 0 0-7762 {}} {258 0 0 0-7760 {}}} SUCCS {{259 0 0 0-7764 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7764) {AREA_SCORE {} NAME COMP_LOOP:switch#29 TYPE SELECT PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1816 LOC {1 0.034615375 1 1.0 1 1.0 197 0.8291185999999999} PREDS {{259 0 0 0-7763 {}}} SUCCS {{146 0 0 0-7765 {}} {130 0 0 0-7766 {}} {146 0 0 0-7767 {}} {130 0 0 0-7768 {}} {146 0 0 0-7769 {}} {130 0 0 0-7770 {}} {146 0 0 0-7771 {}} {130 0 0 0-7772 {}} {146 0 0 0-7773 {}} {130 0 0 0-7774 {}} {146 0 0 0-7775 {}} {130 0 0 0-7776 {}} {146 0 0 0-7777 {}} {130 0 0 0-7778 {}} {146 0 0 0-7779 {}} {130 0 0 0-7780 {}}} CYCLES {}}
set a(0-7765) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#15.psp)(8-2)#9 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1817 LOC {1 0.034615375 196 0.0 196 0.0 197 0.8291185999999999} PREDS {{146 0 0 0-7764 {}} {258 0 0 0-7564 {}}} SUCCS {{259 0 1.564 0-7766 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7766) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(9,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(0).@)#13 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1818 LOC {189 1.0 196 0.9415 196 1.0 197 0.006249937500000025 198 0.006249937500000025} PREDS {{774 0 0 0-7766 {}} {259 0 1.564 0-7765 {}} {130 0 0 0-7764 {}} {258 0 1.564 0-7759 {}} {258 0 0 0-7740 {}} {256 0 0 0-7643 {}} {256 0 0 0-7571 {}} {128 0 0 0-7558 {}} {258 0 0 0-7534 {}} {258 0 0 0-7511 {}} {256 0 0 0-7382 {}} {256 0 0 0-7318 {}} {258 0 0 0-7284 {}} {258 0 0 0-7258 {}} {256 0 0 0-7177 {}} {256 0 0 0-7097 {}} {258 0 0 0-7060 {}} {258 0 0 0-7037 {}} {256 0 0 0-6908 {}} {256 0 0 0-6844 {}} {258 0 0 0-6810 {}} {258 0 0 0-6784 {}} {256 0 0 0-6686 {}} {256 0 0 0-6614 {}} {258 0 0 0-6577 {}} {258 0 0 0-6554 {}} {256 0 0 0-6424 {}} {256 0 0 0-6360 {}} {258 0 0 0-6333 {}} {258 0 0 0-6310 {}} {256 0 0 0-6234 {}} {256 0 0 0-6153 {}} {774 0 0 0-8015 {}} {774 0 0 0-7992 {}} {772 0 0 0-7863 {}} {772 0 0 0-7799 {}}} SUCCS {{774 0 1.564 0-6153 {}} {774 0 1.564 0-6234 {}} {774 0 0 0-6310 {}} {774 0 0 0-6333 {}} {774 0 1.564 0-6360 {}} {774 0 1.564 0-6424 {}} {774 0 0 0-6554 {}} {774 0 0 0-6577 {}} {774 0 1.564 0-6614 {}} {774 0 1.564 0-6686 {}} {774 0 0 0-6784 {}} {774 0 0 0-6810 {}} {774 0 1.564 0-6844 {}} {774 0 1.564 0-6908 {}} {774 0 0 0-7037 {}} {774 0 0 0-7060 {}} {774 0 1.564 0-7097 {}} {774 0 1.564 0-7177 {}} {774 0 0 0-7258 {}} {774 0 0 0-7284 {}} {774 0 1.564 0-7318 {}} {774 0 1.564 0-7382 {}} {774 0 0 0-7511 {}} {774 0 0 0-7534 {}} {774 0 1.564 0-7571 {}} {774 0 1.564 0-7643 {}} {774 0 0 0-7740 {}} {774 0 0 0-7766 {}} {130 0 0 0-7789 {}} {258 0 1.564 0-7799 {}} {258 0 1.564 0-7863 {}} {258 0 0 0-7992 {}} {258 0 0 0-8015 {}}} CYCLES {}}
set a(0-7767) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#15.psp)(8-2)#10 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1819 LOC {1 0.034615375 196 0.0 196 0.0 197 0.8291185999999999} PREDS {{146 0 0 0-7764 {}} {258 0 0 0-7564 {}}} SUCCS {{259 0 1.564 0-7768 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7768) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(10,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(1).@)#13 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1820 LOC {189 1.0 196 0.9415 196 1.0 197 0.006249937500000025 198 0.006249937500000025} PREDS {{774 0 0 0-7768 {}} {259 0 1.564 0-7767 {}} {130 0 0 0-7764 {}} {258 0 1.564 0-7759 {}} {258 0 0 0-7742 {}} {256 0 0 0-7645 {}} {256 0 0 0-7573 {}} {128 0 0 0-7558 {}} {258 0 0 0-7536 {}} {258 0 0 0-7513 {}} {256 0 0 0-7384 {}} {256 0 0 0-7320 {}} {258 0 0 0-7286 {}} {258 0 0 0-7260 {}} {256 0 0 0-7179 {}} {256 0 0 0-7099 {}} {258 0 0 0-7062 {}} {258 0 0 0-7039 {}} {256 0 0 0-6910 {}} {256 0 0 0-6846 {}} {258 0 0 0-6812 {}} {258 0 0 0-6786 {}} {256 0 0 0-6688 {}} {256 0 0 0-6616 {}} {258 0 0 0-6579 {}} {258 0 0 0-6556 {}} {256 0 0 0-6426 {}} {256 0 0 0-6362 {}} {258 0 0 0-6334 {}} {258 0 0 0-6312 {}} {256 0 0 0-6236 {}} {256 0 0 0-6154 {}} {774 0 0 0-8017 {}} {774 0 0 0-7994 {}} {772 0 0 0-7865 {}} {772 0 0 0-7801 {}}} SUCCS {{774 0 1.564 0-6154 {}} {774 0 1.564 0-6236 {}} {774 0 0 0-6312 {}} {774 0 0 0-6334 {}} {774 0 1.564 0-6362 {}} {774 0 1.564 0-6426 {}} {774 0 0 0-6556 {}} {774 0 0 0-6579 {}} {774 0 1.564 0-6616 {}} {774 0 1.564 0-6688 {}} {774 0 0 0-6786 {}} {774 0 0 0-6812 {}} {774 0 1.564 0-6846 {}} {774 0 1.564 0-6910 {}} {774 0 0 0-7039 {}} {774 0 0 0-7062 {}} {774 0 1.564 0-7099 {}} {774 0 1.564 0-7179 {}} {774 0 0 0-7260 {}} {774 0 0 0-7286 {}} {774 0 1.564 0-7320 {}} {774 0 1.564 0-7384 {}} {774 0 0 0-7513 {}} {774 0 0 0-7536 {}} {774 0 1.564 0-7573 {}} {774 0 1.564 0-7645 {}} {774 0 0 0-7742 {}} {774 0 0 0-7768 {}} {130 0 0 0-7789 {}} {258 0 1.564 0-7801 {}} {258 0 1.564 0-7865 {}} {258 0 0 0-7994 {}} {258 0 0 0-8017 {}}} CYCLES {}}
set a(0-7769) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#15.psp)(8-2)#11 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1821 LOC {1 0.034615375 196 0.0 196 0.0 197 0.8291185999999999} PREDS {{146 0 0 0-7764 {}} {258 0 0 0-7564 {}}} SUCCS {{259 0 1.564 0-7770 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7770) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(11,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(2).@)#13 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1822 LOC {189 1.0 196 0.9415 196 1.0 197 0.006249937500000025 198 0.006249937500000025} PREDS {{774 0 0 0-7770 {}} {259 0 1.564 0-7769 {}} {130 0 0 0-7764 {}} {258 0 1.564 0-7759 {}} {258 0 0 0-7744 {}} {256 0 0 0-7647 {}} {256 0 0 0-7575 {}} {128 0 0 0-7558 {}} {258 0 0 0-7538 {}} {258 0 0 0-7515 {}} {256 0 0 0-7386 {}} {256 0 0 0-7322 {}} {258 0 0 0-7288 {}} {258 0 0 0-7262 {}} {256 0 0 0-7181 {}} {256 0 0 0-7101 {}} {258 0 0 0-7064 {}} {258 0 0 0-7041 {}} {256 0 0 0-6912 {}} {256 0 0 0-6848 {}} {258 0 0 0-6814 {}} {258 0 0 0-6788 {}} {256 0 0 0-6690 {}} {256 0 0 0-6618 {}} {258 0 0 0-6581 {}} {258 0 0 0-6558 {}} {256 0 0 0-6428 {}} {256 0 0 0-6364 {}} {258 0 0 0-6335 {}} {258 0 0 0-6314 {}} {256 0 0 0-6238 {}} {256 0 0 0-6155 {}} {774 0 0 0-8019 {}} {774 0 0 0-7996 {}} {772 0 0 0-7867 {}} {772 0 0 0-7803 {}}} SUCCS {{774 0 1.564 0-6155 {}} {774 0 1.564 0-6238 {}} {774 0 0 0-6314 {}} {774 0 0 0-6335 {}} {774 0 1.564 0-6364 {}} {774 0 1.564 0-6428 {}} {774 0 0 0-6558 {}} {774 0 0 0-6581 {}} {774 0 1.564 0-6618 {}} {774 0 1.564 0-6690 {}} {774 0 0 0-6788 {}} {774 0 0 0-6814 {}} {774 0 1.564 0-6848 {}} {774 0 1.564 0-6912 {}} {774 0 0 0-7041 {}} {774 0 0 0-7064 {}} {774 0 1.564 0-7101 {}} {774 0 1.564 0-7181 {}} {774 0 0 0-7262 {}} {774 0 0 0-7288 {}} {774 0 1.564 0-7322 {}} {774 0 1.564 0-7386 {}} {774 0 0 0-7515 {}} {774 0 0 0-7538 {}} {774 0 1.564 0-7575 {}} {774 0 1.564 0-7647 {}} {774 0 0 0-7744 {}} {774 0 0 0-7770 {}} {130 0 0 0-7789 {}} {258 0 1.564 0-7803 {}} {258 0 1.564 0-7867 {}} {258 0 0 0-7996 {}} {258 0 0 0-8019 {}}} CYCLES {}}
set a(0-7771) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#15.psp)(8-2)#12 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1823 LOC {1 0.034615375 196 0.0 196 0.0 197 0.8291185999999999} PREDS {{146 0 0 0-7764 {}} {258 0 0 0-7564 {}}} SUCCS {{259 0 1.564 0-7772 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7772) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(12,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(3).@)#13 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1824 LOC {189 1.0 196 0.9415 196 1.0 197 0.006249937500000025 198 0.006249937500000025} PREDS {{774 0 0 0-7772 {}} {259 0 1.564 0-7771 {}} {130 0 0 0-7764 {}} {258 0 1.564 0-7759 {}} {258 0 0 0-7746 {}} {256 0 0 0-7649 {}} {256 0 0 0-7577 {}} {128 0 0 0-7558 {}} {258 0 0 0-7540 {}} {258 0 0 0-7517 {}} {256 0 0 0-7388 {}} {256 0 0 0-7324 {}} {258 0 0 0-7290 {}} {258 0 0 0-7264 {}} {256 0 0 0-7183 {}} {256 0 0 0-7103 {}} {258 0 0 0-7066 {}} {258 0 0 0-7043 {}} {256 0 0 0-6914 {}} {256 0 0 0-6850 {}} {258 0 0 0-6816 {}} {258 0 0 0-6790 {}} {256 0 0 0-6692 {}} {256 0 0 0-6620 {}} {258 0 0 0-6583 {}} {258 0 0 0-6560 {}} {256 0 0 0-6430 {}} {256 0 0 0-6366 {}} {258 0 0 0-6336 {}} {258 0 0 0-6316 {}} {256 0 0 0-6240 {}} {256 0 0 0-6156 {}} {774 0 0 0-8021 {}} {774 0 0 0-7998 {}} {772 0 0 0-7869 {}} {772 0 0 0-7805 {}}} SUCCS {{774 0 1.564 0-6156 {}} {774 0 1.564 0-6240 {}} {774 0 0 0-6316 {}} {774 0 0 0-6336 {}} {774 0 1.564 0-6366 {}} {774 0 1.564 0-6430 {}} {774 0 0 0-6560 {}} {774 0 0 0-6583 {}} {774 0 1.564 0-6620 {}} {774 0 1.564 0-6692 {}} {774 0 0 0-6790 {}} {774 0 0 0-6816 {}} {774 0 1.564 0-6850 {}} {774 0 1.564 0-6914 {}} {774 0 0 0-7043 {}} {774 0 0 0-7066 {}} {774 0 1.564 0-7103 {}} {774 0 1.564 0-7183 {}} {774 0 0 0-7264 {}} {774 0 0 0-7290 {}} {774 0 1.564 0-7324 {}} {774 0 1.564 0-7388 {}} {774 0 0 0-7517 {}} {774 0 0 0-7540 {}} {774 0 1.564 0-7577 {}} {774 0 1.564 0-7649 {}} {774 0 0 0-7746 {}} {774 0 0 0-7772 {}} {130 0 0 0-7789 {}} {258 0 1.564 0-7805 {}} {258 0 1.564 0-7869 {}} {258 0 0 0-7998 {}} {258 0 0 0-8021 {}}} CYCLES {}}
set a(0-7773) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#15.psp)(8-2)#13 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1825 LOC {1 0.034615375 196 0.0 196 0.0 197 0.8291185999999999} PREDS {{146 0 0 0-7764 {}} {258 0 0 0-7564 {}}} SUCCS {{259 0 1.564 0-7774 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7774) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(4).@)#13 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1826 LOC {189 1.0 196 0.9415 196 1.0 197 0.006249937500000025 198 0.006249937500000025} PREDS {{774 0 0 0-7774 {}} {259 0 1.564 0-7773 {}} {130 0 0 0-7764 {}} {258 0 1.564 0-7759 {}} {258 0 0 0-7748 {}} {256 0 0 0-7651 {}} {256 0 0 0-7579 {}} {128 0 0 0-7558 {}} {258 0 0 0-7542 {}} {258 0 0 0-7519 {}} {256 0 0 0-7390 {}} {256 0 0 0-7326 {}} {258 0 0 0-7292 {}} {258 0 0 0-7266 {}} {256 0 0 0-7185 {}} {256 0 0 0-7105 {}} {258 0 0 0-7068 {}} {258 0 0 0-7045 {}} {256 0 0 0-6916 {}} {256 0 0 0-6852 {}} {258 0 0 0-6818 {}} {258 0 0 0-6792 {}} {256 0 0 0-6694 {}} {256 0 0 0-6622 {}} {258 0 0 0-6585 {}} {258 0 0 0-6562 {}} {256 0 0 0-6432 {}} {256 0 0 0-6368 {}} {258 0 0 0-6337 {}} {258 0 0 0-6318 {}} {256 0 0 0-6242 {}} {256 0 0 0-6157 {}} {774 0 0 0-8023 {}} {774 0 0 0-8000 {}} {772 0 0 0-7871 {}} {772 0 0 0-7807 {}}} SUCCS {{774 0 1.564 0-6157 {}} {774 0 1.564 0-6242 {}} {774 0 0 0-6318 {}} {774 0 0 0-6337 {}} {774 0 1.564 0-6368 {}} {774 0 1.564 0-6432 {}} {774 0 0 0-6562 {}} {774 0 0 0-6585 {}} {774 0 1.564 0-6622 {}} {774 0 1.564 0-6694 {}} {774 0 0 0-6792 {}} {774 0 0 0-6818 {}} {774 0 1.564 0-6852 {}} {774 0 1.564 0-6916 {}} {774 0 0 0-7045 {}} {774 0 0 0-7068 {}} {774 0 1.564 0-7105 {}} {774 0 1.564 0-7185 {}} {774 0 0 0-7266 {}} {774 0 0 0-7292 {}} {774 0 1.564 0-7326 {}} {774 0 1.564 0-7390 {}} {774 0 0 0-7519 {}} {774 0 0 0-7542 {}} {774 0 1.564 0-7579 {}} {774 0 1.564 0-7651 {}} {774 0 0 0-7748 {}} {774 0 0 0-7774 {}} {130 0 0 0-7789 {}} {258 0 1.564 0-7807 {}} {258 0 1.564 0-7871 {}} {258 0 0 0-8000 {}} {258 0 0 0-8023 {}}} CYCLES {}}
set a(0-7775) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#15.psp)(8-2)#14 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1827 LOC {1 0.034615375 196 0.0 196 0.0 197 0.8291185999999999} PREDS {{146 0 0 0-7764 {}} {258 0 0 0-7564 {}}} SUCCS {{259 0 1.564 0-7776 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7776) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(14,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(5).@)#13 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1828 LOC {189 1.0 196 0.9415 196 1.0 197 0.006249937500000025 198 0.006249937500000025} PREDS {{774 0 0 0-7776 {}} {259 0 1.564 0-7775 {}} {130 0 0 0-7764 {}} {258 0 1.564 0-7759 {}} {258 0 0 0-7750 {}} {256 0 0 0-7653 {}} {256 0 0 0-7581 {}} {128 0 0 0-7558 {}} {258 0 0 0-7544 {}} {258 0 0 0-7521 {}} {256 0 0 0-7392 {}} {256 0 0 0-7328 {}} {258 0 0 0-7294 {}} {258 0 0 0-7268 {}} {256 0 0 0-7187 {}} {256 0 0 0-7107 {}} {258 0 0 0-7070 {}} {258 0 0 0-7047 {}} {256 0 0 0-6918 {}} {256 0 0 0-6854 {}} {258 0 0 0-6820 {}} {258 0 0 0-6794 {}} {256 0 0 0-6696 {}} {256 0 0 0-6624 {}} {258 0 0 0-6587 {}} {258 0 0 0-6564 {}} {256 0 0 0-6434 {}} {256 0 0 0-6370 {}} {258 0 0 0-6338 {}} {258 0 0 0-6320 {}} {256 0 0 0-6244 {}} {256 0 0 0-6158 {}} {774 0 0 0-8025 {}} {774 0 0 0-8002 {}} {772 0 0 0-7873 {}} {772 0 0 0-7809 {}}} SUCCS {{774 0 1.564 0-6158 {}} {774 0 1.564 0-6244 {}} {774 0 0 0-6320 {}} {774 0 0 0-6338 {}} {774 0 1.564 0-6370 {}} {774 0 1.564 0-6434 {}} {774 0 0 0-6564 {}} {774 0 0 0-6587 {}} {774 0 1.564 0-6624 {}} {774 0 1.564 0-6696 {}} {774 0 0 0-6794 {}} {774 0 0 0-6820 {}} {774 0 1.564 0-6854 {}} {774 0 1.564 0-6918 {}} {774 0 0 0-7047 {}} {774 0 0 0-7070 {}} {774 0 1.564 0-7107 {}} {774 0 1.564 0-7187 {}} {774 0 0 0-7268 {}} {774 0 0 0-7294 {}} {774 0 1.564 0-7328 {}} {774 0 1.564 0-7392 {}} {774 0 0 0-7521 {}} {774 0 0 0-7544 {}} {774 0 1.564 0-7581 {}} {774 0 1.564 0-7653 {}} {774 0 0 0-7750 {}} {774 0 0 0-7776 {}} {130 0 0 0-7789 {}} {258 0 1.564 0-7809 {}} {258 0 1.564 0-7873 {}} {258 0 0 0-8002 {}} {258 0 0 0-8025 {}}} CYCLES {}}
set a(0-7777) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#15.psp)(8-2)#15 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1829 LOC {1 0.034615375 196 0.0 196 0.0 197 0.8291185999999999} PREDS {{146 0 0 0-7764 {}} {258 0 0 0-7564 {}}} SUCCS {{259 0 1.564 0-7778 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7778) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(15,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(6).@)#13 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1830 LOC {189 1.0 196 0.9415 196 1.0 197 0.006249937500000025 198 0.006249937500000025} PREDS {{774 0 0 0-7778 {}} {259 0 1.564 0-7777 {}} {130 0 0 0-7764 {}} {258 0 1.564 0-7759 {}} {258 0 0 0-7752 {}} {256 0 0 0-7655 {}} {256 0 0 0-7583 {}} {128 0 0 0-7558 {}} {258 0 0 0-7546 {}} {258 0 0 0-7523 {}} {256 0 0 0-7394 {}} {256 0 0 0-7330 {}} {258 0 0 0-7296 {}} {258 0 0 0-7270 {}} {256 0 0 0-7189 {}} {256 0 0 0-7109 {}} {258 0 0 0-7072 {}} {258 0 0 0-7049 {}} {256 0 0 0-6920 {}} {256 0 0 0-6856 {}} {258 0 0 0-6822 {}} {258 0 0 0-6796 {}} {256 0 0 0-6698 {}} {256 0 0 0-6626 {}} {258 0 0 0-6589 {}} {258 0 0 0-6566 {}} {256 0 0 0-6436 {}} {256 0 0 0-6372 {}} {258 0 0 0-6339 {}} {258 0 0 0-6322 {}} {256 0 0 0-6246 {}} {256 0 0 0-6159 {}} {774 0 0 0-8027 {}} {774 0 0 0-8004 {}} {772 0 0 0-7875 {}} {772 0 0 0-7811 {}}} SUCCS {{774 0 1.564 0-6159 {}} {774 0 1.564 0-6246 {}} {774 0 0 0-6322 {}} {774 0 0 0-6339 {}} {774 0 1.564 0-6372 {}} {774 0 1.564 0-6436 {}} {774 0 0 0-6566 {}} {774 0 0 0-6589 {}} {774 0 1.564 0-6626 {}} {774 0 1.564 0-6698 {}} {774 0 0 0-6796 {}} {774 0 0 0-6822 {}} {774 0 1.564 0-6856 {}} {774 0 1.564 0-6920 {}} {774 0 0 0-7049 {}} {774 0 0 0-7072 {}} {774 0 1.564 0-7109 {}} {774 0 1.564 0-7189 {}} {774 0 0 0-7270 {}} {774 0 0 0-7296 {}} {774 0 1.564 0-7330 {}} {774 0 1.564 0-7394 {}} {774 0 0 0-7523 {}} {774 0 0 0-7546 {}} {774 0 1.564 0-7583 {}} {774 0 1.564 0-7655 {}} {774 0 0 0-7752 {}} {774 0 0 0-7778 {}} {130 0 0 0-7789 {}} {258 0 1.564 0-7811 {}} {258 0 1.564 0-7875 {}} {258 0 0 0-8004 {}} {258 0 0 0-8027 {}}} CYCLES {}}
set a(0-7779) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#15.psp)(8-2)#1 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1831 LOC {1 0.034615375 196 0.0 196 0.0 197 0.8291185999999999} PREDS {{146 0 0 0-7764 {}} {258 0 0 0-7564 {}}} SUCCS {{259 0 1.564 0-7780 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7780) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(16,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(7).@)#13 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1832 LOC {189 1.0 196 0.9415 196 1.0 197 0.006249937500000025 198 0.006249937500000025} PREDS {{774 0 0 0-7780 {}} {259 0 1.564 0-7779 {}} {130 0 0 0-7764 {}} {258 0 1.564 0-7759 {}} {258 0 0 0-7754 {}} {256 0 0 0-7657 {}} {256 0 0 0-7585 {}} {128 0 0 0-7558 {}} {258 0 0 0-7548 {}} {258 0 0 0-7525 {}} {256 0 0 0-7396 {}} {256 0 0 0-7332 {}} {258 0 0 0-7298 {}} {258 0 0 0-7272 {}} {256 0 0 0-7191 {}} {256 0 0 0-7111 {}} {258 0 0 0-7074 {}} {258 0 0 0-7051 {}} {256 0 0 0-6922 {}} {256 0 0 0-6858 {}} {258 0 0 0-6824 {}} {258 0 0 0-6798 {}} {256 0 0 0-6700 {}} {256 0 0 0-6628 {}} {258 0 0 0-6591 {}} {258 0 0 0-6568 {}} {256 0 0 0-6438 {}} {256 0 0 0-6374 {}} {258 0 0 0-6340 {}} {258 0 0 0-6324 {}} {256 0 0 0-6248 {}} {256 0 0 0-6160 {}} {774 0 0 0-8029 {}} {774 0 0 0-8006 {}} {772 0 0 0-7877 {}} {772 0 0 0-7813 {}}} SUCCS {{774 0 1.564 0-6160 {}} {774 0 1.564 0-6248 {}} {774 0 0 0-6324 {}} {774 0 0 0-6340 {}} {774 0 1.564 0-6374 {}} {774 0 1.564 0-6438 {}} {774 0 0 0-6568 {}} {774 0 0 0-6591 {}} {774 0 1.564 0-6628 {}} {774 0 1.564 0-6700 {}} {774 0 0 0-6798 {}} {774 0 0 0-6824 {}} {774 0 1.564 0-6858 {}} {774 0 1.564 0-6922 {}} {774 0 0 0-7051 {}} {774 0 0 0-7074 {}} {774 0 1.564 0-7111 {}} {774 0 1.564 0-7191 {}} {774 0 0 0-7272 {}} {774 0 0 0-7298 {}} {774 0 1.564 0-7332 {}} {774 0 1.564 0-7396 {}} {774 0 0 0-7525 {}} {774 0 0 0-7548 {}} {774 0 1.564 0-7585 {}} {774 0 1.564 0-7657 {}} {774 0 0 0-7754 {}} {774 0 0 0-7780 {}} {130 0 0 0-7789 {}} {258 0 1.564 0-7813 {}} {258 0 1.564 0-7877 {}} {258 0 0 0-8006 {}} {258 0 0 0-8029 {}}} CYCLES {}}
set a(0-7781) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_LOOP:lshift.psp)(10-4) TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1833 LOC {0 1.0 1 0.965635025 1 0.965635025 223 0.965635025} PREDS {} SUCCS {{259 0 0 0-7782 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7782) {AREA_SCORE {} NAME COMP_LOOP-8:not#3 TYPE NOT PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1834 LOC {0 1.0 1 0.965635025 1 0.965635025 223 0.965635025} PREDS {{259 0 0 0-7781 {}}} SUCCS {{259 0 0 0-7783 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7783) {AREA_SCORE {} NAME COMP_LOOP-8:COMP_LOOP:conc#1 TYPE CONCATENATE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1835 LOC {0 1.0 1 0.965635025 1 0.965635025 223 0.965635025} PREDS {{259 0 0 0-7782 {}}} SUCCS {{258 0 0 0-7786 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7784) {AREA_SCORE {} NAME COMP_LOOP:k:asn#27 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1836 LOC {0 1.0 1 0.0 1 0.0 1 0.0 223 0.965635025} PREDS {{774 0 0 0-8033 {}}} SUCCS {{259 0 0 0-7785 {}} {130 0 0 0-7789 {}} {256 0 0 0-8033 {}}} CYCLES {}}
set a(0-7785) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:3))(6-0)#28 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1837 LOC {0 1.0 1 0.0 1 0.0 223 0.965635025} PREDS {{259 0 0 0-7784 {}}} SUCCS {{259 0 0 0-7786 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7786) {AREA_SCORE 8.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(8,0,8,0,8) QUANTITY 2 NAME COMP_LOOP:acc#16 TYPE ACCU DELAY {0.55 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1838 LOC {1 0.0 1 0.965635025 1 0.965635025 1 0.999999946474359 223 0.999999946474359} PREDS {{259 0 0 0-7785 {}} {258 0 0 0-7783 {}}} SUCCS {{259 0 0 0-7787 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7787) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#16)(7) TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1839 LOC {1 0.034364975 1 1.0 1 1.0 223 1.0} PREDS {{259 0 0 0-7786 {}}} SUCCS {{259 0 0 0-7788 {}} {130 0 0 0-7789 {}}} CYCLES {}}
set a(0-7788) {AREA_SCORE {} NAME COMP_LOOP-8:not TYPE NOT PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1840 LOC {1 0.034364975 197 1.0 197 1.0 223 1.0} PREDS {{259 0 0 0-7787 {}}} SUCCS {{259 0 0 0-7789 {}}} CYCLES {}}
set a(0-7789) {AREA_SCORE {} NAME COMP_LOOP-8:break(COMP_LOOP) TYPE TERMINATE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1841 LOC {190 0.0062499999999999995 197 1.0 197 1.0 223 1.0} PREDS {{259 0 0 0-7788 {}} {130 0 0 0-7787 {}} {130 0 0 0-7786 {}} {130 0 0 0-7785 {}} {130 0 0 0-7784 {}} {130 0 0 0-7783 {}} {130 0 0 0-7782 {}} {130 0 0 0-7781 {}} {130 0 0 0-7780 {}} {130 0 0 0-7779 {}} {130 0 0 0-7778 {}} {130 0 0 0-7777 {}} {130 0 0 0-7776 {}} {130 0 0 0-7775 {}} {130 0 0 0-7774 {}} {130 0 0 0-7773 {}} {130 0 0 0-7772 {}} {130 0 0 0-7771 {}} {130 0 0 0-7770 {}} {130 0 0 0-7769 {}} {130 0 0 0-7768 {}} {130 0 0 0-7767 {}} {130 0 0 0-7766 {}} {130 0 0 0-7765 {}} {130 0 0 0-7763 {}} {130 0 0 0-7762 {}} {130 0 0 0-7761 {}} {130 0 0 0-7760 {}} {130 0 0 0-7759 {}} {130 0 0 0-7757 {}} {130 0 0 0-7756 {}} {130 0 0 0-7755 {}} {130 0 0 0-7754 {}} {130 0 0 0-7753 {}} {130 0 0 0-7752 {}} {130 0 0 0-7751 {}} {130 0 0 0-7750 {}} {130 0 0 0-7749 {}} {130 0 0 0-7748 {}} {130 0 0 0-7747 {}} {130 0 0 0-7746 {}} {130 0 0 0-7745 {}} {130 0 0 0-7744 {}} {130 0 0 0-7743 {}} {130 0 0 0-7742 {}} {130 0 0 0-7741 {}} {130 0 0 0-7740 {}} {130 0 0 0-7739 {}} {130 0 0 0-7737 {}} {130 0 0 0-7736 {}} {130 0 0 0-7734 {}} {130 0 0 0-7733 {}} {130 0 0 0-7732 {}} {130 0 0 0-7731 {}} {130 0 0 0-7730 {}} {130 0 0 0-7729 {}} {130 0 0 0-7728 {}} {130 0 0 0-7727 {}} {130 0 0 0-7726 {}} {130 0 0 0-7725 {}} {130 0 0 0-7724 {}} {130 0 0 0-7723 {}} {130 0 0 0-7722 {}} {130 0 0 0-7721 {}} {130 0 0 0-7720 {}} {130 0 0 0-7719 {}} {130 0 0 0-7718 {}} {130 0 0 0-7717 {}} {130 0 0 0-7716 {}} {130 0 0 0-7715 {}} {130 0 0 0-7714 {}} {130 0 0 0-7713 {}} {130 0 0 0-7712 {}} {130 0 0 0-7711 {}} {130 0 0 0-7710 {}} {130 0 0 0-7709 {}} {130 0 0 0-7707 {}} {130 0 0 0-7706 {}} {130 0 0 0-7705 {}} {130 0 0 0-7704 {}} {130 0 0 0-7703 {}} {130 0 0 0-7702 {}} {130 0 0 0-7700 {}} {130 0 0 0-7699 {}} {130 0 0 0-7698 {}} {130 0 0 0-7697 {}} {130 0 0 0-7696 {}} {130 0 0 0-7695 {}} {130 0 0 0-7694 {}} {130 0 0 0-7693 {}} {130 0 0 0-7692 {}} {130 0 0 0-7691 {}} {130 0 0 0-7690 {}} {130 0 0 0-7689 {}} {130 0 0 0-7688 {}} {130 0 0 0-7687 {}} {130 0 0 0-7686 {}} {130 0 0 0-7685 {}} {130 0 0 0-7684 {}} {130 0 0 0-7683 {}} {130 0 0 0-7682 {}} {130 0 0 0-7681 {}} {130 0 0 0-7680 {}} {130 0 0 0-7679 {}} {130 0 0 0-7678 {}} {130 0 0 0-7677 {}} {130 0 0 0-7676 {}} {130 0 0 0-7675 {}} {130 0 0 0-7674 {}} {130 0 0 0-7673 {}} {130 0 0 0-7672 {}} {130 0 0 0-7671 {}} {130 0 0 0-7670 {}} {130 0 0 0-7669 {}} {130 0 0 0-7668 {}} {130 0 0 0-7667 {}} {130 0 0 0-7666 {}} {130 0 0 0-7665 {}} {130 0 0 0-7664 {}} {130 0 0 0-7663 {}} {130 0 0 0-7662 {}} {130 0 0 0-7661 {}} {130 0 0 0-7660 {}} {130 0 0 0-7659 {}} {130 0 0 0-7658 {}} {130 0 0 0-7657 {}} {130 0 0 0-7656 {}} {130 0 0 0-7655 {}} {130 0 0 0-7654 {}} {130 0 0 0-7653 {}} {130 0 0 0-7652 {}} {130 0 0 0-7651 {}} {130 0 0 0-7650 {}} {130 0 0 0-7649 {}} {130 0 0 0-7648 {}} {130 0 0 0-7647 {}} {130 0 0 0-7646 {}} {130 0 0 0-7645 {}} {130 0 0 0-7644 {}} {130 0 0 0-7643 {}} {130 0 0 0-7642 {}} {130 0 0 0-7640 {}} {130 0 0 0-7639 {}} {130 0 0 0-7638 {}} {130 0 0 0-7637 {}} {130 0 0 0-7636 {}} {130 0 0 0-7635 {}} {130 0 0 0-7634 {}} {130 0 0 0-7633 {}} {130 0 0 0-7632 {}} {130 0 0 0-7631 {}} {130 0 0 0-7630 {}} {130 0 0 0-7629 {}} {130 0 0 0-7628 {}} {130 0 0 0-7627 {}} {130 0 0 0-7626 {}} {130 0 0 0-7625 {}} {130 0 0 0-7624 {}} {130 0 0 0-7623 {}} {130 0 0 0-7622 {}} {130 0 0 0-7621 {}} {130 0 0 0-7620 {}} {130 0 0 0-7619 {}} {130 0 0 0-7618 {}} {130 0 0 0-7617 {}} {130 0 0 0-7616 {}} {130 0 0 0-7615 {}} {130 0 0 0-7614 {}} {130 0 0 0-7613 {}} {130 0 0 0-7612 {}} {130 0 0 0-7611 {}} {130 0 0 0-7610 {}} {130 0 0 0-7609 {}} {130 0 0 0-7608 {}} {130 0 0 0-7607 {}} {130 0 0 0-7606 {}} {130 0 0 0-7605 {}} {130 0 0 0-7604 {}} {130 0 0 0-7603 {}} {130 0 0 0-7602 {}} {130 0 0 0-7601 {}} {130 0 0 0-7600 {}} {130 0 0 0-7599 {}} {130 0 0 0-7598 {}} {130 0 0 0-7597 {}} {130 0 0 0-7596 {}} {130 0 0 0-7595 {}} {130 0 0 0-7594 {}} {130 0 0 0-7593 {}} {130 0 0 0-7592 {}} {130 0 0 0-7591 {}} {130 0 0 0-7590 {}} {130 0 0 0-7589 {}} {130 0 0 0-7588 {}} {130 0 0 0-7587 {}} {130 0 0 0-7586 {}} {130 0 0 0-7585 {}} {130 0 0 0-7584 {}} {130 0 0 0-7583 {}} {130 0 0 0-7582 {}} {130 0 0 0-7581 {}} {130 0 0 0-7580 {}} {130 0 0 0-7579 {}} {130 0 0 0-7578 {}} {130 0 0 0-7577 {}} {130 0 0 0-7576 {}} {130 0 0 0-7575 {}} {130 0 0 0-7574 {}} {130 0 0 0-7573 {}} {130 0 0 0-7572 {}} {130 0 0 0-7571 {}} {130 0 0 0-7570 {}} {130 0 0 0-7568 {}} {130 0 0 0-7567 {}} {130 0 0 0-7566 {}} {130 0 0 0-7565 {}} {130 0 0 0-7564 {}} {130 0 0 0-7563 {}} {130 0 0 0-7562 {}} {130 0 0 0-7561 {}} {130 0 0 0-7560 {}} {130 0 0 0-7559 {}} {128 0 0 0-7558 {}}} SUCCS {{128 0 0 0-7992 {}} {128 0 0 0-7994 {}} {128 0 0 0-7996 {}} {128 0 0 0-7998 {}} {128 0 0 0-8000 {}} {128 0 0 0-8002 {}} {128 0 0 0-8004 {}} {128 0 0 0-8006 {}} {128 0 0 0-8015 {}} {128 0 0 0-8017 {}} {128 0 0 0-8019 {}} {128 0 0 0-8021 {}} {128 0 0 0-8023 {}} {128 0 0 0-8025 {}} {128 0 0 0-8027 {}} {128 0 0 0-8029 {}} {128 0 0 0-8033 {}} {128 0 0 0-8041 {}}} CYCLES {}}
set a(0-7790) {AREA_SCORE {} NAME VEC_LOOP:j:asn#10 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1842 LOC {0 1.0 1 0.0 1 0.0 1 0.0 198 0.7942528249999999} PREDS {} SUCCS {{259 0 0 0-7791 {}}} CYCLES {}}
set a(0-7791) {AREA_SCORE {} NAME COMP_LOOP-8:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0) TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1843 LOC {0 1.0 1 0.0 1 0.0 198 0.7942528249999999} PREDS {{259 0 0 0-7790 {}}} SUCCS {{258 0 0 0-7795 {}}} CYCLES {}}
set a(0-7792) {AREA_SCORE {} NAME COMP_LOOP:k:asn#28 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1844 LOC {0 1.0 1 0.0 1 0.0 1 0.0 198 0.7942528249999999} PREDS {{774 0 0 0-8033 {}}} SUCCS {{259 0 0 0-7793 {}} {256 0 0 0-8033 {}}} CYCLES {}}
set a(0-7793) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:3))(6-0)#29 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1845 LOC {0 1.0 1 0.0 1 0.0 198 0.7942528249999999} PREDS {{259 0 0 0-7792 {}}} SUCCS {{259 0 0 0-7794 {}}} CYCLES {}}
set a(0-7794) {AREA_SCORE {} NAME COMP_LOOP:conc#36 TYPE CONCATENATE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1846 LOC {0 1.0 1 0.9651342249999999 1 0.9651342249999999 198 0.7942528249999999} PREDS {{259 0 0 0-7793 {}}} SUCCS {{259 0 0 0-7795 {}}} CYCLES {}}
set a(0-7795) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 4 NAME COMP_LOOP-8:acc#1 TYPE ACCU DELAY {0.56 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1847 LOC {1 0.0 1 0.9651342249999999 1 0.9651342249999999 1 0.9999999477564101 198 0.8291185477564101} PREDS {{259 0 0 0-7794 {}} {258 0 0 0-7791 {}}} SUCCS {{259 0 0 0-7796 {}} {258 0 0 0-7798 {}} {258 0 0 0-7800 {}} {258 0 0 0-7802 {}} {258 0 0 0-7804 {}} {258 0 0 0-7806 {}} {258 0 0 0-7808 {}} {258 0 0 0-7810 {}} {258 0 0 0-7812 {}} {258 0 0 0-7814 {}} {258 0 0 0-7815 {}} {258 0 0 0-7816 {}} {258 0 0 0-7818 {}} {258 0 0 0-7819 {}} {258 0 0 0-7820 {}} {258 0 0 0-7823 {}} {258 0 0 0-7824 {}} {258 0 0 0-7825 {}} {258 0 0 0-7828 {}} {258 0 0 0-7829 {}} {258 0 0 0-7830 {}} {258 0 0 0-7833 {}} {258 0 0 0-7834 {}} {258 0 0 0-7835 {}} {258 0 0 0-7838 {}} {258 0 0 0-7839 {}} {258 0 0 0-7840 {}} {258 0 0 0-7843 {}} {258 0 0 0-7844 {}} {258 0 0 0-7845 {}} {258 0 0 0-7848 {}} {258 0 0 0-7849 {}} {258 0 0 0-7850 {}} {258 0 0 0-8012 {}} {258 0 0 0-8014 {}} {258 0 0 0-8016 {}} {258 0 0 0-8018 {}} {258 0 0 0-8020 {}} {258 0 0 0-8022 {}} {258 0 0 0-8024 {}} {258 0 0 0-8026 {}} {258 0 0 0-8028 {}}} CYCLES {}}
set a(0-7796) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse)(2-0) TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1848 LOC {1 0.034865775 1 1.0 1 1.0 198 0.8291185999999999} PREDS {{259 0 0 0-7795 {}}} SUCCS {{259 0 0 0-7797 {}}} CYCLES {}}
set a(0-7797) {AREA_SCORE {} NAME COMP_LOOP:switch#14 TYPE SELECT PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1849 LOC {1 0.034865775 1 1.0 1 1.0 198 0.8291185999999999} PREDS {{259 0 0 0-7796 {}}} SUCCS {{146 0 0 0-7798 {}} {146 0 0 0-7799 {}} {146 0 0 0-7800 {}} {146 0 0 0-7801 {}} {146 0 0 0-7802 {}} {146 0 0 0-7803 {}} {146 0 0 0-7804 {}} {146 0 0 0-7805 {}} {146 0 0 0-7806 {}} {146 0 0 0-7807 {}} {146 0 0 0-7808 {}} {146 0 0 0-7809 {}} {146 0 0 0-7810 {}} {146 0 0 0-7811 {}} {146 0 0 0-7812 {}} {146 0 0 0-7813 {}}} CYCLES {}}
set a(0-7798) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#1.cse)(9-3)#2 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1850 LOC {1 0.034865775 197 0.0 197 0.0 198 0.8291185999999999} PREDS {{146 0 0 0-7797 {}} {258 0 0 0-7795 {}}} SUCCS {{259 0 1.564 0-7799 {}}} CYCLES {}}
set a(0-7799) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(9,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(0).@)#14 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1851 LOC {190 1.0 197 0.9415 197 1.0 198 0.09437493750000003 199 0.09437493750000003} PREDS {{259 0 1.564 0-7798 {}} {146 0 0 0-7797 {}} {258 0 1.564 0-7766 {}} {258 0 1.564 0-7740 {}} {258 0 1.564 0-7534 {}} {258 0 1.564 0-7511 {}} {258 0 1.564 0-7284 {}} {258 0 1.564 0-7258 {}} {258 0 1.564 0-7060 {}} {258 0 1.564 0-7037 {}} {258 0 1.564 0-6810 {}} {258 0 1.564 0-6784 {}} {258 0 1.564 0-6577 {}} {258 0 1.564 0-6554 {}} {258 0 1.564 0-6333 {}} {258 0 1.564 0-6310 {}} {774 0 1.564 0-8015 {}} {774 0 1.564 0-7992 {}}} SUCCS {{772 0 0 0-6310 {}} {772 0 0 0-6333 {}} {772 0 0 0-6554 {}} {772 0 0 0-6577 {}} {772 0 0 0-6784 {}} {772 0 0 0-6810 {}} {772 0 0 0-7037 {}} {772 0 0 0-7060 {}} {772 0 0 0-7258 {}} {772 0 0 0-7284 {}} {772 0 0 0-7511 {}} {772 0 0 0-7534 {}} {772 0 0 0-7740 {}} {772 0 0 0-7766 {}} {258 0 0 0-7852 {}} {256 0 0 0-7992 {}} {256 0 0 0-8015 {}}} CYCLES {}}
set a(0-7800) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#1.cse)(9-3)#3 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1852 LOC {1 0.034865775 197 0.0 197 0.0 198 0.8291185999999999} PREDS {{146 0 0 0-7797 {}} {258 0 0 0-7795 {}}} SUCCS {{259 0 1.564 0-7801 {}}} CYCLES {}}
set a(0-7801) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(10,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(1).@)#14 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1853 LOC {190 1.0 197 0.9415 197 1.0 198 0.09437493750000003 199 0.09437493750000003} PREDS {{259 0 1.564 0-7800 {}} {146 0 0 0-7797 {}} {258 0 1.564 0-7768 {}} {258 0 1.564 0-7742 {}} {258 0 1.564 0-7536 {}} {258 0 1.564 0-7513 {}} {258 0 1.564 0-7286 {}} {258 0 1.564 0-7260 {}} {258 0 1.564 0-7062 {}} {258 0 1.564 0-7039 {}} {258 0 1.564 0-6812 {}} {258 0 1.564 0-6786 {}} {258 0 1.564 0-6579 {}} {258 0 1.564 0-6556 {}} {258 0 1.564 0-6334 {}} {258 0 1.564 0-6312 {}} {774 0 1.564 0-8017 {}} {774 0 1.564 0-7994 {}}} SUCCS {{772 0 0 0-6312 {}} {772 0 0 0-6334 {}} {772 0 0 0-6556 {}} {772 0 0 0-6579 {}} {772 0 0 0-6786 {}} {772 0 0 0-6812 {}} {772 0 0 0-7039 {}} {772 0 0 0-7062 {}} {772 0 0 0-7260 {}} {772 0 0 0-7286 {}} {772 0 0 0-7513 {}} {772 0 0 0-7536 {}} {772 0 0 0-7742 {}} {772 0 0 0-7768 {}} {258 0 0 0-7852 {}} {256 0 0 0-7994 {}} {256 0 0 0-8017 {}}} CYCLES {}}
set a(0-7802) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#1.cse)(9-3)#4 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1854 LOC {1 0.034865775 197 0.0 197 0.0 198 0.8291185999999999} PREDS {{146 0 0 0-7797 {}} {258 0 0 0-7795 {}}} SUCCS {{259 0 1.564 0-7803 {}}} CYCLES {}}
set a(0-7803) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(11,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(2).@)#14 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1855 LOC {190 1.0 197 0.9415 197 1.0 198 0.09437493750000003 199 0.09437493750000003} PREDS {{259 0 1.564 0-7802 {}} {146 0 0 0-7797 {}} {258 0 1.564 0-7770 {}} {258 0 1.564 0-7744 {}} {258 0 1.564 0-7538 {}} {258 0 1.564 0-7515 {}} {258 0 1.564 0-7288 {}} {258 0 1.564 0-7262 {}} {258 0 1.564 0-7064 {}} {258 0 1.564 0-7041 {}} {258 0 1.564 0-6814 {}} {258 0 1.564 0-6788 {}} {258 0 1.564 0-6581 {}} {258 0 1.564 0-6558 {}} {258 0 1.564 0-6335 {}} {258 0 1.564 0-6314 {}} {774 0 1.564 0-8019 {}} {774 0 1.564 0-7996 {}}} SUCCS {{772 0 0 0-6314 {}} {772 0 0 0-6335 {}} {772 0 0 0-6558 {}} {772 0 0 0-6581 {}} {772 0 0 0-6788 {}} {772 0 0 0-6814 {}} {772 0 0 0-7041 {}} {772 0 0 0-7064 {}} {772 0 0 0-7262 {}} {772 0 0 0-7288 {}} {772 0 0 0-7515 {}} {772 0 0 0-7538 {}} {772 0 0 0-7744 {}} {772 0 0 0-7770 {}} {258 0 0 0-7852 {}} {256 0 0 0-7996 {}} {256 0 0 0-8019 {}}} CYCLES {}}
set a(0-7804) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#1.cse)(9-3)#5 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1856 LOC {1 0.034865775 197 0.0 197 0.0 198 0.8291185999999999} PREDS {{146 0 0 0-7797 {}} {258 0 0 0-7795 {}}} SUCCS {{259 0 1.564 0-7805 {}}} CYCLES {}}
set a(0-7805) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(12,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(3).@)#14 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1857 LOC {190 1.0 197 0.9415 197 1.0 198 0.09437493750000003 199 0.09437493750000003} PREDS {{259 0 1.564 0-7804 {}} {146 0 0 0-7797 {}} {258 0 1.564 0-7772 {}} {258 0 1.564 0-7746 {}} {258 0 1.564 0-7540 {}} {258 0 1.564 0-7517 {}} {258 0 1.564 0-7290 {}} {258 0 1.564 0-7264 {}} {258 0 1.564 0-7066 {}} {258 0 1.564 0-7043 {}} {258 0 1.564 0-6816 {}} {258 0 1.564 0-6790 {}} {258 0 1.564 0-6583 {}} {258 0 1.564 0-6560 {}} {258 0 1.564 0-6336 {}} {258 0 1.564 0-6316 {}} {774 0 1.564 0-8021 {}} {774 0 1.564 0-7998 {}}} SUCCS {{772 0 0 0-6316 {}} {772 0 0 0-6336 {}} {772 0 0 0-6560 {}} {772 0 0 0-6583 {}} {772 0 0 0-6790 {}} {772 0 0 0-6816 {}} {772 0 0 0-7043 {}} {772 0 0 0-7066 {}} {772 0 0 0-7264 {}} {772 0 0 0-7290 {}} {772 0 0 0-7517 {}} {772 0 0 0-7540 {}} {772 0 0 0-7746 {}} {772 0 0 0-7772 {}} {258 0 0 0-7852 {}} {256 0 0 0-7998 {}} {256 0 0 0-8021 {}}} CYCLES {}}
set a(0-7806) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#1.cse)(9-3)#6 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1858 LOC {1 0.034865775 197 0.0 197 0.0 198 0.8291185999999999} PREDS {{146 0 0 0-7797 {}} {258 0 0 0-7795 {}}} SUCCS {{259 0 1.564 0-7807 {}}} CYCLES {}}
set a(0-7807) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(4).@)#14 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1859 LOC {190 1.0 197 0.9415 197 1.0 198 0.09437493750000003 199 0.09437493750000003} PREDS {{259 0 1.564 0-7806 {}} {146 0 0 0-7797 {}} {258 0 1.564 0-7774 {}} {258 0 1.564 0-7748 {}} {258 0 1.564 0-7542 {}} {258 0 1.564 0-7519 {}} {258 0 1.564 0-7292 {}} {258 0 1.564 0-7266 {}} {258 0 1.564 0-7068 {}} {258 0 1.564 0-7045 {}} {258 0 1.564 0-6818 {}} {258 0 1.564 0-6792 {}} {258 0 1.564 0-6585 {}} {258 0 1.564 0-6562 {}} {258 0 1.564 0-6337 {}} {258 0 1.564 0-6318 {}} {774 0 1.564 0-8023 {}} {774 0 1.564 0-8000 {}}} SUCCS {{772 0 0 0-6318 {}} {772 0 0 0-6337 {}} {772 0 0 0-6562 {}} {772 0 0 0-6585 {}} {772 0 0 0-6792 {}} {772 0 0 0-6818 {}} {772 0 0 0-7045 {}} {772 0 0 0-7068 {}} {772 0 0 0-7266 {}} {772 0 0 0-7292 {}} {772 0 0 0-7519 {}} {772 0 0 0-7542 {}} {772 0 0 0-7748 {}} {772 0 0 0-7774 {}} {258 0 0 0-7852 {}} {256 0 0 0-8000 {}} {256 0 0 0-8023 {}}} CYCLES {}}
set a(0-7808) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#1.cse)(9-3)#7 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1860 LOC {1 0.034865775 197 0.0 197 0.0 198 0.8291185999999999} PREDS {{146 0 0 0-7797 {}} {258 0 0 0-7795 {}}} SUCCS {{259 0 1.564 0-7809 {}}} CYCLES {}}
set a(0-7809) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(14,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(5).@)#14 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1861 LOC {190 1.0 197 0.9415 197 1.0 198 0.09437493750000003 199 0.09437493750000003} PREDS {{259 0 1.564 0-7808 {}} {146 0 0 0-7797 {}} {258 0 1.564 0-7776 {}} {258 0 1.564 0-7750 {}} {258 0 1.564 0-7544 {}} {258 0 1.564 0-7521 {}} {258 0 1.564 0-7294 {}} {258 0 1.564 0-7268 {}} {258 0 1.564 0-7070 {}} {258 0 1.564 0-7047 {}} {258 0 1.564 0-6820 {}} {258 0 1.564 0-6794 {}} {258 0 1.564 0-6587 {}} {258 0 1.564 0-6564 {}} {258 0 1.564 0-6338 {}} {258 0 1.564 0-6320 {}} {774 0 1.564 0-8025 {}} {774 0 1.564 0-8002 {}}} SUCCS {{772 0 0 0-6320 {}} {772 0 0 0-6338 {}} {772 0 0 0-6564 {}} {772 0 0 0-6587 {}} {772 0 0 0-6794 {}} {772 0 0 0-6820 {}} {772 0 0 0-7047 {}} {772 0 0 0-7070 {}} {772 0 0 0-7268 {}} {772 0 0 0-7294 {}} {772 0 0 0-7521 {}} {772 0 0 0-7544 {}} {772 0 0 0-7750 {}} {772 0 0 0-7776 {}} {258 0 0 0-7852 {}} {256 0 0 0-8002 {}} {256 0 0 0-8025 {}}} CYCLES {}}
set a(0-7810) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#1.cse)(9-3)#8 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1862 LOC {1 0.034865775 197 0.0 197 0.0 198 0.8291185999999999} PREDS {{146 0 0 0-7797 {}} {258 0 0 0-7795 {}}} SUCCS {{259 0 1.564 0-7811 {}}} CYCLES {}}
set a(0-7811) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(15,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(6).@)#14 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1863 LOC {190 1.0 197 0.9415 197 1.0 198 0.09437493750000003 199 0.09437493750000003} PREDS {{259 0 1.564 0-7810 {}} {146 0 0 0-7797 {}} {258 0 1.564 0-7778 {}} {258 0 1.564 0-7752 {}} {258 0 1.564 0-7546 {}} {258 0 1.564 0-7523 {}} {258 0 1.564 0-7296 {}} {258 0 1.564 0-7270 {}} {258 0 1.564 0-7072 {}} {258 0 1.564 0-7049 {}} {258 0 1.564 0-6822 {}} {258 0 1.564 0-6796 {}} {258 0 1.564 0-6589 {}} {258 0 1.564 0-6566 {}} {258 0 1.564 0-6339 {}} {258 0 1.564 0-6322 {}} {774 0 1.564 0-8027 {}} {774 0 1.564 0-8004 {}}} SUCCS {{772 0 0 0-6322 {}} {772 0 0 0-6339 {}} {772 0 0 0-6566 {}} {772 0 0 0-6589 {}} {772 0 0 0-6796 {}} {772 0 0 0-6822 {}} {772 0 0 0-7049 {}} {772 0 0 0-7072 {}} {772 0 0 0-7270 {}} {772 0 0 0-7296 {}} {772 0 0 0-7523 {}} {772 0 0 0-7546 {}} {772 0 0 0-7752 {}} {772 0 0 0-7778 {}} {258 0 0 0-7852 {}} {256 0 0 0-8004 {}} {256 0 0 0-8027 {}}} CYCLES {}}
set a(0-7812) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#1.cse)(9-3) TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1864 LOC {1 0.034865775 197 0.0 197 0.0 198 0.8291185999999999} PREDS {{146 0 0 0-7797 {}} {258 0 0 0-7795 {}}} SUCCS {{259 0 1.564 0-7813 {}}} CYCLES {}}
set a(0-7813) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(16,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(7).@)#14 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1865 LOC {190 1.0 197 0.9415 197 1.0 198 0.09437493750000003 199 0.09437493750000003} PREDS {{259 0 1.564 0-7812 {}} {146 0 0 0-7797 {}} {258 0 1.564 0-7780 {}} {258 0 1.564 0-7754 {}} {258 0 1.564 0-7548 {}} {258 0 1.564 0-7525 {}} {258 0 1.564 0-7298 {}} {258 0 1.564 0-7272 {}} {258 0 1.564 0-7074 {}} {258 0 1.564 0-7051 {}} {258 0 1.564 0-6824 {}} {258 0 1.564 0-6798 {}} {258 0 1.564 0-6591 {}} {258 0 1.564 0-6568 {}} {258 0 1.564 0-6340 {}} {258 0 1.564 0-6324 {}} {774 0 1.564 0-8029 {}} {774 0 1.564 0-8006 {}}} SUCCS {{772 0 0 0-6324 {}} {772 0 0 0-6340 {}} {772 0 0 0-6568 {}} {772 0 0 0-6591 {}} {772 0 0 0-6798 {}} {772 0 0 0-6824 {}} {772 0 0 0-7051 {}} {772 0 0 0-7074 {}} {772 0 0 0-7272 {}} {772 0 0 0-7298 {}} {772 0 0 0-7525 {}} {772 0 0 0-7548 {}} {772 0 0 0-7754 {}} {772 0 0 0-7780 {}} {258 0 0 0-7852 {}} {256 0 0 0-8006 {}} {256 0 0 0-8029 {}}} CYCLES {}}
set a(0-7814) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse)(2-0)#4 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1866 LOC {1 0.034865775 1 1.0 1 1.0 199 0.80297815} PREDS {{258 0 0 0-7795 {}}} SUCCS {{258 0 0 0-7817 {}}} CYCLES {}}
set a(0-7815) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse)(2-0)#5 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1867 LOC {1 0.034865775 1 1.0 1 1.0 199 0.80297815} PREDS {{258 0 0 0-7795 {}}} SUCCS {{258 0 0 0-7817 {}}} CYCLES {}}
set a(0-7816) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse)(2-0)#6 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1868 LOC {1 0.034865775 1 1.0 1 1.0 199 0.80297815} PREDS {{258 0 0 0-7795 {}}} SUCCS {{259 0 0 0-7817 {}}} CYCLES {}}
set a(0-7817) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:nor#28 TYPE NOR PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1869 LOC {1 0.034865775 1 1.0 1 1.0 199 0.80297815} PREDS {{259 0 0 0-7816 {}} {258 0 0 0-7815 {}} {258 0 0 0-7814 {}}} SUCCS {{258 0 0 0-7852 {}}} CYCLES {}}
set a(0-7818) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse)(2-0)#7 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1870 LOC {1 0.034865775 198 0.0 198 0.0 199 0.80297815} PREDS {{258 0 0 0-7795 {}}} SUCCS {{258 0 0 0-7822 {}}} CYCLES {}}
set a(0-7819) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse)(2-0)#8 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1871 LOC {1 0.034865775 198 0.0 198 0.0 199 0.80297815} PREDS {{258 0 0 0-7795 {}}} SUCCS {{258 0 0 0-7821 {}}} CYCLES {}}
set a(0-7820) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse)(2-0)#9 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1872 LOC {1 0.034865775 198 0.0 198 0.0 199 0.80297815} PREDS {{258 0 0 0-7795 {}}} SUCCS {{259 0 0 0-7821 {}}} CYCLES {}}
set a(0-7821) {AREA_SCORE {} NAME COMP_LOOP:nor#85 TYPE NOR PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1873 LOC {1 0.034865775 198 0.0 198 0.0 199 0.80297815} PREDS {{259 0 0 0-7820 {}} {258 0 0 0-7819 {}}} SUCCS {{259 0 0 0-7822 {}}} CYCLES {}}
set a(0-7822) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#196 TYPE AND PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1874 LOC {1 0.034865775 198 0.0 198 0.0 199 0.80297815} PREDS {{259 0 0 0-7821 {}} {258 0 0 0-7818 {}}} SUCCS {{258 0 0 0-7852 {}}} CYCLES {}}
set a(0-7823) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse)(2-0)#10 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1875 LOC {1 0.034865775 198 0.0 198 0.0 199 0.80297815} PREDS {{258 0 0 0-7795 {}}} SUCCS {{258 0 0 0-7827 {}}} CYCLES {}}
set a(0-7824) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse)(2-0)#11 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1876 LOC {1 0.034865775 198 0.0 198 0.0 199 0.80297815} PREDS {{258 0 0 0-7795 {}}} SUCCS {{258 0 0 0-7826 {}}} CYCLES {}}
set a(0-7825) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse)(2-0)#12 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1877 LOC {1 0.034865775 198 0.0 198 0.0 199 0.80297815} PREDS {{258 0 0 0-7795 {}}} SUCCS {{259 0 0 0-7826 {}}} CYCLES {}}
set a(0-7826) {AREA_SCORE {} NAME COMP_LOOP:nor#86 TYPE NOR PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1878 LOC {1 0.034865775 198 0.0 198 0.0 199 0.80297815} PREDS {{259 0 0 0-7825 {}} {258 0 0 0-7824 {}}} SUCCS {{259 0 0 0-7827 {}}} CYCLES {}}
set a(0-7827) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#197 TYPE AND PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1879 LOC {1 0.034865775 198 0.0 198 0.0 199 0.80297815} PREDS {{259 0 0 0-7826 {}} {258 0 0 0-7823 {}}} SUCCS {{258 0 0 0-7852 {}}} CYCLES {}}
set a(0-7828) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse)(2-0)#13 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1880 LOC {1 0.034865775 1 1.0 1 1.0 199 0.80297815} PREDS {{258 0 0 0-7795 {}}} SUCCS {{258 0 0 0-7832 {}}} CYCLES {}}
set a(0-7829) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse)(2-0)#14 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1881 LOC {1 0.034865775 1 1.0 1 1.0 199 0.80297815} PREDS {{258 0 0 0-7795 {}}} SUCCS {{258 0 0 0-7832 {}}} CYCLES {}}
set a(0-7830) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse)(2-0)#15 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1882 LOC {1 0.034865775 1 1.0 1 1.0 199 0.80297815} PREDS {{258 0 0 0-7795 {}}} SUCCS {{259 0 0 0-7831 {}}} CYCLES {}}
set a(0-7831) {AREA_SCORE {} NAME COMP_LOOP:not#118 TYPE NOT PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1883 LOC {1 0.034865775 1 1.0 1 1.0 199 0.80297815} PREDS {{259 0 0 0-7830 {}}} SUCCS {{259 0 0 0-7832 {}}} CYCLES {}}
set a(0-7832) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#198 TYPE AND PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1884 LOC {1 0.034865775 1 1.0 1 1.0 199 0.80297815} PREDS {{259 0 0 0-7831 {}} {258 0 0 0-7829 {}} {258 0 0 0-7828 {}}} SUCCS {{258 0 0 0-7852 {}}} CYCLES {}}
set a(0-7833) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse)(2-0)#16 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1885 LOC {1 0.034865775 198 0.0 198 0.0 199 0.80297815} PREDS {{258 0 0 0-7795 {}}} SUCCS {{258 0 0 0-7837 {}}} CYCLES {}}
set a(0-7834) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse)(2-0)#17 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1886 LOC {1 0.034865775 198 0.0 198 0.0 199 0.80297815} PREDS {{258 0 0 0-7795 {}}} SUCCS {{258 0 0 0-7836 {}}} CYCLES {}}
set a(0-7835) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse)(2-0)#18 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1887 LOC {1 0.034865775 198 0.0 198 0.0 199 0.80297815} PREDS {{258 0 0 0-7795 {}}} SUCCS {{259 0 0 0-7836 {}}} CYCLES {}}
set a(0-7836) {AREA_SCORE {} NAME COMP_LOOP:nor#87 TYPE NOR PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1888 LOC {1 0.034865775 198 0.0 198 0.0 199 0.80297815} PREDS {{259 0 0 0-7835 {}} {258 0 0 0-7834 {}}} SUCCS {{259 0 0 0-7837 {}}} CYCLES {}}
set a(0-7837) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#199 TYPE AND PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1889 LOC {1 0.034865775 198 0.0 198 0.0 199 0.80297815} PREDS {{259 0 0 0-7836 {}} {258 0 0 0-7833 {}}} SUCCS {{258 0 0 0-7852 {}}} CYCLES {}}
set a(0-7838) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse)(2-0)#19 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1890 LOC {1 0.034865775 1 1.0 1 1.0 199 0.80297815} PREDS {{258 0 0 0-7795 {}}} SUCCS {{258 0 0 0-7842 {}}} CYCLES {}}
set a(0-7839) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse)(2-0)#20 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1891 LOC {1 0.034865775 1 1.0 1 1.0 199 0.80297815} PREDS {{258 0 0 0-7795 {}}} SUCCS {{258 0 0 0-7842 {}}} CYCLES {}}
set a(0-7840) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse)(2-0)#21 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1892 LOC {1 0.034865775 1 1.0 1 1.0 199 0.80297815} PREDS {{258 0 0 0-7795 {}}} SUCCS {{259 0 0 0-7841 {}}} CYCLES {}}
set a(0-7841) {AREA_SCORE {} NAME COMP_LOOP:not#119 TYPE NOT PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1893 LOC {1 0.034865775 1 1.0 1 1.0 199 0.80297815} PREDS {{259 0 0 0-7840 {}}} SUCCS {{259 0 0 0-7842 {}}} CYCLES {}}
set a(0-7842) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#200 TYPE AND PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1894 LOC {1 0.034865775 1 1.0 1 1.0 199 0.80297815} PREDS {{259 0 0 0-7841 {}} {258 0 0 0-7839 {}} {258 0 0 0-7838 {}}} SUCCS {{258 0 0 0-7852 {}}} CYCLES {}}
set a(0-7843) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse)(2-0)#22 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1895 LOC {1 0.034865775 1 1.0 1 1.0 199 0.80297815} PREDS {{258 0 0 0-7795 {}}} SUCCS {{258 0 0 0-7847 {}}} CYCLES {}}
set a(0-7844) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse)(2-0)#23 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1896 LOC {1 0.034865775 1 1.0 1 1.0 199 0.80297815} PREDS {{258 0 0 0-7795 {}}} SUCCS {{258 0 0 0-7847 {}}} CYCLES {}}
set a(0-7845) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse)(2-0)#24 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1897 LOC {1 0.034865775 1 1.0 1 1.0 199 0.80297815} PREDS {{258 0 0 0-7795 {}}} SUCCS {{259 0 0 0-7846 {}}} CYCLES {}}
set a(0-7846) {AREA_SCORE {} NAME COMP_LOOP:not#120 TYPE NOT PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1898 LOC {1 0.034865775 1 1.0 1 1.0 199 0.80297815} PREDS {{259 0 0 0-7845 {}}} SUCCS {{259 0 0 0-7847 {}}} CYCLES {}}
set a(0-7847) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#201 TYPE AND PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1899 LOC {1 0.034865775 1 1.0 1 1.0 199 0.80297815} PREDS {{259 0 0 0-7846 {}} {258 0 0 0-7844 {}} {258 0 0 0-7843 {}}} SUCCS {{258 0 0 0-7852 {}}} CYCLES {}}
set a(0-7848) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse)(2-0)#25 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1900 LOC {1 0.034865775 1 1.0 1 1.0 199 0.80297815} PREDS {{258 0 0 0-7795 {}}} SUCCS {{258 0 0 0-7851 {}}} CYCLES {}}
set a(0-7849) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse)(2-0)#26 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1901 LOC {1 0.034865775 1 1.0 1 1.0 199 0.80297815} PREDS {{258 0 0 0-7795 {}}} SUCCS {{258 0 0 0-7851 {}}} CYCLES {}}
set a(0-7850) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse)(2-0)#27 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1902 LOC {1 0.034865775 1 1.0 1 1.0 199 0.80297815} PREDS {{258 0 0 0-7795 {}}} SUCCS {{259 0 0 0-7851 {}}} CYCLES {}}
set a(0-7851) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#202 TYPE AND PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1903 LOC {1 0.034865775 1 1.0 1 1.0 199 0.80297815} PREDS {{259 0 0 0-7850 {}} {258 0 0 0-7849 {}} {258 0 0 0-7848 {}}} SUCCS {{259 0 0 0-7852 {}}} CYCLES {}}
set a(0-7852) {AREA_SCORE 215.45 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mux1hot(64,8) QUANTITY 20 NAME COMP_LOOP:mux1h#14 TYPE MUX1HOT DELAY {0.78 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1904 LOC {191 0.094375 198 0.9511217999999999 198 0.9511217999999999 198 0.999999942628205 199 0.8518562926282051} PREDS {{259 0 0 0-7851 {}} {258 0 0 0-7847 {}} {258 0 0 0-7842 {}} {258 0 0 0-7837 {}} {258 0 0 0-7832 {}} {258 0 0 0-7827 {}} {258 0 0 0-7822 {}} {258 0 0 0-7817 {}} {258 0 0 0-7813 {}} {258 0 0 0-7811 {}} {258 0 0 0-7809 {}} {258 0 0 0-7807 {}} {258 0 0 0-7805 {}} {258 0 0 0-7803 {}} {258 0 0 0-7801 {}} {258 0 0 0-7799 {}} {258 0 0 0-5996 {}} {258 0 0 0-5995 {}} {258 0 0 0-5994 {}} {258 0 0 0-5993 {}} {258 0 0 0-5992 {}} {258 0 0 0-5991 {}} {258 0 0 0-5990 {}} {258 0 0 0-5989 {}}} SUCCS {{258 0 0 0-7918 {}} {258 0 0 0-8007 {}}} CYCLES {}}
set a(0-7853) {AREA_SCORE {} NAME VEC_LOOP:j:asn#11 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1905 LOC {0 1.0 1 0.0 1 0.0 1 0.0 198 0.7769290999999999} PREDS {} SUCCS {{259 0 0 0-7854 {}}} CYCLES {}}
set a(0-7854) {AREA_SCORE {} NAME COMP_LOOP-8:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0)#1 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1906 LOC {0 1.0 1 0.0 1 0.0 198 0.7769290999999999} PREDS {{259 0 0 0-7853 {}}} SUCCS {{258 0 0 0-7858 {}}} CYCLES {}}
set a(0-7855) {AREA_SCORE {} NAME COMP_LOOP:k:asn#29 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1907 LOC {0 1.0 1 0.0 1 0.0 1 0.0 198 0.7769290999999999} PREDS {{774 0 0 0-8033 {}}} SUCCS {{259 0 0 0-7856 {}} {256 0 0 0-8033 {}}} CYCLES {}}
set a(0-7856) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:3))(6-0)#30 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1908 LOC {0 1.0 1 0.0 1 0.0 198 0.7769290999999999} PREDS {{259 0 0 0-7855 {}}} SUCCS {{259 0 0 0-7857 {}}} CYCLES {}}
set a(0-7857) {AREA_SCORE {} NAME COMP_LOOP:conc#37 TYPE CONCATENATE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1909 LOC {0 1.0 1 0.9478105 1 0.9478105 198 0.7769290999999999} PREDS {{259 0 0 0-7856 {}}} SUCCS {{259 0 0 0-7858 {}}} CYCLES {}}
set a(0-7858) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add3(10,0,10,0,11,0,11) QUANTITY 8 NAME COMP_LOOP-8:acc#10 TYPE ACCU DELAY {0.84 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1910 LOC {1 0.0 1 0.9478105 1 0.9478105 1 0.9999999407051282 198 0.8291185407051281} PREDS {{259 0 0 0-7857 {}} {258 0 0 0-7854 {}}} SUCCS {{259 0 0 0-7859 {}}} CYCLES {}}
set a(0-7859) {AREA_SCORE {} NAME COMP_LOOP-8:slc(COMP_LOOP:acc#10)(10-1) TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1911 LOC {1 0.0521895 1 1.0 1 1.0 198 0.8291185999999999} PREDS {{259 0 0 0-7858 {}}} SUCCS {{259 0 0 0-7860 {}} {258 0 0 0-7862 {}} {258 0 0 0-7864 {}} {258 0 0 0-7866 {}} {258 0 0 0-7868 {}} {258 0 0 0-7870 {}} {258 0 0 0-7872 {}} {258 0 0 0-7874 {}} {258 0 0 0-7876 {}} {258 0 0 0-7878 {}} {258 0 0 0-7879 {}} {258 0 0 0-7880 {}} {258 0 0 0-7882 {}} {258 0 0 0-7883 {}} {258 0 0 0-7884 {}} {258 0 0 0-7887 {}} {258 0 0 0-7888 {}} {258 0 0 0-7889 {}} {258 0 0 0-7892 {}} {258 0 0 0-7893 {}} {258 0 0 0-7894 {}} {258 0 0 0-7897 {}} {258 0 0 0-7898 {}} {258 0 0 0-7899 {}} {258 0 0 0-7902 {}} {258 0 0 0-7903 {}} {258 0 0 0-7904 {}} {258 0 0 0-7907 {}} {258 0 0 0-7908 {}} {258 0 0 0-7909 {}} {258 0 0 0-7912 {}} {258 0 0 0-7913 {}} {258 0 0 0-7914 {}} {258 0 0 0-7989 {}} {258 0 0 0-7991 {}} {258 0 0 0-7993 {}} {258 0 0 0-7995 {}} {258 0 0 0-7997 {}} {258 0 0 0-7999 {}} {258 0 0 0-8001 {}} {258 0 0 0-8003 {}} {258 0 0 0-8005 {}}} CYCLES {}}
set a(0-7860) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1))(2-0) TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1912 LOC {1 0.0521895 1 1.0 1 1.0 198 0.8291185999999999} PREDS {{259 0 0 0-7859 {}}} SUCCS {{259 0 0 0-7861 {}}} CYCLES {}}
set a(0-7861) {AREA_SCORE {} NAME COMP_LOOP:switch#15 TYPE SELECT PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1913 LOC {1 0.0521895 1 1.0 1 1.0 198 0.8291185999999999} PREDS {{259 0 0 0-7860 {}}} SUCCS {{146 0 0 0-7862 {}} {146 0 0 0-7863 {}} {146 0 0 0-7864 {}} {146 0 0 0-7865 {}} {146 0 0 0-7866 {}} {146 0 0 0-7867 {}} {146 0 0 0-7868 {}} {146 0 0 0-7869 {}} {146 0 0 0-7870 {}} {146 0 0 0-7871 {}} {146 0 0 0-7872 {}} {146 0 0 0-7873 {}} {146 0 0 0-7874 {}} {146 0 0 0-7875 {}} {146 0 0 0-7876 {}} {146 0 0 0-7877 {}}} CYCLES {}}
set a(0-7862) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1))(9-3)#2 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1914 LOC {1 0.0521895 198 0.0 198 0.0 198 0.8291185999999999} PREDS {{146 0 0 0-7861 {}} {258 0 0 0-7859 {}}} SUCCS {{259 0 1.564 0-7863 {}}} CYCLES {}}
set a(0-7863) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(9,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(0).@)#15 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1915 LOC {190 1.0 198 0.9415 198 1.0 199 0.09437493750000003 199 0.09437493750000003} PREDS {{259 0 1.564 0-7862 {}} {146 0 0 0-7861 {}} {258 0 1.564 0-7766 {}} {258 0 1.564 0-7740 {}} {258 0 1.564 0-7534 {}} {258 0 1.564 0-7511 {}} {258 0 1.564 0-7284 {}} {258 0 1.564 0-7258 {}} {258 0 1.564 0-7060 {}} {258 0 1.564 0-7037 {}} {258 0 1.564 0-6810 {}} {258 0 1.564 0-6784 {}} {258 0 1.564 0-6577 {}} {258 0 1.564 0-6554 {}} {258 0 1.564 0-6333 {}} {258 0 1.564 0-6310 {}} {774 0 1.564 0-8015 {}} {774 0 1.564 0-7992 {}}} SUCCS {{772 0 0 0-6310 {}} {772 0 0 0-6333 {}} {772 0 0 0-6554 {}} {772 0 0 0-6577 {}} {772 0 0 0-6784 {}} {772 0 0 0-6810 {}} {772 0 0 0-7037 {}} {772 0 0 0-7060 {}} {772 0 0 0-7258 {}} {772 0 0 0-7284 {}} {772 0 0 0-7511 {}} {772 0 0 0-7534 {}} {772 0 0 0-7740 {}} {772 0 0 0-7766 {}} {258 0 0 0-7916 {}} {256 0 0 0-7992 {}} {256 0 0 0-8015 {}}} CYCLES {}}
set a(0-7864) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1))(9-3)#3 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1916 LOC {1 0.0521895 198 0.0 198 0.0 198 0.8291185999999999} PREDS {{146 0 0 0-7861 {}} {258 0 0 0-7859 {}}} SUCCS {{259 0 1.564 0-7865 {}}} CYCLES {}}
set a(0-7865) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(10,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(1).@)#15 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1917 LOC {190 1.0 198 0.9415 198 1.0 199 0.09437493750000003 199 0.09437493750000003} PREDS {{259 0 1.564 0-7864 {}} {146 0 0 0-7861 {}} {258 0 1.564 0-7768 {}} {258 0 1.564 0-7742 {}} {258 0 1.564 0-7536 {}} {258 0 1.564 0-7513 {}} {258 0 1.564 0-7286 {}} {258 0 1.564 0-7260 {}} {258 0 1.564 0-7062 {}} {258 0 1.564 0-7039 {}} {258 0 1.564 0-6812 {}} {258 0 1.564 0-6786 {}} {258 0 1.564 0-6579 {}} {258 0 1.564 0-6556 {}} {258 0 1.564 0-6334 {}} {258 0 1.564 0-6312 {}} {774 0 1.564 0-8017 {}} {774 0 1.564 0-7994 {}}} SUCCS {{772 0 0 0-6312 {}} {772 0 0 0-6334 {}} {772 0 0 0-6556 {}} {772 0 0 0-6579 {}} {772 0 0 0-6786 {}} {772 0 0 0-6812 {}} {772 0 0 0-7039 {}} {772 0 0 0-7062 {}} {772 0 0 0-7260 {}} {772 0 0 0-7286 {}} {772 0 0 0-7513 {}} {772 0 0 0-7536 {}} {772 0 0 0-7742 {}} {772 0 0 0-7768 {}} {258 0 0 0-7916 {}} {256 0 0 0-7994 {}} {256 0 0 0-8017 {}}} CYCLES {}}
set a(0-7866) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1))(9-3)#4 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1918 LOC {1 0.0521895 198 0.0 198 0.0 198 0.8291185999999999} PREDS {{146 0 0 0-7861 {}} {258 0 0 0-7859 {}}} SUCCS {{259 0 1.564 0-7867 {}}} CYCLES {}}
set a(0-7867) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(11,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(2).@)#15 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1919 LOC {190 1.0 198 0.9415 198 1.0 199 0.09437493750000003 199 0.09437493750000003} PREDS {{259 0 1.564 0-7866 {}} {146 0 0 0-7861 {}} {258 0 1.564 0-7770 {}} {258 0 1.564 0-7744 {}} {258 0 1.564 0-7538 {}} {258 0 1.564 0-7515 {}} {258 0 1.564 0-7288 {}} {258 0 1.564 0-7262 {}} {258 0 1.564 0-7064 {}} {258 0 1.564 0-7041 {}} {258 0 1.564 0-6814 {}} {258 0 1.564 0-6788 {}} {258 0 1.564 0-6581 {}} {258 0 1.564 0-6558 {}} {258 0 1.564 0-6335 {}} {258 0 1.564 0-6314 {}} {774 0 1.564 0-8019 {}} {774 0 1.564 0-7996 {}}} SUCCS {{772 0 0 0-6314 {}} {772 0 0 0-6335 {}} {772 0 0 0-6558 {}} {772 0 0 0-6581 {}} {772 0 0 0-6788 {}} {772 0 0 0-6814 {}} {772 0 0 0-7041 {}} {772 0 0 0-7064 {}} {772 0 0 0-7262 {}} {772 0 0 0-7288 {}} {772 0 0 0-7515 {}} {772 0 0 0-7538 {}} {772 0 0 0-7744 {}} {772 0 0 0-7770 {}} {258 0 0 0-7916 {}} {256 0 0 0-7996 {}} {256 0 0 0-8019 {}}} CYCLES {}}
set a(0-7868) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1))(9-3)#5 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1920 LOC {1 0.0521895 198 0.0 198 0.0 198 0.8291185999999999} PREDS {{146 0 0 0-7861 {}} {258 0 0 0-7859 {}}} SUCCS {{259 0 1.564 0-7869 {}}} CYCLES {}}
set a(0-7869) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(12,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(3).@)#15 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1921 LOC {190 1.0 198 0.9415 198 1.0 199 0.09437493750000003 199 0.09437493750000003} PREDS {{259 0 1.564 0-7868 {}} {146 0 0 0-7861 {}} {258 0 1.564 0-7772 {}} {258 0 1.564 0-7746 {}} {258 0 1.564 0-7540 {}} {258 0 1.564 0-7517 {}} {258 0 1.564 0-7290 {}} {258 0 1.564 0-7264 {}} {258 0 1.564 0-7066 {}} {258 0 1.564 0-7043 {}} {258 0 1.564 0-6816 {}} {258 0 1.564 0-6790 {}} {258 0 1.564 0-6583 {}} {258 0 1.564 0-6560 {}} {258 0 1.564 0-6336 {}} {258 0 1.564 0-6316 {}} {774 0 1.564 0-8021 {}} {774 0 1.564 0-7998 {}}} SUCCS {{772 0 0 0-6316 {}} {772 0 0 0-6336 {}} {772 0 0 0-6560 {}} {772 0 0 0-6583 {}} {772 0 0 0-6790 {}} {772 0 0 0-6816 {}} {772 0 0 0-7043 {}} {772 0 0 0-7066 {}} {772 0 0 0-7264 {}} {772 0 0 0-7290 {}} {772 0 0 0-7517 {}} {772 0 0 0-7540 {}} {772 0 0 0-7746 {}} {772 0 0 0-7772 {}} {258 0 0 0-7916 {}} {256 0 0 0-7998 {}} {256 0 0 0-8021 {}}} CYCLES {}}
set a(0-7870) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1))(9-3)#6 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1922 LOC {1 0.0521895 198 0.0 198 0.0 198 0.8291185999999999} PREDS {{146 0 0 0-7861 {}} {258 0 0 0-7859 {}}} SUCCS {{259 0 1.564 0-7871 {}}} CYCLES {}}
set a(0-7871) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(4).@)#15 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1923 LOC {190 1.0 198 0.9415 198 1.0 199 0.09437493750000003 199 0.09437493750000003} PREDS {{259 0 1.564 0-7870 {}} {146 0 0 0-7861 {}} {258 0 1.564 0-7774 {}} {258 0 1.564 0-7748 {}} {258 0 1.564 0-7542 {}} {258 0 1.564 0-7519 {}} {258 0 1.564 0-7292 {}} {258 0 1.564 0-7266 {}} {258 0 1.564 0-7068 {}} {258 0 1.564 0-7045 {}} {258 0 1.564 0-6818 {}} {258 0 1.564 0-6792 {}} {258 0 1.564 0-6585 {}} {258 0 1.564 0-6562 {}} {258 0 1.564 0-6337 {}} {258 0 1.564 0-6318 {}} {774 0 1.564 0-8023 {}} {774 0 1.564 0-8000 {}}} SUCCS {{772 0 0 0-6318 {}} {772 0 0 0-6337 {}} {772 0 0 0-6562 {}} {772 0 0 0-6585 {}} {772 0 0 0-6792 {}} {772 0 0 0-6818 {}} {772 0 0 0-7045 {}} {772 0 0 0-7068 {}} {772 0 0 0-7266 {}} {772 0 0 0-7292 {}} {772 0 0 0-7519 {}} {772 0 0 0-7542 {}} {772 0 0 0-7748 {}} {772 0 0 0-7774 {}} {258 0 0 0-7916 {}} {256 0 0 0-8000 {}} {256 0 0 0-8023 {}}} CYCLES {}}
set a(0-7872) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1))(9-3)#7 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1924 LOC {1 0.0521895 198 0.0 198 0.0 198 0.8291185999999999} PREDS {{146 0 0 0-7861 {}} {258 0 0 0-7859 {}}} SUCCS {{259 0 1.564 0-7873 {}}} CYCLES {}}
set a(0-7873) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(14,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(5).@)#15 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1925 LOC {190 1.0 198 0.9415 198 1.0 199 0.09437493750000003 199 0.09437493750000003} PREDS {{259 0 1.564 0-7872 {}} {146 0 0 0-7861 {}} {258 0 1.564 0-7776 {}} {258 0 1.564 0-7750 {}} {258 0 1.564 0-7544 {}} {258 0 1.564 0-7521 {}} {258 0 1.564 0-7294 {}} {258 0 1.564 0-7268 {}} {258 0 1.564 0-7070 {}} {258 0 1.564 0-7047 {}} {258 0 1.564 0-6820 {}} {258 0 1.564 0-6794 {}} {258 0 1.564 0-6587 {}} {258 0 1.564 0-6564 {}} {258 0 1.564 0-6338 {}} {258 0 1.564 0-6320 {}} {774 0 1.564 0-8025 {}} {774 0 1.564 0-8002 {}}} SUCCS {{772 0 0 0-6320 {}} {772 0 0 0-6338 {}} {772 0 0 0-6564 {}} {772 0 0 0-6587 {}} {772 0 0 0-6794 {}} {772 0 0 0-6820 {}} {772 0 0 0-7047 {}} {772 0 0 0-7070 {}} {772 0 0 0-7268 {}} {772 0 0 0-7294 {}} {772 0 0 0-7521 {}} {772 0 0 0-7544 {}} {772 0 0 0-7750 {}} {772 0 0 0-7776 {}} {258 0 0 0-7916 {}} {256 0 0 0-8002 {}} {256 0 0 0-8025 {}}} CYCLES {}}
set a(0-7874) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1))(9-3)#8 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1926 LOC {1 0.0521895 198 0.0 198 0.0 198 0.8291185999999999} PREDS {{146 0 0 0-7861 {}} {258 0 0 0-7859 {}}} SUCCS {{259 0 1.564 0-7875 {}}} CYCLES {}}
set a(0-7875) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(15,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(6).@)#15 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1927 LOC {190 1.0 198 0.9415 198 1.0 199 0.09437493750000003 199 0.09437493750000003} PREDS {{259 0 1.564 0-7874 {}} {146 0 0 0-7861 {}} {258 0 1.564 0-7778 {}} {258 0 1.564 0-7752 {}} {258 0 1.564 0-7546 {}} {258 0 1.564 0-7523 {}} {258 0 1.564 0-7296 {}} {258 0 1.564 0-7270 {}} {258 0 1.564 0-7072 {}} {258 0 1.564 0-7049 {}} {258 0 1.564 0-6822 {}} {258 0 1.564 0-6796 {}} {258 0 1.564 0-6589 {}} {258 0 1.564 0-6566 {}} {258 0 1.564 0-6339 {}} {258 0 1.564 0-6322 {}} {774 0 1.564 0-8027 {}} {774 0 1.564 0-8004 {}}} SUCCS {{772 0 0 0-6322 {}} {772 0 0 0-6339 {}} {772 0 0 0-6566 {}} {772 0 0 0-6589 {}} {772 0 0 0-6796 {}} {772 0 0 0-6822 {}} {772 0 0 0-7049 {}} {772 0 0 0-7072 {}} {772 0 0 0-7270 {}} {772 0 0 0-7296 {}} {772 0 0 0-7523 {}} {772 0 0 0-7546 {}} {772 0 0 0-7752 {}} {772 0 0 0-7778 {}} {258 0 0 0-7916 {}} {256 0 0 0-8004 {}} {256 0 0 0-8027 {}}} CYCLES {}}
set a(0-7876) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1))(9-3) TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1928 LOC {1 0.0521895 198 0.0 198 0.0 198 0.8291185999999999} PREDS {{146 0 0 0-7861 {}} {258 0 0 0-7859 {}}} SUCCS {{259 0 1.564 0-7877 {}}} CYCLES {}}
set a(0-7877) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(16,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(7).@)#15 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1929 LOC {190 1.0 198 0.9415 198 1.0 199 0.09437493750000003 199 0.09437493750000003} PREDS {{259 0 1.564 0-7876 {}} {146 0 0 0-7861 {}} {258 0 1.564 0-7780 {}} {258 0 1.564 0-7754 {}} {258 0 1.564 0-7548 {}} {258 0 1.564 0-7525 {}} {258 0 1.564 0-7298 {}} {258 0 1.564 0-7272 {}} {258 0 1.564 0-7074 {}} {258 0 1.564 0-7051 {}} {258 0 1.564 0-6824 {}} {258 0 1.564 0-6798 {}} {258 0 1.564 0-6591 {}} {258 0 1.564 0-6568 {}} {258 0 1.564 0-6340 {}} {258 0 1.564 0-6324 {}} {774 0 1.564 0-8029 {}} {774 0 1.564 0-8006 {}}} SUCCS {{772 0 0 0-6324 {}} {772 0 0 0-6340 {}} {772 0 0 0-6568 {}} {772 0 0 0-6591 {}} {772 0 0 0-6798 {}} {772 0 0 0-6824 {}} {772 0 0 0-7051 {}} {772 0 0 0-7074 {}} {772 0 0 0-7272 {}} {772 0 0 0-7298 {}} {772 0 0 0-7525 {}} {772 0 0 0-7548 {}} {772 0 0 0-7754 {}} {772 0 0 0-7780 {}} {258 0 0 0-7916 {}} {256 0 0 0-8006 {}} {256 0 0 0-8029 {}}} CYCLES {}}
set a(0-7878) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1))(2-0)#4 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1930 LOC {1 0.0521895 1 1.0 1 1.0 199 0.80297815} PREDS {{258 0 0 0-7859 {}}} SUCCS {{258 0 0 0-7881 {}}} CYCLES {}}
set a(0-7879) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1))(2-0)#5 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1931 LOC {1 0.0521895 1 1.0 1 1.0 199 0.80297815} PREDS {{258 0 0 0-7859 {}}} SUCCS {{258 0 0 0-7881 {}}} CYCLES {}}
set a(0-7880) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1))(2-0)#6 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1932 LOC {1 0.0521895 1 1.0 1 1.0 199 0.80297815} PREDS {{258 0 0 0-7859 {}}} SUCCS {{259 0 0 0-7881 {}}} CYCLES {}}
set a(0-7881) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:nor#29 TYPE NOR PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1933 LOC {1 0.0521895 1 1.0 1 1.0 199 0.80297815} PREDS {{259 0 0 0-7880 {}} {258 0 0 0-7879 {}} {258 0 0 0-7878 {}}} SUCCS {{258 0 0 0-7916 {}}} CYCLES {}}
set a(0-7882) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1))(2-0)#7 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1934 LOC {1 0.0521895 199 0.0 199 0.0 199 0.80297815} PREDS {{258 0 0 0-7859 {}}} SUCCS {{258 0 0 0-7886 {}}} CYCLES {}}
set a(0-7883) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1))(2-0)#8 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1935 LOC {1 0.0521895 199 0.0 199 0.0 199 0.80297815} PREDS {{258 0 0 0-7859 {}}} SUCCS {{258 0 0 0-7885 {}}} CYCLES {}}
set a(0-7884) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1))(2-0)#9 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1936 LOC {1 0.0521895 199 0.0 199 0.0 199 0.80297815} PREDS {{258 0 0 0-7859 {}}} SUCCS {{259 0 0 0-7885 {}}} CYCLES {}}
set a(0-7885) {AREA_SCORE {} NAME COMP_LOOP:nor#88 TYPE NOR PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1937 LOC {1 0.0521895 199 0.0 199 0.0 199 0.80297815} PREDS {{259 0 0 0-7884 {}} {258 0 0 0-7883 {}}} SUCCS {{259 0 0 0-7886 {}}} CYCLES {}}
set a(0-7886) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#203 TYPE AND PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1938 LOC {1 0.0521895 199 0.0 199 0.0 199 0.80297815} PREDS {{259 0 0 0-7885 {}} {258 0 0 0-7882 {}}} SUCCS {{258 0 0 0-7916 {}}} CYCLES {}}
set a(0-7887) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1))(2-0)#10 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1939 LOC {1 0.0521895 199 0.0 199 0.0 199 0.80297815} PREDS {{258 0 0 0-7859 {}}} SUCCS {{258 0 0 0-7891 {}}} CYCLES {}}
set a(0-7888) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1))(2-0)#11 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1940 LOC {1 0.0521895 199 0.0 199 0.0 199 0.80297815} PREDS {{258 0 0 0-7859 {}}} SUCCS {{258 0 0 0-7890 {}}} CYCLES {}}
set a(0-7889) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1))(2-0)#12 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1941 LOC {1 0.0521895 199 0.0 199 0.0 199 0.80297815} PREDS {{258 0 0 0-7859 {}}} SUCCS {{259 0 0 0-7890 {}}} CYCLES {}}
set a(0-7890) {AREA_SCORE {} NAME COMP_LOOP:nor#89 TYPE NOR PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1942 LOC {1 0.0521895 199 0.0 199 0.0 199 0.80297815} PREDS {{259 0 0 0-7889 {}} {258 0 0 0-7888 {}}} SUCCS {{259 0 0 0-7891 {}}} CYCLES {}}
set a(0-7891) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#204 TYPE AND PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1943 LOC {1 0.0521895 199 0.0 199 0.0 199 0.80297815} PREDS {{259 0 0 0-7890 {}} {258 0 0 0-7887 {}}} SUCCS {{258 0 0 0-7916 {}}} CYCLES {}}
set a(0-7892) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1))(2-0)#13 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1944 LOC {1 0.0521895 1 1.0 1 1.0 199 0.80297815} PREDS {{258 0 0 0-7859 {}}} SUCCS {{258 0 0 0-7896 {}}} CYCLES {}}
set a(0-7893) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1))(2-0)#14 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1945 LOC {1 0.0521895 1 1.0 1 1.0 199 0.80297815} PREDS {{258 0 0 0-7859 {}}} SUCCS {{258 0 0 0-7896 {}}} CYCLES {}}
set a(0-7894) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1))(2-0)#15 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1946 LOC {1 0.0521895 1 1.0 1 1.0 199 0.80297815} PREDS {{258 0 0 0-7859 {}}} SUCCS {{259 0 0 0-7895 {}}} CYCLES {}}
set a(0-7895) {AREA_SCORE {} NAME COMP_LOOP:not#121 TYPE NOT PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1947 LOC {1 0.0521895 1 1.0 1 1.0 199 0.80297815} PREDS {{259 0 0 0-7894 {}}} SUCCS {{259 0 0 0-7896 {}}} CYCLES {}}
set a(0-7896) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#205 TYPE AND PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1948 LOC {1 0.0521895 1 1.0 1 1.0 199 0.80297815} PREDS {{259 0 0 0-7895 {}} {258 0 0 0-7893 {}} {258 0 0 0-7892 {}}} SUCCS {{258 0 0 0-7916 {}}} CYCLES {}}
set a(0-7897) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1))(2-0)#16 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1949 LOC {1 0.0521895 199 0.0 199 0.0 199 0.80297815} PREDS {{258 0 0 0-7859 {}}} SUCCS {{258 0 0 0-7901 {}}} CYCLES {}}
set a(0-7898) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1))(2-0)#17 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1950 LOC {1 0.0521895 199 0.0 199 0.0 199 0.80297815} PREDS {{258 0 0 0-7859 {}}} SUCCS {{258 0 0 0-7900 {}}} CYCLES {}}
set a(0-7899) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1))(2-0)#18 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1951 LOC {1 0.0521895 199 0.0 199 0.0 199 0.80297815} PREDS {{258 0 0 0-7859 {}}} SUCCS {{259 0 0 0-7900 {}}} CYCLES {}}
set a(0-7900) {AREA_SCORE {} NAME COMP_LOOP:nor#90 TYPE NOR PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1952 LOC {1 0.0521895 199 0.0 199 0.0 199 0.80297815} PREDS {{259 0 0 0-7899 {}} {258 0 0 0-7898 {}}} SUCCS {{259 0 0 0-7901 {}}} CYCLES {}}
set a(0-7901) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#206 TYPE AND PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1953 LOC {1 0.0521895 199 0.0 199 0.0 199 0.80297815} PREDS {{259 0 0 0-7900 {}} {258 0 0 0-7897 {}}} SUCCS {{258 0 0 0-7916 {}}} CYCLES {}}
set a(0-7902) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1))(2-0)#19 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1954 LOC {1 0.0521895 1 1.0 1 1.0 199 0.80297815} PREDS {{258 0 0 0-7859 {}}} SUCCS {{258 0 0 0-7906 {}}} CYCLES {}}
set a(0-7903) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1))(2-0)#20 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1955 LOC {1 0.0521895 1 1.0 1 1.0 199 0.80297815} PREDS {{258 0 0 0-7859 {}}} SUCCS {{258 0 0 0-7906 {}}} CYCLES {}}
set a(0-7904) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1))(2-0)#21 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1956 LOC {1 0.0521895 1 1.0 1 1.0 199 0.80297815} PREDS {{258 0 0 0-7859 {}}} SUCCS {{259 0 0 0-7905 {}}} CYCLES {}}
set a(0-7905) {AREA_SCORE {} NAME COMP_LOOP:not#122 TYPE NOT PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1957 LOC {1 0.0521895 1 1.0 1 1.0 199 0.80297815} PREDS {{259 0 0 0-7904 {}}} SUCCS {{259 0 0 0-7906 {}}} CYCLES {}}
set a(0-7906) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#207 TYPE AND PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1958 LOC {1 0.0521895 1 1.0 1 1.0 199 0.80297815} PREDS {{259 0 0 0-7905 {}} {258 0 0 0-7903 {}} {258 0 0 0-7902 {}}} SUCCS {{258 0 0 0-7916 {}}} CYCLES {}}
set a(0-7907) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1))(2-0)#22 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1959 LOC {1 0.0521895 1 1.0 1 1.0 199 0.80297815} PREDS {{258 0 0 0-7859 {}}} SUCCS {{258 0 0 0-7911 {}}} CYCLES {}}
set a(0-7908) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1))(2-0)#23 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1960 LOC {1 0.0521895 1 1.0 1 1.0 199 0.80297815} PREDS {{258 0 0 0-7859 {}}} SUCCS {{258 0 0 0-7911 {}}} CYCLES {}}
set a(0-7909) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1))(2-0)#24 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1961 LOC {1 0.0521895 1 1.0 1 1.0 199 0.80297815} PREDS {{258 0 0 0-7859 {}}} SUCCS {{259 0 0 0-7910 {}}} CYCLES {}}
set a(0-7910) {AREA_SCORE {} NAME COMP_LOOP:not#123 TYPE NOT PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1962 LOC {1 0.0521895 1 1.0 1 1.0 199 0.80297815} PREDS {{259 0 0 0-7909 {}}} SUCCS {{259 0 0 0-7911 {}}} CYCLES {}}
set a(0-7911) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#208 TYPE AND PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1963 LOC {1 0.0521895 1 1.0 1 1.0 199 0.80297815} PREDS {{259 0 0 0-7910 {}} {258 0 0 0-7908 {}} {258 0 0 0-7907 {}}} SUCCS {{258 0 0 0-7916 {}}} CYCLES {}}
set a(0-7912) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1))(2-0)#25 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1964 LOC {1 0.0521895 1 1.0 1 1.0 199 0.80297815} PREDS {{258 0 0 0-7859 {}}} SUCCS {{258 0 0 0-7915 {}}} CYCLES {}}
set a(0-7913) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1))(2-0)#26 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1965 LOC {1 0.0521895 1 1.0 1 1.0 199 0.80297815} PREDS {{258 0 0 0-7859 {}}} SUCCS {{258 0 0 0-7915 {}}} CYCLES {}}
set a(0-7914) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1))(2-0)#27 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1966 LOC {1 0.0521895 1 1.0 1 1.0 199 0.80297815} PREDS {{258 0 0 0-7859 {}}} SUCCS {{259 0 0 0-7915 {}}} CYCLES {}}
set a(0-7915) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#209 TYPE AND PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1967 LOC {1 0.0521895 1 1.0 1 1.0 199 0.80297815} PREDS {{259 0 0 0-7914 {}} {258 0 0 0-7913 {}} {258 0 0 0-7912 {}}} SUCCS {{259 0 0 0-7916 {}}} CYCLES {}}
set a(0-7916) {AREA_SCORE 215.45 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mux1hot(64,8) QUANTITY 20 NAME COMP_LOOP:mux1h#15 TYPE MUX1HOT DELAY {0.78 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1968 LOC {191 0.094375 199 0.80297815 199 0.80297815 199 0.8518562926282051 199 0.8518562926282051} PREDS {{259 0 0 0-7915 {}} {258 0 0 0-7911 {}} {258 0 0 0-7906 {}} {258 0 0 0-7901 {}} {258 0 0 0-7896 {}} {258 0 0 0-7891 {}} {258 0 0 0-7886 {}} {258 0 0 0-7881 {}} {258 0 0 0-7877 {}} {258 0 0 0-7875 {}} {258 0 0 0-7873 {}} {258 0 0 0-7871 {}} {258 0 0 0-7869 {}} {258 0 0 0-7867 {}} {258 0 0 0-7865 {}} {258 0 0 0-7863 {}} {258 0 0 0-5988 {}} {258 0 0 0-5987 {}} {258 0 0 0-5986 {}} {258 0 0 0-5985 {}} {258 0 0 0-5984 {}} {258 0 0 0-5983 {}} {258 0 0 0-5982 {}} {258 0 0 0-5981 {}}} SUCCS {{259 0 0 0-7917 {}} {258 0 0 0-8007 {}}} CYCLES {}}
set a(0-7917) {AREA_SCORE {} NAME COMP_LOOP-8:factor2:not TYPE NOT PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1969 LOC {191 0.1432532 199 0.8518563499999999 199 0.8518563499999999 199 0.8518563499999999} PREDS {{259 0 0 0-7916 {}}} SUCCS {{259 0 0 0-7918 {}}} CYCLES {}}
set a(0-7918) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(64,0,64,0,64) QUANTITY 16 NAME COMP_LOOP-8:acc#6 TYPE ACCU DELAY {0.77 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1970 LOC {191 0.1432532 199 0.8518563499999999 199 0.8518563499999999 199 0.9002437073717948 199 0.9002437073717948} PREDS {{259 0 0 0-7917 {}} {258 0 0 0-7852 {}}} SUCCS {{259 0 0 0-7919 {}}} CYCLES {}}
set a(0-7919) {AREA_SCORE {} NAME COMP_LOOP-8:modulo_dev.base TYPE {C-CORE PORT} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1971 LOC {191 0.1916406 199 0.90024375 199 0.90024375 199 0.90024375} PREDS {{259 0 0 0-7918 {}} {128 0 0 0-7921 {}}} SUCCS {{258 0 0 0-7921 {}}} CYCLES {}}
set a(0-7920) {AREA_SCORE {} NAME COMP_LOOP-8:modulo_dev.m TYPE {C-CORE PORT} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1972 LOC {191 0.0 199 0.90024375 199 0.90024375 199 0.90024375} PREDS {{128 0 0 0-7921 {}}} SUCCS {{259 0 0 0-7921 {}}} CYCLES {}}
set a(0-7921) {AREA_SCORE 63500.57 LIBRARY cluster MODULE modulo_dev_5aba70be30c71e06949afd4ea79f22a65a69() QUANTITY 1 MULTICYCLE modulo_dev_5aba70be30c71e06949afd4ea79f22a65a69() MINCLKPRD 5.96 NAME COMP_LOOP-8:modulo_dev() TYPE C-CORE DELAY {11cy+0.10 ns} INPUT_DELAY {1.60 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1973 LOC {191 1.0 199 0.92 199 1.0 211 0.0064061875000001045 211 0.0064061875000001045} PREDS {{259 0 0 0-7920 {}} {258 0 0 0-7919 {}}} SUCCS {{128 0 0 0-7919 {}} {128 0 0 0-7920 {}} {259 0 0 0-7922 {}}} CYCLES {}}
set a(0-7922) {AREA_SCORE {} NAME COMP_LOOP-8:modulo_dev.return TYPE {C-CORE PORT} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1974 LOC {203 0.006406225 211 0.11639707499999999 211 0.11639707499999999 211 0.11639707499999999} PREDS {{259 0 0 0-7921 {}}} SUCCS {{258 0 0 0-7984 {}}} CYCLES {}}
set a(0-7923) {AREA_SCORE {} NAME COMP_LOOP:k:asn#30 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1975 LOC {0 1.0 6 0.0 6 0.0 6 0.0 209 0.069711025} PREDS {{774 0 0 0-8033 {}}} SUCCS {{259 0 0 0-7924 {}} {256 0 0 0-8033 {}}} CYCLES {}}
set a(0-7924) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:3))(6-0)#31 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1976 LOC {0 1.0 6 0.0 6 0.0 209 0.069711025} PREDS {{259 0 0 0-7923 {}}} SUCCS {{259 0 0 0-7925 {}}} CYCLES {}}
set a(0-7925) {AREA_SCORE {} NAME COMP_LOOP:tmp:conc#7 TYPE CONCATENATE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1977 LOC {0 1.0 7 0.079854175 7 0.079854175 209 0.069711025} PREDS {{259 0 0 0-7924 {}}} SUCCS {{259 0 0 0-7926 {}}} CYCLES {}}
set a(0-7926) {AREA_SCORE 6670.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mul(64,0,64,0,64) QUANTITY 1 NAME COMP_LOOP-8:tmp:mul TYPE MUL DELAY {12.54 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1978 LOC {1 0.0322516 7 0.079854175 7 0.079854175 7 0.86370078884964 209 0.85355763884964} PREDS {{259 0 0 0-7925 {}} {258 0 0 0-6484 {}}} SUCCS {{259 0 0 0-7927 {}} {258 0 0 0-7929 {}} {258 0 0 0-7931 {}} {258 0 0 0-7933 {}} {258 0 0 0-7935 {}} {258 0 0 0-7937 {}} {258 0 0 0-7939 {}} {258 0 0 0-7941 {}} {258 0 0 0-7943 {}} {258 0 0 0-7945 {}} {258 0 0 0-7946 {}} {258 0 0 0-7947 {}} {258 0 0 0-7949 {}} {258 0 0 0-7950 {}} {258 0 0 0-7951 {}} {258 0 0 0-7954 {}} {258 0 0 0-7955 {}} {258 0 0 0-7956 {}} {258 0 0 0-7959 {}} {258 0 0 0-7960 {}} {258 0 0 0-7961 {}} {258 0 0 0-7964 {}} {258 0 0 0-7965 {}} {258 0 0 0-7966 {}} {258 0 0 0-7969 {}} {258 0 0 0-7970 {}} {258 0 0 0-7971 {}} {258 0 0 0-7974 {}} {258 0 0 0-7975 {}} {258 0 0 0-7976 {}} {258 0 0 0-7979 {}} {258 0 0 0-7980 {}} {258 0 0 0-7981 {}}} CYCLES {}}
set a(0-7927) {AREA_SCORE {} NAME COMP_LOOP:tmp:slc(COMP_LOOP-8:tmp:mul.idiv)(2-0) TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1979 LOC {1 0.816098275 7 0.86370085 7 0.86370085 209 0.8535577} PREDS {{259 0 0 0-7926 {}}} SUCCS {{259 0 0 0-7928 {}}} CYCLES {}}
set a(0-7928) {AREA_SCORE {} NAME COMP_LOOP:tmp:switch#7 TYPE SELECT PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1980 LOC {1 0.816098275 7 0.86370085 7 0.86370085 209 0.8535577} PREDS {{259 0 0 0-7927 {}}} SUCCS {{146 0 0 0-7929 {}} {146 0 0 0-7930 {}} {146 0 0 0-7931 {}} {146 0 0 0-7932 {}} {146 0 0 0-7933 {}} {146 0 0 0-7934 {}} {146 0 0 0-7935 {}} {146 0 0 0-7936 {}} {146 0 0 0-7937 {}} {146 0 0 0-7938 {}} {146 0 0 0-7939 {}} {146 0 0 0-7940 {}} {146 0 0 0-7941 {}} {146 0 0 0-7942 {}} {146 0 0 0-7943 {}} {146 0 0 0-7944 {}}} CYCLES {}}
set a(0-7929) {AREA_SCORE {} NAME COMP_LOOP:tmp:COMP_LOOP:tmp:slc(COMP_LOOP-8:tmp:mul.idiv)(9-3)#1 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1981 LOC {1 0.816098275 8 0.0 8 0.0 209 0.8535577} PREDS {{146 0 0 0-7928 {}} {258 0 0 0-7926 {}}} SUCCS {{259 0 1.173 0-7930 {}}} CYCLES {}}
set a(0-7930) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(17,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:tmp:read_mem(twiddle:rsc(0)(0).@)#7 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1982 LOC {1 1.0 8 0.9415 8 1.0 9 0.09437493750000003 210 0.09437493750000003} PREDS {{259 0 1.173 0-7929 {}} {146 0 0 0-7928 {}}} SUCCS {{258 0 0 0-7983 {}}} CYCLES {}}
set a(0-7931) {AREA_SCORE {} NAME COMP_LOOP:tmp:COMP_LOOP:tmp:slc(COMP_LOOP-8:tmp:mul.idiv)(9-3)#2 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1983 LOC {1 0.816098275 7 0.86370085 7 0.86370085 209 0.8779967999999999} PREDS {{146 0 0 0-7928 {}} {258 0 0 0-7926 {}}} SUCCS {{259 0 0.782 0-7932 {}}} CYCLES {}}
set a(0-7932) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(18,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:tmp:read_mem(twiddle:rsc(0)(1).@)#7 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1984 LOC {1 1.0 7 0.9415 7 1.0 8 0.09437493750000003 210 0.09437493750000003} PREDS {{259 0 0.782 0-7931 {}} {146 0 0 0-7928 {}}} SUCCS {{258 0 0 0-7983 {}}} CYCLES {}}
set a(0-7933) {AREA_SCORE {} NAME COMP_LOOP:tmp:COMP_LOOP:tmp:slc(COMP_LOOP-8:tmp:mul.idiv)(9-3)#3 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1985 LOC {1 0.816098275 7 0.86370085 7 0.86370085 209 0.86370085} PREDS {{146 0 0 0-7928 {}} {258 0 0 0-7926 {}}} SUCCS {{259 0 1.011 0-7934 {}}} CYCLES {}}
set a(0-7934) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(19,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:tmp:read_mem(twiddle:rsc(0)(2).@)#7 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1986 LOC {1 1.0 7 0.9415 7 1.0 8 0.09437493750000003 210 0.09437493750000003} PREDS {{259 0 1.011 0-7933 {}} {146 0 0 0-7928 {}}} SUCCS {{258 0 0 0-7983 {}}} CYCLES {}}
set a(0-7935) {AREA_SCORE {} NAME COMP_LOOP:tmp:COMP_LOOP:tmp:slc(COMP_LOOP-8:tmp:mul.idiv)(9-3)#4 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1987 LOC {1 0.816098275 7 0.86370085 7 0.86370085 209 0.8779967999999999} PREDS {{146 0 0 0-7928 {}} {258 0 0 0-7926 {}}} SUCCS {{259 0 0.782 0-7936 {}}} CYCLES {}}
set a(0-7936) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(20,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:tmp:read_mem(twiddle:rsc(0)(3).@)#7 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1988 LOC {1 1.0 7 0.9415 7 1.0 8 0.09437493750000003 210 0.09437493750000003} PREDS {{259 0 0.782 0-7935 {}} {146 0 0 0-7928 {}}} SUCCS {{258 0 0 0-7983 {}}} CYCLES {}}
set a(0-7937) {AREA_SCORE {} NAME COMP_LOOP:tmp:COMP_LOOP:tmp:slc(COMP_LOOP-8:tmp:mul.idiv)(9-3)#5 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1989 LOC {1 0.816098275 8 0.0 8 0.0 209 0.858265775} PREDS {{146 0 0 0-7928 {}} {258 0 0 0-7926 {}}} SUCCS {{259 0 1.098 0-7938 {}}} CYCLES {}}
set a(0-7938) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(21,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:tmp:read_mem(twiddle:rsc(0)(4).@)#7 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1990 LOC {1 1.0 8 0.9415 8 1.0 9 0.09437493750000003 210 0.09437493750000003} PREDS {{259 0 1.098 0-7937 {}} {146 0 0 0-7928 {}}} SUCCS {{258 0 0 0-7983 {}}} CYCLES {}}
set a(0-7939) {AREA_SCORE {} NAME COMP_LOOP:tmp:COMP_LOOP:tmp:slc(COMP_LOOP-8:tmp:mul.idiv)(9-3)#6 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1991 LOC {1 0.816098275 7 0.86370085 7 0.86370085 209 0.8779967999999999} PREDS {{146 0 0 0-7928 {}} {258 0 0 0-7926 {}}} SUCCS {{259 0 0.782 0-7940 {}}} CYCLES {}}
set a(0-7940) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(22,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:tmp:read_mem(twiddle:rsc(0)(5).@)#7 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1992 LOC {1 1.0 7 0.9415 7 1.0 8 0.09437493750000003 210 0.09437493750000003} PREDS {{259 0 0.782 0-7939 {}} {146 0 0 0-7928 {}}} SUCCS {{258 0 0 0-7983 {}}} CYCLES {}}
set a(0-7941) {AREA_SCORE {} NAME COMP_LOOP:tmp:COMP_LOOP:tmp:slc(COMP_LOOP-8:tmp:mul.idiv)(9-3)#7 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1993 LOC {1 0.816098275 7 0.86370085 7 0.86370085 209 0.86370085} PREDS {{146 0 0 0-7928 {}} {258 0 0 0-7926 {}}} SUCCS {{259 0 1.011 0-7942 {}}} CYCLES {}}
set a(0-7942) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(23,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:tmp:read_mem(twiddle:rsc(0)(6).@)#7 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1994 LOC {1 1.0 7 0.9415 7 1.0 8 0.09437493750000003 210 0.09437493750000003} PREDS {{259 0 1.011 0-7941 {}} {146 0 0 0-7928 {}}} SUCCS {{258 0 0 0-7983 {}}} CYCLES {}}
set a(0-7943) {AREA_SCORE {} NAME COMP_LOOP:tmp:COMP_LOOP:tmp:slc(COMP_LOOP-8:tmp:mul.idiv)(9-3) TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1995 LOC {1 0.816098275 7 0.86370085 7 0.86370085 209 0.8779967999999999} PREDS {{146 0 0 0-7928 {}} {258 0 0 0-7926 {}}} SUCCS {{259 0 0.782 0-7944 {}}} CYCLES {}}
set a(0-7944) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(24,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:tmp:read_mem(twiddle:rsc(0)(7).@)#7 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1996 LOC {1 1.0 7 0.9415 7 1.0 8 0.09437493750000003 210 0.09437493750000003} PREDS {{259 0 0.782 0-7943 {}} {146 0 0 0-7928 {}}} SUCCS {{258 0 0 0-7983 {}}} CYCLES {}}
set a(0-7945) {AREA_SCORE {} NAME COMP_LOOP:tmp:slc(COMP_LOOP-8:tmp:mul.idiv)(2-0)#2 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1997 LOC {1 0.816098275 7 0.86370085 7 0.86370085 211 0.06751887499999999} PREDS {{258 0 0 0-7926 {}}} SUCCS {{258 0 0 0-7948 {}}} CYCLES {}}
set a(0-7946) {AREA_SCORE {} NAME COMP_LOOP:tmp:slc(COMP_LOOP-8:tmp:mul.idiv)(2-0)#3 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1998 LOC {1 0.816098275 7 0.86370085 7 0.86370085 211 0.06751887499999999} PREDS {{258 0 0 0-7926 {}}} SUCCS {{258 0 0 0-7948 {}}} CYCLES {}}
set a(0-7947) {AREA_SCORE {} NAME COMP_LOOP:tmp:slc(COMP_LOOP-8:tmp:mul.idiv)(2-0)#4 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-1999 LOC {1 0.816098275 7 0.86370085 7 0.86370085 211 0.06751887499999999} PREDS {{258 0 0 0-7926 {}}} SUCCS {{259 0 0 0-7948 {}}} CYCLES {}}
set a(0-7948) {AREA_SCORE {} NAME COMP_LOOP:tmp:COMP_LOOP:tmp:nor#5 TYPE NOR PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-2000 LOC {1 0.816098275 7 0.86370085 7 0.86370085 211 0.06751887499999999} PREDS {{259 0 0 0-7947 {}} {258 0 0 0-7946 {}} {258 0 0 0-7945 {}}} SUCCS {{258 0 0 0-7983 {}}} CYCLES {}}
set a(0-7949) {AREA_SCORE {} NAME COMP_LOOP:tmp:slc(COMP_LOOP-8:tmp:mul.idiv)(2-0)#5 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-2001 LOC {1 0.816098275 9 0.0 9 0.0 211 0.06751887499999999} PREDS {{258 0 0 0-7926 {}}} SUCCS {{258 0 0 0-7953 {}}} CYCLES {}}
set a(0-7950) {AREA_SCORE {} NAME COMP_LOOP:tmp:slc(COMP_LOOP-8:tmp:mul.idiv)(2-0)#6 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-2002 LOC {1 0.816098275 9 0.0 9 0.0 211 0.06751887499999999} PREDS {{258 0 0 0-7926 {}}} SUCCS {{258 0 0 0-7952 {}}} CYCLES {}}
set a(0-7951) {AREA_SCORE {} NAME COMP_LOOP:tmp:slc(COMP_LOOP-8:tmp:mul.idiv)(2-0)#7 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-2003 LOC {1 0.816098275 9 0.0 9 0.0 211 0.06751887499999999} PREDS {{258 0 0 0-7926 {}}} SUCCS {{259 0 0 0-7952 {}}} CYCLES {}}
set a(0-7952) {AREA_SCORE {} NAME COMP_LOOP:tmp:nor#9 TYPE NOR PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-2004 LOC {1 0.816098275 9 0.0 9 0.0 211 0.06751887499999999} PREDS {{259 0 0 0-7951 {}} {258 0 0 0-7950 {}}} SUCCS {{259 0 0 0-7953 {}}} CYCLES {}}
set a(0-7953) {AREA_SCORE {} NAME COMP_LOOP:tmp:COMP_LOOP:tmp:and#27 TYPE AND PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-2005 LOC {1 0.816098275 9 0.0 9 0.0 211 0.06751887499999999} PREDS {{259 0 0 0-7952 {}} {258 0 0 0-7949 {}}} SUCCS {{258 0 0 0-7983 {}}} CYCLES {}}
set a(0-7954) {AREA_SCORE {} NAME COMP_LOOP:tmp:slc(COMP_LOOP-8:tmp:mul.idiv)(2-0)#8 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-2006 LOC {1 0.816098275 9 0.0 9 0.0 211 0.06751887499999999} PREDS {{258 0 0 0-7926 {}}} SUCCS {{258 0 0 0-7958 {}}} CYCLES {}}
set a(0-7955) {AREA_SCORE {} NAME COMP_LOOP:tmp:slc(COMP_LOOP-8:tmp:mul.idiv)(2-0)#9 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-2007 LOC {1 0.816098275 9 0.0 9 0.0 211 0.06751887499999999} PREDS {{258 0 0 0-7926 {}}} SUCCS {{258 0 0 0-7957 {}}} CYCLES {}}
set a(0-7956) {AREA_SCORE {} NAME COMP_LOOP:tmp:slc(COMP_LOOP-8:tmp:mul.idiv)(2-0)#10 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-2008 LOC {1 0.816098275 9 0.0 9 0.0 211 0.06751887499999999} PREDS {{258 0 0 0-7926 {}}} SUCCS {{259 0 0 0-7957 {}}} CYCLES {}}
set a(0-7957) {AREA_SCORE {} NAME COMP_LOOP:tmp:nor#10 TYPE NOR PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-2009 LOC {1 0.816098275 9 0.0 9 0.0 211 0.06751887499999999} PREDS {{259 0 0 0-7956 {}} {258 0 0 0-7955 {}}} SUCCS {{259 0 0 0-7958 {}}} CYCLES {}}
set a(0-7958) {AREA_SCORE {} NAME COMP_LOOP:tmp:COMP_LOOP:tmp:and#28 TYPE AND PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-2010 LOC {1 0.816098275 9 0.0 9 0.0 211 0.06751887499999999} PREDS {{259 0 0 0-7957 {}} {258 0 0 0-7954 {}}} SUCCS {{258 0 0 0-7983 {}}} CYCLES {}}
set a(0-7959) {AREA_SCORE {} NAME COMP_LOOP:tmp:slc(COMP_LOOP-8:tmp:mul.idiv)(2-0)#11 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-2011 LOC {1 0.816098275 7 0.86370085 7 0.86370085 211 0.06751887499999999} PREDS {{258 0 0 0-7926 {}}} SUCCS {{258 0 0 0-7963 {}}} CYCLES {}}
set a(0-7960) {AREA_SCORE {} NAME COMP_LOOP:tmp:slc(COMP_LOOP-8:tmp:mul.idiv)(2-0)#12 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-2012 LOC {1 0.816098275 7 0.86370085 7 0.86370085 211 0.06751887499999999} PREDS {{258 0 0 0-7926 {}}} SUCCS {{258 0 0 0-7963 {}}} CYCLES {}}
set a(0-7961) {AREA_SCORE {} NAME COMP_LOOP:tmp:slc(COMP_LOOP-8:tmp:mul.idiv)(2-0)#13 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-2013 LOC {1 0.816098275 7 0.86370085 7 0.86370085 211 0.06751887499999999} PREDS {{258 0 0 0-7926 {}}} SUCCS {{259 0 0 0-7962 {}}} CYCLES {}}
set a(0-7962) {AREA_SCORE {} NAME COMP_LOOP:tmp:not#19 TYPE NOT PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-2014 LOC {1 0.816098275 7 0.86370085 7 0.86370085 211 0.06751887499999999} PREDS {{259 0 0 0-7961 {}}} SUCCS {{259 0 0 0-7963 {}}} CYCLES {}}
set a(0-7963) {AREA_SCORE {} NAME COMP_LOOP:tmp:COMP_LOOP:tmp:and#29 TYPE AND PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-2015 LOC {1 0.816098275 7 0.86370085 7 0.86370085 211 0.06751887499999999} PREDS {{259 0 0 0-7962 {}} {258 0 0 0-7960 {}} {258 0 0 0-7959 {}}} SUCCS {{258 0 0 0-7983 {}}} CYCLES {}}
set a(0-7964) {AREA_SCORE {} NAME COMP_LOOP:tmp:slc(COMP_LOOP-8:tmp:mul.idiv)(2-0)#14 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-2016 LOC {1 0.816098275 9 0.0 9 0.0 211 0.06751887499999999} PREDS {{258 0 0 0-7926 {}}} SUCCS {{258 0 0 0-7968 {}}} CYCLES {}}
set a(0-7965) {AREA_SCORE {} NAME COMP_LOOP:tmp:slc(COMP_LOOP-8:tmp:mul.idiv)(2-0)#15 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-2017 LOC {1 0.816098275 9 0.0 9 0.0 211 0.06751887499999999} PREDS {{258 0 0 0-7926 {}}} SUCCS {{258 0 0 0-7967 {}}} CYCLES {}}
set a(0-7966) {AREA_SCORE {} NAME COMP_LOOP:tmp:slc(COMP_LOOP-8:tmp:mul.idiv)(2-0)#16 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-2018 LOC {1 0.816098275 9 0.0 9 0.0 211 0.06751887499999999} PREDS {{258 0 0 0-7926 {}}} SUCCS {{259 0 0 0-7967 {}}} CYCLES {}}
set a(0-7967) {AREA_SCORE {} NAME COMP_LOOP:tmp:nor#11 TYPE NOR PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-2019 LOC {1 0.816098275 9 0.0 9 0.0 211 0.06751887499999999} PREDS {{259 0 0 0-7966 {}} {258 0 0 0-7965 {}}} SUCCS {{259 0 0 0-7968 {}}} CYCLES {}}
set a(0-7968) {AREA_SCORE {} NAME COMP_LOOP:tmp:COMP_LOOP:tmp:and#30 TYPE AND PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-2020 LOC {1 0.816098275 9 0.0 9 0.0 211 0.06751887499999999} PREDS {{259 0 0 0-7967 {}} {258 0 0 0-7964 {}}} SUCCS {{258 0 0 0-7983 {}}} CYCLES {}}
set a(0-7969) {AREA_SCORE {} NAME COMP_LOOP:tmp:slc(COMP_LOOP-8:tmp:mul.idiv)(2-0)#17 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-2021 LOC {1 0.816098275 7 0.86370085 7 0.86370085 211 0.06751887499999999} PREDS {{258 0 0 0-7926 {}}} SUCCS {{258 0 0 0-7973 {}}} CYCLES {}}
set a(0-7970) {AREA_SCORE {} NAME COMP_LOOP:tmp:slc(COMP_LOOP-8:tmp:mul.idiv)(2-0)#18 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-2022 LOC {1 0.816098275 7 0.86370085 7 0.86370085 211 0.06751887499999999} PREDS {{258 0 0 0-7926 {}}} SUCCS {{258 0 0 0-7973 {}}} CYCLES {}}
set a(0-7971) {AREA_SCORE {} NAME COMP_LOOP:tmp:slc(COMP_LOOP-8:tmp:mul.idiv)(2-0)#19 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-2023 LOC {1 0.816098275 7 0.86370085 7 0.86370085 211 0.06751887499999999} PREDS {{258 0 0 0-7926 {}}} SUCCS {{259 0 0 0-7972 {}}} CYCLES {}}
set a(0-7972) {AREA_SCORE {} NAME COMP_LOOP:tmp:not#20 TYPE NOT PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-2024 LOC {1 0.816098275 7 0.86370085 7 0.86370085 211 0.06751887499999999} PREDS {{259 0 0 0-7971 {}}} SUCCS {{259 0 0 0-7973 {}}} CYCLES {}}
set a(0-7973) {AREA_SCORE {} NAME COMP_LOOP:tmp:COMP_LOOP:tmp:and#31 TYPE AND PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-2025 LOC {1 0.816098275 7 0.86370085 7 0.86370085 211 0.06751887499999999} PREDS {{259 0 0 0-7972 {}} {258 0 0 0-7970 {}} {258 0 0 0-7969 {}}} SUCCS {{258 0 0 0-7983 {}}} CYCLES {}}
set a(0-7974) {AREA_SCORE {} NAME COMP_LOOP:tmp:slc(COMP_LOOP-8:tmp:mul.idiv)(2-0)#20 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-2026 LOC {1 0.816098275 7 0.86370085 7 0.86370085 211 0.06751887499999999} PREDS {{258 0 0 0-7926 {}}} SUCCS {{258 0 0 0-7978 {}}} CYCLES {}}
set a(0-7975) {AREA_SCORE {} NAME COMP_LOOP:tmp:slc(COMP_LOOP-8:tmp:mul.idiv)(2-0)#21 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-2027 LOC {1 0.816098275 7 0.86370085 7 0.86370085 211 0.06751887499999999} PREDS {{258 0 0 0-7926 {}}} SUCCS {{258 0 0 0-7978 {}}} CYCLES {}}
set a(0-7976) {AREA_SCORE {} NAME COMP_LOOP:tmp:slc(COMP_LOOP-8:tmp:mul.idiv)(2-0)#22 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-2028 LOC {1 0.816098275 7 0.86370085 7 0.86370085 211 0.06751887499999999} PREDS {{258 0 0 0-7926 {}}} SUCCS {{259 0 0 0-7977 {}}} CYCLES {}}
set a(0-7977) {AREA_SCORE {} NAME COMP_LOOP:tmp:not#21 TYPE NOT PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-2029 LOC {1 0.816098275 7 0.86370085 7 0.86370085 211 0.06751887499999999} PREDS {{259 0 0 0-7976 {}}} SUCCS {{259 0 0 0-7978 {}}} CYCLES {}}
set a(0-7978) {AREA_SCORE {} NAME COMP_LOOP:tmp:COMP_LOOP:tmp:and#32 TYPE AND PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-2030 LOC {1 0.816098275 7 0.86370085 7 0.86370085 211 0.06751887499999999} PREDS {{259 0 0 0-7977 {}} {258 0 0 0-7975 {}} {258 0 0 0-7974 {}}} SUCCS {{258 0 0 0-7983 {}}} CYCLES {}}
set a(0-7979) {AREA_SCORE {} NAME COMP_LOOP:tmp:slc(COMP_LOOP-8:tmp:mul.idiv)(2-0)#23 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-2031 LOC {1 0.816098275 7 0.86370085 7 0.86370085 211 0.06751887499999999} PREDS {{258 0 0 0-7926 {}}} SUCCS {{258 0 0 0-7982 {}}} CYCLES {}}
set a(0-7980) {AREA_SCORE {} NAME COMP_LOOP:tmp:slc(COMP_LOOP-8:tmp:mul.idiv)(2-0)#24 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-2032 LOC {1 0.816098275 7 0.86370085 7 0.86370085 211 0.06751887499999999} PREDS {{258 0 0 0-7926 {}}} SUCCS {{258 0 0 0-7982 {}}} CYCLES {}}
set a(0-7981) {AREA_SCORE {} NAME COMP_LOOP:tmp:slc(COMP_LOOP-8:tmp:mul.idiv)(2-0)#25 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-2033 LOC {1 0.816098275 7 0.86370085 7 0.86370085 211 0.06751887499999999} PREDS {{258 0 0 0-7926 {}}} SUCCS {{259 0 0 0-7982 {}}} CYCLES {}}
set a(0-7982) {AREA_SCORE {} NAME COMP_LOOP:tmp:COMP_LOOP:tmp:and#33 TYPE AND PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-2034 LOC {1 0.816098275 7 0.86370085 7 0.86370085 211 0.06751887499999999} PREDS {{259 0 0 0-7981 {}} {258 0 0 0-7980 {}} {258 0 0 0-7979 {}}} SUCCS {{259 0 0 0-7983 {}}} CYCLES {}}
set a(0-7983) {AREA_SCORE 215.45 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mux1hot(64,8) QUANTITY 20 NAME COMP_LOOP:tmp:mux1h#5 TYPE MUX1HOT DELAY {0.78 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-2035 LOC {2 0.094375 9 0.9511217999999999 9 0.9511217999999999 9 0.999999942628205 211 0.11639701762820512} PREDS {{259 0 0 0-7982 {}} {258 0 0 0-7978 {}} {258 0 0 0-7973 {}} {258 0 0 0-7968 {}} {258 0 0 0-7963 {}} {258 0 0 0-7958 {}} {258 0 0 0-7953 {}} {258 0 0 0-7948 {}} {258 0 0 0-7944 {}} {258 0 0 0-7942 {}} {258 0 0 0-7940 {}} {258 0 0 0-7938 {}} {258 0 0 0-7936 {}} {258 0 0 0-7934 {}} {258 0 0 0-7932 {}} {258 0 0 0-7930 {}} {258 0 0 0-5980 {}} {258 0 0 0-5979 {}} {258 0 0 0-5978 {}} {258 0 0 0-5977 {}} {258 0 0 0-5976 {}} {258 0 0 0-5975 {}} {258 0 0 0-5974 {}} {258 0 0 0-5973 {}}} SUCCS {{259 0 0 0-7984 {}}} CYCLES {}}
set a(0-7984) {AREA_SCORE 6670.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mul(64,0,64,0,64) QUANTITY 1 NAME COMP_LOOP-8:mul TYPE MUL DELAY {12.54 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-2036 LOC {203 0.006406225 211 0.11639707499999999 211 0.11639707499999999 211 0.9002436888496399 211 0.9002436888496399} PREDS {{259 0 0 0-7983 {}} {258 0 0 0-7922 {}}} SUCCS {{259 0 0 0-7985 {}}} CYCLES {}}
set a(0-7985) {AREA_SCORE {} NAME COMP_LOOP-8:modulo_dev.base#1 TYPE {C-CORE PORT} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-2037 LOC {203 0.7902528999999999 211 0.90024375 211 0.90024375 211 0.90024375} PREDS {{259 0 0 0-7984 {}} {128 0 0 0-7987 {}}} SUCCS {{258 0 0 0-7987 {}}} CYCLES {}}
set a(0-7986) {AREA_SCORE {} NAME COMP_LOOP-8:modulo_dev.m#1 TYPE {C-CORE PORT} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-2038 LOC {203 0.0 211 0.90024375 211 0.90024375 211 0.90024375} PREDS {{128 0 0 0-7987 {}}} SUCCS {{259 0 0 0-7987 {}}} CYCLES {}}
set a(0-7987) {AREA_SCORE 63500.57 LIBRARY cluster MODULE modulo_dev_5aba70be30c71e06949afd4ea79f22a65a69() QUANTITY 1 MULTICYCLE modulo_dev_5aba70be30c71e06949afd4ea79f22a65a69() MINCLKPRD 5.96 NAME COMP_LOOP-8:modulo_dev()#1 TYPE C-CORE DELAY {11cy+0.10 ns} INPUT_DELAY {1.60 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-2039 LOC {203 1.0 211 0.92 211 1.0 223 0.0064061875000001045 223 0.0064061875000001045} PREDS {{259 0 0 0-7986 {}} {258 0 0 0-7985 {}}} SUCCS {{128 0 0 0-7985 {}} {128 0 0 0-7986 {}} {259 0 0 0-7988 {}}} CYCLES {}}
set a(0-7988) {AREA_SCORE {} NAME COMP_LOOP-8:modulo_dev.return#1 TYPE {C-CORE PORT} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-2040 LOC {215 0.006406225 223 0.8291185999999999 223 0.8291185999999999 223 0.8291185999999999} PREDS {{259 0 0 0-7987 {}}} SUCCS {{258 0 1.564 0-7992 {}} {258 0 1.564 0-7994 {}} {258 0 1.564 0-7996 {}} {258 0 1.564 0-7998 {}} {258 0 1.564 0-8000 {}} {258 0 1.564 0-8002 {}} {258 0 1.564 0-8004 {}} {258 0 1.564 0-8006 {}}} CYCLES {}}
set a(0-7989) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1))(2-0)#1 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-2041 LOC {1 0.0521895 1 1.0 1 1.0 223 0.8291185999999999} PREDS {{258 0 0 0-7859 {}}} SUCCS {{259 0 0 0-7990 {}}} CYCLES {}}
set a(0-7990) {AREA_SCORE {} NAME COMP_LOOP:switch#30 TYPE SELECT PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-2042 LOC {1 0.0521895 1 1.0 1 1.0 223 0.8291185999999999} PREDS {{259 0 0 0-7989 {}}} SUCCS {{146 0 0 0-7991 {}} {130 0 0 0-7992 {}} {146 0 0 0-7993 {}} {130 0 0 0-7994 {}} {146 0 0 0-7995 {}} {130 0 0 0-7996 {}} {146 0 0 0-7997 {}} {130 0 0 0-7998 {}} {146 0 0 0-7999 {}} {130 0 0 0-8000 {}} {146 0 0 0-8001 {}} {130 0 0 0-8002 {}} {146 0 0 0-8003 {}} {130 0 0 0-8004 {}} {146 0 0 0-8005 {}} {130 0 0 0-8006 {}}} CYCLES {}}
set a(0-7991) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1))(9-3)#9 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-2043 LOC {1 0.0521895 223 0.0 223 0.0 223 0.8291185999999999} PREDS {{146 0 0 0-7990 {}} {258 0 0 0-7859 {}}} SUCCS {{259 0 1.564 0-7992 {}}} CYCLES {}}
set a(0-7992) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(9,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(0).@)#14 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-2044 LOC {215 1.0 223 0.9415 223 1.0 224 0.006249937500000025 224 0.006249937500000025} PREDS {{774 0 0 0-7992 {}} {259 0 1.564 0-7991 {}} {130 0 0 0-7990 {}} {258 0 1.564 0-7988 {}} {256 0 0 0-7863 {}} {256 0 0 0-7799 {}} {128 0 0 0-7789 {}} {258 0 0 0-7766 {}} {258 0 0 0-7740 {}} {256 0 0 0-7643 {}} {256 0 0 0-7571 {}} {258 0 0 0-7534 {}} {258 0 0 0-7511 {}} {256 0 0 0-7382 {}} {256 0 0 0-7318 {}} {258 0 0 0-7284 {}} {258 0 0 0-7258 {}} {256 0 0 0-7177 {}} {256 0 0 0-7097 {}} {258 0 0 0-7060 {}} {258 0 0 0-7037 {}} {256 0 0 0-6908 {}} {256 0 0 0-6844 {}} {258 0 0 0-6810 {}} {258 0 0 0-6784 {}} {256 0 0 0-6686 {}} {256 0 0 0-6614 {}} {258 0 0 0-6577 {}} {258 0 0 0-6554 {}} {256 0 0 0-6424 {}} {256 0 0 0-6360 {}} {258 0 0 0-6333 {}} {258 0 0 0-6310 {}} {256 0 0 0-6234 {}} {256 0 0 0-6153 {}} {774 0 0 0-8015 {}}} SUCCS {{774 0 1.564 0-6153 {}} {774 0 1.564 0-6234 {}} {774 0 0 0-6310 {}} {774 0 0 0-6333 {}} {774 0 1.564 0-6360 {}} {774 0 1.564 0-6424 {}} {774 0 0 0-6554 {}} {774 0 0 0-6577 {}} {774 0 1.564 0-6614 {}} {774 0 1.564 0-6686 {}} {774 0 0 0-6784 {}} {774 0 0 0-6810 {}} {774 0 1.564 0-6844 {}} {774 0 1.564 0-6908 {}} {774 0 0 0-7037 {}} {774 0 0 0-7060 {}} {774 0 1.564 0-7097 {}} {774 0 1.564 0-7177 {}} {774 0 0 0-7258 {}} {774 0 0 0-7284 {}} {774 0 1.564 0-7318 {}} {774 0 1.564 0-7382 {}} {774 0 0 0-7511 {}} {774 0 0 0-7534 {}} {774 0 1.564 0-7571 {}} {774 0 1.564 0-7643 {}} {774 0 0 0-7740 {}} {774 0 0 0-7766 {}} {774 0 1.564 0-7799 {}} {774 0 1.564 0-7863 {}} {774 0 0 0-7992 {}} {258 0 0 0-8015 {}}} CYCLES {}}
set a(0-7993) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1))(9-3)#10 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-2045 LOC {1 0.0521895 223 0.0 223 0.0 223 0.8291185999999999} PREDS {{146 0 0 0-7990 {}} {258 0 0 0-7859 {}}} SUCCS {{259 0 1.564 0-7994 {}}} CYCLES {}}
set a(0-7994) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(10,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(1).@)#14 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-2046 LOC {215 1.0 223 0.9415 223 1.0 224 0.006249937500000025 224 0.006249937500000025} PREDS {{774 0 0 0-7994 {}} {259 0 1.564 0-7993 {}} {130 0 0 0-7990 {}} {258 0 1.564 0-7988 {}} {256 0 0 0-7865 {}} {256 0 0 0-7801 {}} {128 0 0 0-7789 {}} {258 0 0 0-7768 {}} {258 0 0 0-7742 {}} {256 0 0 0-7645 {}} {256 0 0 0-7573 {}} {258 0 0 0-7536 {}} {258 0 0 0-7513 {}} {256 0 0 0-7384 {}} {256 0 0 0-7320 {}} {258 0 0 0-7286 {}} {258 0 0 0-7260 {}} {256 0 0 0-7179 {}} {256 0 0 0-7099 {}} {258 0 0 0-7062 {}} {258 0 0 0-7039 {}} {256 0 0 0-6910 {}} {256 0 0 0-6846 {}} {258 0 0 0-6812 {}} {258 0 0 0-6786 {}} {256 0 0 0-6688 {}} {256 0 0 0-6616 {}} {258 0 0 0-6579 {}} {258 0 0 0-6556 {}} {256 0 0 0-6426 {}} {256 0 0 0-6362 {}} {258 0 0 0-6334 {}} {258 0 0 0-6312 {}} {256 0 0 0-6236 {}} {256 0 0 0-6154 {}} {774 0 0 0-8017 {}}} SUCCS {{774 0 1.564 0-6154 {}} {774 0 1.564 0-6236 {}} {774 0 0 0-6312 {}} {774 0 0 0-6334 {}} {774 0 1.564 0-6362 {}} {774 0 1.564 0-6426 {}} {774 0 0 0-6556 {}} {774 0 0 0-6579 {}} {774 0 1.564 0-6616 {}} {774 0 1.564 0-6688 {}} {774 0 0 0-6786 {}} {774 0 0 0-6812 {}} {774 0 1.564 0-6846 {}} {774 0 1.564 0-6910 {}} {774 0 0 0-7039 {}} {774 0 0 0-7062 {}} {774 0 1.564 0-7099 {}} {774 0 1.564 0-7179 {}} {774 0 0 0-7260 {}} {774 0 0 0-7286 {}} {774 0 1.564 0-7320 {}} {774 0 1.564 0-7384 {}} {774 0 0 0-7513 {}} {774 0 0 0-7536 {}} {774 0 1.564 0-7573 {}} {774 0 1.564 0-7645 {}} {774 0 0 0-7742 {}} {774 0 0 0-7768 {}} {774 0 1.564 0-7801 {}} {774 0 1.564 0-7865 {}} {774 0 0 0-7994 {}} {258 0 0 0-8017 {}}} CYCLES {}}
set a(0-7995) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1))(9-3)#11 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-2047 LOC {1 0.0521895 223 0.0 223 0.0 223 0.8291185999999999} PREDS {{146 0 0 0-7990 {}} {258 0 0 0-7859 {}}} SUCCS {{259 0 1.564 0-7996 {}}} CYCLES {}}
set a(0-7996) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(11,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(2).@)#14 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-2048 LOC {215 1.0 223 0.9415 223 1.0 224 0.006249937500000025 224 0.006249937500000025} PREDS {{774 0 0 0-7996 {}} {259 0 1.564 0-7995 {}} {130 0 0 0-7990 {}} {258 0 1.564 0-7988 {}} {256 0 0 0-7867 {}} {256 0 0 0-7803 {}} {128 0 0 0-7789 {}} {258 0 0 0-7770 {}} {258 0 0 0-7744 {}} {256 0 0 0-7647 {}} {256 0 0 0-7575 {}} {258 0 0 0-7538 {}} {258 0 0 0-7515 {}} {256 0 0 0-7386 {}} {256 0 0 0-7322 {}} {258 0 0 0-7288 {}} {258 0 0 0-7262 {}} {256 0 0 0-7181 {}} {256 0 0 0-7101 {}} {258 0 0 0-7064 {}} {258 0 0 0-7041 {}} {256 0 0 0-6912 {}} {256 0 0 0-6848 {}} {258 0 0 0-6814 {}} {258 0 0 0-6788 {}} {256 0 0 0-6690 {}} {256 0 0 0-6618 {}} {258 0 0 0-6581 {}} {258 0 0 0-6558 {}} {256 0 0 0-6428 {}} {256 0 0 0-6364 {}} {258 0 0 0-6335 {}} {258 0 0 0-6314 {}} {256 0 0 0-6238 {}} {256 0 0 0-6155 {}} {774 0 0 0-8019 {}}} SUCCS {{774 0 1.564 0-6155 {}} {774 0 1.564 0-6238 {}} {774 0 0 0-6314 {}} {774 0 0 0-6335 {}} {774 0 1.564 0-6364 {}} {774 0 1.564 0-6428 {}} {774 0 0 0-6558 {}} {774 0 0 0-6581 {}} {774 0 1.564 0-6618 {}} {774 0 1.564 0-6690 {}} {774 0 0 0-6788 {}} {774 0 0 0-6814 {}} {774 0 1.564 0-6848 {}} {774 0 1.564 0-6912 {}} {774 0 0 0-7041 {}} {774 0 0 0-7064 {}} {774 0 1.564 0-7101 {}} {774 0 1.564 0-7181 {}} {774 0 0 0-7262 {}} {774 0 0 0-7288 {}} {774 0 1.564 0-7322 {}} {774 0 1.564 0-7386 {}} {774 0 0 0-7515 {}} {774 0 0 0-7538 {}} {774 0 1.564 0-7575 {}} {774 0 1.564 0-7647 {}} {774 0 0 0-7744 {}} {774 0 0 0-7770 {}} {774 0 1.564 0-7803 {}} {774 0 1.564 0-7867 {}} {774 0 0 0-7996 {}} {258 0 0 0-8019 {}}} CYCLES {}}
set a(0-7997) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1))(9-3)#12 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-2049 LOC {1 0.0521895 223 0.0 223 0.0 223 0.8291185999999999} PREDS {{146 0 0 0-7990 {}} {258 0 0 0-7859 {}}} SUCCS {{259 0 1.564 0-7998 {}}} CYCLES {}}
set a(0-7998) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(12,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(3).@)#14 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-2050 LOC {215 1.0 223 0.9415 223 1.0 224 0.006249937500000025 224 0.006249937500000025} PREDS {{774 0 0 0-7998 {}} {259 0 1.564 0-7997 {}} {130 0 0 0-7990 {}} {258 0 1.564 0-7988 {}} {256 0 0 0-7869 {}} {256 0 0 0-7805 {}} {128 0 0 0-7789 {}} {258 0 0 0-7772 {}} {258 0 0 0-7746 {}} {256 0 0 0-7649 {}} {256 0 0 0-7577 {}} {258 0 0 0-7540 {}} {258 0 0 0-7517 {}} {256 0 0 0-7388 {}} {256 0 0 0-7324 {}} {258 0 0 0-7290 {}} {258 0 0 0-7264 {}} {256 0 0 0-7183 {}} {256 0 0 0-7103 {}} {258 0 0 0-7066 {}} {258 0 0 0-7043 {}} {256 0 0 0-6914 {}} {256 0 0 0-6850 {}} {258 0 0 0-6816 {}} {258 0 0 0-6790 {}} {256 0 0 0-6692 {}} {256 0 0 0-6620 {}} {258 0 0 0-6583 {}} {258 0 0 0-6560 {}} {256 0 0 0-6430 {}} {256 0 0 0-6366 {}} {258 0 0 0-6336 {}} {258 0 0 0-6316 {}} {256 0 0 0-6240 {}} {256 0 0 0-6156 {}} {774 0 0 0-8021 {}}} SUCCS {{774 0 1.564 0-6156 {}} {774 0 1.564 0-6240 {}} {774 0 0 0-6316 {}} {774 0 0 0-6336 {}} {774 0 1.564 0-6366 {}} {774 0 1.564 0-6430 {}} {774 0 0 0-6560 {}} {774 0 0 0-6583 {}} {774 0 1.564 0-6620 {}} {774 0 1.564 0-6692 {}} {774 0 0 0-6790 {}} {774 0 0 0-6816 {}} {774 0 1.564 0-6850 {}} {774 0 1.564 0-6914 {}} {774 0 0 0-7043 {}} {774 0 0 0-7066 {}} {774 0 1.564 0-7103 {}} {774 0 1.564 0-7183 {}} {774 0 0 0-7264 {}} {774 0 0 0-7290 {}} {774 0 1.564 0-7324 {}} {774 0 1.564 0-7388 {}} {774 0 0 0-7517 {}} {774 0 0 0-7540 {}} {774 0 1.564 0-7577 {}} {774 0 1.564 0-7649 {}} {774 0 0 0-7746 {}} {774 0 0 0-7772 {}} {774 0 1.564 0-7805 {}} {774 0 1.564 0-7869 {}} {774 0 0 0-7998 {}} {258 0 0 0-8021 {}}} CYCLES {}}
set a(0-7999) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1))(9-3)#13 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-2051 LOC {1 0.0521895 223 0.0 223 0.0 223 0.8291185999999999} PREDS {{146 0 0 0-7990 {}} {258 0 0 0-7859 {}}} SUCCS {{259 0 1.564 0-8000 {}}} CYCLES {}}
set a(0-8000) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(4).@)#14 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-2052 LOC {215 1.0 223 0.9415 223 1.0 224 0.006249937500000025 224 0.006249937500000025} PREDS {{774 0 0 0-8000 {}} {259 0 1.564 0-7999 {}} {130 0 0 0-7990 {}} {258 0 1.564 0-7988 {}} {256 0 0 0-7871 {}} {256 0 0 0-7807 {}} {128 0 0 0-7789 {}} {258 0 0 0-7774 {}} {258 0 0 0-7748 {}} {256 0 0 0-7651 {}} {256 0 0 0-7579 {}} {258 0 0 0-7542 {}} {258 0 0 0-7519 {}} {256 0 0 0-7390 {}} {256 0 0 0-7326 {}} {258 0 0 0-7292 {}} {258 0 0 0-7266 {}} {256 0 0 0-7185 {}} {256 0 0 0-7105 {}} {258 0 0 0-7068 {}} {258 0 0 0-7045 {}} {256 0 0 0-6916 {}} {256 0 0 0-6852 {}} {258 0 0 0-6818 {}} {258 0 0 0-6792 {}} {256 0 0 0-6694 {}} {256 0 0 0-6622 {}} {258 0 0 0-6585 {}} {258 0 0 0-6562 {}} {256 0 0 0-6432 {}} {256 0 0 0-6368 {}} {258 0 0 0-6337 {}} {258 0 0 0-6318 {}} {256 0 0 0-6242 {}} {256 0 0 0-6157 {}} {774 0 0 0-8023 {}}} SUCCS {{774 0 1.564 0-6157 {}} {774 0 1.564 0-6242 {}} {774 0 0 0-6318 {}} {774 0 0 0-6337 {}} {774 0 1.564 0-6368 {}} {774 0 1.564 0-6432 {}} {774 0 0 0-6562 {}} {774 0 0 0-6585 {}} {774 0 1.564 0-6622 {}} {774 0 1.564 0-6694 {}} {774 0 0 0-6792 {}} {774 0 0 0-6818 {}} {774 0 1.564 0-6852 {}} {774 0 1.564 0-6916 {}} {774 0 0 0-7045 {}} {774 0 0 0-7068 {}} {774 0 1.564 0-7105 {}} {774 0 1.564 0-7185 {}} {774 0 0 0-7266 {}} {774 0 0 0-7292 {}} {774 0 1.564 0-7326 {}} {774 0 1.564 0-7390 {}} {774 0 0 0-7519 {}} {774 0 0 0-7542 {}} {774 0 1.564 0-7579 {}} {774 0 1.564 0-7651 {}} {774 0 0 0-7748 {}} {774 0 0 0-7774 {}} {774 0 1.564 0-7807 {}} {774 0 1.564 0-7871 {}} {774 0 0 0-8000 {}} {258 0 0 0-8023 {}}} CYCLES {}}
set a(0-8001) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1))(9-3)#14 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-2053 LOC {1 0.0521895 223 0.0 223 0.0 223 0.8291185999999999} PREDS {{146 0 0 0-7990 {}} {258 0 0 0-7859 {}}} SUCCS {{259 0 1.564 0-8002 {}}} CYCLES {}}
set a(0-8002) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(14,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(5).@)#14 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-2054 LOC {215 1.0 223 0.9415 223 1.0 224 0.006249937500000025 224 0.006249937500000025} PREDS {{774 0 0 0-8002 {}} {259 0 1.564 0-8001 {}} {130 0 0 0-7990 {}} {258 0 1.564 0-7988 {}} {256 0 0 0-7873 {}} {256 0 0 0-7809 {}} {128 0 0 0-7789 {}} {258 0 0 0-7776 {}} {258 0 0 0-7750 {}} {256 0 0 0-7653 {}} {256 0 0 0-7581 {}} {258 0 0 0-7544 {}} {258 0 0 0-7521 {}} {256 0 0 0-7392 {}} {256 0 0 0-7328 {}} {258 0 0 0-7294 {}} {258 0 0 0-7268 {}} {256 0 0 0-7187 {}} {256 0 0 0-7107 {}} {258 0 0 0-7070 {}} {258 0 0 0-7047 {}} {256 0 0 0-6918 {}} {256 0 0 0-6854 {}} {258 0 0 0-6820 {}} {258 0 0 0-6794 {}} {256 0 0 0-6696 {}} {256 0 0 0-6624 {}} {258 0 0 0-6587 {}} {258 0 0 0-6564 {}} {256 0 0 0-6434 {}} {256 0 0 0-6370 {}} {258 0 0 0-6338 {}} {258 0 0 0-6320 {}} {256 0 0 0-6244 {}} {256 0 0 0-6158 {}} {774 0 0 0-8025 {}}} SUCCS {{774 0 1.564 0-6158 {}} {774 0 1.564 0-6244 {}} {774 0 0 0-6320 {}} {774 0 0 0-6338 {}} {774 0 1.564 0-6370 {}} {774 0 1.564 0-6434 {}} {774 0 0 0-6564 {}} {774 0 0 0-6587 {}} {774 0 1.564 0-6624 {}} {774 0 1.564 0-6696 {}} {774 0 0 0-6794 {}} {774 0 0 0-6820 {}} {774 0 1.564 0-6854 {}} {774 0 1.564 0-6918 {}} {774 0 0 0-7047 {}} {774 0 0 0-7070 {}} {774 0 1.564 0-7107 {}} {774 0 1.564 0-7187 {}} {774 0 0 0-7268 {}} {774 0 0 0-7294 {}} {774 0 1.564 0-7328 {}} {774 0 1.564 0-7392 {}} {774 0 0 0-7521 {}} {774 0 0 0-7544 {}} {774 0 1.564 0-7581 {}} {774 0 1.564 0-7653 {}} {774 0 0 0-7750 {}} {774 0 0 0-7776 {}} {774 0 1.564 0-7809 {}} {774 0 1.564 0-7873 {}} {774 0 0 0-8002 {}} {258 0 0 0-8025 {}}} CYCLES {}}
set a(0-8003) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1))(9-3)#15 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-2055 LOC {1 0.0521895 223 0.0 223 0.0 223 0.8291185999999999} PREDS {{146 0 0 0-7990 {}} {258 0 0 0-7859 {}}} SUCCS {{259 0 1.564 0-8004 {}}} CYCLES {}}
set a(0-8004) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(15,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(6).@)#14 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-2056 LOC {215 1.0 223 0.9415 223 1.0 224 0.006249937500000025 224 0.006249937500000025} PREDS {{774 0 0 0-8004 {}} {259 0 1.564 0-8003 {}} {130 0 0 0-7990 {}} {258 0 1.564 0-7988 {}} {256 0 0 0-7875 {}} {256 0 0 0-7811 {}} {128 0 0 0-7789 {}} {258 0 0 0-7778 {}} {258 0 0 0-7752 {}} {256 0 0 0-7655 {}} {256 0 0 0-7583 {}} {258 0 0 0-7546 {}} {258 0 0 0-7523 {}} {256 0 0 0-7394 {}} {256 0 0 0-7330 {}} {258 0 0 0-7296 {}} {258 0 0 0-7270 {}} {256 0 0 0-7189 {}} {256 0 0 0-7109 {}} {258 0 0 0-7072 {}} {258 0 0 0-7049 {}} {256 0 0 0-6920 {}} {256 0 0 0-6856 {}} {258 0 0 0-6822 {}} {258 0 0 0-6796 {}} {256 0 0 0-6698 {}} {256 0 0 0-6626 {}} {258 0 0 0-6589 {}} {258 0 0 0-6566 {}} {256 0 0 0-6436 {}} {256 0 0 0-6372 {}} {258 0 0 0-6339 {}} {258 0 0 0-6322 {}} {256 0 0 0-6246 {}} {256 0 0 0-6159 {}} {774 0 0 0-8027 {}}} SUCCS {{774 0 1.564 0-6159 {}} {774 0 1.564 0-6246 {}} {774 0 0 0-6322 {}} {774 0 0 0-6339 {}} {774 0 1.564 0-6372 {}} {774 0 1.564 0-6436 {}} {774 0 0 0-6566 {}} {774 0 0 0-6589 {}} {774 0 1.564 0-6626 {}} {774 0 1.564 0-6698 {}} {774 0 0 0-6796 {}} {774 0 0 0-6822 {}} {774 0 1.564 0-6856 {}} {774 0 1.564 0-6920 {}} {774 0 0 0-7049 {}} {774 0 0 0-7072 {}} {774 0 1.564 0-7109 {}} {774 0 1.564 0-7189 {}} {774 0 0 0-7270 {}} {774 0 0 0-7296 {}} {774 0 1.564 0-7330 {}} {774 0 1.564 0-7394 {}} {774 0 0 0-7523 {}} {774 0 0 0-7546 {}} {774 0 1.564 0-7583 {}} {774 0 1.564 0-7655 {}} {774 0 0 0-7752 {}} {774 0 0 0-7778 {}} {774 0 1.564 0-7811 {}} {774 0 1.564 0-7875 {}} {774 0 0 0-8004 {}} {258 0 0 0-8027 {}}} CYCLES {}}
set a(0-8005) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1))(9-3)#1 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-2057 LOC {1 0.0521895 223 0.0 223 0.0 223 0.8291185999999999} PREDS {{146 0 0 0-7990 {}} {258 0 0 0-7859 {}}} SUCCS {{259 0 1.564 0-8006 {}}} CYCLES {}}
set a(0-8006) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(16,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(7).@)#14 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-2058 LOC {215 1.0 223 0.9415 223 1.0 224 0.006249937500000025 224 0.006249937500000025} PREDS {{774 0 0 0-8006 {}} {259 0 1.564 0-8005 {}} {130 0 0 0-7990 {}} {258 0 1.564 0-7988 {}} {256 0 0 0-7877 {}} {256 0 0 0-7813 {}} {128 0 0 0-7789 {}} {258 0 0 0-7780 {}} {258 0 0 0-7754 {}} {256 0 0 0-7657 {}} {256 0 0 0-7585 {}} {258 0 0 0-7548 {}} {258 0 0 0-7525 {}} {256 0 0 0-7396 {}} {256 0 0 0-7332 {}} {258 0 0 0-7298 {}} {258 0 0 0-7272 {}} {256 0 0 0-7191 {}} {256 0 0 0-7111 {}} {258 0 0 0-7074 {}} {258 0 0 0-7051 {}} {256 0 0 0-6922 {}} {256 0 0 0-6858 {}} {258 0 0 0-6824 {}} {258 0 0 0-6798 {}} {256 0 0 0-6700 {}} {256 0 0 0-6628 {}} {258 0 0 0-6591 {}} {258 0 0 0-6568 {}} {256 0 0 0-6438 {}} {256 0 0 0-6374 {}} {258 0 0 0-6340 {}} {258 0 0 0-6324 {}} {256 0 0 0-6248 {}} {256 0 0 0-6160 {}} {774 0 0 0-8029 {}}} SUCCS {{774 0 1.564 0-6160 {}} {774 0 1.564 0-6248 {}} {774 0 0 0-6324 {}} {774 0 0 0-6340 {}} {774 0 1.564 0-6374 {}} {774 0 1.564 0-6438 {}} {774 0 0 0-6568 {}} {774 0 0 0-6591 {}} {774 0 1.564 0-6628 {}} {774 0 1.564 0-6700 {}} {774 0 0 0-6798 {}} {774 0 0 0-6824 {}} {774 0 1.564 0-6858 {}} {774 0 1.564 0-6922 {}} {774 0 0 0-7051 {}} {774 0 0 0-7074 {}} {774 0 1.564 0-7111 {}} {774 0 1.564 0-7191 {}} {774 0 0 0-7272 {}} {774 0 0 0-7298 {}} {774 0 1.564 0-7332 {}} {774 0 1.564 0-7396 {}} {774 0 0 0-7525 {}} {774 0 0 0-7548 {}} {774 0 1.564 0-7585 {}} {774 0 1.564 0-7657 {}} {774 0 0 0-7754 {}} {774 0 0 0-7780 {}} {774 0 1.564 0-7813 {}} {774 0 1.564 0-7877 {}} {774 0 0 0-8006 {}} {258 0 0 0-8029 {}}} CYCLES {}}
set a(0-8007) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(64,0,64,0,64) QUANTITY 16 NAME COMP_LOOP-8:acc#8 TYPE ACCU DELAY {0.77 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-2059 LOC {191 0.1432532 199 0.9516125999999999 199 0.9516125999999999 199 0.9999999573717948 212 0.9002437073717948} PREDS {{258 0 0 0-7916 {}} {258 0 0 0-7852 {}}} SUCCS {{259 0 0 0-8008 {}}} CYCLES {}}
set a(0-8008) {AREA_SCORE {} NAME COMP_LOOP-8:modulo_dev.base#2 TYPE {C-CORE PORT} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-2060 LOC {191 0.1916406 200 0.90024375 200 0.90024375 212 0.90024375} PREDS {{259 0 0 0-8007 {}} {128 0 0 0-8010 {}}} SUCCS {{258 0 0 0-8010 {}}} CYCLES {}}
set a(0-8009) {AREA_SCORE {} NAME COMP_LOOP-8:modulo_dev.m#2 TYPE {C-CORE PORT} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-2061 LOC {191 0.0 200 0.90024375 200 0.90024375 212 0.90024375} PREDS {{128 0 0 0-8010 {}}} SUCCS {{259 0 0 0-8010 {}}} CYCLES {}}
set a(0-8010) {AREA_SCORE 63500.57 LIBRARY cluster MODULE modulo_dev_5aba70be30c71e06949afd4ea79f22a65a69() QUANTITY 1 MULTICYCLE modulo_dev_5aba70be30c71e06949afd4ea79f22a65a69() MINCLKPRD 5.96 NAME COMP_LOOP-8:modulo_dev()#2 TYPE C-CORE DELAY {11cy+0.10 ns} INPUT_DELAY {1.60 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-2062 LOC {191 1.0 200 0.92 200 1.0 212 0.0064061875000001045 224 0.0064061875000001045} PREDS {{259 0 0 0-8009 {}} {258 0 0 0-8008 {}}} SUCCS {{128 0 0 0-8008 {}} {128 0 0 0-8009 {}} {259 0 0 0-8011 {}}} CYCLES {}}
set a(0-8011) {AREA_SCORE {} NAME COMP_LOOP-8:modulo_dev.return#2 TYPE {C-CORE PORT} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-2063 LOC {203 0.006406225 212 1.0 212 1.0 224 0.8291185999999999} PREDS {{259 0 0 0-8010 {}}} SUCCS {{258 0 1.564 0-8015 {}} {258 0 1.564 0-8017 {}} {258 0 1.564 0-8019 {}} {258 0 1.564 0-8021 {}} {258 0 1.564 0-8023 {}} {258 0 1.564 0-8025 {}} {258 0 1.564 0-8027 {}} {258 0 1.564 0-8029 {}}} CYCLES {}}
set a(0-8012) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse)(2-0)#1 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-2064 LOC {1 0.034865775 1 1.0 1 1.0 224 0.8291185999999999} PREDS {{258 0 0 0-7795 {}}} SUCCS {{259 0 0 0-8013 {}}} CYCLES {}}
set a(0-8013) {AREA_SCORE {} NAME COMP_LOOP:switch#31 TYPE SELECT PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-2065 LOC {1 0.034865775 1 1.0 1 1.0 224 0.8291185999999999} PREDS {{259 0 0 0-8012 {}}} SUCCS {{146 0 0 0-8014 {}} {130 0 0 0-8015 {}} {146 0 0 0-8016 {}} {130 0 0 0-8017 {}} {146 0 0 0-8018 {}} {130 0 0 0-8019 {}} {146 0 0 0-8020 {}} {130 0 0 0-8021 {}} {146 0 0 0-8022 {}} {130 0 0 0-8023 {}} {146 0 0 0-8024 {}} {130 0 0 0-8025 {}} {146 0 0 0-8026 {}} {130 0 0 0-8027 {}} {146 0 0 0-8028 {}} {130 0 0 0-8029 {}}} CYCLES {}}
set a(0-8014) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#1.cse)(9-3)#9 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-2066 LOC {1 0.034865775 224 0.0 224 0.0 224 0.8291185999999999} PREDS {{146 0 0 0-8013 {}} {258 0 0 0-7795 {}}} SUCCS {{259 0 1.564 0-8015 {}}} CYCLES {}}
set a(0-8015) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(9,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(0).@)#15 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-2067 LOC {216 1.0 224 0.9415 224 1.0 225 0.006249937500000025 225 0.006249937500000025} PREDS {{774 0 0 0-8015 {}} {259 0 1.564 0-8014 {}} {130 0 0 0-8013 {}} {258 0 1.564 0-8011 {}} {258 0 0 0-7992 {}} {256 0 0 0-7863 {}} {256 0 0 0-7799 {}} {128 0 0 0-7789 {}} {258 0 0 0-7766 {}} {258 0 0 0-7740 {}} {256 0 0 0-7643 {}} {256 0 0 0-7571 {}} {258 0 0 0-7534 {}} {258 0 0 0-7511 {}} {256 0 0 0-7382 {}} {256 0 0 0-7318 {}} {258 0 0 0-7284 {}} {258 0 0 0-7258 {}} {256 0 0 0-7177 {}} {256 0 0 0-7097 {}} {258 0 0 0-7060 {}} {258 0 0 0-7037 {}} {256 0 0 0-6908 {}} {256 0 0 0-6844 {}} {258 0 0 0-6810 {}} {258 0 0 0-6784 {}} {256 0 0 0-6686 {}} {256 0 0 0-6614 {}} {258 0 0 0-6577 {}} {258 0 0 0-6554 {}} {256 0 0 0-6424 {}} {256 0 0 0-6360 {}} {258 0 0 0-6333 {}} {258 0 0 0-6310 {}} {256 0 0 0-6234 {}} {256 0 0 0-6153 {}}} SUCCS {{774 0 1.564 0-6153 {}} {774 0 1.564 0-6234 {}} {774 0 0 0-6310 {}} {774 0 0 0-6333 {}} {774 0 1.564 0-6360 {}} {774 0 1.564 0-6424 {}} {774 0 0 0-6554 {}} {774 0 0 0-6577 {}} {774 0 1.564 0-6614 {}} {774 0 1.564 0-6686 {}} {774 0 0 0-6784 {}} {774 0 0 0-6810 {}} {774 0 1.564 0-6844 {}} {774 0 1.564 0-6908 {}} {774 0 0 0-7037 {}} {774 0 0 0-7060 {}} {774 0 1.564 0-7097 {}} {774 0 1.564 0-7177 {}} {774 0 0 0-7258 {}} {774 0 0 0-7284 {}} {774 0 1.564 0-7318 {}} {774 0 1.564 0-7382 {}} {774 0 0 0-7511 {}} {774 0 0 0-7534 {}} {774 0 1.564 0-7571 {}} {774 0 1.564 0-7643 {}} {774 0 0 0-7740 {}} {774 0 0 0-7766 {}} {774 0 1.564 0-7799 {}} {774 0 1.564 0-7863 {}} {774 0 0 0-7992 {}} {774 0 0 0-8015 {}}} CYCLES {}}
set a(0-8016) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#1.cse)(9-3)#10 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-2068 LOC {1 0.034865775 224 0.0 224 0.0 224 0.8291185999999999} PREDS {{146 0 0 0-8013 {}} {258 0 0 0-7795 {}}} SUCCS {{259 0 1.564 0-8017 {}}} CYCLES {}}
set a(0-8017) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(10,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(1).@)#15 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-2069 LOC {216 1.0 224 0.9415 224 1.0 225 0.006249937500000025 225 0.006249937500000025} PREDS {{774 0 0 0-8017 {}} {259 0 1.564 0-8016 {}} {130 0 0 0-8013 {}} {258 0 1.564 0-8011 {}} {258 0 0 0-7994 {}} {256 0 0 0-7865 {}} {256 0 0 0-7801 {}} {128 0 0 0-7789 {}} {258 0 0 0-7768 {}} {258 0 0 0-7742 {}} {256 0 0 0-7645 {}} {256 0 0 0-7573 {}} {258 0 0 0-7536 {}} {258 0 0 0-7513 {}} {256 0 0 0-7384 {}} {256 0 0 0-7320 {}} {258 0 0 0-7286 {}} {258 0 0 0-7260 {}} {256 0 0 0-7179 {}} {256 0 0 0-7099 {}} {258 0 0 0-7062 {}} {258 0 0 0-7039 {}} {256 0 0 0-6910 {}} {256 0 0 0-6846 {}} {258 0 0 0-6812 {}} {258 0 0 0-6786 {}} {256 0 0 0-6688 {}} {256 0 0 0-6616 {}} {258 0 0 0-6579 {}} {258 0 0 0-6556 {}} {256 0 0 0-6426 {}} {256 0 0 0-6362 {}} {258 0 0 0-6334 {}} {258 0 0 0-6312 {}} {256 0 0 0-6236 {}} {256 0 0 0-6154 {}}} SUCCS {{774 0 1.564 0-6154 {}} {774 0 1.564 0-6236 {}} {774 0 0 0-6312 {}} {774 0 0 0-6334 {}} {774 0 1.564 0-6362 {}} {774 0 1.564 0-6426 {}} {774 0 0 0-6556 {}} {774 0 0 0-6579 {}} {774 0 1.564 0-6616 {}} {774 0 1.564 0-6688 {}} {774 0 0 0-6786 {}} {774 0 0 0-6812 {}} {774 0 1.564 0-6846 {}} {774 0 1.564 0-6910 {}} {774 0 0 0-7039 {}} {774 0 0 0-7062 {}} {774 0 1.564 0-7099 {}} {774 0 1.564 0-7179 {}} {774 0 0 0-7260 {}} {774 0 0 0-7286 {}} {774 0 1.564 0-7320 {}} {774 0 1.564 0-7384 {}} {774 0 0 0-7513 {}} {774 0 0 0-7536 {}} {774 0 1.564 0-7573 {}} {774 0 1.564 0-7645 {}} {774 0 0 0-7742 {}} {774 0 0 0-7768 {}} {774 0 1.564 0-7801 {}} {774 0 1.564 0-7865 {}} {774 0 0 0-7994 {}} {774 0 0 0-8017 {}}} CYCLES {}}
set a(0-8018) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#1.cse)(9-3)#11 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-2070 LOC {1 0.034865775 224 0.0 224 0.0 224 0.8291185999999999} PREDS {{146 0 0 0-8013 {}} {258 0 0 0-7795 {}}} SUCCS {{259 0 1.564 0-8019 {}}} CYCLES {}}
set a(0-8019) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(11,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(2).@)#15 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-2071 LOC {216 1.0 224 0.9415 224 1.0 225 0.006249937500000025 225 0.006249937500000025} PREDS {{774 0 0 0-8019 {}} {259 0 1.564 0-8018 {}} {130 0 0 0-8013 {}} {258 0 1.564 0-8011 {}} {258 0 0 0-7996 {}} {256 0 0 0-7867 {}} {256 0 0 0-7803 {}} {128 0 0 0-7789 {}} {258 0 0 0-7770 {}} {258 0 0 0-7744 {}} {256 0 0 0-7647 {}} {256 0 0 0-7575 {}} {258 0 0 0-7538 {}} {258 0 0 0-7515 {}} {256 0 0 0-7386 {}} {256 0 0 0-7322 {}} {258 0 0 0-7288 {}} {258 0 0 0-7262 {}} {256 0 0 0-7181 {}} {256 0 0 0-7101 {}} {258 0 0 0-7064 {}} {258 0 0 0-7041 {}} {256 0 0 0-6912 {}} {256 0 0 0-6848 {}} {258 0 0 0-6814 {}} {258 0 0 0-6788 {}} {256 0 0 0-6690 {}} {256 0 0 0-6618 {}} {258 0 0 0-6581 {}} {258 0 0 0-6558 {}} {256 0 0 0-6428 {}} {256 0 0 0-6364 {}} {258 0 0 0-6335 {}} {258 0 0 0-6314 {}} {256 0 0 0-6238 {}} {256 0 0 0-6155 {}}} SUCCS {{774 0 1.564 0-6155 {}} {774 0 1.564 0-6238 {}} {774 0 0 0-6314 {}} {774 0 0 0-6335 {}} {774 0 1.564 0-6364 {}} {774 0 1.564 0-6428 {}} {774 0 0 0-6558 {}} {774 0 0 0-6581 {}} {774 0 1.564 0-6618 {}} {774 0 1.564 0-6690 {}} {774 0 0 0-6788 {}} {774 0 0 0-6814 {}} {774 0 1.564 0-6848 {}} {774 0 1.564 0-6912 {}} {774 0 0 0-7041 {}} {774 0 0 0-7064 {}} {774 0 1.564 0-7101 {}} {774 0 1.564 0-7181 {}} {774 0 0 0-7262 {}} {774 0 0 0-7288 {}} {774 0 1.564 0-7322 {}} {774 0 1.564 0-7386 {}} {774 0 0 0-7515 {}} {774 0 0 0-7538 {}} {774 0 1.564 0-7575 {}} {774 0 1.564 0-7647 {}} {774 0 0 0-7744 {}} {774 0 0 0-7770 {}} {774 0 1.564 0-7803 {}} {774 0 1.564 0-7867 {}} {774 0 0 0-7996 {}} {774 0 0 0-8019 {}}} CYCLES {}}
set a(0-8020) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#1.cse)(9-3)#12 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-2072 LOC {1 0.034865775 224 0.0 224 0.0 224 0.8291185999999999} PREDS {{146 0 0 0-8013 {}} {258 0 0 0-7795 {}}} SUCCS {{259 0 1.564 0-8021 {}}} CYCLES {}}
set a(0-8021) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(12,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(3).@)#15 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-2073 LOC {216 1.0 224 0.9415 224 1.0 225 0.006249937500000025 225 0.006249937500000025} PREDS {{774 0 0 0-8021 {}} {259 0 1.564 0-8020 {}} {130 0 0 0-8013 {}} {258 0 1.564 0-8011 {}} {258 0 0 0-7998 {}} {256 0 0 0-7869 {}} {256 0 0 0-7805 {}} {128 0 0 0-7789 {}} {258 0 0 0-7772 {}} {258 0 0 0-7746 {}} {256 0 0 0-7649 {}} {256 0 0 0-7577 {}} {258 0 0 0-7540 {}} {258 0 0 0-7517 {}} {256 0 0 0-7388 {}} {256 0 0 0-7324 {}} {258 0 0 0-7290 {}} {258 0 0 0-7264 {}} {256 0 0 0-7183 {}} {256 0 0 0-7103 {}} {258 0 0 0-7066 {}} {258 0 0 0-7043 {}} {256 0 0 0-6914 {}} {256 0 0 0-6850 {}} {258 0 0 0-6816 {}} {258 0 0 0-6790 {}} {256 0 0 0-6692 {}} {256 0 0 0-6620 {}} {258 0 0 0-6583 {}} {258 0 0 0-6560 {}} {256 0 0 0-6430 {}} {256 0 0 0-6366 {}} {258 0 0 0-6336 {}} {258 0 0 0-6316 {}} {256 0 0 0-6240 {}} {256 0 0 0-6156 {}}} SUCCS {{774 0 1.564 0-6156 {}} {774 0 1.564 0-6240 {}} {774 0 0 0-6316 {}} {774 0 0 0-6336 {}} {774 0 1.564 0-6366 {}} {774 0 1.564 0-6430 {}} {774 0 0 0-6560 {}} {774 0 0 0-6583 {}} {774 0 1.564 0-6620 {}} {774 0 1.564 0-6692 {}} {774 0 0 0-6790 {}} {774 0 0 0-6816 {}} {774 0 1.564 0-6850 {}} {774 0 1.564 0-6914 {}} {774 0 0 0-7043 {}} {774 0 0 0-7066 {}} {774 0 1.564 0-7103 {}} {774 0 1.564 0-7183 {}} {774 0 0 0-7264 {}} {774 0 0 0-7290 {}} {774 0 1.564 0-7324 {}} {774 0 1.564 0-7388 {}} {774 0 0 0-7517 {}} {774 0 0 0-7540 {}} {774 0 1.564 0-7577 {}} {774 0 1.564 0-7649 {}} {774 0 0 0-7746 {}} {774 0 0 0-7772 {}} {774 0 1.564 0-7805 {}} {774 0 1.564 0-7869 {}} {774 0 0 0-7998 {}} {774 0 0 0-8021 {}}} CYCLES {}}
set a(0-8022) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#1.cse)(9-3)#13 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-2074 LOC {1 0.034865775 224 0.0 224 0.0 224 0.8291185999999999} PREDS {{146 0 0 0-8013 {}} {258 0 0 0-7795 {}}} SUCCS {{259 0 1.564 0-8023 {}}} CYCLES {}}
set a(0-8023) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(4).@)#15 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-2075 LOC {216 1.0 224 0.9415 224 1.0 225 0.006249937500000025 225 0.006249937500000025} PREDS {{774 0 0 0-8023 {}} {259 0 1.564 0-8022 {}} {130 0 0 0-8013 {}} {258 0 1.564 0-8011 {}} {258 0 0 0-8000 {}} {256 0 0 0-7871 {}} {256 0 0 0-7807 {}} {128 0 0 0-7789 {}} {258 0 0 0-7774 {}} {258 0 0 0-7748 {}} {256 0 0 0-7651 {}} {256 0 0 0-7579 {}} {258 0 0 0-7542 {}} {258 0 0 0-7519 {}} {256 0 0 0-7390 {}} {256 0 0 0-7326 {}} {258 0 0 0-7292 {}} {258 0 0 0-7266 {}} {256 0 0 0-7185 {}} {256 0 0 0-7105 {}} {258 0 0 0-7068 {}} {258 0 0 0-7045 {}} {256 0 0 0-6916 {}} {256 0 0 0-6852 {}} {258 0 0 0-6818 {}} {258 0 0 0-6792 {}} {256 0 0 0-6694 {}} {256 0 0 0-6622 {}} {258 0 0 0-6585 {}} {258 0 0 0-6562 {}} {256 0 0 0-6432 {}} {256 0 0 0-6368 {}} {258 0 0 0-6337 {}} {258 0 0 0-6318 {}} {256 0 0 0-6242 {}} {256 0 0 0-6157 {}}} SUCCS {{774 0 1.564 0-6157 {}} {774 0 1.564 0-6242 {}} {774 0 0 0-6318 {}} {774 0 0 0-6337 {}} {774 0 1.564 0-6368 {}} {774 0 1.564 0-6432 {}} {774 0 0 0-6562 {}} {774 0 0 0-6585 {}} {774 0 1.564 0-6622 {}} {774 0 1.564 0-6694 {}} {774 0 0 0-6792 {}} {774 0 0 0-6818 {}} {774 0 1.564 0-6852 {}} {774 0 1.564 0-6916 {}} {774 0 0 0-7045 {}} {774 0 0 0-7068 {}} {774 0 1.564 0-7105 {}} {774 0 1.564 0-7185 {}} {774 0 0 0-7266 {}} {774 0 0 0-7292 {}} {774 0 1.564 0-7326 {}} {774 0 1.564 0-7390 {}} {774 0 0 0-7519 {}} {774 0 0 0-7542 {}} {774 0 1.564 0-7579 {}} {774 0 1.564 0-7651 {}} {774 0 0 0-7748 {}} {774 0 0 0-7774 {}} {774 0 1.564 0-7807 {}} {774 0 1.564 0-7871 {}} {774 0 0 0-8000 {}} {774 0 0 0-8023 {}}} CYCLES {}}
set a(0-8024) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#1.cse)(9-3)#14 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-2076 LOC {1 0.034865775 224 0.0 224 0.0 224 0.8291185999999999} PREDS {{146 0 0 0-8013 {}} {258 0 0 0-7795 {}}} SUCCS {{259 0 1.564 0-8025 {}}} CYCLES {}}
set a(0-8025) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(14,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(5).@)#15 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-2077 LOC {216 1.0 224 0.9415 224 1.0 225 0.006249937500000025 225 0.006249937500000025} PREDS {{774 0 0 0-8025 {}} {259 0 1.564 0-8024 {}} {130 0 0 0-8013 {}} {258 0 1.564 0-8011 {}} {258 0 0 0-8002 {}} {256 0 0 0-7873 {}} {256 0 0 0-7809 {}} {128 0 0 0-7789 {}} {258 0 0 0-7776 {}} {258 0 0 0-7750 {}} {256 0 0 0-7653 {}} {256 0 0 0-7581 {}} {258 0 0 0-7544 {}} {258 0 0 0-7521 {}} {256 0 0 0-7392 {}} {256 0 0 0-7328 {}} {258 0 0 0-7294 {}} {258 0 0 0-7268 {}} {256 0 0 0-7187 {}} {256 0 0 0-7107 {}} {258 0 0 0-7070 {}} {258 0 0 0-7047 {}} {256 0 0 0-6918 {}} {256 0 0 0-6854 {}} {258 0 0 0-6820 {}} {258 0 0 0-6794 {}} {256 0 0 0-6696 {}} {256 0 0 0-6624 {}} {258 0 0 0-6587 {}} {258 0 0 0-6564 {}} {256 0 0 0-6434 {}} {256 0 0 0-6370 {}} {258 0 0 0-6338 {}} {258 0 0 0-6320 {}} {256 0 0 0-6244 {}} {256 0 0 0-6158 {}}} SUCCS {{774 0 1.564 0-6158 {}} {774 0 1.564 0-6244 {}} {774 0 0 0-6320 {}} {774 0 0 0-6338 {}} {774 0 1.564 0-6370 {}} {774 0 1.564 0-6434 {}} {774 0 0 0-6564 {}} {774 0 0 0-6587 {}} {774 0 1.564 0-6624 {}} {774 0 1.564 0-6696 {}} {774 0 0 0-6794 {}} {774 0 0 0-6820 {}} {774 0 1.564 0-6854 {}} {774 0 1.564 0-6918 {}} {774 0 0 0-7047 {}} {774 0 0 0-7070 {}} {774 0 1.564 0-7107 {}} {774 0 1.564 0-7187 {}} {774 0 0 0-7268 {}} {774 0 0 0-7294 {}} {774 0 1.564 0-7328 {}} {774 0 1.564 0-7392 {}} {774 0 0 0-7521 {}} {774 0 0 0-7544 {}} {774 0 1.564 0-7581 {}} {774 0 1.564 0-7653 {}} {774 0 0 0-7750 {}} {774 0 0 0-7776 {}} {774 0 1.564 0-7809 {}} {774 0 1.564 0-7873 {}} {774 0 0 0-8002 {}} {774 0 0 0-8025 {}}} CYCLES {}}
set a(0-8026) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#1.cse)(9-3)#15 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-2078 LOC {1 0.034865775 224 0.0 224 0.0 224 0.8291185999999999} PREDS {{146 0 0 0-8013 {}} {258 0 0 0-7795 {}}} SUCCS {{259 0 1.564 0-8027 {}}} CYCLES {}}
set a(0-8027) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(15,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(6).@)#15 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-2079 LOC {216 1.0 224 0.9415 224 1.0 225 0.006249937500000025 225 0.006249937500000025} PREDS {{774 0 0 0-8027 {}} {259 0 1.564 0-8026 {}} {130 0 0 0-8013 {}} {258 0 1.564 0-8011 {}} {258 0 0 0-8004 {}} {256 0 0 0-7875 {}} {256 0 0 0-7811 {}} {128 0 0 0-7789 {}} {258 0 0 0-7778 {}} {258 0 0 0-7752 {}} {256 0 0 0-7655 {}} {256 0 0 0-7583 {}} {258 0 0 0-7546 {}} {258 0 0 0-7523 {}} {256 0 0 0-7394 {}} {256 0 0 0-7330 {}} {258 0 0 0-7296 {}} {258 0 0 0-7270 {}} {256 0 0 0-7189 {}} {256 0 0 0-7109 {}} {258 0 0 0-7072 {}} {258 0 0 0-7049 {}} {256 0 0 0-6920 {}} {256 0 0 0-6856 {}} {258 0 0 0-6822 {}} {258 0 0 0-6796 {}} {256 0 0 0-6698 {}} {256 0 0 0-6626 {}} {258 0 0 0-6589 {}} {258 0 0 0-6566 {}} {256 0 0 0-6436 {}} {256 0 0 0-6372 {}} {258 0 0 0-6339 {}} {258 0 0 0-6322 {}} {256 0 0 0-6246 {}} {256 0 0 0-6159 {}}} SUCCS {{774 0 1.564 0-6159 {}} {774 0 1.564 0-6246 {}} {774 0 0 0-6322 {}} {774 0 0 0-6339 {}} {774 0 1.564 0-6372 {}} {774 0 1.564 0-6436 {}} {774 0 0 0-6566 {}} {774 0 0 0-6589 {}} {774 0 1.564 0-6626 {}} {774 0 1.564 0-6698 {}} {774 0 0 0-6796 {}} {774 0 0 0-6822 {}} {774 0 1.564 0-6856 {}} {774 0 1.564 0-6920 {}} {774 0 0 0-7049 {}} {774 0 0 0-7072 {}} {774 0 1.564 0-7109 {}} {774 0 1.564 0-7189 {}} {774 0 0 0-7270 {}} {774 0 0 0-7296 {}} {774 0 1.564 0-7330 {}} {774 0 1.564 0-7394 {}} {774 0 0 0-7523 {}} {774 0 0 0-7546 {}} {774 0 1.564 0-7583 {}} {774 0 1.564 0-7655 {}} {774 0 0 0-7752 {}} {774 0 0 0-7778 {}} {774 0 1.564 0-7811 {}} {774 0 1.564 0-7875 {}} {774 0 0 0-8004 {}} {774 0 0 0-8027 {}}} CYCLES {}}
set a(0-8028) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#1.cse)(9-3)#1 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-2080 LOC {1 0.034865775 224 0.0 224 0.0 224 0.8291185999999999} PREDS {{146 0 0 0-8013 {}} {258 0 0 0-7795 {}}} SUCCS {{259 0 1.564 0-8029 {}}} CYCLES {}}
set a(0-8029) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(16,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(7).@)#15 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-2081 LOC {216 1.0 224 0.9415 224 1.0 225 0.006249937500000025 225 0.006249937500000025} PREDS {{774 0 0 0-8029 {}} {259 0 1.564 0-8028 {}} {130 0 0 0-8013 {}} {258 0 1.564 0-8011 {}} {258 0 0 0-8006 {}} {256 0 0 0-7877 {}} {256 0 0 0-7813 {}} {128 0 0 0-7789 {}} {258 0 0 0-7780 {}} {258 0 0 0-7754 {}} {256 0 0 0-7657 {}} {256 0 0 0-7585 {}} {258 0 0 0-7548 {}} {258 0 0 0-7525 {}} {256 0 0 0-7396 {}} {256 0 0 0-7332 {}} {258 0 0 0-7298 {}} {258 0 0 0-7272 {}} {256 0 0 0-7191 {}} {256 0 0 0-7111 {}} {258 0 0 0-7074 {}} {258 0 0 0-7051 {}} {256 0 0 0-6922 {}} {256 0 0 0-6858 {}} {258 0 0 0-6824 {}} {258 0 0 0-6798 {}} {256 0 0 0-6700 {}} {256 0 0 0-6628 {}} {258 0 0 0-6591 {}} {258 0 0 0-6568 {}} {256 0 0 0-6438 {}} {256 0 0 0-6374 {}} {258 0 0 0-6340 {}} {258 0 0 0-6324 {}} {256 0 0 0-6248 {}} {256 0 0 0-6160 {}}} SUCCS {{774 0 1.564 0-6160 {}} {774 0 1.564 0-6248 {}} {774 0 0 0-6324 {}} {774 0 0 0-6340 {}} {774 0 1.564 0-6374 {}} {774 0 1.564 0-6438 {}} {774 0 0 0-6568 {}} {774 0 0 0-6591 {}} {774 0 1.564 0-6628 {}} {774 0 1.564 0-6700 {}} {774 0 0 0-6798 {}} {774 0 0 0-6824 {}} {774 0 1.564 0-6858 {}} {774 0 1.564 0-6922 {}} {774 0 0 0-7051 {}} {774 0 0 0-7074 {}} {774 0 1.564 0-7111 {}} {774 0 1.564 0-7191 {}} {774 0 0 0-7272 {}} {774 0 0 0-7298 {}} {774 0 1.564 0-7332 {}} {774 0 1.564 0-7396 {}} {774 0 0 0-7525 {}} {774 0 0 0-7548 {}} {774 0 1.564 0-7585 {}} {774 0 1.564 0-7657 {}} {774 0 0 0-7754 {}} {774 0 0 0-7780 {}} {774 0 1.564 0-7813 {}} {774 0 1.564 0-7877 {}} {774 0 0 0-8006 {}} {774 0 0 0-8029 {}}} CYCLES {}}
set a(0-8030) {AREA_SCORE {} NAME COMP_LOOP:k:asn#31 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-2082 LOC {0 1.0 1 0.0 1 0.0 1 0.0 225 0.93076925} PREDS {{774 0 0 0-8033 {}}} SUCCS {{259 0 0 0-8031 {}} {256 0 0 0-8033 {}}} CYCLES {}}
set a(0-8031) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:3))(6-0)#3 TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-2083 LOC {0 1.0 1 0.0 1 0.0 225 0.93076925} PREDS {{259 0 0 0-8030 {}}} SUCCS {{259 0 0 0-8032 {}}} CYCLES {}}
set a(0-8032) {AREA_SCORE 7.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(7,0,2,1,8) QUANTITY 1 NAME COMP_LOOP:acc#17 TYPE ACCU DELAY {0.55 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-2084 LOC {1 0.0 1 0.93076925 1 0.93076925 1 0.9648837708333333 225 0.9648837708333333} PREDS {{259 0 0 0-8031 {}}} SUCCS {{259 0 0 0-8033 {}} {258 0 0 0-8034 {}}} CYCLES {}}
set a(0-8033) {AREA_SCORE {} NAME COMP_LOOP:asn(COMP_LOOP:k(10:3).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-2085 LOC {190 0.0 197 0.0 197 0.0 197 0.0 225 1.0} PREDS {{772 0 0 0-8033 {}} {259 0 0 0-8032 {}} {256 0 0 0-8030 {}} {256 0 0 0-7923 {}} {256 0 0 0-7855 {}} {256 0 0 0-7792 {}} {128 0 0 0-7789 {}} {256 0 0 0-7784 {}} {256 0 0 0-7703 {}} {256 0 0 0-7635 {}} {256 0 0 0-7561 {}} {256 0 0 0-7552 {}} {256 0 0 0-7442 {}} {256 0 0 0-7374 {}} {256 0 0 0-7311 {}} {256 0 0 0-7302 {}} {256 0 0 0-7238 {}} {256 0 0 0-7169 {}} {256 0 0 0-7087 {}} {256 0 0 0-7078 {}} {256 0 0 0-6968 {}} {256 0 0 0-6900 {}} {256 0 0 0-6837 {}} {256 0 0 0-6828 {}} {256 0 0 0-6747 {}} {256 0 0 0-6678 {}} {256 0 0 0-6604 {}} {256 0 0 0-6595 {}} {256 0 0 0-6485 {}} {256 0 0 0-6416 {}} {256 0 0 0-6353 {}} {256 0 0 0-6344 {}} {256 0 0 0-6298 {}} {256 0 0 0-6226 {}} {256 0 0 0-6147 {}}} SUCCS {{774 0 0 0-6147 {}} {774 0 0 0-6226 {}} {774 0 0 0-6298 {}} {774 0 0 0-6344 {}} {774 0 0 0-6353 {}} {774 0 0 0-6416 {}} {774 0 0 0-6485 {}} {774 0 0 0-6595 {}} {774 0 0 0-6604 {}} {774 0 0 0-6678 {}} {774 0 0 0-6747 {}} {774 0 0 0-6828 {}} {774 0 0 0-6837 {}} {774 0 0 0-6900 {}} {774 0 0 0-6968 {}} {774 0 0 0-7078 {}} {774 0 0 0-7087 {}} {774 0 0 0-7169 {}} {774 0 0 0-7238 {}} {774 0 0 0-7302 {}} {774 0 0 0-7311 {}} {774 0 0 0-7374 {}} {774 0 0 0-7442 {}} {774 0 0 0-7552 {}} {774 0 0 0-7561 {}} {774 0 0 0-7635 {}} {774 0 0 0-7703 {}} {774 0 0 0-7784 {}} {774 0 0 0-7792 {}} {774 0 0 0-7855 {}} {774 0 0 0-7923 {}} {774 0 0 0-8030 {}} {772 0 0 0-8033 {}}} CYCLES {}}
set a(0-8034) {AREA_SCORE {} NAME COMP_LOOP:conc TYPE CONCATENATE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-2086 LOC {1 0.034114575 1 0.9648838249999999 1 0.9648838249999999 225 0.9648838249999999} PREDS {{258 0 0 0-8032 {}}} SUCCS {{258 0 0 0-8038 {}}} CYCLES {}}
set a(0-8035) {AREA_SCORE {} NAME COMP_LOOP-1:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-2087 LOC {0 1.0 1 0.9648838249999999 1 0.9648838249999999 225 0.9648838249999999} PREDS {} SUCCS {{259 0 0 0-8036 {}}} CYCLES {}}
set a(0-8036) {AREA_SCORE {} NAME COMP_LOOP-1:not#3 TYPE NOT PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-2088 LOC {0 1.0 1 0.9648838249999999 1 0.9648838249999999 225 0.9648838249999999} PREDS {{259 0 0 0-8035 {}}} SUCCS {{259 0 0 0-8037 {}}} CYCLES {}}
set a(0-8037) {AREA_SCORE {} NAME COMP_LOOP-1:COMP_LOOP:conc TYPE CONCATENATE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-2089 LOC {0 1.0 1 0.9648838249999999 1 0.9648838249999999 225 0.9648838249999999} PREDS {{259 0 0 0-8036 {}}} SUCCS {{259 0 0 0-8038 {}}} CYCLES {}}
set a(0-8038) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(11,0,11,0,11) QUANTITY 1 NAME COMP_LOOP-1:acc TYPE ACCU DELAY {0.56 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-2090 LOC {1 0.034114575 1 0.9648838249999999 1 0.9648838249999999 1 0.9999999483974358 225 0.9999999483974358} PREDS {{259 0 0 0-8037 {}} {258 0 0 0-8034 {}}} SUCCS {{259 0 0 0-8039 {}}} CYCLES {}}
set a(0-8039) {AREA_SCORE {} NAME COMP_LOOP-1:slc(COMP_LOOP:acc)(10) TYPE READSLICE PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-2091 LOC {1 0.06923075 1 1.0 1 1.0 225 1.0} PREDS {{259 0 0 0-8038 {}}} SUCCS {{259 0 0 0-8040 {}}} CYCLES {}}
set a(0-8040) {AREA_SCORE {} NAME COMP_LOOP-1:not TYPE NOT PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-2092 LOC {1 0.06923075 197 0.0 197 0.0 225 1.0} PREDS {{259 0 0 0-8039 {}}} SUCCS {{259 0 0 0-8041 {}}} CYCLES {}}
set a(0-8041) {AREA_SCORE {} NAME COMP_LOOP:asn#100 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5964 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-2093 LOC {190 0.0 197 0.0 197 0.0 197 0.0 225 1.0} PREDS {{772 0 0 0-8041 {}} {259 0 0 0-8040 {}} {128 0 0 0-7789 {}} {256 0 0 0-6143 {}}} SUCCS {{774 0 0 0-6143 {}} {772 0 0 0-8041 {}}} CYCLES {}}
set a(0-5964) {CHI {0-5973 0-5974 0-5975 0-5976 0-5977 0-5978 0-5979 0-5980 0-5981 0-5982 0-5983 0-5984 0-5985 0-5986 0-5987 0-5988 0-5989 0-5990 0-5991 0-5992 0-5993 0-5994 0-5995 0-5996 0-5997 0-5998 0-5999 0-6000 0-6001 0-6002 0-6003 0-6004 0-6005 0-6006 0-6007 0-6008 0-6009 0-6010 0-6011 0-6012 0-6013 0-6014 0-6015 0-6016 0-6017 0-6018 0-6019 0-6020 0-6021 0-6022 0-6023 0-6024 0-6025 0-6026 0-6027 0-6028 0-6029 0-6030 0-6031 0-6032 0-6033 0-6034 0-6035 0-6036 0-6037 0-6038 0-6039 0-6040 0-6041 0-6042 0-6043 0-6044 0-6045 0-6046 0-6047 0-6048 0-6049 0-6050 0-6051 0-6052 0-6053 0-6054 0-6055 0-6056 0-6057 0-6058 0-6059 0-6060 0-6061 0-6062 0-6063 0-6064 0-6065 0-6066 0-6067 0-6068 0-6069 0-6070 0-6071 0-6072 0-6073 0-6074 0-6075 0-6076 0-6077 0-6078 0-6079 0-6080 0-6081 0-6082 0-6083 0-6084 0-6085 0-6086 0-6087 0-6088 0-6089 0-6090 0-6091 0-6092 0-6093 0-6094 0-6095 0-6096 0-6097 0-6098 0-6099 0-6100 0-6101 0-6102 0-6103 0-6104 0-6105 0-6106 0-6107 0-6108 0-6109 0-6110 0-6111 0-6112 0-6113 0-6114 0-6115 0-6116 0-6117 0-6118 0-6119 0-6120 0-6121 0-6122 0-6123 0-6124 0-6125 0-6126 0-6127 0-6128 0-6129 0-6130 0-6131 0-6132 0-6133 0-6134 0-6135 0-6136 0-6137 0-6138 0-6139 0-6140 0-6141 0-6142 0-6143 0-6144 0-6145 0-6146 0-6147 0-6148 0-6149 0-6150 0-6151 0-6152 0-6153 0-6154 0-6155 0-6156 0-6157 0-6158 0-6159 0-6160 0-6161 0-6162 0-6163 0-6164 0-6165 0-6166 0-6167 0-6168 0-6169 0-6170 0-6171 0-6172 0-6173 0-6174 0-6175 0-6176 0-6177 0-6178 0-6179 0-6180 0-6181 0-6182 0-6183 0-6184 0-6185 0-6186 0-6187 0-6188 0-6189 0-6190 0-6191 0-6192 0-6193 0-6194 0-6195 0-6196 0-6197 0-6198 0-6199 0-6200 0-6201 0-6202 0-6203 0-6204 0-6205 0-6206 0-6207 0-6208 0-6209 0-6210 0-6211 0-6212 0-6213 0-6214 0-6215 0-6216 0-6217 0-6218 0-6219 0-6220 0-6221 0-6222 0-6223 0-6224 0-6225 0-6226 0-6227 0-6228 0-6229 0-6230 0-6231 0-6232 0-6233 0-6234 0-6235 0-6236 0-6237 0-6238 0-6239 0-6240 0-6241 0-6242 0-6243 0-6244 0-6245 0-6246 0-6247 0-6248 0-6249 0-6250 0-6251 0-6252 0-6253 0-6254 0-6255 0-6256 0-6257 0-6258 0-6259 0-6260 0-6261 0-6262 0-6263 0-6264 0-6265 0-6266 0-6267 0-6268 0-6269 0-6270 0-6271 0-6272 0-6273 0-6274 0-6275 0-6276 0-6277 0-6278 0-6279 0-6280 0-6281 0-6282 0-6283 0-6284 0-6285 0-6286 0-6287 0-6288 0-6289 0-6290 0-6291 0-6292 0-6293 0-6294 0-6295 0-6296 0-6297 0-6298 0-6299 0-6300 0-6301 0-6302 0-6303 0-6304 0-6305 0-6306 0-6307 0-6308 0-6309 0-6310 0-6311 0-6312 0-6313 0-6314 0-6315 0-6316 0-6317 0-6318 0-6319 0-6320 0-6321 0-6322 0-6323 0-6324 0-6325 0-6326 0-6327 0-6328 0-6329 0-6330 0-6331 0-6332 0-6333 0-6334 0-6335 0-6336 0-6337 0-6338 0-6339 0-6340 0-6341 0-6342 0-6343 0-6344 0-6345 0-6346 0-6347 0-6348 0-6349 0-6350 0-6351 0-6352 0-6353 0-6354 0-6355 0-6356 0-6357 0-6358 0-6359 0-6360 0-6361 0-6362 0-6363 0-6364 0-6365 0-6366 0-6367 0-6368 0-6369 0-6370 0-6371 0-6372 0-6373 0-6374 0-6375 0-6376 0-6377 0-6378 0-6379 0-6380 0-6381 0-6382 0-6383 0-6384 0-6385 0-6386 0-6387 0-6388 0-6389 0-6390 0-6391 0-6392 0-6393 0-6394 0-6395 0-6396 0-6397 0-6398 0-6399 0-6400 0-6401 0-6402 0-6403 0-6404 0-6405 0-6406 0-6407 0-6408 0-6409 0-6410 0-6411 0-6412 0-6413 0-6414 0-6415 0-6416 0-6417 0-6418 0-6419 0-6420 0-6421 0-6422 0-6423 0-6424 0-6425 0-6426 0-6427 0-6428 0-6429 0-6430 0-6431 0-6432 0-6433 0-6434 0-6435 0-6436 0-6437 0-6438 0-6439 0-6440 0-6441 0-6442 0-6443 0-6444 0-6445 0-6446 0-6447 0-6448 0-6449 0-6450 0-6451 0-6452 0-6453 0-6454 0-6455 0-6456 0-6457 0-6458 0-6459 0-6460 0-6461 0-6462 0-6463 0-6464 0-6465 0-6466 0-6467 0-6468 0-6469 0-6470 0-6471 0-6472 0-6473 0-6474 0-6475 0-6476 0-6477 0-6478 0-6479 0-6480 0-6481 0-6482 0-6483 0-6484 0-6485 0-6486 0-6487 0-6488 0-6489 0-6490 0-6491 0-6492 0-6493 0-6494 0-6495 0-6496 0-6497 0-6498 0-6499 0-6500 0-6501 0-6502 0-6503 0-6504 0-6505 0-6506 0-6507 0-6508 0-6509 0-6510 0-6511 0-6512 0-6513 0-6514 0-6515 0-6516 0-6517 0-6518 0-6519 0-6520 0-6521 0-6522 0-6523 0-6524 0-6525 0-6526 0-6527 0-6528 0-6529 0-6530 0-6531 0-6532 0-6533 0-6534 0-6535 0-6536 0-6537 0-6538 0-6539 0-6540 0-6541 0-6542 0-6543 0-6544 0-6545 0-6546 0-6547 0-6548 0-6549 0-6550 0-6551 0-6552 0-6553 0-6554 0-6555 0-6556 0-6557 0-6558 0-6559 0-6560 0-6561 0-6562 0-6563 0-6564 0-6565 0-6566 0-6567 0-6568 0-6569 0-6570 0-6571 0-6572 0-6573 0-6574 0-6575 0-6576 0-6577 0-6578 0-6579 0-6580 0-6581 0-6582 0-6583 0-6584 0-6585 0-6586 0-6587 0-6588 0-6589 0-6590 0-6591 0-6592 0-6593 0-6594 0-6595 0-6596 0-6597 0-6598 0-6599 0-6600 0-6601 0-6602 0-6603 0-6604 0-6605 0-6606 0-6607 0-6608 0-6609 0-6610 0-6611 0-6612 0-6613 0-6614 0-6615 0-6616 0-6617 0-6618 0-6619 0-6620 0-6621 0-6622 0-6623 0-6624 0-6625 0-6626 0-6627 0-6628 0-6629 0-6630 0-6631 0-6632 0-6633 0-6634 0-6635 0-6636 0-6637 0-6638 0-6639 0-6640 0-6641 0-6642 0-6643 0-6644 0-6645 0-6646 0-6647 0-6648 0-6649 0-6650 0-6651 0-6652 0-6653 0-6654 0-6655 0-6656 0-6657 0-6658 0-6659 0-6660 0-6661 0-6662 0-6663 0-6664 0-6665 0-6666 0-6667 0-6668 0-6669 0-6670 0-6671 0-6672 0-6673 0-6674 0-6675 0-6676 0-6677 0-6678 0-6679 0-6680 0-6681 0-6682 0-6683 0-6684 0-6685 0-6686 0-6687 0-6688 0-6689 0-6690 0-6691 0-6692 0-6693 0-6694 0-6695 0-6696 0-6697 0-6698 0-6699 0-6700 0-6701 0-6702 0-6703 0-6704 0-6705 0-6706 0-6707 0-6708 0-6709 0-6710 0-6711 0-6712 0-6713 0-6714 0-6715 0-6716 0-6717 0-6718 0-6719 0-6720 0-6721 0-6722 0-6723 0-6724 0-6725 0-6726 0-6727 0-6728 0-6729 0-6730 0-6731 0-6732 0-6733 0-6734 0-6735 0-6736 0-6737 0-6738 0-6739 0-6740 0-6741 0-6742 0-6743 0-6744 0-6745 0-6746 0-6747 0-6748 0-6749 0-6750 0-6751 0-6752 0-6753 0-6754 0-6755 0-6756 0-6757 0-6758 0-6759 0-6760 0-6761 0-6762 0-6763 0-6764 0-6765 0-6766 0-6767 0-6768 0-6769 0-6770 0-6771 0-6772 0-6773 0-6774 0-6775 0-6776 0-6777 0-6778 0-6779 0-6780 0-6781 0-6782 0-6783 0-6784 0-6785 0-6786 0-6787 0-6788 0-6789 0-6790 0-6791 0-6792 0-6793 0-6794 0-6795 0-6796 0-6797 0-6798 0-6799 0-6800 0-6801 0-6802 0-6803 0-6804 0-6805 0-6806 0-6807 0-6808 0-6809 0-6810 0-6811 0-6812 0-6813 0-6814 0-6815 0-6816 0-6817 0-6818 0-6819 0-6820 0-6821 0-6822 0-6823 0-6824 0-6825 0-6826 0-6827 0-6828 0-6829 0-6830 0-6831 0-6832 0-6833 0-6834 0-6835 0-6836 0-6837 0-6838 0-6839 0-6840 0-6841 0-6842 0-6843 0-6844 0-6845 0-6846 0-6847 0-6848 0-6849 0-6850 0-6851 0-6852 0-6853 0-6854 0-6855 0-6856 0-6857 0-6858 0-6859 0-6860 0-6861 0-6862 0-6863 0-6864 0-6865 0-6866 0-6867 0-6868 0-6869 0-6870 0-6871 0-6872 0-6873 0-6874 0-6875 0-6876 0-6877 0-6878 0-6879 0-6880 0-6881 0-6882 0-6883 0-6884 0-6885 0-6886 0-6887 0-6888 0-6889 0-6890 0-6891 0-6892 0-6893 0-6894 0-6895 0-6896 0-6897 0-6898 0-6899 0-6900 0-6901 0-6902 0-6903 0-6904 0-6905 0-6906 0-6907 0-6908 0-6909 0-6910 0-6911 0-6912 0-6913 0-6914 0-6915 0-6916 0-6917 0-6918 0-6919 0-6920 0-6921 0-6922 0-6923 0-6924 0-6925 0-6926 0-6927 0-6928 0-6929 0-6930 0-6931 0-6932 0-6933 0-6934 0-6935 0-6936 0-6937 0-6938 0-6939 0-6940 0-6941 0-6942 0-6943 0-6944 0-6945 0-6946 0-6947 0-6948 0-6949 0-6950 0-6951 0-6952 0-6953 0-6954 0-6955 0-6956 0-6957 0-6958 0-6959 0-6960 0-6961 0-6962 0-6963 0-6964 0-6965 0-6966 0-6967 0-6968 0-6969 0-6970 0-6971 0-6972 0-6973 0-6974 0-6975 0-6976 0-6977 0-6978 0-6979 0-6980 0-6981 0-6982 0-6983 0-6984 0-6985 0-6986 0-6987 0-6988 0-6989 0-6990 0-6991 0-6992 0-6993 0-6994 0-6995 0-6996 0-6997 0-6998 0-6999 0-7000 0-7001 0-7002 0-7003 0-7004 0-7005 0-7006 0-7007 0-7008 0-7009 0-7010 0-7011 0-7012 0-7013 0-7014 0-7015 0-7016 0-7017 0-7018 0-7019 0-7020 0-7021 0-7022 0-7023 0-7024 0-7025 0-7026 0-7027 0-7028 0-7029 0-7030 0-7031 0-7032 0-7033 0-7034 0-7035 0-7036 0-7037 0-7038 0-7039 0-7040 0-7041 0-7042 0-7043 0-7044 0-7045 0-7046 0-7047 0-7048 0-7049 0-7050 0-7051 0-7052 0-7053 0-7054 0-7055 0-7056 0-7057 0-7058 0-7059 0-7060 0-7061 0-7062 0-7063 0-7064 0-7065 0-7066 0-7067 0-7068 0-7069 0-7070 0-7071 0-7072 0-7073 0-7074 0-7075 0-7076 0-7077 0-7078 0-7079 0-7080 0-7081 0-7082 0-7083 0-7084 0-7085 0-7086 0-7087 0-7088 0-7089 0-7090 0-7091 0-7092 0-7093 0-7094 0-7095 0-7096 0-7097 0-7098 0-7099 0-7100 0-7101 0-7102 0-7103 0-7104 0-7105 0-7106 0-7107 0-7108 0-7109 0-7110 0-7111 0-7112 0-7113 0-7114 0-7115 0-7116 0-7117 0-7118 0-7119 0-7120 0-7121 0-7122 0-7123 0-7124 0-7125 0-7126 0-7127 0-7128 0-7129 0-7130 0-7131 0-7132 0-7133 0-7134 0-7135 0-7136 0-7137 0-7138 0-7139 0-7140 0-7141 0-7142 0-7143 0-7144 0-7145 0-7146 0-7147 0-7148 0-7149 0-7150 0-7151 0-7152 0-7153 0-7154 0-7155 0-7156 0-7157 0-7158 0-7159 0-7160 0-7161 0-7162 0-7163 0-7164 0-7165 0-7166 0-7167 0-7168 0-7169 0-7170 0-7171 0-7172 0-7173 0-7174 0-7175 0-7176 0-7177 0-7178 0-7179 0-7180 0-7181 0-7182 0-7183 0-7184 0-7185 0-7186 0-7187 0-7188 0-7189 0-7190 0-7191 0-7192 0-7193 0-7194 0-7195 0-7196 0-7197 0-7198 0-7199 0-7200 0-7201 0-7202 0-7203 0-7204 0-7205 0-7206 0-7207 0-7208 0-7209 0-7210 0-7211 0-7212 0-7213 0-7214 0-7215 0-7216 0-7217 0-7218 0-7219 0-7220 0-7221 0-7222 0-7223 0-7224 0-7225 0-7226 0-7227 0-7228 0-7229 0-7230 0-7231 0-7232 0-7233 0-7234 0-7235 0-7236 0-7237 0-7238 0-7239 0-7240 0-7241 0-7242 0-7243 0-7244 0-7245 0-7246 0-7247 0-7248 0-7249 0-7250 0-7251 0-7252 0-7253 0-7254 0-7255 0-7256 0-7257 0-7258 0-7259 0-7260 0-7261 0-7262 0-7263 0-7264 0-7265 0-7266 0-7267 0-7268 0-7269 0-7270 0-7271 0-7272 0-7273 0-7274 0-7275 0-7276 0-7277 0-7278 0-7279 0-7280 0-7281 0-7282 0-7283 0-7284 0-7285 0-7286 0-7287 0-7288 0-7289 0-7290 0-7291 0-7292 0-7293 0-7294 0-7295 0-7296 0-7297 0-7298 0-7299 0-7300 0-7301 0-7302 0-7303 0-7304 0-7305 0-7306 0-7307 0-7308 0-7309 0-7310 0-7311 0-7312 0-7313 0-7314 0-7315 0-7316 0-7317 0-7318 0-7319 0-7320 0-7321 0-7322 0-7323 0-7324 0-7325 0-7326 0-7327 0-7328 0-7329 0-7330 0-7331 0-7332 0-7333 0-7334 0-7335 0-7336 0-7337 0-7338 0-7339 0-7340 0-7341 0-7342 0-7343 0-7344 0-7345 0-7346 0-7347 0-7348 0-7349 0-7350 0-7351 0-7352 0-7353 0-7354 0-7355 0-7356 0-7357 0-7358 0-7359 0-7360 0-7361 0-7362 0-7363 0-7364 0-7365 0-7366 0-7367 0-7368 0-7369 0-7370 0-7371 0-7372 0-7373 0-7374 0-7375 0-7376 0-7377 0-7378 0-7379 0-7380 0-7381 0-7382 0-7383 0-7384 0-7385 0-7386 0-7387 0-7388 0-7389 0-7390 0-7391 0-7392 0-7393 0-7394 0-7395 0-7396 0-7397 0-7398 0-7399 0-7400 0-7401 0-7402 0-7403 0-7404 0-7405 0-7406 0-7407 0-7408 0-7409 0-7410 0-7411 0-7412 0-7413 0-7414 0-7415 0-7416 0-7417 0-7418 0-7419 0-7420 0-7421 0-7422 0-7423 0-7424 0-7425 0-7426 0-7427 0-7428 0-7429 0-7430 0-7431 0-7432 0-7433 0-7434 0-7435 0-7436 0-7437 0-7438 0-7439 0-7440 0-7441 0-7442 0-7443 0-7444 0-7445 0-7446 0-7447 0-7448 0-7449 0-7450 0-7451 0-7452 0-7453 0-7454 0-7455 0-7456 0-7457 0-7458 0-7459 0-7460 0-7461 0-7462 0-7463 0-7464 0-7465 0-7466 0-7467 0-7468 0-7469 0-7470 0-7471 0-7472 0-7473 0-7474 0-7475 0-7476 0-7477 0-7478 0-7479 0-7480 0-7481 0-7482 0-7483 0-7484 0-7485 0-7486 0-7487 0-7488 0-7489 0-7490 0-7491 0-7492 0-7493 0-7494 0-7495 0-7496 0-7497 0-7498 0-7499 0-7500 0-7501 0-7502 0-7503 0-7504 0-7505 0-7506 0-7507 0-7508 0-7509 0-7510 0-7511 0-7512 0-7513 0-7514 0-7515 0-7516 0-7517 0-7518 0-7519 0-7520 0-7521 0-7522 0-7523 0-7524 0-7525 0-7526 0-7527 0-7528 0-7529 0-7530 0-7531 0-7532 0-7533 0-7534 0-7535 0-7536 0-7537 0-7538 0-7539 0-7540 0-7541 0-7542 0-7543 0-7544 0-7545 0-7546 0-7547 0-7548 0-7549 0-7550 0-7551 0-7552 0-7553 0-7554 0-7555 0-7556 0-7557 0-7558 0-7559 0-7560 0-7561 0-7562 0-7563 0-7564 0-7565 0-7566 0-7567 0-7568 0-7569 0-7570 0-7571 0-7572 0-7573 0-7574 0-7575 0-7576 0-7577 0-7578 0-7579 0-7580 0-7581 0-7582 0-7583 0-7584 0-7585 0-7586 0-7587 0-7588 0-7589 0-7590 0-7591 0-7592 0-7593 0-7594 0-7595 0-7596 0-7597 0-7598 0-7599 0-7600 0-7601 0-7602 0-7603 0-7604 0-7605 0-7606 0-7607 0-7608 0-7609 0-7610 0-7611 0-7612 0-7613 0-7614 0-7615 0-7616 0-7617 0-7618 0-7619 0-7620 0-7621 0-7622 0-7623 0-7624 0-7625 0-7626 0-7627 0-7628 0-7629 0-7630 0-7631 0-7632 0-7633 0-7634 0-7635 0-7636 0-7637 0-7638 0-7639 0-7640 0-7641 0-7642 0-7643 0-7644 0-7645 0-7646 0-7647 0-7648 0-7649 0-7650 0-7651 0-7652 0-7653 0-7654 0-7655 0-7656 0-7657 0-7658 0-7659 0-7660 0-7661 0-7662 0-7663 0-7664 0-7665 0-7666 0-7667 0-7668 0-7669 0-7670 0-7671 0-7672 0-7673 0-7674 0-7675 0-7676 0-7677 0-7678 0-7679 0-7680 0-7681 0-7682 0-7683 0-7684 0-7685 0-7686 0-7687 0-7688 0-7689 0-7690 0-7691 0-7692 0-7693 0-7694 0-7695 0-7696 0-7697 0-7698 0-7699 0-7700 0-7701 0-7702 0-7703 0-7704 0-7705 0-7706 0-7707 0-7708 0-7709 0-7710 0-7711 0-7712 0-7713 0-7714 0-7715 0-7716 0-7717 0-7718 0-7719 0-7720 0-7721 0-7722 0-7723 0-7724 0-7725 0-7726 0-7727 0-7728 0-7729 0-7730 0-7731 0-7732 0-7733 0-7734 0-7735 0-7736 0-7737 0-7738 0-7739 0-7740 0-7741 0-7742 0-7743 0-7744 0-7745 0-7746 0-7747 0-7748 0-7749 0-7750 0-7751 0-7752 0-7753 0-7754 0-7755 0-7756 0-7757 0-7758 0-7759 0-7760 0-7761 0-7762 0-7763 0-7764 0-7765 0-7766 0-7767 0-7768 0-7769 0-7770 0-7771 0-7772 0-7773 0-7774 0-7775 0-7776 0-7777 0-7778 0-7779 0-7780 0-7781 0-7782 0-7783 0-7784 0-7785 0-7786 0-7787 0-7788 0-7789 0-7790 0-7791 0-7792 0-7793 0-7794 0-7795 0-7796 0-7797 0-7798 0-7799 0-7800 0-7801 0-7802 0-7803 0-7804 0-7805 0-7806 0-7807 0-7808 0-7809 0-7810 0-7811 0-7812 0-7813 0-7814 0-7815 0-7816 0-7817 0-7818 0-7819 0-7820 0-7821 0-7822 0-7823 0-7824 0-7825 0-7826 0-7827 0-7828 0-7829 0-7830 0-7831 0-7832 0-7833 0-7834 0-7835 0-7836 0-7837 0-7838 0-7839 0-7840 0-7841 0-7842 0-7843 0-7844 0-7845 0-7846 0-7847 0-7848 0-7849 0-7850 0-7851 0-7852 0-7853 0-7854 0-7855 0-7856 0-7857 0-7858 0-7859 0-7860 0-7861 0-7862 0-7863 0-7864 0-7865 0-7866 0-7867 0-7868 0-7869 0-7870 0-7871 0-7872 0-7873 0-7874 0-7875 0-7876 0-7877 0-7878 0-7879 0-7880 0-7881 0-7882 0-7883 0-7884 0-7885 0-7886 0-7887 0-7888 0-7889 0-7890 0-7891 0-7892 0-7893 0-7894 0-7895 0-7896 0-7897 0-7898 0-7899 0-7900 0-7901 0-7902 0-7903 0-7904 0-7905 0-7906 0-7907 0-7908 0-7909 0-7910 0-7911 0-7912 0-7913 0-7914 0-7915 0-7916 0-7917 0-7918 0-7919 0-7920 0-7921 0-7922 0-7923 0-7924 0-7925 0-7926 0-7927 0-7928 0-7929 0-7930 0-7931 0-7932 0-7933 0-7934 0-7935 0-7936 0-7937 0-7938 0-7939 0-7940 0-7941 0-7942 0-7943 0-7944 0-7945 0-7946 0-7947 0-7948 0-7949 0-7950 0-7951 0-7952 0-7953 0-7954 0-7955 0-7956 0-7957 0-7958 0-7959 0-7960 0-7961 0-7962 0-7963 0-7964 0-7965 0-7966 0-7967 0-7968 0-7969 0-7970 0-7971 0-7972 0-7973 0-7974 0-7975 0-7976 0-7977 0-7978 0-7979 0-7980 0-7981 0-7982 0-7983 0-7984 0-7985 0-7986 0-7987 0-7988 0-7989 0-7990 0-7991 0-7992 0-7993 0-7994 0-7995 0-7996 0-7997 0-7998 0-7999 0-8000 0-8001 0-8002 0-8003 0-8004 0-8005 0-8006 0-8007 0-8008 0-8009 0-8010 0-8011 0-8012 0-8013 0-8014 0-8015 0-8016 0-8017 0-8018 0-8019 0-8020 0-8021 0-8022 0-8023 0-8024 0-8025 0-8026 0-8027 0-8028 0-8029 0-8030 0-8031 0-8032 0-8033 0-8034 0-8035 0-8036 0-8037 0-8038 0-8039 0-8040 0-8041} ITERATIONS 129 RESET_LATENCY {0 ?} CSTEPS 225 UNROLL 8 PERIOD {20.00 ns} FULL_PERIOD {20.00 ns} THROUGHPUT_PERIOD {290250 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 29025 TOTAL_CYCLES_IN 290250 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 290250 NAME COMP_LOOP TYPE LOOP DELAY {5805020.00 ns} PAR 0-5963 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-2094 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{259 0 0 0-5972 {}} {258 0 0 0-5971 {}} {774 0 0 0-8047 {}}} SUCCS {{772 0 0 0-5971 {}} {772 0 0 0-5972 {}} {131 0 0 0-8042 {}} {130 0 0 0-8043 {}} {130 0 0 0-8044 {}} {130 0 0 0-8045 {}} {130 0 0 0-8046 {}} {256 0 0 0-8047 {}}} CYCLES {}}
set a(0-8042) {AREA_SCORE {} NAME VEC_LOOP:j:asn#12 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5963 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-2095 LOC {0 1.0 0 1.0 0 1.0 0 1.0 1 0.9648838249999999} PREDS {{131 0 0 0-5964 {}} {774 0 0 0-8047 {}}} SUCCS {{259 0 0 0-8043 {}} {130 0 0 0-8046 {}} {256 0 0 0-8047 {}}} CYCLES {}}
set a(0-8043) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0)#2 TYPE READSLICE PAR 0-5963 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-2096 LOC {0 1.0 0 1.0 0 1.0 1 0.9648838249999999} PREDS {{259 0 0 0-8042 {}} {130 0 0 0-5964 {}}} SUCCS {{259 0 0 0-8044 {}} {130 0 0 0-8046 {}}} CYCLES {}}
set a(0-8044) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 5 NAME VEC_LOOP:acc#1 TYPE ACCU DELAY {0.56 ns} PAR 0-5963 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-2097 LOC {1 0.0 1 0.9648838249999999 1 0.9648838249999999 1 0.9999999483974358 1 0.9999999483974358} PREDS {{259 0 0 0-8043 {}} {130 0 0 0-5964 {}}} SUCCS {{259 0 0 0-8045 {}} {130 0 0 0-8046 {}} {258 0 0 0-8047 {}}} CYCLES {}}
set a(0-8045) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(10) TYPE READSLICE PAR 0-5963 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-2098 LOC {1 0.035116175 1 1.0 1 1.0 1 1.0} PREDS {{259 0 0 0-8044 {}} {130 0 0 0-5964 {}}} SUCCS {{259 0 0 0-8046 {}}} CYCLES {}}
set a(0-8046) {AREA_SCORE {} NAME VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-5963 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-2099 LOC {1 0.035116175 1 1.0 1 1.0 1 1.0} PREDS {{259 0 0 0-8045 {}} {130 0 0 0-8044 {}} {130 0 0 0-8043 {}} {130 0 0 0-8042 {}} {130 0 0 0-5964 {}}} SUCCS {{129 0 0 0-8047 {}}} CYCLES {}}
set a(0-8047) {AREA_SCORE {} NAME asn(VEC_LOOP:j(10:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5963 LOC {1 0.035116175 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-8047 {}} {129 0 0 0-8046 {}} {258 0 0 0-8044 {}} {256 0 0 0-8042 {}} {256 0 0 0-5964 {}}} SUCCS {{774 0 0 0-5964 {}} {774 0 0 0-8042 {}} {772 0 0 0-8047 {}}} CYCLES {}}
set a(0-5963) {CHI {0-5971 0-5972 0-5964 0-8042 0-8043 0-8044 0-8045 0-8046 0-8047} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 1 UNROLL 0 PERIOD {20.00 ns} FULL_PERIOD {20.00 ns} THROUGHPUT_PERIOD {290260 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 1 TOTAL_CYCLES_IN 10 TOTAL_CYCLES_UNDER 290250 TOTAL_CYCLES 290260 NAME VEC_LOOP TYPE LOOP DELAY {5805220.00 ns} PAR 0-5962 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-2100 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{259 0 0 0-5970 {}} {258 0 0 0-5969 {}} {130 0 0 0-5968 {}} {774 0 0 0-8056 {}}} SUCCS {{772 0 0 0-5970 {}} {131 0 0 0-8048 {}} {130 0 0 0-8049 {}} {130 0 0 0-8050 {}} {130 0 0 0-8051 {}} {130 0 0 0-8052 {}} {130 0 0 0-8053 {}} {130 0 0 0-8054 {}} {130 0 0 0-8055 {}} {256 0 0 0-8056 {}}} CYCLES {}}
set a(0-8048) {AREA_SCORE {} NAME STAGE_LOOP:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5962 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-2101 LOC {1 1.0 2 0.9507612249999999 2 0.9507612249999999 2 0.9507612249999999 2 0.9507612249999999} PREDS {{131 0 0 0-5963 {}} {774 0 0 0-8056 {}}} SUCCS {{259 0 0 0-8049 {}} {130 0 0 0-8055 {}} {256 0 0 0-8056 {}}} CYCLES {}}
set a(0-8049) {AREA_SCORE 4.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(4,0,1,1,4) QUANTITY 1 NAME STAGE_LOOP:acc#1 TYPE ACCU DELAY {0.25 ns} PAR 0-5962 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-2102 LOC {2 0.0 2 0.9507612249999999 2 0.9507612249999999 2 0.9663861625 2 0.9663861625} PREDS {{259 0 0 0-8048 {}} {130 0 0 0-5963 {}}} SUCCS {{259 0 0 0-8050 {}} {130 0 0 0-8055 {}} {258 0 0 0-8056 {}}} CYCLES {}}
set a(0-8050) {AREA_SCORE {} NAME STAGE_LOOP:i:not TYPE NOT PAR 0-5962 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-2103 LOC {2 0.015625 2 0.9663862249999999 2 0.9663862249999999 2 0.9663862249999999} PREDS {{259 0 0 0-8049 {}} {130 0 0 0-5963 {}}} SUCCS {{259 0 0 0-8051 {}} {130 0 0 0-8055 {}}} CYCLES {}}
set a(0-8051) {AREA_SCORE {} NAME STAGE_LOOP:i:conc TYPE CONCATENATE PAR 0-5962 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-2104 LOC {2 0.015625 2 0.9663862249999999 2 0.9663862249999999 2 0.9663862249999999} PREDS {{259 0 0 0-8050 {}} {130 0 0 0-5963 {}}} SUCCS {{259 0 0 0-8052 {}} {130 0 0 0-8055 {}}} CYCLES {}}
set a(0-8052) {AREA_SCORE 5.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(5,0,2,1,5) QUANTITY 1 NAME STAGE_LOOP:acc TYPE ACCU DELAY {0.54 ns} PAR 0-5962 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-2105 LOC {2 0.015625 2 0.9663862249999999 2 0.9663862249999999 2 0.9999999445512819 2 0.9999999445512819} PREDS {{259 0 0 0-8051 {}} {130 0 0 0-5963 {}}} SUCCS {{259 0 0 0-8053 {}} {130 0 0 0-8055 {}}} CYCLES {}}
set a(0-8053) {AREA_SCORE {} NAME STAGE_LOOP:slc(STAGE_LOOP:acc)(4) TYPE READSLICE PAR 0-5962 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-2106 LOC {2 0.049238775 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-8052 {}} {130 0 0 0-5963 {}}} SUCCS {{259 0 0 0-8054 {}} {130 0 0 0-8055 {}}} CYCLES {}}
set a(0-8054) {AREA_SCORE {} NAME STAGE_LOOP:not TYPE NOT PAR 0-5962 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-2107 LOC {2 0.049238775 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-8053 {}} {130 0 0 0-5963 {}}} SUCCS {{259 0 0 0-8055 {}}} CYCLES {}}
set a(0-8055) {AREA_SCORE {} NAME STAGE_LOOP:break(STAGE_LOOP) TYPE TERMINATE PAR 0-5962 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-2108 LOC {2 0.049238775 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-8054 {}} {130 0 0 0-8053 {}} {130 0 0 0-8052 {}} {130 0 0 0-8051 {}} {130 0 0 0-8050 {}} {130 0 0 0-8049 {}} {130 0 0 0-8048 {}} {130 0 0 0-5963 {}}} SUCCS {{129 0 0 0-8056 {}}} CYCLES {}}
set a(0-8056) {AREA_SCORE {} NAME asn(STAGE_LOOP:i(3:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5962 LOC {2 0.015625 2 0.9663862249999999 2 0.9663862249999999 2 0.9663862249999999 2 1.0} PREDS {{772 0 0 0-8056 {}} {129 0 0 0-8055 {}} {258 0 0 0-8049 {}} {256 0 0 0-8048 {}} {256 0 0 0-5963 {}} {256 0 0 0-5968 {}}} SUCCS {{774 0 0 0-5968 {}} {774 0 0 0-5963 {}} {774 0 0 0-8048 {}} {772 0 0 0-8056 {}}} CYCLES {}}
set a(0-5962) {CHI {0-5968 0-5969 0-5970 0-5963 0-8048 0-8049 0-8050 0-8051 0-8052 0-8053 0-8054 0-8055 0-8056} ITERATIONS 10 RESET_LATENCY {0 ?} CSTEPS 2 UNROLL 0 PERIOD {20.00 ns} FULL_PERIOD {20.00 ns} THROUGHPUT_PERIOD {290280 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 20 TOTAL_CYCLES_IN 20 TOTAL_CYCLES_UNDER 290260 TOTAL_CYCLES 290280 NAME STAGE_LOOP TYPE LOOP DELAY {5805620.00 ns} PAR 0-5961 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-2109 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{259 0 0 0-5967 {}} {130 0 0 0-5966 {}} {258 0 0 0-5965 {}}} SUCCS {{772 0 0 0-5967 {}} {131 0 0 0-8057 {}} {130 0 0 0-8058 {}} {130 0 0 0-8059 {}} {130 0 0 0-8060 {}} {130 0 0 0-8061 {}} {130 0 0 0-8062 {}} {130 0 0 0-8063 {}} {130 0 0 0-8064 {}} {130 0 0 0-8065 {}} {130 0 0 0-8066 {}} {130 0 0 0-8067 {}} {130 0 0 0-8068 {}} {130 0 0 0-8069 {}} {130 0 0 0-8070 {}} {130 0 0 0-8071 {}} {130 0 0 0-8072 {}} {130 0 0 0-8073 {}} {130 0 0 0-8074 {}} {130 0 0 0-8075 {}} {130 0 0 0-8076 {}} {130 0 0 0-8077 {}} {130 0 0 0-8078 {}} {130 0 0 0-8079 {}} {130 0 0 0-8080 {}} {130 0 0 0-8081 {}} {130 0 0 0-8082 {}} {130 0 0 0-8083 {}} {130 0 0 0-8084 {}} {130 0 0 0-8085 {}} {130 0 0 0-8086 {}} {130 0 0 0-8087 {}} {130 0 0 0-8088 {}} {130 0 0 0-8089 {}} {130 0 0 0-8090 {}} {130 0 0 0-8091 {}} {130 0 0 0-8092 {}} {130 0 0 0-8093 {}} {130 0 0 0-8094 {}} {130 0 0 0-8095 {}} {130 0 0 0-8096 {}} {130 0 0 0-8097 {}} {130 0 0 0-8098 {}} {130 0 0 0-8099 {}} {130 0 0 0-8100 {}} {130 0 0 0-8101 {}} {130 0 0 0-8102 {}} {130 0 0 0-8103 {}} {130 0 0 0-8104 {}} {130 0 0 0-8105 {}} {130 0 0 0-8106 {}} {130 0 0 0-8107 {}} {130 0 0 0-8108 {}} {130 0 0 0-8109 {}} {130 0 0 0-8110 {}}} CYCLES {}}
set a(0-8057) {AREA_SCORE {} NAME CHN TYPE {C-CORE PORT} PAR 0-5961 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-2110 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{131 0 0 0-5962 {}} {128 0 0 0-8058 {}}} SUCCS {{259 0 0 0-8058 {}}} CYCLES {}}
set a(0-8058) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 18 NAME twiddle:io_sync(twiddle:rsc.triosy(0)(0)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-5961 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-2111 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-8058 {}} {259 0 0 0-8057 {}} {130 0 0 0-5962 {}}} SUCCS {{128 0 0 0-8057 {}} {772 0 0 0-8058 {}} {259 0 0 0-8059 {}}} CYCLES {}}
set a(0-8059) {AREA_SCORE {} NAME DataInp TYPE {C-CORE PORT} PAR 0-5961 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-2112 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-8058 {}} {130 0 0 0-5962 {}}} SUCCS {} CYCLES {}}
set a(0-8060) {AREA_SCORE {} NAME CHN#1 TYPE {C-CORE PORT} PAR 0-5961 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-2113 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-5962 {}} {128 0 0 0-8061 {}}} SUCCS {{259 0 0 0-8061 {}}} CYCLES {}}
set a(0-8061) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 18 NAME twiddle:io_sync(twiddle:rsc.triosy(0)(1)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-5961 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-2114 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-8061 {}} {259 0 0 0-8060 {}} {130 0 0 0-5962 {}}} SUCCS {{128 0 0 0-8060 {}} {772 0 0 0-8061 {}} {259 0 0 0-8062 {}}} CYCLES {}}
set a(0-8062) {AREA_SCORE {} NAME DataInp#1 TYPE {C-CORE PORT} PAR 0-5961 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-2115 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-8061 {}} {130 0 0 0-5962 {}}} SUCCS {} CYCLES {}}
set a(0-8063) {AREA_SCORE {} NAME CHN#2 TYPE {C-CORE PORT} PAR 0-5961 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-2116 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-5962 {}} {128 0 0 0-8064 {}}} SUCCS {{259 0 0 0-8064 {}}} CYCLES {}}
set a(0-8064) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 18 NAME twiddle:io_sync(twiddle:rsc.triosy(0)(2)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-5961 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-2117 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-8064 {}} {259 0 0 0-8063 {}} {130 0 0 0-5962 {}}} SUCCS {{128 0 0 0-8063 {}} {772 0 0 0-8064 {}} {259 0 0 0-8065 {}}} CYCLES {}}
set a(0-8065) {AREA_SCORE {} NAME DataInp#2 TYPE {C-CORE PORT} PAR 0-5961 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-2118 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-8064 {}} {130 0 0 0-5962 {}}} SUCCS {} CYCLES {}}
set a(0-8066) {AREA_SCORE {} NAME CHN#3 TYPE {C-CORE PORT} PAR 0-5961 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-2119 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-5962 {}} {128 0 0 0-8067 {}}} SUCCS {{259 0 0 0-8067 {}}} CYCLES {}}
set a(0-8067) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 18 NAME twiddle:io_sync(twiddle:rsc.triosy(0)(3)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-5961 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-2120 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-8067 {}} {259 0 0 0-8066 {}} {130 0 0 0-5962 {}}} SUCCS {{128 0 0 0-8066 {}} {772 0 0 0-8067 {}} {259 0 0 0-8068 {}}} CYCLES {}}
set a(0-8068) {AREA_SCORE {} NAME DataInp#3 TYPE {C-CORE PORT} PAR 0-5961 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-2121 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-8067 {}} {130 0 0 0-5962 {}}} SUCCS {} CYCLES {}}
set a(0-8069) {AREA_SCORE {} NAME CHN#4 TYPE {C-CORE PORT} PAR 0-5961 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-2122 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-5962 {}} {128 0 0 0-8070 {}}} SUCCS {{259 0 0 0-8070 {}}} CYCLES {}}
set a(0-8070) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 18 NAME twiddle:io_sync(twiddle:rsc.triosy(0)(4)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-5961 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-2123 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-8070 {}} {259 0 0 0-8069 {}} {130 0 0 0-5962 {}}} SUCCS {{128 0 0 0-8069 {}} {772 0 0 0-8070 {}} {259 0 0 0-8071 {}}} CYCLES {}}
set a(0-8071) {AREA_SCORE {} NAME DataInp#4 TYPE {C-CORE PORT} PAR 0-5961 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-2124 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-8070 {}} {130 0 0 0-5962 {}}} SUCCS {} CYCLES {}}
set a(0-8072) {AREA_SCORE {} NAME CHN#5 TYPE {C-CORE PORT} PAR 0-5961 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-2125 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-5962 {}} {128 0 0 0-8073 {}}} SUCCS {{259 0 0 0-8073 {}}} CYCLES {}}
set a(0-8073) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 18 NAME twiddle:io_sync(twiddle:rsc.triosy(0)(5)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-5961 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-2126 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-8073 {}} {259 0 0 0-8072 {}} {130 0 0 0-5962 {}}} SUCCS {{128 0 0 0-8072 {}} {772 0 0 0-8073 {}} {259 0 0 0-8074 {}}} CYCLES {}}
set a(0-8074) {AREA_SCORE {} NAME DataInp#5 TYPE {C-CORE PORT} PAR 0-5961 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-2127 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-8073 {}} {130 0 0 0-5962 {}}} SUCCS {} CYCLES {}}
set a(0-8075) {AREA_SCORE {} NAME CHN#6 TYPE {C-CORE PORT} PAR 0-5961 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-2128 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-5962 {}} {128 0 0 0-8076 {}}} SUCCS {{259 0 0 0-8076 {}}} CYCLES {}}
set a(0-8076) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 18 NAME twiddle:io_sync(twiddle:rsc.triosy(0)(6)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-5961 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-2129 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-8076 {}} {259 0 0 0-8075 {}} {130 0 0 0-5962 {}}} SUCCS {{128 0 0 0-8075 {}} {772 0 0 0-8076 {}} {259 0 0 0-8077 {}}} CYCLES {}}
set a(0-8077) {AREA_SCORE {} NAME DataInp#6 TYPE {C-CORE PORT} PAR 0-5961 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-2130 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-8076 {}} {130 0 0 0-5962 {}}} SUCCS {} CYCLES {}}
set a(0-8078) {AREA_SCORE {} NAME CHN#7 TYPE {C-CORE PORT} PAR 0-5961 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-2131 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-5962 {}} {128 0 0 0-8079 {}}} SUCCS {{259 0 0 0-8079 {}}} CYCLES {}}
set a(0-8079) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 18 NAME twiddle:io_sync(twiddle:rsc.triosy(0)(7)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-5961 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-2132 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-8079 {}} {259 0 0 0-8078 {}} {130 0 0 0-5962 {}}} SUCCS {{128 0 0 0-8078 {}} {772 0 0 0-8079 {}} {259 0 0 0-8080 {}}} CYCLES {}}
set a(0-8080) {AREA_SCORE {} NAME DataInp#7 TYPE {C-CORE PORT} PAR 0-5961 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-2133 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-8079 {}} {130 0 0 0-5962 {}}} SUCCS {} CYCLES {}}
set a(0-8081) {AREA_SCORE {} NAME CHN#8 TYPE {C-CORE PORT} PAR 0-5961 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-2134 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-5962 {}} {128 0 0 0-8082 {}}} SUCCS {{259 0 0 0-8082 {}}} CYCLES {}}
set a(0-8082) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 18 NAME r:io_sync(r:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-5961 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-2135 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-8082 {}} {259 0 0 0-8081 {}} {130 0 0 0-5962 {}} {256 0 0 0-5966 {}}} SUCCS {{774 0 0 0-5966 {}} {128 0 0 0-8081 {}} {772 0 0 0-8082 {}} {259 0 0 0-8083 {}}} CYCLES {}}
set a(0-8083) {AREA_SCORE {} NAME DataInp#8 TYPE {C-CORE PORT} PAR 0-5961 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-2136 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-8082 {}} {130 0 0 0-5962 {}}} SUCCS {} CYCLES {}}
set a(0-8084) {AREA_SCORE {} NAME CHN#9 TYPE {C-CORE PORT} PAR 0-5961 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-2137 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-5962 {}} {128 0 0 0-8085 {}}} SUCCS {{259 0 0 0-8085 {}}} CYCLES {}}
set a(0-8085) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 18 NAME p:io_sync(p:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-5961 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-2138 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-8085 {}} {259 0 0 0-8084 {}} {130 0 0 0-5962 {}} {256 0 0 0-5965 {}}} SUCCS {{774 0 0 0-5965 {}} {128 0 0 0-8084 {}} {772 0 0 0-8085 {}} {259 0 0 0-8086 {}}} CYCLES {}}
set a(0-8086) {AREA_SCORE {} NAME DataInp#9 TYPE {C-CORE PORT} PAR 0-5961 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-2139 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-8085 {}} {130 0 0 0-5962 {}}} SUCCS {} CYCLES {}}
set a(0-8087) {AREA_SCORE {} NAME CHN#10 TYPE {C-CORE PORT} PAR 0-5961 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-2140 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-5962 {}} {128 0 0 0-8088 {}}} SUCCS {{259 0 0 0-8088 {}}} CYCLES {}}
set a(0-8088) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 18 NAME vec:io_sync(vec:rsc.triosy(0)(0)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-5961 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-2141 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-8088 {}} {259 0 0 0-8087 {}} {130 0 0 0-5962 {}}} SUCCS {{128 0 0 0-8087 {}} {772 0 0 0-8088 {}} {259 0 0 0-8089 {}}} CYCLES {}}
set a(0-8089) {AREA_SCORE {} NAME DataInp#10 TYPE {C-CORE PORT} PAR 0-5961 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-2142 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-8088 {}} {130 0 0 0-5962 {}}} SUCCS {} CYCLES {}}
set a(0-8090) {AREA_SCORE {} NAME CHN#11 TYPE {C-CORE PORT} PAR 0-5961 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-2143 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-5962 {}} {128 0 0 0-8091 {}}} SUCCS {{259 0 0 0-8091 {}}} CYCLES {}}
set a(0-8091) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 18 NAME vec:io_sync(vec:rsc.triosy(0)(1)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-5961 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-2144 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-8091 {}} {259 0 0 0-8090 {}} {130 0 0 0-5962 {}}} SUCCS {{128 0 0 0-8090 {}} {772 0 0 0-8091 {}} {259 0 0 0-8092 {}}} CYCLES {}}
set a(0-8092) {AREA_SCORE {} NAME DataInp#11 TYPE {C-CORE PORT} PAR 0-5961 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-2145 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-8091 {}} {130 0 0 0-5962 {}}} SUCCS {} CYCLES {}}
set a(0-8093) {AREA_SCORE {} NAME CHN#12 TYPE {C-CORE PORT} PAR 0-5961 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-2146 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-5962 {}} {128 0 0 0-8094 {}}} SUCCS {{259 0 0 0-8094 {}}} CYCLES {}}
set a(0-8094) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 18 NAME vec:io_sync(vec:rsc.triosy(0)(2)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-5961 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-2147 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-8094 {}} {259 0 0 0-8093 {}} {130 0 0 0-5962 {}}} SUCCS {{128 0 0 0-8093 {}} {772 0 0 0-8094 {}} {259 0 0 0-8095 {}}} CYCLES {}}
set a(0-8095) {AREA_SCORE {} NAME DataInp#12 TYPE {C-CORE PORT} PAR 0-5961 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-2148 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-8094 {}} {130 0 0 0-5962 {}}} SUCCS {} CYCLES {}}
set a(0-8096) {AREA_SCORE {} NAME CHN#13 TYPE {C-CORE PORT} PAR 0-5961 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-2149 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-5962 {}} {128 0 0 0-8097 {}}} SUCCS {{259 0 0 0-8097 {}}} CYCLES {}}
set a(0-8097) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 18 NAME vec:io_sync(vec:rsc.triosy(0)(3)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-5961 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-2150 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-8097 {}} {259 0 0 0-8096 {}} {130 0 0 0-5962 {}}} SUCCS {{128 0 0 0-8096 {}} {772 0 0 0-8097 {}} {259 0 0 0-8098 {}}} CYCLES {}}
set a(0-8098) {AREA_SCORE {} NAME DataInp#13 TYPE {C-CORE PORT} PAR 0-5961 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-2151 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-8097 {}} {130 0 0 0-5962 {}}} SUCCS {} CYCLES {}}
set a(0-8099) {AREA_SCORE {} NAME CHN#14 TYPE {C-CORE PORT} PAR 0-5961 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-2152 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-5962 {}} {128 0 0 0-8100 {}}} SUCCS {{259 0 0 0-8100 {}}} CYCLES {}}
set a(0-8100) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 18 NAME vec:io_sync(vec:rsc.triosy(0)(4)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-5961 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-2153 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-8100 {}} {259 0 0 0-8099 {}} {130 0 0 0-5962 {}}} SUCCS {{128 0 0 0-8099 {}} {772 0 0 0-8100 {}} {259 0 0 0-8101 {}}} CYCLES {}}
set a(0-8101) {AREA_SCORE {} NAME DataInp#14 TYPE {C-CORE PORT} PAR 0-5961 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-2154 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-8100 {}} {130 0 0 0-5962 {}}} SUCCS {} CYCLES {}}
set a(0-8102) {AREA_SCORE {} NAME CHN#15 TYPE {C-CORE PORT} PAR 0-5961 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-2155 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-5962 {}} {128 0 0 0-8103 {}}} SUCCS {{259 0 0 0-8103 {}}} CYCLES {}}
set a(0-8103) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 18 NAME vec:io_sync(vec:rsc.triosy(0)(5)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-5961 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-2156 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-8103 {}} {259 0 0 0-8102 {}} {130 0 0 0-5962 {}}} SUCCS {{128 0 0 0-8102 {}} {772 0 0 0-8103 {}} {259 0 0 0-8104 {}}} CYCLES {}}
set a(0-8104) {AREA_SCORE {} NAME DataInp#15 TYPE {C-CORE PORT} PAR 0-5961 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-2157 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-8103 {}} {130 0 0 0-5962 {}}} SUCCS {} CYCLES {}}
set a(0-8105) {AREA_SCORE {} NAME CHN#16 TYPE {C-CORE PORT} PAR 0-5961 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-2158 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-5962 {}} {128 0 0 0-8106 {}}} SUCCS {{259 0 0 0-8106 {}}} CYCLES {}}
set a(0-8106) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 18 NAME vec:io_sync(vec:rsc.triosy(0)(6)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-5961 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-2159 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-8106 {}} {259 0 0 0-8105 {}} {130 0 0 0-5962 {}}} SUCCS {{128 0 0 0-8105 {}} {772 0 0 0-8106 {}} {259 0 0 0-8107 {}}} CYCLES {}}
set a(0-8107) {AREA_SCORE {} NAME DataInp#16 TYPE {C-CORE PORT} PAR 0-5961 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-2160 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-8106 {}} {130 0 0 0-5962 {}}} SUCCS {} CYCLES {}}
set a(0-8108) {AREA_SCORE {} NAME CHN#17 TYPE {C-CORE PORT} PAR 0-5961 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-2161 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-5962 {}} {128 0 0 0-8109 {}}} SUCCS {{259 0 0 0-8109 {}}} CYCLES {}}
set a(0-8109) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 18 NAME vec:io_sync(vec:rsc.triosy(0)(7)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-5961 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-2162 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-8109 {}} {259 0 0 0-8108 {}} {130 0 0 0-5962 {}}} SUCCS {{128 0 0 0-8108 {}} {772 0 0 0-8109 {}} {259 0 0 0-8110 {}}} CYCLES {}}
set a(0-8110) {AREA_SCORE {} NAME DataInp#17 TYPE {C-CORE PORT} PAR 0-5961 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-2163 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-8109 {}} {130 0 0 0-5962 {}}} SUCCS {} CYCLES {}}
set a(0-5961) {CHI {0-5965 0-5966 0-5967 0-5962 0-8057 0-8058 0-8059 0-8060 0-8061 0-8062 0-8063 0-8064 0-8065 0-8066 0-8067 0-8068 0-8069 0-8070 0-8071 0-8072 0-8073 0-8074 0-8075 0-8076 0-8077 0-8078 0-8079 0-8080 0-8081 0-8082 0-8083 0-8084 0-8085 0-8086 0-8087 0-8088 0-8089 0-8090 0-8091 0-8092 0-8093 0-8094 0-8095 0-8096 0-8097 0-8098 0-8099 0-8100 0-8101 0-8102 0-8103 0-8104 0-8105 0-8106 0-8107 0-8108 0-8109 0-8110} ITERATIONS Infinite LATENCY {290277 ?} RESET_LATENCY {0 ?} CSTEPS 2 UNROLL 0 PERIOD {20.00 ns} FULL_PERIOD {20.00 ns} THROUGHPUT_PERIOD {290282 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 2 TOTAL_CYCLES_IN 2 TOTAL_CYCLES_UNDER 290280 TOTAL_CYCLES 290282 NAME main TYPE LOOP DELAY {5805660.00 ns} PAR 0-5960 XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-2164 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {} SUCCS {} CYCLES {}}
set a(0-5960) {CHI 0-5961 ITERATIONS Infinite LATENCY {290277 ?} RESET_LATENCY {0 ?} CSTEPS 0 UNROLL 0 PERIOD {20.00 ns} FULL_PERIOD {20.00 ns} THROUGHPUT_PERIOD {290282 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 0 TOTAL_CYCLES_IN 0 TOTAL_CYCLES_UNDER 290282 TOTAL_CYCLES 290282 NAME core:rlp TYPE LOOP DELAY {5805660.00 ns} PAR {} XREFS 25cb71fa-406d-4e9e-bd1e-b8e1ba5a383a-2165 LOC {0 0.0 0 0.0 0 0.0 1 0.0} PREDS {} SUCCS {} CYCLES {}}
set a(0-5960-TOTALCYCLES) {290282}
set a(0-5960-QMOD) {ccs_in(5,64) 0-5965 ccs_in(6,64) 0-5966 mgc_shift_l(1,0,4,11) {0-5969 0-7237} mgc_add(7,0,7,0,7) 0-6149 BLOCK_1R1W_RBW_rwport(9,7,64,128,128,64,1) {0-6153 0-6234 0-6310 0-6333 0-6360 0-6424 0-6554 0-6577 0-6614 0-6686 0-6784 0-6810 0-6844 0-6908 0-7037 0-7060 0-7097 0-7177 0-7258 0-7284 0-7318 0-7382 0-7511 0-7534 0-7571 0-7643 0-7740 0-7766 0-7799 0-7863 0-7992 0-8015} BLOCK_1R1W_RBW_rwport(10,7,64,128,128,64,1) {0-6154 0-6236 0-6312 0-6334 0-6362 0-6426 0-6556 0-6579 0-6616 0-6688 0-6786 0-6812 0-6846 0-6910 0-7039 0-7062 0-7099 0-7179 0-7260 0-7286 0-7320 0-7384 0-7513 0-7536 0-7573 0-7645 0-7742 0-7768 0-7801 0-7865 0-7994 0-8017} BLOCK_1R1W_RBW_rwport(11,7,64,128,128,64,1) {0-6155 0-6238 0-6314 0-6335 0-6364 0-6428 0-6558 0-6581 0-6618 0-6690 0-6788 0-6814 0-6848 0-6912 0-7041 0-7064 0-7101 0-7181 0-7262 0-7288 0-7322 0-7386 0-7515 0-7538 0-7575 0-7647 0-7744 0-7770 0-7803 0-7867 0-7996 0-8019} BLOCK_1R1W_RBW_rwport(12,7,64,128,128,64,1) {0-6156 0-6240 0-6316 0-6336 0-6366 0-6430 0-6560 0-6583 0-6620 0-6692 0-6790 0-6816 0-6850 0-6914 0-7043 0-7066 0-7103 0-7183 0-7264 0-7290 0-7324 0-7388 0-7517 0-7540 0-7577 0-7649 0-7746 0-7772 0-7805 0-7869 0-7998 0-8021} BLOCK_1R1W_RBW_rwport(13,7,64,128,128,64,1) {0-6157 0-6242 0-6318 0-6337 0-6368 0-6432 0-6562 0-6585 0-6622 0-6694 0-6792 0-6818 0-6852 0-6916 0-7045 0-7068 0-7105 0-7185 0-7266 0-7292 0-7326 0-7390 0-7519 0-7542 0-7579 0-7651 0-7748 0-7774 0-7807 0-7871 0-8000 0-8023} BLOCK_1R1W_RBW_rwport(14,7,64,128,128,64,1) {0-6158 0-6244 0-6320 0-6338 0-6370 0-6434 0-6564 0-6587 0-6624 0-6696 0-6794 0-6820 0-6854 0-6918 0-7047 0-7070 0-7107 0-7187 0-7268 0-7294 0-7328 0-7392 0-7521 0-7544 0-7581 0-7653 0-7750 0-7776 0-7809 0-7873 0-8002 0-8025} BLOCK_1R1W_RBW_rwport(15,7,64,128,128,64,1) {0-6159 0-6246 0-6322 0-6339 0-6372 0-6436 0-6566 0-6589 0-6626 0-6698 0-6796 0-6822 0-6856 0-6920 0-7049 0-7072 0-7109 0-7189 0-7270 0-7296 0-7330 0-7394 0-7523 0-7546 0-7583 0-7655 0-7752 0-7778 0-7811 0-7875 0-8004 0-8027} BLOCK_1R1W_RBW_rwport(16,7,64,128,128,64,1) {0-6160 0-6248 0-6324 0-6340 0-6374 0-6438 0-6568 0-6591 0-6628 0-6700 0-6798 0-6824 0-6858 0-6922 0-7051 0-7074 0-7111 0-7191 0-7272 0-7298 0-7332 0-7396 0-7525 0-7548 0-7585 0-7657 0-7754 0-7780 0-7813 0-7877 0-8006 0-8029} mgc_mux1hot(64,8) {0-6223 0-6287 0-6413 0-6477 0-6545 0-6675 0-6739 0-6897 0-6961 0-7028 0-7166 0-7230 0-7371 0-7435 0-7502 0-7632 0-7696 0-7852 0-7916 0-7983} mgc_add3(10,0,10,0,11,0,11) {0-6229 0-6419 0-6681 0-6903 0-7172 0-7377 0-7638 0-7858} mgc_add(64,0,64,0,64) {0-6289 0-6325 0-6479 0-6569 0-6741 0-6799 0-6963 0-7052 0-7232 0-7273 0-7437 0-7526 0-7698 0-7755 0-7918 0-8007} modulo_dev_5aba70be30c71e06949afd4ea79f22a65a69() {0-6292 0-6305 0-6328 0-6482 0-6549 0-6572 0-6744 0-6779 0-6802 0-6966 0-7032 0-7055 0-7235 0-7253 0-7276 0-7440 0-7506 0-7529 0-7701 0-7735 0-7758 0-7921 0-7987 0-8010} mgc_add(4,0,4,0,4) 0-6296 mgc_shift_l(1,0,4,10) {0-6297 0-6484 0-6746} mgc_mul(10,0,10,0,10) 0-6300 BLOCK_1R1W_RBW_rport(17,7,64,128,128,64,1) {0-6301 0-6492 0-6754 0-6975 0-7245 0-7449 0-7710 0-7930} mgc_mul(64,0,64,0,64) {0-6302 0-6488 0-6546 0-6750 0-6776 0-6971 0-7029 0-7241 0-7250 0-7445 0-7503 0-7706 0-7732 0-7926 0-7984} mgc_add(11,0,10,0,11) {0-6347 0-6598 0-7081 0-7305 0-7555 0-8044} mgc_add(10,0,10,0,10) {0-6356 0-6840 0-7314 0-7795} BLOCK_1R1W_RBW_rport(18,7,64,128,128,64,1) {0-6494 0-6977 0-7451 0-7932} BLOCK_1R1W_RBW_rport(19,7,64,128,128,64,1) {0-6496 0-6756 0-6979 0-7453 0-7712 0-7934} BLOCK_1R1W_RBW_rport(20,7,64,128,128,64,1) {0-6498 0-6981 0-7455 0-7936} BLOCK_1R1W_RBW_rport(21,7,64,128,128,64,1) {0-6500 0-6758 0-6983 0-7247 0-7457 0-7714 0-7938} BLOCK_1R1W_RBW_rport(22,7,64,128,128,64,1) {0-6502 0-6985 0-7459 0-7940} BLOCK_1R1W_RBW_rport(23,7,64,128,128,64,1) {0-6504 0-6760 0-6987 0-7461 0-7716 0-7942} BLOCK_1R1W_RBW_rport(24,7,64,128,128,64,1) {0-6506 0-6989 0-7463 0-7944} mgc_add(9,0,9,0,9) {0-6607 0-6831 0-7564} mgc_mux1hot(64,4) {0-6775 0-7731} mgc_add(8,0,8,0,8) {0-7090 0-7786} mgc_mux(64,1,2) 0-7249 mgc_add(7,0,2,1,8) 0-8032 mgc_add(11,0,11,0,11) 0-8038 mgc_add(4,0,1,1,4) 0-8049 mgc_add(5,0,2,1,5) 0-8052 mgc_io_sync(0) {0-8058 0-8061 0-8064 0-8067 0-8070 0-8073 0-8076 0-8079 0-8082 0-8085 0-8088 0-8091 0-8094 0-8097 0-8100 0-8103 0-8106 0-8109}}
set a(0-5960-PROC_NAME) {core}
set a(0-5960-HIER_NAME) {/inPlaceNTT_DIF/core}
set a(TOP_INDEX) {0}
set a(TOP) {0-5960}

