`timescale 1ns / 1ps

// External data memory used by MIPS single-cycle processor

module dmem (input  logic        clk, we,
             input  logic[31:0]  a, wd,
             output logic[31:0]  rd,
             output logic [31:0] outRAM[63:0]);

    logic  [31:0] RAM[63:0];
  
    assign rd = RAM[a[31:2]];    // word-aligned  read (for lw)

    always_ff @(posedge clk)
     if (we)
       RAM[a[31:2]] <= wd;      // word-aligned write (for sw)
    
    assign outRAM = RAM;    
endmodule