<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>STM32F100xE HAL User Manual: stm32f1xx_hal_eth.h Source File</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />



</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">STM32F100xE HAL User Manual
   
   </div>
   
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.6.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="dir_87d736d687b37c2c2535f3171b4da10d.html">Firmware</a>      </li>
      <li class="navelem"><a class="el" href="dir_77a4a036479ba611396f4796e3271770.html">Drivers</a>      </li>
      <li class="navelem"><a class="el" href="dir_e90ca8f7a3453277a713b77fb925b18f.html">STM32F1xx_HAL_Driver</a>      </li>
      <li class="navelem"><a class="el" href="dir_e98f162a138eafaa2fd403f595a52afa.html">Inc</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<div class="title">stm32f1xx_hal_eth.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="stm32f1xx__hal__eth_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/**</span>
<a name="l00002"></a>00002 <span class="comment">  ******************************************************************************</span>
<a name="l00003"></a>00003 <span class="comment">  * @file    stm32f1xx_hal_eth.h</span>
<a name="l00004"></a>00004 <span class="comment">  * @author  MCD Application Team</span>
<a name="l00005"></a>00005 <span class="comment">  * @brief   Header file of ETH HAL module.</span>
<a name="l00006"></a>00006 <span class="comment">  ******************************************************************************</span>
<a name="l00007"></a>00007 <span class="comment">  * @attention</span>
<a name="l00008"></a>00008 <span class="comment">  *</span>
<a name="l00009"></a>00009 <span class="comment">  * &lt;h2&gt;&lt;center&gt;&amp;copy; Copyright (c) 2016 STMicroelectronics.</span>
<a name="l00010"></a>00010 <span class="comment">  * All rights reserved.&lt;/center&gt;&lt;/h2&gt;</span>
<a name="l00011"></a>00011 <span class="comment">  *</span>
<a name="l00012"></a>00012 <span class="comment">  * This software component is licensed by ST under BSD 3-Clause license,</span>
<a name="l00013"></a>00013 <span class="comment">  * the &quot;License&quot;; You may not use this file except in compliance with the</span>
<a name="l00014"></a>00014 <span class="comment">  * License. You may obtain a copy of the License at:</span>
<a name="l00015"></a>00015 <span class="comment">  *                        opensource.org/licenses/BSD-3-Clause</span>
<a name="l00016"></a>00016 <span class="comment">  *</span>
<a name="l00017"></a>00017 <span class="comment">  ******************************************************************************</span>
<a name="l00018"></a>00018 <span class="comment">  */</span>
<a name="l00019"></a>00019 
<a name="l00020"></a>00020 <span class="comment">/* Define to prevent recursive inclusion -------------------------------------*/</span>
<a name="l00021"></a>00021 <span class="preprocessor">#ifndef __STM32F1xx_HAL_ETH_H</span>
<a name="l00022"></a>00022 <span class="preprocessor"></span><span class="preprocessor">#define __STM32F1xx_HAL_ETH_H</span>
<a name="l00023"></a>00023 <span class="preprocessor"></span>
<a name="l00024"></a>00024 <span class="preprocessor">#ifdef __cplusplus</span>
<a name="l00025"></a>00025 <span class="preprocessor"></span><span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {
<a name="l00026"></a>00026 <span class="preprocessor">#endif</span>
<a name="l00027"></a>00027 <span class="preprocessor"></span>
<a name="l00028"></a>00028 <span class="comment">/* Includes ------------------------------------------------------------------*/</span>
<a name="l00029"></a>00029 <span class="preprocessor">#include &quot;stm32f1xx_hal_def.h&quot;</span>
<a name="l00030"></a>00030 
<a name="l00031"></a>00031 <span class="preprocessor">#if defined (ETH)</span>
<a name="l00032"></a>00032 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00033"></a>00033 <span class="comment">/** @addtogroup STM32F1xx_HAL_Driver</span>
<a name="l00034"></a>00034 <span class="comment">  * @{</span>
<a name="l00035"></a>00035 <span class="comment">  */</span>
<a name="l00036"></a>00036 <span class="comment"></span>
<a name="l00037"></a>00037 <span class="comment">/** @addtogroup ETH</span>
<a name="l00038"></a>00038 <span class="comment">  * @{</span>
<a name="l00039"></a>00039 <span class="comment">  */</span>
<a name="l00040"></a>00040 <span class="comment"></span>
<a name="l00041"></a>00041 <span class="comment">/** @addtogroup ETH_Private_Macros</span>
<a name="l00042"></a>00042 <span class="comment">  * @{</span>
<a name="l00043"></a>00043 <span class="comment">  */</span>
<a name="l00044"></a>00044 <span class="preprocessor">#define IS_ETH_PHY_ADDRESS(ADDRESS) ((ADDRESS) &lt;= 0x20U)</span>
<a name="l00045"></a>00045 <span class="preprocessor"></span><span class="preprocessor">#define IS_ETH_AUTONEGOTIATION(CMD) (((CMD) == ETH_AUTONEGOTIATION_ENABLE) || \</span>
<a name="l00046"></a>00046 <span class="preprocessor">                                     ((CMD) == ETH_AUTONEGOTIATION_DISABLE))</span>
<a name="l00047"></a>00047 <span class="preprocessor"></span><span class="preprocessor">#define IS_ETH_SPEED(SPEED) (((SPEED) == ETH_SPEED_10M) || \</span>
<a name="l00048"></a>00048 <span class="preprocessor">                             ((SPEED) == ETH_SPEED_100M))</span>
<a name="l00049"></a>00049 <span class="preprocessor"></span><span class="preprocessor">#define IS_ETH_DUPLEX_MODE(MODE)  (((MODE) == ETH_MODE_FULLDUPLEX) || \</span>
<a name="l00050"></a>00050 <span class="preprocessor">                                  ((MODE) == ETH_MODE_HALFDUPLEX))</span>
<a name="l00051"></a>00051 <span class="preprocessor"></span><span class="preprocessor">#define IS_ETH_RX_MODE(MODE)    (((MODE) == ETH_RXPOLLING_MODE) || \</span>
<a name="l00052"></a>00052 <span class="preprocessor">                                 ((MODE) == ETH_RXINTERRUPT_MODE))</span>
<a name="l00053"></a>00053 <span class="preprocessor"></span><span class="preprocessor">#define IS_ETH_CHECKSUM_MODE(MODE)    (((MODE) == ETH_CHECKSUM_BY_HARDWARE) || \</span>
<a name="l00054"></a>00054 <span class="preprocessor">                                      ((MODE) == ETH_CHECKSUM_BY_SOFTWARE))</span>
<a name="l00055"></a>00055 <span class="preprocessor"></span><span class="preprocessor">#define IS_ETH_MEDIA_INTERFACE(MODE)         (((MODE) == ETH_MEDIA_INTERFACE_MII) || \</span>
<a name="l00056"></a>00056 <span class="preprocessor">                                              ((MODE) == ETH_MEDIA_INTERFACE_RMII))</span>
<a name="l00057"></a>00057 <span class="preprocessor"></span><span class="preprocessor">#define IS_ETH_WATCHDOG(CMD) (((CMD) == ETH_WATCHDOG_ENABLE) || \</span>
<a name="l00058"></a>00058 <span class="preprocessor">                              ((CMD) == ETH_WATCHDOG_DISABLE))</span>
<a name="l00059"></a>00059 <span class="preprocessor"></span><span class="preprocessor">#define IS_ETH_JABBER(CMD) (((CMD) == ETH_JABBER_ENABLE) || \</span>
<a name="l00060"></a>00060 <span class="preprocessor">                            ((CMD) == ETH_JABBER_DISABLE))</span>
<a name="l00061"></a>00061 <span class="preprocessor"></span><span class="preprocessor">#define IS_ETH_INTER_FRAME_GAP(GAP) (((GAP) == ETH_INTERFRAMEGAP_96BIT) || \</span>
<a name="l00062"></a>00062 <span class="preprocessor">                                     ((GAP) == ETH_INTERFRAMEGAP_88BIT) || \</span>
<a name="l00063"></a>00063 <span class="preprocessor">                                     ((GAP) == ETH_INTERFRAMEGAP_80BIT) || \</span>
<a name="l00064"></a>00064 <span class="preprocessor">                                     ((GAP) == ETH_INTERFRAMEGAP_72BIT) || \</span>
<a name="l00065"></a>00065 <span class="preprocessor">                                     ((GAP) == ETH_INTERFRAMEGAP_64BIT) || \</span>
<a name="l00066"></a>00066 <span class="preprocessor">                                     ((GAP) == ETH_INTERFRAMEGAP_56BIT) || \</span>
<a name="l00067"></a>00067 <span class="preprocessor">                                     ((GAP) == ETH_INTERFRAMEGAP_48BIT) || \</span>
<a name="l00068"></a>00068 <span class="preprocessor">                                     ((GAP) == ETH_INTERFRAMEGAP_40BIT))</span>
<a name="l00069"></a>00069 <span class="preprocessor"></span><span class="preprocessor">#define IS_ETH_CARRIER_SENSE(CMD) (((CMD) == ETH_CARRIERSENCE_ENABLE) || \</span>
<a name="l00070"></a>00070 <span class="preprocessor">                                   ((CMD) == ETH_CARRIERSENCE_DISABLE))</span>
<a name="l00071"></a>00071 <span class="preprocessor"></span><span class="preprocessor">#define IS_ETH_RECEIVE_OWN(CMD) (((CMD) == ETH_RECEIVEOWN_ENABLE) || \</span>
<a name="l00072"></a>00072 <span class="preprocessor">                                 ((CMD) == ETH_RECEIVEOWN_DISABLE))</span>
<a name="l00073"></a>00073 <span class="preprocessor"></span><span class="preprocessor">#define IS_ETH_LOOPBACK_MODE(CMD) (((CMD) == ETH_LOOPBACKMODE_ENABLE) || \</span>
<a name="l00074"></a>00074 <span class="preprocessor">                                   ((CMD) == ETH_LOOPBACKMODE_DISABLE))</span>
<a name="l00075"></a>00075 <span class="preprocessor"></span><span class="preprocessor">#define IS_ETH_CHECKSUM_OFFLOAD(CMD) (((CMD) == ETH_CHECKSUMOFFLAOD_ENABLE) || \</span>
<a name="l00076"></a>00076 <span class="preprocessor">                                      ((CMD) == ETH_CHECKSUMOFFLAOD_DISABLE))</span>
<a name="l00077"></a>00077 <span class="preprocessor"></span><span class="preprocessor">#define IS_ETH_RETRY_TRANSMISSION(CMD) (((CMD) == ETH_RETRYTRANSMISSION_ENABLE) || \</span>
<a name="l00078"></a>00078 <span class="preprocessor">                                        ((CMD) == ETH_RETRYTRANSMISSION_DISABLE))</span>
<a name="l00079"></a>00079 <span class="preprocessor"></span><span class="preprocessor">#define IS_ETH_AUTOMATIC_PADCRC_STRIP(CMD) (((CMD) == ETH_AUTOMATICPADCRCSTRIP_ENABLE) || \</span>
<a name="l00080"></a>00080 <span class="preprocessor">                                            ((CMD) == ETH_AUTOMATICPADCRCSTRIP_DISABLE))</span>
<a name="l00081"></a>00081 <span class="preprocessor"></span><span class="preprocessor">#define IS_ETH_BACKOFF_LIMIT(LIMIT) (((LIMIT) == ETH_BACKOFFLIMIT_10) || \</span>
<a name="l00082"></a>00082 <span class="preprocessor">                                     ((LIMIT) == ETH_BACKOFFLIMIT_8) || \</span>
<a name="l00083"></a>00083 <span class="preprocessor">                                     ((LIMIT) == ETH_BACKOFFLIMIT_4) || \</span>
<a name="l00084"></a>00084 <span class="preprocessor">                                     ((LIMIT) == ETH_BACKOFFLIMIT_1))</span>
<a name="l00085"></a>00085 <span class="preprocessor"></span><span class="preprocessor">#define IS_ETH_DEFERRAL_CHECK(CMD) (((CMD) == ETH_DEFFERRALCHECK_ENABLE) || \</span>
<a name="l00086"></a>00086 <span class="preprocessor">                                    ((CMD) == ETH_DEFFERRALCHECK_DISABLE))</span>
<a name="l00087"></a>00087 <span class="preprocessor"></span><span class="preprocessor">#define IS_ETH_RECEIVE_ALL(CMD) (((CMD) == ETH_RECEIVEALL_ENABLE) || \</span>
<a name="l00088"></a>00088 <span class="preprocessor">                                 ((CMD) == ETH_RECEIVEAll_DISABLE))</span>
<a name="l00089"></a>00089 <span class="preprocessor"></span><span class="preprocessor">#define IS_ETH_SOURCE_ADDR_FILTER(CMD) (((CMD) == ETH_SOURCEADDRFILTER_NORMAL_ENABLE) || \</span>
<a name="l00090"></a>00090 <span class="preprocessor">                                        ((CMD) == ETH_SOURCEADDRFILTER_INVERSE_ENABLE) || \</span>
<a name="l00091"></a>00091 <span class="preprocessor">                                        ((CMD) == ETH_SOURCEADDRFILTER_DISABLE))</span>
<a name="l00092"></a>00092 <span class="preprocessor"></span><span class="preprocessor">#define IS_ETH_CONTROL_FRAMES(PASS) (((PASS) == ETH_PASSCONTROLFRAMES_BLOCKALL) || \</span>
<a name="l00093"></a>00093 <span class="preprocessor">                                     ((PASS) == ETH_PASSCONTROLFRAMES_FORWARDALL) || \</span>
<a name="l00094"></a>00094 <span class="preprocessor">                                     ((PASS) == ETH_PASSCONTROLFRAMES_FORWARDPASSEDADDRFILTER))</span>
<a name="l00095"></a>00095 <span class="preprocessor"></span><span class="preprocessor">#define IS_ETH_BROADCAST_FRAMES_RECEPTION(CMD) (((CMD) == ETH_BROADCASTFRAMESRECEPTION_ENABLE) || \</span>
<a name="l00096"></a>00096 <span class="preprocessor">                                                ((CMD) == ETH_BROADCASTFRAMESRECEPTION_DISABLE))</span>
<a name="l00097"></a>00097 <span class="preprocessor"></span><span class="preprocessor">#define IS_ETH_DESTINATION_ADDR_FILTER(FILTER) (((FILTER) == ETH_DESTINATIONADDRFILTER_NORMAL) || \</span>
<a name="l00098"></a>00098 <span class="preprocessor">                                                ((FILTER) == ETH_DESTINATIONADDRFILTER_INVERSE))</span>
<a name="l00099"></a>00099 <span class="preprocessor"></span><span class="preprocessor">#define IS_ETH_PROMISCUOUS_MODE(CMD) (((CMD) == ETH_PROMISCUOUS_MODE_ENABLE) || \</span>
<a name="l00100"></a>00100 <span class="preprocessor">                                      ((CMD) == ETH_PROMISCUOUS_MODE_DISABLE))</span>
<a name="l00101"></a>00101 <span class="preprocessor"></span><span class="preprocessor">#define IS_ETH_MULTICAST_FRAMES_FILTER(FILTER) (((FILTER) == ETH_MULTICASTFRAMESFILTER_PERFECTHASHTABLE) || \</span>
<a name="l00102"></a>00102 <span class="preprocessor">                                                ((FILTER) == ETH_MULTICASTFRAMESFILTER_HASHTABLE) || \</span>
<a name="l00103"></a>00103 <span class="preprocessor">                                                ((FILTER) == ETH_MULTICASTFRAMESFILTER_PERFECT) || \</span>
<a name="l00104"></a>00104 <span class="preprocessor">                                                ((FILTER) == ETH_MULTICASTFRAMESFILTER_NONE))</span>
<a name="l00105"></a>00105 <span class="preprocessor"></span><span class="preprocessor">#define IS_ETH_UNICAST_FRAMES_FILTER(FILTER) (((FILTER) == ETH_UNICASTFRAMESFILTER_PERFECTHASHTABLE) || \</span>
<a name="l00106"></a>00106 <span class="preprocessor">                                              ((FILTER) == ETH_UNICASTFRAMESFILTER_HASHTABLE) || \</span>
<a name="l00107"></a>00107 <span class="preprocessor">                                              ((FILTER) == ETH_UNICASTFRAMESFILTER_PERFECT))</span>
<a name="l00108"></a>00108 <span class="preprocessor"></span><span class="preprocessor">#define IS_ETH_PAUSE_TIME(TIME) ((TIME) &lt;= 0xFFFFU)</span>
<a name="l00109"></a>00109 <span class="preprocessor"></span><span class="preprocessor">#define IS_ETH_ZEROQUANTA_PAUSE(CMD)   (((CMD) == ETH_ZEROQUANTAPAUSE_ENABLE) || \</span>
<a name="l00110"></a>00110 <span class="preprocessor">                                        ((CMD) == ETH_ZEROQUANTAPAUSE_DISABLE))</span>
<a name="l00111"></a>00111 <span class="preprocessor"></span><span class="preprocessor">#define IS_ETH_PAUSE_LOW_THRESHOLD(THRESHOLD) (((THRESHOLD) == ETH_PAUSELOWTHRESHOLD_MINUS4) || \</span>
<a name="l00112"></a>00112 <span class="preprocessor">                                               ((THRESHOLD) == ETH_PAUSELOWTHRESHOLD_MINUS28) || \</span>
<a name="l00113"></a>00113 <span class="preprocessor">                                               ((THRESHOLD) == ETH_PAUSELOWTHRESHOLD_MINUS144) || \</span>
<a name="l00114"></a>00114 <span class="preprocessor">                                               ((THRESHOLD) == ETH_PAUSELOWTHRESHOLD_MINUS256))</span>
<a name="l00115"></a>00115 <span class="preprocessor"></span><span class="preprocessor">#define IS_ETH_UNICAST_PAUSE_FRAME_DETECT(CMD) (((CMD) == ETH_UNICASTPAUSEFRAMEDETECT_ENABLE) || \</span>
<a name="l00116"></a>00116 <span class="preprocessor">                                                ((CMD) == ETH_UNICASTPAUSEFRAMEDETECT_DISABLE))</span>
<a name="l00117"></a>00117 <span class="preprocessor"></span><span class="preprocessor">#define IS_ETH_RECEIVE_FLOWCONTROL(CMD) (((CMD) == ETH_RECEIVEFLOWCONTROL_ENABLE) || \</span>
<a name="l00118"></a>00118 <span class="preprocessor">                                         ((CMD) == ETH_RECEIVEFLOWCONTROL_DISABLE))</span>
<a name="l00119"></a>00119 <span class="preprocessor"></span><span class="preprocessor">#define IS_ETH_TRANSMIT_FLOWCONTROL(CMD) (((CMD) == ETH_TRANSMITFLOWCONTROL_ENABLE) || \</span>
<a name="l00120"></a>00120 <span class="preprocessor">                                          ((CMD) == ETH_TRANSMITFLOWCONTROL_DISABLE))</span>
<a name="l00121"></a>00121 <span class="preprocessor"></span><span class="preprocessor">#define IS_ETH_VLAN_TAG_COMPARISON(COMPARISON) (((COMPARISON) == ETH_VLANTAGCOMPARISON_12BIT) || \</span>
<a name="l00122"></a>00122 <span class="preprocessor">                                                ((COMPARISON) == ETH_VLANTAGCOMPARISON_16BIT))</span>
<a name="l00123"></a>00123 <span class="preprocessor"></span><span class="preprocessor">#define IS_ETH_VLAN_TAG_IDENTIFIER(IDENTIFIER) ((IDENTIFIER) &lt;= 0xFFFFU)</span>
<a name="l00124"></a>00124 <span class="preprocessor"></span><span class="preprocessor">#define IS_ETH_MAC_ADDRESS0123(ADDRESS) (((ADDRESS) == ETH_MAC_ADDRESS0) || \</span>
<a name="l00125"></a>00125 <span class="preprocessor">                                         ((ADDRESS) == ETH_MAC_ADDRESS1) || \</span>
<a name="l00126"></a>00126 <span class="preprocessor">                                         ((ADDRESS) == ETH_MAC_ADDRESS2) || \</span>
<a name="l00127"></a>00127 <span class="preprocessor">                                         ((ADDRESS) == ETH_MAC_ADDRESS3))</span>
<a name="l00128"></a>00128 <span class="preprocessor"></span><span class="preprocessor">#define IS_ETH_MAC_ADDRESS123(ADDRESS) (((ADDRESS) == ETH_MAC_ADDRESS1) || \</span>
<a name="l00129"></a>00129 <span class="preprocessor">                                        ((ADDRESS) == ETH_MAC_ADDRESS2) || \</span>
<a name="l00130"></a>00130 <span class="preprocessor">                                        ((ADDRESS) == ETH_MAC_ADDRESS3))</span>
<a name="l00131"></a>00131 <span class="preprocessor"></span><span class="preprocessor">#define IS_ETH_MAC_ADDRESS_FILTER(FILTER) (((FILTER) == ETH_MAC_ADDRESSFILTER_SA) || \</span>
<a name="l00132"></a>00132 <span class="preprocessor">                                           ((FILTER) == ETH_MAC_ADDRESSFILTER_DA))</span>
<a name="l00133"></a>00133 <span class="preprocessor"></span><span class="preprocessor">#define IS_ETH_MAC_ADDRESS_MASK(MASK) (((MASK) == ETH_MAC_ADDRESSMASK_BYTE6) || \</span>
<a name="l00134"></a>00134 <span class="preprocessor">                                       ((MASK) == ETH_MAC_ADDRESSMASK_BYTE5) || \</span>
<a name="l00135"></a>00135 <span class="preprocessor">                                       ((MASK) == ETH_MAC_ADDRESSMASK_BYTE4) || \</span>
<a name="l00136"></a>00136 <span class="preprocessor">                                       ((MASK) == ETH_MAC_ADDRESSMASK_BYTE3) || \</span>
<a name="l00137"></a>00137 <span class="preprocessor">                                       ((MASK) == ETH_MAC_ADDRESSMASK_BYTE2) || \</span>
<a name="l00138"></a>00138 <span class="preprocessor">                                       ((MASK) == ETH_MAC_ADDRESSMASK_BYTE1))</span>
<a name="l00139"></a>00139 <span class="preprocessor"></span><span class="preprocessor">#define IS_ETH_DROP_TCPIP_CHECKSUM_FRAME(CMD) (((CMD) == ETH_DROPTCPIPCHECKSUMERRORFRAME_ENABLE) || \</span>
<a name="l00140"></a>00140 <span class="preprocessor">                                               ((CMD) == ETH_DROPTCPIPCHECKSUMERRORFRAME_DISABLE))</span>
<a name="l00141"></a>00141 <span class="preprocessor"></span><span class="preprocessor">#define IS_ETH_RECEIVE_STORE_FORWARD(CMD) (((CMD) == ETH_RECEIVESTOREFORWARD_ENABLE) || \</span>
<a name="l00142"></a>00142 <span class="preprocessor">                                           ((CMD) == ETH_RECEIVESTOREFORWARD_DISABLE))</span>
<a name="l00143"></a>00143 <span class="preprocessor"></span><span class="preprocessor">#define IS_ETH_FLUSH_RECEIVE_FRAME(CMD) (((CMD) == ETH_FLUSHRECEIVEDFRAME_ENABLE) || \</span>
<a name="l00144"></a>00144 <span class="preprocessor">                                         ((CMD) == ETH_FLUSHRECEIVEDFRAME_DISABLE))</span>
<a name="l00145"></a>00145 <span class="preprocessor"></span><span class="preprocessor">#define IS_ETH_TRANSMIT_STORE_FORWARD(CMD) (((CMD) == ETH_TRANSMITSTOREFORWARD_ENABLE) || \</span>
<a name="l00146"></a>00146 <span class="preprocessor">                                            ((CMD) == ETH_TRANSMITSTOREFORWARD_DISABLE))</span>
<a name="l00147"></a>00147 <span class="preprocessor"></span><span class="preprocessor">#define IS_ETH_TRANSMIT_THRESHOLD_CONTROL(THRESHOLD) (((THRESHOLD) == ETH_TRANSMITTHRESHOLDCONTROL_64BYTES) || \</span>
<a name="l00148"></a>00148 <span class="preprocessor">                                                      ((THRESHOLD) == ETH_TRANSMITTHRESHOLDCONTROL_128BYTES) || \</span>
<a name="l00149"></a>00149 <span class="preprocessor">                                                      ((THRESHOLD) == ETH_TRANSMITTHRESHOLDCONTROL_192BYTES) || \</span>
<a name="l00150"></a>00150 <span class="preprocessor">                                                      ((THRESHOLD) == ETH_TRANSMITTHRESHOLDCONTROL_256BYTES) || \</span>
<a name="l00151"></a>00151 <span class="preprocessor">                                                      ((THRESHOLD) == ETH_TRANSMITTHRESHOLDCONTROL_40BYTES) || \</span>
<a name="l00152"></a>00152 <span class="preprocessor">                                                      ((THRESHOLD) == ETH_TRANSMITTHRESHOLDCONTROL_32BYTES) || \</span>
<a name="l00153"></a>00153 <span class="preprocessor">                                                      ((THRESHOLD) == ETH_TRANSMITTHRESHOLDCONTROL_24BYTES) || \</span>
<a name="l00154"></a>00154 <span class="preprocessor">                                                      ((THRESHOLD) == ETH_TRANSMITTHRESHOLDCONTROL_16BYTES))</span>
<a name="l00155"></a>00155 <span class="preprocessor"></span><span class="preprocessor">#define IS_ETH_FORWARD_ERROR_FRAMES(CMD) (((CMD) == ETH_FORWARDERRORFRAMES_ENABLE) || \</span>
<a name="l00156"></a>00156 <span class="preprocessor">                                          ((CMD) == ETH_FORWARDERRORFRAMES_DISABLE))</span>
<a name="l00157"></a>00157 <span class="preprocessor"></span><span class="preprocessor">#define IS_ETH_FORWARD_UNDERSIZED_GOOD_FRAMES(CMD) (((CMD) == ETH_FORWARDUNDERSIZEDGOODFRAMES_ENABLE) || \</span>
<a name="l00158"></a>00158 <span class="preprocessor">                                                    ((CMD) == ETH_FORWARDUNDERSIZEDGOODFRAMES_DISABLE))</span>
<a name="l00159"></a>00159 <span class="preprocessor"></span><span class="preprocessor">#define IS_ETH_RECEIVE_THRESHOLD_CONTROL(THRESHOLD) (((THRESHOLD) == ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES) || \</span>
<a name="l00160"></a>00160 <span class="preprocessor">                                                     ((THRESHOLD) == ETH_RECEIVEDTHRESHOLDCONTROL_32BYTES) || \</span>
<a name="l00161"></a>00161 <span class="preprocessor">                                                     ((THRESHOLD) == ETH_RECEIVEDTHRESHOLDCONTROL_96BYTES) || \</span>
<a name="l00162"></a>00162 <span class="preprocessor">                                                     ((THRESHOLD) == ETH_RECEIVEDTHRESHOLDCONTROL_128BYTES))</span>
<a name="l00163"></a>00163 <span class="preprocessor"></span><span class="preprocessor">#define IS_ETH_SECOND_FRAME_OPERATE(CMD) (((CMD) == ETH_SECONDFRAMEOPERARTE_ENABLE) || \</span>
<a name="l00164"></a>00164 <span class="preprocessor">                                          ((CMD) == ETH_SECONDFRAMEOPERARTE_DISABLE))</span>
<a name="l00165"></a>00165 <span class="preprocessor"></span><span class="preprocessor">#define IS_ETH_ADDRESS_ALIGNED_BEATS(CMD) (((CMD) == ETH_ADDRESSALIGNEDBEATS_ENABLE) || \</span>
<a name="l00166"></a>00166 <span class="preprocessor">                                           ((CMD) == ETH_ADDRESSALIGNEDBEATS_DISABLE))</span>
<a name="l00167"></a>00167 <span class="preprocessor"></span><span class="preprocessor">#define IS_ETH_FIXED_BURST(CMD) (((CMD) == ETH_FIXEDBURST_ENABLE) || \</span>
<a name="l00168"></a>00168 <span class="preprocessor">                                 ((CMD) == ETH_FIXEDBURST_DISABLE))</span>
<a name="l00169"></a>00169 <span class="preprocessor"></span><span class="preprocessor">#define IS_ETH_RXDMA_BURST_LENGTH(LENGTH) (((LENGTH) == ETH_RXDMABURSTLENGTH_1BEAT) || \</span>
<a name="l00170"></a>00170 <span class="preprocessor">                                           ((LENGTH) == ETH_RXDMABURSTLENGTH_2BEAT) || \</span>
<a name="l00171"></a>00171 <span class="preprocessor">                                           ((LENGTH) == ETH_RXDMABURSTLENGTH_4BEAT) || \</span>
<a name="l00172"></a>00172 <span class="preprocessor">                                           ((LENGTH) == ETH_RXDMABURSTLENGTH_8BEAT) || \</span>
<a name="l00173"></a>00173 <span class="preprocessor">                                           ((LENGTH) == ETH_RXDMABURSTLENGTH_16BEAT) || \</span>
<a name="l00174"></a>00174 <span class="preprocessor">                                           ((LENGTH) == ETH_RXDMABURSTLENGTH_32BEAT) || \</span>
<a name="l00175"></a>00175 <span class="preprocessor">                                           ((LENGTH) == ETH_RXDMABURSTLENGTH_4XPBL_4BEAT) || \</span>
<a name="l00176"></a>00176 <span class="preprocessor">                                           ((LENGTH) == ETH_RXDMABURSTLENGTH_4XPBL_8BEAT) || \</span>
<a name="l00177"></a>00177 <span class="preprocessor">                                           ((LENGTH) == ETH_RXDMABURSTLENGTH_4XPBL_16BEAT) || \</span>
<a name="l00178"></a>00178 <span class="preprocessor">                                           ((LENGTH) == ETH_RXDMABURSTLENGTH_4XPBL_32BEAT) || \</span>
<a name="l00179"></a>00179 <span class="preprocessor">                                           ((LENGTH) == ETH_RXDMABURSTLENGTH_4XPBL_64BEAT) || \</span>
<a name="l00180"></a>00180 <span class="preprocessor">                                           ((LENGTH) == ETH_RXDMABURSTLENGTH_4XPBL_128BEAT))</span>
<a name="l00181"></a>00181 <span class="preprocessor"></span><span class="preprocessor">#define IS_ETH_TXDMA_BURST_LENGTH(LENGTH) (((LENGTH) == ETH_TXDMABURSTLENGTH_1BEAT) || \</span>
<a name="l00182"></a>00182 <span class="preprocessor">                                           ((LENGTH) == ETH_TXDMABURSTLENGTH_2BEAT) || \</span>
<a name="l00183"></a>00183 <span class="preprocessor">                                           ((LENGTH) == ETH_TXDMABURSTLENGTH_4BEAT) || \</span>
<a name="l00184"></a>00184 <span class="preprocessor">                                           ((LENGTH) == ETH_TXDMABURSTLENGTH_8BEAT) || \</span>
<a name="l00185"></a>00185 <span class="preprocessor">                                           ((LENGTH) == ETH_TXDMABURSTLENGTH_16BEAT) || \</span>
<a name="l00186"></a>00186 <span class="preprocessor">                                           ((LENGTH) == ETH_TXDMABURSTLENGTH_32BEAT) || \</span>
<a name="l00187"></a>00187 <span class="preprocessor">                                           ((LENGTH) == ETH_TXDMABURSTLENGTH_4XPBL_4BEAT) || \</span>
<a name="l00188"></a>00188 <span class="preprocessor">                                           ((LENGTH) == ETH_TXDMABURSTLENGTH_4XPBL_8BEAT) || \</span>
<a name="l00189"></a>00189 <span class="preprocessor">                                           ((LENGTH) == ETH_TXDMABURSTLENGTH_4XPBL_16BEAT) || \</span>
<a name="l00190"></a>00190 <span class="preprocessor">                                           ((LENGTH) == ETH_TXDMABURSTLENGTH_4XPBL_32BEAT) || \</span>
<a name="l00191"></a>00191 <span class="preprocessor">                                           ((LENGTH) == ETH_TXDMABURSTLENGTH_4XPBL_64BEAT) || \</span>
<a name="l00192"></a>00192 <span class="preprocessor">                                           ((LENGTH) == ETH_TXDMABURSTLENGTH_4XPBL_128BEAT))</span>
<a name="l00193"></a>00193 <span class="preprocessor"></span><span class="preprocessor">#define IS_ETH_DMA_DESC_SKIP_LENGTH(LENGTH) ((LENGTH) &lt;= 0x1FU)</span>
<a name="l00194"></a>00194 <span class="preprocessor"></span><span class="preprocessor">#define IS_ETH_DMA_ARBITRATION_ROUNDROBIN_RXTX(RATIO) (((RATIO) == ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1) || \</span>
<a name="l00195"></a>00195 <span class="preprocessor">                                                       ((RATIO) == ETH_DMAARBITRATION_ROUNDROBIN_RXTX_2_1) || \</span>
<a name="l00196"></a>00196 <span class="preprocessor">                                                       ((RATIO) == ETH_DMAARBITRATION_ROUNDROBIN_RXTX_3_1) || \</span>
<a name="l00197"></a>00197 <span class="preprocessor">                                                       ((RATIO) == ETH_DMAARBITRATION_ROUNDROBIN_RXTX_4_1) || \</span>
<a name="l00198"></a>00198 <span class="preprocessor">                                                       ((RATIO) == ETH_DMAARBITRATION_RXPRIORTX))</span>
<a name="l00199"></a>00199 <span class="preprocessor"></span><span class="preprocessor">#define IS_ETH_DMATXDESC_GET_FLAG(FLAG) (((FLAG) == ETH_DMATXDESC_OWN) || \</span>
<a name="l00200"></a>00200 <span class="preprocessor">                                         ((FLAG) == ETH_DMATXDESC_IC) || \</span>
<a name="l00201"></a>00201 <span class="preprocessor">                                         ((FLAG) == ETH_DMATXDESC_LS) || \</span>
<a name="l00202"></a>00202 <span class="preprocessor">                                         ((FLAG) == ETH_DMATXDESC_FS) || \</span>
<a name="l00203"></a>00203 <span class="preprocessor">                                         ((FLAG) == ETH_DMATXDESC_DC) || \</span>
<a name="l00204"></a>00204 <span class="preprocessor">                                         ((FLAG) == ETH_DMATXDESC_DP) || \</span>
<a name="l00205"></a>00205 <span class="preprocessor">                                         ((FLAG) == ETH_DMATXDESC_TTSE) || \</span>
<a name="l00206"></a>00206 <span class="preprocessor">                                         ((FLAG) == ETH_DMATXDESC_TER) || \</span>
<a name="l00207"></a>00207 <span class="preprocessor">                                         ((FLAG) == ETH_DMATXDESC_TCH) || \</span>
<a name="l00208"></a>00208 <span class="preprocessor">                                         ((FLAG) == ETH_DMATXDESC_TTSS) || \</span>
<a name="l00209"></a>00209 <span class="preprocessor">                                         ((FLAG) == ETH_DMATXDESC_IHE) || \</span>
<a name="l00210"></a>00210 <span class="preprocessor">                                         ((FLAG) == ETH_DMATXDESC_ES) || \</span>
<a name="l00211"></a>00211 <span class="preprocessor">                                         ((FLAG) == ETH_DMATXDESC_JT) || \</span>
<a name="l00212"></a>00212 <span class="preprocessor">                                         ((FLAG) == ETH_DMATXDESC_FF) || \</span>
<a name="l00213"></a>00213 <span class="preprocessor">                                         ((FLAG) == ETH_DMATXDESC_PCE) || \</span>
<a name="l00214"></a>00214 <span class="preprocessor">                                         ((FLAG) == ETH_DMATXDESC_LCA) || \</span>
<a name="l00215"></a>00215 <span class="preprocessor">                                         ((FLAG) == ETH_DMATXDESC_NC) || \</span>
<a name="l00216"></a>00216 <span class="preprocessor">                                         ((FLAG) == ETH_DMATXDESC_LCO) || \</span>
<a name="l00217"></a>00217 <span class="preprocessor">                                         ((FLAG) == ETH_DMATXDESC_EC) || \</span>
<a name="l00218"></a>00218 <span class="preprocessor">                                         ((FLAG) == ETH_DMATXDESC_VF) || \</span>
<a name="l00219"></a>00219 <span class="preprocessor">                                         ((FLAG) == ETH_DMATXDESC_CC) || \</span>
<a name="l00220"></a>00220 <span class="preprocessor">                                         ((FLAG) == ETH_DMATXDESC_ED) || \</span>
<a name="l00221"></a>00221 <span class="preprocessor">                                         ((FLAG) == ETH_DMATXDESC_UF) || \</span>
<a name="l00222"></a>00222 <span class="preprocessor">                                         ((FLAG) == ETH_DMATXDESC_DB))</span>
<a name="l00223"></a>00223 <span class="preprocessor"></span><span class="preprocessor">#define IS_ETH_DMA_TXDESC_SEGMENT(SEGMENT) (((SEGMENT) == ETH_DMATXDESC_LASTSEGMENTS) || \</span>
<a name="l00224"></a>00224 <span class="preprocessor">                                            ((SEGMENT) == ETH_DMATXDESC_FIRSTSEGMENT))</span>
<a name="l00225"></a>00225 <span class="preprocessor"></span><span class="preprocessor">#define IS_ETH_DMA_TXDESC_CHECKSUM(CHECKSUM) (((CHECKSUM) == ETH_DMATXDESC_CHECKSUMBYPASS) || \</span>
<a name="l00226"></a>00226 <span class="preprocessor">                                              ((CHECKSUM) == ETH_DMATXDESC_CHECKSUMIPV4HEADER) || \</span>
<a name="l00227"></a>00227 <span class="preprocessor">                                              ((CHECKSUM) == ETH_DMATXDESC_CHECKSUMTCPUDPICMPSEGMENT) || \</span>
<a name="l00228"></a>00228 <span class="preprocessor">                                              ((CHECKSUM) == ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL))</span>
<a name="l00229"></a>00229 <span class="preprocessor"></span><span class="preprocessor">#define IS_ETH_DMATXDESC_BUFFER_SIZE(SIZE) ((SIZE) &lt;= 0x1FFFU)</span>
<a name="l00230"></a>00230 <span class="preprocessor"></span><span class="preprocessor">#define IS_ETH_DMARXDESC_GET_FLAG(FLAG) (((FLAG) == ETH_DMARXDESC_OWN) || \</span>
<a name="l00231"></a>00231 <span class="preprocessor">                                         ((FLAG) == ETH_DMARXDESC_AFM) || \</span>
<a name="l00232"></a>00232 <span class="preprocessor">                                         ((FLAG) == ETH_DMARXDESC_ES) || \</span>
<a name="l00233"></a>00233 <span class="preprocessor">                                         ((FLAG) == ETH_DMARXDESC_DE) || \</span>
<a name="l00234"></a>00234 <span class="preprocessor">                                         ((FLAG) == ETH_DMARXDESC_SAF) || \</span>
<a name="l00235"></a>00235 <span class="preprocessor">                                         ((FLAG) == ETH_DMARXDESC_LE) || \</span>
<a name="l00236"></a>00236 <span class="preprocessor">                                         ((FLAG) == ETH_DMARXDESC_OE) || \</span>
<a name="l00237"></a>00237 <span class="preprocessor">                                         ((FLAG) == ETH_DMARXDESC_VLAN) || \</span>
<a name="l00238"></a>00238 <span class="preprocessor">                                         ((FLAG) == ETH_DMARXDESC_FS) || \</span>
<a name="l00239"></a>00239 <span class="preprocessor">                                         ((FLAG) == ETH_DMARXDESC_LS) || \</span>
<a name="l00240"></a>00240 <span class="preprocessor">                                         ((FLAG) == ETH_DMARXDESC_IPV4HCE) || \</span>
<a name="l00241"></a>00241 <span class="preprocessor">                                         ((FLAG) == ETH_DMARXDESC_LC) || \</span>
<a name="l00242"></a>00242 <span class="preprocessor">                                         ((FLAG) == ETH_DMARXDESC_FT) || \</span>
<a name="l00243"></a>00243 <span class="preprocessor">                                         ((FLAG) == ETH_DMARXDESC_RWT) || \</span>
<a name="l00244"></a>00244 <span class="preprocessor">                                         ((FLAG) == ETH_DMARXDESC_RE) || \</span>
<a name="l00245"></a>00245 <span class="preprocessor">                                         ((FLAG) == ETH_DMARXDESC_DBE) || \</span>
<a name="l00246"></a>00246 <span class="preprocessor">                                         ((FLAG) == ETH_DMARXDESC_CE) || \</span>
<a name="l00247"></a>00247 <span class="preprocessor">                                         ((FLAG) == ETH_DMARXDESC_MAMPCE))</span>
<a name="l00248"></a>00248 <span class="preprocessor"></span><span class="preprocessor">#define IS_ETH_DMA_RXDESC_BUFFER(BUFFER) (((BUFFER) == ETH_DMARXDESC_BUFFER1) || \</span>
<a name="l00249"></a>00249 <span class="preprocessor">                                          ((BUFFER) == ETH_DMARXDESC_BUFFER2))</span>
<a name="l00250"></a>00250 <span class="preprocessor"></span><span class="preprocessor">#define IS_ETH_PMT_GET_FLAG(FLAG) (((FLAG) == ETH_PMT_FLAG_WUFR) || \</span>
<a name="l00251"></a>00251 <span class="preprocessor">                                   ((FLAG) == ETH_PMT_FLAG_MPR))</span>
<a name="l00252"></a>00252 <span class="preprocessor"></span><span class="preprocessor">#define IS_ETH_DMA_FLAG(FLAG) ((((FLAG) &amp; 0xC7FE1800U) == 0x00U) &amp;&amp; ((FLAG) != 0x00U))</span>
<a name="l00253"></a>00253 <span class="preprocessor"></span><span class="preprocessor">#define IS_ETH_DMA_GET_FLAG(FLAG) (((FLAG) == ETH_DMA_FLAG_TST) || ((FLAG) == ETH_DMA_FLAG_PMT) || \</span>
<a name="l00254"></a>00254 <span class="preprocessor">                                   ((FLAG) == ETH_DMA_FLAG_MMC) || ((FLAG) == ETH_DMA_FLAG_DATATRANSFERERROR) || \</span>
<a name="l00255"></a>00255 <span class="preprocessor">                                   ((FLAG) == ETH_DMA_FLAG_READWRITEERROR) || ((FLAG) == ETH_DMA_FLAG_ACCESSERROR) || \</span>
<a name="l00256"></a>00256 <span class="preprocessor">                                   ((FLAG) == ETH_DMA_FLAG_NIS) || ((FLAG) == ETH_DMA_FLAG_AIS) || \</span>
<a name="l00257"></a>00257 <span class="preprocessor">                                   ((FLAG) == ETH_DMA_FLAG_ER) || ((FLAG) == ETH_DMA_FLAG_FBE) || \</span>
<a name="l00258"></a>00258 <span class="preprocessor">                                   ((FLAG) == ETH_DMA_FLAG_ET) || ((FLAG) == ETH_DMA_FLAG_RWT) || \</span>
<a name="l00259"></a>00259 <span class="preprocessor">                                   ((FLAG) == ETH_DMA_FLAG_RPS) || ((FLAG) == ETH_DMA_FLAG_RBU) || \</span>
<a name="l00260"></a>00260 <span class="preprocessor">                                   ((FLAG) == ETH_DMA_FLAG_R) || ((FLAG) == ETH_DMA_FLAG_TU) || \</span>
<a name="l00261"></a>00261 <span class="preprocessor">                                   ((FLAG) == ETH_DMA_FLAG_RO) || ((FLAG) == ETH_DMA_FLAG_TJT) || \</span>
<a name="l00262"></a>00262 <span class="preprocessor">                                   ((FLAG) == ETH_DMA_FLAG_TBU) || ((FLAG) == ETH_DMA_FLAG_TPS) || \</span>
<a name="l00263"></a>00263 <span class="preprocessor">                                   ((FLAG) == ETH_DMA_FLAG_T))</span>
<a name="l00264"></a>00264 <span class="preprocessor"></span><span class="preprocessor">#define IS_ETH_MAC_IT(IT) ((((IT) &amp; 0xFFFFFDF1U) == 0x00U) &amp;&amp; ((IT) != 0x00U))</span>
<a name="l00265"></a>00265 <span class="preprocessor"></span><span class="preprocessor">#define IS_ETH_MAC_GET_IT(IT) (((IT) == ETH_MAC_IT_TST) || ((IT) == ETH_MAC_IT_MMCT) || \</span>
<a name="l00266"></a>00266 <span class="preprocessor">                               ((IT) == ETH_MAC_IT_MMCR) || ((IT) == ETH_MAC_IT_MMC) || \</span>
<a name="l00267"></a>00267 <span class="preprocessor">                               ((IT) == ETH_MAC_IT_PMT))</span>
<a name="l00268"></a>00268 <span class="preprocessor"></span><span class="preprocessor">#define IS_ETH_MAC_GET_FLAG(FLAG) (((FLAG) == ETH_MAC_FLAG_TST) || ((FLAG) == ETH_MAC_FLAG_MMCT) || \</span>
<a name="l00269"></a>00269 <span class="preprocessor">                                   ((FLAG) == ETH_MAC_FLAG_MMCR) || ((FLAG) == ETH_MAC_FLAG_MMC) || \</span>
<a name="l00270"></a>00270 <span class="preprocessor">                                   ((FLAG) == ETH_MAC_FLAG_PMT))</span>
<a name="l00271"></a>00271 <span class="preprocessor"></span><span class="preprocessor">#define IS_ETH_DMA_IT(IT) ((((IT) &amp; 0xC7FE1800U) == 0x00U) &amp;&amp; ((IT) != 0x00U))</span>
<a name="l00272"></a>00272 <span class="preprocessor"></span><span class="preprocessor">#define IS_ETH_DMA_GET_IT(IT) (((IT) == ETH_DMA_IT_TST) || ((IT) == ETH_DMA_IT_PMT) || \</span>
<a name="l00273"></a>00273 <span class="preprocessor">                               ((IT) == ETH_DMA_IT_MMC) || ((IT) == ETH_DMA_IT_NIS) || \</span>
<a name="l00274"></a>00274 <span class="preprocessor">                               ((IT) == ETH_DMA_IT_AIS) || ((IT) == ETH_DMA_IT_ER) || \</span>
<a name="l00275"></a>00275 <span class="preprocessor">                               ((IT) == ETH_DMA_IT_FBE) || ((IT) == ETH_DMA_IT_ET) || \</span>
<a name="l00276"></a>00276 <span class="preprocessor">                               ((IT) == ETH_DMA_IT_RWT) || ((IT) == ETH_DMA_IT_RPS) || \</span>
<a name="l00277"></a>00277 <span class="preprocessor">                               ((IT) == ETH_DMA_IT_RBU) || ((IT) == ETH_DMA_IT_R) || \</span>
<a name="l00278"></a>00278 <span class="preprocessor">                               ((IT) == ETH_DMA_IT_TU) || ((IT) == ETH_DMA_IT_RO) || \</span>
<a name="l00279"></a>00279 <span class="preprocessor">                               ((IT) == ETH_DMA_IT_TJT) || ((IT) == ETH_DMA_IT_TBU) || \</span>
<a name="l00280"></a>00280 <span class="preprocessor">                               ((IT) == ETH_DMA_IT_TPS) || ((IT) == ETH_DMA_IT_T))</span>
<a name="l00281"></a>00281 <span class="preprocessor"></span><span class="preprocessor">#define IS_ETH_DMA_GET_OVERFLOW(OVERFLOW) (((OVERFLOW) == ETH_DMA_OVERFLOW_RXFIFOCOUNTER) || \</span>
<a name="l00282"></a>00282 <span class="preprocessor">                                           ((OVERFLOW) == ETH_DMA_OVERFLOW_MISSEDFRAMECOUNTER))</span>
<a name="l00283"></a>00283 <span class="preprocessor"></span><span class="preprocessor">#define IS_ETH_MMC_IT(IT) (((((IT) &amp; 0xFFDF3FFFU) == 0x00U) || (((IT) &amp; 0xEFFDFF9FU) == 0x00U)) &amp;&amp; \</span>
<a name="l00284"></a>00284 <span class="preprocessor">                           ((IT) != 0x00U))</span>
<a name="l00285"></a>00285 <span class="preprocessor"></span><span class="preprocessor">#define IS_ETH_MMC_GET_IT(IT) (((IT) == ETH_MMC_IT_TGF) || ((IT) == ETH_MMC_IT_TGFMSC) || \</span>
<a name="l00286"></a>00286 <span class="preprocessor">                               ((IT) == ETH_MMC_IT_TGFSC) || ((IT) == ETH_MMC_IT_RGUF) || \</span>
<a name="l00287"></a>00287 <span class="preprocessor">                               ((IT) == ETH_MMC_IT_RFAE) || ((IT) == ETH_MMC_IT_RFCE))</span>
<a name="l00288"></a>00288 <span class="preprocessor"></span><span class="preprocessor">#define IS_ETH_ENHANCED_DESCRIPTOR_FORMAT(CMD) (((CMD) == ETH_DMAENHANCEDDESCRIPTOR_ENABLE) || \</span>
<a name="l00289"></a>00289 <span class="preprocessor">                                                ((CMD) == ETH_DMAENHANCEDDESCRIPTOR_DISABLE))</span>
<a name="l00290"></a>00290 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00291"></a>00291 <span class="comment">/**</span>
<a name="l00292"></a>00292 <span class="comment">  * @}</span>
<a name="l00293"></a>00293 <span class="comment">  */</span>
<a name="l00294"></a>00294 <span class="comment"></span>
<a name="l00295"></a>00295 <span class="comment">/** @addtogroup ETH_Private_Defines</span>
<a name="l00296"></a>00296 <span class="comment">  * @{</span>
<a name="l00297"></a>00297 <span class="comment">  */</span>
<a name="l00298"></a>00298 <span class="comment">/* Delay to wait when writing to some Ethernet registers */</span>
<a name="l00299"></a>00299 <span class="preprocessor">#define ETH_REG_WRITE_DELAY     0x00000001U</span>
<a name="l00300"></a>00300 <span class="preprocessor"></span>
<a name="l00301"></a>00301 <span class="comment">/* ETHERNET Errors */</span>
<a name="l00302"></a>00302 <span class="preprocessor">#define  ETH_SUCCESS            0U</span>
<a name="l00303"></a>00303 <span class="preprocessor"></span><span class="preprocessor">#define  ETH_ERROR              1U</span>
<a name="l00304"></a>00304 <span class="preprocessor"></span>
<a name="l00305"></a>00305 <span class="comment">/* ETHERNET DMA Tx descriptors Collision Count Shift */</span>
<a name="l00306"></a>00306 <span class="preprocessor">#define  ETH_DMATXDESC_COLLISION_COUNTSHIFT        3U</span>
<a name="l00307"></a>00307 <span class="preprocessor"></span>
<a name="l00308"></a>00308 <span class="comment">/* ETHERNET DMA Tx descriptors Buffer2 Size Shift */</span>
<a name="l00309"></a>00309 <span class="preprocessor">#define  ETH_DMATXDESC_BUFFER2_SIZESHIFT           16U</span>
<a name="l00310"></a>00310 <span class="preprocessor"></span>
<a name="l00311"></a>00311 <span class="comment">/* ETHERNET DMA Rx descriptors Frame Length Shift */</span>
<a name="l00312"></a>00312 <span class="preprocessor">#define  ETH_DMARXDESC_FRAME_LENGTHSHIFT           16U</span>
<a name="l00313"></a>00313 <span class="preprocessor"></span>
<a name="l00314"></a>00314 <span class="comment">/* ETHERNET DMA Rx descriptors Buffer2 Size Shift */</span>
<a name="l00315"></a>00315 <span class="preprocessor">#define  ETH_DMARXDESC_BUFFER2_SIZESHIFT           16U</span>
<a name="l00316"></a>00316 <span class="preprocessor"></span>
<a name="l00317"></a>00317 <span class="comment">/* ETHERNET DMA Rx descriptors Frame length Shift */</span>
<a name="l00318"></a>00318 <span class="preprocessor">#define  ETH_DMARXDESC_FRAMELENGTHSHIFT            16U</span>
<a name="l00319"></a>00319 <span class="preprocessor"></span>
<a name="l00320"></a>00320 <span class="comment">/* ETHERNET MAC address offsets */</span>
<a name="l00321"></a>00321 <span class="preprocessor">#define ETH_MAC_ADDR_HBASE    (uint32_t)(ETH_MAC_BASE + 0x40U)  </span><span class="comment">/* ETHERNET MAC address high offset */</span>
<a name="l00322"></a>00322 <span class="preprocessor">#define ETH_MAC_ADDR_LBASE    (uint32_t)(ETH_MAC_BASE + 0x44U)  </span><span class="comment">/* ETHERNET MAC address low offset */</span>
<a name="l00323"></a>00323 
<a name="l00324"></a>00324 <span class="comment">/* ETHERNET MACMIIAR register Mask */</span>
<a name="l00325"></a>00325 <span class="preprocessor">#define ETH_MACMIIAR_CR_MASK    0xFFFFFFE3U</span>
<a name="l00326"></a>00326 <span class="preprocessor"></span>
<a name="l00327"></a>00327 <span class="comment">/* ETHERNET MACCR register Mask */</span>
<a name="l00328"></a>00328 <span class="preprocessor">#define ETH_MACCR_CLEAR_MASK    0xFF20810FU</span>
<a name="l00329"></a>00329 <span class="preprocessor"></span>
<a name="l00330"></a>00330 <span class="comment">/* ETHERNET MACFCR register Mask */</span>
<a name="l00331"></a>00331 <span class="preprocessor">#define ETH_MACFCR_CLEAR_MASK   0x0000FF41U</span>
<a name="l00332"></a>00332 <span class="preprocessor"></span>
<a name="l00333"></a>00333 <span class="comment">/* ETHERNET DMAOMR register Mask */</span>
<a name="l00334"></a>00334 <span class="preprocessor">#define ETH_DMAOMR_CLEAR_MASK   0xF8DE3F23U</span>
<a name="l00335"></a>00335 <span class="preprocessor"></span>
<a name="l00336"></a>00336 <span class="comment">/* ETHERNET Remote Wake-up frame register length */</span>
<a name="l00337"></a>00337 <span class="preprocessor">#define ETH_WAKEUP_REGISTER_LENGTH      8U</span>
<a name="l00338"></a>00338 <span class="preprocessor"></span>
<a name="l00339"></a>00339 <span class="comment">/* ETHERNET Missed frames counter Shift */</span>
<a name="l00340"></a>00340 <span class="preprocessor">#define  ETH_DMA_RX_OVERFLOW_MISSEDFRAMES_COUNTERSHIFT     17U</span>
<a name="l00341"></a>00341 <span class="preprocessor"></span><span class="comment">/**</span>
<a name="l00342"></a>00342 <span class="comment"> * @}</span>
<a name="l00343"></a>00343 <span class="comment"> */</span>
<a name="l00344"></a>00344 
<a name="l00345"></a>00345 <span class="comment">/* Exported types ------------------------------------------------------------*/</span><span class="comment"></span>
<a name="l00346"></a>00346 <span class="comment">/** @defgroup ETH_Exported_Types ETH Exported Types</span>
<a name="l00347"></a>00347 <span class="comment">  * @{</span>
<a name="l00348"></a>00348 <span class="comment">  */</span>
<a name="l00349"></a>00349 <span class="comment"></span>
<a name="l00350"></a>00350 <span class="comment">/**</span>
<a name="l00351"></a>00351 <span class="comment">  * @brief  HAL State structures definition</span>
<a name="l00352"></a>00352 <span class="comment">  */</span>
<a name="l00353"></a>00353 <span class="keyword">typedef</span> <span class="keyword">enum</span>
<a name="l00354"></a>00354 {
<a name="l00355"></a>00355   HAL_ETH_STATE_RESET             = 0x00U,    <span class="comment">/*!&lt; Peripheral not yet Initialized or disabled         */</span>
<a name="l00356"></a>00356   HAL_ETH_STATE_READY             = 0x01U,    <span class="comment">/*!&lt; Peripheral Initialized and ready for use           */</span>
<a name="l00357"></a>00357   HAL_ETH_STATE_BUSY              = 0x02U,    <span class="comment">/*!&lt; an internal process is ongoing                     */</span>
<a name="l00358"></a>00358   HAL_ETH_STATE_BUSY_TX           = 0x12U,    <span class="comment">/*!&lt; Data Transmission process is ongoing               */</span>
<a name="l00359"></a>00359   HAL_ETH_STATE_BUSY_RX           = 0x22U,    <span class="comment">/*!&lt; Data Reception process is ongoing                  */</span>
<a name="l00360"></a>00360   HAL_ETH_STATE_BUSY_TX_RX        = 0x32U,    <span class="comment">/*!&lt; Data Transmission and Reception process is ongoing */</span>
<a name="l00361"></a>00361   HAL_ETH_STATE_BUSY_WR           = 0x42U,    <span class="comment">/*!&lt; Write process is ongoing                           */</span>
<a name="l00362"></a>00362   HAL_ETH_STATE_BUSY_RD           = 0x82U,    <span class="comment">/*!&lt; Read process is ongoing                            */</span>
<a name="l00363"></a>00363   HAL_ETH_STATE_TIMEOUT           = 0x03U,    <span class="comment">/*!&lt; Timeout state                                      */</span>
<a name="l00364"></a>00364   HAL_ETH_STATE_ERROR             = 0x04U     <span class="comment">/*!&lt; Reception process is ongoing                       */</span>
<a name="l00365"></a>00365 } HAL_ETH_StateTypeDef;
<a name="l00366"></a>00366 <span class="comment"></span>
<a name="l00367"></a>00367 <span class="comment">/**</span>
<a name="l00368"></a>00368 <span class="comment">  * @brief  ETH Init Structure definition</span>
<a name="l00369"></a>00369 <span class="comment">  */</span>
<a name="l00370"></a>00370 
<a name="l00371"></a>00371 <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00372"></a>00372 {
<a name="l00373"></a>00373   uint32_t             AutoNegotiation;           <span class="comment">/*!&lt; Selects or not the AutoNegotiation mode for the external PHY</span>
<a name="l00374"></a>00374 <span class="comment">                                                           The AutoNegotiation allows an automatic setting of the Speed (10/100Mbps)</span>
<a name="l00375"></a>00375 <span class="comment">                                                           and the mode (half/full-duplex).</span>
<a name="l00376"></a>00376 <span class="comment">                                                           This parameter can be a value of @ref ETH_AutoNegotiation */</span>
<a name="l00377"></a>00377 
<a name="l00378"></a>00378   uint32_t             Speed;                     <span class="comment">/*!&lt; Sets the Ethernet speed: 10/100 Mbps.</span>
<a name="l00379"></a>00379 <span class="comment">                                                           This parameter can be a value of @ref ETH_Speed */</span>
<a name="l00380"></a>00380 
<a name="l00381"></a>00381   uint32_t             DuplexMode;                <span class="comment">/*!&lt; Selects the MAC duplex mode: Half-Duplex or Full-Duplex mode</span>
<a name="l00382"></a>00382 <span class="comment">                                                           This parameter can be a value of @ref ETH_Duplex_Mode */</span>
<a name="l00383"></a>00383 
<a name="l00384"></a>00384   uint16_t             PhyAddress;                <span class="comment">/*!&lt; Ethernet PHY address.</span>
<a name="l00385"></a>00385 <span class="comment">                                                           This parameter must be a number between Min_Data = 0 and Max_Data = 32 */</span>
<a name="l00386"></a>00386 
<a name="l00387"></a>00387   uint8_t             *MACAddr;                   <span class="comment">/*!&lt; MAC Address of used Hardware: must be pointer on an array of 6 bytes */</span>
<a name="l00388"></a>00388 
<a name="l00389"></a>00389   uint32_t             RxMode;                    <span class="comment">/*!&lt; Selects the Ethernet Rx mode: Polling mode, Interrupt mode.</span>
<a name="l00390"></a>00390 <span class="comment">                                                           This parameter can be a value of @ref ETH_Rx_Mode */</span>
<a name="l00391"></a>00391 
<a name="l00392"></a>00392   uint32_t             ChecksumMode;              <span class="comment">/*!&lt; Selects if the checksum is check by hardware or by software.</span>
<a name="l00393"></a>00393 <span class="comment">                                                         This parameter can be a value of @ref ETH_Checksum_Mode */</span>
<a name="l00394"></a>00394 
<a name="l00395"></a>00395   uint32_t             MediaInterface;            <span class="comment">/*!&lt; Selects the media-independent interface or the reduced media-independent interface.</span>
<a name="l00396"></a>00396 <span class="comment">                                                         This parameter can be a value of @ref ETH_Media_Interface */</span>
<a name="l00397"></a>00397 
<a name="l00398"></a>00398 } ETH_InitTypeDef;
<a name="l00399"></a>00399 
<a name="l00400"></a>00400 <span class="comment"></span>
<a name="l00401"></a>00401 <span class="comment">/**</span>
<a name="l00402"></a>00402 <span class="comment"> * @brief  ETH MAC Configuration Structure definition</span>
<a name="l00403"></a>00403 <span class="comment"> */</span>
<a name="l00404"></a>00404 
<a name="l00405"></a>00405 <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00406"></a>00406 {
<a name="l00407"></a>00407   uint32_t             Watchdog;                  <span class="comment">/*!&lt; Selects or not the Watchdog timer</span>
<a name="l00408"></a>00408 <span class="comment">                                                           When enabled, the MAC allows no more then 2048 bytes to be received.</span>
<a name="l00409"></a>00409 <span class="comment">                                                           When disabled, the MAC can receive up to 16384 bytes.</span>
<a name="l00410"></a>00410 <span class="comment">                                                           This parameter can be a value of @ref ETH_Watchdog */</span>
<a name="l00411"></a>00411 
<a name="l00412"></a>00412   uint32_t             Jabber;                    <span class="comment">/*!&lt; Selects or not Jabber timer</span>
<a name="l00413"></a>00413 <span class="comment">                                                           When enabled, the MAC allows no more then 2048 bytes to be sent.</span>
<a name="l00414"></a>00414 <span class="comment">                                                           When disabled, the MAC can send up to 16384 bytes.</span>
<a name="l00415"></a>00415 <span class="comment">                                                           This parameter can be a value of @ref ETH_Jabber */</span>
<a name="l00416"></a>00416 
<a name="l00417"></a>00417   uint32_t             InterFrameGap;             <span class="comment">/*!&lt; Selects the minimum IFG between frames during transmission.</span>
<a name="l00418"></a>00418 <span class="comment">                                                           This parameter can be a value of @ref ETH_Inter_Frame_Gap */</span>
<a name="l00419"></a>00419 
<a name="l00420"></a>00420   uint32_t             CarrierSense;              <span class="comment">/*!&lt; Selects or not the Carrier Sense.</span>
<a name="l00421"></a>00421 <span class="comment">                                                           This parameter can be a value of @ref ETH_Carrier_Sense */</span>
<a name="l00422"></a>00422 
<a name="l00423"></a>00423   uint32_t             ReceiveOwn;                <span class="comment">/*!&lt; Selects or not the ReceiveOwn,</span>
<a name="l00424"></a>00424 <span class="comment">                                                           ReceiveOwn allows the reception of frames when the TX_EN signal is asserted</span>
<a name="l00425"></a>00425 <span class="comment">                                                           in Half-Duplex mode.</span>
<a name="l00426"></a>00426 <span class="comment">                                                           This parameter can be a value of @ref ETH_Receive_Own */</span>
<a name="l00427"></a>00427 
<a name="l00428"></a>00428   uint32_t             LoopbackMode;              <span class="comment">/*!&lt; Selects or not the internal MAC MII Loopback mode.</span>
<a name="l00429"></a>00429 <span class="comment">                                                           This parameter can be a value of @ref ETH_Loop_Back_Mode */</span>
<a name="l00430"></a>00430 
<a name="l00431"></a>00431   uint32_t             ChecksumOffload;           <span class="comment">/*!&lt; Selects or not the IPv4 checksum checking for received frame payloads&#39; TCP/UDP/ICMP headers.</span>
<a name="l00432"></a>00432 <span class="comment">                                                           This parameter can be a value of @ref ETH_Checksum_Offload */</span>
<a name="l00433"></a>00433 
<a name="l00434"></a>00434   uint32_t             RetryTransmission;         <span class="comment">/*!&lt; Selects or not the MAC attempt retries transmission, based on the settings of BL,</span>
<a name="l00435"></a>00435 <span class="comment">                                                           when a collision occurs (Half-Duplex mode).</span>
<a name="l00436"></a>00436 <span class="comment">                                                           This parameter can be a value of @ref ETH_Retry_Transmission */</span>
<a name="l00437"></a>00437 
<a name="l00438"></a>00438   uint32_t             AutomaticPadCRCStrip;      <span class="comment">/*!&lt; Selects or not the Automatic MAC Pad/CRC Stripping.</span>
<a name="l00439"></a>00439 <span class="comment">                                                           This parameter can be a value of @ref ETH_Automatic_Pad_CRC_Strip */</span>
<a name="l00440"></a>00440 
<a name="l00441"></a>00441   uint32_t             BackOffLimit;              <span class="comment">/*!&lt; Selects the BackOff limit value.</span>
<a name="l00442"></a>00442 <span class="comment">                                                           This parameter can be a value of @ref ETH_Back_Off_Limit */</span>
<a name="l00443"></a>00443 
<a name="l00444"></a>00444   uint32_t             DeferralCheck;             <span class="comment">/*!&lt; Selects or not the deferral check function (Half-Duplex mode).</span>
<a name="l00445"></a>00445 <span class="comment">                                                           This parameter can be a value of @ref ETH_Deferral_Check */</span>
<a name="l00446"></a>00446 
<a name="l00447"></a>00447   uint32_t             ReceiveAll;                <span class="comment">/*!&lt; Selects or not all frames reception by the MAC (No filtering).</span>
<a name="l00448"></a>00448 <span class="comment">                                                           This parameter can be a value of @ref ETH_Receive_All */</span>
<a name="l00449"></a>00449 
<a name="l00450"></a>00450   uint32_t             SourceAddrFilter;          <span class="comment">/*!&lt; Selects the Source Address Filter mode.</span>
<a name="l00451"></a>00451 <span class="comment">                                                           This parameter can be a value of @ref ETH_Source_Addr_Filter */</span>
<a name="l00452"></a>00452 
<a name="l00453"></a>00453   uint32_t             PassControlFrames;         <span class="comment">/*!&lt; Sets the forwarding mode of the control frames (including unicast and multicast PAUSE frames)</span>
<a name="l00454"></a>00454 <span class="comment">                                                           This parameter can be a value of @ref ETH_Pass_Control_Frames */</span>
<a name="l00455"></a>00455 
<a name="l00456"></a>00456   uint32_t             BroadcastFramesReception;  <span class="comment">/*!&lt; Selects or not the reception of Broadcast Frames.</span>
<a name="l00457"></a>00457 <span class="comment">                                                           This parameter can be a value of @ref ETH_Broadcast_Frames_Reception */</span>
<a name="l00458"></a>00458 
<a name="l00459"></a>00459   uint32_t             DestinationAddrFilter;     <span class="comment">/*!&lt; Sets the destination filter mode for both unicast and multicast frames.</span>
<a name="l00460"></a>00460 <span class="comment">                                                           This parameter can be a value of @ref ETH_Destination_Addr_Filter */</span>
<a name="l00461"></a>00461 
<a name="l00462"></a>00462   uint32_t             PromiscuousMode;           <span class="comment">/*!&lt; Selects or not the Promiscuous Mode</span>
<a name="l00463"></a>00463 <span class="comment">                                                           This parameter can be a value of @ref ETH_Promiscuous_Mode */</span>
<a name="l00464"></a>00464 
<a name="l00465"></a>00465   uint32_t             MulticastFramesFilter;     <span class="comment">/*!&lt; Selects the Multicast Frames filter mode: None/HashTableFilter/PerfectFilter/PerfectHashTableFilter.</span>
<a name="l00466"></a>00466 <span class="comment">                                                           This parameter can be a value of @ref ETH_Multicast_Frames_Filter */</span>
<a name="l00467"></a>00467 
<a name="l00468"></a>00468   uint32_t             UnicastFramesFilter;       <span class="comment">/*!&lt; Selects the Unicast Frames filter mode: HashTableFilter/PerfectFilter/PerfectHashTableFilter.</span>
<a name="l00469"></a>00469 <span class="comment">                                                           This parameter can be a value of @ref ETH_Unicast_Frames_Filter */</span>
<a name="l00470"></a>00470 
<a name="l00471"></a>00471   uint32_t             HashTableHigh;             <span class="comment">/*!&lt; This field holds the higher 32 bits of Hash table.</span>
<a name="l00472"></a>00472 <span class="comment">                                                           This parameter must be a number between Min_Data = 0x0 and Max_Data = 0xFFFFFFFFU */</span>
<a name="l00473"></a>00473 
<a name="l00474"></a>00474   uint32_t             HashTableLow;              <span class="comment">/*!&lt; This field holds the lower 32 bits of Hash table.</span>
<a name="l00475"></a>00475 <span class="comment">                                                           This parameter must be a number between Min_Data = 0x0 and Max_Data = 0xFFFFFFFFU  */</span>
<a name="l00476"></a>00476 
<a name="l00477"></a>00477   uint32_t             PauseTime;                 <span class="comment">/*!&lt; This field holds the value to be used in the Pause Time field in the transmit control frame.</span>
<a name="l00478"></a>00478 <span class="comment">                                                           This parameter must be a number between Min_Data = 0x0 and Max_Data = 0xFFFFU */</span>
<a name="l00479"></a>00479 
<a name="l00480"></a>00480   uint32_t             ZeroQuantaPause;           <span class="comment">/*!&lt; Selects or not the automatic generation of Zero-Quanta Pause Control frames.</span>
<a name="l00481"></a>00481 <span class="comment">                                                           This parameter can be a value of @ref ETH_Zero_Quanta_Pause */</span>
<a name="l00482"></a>00482 
<a name="l00483"></a>00483   uint32_t             PauseLowThreshold;         <span class="comment">/*!&lt; This field configures the threshold of the PAUSE to be checked for</span>
<a name="l00484"></a>00484 <span class="comment">                                                           automatic retransmission of PAUSE Frame.</span>
<a name="l00485"></a>00485 <span class="comment">                                                           This parameter can be a value of @ref ETH_Pause_Low_Threshold */</span>
<a name="l00486"></a>00486 
<a name="l00487"></a>00487   uint32_t             UnicastPauseFrameDetect;   <span class="comment">/*!&lt; Selects or not the MAC detection of the Pause frames (with MAC Address0</span>
<a name="l00488"></a>00488 <span class="comment">                                                           unicast address and unique multicast address).</span>
<a name="l00489"></a>00489 <span class="comment">                                                           This parameter can be a value of @ref ETH_Unicast_Pause_Frame_Detect */</span>
<a name="l00490"></a>00490 
<a name="l00491"></a>00491   uint32_t             ReceiveFlowControl;        <span class="comment">/*!&lt; Enables or disables the MAC to decode the received Pause frame and</span>
<a name="l00492"></a>00492 <span class="comment">                                                           disable its transmitter for a specified time (Pause Time)</span>
<a name="l00493"></a>00493 <span class="comment">                                                           This parameter can be a value of @ref ETH_Receive_Flow_Control */</span>
<a name="l00494"></a>00494 
<a name="l00495"></a>00495   uint32_t             TransmitFlowControl;       <span class="comment">/*!&lt; Enables or disables the MAC to transmit Pause frames (Full-Duplex mode)</span>
<a name="l00496"></a>00496 <span class="comment">                                                           or the MAC back-pressure operation (Half-Duplex mode)</span>
<a name="l00497"></a>00497 <span class="comment">                                                           This parameter can be a value of @ref ETH_Transmit_Flow_Control */</span>
<a name="l00498"></a>00498 
<a name="l00499"></a>00499   uint32_t             VLANTagComparison;         <span class="comment">/*!&lt; Selects the 12-bit VLAN identifier or the complete 16-bit VLAN tag for</span>
<a name="l00500"></a>00500 <span class="comment">                                                           comparison and filtering.</span>
<a name="l00501"></a>00501 <span class="comment">                                                           This parameter can be a value of @ref ETH_VLAN_Tag_Comparison */</span>
<a name="l00502"></a>00502 
<a name="l00503"></a>00503   uint32_t             VLANTagIdentifier;         <span class="comment">/*!&lt; Holds the VLAN tag identifier for receive frames */</span>
<a name="l00504"></a>00504 
<a name="l00505"></a>00505 } ETH_MACInitTypeDef;
<a name="l00506"></a>00506 <span class="comment"></span>
<a name="l00507"></a>00507 <span class="comment">/**</span>
<a name="l00508"></a>00508 <span class="comment">  * @brief  ETH DMA Configuration Structure definition</span>
<a name="l00509"></a>00509 <span class="comment">  */</span>
<a name="l00510"></a>00510 
<a name="l00511"></a>00511 <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00512"></a>00512 {
<a name="l00513"></a>00513   uint32_t              DropTCPIPChecksumErrorFrame; <span class="comment">/*!&lt; Selects or not the Dropping of TCP/IP Checksum Error Frames.</span>
<a name="l00514"></a>00514 <span class="comment">                                                             This parameter can be a value of @ref ETH_Drop_TCP_IP_Checksum_Error_Frame */</span>
<a name="l00515"></a>00515 
<a name="l00516"></a>00516   uint32_t             ReceiveStoreForward;         <span class="comment">/*!&lt; Enables or disables the Receive store and forward mode.</span>
<a name="l00517"></a>00517 <span class="comment">                                                             This parameter can be a value of @ref ETH_Receive_Store_Forward */</span>
<a name="l00518"></a>00518 
<a name="l00519"></a>00519   uint32_t             FlushReceivedFrame;          <span class="comment">/*!&lt; Enables or disables the flushing of received frames.</span>
<a name="l00520"></a>00520 <span class="comment">                                                             This parameter can be a value of @ref ETH_Flush_Received_Frame */</span>
<a name="l00521"></a>00521 
<a name="l00522"></a>00522   uint32_t             TransmitStoreForward;        <span class="comment">/*!&lt; Enables or disables Transmit store and forward mode.</span>
<a name="l00523"></a>00523 <span class="comment">                                                             This parameter can be a value of @ref ETH_Transmit_Store_Forward */</span>
<a name="l00524"></a>00524 
<a name="l00525"></a>00525   uint32_t             TransmitThresholdControl;    <span class="comment">/*!&lt; Selects or not the Transmit Threshold Control.</span>
<a name="l00526"></a>00526 <span class="comment">                                                             This parameter can be a value of @ref ETH_Transmit_Threshold_Control */</span>
<a name="l00527"></a>00527 
<a name="l00528"></a>00528   uint32_t             ForwardErrorFrames;          <span class="comment">/*!&lt; Selects or not the forward to the DMA of erroneous frames.</span>
<a name="l00529"></a>00529 <span class="comment">                                                             This parameter can be a value of @ref ETH_Forward_Error_Frames */</span>
<a name="l00530"></a>00530 
<a name="l00531"></a>00531   uint32_t             ForwardUndersizedGoodFrames; <span class="comment">/*!&lt; Enables or disables the Rx FIFO to forward Undersized frames (frames with no Error</span>
<a name="l00532"></a>00532 <span class="comment">                                                             and length less than 64 bytes) including pad-bytes and CRC)</span>
<a name="l00533"></a>00533 <span class="comment">                                                             This parameter can be a value of @ref ETH_Forward_Undersized_Good_Frames */</span>
<a name="l00534"></a>00534 
<a name="l00535"></a>00535   uint32_t             ReceiveThresholdControl;     <span class="comment">/*!&lt; Selects the threshold level of the Receive FIFO.</span>
<a name="l00536"></a>00536 <span class="comment">                                                             This parameter can be a value of @ref ETH_Receive_Threshold_Control */</span>
<a name="l00537"></a>00537 
<a name="l00538"></a>00538   uint32_t             SecondFrameOperate;          <span class="comment">/*!&lt; Selects or not the Operate on second frame mode, which allows the DMA to process a second</span>
<a name="l00539"></a>00539 <span class="comment">                                                             frame of Transmit data even before obtaining the status for the first frame.</span>
<a name="l00540"></a>00540 <span class="comment">                                                             This parameter can be a value of @ref ETH_Second_Frame_Operate */</span>
<a name="l00541"></a>00541 
<a name="l00542"></a>00542   uint32_t             AddressAlignedBeats;         <span class="comment">/*!&lt; Enables or disables the Address Aligned Beats.</span>
<a name="l00543"></a>00543 <span class="comment">                                                             This parameter can be a value of @ref ETH_Address_Aligned_Beats */</span>
<a name="l00544"></a>00544 
<a name="l00545"></a>00545   uint32_t             FixedBurst;                  <span class="comment">/*!&lt; Enables or disables the AHB Master interface fixed burst transfers.</span>
<a name="l00546"></a>00546 <span class="comment">                                                             This parameter can be a value of @ref ETH_Fixed_Burst */</span>
<a name="l00547"></a>00547 
<a name="l00548"></a>00548   uint32_t             RxDMABurstLength;            <span class="comment">/*!&lt; Indicates the maximum number of beats to be transferred in one Rx DMA transaction.</span>
<a name="l00549"></a>00549 <span class="comment">                                                             This parameter can be a value of @ref ETH_Rx_DMA_Burst_Length */</span>
<a name="l00550"></a>00550 
<a name="l00551"></a>00551   uint32_t             TxDMABurstLength;            <span class="comment">/*!&lt; Indicates the maximum number of beats to be transferred in one Tx DMA transaction.</span>
<a name="l00552"></a>00552 <span class="comment">                                                             This parameter can be a value of @ref ETH_Tx_DMA_Burst_Length */</span>
<a name="l00553"></a>00553 
<a name="l00554"></a>00554   uint32_t             DescriptorSkipLength;        <span class="comment">/*!&lt; Specifies the number of word to skip between two unchained descriptors (Ring mode)</span>
<a name="l00555"></a>00555 <span class="comment">                                                             This parameter must be a number between Min_Data = 0 and Max_Data = 32 */</span>
<a name="l00556"></a>00556 
<a name="l00557"></a>00557   uint32_t             DMAArbitration;              <span class="comment">/*!&lt; Selects the DMA Tx/Rx arbitration.</span>
<a name="l00558"></a>00558 <span class="comment">                                                             This parameter can be a value of @ref ETH_DMA_Arbitration */</span>
<a name="l00559"></a>00559 } ETH_DMAInitTypeDef;
<a name="l00560"></a>00560 
<a name="l00561"></a>00561 <span class="comment"></span>
<a name="l00562"></a>00562 <span class="comment">/**</span>
<a name="l00563"></a>00563 <span class="comment">  * @brief  ETH DMA Descriptors data structure definition</span>
<a name="l00564"></a>00564 <span class="comment">  */</span>
<a name="l00565"></a>00565 
<a name="l00566"></a>00566 <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00567"></a>00567 {
<a name="l00568"></a>00568   __IO uint32_t   Status;           <span class="comment">/*!&lt; Status */</span>
<a name="l00569"></a>00569 
<a name="l00570"></a>00570   uint32_t   ControlBufferSize;     <span class="comment">/*!&lt; Control and Buffer1, Buffer2 lengths */</span>
<a name="l00571"></a>00571 
<a name="l00572"></a>00572   uint32_t   Buffer1Addr;           <span class="comment">/*!&lt; Buffer1 address pointer */</span>
<a name="l00573"></a>00573 
<a name="l00574"></a>00574   uint32_t   Buffer2NextDescAddr;   <span class="comment">/*!&lt; Buffer2 or next descriptor address pointer */</span>
<a name="l00575"></a>00575 
<a name="l00576"></a>00576 } ETH_DMADescTypeDef;
<a name="l00577"></a>00577 <span class="comment"></span>
<a name="l00578"></a>00578 <span class="comment">/**</span>
<a name="l00579"></a>00579 <span class="comment">  * @brief  Received Frame Informations structure definition</span>
<a name="l00580"></a>00580 <span class="comment">  */</span>
<a name="l00581"></a>00581 <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00582"></a>00582 {
<a name="l00583"></a>00583   ETH_DMADescTypeDef *FSRxDesc;          <span class="comment">/*!&lt; First Segment Rx Desc */</span>
<a name="l00584"></a>00584 
<a name="l00585"></a>00585   ETH_DMADescTypeDef *LSRxDesc;          <span class="comment">/*!&lt; Last Segment Rx Desc */</span>
<a name="l00586"></a>00586 
<a name="l00587"></a>00587   uint32_t  SegCount;                    <span class="comment">/*!&lt; Segment count */</span>
<a name="l00588"></a>00588 
<a name="l00589"></a>00589   uint32_t length;                       <span class="comment">/*!&lt; Frame length */</span>
<a name="l00590"></a>00590 
<a name="l00591"></a>00591   uint32_t buffer;                       <span class="comment">/*!&lt; Frame buffer */</span>
<a name="l00592"></a>00592 
<a name="l00593"></a>00593 } ETH_DMARxFrameInfos;
<a name="l00594"></a>00594 <span class="comment"></span>
<a name="l00595"></a>00595 <span class="comment">/**</span>
<a name="l00596"></a>00596 <span class="comment">  * @brief  ETH Handle Structure definition</span>
<a name="l00597"></a>00597 <span class="comment">  */</span>
<a name="l00598"></a>00598 
<a name="l00599"></a>00599 <span class="preprocessor">#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)</span>
<a name="l00600"></a>00600 <span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">struct </span>__ETH_HandleTypeDef
<a name="l00601"></a>00601 #else
<a name="l00602"></a>00602 typedef struct
<a name="l00603"></a>00603 #endif <span class="comment">/* USE_HAL_ETH_REGISTER_CALLBACKS */</span>
<a name="l00604"></a>00604 {
<a name="l00605"></a>00605   ETH_TypeDef                *Instance;     <span class="comment">/*!&lt; Register base address       */</span>
<a name="l00606"></a>00606 
<a name="l00607"></a>00607   ETH_InitTypeDef            Init;          <span class="comment">/*!&lt; Ethernet Init Configuration */</span>
<a name="l00608"></a>00608 
<a name="l00609"></a>00609   uint32_t                   LinkStatus;    <span class="comment">/*!&lt; Ethernet link status        */</span>
<a name="l00610"></a>00610 
<a name="l00611"></a>00611   ETH_DMADescTypeDef         *RxDesc;       <span class="comment">/*!&lt; Rx descriptor to Get        */</span>
<a name="l00612"></a>00612 
<a name="l00613"></a>00613   ETH_DMADescTypeDef         *TxDesc;       <span class="comment">/*!&lt; Tx descriptor to Set        */</span>
<a name="l00614"></a>00614 
<a name="l00615"></a>00615   ETH_DMARxFrameInfos        RxFrameInfos;  <span class="comment">/*!&lt; last Rx frame infos         */</span>
<a name="l00616"></a>00616 
<a name="l00617"></a>00617   __IO HAL_ETH_StateTypeDef  State;         <span class="comment">/*!&lt; ETH communication state     */</span>
<a name="l00618"></a>00618 
<a name="l00619"></a>00619   HAL_LockTypeDef            Lock;          <span class="comment">/*!&lt; ETH Lock                    */</span>
<a name="l00620"></a>00620 
<a name="l00621"></a>00621 <span class="preprocessor">#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)</span>
<a name="l00622"></a>00622 <span class="preprocessor"></span>
<a name="l00623"></a>00623   void (* TxCpltCallback)(<span class="keyword">struct </span>__ETH_HandleTypeDef *heth);            <span class="comment">/*!&lt; ETH Tx Complete Callback   */</span>
<a name="l00624"></a>00624   void (* RxCpltCallback)(<span class="keyword">struct </span>__ETH_HandleTypeDef *heth);            <span class="comment">/*!&lt; ETH Rx  Complete Callback   */</span>
<a name="l00625"></a>00625   void (* DMAErrorCallback)(<span class="keyword">struct </span>__ETH_HandleTypeDef *heth);          <span class="comment">/*!&lt; DMA Error Callback      */</span>
<a name="l00626"></a>00626   void (* MspInitCallback)(<span class="keyword">struct </span>__ETH_HandleTypeDef *heth);           <span class="comment">/*!&lt; ETH Msp Init callback       */</span>
<a name="l00627"></a>00627   void (* MspDeInitCallback)(<span class="keyword">struct </span>__ETH_HandleTypeDef *heth);         <span class="comment">/*!&lt; ETH Msp DeInit callback     */</span>
<a name="l00628"></a>00628 
<a name="l00629"></a>00629 <span class="preprocessor">#endif  </span><span class="comment">/* USE_HAL_ETH_REGISTER_CALLBACKS */</span>
<a name="l00630"></a>00630 
<a name="l00631"></a>00631 } ETH_HandleTypeDef;
<a name="l00632"></a>00632 
<a name="l00633"></a>00633 <span class="preprocessor">#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)</span>
<a name="l00634"></a>00634 <span class="preprocessor"></span><span class="comment">/**</span>
<a name="l00635"></a>00635 <span class="comment">  * @brief  HAL ETH Callback ID enumeration definition</span>
<a name="l00636"></a>00636 <span class="comment">  */</span>
<a name="l00637"></a>00637 <span class="keyword">typedef</span> <span class="keyword">enum</span>
<a name="l00638"></a>00638 {
<a name="l00639"></a>00639   HAL_ETH_MSPINIT_CB_ID            = 0x00U,    <span class="comment">/*!&lt; ETH MspInit callback ID            */</span>
<a name="l00640"></a>00640   HAL_ETH_MSPDEINIT_CB_ID          = 0x01U,    <span class="comment">/*!&lt; ETH MspDeInit callback ID          */</span>
<a name="l00641"></a>00641   HAL_ETH_TX_COMPLETE_CB_ID        = 0x02U,    <span class="comment">/*!&lt; ETH Tx Complete Callback ID        */</span>
<a name="l00642"></a>00642   HAL_ETH_RX_COMPLETE_CB_ID        = 0x03U,    <span class="comment">/*!&lt; ETH Rx Complete Callback ID        */</span>
<a name="l00643"></a>00643   HAL_ETH_DMA_ERROR_CB_ID          = 0x04U,    <span class="comment">/*!&lt; ETH DMA Error Callback ID          */</span>
<a name="l00644"></a>00644 
<a name="l00645"></a>00645 } HAL_ETH_CallbackIDTypeDef;
<a name="l00646"></a>00646 <span class="comment"></span>
<a name="l00647"></a>00647 <span class="comment">/**</span>
<a name="l00648"></a>00648 <span class="comment">  * @brief  HAL ETH Callback pointer definition</span>
<a name="l00649"></a>00649 <span class="comment">  */</span>
<a name="l00650"></a>00650 <span class="keyword">typedef</span>  void (*pETH_CallbackTypeDef)(ETH_HandleTypeDef *heth);  <span class="comment">/*!&lt; pointer to an ETH callback function */</span>
<a name="l00651"></a>00651 
<a name="l00652"></a>00652 <span class="preprocessor">#endif </span><span class="comment">/* USE_HAL_ETH_REGISTER_CALLBACKS */</span>
<a name="l00653"></a>00653 <span class="comment"></span>
<a name="l00654"></a>00654 <span class="comment">/**</span>
<a name="l00655"></a>00655 <span class="comment"> * @}</span>
<a name="l00656"></a>00656 <span class="comment"> */</span>
<a name="l00657"></a>00657 
<a name="l00658"></a>00658 <span class="comment">/* Exported constants --------------------------------------------------------*/</span><span class="comment"></span>
<a name="l00659"></a>00659 <span class="comment">/** @defgroup ETH_Exported_Constants ETH Exported Constants</span>
<a name="l00660"></a>00660 <span class="comment">  * @{</span>
<a name="l00661"></a>00661 <span class="comment">  */</span>
<a name="l00662"></a>00662 <span class="comment"></span>
<a name="l00663"></a>00663 <span class="comment">/** @defgroup ETH_Buffers_setting ETH Buffers setting</span>
<a name="l00664"></a>00664 <span class="comment">  * @{</span>
<a name="l00665"></a>00665 <span class="comment">  */</span>
<a name="l00666"></a>00666 <span class="preprocessor">#define ETH_MAX_PACKET_SIZE       1524U    </span><span class="comment">/*!&lt; ETH_HEADER + ETH_EXTRA + ETH_VLAN_TAG + ETH_MAX_ETH_PAYLOAD + ETH_CRC */</span>
<a name="l00667"></a>00667 <span class="preprocessor">#define ETH_HEADER                14U      </span><span class="comment">/*!&lt; 6 byte Dest addr, 6 byte Src addr, 2 byte length/type */</span>
<a name="l00668"></a>00668 <span class="preprocessor">#define ETH_CRC                   4U       </span><span class="comment">/*!&lt; Ethernet CRC */</span>
<a name="l00669"></a>00669 <span class="preprocessor">#define ETH_EXTRA                 2U       </span><span class="comment">/*!&lt; Extra bytes in some cases */</span>
<a name="l00670"></a>00670 <span class="preprocessor">#define ETH_VLAN_TAG              4U       </span><span class="comment">/*!&lt; optional 802.1q VLAN Tag */</span>
<a name="l00671"></a>00671 <span class="preprocessor">#define ETH_MIN_ETH_PAYLOAD       46U      </span><span class="comment">/*!&lt; Minimum Ethernet payload size */</span>
<a name="l00672"></a>00672 <span class="preprocessor">#define ETH_MAX_ETH_PAYLOAD       1500U    </span><span class="comment">/*!&lt; Maximum Ethernet payload size */</span>
<a name="l00673"></a>00673 <span class="preprocessor">#define ETH_JUMBO_FRAME_PAYLOAD   9000U    </span><span class="comment">/*!&lt; Jumbo frame payload size */</span>
<a name="l00674"></a>00674 
<a name="l00675"></a>00675 <span class="comment">/* Ethernet driver receive buffers are organized in a chained linked-list, when</span>
<a name="l00676"></a>00676 <span class="comment">   an ethernet packet is received, the Rx-DMA will transfer the packet from RxFIFO</span>
<a name="l00677"></a>00677 <span class="comment">   to the driver receive buffers memory.</span>
<a name="l00678"></a>00678 <span class="comment"></span>
<a name="l00679"></a>00679 <span class="comment">   Depending on the size of the received ethernet packet and the size of</span>
<a name="l00680"></a>00680 <span class="comment">   each ethernet driver receive buffer, the received packet can take one or more</span>
<a name="l00681"></a>00681 <span class="comment">   ethernet driver receive buffer.</span>
<a name="l00682"></a>00682 <span class="comment"></span>
<a name="l00683"></a>00683 <span class="comment">   In below are defined the size of one ethernet driver receive buffer ETH_RX_BUF_SIZE</span>
<a name="l00684"></a>00684 <span class="comment">   and the total count of the driver receive buffers ETH_RXBUFNB.</span>
<a name="l00685"></a>00685 <span class="comment"></span>
<a name="l00686"></a>00686 <span class="comment">   The configured value for ETH_RX_BUF_SIZE and ETH_RXBUFNB are only provided as</span>
<a name="l00687"></a>00687 <span class="comment">   example, they can be reconfigured in the application layer to fit the application</span>
<a name="l00688"></a>00688 <span class="comment">   needs */</span>
<a name="l00689"></a>00689 
<a name="l00690"></a>00690 <span class="comment">/* Here we configure each Ethernet driver receive buffer to fit the Max size Ethernet</span>
<a name="l00691"></a>00691 <span class="comment">   packet */</span>
<a name="l00692"></a>00692 <span class="preprocessor">#ifndef ETH_RX_BUF_SIZE</span>
<a name="l00693"></a>00693 <span class="preprocessor"></span><span class="preprocessor">#define ETH_RX_BUF_SIZE         ETH_MAX_PACKET_SIZE</span>
<a name="l00694"></a>00694 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00695"></a>00695 <span class="preprocessor"></span>
<a name="l00696"></a>00696 <span class="comment">/* 5 Ethernet driver receive buffers are used (in a chained linked list)*/</span>
<a name="l00697"></a>00697 <span class="preprocessor">#ifndef ETH_RXBUFNB</span>
<a name="l00698"></a>00698 <span class="preprocessor"></span><span class="preprocessor">#define ETH_RXBUFNB             5U     </span><span class="comment">/*  5 Rx buffers of size ETH_RX_BUF_SIZE */</span>
<a name="l00699"></a>00699 <span class="preprocessor">#endif</span>
<a name="l00700"></a>00700 <span class="preprocessor"></span>
<a name="l00701"></a>00701 
<a name="l00702"></a>00702 <span class="comment">/* Ethernet driver transmit buffers are organized in a chained linked-list, when</span>
<a name="l00703"></a>00703 <span class="comment">   an ethernet packet is transmitted, Tx-DMA will transfer the packet from the</span>
<a name="l00704"></a>00704 <span class="comment">   driver transmit buffers memory to the TxFIFO.</span>
<a name="l00705"></a>00705 <span class="comment"></span>
<a name="l00706"></a>00706 <span class="comment">   Depending on the size of the Ethernet packet to be transmitted and the size of</span>
<a name="l00707"></a>00707 <span class="comment">   each ethernet driver transmit buffer, the packet to be transmitted can take</span>
<a name="l00708"></a>00708 <span class="comment">   one or more ethernet driver transmit buffer.</span>
<a name="l00709"></a>00709 <span class="comment"></span>
<a name="l00710"></a>00710 <span class="comment">   In below are defined the size of one ethernet driver transmit buffer ETH_TX_BUF_SIZE</span>
<a name="l00711"></a>00711 <span class="comment">   and the total count of the driver transmit buffers ETH_TXBUFNB.</span>
<a name="l00712"></a>00712 <span class="comment"></span>
<a name="l00713"></a>00713 <span class="comment">   The configured value for ETH_TX_BUF_SIZE and ETH_TXBUFNB are only provided as</span>
<a name="l00714"></a>00714 <span class="comment">   example, they can be reconfigured in the application layer to fit the application</span>
<a name="l00715"></a>00715 <span class="comment">   needs */</span>
<a name="l00716"></a>00716 
<a name="l00717"></a>00717 <span class="comment">/* Here we configure each Ethernet driver transmit buffer to fit the Max size Ethernet</span>
<a name="l00718"></a>00718 <span class="comment">   packet */</span>
<a name="l00719"></a>00719 <span class="preprocessor">#ifndef ETH_TX_BUF_SIZE</span>
<a name="l00720"></a>00720 <span class="preprocessor"></span><span class="preprocessor">#define ETH_TX_BUF_SIZE         ETH_MAX_PACKET_SIZE</span>
<a name="l00721"></a>00721 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00722"></a>00722 <span class="preprocessor"></span>
<a name="l00723"></a>00723 <span class="comment">/* 5 ethernet driver transmit buffers are used (in a chained linked list)*/</span>
<a name="l00724"></a>00724 <span class="preprocessor">#ifndef ETH_TXBUFNB</span>
<a name="l00725"></a>00725 <span class="preprocessor"></span><span class="preprocessor">#define ETH_TXBUFNB             5U      </span><span class="comment">/* 5  Tx buffers of size ETH_TX_BUF_SIZE */</span>
<a name="l00726"></a>00726 <span class="preprocessor">#endif</span>
<a name="l00727"></a>00727 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00728"></a>00728 <span class="comment">/**</span>
<a name="l00729"></a>00729 <span class="comment"> * @}</span>
<a name="l00730"></a>00730 <span class="comment"> */</span>
<a name="l00731"></a>00731 <span class="comment"></span>
<a name="l00732"></a>00732 <span class="comment">/** @defgroup ETH_DMA_TX_Descriptor ETH DMA TX Descriptor</span>
<a name="l00733"></a>00733 <span class="comment">  * @{</span>
<a name="l00734"></a>00734 <span class="comment">  */</span>
<a name="l00735"></a>00735 
<a name="l00736"></a>00736 <span class="comment">/*</span>
<a name="l00737"></a>00737 <span class="comment">   DMA Tx Descriptor</span>
<a name="l00738"></a>00738 <span class="comment">  -----------------------------------------------------------------------------------------------</span>
<a name="l00739"></a>00739 <span class="comment">  TDES0 | OWN(31) | CTRL[30:26] | Reserved[25:24] | CTRL[23:20] | Reserved[19:17] | Status[16:0] |</span>
<a name="l00740"></a>00740 <span class="comment">  -----------------------------------------------------------------------------------------------</span>
<a name="l00741"></a>00741 <span class="comment">  TDES1 | Reserved[31:29] | Buffer2 ByteCount[28:16] | Reserved[15:13] | Buffer1 ByteCount[12:0] |</span>
<a name="l00742"></a>00742 <span class="comment">  -----------------------------------------------------------------------------------------------</span>
<a name="l00743"></a>00743 <span class="comment">  TDES2 |                         Buffer1 Address [31:0]                                         |</span>
<a name="l00744"></a>00744 <span class="comment">  -----------------------------------------------------------------------------------------------</span>
<a name="l00745"></a>00745 <span class="comment">  TDES3 |                   Buffer2 Address [31:0] / Next Descriptor Address [31:0]              |</span>
<a name="l00746"></a>00746 <span class="comment">  -----------------------------------------------------------------------------------------------</span>
<a name="l00747"></a>00747 <span class="comment">*/</span>
<a name="l00748"></a>00748 <span class="comment"></span>
<a name="l00749"></a>00749 <span class="comment">/**</span>
<a name="l00750"></a>00750 <span class="comment">  * @brief  Bit definition of TDES0 register: DMA Tx descriptor status register</span>
<a name="l00751"></a>00751 <span class="comment">  */</span>
<a name="l00752"></a>00752 <span class="preprocessor">#define ETH_DMATXDESC_OWN                     0x80000000U  </span><span class="comment">/*!&lt; OWN bit: descriptor is owned by DMA engine */</span>
<a name="l00753"></a>00753 <span class="preprocessor">#define ETH_DMATXDESC_IC                      0x40000000U  </span><span class="comment">/*!&lt; Interrupt on Completion */</span>
<a name="l00754"></a>00754 <span class="preprocessor">#define ETH_DMATXDESC_LS                      0x20000000U  </span><span class="comment">/*!&lt; Last Segment */</span>
<a name="l00755"></a>00755 <span class="preprocessor">#define ETH_DMATXDESC_FS                      0x10000000U  </span><span class="comment">/*!&lt; First Segment */</span>
<a name="l00756"></a>00756 <span class="preprocessor">#define ETH_DMATXDESC_DC                      0x08000000U  </span><span class="comment">/*!&lt; Disable CRC */</span>
<a name="l00757"></a>00757 <span class="preprocessor">#define ETH_DMATXDESC_DP                      0x04000000U  </span><span class="comment">/*!&lt; Disable Padding */</span>
<a name="l00758"></a>00758 <span class="preprocessor">#define ETH_DMATXDESC_TTSE                    0x02000000U  </span><span class="comment">/*!&lt; Transmit Time Stamp Enable */</span>
<a name="l00759"></a>00759 <span class="preprocessor">#define ETH_DMATXDESC_CIC                     0x00C00000U  </span><span class="comment">/*!&lt; Checksum Insertion Control: 4 cases */</span>
<a name="l00760"></a>00760 <span class="preprocessor">#define ETH_DMATXDESC_CIC_BYPASS              0x00000000U  </span><span class="comment">/*!&lt; Do Nothing: Checksum Engine is bypassed */</span>
<a name="l00761"></a>00761 <span class="preprocessor">#define ETH_DMATXDESC_CIC_IPV4HEADER          0x00400000U  </span><span class="comment">/*!&lt; IPV4 header Checksum Insertion */</span>
<a name="l00762"></a>00762 <span class="preprocessor">#define ETH_DMATXDESC_CIC_TCPUDPICMP_SEGMENT  0x00800000U  </span><span class="comment">/*!&lt; TCP/UDP/ICMP Checksum Insertion calculated over segment only */</span>
<a name="l00763"></a>00763 <span class="preprocessor">#define ETH_DMATXDESC_CIC_TCPUDPICMP_FULL     0x00C00000U  </span><span class="comment">/*!&lt; TCP/UDP/ICMP Checksum Insertion fully calculated */</span>
<a name="l00764"></a>00764 <span class="preprocessor">#define ETH_DMATXDESC_TER                     0x00200000U  </span><span class="comment">/*!&lt; Transmit End of Ring */</span>
<a name="l00765"></a>00765 <span class="preprocessor">#define ETH_DMATXDESC_TCH                     0x00100000U  </span><span class="comment">/*!&lt; Second Address Chained */</span>
<a name="l00766"></a>00766 <span class="preprocessor">#define ETH_DMATXDESC_TTSS                    0x00020000U  </span><span class="comment">/*!&lt; Tx Time Stamp Status */</span>
<a name="l00767"></a>00767 <span class="preprocessor">#define ETH_DMATXDESC_IHE                     0x00010000U  </span><span class="comment">/*!&lt; IP Header Error */</span>
<a name="l00768"></a>00768 <span class="preprocessor">#define ETH_DMATXDESC_ES                      0x00008000U  </span><span class="comment">/*!&lt; Error summary: OR of the following bits: UE || ED || EC || LCO || NC || LCA || FF || JT */</span>
<a name="l00769"></a>00769 <span class="preprocessor">#define ETH_DMATXDESC_JT                      0x00004000U  </span><span class="comment">/*!&lt; Jabber Timeout */</span>
<a name="l00770"></a>00770 <span class="preprocessor">#define ETH_DMATXDESC_FF                      0x00002000U  </span><span class="comment">/*!&lt; Frame Flushed: DMA/MTL flushed the frame due to SW flush */</span>
<a name="l00771"></a>00771 <span class="preprocessor">#define ETH_DMATXDESC_PCE                     0x00001000U  </span><span class="comment">/*!&lt; Payload Checksum Error */</span>
<a name="l00772"></a>00772 <span class="preprocessor">#define ETH_DMATXDESC_LCA                     0x00000800U  </span><span class="comment">/*!&lt; Loss of Carrier: carrier lost during transmission */</span>
<a name="l00773"></a>00773 <span class="preprocessor">#define ETH_DMATXDESC_NC                      0x00000400U  </span><span class="comment">/*!&lt; No Carrier: no carrier signal from the transceiver */</span>
<a name="l00774"></a>00774 <span class="preprocessor">#define ETH_DMATXDESC_LCO                     0x00000200U  </span><span class="comment">/*!&lt; Late Collision: transmission aborted due to collision */</span>
<a name="l00775"></a>00775 <span class="preprocessor">#define ETH_DMATXDESC_EC                      0x00000100U  </span><span class="comment">/*!&lt; Excessive Collision: transmission aborted after 16 collisions */</span>
<a name="l00776"></a>00776 <span class="preprocessor">#define ETH_DMATXDESC_VF                      0x00000080U  </span><span class="comment">/*!&lt; VLAN Frame */</span>
<a name="l00777"></a>00777 <span class="preprocessor">#define ETH_DMATXDESC_CC                      0x00000078U  </span><span class="comment">/*!&lt; Collision Count */</span>
<a name="l00778"></a>00778 <span class="preprocessor">#define ETH_DMATXDESC_ED                      0x00000004U  </span><span class="comment">/*!&lt; Excessive Deferral */</span>
<a name="l00779"></a>00779 <span class="preprocessor">#define ETH_DMATXDESC_UF                      0x00000002U  </span><span class="comment">/*!&lt; Underflow Error: late data arrival from the memory */</span>
<a name="l00780"></a>00780 <span class="preprocessor">#define ETH_DMATXDESC_DB                      0x00000001U  </span><span class="comment">/*!&lt; Deferred Bit */</span>
<a name="l00781"></a>00781 <span class="comment"></span>
<a name="l00782"></a>00782 <span class="comment">/**</span>
<a name="l00783"></a>00783 <span class="comment">  * @brief  Bit definition of TDES1 register</span>
<a name="l00784"></a>00784 <span class="comment">  */</span>
<a name="l00785"></a>00785 <span class="preprocessor">#define ETH_DMATXDESC_TBS2  0x1FFF0000U  </span><span class="comment">/*!&lt; Transmit Buffer2 Size */</span>
<a name="l00786"></a>00786 <span class="preprocessor">#define ETH_DMATXDESC_TBS1  0x00001FFFU  </span><span class="comment">/*!&lt; Transmit Buffer1 Size */</span>
<a name="l00787"></a>00787 <span class="comment"></span>
<a name="l00788"></a>00788 <span class="comment">/**</span>
<a name="l00789"></a>00789 <span class="comment">  * @brief  Bit definition of TDES2 register</span>
<a name="l00790"></a>00790 <span class="comment">  */</span>
<a name="l00791"></a>00791 <span class="preprocessor">#define ETH_DMATXDESC_B1AP  0xFFFFFFFFU  </span><span class="comment">/*!&lt; Buffer1 Address Pointer */</span>
<a name="l00792"></a>00792 <span class="comment"></span>
<a name="l00793"></a>00793 <span class="comment">/**</span>
<a name="l00794"></a>00794 <span class="comment">  * @brief  Bit definition of TDES3 register</span>
<a name="l00795"></a>00795 <span class="comment">  */</span>
<a name="l00796"></a>00796 <span class="preprocessor">#define ETH_DMATXDESC_B2AP  0xFFFFFFFFU  </span><span class="comment">/*!&lt; Buffer2 Address Pointer */</span>
<a name="l00797"></a>00797 <span class="comment"></span>
<a name="l00798"></a>00798 <span class="comment">/**</span>
<a name="l00799"></a>00799 <span class="comment">  * @}</span>
<a name="l00800"></a>00800 <span class="comment">  */</span><span class="comment"></span>
<a name="l00801"></a>00801 <span class="comment">/** @defgroup ETH_DMA_RX_Descriptor ETH DMA RX Descriptor</span>
<a name="l00802"></a>00802 <span class="comment">  * @{</span>
<a name="l00803"></a>00803 <span class="comment">  */</span>
<a name="l00804"></a>00804 
<a name="l00805"></a>00805 <span class="comment">/*</span>
<a name="l00806"></a>00806 <span class="comment">  DMA Rx Descriptor</span>
<a name="l00807"></a>00807 <span class="comment">  --------------------------------------------------------------------------------------------------------------------</span>
<a name="l00808"></a>00808 <span class="comment">  RDES0 | OWN(31) |                                             Status [30:0]                                          |</span>
<a name="l00809"></a>00809 <span class="comment">  ---------------------------------------------------------------------------------------------------------------------</span>
<a name="l00810"></a>00810 <span class="comment">  RDES1 | CTRL(31) | Reserved[30:29] | Buffer2 ByteCount[28:16] | CTRL[15:14] | Reserved(13) | Buffer1 ByteCount[12:0] |</span>
<a name="l00811"></a>00811 <span class="comment">  ---------------------------------------------------------------------------------------------------------------------</span>
<a name="l00812"></a>00812 <span class="comment">  RDES2 |                                       Buffer1 Address [31:0]                                                 |</span>
<a name="l00813"></a>00813 <span class="comment">  ---------------------------------------------------------------------------------------------------------------------</span>
<a name="l00814"></a>00814 <span class="comment">  RDES3 |                          Buffer2 Address [31:0] / Next Descriptor Address [31:0]                             |</span>
<a name="l00815"></a>00815 <span class="comment">  ---------------------------------------------------------------------------------------------------------------------</span>
<a name="l00816"></a>00816 <span class="comment">*/</span>
<a name="l00817"></a>00817 <span class="comment"></span>
<a name="l00818"></a>00818 <span class="comment">/**</span>
<a name="l00819"></a>00819 <span class="comment">  * @brief  Bit definition of RDES0 register: DMA Rx descriptor status register</span>
<a name="l00820"></a>00820 <span class="comment">  */</span>
<a name="l00821"></a>00821 <span class="preprocessor">#define ETH_DMARXDESC_OWN         0x80000000U  </span><span class="comment">/*!&lt; OWN bit: descriptor is owned by DMA engine  */</span>
<a name="l00822"></a>00822 <span class="preprocessor">#define ETH_DMARXDESC_AFM         0x40000000U  </span><span class="comment">/*!&lt; DA Filter Fail for the rx frame  */</span>
<a name="l00823"></a>00823 <span class="preprocessor">#define ETH_DMARXDESC_FL          0x3FFF0000U  </span><span class="comment">/*!&lt; Receive descriptor frame length  */</span>
<a name="l00824"></a>00824 <span class="preprocessor">#define ETH_DMARXDESC_ES          0x00008000U  </span><span class="comment">/*!&lt; Error summary: OR of the following bits: DE || OE || IPC || LC || RWT || RE || CE */</span>
<a name="l00825"></a>00825 <span class="preprocessor">#define ETH_DMARXDESC_DE          0x00004000U  </span><span class="comment">/*!&lt; Descriptor error: no more descriptors for receive frame  */</span>
<a name="l00826"></a>00826 <span class="preprocessor">#define ETH_DMARXDESC_SAF         0x00002000U  </span><span class="comment">/*!&lt; SA Filter Fail for the received frame */</span>
<a name="l00827"></a>00827 <span class="preprocessor">#define ETH_DMARXDESC_LE          0x00001000U  </span><span class="comment">/*!&lt; Frame size not matching with length field */</span>
<a name="l00828"></a>00828 <span class="preprocessor">#define ETH_DMARXDESC_OE          0x00000800U  </span><span class="comment">/*!&lt; Overflow Error: Frame was damaged due to buffer overflow */</span>
<a name="l00829"></a>00829 <span class="preprocessor">#define ETH_DMARXDESC_VLAN        0x00000400U  </span><span class="comment">/*!&lt; VLAN Tag: received frame is a VLAN frame */</span>
<a name="l00830"></a>00830 <span class="preprocessor">#define ETH_DMARXDESC_FS          0x00000200U  </span><span class="comment">/*!&lt; First descriptor of the frame  */</span>
<a name="l00831"></a>00831 <span class="preprocessor">#define ETH_DMARXDESC_LS          0x00000100U  </span><span class="comment">/*!&lt; Last descriptor of the frame  */</span>
<a name="l00832"></a>00832 <span class="preprocessor">#define ETH_DMARXDESC_IPV4HCE     0x00000080U  </span><span class="comment">/*!&lt; IPC Checksum Error: Rx Ipv4 header checksum error   */</span>
<a name="l00833"></a>00833 <span class="preprocessor">#define ETH_DMARXDESC_LC          0x00000040U  </span><span class="comment">/*!&lt; Late collision occurred during reception   */</span>
<a name="l00834"></a>00834 <span class="preprocessor">#define ETH_DMARXDESC_FT          0x00000020U  </span><span class="comment">/*!&lt; Frame type - Ethernet, otherwise 802.3    */</span>
<a name="l00835"></a>00835 <span class="preprocessor">#define ETH_DMARXDESC_RWT         0x00000010U  </span><span class="comment">/*!&lt; Receive Watchdog Timeout: watchdog timer expired during reception    */</span>
<a name="l00836"></a>00836 <span class="preprocessor">#define ETH_DMARXDESC_RE          0x00000008U  </span><span class="comment">/*!&lt; Receive error: error reported by MII interface  */</span>
<a name="l00837"></a>00837 <span class="preprocessor">#define ETH_DMARXDESC_DBE         0x00000004U  </span><span class="comment">/*!&lt; Dribble bit error: frame contains non int multiple of 8 bits  */</span>
<a name="l00838"></a>00838 <span class="preprocessor">#define ETH_DMARXDESC_CE          0x00000002U  </span><span class="comment">/*!&lt; CRC error */</span>
<a name="l00839"></a>00839 <span class="preprocessor">#define ETH_DMARXDESC_MAMPCE      0x00000001U  </span><span class="comment">/*!&lt; Rx MAC Address/Payload Checksum Error: Rx MAC address matched/ Rx Payload Checksum Error */</span>
<a name="l00840"></a>00840 <span class="comment"></span>
<a name="l00841"></a>00841 <span class="comment">/**</span>
<a name="l00842"></a>00842 <span class="comment">  * @brief  Bit definition of RDES1 register</span>
<a name="l00843"></a>00843 <span class="comment">  */</span>
<a name="l00844"></a>00844 <span class="preprocessor">#define ETH_DMARXDESC_DIC   0x80000000U  </span><span class="comment">/*!&lt; Disable Interrupt on Completion */</span>
<a name="l00845"></a>00845 <span class="preprocessor">#define ETH_DMARXDESC_RBS2  0x1FFF0000U  </span><span class="comment">/*!&lt; Receive Buffer2 Size */</span>
<a name="l00846"></a>00846 <span class="preprocessor">#define ETH_DMARXDESC_RER   0x00008000U  </span><span class="comment">/*!&lt; Receive End of Ring */</span>
<a name="l00847"></a>00847 <span class="preprocessor">#define ETH_DMARXDESC_RCH   0x00004000U  </span><span class="comment">/*!&lt; Second Address Chained */</span>
<a name="l00848"></a>00848 <span class="preprocessor">#define ETH_DMARXDESC_RBS1  0x00001FFFU  </span><span class="comment">/*!&lt; Receive Buffer1 Size */</span>
<a name="l00849"></a>00849 <span class="comment"></span>
<a name="l00850"></a>00850 <span class="comment">/**</span>
<a name="l00851"></a>00851 <span class="comment">  * @brief  Bit definition of RDES2 register</span>
<a name="l00852"></a>00852 <span class="comment">  */</span>
<a name="l00853"></a>00853 <span class="preprocessor">#define ETH_DMARXDESC_B1AP  0xFFFFFFFFU  </span><span class="comment">/*!&lt; Buffer1 Address Pointer */</span>
<a name="l00854"></a>00854 <span class="comment"></span>
<a name="l00855"></a>00855 <span class="comment">/**</span>
<a name="l00856"></a>00856 <span class="comment">  * @brief  Bit definition of RDES3 register</span>
<a name="l00857"></a>00857 <span class="comment">  */</span>
<a name="l00858"></a>00858 <span class="preprocessor">#define ETH_DMARXDESC_B2AP  0xFFFFFFFFU  </span><span class="comment">/*!&lt; Buffer2 Address Pointer */</span>
<a name="l00859"></a>00859 <span class="comment"></span>
<a name="l00860"></a>00860 <span class="comment">/**</span>
<a name="l00861"></a>00861 <span class="comment">  * @}</span>
<a name="l00862"></a>00862 <span class="comment">  */</span><span class="comment"></span>
<a name="l00863"></a>00863 <span class="comment">/** @defgroup ETH_AutoNegotiation ETH AutoNegotiation</span>
<a name="l00864"></a>00864 <span class="comment"> * @{</span>
<a name="l00865"></a>00865 <span class="comment"> */</span>
<a name="l00866"></a>00866 <span class="preprocessor">#define ETH_AUTONEGOTIATION_ENABLE     0x00000001U</span>
<a name="l00867"></a>00867 <span class="preprocessor"></span><span class="preprocessor">#define ETH_AUTONEGOTIATION_DISABLE    0x00000000U</span>
<a name="l00868"></a>00868 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00869"></a>00869 <span class="comment">/**</span>
<a name="l00870"></a>00870 <span class="comment">  * @}</span>
<a name="l00871"></a>00871 <span class="comment">  */</span><span class="comment"></span>
<a name="l00872"></a>00872 <span class="comment">/** @defgroup ETH_Speed ETH Speed</span>
<a name="l00873"></a>00873 <span class="comment">  * @{</span>
<a name="l00874"></a>00874 <span class="comment">  */</span>
<a name="l00875"></a>00875 <span class="preprocessor">#define ETH_SPEED_10M        0x00000000U</span>
<a name="l00876"></a>00876 <span class="preprocessor"></span><span class="preprocessor">#define ETH_SPEED_100M       0x00004000U</span>
<a name="l00877"></a>00877 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00878"></a>00878 <span class="comment">/**</span>
<a name="l00879"></a>00879 <span class="comment">  * @}</span>
<a name="l00880"></a>00880 <span class="comment">  */</span><span class="comment"></span>
<a name="l00881"></a>00881 <span class="comment">/** @defgroup ETH_Duplex_Mode ETH Duplex Mode</span>
<a name="l00882"></a>00882 <span class="comment">  * @{</span>
<a name="l00883"></a>00883 <span class="comment">  */</span>
<a name="l00884"></a>00884 <span class="preprocessor">#define ETH_MODE_FULLDUPLEX       0x00000800U</span>
<a name="l00885"></a>00885 <span class="preprocessor"></span><span class="preprocessor">#define ETH_MODE_HALFDUPLEX       0x00000000U</span>
<a name="l00886"></a>00886 <span class="preprocessor"></span><span class="comment">/**</span>
<a name="l00887"></a>00887 <span class="comment">  * @}</span>
<a name="l00888"></a>00888 <span class="comment">  */</span><span class="comment"></span>
<a name="l00889"></a>00889 <span class="comment">/** @defgroup ETH_Rx_Mode ETH Rx Mode</span>
<a name="l00890"></a>00890 <span class="comment">  * @{</span>
<a name="l00891"></a>00891 <span class="comment">  */</span>
<a name="l00892"></a>00892 <span class="preprocessor">#define ETH_RXPOLLING_MODE      0x00000000U</span>
<a name="l00893"></a>00893 <span class="preprocessor"></span><span class="preprocessor">#define ETH_RXINTERRUPT_MODE    0x00000001U</span>
<a name="l00894"></a>00894 <span class="preprocessor"></span><span class="comment">/**</span>
<a name="l00895"></a>00895 <span class="comment">  * @}</span>
<a name="l00896"></a>00896 <span class="comment">  */</span>
<a name="l00897"></a>00897 <span class="comment"></span>
<a name="l00898"></a>00898 <span class="comment">/** @defgroup ETH_Checksum_Mode ETH Checksum Mode</span>
<a name="l00899"></a>00899 <span class="comment">  * @{</span>
<a name="l00900"></a>00900 <span class="comment">  */</span>
<a name="l00901"></a>00901 <span class="preprocessor">#define ETH_CHECKSUM_BY_HARDWARE      0x00000000U</span>
<a name="l00902"></a>00902 <span class="preprocessor"></span><span class="preprocessor">#define ETH_CHECKSUM_BY_SOFTWARE      0x00000001U</span>
<a name="l00903"></a>00903 <span class="preprocessor"></span><span class="comment">/**</span>
<a name="l00904"></a>00904 <span class="comment">  * @}</span>
<a name="l00905"></a>00905 <span class="comment">  */</span>
<a name="l00906"></a>00906 <span class="comment"></span>
<a name="l00907"></a>00907 <span class="comment">/** @defgroup ETH_Media_Interface ETH Media Interface</span>
<a name="l00908"></a>00908 <span class="comment">  * @{</span>
<a name="l00909"></a>00909 <span class="comment">  */</span>
<a name="l00910"></a>00910 <span class="preprocessor">#define ETH_MEDIA_INTERFACE_MII       0x00000000U</span>
<a name="l00911"></a>00911 <span class="preprocessor"></span><span class="preprocessor">#define ETH_MEDIA_INTERFACE_RMII      ((uint32_t)AFIO_MAPR_MII_RMII_SEL)</span>
<a name="l00912"></a>00912 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00913"></a>00913 <span class="comment">/**</span>
<a name="l00914"></a>00914 <span class="comment">  * @}</span>
<a name="l00915"></a>00915 <span class="comment">  */</span>
<a name="l00916"></a>00916 <span class="comment"></span>
<a name="l00917"></a>00917 <span class="comment">/** @defgroup ETH_Watchdog ETH Watchdog</span>
<a name="l00918"></a>00918 <span class="comment">  * @{</span>
<a name="l00919"></a>00919 <span class="comment">  */</span>
<a name="l00920"></a>00920 <span class="preprocessor">#define ETH_WATCHDOG_ENABLE       0x00000000U</span>
<a name="l00921"></a>00921 <span class="preprocessor"></span><span class="preprocessor">#define ETH_WATCHDOG_DISABLE      0x00800000U</span>
<a name="l00922"></a>00922 <span class="preprocessor"></span><span class="comment">/**</span>
<a name="l00923"></a>00923 <span class="comment">  * @}</span>
<a name="l00924"></a>00924 <span class="comment">  */</span>
<a name="l00925"></a>00925 <span class="comment"></span>
<a name="l00926"></a>00926 <span class="comment">/** @defgroup ETH_Jabber ETH Jabber</span>
<a name="l00927"></a>00927 <span class="comment">  * @{</span>
<a name="l00928"></a>00928 <span class="comment">  */</span>
<a name="l00929"></a>00929 <span class="preprocessor">#define ETH_JABBER_ENABLE    0x00000000U</span>
<a name="l00930"></a>00930 <span class="preprocessor"></span><span class="preprocessor">#define ETH_JABBER_DISABLE   0x00400000U</span>
<a name="l00931"></a>00931 <span class="preprocessor"></span><span class="comment">/**</span>
<a name="l00932"></a>00932 <span class="comment">  * @}</span>
<a name="l00933"></a>00933 <span class="comment">  */</span>
<a name="l00934"></a>00934 <span class="comment"></span>
<a name="l00935"></a>00935 <span class="comment">/** @defgroup ETH_Inter_Frame_Gap ETH Inter Frame Gap</span>
<a name="l00936"></a>00936 <span class="comment">  * @{</span>
<a name="l00937"></a>00937 <span class="comment">  */</span>
<a name="l00938"></a>00938 <span class="preprocessor">#define ETH_INTERFRAMEGAP_96BIT   0x00000000U  </span><span class="comment">/*!&lt; minimum IFG between frames during transmission is 96Bit */</span>
<a name="l00939"></a>00939 <span class="preprocessor">#define ETH_INTERFRAMEGAP_88BIT   0x00020000U  </span><span class="comment">/*!&lt; minimum IFG between frames during transmission is 88Bit */</span>
<a name="l00940"></a>00940 <span class="preprocessor">#define ETH_INTERFRAMEGAP_80BIT   0x00040000U  </span><span class="comment">/*!&lt; minimum IFG between frames during transmission is 80Bit */</span>
<a name="l00941"></a>00941 <span class="preprocessor">#define ETH_INTERFRAMEGAP_72BIT   0x00060000U  </span><span class="comment">/*!&lt; minimum IFG between frames during transmission is 72Bit */</span>
<a name="l00942"></a>00942 <span class="preprocessor">#define ETH_INTERFRAMEGAP_64BIT   0x00080000U  </span><span class="comment">/*!&lt; minimum IFG between frames during transmission is 64Bit */</span>
<a name="l00943"></a>00943 <span class="preprocessor">#define ETH_INTERFRAMEGAP_56BIT   0x000A0000U  </span><span class="comment">/*!&lt; minimum IFG between frames during transmission is 56Bit */</span>
<a name="l00944"></a>00944 <span class="preprocessor">#define ETH_INTERFRAMEGAP_48BIT   0x000C0000U  </span><span class="comment">/*!&lt; minimum IFG between frames during transmission is 48Bit */</span>
<a name="l00945"></a>00945 <span class="preprocessor">#define ETH_INTERFRAMEGAP_40BIT   0x000E0000U  </span><span class="comment">/*!&lt; minimum IFG between frames during transmission is 40Bit */</span>
<a name="l00946"></a>00946 <span class="comment">/**</span>
<a name="l00947"></a>00947 <span class="comment">  * @}</span>
<a name="l00948"></a>00948 <span class="comment">  */</span>
<a name="l00949"></a>00949 <span class="comment"></span>
<a name="l00950"></a>00950 <span class="comment">/** @defgroup ETH_Carrier_Sense ETH Carrier Sense</span>
<a name="l00951"></a>00951 <span class="comment">  * @{</span>
<a name="l00952"></a>00952 <span class="comment">  */</span>
<a name="l00953"></a>00953 <span class="preprocessor">#define ETH_CARRIERSENCE_ENABLE   0x00000000U</span>
<a name="l00954"></a>00954 <span class="preprocessor"></span><span class="preprocessor">#define ETH_CARRIERSENCE_DISABLE  0x00010000U</span>
<a name="l00955"></a>00955 <span class="preprocessor"></span><span class="comment">/**</span>
<a name="l00956"></a>00956 <span class="comment">  * @}</span>
<a name="l00957"></a>00957 <span class="comment">  */</span>
<a name="l00958"></a>00958 <span class="comment"></span>
<a name="l00959"></a>00959 <span class="comment">/** @defgroup ETH_Receive_Own ETH Receive Own</span>
<a name="l00960"></a>00960 <span class="comment">  * @{</span>
<a name="l00961"></a>00961 <span class="comment">  */</span>
<a name="l00962"></a>00962 <span class="preprocessor">#define ETH_RECEIVEOWN_ENABLE     0x00000000U</span>
<a name="l00963"></a>00963 <span class="preprocessor"></span><span class="preprocessor">#define ETH_RECEIVEOWN_DISABLE    0x00002000U</span>
<a name="l00964"></a>00964 <span class="preprocessor"></span><span class="comment">/**</span>
<a name="l00965"></a>00965 <span class="comment">  * @}</span>
<a name="l00966"></a>00966 <span class="comment">  */</span>
<a name="l00967"></a>00967 <span class="comment"></span>
<a name="l00968"></a>00968 <span class="comment">/** @defgroup ETH_Loop_Back_Mode ETH Loop Back Mode</span>
<a name="l00969"></a>00969 <span class="comment">  * @{</span>
<a name="l00970"></a>00970 <span class="comment">  */</span>
<a name="l00971"></a>00971 <span class="preprocessor">#define ETH_LOOPBACKMODE_ENABLE        0x00001000U</span>
<a name="l00972"></a>00972 <span class="preprocessor"></span><span class="preprocessor">#define ETH_LOOPBACKMODE_DISABLE       0x00000000U</span>
<a name="l00973"></a>00973 <span class="preprocessor"></span><span class="comment">/**</span>
<a name="l00974"></a>00974 <span class="comment">  * @}</span>
<a name="l00975"></a>00975 <span class="comment">  */</span>
<a name="l00976"></a>00976 <span class="comment"></span>
<a name="l00977"></a>00977 <span class="comment">/** @defgroup ETH_Checksum_Offload ETH Checksum Offload</span>
<a name="l00978"></a>00978 <span class="comment">  * @{</span>
<a name="l00979"></a>00979 <span class="comment">  */</span>
<a name="l00980"></a>00980 <span class="preprocessor">#define ETH_CHECKSUMOFFLAOD_ENABLE     0x00000400U</span>
<a name="l00981"></a>00981 <span class="preprocessor"></span><span class="preprocessor">#define ETH_CHECKSUMOFFLAOD_DISABLE    0x00000000U</span>
<a name="l00982"></a>00982 <span class="preprocessor"></span><span class="comment">/**</span>
<a name="l00983"></a>00983 <span class="comment">  * @}</span>
<a name="l00984"></a>00984 <span class="comment">  */</span>
<a name="l00985"></a>00985 <span class="comment"></span>
<a name="l00986"></a>00986 <span class="comment">/** @defgroup ETH_Retry_Transmission ETH Retry Transmission</span>
<a name="l00987"></a>00987 <span class="comment">  * @{</span>
<a name="l00988"></a>00988 <span class="comment">  */</span>
<a name="l00989"></a>00989 <span class="preprocessor">#define ETH_RETRYTRANSMISSION_ENABLE   0x00000000U</span>
<a name="l00990"></a>00990 <span class="preprocessor"></span><span class="preprocessor">#define ETH_RETRYTRANSMISSION_DISABLE  0x00000200U</span>
<a name="l00991"></a>00991 <span class="preprocessor"></span><span class="comment">/**</span>
<a name="l00992"></a>00992 <span class="comment">  * @}</span>
<a name="l00993"></a>00993 <span class="comment">  */</span>
<a name="l00994"></a>00994 <span class="comment"></span>
<a name="l00995"></a>00995 <span class="comment">/** @defgroup ETH_Automatic_Pad_CRC_Strip ETH Automatic Pad CRC Strip</span>
<a name="l00996"></a>00996 <span class="comment">  * @{</span>
<a name="l00997"></a>00997 <span class="comment">  */</span>
<a name="l00998"></a>00998 <span class="preprocessor">#define ETH_AUTOMATICPADCRCSTRIP_ENABLE     0x00000080U</span>
<a name="l00999"></a>00999 <span class="preprocessor"></span><span class="preprocessor">#define ETH_AUTOMATICPADCRCSTRIP_DISABLE    0x00000000U</span>
<a name="l01000"></a>01000 <span class="preprocessor"></span><span class="comment">/**</span>
<a name="l01001"></a>01001 <span class="comment">  * @}</span>
<a name="l01002"></a>01002 <span class="comment">  */</span>
<a name="l01003"></a>01003 <span class="comment"></span>
<a name="l01004"></a>01004 <span class="comment">/** @defgroup ETH_Back_Off_Limit ETH Back Off Limit</span>
<a name="l01005"></a>01005 <span class="comment">  * @{</span>
<a name="l01006"></a>01006 <span class="comment">  */</span>
<a name="l01007"></a>01007 <span class="preprocessor">#define ETH_BACKOFFLIMIT_10  0x00000000U</span>
<a name="l01008"></a>01008 <span class="preprocessor"></span><span class="preprocessor">#define ETH_BACKOFFLIMIT_8   0x00000020U</span>
<a name="l01009"></a>01009 <span class="preprocessor"></span><span class="preprocessor">#define ETH_BACKOFFLIMIT_4   0x00000040U</span>
<a name="l01010"></a>01010 <span class="preprocessor"></span><span class="preprocessor">#define ETH_BACKOFFLIMIT_1   0x00000060U</span>
<a name="l01011"></a>01011 <span class="preprocessor"></span><span class="comment">/**</span>
<a name="l01012"></a>01012 <span class="comment">  * @}</span>
<a name="l01013"></a>01013 <span class="comment">  */</span>
<a name="l01014"></a>01014 <span class="comment"></span>
<a name="l01015"></a>01015 <span class="comment">/** @defgroup ETH_Deferral_Check ETH Deferral Check</span>
<a name="l01016"></a>01016 <span class="comment">  * @{</span>
<a name="l01017"></a>01017 <span class="comment">  */</span>
<a name="l01018"></a>01018 <span class="preprocessor">#define ETH_DEFFERRALCHECK_ENABLE       0x00000010U</span>
<a name="l01019"></a>01019 <span class="preprocessor"></span><span class="preprocessor">#define ETH_DEFFERRALCHECK_DISABLE      0x00000000U</span>
<a name="l01020"></a>01020 <span class="preprocessor"></span><span class="comment">/**</span>
<a name="l01021"></a>01021 <span class="comment">  * @}</span>
<a name="l01022"></a>01022 <span class="comment">  */</span>
<a name="l01023"></a>01023 <span class="comment"></span>
<a name="l01024"></a>01024 <span class="comment">/** @defgroup ETH_Receive_All ETH Receive All</span>
<a name="l01025"></a>01025 <span class="comment">  * @{</span>
<a name="l01026"></a>01026 <span class="comment">  */</span>
<a name="l01027"></a>01027 <span class="preprocessor">#define ETH_RECEIVEALL_ENABLE     0x80000000U</span>
<a name="l01028"></a>01028 <span class="preprocessor"></span><span class="preprocessor">#define ETH_RECEIVEAll_DISABLE    0x00000000U</span>
<a name="l01029"></a>01029 <span class="preprocessor"></span><span class="comment">/**</span>
<a name="l01030"></a>01030 <span class="comment">  * @}</span>
<a name="l01031"></a>01031 <span class="comment">  */</span>
<a name="l01032"></a>01032 <span class="comment"></span>
<a name="l01033"></a>01033 <span class="comment">/** @defgroup ETH_Source_Addr_Filter ETH Source Addr Filter</span>
<a name="l01034"></a>01034 <span class="comment">  * @{</span>
<a name="l01035"></a>01035 <span class="comment">  */</span>
<a name="l01036"></a>01036 <span class="preprocessor">#define ETH_SOURCEADDRFILTER_NORMAL_ENABLE       0x00000200U</span>
<a name="l01037"></a>01037 <span class="preprocessor"></span><span class="preprocessor">#define ETH_SOURCEADDRFILTER_INVERSE_ENABLE      0x00000300U</span>
<a name="l01038"></a>01038 <span class="preprocessor"></span><span class="preprocessor">#define ETH_SOURCEADDRFILTER_DISABLE             0x00000000U</span>
<a name="l01039"></a>01039 <span class="preprocessor"></span><span class="comment">/**</span>
<a name="l01040"></a>01040 <span class="comment">  * @}</span>
<a name="l01041"></a>01041 <span class="comment">  */</span>
<a name="l01042"></a>01042 <span class="comment"></span>
<a name="l01043"></a>01043 <span class="comment">/** @defgroup ETH_Pass_Control_Frames ETH Pass Control Frames</span>
<a name="l01044"></a>01044 <span class="comment">  * @{</span>
<a name="l01045"></a>01045 <span class="comment">  */</span>
<a name="l01046"></a>01046 <span class="preprocessor">#define ETH_PASSCONTROLFRAMES_BLOCKALL                0x00000040U  </span><span class="comment">/*!&lt; MAC filters all control frames from reaching the application */</span>
<a name="l01047"></a>01047 <span class="preprocessor">#define ETH_PASSCONTROLFRAMES_FORWARDALL              0x00000080U  </span><span class="comment">/*!&lt; MAC forwards all control frames to application even if they fail the Address Filter */</span>
<a name="l01048"></a>01048 <span class="preprocessor">#define ETH_PASSCONTROLFRAMES_FORWARDPASSEDADDRFILTER 0x000000C0U  </span><span class="comment">/*!&lt; MAC forwards control frames that pass the Address Filter. */</span>
<a name="l01049"></a>01049 <span class="comment">/**</span>
<a name="l01050"></a>01050 <span class="comment">  * @}</span>
<a name="l01051"></a>01051 <span class="comment">  */</span>
<a name="l01052"></a>01052 <span class="comment"></span>
<a name="l01053"></a>01053 <span class="comment">/** @defgroup ETH_Broadcast_Frames_Reception ETH Broadcast Frames Reception</span>
<a name="l01054"></a>01054 <span class="comment">  * @{</span>
<a name="l01055"></a>01055 <span class="comment">  */</span>
<a name="l01056"></a>01056 <span class="preprocessor">#define ETH_BROADCASTFRAMESRECEPTION_ENABLE     0x00000000U</span>
<a name="l01057"></a>01057 <span class="preprocessor"></span><span class="preprocessor">#define ETH_BROADCASTFRAMESRECEPTION_DISABLE    0x00000020U</span>
<a name="l01058"></a>01058 <span class="preprocessor"></span><span class="comment">/**</span>
<a name="l01059"></a>01059 <span class="comment">  * @}</span>
<a name="l01060"></a>01060 <span class="comment">  */</span>
<a name="l01061"></a>01061 <span class="comment"></span>
<a name="l01062"></a>01062 <span class="comment">/** @defgroup ETH_Destination_Addr_Filter ETH Destination Addr Filter</span>
<a name="l01063"></a>01063 <span class="comment">  * @{</span>
<a name="l01064"></a>01064 <span class="comment">  */</span>
<a name="l01065"></a>01065 <span class="preprocessor">#define ETH_DESTINATIONADDRFILTER_NORMAL    0x00000000U</span>
<a name="l01066"></a>01066 <span class="preprocessor"></span><span class="preprocessor">#define ETH_DESTINATIONADDRFILTER_INVERSE   0x00000008U</span>
<a name="l01067"></a>01067 <span class="preprocessor"></span><span class="comment">/**</span>
<a name="l01068"></a>01068 <span class="comment">  * @}</span>
<a name="l01069"></a>01069 <span class="comment">  */</span>
<a name="l01070"></a>01070 <span class="comment"></span>
<a name="l01071"></a>01071 <span class="comment">/** @defgroup ETH_Promiscuous_Mode ETH Promiscuous Mode</span>
<a name="l01072"></a>01072 <span class="comment">  * @{</span>
<a name="l01073"></a>01073 <span class="comment">  */</span>
<a name="l01074"></a>01074 <span class="preprocessor">#define ETH_PROMISCUOUS_MODE_ENABLE     0x00000001U</span>
<a name="l01075"></a>01075 <span class="preprocessor"></span><span class="preprocessor">#define ETH_PROMISCUOUS_MODE_DISABLE    0x00000000U</span>
<a name="l01076"></a>01076 <span class="preprocessor"></span><span class="comment">/**</span>
<a name="l01077"></a>01077 <span class="comment">  * @}</span>
<a name="l01078"></a>01078 <span class="comment">  */</span>
<a name="l01079"></a>01079 <span class="comment"></span>
<a name="l01080"></a>01080 <span class="comment">/** @defgroup ETH_Multicast_Frames_Filter ETH Multicast Frames Filter</span>
<a name="l01081"></a>01081 <span class="comment">  * @{</span>
<a name="l01082"></a>01082 <span class="comment">  */</span>
<a name="l01083"></a>01083 <span class="preprocessor">#define ETH_MULTICASTFRAMESFILTER_PERFECTHASHTABLE    0x00000404U</span>
<a name="l01084"></a>01084 <span class="preprocessor"></span><span class="preprocessor">#define ETH_MULTICASTFRAMESFILTER_HASHTABLE           0x00000004U</span>
<a name="l01085"></a>01085 <span class="preprocessor"></span><span class="preprocessor">#define ETH_MULTICASTFRAMESFILTER_PERFECT             0x00000000U</span>
<a name="l01086"></a>01086 <span class="preprocessor"></span><span class="preprocessor">#define ETH_MULTICASTFRAMESFILTER_NONE                0x00000010U</span>
<a name="l01087"></a>01087 <span class="preprocessor"></span><span class="comment">/**</span>
<a name="l01088"></a>01088 <span class="comment">  * @}</span>
<a name="l01089"></a>01089 <span class="comment">  */</span>
<a name="l01090"></a>01090 <span class="comment"></span>
<a name="l01091"></a>01091 <span class="comment">/** @defgroup ETH_Unicast_Frames_Filter ETH Unicast Frames Filter</span>
<a name="l01092"></a>01092 <span class="comment">  * @{</span>
<a name="l01093"></a>01093 <span class="comment">  */</span>
<a name="l01094"></a>01094 <span class="preprocessor">#define ETH_UNICASTFRAMESFILTER_PERFECTHASHTABLE 0x00000402U</span>
<a name="l01095"></a>01095 <span class="preprocessor"></span><span class="preprocessor">#define ETH_UNICASTFRAMESFILTER_HASHTABLE        0x00000002U</span>
<a name="l01096"></a>01096 <span class="preprocessor"></span><span class="preprocessor">#define ETH_UNICASTFRAMESFILTER_PERFECT          0x00000000U</span>
<a name="l01097"></a>01097 <span class="preprocessor"></span><span class="comment">/**</span>
<a name="l01098"></a>01098 <span class="comment">  * @}</span>
<a name="l01099"></a>01099 <span class="comment">  */</span>
<a name="l01100"></a>01100 <span class="comment"></span>
<a name="l01101"></a>01101 <span class="comment">/** @defgroup ETH_Zero_Quanta_Pause ETH Zero Quanta Pause</span>
<a name="l01102"></a>01102 <span class="comment">  * @{</span>
<a name="l01103"></a>01103 <span class="comment">  */</span>
<a name="l01104"></a>01104 <span class="preprocessor">#define ETH_ZEROQUANTAPAUSE_ENABLE     0x00000000U</span>
<a name="l01105"></a>01105 <span class="preprocessor"></span><span class="preprocessor">#define ETH_ZEROQUANTAPAUSE_DISABLE    0x00000080U</span>
<a name="l01106"></a>01106 <span class="preprocessor"></span><span class="comment">/**</span>
<a name="l01107"></a>01107 <span class="comment">  * @}</span>
<a name="l01108"></a>01108 <span class="comment">  */</span>
<a name="l01109"></a>01109 <span class="comment"></span>
<a name="l01110"></a>01110 <span class="comment">/** @defgroup ETH_Pause_Low_Threshold ETH Pause Low Threshold</span>
<a name="l01111"></a>01111 <span class="comment">  * @{</span>
<a name="l01112"></a>01112 <span class="comment">  */</span>
<a name="l01113"></a>01113 <span class="preprocessor">#define ETH_PAUSELOWTHRESHOLD_MINUS4        0x00000000U  </span><span class="comment">/*!&lt; Pause time minus 4 slot times */</span>
<a name="l01114"></a>01114 <span class="preprocessor">#define ETH_PAUSELOWTHRESHOLD_MINUS28       0x00000010U  </span><span class="comment">/*!&lt; Pause time minus 28 slot times */</span>
<a name="l01115"></a>01115 <span class="preprocessor">#define ETH_PAUSELOWTHRESHOLD_MINUS144      0x00000020U  </span><span class="comment">/*!&lt; Pause time minus 144 slot times */</span>
<a name="l01116"></a>01116 <span class="preprocessor">#define ETH_PAUSELOWTHRESHOLD_MINUS256      0x00000030U  </span><span class="comment">/*!&lt; Pause time minus 256 slot times */</span>
<a name="l01117"></a>01117 <span class="comment">/**</span>
<a name="l01118"></a>01118 <span class="comment">  * @}</span>
<a name="l01119"></a>01119 <span class="comment">  */</span>
<a name="l01120"></a>01120 <span class="comment"></span>
<a name="l01121"></a>01121 <span class="comment">/** @defgroup ETH_Unicast_Pause_Frame_Detect ETH Unicast Pause Frame Detect</span>
<a name="l01122"></a>01122 <span class="comment">  * @{</span>
<a name="l01123"></a>01123 <span class="comment">  */</span>
<a name="l01124"></a>01124 <span class="preprocessor">#define ETH_UNICASTPAUSEFRAMEDETECT_ENABLE  0x00000008U</span>
<a name="l01125"></a>01125 <span class="preprocessor"></span><span class="preprocessor">#define ETH_UNICASTPAUSEFRAMEDETECT_DISABLE 0x00000000U</span>
<a name="l01126"></a>01126 <span class="preprocessor"></span><span class="comment">/**</span>
<a name="l01127"></a>01127 <span class="comment">  * @}</span>
<a name="l01128"></a>01128 <span class="comment">  */</span>
<a name="l01129"></a>01129 <span class="comment"></span>
<a name="l01130"></a>01130 <span class="comment">/** @defgroup ETH_Receive_Flow_Control ETH Receive Flow Control</span>
<a name="l01131"></a>01131 <span class="comment">  * @{</span>
<a name="l01132"></a>01132 <span class="comment">  */</span>
<a name="l01133"></a>01133 <span class="preprocessor">#define ETH_RECEIVEFLOWCONTROL_ENABLE       0x00000004U</span>
<a name="l01134"></a>01134 <span class="preprocessor"></span><span class="preprocessor">#define ETH_RECEIVEFLOWCONTROL_DISABLE      0x00000000U</span>
<a name="l01135"></a>01135 <span class="preprocessor"></span><span class="comment">/**</span>
<a name="l01136"></a>01136 <span class="comment">  * @}</span>
<a name="l01137"></a>01137 <span class="comment">  */</span>
<a name="l01138"></a>01138 <span class="comment"></span>
<a name="l01139"></a>01139 <span class="comment">/** @defgroup ETH_Transmit_Flow_Control ETH Transmit Flow Control</span>
<a name="l01140"></a>01140 <span class="comment">  * @{</span>
<a name="l01141"></a>01141 <span class="comment">  */</span>
<a name="l01142"></a>01142 <span class="preprocessor">#define ETH_TRANSMITFLOWCONTROL_ENABLE      0x00000002U</span>
<a name="l01143"></a>01143 <span class="preprocessor"></span><span class="preprocessor">#define ETH_TRANSMITFLOWCONTROL_DISABLE     0x00000000U</span>
<a name="l01144"></a>01144 <span class="preprocessor"></span><span class="comment">/**</span>
<a name="l01145"></a>01145 <span class="comment">  * @}</span>
<a name="l01146"></a>01146 <span class="comment">  */</span>
<a name="l01147"></a>01147 <span class="comment"></span>
<a name="l01148"></a>01148 <span class="comment">/** @defgroup ETH_VLAN_Tag_Comparison ETH VLAN Tag Comparison</span>
<a name="l01149"></a>01149 <span class="comment">  * @{</span>
<a name="l01150"></a>01150 <span class="comment">  */</span>
<a name="l01151"></a>01151 <span class="preprocessor">#define ETH_VLANTAGCOMPARISON_12BIT    0x00010000U</span>
<a name="l01152"></a>01152 <span class="preprocessor"></span><span class="preprocessor">#define ETH_VLANTAGCOMPARISON_16BIT    0x00000000U</span>
<a name="l01153"></a>01153 <span class="preprocessor"></span><span class="comment">/**</span>
<a name="l01154"></a>01154 <span class="comment">  * @}</span>
<a name="l01155"></a>01155 <span class="comment">  */</span>
<a name="l01156"></a>01156 <span class="comment"></span>
<a name="l01157"></a>01157 <span class="comment">/** @defgroup ETH_MAC_addresses ETH MAC addresses</span>
<a name="l01158"></a>01158 <span class="comment">  * @{</span>
<a name="l01159"></a>01159 <span class="comment">  */</span>
<a name="l01160"></a>01160 <span class="preprocessor">#define ETH_MAC_ADDRESS0     0x00000000U</span>
<a name="l01161"></a>01161 <span class="preprocessor"></span><span class="preprocessor">#define ETH_MAC_ADDRESS1     0x00000008U</span>
<a name="l01162"></a>01162 <span class="preprocessor"></span><span class="preprocessor">#define ETH_MAC_ADDRESS2     0x00000010U</span>
<a name="l01163"></a>01163 <span class="preprocessor"></span><span class="preprocessor">#define ETH_MAC_ADDRESS3     0x00000018U</span>
<a name="l01164"></a>01164 <span class="preprocessor"></span><span class="comment">/**</span>
<a name="l01165"></a>01165 <span class="comment">  * @}</span>
<a name="l01166"></a>01166 <span class="comment">  */</span>
<a name="l01167"></a>01167 <span class="comment"></span>
<a name="l01168"></a>01168 <span class="comment">/** @defgroup ETH_MAC_addresses_filter_SA_DA ETH MAC addresses filter SA DA</span>
<a name="l01169"></a>01169 <span class="comment">  * @{</span>
<a name="l01170"></a>01170 <span class="comment">  */</span>
<a name="l01171"></a>01171 <span class="preprocessor">#define ETH_MAC_ADDRESSFILTER_SA       0x00000000U</span>
<a name="l01172"></a>01172 <span class="preprocessor"></span><span class="preprocessor">#define ETH_MAC_ADDRESSFILTER_DA       0x00000008U</span>
<a name="l01173"></a>01173 <span class="preprocessor"></span><span class="comment">/**</span>
<a name="l01174"></a>01174 <span class="comment">  * @}</span>
<a name="l01175"></a>01175 <span class="comment">  */</span>
<a name="l01176"></a>01176 <span class="comment"></span>
<a name="l01177"></a>01177 <span class="comment">/** @defgroup ETH_MAC_addresses_filter_Mask_bytes ETH MAC addresses filter Mask bytes</span>
<a name="l01178"></a>01178 <span class="comment">  * @{</span>
<a name="l01179"></a>01179 <span class="comment">  */</span>
<a name="l01180"></a>01180 <span class="preprocessor">#define ETH_MAC_ADDRESSMASK_BYTE6      0x20000000U  </span><span class="comment">/*!&lt; Mask MAC Address high reg bits [15:8] */</span>
<a name="l01181"></a>01181 <span class="preprocessor">#define ETH_MAC_ADDRESSMASK_BYTE5      0x10000000U  </span><span class="comment">/*!&lt; Mask MAC Address high reg bits [7:0] */</span>
<a name="l01182"></a>01182 <span class="preprocessor">#define ETH_MAC_ADDRESSMASK_BYTE4      0x08000000U  </span><span class="comment">/*!&lt; Mask MAC Address low reg bits [31:24] */</span>
<a name="l01183"></a>01183 <span class="preprocessor">#define ETH_MAC_ADDRESSMASK_BYTE3      0x04000000U  </span><span class="comment">/*!&lt; Mask MAC Address low reg bits [23:16] */</span>
<a name="l01184"></a>01184 <span class="preprocessor">#define ETH_MAC_ADDRESSMASK_BYTE2      0x02000000U  </span><span class="comment">/*!&lt; Mask MAC Address low reg bits [15:8] */</span>
<a name="l01185"></a>01185 <span class="preprocessor">#define ETH_MAC_ADDRESSMASK_BYTE1      0x01000000U  </span><span class="comment">/*!&lt; Mask MAC Address low reg bits [70] */</span>
<a name="l01186"></a>01186 <span class="comment">/**</span>
<a name="l01187"></a>01187 <span class="comment">  * @}</span>
<a name="l01188"></a>01188 <span class="comment">  */</span>
<a name="l01189"></a>01189 <span class="comment"></span>
<a name="l01190"></a>01190 <span class="comment">/** @defgroup ETH_Drop_TCP_IP_Checksum_Error_Frame ETH Drop TCP IP Checksum Error Frame</span>
<a name="l01191"></a>01191 <span class="comment">  * @{</span>
<a name="l01192"></a>01192 <span class="comment">  */</span>
<a name="l01193"></a>01193 <span class="preprocessor">#define ETH_DROPTCPIPCHECKSUMERRORFRAME_ENABLE   0x00000000U</span>
<a name="l01194"></a>01194 <span class="preprocessor"></span><span class="preprocessor">#define ETH_DROPTCPIPCHECKSUMERRORFRAME_DISABLE  0x04000000U</span>
<a name="l01195"></a>01195 <span class="preprocessor"></span><span class="comment">/**</span>
<a name="l01196"></a>01196 <span class="comment">  * @}</span>
<a name="l01197"></a>01197 <span class="comment">  */</span>
<a name="l01198"></a>01198 <span class="comment"></span>
<a name="l01199"></a>01199 <span class="comment">/** @defgroup ETH_Receive_Store_Forward ETH Receive Store Forward</span>
<a name="l01200"></a>01200 <span class="comment">  * @{</span>
<a name="l01201"></a>01201 <span class="comment">  */</span>
<a name="l01202"></a>01202 <span class="preprocessor">#define ETH_RECEIVESTOREFORWARD_ENABLE      0x02000000U</span>
<a name="l01203"></a>01203 <span class="preprocessor"></span><span class="preprocessor">#define ETH_RECEIVESTOREFORWARD_DISABLE     0x00000000U</span>
<a name="l01204"></a>01204 <span class="preprocessor"></span><span class="comment">/**</span>
<a name="l01205"></a>01205 <span class="comment">  * @}</span>
<a name="l01206"></a>01206 <span class="comment">  */</span>
<a name="l01207"></a>01207 <span class="comment"></span>
<a name="l01208"></a>01208 <span class="comment">/** @defgroup ETH_Flush_Received_Frame ETH Flush Received Frame</span>
<a name="l01209"></a>01209 <span class="comment">  * @{</span>
<a name="l01210"></a>01210 <span class="comment">  */</span>
<a name="l01211"></a>01211 <span class="preprocessor">#define ETH_FLUSHRECEIVEDFRAME_ENABLE       0x00000000U</span>
<a name="l01212"></a>01212 <span class="preprocessor"></span><span class="preprocessor">#define ETH_FLUSHRECEIVEDFRAME_DISABLE      0x01000000U</span>
<a name="l01213"></a>01213 <span class="preprocessor"></span><span class="comment">/**</span>
<a name="l01214"></a>01214 <span class="comment">  * @}</span>
<a name="l01215"></a>01215 <span class="comment">  */</span>
<a name="l01216"></a>01216 <span class="comment"></span>
<a name="l01217"></a>01217 <span class="comment">/** @defgroup ETH_Transmit_Store_Forward ETH Transmit Store Forward</span>
<a name="l01218"></a>01218 <span class="comment">  * @{</span>
<a name="l01219"></a>01219 <span class="comment">  */</span>
<a name="l01220"></a>01220 <span class="preprocessor">#define ETH_TRANSMITSTOREFORWARD_ENABLE     0x00200000U</span>
<a name="l01221"></a>01221 <span class="preprocessor"></span><span class="preprocessor">#define ETH_TRANSMITSTOREFORWARD_DISABLE    0x00000000U</span>
<a name="l01222"></a>01222 <span class="preprocessor"></span><span class="comment">/**</span>
<a name="l01223"></a>01223 <span class="comment">  * @}</span>
<a name="l01224"></a>01224 <span class="comment">  */</span>
<a name="l01225"></a>01225 <span class="comment"></span>
<a name="l01226"></a>01226 <span class="comment">/** @defgroup ETH_Transmit_Threshold_Control ETH Transmit Threshold Control</span>
<a name="l01227"></a>01227 <span class="comment">  * @{</span>
<a name="l01228"></a>01228 <span class="comment">  */</span>
<a name="l01229"></a>01229 <span class="preprocessor">#define ETH_TRANSMITTHRESHOLDCONTROL_64BYTES     0x00000000U  </span><span class="comment">/*!&lt; threshold level of the MTL Transmit FIFO is 64 Bytes */</span>
<a name="l01230"></a>01230 <span class="preprocessor">#define ETH_TRANSMITTHRESHOLDCONTROL_128BYTES    0x00004000U  </span><span class="comment">/*!&lt; threshold level of the MTL Transmit FIFO is 128 Bytes */</span>
<a name="l01231"></a>01231 <span class="preprocessor">#define ETH_TRANSMITTHRESHOLDCONTROL_192BYTES    0x00008000U  </span><span class="comment">/*!&lt; threshold level of the MTL Transmit FIFO is 192 Bytes */</span>
<a name="l01232"></a>01232 <span class="preprocessor">#define ETH_TRANSMITTHRESHOLDCONTROL_256BYTES    0x0000C000U  </span><span class="comment">/*!&lt; threshold level of the MTL Transmit FIFO is 256 Bytes */</span>
<a name="l01233"></a>01233 <span class="preprocessor">#define ETH_TRANSMITTHRESHOLDCONTROL_40BYTES     0x00010000U  </span><span class="comment">/*!&lt; threshold level of the MTL Transmit FIFO is 40 Bytes */</span>
<a name="l01234"></a>01234 <span class="preprocessor">#define ETH_TRANSMITTHRESHOLDCONTROL_32BYTES     0x00014000U  </span><span class="comment">/*!&lt; threshold level of the MTL Transmit FIFO is 32 Bytes */</span>
<a name="l01235"></a>01235 <span class="preprocessor">#define ETH_TRANSMITTHRESHOLDCONTROL_24BYTES     0x00018000U  </span><span class="comment">/*!&lt; threshold level of the MTL Transmit FIFO is 24 Bytes */</span>
<a name="l01236"></a>01236 <span class="preprocessor">#define ETH_TRANSMITTHRESHOLDCONTROL_16BYTES     0x0001C000U  </span><span class="comment">/*!&lt; threshold level of the MTL Transmit FIFO is 16 Bytes */</span>
<a name="l01237"></a>01237 <span class="comment">/**</span>
<a name="l01238"></a>01238 <span class="comment">  * @}</span>
<a name="l01239"></a>01239 <span class="comment">  */</span>
<a name="l01240"></a>01240 <span class="comment"></span>
<a name="l01241"></a>01241 <span class="comment">/** @defgroup ETH_Forward_Error_Frames ETH Forward Error Frames</span>
<a name="l01242"></a>01242 <span class="comment">  * @{</span>
<a name="l01243"></a>01243 <span class="comment">  */</span>
<a name="l01244"></a>01244 <span class="preprocessor">#define ETH_FORWARDERRORFRAMES_ENABLE       0x00000080U</span>
<a name="l01245"></a>01245 <span class="preprocessor"></span><span class="preprocessor">#define ETH_FORWARDERRORFRAMES_DISABLE      0x00000000U</span>
<a name="l01246"></a>01246 <span class="preprocessor"></span><span class="comment">/**</span>
<a name="l01247"></a>01247 <span class="comment">  * @}</span>
<a name="l01248"></a>01248 <span class="comment">  */</span>
<a name="l01249"></a>01249 <span class="comment"></span>
<a name="l01250"></a>01250 <span class="comment">/** @defgroup ETH_Forward_Undersized_Good_Frames ETH Forward Undersized Good Frames</span>
<a name="l01251"></a>01251 <span class="comment">  * @{</span>
<a name="l01252"></a>01252 <span class="comment">  */</span>
<a name="l01253"></a>01253 <span class="preprocessor">#define ETH_FORWARDUNDERSIZEDGOODFRAMES_ENABLE   0x00000040U</span>
<a name="l01254"></a>01254 <span class="preprocessor"></span><span class="preprocessor">#define ETH_FORWARDUNDERSIZEDGOODFRAMES_DISABLE  0x00000000U</span>
<a name="l01255"></a>01255 <span class="preprocessor"></span><span class="comment">/**</span>
<a name="l01256"></a>01256 <span class="comment">  * @}</span>
<a name="l01257"></a>01257 <span class="comment">  */</span>
<a name="l01258"></a>01258 <span class="comment"></span>
<a name="l01259"></a>01259 <span class="comment">/** @defgroup ETH_Receive_Threshold_Control ETH Receive Threshold Control</span>
<a name="l01260"></a>01260 <span class="comment">  * @{</span>
<a name="l01261"></a>01261 <span class="comment">  */</span>
<a name="l01262"></a>01262 <span class="preprocessor">#define ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES      0x00000000U  </span><span class="comment">/*!&lt; threshold level of the MTL Receive FIFO is 64 Bytes */</span>
<a name="l01263"></a>01263 <span class="preprocessor">#define ETH_RECEIVEDTHRESHOLDCONTROL_32BYTES      0x00000008U  </span><span class="comment">/*!&lt; threshold level of the MTL Receive FIFO is 32 Bytes */</span>
<a name="l01264"></a>01264 <span class="preprocessor">#define ETH_RECEIVEDTHRESHOLDCONTROL_96BYTES      0x00000010U  </span><span class="comment">/*!&lt; threshold level of the MTL Receive FIFO is 96 Bytes */</span>
<a name="l01265"></a>01265 <span class="preprocessor">#define ETH_RECEIVEDTHRESHOLDCONTROL_128BYTES     0x00000018U  </span><span class="comment">/*!&lt; threshold level of the MTL Receive FIFO is 128 Bytes */</span>
<a name="l01266"></a>01266 <span class="comment">/**</span>
<a name="l01267"></a>01267 <span class="comment">  * @}</span>
<a name="l01268"></a>01268 <span class="comment">  */</span>
<a name="l01269"></a>01269 <span class="comment"></span>
<a name="l01270"></a>01270 <span class="comment">/** @defgroup ETH_Second_Frame_Operate ETH Second Frame Operate</span>
<a name="l01271"></a>01271 <span class="comment">  * @{</span>
<a name="l01272"></a>01272 <span class="comment">  */</span>
<a name="l01273"></a>01273 <span class="preprocessor">#define ETH_SECONDFRAMEOPERARTE_ENABLE       0x00000004U</span>
<a name="l01274"></a>01274 <span class="preprocessor"></span><span class="preprocessor">#define ETH_SECONDFRAMEOPERARTE_DISABLE      0x00000000U</span>
<a name="l01275"></a>01275 <span class="preprocessor"></span><span class="comment">/**</span>
<a name="l01276"></a>01276 <span class="comment">  * @}</span>
<a name="l01277"></a>01277 <span class="comment">  */</span>
<a name="l01278"></a>01278 <span class="comment"></span>
<a name="l01279"></a>01279 <span class="comment">/** @defgroup ETH_Address_Aligned_Beats ETH Address Aligned Beats</span>
<a name="l01280"></a>01280 <span class="comment">  * @{</span>
<a name="l01281"></a>01281 <span class="comment">  */</span>
<a name="l01282"></a>01282 <span class="preprocessor">#define ETH_ADDRESSALIGNEDBEATS_ENABLE      0x02000000U</span>
<a name="l01283"></a>01283 <span class="preprocessor"></span><span class="preprocessor">#define ETH_ADDRESSALIGNEDBEATS_DISABLE     0x00000000U</span>
<a name="l01284"></a>01284 <span class="preprocessor"></span><span class="comment">/**</span>
<a name="l01285"></a>01285 <span class="comment">  * @}</span>
<a name="l01286"></a>01286 <span class="comment">  */</span>
<a name="l01287"></a>01287 <span class="comment"></span>
<a name="l01288"></a>01288 <span class="comment">/** @defgroup ETH_Fixed_Burst ETH Fixed Burst</span>
<a name="l01289"></a>01289 <span class="comment">  * @{</span>
<a name="l01290"></a>01290 <span class="comment">  */</span>
<a name="l01291"></a>01291 <span class="preprocessor">#define ETH_FIXEDBURST_ENABLE     0x00010000U</span>
<a name="l01292"></a>01292 <span class="preprocessor"></span><span class="preprocessor">#define ETH_FIXEDBURST_DISABLE    0x00000000U</span>
<a name="l01293"></a>01293 <span class="preprocessor"></span><span class="comment">/**</span>
<a name="l01294"></a>01294 <span class="comment">  * @}</span>
<a name="l01295"></a>01295 <span class="comment">  */</span>
<a name="l01296"></a>01296 <span class="comment"></span>
<a name="l01297"></a>01297 <span class="comment">/** @defgroup ETH_Rx_DMA_Burst_Length ETH Rx DMA Burst Length</span>
<a name="l01298"></a>01298 <span class="comment">  * @{</span>
<a name="l01299"></a>01299 <span class="comment">  */</span>
<a name="l01300"></a>01300 <span class="preprocessor">#define ETH_RXDMABURSTLENGTH_1BEAT          0x00020000U  </span><span class="comment">/*!&lt; maximum number of beats to be transferred in one RxDMA transaction is 1 */</span>
<a name="l01301"></a>01301 <span class="preprocessor">#define ETH_RXDMABURSTLENGTH_2BEAT          0x00040000U  </span><span class="comment">/*!&lt; maximum number of beats to be transferred in one RxDMA transaction is 2 */</span>
<a name="l01302"></a>01302 <span class="preprocessor">#define ETH_RXDMABURSTLENGTH_4BEAT          0x00080000U  </span><span class="comment">/*!&lt; maximum number of beats to be transferred in one RxDMA transaction is 4 */</span>
<a name="l01303"></a>01303 <span class="preprocessor">#define ETH_RXDMABURSTLENGTH_8BEAT          0x00100000U  </span><span class="comment">/*!&lt; maximum number of beats to be transferred in one RxDMA transaction is 8 */</span>
<a name="l01304"></a>01304 <span class="preprocessor">#define ETH_RXDMABURSTLENGTH_16BEAT         0x00200000U  </span><span class="comment">/*!&lt; maximum number of beats to be transferred in one RxDMA transaction is 16 */</span>
<a name="l01305"></a>01305 <span class="preprocessor">#define ETH_RXDMABURSTLENGTH_32BEAT         0x00400000U  </span><span class="comment">/*!&lt; maximum number of beats to be transferred in one RxDMA transaction is 32 */</span>
<a name="l01306"></a>01306 <span class="preprocessor">#define ETH_RXDMABURSTLENGTH_4XPBL_4BEAT    0x01020000U  </span><span class="comment">/*!&lt; maximum number of beats to be transferred in one RxDMA transaction is 4 */</span>
<a name="l01307"></a>01307 <span class="preprocessor">#define ETH_RXDMABURSTLENGTH_4XPBL_8BEAT    0x01040000U  </span><span class="comment">/*!&lt; maximum number of beats to be transferred in one RxDMA transaction is 8 */</span>
<a name="l01308"></a>01308 <span class="preprocessor">#define ETH_RXDMABURSTLENGTH_4XPBL_16BEAT   0x01080000U  </span><span class="comment">/*!&lt; maximum number of beats to be transferred in one RxDMA transaction is 16 */</span>
<a name="l01309"></a>01309 <span class="preprocessor">#define ETH_RXDMABURSTLENGTH_4XPBL_32BEAT   0x01100000U  </span><span class="comment">/*!&lt; maximum number of beats to be transferred in one RxDMA transaction is 32 */</span>
<a name="l01310"></a>01310 <span class="preprocessor">#define ETH_RXDMABURSTLENGTH_4XPBL_64BEAT   0x01200000U  </span><span class="comment">/*!&lt; maximum number of beats to be transferred in one RxDMA transaction is 64 */</span>
<a name="l01311"></a>01311 <span class="preprocessor">#define ETH_RXDMABURSTLENGTH_4XPBL_128BEAT  0x01400000U  </span><span class="comment">/*!&lt; maximum number of beats to be transferred in one RxDMA transaction is 128 */</span>
<a name="l01312"></a>01312 <span class="comment">/**</span>
<a name="l01313"></a>01313 <span class="comment">  * @}</span>
<a name="l01314"></a>01314 <span class="comment">  */</span>
<a name="l01315"></a>01315 <span class="comment"></span>
<a name="l01316"></a>01316 <span class="comment">/** @defgroup ETH_Tx_DMA_Burst_Length ETH Tx DMA Burst Length</span>
<a name="l01317"></a>01317 <span class="comment">  * @{</span>
<a name="l01318"></a>01318 <span class="comment">  */</span>
<a name="l01319"></a>01319 <span class="preprocessor">#define ETH_TXDMABURSTLENGTH_1BEAT          0x00000100U  </span><span class="comment">/*!&lt; maximum number of beats to be transferred in one TxDMA (or both) transaction is 1 */</span>
<a name="l01320"></a>01320 <span class="preprocessor">#define ETH_TXDMABURSTLENGTH_2BEAT          0x00000200U  </span><span class="comment">/*!&lt; maximum number of beats to be transferred in one TxDMA (or both) transaction is 2 */</span>
<a name="l01321"></a>01321 <span class="preprocessor">#define ETH_TXDMABURSTLENGTH_4BEAT          0x00000400U  </span><span class="comment">/*!&lt; maximum number of beats to be transferred in one TxDMA (or both) transaction is 4 */</span>
<a name="l01322"></a>01322 <span class="preprocessor">#define ETH_TXDMABURSTLENGTH_8BEAT          0x00000800U  </span><span class="comment">/*!&lt; maximum number of beats to be transferred in one TxDMA (or both) transaction is 8 */</span>
<a name="l01323"></a>01323 <span class="preprocessor">#define ETH_TXDMABURSTLENGTH_16BEAT         0x00001000U  </span><span class="comment">/*!&lt; maximum number of beats to be transferred in one TxDMA (or both) transaction is 16 */</span>
<a name="l01324"></a>01324 <span class="preprocessor">#define ETH_TXDMABURSTLENGTH_32BEAT         0x00002000U  </span><span class="comment">/*!&lt; maximum number of beats to be transferred in one TxDMA (or both) transaction is 32 */</span>
<a name="l01325"></a>01325 <span class="preprocessor">#define ETH_TXDMABURSTLENGTH_4XPBL_4BEAT    0x01000100U  </span><span class="comment">/*!&lt; maximum number of beats to be transferred in one TxDMA (or both) transaction is 4 */</span>
<a name="l01326"></a>01326 <span class="preprocessor">#define ETH_TXDMABURSTLENGTH_4XPBL_8BEAT    0x01000200U  </span><span class="comment">/*!&lt; maximum number of beats to be transferred in one TxDMA (or both) transaction is 8 */</span>
<a name="l01327"></a>01327 <span class="preprocessor">#define ETH_TXDMABURSTLENGTH_4XPBL_16BEAT   0x01000400U  </span><span class="comment">/*!&lt; maximum number of beats to be transferred in one TxDMA (or both) transaction is 16 */</span>
<a name="l01328"></a>01328 <span class="preprocessor">#define ETH_TXDMABURSTLENGTH_4XPBL_32BEAT   0x01000800U  </span><span class="comment">/*!&lt; maximum number of beats to be transferred in one TxDMA (or both) transaction is 32 */</span>
<a name="l01329"></a>01329 <span class="preprocessor">#define ETH_TXDMABURSTLENGTH_4XPBL_64BEAT   0x01001000U  </span><span class="comment">/*!&lt; maximum number of beats to be transferred in one TxDMA (or both) transaction is 64 */</span>
<a name="l01330"></a>01330 <span class="preprocessor">#define ETH_TXDMABURSTLENGTH_4XPBL_128BEAT  0x01002000U  </span><span class="comment">/*!&lt; maximum number of beats to be transferred in one TxDMA (or both) transaction is 128 */</span>
<a name="l01331"></a>01331 <span class="comment"></span>
<a name="l01332"></a>01332 <span class="comment">/**</span>
<a name="l01333"></a>01333 <span class="comment">  * @}</span>
<a name="l01334"></a>01334 <span class="comment">  */</span>
<a name="l01335"></a>01335 <span class="comment"></span>
<a name="l01336"></a>01336 <span class="comment">/** @defgroup ETH_DMA_Arbitration ETH DMA Arbitration</span>
<a name="l01337"></a>01337 <span class="comment">  * @{</span>
<a name="l01338"></a>01338 <span class="comment">  */</span>
<a name="l01339"></a>01339 <span class="preprocessor">#define ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1   0x00000000U</span>
<a name="l01340"></a>01340 <span class="preprocessor"></span><span class="preprocessor">#define ETH_DMAARBITRATION_ROUNDROBIN_RXTX_2_1   0x00004000U</span>
<a name="l01341"></a>01341 <span class="preprocessor"></span><span class="preprocessor">#define ETH_DMAARBITRATION_ROUNDROBIN_RXTX_3_1   0x00008000U</span>
<a name="l01342"></a>01342 <span class="preprocessor"></span><span class="preprocessor">#define ETH_DMAARBITRATION_ROUNDROBIN_RXTX_4_1   0x0000C000U</span>
<a name="l01343"></a>01343 <span class="preprocessor"></span><span class="preprocessor">#define ETH_DMAARBITRATION_RXPRIORTX             0x00000002U</span>
<a name="l01344"></a>01344 <span class="preprocessor"></span><span class="comment">/**</span>
<a name="l01345"></a>01345 <span class="comment">  * @}</span>
<a name="l01346"></a>01346 <span class="comment">  */</span>
<a name="l01347"></a>01347 <span class="comment"></span>
<a name="l01348"></a>01348 <span class="comment">/** @defgroup ETH_DMA_Tx_descriptor_segment ETH DMA Tx descriptor segment</span>
<a name="l01349"></a>01349 <span class="comment">  * @{</span>
<a name="l01350"></a>01350 <span class="comment">  */</span>
<a name="l01351"></a>01351 <span class="preprocessor">#define ETH_DMATXDESC_LASTSEGMENTS      0x40000000U  </span><span class="comment">/*!&lt; Last Segment */</span>
<a name="l01352"></a>01352 <span class="preprocessor">#define ETH_DMATXDESC_FIRSTSEGMENT      0x20000000U  </span><span class="comment">/*!&lt; First Segment */</span>
<a name="l01353"></a>01353 <span class="comment">/**</span>
<a name="l01354"></a>01354 <span class="comment">  * @}</span>
<a name="l01355"></a>01355 <span class="comment">  */</span>
<a name="l01356"></a>01356 <span class="comment"></span>
<a name="l01357"></a>01357 <span class="comment">/** @defgroup ETH_DMA_Tx_descriptor_Checksum_Insertion_Control ETH DMA Tx descriptor Checksum Insertion Control</span>
<a name="l01358"></a>01358 <span class="comment">  * @{</span>
<a name="l01359"></a>01359 <span class="comment">  */</span>
<a name="l01360"></a>01360 <span class="preprocessor">#define ETH_DMATXDESC_CHECKSUMBYPASS             0x00000000U   </span><span class="comment">/*!&lt; Checksum engine bypass */</span>
<a name="l01361"></a>01361 <span class="preprocessor">#define ETH_DMATXDESC_CHECKSUMIPV4HEADER         0x00400000U   </span><span class="comment">/*!&lt; IPv4 header checksum insertion  */</span>
<a name="l01362"></a>01362 <span class="preprocessor">#define ETH_DMATXDESC_CHECKSUMTCPUDPICMPSEGMENT  0x00800000U   </span><span class="comment">/*!&lt; TCP/UDP/ICMP checksum insertion. Pseudo header checksum is assumed to be present */</span>
<a name="l01363"></a>01363 <span class="preprocessor">#define ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL     0x00C00000U   </span><span class="comment">/*!&lt; TCP/UDP/ICMP checksum fully in hardware including pseudo header */</span>
<a name="l01364"></a>01364 <span class="comment">/**</span>
<a name="l01365"></a>01365 <span class="comment">  * @}</span>
<a name="l01366"></a>01366 <span class="comment">  */</span>
<a name="l01367"></a>01367 <span class="comment"></span>
<a name="l01368"></a>01368 <span class="comment">/** @defgroup ETH_DMA_Rx_descriptor_buffers ETH DMA Rx descriptor buffers</span>
<a name="l01369"></a>01369 <span class="comment">  * @{</span>
<a name="l01370"></a>01370 <span class="comment">  */</span>
<a name="l01371"></a>01371 <span class="preprocessor">#define ETH_DMARXDESC_BUFFER1     0x00000000U  </span><span class="comment">/*!&lt; DMA Rx Desc Buffer1 */</span>
<a name="l01372"></a>01372 <span class="preprocessor">#define ETH_DMARXDESC_BUFFER2     0x00000001U  </span><span class="comment">/*!&lt; DMA Rx Desc Buffer2 */</span>
<a name="l01373"></a>01373 <span class="comment">/**</span>
<a name="l01374"></a>01374 <span class="comment">  * @}</span>
<a name="l01375"></a>01375 <span class="comment">  */</span>
<a name="l01376"></a>01376 <span class="comment"></span>
<a name="l01377"></a>01377 <span class="comment">/** @defgroup ETH_PMT_Flags ETH PMT Flags</span>
<a name="l01378"></a>01378 <span class="comment">  * @{</span>
<a name="l01379"></a>01379 <span class="comment">  */</span>
<a name="l01380"></a>01380 <span class="preprocessor">#define ETH_PMT_FLAG_WUFFRPR      0x80000000U  </span><span class="comment">/*!&lt; Wake-Up Frame Filter Register Pointer Reset */</span>
<a name="l01381"></a>01381 <span class="preprocessor">#define ETH_PMT_FLAG_WUFR         0x00000040U  </span><span class="comment">/*!&lt; Wake-Up Frame Received */</span>
<a name="l01382"></a>01382 <span class="preprocessor">#define ETH_PMT_FLAG_MPR          0x00000020U  </span><span class="comment">/*!&lt; Magic Packet Received */</span>
<a name="l01383"></a>01383 <span class="comment">/**</span>
<a name="l01384"></a>01384 <span class="comment">  * @}</span>
<a name="l01385"></a>01385 <span class="comment">  */</span>
<a name="l01386"></a>01386 <span class="comment"></span>
<a name="l01387"></a>01387 <span class="comment">/** @defgroup ETH_MMC_Tx_Interrupts ETH MMC Tx Interrupts</span>
<a name="l01388"></a>01388 <span class="comment">  * @{</span>
<a name="l01389"></a>01389 <span class="comment">  */</span>
<a name="l01390"></a>01390 <span class="preprocessor">#define ETH_MMC_IT_TGF       0x00200000U  </span><span class="comment">/*!&lt; When Tx good frame counter reaches half the maximum value */</span>
<a name="l01391"></a>01391 <span class="preprocessor">#define ETH_MMC_IT_TGFMSC    0x00008000U  </span><span class="comment">/*!&lt; When Tx good multi col counter reaches half the maximum value */</span>
<a name="l01392"></a>01392 <span class="preprocessor">#define ETH_MMC_IT_TGFSC     0x00004000U  </span><span class="comment">/*!&lt; When Tx good single col counter reaches half the maximum value */</span>
<a name="l01393"></a>01393 <span class="comment">/**</span>
<a name="l01394"></a>01394 <span class="comment">  * @}</span>
<a name="l01395"></a>01395 <span class="comment">  */</span>
<a name="l01396"></a>01396 <span class="comment"></span>
<a name="l01397"></a>01397 <span class="comment">/** @defgroup ETH_MMC_Rx_Interrupts ETH MMC Rx Interrupts</span>
<a name="l01398"></a>01398 <span class="comment">  * @{</span>
<a name="l01399"></a>01399 <span class="comment">  */</span>
<a name="l01400"></a>01400 <span class="preprocessor">#define ETH_MMC_IT_RGUF      0x10020000U  </span><span class="comment">/*!&lt; When Rx good unicast frames counter reaches half the maximum value */</span>
<a name="l01401"></a>01401 <span class="preprocessor">#define ETH_MMC_IT_RFAE      0x10000040U  </span><span class="comment">/*!&lt; When Rx alignment error counter reaches half the maximum value */</span>
<a name="l01402"></a>01402 <span class="preprocessor">#define ETH_MMC_IT_RFCE      0x10000020U  </span><span class="comment">/*!&lt; When Rx crc error counter reaches half the maximum value */</span>
<a name="l01403"></a>01403 <span class="comment">/**</span>
<a name="l01404"></a>01404 <span class="comment">  * @}</span>
<a name="l01405"></a>01405 <span class="comment">  */</span>
<a name="l01406"></a>01406 <span class="comment"></span>
<a name="l01407"></a>01407 <span class="comment">/** @defgroup ETH_MAC_Flags ETH MAC Flags</span>
<a name="l01408"></a>01408 <span class="comment">  * @{</span>
<a name="l01409"></a>01409 <span class="comment">  */</span>
<a name="l01410"></a>01410 <span class="preprocessor">#define ETH_MAC_FLAG_TST     0x00000200U  </span><span class="comment">/*!&lt; Time stamp trigger flag (on MAC) */</span>
<a name="l01411"></a>01411 <span class="preprocessor">#define ETH_MAC_FLAG_MMCT    0x00000040U  </span><span class="comment">/*!&lt; MMC transmit flag  */</span>
<a name="l01412"></a>01412 <span class="preprocessor">#define ETH_MAC_FLAG_MMCR    0x00000020U  </span><span class="comment">/*!&lt; MMC receive flag */</span>
<a name="l01413"></a>01413 <span class="preprocessor">#define ETH_MAC_FLAG_MMC     0x00000010U  </span><span class="comment">/*!&lt; MMC flag (on MAC) */</span>
<a name="l01414"></a>01414 <span class="preprocessor">#define ETH_MAC_FLAG_PMT     0x00000008U  </span><span class="comment">/*!&lt; PMT flag (on MAC) */</span>
<a name="l01415"></a>01415 <span class="comment">/**</span>
<a name="l01416"></a>01416 <span class="comment">  * @}</span>
<a name="l01417"></a>01417 <span class="comment">  */</span>
<a name="l01418"></a>01418 <span class="comment"></span>
<a name="l01419"></a>01419 <span class="comment">/** @defgroup ETH_DMA_Flags ETH DMA Flags</span>
<a name="l01420"></a>01420 <span class="comment">  * @{</span>
<a name="l01421"></a>01421 <span class="comment">  */</span>
<a name="l01422"></a>01422 <span class="preprocessor">#define ETH_DMA_FLAG_TST               0x20000000U  </span><span class="comment">/*!&lt; Time-stamp trigger interrupt (on DMA) */</span>
<a name="l01423"></a>01423 <span class="preprocessor">#define ETH_DMA_FLAG_PMT               0x10000000U  </span><span class="comment">/*!&lt; PMT interrupt (on DMA) */</span>
<a name="l01424"></a>01424 <span class="preprocessor">#define ETH_DMA_FLAG_MMC               0x08000000U  </span><span class="comment">/*!&lt; MMC interrupt (on DMA) */</span>
<a name="l01425"></a>01425 <span class="preprocessor">#define ETH_DMA_FLAG_DATATRANSFERERROR 0x00800000U  </span><span class="comment">/*!&lt; Error bits 0-Rx DMA, 1-Tx DMA */</span>
<a name="l01426"></a>01426 <span class="preprocessor">#define ETH_DMA_FLAG_READWRITEERROR    0x01000000U  </span><span class="comment">/*!&lt; Error bits 0-write transfer, 1-read transfer */</span>
<a name="l01427"></a>01427 <span class="preprocessor">#define ETH_DMA_FLAG_ACCESSERROR       0x02000000U  </span><span class="comment">/*!&lt; Error bits 0-data buffer, 1-desc. access */</span>
<a name="l01428"></a>01428 <span class="preprocessor">#define ETH_DMA_FLAG_NIS               0x00010000U  </span><span class="comment">/*!&lt; Normal interrupt summary flag */</span>
<a name="l01429"></a>01429 <span class="preprocessor">#define ETH_DMA_FLAG_AIS               0x00008000U  </span><span class="comment">/*!&lt; Abnormal interrupt summary flag */</span>
<a name="l01430"></a>01430 <span class="preprocessor">#define ETH_DMA_FLAG_ER                0x00004000U  </span><span class="comment">/*!&lt; Early receive flag */</span>
<a name="l01431"></a>01431 <span class="preprocessor">#define ETH_DMA_FLAG_FBE               0x00002000U  </span><span class="comment">/*!&lt; Fatal bus error flag */</span>
<a name="l01432"></a>01432 <span class="preprocessor">#define ETH_DMA_FLAG_ET                0x00000400U  </span><span class="comment">/*!&lt; Early transmit flag */</span>
<a name="l01433"></a>01433 <span class="preprocessor">#define ETH_DMA_FLAG_RWT               0x00000200U  </span><span class="comment">/*!&lt; Receive watchdog timeout flag */</span>
<a name="l01434"></a>01434 <span class="preprocessor">#define ETH_DMA_FLAG_RPS               0x00000100U  </span><span class="comment">/*!&lt; Receive process stopped flag */</span>
<a name="l01435"></a>01435 <span class="preprocessor">#define ETH_DMA_FLAG_RBU               0x00000080U  </span><span class="comment">/*!&lt; Receive buffer unavailable flag */</span>
<a name="l01436"></a>01436 <span class="preprocessor">#define ETH_DMA_FLAG_R                 0x00000040U  </span><span class="comment">/*!&lt; Receive flag */</span>
<a name="l01437"></a>01437 <span class="preprocessor">#define ETH_DMA_FLAG_TU                0x00000020U  </span><span class="comment">/*!&lt; Underflow flag */</span>
<a name="l01438"></a>01438 <span class="preprocessor">#define ETH_DMA_FLAG_RO                0x00000010U  </span><span class="comment">/*!&lt; Overflow flag */</span>
<a name="l01439"></a>01439 <span class="preprocessor">#define ETH_DMA_FLAG_TJT               0x00000008U  </span><span class="comment">/*!&lt; Transmit jabber timeout flag */</span>
<a name="l01440"></a>01440 <span class="preprocessor">#define ETH_DMA_FLAG_TBU               0x00000004U  </span><span class="comment">/*!&lt; Transmit buffer unavailable flag */</span>
<a name="l01441"></a>01441 <span class="preprocessor">#define ETH_DMA_FLAG_TPS               0x00000002U  </span><span class="comment">/*!&lt; Transmit process stopped flag */</span>
<a name="l01442"></a>01442 <span class="preprocessor">#define ETH_DMA_FLAG_T                 0x00000001U  </span><span class="comment">/*!&lt; Transmit flag */</span>
<a name="l01443"></a>01443 <span class="comment">/**</span>
<a name="l01444"></a>01444 <span class="comment">  * @}</span>
<a name="l01445"></a>01445 <span class="comment">  */</span>
<a name="l01446"></a>01446 <span class="comment"></span>
<a name="l01447"></a>01447 <span class="comment">/** @defgroup ETH_MAC_Interrupts ETH MAC Interrupts</span>
<a name="l01448"></a>01448 <span class="comment">  * @{</span>
<a name="l01449"></a>01449 <span class="comment">  */</span>
<a name="l01450"></a>01450 <span class="preprocessor">#define ETH_MAC_IT_TST       0x00000200U  </span><span class="comment">/*!&lt; Time stamp trigger interrupt (on MAC) */</span>
<a name="l01451"></a>01451 <span class="preprocessor">#define ETH_MAC_IT_MMCT      0x00000040U  </span><span class="comment">/*!&lt; MMC transmit interrupt */</span>
<a name="l01452"></a>01452 <span class="preprocessor">#define ETH_MAC_IT_MMCR      0x00000020U  </span><span class="comment">/*!&lt; MMC receive interrupt */</span>
<a name="l01453"></a>01453 <span class="preprocessor">#define ETH_MAC_IT_MMC       0x00000010U  </span><span class="comment">/*!&lt; MMC interrupt (on MAC) */</span>
<a name="l01454"></a>01454 <span class="preprocessor">#define ETH_MAC_IT_PMT       0x00000008U  </span><span class="comment">/*!&lt; PMT interrupt (on MAC) */</span>
<a name="l01455"></a>01455 <span class="comment">/**</span>
<a name="l01456"></a>01456 <span class="comment">  * @}</span>
<a name="l01457"></a>01457 <span class="comment">  */</span>
<a name="l01458"></a>01458 <span class="comment"></span>
<a name="l01459"></a>01459 <span class="comment">/** @defgroup ETH_DMA_Interrupts ETH DMA Interrupts</span>
<a name="l01460"></a>01460 <span class="comment">  * @{</span>
<a name="l01461"></a>01461 <span class="comment">  */</span>
<a name="l01462"></a>01462 <span class="preprocessor">#define ETH_DMA_IT_TST       0x20000000U  </span><span class="comment">/*!&lt; Time-stamp trigger interrupt (on DMA) */</span>
<a name="l01463"></a>01463 <span class="preprocessor">#define ETH_DMA_IT_PMT       0x10000000U  </span><span class="comment">/*!&lt; PMT interrupt (on DMA) */</span>
<a name="l01464"></a>01464 <span class="preprocessor">#define ETH_DMA_IT_MMC       0x08000000U  </span><span class="comment">/*!&lt; MMC interrupt (on DMA) */</span>
<a name="l01465"></a>01465 <span class="preprocessor">#define ETH_DMA_IT_NIS       0x00010000U  </span><span class="comment">/*!&lt; Normal interrupt summary */</span>
<a name="l01466"></a>01466 <span class="preprocessor">#define ETH_DMA_IT_AIS       0x00008000U  </span><span class="comment">/*!&lt; Abnormal interrupt summary */</span>
<a name="l01467"></a>01467 <span class="preprocessor">#define ETH_DMA_IT_ER        0x00004000U  </span><span class="comment">/*!&lt; Early receive interrupt */</span>
<a name="l01468"></a>01468 <span class="preprocessor">#define ETH_DMA_IT_FBE       0x00002000U  </span><span class="comment">/*!&lt; Fatal bus error interrupt */</span>
<a name="l01469"></a>01469 <span class="preprocessor">#define ETH_DMA_IT_ET        0x00000400U  </span><span class="comment">/*!&lt; Early transmit interrupt */</span>
<a name="l01470"></a>01470 <span class="preprocessor">#define ETH_DMA_IT_RWT       0x00000200U  </span><span class="comment">/*!&lt; Receive watchdog timeout interrupt */</span>
<a name="l01471"></a>01471 <span class="preprocessor">#define ETH_DMA_IT_RPS       0x00000100U  </span><span class="comment">/*!&lt; Receive process stopped interrupt */</span>
<a name="l01472"></a>01472 <span class="preprocessor">#define ETH_DMA_IT_RBU       0x00000080U  </span><span class="comment">/*!&lt; Receive buffer unavailable interrupt */</span>
<a name="l01473"></a>01473 <span class="preprocessor">#define ETH_DMA_IT_R         0x00000040U  </span><span class="comment">/*!&lt; Receive interrupt */</span>
<a name="l01474"></a>01474 <span class="preprocessor">#define ETH_DMA_IT_TU        0x00000020U  </span><span class="comment">/*!&lt; Underflow interrupt */</span>
<a name="l01475"></a>01475 <span class="preprocessor">#define ETH_DMA_IT_RO        0x00000010U  </span><span class="comment">/*!&lt; Overflow interrupt */</span>
<a name="l01476"></a>01476 <span class="preprocessor">#define ETH_DMA_IT_TJT       0x00000008U  </span><span class="comment">/*!&lt; Transmit jabber timeout interrupt */</span>
<a name="l01477"></a>01477 <span class="preprocessor">#define ETH_DMA_IT_TBU       0x00000004U  </span><span class="comment">/*!&lt; Transmit buffer unavailable interrupt */</span>
<a name="l01478"></a>01478 <span class="preprocessor">#define ETH_DMA_IT_TPS       0x00000002U  </span><span class="comment">/*!&lt; Transmit process stopped interrupt */</span>
<a name="l01479"></a>01479 <span class="preprocessor">#define ETH_DMA_IT_T         0x00000001U  </span><span class="comment">/*!&lt; Transmit interrupt */</span>
<a name="l01480"></a>01480 <span class="comment">/**</span>
<a name="l01481"></a>01481 <span class="comment">  * @}</span>
<a name="l01482"></a>01482 <span class="comment">  */</span>
<a name="l01483"></a>01483 <span class="comment"></span>
<a name="l01484"></a>01484 <span class="comment">/** @defgroup ETH_DMA_transmit_process_state ETH DMA transmit process state</span>
<a name="l01485"></a>01485 <span class="comment">  * @{</span>
<a name="l01486"></a>01486 <span class="comment">  */</span>
<a name="l01487"></a>01487 <span class="preprocessor">#define ETH_DMA_TRANSMITPROCESS_STOPPED     0x00000000U  </span><span class="comment">/*!&lt; Stopped - Reset or Stop Tx Command issued */</span>
<a name="l01488"></a>01488 <span class="preprocessor">#define ETH_DMA_TRANSMITPROCESS_FETCHING    0x00100000U  </span><span class="comment">/*!&lt; Running - fetching the Tx descriptor */</span>
<a name="l01489"></a>01489 <span class="preprocessor">#define ETH_DMA_TRANSMITPROCESS_WAITING     0x00200000U  </span><span class="comment">/*!&lt; Running - waiting for status */</span>
<a name="l01490"></a>01490 <span class="preprocessor">#define ETH_DMA_TRANSMITPROCESS_READING     0x00300000U  </span><span class="comment">/*!&lt; Running - reading the data from host memory */</span>
<a name="l01491"></a>01491 <span class="preprocessor">#define ETH_DMA_TRANSMITPROCESS_SUSPENDED   0x00600000U  </span><span class="comment">/*!&lt; Suspended - Tx Descriptor unavailable */</span>
<a name="l01492"></a>01492 <span class="preprocessor">#define ETH_DMA_TRANSMITPROCESS_CLOSING     0x00700000U  </span><span class="comment">/*!&lt; Running - closing Rx descriptor */</span>
<a name="l01493"></a>01493 <span class="comment"></span>
<a name="l01494"></a>01494 <span class="comment">/**</span>
<a name="l01495"></a>01495 <span class="comment">  * @}</span>
<a name="l01496"></a>01496 <span class="comment">  */</span>
<a name="l01497"></a>01497 
<a name="l01498"></a>01498 <span class="comment"></span>
<a name="l01499"></a>01499 <span class="comment">/** @defgroup ETH_DMA_receive_process_state ETH DMA receive process state</span>
<a name="l01500"></a>01500 <span class="comment">  * @{</span>
<a name="l01501"></a>01501 <span class="comment">  */</span>
<a name="l01502"></a>01502 <span class="preprocessor">#define ETH_DMA_RECEIVEPROCESS_STOPPED      0x00000000U  </span><span class="comment">/*!&lt; Stopped - Reset or Stop Rx Command issued */</span>
<a name="l01503"></a>01503 <span class="preprocessor">#define ETH_DMA_RECEIVEPROCESS_FETCHING     0x00020000U  </span><span class="comment">/*!&lt; Running - fetching the Rx descriptor */</span>
<a name="l01504"></a>01504 <span class="preprocessor">#define ETH_DMA_RECEIVEPROCESS_WAITING      0x00060000U  </span><span class="comment">/*!&lt; Running - waiting for packet */</span>
<a name="l01505"></a>01505 <span class="preprocessor">#define ETH_DMA_RECEIVEPROCESS_SUSPENDED    0x00080000U  </span><span class="comment">/*!&lt; Suspended - Rx Descriptor unavailable */</span>
<a name="l01506"></a>01506 <span class="preprocessor">#define ETH_DMA_RECEIVEPROCESS_CLOSING      0x000A0000U  </span><span class="comment">/*!&lt; Running - closing descriptor */</span>
<a name="l01507"></a>01507 <span class="preprocessor">#define ETH_DMA_RECEIVEPROCESS_QUEUING      0x000E0000U  </span><span class="comment">/*!&lt; Running - queuing the receive frame into host memory */</span>
<a name="l01508"></a>01508 <span class="comment"></span>
<a name="l01509"></a>01509 <span class="comment">/**</span>
<a name="l01510"></a>01510 <span class="comment">  * @}</span>
<a name="l01511"></a>01511 <span class="comment">  */</span>
<a name="l01512"></a>01512 <span class="comment"></span>
<a name="l01513"></a>01513 <span class="comment">/** @defgroup ETH_DMA_overflow ETH DMA overflow</span>
<a name="l01514"></a>01514 <span class="comment">  * @{</span>
<a name="l01515"></a>01515 <span class="comment">  */</span>
<a name="l01516"></a>01516 <span class="preprocessor">#define ETH_DMA_OVERFLOW_RXFIFOCOUNTER      0x10000000U  </span><span class="comment">/*!&lt; Overflow bit for FIFO overflow counter */</span>
<a name="l01517"></a>01517 <span class="preprocessor">#define ETH_DMA_OVERFLOW_MISSEDFRAMECOUNTER 0x00010000U  </span><span class="comment">/*!&lt; Overflow bit for missed frame counter */</span>
<a name="l01518"></a>01518 <span class="comment">/**</span>
<a name="l01519"></a>01519 <span class="comment">  * @}</span>
<a name="l01520"></a>01520 <span class="comment">  */</span>
<a name="l01521"></a>01521 <span class="comment"></span>
<a name="l01522"></a>01522 <span class="comment">/** @defgroup ETH_EXTI_LINE_WAKEUP ETH EXTI LINE WAKEUP</span>
<a name="l01523"></a>01523 <span class="comment">  * @{</span>
<a name="l01524"></a>01524 <span class="comment">  */</span>
<a name="l01525"></a>01525 <span class="preprocessor">#define ETH_EXTI_LINE_WAKEUP              0x00080000U  </span><span class="comment">/*!&lt; External interrupt line 19 Connected to the ETH EXTI Line */</span>
<a name="l01526"></a>01526 <span class="comment"></span>
<a name="l01527"></a>01527 <span class="comment">/**</span>
<a name="l01528"></a>01528 <span class="comment">  * @}</span>
<a name="l01529"></a>01529 <span class="comment">  */</span>
<a name="l01530"></a>01530 <span class="comment"></span>
<a name="l01531"></a>01531 <span class="comment">/**</span>
<a name="l01532"></a>01532 <span class="comment">  * @}</span>
<a name="l01533"></a>01533 <span class="comment">  */</span>
<a name="l01534"></a>01534 
<a name="l01535"></a>01535 <span class="comment">/* Exported macro ------------------------------------------------------------*/</span><span class="comment"></span>
<a name="l01536"></a>01536 <span class="comment">/** @defgroup ETH_Exported_Macros ETH Exported Macros</span>
<a name="l01537"></a>01537 <span class="comment"> *  @brief macros to handle interrupts and specific clock configurations</span>
<a name="l01538"></a>01538 <span class="comment"> * @{</span>
<a name="l01539"></a>01539 <span class="comment"> */</span>
<a name="l01540"></a>01540 <span class="comment"></span>
<a name="l01541"></a>01541 <span class="comment">/** @brief Reset ETH handle state</span>
<a name="l01542"></a>01542 <span class="comment">  * @param  __HANDLE__: specifies the ETH handle.</span>
<a name="l01543"></a>01543 <span class="comment">  * @retval None</span>
<a name="l01544"></a>01544 <span class="comment">  */</span>
<a name="l01545"></a>01545 <span class="preprocessor">#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)</span>
<a name="l01546"></a>01546 <span class="preprocessor"></span><span class="preprocessor">#define __HAL_ETH_RESET_HANDLE_STATE(__HANDLE__)  do{                                                 \</span>
<a name="l01547"></a>01547 <span class="preprocessor">                                                       (__HANDLE__)-&gt;State = HAL_ETH_STATE_RESET;     \</span>
<a name="l01548"></a>01548 <span class="preprocessor">                                                       (__HANDLE__)-&gt;MspInitCallback = NULL;          \</span>
<a name="l01549"></a>01549 <span class="preprocessor">                                                       (__HANDLE__)-&gt;MspDeInitCallback = NULL;        \</span>
<a name="l01550"></a>01550 <span class="preprocessor">                                                     } while(0)</span>
<a name="l01551"></a>01551 <span class="preprocessor"></span><span class="preprocessor">#else</span>
<a name="l01552"></a>01552 <span class="preprocessor"></span><span class="preprocessor">#define __HAL_ETH_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)-&gt;State = HAL_ETH_STATE_RESET)</span>
<a name="l01553"></a>01553 <span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/*USE_HAL_ETH_REGISTER_CALLBACKS */</span>
<a name="l01554"></a>01554 <span class="comment"></span>
<a name="l01555"></a>01555 <span class="comment">/**</span>
<a name="l01556"></a>01556 <span class="comment">  * @brief  Checks whether the specified ETHERNET DMA Tx Desc flag is set or not.</span>
<a name="l01557"></a>01557 <span class="comment">  * @param  __HANDLE__: ETH Handle</span>
<a name="l01558"></a>01558 <span class="comment">  * @param  __FLAG__: specifies the flag of TDES0 to check.</span>
<a name="l01559"></a>01559 <span class="comment">  * @retval the ETH_DMATxDescFlag (SET or RESET).</span>
<a name="l01560"></a>01560 <span class="comment">  */</span>
<a name="l01561"></a>01561 <span class="preprocessor">#define __HAL_ETH_DMATXDESC_GET_FLAG(__HANDLE__, __FLAG__)             ((__HANDLE__)-&gt;TxDesc-&gt;Status &amp; (__FLAG__) == (__FLAG__))</span>
<a name="l01562"></a>01562 <span class="preprocessor"></span><span class="comment"></span>
<a name="l01563"></a>01563 <span class="comment">/**</span>
<a name="l01564"></a>01564 <span class="comment">  * @brief  Checks whether the specified ETHERNET DMA Rx Desc flag is set or not.</span>
<a name="l01565"></a>01565 <span class="comment">  * @param  __HANDLE__: ETH Handle</span>
<a name="l01566"></a>01566 <span class="comment">  * @param  __FLAG__: specifies the flag of RDES0 to check.</span>
<a name="l01567"></a>01567 <span class="comment">  * @retval the ETH_DMATxDescFlag (SET or RESET).</span>
<a name="l01568"></a>01568 <span class="comment">  */</span>
<a name="l01569"></a>01569 <span class="preprocessor">#define __HAL_ETH_DMARXDESC_GET_FLAG(__HANDLE__, __FLAG__)             ((__HANDLE__)-&gt;RxDesc-&gt;Status &amp; (__FLAG__) == (__FLAG__))</span>
<a name="l01570"></a>01570 <span class="preprocessor"></span><span class="comment"></span>
<a name="l01571"></a>01571 <span class="comment">/**</span>
<a name="l01572"></a>01572 <span class="comment">  * @brief  Enables the specified DMA Rx Desc receive interrupt.</span>
<a name="l01573"></a>01573 <span class="comment">  * @param  __HANDLE__: ETH Handle</span>
<a name="l01574"></a>01574 <span class="comment">  * @retval None</span>
<a name="l01575"></a>01575 <span class="comment">  */</span>
<a name="l01576"></a>01576 <span class="preprocessor">#define __HAL_ETH_DMARXDESC_ENABLE_IT(__HANDLE__)                          ((__HANDLE__)-&gt;RxDesc-&gt;ControlBufferSize &amp;=(~(uint32_t)ETH_DMARXDESC_DIC))</span>
<a name="l01577"></a>01577 <span class="preprocessor"></span><span class="comment"></span>
<a name="l01578"></a>01578 <span class="comment">/**</span>
<a name="l01579"></a>01579 <span class="comment">  * @brief  Disables the specified DMA Rx Desc receive interrupt.</span>
<a name="l01580"></a>01580 <span class="comment">  * @param  __HANDLE__: ETH Handle</span>
<a name="l01581"></a>01581 <span class="comment">  * @retval None</span>
<a name="l01582"></a>01582 <span class="comment">  */</span>
<a name="l01583"></a>01583 <span class="preprocessor">#define __HAL_ETH_DMARXDESC_DISABLE_IT(__HANDLE__)                         ((__HANDLE__)-&gt;RxDesc-&gt;ControlBufferSize |= ETH_DMARXDESC_DIC)</span>
<a name="l01584"></a>01584 <span class="preprocessor"></span><span class="comment"></span>
<a name="l01585"></a>01585 <span class="comment">/**</span>
<a name="l01586"></a>01586 <span class="comment">  * @brief  Set the specified DMA Rx Desc Own bit.</span>
<a name="l01587"></a>01587 <span class="comment">  * @param  __HANDLE__: ETH Handle</span>
<a name="l01588"></a>01588 <span class="comment">  * @retval None</span>
<a name="l01589"></a>01589 <span class="comment">  */</span>
<a name="l01590"></a>01590 <span class="preprocessor">#define __HAL_ETH_DMARXDESC_SET_OWN_BIT(__HANDLE__)                           ((__HANDLE__)-&gt;RxDesc-&gt;Status |= ETH_DMARXDESC_OWN)</span>
<a name="l01591"></a>01591 <span class="preprocessor"></span><span class="comment"></span>
<a name="l01592"></a>01592 <span class="comment">/**</span>
<a name="l01593"></a>01593 <span class="comment">  * @brief  Returns the specified ETHERNET DMA Tx Desc collision count.</span>
<a name="l01594"></a>01594 <span class="comment">  * @param  __HANDLE__: ETH Handle</span>
<a name="l01595"></a>01595 <span class="comment">  * @retval The Transmit descriptor collision counter value.</span>
<a name="l01596"></a>01596 <span class="comment">  */</span>
<a name="l01597"></a>01597 <span class="preprocessor">#define __HAL_ETH_DMATXDESC_GET_COLLISION_COUNT(__HANDLE__)                   (((__HANDLE__)-&gt;TxDesc-&gt;Status &amp; ETH_DMATXDESC_CC) &gt;&gt; ETH_DMATXDESC_COLLISION_COUNTSHIFT)</span>
<a name="l01598"></a>01598 <span class="preprocessor"></span><span class="comment"></span>
<a name="l01599"></a>01599 <span class="comment">/**</span>
<a name="l01600"></a>01600 <span class="comment">  * @brief  Set the specified DMA Tx Desc Own bit.</span>
<a name="l01601"></a>01601 <span class="comment">  * @param  __HANDLE__: ETH Handle</span>
<a name="l01602"></a>01602 <span class="comment">  * @retval None</span>
<a name="l01603"></a>01603 <span class="comment">  */</span>
<a name="l01604"></a>01604 <span class="preprocessor">#define __HAL_ETH_DMATXDESC_SET_OWN_BIT(__HANDLE__)                       ((__HANDLE__)-&gt;TxDesc-&gt;Status |= ETH_DMATXDESC_OWN)</span>
<a name="l01605"></a>01605 <span class="preprocessor"></span><span class="comment"></span>
<a name="l01606"></a>01606 <span class="comment">/**</span>
<a name="l01607"></a>01607 <span class="comment">  * @brief  Enables the specified DMA Tx Desc Transmit interrupt.</span>
<a name="l01608"></a>01608 <span class="comment">  * @param  __HANDLE__: ETH Handle</span>
<a name="l01609"></a>01609 <span class="comment">  * @retval None</span>
<a name="l01610"></a>01610 <span class="comment">  */</span>
<a name="l01611"></a>01611 <span class="preprocessor">#define __HAL_ETH_DMATXDESC_ENABLE_IT(__HANDLE__)                          ((__HANDLE__)-&gt;TxDesc-&gt;Status |= ETH_DMATXDESC_IC)</span>
<a name="l01612"></a>01612 <span class="preprocessor"></span><span class="comment"></span>
<a name="l01613"></a>01613 <span class="comment">/**</span>
<a name="l01614"></a>01614 <span class="comment">  * @brief  Disables the specified DMA Tx Desc Transmit interrupt.</span>
<a name="l01615"></a>01615 <span class="comment">  * @param  __HANDLE__: ETH Handle</span>
<a name="l01616"></a>01616 <span class="comment">  * @retval None</span>
<a name="l01617"></a>01617 <span class="comment">  */</span>
<a name="l01618"></a>01618 <span class="preprocessor">#define __HAL_ETH_DMATXDESC_DISABLE_IT(__HANDLE__)                          ((__HANDLE__)-&gt;TxDesc-&gt;Status &amp;= ~ETH_DMATXDESC_IC)</span>
<a name="l01619"></a>01619 <span class="preprocessor"></span><span class="comment"></span>
<a name="l01620"></a>01620 <span class="comment">/**</span>
<a name="l01621"></a>01621 <span class="comment">  * @brief  Selects the specified ETHERNET DMA Tx Desc Checksum Insertion.</span>
<a name="l01622"></a>01622 <span class="comment">  * @param  __HANDLE__: ETH Handle</span>
<a name="l01623"></a>01623 <span class="comment">  * @param  __CHECKSUM__: specifies is the DMA Tx desc checksum insertion.</span>
<a name="l01624"></a>01624 <span class="comment">  *   This parameter can be one of the following values:</span>
<a name="l01625"></a>01625 <span class="comment">  *     @arg ETH_DMATXDESC_CHECKSUMBYPASS : Checksum bypass</span>
<a name="l01626"></a>01626 <span class="comment">  *     @arg ETH_DMATXDESC_CHECKSUMIPV4HEADER : IPv4 header checksum</span>
<a name="l01627"></a>01627 <span class="comment">  *     @arg ETH_DMATXDESC_CHECKSUMTCPUDPICMPSEGMENT : TCP/UDP/ICMP checksum. Pseudo header checksum is assumed to be present</span>
<a name="l01628"></a>01628 <span class="comment">  *     @arg ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL : TCP/UDP/ICMP checksum fully in hardware including pseudo header</span>
<a name="l01629"></a>01629 <span class="comment">  * @retval None</span>
<a name="l01630"></a>01630 <span class="comment">  */</span>
<a name="l01631"></a>01631 <span class="preprocessor">#define __HAL_ETH_DMATXDESC_CHECKSUM_INSERTION(__HANDLE__, __CHECKSUM__)     ((__HANDLE__)-&gt;TxDesc-&gt;Status |= (__CHECKSUM__))</span>
<a name="l01632"></a>01632 <span class="preprocessor"></span><span class="comment"></span>
<a name="l01633"></a>01633 <span class="comment">/**</span>
<a name="l01634"></a>01634 <span class="comment">  * @brief  Enables the DMA Tx Desc CRC.</span>
<a name="l01635"></a>01635 <span class="comment">  * @param  __HANDLE__: ETH Handle</span>
<a name="l01636"></a>01636 <span class="comment">  * @retval None</span>
<a name="l01637"></a>01637 <span class="comment">  */</span>
<a name="l01638"></a>01638 <span class="preprocessor">#define __HAL_ETH_DMATXDESC_CRC_ENABLE(__HANDLE__)                          ((__HANDLE__)-&gt;TxDesc-&gt;Status &amp;= ~ETH_DMATXDESC_DC)</span>
<a name="l01639"></a>01639 <span class="preprocessor"></span><span class="comment"></span>
<a name="l01640"></a>01640 <span class="comment">/**</span>
<a name="l01641"></a>01641 <span class="comment">  * @brief  Disables the DMA Tx Desc CRC.</span>
<a name="l01642"></a>01642 <span class="comment">  * @param  __HANDLE__: ETH Handle</span>
<a name="l01643"></a>01643 <span class="comment">  * @retval None</span>
<a name="l01644"></a>01644 <span class="comment">  */</span>
<a name="l01645"></a>01645 <span class="preprocessor">#define __HAL_ETH_DMATXDESC_CRC_DISABLE(__HANDLE__)                         ((__HANDLE__)-&gt;TxDesc-&gt;Status |= ETH_DMATXDESC_DC)</span>
<a name="l01646"></a>01646 <span class="preprocessor"></span><span class="comment"></span>
<a name="l01647"></a>01647 <span class="comment">/**</span>
<a name="l01648"></a>01648 <span class="comment">  * @brief  Enables the DMA Tx Desc padding for frame shorter than 64 bytes.</span>
<a name="l01649"></a>01649 <span class="comment">  * @param  __HANDLE__: ETH Handle</span>
<a name="l01650"></a>01650 <span class="comment">  * @retval None</span>
<a name="l01651"></a>01651 <span class="comment">  */</span>
<a name="l01652"></a>01652 <span class="preprocessor">#define __HAL_ETH_DMATXDESC_SHORT_FRAME_PADDING_ENABLE(__HANDLE__)            ((__HANDLE__)-&gt;TxDesc-&gt;Status &amp;= ~ETH_DMATXDESC_DP)</span>
<a name="l01653"></a>01653 <span class="preprocessor"></span><span class="comment"></span>
<a name="l01654"></a>01654 <span class="comment">/**</span>
<a name="l01655"></a>01655 <span class="comment">  * @brief  Disables the DMA Tx Desc padding for frame shorter than 64 bytes.</span>
<a name="l01656"></a>01656 <span class="comment">  * @param  __HANDLE__: ETH Handle</span>
<a name="l01657"></a>01657 <span class="comment">  * @retval None</span>
<a name="l01658"></a>01658 <span class="comment">  */</span>
<a name="l01659"></a>01659 <span class="preprocessor">#define __HAL_ETH_DMATXDESC_SHORT_FRAME_PADDING_DISABLE(__HANDLE__)           ((__HANDLE__)-&gt;TxDesc-&gt;Status |= ETH_DMATXDESC_DP)</span>
<a name="l01660"></a>01660 <span class="preprocessor"></span><span class="comment"></span>
<a name="l01661"></a>01661 <span class="comment">/**</span>
<a name="l01662"></a>01662 <span class="comment"> * @brief  Enables the specified ETHERNET MAC interrupts.</span>
<a name="l01663"></a>01663 <span class="comment">  * @param  __HANDLE__   : ETH Handle</span>
<a name="l01664"></a>01664 <span class="comment">  * @param  __INTERRUPT__: specifies the ETHERNET MAC interrupt sources to be</span>
<a name="l01665"></a>01665 <span class="comment">  *   enabled or disabled.</span>
<a name="l01666"></a>01666 <span class="comment">  *   This parameter can be any combination of the following values:</span>
<a name="l01667"></a>01667 <span class="comment">  *     @arg ETH_MAC_IT_TST : Time stamp trigger interrupt</span>
<a name="l01668"></a>01668 <span class="comment">  *     @arg ETH_MAC_IT_PMT : PMT interrupt</span>
<a name="l01669"></a>01669 <span class="comment">  * @retval None</span>
<a name="l01670"></a>01670 <span class="comment">  */</span>
<a name="l01671"></a>01671 <span class="preprocessor">#define __HAL_ETH_MAC_ENABLE_IT(__HANDLE__, __INTERRUPT__)                 ((__HANDLE__)-&gt;Instance-&gt;MACIMR |= (__INTERRUPT__))</span>
<a name="l01672"></a>01672 <span class="preprocessor"></span><span class="comment"></span>
<a name="l01673"></a>01673 <span class="comment">/**</span>
<a name="l01674"></a>01674 <span class="comment">  * @brief  Disables the specified ETHERNET MAC interrupts.</span>
<a name="l01675"></a>01675 <span class="comment">  * @param  __HANDLE__   : ETH Handle</span>
<a name="l01676"></a>01676 <span class="comment">  * @param  __INTERRUPT__: specifies the ETHERNET MAC interrupt sources to be</span>
<a name="l01677"></a>01677 <span class="comment">  *   enabled or disabled.</span>
<a name="l01678"></a>01678 <span class="comment">  *   This parameter can be any combination of the following values:</span>
<a name="l01679"></a>01679 <span class="comment">  *     @arg ETH_MAC_IT_TST : Time stamp trigger interrupt</span>
<a name="l01680"></a>01680 <span class="comment">  *     @arg ETH_MAC_IT_PMT : PMT interrupt</span>
<a name="l01681"></a>01681 <span class="comment">  * @retval None</span>
<a name="l01682"></a>01682 <span class="comment">  */</span>
<a name="l01683"></a>01683 <span class="preprocessor">#define __HAL_ETH_MAC_DISABLE_IT(__HANDLE__, __INTERRUPT__)                ((__HANDLE__)-&gt;Instance-&gt;MACIMR &amp;= ~(__INTERRUPT__))</span>
<a name="l01684"></a>01684 <span class="preprocessor"></span><span class="comment"></span>
<a name="l01685"></a>01685 <span class="comment">/**</span>
<a name="l01686"></a>01686 <span class="comment">  * @brief  Initiate a Pause Control Frame (Full-duplex only).</span>
<a name="l01687"></a>01687 <span class="comment">  * @param  __HANDLE__: ETH Handle</span>
<a name="l01688"></a>01688 <span class="comment">  * @retval None</span>
<a name="l01689"></a>01689 <span class="comment">  */</span>
<a name="l01690"></a>01690 <span class="preprocessor">#define __HAL_ETH_INITIATE_PAUSE_CONTROL_FRAME(__HANDLE__)              ((__HANDLE__)-&gt;Instance-&gt;MACFCR |= ETH_MACFCR_FCBBPA)</span>
<a name="l01691"></a>01691 <span class="preprocessor"></span><span class="comment"></span>
<a name="l01692"></a>01692 <span class="comment">/**</span>
<a name="l01693"></a>01693 <span class="comment">  * @brief  Checks whether the ETHERNET flow control busy bit is set or not.</span>
<a name="l01694"></a>01694 <span class="comment">  * @param  __HANDLE__: ETH Handle</span>
<a name="l01695"></a>01695 <span class="comment">  * @retval The new state of flow control busy status bit (SET or RESET).</span>
<a name="l01696"></a>01696 <span class="comment">  */</span>
<a name="l01697"></a>01697 <span class="preprocessor">#define __HAL_ETH_GET_FLOW_CONTROL_BUSY_STATUS(__HANDLE__)               (((__HANDLE__)-&gt;Instance-&gt;MACFCR &amp; ETH_MACFCR_FCBBPA) == ETH_MACFCR_FCBBPA)</span>
<a name="l01698"></a>01698 <span class="preprocessor"></span><span class="comment"></span>
<a name="l01699"></a>01699 <span class="comment">/**</span>
<a name="l01700"></a>01700 <span class="comment">  * @brief  Enables the MAC Back Pressure operation activation (Half-duplex only).</span>
<a name="l01701"></a>01701 <span class="comment">  * @param  __HANDLE__: ETH Handle</span>
<a name="l01702"></a>01702 <span class="comment">  * @retval None</span>
<a name="l01703"></a>01703 <span class="comment">  */</span>
<a name="l01704"></a>01704 <span class="preprocessor">#define __HAL_ETH_BACK_PRESSURE_ACTIVATION_ENABLE(__HANDLE__)          ((__HANDLE__)-&gt;Instance-&gt;MACFCR |= ETH_MACFCR_FCBBPA)</span>
<a name="l01705"></a>01705 <span class="preprocessor"></span><span class="comment"></span>
<a name="l01706"></a>01706 <span class="comment">/**</span>
<a name="l01707"></a>01707 <span class="comment">  * @brief  Disables the MAC BackPressure operation activation (Half-duplex only).</span>
<a name="l01708"></a>01708 <span class="comment">  * @param  __HANDLE__: ETH Handle</span>
<a name="l01709"></a>01709 <span class="comment">  * @retval None</span>
<a name="l01710"></a>01710 <span class="comment">  */</span>
<a name="l01711"></a>01711 <span class="preprocessor">#define __HAL_ETH_BACK_PRESSURE_ACTIVATION_DISABLE(__HANDLE__)         ((__HANDLE__)-&gt;Instance-&gt;MACFCR &amp;= ~ETH_MACFCR_FCBBPA)</span>
<a name="l01712"></a>01712 <span class="preprocessor"></span><span class="comment"></span>
<a name="l01713"></a>01713 <span class="comment">/**</span>
<a name="l01714"></a>01714 <span class="comment">  * @brief  Checks whether the specified ETHERNET MAC flag is set or not.</span>
<a name="l01715"></a>01715 <span class="comment">  * @param  __HANDLE__: ETH Handle</span>
<a name="l01716"></a>01716 <span class="comment">  * @param  __FLAG__: specifies the flag to check.</span>
<a name="l01717"></a>01717 <span class="comment">  *   This parameter can be one of the following values:</span>
<a name="l01718"></a>01718 <span class="comment">  *     @arg ETH_MAC_FLAG_TST  : Time stamp trigger flag</span>
<a name="l01719"></a>01719 <span class="comment">  *     @arg ETH_MAC_FLAG_MMCT : MMC transmit flag</span>
<a name="l01720"></a>01720 <span class="comment">  *     @arg ETH_MAC_FLAG_MMCR : MMC receive flag</span>
<a name="l01721"></a>01721 <span class="comment">  *     @arg ETH_MAC_FLAG_MMC  : MMC flag</span>
<a name="l01722"></a>01722 <span class="comment">  *     @arg ETH_MAC_FLAG_PMT  : PMT flag</span>
<a name="l01723"></a>01723 <span class="comment">  * @retval The state of ETHERNET MAC flag.</span>
<a name="l01724"></a>01724 <span class="comment">  */</span>
<a name="l01725"></a>01725 <span class="preprocessor">#define __HAL_ETH_MAC_GET_FLAG(__HANDLE__, __FLAG__)                   (((__HANDLE__)-&gt;Instance-&gt;MACSR &amp;( __FLAG__)) == ( __FLAG__))</span>
<a name="l01726"></a>01726 <span class="preprocessor"></span><span class="comment"></span>
<a name="l01727"></a>01727 <span class="comment">/**</span>
<a name="l01728"></a>01728 <span class="comment">  * @brief  Enables the specified ETHERNET DMA interrupts.</span>
<a name="l01729"></a>01729 <span class="comment">  * @param  __HANDLE__   : ETH Handle</span>
<a name="l01730"></a>01730 <span class="comment">  * @param  __INTERRUPT__: specifies the ETHERNET DMA interrupt sources to be</span>
<a name="l01731"></a>01731 <span class="comment">  *   enabled @ref ETH_DMA_Interrupts</span>
<a name="l01732"></a>01732 <span class="comment">  * @retval None</span>
<a name="l01733"></a>01733 <span class="comment">  */</span>
<a name="l01734"></a>01734 <span class="preprocessor">#define __HAL_ETH_DMA_ENABLE_IT(__HANDLE__, __INTERRUPT__)                 ((__HANDLE__)-&gt;Instance-&gt;DMAIER |= (__INTERRUPT__))</span>
<a name="l01735"></a>01735 <span class="preprocessor"></span><span class="comment"></span>
<a name="l01736"></a>01736 <span class="comment">/**</span>
<a name="l01737"></a>01737 <span class="comment">  * @brief  Disables the specified ETHERNET DMA interrupts.</span>
<a name="l01738"></a>01738 <span class="comment">  * @param  __HANDLE__   : ETH Handle</span>
<a name="l01739"></a>01739 <span class="comment">  * @param  __INTERRUPT__: specifies the ETHERNET DMA interrupt sources to be</span>
<a name="l01740"></a>01740 <span class="comment">  *   disabled. @ref ETH_DMA_Interrupts</span>
<a name="l01741"></a>01741 <span class="comment">  * @retval None</span>
<a name="l01742"></a>01742 <span class="comment">  */</span>
<a name="l01743"></a>01743 <span class="preprocessor">#define __HAL_ETH_DMA_DISABLE_IT(__HANDLE__, __INTERRUPT__)                ((__HANDLE__)-&gt;Instance-&gt;DMAIER &amp;= ~(__INTERRUPT__))</span>
<a name="l01744"></a>01744 <span class="preprocessor"></span><span class="comment"></span>
<a name="l01745"></a>01745 <span class="comment">/**</span>
<a name="l01746"></a>01746 <span class="comment">  * @brief  Clears the ETHERNET DMA IT pending bit.</span>
<a name="l01747"></a>01747 <span class="comment">  * @param  __HANDLE__   : ETH Handle</span>
<a name="l01748"></a>01748 <span class="comment">  * @param  __INTERRUPT__: specifies the interrupt pending bit to clear. @ref ETH_DMA_Interrupts</span>
<a name="l01749"></a>01749 <span class="comment">  * @retval None</span>
<a name="l01750"></a>01750 <span class="comment">  */</span>
<a name="l01751"></a>01751 <span class="preprocessor">#define __HAL_ETH_DMA_CLEAR_IT(__HANDLE__, __INTERRUPT__)      ((__HANDLE__)-&gt;Instance-&gt;DMASR =(__INTERRUPT__))</span>
<a name="l01752"></a>01752 <span class="preprocessor"></span><span class="comment"></span>
<a name="l01753"></a>01753 <span class="comment">/**</span>
<a name="l01754"></a>01754 <span class="comment">  * @brief  Checks whether the specified ETHERNET DMA flag is set or not.</span>
<a name="l01755"></a>01755 <span class="comment">* @param  __HANDLE__: ETH Handle</span>
<a name="l01756"></a>01756 <span class="comment">  * @param  __FLAG__: specifies the flag to check. @ref ETH_DMA_Flags</span>
<a name="l01757"></a>01757 <span class="comment">  * @retval The new state of ETH_DMA_FLAG (SET or RESET).</span>
<a name="l01758"></a>01758 <span class="comment">  */</span>
<a name="l01759"></a>01759 <span class="preprocessor">#define __HAL_ETH_DMA_GET_FLAG(__HANDLE__, __FLAG__)                   (((__HANDLE__)-&gt;Instance-&gt;DMASR &amp;( __FLAG__)) == ( __FLAG__))</span>
<a name="l01760"></a>01760 <span class="preprocessor"></span><span class="comment"></span>
<a name="l01761"></a>01761 <span class="comment">/**</span>
<a name="l01762"></a>01762 <span class="comment">  * @brief  Checks whether the specified ETHERNET DMA flag is set or not.</span>
<a name="l01763"></a>01763 <span class="comment">  * @param  __HANDLE__: ETH Handle</span>
<a name="l01764"></a>01764 <span class="comment">  * @param  __FLAG__: specifies the flag to clear. @ref ETH_DMA_Flags</span>
<a name="l01765"></a>01765 <span class="comment">  * @retval The new state of ETH_DMA_FLAG (SET or RESET).</span>
<a name="l01766"></a>01766 <span class="comment">  */</span>
<a name="l01767"></a>01767 <span class="preprocessor">#define __HAL_ETH_DMA_CLEAR_FLAG(__HANDLE__, __FLAG__)                 ((__HANDLE__)-&gt;Instance-&gt;DMASR = (__FLAG__))</span>
<a name="l01768"></a>01768 <span class="preprocessor"></span><span class="comment"></span>
<a name="l01769"></a>01769 <span class="comment">/**</span>
<a name="l01770"></a>01770 <span class="comment">  * @brief  Checks whether the specified ETHERNET DMA overflow flag is set or not.</span>
<a name="l01771"></a>01771 <span class="comment">  * @param  __HANDLE__: ETH Handle</span>
<a name="l01772"></a>01772 <span class="comment">  * @param  __OVERFLOW__: specifies the DMA overflow flag to check.</span>
<a name="l01773"></a>01773 <span class="comment">  *   This parameter can be one of the following values:</span>
<a name="l01774"></a>01774 <span class="comment">  *     @arg ETH_DMA_OVERFLOW_RXFIFOCOUNTER : Overflow for FIFO Overflows Counter</span>
<a name="l01775"></a>01775 <span class="comment">  *     @arg ETH_DMA_OVERFLOW_MISSEDFRAMECOUNTER : Overflow for Buffer Unavailable Missed Frame Counter</span>
<a name="l01776"></a>01776 <span class="comment">  * @retval The state of ETHERNET DMA overflow Flag (SET or RESET).</span>
<a name="l01777"></a>01777 <span class="comment">  */</span>
<a name="l01778"></a>01778 <span class="preprocessor">#define __HAL_ETH_GET_DMA_OVERFLOW_STATUS(__HANDLE__, __OVERFLOW__)       (((__HANDLE__)-&gt;Instance-&gt;DMAMFBOCR &amp; (__OVERFLOW__)) == (__OVERFLOW__))</span>
<a name="l01779"></a>01779 <span class="preprocessor"></span><span class="comment"></span>
<a name="l01780"></a>01780 <span class="comment">/**</span>
<a name="l01781"></a>01781 <span class="comment">  * @brief  Set the DMA Receive status watchdog timer register value</span>
<a name="l01782"></a>01782 <span class="comment">  * @param  __HANDLE__: ETH Handle</span>
<a name="l01783"></a>01783 <span class="comment">  * @param  __VALUE__: DMA Receive status watchdog timer register value</span>
<a name="l01784"></a>01784 <span class="comment">  * @retval None</span>
<a name="l01785"></a>01785 <span class="comment">  */</span>
<a name="l01786"></a>01786 <span class="preprocessor">#define __HAL_ETH_SET_RECEIVE_WATCHDOG_TIMER(__HANDLE__, __VALUE__)       ((__HANDLE__)-&gt;Instance-&gt;DMARSWTR = (__VALUE__))</span>
<a name="l01787"></a>01787 <span class="preprocessor"></span><span class="comment"></span>
<a name="l01788"></a>01788 <span class="comment">/**</span>
<a name="l01789"></a>01789 <span class="comment">  * @brief  Enables any unicast packet filtered by the MAC address</span>
<a name="l01790"></a>01790 <span class="comment">  *   recognition to be a wake-up frame.</span>
<a name="l01791"></a>01791 <span class="comment">  * @param  __HANDLE__: ETH Handle.</span>
<a name="l01792"></a>01792 <span class="comment">  * @retval None</span>
<a name="l01793"></a>01793 <span class="comment">  */</span>
<a name="l01794"></a>01794 <span class="preprocessor">#define __HAL_ETH_GLOBAL_UNICAST_WAKEUP_ENABLE(__HANDLE__)               ((__HANDLE__)-&gt;Instance-&gt;MACPMTCSR |= ETH_MACPMTCSR_GU)</span>
<a name="l01795"></a>01795 <span class="preprocessor"></span><span class="comment"></span>
<a name="l01796"></a>01796 <span class="comment">/**</span>
<a name="l01797"></a>01797 <span class="comment">  * @brief  Disables any unicast packet filtered by the MAC address</span>
<a name="l01798"></a>01798 <span class="comment">  *   recognition to be a wake-up frame.</span>
<a name="l01799"></a>01799 <span class="comment">  * @param  __HANDLE__: ETH Handle.</span>
<a name="l01800"></a>01800 <span class="comment">  * @retval None</span>
<a name="l01801"></a>01801 <span class="comment">  */</span>
<a name="l01802"></a>01802 <span class="preprocessor">#define __HAL_ETH_GLOBAL_UNICAST_WAKEUP_DISABLE(__HANDLE__)              ((__HANDLE__)-&gt;Instance-&gt;MACPMTCSR &amp;= ~ETH_MACPMTCSR_GU)</span>
<a name="l01803"></a>01803 <span class="preprocessor"></span><span class="comment"></span>
<a name="l01804"></a>01804 <span class="comment">/**</span>
<a name="l01805"></a>01805 <span class="comment">  * @brief  Enables the MAC Wake-Up Frame Detection.</span>
<a name="l01806"></a>01806 <span class="comment">  * @param  __HANDLE__: ETH Handle.</span>
<a name="l01807"></a>01807 <span class="comment">  * @retval None</span>
<a name="l01808"></a>01808 <span class="comment">  */</span>
<a name="l01809"></a>01809 <span class="preprocessor">#define __HAL_ETH_WAKEUP_FRAME_DETECTION_ENABLE(__HANDLE__)              ((__HANDLE__)-&gt;Instance-&gt;MACPMTCSR |= ETH_MACPMTCSR_WFE)</span>
<a name="l01810"></a>01810 <span class="preprocessor"></span><span class="comment"></span>
<a name="l01811"></a>01811 <span class="comment">/**</span>
<a name="l01812"></a>01812 <span class="comment">  * @brief  Disables the MAC Wake-Up Frame Detection.</span>
<a name="l01813"></a>01813 <span class="comment">  * @param  __HANDLE__: ETH Handle.</span>
<a name="l01814"></a>01814 <span class="comment">  * @retval None</span>
<a name="l01815"></a>01815 <span class="comment">  */</span>
<a name="l01816"></a>01816 <span class="preprocessor">#define __HAL_ETH_WAKEUP_FRAME_DETECTION_DISABLE(__HANDLE__)             ((__HANDLE__)-&gt;Instance-&gt;MACPMTCSR &amp;= ~ETH_MACPMTCSR_WFE)</span>
<a name="l01817"></a>01817 <span class="preprocessor"></span><span class="comment"></span>
<a name="l01818"></a>01818 <span class="comment">/**</span>
<a name="l01819"></a>01819 <span class="comment">  * @brief  Enables the MAC Magic Packet Detection.</span>
<a name="l01820"></a>01820 <span class="comment">  * @param  __HANDLE__: ETH Handle.</span>
<a name="l01821"></a>01821 <span class="comment">  * @retval None</span>
<a name="l01822"></a>01822 <span class="comment">  */</span>
<a name="l01823"></a>01823 <span class="preprocessor">#define __HAL_ETH_MAGIC_PACKET_DETECTION_ENABLE(__HANDLE__)              ((__HANDLE__)-&gt;Instance-&gt;MACPMTCSR |= ETH_MACPMTCSR_MPE)</span>
<a name="l01824"></a>01824 <span class="preprocessor"></span><span class="comment"></span>
<a name="l01825"></a>01825 <span class="comment">/**</span>
<a name="l01826"></a>01826 <span class="comment">  * @brief  Disables the MAC Magic Packet Detection.</span>
<a name="l01827"></a>01827 <span class="comment">  * @param  __HANDLE__: ETH Handle.</span>
<a name="l01828"></a>01828 <span class="comment">  * @retval None</span>
<a name="l01829"></a>01829 <span class="comment">  */</span>
<a name="l01830"></a>01830 <span class="preprocessor">#define __HAL_ETH_MAGIC_PACKET_DETECTION_DISABLE(__HANDLE__)             ((__HANDLE__)-&gt;Instance-&gt;MACPMTCSR &amp;= ~ETH_MACPMTCSR_WFE)</span>
<a name="l01831"></a>01831 <span class="preprocessor"></span><span class="comment"></span>
<a name="l01832"></a>01832 <span class="comment">/**</span>
<a name="l01833"></a>01833 <span class="comment">  * @brief  Enables the MAC Power Down.</span>
<a name="l01834"></a>01834 <span class="comment">  * @param  __HANDLE__: ETH Handle</span>
<a name="l01835"></a>01835 <span class="comment">  * @retval None</span>
<a name="l01836"></a>01836 <span class="comment">  */</span>
<a name="l01837"></a>01837 <span class="preprocessor">#define __HAL_ETH_POWER_DOWN_ENABLE(__HANDLE__)                         ((__HANDLE__)-&gt;Instance-&gt;MACPMTCSR |= ETH_MACPMTCSR_PD)</span>
<a name="l01838"></a>01838 <span class="preprocessor"></span><span class="comment"></span>
<a name="l01839"></a>01839 <span class="comment">/**</span>
<a name="l01840"></a>01840 <span class="comment">  * @brief  Disables the MAC Power Down.</span>
<a name="l01841"></a>01841 <span class="comment">  * @param  __HANDLE__: ETH Handle</span>
<a name="l01842"></a>01842 <span class="comment">  * @retval None</span>
<a name="l01843"></a>01843 <span class="comment">  */</span>
<a name="l01844"></a>01844 <span class="preprocessor">#define __HAL_ETH_POWER_DOWN_DISABLE(__HANDLE__)                        ((__HANDLE__)-&gt;Instance-&gt;MACPMTCSR &amp;= ~ETH_MACPMTCSR_PD)</span>
<a name="l01845"></a>01845 <span class="preprocessor"></span><span class="comment"></span>
<a name="l01846"></a>01846 <span class="comment">/**</span>
<a name="l01847"></a>01847 <span class="comment">  * @brief  Checks whether the specified ETHERNET PMT flag is set or not.</span>
<a name="l01848"></a>01848 <span class="comment">  * @param  __HANDLE__: ETH Handle.</span>
<a name="l01849"></a>01849 <span class="comment">  * @param  __FLAG__: specifies the flag to check.</span>
<a name="l01850"></a>01850 <span class="comment">  *   This parameter can be one of the following values:</span>
<a name="l01851"></a>01851 <span class="comment">  *     @arg ETH_PMT_FLAG_WUFFRPR : Wake-Up Frame Filter Register Pointer Reset</span>
<a name="l01852"></a>01852 <span class="comment">  *     @arg ETH_PMT_FLAG_WUFR    : Wake-Up Frame Received</span>
<a name="l01853"></a>01853 <span class="comment">  *     @arg ETH_PMT_FLAG_MPR     : Magic Packet Received</span>
<a name="l01854"></a>01854 <span class="comment">  * @retval The new state of ETHERNET PMT Flag (SET or RESET).</span>
<a name="l01855"></a>01855 <span class="comment">  */</span>
<a name="l01856"></a>01856 <span class="preprocessor">#define __HAL_ETH_GET_PMT_FLAG_STATUS(__HANDLE__, __FLAG__)               (((__HANDLE__)-&gt;Instance-&gt;MACPMTCSR &amp;( __FLAG__)) == ( __FLAG__))</span>
<a name="l01857"></a>01857 <span class="preprocessor"></span><span class="comment"></span>
<a name="l01858"></a>01858 <span class="comment">/**</span>
<a name="l01859"></a>01859 <span class="comment">  * @brief  Preset and Initialize the MMC counters to almost-full value: 0xFFFF_FFF0 (full - 16)</span>
<a name="l01860"></a>01860 <span class="comment">  * @param   __HANDLE__: ETH Handle.</span>
<a name="l01861"></a>01861 <span class="comment">  * @retval None</span>
<a name="l01862"></a>01862 <span class="comment">  */</span>
<a name="l01863"></a>01863 <span class="preprocessor">#define __HAL_ETH_MMC_COUNTER_FULL_PRESET(__HANDLE__)                     ((__HANDLE__)-&gt;Instance-&gt;MMCCR |= (ETH_MMCCR_MCFHP | ETH_MMCCR_MCP))</span>
<a name="l01864"></a>01864 <span class="preprocessor"></span><span class="comment"></span>
<a name="l01865"></a>01865 <span class="comment">/**</span>
<a name="l01866"></a>01866 <span class="comment">  * @brief  Preset and Initialize the MMC counters to almost-half value: 0x7FFF_FFF0 (half - 16)</span>
<a name="l01867"></a>01867 <span class="comment">  * @param  __HANDLE__: ETH Handle.</span>
<a name="l01868"></a>01868 <span class="comment">  * @retval None</span>
<a name="l01869"></a>01869 <span class="comment">  */</span>
<a name="l01870"></a>01870 <span class="preprocessor">#define __HAL_ETH_MMC_COUNTER_HALF_PRESET(__HANDLE__)                     do{(__HANDLE__)-&gt;Instance-&gt;MMCCR &amp;= ~ETH_MMCCR_MCFHP;\</span>
<a name="l01871"></a>01871 <span class="preprocessor">                                                                          (__HANDLE__)-&gt;Instance-&gt;MMCCR |= ETH_MMCCR_MCP;} while(0U)</span>
<a name="l01872"></a>01872 <span class="preprocessor"></span><span class="comment"></span>
<a name="l01873"></a>01873 <span class="comment">/**</span>
<a name="l01874"></a>01874 <span class="comment">  * @brief  Enables the MMC Counter Freeze.</span>
<a name="l01875"></a>01875 <span class="comment">  * @param  __HANDLE__: ETH Handle.</span>
<a name="l01876"></a>01876 <span class="comment">  * @retval None</span>
<a name="l01877"></a>01877 <span class="comment">  */</span>
<a name="l01878"></a>01878 <span class="preprocessor">#define __HAL_ETH_MMC_COUNTER_FREEZE_ENABLE(__HANDLE__)                  ((__HANDLE__)-&gt;Instance-&gt;MMCCR |= ETH_MMCCR_MCF)</span>
<a name="l01879"></a>01879 <span class="preprocessor"></span><span class="comment"></span>
<a name="l01880"></a>01880 <span class="comment">/**</span>
<a name="l01881"></a>01881 <span class="comment">  * @brief  Disables the MMC Counter Freeze.</span>
<a name="l01882"></a>01882 <span class="comment">  * @param  __HANDLE__: ETH Handle.</span>
<a name="l01883"></a>01883 <span class="comment">  * @retval None</span>
<a name="l01884"></a>01884 <span class="comment">  */</span>
<a name="l01885"></a>01885 <span class="preprocessor">#define __HAL_ETH_MMC_COUNTER_FREEZE_DISABLE(__HANDLE__)                 ((__HANDLE__)-&gt;Instance-&gt;MMCCR &amp;= ~ETH_MMCCR_MCF)</span>
<a name="l01886"></a>01886 <span class="preprocessor"></span><span class="comment"></span>
<a name="l01887"></a>01887 <span class="comment">/**</span>
<a name="l01888"></a>01888 <span class="comment">  * @brief  Enables the MMC Reset On Read.</span>
<a name="l01889"></a>01889 <span class="comment">  * @param  __HANDLE__: ETH Handle.</span>
<a name="l01890"></a>01890 <span class="comment">  * @retval None</span>
<a name="l01891"></a>01891 <span class="comment">  */</span>
<a name="l01892"></a>01892 <span class="preprocessor">#define __HAL_ETH_ETH_MMC_RESET_ONREAD_ENABLE(__HANDLE__)                ((__HANDLE__)-&gt;Instance-&gt;MMCCR |= ETH_MMCCR_ROR)</span>
<a name="l01893"></a>01893 <span class="preprocessor"></span><span class="comment"></span>
<a name="l01894"></a>01894 <span class="comment">/**</span>
<a name="l01895"></a>01895 <span class="comment">  * @brief  Disables the MMC Reset On Read.</span>
<a name="l01896"></a>01896 <span class="comment">  * @param  __HANDLE__: ETH Handle.</span>
<a name="l01897"></a>01897 <span class="comment">  * @retval None</span>
<a name="l01898"></a>01898 <span class="comment">  */</span>
<a name="l01899"></a>01899 <span class="preprocessor">#define __HAL_ETH_ETH_MMC_RESET_ONREAD_DISABLE(__HANDLE__)               ((__HANDLE__)-&gt;Instance-&gt;MMCCR &amp;= ~ETH_MMCCR_ROR)</span>
<a name="l01900"></a>01900 <span class="preprocessor"></span><span class="comment"></span>
<a name="l01901"></a>01901 <span class="comment">/**</span>
<a name="l01902"></a>01902 <span class="comment">  * @brief  Enables the MMC Counter Stop Rollover.</span>
<a name="l01903"></a>01903 <span class="comment">  * @param  __HANDLE__: ETH Handle.</span>
<a name="l01904"></a>01904 <span class="comment">  * @retval None</span>
<a name="l01905"></a>01905 <span class="comment">  */</span>
<a name="l01906"></a>01906 <span class="preprocessor">#define __HAL_ETH_ETH_MMC_COUNTER_ROLLOVER_ENABLE(__HANDLE__)            ((__HANDLE__)-&gt;Instance-&gt;MMCCR &amp;= ~ETH_MMCCR_CSR)</span>
<a name="l01907"></a>01907 <span class="preprocessor"></span><span class="comment"></span>
<a name="l01908"></a>01908 <span class="comment">/**</span>
<a name="l01909"></a>01909 <span class="comment">  * @brief  Disables the MMC Counter Stop Rollover.</span>
<a name="l01910"></a>01910 <span class="comment">  * @param  __HANDLE__: ETH Handle.</span>
<a name="l01911"></a>01911 <span class="comment">  * @retval None</span>
<a name="l01912"></a>01912 <span class="comment">  */</span>
<a name="l01913"></a>01913 <span class="preprocessor">#define __HAL_ETH_ETH_MMC_COUNTER_ROLLOVER_DISABLE(__HANDLE__)           ((__HANDLE__)-&gt;Instance-&gt;MMCCR |= ETH_MMCCR_CSR)</span>
<a name="l01914"></a>01914 <span class="preprocessor"></span><span class="comment"></span>
<a name="l01915"></a>01915 <span class="comment">/**</span>
<a name="l01916"></a>01916 <span class="comment">  * @brief  Resets the MMC Counters.</span>
<a name="l01917"></a>01917 <span class="comment">  * @param   __HANDLE__: ETH Handle.</span>
<a name="l01918"></a>01918 <span class="comment">  * @retval None</span>
<a name="l01919"></a>01919 <span class="comment">  */</span>
<a name="l01920"></a>01920 <span class="preprocessor">#define __HAL_ETH_MMC_COUNTERS_RESET(__HANDLE__)                         ((__HANDLE__)-&gt;Instance-&gt;MMCCR |= ETH_MMCCR_CR)</span>
<a name="l01921"></a>01921 <span class="preprocessor"></span><span class="comment"></span>
<a name="l01922"></a>01922 <span class="comment">/**</span>
<a name="l01923"></a>01923 <span class="comment">  * @brief  Enables the specified ETHERNET MMC Rx interrupts.</span>
<a name="l01924"></a>01924 <span class="comment">  * @param   __HANDLE__: ETH Handle.</span>
<a name="l01925"></a>01925 <span class="comment">  * @param  __INTERRUPT__: specifies the ETHERNET MMC interrupt sources to be enabled or disabled.</span>
<a name="l01926"></a>01926 <span class="comment">  *   This parameter can be one of the following values:</span>
<a name="l01927"></a>01927 <span class="comment">  *     @arg ETH_MMC_IT_RGUF  : When Rx good unicast frames counter reaches half the maximum value</span>
<a name="l01928"></a>01928 <span class="comment">  *     @arg ETH_MMC_IT_RFAE  : When Rx alignment error counter reaches half the maximum value</span>
<a name="l01929"></a>01929 <span class="comment">  *     @arg ETH_MMC_IT_RFCE  : When Rx crc error counter reaches half the maximum value</span>
<a name="l01930"></a>01930 <span class="comment">  * @retval None</span>
<a name="l01931"></a>01931 <span class="comment">  */</span>
<a name="l01932"></a>01932 <span class="preprocessor">#define __HAL_ETH_MMC_RX_IT_ENABLE(__HANDLE__, __INTERRUPT__)               (__HANDLE__)-&gt;Instance-&gt;MMCRIMR &amp;= ~((__INTERRUPT__) &amp; 0xEFFFFFFFU)</span>
<a name="l01933"></a>01933 <span class="preprocessor"></span><span class="comment">/**</span>
<a name="l01934"></a>01934 <span class="comment">  * @brief  Disables the specified ETHERNET MMC Rx interrupts.</span>
<a name="l01935"></a>01935 <span class="comment">  * @param   __HANDLE__: ETH Handle.</span>
<a name="l01936"></a>01936 <span class="comment">  * @param  __INTERRUPT__: specifies the ETHERNET MMC interrupt sources to be enabled or disabled.</span>
<a name="l01937"></a>01937 <span class="comment">  *   This parameter can be one of the following values:</span>
<a name="l01938"></a>01938 <span class="comment">  *     @arg ETH_MMC_IT_RGUF  : When Rx good unicast frames counter reaches half the maximum value</span>
<a name="l01939"></a>01939 <span class="comment">  *     @arg ETH_MMC_IT_RFAE  : When Rx alignment error counter reaches half the maximum value</span>
<a name="l01940"></a>01940 <span class="comment">  *     @arg ETH_MMC_IT_RFCE  : When Rx crc error counter reaches half the maximum value</span>
<a name="l01941"></a>01941 <span class="comment">  * @retval None</span>
<a name="l01942"></a>01942 <span class="comment">  */</span>
<a name="l01943"></a>01943 <span class="preprocessor">#define __HAL_ETH_MMC_RX_IT_DISABLE(__HANDLE__, __INTERRUPT__)              (__HANDLE__)-&gt;Instance-&gt;MMCRIMR |= ((__INTERRUPT__) &amp; 0xEFFFFFFFU)</span>
<a name="l01944"></a>01944 <span class="preprocessor"></span><span class="comment">/**</span>
<a name="l01945"></a>01945 <span class="comment">  * @brief  Enables the specified ETHERNET MMC Tx interrupts.</span>
<a name="l01946"></a>01946 <span class="comment">  * @param   __HANDLE__: ETH Handle.</span>
<a name="l01947"></a>01947 <span class="comment">  * @param  __INTERRUPT__: specifies the ETHERNET MMC interrupt sources to be enabled or disabled.</span>
<a name="l01948"></a>01948 <span class="comment">  *   This parameter can be one of the following values:</span>
<a name="l01949"></a>01949 <span class="comment">  *     @arg ETH_MMC_IT_TGF   : When Tx good frame counter reaches half the maximum value</span>
<a name="l01950"></a>01950 <span class="comment">  *     @arg ETH_MMC_IT_TGFMSC: When Tx good multi col counter reaches half the maximum value</span>
<a name="l01951"></a>01951 <span class="comment">  *     @arg ETH_MMC_IT_TGFSC : When Tx good single col counter reaches half the maximum value</span>
<a name="l01952"></a>01952 <span class="comment">  * @retval None</span>
<a name="l01953"></a>01953 <span class="comment">  */</span>
<a name="l01954"></a>01954 <span class="preprocessor">#define __HAL_ETH_MMC_TX_IT_ENABLE(__HANDLE__, __INTERRUPT__)            ((__HANDLE__)-&gt;Instance-&gt;MMCRIMR &amp;= ~ (__INTERRUPT__))</span>
<a name="l01955"></a>01955 <span class="preprocessor"></span><span class="comment"></span>
<a name="l01956"></a>01956 <span class="comment">/**</span>
<a name="l01957"></a>01957 <span class="comment">  * @brief  Disables the specified ETHERNET MMC Tx interrupts.</span>
<a name="l01958"></a>01958 <span class="comment">  * @param   __HANDLE__: ETH Handle.</span>
<a name="l01959"></a>01959 <span class="comment">  * @param  __INTERRUPT__: specifies the ETHERNET MMC interrupt sources to be enabled or disabled.</span>
<a name="l01960"></a>01960 <span class="comment">  *   This parameter can be one of the following values:</span>
<a name="l01961"></a>01961 <span class="comment">  *     @arg ETH_MMC_IT_TGF   : When Tx good frame counter reaches half the maximum value</span>
<a name="l01962"></a>01962 <span class="comment">  *     @arg ETH_MMC_IT_TGFMSC: When Tx good multi col counter reaches half the maximum value</span>
<a name="l01963"></a>01963 <span class="comment">  *     @arg ETH_MMC_IT_TGFSC : When Tx good single col counter reaches half the maximum value</span>
<a name="l01964"></a>01964 <span class="comment">  * @retval None</span>
<a name="l01965"></a>01965 <span class="comment">  */</span>
<a name="l01966"></a>01966 <span class="preprocessor">#define __HAL_ETH_MMC_TX_IT_DISABLE(__HANDLE__, __INTERRUPT__)           ((__HANDLE__)-&gt;Instance-&gt;MMCRIMR |= (__INTERRUPT__))</span>
<a name="l01967"></a>01967 <span class="preprocessor"></span><span class="comment"></span>
<a name="l01968"></a>01968 <span class="comment">/**</span>
<a name="l01969"></a>01969 <span class="comment">  * @brief  Enables the ETH External interrupt line.</span>
<a name="l01970"></a>01970 <span class="comment">  * @retval None</span>
<a name="l01971"></a>01971 <span class="comment">  */</span>
<a name="l01972"></a>01972 <span class="preprocessor">#define __HAL_ETH_WAKEUP_EXTI_ENABLE_IT()    EXTI-&gt;IMR |= (ETH_EXTI_LINE_WAKEUP)</span>
<a name="l01973"></a>01973 <span class="preprocessor"></span><span class="comment"></span>
<a name="l01974"></a>01974 <span class="comment">/**</span>
<a name="l01975"></a>01975 <span class="comment">  * @brief  Disables the ETH External interrupt line.</span>
<a name="l01976"></a>01976 <span class="comment">  * @retval None</span>
<a name="l01977"></a>01977 <span class="comment">  */</span>
<a name="l01978"></a>01978 <span class="preprocessor">#define __HAL_ETH_WAKEUP_EXTI_DISABLE_IT()   EXTI-&gt;IMR &amp;= ~(ETH_EXTI_LINE_WAKEUP)</span>
<a name="l01979"></a>01979 <span class="preprocessor"></span><span class="comment"></span>
<a name="l01980"></a>01980 <span class="comment">/**</span>
<a name="l01981"></a>01981 <span class="comment">  * @brief Enable event on ETH External event line.</span>
<a name="l01982"></a>01982 <span class="comment">  * @retval None.</span>
<a name="l01983"></a>01983 <span class="comment">  */</span>
<a name="l01984"></a>01984 <span class="preprocessor">#define __HAL_ETH_WAKEUP_EXTI_ENABLE_EVENT()  EXTI-&gt;EMR |= (ETH_EXTI_LINE_WAKEUP)</span>
<a name="l01985"></a>01985 <span class="preprocessor"></span><span class="comment"></span>
<a name="l01986"></a>01986 <span class="comment">/**</span>
<a name="l01987"></a>01987 <span class="comment">  * @brief Disable event on ETH External event line</span>
<a name="l01988"></a>01988 <span class="comment">  * @retval None.</span>
<a name="l01989"></a>01989 <span class="comment">  */</span>
<a name="l01990"></a>01990 <span class="preprocessor">#define __HAL_ETH_WAKEUP_EXTI_DISABLE_EVENT() EXTI-&gt;EMR &amp;= ~(ETH_EXTI_LINE_WAKEUP)</span>
<a name="l01991"></a>01991 <span class="preprocessor"></span><span class="comment"></span>
<a name="l01992"></a>01992 <span class="comment">/**</span>
<a name="l01993"></a>01993 <span class="comment">  * @brief  Get flag of the ETH External interrupt line.</span>
<a name="l01994"></a>01994 <span class="comment">  * @retval None</span>
<a name="l01995"></a>01995 <span class="comment">  */</span>
<a name="l01996"></a>01996 <span class="preprocessor">#define __HAL_ETH_WAKEUP_EXTI_GET_FLAG()     EXTI-&gt;PR &amp; (ETH_EXTI_LINE_WAKEUP)</span>
<a name="l01997"></a>01997 <span class="preprocessor"></span><span class="comment"></span>
<a name="l01998"></a>01998 <span class="comment">/**</span>
<a name="l01999"></a>01999 <span class="comment">  * @brief  Clear flag of the ETH External interrupt line.</span>
<a name="l02000"></a>02000 <span class="comment">  * @retval None</span>
<a name="l02001"></a>02001 <span class="comment">  */</span>
<a name="l02002"></a>02002 <span class="preprocessor">#define __HAL_ETH_WAKEUP_EXTI_CLEAR_FLAG()   EXTI-&gt;PR = (ETH_EXTI_LINE_WAKEUP)</span>
<a name="l02003"></a>02003 <span class="preprocessor"></span><span class="comment"></span>
<a name="l02004"></a>02004 <span class="comment">/**</span>
<a name="l02005"></a>02005 <span class="comment">  * @brief  Enables rising edge trigger to the ETH External interrupt line.</span>
<a name="l02006"></a>02006 <span class="comment">  * @retval None</span>
<a name="l02007"></a>02007 <span class="comment">  */</span>
<a name="l02008"></a>02008 <span class="preprocessor">#define __HAL_ETH_WAKEUP_EXTI_ENABLE_RISING_EDGE_TRIGGER()  EXTI-&gt;RTSR |= ETH_EXTI_LINE_WAKEUP</span>
<a name="l02009"></a>02009 <span class="preprocessor"></span><span class="comment"></span>
<a name="l02010"></a>02010 <span class="comment">/**</span>
<a name="l02011"></a>02011 <span class="comment">  * @brief  Disables the rising edge trigger to the ETH External interrupt line.</span>
<a name="l02012"></a>02012 <span class="comment">  * @retval None</span>
<a name="l02013"></a>02013 <span class="comment">  */</span>
<a name="l02014"></a>02014 <span class="preprocessor">#define __HAL_ETH_WAKEUP_EXTI_DISABLE_RISING_EDGE_TRIGGER()  EXTI-&gt;RTSR &amp;= ~(ETH_EXTI_LINE_WAKEUP)</span>
<a name="l02015"></a>02015 <span class="preprocessor"></span><span class="comment"></span>
<a name="l02016"></a>02016 <span class="comment">/**</span>
<a name="l02017"></a>02017 <span class="comment">  * @brief  Enables falling edge trigger to the ETH External interrupt line.</span>
<a name="l02018"></a>02018 <span class="comment">  * @retval None</span>
<a name="l02019"></a>02019 <span class="comment">  */</span>
<a name="l02020"></a>02020 <span class="preprocessor">#define __HAL_ETH_WAKEUP_EXTI_ENABLE_FALLING_EDGE_TRIGGER()  EXTI-&gt;FTSR |= (ETH_EXTI_LINE_WAKEUP)</span>
<a name="l02021"></a>02021 <span class="preprocessor"></span><span class="comment"></span>
<a name="l02022"></a>02022 <span class="comment">/**</span>
<a name="l02023"></a>02023 <span class="comment">  * @brief  Disables falling edge trigger to the ETH External interrupt line.</span>
<a name="l02024"></a>02024 <span class="comment">  * @retval None</span>
<a name="l02025"></a>02025 <span class="comment">  */</span>
<a name="l02026"></a>02026 <span class="preprocessor">#define __HAL_ETH_WAKEUP_EXTI_DISABLE_FALLING_EDGE_TRIGGER()  EXTI-&gt;FTSR &amp;= ~(ETH_EXTI_LINE_WAKEUP)</span>
<a name="l02027"></a>02027 <span class="preprocessor"></span><span class="comment"></span>
<a name="l02028"></a>02028 <span class="comment">/**</span>
<a name="l02029"></a>02029 <span class="comment">  * @brief  Enables rising/falling edge trigger to the ETH External interrupt line.</span>
<a name="l02030"></a>02030 <span class="comment">  * @retval None</span>
<a name="l02031"></a>02031 <span class="comment">  */</span>
<a name="l02032"></a>02032 <span class="preprocessor">#define __HAL_ETH_WAKEUP_EXTI_ENABLE_FALLINGRISING_TRIGGER()  do{EXTI-&gt;RTSR |= ETH_EXTI_LINE_WAKEUP;\</span>
<a name="l02033"></a>02033 <span class="preprocessor">                                                                 EXTI-&gt;FTSR |= ETH_EXTI_LINE_WAKEUP;\</span>
<a name="l02034"></a>02034 <span class="preprocessor">                                                                }while(0U)</span>
<a name="l02035"></a>02035 <span class="preprocessor"></span><span class="comment"></span>
<a name="l02036"></a>02036 <span class="comment">/**</span>
<a name="l02037"></a>02037 <span class="comment">  * @brief  Disables rising/falling edge trigger to the ETH External interrupt line.</span>
<a name="l02038"></a>02038 <span class="comment">  * @retval None</span>
<a name="l02039"></a>02039 <span class="comment">  */</span>
<a name="l02040"></a>02040 <span class="preprocessor">#define __HAL_ETH_WAKEUP_EXTI_DISABLE_FALLINGRISING_TRIGGER() do{EXTI-&gt;RTSR &amp;= ~(ETH_EXTI_LINE_WAKEUP);\</span>
<a name="l02041"></a>02041 <span class="preprocessor">                                                                 EXTI-&gt;FTSR &amp;= ~(ETH_EXTI_LINE_WAKEUP);\</span>
<a name="l02042"></a>02042 <span class="preprocessor">                                                                }while(0U)</span>
<a name="l02043"></a>02043 <span class="preprocessor"></span><span class="comment"></span>
<a name="l02044"></a>02044 <span class="comment">/**</span>
<a name="l02045"></a>02045 <span class="comment">  * @brief Generate a Software interrupt on selected EXTI line.</span>
<a name="l02046"></a>02046 <span class="comment">  * @retval None.</span>
<a name="l02047"></a>02047 <span class="comment">  */</span>
<a name="l02048"></a>02048 <span class="preprocessor">#define __HAL_ETH_WAKEUP_EXTI_GENERATE_SWIT()                  EXTI-&gt;SWIER|= ETH_EXTI_LINE_WAKEUP</span>
<a name="l02049"></a>02049 <span class="preprocessor"></span><span class="comment"></span>
<a name="l02050"></a>02050 <span class="comment">/**</span>
<a name="l02051"></a>02051 <span class="comment">  * @}</span>
<a name="l02052"></a>02052 <span class="comment">  */</span>
<a name="l02053"></a>02053 <span class="comment">/* Exported functions --------------------------------------------------------*/</span>
<a name="l02054"></a>02054 <span class="comment"></span>
<a name="l02055"></a>02055 <span class="comment">/** @addtogroup ETH_Exported_Functions</span>
<a name="l02056"></a>02056 <span class="comment">  * @{</span>
<a name="l02057"></a>02057 <span class="comment">  */</span>
<a name="l02058"></a>02058 
<a name="l02059"></a>02059 <span class="comment">/* Initialization and de-initialization functions  ****************************/</span>
<a name="l02060"></a>02060 <span class="comment"></span>
<a name="l02061"></a>02061 <span class="comment">/** @addtogroup ETH_Exported_Functions_Group1</span>
<a name="l02062"></a>02062 <span class="comment">  * @{</span>
<a name="l02063"></a>02063 <span class="comment">  */</span>
<a name="l02064"></a>02064 HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth);
<a name="l02065"></a>02065 HAL_StatusTypeDef HAL_ETH_DeInit(ETH_HandleTypeDef *heth);
<a name="l02066"></a>02066 <span class="keywordtype">void</span> HAL_ETH_MspInit(ETH_HandleTypeDef *heth);
<a name="l02067"></a>02067 <span class="keywordtype">void</span> HAL_ETH_MspDeInit(ETH_HandleTypeDef *heth);
<a name="l02068"></a>02068 HAL_StatusTypeDef HAL_ETH_DMATxDescListInit(ETH_HandleTypeDef *heth, ETH_DMADescTypeDef *DMATxDescTab, uint8_t *TxBuff, uint32_t TxBuffCount);
<a name="l02069"></a>02069 HAL_StatusTypeDef HAL_ETH_DMARxDescListInit(ETH_HandleTypeDef *heth, ETH_DMADescTypeDef *DMARxDescTab, uint8_t *RxBuff, uint32_t RxBuffCount);
<a name="l02070"></a>02070 <span class="comment">/* Callbacks Register/UnRegister functions  ***********************************/</span>
<a name="l02071"></a>02071 <span class="preprocessor">#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)</span>
<a name="l02072"></a>02072 <span class="preprocessor"></span>HAL_StatusTypeDef HAL_ETH_RegisterCallback(ETH_HandleTypeDef *heth, HAL_ETH_CallbackIDTypeDef CallbackID, pETH_CallbackTypeDef pCallback);
<a name="l02073"></a>02073 HAL_StatusTypeDef HAL_ETH_UnRegisterCallback(ETH_HandleTypeDef *heth, HAL_ETH_CallbackIDTypeDef CallbackID);
<a name="l02074"></a>02074 <span class="preprocessor">#endif </span><span class="comment">/* USE_HAL_ETH_REGISTER_CALLBACKS */</span>
<a name="l02075"></a>02075 <span class="comment"></span>
<a name="l02076"></a>02076 <span class="comment">/**</span>
<a name="l02077"></a>02077 <span class="comment">  * @}</span>
<a name="l02078"></a>02078 <span class="comment">  */</span>
<a name="l02079"></a>02079 <span class="comment">/* IO operation functions  ****************************************************/</span>
<a name="l02080"></a>02080 <span class="comment"></span>
<a name="l02081"></a>02081 <span class="comment">/** @addtogroup ETH_Exported_Functions_Group2</span>
<a name="l02082"></a>02082 <span class="comment">  * @{</span>
<a name="l02083"></a>02083 <span class="comment">  */</span>
<a name="l02084"></a>02084 HAL_StatusTypeDef HAL_ETH_TransmitFrame(ETH_HandleTypeDef *heth, uint32_t FrameLength);
<a name="l02085"></a>02085 HAL_StatusTypeDef HAL_ETH_GetReceivedFrame(ETH_HandleTypeDef *heth);
<a name="l02086"></a>02086 <span class="comment">/* Communication with PHY functions*/</span>
<a name="l02087"></a>02087 HAL_StatusTypeDef HAL_ETH_ReadPHYRegister(ETH_HandleTypeDef *heth, uint16_t PHYReg, uint32_t *RegValue);
<a name="l02088"></a>02088 HAL_StatusTypeDef HAL_ETH_WritePHYRegister(ETH_HandleTypeDef *heth, uint16_t PHYReg, uint32_t RegValue);
<a name="l02089"></a>02089 <span class="comment">/* Non-Blocking mode: Interrupt */</span>
<a name="l02090"></a>02090 HAL_StatusTypeDef HAL_ETH_GetReceivedFrame_IT(ETH_HandleTypeDef *heth);
<a name="l02091"></a>02091 <span class="keywordtype">void</span> HAL_ETH_IRQHandler(ETH_HandleTypeDef *heth);
<a name="l02092"></a>02092 <span class="comment">/* Callback in non blocking modes (Interrupt) */</span>
<a name="l02093"></a>02093 <span class="keywordtype">void</span> HAL_ETH_TxCpltCallback(ETH_HandleTypeDef *heth);
<a name="l02094"></a>02094 <span class="keywordtype">void</span> HAL_ETH_RxCpltCallback(ETH_HandleTypeDef *heth);
<a name="l02095"></a>02095 <span class="keywordtype">void</span> HAL_ETH_ErrorCallback(ETH_HandleTypeDef *heth);<span class="comment"></span>
<a name="l02096"></a>02096 <span class="comment">/**</span>
<a name="l02097"></a>02097 <span class="comment">  * @}</span>
<a name="l02098"></a>02098 <span class="comment">  */</span>
<a name="l02099"></a>02099 
<a name="l02100"></a>02100 <span class="comment">/* Peripheral Control functions  **********************************************/</span>
<a name="l02101"></a>02101 <span class="comment"></span>
<a name="l02102"></a>02102 <span class="comment">/** @addtogroup ETH_Exported_Functions_Group3</span>
<a name="l02103"></a>02103 <span class="comment">  * @{</span>
<a name="l02104"></a>02104 <span class="comment">  */</span>
<a name="l02105"></a>02105 
<a name="l02106"></a>02106 HAL_StatusTypeDef HAL_ETH_Start(ETH_HandleTypeDef *heth);
<a name="l02107"></a>02107 HAL_StatusTypeDef HAL_ETH_Stop(ETH_HandleTypeDef *heth);
<a name="l02108"></a>02108 HAL_StatusTypeDef HAL_ETH_ConfigMAC(ETH_HandleTypeDef *heth, ETH_MACInitTypeDef *macconf);
<a name="l02109"></a>02109 HAL_StatusTypeDef HAL_ETH_ConfigDMA(ETH_HandleTypeDef *heth, ETH_DMAInitTypeDef *dmaconf);<span class="comment"></span>
<a name="l02110"></a>02110 <span class="comment">/**</span>
<a name="l02111"></a>02111 <span class="comment">  * @}</span>
<a name="l02112"></a>02112 <span class="comment">  */</span>
<a name="l02113"></a>02113 
<a name="l02114"></a>02114 <span class="comment">/* Peripheral State functions  ************************************************/</span>
<a name="l02115"></a>02115 <span class="comment"></span>
<a name="l02116"></a>02116 <span class="comment">/** @addtogroup ETH_Exported_Functions_Group4</span>
<a name="l02117"></a>02117 <span class="comment">  * @{</span>
<a name="l02118"></a>02118 <span class="comment">  */</span>
<a name="l02119"></a>02119 HAL_ETH_StateTypeDef HAL_ETH_GetState(ETH_HandleTypeDef *heth);<span class="comment"></span>
<a name="l02120"></a>02120 <span class="comment">/**</span>
<a name="l02121"></a>02121 <span class="comment">  * @}</span>
<a name="l02122"></a>02122 <span class="comment">  */</span>
<a name="l02123"></a>02123 <span class="comment"></span>
<a name="l02124"></a>02124 <span class="comment">/**</span>
<a name="l02125"></a>02125 <span class="comment">  * @}</span>
<a name="l02126"></a>02126 <span class="comment">  */</span>
<a name="l02127"></a>02127 <span class="comment"></span>
<a name="l02128"></a>02128 <span class="comment">/**</span>
<a name="l02129"></a>02129 <span class="comment">  * @}</span>
<a name="l02130"></a>02130 <span class="comment">  */</span>
<a name="l02131"></a>02131 <span class="comment"></span>
<a name="l02132"></a>02132 <span class="comment">/**</span>
<a name="l02133"></a>02133 <span class="comment">  * @}</span>
<a name="l02134"></a>02134 <span class="comment">  */</span>
<a name="l02135"></a>02135 
<a name="l02136"></a>02136 <span class="preprocessor">#endif </span><span class="comment">/* ETH */</span>
<a name="l02137"></a>02137 
<a name="l02138"></a>02138 <span class="preprocessor">#ifdef __cplusplus</span>
<a name="l02139"></a>02139 <span class="preprocessor"></span>}
<a name="l02140"></a>02140 <span class="preprocessor">#endif</span>
<a name="l02141"></a>02141 <span class="preprocessor"></span>
<a name="l02142"></a>02142 <span class="preprocessor">#endif </span><span class="comment">/* __STM32F1xx_HAL_ETH_H */</span>
<a name="l02143"></a>02143 
<a name="l02144"></a>02144 
<a name="l02145"></a>02145 <span class="comment">/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/</span>
</pre></div></div><!-- contents -->


<hr class="footer"/><address class="footer"><small>
Generated on Tue May 14 2019 08:53:39 for STM32F100xE HAL User Manual by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.7.6.1
</small></address>

</body>
</html>
