// Seed: 1070489596
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_4;
endmodule
module module_1 (
    input wor  id_0,
    input tri0 id_1
);
  wire id_3;
  module_0(
      id_3, id_3, id_3
  );
endmodule
module module_2 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  always force id_2 = id_1;
  module_0(
      id_2, id_2, id_2
  );
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout wire id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_11 = 1;
  xnor (id_10, id_1, id_2, id_5, id_11, id_4, id_6, id_3);
  module_0(
      id_1, id_3, id_1
  );
endmodule
