# vsim -modelsimini /home/borg/Desktop/-Z01.1-EdnaldoPereira/vunit_out/modelsim/modelsim.ini -wlf /home/borg/Desktop/-Z01.1-EdnaldoPereira/vunit_out/test_output/lib.tb_add16.all_a8ad0313227e6e4cf7e1113b280dcedad766e677/modelsim/vsim.wlf -quiet -t ps -onfinish stop lib.tb_add16(tb) -L vunit_lib -L lib -g/tb_add16/runner_cfg="active python runner : true,enabled_test_cases : ,output path : /home/borg/Desktop/-Z01.1-EdnaldoPereira/vunit_out/test_output/lib.tb_add16.all_a8ad0313227e6e4cf7e1113b280dcedad766e677/,tb path : /home/borg/Desktop/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/testes/,use_color : true" 
# Start time: 15:34:16 on Mar 23,2022
# ** Error: (vsim-3170) Could not find 'tb_add16(tb)'.
#         Searched libraries:
#             /home/borg/Desktop/-Z01.1-EdnaldoPereira/vunit_out/modelsim/libraries/vunit_lib
#             /home/borg/Desktop/-Z01.1-EdnaldoPereira/vunit_out/modelsim/libraries/lib
# Error loading design
Error loading design
# End time: 15:34:16 on Mar 23,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
