#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002ba90e762e0 .scope module, "Register_tb" "Register_tb" 2 10;
 .timescale 0 0;
v000002ba90e76740_0 .net "data_Dirrecion", 15 0, v000002ba90e766a0_0;  1 drivers
v000002ba90ec1700_0 .var "data_Input", 31 0;
v000002ba90ec17a0_0 .net "data_Output", 31 0, v000002ba90e76600_0;  1 drivers
S_000002ba90e76470 .scope module, "registro" "memoryRegister" 2 32, 3 8 0, S_000002ba90e762e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "dataOutput";
    .port_info 1 /OUTPUT 16 "dirrOutput";
    .port_info 2 /INPUT 32 "dataInput";
P_000002ba90e79390 .param/l "BITS_ADDR" 0 3 10, +C4<00000000000000000000000000010000>;
P_000002ba90e793c8 .param/l "BITS_DATA" 0 3 9, +C4<00000000000000000000000000100000>;
v000002ba90e76af0_0 .var "contentRegister", 31 0;
v000002ba90e7c1f0_0 .net "dataInput", 31 0, v000002ba90ec1700_0;  1 drivers
v000002ba90e76600_0 .var "dataOutput", 31 0;
v000002ba90e766a0_0 .var "dirrOutput", 15 0;
E_000002ba90ec5b90 .event anyedge, v000002ba90e7c1f0_0;
    .scope S_000002ba90e76470;
T_0 ;
    %wait E_000002ba90ec5b90;
    %load/vec4 v000002ba90e7c1f0_0;
    %store/vec4 v000002ba90e76af0_0, 0, 32;
    %load/vec4 v000002ba90e76af0_0;
    %store/vec4 v000002ba90e76600_0, 0, 32;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000002ba90e762e0;
T_1 ;
    %vpi_call 2 16 "$dumpfile", "Registro.vcd" {0 0 0};
    %vpi_call 2 17 "$dumpvars" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "registros_tb.v";
    "registros.v";
