#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Dec 29 17:37:01 2018
# Process ID: 4567
# Current directory: /home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.runs/synth_1
# Command line: vivado -log DFTStageWrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source DFTStageWrapper.tcl
# Log file: /home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.runs/synth_1/DFTStageWrapper.vds
# Journal file: /home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source DFTStageWrapper.tcl -notrace
Command: synth_design -top DFTStageWrapper -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5401 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1390.449 ; gain = 53.875 ; free physical = 2878 ; free virtual = 7083
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'DFTStageWrapper' [/home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.srcs/sources_1/new/DFTStageWrapper.vhd:52]
	Parameter N2 bound to: 256 - type: integer 
INFO: [Synth 8-638] synthesizing module 'DFTStage' [/home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.srcs/sources_1/new/DFTStage.vhd:57]
	Parameter N2 bound to: 256 - type: integer 
	Parameter g_BRAM_READ_LATANCY bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'eFunctionRom' [/home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.srcs/sources_1/new/eFunctionRom.vhd:35]
INFO: [Synth 8-3491] module 'blk_rom_e_real' declared at '/home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.runs/synth_1/.Xil/Vivado-4567-niklas-desktop/realtime/blk_rom_e_real_stub.vhdl:5' bound to instance 'inst_rom_e_real' of component 'blk_rom_e_real' [/home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.srcs/sources_1/new/eFunctionRom.vhd:58]
INFO: [Synth 8-638] synthesizing module 'blk_rom_e_real' [/home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.runs/synth_1/.Xil/Vivado-4567-niklas-desktop/realtime/blk_rom_e_real_stub.vhdl:14]
INFO: [Synth 8-3491] module 'blk_rom_e_imag' declared at '/home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.runs/synth_1/.Xil/Vivado-4567-niklas-desktop/realtime/blk_rom_e_imag_stub.vhdl:5' bound to instance 'inst_rom_e_imag' of component 'blk_rom_e_imag' [/home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.srcs/sources_1/new/eFunctionRom.vhd:65]
INFO: [Synth 8-638] synthesizing module 'blk_rom_e_imag' [/home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.runs/synth_1/.Xil/Vivado-4567-niklas-desktop/realtime/blk_rom_e_imag_stub.vhdl:14]
INFO: [Synth 8-256] done synthesizing module 'eFunctionRom' (1#1) [/home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.srcs/sources_1/new/eFunctionRom.vhd:35]
INFO: [Synth 8-638] synthesizing module 'ComplexMultiply' [/home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.srcs/sources_1/new/ComplexMultiply.vhd:41]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at '/home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.runs/synth_1/.Xil/Vivado-4567-niklas-desktop/realtime/xbip_multadd_0_stub.vhdl:5' bound to instance 'inst_real_mul_1' of component 'xbip_multadd_0' [/home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.srcs/sources_1/new/ComplexMultiply.vhd:76]
INFO: [Synth 8-638] synthesizing module 'xbip_multadd_0' [/home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.runs/synth_1/.Xil/Vivado-4567-niklas-desktop/realtime/xbip_multadd_0_stub.vhdl:20]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at '/home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.runs/synth_1/.Xil/Vivado-4567-niklas-desktop/realtime/xbip_multadd_0_stub.vhdl:5' bound to instance 'inst_real_mul_2' of component 'xbip_multadd_0' [/home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.srcs/sources_1/new/ComplexMultiply.vhd:92]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at '/home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.runs/synth_1/.Xil/Vivado-4567-niklas-desktop/realtime/xbip_multadd_0_stub.vhdl:5' bound to instance 'inst_imaginary_mul_1' of component 'xbip_multadd_0' [/home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.srcs/sources_1/new/ComplexMultiply.vhd:106]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at '/home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.runs/synth_1/.Xil/Vivado-4567-niklas-desktop/realtime/xbip_multadd_0_stub.vhdl:5' bound to instance 'inst_imaginary_mul_2' of component 'xbip_multadd_0' [/home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.srcs/sources_1/new/ComplexMultiply.vhd:119]
INFO: [Synth 8-256] done synthesizing module 'ComplexMultiply' (2#1) [/home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.srcs/sources_1/new/ComplexMultiply.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'DFTStage' (3#1) [/home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.srcs/sources_1/new/DFTStage.vhd:57]
INFO: [Synth 8-3491] module 'blk_mem_gen_0' declared at '/home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.runs/synth_1/.Xil/Vivado-4567-niklas-desktop/realtime/blk_mem_gen_0_stub.vhdl:5' bound to instance 'inst_BlockRam' of component 'blk_mem_gen_0' [/home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.srcs/sources_1/new/DFTStageWrapper.vhd:103]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [/home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.runs/synth_1/.Xil/Vivado-4567-niklas-desktop/realtime/blk_mem_gen_0_stub.vhdl:19]
INFO: [Synth 8-256] done synthesizing module 'DFTStageWrapper' (4#1) [/home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.srcs/sources_1/new/DFTStageWrapper.vhd:52]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1436.199 ; gain = 99.625 ; free physical = 2866 ; free virtual = 7077
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1436.199 ; gain = 99.625 ; free physical = 2876 ; free virtual = 7078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1436.199 ; gain = 99.625 ; free physical = 2876 ; free virtual = 7078
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.srcs/sources_1/ip/xbip_multadd_0/xbip_multadd_0/xbip_multadd_0_in_context.xdc] for cell 'inst_DFTStage/inst_ComplexMultiply/inst_real_mul_1'
Finished Parsing XDC File [/home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.srcs/sources_1/ip/xbip_multadd_0/xbip_multadd_0/xbip_multadd_0_in_context.xdc] for cell 'inst_DFTStage/inst_ComplexMultiply/inst_real_mul_1'
Parsing XDC File [/home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.srcs/sources_1/ip/xbip_multadd_0/xbip_multadd_0/xbip_multadd_0_in_context.xdc] for cell 'inst_DFTStage/inst_ComplexMultiply/inst_real_mul_2'
Finished Parsing XDC File [/home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.srcs/sources_1/ip/xbip_multadd_0/xbip_multadd_0/xbip_multadd_0_in_context.xdc] for cell 'inst_DFTStage/inst_ComplexMultiply/inst_real_mul_2'
Parsing XDC File [/home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.srcs/sources_1/ip/xbip_multadd_0/xbip_multadd_0/xbip_multadd_0_in_context.xdc] for cell 'inst_DFTStage/inst_ComplexMultiply/inst_imaginary_mul_1'
Finished Parsing XDC File [/home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.srcs/sources_1/ip/xbip_multadd_0/xbip_multadd_0/xbip_multadd_0_in_context.xdc] for cell 'inst_DFTStage/inst_ComplexMultiply/inst_imaginary_mul_1'
Parsing XDC File [/home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.srcs/sources_1/ip/xbip_multadd_0/xbip_multadd_0/xbip_multadd_0_in_context.xdc] for cell 'inst_DFTStage/inst_ComplexMultiply/inst_imaginary_mul_2'
Finished Parsing XDC File [/home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.srcs/sources_1/ip/xbip_multadd_0/xbip_multadd_0/xbip_multadd_0_in_context.xdc] for cell 'inst_DFTStage/inst_ComplexMultiply/inst_imaginary_mul_2'
Parsing XDC File [/home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.srcs/sources_1/ip/blk_mem_gen_0_2/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'inst_BlockRam'
Finished Parsing XDC File [/home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.srcs/sources_1/ip/blk_mem_gen_0_2/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'inst_BlockRam'
Parsing XDC File [/home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.srcs/sources_1/ip/blk_rom_e_real/blk_rom_e_real/blk_rom_e_real_in_context.xdc] for cell 'inst_DFTStage/inst_eFunctionRom/inst_rom_e_real'
Finished Parsing XDC File [/home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.srcs/sources_1/ip/blk_rom_e_real/blk_rom_e_real/blk_rom_e_real_in_context.xdc] for cell 'inst_DFTStage/inst_eFunctionRom/inst_rom_e_real'
Parsing XDC File [/home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.srcs/sources_1/ip/blk_rom_e_imag/blk_rom_e_imag/blk_rom_e_imag_in_context.xdc] for cell 'inst_DFTStage/inst_eFunctionRom/inst_rom_e_imag'
Finished Parsing XDC File [/home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.srcs/sources_1/ip/blk_rom_e_imag/blk_rom_e_imag/blk_rom_e_imag_in_context.xdc] for cell 'inst_DFTStage/inst_eFunctionRom/inst_rom_e_imag'
Parsing XDC File [/home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.srcs/constrs_1/new/timing.xdc]
Finished Parsing XDC File [/home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.srcs/constrs_1/new/timing.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1781.215 ; gain = 0.000 ; free physical = 2604 ; free virtual = 6806
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1781.215 ; gain = 0.000 ; free physical = 2604 ; free virtual = 6805
Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1781.215 ; gain = 0.000 ; free physical = 2604 ; free virtual = 6805
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'inst_BlockRam' at clock pin 'clka' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'inst_DFTStage/inst_ComplexMultiply/inst_imaginary_mul_1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'inst_DFTStage/inst_ComplexMultiply/inst_imaginary_mul_2' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'inst_DFTStage/inst_ComplexMultiply/inst_real_mul_1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'inst_DFTStage/inst_ComplexMultiply/inst_real_mul_2' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'inst_DFTStage/inst_eFunctionRom/inst_rom_e_imag' at clock pin 'clka' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'inst_DFTStage/inst_eFunctionRom/inst_rom_e_real' at clock pin 'clka' is different from the actual clock period '5.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1781.215 ; gain = 444.641 ; free physical = 2689 ; free virtual = 6890
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1781.215 ; gain = 444.641 ; free physical = 2689 ; free virtual = 6890
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst_DFTStage/inst_ComplexMultiply/inst_imaginary_mul_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst_DFTStage/inst_ComplexMultiply/inst_imaginary_mul_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst_DFTStage/inst_ComplexMultiply/inst_real_mul_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst_DFTStage/inst_ComplexMultiply/inst_real_mul_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst_BlockRam. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst_DFTStage/inst_eFunctionRom/inst_rom_e_real. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst_DFTStage/inst_eFunctionRom/inst_rom_e_imag. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1781.215 ; gain = 444.641 ; free physical = 2689 ; free virtual = 6890
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'r_bram_raddr_reg[7:0]' into 'r_e_address_reg[7:0]' [/home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.srcs/sources_1/new/DFTStage.vhd:110]
INFO: [Synth 8-5546] ROM "r_state" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1781.215 ; gain = 444.641 ; free physical = 2682 ; free virtual = 6884
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     25 Bit       Adders := 1     
	   2 Input     25 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               50 Bit    Registers := 1     
	               25 Bit    Registers := 11    
	               18 Bit    Registers := 6     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ComplexMultiply 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 8     
	               18 Bit    Registers := 4     
Module DFTStage 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     25 Bit       Adders := 1     
	   2 Input     25 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               50 Bit    Registers := 1     
	               25 Bit    Registers := 3     
	               18 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1781.215 ; gain = 444.641 ; free physical = 2672 ; free virtual = 6875
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1781.215 ; gain = 444.641 ; free physical = 2550 ; free virtual = 6753
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1781.215 ; gain = 444.641 ; free physical = 2543 ; free virtual = 6746
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1781.215 ; gain = 444.641 ; free physical = 2546 ; free virtual = 6749
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1781.215 ; gain = 444.641 ; free physical = 2549 ; free virtual = 6752
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1781.215 ; gain = 444.641 ; free physical = 2549 ; free virtual = 6752
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1781.215 ; gain = 444.641 ; free physical = 2547 ; free virtual = 6750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1781.215 ; gain = 444.641 ; free physical = 2547 ; free virtual = 6750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1781.215 ; gain = 444.641 ; free physical = 2549 ; free virtual = 6752
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1781.215 ; gain = 444.641 ; free physical = 2549 ; free virtual = 6752
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |blk_mem_gen_0  |         1|
|2     |xbip_multadd_0 |         4|
|3     |blk_rom_e_real |         1|
|4     |blk_rom_e_imag |         1|
+------+---------------+----------+

Report Cell Usage: 
+------+----------------------+------+
|      |Cell                  |Count |
+------+----------------------+------+
|1     |blk_mem_gen_0_bbox_9  |     1|
|2     |blk_rom_e_imag_bbox_4 |     1|
|3     |blk_rom_e_real_bbox_3 |     1|
|4     |xbip_multadd_0_bbox_5 |     1|
|5     |xbip_multadd_0_bbox_6 |     1|
|6     |xbip_multadd_0_bbox_7 |     1|
|7     |xbip_multadd_0_bbox_8 |     1|
|8     |BUFG                  |     1|
|9     |CARRY4                |    14|
|10    |LUT1                  |     2|
|11    |LUT2                  |    56|
|12    |LUT3                  |     3|
|13    |LUT4                  |     6|
|14    |LUT5                  |     4|
|15    |LUT6                  |     8|
|16    |FDCE                  |   460|
|17    |IBUF                  |    53|
|18    |OBUF                  |    60|
+------+----------------------+------+

Report Instance Areas: 
+------+-------------------------+----------------+------+
|      |Instance                 |Module          |Cells |
+------+-------------------------+----------------+------+
|1     |top                      |                |  1117|
|2     |  inst_DFTStage          |DFTStage        |   953|
|3     |    inst_ComplexMultiply |ComplexMultiply |   636|
|4     |    inst_eFunctionRom    |eFunctionRom    |    36|
+------+-------------------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1781.215 ; gain = 444.641 ; free physical = 2547 ; free virtual = 6750
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1781.215 ; gain = 99.625 ; free physical = 2604 ; free virtual = 6807
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1781.223 ; gain = 444.641 ; free physical = 2604 ; free virtual = 6807
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1781.223 ; gain = 0.000 ; free physical = 2544 ; free virtual = 6748
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1781.223 ; gain = 444.773 ; free physical = 2603 ; free virtual = 6806
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1781.223 ; gain = 0.000 ; free physical = 2603 ; free virtual = 6806
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.runs/synth_1/DFTStageWrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file DFTStageWrapper_utilization_synth.rpt -pb DFTStageWrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Dec 29 17:37:27 2018...
