

================================================================
== Vivado HLS Report for 'EP1'
================================================================
* Date:           Sun Apr 11 14:32:19 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        All_project
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     3.755|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    0|    0|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    256|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     15|    -|
|Register         |        -|      -|       -|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|       0|    271|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|       0|   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |select_ln54_10_fu_366_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln54_7_fu_203_p3   |  select  |      0|  0|  32|           1|          32|
    |select_ln54_8_fu_262_p3   |  select  |      0|  0|  32|           1|          32|
    |select_ln54_9_fu_314_p3   |  select  |      0|  0|  32|           1|          32|
    |select_ln54_fu_151_p3     |  select  |      0|  0|  32|           1|          32|
    |xor_ln184_fu_211_p2       |    xor   |      0|  0|  32|          32|          32|
    |xor_ln189_1_fu_380_p2     |    xor   |      0|  0|  32|          32|          32|
    |xor_ln189_fu_374_p2       |    xor   |      0|  0|  32|          32|          32|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0| 256|         101|         256|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_phi_mux_p_0_phi_fu_81_p4  |  15|          3|   32|         96|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        |  15|          3|   32|         96|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_ready   | out |    1| ap_ctrl_hs |      EP1     | return value |
|ap_return  | out |   32| ap_ctrl_hs |      EP1     | return value |
|x          |  in |   32|   ap_none  |       x      |    scalar    |
|rtl_key_r  |  in |   32|   ap_none  |   rtl_key_r  |    pointer   |
+-----------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 1
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.75>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%x_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %x) nounwind" [sha256_impl.c:178]   --->   Operation 2 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%rtl_key_load = load i32* @rtl_key_r, align 4" [sha256_impl.c:180]   --->   Operation 3 'load' 'rtl_key_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %rtl_key_load, i32 2)" [sha256_impl.c:182]   --->   Operation 4 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%tmp_5 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %rtl_key_load, i32 6)" [sha256_impl.c:54->sha256_impl.c:184]   --->   Operation 5 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "br i1 %tmp, label %2, label %1" [sha256_impl.c:182]   --->   Operation 6 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns) (grouped into LUT with out node xor_ln184)   --->   "%trunc_ln56_9 = trunc i32 %x_read to i28" [sha256_impl.c:56->sha256_impl.c:184]   --->   Operation 7 'trunc' 'trunc_ln56_9' <Predicate = (!tmp & !tmp_5)> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns) (grouped into LUT with out node xor_ln184)   --->   "%lshr_ln = call i4 @_ssdm_op_PartSelect.i4.i32.i32.i32(i32 %x_read, i32 28, i32 31)" [sha256_impl.c:56->sha256_impl.c:184]   --->   Operation 8 'partselect' 'lshr_ln' <Predicate = (!tmp & !tmp_5)> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns) (grouped into LUT with out node xor_ln184)   --->   "%or_ln = call i32 @_ssdm_op_BitConcatenate.i32.i28.i4(i28 %trunc_ln56_9, i4 %lshr_ln)" [sha256_impl.c:56->sha256_impl.c:184]   --->   Operation 9 'bitconcatenate' 'or_ln' <Predicate = (!tmp & !tmp_5)> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns) (grouped into LUT with out node xor_ln184)   --->   "%lshr_ln9 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %x_read, i32 4, i32 31)" [sha256_impl.c:60->sha256_impl.c:184]   --->   Operation 10 'partselect' 'lshr_ln9' <Predicate = (!tmp & tmp_5)> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns) (grouped into LUT with out node xor_ln184)   --->   "%trunc_ln60_9 = trunc i32 %x_read to i4" [sha256_impl.c:60->sha256_impl.c:184]   --->   Operation 11 'trunc' 'trunc_ln60_9' <Predicate = (!tmp & tmp_5)> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns) (grouped into LUT with out node xor_ln184)   --->   "%or_ln3 = call i32 @_ssdm_op_BitConcatenate.i32.i4.i28(i4 %trunc_ln60_9, i28 %lshr_ln9)" [sha256_impl.c:60->sha256_impl.c:184]   --->   Operation 12 'bitconcatenate' 'or_ln3' <Predicate = (!tmp & tmp_5)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns) (grouped into LUT with out node xor_ln184)   --->   "%select_ln54 = select i1 %tmp_5, i32 %or_ln3, i32 %or_ln" [sha256_impl.c:54->sha256_impl.c:184]   --->   Operation 13 'select' 'select_ln54' <Predicate = (!tmp)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns) (grouped into LUT with out node xor_ln184)   --->   "%trunc_ln56_10 = trunc i32 %x_read to i22" [sha256_impl.c:56->sha256_impl.c:184]   --->   Operation 14 'trunc' 'trunc_ln56_10' <Predicate = (!tmp & !tmp_5)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns) (grouped into LUT with out node xor_ln184)   --->   "%lshr_ln56_7 = call i10 @_ssdm_op_PartSelect.i10.i32.i32.i32(i32 %x_read, i32 22, i32 31)" [sha256_impl.c:56->sha256_impl.c:184]   --->   Operation 15 'partselect' 'lshr_ln56_7' <Predicate = (!tmp & !tmp_5)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns) (grouped into LUT with out node xor_ln184)   --->   "%or_ln56_7 = call i32 @_ssdm_op_BitConcatenate.i32.i22.i10(i22 %trunc_ln56_10, i10 %lshr_ln56_7)" [sha256_impl.c:56->sha256_impl.c:184]   --->   Operation 16 'bitconcatenate' 'or_ln56_7' <Predicate = (!tmp & !tmp_5)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns) (grouped into LUT with out node xor_ln184)   --->   "%lshr_ln60_7 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %x_read, i32 10, i32 31)" [sha256_impl.c:60->sha256_impl.c:184]   --->   Operation 17 'partselect' 'lshr_ln60_7' <Predicate = (!tmp & tmp_5)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns) (grouped into LUT with out node xor_ln184)   --->   "%trunc_ln60_10 = trunc i32 %x_read to i10" [sha256_impl.c:60->sha256_impl.c:184]   --->   Operation 18 'trunc' 'trunc_ln60_10' <Predicate = (!tmp & tmp_5)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node xor_ln184)   --->   "%or_ln60_7 = call i32 @_ssdm_op_BitConcatenate.i32.i10.i22(i10 %trunc_ln60_10, i22 %lshr_ln60_7)" [sha256_impl.c:60->sha256_impl.c:184]   --->   Operation 19 'bitconcatenate' 'or_ln60_7' <Predicate = (!tmp & tmp_5)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node xor_ln184)   --->   "%select_ln54_7 = select i1 %tmp_5, i32 %or_ln60_7, i32 %or_ln56_7" [sha256_impl.c:54->sha256_impl.c:184]   --->   Operation 20 'select' 'select_ln54_7' <Predicate = (!tmp)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln184 = xor i32 %select_ln54_7, %select_ln54" [sha256_impl.c:184]   --->   Operation 21 'xor' 'xor_ln184' <Predicate = (!tmp)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (1.76ns)   --->   "br label %3" [sha256_impl.c:184]   --->   Operation 22 'br' <Predicate = (!tmp)> <Delay = 1.76>
ST_1 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node xor_ln189)   --->   "%trunc_ln56 = trunc i32 %x_read to i26" [sha256_impl.c:56->sha256_impl.c:189]   --->   Operation 23 'trunc' 'trunc_ln56' <Predicate = (tmp & !tmp_5)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node xor_ln189)   --->   "%lshr_ln56_8 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %x_read, i32 26, i32 31)" [sha256_impl.c:56->sha256_impl.c:189]   --->   Operation 24 'partselect' 'lshr_ln56_8' <Predicate = (tmp & !tmp_5)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node xor_ln189)   --->   "%or_ln56_8 = call i32 @_ssdm_op_BitConcatenate.i32.i26.i6(i26 %trunc_ln56, i6 %lshr_ln56_8)" [sha256_impl.c:56->sha256_impl.c:189]   --->   Operation 25 'bitconcatenate' 'or_ln56_8' <Predicate = (tmp & !tmp_5)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node xor_ln189)   --->   "%lshr_ln60_8 = call i26 @_ssdm_op_PartSelect.i26.i32.i32.i32(i32 %x_read, i32 6, i32 31)" [sha256_impl.c:60->sha256_impl.c:189]   --->   Operation 26 'partselect' 'lshr_ln60_8' <Predicate = (tmp & tmp_5)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node xor_ln189)   --->   "%trunc_ln60 = trunc i32 %x_read to i6" [sha256_impl.c:60->sha256_impl.c:189]   --->   Operation 27 'trunc' 'trunc_ln60' <Predicate = (tmp & tmp_5)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node xor_ln189)   --->   "%or_ln60_8 = call i32 @_ssdm_op_BitConcatenate.i32.i6.i26(i6 %trunc_ln60, i26 %lshr_ln60_8)" [sha256_impl.c:60->sha256_impl.c:189]   --->   Operation 28 'bitconcatenate' 'or_ln60_8' <Predicate = (tmp & tmp_5)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node xor_ln189)   --->   "%select_ln54_8 = select i1 %tmp_5, i32 %or_ln60_8, i32 %or_ln56_8" [sha256_impl.c:54->sha256_impl.c:189]   --->   Operation 29 'select' 'select_ln54_8' <Predicate = (tmp)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node xor_ln189_1)   --->   "%trunc_ln56_7 = trunc i32 %x_read to i21" [sha256_impl.c:56->sha256_impl.c:189]   --->   Operation 30 'trunc' 'trunc_ln56_7' <Predicate = (tmp & !tmp_5)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node xor_ln189_1)   --->   "%lshr_ln56_9 = call i11 @_ssdm_op_PartSelect.i11.i32.i32.i32(i32 %x_read, i32 21, i32 31)" [sha256_impl.c:56->sha256_impl.c:189]   --->   Operation 31 'partselect' 'lshr_ln56_9' <Predicate = (tmp & !tmp_5)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node xor_ln189_1)   --->   "%or_ln56_9 = call i32 @_ssdm_op_BitConcatenate.i32.i21.i11(i21 %trunc_ln56_7, i11 %lshr_ln56_9)" [sha256_impl.c:56->sha256_impl.c:189]   --->   Operation 32 'bitconcatenate' 'or_ln56_9' <Predicate = (tmp & !tmp_5)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node xor_ln189_1)   --->   "%lshr_ln60_9 = call i21 @_ssdm_op_PartSelect.i21.i32.i32.i32(i32 %x_read, i32 11, i32 31)" [sha256_impl.c:60->sha256_impl.c:189]   --->   Operation 33 'partselect' 'lshr_ln60_9' <Predicate = (tmp & tmp_5)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node xor_ln189_1)   --->   "%trunc_ln60_7 = trunc i32 %x_read to i11" [sha256_impl.c:60->sha256_impl.c:189]   --->   Operation 34 'trunc' 'trunc_ln60_7' <Predicate = (tmp & tmp_5)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node xor_ln189_1)   --->   "%or_ln60_9 = call i32 @_ssdm_op_BitConcatenate.i32.i11.i21(i11 %trunc_ln60_7, i21 %lshr_ln60_9)" [sha256_impl.c:60->sha256_impl.c:189]   --->   Operation 35 'bitconcatenate' 'or_ln60_9' <Predicate = (tmp & tmp_5)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node xor_ln189_1)   --->   "%select_ln54_9 = select i1 %tmp_5, i32 %or_ln60_9, i32 %or_ln56_9" [sha256_impl.c:54->sha256_impl.c:189]   --->   Operation 36 'select' 'select_ln54_9' <Predicate = (tmp)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node xor_ln189)   --->   "%trunc_ln56_8 = trunc i32 %x_read to i7" [sha256_impl.c:56->sha256_impl.c:189]   --->   Operation 37 'trunc' 'trunc_ln56_8' <Predicate = (tmp & !tmp_5)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node xor_ln189)   --->   "%lshr_ln56_s = call i25 @_ssdm_op_PartSelect.i25.i32.i32.i32(i32 %x_read, i32 7, i32 31)" [sha256_impl.c:56->sha256_impl.c:189]   --->   Operation 38 'partselect' 'lshr_ln56_s' <Predicate = (tmp & !tmp_5)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node xor_ln189)   --->   "%or_ln56_s = call i32 @_ssdm_op_BitConcatenate.i32.i7.i25(i7 %trunc_ln56_8, i25 %lshr_ln56_s)" [sha256_impl.c:56->sha256_impl.c:189]   --->   Operation 39 'bitconcatenate' 'or_ln56_s' <Predicate = (tmp & !tmp_5)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node xor_ln189)   --->   "%lshr_ln60_s = call i7 @_ssdm_op_PartSelect.i7.i32.i32.i32(i32 %x_read, i32 25, i32 31)" [sha256_impl.c:60->sha256_impl.c:189]   --->   Operation 40 'partselect' 'lshr_ln60_s' <Predicate = (tmp & tmp_5)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node xor_ln189)   --->   "%trunc_ln60_8 = trunc i32 %x_read to i25" [sha256_impl.c:60->sha256_impl.c:189]   --->   Operation 41 'trunc' 'trunc_ln60_8' <Predicate = (tmp & tmp_5)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node xor_ln189)   --->   "%or_ln60_s = call i32 @_ssdm_op_BitConcatenate.i32.i25.i7(i25 %trunc_ln60_8, i7 %lshr_ln60_s)" [sha256_impl.c:60->sha256_impl.c:189]   --->   Operation 42 'bitconcatenate' 'or_ln60_s' <Predicate = (tmp & tmp_5)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node xor_ln189)   --->   "%select_ln54_10 = select i1 %tmp_5, i32 %or_ln60_s, i32 %or_ln56_s" [sha256_impl.c:54->sha256_impl.c:189]   --->   Operation 43 'select' 'select_ln54_10' <Predicate = (tmp)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln189 = xor i32 %select_ln54_8, %select_ln54_10" [sha256_impl.c:189]   --->   Operation 44 'xor' 'xor_ln189' <Predicate = (tmp)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln189_1 = xor i32 %xor_ln189, %select_ln54_9" [sha256_impl.c:189]   --->   Operation 45 'xor' 'xor_ln189_1' <Predicate = (tmp)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (1.76ns)   --->   "br label %3" [sha256_impl.c:189]   --->   Operation 46 'br' <Predicate = (tmp)> <Delay = 1.76>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%p_0 = phi i32 [ %xor_ln184, %1 ], [ %xor_ln189_1, %2 ]" [sha256_impl.c:184]   --->   Operation 47 'phi' 'p_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "ret i32 %p_0" [sha256_impl.c:195]   --->   Operation 48 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rtl_key_r]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_read         (read          ) [ 00]
rtl_key_load   (load          ) [ 00]
tmp            (bitselect     ) [ 01]
tmp_5          (bitselect     ) [ 01]
br_ln182       (br            ) [ 00]
trunc_ln56_9   (trunc         ) [ 00]
lshr_ln        (partselect    ) [ 00]
or_ln          (bitconcatenate) [ 00]
lshr_ln9       (partselect    ) [ 00]
trunc_ln60_9   (trunc         ) [ 00]
or_ln3         (bitconcatenate) [ 00]
select_ln54    (select        ) [ 00]
trunc_ln56_10  (trunc         ) [ 00]
lshr_ln56_7    (partselect    ) [ 00]
or_ln56_7      (bitconcatenate) [ 00]
lshr_ln60_7    (partselect    ) [ 00]
trunc_ln60_10  (trunc         ) [ 00]
or_ln60_7      (bitconcatenate) [ 00]
select_ln54_7  (select        ) [ 00]
xor_ln184      (xor           ) [ 00]
br_ln184       (br            ) [ 00]
trunc_ln56     (trunc         ) [ 00]
lshr_ln56_8    (partselect    ) [ 00]
or_ln56_8      (bitconcatenate) [ 00]
lshr_ln60_8    (partselect    ) [ 00]
trunc_ln60     (trunc         ) [ 00]
or_ln60_8      (bitconcatenate) [ 00]
select_ln54_8  (select        ) [ 00]
trunc_ln56_7   (trunc         ) [ 00]
lshr_ln56_9    (partselect    ) [ 00]
or_ln56_9      (bitconcatenate) [ 00]
lshr_ln60_9    (partselect    ) [ 00]
trunc_ln60_7   (trunc         ) [ 00]
or_ln60_9      (bitconcatenate) [ 00]
select_ln54_9  (select        ) [ 00]
trunc_ln56_8   (trunc         ) [ 00]
lshr_ln56_s    (partselect    ) [ 00]
or_ln56_s      (bitconcatenate) [ 00]
lshr_ln60_s    (partselect    ) [ 00]
trunc_ln60_8   (trunc         ) [ 00]
or_ln60_s      (bitconcatenate) [ 00]
select_ln54_10 (select        ) [ 00]
xor_ln189      (xor           ) [ 00]
xor_ln189_1    (xor           ) [ 00]
br_ln189       (br            ) [ 00]
p_0            (phi           ) [ 00]
ret_ln195      (ret           ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="rtl_key_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rtl_key_r"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i28.i4"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i28.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i4.i28"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i22.i10"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i22.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i10.i22"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i26.i6"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i26.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i6.i26"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i21.i11"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i21.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i11.i21"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i25.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i7.i25"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i25.i7"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="x_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="0"/>
<pin id="75" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/1 "/>
</bind>
</comp>

<comp id="78" class="1005" name="p_0_reg_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="80" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_0 (phireg) "/>
</bind>
</comp>

<comp id="81" class="1004" name="p_0_phi_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="32" slack="0"/>
<pin id="83" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="84" dir="0" index="2" bw="32" slack="0"/>
<pin id="85" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="86" dir="1" index="4" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0/1 "/>
</bind>
</comp>

<comp id="87" class="1004" name="rtl_key_load_load_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="32" slack="0"/>
<pin id="89" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rtl_key_load/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="tmp_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="1" slack="0"/>
<pin id="93" dir="0" index="1" bw="32" slack="0"/>
<pin id="94" dir="0" index="2" bw="3" slack="0"/>
<pin id="95" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="tmp_5_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="1" slack="0"/>
<pin id="101" dir="0" index="1" bw="32" slack="0"/>
<pin id="102" dir="0" index="2" bw="4" slack="0"/>
<pin id="103" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="trunc_ln56_9_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="32" slack="0"/>
<pin id="109" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln56_9/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="lshr_ln_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="4" slack="0"/>
<pin id="113" dir="0" index="1" bw="32" slack="0"/>
<pin id="114" dir="0" index="2" bw="6" slack="0"/>
<pin id="115" dir="0" index="3" bw="6" slack="0"/>
<pin id="116" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="or_ln_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="32" slack="0"/>
<pin id="123" dir="0" index="1" bw="28" slack="0"/>
<pin id="124" dir="0" index="2" bw="4" slack="0"/>
<pin id="125" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="lshr_ln9_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="28" slack="0"/>
<pin id="131" dir="0" index="1" bw="32" slack="0"/>
<pin id="132" dir="0" index="2" bw="4" slack="0"/>
<pin id="133" dir="0" index="3" bw="6" slack="0"/>
<pin id="134" dir="1" index="4" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln9/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="trunc_ln60_9_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="0"/>
<pin id="141" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln60_9/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="or_ln3_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="0"/>
<pin id="145" dir="0" index="1" bw="4" slack="0"/>
<pin id="146" dir="0" index="2" bw="28" slack="0"/>
<pin id="147" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln3/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="select_ln54_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="1" slack="0"/>
<pin id="153" dir="0" index="1" bw="32" slack="0"/>
<pin id="154" dir="0" index="2" bw="32" slack="0"/>
<pin id="155" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln54/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="trunc_ln56_10_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="0"/>
<pin id="161" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln56_10/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="lshr_ln56_7_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="10" slack="0"/>
<pin id="165" dir="0" index="1" bw="32" slack="0"/>
<pin id="166" dir="0" index="2" bw="6" slack="0"/>
<pin id="167" dir="0" index="3" bw="6" slack="0"/>
<pin id="168" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln56_7/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="or_ln56_7_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="0"/>
<pin id="175" dir="0" index="1" bw="22" slack="0"/>
<pin id="176" dir="0" index="2" bw="10" slack="0"/>
<pin id="177" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln56_7/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="lshr_ln60_7_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="22" slack="0"/>
<pin id="183" dir="0" index="1" bw="32" slack="0"/>
<pin id="184" dir="0" index="2" bw="5" slack="0"/>
<pin id="185" dir="0" index="3" bw="6" slack="0"/>
<pin id="186" dir="1" index="4" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln60_7/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="trunc_ln60_10_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="32" slack="0"/>
<pin id="193" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln60_10/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="or_ln60_7_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="0"/>
<pin id="197" dir="0" index="1" bw="10" slack="0"/>
<pin id="198" dir="0" index="2" bw="22" slack="0"/>
<pin id="199" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln60_7/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="select_ln54_7_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="1" slack="0"/>
<pin id="205" dir="0" index="1" bw="32" slack="0"/>
<pin id="206" dir="0" index="2" bw="32" slack="0"/>
<pin id="207" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln54_7/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="xor_ln184_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="0"/>
<pin id="213" dir="0" index="1" bw="32" slack="0"/>
<pin id="214" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln184/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="trunc_ln56_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="0"/>
<pin id="220" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln56/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="lshr_ln56_8_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="6" slack="0"/>
<pin id="224" dir="0" index="1" bw="32" slack="0"/>
<pin id="225" dir="0" index="2" bw="6" slack="0"/>
<pin id="226" dir="0" index="3" bw="6" slack="0"/>
<pin id="227" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln56_8/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="or_ln56_8_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="0"/>
<pin id="234" dir="0" index="1" bw="26" slack="0"/>
<pin id="235" dir="0" index="2" bw="6" slack="0"/>
<pin id="236" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln56_8/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="lshr_ln60_8_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="26" slack="0"/>
<pin id="242" dir="0" index="1" bw="32" slack="0"/>
<pin id="243" dir="0" index="2" bw="4" slack="0"/>
<pin id="244" dir="0" index="3" bw="6" slack="0"/>
<pin id="245" dir="1" index="4" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln60_8/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="trunc_ln60_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="0"/>
<pin id="252" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln60/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="or_ln60_8_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="0"/>
<pin id="256" dir="0" index="1" bw="6" slack="0"/>
<pin id="257" dir="0" index="2" bw="26" slack="0"/>
<pin id="258" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln60_8/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="select_ln54_8_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="0"/>
<pin id="264" dir="0" index="1" bw="32" slack="0"/>
<pin id="265" dir="0" index="2" bw="32" slack="0"/>
<pin id="266" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln54_8/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="trunc_ln56_7_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="0"/>
<pin id="272" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln56_7/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="lshr_ln56_9_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="11" slack="0"/>
<pin id="276" dir="0" index="1" bw="32" slack="0"/>
<pin id="277" dir="0" index="2" bw="6" slack="0"/>
<pin id="278" dir="0" index="3" bw="6" slack="0"/>
<pin id="279" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln56_9/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="or_ln56_9_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="0"/>
<pin id="286" dir="0" index="1" bw="21" slack="0"/>
<pin id="287" dir="0" index="2" bw="11" slack="0"/>
<pin id="288" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln56_9/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="lshr_ln60_9_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="21" slack="0"/>
<pin id="294" dir="0" index="1" bw="32" slack="0"/>
<pin id="295" dir="0" index="2" bw="5" slack="0"/>
<pin id="296" dir="0" index="3" bw="6" slack="0"/>
<pin id="297" dir="1" index="4" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln60_9/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="trunc_ln60_7_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="0"/>
<pin id="304" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln60_7/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="or_ln60_9_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="0"/>
<pin id="308" dir="0" index="1" bw="11" slack="0"/>
<pin id="309" dir="0" index="2" bw="21" slack="0"/>
<pin id="310" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln60_9/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="select_ln54_9_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="0"/>
<pin id="316" dir="0" index="1" bw="32" slack="0"/>
<pin id="317" dir="0" index="2" bw="32" slack="0"/>
<pin id="318" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln54_9/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="trunc_ln56_8_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="0"/>
<pin id="324" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln56_8/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="lshr_ln56_s_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="25" slack="0"/>
<pin id="328" dir="0" index="1" bw="32" slack="0"/>
<pin id="329" dir="0" index="2" bw="4" slack="0"/>
<pin id="330" dir="0" index="3" bw="6" slack="0"/>
<pin id="331" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln56_s/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="or_ln56_s_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="0"/>
<pin id="338" dir="0" index="1" bw="7" slack="0"/>
<pin id="339" dir="0" index="2" bw="25" slack="0"/>
<pin id="340" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln56_s/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="lshr_ln60_s_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="7" slack="0"/>
<pin id="346" dir="0" index="1" bw="32" slack="0"/>
<pin id="347" dir="0" index="2" bw="6" slack="0"/>
<pin id="348" dir="0" index="3" bw="6" slack="0"/>
<pin id="349" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln60_s/1 "/>
</bind>
</comp>

<comp id="354" class="1004" name="trunc_ln60_8_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="32" slack="0"/>
<pin id="356" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln60_8/1 "/>
</bind>
</comp>

<comp id="358" class="1004" name="or_ln60_s_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="32" slack="0"/>
<pin id="360" dir="0" index="1" bw="25" slack="0"/>
<pin id="361" dir="0" index="2" bw="7" slack="0"/>
<pin id="362" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln60_s/1 "/>
</bind>
</comp>

<comp id="366" class="1004" name="select_ln54_10_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="1" slack="0"/>
<pin id="368" dir="0" index="1" bw="32" slack="0"/>
<pin id="369" dir="0" index="2" bw="32" slack="0"/>
<pin id="370" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln54_10/1 "/>
</bind>
</comp>

<comp id="374" class="1004" name="xor_ln189_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="32" slack="0"/>
<pin id="376" dir="0" index="1" bw="32" slack="0"/>
<pin id="377" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln189/1 "/>
</bind>
</comp>

<comp id="380" class="1004" name="xor_ln189_1_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="32" slack="0"/>
<pin id="382" dir="0" index="1" bw="32" slack="0"/>
<pin id="383" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln189_1/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="76"><net_src comp="4" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="0" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="90"><net_src comp="2" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="96"><net_src comp="6" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="97"><net_src comp="87" pin="1"/><net_sink comp="91" pin=1"/></net>

<net id="98"><net_src comp="8" pin="0"/><net_sink comp="91" pin=2"/></net>

<net id="104"><net_src comp="6" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="105"><net_src comp="87" pin="1"/><net_sink comp="99" pin=1"/></net>

<net id="106"><net_src comp="10" pin="0"/><net_sink comp="99" pin=2"/></net>

<net id="110"><net_src comp="72" pin="2"/><net_sink comp="107" pin=0"/></net>

<net id="117"><net_src comp="12" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="118"><net_src comp="72" pin="2"/><net_sink comp="111" pin=1"/></net>

<net id="119"><net_src comp="14" pin="0"/><net_sink comp="111" pin=2"/></net>

<net id="120"><net_src comp="16" pin="0"/><net_sink comp="111" pin=3"/></net>

<net id="126"><net_src comp="18" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="107" pin="1"/><net_sink comp="121" pin=1"/></net>

<net id="128"><net_src comp="111" pin="4"/><net_sink comp="121" pin=2"/></net>

<net id="135"><net_src comp="20" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="136"><net_src comp="72" pin="2"/><net_sink comp="129" pin=1"/></net>

<net id="137"><net_src comp="22" pin="0"/><net_sink comp="129" pin=2"/></net>

<net id="138"><net_src comp="16" pin="0"/><net_sink comp="129" pin=3"/></net>

<net id="142"><net_src comp="72" pin="2"/><net_sink comp="139" pin=0"/></net>

<net id="148"><net_src comp="24" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="139" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="150"><net_src comp="129" pin="4"/><net_sink comp="143" pin=2"/></net>

<net id="156"><net_src comp="99" pin="3"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="143" pin="3"/><net_sink comp="151" pin=1"/></net>

<net id="158"><net_src comp="121" pin="3"/><net_sink comp="151" pin=2"/></net>

<net id="162"><net_src comp="72" pin="2"/><net_sink comp="159" pin=0"/></net>

<net id="169"><net_src comp="26" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="170"><net_src comp="72" pin="2"/><net_sink comp="163" pin=1"/></net>

<net id="171"><net_src comp="28" pin="0"/><net_sink comp="163" pin=2"/></net>

<net id="172"><net_src comp="16" pin="0"/><net_sink comp="163" pin=3"/></net>

<net id="178"><net_src comp="30" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="159" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="180"><net_src comp="163" pin="4"/><net_sink comp="173" pin=2"/></net>

<net id="187"><net_src comp="32" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="188"><net_src comp="72" pin="2"/><net_sink comp="181" pin=1"/></net>

<net id="189"><net_src comp="34" pin="0"/><net_sink comp="181" pin=2"/></net>

<net id="190"><net_src comp="16" pin="0"/><net_sink comp="181" pin=3"/></net>

<net id="194"><net_src comp="72" pin="2"/><net_sink comp="191" pin=0"/></net>

<net id="200"><net_src comp="36" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="201"><net_src comp="191" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="202"><net_src comp="181" pin="4"/><net_sink comp="195" pin=2"/></net>

<net id="208"><net_src comp="99" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="209"><net_src comp="195" pin="3"/><net_sink comp="203" pin=1"/></net>

<net id="210"><net_src comp="173" pin="3"/><net_sink comp="203" pin=2"/></net>

<net id="215"><net_src comp="203" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="151" pin="3"/><net_sink comp="211" pin=1"/></net>

<net id="217"><net_src comp="211" pin="2"/><net_sink comp="81" pin=0"/></net>

<net id="221"><net_src comp="72" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="228"><net_src comp="38" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="229"><net_src comp="72" pin="2"/><net_sink comp="222" pin=1"/></net>

<net id="230"><net_src comp="40" pin="0"/><net_sink comp="222" pin=2"/></net>

<net id="231"><net_src comp="16" pin="0"/><net_sink comp="222" pin=3"/></net>

<net id="237"><net_src comp="42" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="218" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="239"><net_src comp="222" pin="4"/><net_sink comp="232" pin=2"/></net>

<net id="246"><net_src comp="44" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="247"><net_src comp="72" pin="2"/><net_sink comp="240" pin=1"/></net>

<net id="248"><net_src comp="10" pin="0"/><net_sink comp="240" pin=2"/></net>

<net id="249"><net_src comp="16" pin="0"/><net_sink comp="240" pin=3"/></net>

<net id="253"><net_src comp="72" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="259"><net_src comp="46" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="260"><net_src comp="250" pin="1"/><net_sink comp="254" pin=1"/></net>

<net id="261"><net_src comp="240" pin="4"/><net_sink comp="254" pin=2"/></net>

<net id="267"><net_src comp="99" pin="3"/><net_sink comp="262" pin=0"/></net>

<net id="268"><net_src comp="254" pin="3"/><net_sink comp="262" pin=1"/></net>

<net id="269"><net_src comp="232" pin="3"/><net_sink comp="262" pin=2"/></net>

<net id="273"><net_src comp="72" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="280"><net_src comp="48" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="281"><net_src comp="72" pin="2"/><net_sink comp="274" pin=1"/></net>

<net id="282"><net_src comp="50" pin="0"/><net_sink comp="274" pin=2"/></net>

<net id="283"><net_src comp="16" pin="0"/><net_sink comp="274" pin=3"/></net>

<net id="289"><net_src comp="52" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="290"><net_src comp="270" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="291"><net_src comp="274" pin="4"/><net_sink comp="284" pin=2"/></net>

<net id="298"><net_src comp="54" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="299"><net_src comp="72" pin="2"/><net_sink comp="292" pin=1"/></net>

<net id="300"><net_src comp="56" pin="0"/><net_sink comp="292" pin=2"/></net>

<net id="301"><net_src comp="16" pin="0"/><net_sink comp="292" pin=3"/></net>

<net id="305"><net_src comp="72" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="311"><net_src comp="58" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="312"><net_src comp="302" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="313"><net_src comp="292" pin="4"/><net_sink comp="306" pin=2"/></net>

<net id="319"><net_src comp="99" pin="3"/><net_sink comp="314" pin=0"/></net>

<net id="320"><net_src comp="306" pin="3"/><net_sink comp="314" pin=1"/></net>

<net id="321"><net_src comp="284" pin="3"/><net_sink comp="314" pin=2"/></net>

<net id="325"><net_src comp="72" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="332"><net_src comp="60" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="333"><net_src comp="72" pin="2"/><net_sink comp="326" pin=1"/></net>

<net id="334"><net_src comp="62" pin="0"/><net_sink comp="326" pin=2"/></net>

<net id="335"><net_src comp="16" pin="0"/><net_sink comp="326" pin=3"/></net>

<net id="341"><net_src comp="64" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="342"><net_src comp="322" pin="1"/><net_sink comp="336" pin=1"/></net>

<net id="343"><net_src comp="326" pin="4"/><net_sink comp="336" pin=2"/></net>

<net id="350"><net_src comp="66" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="351"><net_src comp="72" pin="2"/><net_sink comp="344" pin=1"/></net>

<net id="352"><net_src comp="68" pin="0"/><net_sink comp="344" pin=2"/></net>

<net id="353"><net_src comp="16" pin="0"/><net_sink comp="344" pin=3"/></net>

<net id="357"><net_src comp="72" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="363"><net_src comp="70" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="364"><net_src comp="354" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="365"><net_src comp="344" pin="4"/><net_sink comp="358" pin=2"/></net>

<net id="371"><net_src comp="99" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="372"><net_src comp="358" pin="3"/><net_sink comp="366" pin=1"/></net>

<net id="373"><net_src comp="336" pin="3"/><net_sink comp="366" pin=2"/></net>

<net id="378"><net_src comp="262" pin="3"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="366" pin="3"/><net_sink comp="374" pin=1"/></net>

<net id="384"><net_src comp="374" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="314" pin="3"/><net_sink comp="380" pin=1"/></net>

<net id="386"><net_src comp="380" pin="2"/><net_sink comp="81" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: rtl_key_r | {}
 - Input state : 
	Port: EP1 : x | {1 }
	Port: EP1 : rtl_key_r | {1 }
  - Chain level:
	State 1
		tmp : 1
		tmp_5 : 1
		br_ln182 : 2
		or_ln : 1
		or_ln3 : 1
		select_ln54 : 2
		or_ln56_7 : 1
		or_ln60_7 : 1
		select_ln54_7 : 2
		xor_ln184 : 3
		or_ln56_8 : 1
		or_ln60_8 : 1
		select_ln54_8 : 2
		or_ln56_9 : 1
		or_ln60_9 : 1
		select_ln54_9 : 2
		or_ln56_s : 1
		or_ln60_s : 1
		select_ln54_10 : 2
		xor_ln189 : 3
		xor_ln189_1 : 3
		p_0 : 3
		ret_ln195 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|          |   select_ln54_fu_151  |    0    |    32   |
|          |  select_ln54_7_fu_203 |    0    |    32   |
|  select  |  select_ln54_8_fu_262 |    0    |    32   |
|          |  select_ln54_9_fu_314 |    0    |    32   |
|          | select_ln54_10_fu_366 |    0    |    32   |
|----------|-----------------------|---------|---------|
|          |    xor_ln184_fu_211   |    0    |    32   |
|    xor   |    xor_ln189_fu_374   |    0    |    32   |
|          |   xor_ln189_1_fu_380  |    0    |    32   |
|----------|-----------------------|---------|---------|
|   read   |   x_read_read_fu_72   |    0    |    0    |
|----------|-----------------------|---------|---------|
| bitselect|       tmp_fu_91       |    0    |    0    |
|          |      tmp_5_fu_99      |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |  trunc_ln56_9_fu_107  |    0    |    0    |
|          |  trunc_ln60_9_fu_139  |    0    |    0    |
|          |  trunc_ln56_10_fu_159 |    0    |    0    |
|          |  trunc_ln60_10_fu_191 |    0    |    0    |
|   trunc  |   trunc_ln56_fu_218   |    0    |    0    |
|          |   trunc_ln60_fu_250   |    0    |    0    |
|          |  trunc_ln56_7_fu_270  |    0    |    0    |
|          |  trunc_ln60_7_fu_302  |    0    |    0    |
|          |  trunc_ln56_8_fu_322  |    0    |    0    |
|          |  trunc_ln60_8_fu_354  |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |     lshr_ln_fu_111    |    0    |    0    |
|          |    lshr_ln9_fu_129    |    0    |    0    |
|          |   lshr_ln56_7_fu_163  |    0    |    0    |
|          |   lshr_ln60_7_fu_181  |    0    |    0    |
|partselect|   lshr_ln56_8_fu_222  |    0    |    0    |
|          |   lshr_ln60_8_fu_240  |    0    |    0    |
|          |   lshr_ln56_9_fu_274  |    0    |    0    |
|          |   lshr_ln60_9_fu_292  |    0    |    0    |
|          |   lshr_ln56_s_fu_326  |    0    |    0    |
|          |   lshr_ln60_s_fu_344  |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |      or_ln_fu_121     |    0    |    0    |
|          |     or_ln3_fu_143     |    0    |    0    |
|          |    or_ln56_7_fu_173   |    0    |    0    |
|          |    or_ln60_7_fu_195   |    0    |    0    |
|bitconcatenate|    or_ln56_8_fu_232   |    0    |    0    |
|          |    or_ln60_8_fu_254   |    0    |    0    |
|          |    or_ln56_9_fu_284   |    0    |    0    |
|          |    or_ln60_9_fu_306   |    0    |    0    |
|          |    or_ln56_s_fu_336   |    0    |    0    |
|          |    or_ln60_s_fu_358   |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |   256   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+----------+--------+
|          |   FF   |
+----------+--------+
|p_0_reg_78|   32   |
+----------+--------+
|   Total  |   32   |
+----------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   256  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   32   |    -   |
+-----------+--------+--------+
|   Total   |   32   |   256  |
+-----------+--------+--------+
