[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/BinarySize/slpp_unit/surelog.log".
[INF:CM0020] Separate compilation-unit mode is on.
[WRN:PA0205] ${SURELOG_DIR}/tests/BinarySize/dut.sv:1:1: No timescale set for "top".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/BinarySize/dut.sv:1:1: Compile module "work@top".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
constant                                              11
cont_assign                                            9
design                                                 1
logic_net                                              1
logic_typespec                                         1
module_inst                                            1
range                                                  1
ref_obj                                                9
ref_typespec                                           1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/BinarySize/slpp_unit/surelog.uhdm ...
[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/BinarySize/slpp_unit/checker/surelog.chk.html ...
[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/BinarySize/slpp_unit/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
design: (unnamed)
|vpiName:unnamed
|uhdmallModules:
\_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/BinarySize/dut.sv, line:1:1, endln:13:10
  |vpiParent:
  \_design: (unnamed)
  |vpiFullName:work@top
  |vpiDefName:work@top
  |vpiNet:
  \_logic_net: (work@top.first), line:2:22, endln:2:27
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/BinarySize/dut.sv, line:1:1, endln:13:10
    |vpiTypespec:
    \_ref_typespec: (work@top.first)
      |vpiParent:
      \_logic_net: (work@top.first), line:2:22, endln:2:27
      |vpiFullName:work@top.first
      |vpiActual:
      \_logic_typespec: , line:2:3, endln:2:21
    |vpiName:first
    |vpiFullName:work@top.first
    |vpiNetType:36
  |vpiContAssign:
  \_cont_assign: , line:3:10, endln:3:23
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/BinarySize/dut.sv, line:1:1, endln:13:10
    |vpiRhs:
    \_constant: , line:3:18, endln:3:23
      |vpiParent:
      \_cont_assign: , line:3:10, endln:3:23
      |vpiDecompile:32'b1
      |vpiSize:32
      |BIN:1
      |vpiConstType:3
    |vpiLhs:
    \_ref_obj: (work@top.first), line:3:10, endln:3:15
      |vpiParent:
      \_cont_assign: , line:3:10, endln:3:23
      |vpiName:first
      |vpiFullName:work@top.first
      |vpiActual:
      \_logic_net: (work@top.first), line:2:22, endln:2:27
  |vpiContAssign:
  \_cont_assign: , line:4:10, endln:4:22
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/BinarySize/dut.sv, line:1:1, endln:13:10
    |vpiRhs:
    \_constant: , line:4:18, endln:4:22
      |vpiParent:
      \_cont_assign: , line:4:10, endln:4:22
      |vpiDecompile:1'b0
      |vpiSize:1
      |BIN:0
      |vpiConstType:3
    |vpiLhs:
    \_ref_obj: (work@top.first), line:4:10, endln:4:15
      |vpiParent:
      \_cont_assign: , line:4:10, endln:4:22
      |vpiName:first
      |vpiFullName:work@top.first
      |vpiActual:
      \_logic_net: (work@top.first), line:2:22, endln:2:27
  |vpiContAssign:
  \_cont_assign: , line:5:10, endln:5:23
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/BinarySize/dut.sv, line:1:1, endln:13:10
    |vpiRhs:
    \_constant: , line:5:18, endln:5:23
      |vpiParent:
      \_cont_assign: , line:5:10, endln:5:23
      |vpiDecompile:2'b00
      |vpiSize:2
      |BIN:00
      |vpiConstType:3
    |vpiLhs:
    \_ref_obj: (work@top.first), line:5:10, endln:5:15
      |vpiParent:
      \_cont_assign: , line:5:10, endln:5:23
      |vpiName:first
      |vpiFullName:work@top.first
      |vpiActual:
      \_logic_net: (work@top.first), line:2:22, endln:2:27
  |vpiContAssign:
  \_cont_assign: , line:6:10, endln:6:22
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/BinarySize/dut.sv, line:1:1, endln:13:10
    |vpiRhs:
    \_constant: , line:6:18, endln:6:22
      |vpiParent:
      \_cont_assign: , line:6:10, endln:6:22
      |vpiDecompile:1'b1
      |vpiSize:1
      |BIN:1
      |vpiConstType:3
    |vpiLhs:
    \_ref_obj: (work@top.first), line:6:10, endln:6:15
      |vpiParent:
      \_cont_assign: , line:6:10, endln:6:22
      |vpiName:first
      |vpiFullName:work@top.first
      |vpiActual:
      \_logic_net: (work@top.first), line:2:22, endln:2:27
  |vpiContAssign:
  \_cont_assign: , line:7:10, endln:7:23
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/BinarySize/dut.sv, line:1:1, endln:13:10
    |vpiRhs:
    \_constant: , line:7:18, endln:7:23
      |vpiParent:
      \_cont_assign: , line:7:10, endln:7:23
      |vpiDecompile:2'b01
      |vpiSize:2
      |BIN:01
      |vpiConstType:3
    |vpiLhs:
    \_ref_obj: (work@top.first), line:7:10, endln:7:15
      |vpiParent:
      \_cont_assign: , line:7:10, endln:7:23
      |vpiName:first
      |vpiFullName:work@top.first
      |vpiActual:
      \_logic_net: (work@top.first), line:2:22, endln:2:27
  |vpiContAssign:
  \_cont_assign: , line:8:10, endln:8:22
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/BinarySize/dut.sv, line:1:1, endln:13:10
    |vpiRhs:
    \_constant: , line:8:18, endln:8:22
      |vpiParent:
      \_cont_assign: , line:8:10, endln:8:22
      |vpiDecompile:1'bX
      |vpiSize:1
      |BIN:X
      |vpiConstType:3
    |vpiLhs:
    \_ref_obj: (work@top.first), line:8:10, endln:8:15
      |vpiParent:
      \_cont_assign: , line:8:10, endln:8:22
      |vpiName:first
      |vpiFullName:work@top.first
      |vpiActual:
      \_logic_net: (work@top.first), line:2:22, endln:2:27
  |vpiContAssign:
  \_cont_assign: , line:9:10, endln:9:23
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/BinarySize/dut.sv, line:1:1, endln:13:10
    |vpiRhs:
    \_constant: , line:9:18, endln:9:23
      |vpiParent:
      \_cont_assign: , line:9:10, endln:9:23
      |vpiDecompile:2'b0x
      |vpiSize:2
      |BIN:0x
      |vpiConstType:3
    |vpiLhs:
    \_ref_obj: (work@top.first), line:9:10, endln:9:15
      |vpiParent:
      \_cont_assign: , line:9:10, endln:9:23
      |vpiName:first
      |vpiFullName:work@top.first
      |vpiActual:
      \_logic_net: (work@top.first), line:2:22, endln:2:27
  |vpiContAssign:
  \_cont_assign: , line:10:10, endln:10:22
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/BinarySize/dut.sv, line:1:1, endln:13:10
    |vpiRhs:
    \_constant: , line:10:18, endln:10:22
      |vpiParent:
      \_cont_assign: , line:10:10, endln:10:22
      |vpiDecompile:1'bz
      |vpiSize:1
      |BIN:z
      |vpiConstType:3
    |vpiLhs:
    \_ref_obj: (work@top.first), line:10:10, endln:10:15
      |vpiParent:
      \_cont_assign: , line:10:10, endln:10:22
      |vpiName:first
      |vpiFullName:work@top.first
      |vpiActual:
      \_logic_net: (work@top.first), line:2:22, endln:2:27
  |vpiContAssign:
  \_cont_assign: , line:11:10, endln:11:23
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/BinarySize/dut.sv, line:1:1, endln:13:10
    |vpiRhs:
    \_constant: , line:11:18, endln:11:23
      |vpiParent:
      \_cont_assign: , line:11:10, endln:11:23
      |vpiDecompile:2'b0z
      |vpiSize:2
      |BIN:0z
      |vpiConstType:3
    |vpiLhs:
    \_ref_obj: (work@top.first), line:11:10, endln:11:15
      |vpiParent:
      \_cont_assign: , line:11:10, endln:11:23
      |vpiName:first
      |vpiFullName:work@top.first
      |vpiActual:
      \_logic_net: (work@top.first), line:2:22, endln:2:27
\_weaklyReferenced:
\_logic_typespec: , line:2:3, endln:2:21
  |vpiRange:
  \_range: , line:2:15, endln:2:21
    |vpiParent:
    \_logic_typespec: , line:2:3, endln:2:21
    |vpiLeftRange:
    \_constant: , line:2:16, endln:2:18
      |vpiParent:
      \_range: , line:2:15, endln:2:21
      |vpiDecompile:31
      |vpiSize:64
      |UINT:31
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:2:19, endln:2:20
      |vpiParent:
      \_range: , line:2:15, endln:2:21
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0

============================== Begin RoundTrip Results ==============================
[roundtrip]: ${SURELOG_DIR}/tests/BinarySize/dut.sv | ${SURELOG_DIR}/build/regression/BinarySize/roundtrip/dut_000.sv | 1 | 13 |
============================== End RoundTrip Results ==============================
