// Seed: 1330641957
module module_0 (
    input wand id_0
);
  wire  id_2;
  logic id_3;
  assign module_1.id_4 = 0;
  assign module_2.id_2 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    output wor id_1,
    input wire id_2,
    input tri id_3,
    output tri1 id_4,
    input wor id_5,
    input supply0 id_6,
    input tri id_7
);
  assign id_1 = id_2;
  wire id_9;
  wire id_10;
  ;
  module_0 modCall_1 (id_6);
  logic id_11;
endmodule
module module_2 (
    output logic   id_0,
    input  supply1 id_1,
    input  supply1 id_2,
    output uwire   id_3
);
  parameter integer id_5 = -1;
  module_0 modCall_1 (id_2);
  initial id_0 <= -1;
endmodule
