
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command ` read_liberty -lib /root/project/nangate/NanGate45/lib/NangateOpenCellLibrary_typical.lib; read_verilog  /root/project/code/src/*.v; hierarchy -top CPU; proc; opt_clean; fsm; opt_clean; techmap; opt_clean; flatten CPU; dfflibmap -liberty /root/project/nangate/NanGate45/lib/NangateOpenCellLibrary_typical.lib; abc -liberty /root/project/nangate/NanGate45/lib/NangateOpenCellLibrary_typical.lib; stat -liberty /root/project/nangate/NanGate45/lib/NangateOpenCellLibrary_typical.lib; ' --

1. Executing Liberty frontend.
Imported 135 cell types from liberty file.

2. Executing Verilog-2005 frontend: /root/project/code/src/CHIP.v
Parsing Verilog input from `/root/project/code/src/CHIP.v' to AST representation.
Generating RTLIL representation for module `\CPU'.
Generating RTLIL representation for module `\ALU'.
Generating RTLIL representation for module `\Control'.
Generating RTLIL representation for module `\ALUcontrol'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: /root/project/code/src/cache.v
Parsing Verilog input from `/root/project/code/src/cache.v' to AST representation.
Generating RTLIL representation for module `\Cache'.
Warning: Replacing memory \cache_r with list of registers. See /root/project/code/src/cache.v:180
Warning: Replacing memory \cache_w with list of registers. See /root/project/code/src/cache.v:99
Successfully finished Verilog frontend.

4. Executing HIERARCHY pass (managing design hierarchy).

4.1. Analyzing design hierarchy..
Top module:  \CPU
Used module:     \ALU
Used module:     \ALUcontrol
Used module:     \Control

4.2. Analyzing design hierarchy..
Top module:  \CPU
Used module:     \ALU
Used module:     \ALUcontrol
Used module:     \Control
Removing unused module `\Cache'.
Removed 1 unused modules.

5. Executing PROC pass (convert processes to netlists).

5.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

5.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/root/project/code/src/CHIP.v:427$54 in module ALUcontrol.
Removed 1 dead cases from process $proc$/root/project/code/src/CHIP.v:364$48 in module ALUcontrol.
Marked 6 switch rules as full_case in process $proc$/root/project/code/src/CHIP.v:364$48 in module ALUcontrol.
Marked 1 switch rules as full_case in process $proc$/root/project/code/src/CHIP.v:240$47 in module Control.
Marked 1 switch rules as full_case in process $proc$/root/project/code/src/CHIP.v:207$40 in module ALU.
Marked 1 switch rules as full_case in process $proc$/root/project/code/src/CHIP.v:176$32 in module CPU.
Marked 2 switch rules as full_case in process $proc$/root/project/code/src/CHIP.v:166$31 in module CPU.
Marked 2 switch rules as full_case in process $proc$/root/project/code/src/CHIP.v:91$27 in module CPU.
Removed a total of 1 dead cases.

5.3. Executing PROC_INIT pass (extract init attributes).

5.4. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \i_rst_n in `\CPU.$proc$/root/project/code/src/CHIP.v:176$32'.

5.5. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\ALUcontrol.$proc$/root/project/code/src/CHIP.v:427$54'.
     1/2: $1\imme[31:0]
     2/2: $0\imme[31:0]
Creating decoders for process `\ALUcontrol.$proc$/root/project/code/src/CHIP.v:364$48'.
     1/7: $6\ALUcontrol[3:0]
     2/7: $5\ALUcontrol[3:0]
     3/7: $4\ALUcontrol[3:0]
     4/7: $3\ALUcontrol[3:0]
     5/7: $2\ALUcontrol[3:0]
     6/7: $1\ALUcontrol[3:0]
     7/7: $0\ALUcontrol[3:0]
Creating decoders for process `\Control.$proc$/root/project/code/src/CHIP.v:240$47'.
     1/22: $1\Jal[0:0]
     2/22: $1\Jalr[0:0]
     3/22: $1\MemWrite[0:0]
     4/22: $1\MemRead[0:0]
     5/22: $1\Branch[0:0]
     6/22: $1\ALUSrc[0:0]
     7/22: $1\ALUOp[1:0]
     8/22: $1\MemtoReg[0:0]
     9/22: $1\RegWrite[0:0]
    10/22: $1\cen[0:0]
    11/22: $1\wen[0:0]
    12/22: $0\cen[0:0]
    13/22: $0\wen[0:0]
    14/22: $0\ALUOp[1:0]
    15/22: $0\Jal[0:0]
    16/22: $0\Jalr[0:0]
    17/22: $0\MemWrite[0:0]
    18/22: $0\MemRead[0:0]
    19/22: $0\Branch[0:0]
    20/22: $0\ALUSrc[0:0]
    21/22: $0\MemtoReg[0:0]
    22/22: $0\RegWrite[0:0]
Creating decoders for process `\ALU.$proc$/root/project/code/src/CHIP.v:207$40'.
     1/2: $1\ALU_result[31:0]
     2/2: $0\ALU_result[31:0]
Creating decoders for process `\CPU.$proc$/root/project/code/src/CHIP.v:176$32'.
     1/1: $0\PC[31:0]
Creating decoders for process `\CPU.$proc$/root/project/code/src/CHIP.v:166$31'.
     1/3: $2\next_PC[31:0]
     2/3: $1\next_PC[31:0]
     3/3: $0\next_PC[31:0]
Creating decoders for process `\CPU.$proc$/root/project/code/src/CHIP.v:91$27'.
     1/3: $2\ALU_write_data[31:0]
     2/3: $1\ALU_write_data[31:0]
     3/3: $0\ALU_write_data[31:0]

5.6. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\ALUcontrol.\imme' from process `\ALUcontrol.$proc$/root/project/code/src/CHIP.v:427$54'.
No latch inferred for signal `\ALUcontrol.\ALUcontrol' from process `\ALUcontrol.$proc$/root/project/code/src/CHIP.v:364$48'.
No latch inferred for signal `\Control.\RegWrite' from process `\Control.$proc$/root/project/code/src/CHIP.v:240$47'.
No latch inferred for signal `\Control.\MemtoReg' from process `\Control.$proc$/root/project/code/src/CHIP.v:240$47'.
No latch inferred for signal `\Control.\ALUSrc' from process `\Control.$proc$/root/project/code/src/CHIP.v:240$47'.
No latch inferred for signal `\Control.\Branch' from process `\Control.$proc$/root/project/code/src/CHIP.v:240$47'.
No latch inferred for signal `\Control.\MemRead' from process `\Control.$proc$/root/project/code/src/CHIP.v:240$47'.
No latch inferred for signal `\Control.\MemWrite' from process `\Control.$proc$/root/project/code/src/CHIP.v:240$47'.
No latch inferred for signal `\Control.\Jalr' from process `\Control.$proc$/root/project/code/src/CHIP.v:240$47'.
No latch inferred for signal `\Control.\Jal' from process `\Control.$proc$/root/project/code/src/CHIP.v:240$47'.
No latch inferred for signal `\Control.\ALUOp' from process `\Control.$proc$/root/project/code/src/CHIP.v:240$47'.
No latch inferred for signal `\Control.\wen' from process `\Control.$proc$/root/project/code/src/CHIP.v:240$47'.
No latch inferred for signal `\Control.\cen' from process `\Control.$proc$/root/project/code/src/CHIP.v:240$47'.
No latch inferred for signal `\ALU.\ALU_result' from process `\ALU.$proc$/root/project/code/src/CHIP.v:207$40'.
No latch inferred for signal `\CPU.\next_PC' from process `\CPU.$proc$/root/project/code/src/CHIP.v:166$31'.
No latch inferred for signal `\CPU.\ALU_write_data' from process `\CPU.$proc$/root/project/code/src/CHIP.v:91$27'.

5.7. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\CPU.\PC' using process `\CPU.$proc$/root/project/code/src/CHIP.v:176$32'.
  created $adff cell `$procdff$473' with positive edge clock and negative level reset.

5.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\ALUcontrol.$proc$/root/project/code/src/CHIP.v:427$54'.
Removing empty process `ALUcontrol.$proc$/root/project/code/src/CHIP.v:427$54'.
Found and cleaned up 6 empty switches in `\ALUcontrol.$proc$/root/project/code/src/CHIP.v:364$48'.
Removing empty process `ALUcontrol.$proc$/root/project/code/src/CHIP.v:364$48'.
Found and cleaned up 1 empty switch in `\Control.$proc$/root/project/code/src/CHIP.v:240$47'.
Removing empty process `Control.$proc$/root/project/code/src/CHIP.v:240$47'.
Found and cleaned up 1 empty switch in `\ALU.$proc$/root/project/code/src/CHIP.v:207$40'.
Removing empty process `ALU.$proc$/root/project/code/src/CHIP.v:207$40'.
Removing empty process `CPU.$proc$/root/project/code/src/CHIP.v:176$32'.
Found and cleaned up 2 empty switches in `\CPU.$proc$/root/project/code/src/CHIP.v:166$31'.
Removing empty process `CPU.$proc$/root/project/code/src/CHIP.v:166$31'.
Found and cleaned up 2 empty switches in `\CPU.$proc$/root/project/code/src/CHIP.v:91$27'.
Removing empty process `CPU.$proc$/root/project/code/src/CHIP.v:91$27'.
Cleaned up 13 empty switches.

6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALUcontrol..
Finding unused cells or wires in module \Control..
Finding unused cells or wires in module \ALU..
Finding unused cells or wires in module \CPU..
Removed 1 unused cells and 82 unused wires.
<suppressed ~5 debug messages>

7. Executing FSM pass (extract and optimize FSM).

7.1. Executing FSM_DETECT pass (finding FSMs in design).

7.2. Executing FSM_EXTRACT pass (extracting FSM from design).

7.3. Executing FSM_OPT pass (simple optimizations of FSMs).

7.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALU..
Finding unused cells or wires in module \ALUcontrol..
Finding unused cells or wires in module \CPU..
Finding unused cells or wires in module \Control..

7.5. Executing FSM_OPT pass (simple optimizations of FSMs).

7.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

7.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

7.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALU..
Finding unused cells or wires in module \ALUcontrol..
Finding unused cells or wires in module \CPU..
Finding unused cells or wires in module \Control..

9. Executing TECHMAP pass (map to technology primitives).

9.1. Executing Verilog-2005 frontend: <techmap.v>
Parsing Verilog input from `<techmap.v>' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

9.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $mux.
Running "alumacc" on wrapper $extern:wrap:$add:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=3:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$add:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=3:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$add:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=3:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Using extmapper simplemap for cells of type $logic_or.
Running "alumacc" on wrapper $extern:wrap:$add:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$add:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$add:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Using extmapper simplemap for cells of type $adff.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=3\B_WIDTH=32\Y_WIDTH=32 for cells of type $alu.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=32\B_WIDTH=32\Y_WIDTH=32 for cells of type $alu.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $xor.
Using template $paramod\_90_lcu\WIDTH=32 for cells of type $lcu.
Using extmapper simplemap for cells of type $pos.
Using extmapper simplemap for cells of type $or.
Using template $paramod\_90_pmux\WIDTH=1\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=1\S_WIDTH=6 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=2\S_WIDTH=7 for cells of type $pmux.
Using extmapper simplemap for cells of type $reduce_or.
Using template $paramod\_90_pmux\WIDTH=4\S_WIDTH=4 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=4\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=32\S_WIDTH=7 for cells of type $pmux.
Using extmapper simplemap for cells of type $logic_not.
Running "alumacc" on wrapper $extern:wrap:$lt:A_SIGNED=1:A_WIDTH=32:B_SIGNED=1:B_WIDTH=32:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$lt:A_SIGNED=1:A_WIDTH=32:B_SIGNED=1:B_WIDTH=32:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$lt:A_SIGNED=1:A_WIDTH=32:B_SIGNED=1:B_WIDTH=32:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:A_SIGNED=1:A_WIDTH=32:B_SIGNED=1:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:A_SIGNED=1:A_WIDTH=32:B_SIGNED=1:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:A_SIGNED=1:A_WIDTH=32:B_SIGNED=1:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$113bf6cb8a44cbc48bc4a4b7b6e34eacaac92d36\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Running "alumacc" on wrapper $extern:wrap:$add:A_SIGNED=1:A_WIDTH=32:B_SIGNED=1:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$add:A_SIGNED=1:A_WIDTH=32:B_SIGNED=1:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$add:A_SIGNED=1:A_WIDTH=32:B_SIGNED=1:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$943af4e63d02cf420cf82d17400bd04ea07088b0\_90_shift_ops_shr_shl_sshl_sshr for cells of type $sshr.
Running "alumacc" on wrapper $extern:wrap:$mul:A_SIGNED=1:A_WIDTH=32:B_SIGNED=1:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$mul:A_SIGNED=1:A_WIDTH=32:B_SIGNED=1:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$mul:A_SIGNED=1:A_WIDTH=32:B_SIGNED=1:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $paramod\_90_pmux\WIDTH=32\S_WIDTH=8 for cells of type $pmux.
Using template $paramod\_90_alu\A_SIGNED=1\B_SIGNED=1\A_WIDTH=32\B_WIDTH=32\Y_WIDTH=32 for cells of type $alu.
Using extmapper maccmap for cells of type $macc.
  add \data_read_1 * \data_2 (32x32 bits, signed)
Using template $paramod\_90_fa\WIDTH=32 for cells of type $fa.
No more expansions possible.
<suppressed ~2588 debug messages>

10. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALU..
Finding unused cells or wires in module \ALUcontrol..
Finding unused cells or wires in module \CPU..
Finding unused cells or wires in module \Control..
Removed 280 unused cells and 971 unused wires.
<suppressed ~284 debug messages>

11. Executing FLATTEN pass (flatten design).
Using template Control for cells of type Control.
Using template ALUcontrol for cells of type ALUcontrol.
Using template ALU for cells of type ALU.
<suppressed ~3 debug messages>
No more expansions possible.

12. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFRS_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFRS_X2' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFR_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFR_X2' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFS_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFS_X2' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFF_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFF_X2' - skipping.
  cell DFF_X1 (noninv, pins=4, area=4.52) is a direct match for cell type $_DFF_P_.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFRS_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFRS_X2' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFR_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFR_X2' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFS_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFS_X2' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFF_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFF_X2' - skipping.
  cell DFFR_X1 (noninv, pins=5, area=5.32) is a direct match for cell type $_DFF_PN0_.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFRS_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFRS_X2' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFR_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFR_X2' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFS_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFS_X2' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFF_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFF_X2' - skipping.
  cell DFFS_X1 (noninv, pins=5, area=5.32) is a direct match for cell type $_DFF_PN1_.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFRS_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFRS_X2' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFR_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFR_X2' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFS_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFS_X2' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFF_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFF_X2' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFRS_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFRS_X2' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFR_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFR_X2' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFS_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFS_X2' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFF_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFF_X2' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFRS_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFRS_X2' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFR_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFR_X2' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFS_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFS_X2' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFF_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFF_X2' - skipping.
  cell DFFRS_X1 (noninv, pins=6, area=6.38) is a direct match for cell type $_DFFSR_PNN_.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFRS_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFRS_X2' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFR_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFR_X2' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFS_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFS_X2' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFF_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFF_X2' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFRS_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFRS_X2' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFR_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFR_X2' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFS_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFS_X2' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFF_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFF_X2' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFRS_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFRS_X2' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFR_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFR_X2' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFS_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFS_X2' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFF_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFF_X2' - skipping.
  create mapping for $_DFF_PP0_ from mapping for $_DFF_PN0_.
  create mapping for $_DFF_PP1_ from mapping for $_DFF_PN1_.
  create mapping for $_DFFSR_PPN_ from mapping for $_DFFSR_PNN_.
  create mapping for $_DFFSR_PNP_ from mapping for $_DFFSR_PNN_.
  create mapping for $_DFFSR_PPP_ from mapping for $_DFFSR_PNP_.
  create mapping for $_DFF_N_ from mapping for $_DFF_P_.
  create mapping for $_DFF_NN0_ from mapping for $_DFF_PN0_.
  create mapping for $_DFF_NP0_ from mapping for $_DFF_NN0_.
  create mapping for $_DFF_NN1_ from mapping for $_DFF_NN0_.
  create mapping for $_DFF_NP1_ from mapping for $_DFF_NN1_.
  create mapping for $_DFFSR_NNN_ from mapping for $_DFFSR_PNN_.
  create mapping for $_DFFSR_NPN_ from mapping for $_DFFSR_NNN_.
  create mapping for $_DFFSR_NNP_ from mapping for $_DFFSR_NNN_.
  create mapping for $_DFFSR_NPP_ from mapping for $_DFFSR_NNP_.
  final dff cell mappings:
    DFF_X1 _DFF_N_ (.CK(~C), .D( D), .Q( Q), .QN(~Q));
    DFF_X1 _DFF_P_ (.CK( C), .D( D), .Q( Q), .QN(~Q));
    DFFR_X1 _DFF_NN0_ (.CK(~C), .D( D), .Q( Q), .QN(~Q), .RN( R));
    DFFR_X1 _DFF_NN1_ (.CK(~C), .D(~D), .Q(~Q), .QN( Q), .RN( R));
    DFFR_X1 _DFF_NP0_ (.CK(~C), .D( D), .Q( Q), .QN(~Q), .RN(~R));
    DFFR_X1 _DFF_NP1_ (.CK(~C), .D(~D), .Q(~Q), .QN( Q), .RN(~R));
    DFFR_X1 _DFF_PN0_ (.CK( C), .D( D), .Q( Q), .QN(~Q), .RN( R));
    DFFS_X1 _DFF_PN1_ (.CK( C), .D( D), .Q( Q), .QN(~Q), .SN( R));
    DFFR_X1 _DFF_PP0_ (.CK( C), .D( D), .Q( Q), .QN(~Q), .RN(~R));
    DFFS_X1 _DFF_PP1_ (.CK( C), .D( D), .Q( Q), .QN(~Q), .SN(~R));
    DFFRS_X1 _DFFSR_NNN_ (.CK(~C), .D( D), .Q( Q), .QN(~Q), .RN( R), .SN( S));
    DFFRS_X1 _DFFSR_NNP_ (.CK(~C), .D( D), .Q( Q), .QN(~Q), .RN(~R), .SN( S));
    DFFRS_X1 _DFFSR_NPN_ (.CK(~C), .D( D), .Q( Q), .QN(~Q), .RN( R), .SN(~S));
    DFFRS_X1 _DFFSR_NPP_ (.CK(~C), .D( D), .Q( Q), .QN(~Q), .RN(~R), .SN(~S));
    DFFRS_X1 _DFFSR_PNN_ (.CK( C), .D( D), .Q( Q), .QN(~Q), .RN( R), .SN( S));
    DFFRS_X1 _DFFSR_PNP_ (.CK( C), .D( D), .Q( Q), .QN(~Q), .RN(~R), .SN( S));
    DFFRS_X1 _DFFSR_PPN_ (.CK( C), .D( D), .Q( Q), .QN(~Q), .RN( R), .SN(~S));
    DFFRS_X1 _DFFSR_PPP_ (.CK( C), .D( D), .Q( Q), .QN(~Q), .RN(~R), .SN(~S));
Mapping DFF cells in module `\ALU':
Mapping DFF cells in module `\ALUcontrol':
Mapping DFF cells in module `\CPU':
  mapped 31 $_DFF_PN0_ cells to \DFFR_X1 cells.
  mapped 1 $_DFF_PN1_ cells to \DFFS_X1 cells.
Mapping DFF cells in module `\Control':

13. Executing ABC pass (technology mapping using ABC).

13.1. Extracting gate netlist of module `\ALU' to `<abc-temp-dir>/input.blif'..
Extracted 8009 gates and 8112 wires to a netlist network with 101 inputs and 34 outputs.

13.1.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /root/project/nangate/NanGate45/lib/NangateOpenCellLibrary_typical.lib 
ABC: Parsing finished successfully.  Parsing time =     0.04 sec
ABC: Scl_LibertyReadGenlib() skipped cell "ANTENNA_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFR_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFR_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLH_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLH_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLL_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLL_X2".
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "TAPCELL_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X2" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X4" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X8" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X16" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X32" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "LOGIC0_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "LOGIC1_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFR_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFR_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFF_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFF_X2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X8".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X16".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TINV_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "TLAT_X1".
ABC: Library "NangateOpenCellLibrary" from "/root/project/nangate/NanGate45/lib/NangateOpenCellLibrary_typical.lib" has 90 cells (35 skipped: 21 seq; 6 tri-state; 8 no func; 10 dont_use).  Time =     0.06 sec
ABC: Memory =    8.88 MB. Time =     0.06 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FA_X1").
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + retime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

13.1.2. Re-integrating ABC results.
ABC RESULTS:           AND2_X1 cells:      220
ABC RESULTS:           AND3_X1 cells:      146
ABC RESULTS:           AND4_X1 cells:       18
ABC RESULTS:         AOI211_X1 cells:       26
ABC RESULTS:          AOI21_X1 cells:      370
ABC RESULTS:         AOI221_X1 cells:       16
ABC RESULTS:         AOI222_X1 cells:        3
ABC RESULTS:          AOI22_X1 cells:       47
ABC RESULTS:            INV_X1 cells:      172
ABC RESULTS:           MUX2_X1 cells:      111
ABC RESULTS:          NAND2_X1 cells:      780
ABC RESULTS:          NAND3_X1 cells:      120
ABC RESULTS:          NAND4_X1 cells:        7
ABC RESULTS:           NOR2_X1 cells:      450
ABC RESULTS:           NOR3_X1 cells:       31
ABC RESULTS:           NOR4_X1 cells:        4
ABC RESULTS:         OAI211_X1 cells:       35
ABC RESULTS:          OAI21_X1 cells:      287
ABC RESULTS:         OAI221_X1 cells:       28
ABC RESULTS:         OAI222_X1 cells:        3
ABC RESULTS:          OAI22_X1 cells:       28
ABC RESULTS:          OAI33_X1 cells:        9
ABC RESULTS:            OR2_X1 cells:      129
ABC RESULTS:            OR3_X1 cells:      135
ABC RESULTS:            OR4_X1 cells:        1
ABC RESULTS:          XNOR2_X1 cells:      424
ABC RESULTS:           XOR2_X1 cells:      322
ABC RESULTS:        internal signals:     7977
ABC RESULTS:           input signals:      101
ABC RESULTS:          output signals:       34
Removing temp directory.

13.2. Extracting gate netlist of module `\ALUcontrol' to `<abc-temp-dir>/input.blif'..
Extracted 864 gates and 901 wires to a netlist network with 34 inputs and 36 outputs.

13.2.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /root/project/nangate/NanGate45/lib/NangateOpenCellLibrary_typical.lib 
ABC: Parsing finished successfully.  Parsing time =     0.04 sec
ABC: Scl_LibertyReadGenlib() skipped cell "ANTENNA_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFR_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFR_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLH_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLH_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLL_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLL_X2".
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "TAPCELL_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X2" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X4" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X8" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X16" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X32" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "LOGIC0_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "LOGIC1_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFR_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFR_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFF_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFF_X2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X8".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X16".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TINV_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "TLAT_X1".
ABC: Library "NangateOpenCellLibrary" from "/root/project/nangate/NanGate45/lib/NangateOpenCellLibrary_typical.lib" has 90 cells (35 skipped: 21 seq; 6 tri-state; 8 no func; 10 dont_use).  Time =     0.06 sec
ABC: Memory =    8.88 MB. Time =     0.06 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FA_X1").
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + retime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

13.2.2. Re-integrating ABC results.
ABC RESULTS:           AND2_X1 cells:        8
ABC RESULTS:           AND4_X1 cells:        1
ABC RESULTS:          AOI21_X1 cells:        1
ABC RESULTS:         AOI221_X1 cells:        1
ABC RESULTS:          AOI22_X1 cells:        4
ABC RESULTS:            INV_X1 cells:       28
ABC RESULTS:          NAND2_X1 cells:        6
ABC RESULTS:          NAND3_X1 cells:        5
ABC RESULTS:          NAND4_X1 cells:        4
ABC RESULTS:           NOR2_X1 cells:        3
ABC RESULTS:           NOR3_X1 cells:        4
ABC RESULTS:           NOR4_X1 cells:        1
ABC RESULTS:         OAI211_X1 cells:        1
ABC RESULTS:          OAI21_X1 cells:       25
ABC RESULTS:         OAI221_X1 cells:        1
ABC RESULTS:          OAI22_X1 cells:        2
ABC RESULTS:            OR2_X1 cells:        3
ABC RESULTS:            OR3_X1 cells:        3
ABC RESULTS:        internal signals:      831
ABC RESULTS:           input signals:       34
ABC RESULTS:          output signals:       36
Removing temp directory.

13.3. Extracting gate netlist of module `\CPU' to `<abc-temp-dir>/input.blif'..
Extracted 10300 gates and 10496 wires to a netlist network with 193 inputs and 100 outputs.

13.3.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /root/project/nangate/NanGate45/lib/NangateOpenCellLibrary_typical.lib 
ABC: Parsing finished successfully.  Parsing time =     0.04 sec
ABC: Scl_LibertyReadGenlib() skipped cell "ANTENNA_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFR_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFR_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLH_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLH_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLL_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLL_X2".
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "TAPCELL_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X2" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X4" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X8" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X16" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X32" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "LOGIC0_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "LOGIC1_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFR_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFR_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFF_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFF_X2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X8".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X16".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TINV_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "TLAT_X1".
ABC: Library "NangateOpenCellLibrary" from "/root/project/nangate/NanGate45/lib/NangateOpenCellLibrary_typical.lib" has 90 cells (35 skipped: 21 seq; 6 tri-state; 8 no func; 10 dont_use).  Time =     0.06 sec
ABC: Memory =    8.88 MB. Time =     0.06 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FA_X1").
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + retime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

13.3.2. Re-integrating ABC results.
ABC RESULTS:           AND2_X1 cells:      148
ABC RESULTS:           AND3_X1 cells:      124
ABC RESULTS:           AND4_X1 cells:        8
ABC RESULTS:         AOI211_X1 cells:       53
ABC RESULTS:          AOI21_X1 cells:      356
ABC RESULTS:         AOI221_X1 cells:       17
ABC RESULTS:         AOI222_X1 cells:        3
ABC RESULTS:          AOI22_X1 cells:       70
ABC RESULTS:            INV_X1 cells:      280
ABC RESULTS:           MUX2_X1 cells:      150
ABC RESULTS:          NAND2_X1 cells:      710
ABC RESULTS:          NAND3_X1 cells:       77
ABC RESULTS:          NAND4_X1 cells:       10
ABC RESULTS:           NOR2_X1 cells:      577
ABC RESULTS:           NOR3_X1 cells:       96
ABC RESULTS:           NOR4_X1 cells:       13
ABC RESULTS:         OAI211_X1 cells:       53
ABC RESULTS:          OAI21_X1 cells:      482
ABC RESULTS:         OAI221_X1 cells:        7
ABC RESULTS:         OAI222_X1 cells:        1
ABC RESULTS:          OAI22_X1 cells:       43
ABC RESULTS:          OAI33_X1 cells:       66
ABC RESULTS:            OR2_X1 cells:      208
ABC RESULTS:            OR3_X1 cells:       89
ABC RESULTS:            OR4_X1 cells:       12
ABC RESULTS:          XNOR2_X1 cells:      563
ABC RESULTS:           XOR2_X1 cells:      331
ABC RESULTS:        internal signals:    10203
ABC RESULTS:           input signals:      193
ABC RESULTS:          output signals:      100
Removing temp directory.

13.4. Extracting gate netlist of module `\Control' to `<abc-temp-dir>/input.blif'..
Extracted 472 gates and 481 wires to a netlist network with 7 inputs and 12 outputs.

13.4.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /root/project/nangate/NanGate45/lib/NangateOpenCellLibrary_typical.lib 
ABC: Parsing finished successfully.  Parsing time =     0.04 sec
ABC: Scl_LibertyReadGenlib() skipped cell "ANTENNA_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFR_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFR_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLH_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLH_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLL_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLL_X2".
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "TAPCELL_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X2" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X4" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X8" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X16" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X32" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "LOGIC0_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "LOGIC1_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFR_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFR_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFF_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFF_X2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X8".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X16".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TINV_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "TLAT_X1".
ABC: Library "NangateOpenCellLibrary" from "/root/project/nangate/NanGate45/lib/NangateOpenCellLibrary_typical.lib" has 90 cells (35 skipped: 21 seq; 6 tri-state; 8 no func; 10 dont_use).  Time =     0.06 sec
ABC: Memory =    8.88 MB. Time =     0.06 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FA_X1").
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + retime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

13.4.2. Re-integrating ABC results.
ABC RESULTS:           AND2_X1 cells:        2
ABC RESULTS:           AND4_X1 cells:        2
ABC RESULTS:          AOI21_X1 cells:        1
ABC RESULTS:            INV_X1 cells:        4
ABC RESULTS:          NAND2_X1 cells:        1
ABC RESULTS:          NAND3_X1 cells:        3
ABC RESULTS:           NOR2_X1 cells:        3
ABC RESULTS:           NOR3_X1 cells:        1
ABC RESULTS:           NOR4_X1 cells:        1
ABC RESULTS:         OAI211_X1 cells:        1
ABC RESULTS:            OR2_X1 cells:        2
ABC RESULTS:            OR4_X1 cells:        2
ABC RESULTS:           XOR2_X1 cells:        1
ABC RESULTS:        internal signals:      462
ABC RESULTS:           input signals:        7
ABC RESULTS:          output signals:       12
Removing temp directory.

14. Printing statistics.

=== ALU ===

   Number of wires:               4749
   Number of wire bits:          12482
   Number of public wires:          10
   Number of public wire bits:     199
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               3922
     AND2_X1                       220
     AND3_X1                       146
     AND4_X1                        18
     AOI211_X1                      26
     AOI21_X1                      370
     AOI221_X1                      16
     AOI222_X1                       3
     AOI22_X1                       47
     INV_X1                        172
     MUX2_X1                       111
     NAND2_X1                      780
     NAND3_X1                      120
     NAND4_X1                        7
     NOR2_X1                       450
     NOR3_X1                        31
     NOR4_X1                         4
     OAI211_X1                      35
     OAI21_X1                      287
     OAI221_X1                      28
     OAI222_X1                       3
     OAI22_X1                       28
     OAI33_X1                        9
     OR2_X1                        129
     OR3_X1                        135
     OR4_X1                          1
     XNOR2_X1                      424
     XOR2_X1                       322

   Chip area for module '\ALU': 4400.704000

=== ALUcontrol ===

   Number of wires:                360
   Number of wire bits:           1044
   Number of public wires:           6
   Number of public wire bits:      81
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                101
     AND2_X1                         8
     AND4_X1                         1
     AOI21_X1                        1
     AOI221_X1                       1
     AOI22_X1                        4
     INV_X1                         28
     NAND2_X1                        6
     NAND3_X1                        5
     NAND4_X1                        4
     NOR2_X1                         3
     NOR3_X1                         4
     NOR4_X1                         1
     OAI211_X1                       1
     OAI21_X1                       25
     OAI221_X1                       1
     OAI22_X1                        2
     OR2_X1                          3
     OR3_X1                          3

   Chip area for module '\ALUcontrol': 95.760000

=== CPU ===

   Number of wires:               6249
   Number of wire bits:          16132
   Number of public wires:          79
   Number of public wire bits:     955
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               4580
     AND2_X1                       148
     AND3_X1                       124
     AND4_X1                         8
     AOI211_X1                      53
     AOI21_X1                      356
     AOI221_X1                      17
     AOI222_X1                       3
     AOI22_X1                       70
     DFFR_X1                        31
     DFFS_X1                         1
     INV_X1                        280
     MUX2_X1                       150
     NAND2_X1                      710
     NAND3_X1                       77
     NAND4_X1                       10
     NOR2_X1                       577
     NOR3_X1                        96
     NOR4_X1                        13
     OAI211_X1                      53
     OAI21_X1                      482
     OAI221_X1                       7
     OAI222_X1                       1
     OAI22_X1                       43
     OAI33_X1                       66
     OR2_X1                        208
     OR3_X1                         89
     OR4_X1                         12
     Reg_file                        1
     XNOR2_X1                      563
     XOR2_X1                       331

   Area for cell type \Reg_file is unknown!

   Chip area for module '\CPU': 5313.616000

=== Control ===

   Number of wires:                211
   Number of wire bits:            543
   Number of public wires:          14
   Number of public wire bits:      52
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 24
     AND2_X1                         2
     AND4_X1                         2
     AOI21_X1                        1
     INV_X1                          4
     NAND2_X1                        1
     NAND3_X1                        3
     NOR2_X1                         3
     NOR3_X1                         1
     NOR4_X1                         1
     OAI211_X1                       1
     OR2_X1                          2
     OR4_X1                          2
     XOR2_X1                         1

   Chip area for module '\Control': 25.536000

=== design hierarchy ===

   CPU                               1

   Number of wires:               6249
   Number of wire bits:          16132
   Number of public wires:          79
   Number of public wire bits:     955
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               4580
     AND2_X1                       148
     AND3_X1                       124
     AND4_X1                         8
     AOI211_X1                      53
     AOI21_X1                      356
     AOI221_X1                      17
     AOI222_X1                       3
     AOI22_X1                       70
     DFFR_X1                        31
     DFFS_X1                         1
     INV_X1                        280
     MUX2_X1                       150
     NAND2_X1                      710
     NAND3_X1                       77
     NAND4_X1                       10
     NOR2_X1                       577
     NOR3_X1                        96
     NOR4_X1                        13
     OAI211_X1                      53
     OAI21_X1                      482
     OAI221_X1                       7
     OAI222_X1                       1
     OAI22_X1                       43
     OAI33_X1                       66
     OR2_X1                        208
     OR3_X1                         89
     OR4_X1                         12
     Reg_file                        1
     XNOR2_X1                      563
     XOR2_X1                       331

   Area for cell type \Reg_file is unknown!

   Chip area for top module '\CPU': 5313.616000

Warnings: 10 unique messages, 74 total
End of script. Logfile hash: 2f65db8324
CPU: user 1.36s system 0.05s, MEM: 64.70 MB total, 58.84 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 17% 1x abc (0 sec), 16% 1x techmap (0 sec), ...
