INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Vihan/coin_detector_FSM/Coin_detector_FSM.sim/sim_1/synth/func/testBench_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity coin_FSM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Vihan/coin_detector_FSM/Coin_detector_FSM.srcs/sim_1/new/testBench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity testBench
