
5. Printing statistics.

=== matmul_4x4_systolic ===

   Number of wires:                 94
   Number of wire bits:           1503
   Number of public wires:          83
   Number of public wire bits:    1337
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 26
     $add                            3
     $eq                             1
     $gt                             1
     $logic_not                      2
     $logic_or                       1
     $mux                           10
     $not                            1
     $or                             1
     $sdff                           2
     $sub                            1
     output_logic                    1
     systolic_data_setup             1
     systolic_pe_matrix              1

=== output_logic ===

   Number of wires:                 90
   Number of wire bits:           2337
   Number of public wires:          40
   Number of public wire bits:     925
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 59
     $add                            4
     $dffe                           1
     $eq                             2
     $ge                             1
     $mux                           32
     $ne                             2
     $not                            1
     $or                             1
     $reduce_and                     2
     $reduce_bool                    3
     $sdffe                          7
     $sub                            3

=== processing_element ===

   Number of wires:                 20
   Number of wire bits:            114
   Number of public wires:          14
   Number of public wire bits:     108
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 12
     $and                            2
     $logic_and                      1
     $logic_or                       2
     $not                            3
     $or                             1
     $sdffe                          2
     seq_mac                         1

=== qadd ===

   Number of wires:                  3
   Number of wire bits:             96
   Number of public wires:           3
   Number of public wire bits:      96
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $add                            1

=== seq_mac ===

   Number of wires:                 23
   Number of wire bits:            400
   Number of public wires:          18
   Number of public wire bits:     334
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 12
     $and                            1
     $mux                            4
     $reduce_or                      1
     $sdff                           4
     mac_int                         1
     qadd                            1

=== systolic_data_setup ===

   Number of wires:                124
   Number of wire bits:           1052
   Number of public wires:          52
   Number of public wire bits:     688
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                106
     $add                            6
     $and                           16
     $dffe                           2
     $eq                             8
     $ge                             6
     $logic_and                     10
     $logic_not                      1
     $logic_or                      10
     $lt                             2
     $mux                           12
     $not                           11
     $reduce_bool                    2
     $reduce_or                      2
     $sdff                          14
     $sdffe                          2
     $sub                            2

=== systolic_pe_matrix ===

   Number of wires:                 89
   Number of wire bits:           1092
   Number of public wires:          79
   Number of public wire bits:    1052
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 24
     $or                            12
     processing_element             12

=== design hierarchy ===

   matmul_4x4_systolic               1
     output_logic                    1
     systolic_data_setup             1
     systolic_pe_matrix              1
       processing_element           12
         seq_mac                     1
           qadd                      1

   Number of wires:                949
   Number of wire bits:          13304
   Number of public wires:         674
   Number of public wire bits:   10458
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                476
     $add                           25
     $and                           52
     $dffe                           3
     $eq                            11
     $ge                             7
     $gt                             1
     $logic_and                     22
     $logic_not                      3
     $logic_or                      35
     $lt                             2
     $mux                          102
     $ne                             2
     $not                           49
     $or                            26
     $reduce_and                     2
     $reduce_bool                    5
     $reduce_or                     14
     $sdff                          64
     $sdffe                         33
     $sub                            6
     mac_int                        12

