# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:00:30 on Apr 15,2025
# vlog -reportprogress 300 -sv "+acc" task2.sv -Lf altera_mf_ver 
# -- Compiling module task2
# 
# Top level modules:
# 	task2
# End time: 15:00:30 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:00:30 on Apr 15,2025
# vlog -reportprogress 300 -sv "+acc" task1.sv -Lf altera_mf_ver 
# -- Compiling module task1
# 
# Top level modules:
# 	task1
# End time: 15:00:30 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:00:30 on Apr 15,2025
# vlog -reportprogress 300 -sv "+acc" task1_tb.sv -Lf altera_mf_ver 
# -- Compiling module task1_tb
# 
# Top level modules:
# 	task1_tb
# End time: 15:00:30 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:00:30 on Apr 15,2025
# vlog -reportprogress 300 -sv "+acc" DE1_SoC.sv -Lf altera_mf_ver 
# -- Compiling module DE1_SoC
# 
# Top level modules:
# 	DE1_SoC
# End time: 15:00:30 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:00:30 on Apr 15,2025
# vlog -reportprogress 300 -sv "+acc" DE1_SoC_tb.sv -Lf altera_mf_ver 
# -- Compiling module DE1_SoC_tb
# 
# Top level modules:
# 	DE1_SoC_tb
# End time: 15:00:30 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -Lf altera_mf_ver work.task1_tb 
# Start time: 15:00:32 on Apr 15,2025
# Loading sv_std.std
# Loading work.task1_tb
# Loading work.task1
# ** Error: (vsim-3033) task1.sv(17): Instantiation of 'DFF' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /task1_tb/dut File: task1.sv
#         Searched libraries:
#             C:/intelFPGA_lite/17.0/modelsim_ase/altera/verilog/altera_mf
#             C:/Users/Egghead/EE371/lab2/work
# ** Error: (vsim-3033) task1.sv(19): Instantiation of 'DFF' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /task1_tb/dut File: task1.sv
#         Searched libraries:
#             C:/intelFPGA_lite/17.0/modelsim_ase/altera/verilog/altera_mf
#             C:/Users/Egghead/EE371/lab2/work
# ** Error: (vsim-3033) task1.sv(21): Instantiation of 'DFF' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /task1_tb/dut File: task1.sv
#         Searched libraries:
#             C:/intelFPGA_lite/17.0/modelsim_ase/altera/verilog/altera_mf
#             C:/Users/Egghead/EE371/lab2/work
# ** Error: (vsim-3033) task1.sv(24): Instantiation of 'ram32x3' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /task1_tb/dut File: task1.sv
#         Searched libraries:
#             C:/intelFPGA_lite/17.0/modelsim_ase/altera/verilog/altera_mf
#             C:/Users/Egghead/EE371/lab2/work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 12
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:01:32 on Apr 15,2025
# vlog -reportprogress 300 -sv "+acc" task2.sv -Lf altera_mf_ver 
# -- Compiling module task2
# 
# Top level modules:
# 	task2
# End time: 15:01:32 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:01:32 on Apr 15,2025
# vlog -reportprogress 300 -sv "+acc" task1.sv -Lf altera_mf_ver 
# -- Compiling module task1
# 
# Top level modules:
# 	task1
# End time: 15:01:32 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:01:32 on Apr 15,2025
# vlog -reportprogress 300 -sv "+acc" task1_tb.sv -Lf altera_mf_ver 
# -- Compiling module task1_tb
# 
# Top level modules:
# 	task1_tb
# End time: 15:01:32 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:01:32 on Apr 15,2025
# vlog -reportprogress 300 -sv "+acc" DE1_SoC.sv -Lf altera_mf_ver 
# -- Compiling module DE1_SoC
# 
# Top level modules:
# 	DE1_SoC
# End time: 15:01:32 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:01:32 on Apr 15,2025
# vlog -reportprogress 300 -sv "+acc" DE1_SoC_tb.sv -Lf altera_mf_ver 
# -- Compiling module DE1_SoC_tb
# 
# Top level modules:
# 	DE1_SoC_tb
# End time: 15:01:32 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -Lf altera_mf_ver work.task1_tb 
# Start time: 15:00:32 on Apr 15,2025
# Loading sv_std.std
# Loading work.task1_tb
# Loading work.task1
# ** Error: (vsim-3033) task1.sv(17): Instantiation of 'DFF' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /task1_tb/dut File: task1.sv
#         Searched libraries:
#             C:/intelFPGA_lite/17.0/modelsim_ase/altera/verilog/altera_mf
#             C:/Users/Egghead/EE371/lab2/work
# ** Error: (vsim-3033) task1.sv(19): Instantiation of 'DFF' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /task1_tb/dut File: task1.sv
#         Searched libraries:
#             C:/intelFPGA_lite/17.0/modelsim_ase/altera/verilog/altera_mf
#             C:/Users/Egghead/EE371/lab2/work
# ** Error: (vsim-3033) task1.sv(21): Instantiation of 'DFF' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /task1_tb/dut File: task1.sv
#         Searched libraries:
#             C:/intelFPGA_lite/17.0/modelsim_ase/altera/verilog/altera_mf
#             C:/Users/Egghead/EE371/lab2/work
# ** Error: (vsim-3033) task1.sv(24): Instantiation of 'ram32x3' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /task1_tb/dut File: task1.sv
#         Searched libraries:
#             C:/intelFPGA_lite/17.0/modelsim_ase/altera/verilog/altera_mf
#             C:/Users/Egghead/EE371/lab2/work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 12
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:02:32 on Apr 15,2025
# vlog -reportprogress 300 -sv "+acc" task2.sv -Lf altera_mf_ver 
# -- Compiling module task2
# 
# Top level modules:
# 	task2
# End time: 15:02:32 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:02:32 on Apr 15,2025
# vlog -reportprogress 300 -sv "+acc" task1.sv -Lf altera_mf_ver 
# -- Compiling module task1
# 
# Top level modules:
# 	task1
# End time: 15:02:32 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:02:32 on Apr 15,2025
# vlog -reportprogress 300 -sv "+acc" dff.sv -Lf altera_mf_ver 
# -- Compiling module DFF
# 
# Top level modules:
# 	DFF
# End time: 15:02:32 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:02:32 on Apr 15,2025
# vlog -reportprogress 300 -sv "+acc" seg7.sv -Lf altera_mf_ver 
# -- Compiling module seg7
# 
# Top level modules:
# 	seg7
# End time: 15:02:32 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:02:32 on Apr 15,2025
# vlog -reportprogress 300 -sv "+acc" task1_tb.sv -Lf altera_mf_ver 
# -- Compiling module task1_tb
# 
# Top level modules:
# 	task1_tb
# End time: 15:02:32 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:02:32 on Apr 15,2025
# vlog -reportprogress 300 -sv "+acc" DE1_SoC.sv -Lf altera_mf_ver 
# -- Compiling module DE1_SoC
# 
# Top level modules:
# 	DE1_SoC
# End time: 15:02:32 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:02:32 on Apr 15,2025
# vlog -reportprogress 300 -sv "+acc" DE1_SoC_tb.sv -Lf altera_mf_ver 
# -- Compiling module DE1_SoC_tb
# 
# Top level modules:
# 	DE1_SoC_tb
# End time: 15:02:32 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -Lf altera_mf_ver work.task1_tb 
# Start time: 15:00:32 on Apr 15,2025
# Loading sv_std.std
# Loading work.task1_tb
# Loading work.task1
# Loading work.DFF
# ** Error: (vsim-3033) task1.sv(24): Instantiation of 'ram32x3' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /task1_tb/dut File: task1.sv
#         Searched libraries:
#             C:/intelFPGA_lite/17.0/modelsim_ase/altera/verilog/altera_mf
#             C:/Users/Egghead/EE371/lab2/work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 14
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:03:13 on Apr 15,2025
# vlog -reportprogress 300 -sv "+acc" task2.sv -Lf altera_mf_ver 
# -- Compiling module task2
# 
# Top level modules:
# 	task2
# End time: 15:03:13 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:03:13 on Apr 15,2025
# vlog -reportprogress 300 -sv "+acc" task1.sv -Lf altera_mf_ver 
# -- Compiling module task1
# 
# Top level modules:
# 	task1
# End time: 15:03:13 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:03:13 on Apr 15,2025
# vlog -reportprogress 300 -sv "+acc" dff.sv -Lf altera_mf_ver 
# -- Compiling module DFF
# 
# Top level modules:
# 	DFF
# End time: 15:03:13 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:03:13 on Apr 15,2025
# vlog -reportprogress 300 -sv "+acc" seg7.sv -Lf altera_mf_ver 
# -- Compiling module seg7
# 
# Top level modules:
# 	seg7
# End time: 15:03:13 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:03:13 on Apr 15,2025
# vlog -reportprogress 300 -sv "+acc" task1_tb.sv -Lf altera_mf_ver 
# -- Compiling module task1_tb
# 
# Top level modules:
# 	task1_tb
# End time: 15:03:13 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:03:13 on Apr 15,2025
# vlog -reportprogress 300 -sv "+acc" DE1_SoC.sv -Lf altera_mf_ver 
# -- Compiling module DE1_SoC
# 
# Top level modules:
# 	DE1_SoC
# End time: 15:03:13 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:03:13 on Apr 15,2025
# vlog -reportprogress 300 -sv "+acc" DE1_SoC_tb.sv -Lf altera_mf_ver 
# -- Compiling module DE1_SoC_tb
# 
# Top level modules:
# 	DE1_SoC_tb
# End time: 15:03:13 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:03:13 on Apr 15,2025
# vlog -reportprogress 300 -sv "+acc" ram32x3.qip -Lf altera_mf_ver 
# ** Error: (vlog-13069) ram32x3.qip(1): near "-": syntax error, unexpected '-'.
# ** Error: ram32x3.qip(1): (vlog-13205) Syntax error found in the scope following 'set_global_assignment'. Is there a missing '::'?
# End time: 15:03:13 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 12
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -sv +acc ram32x3.qip -Lf altera_mf_ver"
# End time: 15:42:36 on Apr 15,2025, Elapsed time: 0:42:04
# Errors: 9, Warnings: 0
