Output for test 101: All add
Assembly:

.orig x3000

; R0 = 1
lea r7 one
ldw r0 r7 #0

; R1 = 1
lea r7 one
ldw r1 r7 #0

; R2 = 1 + 1
add r2 r0 r1

;R3 = 0 + 0
add r3 r3 r3

; R0 = -1
lea r7 negone
ldw r0 r7 #0

; R1 = -1
lea r7 negone
ldw r1 r7 #0

; R4 = -1 + -1
add r4 r1 r0

; R0 = minword
lea r7 minword
ldw r0 r7 #0

; R1 = maxword
lea r7 maxword
ldw r1 r7 #0

; R5 = maxword + minword
add r5 r0 r1

; R0 = 1
lea r7 one
ldw r0 r7 #0

; R1 = maxword
lea r7 maxword
ldw r1 r7 #0

; R6 = maxword + 1
add r6 r0 r1

; R0 = R1 = 0
lea r7 zero
ldw r0 r7 #0
ldw r1 r7 #0

add r0 r2 #-2
add r0 r0 #1
add r0 r0 #-1
add r0 r0 #15
add r0 r0 #15
add r1 r1 #-16
add r1 r1 #-16

halt
zero .fill x0
one .fill x1
negone .fill x-1
maxbyte .fill x007F
minbyte .fill x00FF
maxword .fill x7FFF
minword .fill x8000
all .fill xFFFF
rand .fill xAA55
.end

; R0 = 0x001E
; R1 = 0xFFE0
; R2 = 0x0002
; R3 = 0x0000
; R4 = 0xFFFE
; R5 = 0xFFFF
; R6 = 0x8000

START SIMULATOR OUTPUT

LC-3b Simulator

Loading Control Store from file: ucode3

Read 41 words from program into memory.

LC-3b-SIM> 
Simulating...

in microsequencer
CYCLE_COUNT = 0
state number = 18
current pc = 0x3000
IRD = 0
j = 33
in cycle_memory
in drive_bus
putting current pc on bus
current pc = 0x3000
putting busval into MAR
loading new pc
old PC = 0x3000, new PC = 0x3002

in microsequencer
CYCLE_COUNT = 1
state number = 33
current pc = 0x3002
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 1
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3000
mdr = 0xee20

in microsequencer
CYCLE_COUNT = 2
state number = 33
current pc = 0x3002
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 2
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3000
mdr = 0xee20

in microsequencer
CYCLE_COUNT = 3
state number = 33
current pc = 0x3002
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 3
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3000
mdr = 0xee20

in microsequencer
CYCLE_COUNT = 4
state number = 33
current pc = 0x3002
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 4
Latching ready bit
incrmenting mem_counter
in drive_bus
performing word read into mdr
mar = 0x3000
mdr = 0xee20

in microsequencer
CYCLE_COUNT = 5
state number = 33
current pc = 0x3002
IRD = 0
READY = 1, incrementing j by 2
j = 35
in cycle_memory
Memory I/O Enabled
mem_counter = 5
in drive_bus
performing word read into mdr
mar = 0x3000
mdr = 0xee20

in microsequencer
CYCLE_COUNT = 6
state number = 35
current pc = 0x3002
IRD = 0
j = 32
in cycle_memory
in drive_bus
putting MDR onto bus
busVal = 0Xee20

in microsequencer
CYCLE_COUNT = 7
state number = 32
current pc = 0x3002
IRD = 1
CURRENT_LATCHES.IR = 0xee20
opcode = 14
in cycle_memory
in drive_bus

in microsequencer
CYCLE_COUNT = 8
state number = 14
current pc = 0x3002
IRD = 0
j = 18
in cycle_memory
in drive_bus
busVal = 0X3042
loading BUS = 0x3042, into REGS[7]

in microsequencer
CYCLE_COUNT = 9
state number = 18
current pc = 0x3002
IRD = 0
j = 33
in cycle_memory
in drive_bus
putting current pc on bus
current pc = 0x3002
putting busval into MAR
loading new pc
old PC = 0x3002, new PC = 0x3004

in microsequencer
CYCLE_COUNT = 10
state number = 33
current pc = 0x3004
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 1
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3002
mdr = 0x61c0

in microsequencer
CYCLE_COUNT = 11
state number = 33
current pc = 0x3004
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 2
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3002
mdr = 0x61c0

in microsequencer
CYCLE_COUNT = 12
state number = 33
current pc = 0x3004
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 3
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3002
mdr = 0x61c0

in microsequencer
CYCLE_COUNT = 13
state number = 33
current pc = 0x3004
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 4
Latching ready bit
incrmenting mem_counter
in drive_bus
performing word read into mdr
mar = 0x3002
mdr = 0x61c0

in microsequencer
CYCLE_COUNT = 14
state number = 33
current pc = 0x3004
IRD = 0
READY = 1, incrementing j by 2
j = 35
in cycle_memory
Memory I/O Enabled
mem_counter = 5
in drive_bus
performing word read into mdr
mar = 0x3002
mdr = 0x61c0

in microsequencer
CYCLE_COUNT = 15
state number = 35
current pc = 0x3004
IRD = 0
j = 32
in cycle_memory
in drive_bus
putting MDR onto bus
busVal = 0X61c0

in microsequencer
CYCLE_COUNT = 16
state number = 32
current pc = 0x3004
IRD = 1
CURRENT_LATCHES.IR = 0x61c0
opcode = 6
in cycle_memory
in drive_bus

in microsequencer
CYCLE_COUNT = 17
state number = 6
current pc = 0x3004
IRD = 0
j = 25
in cycle_memory
in drive_bus
busVal = 0X3042
putting busval into MAR

in microsequencer
CYCLE_COUNT = 18
state number = 25
current pc = 0x3004
IRD = 0
j = 25
in cycle_memory
Memory I/O Enabled
mem_counter = 1
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3042
mdr = 0x0001

in microsequencer
CYCLE_COUNT = 19
state number = 25
current pc = 0x3004
IRD = 0
j = 25
in cycle_memory
Memory I/O Enabled
mem_counter = 2
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3042
mdr = 0x0001

in microsequencer
CYCLE_COUNT = 20
state number = 25
current pc = 0x3004
IRD = 0
j = 25
in cycle_memory
Memory I/O Enabled
mem_counter = 3
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3042
mdr = 0x0001

in microsequencer
CYCLE_COUNT = 21
state number = 25
current pc = 0x3004
IRD = 0
j = 25
in cycle_memory
Memory I/O Enabled
mem_counter = 4
Latching ready bit
incrmenting mem_counter
in drive_bus
performing word read into mdr
mar = 0x3042
mdr = 0x0001

in microsequencer
CYCLE_COUNT = 22
state number = 25
current pc = 0x3004
IRD = 0
READY = 1, incrementing j by 2
j = 27
in cycle_memory
Memory I/O Enabled
mem_counter = 5
in drive_bus
performing word read into mdr
mar = 0x3042
mdr = 0x0001

in microsequencer
CYCLE_COUNT = 23
state number = 27
current pc = 0x3004
IRD = 0
j = 18
in cycle_memory
in drive_bus
putting MDR onto bus
busVal = 0X0001
loading BUS = 0x0001, into REGS[0]

in microsequencer
CYCLE_COUNT = 24
state number = 18
current pc = 0x3004
IRD = 0
j = 33
in cycle_memory
in drive_bus
putting current pc on bus
current pc = 0x3004
putting busval into MAR
loading new pc
old PC = 0x3004, new PC = 0x3006

in microsequencer
CYCLE_COUNT = 25
state number = 33
current pc = 0x3006
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 1
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3004
mdr = 0xee1e

in microsequencer
CYCLE_COUNT = 26
state number = 33
current pc = 0x3006
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 2
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3004
mdr = 0xee1e

in microsequencer
CYCLE_COUNT = 27
state number = 33
current pc = 0x3006
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 3
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3004
mdr = 0xee1e

in microsequencer
CYCLE_COUNT = 28
state number = 33
current pc = 0x3006
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 4
Latching ready bit
incrmenting mem_counter
in drive_bus
performing word read into mdr
mar = 0x3004
mdr = 0xee1e

in microsequencer
CYCLE_COUNT = 29
state number = 33
current pc = 0x3006
IRD = 0
READY = 1, incrementing j by 2
j = 35
in cycle_memory
Memory I/O Enabled
mem_counter = 5
in drive_bus
performing word read into mdr
mar = 0x3004
mdr = 0xee1e

in microsequencer
CYCLE_COUNT = 30
state number = 35
current pc = 0x3006
IRD = 0
j = 32
in cycle_memory
in drive_bus
putting MDR onto bus
busVal = 0Xee1e

in microsequencer
CYCLE_COUNT = 31
state number = 32
current pc = 0x3006
IRD = 1
CURRENT_LATCHES.IR = 0xee1e
opcode = 14
in cycle_memory
in drive_bus

in microsequencer
CYCLE_COUNT = 32
state number = 14
current pc = 0x3006
IRD = 0
j = 18
in cycle_memory
in drive_bus
busVal = 0X3042
loading BUS = 0x3042, into REGS[7]

in microsequencer
CYCLE_COUNT = 33
state number = 18
current pc = 0x3006
IRD = 0
j = 33
in cycle_memory
in drive_bus
putting current pc on bus
current pc = 0x3006
putting busval into MAR
loading new pc
old PC = 0x3006, new PC = 0x3008

in microsequencer
CYCLE_COUNT = 34
state number = 33
current pc = 0x3008
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 1
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3006
mdr = 0x63c0

in microsequencer
CYCLE_COUNT = 35
state number = 33
current pc = 0x3008
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 2
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3006
mdr = 0x63c0

in microsequencer
CYCLE_COUNT = 36
state number = 33
current pc = 0x3008
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 3
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3006
mdr = 0x63c0

in microsequencer
CYCLE_COUNT = 37
state number = 33
current pc = 0x3008
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 4
Latching ready bit
incrmenting mem_counter
in drive_bus
performing word read into mdr
mar = 0x3006
mdr = 0x63c0

in microsequencer
CYCLE_COUNT = 38
state number = 33
current pc = 0x3008
IRD = 0
READY = 1, incrementing j by 2
j = 35
in cycle_memory
Memory I/O Enabled
mem_counter = 5
in drive_bus
performing word read into mdr
mar = 0x3006
mdr = 0x63c0

in microsequencer
CYCLE_COUNT = 39
state number = 35
current pc = 0x3008
IRD = 0
j = 32
in cycle_memory
in drive_bus
putting MDR onto bus
busVal = 0X63c0

in microsequencer
CYCLE_COUNT = 40
state number = 32
current pc = 0x3008
IRD = 1
CURRENT_LATCHES.IR = 0x63c0
opcode = 6
in cycle_memory
in drive_bus

in microsequencer
CYCLE_COUNT = 41
state number = 6
current pc = 0x3008
IRD = 0
j = 25
in cycle_memory
in drive_bus
busVal = 0X3042
putting busval into MAR

in microsequencer
CYCLE_COUNT = 42
state number = 25
current pc = 0x3008
IRD = 0
j = 25
in cycle_memory
Memory I/O Enabled
mem_counter = 1
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3042
mdr = 0x0001

in microsequencer
CYCLE_COUNT = 43
state number = 25
current pc = 0x3008
IRD = 0
j = 25
in cycle_memory
Memory I/O Enabled
mem_counter = 2
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3042
mdr = 0x0001

in microsequencer
CYCLE_COUNT = 44
state number = 25
current pc = 0x3008
IRD = 0
j = 25
in cycle_memory
Memory I/O Enabled
mem_counter = 3
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3042
mdr = 0x0001

in microsequencer
CYCLE_COUNT = 45
state number = 25
current pc = 0x3008
IRD = 0
j = 25
in cycle_memory
Memory I/O Enabled
mem_counter = 4
Latching ready bit
incrmenting mem_counter
in drive_bus
performing word read into mdr
mar = 0x3042
mdr = 0x0001

in microsequencer
CYCLE_COUNT = 46
state number = 25
current pc = 0x3008
IRD = 0
READY = 1, incrementing j by 2
j = 27
in cycle_memory
Memory I/O Enabled
mem_counter = 5
in drive_bus
performing word read into mdr
mar = 0x3042
mdr = 0x0001

in microsequencer
CYCLE_COUNT = 47
state number = 27
current pc = 0x3008
IRD = 0
j = 18
in cycle_memory
in drive_bus
putting MDR onto bus
busVal = 0X0001
loading BUS = 0x0001, into REGS[1]

in microsequencer
CYCLE_COUNT = 48
state number = 18
current pc = 0x3008
IRD = 0
j = 33
in cycle_memory
in drive_bus
putting current pc on bus
current pc = 0x3008
putting busval into MAR
loading new pc
old PC = 0x3008, new PC = 0x300a

in microsequencer
CYCLE_COUNT = 49
state number = 33
current pc = 0x300a
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 1
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3008
mdr = 0x1401

in microsequencer
CYCLE_COUNT = 50
state number = 33
current pc = 0x300a
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 2
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3008
mdr = 0x1401

in microsequencer
CYCLE_COUNT = 51
state number = 33
current pc = 0x300a
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 3
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3008
mdr = 0x1401

in microsequencer
CYCLE_COUNT = 52
state number = 33
current pc = 0x300a
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 4
Latching ready bit
incrmenting mem_counter
in drive_bus
performing word read into mdr
mar = 0x3008
mdr = 0x1401

in microsequencer
CYCLE_COUNT = 53
state number = 33
current pc = 0x300a
IRD = 0
READY = 1, incrementing j by 2
j = 35
in cycle_memory
Memory I/O Enabled
mem_counter = 5
in drive_bus
performing word read into mdr
mar = 0x3008
mdr = 0x1401

in microsequencer
CYCLE_COUNT = 54
state number = 35
current pc = 0x300a
IRD = 0
j = 32
in cycle_memory
in drive_bus
putting MDR onto bus
busVal = 0X1401

in microsequencer
CYCLE_COUNT = 55
state number = 32
current pc = 0x300a
IRD = 1
CURRENT_LATCHES.IR = 0x1401
opcode = 1
in cycle_memory
in drive_bus

in microsequencer
CYCLE_COUNT = 56
state number = 1
current pc = 0x300a
IRD = 0
j = 18
in cycle_memory
in drive_bus
putting ALU val on BUS
busVal = 0X0002
loading BUS = 0x0002, into REGS[2]

in microsequencer
CYCLE_COUNT = 57
state number = 18
current pc = 0x300a
IRD = 0
j = 33
in cycle_memory
in drive_bus
putting current pc on bus
current pc = 0x300a
putting busval into MAR
loading new pc
old PC = 0x300a, new PC = 0x300c

in microsequencer
CYCLE_COUNT = 58
state number = 33
current pc = 0x300c
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 1
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x300a
mdr = 0x16c3

in microsequencer
CYCLE_COUNT = 59
state number = 33
current pc = 0x300c
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 2
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x300a
mdr = 0x16c3

in microsequencer
CYCLE_COUNT = 60
state number = 33
current pc = 0x300c
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 3
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x300a
mdr = 0x16c3

in microsequencer
CYCLE_COUNT = 61
state number = 33
current pc = 0x300c
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 4
Latching ready bit
incrmenting mem_counter
in drive_bus
performing word read into mdr
mar = 0x300a
mdr = 0x16c3

in microsequencer
CYCLE_COUNT = 62
state number = 33
current pc = 0x300c
IRD = 0
READY = 1, incrementing j by 2
j = 35
in cycle_memory
Memory I/O Enabled
mem_counter = 5
in drive_bus
performing word read into mdr
mar = 0x300a
mdr = 0x16c3

in microsequencer
CYCLE_COUNT = 63
state number = 35
current pc = 0x300c
IRD = 0
j = 32
in cycle_memory
in drive_bus
putting MDR onto bus
busVal = 0X16c3

in microsequencer
CYCLE_COUNT = 64
state number = 32
current pc = 0x300c
IRD = 1
CURRENT_LATCHES.IR = 0x16c3
opcode = 1
in cycle_memory
in drive_bus

in microsequencer
CYCLE_COUNT = 65
state number = 1
current pc = 0x300c
IRD = 0
j = 18
in cycle_memory
in drive_bus
putting ALU val on BUS
busVal = 0X0000
loading BUS = 0x0000, into REGS[3]

in microsequencer
CYCLE_COUNT = 66
state number = 18
current pc = 0x300c
IRD = 0
j = 33
in cycle_memory
in drive_bus
putting current pc on bus
current pc = 0x300c
putting busval into MAR
loading new pc
old PC = 0x300c, new PC = 0x300e

in microsequencer
CYCLE_COUNT = 67
state number = 33
current pc = 0x300e
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 1
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x300c
mdr = 0xee1b

in microsequencer
CYCLE_COUNT = 68
state number = 33
current pc = 0x300e
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 2
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x300c
mdr = 0xee1b

in microsequencer
CYCLE_COUNT = 69
state number = 33
current pc = 0x300e
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 3
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x300c
mdr = 0xee1b

in microsequencer
CYCLE_COUNT = 70
state number = 33
current pc = 0x300e
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 4
Latching ready bit
incrmenting mem_counter
in drive_bus
performing word read into mdr
mar = 0x300c
mdr = 0xee1b

in microsequencer
CYCLE_COUNT = 71
state number = 33
current pc = 0x300e
IRD = 0
READY = 1, incrementing j by 2
j = 35
in cycle_memory
Memory I/O Enabled
mem_counter = 5
in drive_bus
performing word read into mdr
mar = 0x300c
mdr = 0xee1b

in microsequencer
CYCLE_COUNT = 72
state number = 35
current pc = 0x300e
IRD = 0
j = 32
in cycle_memory
in drive_bus
putting MDR onto bus
busVal = 0Xee1b

in microsequencer
CYCLE_COUNT = 73
state number = 32
current pc = 0x300e
IRD = 1
CURRENT_LATCHES.IR = 0xee1b
opcode = 14
in cycle_memory
in drive_bus

in microsequencer
CYCLE_COUNT = 74
state number = 14
current pc = 0x300e
IRD = 0
j = 18
in cycle_memory
in drive_bus
busVal = 0X3044
loading BUS = 0x3044, into REGS[7]

in microsequencer
CYCLE_COUNT = 75
state number = 18
current pc = 0x300e
IRD = 0
j = 33
in cycle_memory
in drive_bus
putting current pc on bus
current pc = 0x300e
putting busval into MAR
loading new pc
old PC = 0x300e, new PC = 0x3010

in microsequencer
CYCLE_COUNT = 76
state number = 33
current pc = 0x3010
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 1
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x300e
mdr = 0x61c0

in microsequencer
CYCLE_COUNT = 77
state number = 33
current pc = 0x3010
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 2
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x300e
mdr = 0x61c0

in microsequencer
CYCLE_COUNT = 78
state number = 33
current pc = 0x3010
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 3
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x300e
mdr = 0x61c0

in microsequencer
CYCLE_COUNT = 79
state number = 33
current pc = 0x3010
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 4
Latching ready bit
incrmenting mem_counter
in drive_bus
performing word read into mdr
mar = 0x300e
mdr = 0x61c0

in microsequencer
CYCLE_COUNT = 80
state number = 33
current pc = 0x3010
IRD = 0
READY = 1, incrementing j by 2
j = 35
in cycle_memory
Memory I/O Enabled
mem_counter = 5
in drive_bus
performing word read into mdr
mar = 0x300e
mdr = 0x61c0

in microsequencer
CYCLE_COUNT = 81
state number = 35
current pc = 0x3010
IRD = 0
j = 32
in cycle_memory
in drive_bus
putting MDR onto bus
busVal = 0X61c0

in microsequencer
CYCLE_COUNT = 82
state number = 32
current pc = 0x3010
IRD = 1
CURRENT_LATCHES.IR = 0x61c0
opcode = 6
in cycle_memory
in drive_bus

in microsequencer
CYCLE_COUNT = 83
state number = 6
current pc = 0x3010
IRD = 0
j = 25
in cycle_memory
in drive_bus
busVal = 0X3044
putting busval into MAR

in microsequencer
CYCLE_COUNT = 84
state number = 25
current pc = 0x3010
IRD = 0
j = 25
in cycle_memory
Memory I/O Enabled
mem_counter = 1
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3044
mdr = 0xffff

in microsequencer
CYCLE_COUNT = 85
state number = 25
current pc = 0x3010
IRD = 0
j = 25
in cycle_memory
Memory I/O Enabled
mem_counter = 2
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3044
mdr = 0xffff

in microsequencer
CYCLE_COUNT = 86
state number = 25
current pc = 0x3010
IRD = 0
j = 25
in cycle_memory
Memory I/O Enabled
mem_counter = 3
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3044
mdr = 0xffff

in microsequencer
CYCLE_COUNT = 87
state number = 25
current pc = 0x3010
IRD = 0
j = 25
in cycle_memory
Memory I/O Enabled
mem_counter = 4
Latching ready bit
incrmenting mem_counter
in drive_bus
performing word read into mdr
mar = 0x3044
mdr = 0xffff

in microsequencer
CYCLE_COUNT = 88
state number = 25
current pc = 0x3010
IRD = 0
READY = 1, incrementing j by 2
j = 27
in cycle_memory
Memory I/O Enabled
mem_counter = 5
in drive_bus
performing word read into mdr
mar = 0x3044
mdr = 0xffff

in microsequencer
CYCLE_COUNT = 89
state number = 27
current pc = 0x3010
IRD = 0
j = 18
in cycle_memory
in drive_bus
putting MDR onto bus
busVal = 0Xffff
loading BUS = 0xffff, into REGS[0]

in microsequencer
CYCLE_COUNT = 90
state number = 18
current pc = 0x3010
IRD = 0
j = 33
in cycle_memory
in drive_bus
putting current pc on bus
current pc = 0x3010
putting busval into MAR
loading new pc
old PC = 0x3010, new PC = 0x3012

in microsequencer
CYCLE_COUNT = 91
state number = 33
current pc = 0x3012
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 1
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3010
mdr = 0xee19

in microsequencer
CYCLE_COUNT = 92
state number = 33
current pc = 0x3012
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 2
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3010
mdr = 0xee19

in microsequencer
CYCLE_COUNT = 93
state number = 33
current pc = 0x3012
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 3
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3010
mdr = 0xee19

in microsequencer
CYCLE_COUNT = 94
state number = 33
current pc = 0x3012
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 4
Latching ready bit
incrmenting mem_counter
in drive_bus
performing word read into mdr
mar = 0x3010
mdr = 0xee19

in microsequencer
CYCLE_COUNT = 95
state number = 33
current pc = 0x3012
IRD = 0
READY = 1, incrementing j by 2
j = 35
in cycle_memory
Memory I/O Enabled
mem_counter = 5
in drive_bus
performing word read into mdr
mar = 0x3010
mdr = 0xee19

in microsequencer
CYCLE_COUNT = 96
state number = 35
current pc = 0x3012
IRD = 0
j = 32
in cycle_memory
in drive_bus
putting MDR onto bus
busVal = 0Xee19

in microsequencer
CYCLE_COUNT = 97
state number = 32
current pc = 0x3012
IRD = 1
CURRENT_LATCHES.IR = 0xee19
opcode = 14
in cycle_memory
in drive_bus

in microsequencer
CYCLE_COUNT = 98
state number = 14
current pc = 0x3012
IRD = 0
j = 18
in cycle_memory
in drive_bus
busVal = 0X3044
loading BUS = 0x3044, into REGS[7]

in microsequencer
CYCLE_COUNT = 99
state number = 18
current pc = 0x3012
IRD = 0
j = 33
in cycle_memory
in drive_bus
putting current pc on bus
current pc = 0x3012
putting busval into MAR
loading new pc
old PC = 0x3012, new PC = 0x3014

in microsequencer
CYCLE_COUNT = 100
state number = 33
current pc = 0x3014
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 1
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3012
mdr = 0x63c0

in microsequencer
CYCLE_COUNT = 101
state number = 33
current pc = 0x3014
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 2
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3012
mdr = 0x63c0

in microsequencer
CYCLE_COUNT = 102
state number = 33
current pc = 0x3014
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 3
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3012
mdr = 0x63c0

in microsequencer
CYCLE_COUNT = 103
state number = 33
current pc = 0x3014
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 4
Latching ready bit
incrmenting mem_counter
in drive_bus
performing word read into mdr
mar = 0x3012
mdr = 0x63c0

in microsequencer
CYCLE_COUNT = 104
state number = 33
current pc = 0x3014
IRD = 0
READY = 1, incrementing j by 2
j = 35
in cycle_memory
Memory I/O Enabled
mem_counter = 5
in drive_bus
performing word read into mdr
mar = 0x3012
mdr = 0x63c0

in microsequencer
CYCLE_COUNT = 105
state number = 35
current pc = 0x3014
IRD = 0
j = 32
in cycle_memory
in drive_bus
putting MDR onto bus
busVal = 0X63c0

in microsequencer
CYCLE_COUNT = 106
state number = 32
current pc = 0x3014
IRD = 1
CURRENT_LATCHES.IR = 0x63c0
opcode = 6
in cycle_memory
in drive_bus

in microsequencer
CYCLE_COUNT = 107
state number = 6
current pc = 0x3014
IRD = 0
j = 25
in cycle_memory
in drive_bus
busVal = 0X3044
putting busval into MAR

in microsequencer
CYCLE_COUNT = 108
state number = 25
current pc = 0x3014
IRD = 0
j = 25
in cycle_memory
Memory I/O Enabled
mem_counter = 1
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3044
mdr = 0xffff

in microsequencer
CYCLE_COUNT = 109
state number = 25
current pc = 0x3014
IRD = 0
j = 25
in cycle_memory
Memory I/O Enabled
mem_counter = 2
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3044
mdr = 0xffff

in microsequencer
CYCLE_COUNT = 110
state number = 25
current pc = 0x3014
IRD = 0
j = 25
in cycle_memory
Memory I/O Enabled
mem_counter = 3
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3044
mdr = 0xffff

in microsequencer
CYCLE_COUNT = 111
state number = 25
current pc = 0x3014
IRD = 0
j = 25
in cycle_memory
Memory I/O Enabled
mem_counter = 4
Latching ready bit
incrmenting mem_counter
in drive_bus
performing word read into mdr
mar = 0x3044
mdr = 0xffff

in microsequencer
CYCLE_COUNT = 112
state number = 25
current pc = 0x3014
IRD = 0
READY = 1, incrementing j by 2
j = 27
in cycle_memory
Memory I/O Enabled
mem_counter = 5
in drive_bus
performing word read into mdr
mar = 0x3044
mdr = 0xffff

in microsequencer
CYCLE_COUNT = 113
state number = 27
current pc = 0x3014
IRD = 0
j = 18
in cycle_memory
in drive_bus
putting MDR onto bus
busVal = 0Xffff
loading BUS = 0xffff, into REGS[1]

in microsequencer
CYCLE_COUNT = 114
state number = 18
current pc = 0x3014
IRD = 0
j = 33
in cycle_memory
in drive_bus
putting current pc on bus
current pc = 0x3014
putting busval into MAR
loading new pc
old PC = 0x3014, new PC = 0x3016

in microsequencer
CYCLE_COUNT = 115
state number = 33
current pc = 0x3016
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 1
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3014
mdr = 0x1840

in microsequencer
CYCLE_COUNT = 116
state number = 33
current pc = 0x3016
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 2
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3014
mdr = 0x1840

in microsequencer
CYCLE_COUNT = 117
state number = 33
current pc = 0x3016
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 3
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3014
mdr = 0x1840

in microsequencer
CYCLE_COUNT = 118
state number = 33
current pc = 0x3016
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 4
Latching ready bit
incrmenting mem_counter
in drive_bus
performing word read into mdr
mar = 0x3014
mdr = 0x1840

in microsequencer
CYCLE_COUNT = 119
state number = 33
current pc = 0x3016
IRD = 0
READY = 1, incrementing j by 2
j = 35
in cycle_memory
Memory I/O Enabled
mem_counter = 5
in drive_bus
performing word read into mdr
mar = 0x3014
mdr = 0x1840

in microsequencer
CYCLE_COUNT = 120
state number = 35
current pc = 0x3016
IRD = 0
j = 32
in cycle_memory
in drive_bus
putting MDR onto bus
busVal = 0X1840

in microsequencer
CYCLE_COUNT = 121
state number = 32
current pc = 0x3016
IRD = 1
CURRENT_LATCHES.IR = 0x1840
opcode = 1
in cycle_memory
in drive_bus

in microsequencer
CYCLE_COUNT = 122
state number = 1
current pc = 0x3016
IRD = 0
j = 18
in cycle_memory
in drive_bus
putting ALU val on BUS
busVal = 0Xfffe
loading BUS = 0xfffe, into REGS[4]

in microsequencer
CYCLE_COUNT = 123
state number = 18
current pc = 0x3016
IRD = 0
j = 33
in cycle_memory
in drive_bus
putting current pc on bus
current pc = 0x3016
putting busval into MAR
loading new pc
old PC = 0x3016, new PC = 0x3018

in microsequencer
CYCLE_COUNT = 124
state number = 33
current pc = 0x3018
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 1
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3016
mdr = 0xee1a

in microsequencer
CYCLE_COUNT = 125
state number = 33
current pc = 0x3018
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 2
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3016
mdr = 0xee1a

in microsequencer
CYCLE_COUNT = 126
state number = 33
current pc = 0x3018
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 3
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3016
mdr = 0xee1a

in microsequencer
CYCLE_COUNT = 127
state number = 33
current pc = 0x3018
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 4
Latching ready bit
incrmenting mem_counter
in drive_bus
performing word read into mdr
mar = 0x3016
mdr = 0xee1a

in microsequencer
CYCLE_COUNT = 128
state number = 33
current pc = 0x3018
IRD = 0
READY = 1, incrementing j by 2
j = 35
in cycle_memory
Memory I/O Enabled
mem_counter = 5
in drive_bus
performing word read into mdr
mar = 0x3016
mdr = 0xee1a

in microsequencer
CYCLE_COUNT = 129
state number = 35
current pc = 0x3018
IRD = 0
j = 32
in cycle_memory
in drive_bus
putting MDR onto bus
busVal = 0Xee1a

in microsequencer
CYCLE_COUNT = 130
state number = 32
current pc = 0x3018
IRD = 1
CURRENT_LATCHES.IR = 0xee1a
opcode = 14
in cycle_memory
in drive_bus

in microsequencer
CYCLE_COUNT = 131
state number = 14
current pc = 0x3018
IRD = 0
j = 18
in cycle_memory
in drive_bus
busVal = 0X304c
loading BUS = 0x304c, into REGS[7]

in microsequencer
CYCLE_COUNT = 132
state number = 18
current pc = 0x3018
IRD = 0
j = 33
in cycle_memory
in drive_bus
putting current pc on bus
current pc = 0x3018
putting busval into MAR
loading new pc
old PC = 0x3018, new PC = 0x301a

in microsequencer
CYCLE_COUNT = 133
state number = 33
current pc = 0x301a
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 1
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3018
mdr = 0x61c0

in microsequencer
CYCLE_COUNT = 134
state number = 33
current pc = 0x301a
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 2
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3018
mdr = 0x61c0

in microsequencer
CYCLE_COUNT = 135
state number = 33
current pc = 0x301a
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 3
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3018
mdr = 0x61c0

in microsequencer
CYCLE_COUNT = 136
state number = 33
current pc = 0x301a
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 4
Latching ready bit
incrmenting mem_counter
in drive_bus
performing word read into mdr
mar = 0x3018
mdr = 0x61c0

in microsequencer
CYCLE_COUNT = 137
state number = 33
current pc = 0x301a
IRD = 0
READY = 1, incrementing j by 2
j = 35
in cycle_memory
Memory I/O Enabled
mem_counter = 5
in drive_bus
performing word read into mdr
mar = 0x3018
mdr = 0x61c0

in microsequencer
CYCLE_COUNT = 138
state number = 35
current pc = 0x301a
IRD = 0
j = 32
in cycle_memory
in drive_bus
putting MDR onto bus
busVal = 0X61c0

in microsequencer
CYCLE_COUNT = 139
state number = 32
current pc = 0x301a
IRD = 1
CURRENT_LATCHES.IR = 0x61c0
opcode = 6
in cycle_memory
in drive_bus

in microsequencer
CYCLE_COUNT = 140
state number = 6
current pc = 0x301a
IRD = 0
j = 25
in cycle_memory
in drive_bus
busVal = 0X304c
putting busval into MAR

in microsequencer
CYCLE_COUNT = 141
state number = 25
current pc = 0x301a
IRD = 0
j = 25
in cycle_memory
Memory I/O Enabled
mem_counter = 1
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x304c
mdr = 0x8000

in microsequencer
CYCLE_COUNT = 142
state number = 25
current pc = 0x301a
IRD = 0
j = 25
in cycle_memory
Memory I/O Enabled
mem_counter = 2
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x304c
mdr = 0x8000

in microsequencer
CYCLE_COUNT = 143
state number = 25
current pc = 0x301a
IRD = 0
j = 25
in cycle_memory
Memory I/O Enabled
mem_counter = 3
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x304c
mdr = 0x8000

in microsequencer
CYCLE_COUNT = 144
state number = 25
current pc = 0x301a
IRD = 0
j = 25
in cycle_memory
Memory I/O Enabled
mem_counter = 4
Latching ready bit
incrmenting mem_counter
in drive_bus
performing word read into mdr
mar = 0x304c
mdr = 0x8000

in microsequencer
CYCLE_COUNT = 145
state number = 25
current pc = 0x301a
IRD = 0
READY = 1, incrementing j by 2
j = 27
in cycle_memory
Memory I/O Enabled
mem_counter = 5
in drive_bus
performing word read into mdr
mar = 0x304c
mdr = 0x8000

in microsequencer
CYCLE_COUNT = 146
state number = 27
current pc = 0x301a
IRD = 0
j = 18
in cycle_memory
in drive_bus
putting MDR onto bus
busVal = 0X8000
loading BUS = 0x8000, into REGS[0]

in microsequencer
CYCLE_COUNT = 147
state number = 18
current pc = 0x301a
IRD = 0
j = 33
in cycle_memory
in drive_bus
putting current pc on bus
current pc = 0x301a
putting busval into MAR
loading new pc
old PC = 0x301a, new PC = 0x301c

in microsequencer
CYCLE_COUNT = 148
state number = 33
current pc = 0x301c
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 1
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x301a
mdr = 0xee17

in microsequencer
CYCLE_COUNT = 149
state number = 33
current pc = 0x301c
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 2
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x301a
mdr = 0xee17

in microsequencer
CYCLE_COUNT = 150
state number = 33
current pc = 0x301c
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 3
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x301a
mdr = 0xee17

in microsequencer
CYCLE_COUNT = 151
state number = 33
current pc = 0x301c
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 4
Latching ready bit
incrmenting mem_counter
in drive_bus
performing word read into mdr
mar = 0x301a
mdr = 0xee17

in microsequencer
CYCLE_COUNT = 152
state number = 33
current pc = 0x301c
IRD = 0
READY = 1, incrementing j by 2
j = 35
in cycle_memory
Memory I/O Enabled
mem_counter = 5
in drive_bus
performing word read into mdr
mar = 0x301a
mdr = 0xee17

in microsequencer
CYCLE_COUNT = 153
state number = 35
current pc = 0x301c
IRD = 0
j = 32
in cycle_memory
in drive_bus
putting MDR onto bus
busVal = 0Xee17

in microsequencer
CYCLE_COUNT = 154
state number = 32
current pc = 0x301c
IRD = 1
CURRENT_LATCHES.IR = 0xee17
opcode = 14
in cycle_memory
in drive_bus

in microsequencer
CYCLE_COUNT = 155
state number = 14
current pc = 0x301c
IRD = 0
j = 18
in cycle_memory
in drive_bus
busVal = 0X304a
loading BUS = 0x304a, into REGS[7]

in microsequencer
CYCLE_COUNT = 156
state number = 18
current pc = 0x301c
IRD = 0
j = 33
in cycle_memory
in drive_bus
putting current pc on bus
current pc = 0x301c
putting busval into MAR
loading new pc
old PC = 0x301c, new PC = 0x301e

in microsequencer
CYCLE_COUNT = 157
state number = 33
current pc = 0x301e
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 1
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x301c
mdr = 0x63c0

in microsequencer
CYCLE_COUNT = 158
state number = 33
current pc = 0x301e
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 2
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x301c
mdr = 0x63c0

in microsequencer
CYCLE_COUNT = 159
state number = 33
current pc = 0x301e
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 3
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x301c
mdr = 0x63c0

in microsequencer
CYCLE_COUNT = 160
state number = 33
current pc = 0x301e
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 4
Latching ready bit
incrmenting mem_counter
in drive_bus
performing word read into mdr
mar = 0x301c
mdr = 0x63c0

in microsequencer
CYCLE_COUNT = 161
state number = 33
current pc = 0x301e
IRD = 0
READY = 1, incrementing j by 2
j = 35
in cycle_memory
Memory I/O Enabled
mem_counter = 5
in drive_bus
performing word read into mdr
mar = 0x301c
mdr = 0x63c0

in microsequencer
CYCLE_COUNT = 162
state number = 35
current pc = 0x301e
IRD = 0
j = 32
in cycle_memory
in drive_bus
putting MDR onto bus
busVal = 0X63c0

in microsequencer
CYCLE_COUNT = 163
state number = 32
current pc = 0x301e
IRD = 1
CURRENT_LATCHES.IR = 0x63c0
opcode = 6
in cycle_memory
in drive_bus

in microsequencer
CYCLE_COUNT = 164
state number = 6
current pc = 0x301e
IRD = 0
j = 25
in cycle_memory
in drive_bus
busVal = 0X304a
putting busval into MAR

in microsequencer
CYCLE_COUNT = 165
state number = 25
current pc = 0x301e
IRD = 0
j = 25
in cycle_memory
Memory I/O Enabled
mem_counter = 1
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x304a
mdr = 0x7fff

in microsequencer
CYCLE_COUNT = 166
state number = 25
current pc = 0x301e
IRD = 0
j = 25
in cycle_memory
Memory I/O Enabled
mem_counter = 2
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x304a
mdr = 0x7fff

in microsequencer
CYCLE_COUNT = 167
state number = 25
current pc = 0x301e
IRD = 0
j = 25
in cycle_memory
Memory I/O Enabled
mem_counter = 3
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x304a
mdr = 0x7fff

in microsequencer
CYCLE_COUNT = 168
state number = 25
current pc = 0x301e
IRD = 0
j = 25
in cycle_memory
Memory I/O Enabled
mem_counter = 4
Latching ready bit
incrmenting mem_counter
in drive_bus
performing word read into mdr
mar = 0x304a
mdr = 0x7fff

in microsequencer
CYCLE_COUNT = 169
state number = 25
current pc = 0x301e
IRD = 0
READY = 1, incrementing j by 2
j = 27
in cycle_memory
Memory I/O Enabled
mem_counter = 5
in drive_bus
performing word read into mdr
mar = 0x304a
mdr = 0x7fff

in microsequencer
CYCLE_COUNT = 170
state number = 27
current pc = 0x301e
IRD = 0
j = 18
in cycle_memory
in drive_bus
putting MDR onto bus
busVal = 0X7fff
loading BUS = 0x7fff, into REGS[1]

in microsequencer
CYCLE_COUNT = 171
state number = 18
current pc = 0x301e
IRD = 0
j = 33
in cycle_memory
in drive_bus
putting current pc on bus
current pc = 0x301e
putting busval into MAR
loading new pc
old PC = 0x301e, new PC = 0x3020

in microsequencer
CYCLE_COUNT = 172
state number = 33
current pc = 0x3020
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 1
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x301e
mdr = 0x1a01

in microsequencer
CYCLE_COUNT = 173
state number = 33
current pc = 0x3020
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 2
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x301e
mdr = 0x1a01

in microsequencer
CYCLE_COUNT = 174
state number = 33
current pc = 0x3020
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 3
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x301e
mdr = 0x1a01

in microsequencer
CYCLE_COUNT = 175
state number = 33
current pc = 0x3020
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 4
Latching ready bit
incrmenting mem_counter
in drive_bus
performing word read into mdr
mar = 0x301e
mdr = 0x1a01

in microsequencer
CYCLE_COUNT = 176
state number = 33
current pc = 0x3020
IRD = 0
READY = 1, incrementing j by 2
j = 35
in cycle_memory
Memory I/O Enabled
mem_counter = 5
in drive_bus
performing word read into mdr
mar = 0x301e
mdr = 0x1a01

in microsequencer
CYCLE_COUNT = 177
state number = 35
current pc = 0x3020
IRD = 0
j = 32
in cycle_memory
in drive_bus
putting MDR onto bus
busVal = 0X1a01

in microsequencer
CYCLE_COUNT = 178
state number = 32
current pc = 0x3020
IRD = 1
CURRENT_LATCHES.IR = 0x1a01
opcode = 1
in cycle_memory
in drive_bus

in microsequencer
CYCLE_COUNT = 179
state number = 1
current pc = 0x3020
IRD = 0
j = 18
in cycle_memory
in drive_bus
putting ALU val on BUS
busVal = 0Xffff
loading BUS = 0xffff, into REGS[5]

in microsequencer
CYCLE_COUNT = 180
state number = 18
current pc = 0x3020
IRD = 0
j = 33
in cycle_memory
in drive_bus
putting current pc on bus
current pc = 0x3020
putting busval into MAR
loading new pc
old PC = 0x3020, new PC = 0x3022

in microsequencer
CYCLE_COUNT = 181
state number = 33
current pc = 0x3022
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 1
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3020
mdr = 0xee10

in microsequencer
CYCLE_COUNT = 182
state number = 33
current pc = 0x3022
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 2
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3020
mdr = 0xee10

in microsequencer
CYCLE_COUNT = 183
state number = 33
current pc = 0x3022
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 3
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3020
mdr = 0xee10

in microsequencer
CYCLE_COUNT = 184
state number = 33
current pc = 0x3022
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 4
Latching ready bit
incrmenting mem_counter
in drive_bus
performing word read into mdr
mar = 0x3020
mdr = 0xee10

in microsequencer
CYCLE_COUNT = 185
state number = 33
current pc = 0x3022
IRD = 0
READY = 1, incrementing j by 2
j = 35
in cycle_memory
Memory I/O Enabled
mem_counter = 5
in drive_bus
performing word read into mdr
mar = 0x3020
mdr = 0xee10

in microsequencer
CYCLE_COUNT = 186
state number = 35
current pc = 0x3022
IRD = 0
j = 32
in cycle_memory
in drive_bus
putting MDR onto bus
busVal = 0Xee10

in microsequencer
CYCLE_COUNT = 187
state number = 32
current pc = 0x3022
IRD = 1
CURRENT_LATCHES.IR = 0xee10
opcode = 14
in cycle_memory
in drive_bus

in microsequencer
CYCLE_COUNT = 188
state number = 14
current pc = 0x3022
IRD = 0
j = 18
in cycle_memory
in drive_bus
busVal = 0X3042
loading BUS = 0x3042, into REGS[7]

in microsequencer
CYCLE_COUNT = 189
state number = 18
current pc = 0x3022
IRD = 0
j = 33
in cycle_memory
in drive_bus
putting current pc on bus
current pc = 0x3022
putting busval into MAR
loading new pc
old PC = 0x3022, new PC = 0x3024

in microsequencer
CYCLE_COUNT = 190
state number = 33
current pc = 0x3024
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 1
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3022
mdr = 0x61c0

in microsequencer
CYCLE_COUNT = 191
state number = 33
current pc = 0x3024
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 2
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3022
mdr = 0x61c0

in microsequencer
CYCLE_COUNT = 192
state number = 33
current pc = 0x3024
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 3
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3022
mdr = 0x61c0

in microsequencer
CYCLE_COUNT = 193
state number = 33
current pc = 0x3024
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 4
Latching ready bit
incrmenting mem_counter
in drive_bus
performing word read into mdr
mar = 0x3022
mdr = 0x61c0

in microsequencer
CYCLE_COUNT = 194
state number = 33
current pc = 0x3024
IRD = 0
READY = 1, incrementing j by 2
j = 35
in cycle_memory
Memory I/O Enabled
mem_counter = 5
in drive_bus
performing word read into mdr
mar = 0x3022
mdr = 0x61c0

in microsequencer
CYCLE_COUNT = 195
state number = 35
current pc = 0x3024
IRD = 0
j = 32
in cycle_memory
in drive_bus
putting MDR onto bus
busVal = 0X61c0

in microsequencer
CYCLE_COUNT = 196
state number = 32
current pc = 0x3024
IRD = 1
CURRENT_LATCHES.IR = 0x61c0
opcode = 6
in cycle_memory
in drive_bus

in microsequencer
CYCLE_COUNT = 197
state number = 6
current pc = 0x3024
IRD = 0
j = 25
in cycle_memory
in drive_bus
busVal = 0X3042
putting busval into MAR

in microsequencer
CYCLE_COUNT = 198
state number = 25
current pc = 0x3024
IRD = 0
j = 25
in cycle_memory
Memory I/O Enabled
mem_counter = 1
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3042
mdr = 0x0001

in microsequencer
CYCLE_COUNT = 199
state number = 25
current pc = 0x3024
IRD = 0
j = 25
in cycle_memory
Memory I/O Enabled
mem_counter = 2
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3042
mdr = 0x0001

in microsequencer
CYCLE_COUNT = 200
state number = 25
current pc = 0x3024
IRD = 0
j = 25
in cycle_memory
Memory I/O Enabled
mem_counter = 3
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3042
mdr = 0x0001

in microsequencer
CYCLE_COUNT = 201
state number = 25
current pc = 0x3024
IRD = 0
j = 25
in cycle_memory
Memory I/O Enabled
mem_counter = 4
Latching ready bit
incrmenting mem_counter
in drive_bus
performing word read into mdr
mar = 0x3042
mdr = 0x0001

in microsequencer
CYCLE_COUNT = 202
state number = 25
current pc = 0x3024
IRD = 0
READY = 1, incrementing j by 2
j = 27
in cycle_memory
Memory I/O Enabled
mem_counter = 5
in drive_bus
performing word read into mdr
mar = 0x3042
mdr = 0x0001

in microsequencer
CYCLE_COUNT = 203
state number = 27
current pc = 0x3024
IRD = 0
j = 18
in cycle_memory
in drive_bus
putting MDR onto bus
busVal = 0X0001
loading BUS = 0x0001, into REGS[0]

in microsequencer
CYCLE_COUNT = 204
state number = 18
current pc = 0x3024
IRD = 0
j = 33
in cycle_memory
in drive_bus
putting current pc on bus
current pc = 0x3024
putting busval into MAR
loading new pc
old PC = 0x3024, new PC = 0x3026

in microsequencer
CYCLE_COUNT = 205
state number = 33
current pc = 0x3026
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 1
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3024
mdr = 0xee12

in microsequencer
CYCLE_COUNT = 206
state number = 33
current pc = 0x3026
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 2
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3024
mdr = 0xee12

in microsequencer
CYCLE_COUNT = 207
state number = 33
current pc = 0x3026
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 3
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3024
mdr = 0xee12

in microsequencer
CYCLE_COUNT = 208
state number = 33
current pc = 0x3026
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 4
Latching ready bit
incrmenting mem_counter
in drive_bus
performing word read into mdr
mar = 0x3024
mdr = 0xee12

in microsequencer
CYCLE_COUNT = 209
state number = 33
current pc = 0x3026
IRD = 0
READY = 1, incrementing j by 2
j = 35
in cycle_memory
Memory I/O Enabled
mem_counter = 5
in drive_bus
performing word read into mdr
mar = 0x3024
mdr = 0xee12

in microsequencer
CYCLE_COUNT = 210
state number = 35
current pc = 0x3026
IRD = 0
j = 32
in cycle_memory
in drive_bus
putting MDR onto bus
busVal = 0Xee12

in microsequencer
CYCLE_COUNT = 211
state number = 32
current pc = 0x3026
IRD = 1
CURRENT_LATCHES.IR = 0xee12
opcode = 14
in cycle_memory
in drive_bus

in microsequencer
CYCLE_COUNT = 212
state number = 14
current pc = 0x3026
IRD = 0
j = 18
in cycle_memory
in drive_bus
busVal = 0X304a
loading BUS = 0x304a, into REGS[7]

in microsequencer
CYCLE_COUNT = 213
state number = 18
current pc = 0x3026
IRD = 0
j = 33
in cycle_memory
in drive_bus
putting current pc on bus
current pc = 0x3026
putting busval into MAR
loading new pc
old PC = 0x3026, new PC = 0x3028

in microsequencer
CYCLE_COUNT = 214
state number = 33
current pc = 0x3028
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 1
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3026
mdr = 0x63c0

in microsequencer
CYCLE_COUNT = 215
state number = 33
current pc = 0x3028
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 2
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3026
mdr = 0x63c0

in microsequencer
CYCLE_COUNT = 216
state number = 33
current pc = 0x3028
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 3
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3026
mdr = 0x63c0

in microsequencer
CYCLE_COUNT = 217
state number = 33
current pc = 0x3028
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 4
Latching ready bit
incrmenting mem_counter
in drive_bus
performing word read into mdr
mar = 0x3026
mdr = 0x63c0

in microsequencer
CYCLE_COUNT = 218
state number = 33
current pc = 0x3028
IRD = 0
READY = 1, incrementing j by 2
j = 35
in cycle_memory
Memory I/O Enabled
mem_counter = 5
in drive_bus
performing word read into mdr
mar = 0x3026
mdr = 0x63c0

in microsequencer
CYCLE_COUNT = 219
state number = 35
current pc = 0x3028
IRD = 0
j = 32
in cycle_memory
in drive_bus
putting MDR onto bus
busVal = 0X63c0

in microsequencer
CYCLE_COUNT = 220
state number = 32
current pc = 0x3028
IRD = 1
CURRENT_LATCHES.IR = 0x63c0
opcode = 6
in cycle_memory
in drive_bus

in microsequencer
CYCLE_COUNT = 221
state number = 6
current pc = 0x3028
IRD = 0
j = 25
in cycle_memory
in drive_bus
busVal = 0X304a
putting busval into MAR

in microsequencer
CYCLE_COUNT = 222
state number = 25
current pc = 0x3028
IRD = 0
j = 25
in cycle_memory
Memory I/O Enabled
mem_counter = 1
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x304a
mdr = 0x7fff

in microsequencer
CYCLE_COUNT = 223
state number = 25
current pc = 0x3028
IRD = 0
j = 25
in cycle_memory
Memory I/O Enabled
mem_counter = 2
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x304a
mdr = 0x7fff

in microsequencer
CYCLE_COUNT = 224
state number = 25
current pc = 0x3028
IRD = 0
j = 25
in cycle_memory
Memory I/O Enabled
mem_counter = 3
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x304a
mdr = 0x7fff

in microsequencer
CYCLE_COUNT = 225
state number = 25
current pc = 0x3028
IRD = 0
j = 25
in cycle_memory
Memory I/O Enabled
mem_counter = 4
Latching ready bit
incrmenting mem_counter
in drive_bus
performing word read into mdr
mar = 0x304a
mdr = 0x7fff

in microsequencer
CYCLE_COUNT = 226
state number = 25
current pc = 0x3028
IRD = 0
READY = 1, incrementing j by 2
j = 27
in cycle_memory
Memory I/O Enabled
mem_counter = 5
in drive_bus
performing word read into mdr
mar = 0x304a
mdr = 0x7fff

in microsequencer
CYCLE_COUNT = 227
state number = 27
current pc = 0x3028
IRD = 0
j = 18
in cycle_memory
in drive_bus
putting MDR onto bus
busVal = 0X7fff
loading BUS = 0x7fff, into REGS[1]

in microsequencer
CYCLE_COUNT = 228
state number = 18
current pc = 0x3028
IRD = 0
j = 33
in cycle_memory
in drive_bus
putting current pc on bus
current pc = 0x3028
putting busval into MAR
loading new pc
old PC = 0x3028, new PC = 0x302a

in microsequencer
CYCLE_COUNT = 229
state number = 33
current pc = 0x302a
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 1
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3028
mdr = 0x1c01

in microsequencer
CYCLE_COUNT = 230
state number = 33
current pc = 0x302a
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 2
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3028
mdr = 0x1c01

in microsequencer
CYCLE_COUNT = 231
state number = 33
current pc = 0x302a
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 3
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3028
mdr = 0x1c01

in microsequencer
CYCLE_COUNT = 232
state number = 33
current pc = 0x302a
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 4
Latching ready bit
incrmenting mem_counter
in drive_bus
performing word read into mdr
mar = 0x3028
mdr = 0x1c01

in microsequencer
CYCLE_COUNT = 233
state number = 33
current pc = 0x302a
IRD = 0
READY = 1, incrementing j by 2
j = 35
in cycle_memory
Memory I/O Enabled
mem_counter = 5
in drive_bus
performing word read into mdr
mar = 0x3028
mdr = 0x1c01

in microsequencer
CYCLE_COUNT = 234
state number = 35
current pc = 0x302a
IRD = 0
j = 32
in cycle_memory
in drive_bus
putting MDR onto bus
busVal = 0X1c01

in microsequencer
CYCLE_COUNT = 235
state number = 32
current pc = 0x302a
IRD = 1
CURRENT_LATCHES.IR = 0x1c01
opcode = 1
in cycle_memory
in drive_bus

in microsequencer
CYCLE_COUNT = 236
state number = 1
current pc = 0x302a
IRD = 0
j = 18
in cycle_memory
in drive_bus
putting ALU val on BUS
busVal = 0X8000
loading BUS = 0x8000, into REGS[6]

in microsequencer
CYCLE_COUNT = 237
state number = 18
current pc = 0x302a
IRD = 0
j = 33
in cycle_memory
in drive_bus
putting current pc on bus
current pc = 0x302a
putting busval into MAR
loading new pc
old PC = 0x302a, new PC = 0x302c

in microsequencer
CYCLE_COUNT = 238
state number = 33
current pc = 0x302c
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 1
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x302a
mdr = 0xee0a

in microsequencer
CYCLE_COUNT = 239
state number = 33
current pc = 0x302c
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 2
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x302a
mdr = 0xee0a

in microsequencer
CYCLE_COUNT = 240
state number = 33
current pc = 0x302c
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 3
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x302a
mdr = 0xee0a

in microsequencer
CYCLE_COUNT = 241
state number = 33
current pc = 0x302c
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 4
Latching ready bit
incrmenting mem_counter
in drive_bus
performing word read into mdr
mar = 0x302a
mdr = 0xee0a

in microsequencer
CYCLE_COUNT = 242
state number = 33
current pc = 0x302c
IRD = 0
READY = 1, incrementing j by 2
j = 35
in cycle_memory
Memory I/O Enabled
mem_counter = 5
in drive_bus
performing word read into mdr
mar = 0x302a
mdr = 0xee0a

in microsequencer
CYCLE_COUNT = 243
state number = 35
current pc = 0x302c
IRD = 0
j = 32
in cycle_memory
in drive_bus
putting MDR onto bus
busVal = 0Xee0a

in microsequencer
CYCLE_COUNT = 244
state number = 32
current pc = 0x302c
IRD = 1
CURRENT_LATCHES.IR = 0xee0a
opcode = 14
in cycle_memory
in drive_bus

in microsequencer
CYCLE_COUNT = 245
state number = 14
current pc = 0x302c
IRD = 0
j = 18
in cycle_memory
in drive_bus
busVal = 0X3040
loading BUS = 0x3040, into REGS[7]

in microsequencer
CYCLE_COUNT = 246
state number = 18
current pc = 0x302c
IRD = 0
j = 33
in cycle_memory
in drive_bus
putting current pc on bus
current pc = 0x302c
putting busval into MAR
loading new pc
old PC = 0x302c, new PC = 0x302e

in microsequencer
CYCLE_COUNT = 247
state number = 33
current pc = 0x302e
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 1
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x302c
mdr = 0x61c0

in microsequencer
CYCLE_COUNT = 248
state number = 33
current pc = 0x302e
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 2
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x302c
mdr = 0x61c0

in microsequencer
CYCLE_COUNT = 249
state number = 33
current pc = 0x302e
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 3
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x302c
mdr = 0x61c0

in microsequencer
CYCLE_COUNT = 250
state number = 33
current pc = 0x302e
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 4
Latching ready bit
incrmenting mem_counter
in drive_bus
performing word read into mdr
mar = 0x302c
mdr = 0x61c0

in microsequencer
CYCLE_COUNT = 251
state number = 33
current pc = 0x302e
IRD = 0
READY = 1, incrementing j by 2
j = 35
in cycle_memory
Memory I/O Enabled
mem_counter = 5
in drive_bus
performing word read into mdr
mar = 0x302c
mdr = 0x61c0

in microsequencer
CYCLE_COUNT = 252
state number = 35
current pc = 0x302e
IRD = 0
j = 32
in cycle_memory
in drive_bus
putting MDR onto bus
busVal = 0X61c0

in microsequencer
CYCLE_COUNT = 253
state number = 32
current pc = 0x302e
IRD = 1
CURRENT_LATCHES.IR = 0x61c0
opcode = 6
in cycle_memory
in drive_bus

in microsequencer
CYCLE_COUNT = 254
state number = 6
current pc = 0x302e
IRD = 0
j = 25
in cycle_memory
in drive_bus
busVal = 0X3040
putting busval into MAR

in microsequencer
CYCLE_COUNT = 255
state number = 25
current pc = 0x302e
IRD = 0
j = 25
in cycle_memory
Memory I/O Enabled
mem_counter = 1
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3040
mdr = 0x0000

in microsequencer
CYCLE_COUNT = 256
state number = 25
current pc = 0x302e
IRD = 0
j = 25
in cycle_memory
Memory I/O Enabled
mem_counter = 2
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3040
mdr = 0x0000

in microsequencer
CYCLE_COUNT = 257
state number = 25
current pc = 0x302e
IRD = 0
j = 25
in cycle_memory
Memory I/O Enabled
mem_counter = 3
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3040
mdr = 0x0000

in microsequencer
CYCLE_COUNT = 258
state number = 25
current pc = 0x302e
IRD = 0
j = 25
in cycle_memory
Memory I/O Enabled
mem_counter = 4
Latching ready bit
incrmenting mem_counter
in drive_bus
performing word read into mdr
mar = 0x3040
mdr = 0x0000

in microsequencer
CYCLE_COUNT = 259
state number = 25
current pc = 0x302e
IRD = 0
READY = 1, incrementing j by 2
j = 27
in cycle_memory
Memory I/O Enabled
mem_counter = 5
in drive_bus
performing word read into mdr
mar = 0x3040
mdr = 0x0000

in microsequencer
CYCLE_COUNT = 260
state number = 27
current pc = 0x302e
IRD = 0
j = 18
in cycle_memory
in drive_bus
putting MDR onto bus
busVal = 0X0000
loading BUS = 0x0000, into REGS[0]

in microsequencer
CYCLE_COUNT = 261
state number = 18
current pc = 0x302e
IRD = 0
j = 33
in cycle_memory
in drive_bus
putting current pc on bus
current pc = 0x302e
putting busval into MAR
loading new pc
old PC = 0x302e, new PC = 0x3030

in microsequencer
CYCLE_COUNT = 262
state number = 33
current pc = 0x3030
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 1
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x302e
mdr = 0x63c0

in microsequencer
CYCLE_COUNT = 263
state number = 33
current pc = 0x3030
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 2
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x302e
mdr = 0x63c0

in microsequencer
CYCLE_COUNT = 264
state number = 33
current pc = 0x3030
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 3
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x302e
mdr = 0x63c0

in microsequencer
CYCLE_COUNT = 265
state number = 33
current pc = 0x3030
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 4
Latching ready bit
incrmenting mem_counter
in drive_bus
performing word read into mdr
mar = 0x302e
mdr = 0x63c0

in microsequencer
CYCLE_COUNT = 266
state number = 33
current pc = 0x3030
IRD = 0
READY = 1, incrementing j by 2
j = 35
in cycle_memory
Memory I/O Enabled
mem_counter = 5
in drive_bus
performing word read into mdr
mar = 0x302e
mdr = 0x63c0

in microsequencer
CYCLE_COUNT = 267
state number = 35
current pc = 0x3030
IRD = 0
j = 32
in cycle_memory
in drive_bus
putting MDR onto bus
busVal = 0X63c0

in microsequencer
CYCLE_COUNT = 268
state number = 32
current pc = 0x3030
IRD = 1
CURRENT_LATCHES.IR = 0x63c0
opcode = 6
in cycle_memory
in drive_bus

in microsequencer
CYCLE_COUNT = 269
state number = 6
current pc = 0x3030
IRD = 0
j = 25
in cycle_memory
in drive_bus
busVal = 0X3040
putting busval into MAR

in microsequencer
CYCLE_COUNT = 270
state number = 25
current pc = 0x3030
IRD = 0
j = 25
in cycle_memory
Memory I/O Enabled
mem_counter = 1
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3040
mdr = 0x0000

in microsequencer
CYCLE_COUNT = 271
state number = 25
current pc = 0x3030
IRD = 0
j = 25
in cycle_memory
Memory I/O Enabled
mem_counter = 2
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3040
mdr = 0x0000

in microsequencer
CYCLE_COUNT = 272
state number = 25
current pc = 0x3030
IRD = 0
j = 25
in cycle_memory
Memory I/O Enabled
mem_counter = 3
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3040
mdr = 0x0000

in microsequencer
CYCLE_COUNT = 273
state number = 25
current pc = 0x3030
IRD = 0
j = 25
in cycle_memory
Memory I/O Enabled
mem_counter = 4
Latching ready bit
incrmenting mem_counter
in drive_bus
performing word read into mdr
mar = 0x3040
mdr = 0x0000

in microsequencer
CYCLE_COUNT = 274
state number = 25
current pc = 0x3030
IRD = 0
READY = 1, incrementing j by 2
j = 27
in cycle_memory
Memory I/O Enabled
mem_counter = 5
in drive_bus
performing word read into mdr
mar = 0x3040
mdr = 0x0000

in microsequencer
CYCLE_COUNT = 275
state number = 27
current pc = 0x3030
IRD = 0
j = 18
in cycle_memory
in drive_bus
putting MDR onto bus
busVal = 0X0000
loading BUS = 0x0000, into REGS[1]

in microsequencer
CYCLE_COUNT = 276
state number = 18
current pc = 0x3030
IRD = 0
j = 33
in cycle_memory
in drive_bus
putting current pc on bus
current pc = 0x3030
putting busval into MAR
loading new pc
old PC = 0x3030, new PC = 0x3032

in microsequencer
CYCLE_COUNT = 277
state number = 33
current pc = 0x3032
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 1
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3030
mdr = 0x10be

in microsequencer
CYCLE_COUNT = 278
state number = 33
current pc = 0x3032
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 2
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3030
mdr = 0x10be

in microsequencer
CYCLE_COUNT = 279
state number = 33
current pc = 0x3032
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 3
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3030
mdr = 0x10be

in microsequencer
CYCLE_COUNT = 280
state number = 33
current pc = 0x3032
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 4
Latching ready bit
incrmenting mem_counter
in drive_bus
performing word read into mdr
mar = 0x3030
mdr = 0x10be

in microsequencer
CYCLE_COUNT = 281
state number = 33
current pc = 0x3032
IRD = 0
READY = 1, incrementing j by 2
j = 35
in cycle_memory
Memory I/O Enabled
mem_counter = 5
in drive_bus
performing word read into mdr
mar = 0x3030
mdr = 0x10be

in microsequencer
CYCLE_COUNT = 282
state number = 35
current pc = 0x3032
IRD = 0
j = 32
in cycle_memory
in drive_bus
putting MDR onto bus
busVal = 0X10be

in microsequencer
CYCLE_COUNT = 283
state number = 32
current pc = 0x3032
IRD = 1
CURRENT_LATCHES.IR = 0x10be
opcode = 1
in cycle_memory
in drive_bus

in microsequencer
CYCLE_COUNT = 284
state number = 1
current pc = 0x3032
IRD = 0
j = 18
in cycle_memory
in drive_bus
putting ALU val on BUS
busVal = 0X0000
loading BUS = 0x0000, into REGS[0]

in microsequencer
CYCLE_COUNT = 285
state number = 18
current pc = 0x3032
IRD = 0
j = 33
in cycle_memory
in drive_bus
putting current pc on bus
current pc = 0x3032
putting busval into MAR
loading new pc
old PC = 0x3032, new PC = 0x3034

in microsequencer
CYCLE_COUNT = 286
state number = 33
current pc = 0x3034
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 1
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3032
mdr = 0x1021

in microsequencer
CYCLE_COUNT = 287
state number = 33
current pc = 0x3034
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 2
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3032
mdr = 0x1021

in microsequencer
CYCLE_COUNT = 288
state number = 33
current pc = 0x3034
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 3
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3032
mdr = 0x1021

in microsequencer
CYCLE_COUNT = 289
state number = 33
current pc = 0x3034
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 4
Latching ready bit
incrmenting mem_counter
in drive_bus
performing word read into mdr
mar = 0x3032
mdr = 0x1021

in microsequencer
CYCLE_COUNT = 290
state number = 33
current pc = 0x3034
IRD = 0
READY = 1, incrementing j by 2
j = 35
in cycle_memory
Memory I/O Enabled
mem_counter = 5
in drive_bus
performing word read into mdr
mar = 0x3032
mdr = 0x1021

in microsequencer
CYCLE_COUNT = 291
state number = 35
current pc = 0x3034
IRD = 0
j = 32
in cycle_memory
in drive_bus
putting MDR onto bus
busVal = 0X1021

in microsequencer
CYCLE_COUNT = 292
state number = 32
current pc = 0x3034
IRD = 1
CURRENT_LATCHES.IR = 0x1021
opcode = 1
in cycle_memory
in drive_bus

in microsequencer
CYCLE_COUNT = 293
state number = 1
current pc = 0x3034
IRD = 0
j = 18
in cycle_memory
in drive_bus
putting ALU val on BUS
busVal = 0X0001
loading BUS = 0x0001, into REGS[0]

in microsequencer
CYCLE_COUNT = 294
state number = 18
current pc = 0x3034
IRD = 0
j = 33
in cycle_memory
in drive_bus
putting current pc on bus
current pc = 0x3034
putting busval into MAR
loading new pc
old PC = 0x3034, new PC = 0x3036

in microsequencer
CYCLE_COUNT = 295
state number = 33
current pc = 0x3036
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 1
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3034
mdr = 0x103f

in microsequencer
CYCLE_COUNT = 296
state number = 33
current pc = 0x3036
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 2
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3034
mdr = 0x103f

in microsequencer
CYCLE_COUNT = 297
state number = 33
current pc = 0x3036
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 3
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3034
mdr = 0x103f

in microsequencer
CYCLE_COUNT = 298
state number = 33
current pc = 0x3036
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 4
Latching ready bit
incrmenting mem_counter
in drive_bus
performing word read into mdr
mar = 0x3034
mdr = 0x103f

in microsequencer
CYCLE_COUNT = 299
state number = 33
current pc = 0x3036
IRD = 0
READY = 1, incrementing j by 2
j = 35
in cycle_memory
Memory I/O Enabled
mem_counter = 5
in drive_bus
performing word read into mdr
mar = 0x3034
mdr = 0x103f

in microsequencer
CYCLE_COUNT = 300
state number = 35
current pc = 0x3036
IRD = 0
j = 32
in cycle_memory
in drive_bus
putting MDR onto bus
busVal = 0X103f

in microsequencer
CYCLE_COUNT = 301
state number = 32
current pc = 0x3036
IRD = 1
CURRENT_LATCHES.IR = 0x103f
opcode = 1
in cycle_memory
in drive_bus

in microsequencer
CYCLE_COUNT = 302
state number = 1
current pc = 0x3036
IRD = 0
j = 18
in cycle_memory
in drive_bus
putting ALU val on BUS
busVal = 0X0000
loading BUS = 0x0000, into REGS[0]

in microsequencer
CYCLE_COUNT = 303
state number = 18
current pc = 0x3036
IRD = 0
j = 33
in cycle_memory
in drive_bus
putting current pc on bus
current pc = 0x3036
putting busval into MAR
loading new pc
old PC = 0x3036, new PC = 0x3038

in microsequencer
CYCLE_COUNT = 304
state number = 33
current pc = 0x3038
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 1
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3036
mdr = 0x102f

in microsequencer
CYCLE_COUNT = 305
state number = 33
current pc = 0x3038
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 2
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3036
mdr = 0x102f

in microsequencer
CYCLE_COUNT = 306
state number = 33
current pc = 0x3038
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 3
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3036
mdr = 0x102f

in microsequencer
CYCLE_COUNT = 307
state number = 33
current pc = 0x3038
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 4
Latching ready bit
incrmenting mem_counter
in drive_bus
performing word read into mdr
mar = 0x3036
mdr = 0x102f

in microsequencer
CYCLE_COUNT = 308
state number = 33
current pc = 0x3038
IRD = 0
READY = 1, incrementing j by 2
j = 35
in cycle_memory
Memory I/O Enabled
mem_counter = 5
in drive_bus
performing word read into mdr
mar = 0x3036
mdr = 0x102f

in microsequencer
CYCLE_COUNT = 309
state number = 35
current pc = 0x3038
IRD = 0
j = 32
in cycle_memory
in drive_bus
putting MDR onto bus
busVal = 0X102f

in microsequencer
CYCLE_COUNT = 310
state number = 32
current pc = 0x3038
IRD = 1
CURRENT_LATCHES.IR = 0x102f
opcode = 1
in cycle_memory
in drive_bus

in microsequencer
CYCLE_COUNT = 311
state number = 1
current pc = 0x3038
IRD = 0
j = 18
in cycle_memory
in drive_bus
putting ALU val on BUS
busVal = 0X000f
loading BUS = 0x000f, into REGS[0]

in microsequencer
CYCLE_COUNT = 312
state number = 18
current pc = 0x3038
IRD = 0
j = 33
in cycle_memory
in drive_bus
putting current pc on bus
current pc = 0x3038
putting busval into MAR
loading new pc
old PC = 0x3038, new PC = 0x303a

in microsequencer
CYCLE_COUNT = 313
state number = 33
current pc = 0x303a
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 1
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3038
mdr = 0x102f

in microsequencer
CYCLE_COUNT = 314
state number = 33
current pc = 0x303a
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 2
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3038
mdr = 0x102f

in microsequencer
CYCLE_COUNT = 315
state number = 33
current pc = 0x303a
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 3
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x3038
mdr = 0x102f

in microsequencer
CYCLE_COUNT = 316
state number = 33
current pc = 0x303a
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 4
Latching ready bit
incrmenting mem_counter
in drive_bus
performing word read into mdr
mar = 0x3038
mdr = 0x102f

in microsequencer
CYCLE_COUNT = 317
state number = 33
current pc = 0x303a
IRD = 0
READY = 1, incrementing j by 2
j = 35
in cycle_memory
Memory I/O Enabled
mem_counter = 5
in drive_bus
performing word read into mdr
mar = 0x3038
mdr = 0x102f

in microsequencer
CYCLE_COUNT = 318
state number = 35
current pc = 0x303a
IRD = 0
j = 32
in cycle_memory
in drive_bus
putting MDR onto bus
busVal = 0X102f

in microsequencer
CYCLE_COUNT = 319
state number = 32
current pc = 0x303a
IRD = 1
CURRENT_LATCHES.IR = 0x102f
opcode = 1
in cycle_memory
in drive_bus

in microsequencer
CYCLE_COUNT = 320
state number = 1
current pc = 0x303a
IRD = 0
j = 18
in cycle_memory
in drive_bus
putting ALU val on BUS
busVal = 0X001e
loading BUS = 0x001e, into REGS[0]

in microsequencer
CYCLE_COUNT = 321
state number = 18
current pc = 0x303a
IRD = 0
j = 33
in cycle_memory
in drive_bus
putting current pc on bus
current pc = 0x303a
putting busval into MAR
loading new pc
old PC = 0x303a, new PC = 0x303c

in microsequencer
CYCLE_COUNT = 322
state number = 33
current pc = 0x303c
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 1
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x303a
mdr = 0x1270

in microsequencer
CYCLE_COUNT = 323
state number = 33
current pc = 0x303c
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 2
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x303a
mdr = 0x1270

in microsequencer
CYCLE_COUNT = 324
state number = 33
current pc = 0x303c
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 3
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x303a
mdr = 0x1270

in microsequencer
CYCLE_COUNT = 325
state number = 33
current pc = 0x303c
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 4
Latching ready bit
incrmenting mem_counter
in drive_bus
performing word read into mdr
mar = 0x303a
mdr = 0x1270

in microsequencer
CYCLE_COUNT = 326
state number = 33
current pc = 0x303c
IRD = 0
READY = 1, incrementing j by 2
j = 35
in cycle_memory
Memory I/O Enabled
mem_counter = 5
in drive_bus
performing word read into mdr
mar = 0x303a
mdr = 0x1270

in microsequencer
CYCLE_COUNT = 327
state number = 35
current pc = 0x303c
IRD = 0
j = 32
in cycle_memory
in drive_bus
putting MDR onto bus
busVal = 0X1270

in microsequencer
CYCLE_COUNT = 328
state number = 32
current pc = 0x303c
IRD = 1
CURRENT_LATCHES.IR = 0x1270
opcode = 1
in cycle_memory
in drive_bus

in microsequencer
CYCLE_COUNT = 329
state number = 1
current pc = 0x303c
IRD = 0
j = 18
in cycle_memory
in drive_bus
putting ALU val on BUS
busVal = 0Xfff0
loading BUS = 0xfff0, into REGS[1]

in microsequencer
CYCLE_COUNT = 330
state number = 18
current pc = 0x303c
IRD = 0
j = 33
in cycle_memory
in drive_bus
putting current pc on bus
current pc = 0x303c
putting busval into MAR
loading new pc
old PC = 0x303c, new PC = 0x303e

in microsequencer
CYCLE_COUNT = 331
state number = 33
current pc = 0x303e
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 1
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x303c
mdr = 0x1270

in microsequencer
CYCLE_COUNT = 332
state number = 33
current pc = 0x303e
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 2
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x303c
mdr = 0x1270

in microsequencer
CYCLE_COUNT = 333
state number = 33
current pc = 0x303e
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 3
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x303c
mdr = 0x1270

in microsequencer
CYCLE_COUNT = 334
state number = 33
current pc = 0x303e
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 4
Latching ready bit
incrmenting mem_counter
in drive_bus
performing word read into mdr
mar = 0x303c
mdr = 0x1270

in microsequencer
CYCLE_COUNT = 335
state number = 33
current pc = 0x303e
IRD = 0
READY = 1, incrementing j by 2
j = 35
in cycle_memory
Memory I/O Enabled
mem_counter = 5
in drive_bus
performing word read into mdr
mar = 0x303c
mdr = 0x1270

in microsequencer
CYCLE_COUNT = 336
state number = 35
current pc = 0x303e
IRD = 0
j = 32
in cycle_memory
in drive_bus
putting MDR onto bus
busVal = 0X1270

in microsequencer
CYCLE_COUNT = 337
state number = 32
current pc = 0x303e
IRD = 1
CURRENT_LATCHES.IR = 0x1270
opcode = 1
in cycle_memory
in drive_bus

in microsequencer
CYCLE_COUNT = 338
state number = 1
current pc = 0x303e
IRD = 0
j = 18
in cycle_memory
in drive_bus
putting ALU val on BUS
busVal = 0Xffe0
loading BUS = 0xffe0, into REGS[1]

in microsequencer
CYCLE_COUNT = 339
state number = 18
current pc = 0x303e
IRD = 0
j = 33
in cycle_memory
in drive_bus
putting current pc on bus
current pc = 0x303e
putting busval into MAR
loading new pc
old PC = 0x303e, new PC = 0x3040

in microsequencer
CYCLE_COUNT = 340
state number = 33
current pc = 0x3040
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 1
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x303e
mdr = 0xf025

in microsequencer
CYCLE_COUNT = 341
state number = 33
current pc = 0x3040
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 2
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x303e
mdr = 0xf025

in microsequencer
CYCLE_COUNT = 342
state number = 33
current pc = 0x3040
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 3
incrementing mem_counter
in drive_bus
performing word read into mdr
mar = 0x303e
mdr = 0xf025

in microsequencer
CYCLE_COUNT = 343
state number = 33
current pc = 0x3040
IRD = 0
j = 33
in cycle_memory
Memory I/O Enabled
mem_counter = 4
Latching ready bit
incrmenting mem_counter
in drive_bus
performing word read into mdr
mar = 0x303e
mdr = 0xf025

in microsequencer
CYCLE_COUNT = 344
state number = 33
current pc = 0x3040
IRD = 0
READY = 1, incrementing j by 2
j = 35
in cycle_memory
Memory I/O Enabled
mem_counter = 5
in drive_bus
performing word read into mdr
mar = 0x303e
mdr = 0xf025

in microsequencer
CYCLE_COUNT = 345
state number = 35
current pc = 0x3040
IRD = 0
j = 32
in cycle_memory
in drive_bus
putting MDR onto bus
busVal = 0Xf025

in microsequencer
CYCLE_COUNT = 346
state number = 32
current pc = 0x3040
IRD = 1
CURRENT_LATCHES.IR = 0xf025
opcode = 15
in cycle_memory
in drive_bus

in microsequencer
CYCLE_COUNT = 347
state number = 15
current pc = 0x3040
IRD = 0
j = 28
in cycle_memory
in drive_bus
marmux = 0, putting lshf(zext(IR)) on bus
IR = 0xf025
busVal = 0X004a
putting busval into MAR

in microsequencer
CYCLE_COUNT = 348
state number = 28
current pc = 0x3040
IRD = 0
j = 28
in cycle_memory
Memory I/O Enabled
mem_counter = 1
incrementing mem_counter
in drive_bus
putting current pc on bus
current pc = 0x3040
performing word read into mdr
mar = 0x004a
mdr = 0x0000
loading BUS = 0x3040, into REGS[7]

in microsequencer
CYCLE_COUNT = 349
state number = 28
current pc = 0x3040
IRD = 0
j = 28
in cycle_memory
Memory I/O Enabled
mem_counter = 2
incrementing mem_counter
in drive_bus
putting current pc on bus
current pc = 0x3040
performing word read into mdr
mar = 0x004a
mdr = 0x0000
loading BUS = 0x3040, into REGS[7]

in microsequencer
CYCLE_COUNT = 350
state number = 28
current pc = 0x3040
IRD = 0
j = 28
in cycle_memory
Memory I/O Enabled
mem_counter = 3
incrementing mem_counter
in drive_bus
putting current pc on bus
current pc = 0x3040
performing word read into mdr
mar = 0x004a
mdr = 0x0000
loading BUS = 0x3040, into REGS[7]

in microsequencer
CYCLE_COUNT = 351
state number = 28
current pc = 0x3040
IRD = 0
j = 28
in cycle_memory
Memory I/O Enabled
mem_counter = 4
Latching ready bit
incrmenting mem_counter
in drive_bus
putting current pc on bus
current pc = 0x3040
performing word read into mdr
mar = 0x004a
mdr = 0x0000
loading BUS = 0x3040, into REGS[7]

in microsequencer
CYCLE_COUNT = 352
state number = 28
current pc = 0x3040
IRD = 0
READY = 1, incrementing j by 2
j = 30
in cycle_memory
Memory I/O Enabled
mem_counter = 5
in drive_bus
putting current pc on bus
current pc = 0x3040
performing word read into mdr
mar = 0x004a
mdr = 0x0000
loading BUS = 0x3040, into REGS[7]

in microsequencer
CYCLE_COUNT = 353
state number = 30
current pc = 0x3040
IRD = 0
j = 18
in cycle_memory
in drive_bus
putting MDR onto bus
busVal = 0X0000
loading new pc
old PC = 0x3040, new PC = 0x0000

Simulator halted

LC-3b-SIM> 

Current register/bus values :
-------------------------------------
Cycle Count  : 354
PC           : 0x0000
IR           : 0xf025
STATE_NUMBER : 0x0012

BUS          : 0x0000
MDR          : 0x0000
MAR          : 0x004a
CCs: N = 1  Z = 0  P = 0
Registers:
0: 0x001e
1: 0xffe0
2: 0x0002
3: 0x0000
4: 0xfffe
5: 0xffff
6: 0x8000
7: 0x3040

LC-3b-SIM> 
Bye.
