SS_Relays/Generic_Relay_v2_1/CS Modified PLL/Discrete  Mean value/Gain/Gain
0
F64
1
SS_Relays/Generic_Relay_v2_1/CS Modified PLL/Discrete  Mean value/Gain1/Gain
8
F64
1
SS_Relays/Generic_Relay_v2_1/CS Modified PLL1/Discrete  Mean value/Gain/Gain
16
F64
1
SS_Relays/Generic_Relay_v2_1/CS Modified PLL1/Discrete  Mean value/Gain1/Gain
24
F64
1
SS_Relays/Generic_Relay_v2_1/PQ_Calculator/Discrete  Mean value2/Gain/Gain
32
F64
1
SS_Relays/Generic_Relay_v2_1/PQ_Calculator/Discrete  Mean value2/Gain1/Gain
40
F64
1
SS_Relays/Generic_Relay_v2_1/RMS_Calculator/Discrete  Mean value6/Gain/Gain
48
F64
1
SS_Relays/Generic_Relay_v2_1/RMS_Calculator/Discrete  Mean value6/Gain1/Gain
56
F64
1
SS_Relays/Generic_Relay_v2_1/RMS_Calculator1/Discrete  Mean value6/Gain/Gain
64
F64
1
SS_Relays/Generic_Relay_v2_1/RMS_Calculator1/Discrete  Mean value6/Gain1/Gain
72
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/RMS/Discrete  Mean value6/Gain/Gain
80
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/RMS/Discrete  Mean value6/Gain1/Gain
88
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value/Correction subsystem/Gain1/Gain
96
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value1/Correction subsystem/Gain1/Gain
104
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Automatic Gain Control/Gain/InitialOutput
112
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Gain1/Gain
120
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value/Integ4/gainval
128
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value/Integ4/InitialCondition
136
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value/To avoid division by zero/UpperLimit
144
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value/To avoid division by zero/LowerLimit
152
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value/Gain/Gain
160
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value/Correction subsystem/Unit Delay/InitialCondition
168
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value/Step/Time
176
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value/Step/Before
184
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value/Step/After
192
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value/Constant/Value
200
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value/Switch/Threshold
208
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value1/Integ4/gainval
216
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value1/Integ4/InitialCondition
224
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value1/To avoid division by zero/UpperLimit
232
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value1/To avoid division by zero/LowerLimit
240
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value1/Gain/Gain
248
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value1/Correction subsystem/Unit Delay/InitialCondition
256
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value1/Step/Time
264
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value1/Step/Before
272
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value1/Step/After
280
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value1/Constant/Value
288
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value1/Switch/Threshold
296
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Rad->Deg./Gain
304
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Automatic Gain Control/Saturation/UpperLimit
312
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Automatic Gain Control/Saturation/LowerLimit
320
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Variable Frequency Mean value/Correction subsystem/Gain1/Gain
328
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value/Correction subsystem/Gain1/Gain
336
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value1/Correction subsystem/Gain1/Gain
344
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Automatic Gain Control/Gain/InitialOutput
352
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Gain1/Gain
360
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value/Integ4/gainval
368
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value/Integ4/InitialCondition
376
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value/To avoid division by zero/UpperLimit
384
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value/To avoid division by zero/LowerLimit
392
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value/Gain/Gain
400
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value/Correction subsystem/Unit Delay/InitialCondition
408
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value/Step/Time
416
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value/Step/Before
424
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value/Step/After
432
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value/Constant/Value
440
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value/Switch/Threshold
448
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value1/Integ4/gainval
456
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value1/Integ4/InitialCondition
464
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value1/To avoid division by zero/UpperLimit
472
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value1/To avoid division by zero/LowerLimit
480
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value1/Gain/Gain
488
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value1/Correction subsystem/Unit Delay/InitialCondition
496
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value1/Step/Time
504
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value1/Step/Before
512
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value1/Step/After
520
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value1/Constant/Value
528
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value1/Switch/Threshold
536
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Rad->Deg./Gain
544
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Automatic Gain Control/Saturation/UpperLimit
552
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Automatic Gain Control/Saturation/LowerLimit
560
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Variable Frequency Mean value/Correction subsystem/Gain1/Gain
568
F64
1
SS_Relays/Generic_Relay_v2_1/Relay_param/group#1 - gridtied parameters/Value
576
F64
7
SS_Relays/Generic_Relay_v2_1/Relay_param/group#2 - islanded parameters/Value
632
F64
7
SS_Relays/Generic_Relay_v2_2/CS Modified PLL/Discrete  Mean value/Gain/Gain
688
F64
1
SS_Relays/Generic_Relay_v2_2/CS Modified PLL/Discrete  Mean value/Gain1/Gain
696
F64
1
SS_Relays/Generic_Relay_v2_2/CS Modified PLL1/Discrete  Mean value/Gain/Gain
704
F64
1
SS_Relays/Generic_Relay_v2_2/CS Modified PLL1/Discrete  Mean value/Gain1/Gain
712
F64
1
SS_Relays/Generic_Relay_v2_2/PQ_Calculator/Discrete  Mean value2/Gain/Gain
720
F64
1
SS_Relays/Generic_Relay_v2_2/PQ_Calculator/Discrete  Mean value2/Gain1/Gain
728
F64
1
SS_Relays/Generic_Relay_v2_2/RMS_Calculator/Discrete  Mean value6/Gain/Gain
736
F64
1
SS_Relays/Generic_Relay_v2_2/RMS_Calculator/Discrete  Mean value6/Gain1/Gain
744
F64
1
SS_Relays/Generic_Relay_v2_2/RMS_Calculator1/Discrete  Mean value6/Gain/Gain
752
F64
1
SS_Relays/Generic_Relay_v2_2/RMS_Calculator1/Discrete  Mean value6/Gain1/Gain
760
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/RMS/Discrete  Mean value6/Gain/Gain
768
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/RMS/Discrete  Mean value6/Gain1/Gain
776
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value/Correction subsystem/Gain1/Gain
784
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value1/Correction subsystem/Gain1/Gain
792
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Automatic Gain Control/Gain/InitialOutput
800
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Gain1/Gain
808
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value/Integ4/gainval
816
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value/Integ4/InitialCondition
824
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value/To avoid division by zero/UpperLimit
832
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value/To avoid division by zero/LowerLimit
840
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value/Gain/Gain
848
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value/Correction subsystem/Unit Delay/InitialCondition
856
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value/Step/Time
864
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value/Step/Before
872
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value/Step/After
880
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value/Constant/Value
888
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value/Switch/Threshold
896
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value1/Integ4/gainval
904
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value1/Integ4/InitialCondition
912
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value1/To avoid division by zero/UpperLimit
920
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value1/To avoid division by zero/LowerLimit
928
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value1/Gain/Gain
936
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value1/Correction subsystem/Unit Delay/InitialCondition
944
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value1/Step/Time
952
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value1/Step/Before
960
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value1/Step/After
968
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value1/Constant/Value
976
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value1/Switch/Threshold
984
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Rad->Deg./Gain
992
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Automatic Gain Control/Saturation/UpperLimit
1000
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Automatic Gain Control/Saturation/LowerLimit
1008
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Variable Frequency Mean value/Correction subsystem/Gain1/Gain
1016
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value/Correction subsystem/Gain1/Gain
1024
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value1/Correction subsystem/Gain1/Gain
1032
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Automatic Gain Control/Gain/InitialOutput
1040
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Gain1/Gain
1048
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value/Integ4/gainval
1056
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value/Integ4/InitialCondition
1064
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value/To avoid division by zero/UpperLimit
1072
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value/To avoid division by zero/LowerLimit
1080
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value/Gain/Gain
1088
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value/Correction subsystem/Unit Delay/InitialCondition
1096
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value/Step/Time
1104
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value/Step/Before
1112
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value/Step/After
1120
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value/Constant/Value
1128
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value/Switch/Threshold
1136
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value1/Integ4/gainval
1144
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value1/Integ4/InitialCondition
1152
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value1/To avoid division by zero/UpperLimit
1160
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value1/To avoid division by zero/LowerLimit
1168
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value1/Gain/Gain
1176
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value1/Correction subsystem/Unit Delay/InitialCondition
1184
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value1/Step/Time
1192
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value1/Step/Before
1200
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value1/Step/After
1208
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value1/Constant/Value
1216
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Discrete Variable Frequency Mean value1/Switch/Threshold
1224
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Automatic Gain Control/Discrete PLL-Driven  Fundamental Value/Rad->Deg./Gain
1232
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Automatic Gain Control/Saturation/UpperLimit
1240
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Automatic Gain Control/Saturation/LowerLimit
1248
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Variable Frequency Mean value/Correction subsystem/Gain1/Gain
1256
F64
1
SS_Relays/Generic_Relay_v2_2/Relay_param/group#1 - gridtied parameters/Value
1264
F64
7
SS_Relays/Generic_Relay_v2_2/Relay_param/group#2 - islanded parameters/Value
1320
F64
7
SS_Relays/Generic_Relay_v2_1/Memory1/X0
1464
F64
1
SS_Relays/Generic_Relay_v2_1/Memory8/X0
1472
F64
1
SS_Relays/Generic_Relay_v2_1/Memory3/X0
1480
F64
1
SS_Relays/Generic_Relay_v2_1/Memory3/X0
1488
F64
1
SS_Relays/Generic_Relay_v2_1/Memory3/X0
1496
F64
1
SS_Relays/Generic_Relay_v2_1/Memory3/X0
1504
F64
1
SS_Relays/Generic_Relay_v2_1/Memory3/X0
1512
F64
1
SS_Relays/Generic_Relay_v2_1/Memory3/X0
1520
F64
1
SS_Relays/Generic_Relay_v2_1/Memory3/X0
1528
F64
1
SS_Relays/Generic_Relay_v2_1/Memory3/X0
1536
F64
1
SS_Relays/Generic_Relay_v2_1/Memory3/X0
1544
F64
1
SS_Relays/Generic_Relay_v2_1/Memory3/X0
1552
F64
1
SS_Relays/Generic_Relay_v2_2/Memory1/X0
1560
F64
1
SS_Relays/Generic_Relay_v2_2/Memory8/X0
1568
F64
1
SS_Relays/Generic_Relay_v2_2/Memory3/X0
1576
F64
1
SS_Relays/Generic_Relay_v2_2/Memory3/X0
1584
F64
1
SS_Relays/Generic_Relay_v2_2/Memory3/X0
1592
F64
1
SS_Relays/Generic_Relay_v2_2/Memory3/X0
1600
F64
1
SS_Relays/Generic_Relay_v2_2/Memory3/X0
1608
F64
1
SS_Relays/Generic_Relay_v2_2/Memory3/X0
1616
F64
1
SS_Relays/Generic_Relay_v2_2/Memory3/X0
1624
F64
1
SS_Relays/Generic_Relay_v2_2/Memory3/X0
1632
F64
1
SS_Relays/Generic_Relay_v2_2/Memory3/X0
1640
F64
1
SS_Relays/Generic_Relay_v2_2/Memory3/X0
1648
F64
1
SS_Relays/Generic_Relay_v2_1/Relay_param/base parameters/Value
1752
F64
8
SS_Relays/Generic_Relay_v2_1/CS Modified PLL/Discrete-Time Integrator/gainval
1816
F64
1
SS_Relays/Generic_Relay_v2_1/CS Modified PLL/Discrete-Time Integrator/InitialCondition
1824
F64
1
SS_Relays/Generic_Relay_v2_1/CS Modified PLL/Constant4/Value
1832
F64
1
SS_Relays/Generic_Relay_v2_1/CS Modified PLL/abc_to_dq0 Transformation/K1/Value
1840
F64
1
SS_Relays/Generic_Relay_v2_1/CS Modified PLL/abc_to_dq0 Transformation/K2/Value
1848
F64
1
SS_Relays/Generic_Relay_v2_1/CS Modified PLL/Discrete  Mean value/Integ4/gainval
1856
F64
1
SS_Relays/Generic_Relay_v2_1/CS Modified PLL/Discrete  Mean value/Integ4/InitialCondition
1864
F64
1
SS_Relays/Generic_Relay_v2_1/CS Modified PLL/Discrete  Mean value/K1/Value
1872
F64
1
SS_Relays/Generic_Relay_v2_1/CS Modified PLL/Discrete  Mean value/K2/Value
1880
F64
1
SS_Relays/Generic_Relay_v2_1/CS Modified PLL/Discrete  Mean value/Unit Delay/InitialCondition
1888
F64
1
SS_Relays/Generic_Relay_v2_1/CS Modified PLL/Discrete  Mean value/Step/Time
1896
F64
1
SS_Relays/Generic_Relay_v2_1/CS Modified PLL/Discrete  Mean value/Step/Before
1904
F64
1
SS_Relays/Generic_Relay_v2_1/CS Modified PLL/Discrete  Mean value/Step/After
1912
F64
1
SS_Relays/Generic_Relay_v2_1/CS Modified PLL/Discrete  Mean value/Constant/Value
1920
F64
1
SS_Relays/Generic_Relay_v2_1/CS Modified PLL/Discrete  Mean value/Switch/Threshold
1928
F64
1
SS_Relays/Generic_Relay_v2_1/CS Modified PLL/Controller/Kp4/Gain
1936
F64
1
SS_Relays/Generic_Relay_v2_1/CS Modified PLL/Controller/Discrete-Time Integrator/gainval
1944
F64
1
SS_Relays/Generic_Relay_v2_1/CS Modified PLL/Controller/Discrete-Time Integrator/InitialCondition
1952
F64
1
SS_Relays/Generic_Relay_v2_1/CS Modified PLL/Controller/Discrete-Time Integrator/UpperSaturationLimit
1960
F64
1
SS_Relays/Generic_Relay_v2_1/CS Modified PLL/Controller/Discrete-Time Integrator/LowerSaturationLimit
1968
F64
1
SS_Relays/Generic_Relay_v2_1/CS Modified PLL/Controller/Kp6/Gain
1976
F64
1
SS_Relays/Generic_Relay_v2_1/CS Modified PLL/Controller/Discrete Derivative/TSamp/WtEt
1984
F64
1
SS_Relays/Generic_Relay_v2_1/CS Modified PLL/Controller/Discrete Derivative/UD/InitialCondition
1992
F64
1
SS_Relays/Generic_Relay_v2_1/CS Modified PLL/Controller/Saturation2/UpperLimit
2000
F64
1
SS_Relays/Generic_Relay_v2_1/CS Modified PLL/Controller/Saturation2/LowerLimit
2008
F64
1
SS_Relays/Generic_Relay_v2_1/CS Modified PLL/Gain10/Gain
2016
F64
1
SS_Relays/Generic_Relay_v2_1/CS Modified PLL/Discrete Rate Limiter/Unit  Delay/InitialCondition
2024
F64
1
SS_Relays/Generic_Relay_v2_1/CS Modified PLL/Discrete Rate Limiter/Saturation/UpperLimit
2032
F64
1
SS_Relays/Generic_Relay_v2_1/CS Modified PLL/Discrete Rate Limiter/Saturation/LowerLimit
2040
F64
1
SS_Relays/Generic_Relay_v2_1/CS Modified PLL/2nd-Order Filter/Discrete State-Space/A
2048
F64
4
SS_Relays/Generic_Relay_v2_1/CS Modified PLL/2nd-Order Filter/Discrete State-Space/B
2080
F64
2
SS_Relays/Generic_Relay_v2_1/CS Modified PLL/2nd-Order Filter/Discrete State-Space/C
2096
F64
2
SS_Relays/Generic_Relay_v2_1/CS Modified PLL/2nd-Order Filter/Discrete State-Space/D
2112
F64
1
SS_Relays/Generic_Relay_v2_1/CS Modified PLL/2nd-Order Filter/Discrete State-Space/X0
2120
F64
2
SS_Relays/Generic_Relay_v2_1/CS Modified PLL/Controller/Kp5/Gain
2136
F64
1
SS_Relays/Generic_Relay_v2_1/CS Modified PLL/Unit Delay/InitialCondition
2144
F64
1
SS_Relays/Generic_Relay_v2_1/CS Modified PLL/abc_to_dq0 Transformation/Gain1/Gain
2152
F64
1
SS_Relays/Generic_Relay_v2_1/Gain21/Gain
2160
F64
1
SS_Relays/Generic_Relay_v2_1/CS Modified PLL1/Discrete-Time Integrator/gainval
2168
F64
1
SS_Relays/Generic_Relay_v2_1/CS Modified PLL1/Discrete-Time Integrator/InitialCondition
2176
F64
1
SS_Relays/Generic_Relay_v2_1/CS Modified PLL1/Constant4/Value
2184
F64
1
SS_Relays/Generic_Relay_v2_1/CS Modified PLL1/abc_to_dq0 Transformation/K1/Value
2192
F64
1
SS_Relays/Generic_Relay_v2_1/CS Modified PLL1/abc_to_dq0 Transformation/K2/Value
2200
F64
1
SS_Relays/Generic_Relay_v2_1/CS Modified PLL1/Discrete  Mean value/Integ4/gainval
2208
F64
1
SS_Relays/Generic_Relay_v2_1/CS Modified PLL1/Discrete  Mean value/Integ4/InitialCondition
2216
F64
1
SS_Relays/Generic_Relay_v2_1/CS Modified PLL1/Discrete  Mean value/K1/Value
2224
F64
1
SS_Relays/Generic_Relay_v2_1/CS Modified PLL1/Discrete  Mean value/K2/Value
2232
F64
1
SS_Relays/Generic_Relay_v2_1/CS Modified PLL1/Discrete  Mean value/Unit Delay/InitialCondition
2240
F64
1
SS_Relays/Generic_Relay_v2_1/CS Modified PLL1/Discrete  Mean value/Step/Time
2248
F64
1
SS_Relays/Generic_Relay_v2_1/CS Modified PLL1/Discrete  Mean value/Step/Before
2256
F64
1
SS_Relays/Generic_Relay_v2_1/CS Modified PLL1/Discrete  Mean value/Step/After
2264
F64
1
SS_Relays/Generic_Relay_v2_1/CS Modified PLL1/Discrete  Mean value/Constant/Value
2272
F64
1
SS_Relays/Generic_Relay_v2_1/CS Modified PLL1/Discrete  Mean value/Switch/Threshold
2280
F64
1
SS_Relays/Generic_Relay_v2_1/CS Modified PLL1/Controller/Kp4/Gain
2288
F64
1
SS_Relays/Generic_Relay_v2_1/CS Modified PLL1/Controller/Discrete-Time Integrator/gainval
2296
F64
1
SS_Relays/Generic_Relay_v2_1/CS Modified PLL1/Controller/Discrete-Time Integrator/InitialCondition
2304
F64
1
SS_Relays/Generic_Relay_v2_1/CS Modified PLL1/Controller/Discrete-Time Integrator/UpperSaturationLimit
2312
F64
1
SS_Relays/Generic_Relay_v2_1/CS Modified PLL1/Controller/Discrete-Time Integrator/LowerSaturationLimit
2320
F64
1
SS_Relays/Generic_Relay_v2_1/CS Modified PLL1/Controller/Kp6/Gain
2328
F64
1
SS_Relays/Generic_Relay_v2_1/CS Modified PLL1/Controller/Discrete Derivative/TSamp/WtEt
2336
F64
1
SS_Relays/Generic_Relay_v2_1/CS Modified PLL1/Controller/Discrete Derivative/UD/InitialCondition
2344
F64
1
SS_Relays/Generic_Relay_v2_1/CS Modified PLL1/Controller/Saturation2/UpperLimit
2352
F64
1
SS_Relays/Generic_Relay_v2_1/CS Modified PLL1/Controller/Saturation2/LowerLimit
2360
F64
1
SS_Relays/Generic_Relay_v2_1/CS Modified PLL1/Gain10/Gain
2368
F64
1
SS_Relays/Generic_Relay_v2_1/CS Modified PLL1/Discrete Rate Limiter/Unit  Delay/InitialCondition
2376
F64
1
SS_Relays/Generic_Relay_v2_1/CS Modified PLL1/Discrete Rate Limiter/Saturation/UpperLimit
2384
F64
1
SS_Relays/Generic_Relay_v2_1/CS Modified PLL1/Discrete Rate Limiter/Saturation/LowerLimit
2392
F64
1
SS_Relays/Generic_Relay_v2_1/CS Modified PLL1/2nd-Order Filter/Discrete State-Space/A
2400
F64
4
SS_Relays/Generic_Relay_v2_1/CS Modified PLL1/2nd-Order Filter/Discrete State-Space/B
2432
F64
2
SS_Relays/Generic_Relay_v2_1/CS Modified PLL1/2nd-Order Filter/Discrete State-Space/C
2448
F64
2
SS_Relays/Generic_Relay_v2_1/CS Modified PLL1/2nd-Order Filter/Discrete State-Space/D
2464
F64
1
SS_Relays/Generic_Relay_v2_1/CS Modified PLL1/2nd-Order Filter/Discrete State-Space/X0
2472
F64
2
SS_Relays/Generic_Relay_v2_1/CS Modified PLL1/Controller/Kp5/Gain
2488
F64
1
SS_Relays/Generic_Relay_v2_1/CS Modified PLL1/Unit Delay/InitialCondition
2496
F64
1
SS_Relays/Generic_Relay_v2_1/CS Modified PLL1/abc_to_dq0 Transformation/Gain1/Gain
2504
F64
1
SS_Relays/Generic_Relay_v2_1/PQ_Calculator/3-phase  Instantaneous  Active & Reactive Power/pu->V/Gain
2512
F64
1
SS_Relays/Generic_Relay_v2_1/PQ_Calculator/Discrete  Mean value2/Integ4/gainval
2520
F64
1
SS_Relays/Generic_Relay_v2_1/PQ_Calculator/Discrete  Mean value2/Integ4/InitialCondition
2528
F64
1
SS_Relays/Generic_Relay_v2_1/PQ_Calculator/Discrete  Mean value2/K1/Value
2536
F64
1
SS_Relays/Generic_Relay_v2_1/PQ_Calculator/Discrete  Mean value2/K2/Value
2544
F64
1
SS_Relays/Generic_Relay_v2_1/PQ_Calculator/Discrete  Mean value2/Unit Delay/InitialCondition
2552
F64
1
SS_Relays/Generic_Relay_v2_1/PQ_Calculator/Discrete  Mean value2/Step/Time
2560
F64
1
SS_Relays/Generic_Relay_v2_1/PQ_Calculator/Discrete  Mean value2/Step/Before
2568
F64
1
SS_Relays/Generic_Relay_v2_1/PQ_Calculator/Discrete  Mean value2/Step/After
2576
F64
1
SS_Relays/Generic_Relay_v2_1/PQ_Calculator/Discrete  Mean value2/Constant/Value
2584
F64
1
SS_Relays/Generic_Relay_v2_1/PQ_Calculator/Discrete  Mean value2/Switch/Threshold
2592
F64
1
SS_Relays/Generic_Relay_v2_1/Complex Power and Power Factor/Compare To Constant/Constant/Value
2600
F64
1
SS_Relays/Generic_Relay_v2_1/Complex Power and Power Factor/Compare To Constant1/Constant/Value
2608
F64
1
SS_Relays/Generic_Relay_v2_1/Complex Power and Power Factor/Importing=TRUE Exporting=FALSE/Constant/Value
2616
F64
1
SS_Relays/Generic_Relay_v2_1/Complex Power and Power Factor/Lagging (Pushing VARs)=TRUE Leading (Pulling VARs)=FALSE/Constant/Value
2624
F64
1
SS_Relays/Generic_Relay_v2_1/Complex Power and Power Factor/Unit Delay Enabled/FixPt Unit Delay1/InitialCondition
2632
F64
1
SS_Relays/Generic_Relay_v2_1/Constant1/Value
2640
F64
1
SS_Relays/Generic_Relay_v2_1/Constant2/Value
2648
F64
1
SS_Relays/Generic_Relay_v2_1/Constant4/Value
2656
F64
1
SS_Relays/Generic_Relay_v2_1/relay_protection_functions/a4/Value
2664
F64
1
SS_Relays/Generic_Relay_v2_1/RMS_Calculator/Discrete  Mean value6/Integ4/gainval
2760
F64
1
SS_Relays/Generic_Relay_v2_1/RMS_Calculator/Discrete  Mean value6/Integ4/InitialCondition
2768
F64
1
SS_Relays/Generic_Relay_v2_1/RMS_Calculator/Discrete  Mean value6/K1/Value
2776
F64
1
SS_Relays/Generic_Relay_v2_1/RMS_Calculator/Discrete  Mean value6/K2/Value
2784
F64
1
SS_Relays/Generic_Relay_v2_1/RMS_Calculator/Discrete  Mean value6/Unit Delay/InitialCondition
2792
F64
1
SS_Relays/Generic_Relay_v2_1/RMS_Calculator/Discrete  Mean value6/Step/Time
2800
F64
1
SS_Relays/Generic_Relay_v2_1/RMS_Calculator/Discrete  Mean value6/Step/Before
2808
F64
1
SS_Relays/Generic_Relay_v2_1/RMS_Calculator/Discrete  Mean value6/Step/After
2816
F64
1
SS_Relays/Generic_Relay_v2_1/RMS_Calculator/Discrete  Mean value6/Constant/Value
2824
F64
1
SS_Relays/Generic_Relay_v2_1/RMS_Calculator/Discrete  Mean value6/Switch/Threshold
2832
F64
1
SS_Relays/Generic_Relay_v2_1/RMS_Calculator1/Discrete  Mean value6/Integ4/gainval
2840
F64
1
SS_Relays/Generic_Relay_v2_1/RMS_Calculator1/Discrete  Mean value6/Integ4/InitialCondition
2848
F64
1
SS_Relays/Generic_Relay_v2_1/RMS_Calculator1/Discrete  Mean value6/K1/Value
2856
F64
1
SS_Relays/Generic_Relay_v2_1/RMS_Calculator1/Discrete  Mean value6/K2/Value
2864
F64
1
SS_Relays/Generic_Relay_v2_1/RMS_Calculator1/Discrete  Mean value6/Unit Delay/InitialCondition
2872
F64
1
SS_Relays/Generic_Relay_v2_1/RMS_Calculator1/Discrete  Mean value6/Step/Time
2880
F64
1
SS_Relays/Generic_Relay_v2_1/RMS_Calculator1/Discrete  Mean value6/Step/Before
2888
F64
1
SS_Relays/Generic_Relay_v2_1/RMS_Calculator1/Discrete  Mean value6/Step/After
2896
F64
1
SS_Relays/Generic_Relay_v2_1/RMS_Calculator1/Discrete  Mean value6/Constant/Value
2904
F64
1
SS_Relays/Generic_Relay_v2_1/RMS_Calculator1/Discrete  Mean value6/Switch/Threshold
2912
F64
1
SS_Relays/Generic_Relay_v2_1/relay_protection_functions/Gain/Gain
2920
F64
1
SS_Relays/Generic_Relay_v2_1/Relay_param/Switch/Threshold
2928
F64
1
SS_Relays/Generic_Relay_v2_1/Gain2/Gain
2936
F64
1
SS_Relays/Generic_Relay_v2_1/Gain/Gain
2944
F64
1
SS_Relays/Generic_Relay_v2_1/Gain1/Gain
2952
F64
1
SS_Relays/Generic_Relay_v2_1/Gain10/Gain
2960
F64
1
SS_Relays/Generic_Relay_v2_1/Phase_Calc1/Constant5/Value
2968
F64
1
SS_Relays/Generic_Relay_v2_1/Phase_Calc1/Constant7/Value
2976
F64
1
SS_Relays/Generic_Relay_v2_1/Gain11/Gain
2984
F64
1
SS_Relays/Generic_Relay_v2_1/Gain12/Gain
2992
F64
1
SS_Relays/Generic_Relay_v2_1/Gain13/Gain
3000
F64
1
SS_Relays/Generic_Relay_v2_1/Gain14/Gain
3008
F64
1
SS_Relays/Generic_Relay_v2_1/Gain15/Gain
3016
F64
1
SS_Relays/Generic_Relay_v2_1/Gain16/Gain
3024
F64
1
SS_Relays/Generic_Relay_v2_1/Gain17/Gain
3032
F64
1
SS_Relays/Generic_Relay_v2_1/Gain18/Gain
3040
F64
1
SS_Relays/Generic_Relay_v2_1/Gain19/Gain
3048
F64
1
SS_Relays/Generic_Relay_v2_1/Gain20/Gain
3056
F64
1
SS_Relays/Generic_Relay_v2_1/Phase_Calc/Constant6/Value
3064
F64
1
SS_Relays/Generic_Relay_v2_1/Phase_Calc/Constant8/Value
3072
F64
1
SS_Relays/Generic_Relay_v2_1/Gain3/Gain
3080
F64
1
SS_Relays/Generic_Relay_v2_1/Gain4/Gain
3088
F64
1
SS_Relays/Generic_Relay_v2_1/Phase_Calc/Constant5/Value
3096
F64
1
SS_Relays/Generic_Relay_v2_1/Phase_Calc/Constant7/Value
3104
F64
1
SS_Relays/Generic_Relay_v2_1/Gain5/Gain
3112
F64
1
SS_Relays/Generic_Relay_v2_1/Gain6/Gain
3120
F64
1
SS_Relays/Generic_Relay_v2_1/Gain7/Gain
3128
F64
1
SS_Relays/Generic_Relay_v2_1/Gain8/Gain
3136
F64
1
SS_Relays/Generic_Relay_v2_1/Phase_Calc1/Constant6/Value
3144
F64
1
SS_Relays/Generic_Relay_v2_1/Phase_Calc1/Constant8/Value
3152
F64
1
SS_Relays/Generic_Relay_v2_1/Gain9/Gain
3160
F64
1
SS_Relays/Generic_Relay_v2_1/Initial_cond_mng/never_reset/Value
3168
F64
1
SS_Relays/Generic_Relay_v2_1/Initial_cond_mng/Detect Change/Delay Input1/InitialCondition
3176
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/RMS/Discrete  Mean value6/Integ4/gainval
3184
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/RMS/Discrete  Mean value6/Integ4/InitialCondition
3192
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/RMS/Discrete  Mean value6/K1/Value
3200
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/RMS/Discrete  Mean value6/K2/Value
3208
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/RMS/Discrete  Mean value6/Unit Delay/InitialCondition
3216
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/RMS/Discrete  Mean value6/Step/Time
3224
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/RMS/Discrete  Mean value6/Step/Before
3232
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/RMS/Discrete  Mean value6/Step/After
3240
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/RMS/Discrete  Mean value6/Constant/Value
3248
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/RMS/Discrete  Mean value6/Switch/Threshold
3256
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/sqrt3/Gain
3264
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Unit Delay/InitialCondition
3272
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Unit Delay/InitialCondition
3280
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Discrete-Time Integrator/gainval
3288
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Discrete-Time Integrator/InitialCondition
3296
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Constant4/Value
3304
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Discrete-Time Integrator/gainval
3312
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Discrete-Time Integrator/InitialCondition
3320
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Constant4/Value
3328
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/Phase_Comparator/Constant3/Value
3336
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/Phase_Comparator/Radians to Degrees/Gain/Gain
3344
F64
1
SS_Relays/Generic_Relay_v2_1/Memory2/X0
3352
F64
1
SS_Relays/Generic_Relay_v2_1/Memory9/X0
3360
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Variable Frequency Mean value/Integ4/gainval
3368
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Variable Frequency Mean value/Integ4/InitialCondition
3376
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Variable Frequency Mean value/To avoid division by zero/UpperLimit
3384
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Variable Frequency Mean value/To avoid division by zero/LowerLimit
3392
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Variable Frequency Mean value/Gain/Gain
3400
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Variable Frequency Mean value/Correction subsystem/Unit Delay/InitialCondition
3408
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Variable Frequency Mean value/Step/Time
3416
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Variable Frequency Mean value/Step/Before
3424
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Variable Frequency Mean value/Step/After
3432
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Variable Frequency Mean value/Constant/Value
3440
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Variable Frequency Mean value/Switch/Threshold
3448
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Constant1/Value
3456
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Controller/Kp4/Gain
3464
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Controller/Discrete-Time Integrator/gainval
3472
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Controller/Discrete-Time Integrator/InitialCondition
3480
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Controller/Discrete-Time Integrator/UpperSaturationLimit
3488
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Controller/Discrete-Time Integrator/LowerSaturationLimit
3496
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Controller/Kp6/Gain
3504
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Controller/Discrete Derivative/TSamp/WtEt
3512
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Controller/Discrete Derivative/UD/InitialCondition
3520
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Controller/Saturation2/UpperLimit
3528
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Controller/Saturation2/LowerLimit
3536
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Gain10/Gain
3544
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Discrete Rate Limiter/Unit  Delay/InitialCondition
3552
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Discrete Rate Limiter/Saturation/UpperLimit
3560
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Discrete Rate Limiter/Saturation/LowerLimit
3568
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/2nd-Order Filter/Discrete State-Space/A
3576
F64
4
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/2nd-Order Filter/Discrete State-Space/B
3608
F64
2
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/2nd-Order Filter/Discrete State-Space/C
3624
F64
2
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/2nd-Order Filter/Discrete State-Space/D
3640
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/2nd-Order Filter/Discrete State-Space/X0
3648
F64
2
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Controller/Kp5/Gain
3664
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Variable Frequency Mean value/Integ4/gainval
3672
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Variable Frequency Mean value/Integ4/InitialCondition
3680
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Variable Frequency Mean value/To avoid division by zero/UpperLimit
3688
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Variable Frequency Mean value/To avoid division by zero/LowerLimit
3696
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Variable Frequency Mean value/Gain/Gain
3704
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Variable Frequency Mean value/Correction subsystem/Unit Delay/InitialCondition
3712
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Variable Frequency Mean value/Step/Time
3720
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Variable Frequency Mean value/Step/Before
3728
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Variable Frequency Mean value/Step/After
3736
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Variable Frequency Mean value/Constant/Value
3744
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Variable Frequency Mean value/Switch/Threshold
3752
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Constant1/Value
3760
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Controller/Kp4/Gain
3768
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Controller/Discrete-Time Integrator/gainval
3776
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Controller/Discrete-Time Integrator/InitialCondition
3784
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Controller/Discrete-Time Integrator/UpperSaturationLimit
3792
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Controller/Discrete-Time Integrator/LowerSaturationLimit
3800
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Controller/Kp6/Gain
3808
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Controller/Discrete Derivative/TSamp/WtEt
3816
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Controller/Discrete Derivative/UD/InitialCondition
3824
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Controller/Saturation2/UpperLimit
3832
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Controller/Saturation2/LowerLimit
3840
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Gain10/Gain
3848
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Discrete Rate Limiter/Unit  Delay/InitialCondition
3856
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Discrete Rate Limiter/Saturation/UpperLimit
3864
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Discrete Rate Limiter/Saturation/LowerLimit
3872
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/2nd-Order Filter/Discrete State-Space/A
3880
F64
4
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/2nd-Order Filter/Discrete State-Space/B
3912
F64
2
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/2nd-Order Filter/Discrete State-Space/C
3928
F64
2
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/2nd-Order Filter/Discrete State-Space/D
3944
F64
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/2nd-Order Filter/Discrete State-Space/X0
3952
F64
2
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Controller/Kp5/Gain
3968
F64
1
SS_Relays/Generic_Relay_v2_2/Relay_param/base parameters/Value
3976
F64
8
SS_Relays/Generic_Relay_v2_2/CS Modified PLL/Discrete-Time Integrator/gainval
4040
F64
1
SS_Relays/Generic_Relay_v2_2/CS Modified PLL/Discrete-Time Integrator/InitialCondition
4048
F64
1
SS_Relays/Generic_Relay_v2_2/CS Modified PLL/Constant4/Value
4056
F64
1
SS_Relays/Generic_Relay_v2_2/CS Modified PLL/abc_to_dq0 Transformation/K1/Value
4064
F64
1
SS_Relays/Generic_Relay_v2_2/CS Modified PLL/abc_to_dq0 Transformation/K2/Value
4072
F64
1
SS_Relays/Generic_Relay_v2_2/CS Modified PLL/Discrete  Mean value/Integ4/gainval
4080
F64
1
SS_Relays/Generic_Relay_v2_2/CS Modified PLL/Discrete  Mean value/Integ4/InitialCondition
4088
F64
1
SS_Relays/Generic_Relay_v2_2/CS Modified PLL/Discrete  Mean value/K1/Value
4096
F64
1
SS_Relays/Generic_Relay_v2_2/CS Modified PLL/Discrete  Mean value/K2/Value
4104
F64
1
SS_Relays/Generic_Relay_v2_2/CS Modified PLL/Discrete  Mean value/Unit Delay/InitialCondition
4112
F64
1
SS_Relays/Generic_Relay_v2_2/CS Modified PLL/Discrete  Mean value/Step/Time
4120
F64
1
SS_Relays/Generic_Relay_v2_2/CS Modified PLL/Discrete  Mean value/Step/Before
4128
F64
1
SS_Relays/Generic_Relay_v2_2/CS Modified PLL/Discrete  Mean value/Step/After
4136
F64
1
SS_Relays/Generic_Relay_v2_2/CS Modified PLL/Discrete  Mean value/Constant/Value
4144
F64
1
SS_Relays/Generic_Relay_v2_2/CS Modified PLL/Discrete  Mean value/Switch/Threshold
4152
F64
1
SS_Relays/Generic_Relay_v2_2/CS Modified PLL/Controller/Kp4/Gain
4160
F64
1
SS_Relays/Generic_Relay_v2_2/CS Modified PLL/Controller/Discrete-Time Integrator/gainval
4168
F64
1
SS_Relays/Generic_Relay_v2_2/CS Modified PLL/Controller/Discrete-Time Integrator/InitialCondition
4176
F64
1
SS_Relays/Generic_Relay_v2_2/CS Modified PLL/Controller/Discrete-Time Integrator/UpperSaturationLimit
4184
F64
1
SS_Relays/Generic_Relay_v2_2/CS Modified PLL/Controller/Discrete-Time Integrator/LowerSaturationLimit
4192
F64
1
SS_Relays/Generic_Relay_v2_2/CS Modified PLL/Controller/Kp6/Gain
4200
F64
1
SS_Relays/Generic_Relay_v2_2/CS Modified PLL/Controller/Discrete Derivative/TSamp/WtEt
4208
F64
1
SS_Relays/Generic_Relay_v2_2/CS Modified PLL/Controller/Discrete Derivative/UD/InitialCondition
4216
F64
1
SS_Relays/Generic_Relay_v2_2/CS Modified PLL/Controller/Saturation2/UpperLimit
4224
F64
1
SS_Relays/Generic_Relay_v2_2/CS Modified PLL/Controller/Saturation2/LowerLimit
4232
F64
1
SS_Relays/Generic_Relay_v2_2/CS Modified PLL/Gain10/Gain
4240
F64
1
SS_Relays/Generic_Relay_v2_2/CS Modified PLL/Discrete Rate Limiter/Unit  Delay/InitialCondition
4248
F64
1
SS_Relays/Generic_Relay_v2_2/CS Modified PLL/Discrete Rate Limiter/Saturation/UpperLimit
4256
F64
1
SS_Relays/Generic_Relay_v2_2/CS Modified PLL/Discrete Rate Limiter/Saturation/LowerLimit
4264
F64
1
SS_Relays/Generic_Relay_v2_2/CS Modified PLL/2nd-Order Filter/Discrete State-Space/A
4272
F64
4
SS_Relays/Generic_Relay_v2_2/CS Modified PLL/2nd-Order Filter/Discrete State-Space/B
4304
F64
2
SS_Relays/Generic_Relay_v2_2/CS Modified PLL/2nd-Order Filter/Discrete State-Space/C
4320
F64
2
SS_Relays/Generic_Relay_v2_2/CS Modified PLL/2nd-Order Filter/Discrete State-Space/D
4336
F64
1
SS_Relays/Generic_Relay_v2_2/CS Modified PLL/2nd-Order Filter/Discrete State-Space/X0
4344
F64
2
SS_Relays/Generic_Relay_v2_2/CS Modified PLL/Controller/Kp5/Gain
4360
F64
1
SS_Relays/Generic_Relay_v2_2/CS Modified PLL/Unit Delay/InitialCondition
4368
F64
1
SS_Relays/Generic_Relay_v2_2/CS Modified PLL/abc_to_dq0 Transformation/Gain1/Gain
4376
F64
1
SS_Relays/Generic_Relay_v2_2/Gain21/Gain
4384
F64
1
SS_Relays/Generic_Relay_v2_2/CS Modified PLL1/Discrete-Time Integrator/gainval
4392
F64
1
SS_Relays/Generic_Relay_v2_2/CS Modified PLL1/Discrete-Time Integrator/InitialCondition
4400
F64
1
SS_Relays/Generic_Relay_v2_2/CS Modified PLL1/Constant4/Value
4408
F64
1
SS_Relays/Generic_Relay_v2_2/CS Modified PLL1/abc_to_dq0 Transformation/K1/Value
4416
F64
1
SS_Relays/Generic_Relay_v2_2/CS Modified PLL1/abc_to_dq0 Transformation/K2/Value
4424
F64
1
SS_Relays/Generic_Relay_v2_2/CS Modified PLL1/Discrete  Mean value/Integ4/gainval
4432
F64
1
SS_Relays/Generic_Relay_v2_2/CS Modified PLL1/Discrete  Mean value/Integ4/InitialCondition
4440
F64
1
SS_Relays/Generic_Relay_v2_2/CS Modified PLL1/Discrete  Mean value/K1/Value
4448
F64
1
SS_Relays/Generic_Relay_v2_2/CS Modified PLL1/Discrete  Mean value/K2/Value
4456
F64
1
SS_Relays/Generic_Relay_v2_2/CS Modified PLL1/Discrete  Mean value/Unit Delay/InitialCondition
4464
F64
1
SS_Relays/Generic_Relay_v2_2/CS Modified PLL1/Discrete  Mean value/Step/Time
4472
F64
1
SS_Relays/Generic_Relay_v2_2/CS Modified PLL1/Discrete  Mean value/Step/Before
4480
F64
1
SS_Relays/Generic_Relay_v2_2/CS Modified PLL1/Discrete  Mean value/Step/After
4488
F64
1
SS_Relays/Generic_Relay_v2_2/CS Modified PLL1/Discrete  Mean value/Constant/Value
4496
F64
1
SS_Relays/Generic_Relay_v2_2/CS Modified PLL1/Discrete  Mean value/Switch/Threshold
4504
F64
1
SS_Relays/Generic_Relay_v2_2/CS Modified PLL1/Controller/Kp4/Gain
4512
F64
1
SS_Relays/Generic_Relay_v2_2/CS Modified PLL1/Controller/Discrete-Time Integrator/gainval
4520
F64
1
SS_Relays/Generic_Relay_v2_2/CS Modified PLL1/Controller/Discrete-Time Integrator/InitialCondition
4528
F64
1
SS_Relays/Generic_Relay_v2_2/CS Modified PLL1/Controller/Discrete-Time Integrator/UpperSaturationLimit
4536
F64
1
SS_Relays/Generic_Relay_v2_2/CS Modified PLL1/Controller/Discrete-Time Integrator/LowerSaturationLimit
4544
F64
1
SS_Relays/Generic_Relay_v2_2/CS Modified PLL1/Controller/Kp6/Gain
4552
F64
1
SS_Relays/Generic_Relay_v2_2/CS Modified PLL1/Controller/Discrete Derivative/TSamp/WtEt
4560
F64
1
SS_Relays/Generic_Relay_v2_2/CS Modified PLL1/Controller/Discrete Derivative/UD/InitialCondition
4568
F64
1
SS_Relays/Generic_Relay_v2_2/CS Modified PLL1/Controller/Saturation2/UpperLimit
4576
F64
1
SS_Relays/Generic_Relay_v2_2/CS Modified PLL1/Controller/Saturation2/LowerLimit
4584
F64
1
SS_Relays/Generic_Relay_v2_2/CS Modified PLL1/Gain10/Gain
4592
F64
1
SS_Relays/Generic_Relay_v2_2/CS Modified PLL1/Discrete Rate Limiter/Unit  Delay/InitialCondition
4600
F64
1
SS_Relays/Generic_Relay_v2_2/CS Modified PLL1/Discrete Rate Limiter/Saturation/UpperLimit
4608
F64
1
SS_Relays/Generic_Relay_v2_2/CS Modified PLL1/Discrete Rate Limiter/Saturation/LowerLimit
4616
F64
1
SS_Relays/Generic_Relay_v2_2/CS Modified PLL1/2nd-Order Filter/Discrete State-Space/A
4624
F64
4
SS_Relays/Generic_Relay_v2_2/CS Modified PLL1/2nd-Order Filter/Discrete State-Space/B
4656
F64
2
SS_Relays/Generic_Relay_v2_2/CS Modified PLL1/2nd-Order Filter/Discrete State-Space/C
4672
F64
2
SS_Relays/Generic_Relay_v2_2/CS Modified PLL1/2nd-Order Filter/Discrete State-Space/D
4688
F64
1
SS_Relays/Generic_Relay_v2_2/CS Modified PLL1/2nd-Order Filter/Discrete State-Space/X0
4696
F64
2
SS_Relays/Generic_Relay_v2_2/CS Modified PLL1/Controller/Kp5/Gain
4712
F64
1
SS_Relays/Generic_Relay_v2_2/CS Modified PLL1/Unit Delay/InitialCondition
4720
F64
1
SS_Relays/Generic_Relay_v2_2/CS Modified PLL1/abc_to_dq0 Transformation/Gain1/Gain
4728
F64
1
SS_Relays/Generic_Relay_v2_2/PQ_Calculator/3-phase  Instantaneous  Active & Reactive Power/pu->V/Gain
4736
F64
1
SS_Relays/Generic_Relay_v2_2/PQ_Calculator/Discrete  Mean value2/Integ4/gainval
4744
F64
1
SS_Relays/Generic_Relay_v2_2/PQ_Calculator/Discrete  Mean value2/Integ4/InitialCondition
4752
F64
1
SS_Relays/Generic_Relay_v2_2/PQ_Calculator/Discrete  Mean value2/K1/Value
4760
F64
1
SS_Relays/Generic_Relay_v2_2/PQ_Calculator/Discrete  Mean value2/K2/Value
4768
F64
1
SS_Relays/Generic_Relay_v2_2/PQ_Calculator/Discrete  Mean value2/Unit Delay/InitialCondition
4776
F64
1
SS_Relays/Generic_Relay_v2_2/PQ_Calculator/Discrete  Mean value2/Step/Time
4784
F64
1
SS_Relays/Generic_Relay_v2_2/PQ_Calculator/Discrete  Mean value2/Step/Before
4792
F64
1
SS_Relays/Generic_Relay_v2_2/PQ_Calculator/Discrete  Mean value2/Step/After
4800
F64
1
SS_Relays/Generic_Relay_v2_2/PQ_Calculator/Discrete  Mean value2/Constant/Value
4808
F64
1
SS_Relays/Generic_Relay_v2_2/PQ_Calculator/Discrete  Mean value2/Switch/Threshold
4816
F64
1
SS_Relays/Generic_Relay_v2_2/Complex Power and Power Factor/Compare To Constant/Constant/Value
4824
F64
1
SS_Relays/Generic_Relay_v2_2/Complex Power and Power Factor/Compare To Constant1/Constant/Value
4832
F64
1
SS_Relays/Generic_Relay_v2_2/Complex Power and Power Factor/Importing=TRUE Exporting=FALSE/Constant/Value
4840
F64
1
SS_Relays/Generic_Relay_v2_2/Complex Power and Power Factor/Lagging (Pushing VARs)=TRUE Leading (Pulling VARs)=FALSE/Constant/Value
4848
F64
1
SS_Relays/Generic_Relay_v2_2/Complex Power and Power Factor/Unit Delay Enabled/FixPt Unit Delay1/InitialCondition
4856
F64
1
SS_Relays/Generic_Relay_v2_2/Constant1/Value
4864
F64
1
SS_Relays/Generic_Relay_v2_2/Constant2/Value
4872
F64
1
SS_Relays/Generic_Relay_v2_2/Constant4/Value
4880
F64
1
SS_Relays/Generic_Relay_v2_2/relay_protection_functions/a4/Value
4888
F64
1
SS_Relays/Generic_Relay_v2_2/RMS_Calculator/Discrete  Mean value6/Integ4/gainval
4896
F64
1
SS_Relays/Generic_Relay_v2_2/RMS_Calculator/Discrete  Mean value6/Integ4/InitialCondition
4904
F64
1
SS_Relays/Generic_Relay_v2_2/RMS_Calculator/Discrete  Mean value6/K1/Value
4912
F64
1
SS_Relays/Generic_Relay_v2_2/RMS_Calculator/Discrete  Mean value6/K2/Value
4920
F64
1
SS_Relays/Generic_Relay_v2_2/RMS_Calculator/Discrete  Mean value6/Unit Delay/InitialCondition
4928
F64
1
SS_Relays/Generic_Relay_v2_2/RMS_Calculator/Discrete  Mean value6/Step/Time
4936
F64
1
SS_Relays/Generic_Relay_v2_2/RMS_Calculator/Discrete  Mean value6/Step/Before
4944
F64
1
SS_Relays/Generic_Relay_v2_2/RMS_Calculator/Discrete  Mean value6/Step/After
4952
F64
1
SS_Relays/Generic_Relay_v2_2/RMS_Calculator/Discrete  Mean value6/Constant/Value
4960
F64
1
SS_Relays/Generic_Relay_v2_2/RMS_Calculator/Discrete  Mean value6/Switch/Threshold
4968
F64
1
SS_Relays/Generic_Relay_v2_2/RMS_Calculator1/Discrete  Mean value6/Integ4/gainval
4976
F64
1
SS_Relays/Generic_Relay_v2_2/RMS_Calculator1/Discrete  Mean value6/Integ4/InitialCondition
4984
F64
1
SS_Relays/Generic_Relay_v2_2/RMS_Calculator1/Discrete  Mean value6/K1/Value
4992
F64
1
SS_Relays/Generic_Relay_v2_2/RMS_Calculator1/Discrete  Mean value6/K2/Value
5000
F64
1
SS_Relays/Generic_Relay_v2_2/RMS_Calculator1/Discrete  Mean value6/Unit Delay/InitialCondition
5008
F64
1
SS_Relays/Generic_Relay_v2_2/RMS_Calculator1/Discrete  Mean value6/Step/Time
5016
F64
1
SS_Relays/Generic_Relay_v2_2/RMS_Calculator1/Discrete  Mean value6/Step/Before
5024
F64
1
SS_Relays/Generic_Relay_v2_2/RMS_Calculator1/Discrete  Mean value6/Step/After
5032
F64
1
SS_Relays/Generic_Relay_v2_2/RMS_Calculator1/Discrete  Mean value6/Constant/Value
5040
F64
1
SS_Relays/Generic_Relay_v2_2/RMS_Calculator1/Discrete  Mean value6/Switch/Threshold
5048
F64
1
SS_Relays/Generic_Relay_v2_2/relay_protection_functions/Gain/Gain
5056
F64
1
SS_Relays/Generic_Relay_v2_2/Relay_param/Switch/Threshold
5064
F64
1
SS_Relays/Generic_Relay_v2_2/Gain2/Gain
5072
F64
1
SS_Relays/Generic_Relay_v2_2/Gain/Gain
5080
F64
1
SS_Relays/Generic_Relay_v2_2/Gain1/Gain
5088
F64
1
SS_Relays/Generic_Relay_v2_2/Gain10/Gain
5096
F64
1
SS_Relays/Generic_Relay_v2_2/Phase_Calc1/Constant5/Value
5104
F64
1
SS_Relays/Generic_Relay_v2_2/Phase_Calc1/Constant7/Value
5112
F64
1
SS_Relays/Generic_Relay_v2_2/Gain11/Gain
5120
F64
1
SS_Relays/Generic_Relay_v2_2/Gain12/Gain
5128
F64
1
SS_Relays/Generic_Relay_v2_2/Gain13/Gain
5136
F64
1
SS_Relays/Generic_Relay_v2_2/Gain14/Gain
5144
F64
1
SS_Relays/Generic_Relay_v2_2/Gain15/Gain
5152
F64
1
SS_Relays/Generic_Relay_v2_2/Gain16/Gain
5160
F64
1
SS_Relays/Generic_Relay_v2_2/Gain17/Gain
5168
F64
1
SS_Relays/Generic_Relay_v2_2/Gain18/Gain
5176
F64
1
SS_Relays/Generic_Relay_v2_2/Gain19/Gain
5184
F64
1
SS_Relays/Generic_Relay_v2_2/Gain20/Gain
5192
F64
1
SS_Relays/Generic_Relay_v2_2/Phase_Calc/Constant6/Value
5200
F64
1
SS_Relays/Generic_Relay_v2_2/Phase_Calc/Constant8/Value
5208
F64
1
SS_Relays/Generic_Relay_v2_2/Gain3/Gain
5216
F64
1
SS_Relays/Generic_Relay_v2_2/Gain4/Gain
5224
F64
1
SS_Relays/Generic_Relay_v2_2/Phase_Calc/Constant5/Value
5232
F64
1
SS_Relays/Generic_Relay_v2_2/Phase_Calc/Constant7/Value
5240
F64
1
SS_Relays/Generic_Relay_v2_2/Gain5/Gain
5248
F64
1
SS_Relays/Generic_Relay_v2_2/Gain6/Gain
5256
F64
1
SS_Relays/Generic_Relay_v2_2/Gain7/Gain
5264
F64
1
SS_Relays/Generic_Relay_v2_2/Gain8/Gain
5272
F64
1
SS_Relays/Generic_Relay_v2_2/Phase_Calc1/Constant6/Value
5280
F64
1
SS_Relays/Generic_Relay_v2_2/Phase_Calc1/Constant8/Value
5288
F64
1
SS_Relays/Generic_Relay_v2_2/Gain9/Gain
5296
F64
1
SS_Relays/Generic_Relay_v2_2/Initial_cond_mng/never_reset/Value
5304
F64
1
SS_Relays/Generic_Relay_v2_2/Initial_cond_mng/Detect Change/Delay Input1/InitialCondition
5312
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/RMS/Discrete  Mean value6/Integ4/gainval
5320
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/RMS/Discrete  Mean value6/Integ4/InitialCondition
5328
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/RMS/Discrete  Mean value6/K1/Value
5336
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/RMS/Discrete  Mean value6/K2/Value
5344
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/RMS/Discrete  Mean value6/Unit Delay/InitialCondition
5352
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/RMS/Discrete  Mean value6/Step/Time
5360
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/RMS/Discrete  Mean value6/Step/Before
5368
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/RMS/Discrete  Mean value6/Step/After
5376
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/RMS/Discrete  Mean value6/Constant/Value
5384
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/RMS/Discrete  Mean value6/Switch/Threshold
5392
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/sqrt3/Gain
5400
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Unit Delay/InitialCondition
5408
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Unit Delay/InitialCondition
5416
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Discrete-Time Integrator/gainval
5424
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Discrete-Time Integrator/InitialCondition
5432
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Constant4/Value
5440
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Discrete-Time Integrator/gainval
5448
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Discrete-Time Integrator/InitialCondition
5456
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Constant4/Value
5464
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/Phase_Comparator/Constant3/Value
5472
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/Phase_Comparator/Radians to Degrees/Gain/Gain
5480
F64
1
SS_Relays/Generic_Relay_v2_2/Memory2/X0
5488
F64
1
SS_Relays/Generic_Relay_v2_2/Memory9/X0
5496
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Variable Frequency Mean value/Integ4/gainval
5504
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Variable Frequency Mean value/Integ4/InitialCondition
5512
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Variable Frequency Mean value/To avoid division by zero/UpperLimit
5520
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Variable Frequency Mean value/To avoid division by zero/LowerLimit
5528
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Variable Frequency Mean value/Gain/Gain
5536
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Variable Frequency Mean value/Correction subsystem/Unit Delay/InitialCondition
5544
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Variable Frequency Mean value/Step/Time
5552
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Variable Frequency Mean value/Step/Before
5560
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Variable Frequency Mean value/Step/After
5568
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Variable Frequency Mean value/Constant/Value
5576
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Variable Frequency Mean value/Switch/Threshold
5584
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Constant1/Value
5592
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Controller/Kp4/Gain
5600
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Controller/Discrete-Time Integrator/gainval
5608
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Controller/Discrete-Time Integrator/InitialCondition
5616
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Controller/Discrete-Time Integrator/UpperSaturationLimit
5624
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Controller/Discrete-Time Integrator/LowerSaturationLimit
5632
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Controller/Kp6/Gain
5640
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Controller/Discrete Derivative/TSamp/WtEt
5648
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Controller/Discrete Derivative/UD/InitialCondition
5656
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Controller/Saturation2/UpperLimit
5664
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Controller/Saturation2/LowerLimit
5672
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Gain10/Gain
5680
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Discrete Rate Limiter/Unit  Delay/InitialCondition
5688
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Discrete Rate Limiter/Saturation/UpperLimit
5696
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Discrete Rate Limiter/Saturation/LowerLimit
5704
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/2nd-Order Filter/Discrete State-Space/A
5712
F64
4
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/2nd-Order Filter/Discrete State-Space/B
5744
F64
2
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/2nd-Order Filter/Discrete State-Space/C
5760
F64
2
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/2nd-Order Filter/Discrete State-Space/D
5776
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/2nd-Order Filter/Discrete State-Space/X0
5784
F64
2
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL/Controller/Kp5/Gain
5800
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Variable Frequency Mean value/Integ4/gainval
5808
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Variable Frequency Mean value/Integ4/InitialCondition
5816
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Variable Frequency Mean value/To avoid division by zero/UpperLimit
5824
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Variable Frequency Mean value/To avoid division by zero/LowerLimit
5832
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Variable Frequency Mean value/Gain/Gain
5840
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Variable Frequency Mean value/Correction subsystem/Unit Delay/InitialCondition
5848
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Variable Frequency Mean value/Step/Time
5856
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Variable Frequency Mean value/Step/Before
5864
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Variable Frequency Mean value/Step/After
5872
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Variable Frequency Mean value/Constant/Value
5880
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Variable Frequency Mean value/Switch/Threshold
5888
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Constant1/Value
5896
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Controller/Kp4/Gain
5904
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Controller/Discrete-Time Integrator/gainval
5912
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Controller/Discrete-Time Integrator/InitialCondition
5920
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Controller/Discrete-Time Integrator/UpperSaturationLimit
5928
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Controller/Discrete-Time Integrator/LowerSaturationLimit
5936
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Controller/Kp6/Gain
5944
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Controller/Discrete Derivative/TSamp/WtEt
5952
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Controller/Discrete Derivative/UD/InitialCondition
5960
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Controller/Saturation2/UpperLimit
5968
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Controller/Saturation2/LowerLimit
5976
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Gain10/Gain
5984
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Discrete Rate Limiter/Unit  Delay/InitialCondition
5992
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Discrete Rate Limiter/Saturation/UpperLimit
6000
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Discrete Rate Limiter/Saturation/LowerLimit
6008
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/2nd-Order Filter/Discrete State-Space/A
6016
F64
4
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/2nd-Order Filter/Discrete State-Space/B
6048
F64
2
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/2nd-Order Filter/Discrete State-Space/C
6064
F64
2
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/2nd-Order Filter/Discrete State-Space/D
6080
F64
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/2nd-Order Filter/Discrete State-Space/X0
6088
F64
2
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/set of 1ph PLLs/Discrete 1-phase PLL1/Controller/Kp5/Gain
6104
F64
1
SS_Relays/Generic_Relay_v2_1/bitwise_faults/Shift Arithmetic/Power2Exponent
6112
I16
1
SS_Relays/Generic_Relay_v2_1/bitwise_faults/Shift Arithmetic1/Power2Exponent
6114
I16
1
SS_Relays/Generic_Relay_v2_1/bitwise_faults/Shift Arithmetic2/Power2Exponent
6116
I16
1
SS_Relays/Generic_Relay_v2_1/bitwise_faults/Shift Arithmetic3/Power2Exponent
6118
I16
1
SS_Relays/Generic_Relay_v2_1/bitwise_faults/Shift Arithmetic4/Power2Exponent
6120
I16
1
SS_Relays/Generic_Relay_v2_1/bitwise_faults/Shift Arithmetic5/Power2Exponent
6122
I16
1
SS_Relays/Generic_Relay_v2_1/pf bitwise/Shift Arithmetic/Power2Exponent
6124
I16
1
SS_Relays/Generic_Relay_v2_2/bitwise_faults/Shift Arithmetic/Power2Exponent
6126
I16
1
SS_Relays/Generic_Relay_v2_2/bitwise_faults/Shift Arithmetic1/Power2Exponent
6128
I16
1
SS_Relays/Generic_Relay_v2_2/bitwise_faults/Shift Arithmetic2/Power2Exponent
6130
I16
1
SS_Relays/Generic_Relay_v2_2/bitwise_faults/Shift Arithmetic3/Power2Exponent
6132
I16
1
SS_Relays/Generic_Relay_v2_2/bitwise_faults/Shift Arithmetic4/Power2Exponent
6134
I16
1
SS_Relays/Generic_Relay_v2_2/bitwise_faults/Shift Arithmetic5/Power2Exponent
6136
I16
1
SS_Relays/Generic_Relay_v2_2/pf bitwise/Shift Arithmetic/Power2Exponent
6138
I16
1
SS_Relays/Generic_Relay_v2_1/Complex Power and Power Factor/Unit Delay Enabled1/FixPt Unit Delay1/InitialCondition
6140
Boolean
1
SS_Relays/Generic_Relay_v2_1/Complex Power and Power Factor/Unit Delay Enabled2/FixPt Unit Delay1/InitialCondition
6141
Boolean
1
SS_Relays/Generic_Relay_v2_1/Relay_param/Detect Change/Delay Input1/InitialCondition
6142
Boolean
1
SS_Relays/Generic_Relay_v2_1/Initial_cond_mng/S-R Flip-Flop1/Memory/X0
6143
Boolean
1
SS_Relays/Generic_Relay_v2_1/Initial_cond_mng/S-R Flip-Flop1/Logic/TruthTable
6144
Boolean
16
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/S-R Flip-Flop1/Memory/X0
6160
Boolean
1
SS_Relays/Generic_Relay_v2_1/Relay 25 - Sync Check - ext_param/S-R Flip-Flop1/Logic/TruthTable
6161
Boolean
16
SS_Relays/Generic_Relay_v2_2/Complex Power and Power Factor/Unit Delay Enabled1/FixPt Unit Delay1/InitialCondition
6177
Boolean
1
SS_Relays/Generic_Relay_v2_2/Complex Power and Power Factor/Unit Delay Enabled2/FixPt Unit Delay1/InitialCondition
6178
Boolean
1
SS_Relays/Generic_Relay_v2_2/Relay_param/Detect Change/Delay Input1/InitialCondition
6179
Boolean
1
SS_Relays/Generic_Relay_v2_2/Initial_cond_mng/S-R Flip-Flop1/Memory/X0
6180
Boolean
1
SS_Relays/Generic_Relay_v2_2/Initial_cond_mng/S-R Flip-Flop1/Logic/TruthTable
6181
Boolean
16
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/S-R Flip-Flop1/Memory/X0
6197
Boolean
1
SS_Relays/Generic_Relay_v2_2/Relay 25 - Sync Check - ext_param/S-R Flip-Flop1/Logic/TruthTable
6198
Boolean
16
