22 serialization::archive 19 4 9 V-2023.12 12 Nov 24, 2023 1 . 0 1 1 2 1 0 0 1 0 0 0 0 1 0 0 0 0 0 0 7 traffic 0  11 traffic.exe 1   900 95 0 0 1 0 0 0 0 0 0 3 111 0 0 1 0 0 0 0 0 0 26 0 8 1 0
0 9 24 Monet::BanffExprProperty 1 0
1 1 0
2 0 1 3 -1 0 0 1 0 0 0 0 14 1 0
3 0 1 64 28D99C3E0534BFD5E7FDEF277FD564B242BB1A3C70725F537290E1AE4AF91FE6 1 -1 -1 0  -1 -1 0 0 1 4 5 0 4294967295 1 -1 8 16 0 1 0 0 1 0 0 0 0 0 15 20251020T105833 15 20251020T105833 15 20251020T105833 0 0 1 0 0 14
4 48 19217C38A6B3C6FA9C234DDB35E4DB572B2E87D876FCCF20 1 -1 -1 0  -1 -1 0 2 1 1 -1 4294967295 4294967295 0 -1 -1 -1 -1 1 0 0 0 0 0 0 0 0 0  0  0  0 0 1 0 0 0 0 0 1 1 -1 0 1 0 0 0 30 traffic.chk.assert_gyr_oh_main 1 3 0 1 50 21 1 1
5 0 0 0 1 0 1 0 0 59 @(posedge clk) $onehot({green_main, red_main, yellow_main}) 3 chk 0  18 assert_gyr_oh_main 0  0  0  0 0 0 16 5C61DCFF0801DC14 1 -1 -1 0  16 38F9885F4AF91FE6 0 -1 -1 0  -1 3 SVA 1 1 0 0 0 0 0  16 38F9885F4AF91FE6 0 -1 -1 0  16 38F9885F4AF91FE6 0 -1 -1 0  16 38F9885F4AF91FE6 0 -1 -1 0  16 38F9885F4AF91FE6 0 -1 -1 0  64 28D99C3E0534BFD5E7FDEF277FD564B242BB1A3C70725F537290E1AE4AF91FE6 1 -1 -1 0  16 38F9885F4AF91FE6 0 -1 -1 0  48 19217C38A6B3C6FA9C234DDB35E4DB572B2E87D876FCCF20 1 -1 -1 0  2 4 1 32 550CF944F11D40223276370AF5635255 1 -1 -1 0  32 32044A07E6DE8589F60A30D4EFF17B6F 1 -1 -1 0  32 CFB83EBEB7424E7F0521C8219BC6086C 1 -1 -1 0  16 5C61DCFF0801DC14 1 -1 -1 0  0 1 -1 -1 -1 -1 0 0 0 0 8
6 9
7
8 2 -1 1 0 0 14
9 64 98D39C0D0E1EEE2EEE3D1C0F2C6B145C42BB1A3C70725F537290E1AE4AF91FE6 1 -1 -1 0  -1 -1 0 0 1 4 4 0 4294967295 1 -1 8 16 0 1 0 0 1 0 0 0 0 0 15 20251020T105833 15 20251020T105833 15 20251020T105833 0 0 1 0 0 14
10 48 5197BC07C317E74F64C35FA7911E30E72B2E87D876FCCF20 1 -1 -1 0  -1 -1 0 2 1 1 -1 4294967295 4294967295 0 -1 -1 -1 -1 1 0 0 0 0 0 0 0 0 0  0  0  1 0 0 1 -1 0 1 0 31 traffic.chk.assert_gyr_oh_first 1 3 0 1 48 21
11 0 1 0 1 62 @(posedge clk) $onehot({green_first, red_first, yellow_first}) 3 chk 0  19 assert_gyr_oh_first 0  0  0  0 0 0 16 5C61DCFF0801DC14 1 -1 -1 0  16 38F9885F4AF91FE6 0 -1 -1 0  -1 3 SVA 1 1 0 0 0 0 0  16 38F9885F4AF91FE6 0 -1 -1 0  16 38F9885F4AF91FE6 0 -1 -1 0  16 38F9885F4AF91FE6 0 -1 -1 0  16 38F9885F4AF91FE6 0 -1 -1 0  64 98D39C0D0E1EEE2EEE3D1C0F2C6B145C42BB1A3C70725F537290E1AE4AF91FE6 1 -1 -1 0  16 38F9885F4AF91FE6 0 -1 -1 0  48 5197BC07C317E74F64C35FA7911E30E72B2E87D876FCCF20 1 -1 -1 0  2 4 1 32 58ACEAA15F7B745867347878B41CDC7A 1 -1 -1 0  32 CDCD22D5105636937619375E9807149F 1 -1 -1 0  48 F5423C71B75AA30CC55528F3094097FA15F1D1C94AF91FE6 1 -1 -1 0  16 5C61DCFF0801DC14 1 -1 -1 0  0 1 -1 -1 -1 -1 0 0 8
12 9
13
14 7 -1 1 0 0 14
15 64 0B70DF0E52CB4B33F5E35D572E6A34B142BB1A3C70725F537290E1AE4AF91FE6 1 -1 -1 0  -1 16 1 0
16 85 .internal/formal/fpId0/tw/run_tw_session/log.tw-slave/log.eng_50037/vTsk3.trace_0.xml 37 traffic.chk.assert_honor_waiting_main 35 .internal/formal/fpId0/trace_13.xml 7 1 0  91 /h/d3/v/sh5704ch-s/ICP-Verification/FPV/run/vcst_rtdb/.internal/formal/fpId0/reset.xml.fsdb 0 0 0 0 0 0 0 -1 -1 0  0  0  7 -1 -1 -100 -1 0 0 2 1 0 0 0  0  0 0 0 0 1 3 13 0 4294967295 1 7 -1 14 0 1 0 0 1 0 0 0 0 0 15 20251020T105833 15 20251020T105833 15 20251020T105833 1 0 0 14
17 64 A061077CBE0FCA051739D8E0A9D2D67A1BE1F188759F9785D862D6FE4AF91FE6 1 -1 -1 0  -1 16
18 85 .internal/formal/fpId0/tw/run_tw_session/log.tw-slave/log.eng_50037/vTsk3.trace_0.xml 37 traffic.chk.assert_honor_waiting_main 35 .internal/formal/fpId0/trace_12.xml 7 3 0  91 /h/d3/v/sh5704ch-s/ICP-Verification/FPV/run/vcst_rtdb/.internal/formal/fpId0/reset.xml.fsdb 0 0 0 0 0 -1 -1 0  0  0  3 -1 -1 -100 -1 0 0 2 1 0 0 0  0  0 0 0 1 1 3 12 0 4294967295 1 3 -1 6 0 1 0 0 1 0 0 0 0 0 15 20251020T105833 15 20251020T105833 15 20251020T105833 1 0 0 14
19 48 2628756D815E962D6D14D29F25F502D12B2E87D876FCCF20 1 -1 -1 0  -1 -1 0 2 1 1 -1 4294967295 4294967295 0 -1 -1 -1 -1 1 0 0 0 0 0 0 0 0 0  0  0  1 0 0 1 -1 0 1 0 37 traffic.chk.assert_honor_waiting_main 1 3 0 1 42 21
20 0 1 0 1 71 @(posedge clk) ($rose(waiting_main) |-> ( ##[0:(MAX_WAIT)] green_main)) 3 chk 0  25 assert_honor_waiting_main 0  0  0  0 0 0 16 5C61DCFF0801DC14 1 -1 -1 0  16 38F9885F4AF91FE6 0 -1 -1 0  -1 3 SVA 1 1 0 0 0 0 0  16 38F9885F4AF91FE6 0 -1 -1 0  16 38F9885F4AF91FE6 0 -1 -1 0  16 38F9885F4AF91FE6 0 -1 -1 0  64 A061077CBE0FCA051739D8E0A9D2D67A1BE1F188759F9785D862D6FE4AF91FE6 1 -1 -1 0  64 0B70DF0E52CB4B33F5E35D572E6A34B142BB1A3C70725F537290E1AE4AF91FE6 1 -1 -1 0  16 38F9885F4AF91FE6 0 -1 -1 0  48 2628756D815E962D6D14D29F25F502D12B2E87D876FCCF20 1 -1 -1 0  11 3 1 48 067C532200C473E74C985595930AACCF6A8010654AF91FE6 1 -1 -1 0  32 550CF944F11D40223276370AF5635255 1 -1 -1 0  16 5C61DCFF0801DC14 1 -1 -1 0  0 1 -1 -1 -1 -1 0 0 8
21 9
22
23 25 -1 1 0 0 14
24 64 8353413CBAC7E80EA1E27CC50B0223FA18005FB95067F44AD0770C1A7BB71EBB 1 -1 -1 0  -1 -1 0 0 1 4 33 0 4294967295 1 -1 8 16 0 1 0 0 1 0 0 0 0 0 15 20251020T105833 15 20251020T105833 15 20251020T105833 0 0 1 0 0 14
25 64 255A2F80A09FD430EA727396B40EB1AA2E61CC4489CCF57608BF5B204AF91FE6 1 -1 -1 0  -1 -1 0 2 1 1 -1 4294967295 4294967295 0 -1 -1 -1 -1 1 0 0 0 0 0 0 0 0 0  0  0  1 0 0 1 -1 0 1 0 26 traffic.first.oh_state_out 1 3 2 3 104 21
26 0 1 0 1 51 @(posedge clk) disable iff (rst) $onehot(state_out) 5 first 0  12 oh_state_out 0  0  0  0 0 0 32 762A0A4A60BC4A77BF28574BCE0AB21D 1 -1 -1 0  16 38F9885F4AF91FE6 0 -1 -1 0  -1 3 SVA 1 1 0 0 0 0 0  16 38F9885F4AF91FE6 0 -1 -1 0  16 38F9885F4AF91FE6 0 -1 -1 0  16 38F9885F4AF91FE6 0 -1 -1 0  16 38F9885F4AF91FE6 0 -1 -1 0  64 8353413CBAC7E80EA1E27CC50B0223FA18005FB95067F44AD0770C1A7BB71EBB 1 -1 -1 0  16 38F9885F4AF91FE6 0 -1 -1 0  64 255A2F80A09FD430EA727396B40EB1AA2E61CC4489CCF57608BF5B204AF91FE6 1 -1 -1 0  2 3 1 32 CDD04EA4DB1C459AC78C59DAA27AF7D5 1 -1 -1 0  32 762A0A4A60BC4A77BF28574BCE0AB21D 1 -1 -1 0  32 E3274A6C923F9C34FC2E67179B4072E1 1 -1 -1 0  0 1 -1 -1 -1 -1 0 0 8
27 9
28
29 1 -1 1 0 0 14
30 48 21F2D9AABBE931440B861929C061AE5FA4ECAAE106A3D686 1 -1 -1 0  -1 -1 0 0 1 4 3 0 4294967295 1 -1 -1 -1 0 1 0 0 1 0 0 0 0 0 15 20251020T105833 15 20251020T105833 15 20251020T105833 1 0 0 14
31 48 1367971E706F9284CEE97665179D936972DFB9DDC3A5D54E 1 -1 -1 0  -1 -1 0 1 1 4 2 0 4294967295 1 -1 -1 -1 0 1 0 0 1 0 0 0 0 0 15 20251020T105833 15 20251020T105833 15 20251020T105833 1 0 0 14
32 48 842A30AD01993CA848A024769DA31AA2C98037341CCE9DAA 1 -1 -1 0  -1 -1 0 2 1 1 -1 4294967295 4294967295 0 -1 -1 -1 -1 1 0 0 0 0 0 0 0 0 0  0  0  1 0 0 1 -1 0 1 0 40 traffic.chk.assert_green_no_waiting_main 1 3 0 1 37 21
33 0 1 0 1 81 @(posedge clk) ((((!waiting_first) && red_main) && waiting_first) |-> green_main) 3 chk 0  28 assert_green_no_waiting_main 0  0  0  0 0 0 16 5C61DCFF0801DC14 1 -1 -1 0  16 38F9885F4AF91FE6 0 -1 -1 0  -1 3 SVA 1 1 0 0 0 0 0  16 38F9885F4AF91FE6 0 -1 -1 0  16 38F9885F4AF91FE6 0 -1 -1 0  16 38F9885F4AF91FE6 0 -1 -1 0  48 1367971E706F9284CEE97665179D936972DFB9DDC3A5D54E 1 -1 -1 0  48 21F2D9AABBE931440B861929C061AE5FA4ECAAE106A3D686 1 -1 -1 0  16 38F9885F4AF91FE6 0 -1 -1 0  48 842A30AD01993CA848A024769DA31AA2C98037341CCE9DAA 1 -1 -1 0  3 4 1 48 72F267F69B85467ED813BABD49580D659846F2A89B4072E1 1 -1 -1 0  32 32044A07E6DE8589F60A30D4EFF17B6F 1 -1 -1 0  32 550CF944F11D40223276370AF5635255 1 -1 -1 0  16 5C61DCFF0801DC14 1 -1 -1 0  0 1 -1 -1 -1 -1 0 0 8
34 9
35
36 8 -1 1 0 0 14
37 48 149F4B095005F31A6A95C8A0F6574B17A4ECAAE106A3D686 1 -1 -1 0  -1 -1 0 0 1 4 14 0 4294967295 1 -1 9 18 0 1 0 0 1 0 0 0 0 0 15 20251020T105833 15 20251020T105833 15 20251020T105833 0 0 1 0 0 14
38 48 D8A1FC8741EEC77678E91F62C0D5A9B5C98037341CCE9DAA 1 -1 -1 0  -1 -1 0 2 1 1 -1 4294967295 4294967295 0 -1 -1 -1 -1 1 0 0 0 0 0 0 0 0 0  0  0  1 0 0 1 -1 0 1 0 32 traffic.chk.assert_no_both_green 1 3 0 1 16 21
39 0 1 0 1 45 @(posedge clk) (!(green_main && green_first)) 3 chk 0  20 assert_no_both_green 0  0  0  0 0 0 16 5C61DCFF0801DC14 1 -1 -1 0  16 38F9885F4AF91FE6 0 -1 -1 0  -1 3 SVA 1 1 0 0 0 0 0  16 38F9885F4AF91FE6 0 -1 -1 0  16 38F9885F4AF91FE6 0 -1 -1 0  16 38F9885F4AF91FE6 0 -1 -1 0  16 38F9885F4AF91FE6 0 -1 -1 0  48 149F4B095005F31A6A95C8A0F6574B17A4ECAAE106A3D686 1 -1 -1 0  16 38F9885F4AF91FE6 0 -1 -1 0  48 D8A1FC8741EEC77678E91F62C0D5A9B5C98037341CCE9DAA 1 -1 -1 0  2 3 1 32 550CF944F11D40223276370AF5635255 1 -1 -1 0  32 58ACEAA15F7B745867347878B41CDC7A 1 -1 -1 0  16 5C61DCFF0801DC14 1 -1 -1 0  0 1 -1 -1 -1 -1 0 0 8
40 9
41
42 5 -1 1 0 0 14
43 48 21104120A88BC1C848D369022364089BA4ECAAE106A3D686 1 -1 -1 0  -1 -1 0 0 1 4 9 0 4294967295 1 -1 9 18 0 1 0 0 1 0 0 0 0 0 15 20251020T105833 15 20251020T105833 15 20251020T105833 1 0 0 14
44 48 EDC508212D7E1C8CC75DBBCCD5AA25BE72DFB9DDC3A5D54E 1 -1 -1 0  -1 16
45 85 .internal/formal/fpId0/tw/run_tw_session/log.tw-slave/log.eng_50037/vTsk3.trace_0.xml 33 traffic.chk.assert_hazard_in_main 34 .internal/formal/fpId0/trace_8.xml 5 3 0  91 /h/d3/v/sh5704ch-s/ICP-Verification/FPV/run/vcst_rtdb/.internal/formal/fpId0/reset.xml.fsdb 0 0 0 0 0 -1 -1 0  0  0  2 -1 -1 -100 -1 0 0 2 1 0 0 0  0  0 0 0 1 1 3 8 0 4294967295 1 2 -1 4 0 1 0 0 1 0 0 0 0 0 15 20251020T105833 15 20251020T105833 15 20251020T105833 1 0 0 14
46 48 D25C8E0ADE68B3CC850187014FB01033C98037341CCE9DAA 1 -1 -1 0  -1 -1 0 2 1 1 -1 4294967295 4294967295 0 -1 -1 -1 -1 1 0 0 0 0 0 0 0 0 0  0  0  1 0 0 1 -1 0 1 0 33 traffic.chk.assert_hazard_in_main 1 3 0 1 22 21
47 0 1 0 1 58 @(posedge clk) ((green_main || yellow_main) |-> red_first) 3 chk 0  21 assert_hazard_in_main 0  0  0  0 0 0 16 5C61DCFF0801DC14 1 -1 -1 0  16 38F9885F4AF91FE6 0 -1 -1 0  -1 3 SVA 1 1 0 0 0 0 0  16 38F9885F4AF91FE6 0 -1 -1 0  16 38F9885F4AF91FE6 0 -1 -1 0  16 38F9885F4AF91FE6 0 -1 -1 0  48 EDC508212D7E1C8CC75DBBCCD5AA25BE72DFB9DDC3A5D54E 1 -1 -1 0  48 21104120A88BC1C848D369022364089BA4ECAAE106A3D686 1 -1 -1 0  16 38F9885F4AF91FE6 0 -1 -1 0  48 D25C8E0ADE68B3CC850187014FB01033C98037341CCE9DAA 1 -1 -1 0  3 4 1 32 550CF944F11D40223276370AF5635255 1 -1 -1 0  32 CFB83EBEB7424E7F0521C8219BC6086C 1 -1 -1 0  32 CDCD22D5105636937619375E9807149F 1 -1 -1 0  16 5C61DCFF0801DC14 1 -1 -1 0  0 1 -1 -1 -1 -1 0 0 8
48 9
49
50 0 -1 1 0 0 14
51 48 F2836C330B24B1C7733C13E13264E291A4ECAAE106A3D686 1 -1 -1 0  -1 -1 0 0 1 4 1 0 4294967295 1 -1 131 262 0 1 0 0 1 0 0 0 0 0 15 20251020T105833 15 20251020T105833 15 20251020T105833 1 0 0 14
52 48 75C1653469454309B3439ACB7F4D565872DFB9DDC3A5D54E 1 -1 -1 0  -1 16
53 85 .internal/formal/fpId0/tw/run_tw_session/log.tw-slave/log.eng_50037/vTsk3.trace_0.xml 41 traffic.chk.assert_green_no_waiting_first 34 .internal/formal/fpId0/trace_0.xml 0 3 0  91 /h/d3/v/sh5704ch-s/ICP-Verification/FPV/run/vcst_rtdb/.internal/formal/fpId0/reset.xml.fsdb 0 0 0 0 0 -1 -1 0  0  0  2 -1 -1 -100 -1 0 0 2 1 0 0 0  0  0 0 0 1 1 3 0 0 4294967295 1 2 -1 4 0 1 0 0 1 0 0 0 0 0 15 20251020T105833 15 20251020T105833 15 20251020T105833 1 0 0 14
54 48 D2FE78EA69FAB2B9C2B194C5160BD815C98037341CCE9DAA 1 -1 -1 0  -1 -1 0 2 1 1 -1 4294967295 4294967295 0 -1 -1 -1 -1 1 0 0 0 0 0 0 0 0 0  0  0  1 0 0 1 -1 0 1 0 41 traffic.chk.assert_green_no_waiting_first 1 3 0 1 35 21
55 0 1 0 1 109 @(posedge clk) (((((!waiting_main) && green_main) && red_first) && waiting_first) |-> ( ##[1:2] green_first)) 3 chk 0  29 assert_green_no_waiting_first 0  0  0  0 0 0 16 5C61DCFF0801DC14 1 -1 -1 0  16 38F9885F4AF91FE6 0 -1 -1 0  -1 3 SVA 1 1 0 0 0 0 0  16 38F9885F4AF91FE6 0 -1 -1 0  16 38F9885F4AF91FE6 0 -1 -1 0  16 38F9885F4AF91FE6 0 -1 -1 0  48 75C1653469454309B3439ACB7F4D565872DFB9DDC3A5D54E 1 -1 -1 0  48 F2836C330B24B1C7733C13E13264E291A4ECAAE106A3D686 1 -1 -1 0  16 38F9885F4AF91FE6 0 -1 -1 0  48 D2FE78EA69FAB2B9C2B194C5160BD815C98037341CCE9DAA 1 -1 -1 0  7 6 1 48 067C532200C473E74C985595930AACCF6A8010654AF91FE6 1 -1 -1 0  32 550CF944F11D40223276370AF5635255 1 -1 -1 0  32 CDCD22D5105636937619375E9807149F 1 -1 -1 0  48 72F267F69B85467ED813BABD49580D659846F2A89B4072E1 1 -1 -1 0  32 58ACEAA15F7B745867347878B41CDC7A 1 -1 -1 0  16 5C61DCFF0801DC14 1 -1 -1 0  0 1 -1 -1 -1 -1 0 0 8
56 9
57
58 4 -1 1 0 0 14
59 48 5C2B5EA47D9EFC49FE1CED5C6F610B33A4ECAAE106A3D686 1 -1 -1 0  -1 -1 0 0 1 4 7 0 4294967295 1 -1 9 18 0 1 0 0 1 0 0 0 0 0 15 20251020T105833 15 20251020T105833 15 20251020T105833 1 0 0 14
60 48 E7659DCF0C6C3723688F5EDF9F15DD6372DFB9DDC3A5D54E 1 -1 -1 0  -1 16
61 85 .internal/formal/fpId0/tw/run_tw_session/log.tw-slave/log.eng_50037/vTsk3.trace_0.xml 34 traffic.chk.assert_hazard_in_first 34 .internal/formal/fpId0/trace_6.xml 4 3 0  91 /h/d3/v/sh5704ch-s/ICP-Verification/FPV/run/vcst_rtdb/.internal/formal/fpId0/reset.xml.fsdb 0 0 0 0 0 -1 -1 0  0  0  4 -1 -1 -100 -1 0 0 2 1 0 0 0  0  0 0 0 1 1 3 6 0 4294967295 1 4 -1 8 0 1 0 0 1 0 0 0 0 0 15 20251020T105833 15 20251020T105833 15 20251020T105833 1 0 0 14
62 48 8AF9FF766CA1264BCD6AFF6B37B8000BC98037341CCE9DAA 1 -1 -1 0  -1 -1 0 2 1 1 -1 4294967295 4294967295 0 -1 -1 -1 -1 1 0 0 0 0 0 0 0 0 0  0  0  1 0 0 1 -1 0 1 0 34 traffic.chk.assert_hazard_in_first 1 3 0 1 24 21
63 0 1 0 1 59 @(posedge clk) ((green_first || yellow_first) |-> red_main) 3 chk 0  22 assert_hazard_in_first 0  0  0  0 0 0 16 5C61DCFF0801DC14 1 -1 -1 0  16 38F9885F4AF91FE6 0 -1 -1 0  -1 3 SVA 1 1 0 0 0 0 0  16 38F9885F4AF91FE6 0 -1 -1 0  16 38F9885F4AF91FE6 0 -1 -1 0  16 38F9885F4AF91FE6 0 -1 -1 0  48 E7659DCF0C6C3723688F5EDF9F15DD6372DFB9DDC3A5D54E 1 -1 -1 0  48 5C2B5EA47D9EFC49FE1CED5C6F610B33A4ECAAE106A3D686 1 -1 -1 0  16 38F9885F4AF91FE6 0 -1 -1 0  48 8AF9FF766CA1264BCD6AFF6B37B8000BC98037341CCE9DAA 1 -1 -1 0  3 4 1 32 58ACEAA15F7B745867347878B41CDC7A 1 -1 -1 0  48 F5423C71B75AA30CC55528F3094097FA15F1D1C94AF91FE6 1 -1 -1 0  32 32044A07E6DE8589F60A30D4EFF17B6F 1 -1 -1 0  16 5C61DCFF0801DC14 1 -1 -1 0  0 1 -1 -1 -1 -1 0 0 8
64 9
65
66 9 -1 1 0 0 14
67 48 09EAE5B3475CDCCE4645EFCC282021DFA4ECAAE106A3D686 1 -1 -1 0  -1 -1 0 0 1 4 15 0 4294967295 1 -1 9 18 0 1 0 0 1 0 0 0 0 0 15 20251020T105833 15 20251020T105833 15 20251020T105833 0 0 1 0 0 14
68 48 09E9DF55500A4A6D1D024A60A1359590C98037341CCE9DAA 1 -1 -1 0  -1 -1 0 2 1 1 -1 4294967295 4294967295 0 -1 -1 -1 -1 1 0 0 0 0 0 0 0 0 0  0  0  1 0 0 1 -1 0 1 0 33 traffic.chk.assert_no_both_yellow 1 3 0 1 18 21
69 0 1 0 1 47 @(posedge clk) (!(yellow_main && yellow_first)) 3 chk 0  21 assert_no_both_yellow 0  0  0  0 0 0 16 5C61DCFF0801DC14 1 -1 -1 0  16 38F9885F4AF91FE6 0 -1 -1 0  -1 3 SVA 1 1 0 0 0 0 0  16 38F9885F4AF91FE6 0 -1 -1 0  16 38F9885F4AF91FE6 0 -1 -1 0  16 38F9885F4AF91FE6 0 -1 -1 0  16 38F9885F4AF91FE6 0 -1 -1 0  48 09EAE5B3475CDCCE4645EFCC282021DFA4ECAAE106A3D686 1 -1 -1 0  16 38F9885F4AF91FE6 0 -1 -1 0  48 09E9DF55500A4A6D1D024A60A1359590C98037341CCE9DAA 1 -1 -1 0  2 3 1 32 CFB83EBEB7424E7F0521C8219BC6086C 1 -1 -1 0  48 F5423C71B75AA30CC55528F3094097FA15F1D1C94AF91FE6 1 -1 -1 0  16 5C61DCFF0801DC14 1 -1 -1 0  0 1 -1 -1 -1 -1 0 0 8
70 9
71
72 6 -1 1 0 0 14
73 64 8B8F5FE32F8B5C7AF0E1CB1C28479B2342BB1A3C70725F537290E1AE4AF91FE6 1 -1 -1 0  -1 16
74 85 .internal/formal/fpId0/tw/run_tw_session/log.tw-slave/log.eng_50037/vTsk3.trace_1.xml 38 traffic.chk.assert_honor_waiting_first 35 .internal/formal/fpId0/trace_11.xml 6 1 0  91 /h/d3/v/sh5704ch-s/ICP-Verification/FPV/run/vcst_rtdb/.internal/formal/fpId0/reset.xml.fsdb 0 0 0 0 0 -1 -1 0  0  0  5 -1 -1 -100 -1 0 0 2 1 0 0 0  0  0 0 0 0 1 3 11 0 4294967295 1 5 -1 10 0 1 0 0 1 0 0 0 0 0 15 20251020T105833 15 20251020T105833 15 20251020T105833 1 0 0 14
75 64 0A9577AD8641A8D0F889B29A63C1B70E1BE1F188759F9785D862D6FE4AF91FE6 1 -1 -1 0  -1 16
76 85 .internal/formal/fpId0/tw/run_tw_session/log.tw-slave/log.eng_50037/vTsk3.trace_0.xml 38 traffic.chk.assert_honor_waiting_first 35 .internal/formal/fpId0/trace_10.xml 6 3 0  91 /h/d3/v/sh5704ch-s/ICP-Verification/FPV/run/vcst_rtdb/.internal/formal/fpId0/reset.xml.fsdb 0 0 0 0 0 -1 -1 0  0  0  7 -1 -1 -100 -1 0 0 2 1 0 0 0  0  0 0 0 1 1 3 10 0 4294967295 1 7 -1 14 0 1 0 0 1 0 0 0 0 0 15 20251020T105833 15 20251020T105833 15 20251020T105833 1 0 0 14
77 48 2D460848B4A577391D88224E3E2503142B2E87D876FCCF20 1 -1 -1 0  -1 -1 0 2 1 1 -1 4294967295 4294967295 0 -1 -1 -1 -1 1 0 0 0 0 0 0 0 0 0  0  0  1 0 0 1 -1 0 1 0 38 traffic.chk.assert_honor_waiting_first 1 3 0 1 44 21
78 0 1 0 1 73 @(posedge clk) ($rose(waiting_first) |-> ( ##[0:(MAX_WAIT)] green_first)) 3 chk 0  26 assert_honor_waiting_first 0  0  0  0 0 0 16 5C61DCFF0801DC14 1 -1 -1 0  16 38F9885F4AF91FE6 0 -1 -1 0  -1 3 SVA 1 1 0 0 0 0 0  16 38F9885F4AF91FE6 0 -1 -1 0  16 38F9885F4AF91FE6 0 -1 -1 0  16 38F9885F4AF91FE6 0 -1 -1 0  64 0A9577AD8641A8D0F889B29A63C1B70E1BE1F188759F9785D862D6FE4AF91FE6 1 -1 -1 0  64 8B8F5FE32F8B5C7AF0E1CB1C28479B2342BB1A3C70725F537290E1AE4AF91FE6 1 -1 -1 0  16 38F9885F4AF91FE6 0 -1 -1 0  48 2D460848B4A577391D88224E3E2503142B2E87D876FCCF20 1 -1 -1 0  11 3 1 48 72F267F69B85467ED813BABD49580D659846F2A89B4072E1 1 -1 -1 0  32 58ACEAA15F7B745867347878B41CDC7A 1 -1 -1 0  16 5C61DCFF0801DC14 1 -1 -1 0  0 1 -1 -1 -1 -1 0 0 8
79 9
80
81 11 -1 1 0 0 14
82 48 53368E4E9356B88847729779870FFBB3A4ECAAE106A3D686 1 -1 -1 0  -1 -1 0 0 1 4 19 0 4294967295 1 -1 9 18 0 1 0 0 1 0 0 0 0 0 15 20251020T105833 15 20251020T105833 15 20251020T105833 1 0 0 14
83 48 928A86A184CFD012464DF18C942FC71C72DFB9DDC3A5D54E 1 -1 -1 0  -1 16
84 85 .internal/formal/fpId0/tw/run_tw_session/log.tw-slave/log.eng_50037/vTsk3.trace_0.xml 44 traffic.chk.assert_signal_sequencing_on_main 35 .internal/formal/fpId0/trace_18.xml 11 3 0  91 /h/d3/v/sh5704ch-s/ICP-Verification/FPV/run/vcst_rtdb/.internal/formal/fpId0/reset.xml.fsdb 0 0 0 0 0 -1 -1 0  0  0  3 -1 -1 -100 -1 0 0 2 1 0 0 0  0  0 0 0 1 1 3 18 0 4294967295 1 3 -1 6 0 1 0 0 1 0 0 0 0 0 15 20251020T105833 15 20251020T105833 15 20251020T105833 1 0 0 14
85 48 B2EDF3E76568E6370729546F5F1B33A8C98037341CCE9DAA 1 -1 -1 0  -1 -1 0 2 1 1 -1 4294967295 4294967295 0 -1 -1 -1 -1 1 0 0 0 0 0 0 0 0 0  0  0  1 0 0 1 -1 0 1 0 44 traffic.chk.assert_signal_sequencing_on_main 1 3 0 1 29 21
86 0 1 0 1 92 @(posedge clk) (yellow_main |=> (red_main [* 1:$]) ##1 (green_main [* 1:$]) ##1 yellow_main) 3 chk 0  32 assert_signal_sequencing_on_main 0  0  0  0 0 0 16 5C61DCFF0801DC14 1 -1 -1 0  16 38F9885F4AF91FE6 0 -1 -1 0  -1 3 SVA 1 1 0 0 0 0 0  16 38F9885F4AF91FE6 0 -1 -1 0  16 38F9885F4AF91FE6 0 -1 -1 0  16 38F9885F4AF91FE6 0 -1 -1 0  48 928A86A184CFD012464DF18C942FC71C72DFB9DDC3A5D54E 1 -1 -1 0  48 53368E4E9356B88847729779870FFBB3A4ECAAE106A3D686 1 -1 -1 0  16 38F9885F4AF91FE6 0 -1 -1 0  48 B2EDF3E76568E6370729546F5F1B33A8C98037341CCE9DAA 1 -1 -1 0  11 4 1 32 CFB83EBEB7424E7F0521C8219BC6086C 1 -1 -1 0  32 32044A07E6DE8589F60A30D4EFF17B6F 1 -1 -1 0  32 550CF944F11D40223276370AF5635255 1 -1 -1 0  16 5C61DCFF0801DC14 1 -1 -1 0  0 1 -1 -1 -1 -1 0 0 8
87 9
88
89 16 -1 1 0 0 14
90 48 FFB3F6FBF155F8A077362DBEC797F0C02B2E87D876FCCF20 1 -1 -1 0  -1 16
91 85 .internal/formal/fpId0/tw/run_tw_session/log.tw-slave/log.eng_50037/vTsk3.trace_0.xml 24 traffic.chk.cov_both_red 35 .internal/formal/fpId0/trace_24.xml 16 1 0  91 /h/d3/v/sh5704ch-s/ICP-Verification/FPV/run/vcst_rtdb/.internal/formal/fpId0/reset.xml.fsdb 0 0 0 0 0 -1 -1 0  0  0  1 -1 -1 -100 -1 0 0 2 1 0 0 0  0  0 0 0 0 3 3 24 0 4294967295 1 1 -1 2 0 1 0 0 1 0 0 0 0 0 15 20251020T105833 15 20251020T105833 15 20251020T105833 0 0 1 0 0 14
92 48 FFB3F6FBF155F8A077362DBEC797F0C02B2E87D876FCCF20 1 -1 -1 0  -1 -1 0 2 3 1 -1 4294967295 4294967295 0 -1 -1 -1 -1 1 0 0 0 0 0 0 0 0 0  0  0  1 0 0 1 -1 0 1 0 24 traffic.chk.cov_both_red 1 4 0 1 69 21
93 0 1 0 1 38 @(posedge clk) (red_main && red_first) 3 chk 0  12 cov_both_red 0  0  0  0 0 0 16 5C61DCFF0801DC14 1 -1 -1 0  16 38F9885F4AF91FE6 0 -1 -1 0  -1 3 SVA 1 1 0 0 0 0 0  16 38F9885F4AF91FE6 0 -1 -1 0  16 38F9885F4AF91FE6 0 -1 -1 0  16 38F9885F4AF91FE6 0 -1 -1 0  16 38F9885F4AF91FE6 0 -1 -1 0  16 38F9885F4AF91FE6 0 -1 -1 0  16 38F9885F4AF91FE6 0 -1 -1 0  48 FFB3F6FBF155F8A077362DBEC797F0C02B2E87D876FCCF20 1 -1 -1 0  1 3 1 32 32044A07E6DE8589F60A30D4EFF17B6F 1 -1 -1 0  32 CDCD22D5105636937619375E9807149F 1 -1 -1 0  16 5C61DCFF0801DC14 1 -1 -1 0  0 1 -1 -1 -1 -1 0 0 8
94 9
95
96 14 -1 10 0 0 14
97 64 0B13629C0653C9902333803EA08605B642BB1A3C70725F537290E1AE4AF91FE6 1 -1 -1 0  -1 -1 0 0 2 1 34 4294967295 4294967295 0 -1 -1 -1 -1 1 0 0 1 0 0 0 0 0 0  15 20251020T105828 0  1 14
98 64 0B13629C0653C9902333803EA08605B642BB1A3C70725F537290E1AE4AF91FE6 1 -1 -1 0  -1 -1 1 0 2 1 -1 4294967295 4294967295 0 -1 -1 -1 -1 1 0 0 1 0 0 0 0 0 0  0  0  2 14
99 64 0B13629C0653C9902333803EA08605B642BB1A3C70725F537290E1AE4AF91FE6 1 -1 -1 0  -1 -1 2 0 2 1 -1 4294967295 4294967295 0 -1 -1 -1 -1 1 0 0 1 0 0 0 0 0 0  0  0  3 14
100 64 0B13629C0653C9902333803EA08605B642BB1A3C70725F537290E1AE4AF91FE6 1 -1 -1 0  -1 -1 3 0 2 1 -1 4294967295 4294967295 0 -1 -1 -1 -1 1 0 0 1 0 0 0 0 0 0  0  0  4 14
101 64 0B13629C0653C9902333803EA08605B642BB1A3C70725F537290E1AE4AF91FE6 1 -1 -1 0  -1 -1 4 0 2 1 -1 4294967295 4294967295 0 -1 -1 -1 -1 1 0 0 1 0 0 0 0 0 0  0  0  5 14
102 64 0B13629C0653C9902333803EA08605B642BB1A3C70725F537290E1AE4AF91FE6 1 -1 -1 0  -1 -1 5 0 2 1 -1 4294967295 4294967295 0 -1 -1 -1 -1 1 0 0 1 0 0 0 0 0 0  0  0  6 14
103 64 0B13629C0653C9902333803EA08605B642BB1A3C70725F537290E1AE4AF91FE6 1 -1 -1 0  -1 -1 6 0 2 1 -1 4294967295 4294967295 0 -1 -1 -1 -1 1 0 0 1 0 0 0 0 0 0  0  0  7 14
104 64 0B13629C0653C9902333803EA08605B642BB1A3C70725F537290E1AE4AF91FE6 1 -1 -1 0  -1 -1 7 0 2 1 -1 4294967295 4294967295 0 -1 -1 -1 -1 1 0 0 1 0 0 0 0 0 0  0  0  8 14
105 64 0B13629C0653C9902333803EA08605B642BB1A3C70725F537290E1AE4AF91FE6 1 -1 -1 0  -1 -1 8 0 2 1 -1 4294967295 4294967295 0 -1 -1 -1 -1 1 0 0 1 0 0 0 0 0 0  0  0  9 14
106 64 0B13629C0653C9902333803EA08605B642BB1A3C70725F537290E1AE4AF91FE6 1 -1 -1 0  -1 -1 9 0 2 1 -1 4294967295 4294967295 0 -1 -1 -1 -1 1 0 0 1 0 0 0 0 0 0  0  0  10 0 0 14
107 64 3D42C79E9841F9079E815CA733E3D6941BE1F188759F9785D862D6FE4AF91FE6 1 -1 -1 0  -1 16
108 85 .internal/formal/fpId0/tw/run_tw_session/log.tw-slave/log.eng_50037/vTsk3.trace_0.xml 43 traffic.chk.assume_continuous_waiting_first 35 .internal/formal/fpId0/trace_22.xml 14 3 0  91 /h/d3/v/sh5704ch-s/ICP-Verification/FPV/run/vcst_rtdb/.internal/formal/fpId0/reset.xml.fsdb 0 0 0 0 0 -1 -1 0  0  0  1 -1 -1 -100 -1 0 0 2 1 0 0 0  0  0 0 0 1 2 3 22 0 4294967295 1 1 -1 2 0 1 0 0 1 0 0 0 0 0 15 20251020T105833 15 20251020T105833 15 20251020T105833 1 14
109 64 3D42C79E9841F9079E815CA733E3D6941BE1F188759F9785D862D6FE4AF91FE6 1 -1 -1 0  -1 -1 1 1 1 1 -1 4294967295 4294967295 0 -1 -1 -1 -1 1 0 0 1 0 0 0 0 0 0  0  0  2 14
110 64 3D42C79E9841F9079E815CA733E3D6941BE1F188759F9785D862D6FE4AF91FE6 1 -1 -1 0  -1 -1 2 1 1 1 -1 4294967295 4294967295 0 -1 -1 -1 -1 1 0 0 1 0 0 0 0 0 0  0  0  3 14
111 64 3D42C79E9841F9079E815CA733E3D6941BE1F188759F9785D862D6FE4AF91FE6 1 -1 -1 0  -1 -1 3 1 1 1 -1 4294967295 4294967295 0 -1 -1 -1 -1 1 0 0 1 0 0 0 0 0 0  0  0  4 14
112 64 3D42C79E9841F9079E815CA733E3D6941BE1F188759F9785D862D6FE4AF91FE6 1 -1 -1 0  -1 -1 4 1 1 1 -1 4294967295 4294967295 0 -1 -1 -1 -1 1 0 0 1 0 0 0 0 0 0  0  0  5 14
113 64 3D42C79E9841F9079E815CA733E3D6941BE1F188759F9785D862D6FE4AF91FE6 1 -1 -1 0  -1 -1 5 1 1 1 -1 4294967295 4294967295 0 -1 -1 -1 -1 1 0 0 1 0 0 0 0 0 0  0  0  6 14
114 64 3D42C79E9841F9079E815CA733E3D6941BE1F188759F9785D862D6FE4AF91FE6 1 -1 -1 0  -1 -1 6 1 1 1 -1 4294967295 4294967295 0 -1 -1 -1 -1 1 0 0 1 0 0 0 0 0 0  0  0  7 14
115 64 3D42C79E9841F9079E815CA733E3D6941BE1F188759F9785D862D6FE4AF91FE6 1 -1 -1 0  -1 -1 7 1 1 1 -1 4294967295 4294967295 0 -1 -1 -1 -1 1 0 0 1 0 0 0 0 0 0  0  0  8 14
116 64 3D42C79E9841F9079E815CA733E3D6941BE1F188759F9785D862D6FE4AF91FE6 1 -1 -1 0  -1 -1 8 1 1 1 -1 4294967295 4294967295 0 -1 -1 -1 -1 1 0 0 1 0 0 0 0 0 0  0  0  9 14
117 64 3D42C79E9841F9079E815CA733E3D6941BE1F188759F9785D862D6FE4AF91FE6 1 -1 -1 0  -1 -1 9 1 1 1 -1 4294967295 4294967295 0 -1 -1 -1 -1 1 0 0 1 0 0 0 0 0 0  0  0  10 0 0 14
118 48 59111A6345AB8576538B38D7C7ADB0CB2B2E87D876FCCF20 1 -1 -1 0  -1 -1 0 2 2 1 -1 4294967295 4294967295 0 -1 -1 -1 -1 1 0 0 0 0 0 0 0 0 0  0  0  1 14
119 48 59111A6345AB8576538B38D7C7ADB0CB2B2E87D876FCCF20 1 -1 -1 0  -1 -1 1 2 1 1 -1 4294967295 4294967295 0 -1 -1 -1 -1 1 0 0 0 0 0 0 0 0 0  0  0  2 14
120 48 59111A6345AB8576538B38D7C7ADB0CB2B2E87D876FCCF20 1 -1 -1 0  -1 -1 2 2 1 1 -1 4294967295 4294967295 0 -1 -1 -1 -1 1 0 0 0 0 0 0 0 0 0  0  0  3 14
121 48 59111A6345AB8576538B38D7C7ADB0CB2B2E87D876FCCF20 1 -1 -1 0  -1 -1 3 2 1 1 -1 4294967295 4294967295 0 -1 -1 -1 -1 1 0 0 0 0 0 0 0 0 0  0  0  4 14
122 48 59111A6345AB8576538B38D7C7ADB0CB2B2E87D876FCCF20 1 -1 -1 0  -1 -1 4 2 1 1 -1 4294967295 4294967295 0 -1 -1 -1 -1 1 0 0 0 0 0 0 0 0 0  0  0  5 14
123 48 59111A6345AB8576538B38D7C7ADB0CB2B2E87D876FCCF20 1 -1 -1 0  -1 -1 5 2 1 1 -1 4294967295 4294967295 0 -1 -1 -1 -1 1 0 0 0 0 0 0 0 0 0  0  0  6 14
124 48 59111A6345AB8576538B38D7C7ADB0CB2B2E87D876FCCF20 1 -1 -1 0  -1 -1 6 2 1 1 -1 4294967295 4294967295 0 -1 -1 -1 -1 1 0 0 0 0 0 0 0 0 0  0  0  7 14
125 48 59111A6345AB8576538B38D7C7ADB0CB2B2E87D876FCCF20 1 -1 -1 0  -1 -1 7 2 1 1 -1 4294967295 4294967295 0 -1 -1 -1 -1 1 0 0 0 0 0 0 0 0 0  0  0  8 14
126 48 59111A6345AB8576538B38D7C7ADB0CB2B2E87D876FCCF20 1 -1 -1 0  -1 -1 8 2 1 1 -1 4294967295 4294967295 0 -1 -1 -1 -1 1 0 0 0 0 0 0 0 0 0  0  0  9 14
127 48 59111A6345AB8576538B38D7C7ADB0CB2B2E87D876FCCF20 1 -1 -1 0  -1 -1 9 2 1 1 -1 4294967295 4294967295 0 -1 -1 -1 -1 1 0 0 0 0 0 0 0 0 0  0  0  10 0 0 1 -1 1 1 -1 2 1 -1 3 1 -1 4 1 -1 5 1 -1 6 1 -1 7 1 -1 8 1 -1 9 1 -1 0 1 0 43 traffic.chk.assume_continuous_waiting_first 1 1 0 1 65 21
128 0 1 0 1 68 @(posedge clk) ((waiting_first && (~green_first)) |=> waiting_first) 3 chk 0  31 assume_continuous_waiting_first 0  0  0  0 0 0 16 5C61DCFF0801DC14 1 -1 -1 0  16 38F9885F4AF91FE6 0 -1 -1 0  -1 3 SVA 1 1 0 0 0 0 0  16 38F9885F4AF91FE6 0 -1 -1 0  16 38F9885F4AF91FE6 0 -1 -1 0  16 38F9885F4AF91FE6 0 -1 -1 0  64 3D42C79E9841F9079E815CA733E3D6941BE1F188759F9785D862D6FE4AF91FE6 1 -1 -1 0  64 0B13629C0653C9902333803EA08605B642BB1A3C70725F537290E1AE4AF91FE6 1 -1 -1 0  16 38F9885F4AF91FE6 0 -1 -1 0  48 59111A6345AB8576538B38D7C7ADB0CB2B2E87D876FCCF20 1 -1 -1 0  5 3 1 48 72F267F69B85467ED813BABD49580D659846F2A89B4072E1 1 -1 -1 0  32 58ACEAA15F7B745867347878B41CDC7A 1 -1 -1 0  16 5C61DCFF0801DC14 1 -1 -1 0  0 1 -1 -1 -1 -1 0 0 8
129 9
130
131 22 -1 1 0 0 14
132 48 ED2D465712D7B6F2581B5AE57E4E42032B2E87D876FCCF20 1 -1 -1 0  -1 16
133 85 .internal/formal/fpId0/tw/run_tw_session/log.tw-slave/log.eng_50037/vTsk3.trace_0.xml 45 traffic.chk.cov_green_without_waiting_on_main 35 .internal/formal/fpId0/trace_30.xml 22 1 0  91 /h/d3/v/sh5704ch-s/ICP-Verification/FPV/run/vcst_rtdb/.internal/formal/fpId0/reset.xml.fsdb 0 0 0 0 0 -1 -1 0  0  0  2 -1 -1 -100 -1 0 0 2 1 0 0 0  0  0 0 0 0 3 3 30 0 4294967295 1 2 -1 4 0 1 0 0 1 0 0 0 0 0 15 20251020T105833 15 20251020T105833 15 20251020T105833 0 0 1 0 0 14
134 48 ED2D465712D7B6F2581B5AE57E4E42032B2E87D876FCCF20 1 -1 -1 0  -1 -1 0 2 3 1 -1 4294967295 4294967295 0 -1 -1 -1 -1 1 0 0 0 0 0 0 0 0 0  0  0  1 0 0 1 -1 0 1 0 45 traffic.chk.cov_green_without_waiting_on_main 1 4 0 1 81 21
135 0 1 0 1 53 @(posedge clk) ($rose(green_main) && (!waiting_main)) 3 chk 0  33 cov_green_without_waiting_on_main 0  0  0  0 0 0 16 5C61DCFF0801DC14 1 -1 -1 0  16 38F9885F4AF91FE6 0 -1 -1 0  -1 3 SVA 1 1 0 0 0 0 0  16 38F9885F4AF91FE6 0 -1 -1 0  16 38F9885F4AF91FE6 0 -1 -1 0  16 38F9885F4AF91FE6 0 -1 -1 0  16 38F9885F4AF91FE6 0 -1 -1 0  16 38F9885F4AF91FE6 0 -1 -1 0  16 38F9885F4AF91FE6 0 -1 -1 0  48 ED2D465712D7B6F2581B5AE57E4E42032B2E87D876FCCF20 1 -1 -1 0  1 3 1 32 550CF944F11D40223276370AF5635255 1 -1 -1 0  48 067C532200C473E74C985595930AACCF6A8010654AF91FE6 1 -1 -1 0  16 5C61DCFF0801DC14 1 -1 -1 0  0 1 -1 -1 -1 -1 0 0 8
136 9
137
138 21 -1 1 0 0 14
139 48 5B56E2C25EE63E70892E25BF86D2BC442B2E87D876FCCF20 1 -1 -1 0  -1 -1 0 0 3 4 29 0 4294967295 1 -1 8 16 0 1 0 0 1 0 0 0 0 0 15 20251020T105833 15 20251020T105833 15 20251020T105833 0 0 1 0 0 14
140 48 5B56E2C25EE63E70892E25BF86D2BC442B2E87D876FCCF20 1 -1 -1 0  -1 -1 0 2 3 1 -1 4294967295 4294967295 0 -1 -1 -1 -1 1 0 0 0 0 0 0 0 0 0  0  0  1 0 0 1 -1 0 1 0 46 traffic.chk.cov_green_without_waiting_on_first 1 4 0 1 83 21
141 0 1 0 1 55 @(posedge clk) ($rose(green_first) && (!waiting_first)) 3 chk 0  34 cov_green_without_waiting_on_first 0  0  0  0 0 0 16 5C61DCFF0801DC14 1 -1 -1 0  16 38F9885F4AF91FE6 0 -1 -1 0  -1 3 SVA 1 1 0 0 0 0 0  16 38F9885F4AF91FE6 0 -1 -1 0  16 38F9885F4AF91FE6 0 -1 -1 0  16 38F9885F4AF91FE6 0 -1 -1 0  16 38F9885F4AF91FE6 0 -1 -1 0  16 38F9885F4AF91FE6 0 -1 -1 0  16 38F9885F4AF91FE6 0 -1 -1 0  48 5B56E2C25EE63E70892E25BF86D2BC442B2E87D876FCCF20 1 -1 -1 0  1 3 1 32 58ACEAA15F7B745867347878B41CDC7A 1 -1 -1 0  48 72F267F69B85467ED813BABD49580D659846F2A89B4072E1 1 -1 -1 0  16 5C61DCFF0801DC14 1 -1 -1 0  0 1 -1 -1 -1 -1 0 0 8
142 9
143
144 10 -1 1 0 0 14
145 48 559B2377B6F5214A1D46D260FEFC3BE9A4ECAAE106A3D686 1 -1 -1 0  -1 -1 0 0 1 4 17 0 4294967295 1 -1 9 18 0 1 0 0 1 0 0 0 0 0 15 20251020T105833 15 20251020T105833 15 20251020T105833 1 0 0 14
146 48 7B576E2AD2C186D0C6CB21D33B4D462C72DFB9DDC3A5D54E 1 -1 -1 0  -1 16
147 85 .internal/formal/fpId0/tw/run_tw_session/log.tw-slave/log.eng_50037/vTsk3.trace_0.xml 45 traffic.chk.assert_signal_sequencing_on_first 35 .internal/formal/fpId0/trace_16.xml 10 3 0  91 /h/d3/v/sh5704ch-s/ICP-Verification/FPV/run/vcst_rtdb/.internal/formal/fpId0/reset.xml.fsdb 0 0 0 0 0 -1 -1 0  0  0  7 -1 -1 -100 -1 0 0 2 1 0 0 0  0  0 0 0 1 1 3 16 0 4294967295 1 7 -1 14 0 1 0 0 1 0 0 0 0 0 15 20251020T105833 15 20251020T105833 15 20251020T105833 1 0 0 14
148 48 6F2D0D803FCA50B0321DA1C159C909B3C98037341CCE9DAA 1 -1 -1 0  -1 -1 0 2 1 1 -1 4294967295 4294967295 0 -1 -1 -1 -1 1 0 0 0 0 0 0 0 0 0  0  0  1 0 0 1 -1 0 1 0 45 traffic.chk.assert_signal_sequencing_on_first 1 3 0 1 31 21
149 0 1 0 1 96 @(posedge clk) (yellow_first |=> (red_first [* 1:$]) ##1 (green_first [* 1:$]) ##1 yellow_first) 3 chk 0  33 assert_signal_sequencing_on_first 0  0  0  0 0 0 16 5C61DCFF0801DC14 1 -1 -1 0  16 38F9885F4AF91FE6 0 -1 -1 0  -1 3 SVA 1 1 0 0 0 0 0  16 38F9885F4AF91FE6 0 -1 -1 0  16 38F9885F4AF91FE6 0 -1 -1 0  16 38F9885F4AF91FE6 0 -1 -1 0  48 7B576E2AD2C186D0C6CB21D33B4D462C72DFB9DDC3A5D54E 1 -1 -1 0  48 559B2377B6F5214A1D46D260FEFC3BE9A4ECAAE106A3D686 1 -1 -1 0  16 38F9885F4AF91FE6 0 -1 -1 0  48 6F2D0D803FCA50B0321DA1C159C909B3C98037341CCE9DAA 1 -1 -1 0  11 4 1 48 F5423C71B75AA30CC55528F3094097FA15F1D1C94AF91FE6 1 -1 -1 0  32 CDCD22D5105636937619375E9807149F 1 -1 -1 0  32 58ACEAA15F7B745867347878B41CDC7A 1 -1 -1 0  16 5C61DCFF0801DC14 1 -1 -1 0  0 1 -1 -1 -1 -1 0 0 8
150 9
151
152 15 -1 10 0 0 14
153 64 82FE14697712CFBE90A968B12937F14142BB1A3C70725F537290E1AE4AF91FE6 1 -1 -1 0  -1 -1 0 0 2 1 35 4294967295 4294967295 0 -1 -1 -1 -1 1 0 0 1 0 0 0 0 0 0  15 20251020T105828 0  1 14
154 64 82FE14697712CFBE90A968B12937F14142BB1A3C70725F537290E1AE4AF91FE6 1 -1 -1 0  -1 -1 1 0 2 1 -1 4294967295 4294967295 0 -1 -1 -1 -1 1 0 0 1 0 0 0 0 0 0  0  0  2 14
155 64 82FE14697712CFBE90A968B12937F14142BB1A3C70725F537290E1AE4AF91FE6 1 -1 -1 0  -1 -1 2 0 2 1 -1 4294967295 4294967295 0 -1 -1 -1 -1 1 0 0 1 0 0 0 0 0 0  0  0  3 14
156 64 82FE14697712CFBE90A968B12937F14142BB1A3C70725F537290E1AE4AF91FE6 1 -1 -1 0  -1 -1 3 0 2 1 -1 4294967295 4294967295 0 -1 -1 -1 -1 1 0 0 1 0 0 0 0 0 0  0  0  4 14
157 64 82FE14697712CFBE90A968B12937F14142BB1A3C70725F537290E1AE4AF91FE6 1 -1 -1 0  -1 -1 4 0 2 1 -1 4294967295 4294967295 0 -1 -1 -1 -1 1 0 0 1 0 0 0 0 0 0  0  0  5 14
158 64 82FE14697712CFBE90A968B12937F14142BB1A3C70725F537290E1AE4AF91FE6 1 -1 -1 0  -1 -1 5 0 2 1 -1 4294967295 4294967295 0 -1 -1 -1 -1 1 0 0 1 0 0 0 0 0 0  0  0  6 14
159 64 82FE14697712CFBE90A968B12937F14142BB1A3C70725F537290E1AE4AF91FE6 1 -1 -1 0  -1 -1 6 0 2 1 -1 4294967295 4294967295 0 -1 -1 -1 -1 1 0 0 1 0 0 0 0 0 0  0  0  7 14
160 64 82FE14697712CFBE90A968B12937F14142BB1A3C70725F537290E1AE4AF91FE6 1 -1 -1 0  -1 -1 7 0 2 1 -1 4294967295 4294967295 0 -1 -1 -1 -1 1 0 0 1 0 0 0 0 0 0  0  0  8 14
161 64 82FE14697712CFBE90A968B12937F14142BB1A3C70725F537290E1AE4AF91FE6 1 -1 -1 0  -1 -1 8 0 2 1 -1 4294967295 4294967295 0 -1 -1 -1 -1 1 0 0 1 0 0 0 0 0 0  0  0  9 14
162 64 82FE14697712CFBE90A968B12937F14142BB1A3C70725F537290E1AE4AF91FE6 1 -1 -1 0  -1 -1 9 0 2 1 -1 4294967295 4294967295 0 -1 -1 -1 -1 1 0 0 1 0 0 0 0 0 0  0  0  10 0 0 14
163 64 F1DAB42442460B71947E9D2EEFDE501A1BE1F188759F9785D862D6FE4AF91FE6 1 -1 -1 0  -1 16
164 85 .internal/formal/fpId0/tw/run_tw_session/log.tw-slave/log.eng_50037/vTsk3.trace_0.xml 42 traffic.chk.assume_continuous_waiting_main 35 .internal/formal/fpId0/trace_23.xml 15 3 0  91 /h/d3/v/sh5704ch-s/ICP-Verification/FPV/run/vcst_rtdb/.internal/formal/fpId0/reset.xml.fsdb 0 0 0 0 0 -1 -1 0  0  0  3 -1 -1 -100 -1 0 0 2 1 0 0 0  0  0 0 0 1 2 3 23 0 4294967295 1 3 -1 6 0 1 0 0 1 0 0 0 0 0 15 20251020T105833 15 20251020T105833 15 20251020T105833 1 14
165 64 F1DAB42442460B71947E9D2EEFDE501A1BE1F188759F9785D862D6FE4AF91FE6 1 -1 -1 0  -1 -1 1 1 1 1 -1 4294967295 4294967295 0 -1 -1 -1 -1 1 0 0 1 0 0 0 0 0 0  0  0  2 14
166 64 F1DAB42442460B71947E9D2EEFDE501A1BE1F188759F9785D862D6FE4AF91FE6 1 -1 -1 0  -1 -1 2 1 1 1 -1 4294967295 4294967295 0 -1 -1 -1 -1 1 0 0 1 0 0 0 0 0 0  0  0  3 14
167 64 F1DAB42442460B71947E9D2EEFDE501A1BE1F188759F9785D862D6FE4AF91FE6 1 -1 -1 0  -1 -1 3 1 1 1 -1 4294967295 4294967295 0 -1 -1 -1 -1 1 0 0 1 0 0 0 0 0 0  0  0  4 14
168 64 F1DAB42442460B71947E9D2EEFDE501A1BE1F188759F9785D862D6FE4AF91FE6 1 -1 -1 0  -1 -1 4 1 1 1 -1 4294967295 4294967295 0 -1 -1 -1 -1 1 0 0 1 0 0 0 0 0 0  0  0  5 14
169 64 F1DAB42442460B71947E9D2EEFDE501A1BE1F188759F9785D862D6FE4AF91FE6 1 -1 -1 0  -1 -1 5 1 1 1 -1 4294967295 4294967295 0 -1 -1 -1 -1 1 0 0 1 0 0 0 0 0 0  0  0  6 14
170 64 F1DAB42442460B71947E9D2EEFDE501A1BE1F188759F9785D862D6FE4AF91FE6 1 -1 -1 0  -1 -1 6 1 1 1 -1 4294967295 4294967295 0 -1 -1 -1 -1 1 0 0 1 0 0 0 0 0 0  0  0  7 14
171 64 F1DAB42442460B71947E9D2EEFDE501A1BE1F188759F9785D862D6FE4AF91FE6 1 -1 -1 0  -1 -1 7 1 1 1 -1 4294967295 4294967295 0 -1 -1 -1 -1 1 0 0 1 0 0 0 0 0 0  0  0  8 14
172 64 F1DAB42442460B71947E9D2EEFDE501A1BE1F188759F9785D862D6FE4AF91FE6 1 -1 -1 0  -1 -1 8 1 1 1 -1 4294967295 4294967295 0 -1 -1 -1 -1 1 0 0 1 0 0 0 0 0 0  0  0  9 14
173 64 F1DAB42442460B71947E9D2EEFDE501A1BE1F188759F9785D862D6FE4AF91FE6 1 -1 -1 0  -1 -1 9 1 1 1 -1 4294967295 4294967295 0 -1 -1 -1 -1 1 0 0 1 0 0 0 0 0 0  0  0  10 0 0 14
174 48 439503C8C0140BFDAA9102B5B6A638142B2E87D876FCCF20 1 -1 -1 0  -1 -1 0 2 2 1 -1 4294967295 4294967295 0 -1 -1 -1 -1 1 0 0 0 0 0 0 0 0 0  0  0  1 14
175 48 439503C8C0140BFDAA9102B5B6A638142B2E87D876FCCF20 1 -1 -1 0  -1 -1 1 2 1 1 -1 4294967295 4294967295 0 -1 -1 -1 -1 1 0 0 0 0 0 0 0 0 0  0  0  2 14
176 48 439503C8C0140BFDAA9102B5B6A638142B2E87D876FCCF20 1 -1 -1 0  -1 -1 2 2 1 1 -1 4294967295 4294967295 0 -1 -1 -1 -1 1 0 0 0 0 0 0 0 0 0  0  0  3 14
177 48 439503C8C0140BFDAA9102B5B6A638142B2E87D876FCCF20 1 -1 -1 0  -1 -1 3 2 1 1 -1 4294967295 4294967295 0 -1 -1 -1 -1 1 0 0 0 0 0 0 0 0 0  0  0  4 14
178 48 439503C8C0140BFDAA9102B5B6A638142B2E87D876FCCF20 1 -1 -1 0  -1 -1 4 2 1 1 -1 4294967295 4294967295 0 -1 -1 -1 -1 1 0 0 0 0 0 0 0 0 0  0  0  5 14
179 48 439503C8C0140BFDAA9102B5B6A638142B2E87D876FCCF20 1 -1 -1 0  -1 -1 5 2 1 1 -1 4294967295 4294967295 0 -1 -1 -1 -1 1 0 0 0 0 0 0 0 0 0  0  0  6 14
180 48 439503C8C0140BFDAA9102B5B6A638142B2E87D876FCCF20 1 -1 -1 0  -1 -1 6 2 1 1 -1 4294967295 4294967295 0 -1 -1 -1 -1 1 0 0 0 0 0 0 0 0 0  0  0  7 14
181 48 439503C8C0140BFDAA9102B5B6A638142B2E87D876FCCF20 1 -1 -1 0  -1 -1 7 2 1 1 -1 4294967295 4294967295 0 -1 -1 -1 -1 1 0 0 0 0 0 0 0 0 0  0  0  8 14
182 48 439503C8C0140BFDAA9102B5B6A638142B2E87D876FCCF20 1 -1 -1 0  -1 -1 8 2 1 1 -1 4294967295 4294967295 0 -1 -1 -1 -1 1 0 0 0 0 0 0 0 0 0  0  0  9 14
183 48 439503C8C0140BFDAA9102B5B6A638142B2E87D876FCCF20 1 -1 -1 0  -1 -1 9 2 1 1 -1 4294967295 4294967295 0 -1 -1 -1 -1 1 0 0 0 0 0 0 0 0 0  0  0  10 0 0 1 -1 1 1 -1 2 1 -1 3 1 -1 4 1 -1 5 1 -1 6 1 -1 7 1 -1 8 1 -1 9 1 -1 0 1 0 42 traffic.chk.assume_continuous_waiting_main 1 1 0 1 63 21
184 0 1 0 1 65 @(posedge clk) ((waiting_main && (~green_main)) |=> waiting_main) 3 chk 0  30 assume_continuous_waiting_main 0  0  0  0 0 0 16 5C61DCFF0801DC14 1 -1 -1 0  16 38F9885F4AF91FE6 0 -1 -1 0  -1 3 SVA 1 1 0 0 0 0 0  16 38F9885F4AF91FE6 0 -1 -1 0  16 38F9885F4AF91FE6 0 -1 -1 0  16 38F9885F4AF91FE6 0 -1 -1 0  64 F1DAB42442460B71947E9D2EEFDE501A1BE1F188759F9785D862D6FE4AF91FE6 1 -1 -1 0  64 82FE14697712CFBE90A968B12937F14142BB1A3C70725F537290E1AE4AF91FE6 1 -1 -1 0  16 38F9885F4AF91FE6 0 -1 -1 0  48 439503C8C0140BFDAA9102B5B6A638142B2E87D876FCCF20 1 -1 -1 0  5 3 1 48 067C532200C473E74C985595930AACCF6A8010654AF91FE6 1 -1 -1 0  32 550CF944F11D40223276370AF5635255 1 -1 -1 0  16 5C61DCFF0801DC14 1 -1 -1 0  0 1 -1 -1 -1 -1 0 0 8
185 9
186
187 23 -1 1 0 0 14
188 48 F24E16EEDE0700A7CF890CE16995F6322B2E87D876FCCF20 1 -1 -1 0  -1 16
189 85 .internal/formal/fpId0/tw/run_tw_session/log.tw-slave/log.eng_50037/vTsk3.trace_3.xml 52 traffic.chk.cov_waiting_on_both_streets_for_max_wait 35 .internal/formal/fpId0/trace_31.xml 23 1 0  91 /h/d3/v/sh5704ch-s/ICP-Verification/FPV/run/vcst_rtdb/.internal/formal/fpId0/reset.xml.fsdb 0 0 0 0 0 -1 -1 0  0  0  4 -1 -1 -100 -1 0 0 2 1 0 0 0  0  0 0 0 0 3 3 31 0 4294967295 1 4 -1 8 0 1 0 0 1 0 0 0 0 0 15 20251020T105833 15 20251020T105833 15 20251020T105833 0 0 1 0 0 14
190 48 F24E16EEDE0700A7CF890CE16995F6322B2E87D876FCCF20 1 -1 -1 0  -1 -1 0 2 3 1 -1 4294967295 4294967295 0 -1 -1 -1 -1 1 0 0 0 0 0 0 0 0 0  0  0  1 0 0 1 -1 0 1 0 52 traffic.chk.cov_waiting_on_both_streets_for_max_wait 1 4 0 1 71 21
191 0 1 0 1 61 @(posedge clk) ((waiting_first && waiting_main) [* MAX_WAIT]) 3 chk 0  40 cov_waiting_on_both_streets_for_max_wait 0  0  0  0 0 0 16 5C61DCFF0801DC14 1 -1 -1 0  16 38F9885F4AF91FE6 0 -1 -1 0  -1 3 SVA 1 1 0 0 0 0 0  16 38F9885F4AF91FE6 0 -1 -1 0  16 38F9885F4AF91FE6 0 -1 -1 0  16 38F9885F4AF91FE6 0 -1 -1 0  16 38F9885F4AF91FE6 0 -1 -1 0  16 38F9885F4AF91FE6 0 -1 -1 0  16 38F9885F4AF91FE6 0 -1 -1 0  48 F24E16EEDE0700A7CF890CE16995F6322B2E87D876FCCF20 1 -1 -1 0  4 3 1 48 72F267F69B85467ED813BABD49580D659846F2A89B4072E1 1 -1 -1 0  48 067C532200C473E74C985595930AACCF6A8010654AF91FE6 1 -1 -1 0  16 5C61DCFF0801DC14 1 -1 -1 0  0 1 -1 -1 -1 -1 0 0 8
192 9
193
194 17 -1 1 0 0 14
195 48 8ACF01D025D94F668543B7D7BA0D3CE72B2E87D876FCCF20 1 -1 -1 0  -1 16
196 85 .internal/formal/fpId0/tw/run_tw_session/log.tw-slave/log.eng_50037/vTsk3.trace_2.xml 41 traffic.chk.cov_green_first_for_one_cycle 35 .internal/formal/fpId0/trace_25.xml 17 1 0  91 /h/d3/v/sh5704ch-s/ICP-Verification/FPV/run/vcst_rtdb/.internal/formal/fpId0/reset.xml.fsdb 0 0 0 0 0 -1 -1 0  0  0  6 -1 -1 -100 -1 0 0 2 1 0 0 0  0  0 0 0 0 3 3 25 0 4294967295 1 6 -1 12 0 1 0 0 1 0 0 0 0 0 15 20251020T105833 15 20251020T105833 15 20251020T105833 0 0 1 0 0 14
197 48 8ACF01D025D94F668543B7D7BA0D3CE72B2E87D876FCCF20 1 -1 -1 0  -1 -1 0 2 3 1 -1 4294967295 4294967295 0 -1 -1 -1 -1 1 0 0 0 0 0 0 0 0 0  0  0  1 0 0 1 -1 0 1 0 41 traffic.chk.cov_green_first_for_one_cycle 1 4 0 1 75 21
198 0 1 0 1 56 @(posedge clk) $rose(green_first) ##2 $fell(green_first) 3 chk 0  29 cov_green_first_for_one_cycle 0  0  0  0 0 0 16 5C61DCFF0801DC14 1 -1 -1 0  16 38F9885F4AF91FE6 0 -1 -1 0  -1 3 SVA 1 1 0 0 0 0 0  16 38F9885F4AF91FE6 0 -1 -1 0  16 38F9885F4AF91FE6 0 -1 -1 0  16 38F9885F4AF91FE6 0 -1 -1 0  16 38F9885F4AF91FE6 0 -1 -1 0  16 38F9885F4AF91FE6 0 -1 -1 0  16 38F9885F4AF91FE6 0 -1 -1 0  48 8ACF01D025D94F668543B7D7BA0D3CE72B2E87D876FCCF20 1 -1 -1 0  3 2 1 32 58ACEAA15F7B745867347878B41CDC7A 1 -1 -1 0  16 5C61DCFF0801DC14 1 -1 -1 0  0 1 -1 -1 -1 -1 0 0 8
199 9
200
201 12 -1 1 0 0 14
202 64 D012AEFA159BF67962402BB82D2140D342BB1A3C70725F537290E1AE4AF91FE6 1 -1 -1 0  -1 -1 0 0 1 4 20 0 4294967295 1 -1 8 16 0 1 0 0 1 0 0 0 0 0 15 20251020T105833 15 20251020T105833 15 20251020T105833 0 0 1 0 0 14
203 48 4583378A73F8EF74752CBE3077F17CFE2B2E87D876FCCF20 1 -1 -1 0  -1 -1 0 2 1 1 -1 4294967295 4294967295 0 -1 -1 -1 -1 1 0 0 0 0 0 0 0 0 0  0  0  1 0 0 1 -1 0 1 0 33 traffic.chk.assert_state_oh_first 1 3 0 1 54 21
204 0 1 0 1 35 @(posedge clk) $onehot(state_first) 3 chk 0  21 assert_state_oh_first 0  0  0  0 0 0 16 5C61DCFF0801DC14 1 -1 -1 0  16 38F9885F4AF91FE6 0 -1 -1 0  -1 3 SVA 1 1 0 0 0 0 0  16 38F9885F4AF91FE6 0 -1 -1 0  16 38F9885F4AF91FE6 0 -1 -1 0  16 38F9885F4AF91FE6 0 -1 -1 0  16 38F9885F4AF91FE6 0 -1 -1 0  64 D012AEFA159BF67962402BB82D2140D342BB1A3C70725F537290E1AE4AF91FE6 1 -1 -1 0  16 38F9885F4AF91FE6 0 -1 -1 0  48 4583378A73F8EF74752CBE3077F17CFE2B2E87D876FCCF20 1 -1 -1 0  2 2 1 32 A79EB62DDB105902939AA3385040E610 1 -1 -1 0  16 5C61DCFF0801DC14 1 -1 -1 0  0 1 -1 -1 -1 -1 0 0 8
205 9
206
207 20 -1 1 0 0 14
208 48 F4D80DF0A0F0BD35B34848EA537A82672B2E87D876FCCF20 1 -1 -1 0  -1 16
209 85 .internal/formal/fpId0/tw/run_tw_session/log.tw-slave/log.eng_50037/vTsk3.trace_3.xml 42 traffic.chk.cov_green_with_waiting_on_main 35 .internal/formal/fpId0/trace_28.xml 20 1 0  91 /h/d3/v/sh5704ch-s/ICP-Verification/FPV/run/vcst_rtdb/.internal/formal/fpId0/reset.xml.fsdb 0 0 0 0 0 -1 -1 0  0  0  2 -1 -1 -100 -1 0 0 2 1 0 0 0  0  0 0 0 0 3 3 28 0 4294967295 1 2 -1 4 0 1 0 0 1 0 0 0 0 0 15 20251020T105833 15 20251020T105833 15 20251020T105833 0 0 1 0 0 14
210 48 F4D80DF0A0F0BD35B34848EA537A82672B2E87D876FCCF20 1 -1 -1 0  -1 -1 0 2 3 1 -1 4294967295 4294967295 0 -1 -1 -1 -1 1 0 0 0 0 0 0 0 0 0  0  0  1 0 0 1 -1 0 1 0 42 traffic.chk.cov_green_with_waiting_on_main 1 4 0 1 77 21
211 0 1 0 1 50 @(posedge clk) ($rose(green_main) && waiting_main) 3 chk 0  30 cov_green_with_waiting_on_main 0  0  0  0 0 0 16 5C61DCFF0801DC14 1 -1 -1 0  16 38F9885F4AF91FE6 0 -1 -1 0  -1 3 SVA 1 1 0 0 0 0 0  16 38F9885F4AF91FE6 0 -1 -1 0  16 38F9885F4AF91FE6 0 -1 -1 0  16 38F9885F4AF91FE6 0 -1 -1 0  16 38F9885F4AF91FE6 0 -1 -1 0  16 38F9885F4AF91FE6 0 -1 -1 0  16 38F9885F4AF91FE6 0 -1 -1 0  48 F4D80DF0A0F0BD35B34848EA537A82672B2E87D876FCCF20 1 -1 -1 0  1 3 1 32 550CF944F11D40223276370AF5635255 1 -1 -1 0  48 067C532200C473E74C985595930AACCF6A8010654AF91FE6 1 -1 -1 0  16 5C61DCFF0801DC14 1 -1 -1 0  0 1 -1 -1 -1 -1 0 0 8
212 9
213
214 13 -1 1 0 0 14
215 64 BEF723E1E0550786B33EA36F0B6DAF3942BB1A3C70725F537290E1AE4AF91FE6 1 -1 -1 0  -1 -1 0 0 1 4 21 0 4294967295 1 -1 8 16 0 1 0 0 1 0 0 0 0 0 15 20251020T105833 15 20251020T105833 15 20251020T105833 0 0 1 0 0 14
216 48 174247524ADC581228948E2B73BF22512B2E87D876FCCF20 1 -1 -1 0  -1 -1 0 2 1 1 -1 4294967295 4294967295 0 -1 -1 -1 -1 1 0 0 0 0 0 0 0 0 0  0  0  1 0 0 1 -1 0 1 0 32 traffic.chk.assert_state_oh_main 1 3 0 1 56 21
217 0 1 0 1 34 @(posedge clk) $onehot(state_main) 3 chk 0  20 assert_state_oh_main 0  0  0  0 0 0 16 5C61DCFF0801DC14 1 -1 -1 0  16 38F9885F4AF91FE6 0 -1 -1 0  -1 3 SVA 1 1 0 0 0 0 0  16 38F9885F4AF91FE6 0 -1 -1 0  16 38F9885F4AF91FE6 0 -1 -1 0  16 38F9885F4AF91FE6 0 -1 -1 0  16 38F9885F4AF91FE6 0 -1 -1 0  64 BEF723E1E0550786B33EA36F0B6DAF3942BB1A3C70725F537290E1AE4AF91FE6 1 -1 -1 0  16 38F9885F4AF91FE6 0 -1 -1 0  48 174247524ADC581228948E2B73BF22512B2E87D876FCCF20 1 -1 -1 0  2 2 1 32 92FE819906DE14CAEFD4E8ABEE078DAF 1 -1 -1 0  16 5C61DCFF0801DC14 1 -1 -1 0  0 1 -1 -1 -1 -1 0 0 8
218 9
219
220 24 -1 1 0 0 14
221 64 DBF56C502BEE6422A009ED885C20EB0342BB1A3C70725F537290E1AE4AF91FE6 1 -1 -1 0  -1 -1 0 0 1 4 32 0 4294967295 1 -1 8 16 0 1 0 0 1 0 0 0 0 0 15 20251020T105833 15 20251020T105833 15 20251020T105833 0 0 1 0 0 14
222 48 1C1A8B0A458B02F6301E3E4105803A272B2E87D876FCCF20 1 -1 -1 0  -1 -1 0 2 1 1 -1 4294967295 4294967295 0 -1 -1 -1 -1 1 0 0 0 0 0 0 0 0 0  0  0  1 0 0 1 -1 0 1 0 25 traffic.main.oh_state_out 1 3 2 3 104 21
223 0 1 0 1 51 @(posedge clk) disable iff (rst) $onehot(state_out) 4 main 0  12 oh_state_out 0  0  0  0 0 0 32 C697A3ECA47535050E24DF714AF91FE6 1 -1 -1 0  16 38F9885F4AF91FE6 0 -1 -1 0  -1 3 SVA 1 1 0 0 0 0 0  16 38F9885F4AF91FE6 0 -1 -1 0  16 38F9885F4AF91FE6 0 -1 -1 0  16 38F9885F4AF91FE6 0 -1 -1 0  16 38F9885F4AF91FE6 0 -1 -1 0  64 DBF56C502BEE6422A009ED885C20EB0342BB1A3C70725F537290E1AE4AF91FE6 1 -1 -1 0  16 38F9885F4AF91FE6 0 -1 -1 0  48 1C1A8B0A458B02F6301E3E4105803A272B2E87D876FCCF20 1 -1 -1 0  2 3 1 32 378ACF15F7E3D5E6DFC4B96781E430EC 1 -1 -1 0  32 C697A3ECA47535050E24DF714AF91FE6 1 -1 -1 0  32 108AA6D8FF18F88D1BE57E504AF91FE6 1 -1 -1 0  0 1 -1 -1 -1 -1 0 0 8
224 9
225
226 19 -1 1 0 0 14
227 48 2D7BF7ECA3BE719DCE5B97F4A73D13042B2E87D876FCCF20 1 -1 -1 0  -1 16
228 85 .internal/formal/fpId0/tw/run_tw_session/log.tw-slave/log.eng_50037/vTsk3.trace_0.xml 43 traffic.chk.cov_green_with_waiting_on_first 35 .internal/formal/fpId0/trace_27.xml 19 1 0  91 /h/d3/v/sh5704ch-s/ICP-Verification/FPV/run/vcst_rtdb/.internal/formal/fpId0/reset.xml.fsdb 0 0 0 0 0 -1 -1 0  0  0  4 -1 -1 -100 -1 0 0 2 1 0 0 0  0  0 0 0 0 3 3 27 0 4294967295 1 4 -1 8 0 1 0 0 1 0 0 0 0 0 15 20251020T105833 15 20251020T105833 15 20251020T105833 0 0 1 0 0 14
229 48 2D7BF7ECA3BE719DCE5B97F4A73D13042B2E87D876FCCF20 1 -1 -1 0  -1 -1 0 2 3 1 -1 4294967295 4294967295 0 -1 -1 -1 -1 1 0 0 0 0 0 0 0 0 0  0  0  1 0 0 1 -1 0 1 0 43 traffic.chk.cov_green_with_waiting_on_first 1 4 0 1 79 21
230 0 1 0 1 52 @(posedge clk) ($rose(green_first) && waiting_first) 3 chk 0  31 cov_green_with_waiting_on_first 0  0  0  0 0 0 16 5C61DCFF0801DC14 1 -1 -1 0  16 38F9885F4AF91FE6 0 -1 -1 0  -1 3 SVA 1 1 0 0 0 0 0  16 38F9885F4AF91FE6 0 -1 -1 0  16 38F9885F4AF91FE6 0 -1 -1 0  16 38F9885F4AF91FE6 0 -1 -1 0  16 38F9885F4AF91FE6 0 -1 -1 0  16 38F9885F4AF91FE6 0 -1 -1 0  16 38F9885F4AF91FE6 0 -1 -1 0  48 2D7BF7ECA3BE719DCE5B97F4A73D13042B2E87D876FCCF20 1 -1 -1 0  1 3 1 32 58ACEAA15F7B745867347878B41CDC7A 1 -1 -1 0  48 72F267F69B85467ED813BABD49580D659846F2A89B4072E1 1 -1 -1 0  16 5C61DCFF0801DC14 1 -1 -1 0  0 1 -1 -1 -1 -1 0 0 8
231 9
232
233 18 -1 1 0 0 14
234 48 37F10FB47697EA3A2ECBE984D40DE0182B2E87D876FCCF20 1 -1 -1 0  -1 16
235 85 .internal/formal/fpId0/tw/run_tw_session/log.tw-slave/log.eng_50037/vTsk3.trace_0.xml 40 traffic.chk.cov_green_main_for_one_cycle 35 .internal/formal/fpId0/trace_26.xml 18 1 0  91 /h/d3/v/sh5704ch-s/ICP-Verification/FPV/run/vcst_rtdb/.internal/formal/fpId0/reset.xml.fsdb 0 0 0 0 0 -1 -1 0  0  0  3 -1 -1 -100 -1 0 0 2 1 0 0 0  0  0 0 0 0 3 3 26 0 4294967295 1 3 -1 6 0 1 0 0 1 0 0 0 0 0 15 20251020T105833 15 20251020T105833 15 20251020T105833 0 0 1 0 0 14
236 48 37F10FB47697EA3A2ECBE984D40DE0182B2E87D876FCCF20 1 -1 -1 0  -1 -1 0 2 3 1 -1 4294967295 4294967295 0 -1 -1 -1 -1 1 0 0 0 0 0 0 0 0 0  0  0  1 0 0 1 -1 0 1 0 40 traffic.chk.cov_green_main_for_one_cycle 1 4 0 1 73 21
237 0 1 0 1 54 @(posedge clk) $rose(green_main) ##1 $fell(green_main) 3 chk 0  28 cov_green_main_for_one_cycle 0  0  0  0 0 0 16 5C61DCFF0801DC14 1 -1 -1 0  16 38F9885F4AF91FE6 0 -1 -1 0  -1 3 SVA 1 1 0 0 0 0 0  16 38F9885F4AF91FE6 0 -1 -1 0  16 38F9885F4AF91FE6 0 -1 -1 0  16 38F9885F4AF91FE6 0 -1 -1 0  16 38F9885F4AF91FE6 0 -1 -1 0  16 38F9885F4AF91FE6 0 -1 -1 0  16 38F9885F4AF91FE6 0 -1 -1 0  48 37F10FB47697EA3A2ECBE984D40DE0182B2E87D876FCCF20 1 -1 -1 0  2 2 1 32 550CF944F11D40223276370AF5635255 1 -1 -1 0  16 5C61DCFF0801DC14 1 -1 -1 0  0 1 -1 -1 -1 -1 0 0 0 0 1 0 0 0 0 0 0 0 0 2 0 0 1 1 10 0 0 10 0 0 0 0 34 1 0
238 0 0 0 0 3 FPV 0  1 1 2 -1 0 0 0 0 0 1 0 0 0 0 37 1 0
239 0 0 0 0 64 0 0 0 8 48 1 1 0
240 0 0 8 48 0
241 0 0 8 27 1
242 0 0 8 27 0
243 0 0 8 6 0
244 0 0 8 0 0
245 0 0 8 56 1
246 0 0 8 56 0
247 0 0 8 40 1
248 0 0 8 40 0
249 0 0 8 70 1
250 0 0 8 70 0
251 0 0 8 12 1
252 0 0 8 12 0
253 0 0 8 34 0
254 0 0 8 64 0
255 0 0 8 142 1
256 0 0 8 142 0
257 0 0 8 79 1
258 0 0 8 79 0
259 0 0 8 199 0
260 0 0 8 212 0
261 0 0 8 94 1
262 0 0 8 150 1
263 0 0 8 87 0
264 0 0 8 192 0
265 0 0 8 231 0
266 0 0 8 224 0
267 0 0 8 205 0
268 0 0 8 136 0
269 0 0 8 129 0
270 0 0 8 185 0
271 0 0 8 218 0
272 0 0 8 21 0
273 0 0 8 94 0
274 0 0 8 150 0
275 0 0 -1 3
276 0 0 -1 3
277 0 0 -1 3
278 0 0 -1 3
279 0 0 -1 3
280 0 0 -1 3
281 0 0 -1 3
282 0 0 -1 3
283 0 0 -1 3
284 0 0 -1 3
285 0 0 -1 3
286 0 0 -1 3
287 0 0 -1 3
288 0 0 -1 3
289 0 0 -1 3
290 0 0 -1 3
291 0 0 -1 3
292 0 0 -1 3
293 0 0 -1 3
294 0 0 -1 3
295 0 0 -1 3
296 0 0 -1 3
297 0 0 -1 3
298 0 0 -1 3
299 0 0 -1 3
300 0 0 -1 3
301 0 0 -1 3
302 0 0 -1 3
303 0 0 34 2 0 0 0 0 -1 -1 42 1 0
304 0 1 1 1 1 1 1 1 0 0 0 1 0 0 0 0 0 0 0 44 1 0
305 1 0
306 0 0 0 0 0 0 0 0  1 0 0 0 0 0 0 0 0 0 0 0 0 0 0
307 0 0 1 0 0 0 3 rst 49 1 0
308 1 0 0 1 0 3 rst -1 0 0 0 1 0 1 0 1 1 1 0 3 rst 49 308 0 0 0 0 1 0 0 0 3 rst 11 constant_26 0 0 0 1 0 0 0 1 0 0
309 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 34 .internal/formal/reset/reset.xml.0 44 .internal/formal/reset/reset_wave.xml.fsdb.0 4  rst 32 .internal/formal/fpId0/reset.xml 37 .internal/formal/fpId0/reset.xml.fsdb 0  0 0 0 1 0 0 0 0 1 0 0 0 0 1 0 0 0 574 0 59 1 0
310 0 1 0
311 0 0 23 fml_allow_random_clocks 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 65 Controls whether or not random clocks are allowed (default true). 59
312 0
313 0 1 25 fv_allow_generated_clocks 0 1 0 0 0 0 -1 -1 0  0  0  -1 -1 119 Allow generated clocks to be treated as a primary clock in formal, otherwise the generated clock is ignored for formal. 59
314 0
315 0 2 27 fml_start_clocks_on_posedge 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 82 Controls the initial edge of clocks created without '-initial' or '-waveform' args 59
316 0
317 0 3 16 fml_cc_refclk_on 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 291 Enables reference clock in connectivity checks (default true). Different clock frequencies and polarities are not considered during structural checking and auto-bbox flow by default. User needs to turn off this optimization to consider different clock frequencies and polarities in the path. 59
318 0
319 0 4 16 fml_cc_seq_latch 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
320 0
321 0 5 16 fml_cc_bidir_opt 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
322 0
323 0 6 14 fml_cdc_formal 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
324 0
325 0 7 29 fml_enable_learn_for_all_apps 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
326 0
327 0 8 22 fml_cleanup_learn_data 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
328 0
329 0 9 22 fml_disable_lazy_trace 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
330 0
331 0 10 20 fml_cache_word_trace 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
332 0
333 0 11 26 fml_lpcc_latch_ignore_race 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 100 By default, handle race condition, when isolation is turning ON and source is toggling at same time. 59
334 0
335 0 12 40 fml_lpcc_latch_ignore_iso_without_enable 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 105 To handle cases where the clamp is already live when the enable conditions of the connection become true. 59
336 0
337 0 13 25 fml_allow_reverse_cc_path 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 103 When true, allows reverse structural check, i.e., checks whether path exists from destination to source 59
338 0
339 0 14 22 fml_cc_verify_rst_path 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 31 Enable reset path verification. 59
340 0
341 0 15 30 fml_convert_functional_cc_path 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
342 0
343 0 16 19 verify_generated_cc 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
344 0
345 0 17 26 fml_use_multiple_path_flow 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 88 Use the list_path multi path flow even when the maximum number of paths is provided as 1 59
346 0
347 0 18 15 use_generate_cc 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
348 0
349 0 19 24 generate_cc_enable_debug 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 38 Enable debug for generate_cc commands. 59
350 0
351 0 20 25 fml_cc_process_single_cmd 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 107 Process single generate_cc command at a time even if multiple commands are present before generate_cc -run. 59
352 0
353 0 21 34 fml_cc_instance_src_out_to_dest_in 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 102 Extract connections only between output pins of source instance to input pins of destination instance. 59
354 0
355 0 22 21 enable_gen_cc_latency 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
356 0
357 0 23 32 fml_enable_cc_extraction_latency 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 56 Enables generate_cc connectivity extraction with latency 59
358 0
359 0 24 26 fml_cc_enable_common_nldfg 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 90 Temporary fml var - Enables flow with common nldfg layer, not connectivity specific nldfg. 59
360 0
361 0 25 30 fml_cc_enable_csv_based_naming 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 156 Supports addition of connections having duplicate names across csv files. Updates connection name to '<csv_filename>__<connection_name>' for identification. 59
362 0
363 0 26 18 fml_clk_opt_search 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 73 Temporary fml var - Optimise clk search. Use clk nets instead of names.   59
364 0
365 0 27 25 fml_cc_include_sva_script 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
366 0
367 0 28 19 fml_cc_overabstract 0 0 0 0 0 1 -1 -1 0  0  0  -1 -1 165 Causes CC checkes to perform to use an over-abstracted model. Default is off
Overabstraction only preserves a connected result. An unconnected result may be spurious 59
368 0
369 0 29 22 fml_cc_composite_trace 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 242 By default composite trace for connectivity results is off in the CC app tasks.
Setting this variable to true will allow composite trace to be enabled,
but may impact build and trace generation performance for large designs. Default is false. 59
370 0
371 0 30 21 fml_cc_witness_gen_on 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 50 Enable witness trace generation for CC properties. 59
372 0
373 0 31 21 fml_cc_vacuity_gen_on 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 58 Enable instrumentation of vacuity goals for CC properties. 59
374 0
375 0 32 29 fml_cc_structural_prop_verify 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 127 Enable structural verification - For properties that can be verified by structural engine, they need not go in functional phase 59
376 0
377 0 33 27 fml_cc_extraction_del_fpdir 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 65 Delete current fpID directory when generate_cc -run is performed. 59
378 0
379 0 34 18 cc_ignore_lpa_type 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 67 Ignore lpa_type for all the functional add_cc and load_cc commands. 59
380 0
381 0 35 19 cc_extraction_rerun 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 48 Rerun cc extraction with higher structural limit 59
382 0
383 0 36 28 cc_extraction_mux_sel_to_out 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 49 Extract connections from mux select to mux output 59
384 0
385 0 37 15 cc_reduce_reset 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 109 When enabled, if only combinational connections are present in the setup, create reduced reset.xml for CC App 59
386 0
387 0 38 26 fml_conflict_debug_minimal 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 63 Report small (close to minimal) set of conflicting constraints. 59
388 0
389 0 39 24 fml_conflict_debug_reset 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 93 Report list of register names  whose reset state which contribute to conflicting constraints. 59
390 0
391 0 40 25 fml_deadend_debug_minimal 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 63 Report small (close to minimal) of constraints causing deadend. 59
392 0
393 0 41 23 fml_deadend_debug_reset 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 64 Report list of register names  which participate in the deadend. 59
394 0
395 0 42 15 fml_icm_explore 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 16 Enable ICM flow. 59
396 0
397 0 43 19 fml_bounds_guidance 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 28 Enable bounds guidance flow. 59
398 0
399 0 44 28 fml_dfgbuild_cleanup_onerror 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 51 Remove dfg files if dfg build fails (default true). 59
400 0
401 0 45 26 fml_dfgbuild_disable_reuse 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 60 Disable reusing the dfg from the previous vp (old behavior). 59
402 0
403 0 46 29 fml_dfgbuild_phaseabstraction 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 37 Enable phase abstraction in dfgbuild. 59
404 0
405 0 47 25 fml_dfgbuild_use_symlinks 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 75 Use symbolic links rather than copying dfg files for reuse (default false). 59
406 0
407 0 48 26 fml_enable_vhdl_bus_checks 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 30 Enables bus check AEP for VHDL 59
408 0
409 0 49 17 fml_cov_fast_mode 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 28 Enables FAST mode in VC-FCA. 59
410 0
411 0 50 23 fml_enable_assume_proof 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 49 Enables proofs as assumption for subsequent flow. 59
412 0
413 0 51 29 fml_cov_ignore_undriven_goals 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 32 Ignores undriven coverage goals. 59
414 0
415 0 52 28 fml_cov_underline_cond_exprs 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 74 Underlines the actual condition in the condition coverage goal expression. 59
416 0
417 0 53 27 fml_cov_llk_coverage_enable 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 39 When false runs livelock/deadlock only. 59
418 0
419 0 54 23 fml_cov_llk_on_register 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 51 When true, it runs only on registers, not on wires. 59
420 0
421 0 55 24 fml_enable_verbose_depth 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 51 Enables verbose bounded proof reporting at runtime. 59
422 0
423 0 56 15 fml_defer_trace 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 47 Defers trace conversion until CEX is requested. 59
424 0
425 0 57 14 fml_falsify_on 1 0 0 0 1 0 -1 -1 0  0  0  -1 -1 77 The next call to check_fv will generate (or not) falsifications of assertions 59
426 0
427 0 58 14 fml_formal_log 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
428 0
429 0 59 23 fml_incremental_summary 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 68 Internal variable to switch between regular and incremental summary. 59
430 0
431 0 60 25 fml_incr_expanded_summary 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 72 Internal variable to allow for an expanded incremental summary (global). 59
432 0
433 0 61 12 fml_no_trace 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 27 Turns off trace generation. 59
434 0
435 0 62 21 fml_trace_compression 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 15 Compress trace. 59
436 0
437 0 63 22 fml_seqaig_compression 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 16 Compress seqAig. 59
438 0
439 0 64 20 fml_show_worker_stat 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 55 When true, show worker statistics as and when required. 59
440 0
441 0 65 17 fml_show_job_stat 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 39 When true, show running job statistics. 59
442 0
443 0 66 18 fml_save_load_stat 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 70 When true, save load stats for host whenever there is a worker update. 59
444 0
445 0 67 18 fml_show_orch_stat 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 39 When true, show orchestration messages. 59
446 0
447 0 68 19 fml_show_orch_level 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 34 Show orchestration level messages. 59
448 0
449 0 69 27 fml_enable_perf_diag_alerts 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 46 When true, show performance diagnostic alerts. 59
450 0
451 0 70 16 fml_run_rma_only 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 103 Execute rma (rf1,rp1,replay orchestration) only 2nd run on-wards. Normal orchestration will not be run. 59
452 0
453 0 71 12 fml_rma_auto 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 81 Some settings will be automatically configured from Tanglewood e.g. extended mode 59
454 0
455 0 72 12 fml_rma_done 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 42 When true, print message when RMA is done. 59
456 0
457 0 73 15 fml_is_rma_done 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 79 Check whether RMA run is completed or not. When true, completed; otherwise not. 59
458 0
459 0 74 18 fml_dac_structural 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 42  Only perform structural isomorphism check 59
460 0
461 0 75 26 fml_dac_lockstep_traversal 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 59  Use lock step traversal for isomorphism or multi-traversal 59
462 0
463 0 76 22 fml_rma_denali_phase_2 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 31  Enable Denali Phase 2 analysis 59
464 0
465 0 77 15 fml_debug_twmgr 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 31 Print TanglewoodMgr debug logs. 59
466 0
467 0 78 22 fml_protect_trace_data 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 69 Do not over-write Verification Problem directory if trace data valid. 59
468 0
469 0 79 15 fml_quiet_trace 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 93 Generated counter-examples will do extra analysis to minimize unneeded transitions on inputs. 59
470 0
471 0 80 28 fml_reset_post_save_checking 0 1 0 0 0 0 -1 -1 0  0  0  -1 -1 92 Enable checking of commands that may impact the initial state if issued post sim_save_reset. 59
472 0
473 0 81 24 fml_reset_property_check 0 1 0 0 0 0 -1 -1 0  0  0  -1 -1 171 Enables property checking during reset state generation (sim_run).
Checks properties in the default COV, FPV, and AEP apps.
The value is applied globally across all tasks. 59
474 0
475 0 82 22 fml_reset_check_toggle 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 73 Enables property checking during reset on toggle goals. Default is false. 59
476 0
477 0 83 27 fml_reset_check_active_task 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 61 Only check goals in the active task for reset property check. 59
478 0
479 0 84 25 fml_reset_auto_generation 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 55 Allow auto generation of the initial state at check_fv. 59
480 0
481 0 85 31 fml_reset_check_funky_operators 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 66 Allow checking of funky operators at the initial state at sim_run. 59
482 0
483 0 86 25 fml_reset_check_huge_nets 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 60 Allow checking of huge nets at the initial state at sim_run. 59
484 0
485 0 87 33 fml_reset_read_fsdb_use_slow_find 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 60 Enables findAllNets flow in the sim_set_state -fsdb command. 59
486 0
487 0 88 40 fml_reset_read_fsdb_skip_mda_value_check 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 151 Enables skipping of finding the value for rest of mda indexes if value is not found for the first index in the fsdb in the sim_set_state -fsdb command. 59
488 0
489 0 89 21 fml_reset_find_driver 0 1 0 0 0 0 -1 -1 0  0  0  -1 -1 74 On create_reset replace the specified net with its (undriven) driving net. 59
490 0
491 0 90 43 fml_reset_treat_genblock_separate_hierarchy 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 48 Treats the generate block as separate hierarchy. 59
492 0
493 0 91 14 fml_vacuity_on 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 44 Enables vacuity checking for SVA assertions. -1 59
494 0
495 0 93 23 fml_unique_enable_check 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 69 Optimisation to create goals for only unique enable expressions in CC 59
496 0
497 0 94 20 fml_weak_inout_drive 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 65 Controls whether or not inouts are driven weakly in formal model. 59
498 0
499 0 95 14 fml_witness_on 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 52 Enables witness trace generation for SVA assertions. 59
500 0
501 0 96 18 fml_rma_ext16_bist 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 61 Compare the status of the properties in the base and RMA run. 59
502 0
503 0 97 15 fml_rma_default 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 88 Enable rma by default for FPV and FRV app if ultra license or elite license is provided. 59
504 0
505 0 98 30 fml_caching_start_from_scratch 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 65 Wipe out what has been recorded then start learning from scratch. 59
506 0
507 0 99 22 fml_caching_reuse_only 1 0 0 0 1 0 -1 -1 0  0  0  -1 -1 73 Enable check_fv to re-use the cached results retrieved from cache server. 59
508 0
509 0 100 21 fml_caching_save_only 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 50 Enable check_fv to accumulate old and new helpers. 59
510 0
511 0 101 21 fml_caching_save_only 1 0 0 0 1 0 -1 -1 0  0  0  -1 -1 53 Enable check_fv to store the results to cache server. 59
512 0
513 0 102 21 fml_caching_save_prov 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 60 Enable check_fv to store the proven results to cache server. 59
514 0
515 0 103 21 fml_caching_save_fals 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 63 Enable check_fv to store the falsified results to cache server. 59
516 0
517 0 104 23 fml_caching_ml_platform 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 41 Enable caching to use ML platform servers 59
518 0
519 0 105 14 fml_caching_s3 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 45 Enable caching to use any external S3 service 59
520 0
521 0 106 25 fml_caching_dir_overwrite 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 53 Enable overwriting of specified dir during learn mode 59
522 0
523 0 107 22 fml_caching_task_aware 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 41 Enable caching to use ML platform servers 59
524 0
525 0 108 24 fml_effort_switch_enable 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 40 Enable effort switching in orchestration 59
526 0
527 0 109 16 seq_map_counters 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 93 Map abstract counters across spec and impl to behave consistently with respect to each other. 59
528 0
529 0 110 16 seq_use_regequal 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 33 Use register mappings in backend. 59
530 0
531 0 111 18 seq_use_regclasses 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 57 Use advanced mappings instead of only registers mappings. 59
532 0
533 0 112 23 seq_use_new_prefix_flow 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 49 Use new prefix searching flow in seqmap/sequnmap. 59
534 0
535 0 113 27 seq_split_struct_array_port 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 62 Split struct or array of struct port into individual elements. 59
536 0
537 0 114 30 seq_split_multi_dim_array_port 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 108 Split higher dimensions of multi-dimensional primary output or blackbox input port into individual elements. 59
538 0
539 0 115 26 seq_split_struct_array_reg 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 66 Split struct or array of struct register into individual elements. 59
540 0
541 0 116 29 seq_split_multi_dim_array_reg 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 90 Split higher dimensions of multi-dimensional non struct register into individual elements. 59
542 0
543 0 117 23 seq_add_unloaded_assert 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 69 Create assertions on unloaded nets in the default 'map_by_name' flow. 59
544 0
545 0 118 22 seq_use_prop_sig_cache 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 127 Enable caching of both valid and invalid signals during property creation in the map_by_name/seq_assert/seq_assume flow in SEQ. 59
546 0
547 0 119 27 fv_use_valid_prop_sig_cache 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 72 Enable caching of valid signals looked up during property creation flow. 59
548 0
549 0 120 29 fv_use_invalid_prop_sig_cache 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 74 Enable caching of invalid signals looked up during property creation flow. 59
550 0
551 0 121 22 fv_infer_syn_read_port 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 91 Enable inferring of synchronous read port on memory inferred by compile memory abstraction. 59
552 0
553 0 122 17 seq_compress_logs 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 25 Compress all backend logs 59
554 0
555 0 123 24 seq_disable_grid_monitor 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 36 Disable the grid monitoring feature. 59
556 0
557 0 124 20 fml_disable_cc_check 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 41 Disable the conflicting constraint check. 59
558 0
559 0 125 23 fv_enable_reduced_reset 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 30 Enable creating reduced reset. 59
560 0
561 0 126 19 seq_use_interactive 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 59 Use specialized interactive engines for better performance. 59
562 0
563 0 127 17 seq_bh_all_proofs 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 31 Use bug hunting for all proofs. 59
564 0
565 0 128 23 seq_exclude_patch_trace 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 41 Do not use patched trace for bug hunting. 59
566 0
567 0 129 15 seq_use_dynamic 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 51 Use specialized dynamic orc for better performance. 59
568 0
569 0 130 20 fml_verbose_grid_log 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 72 Reduces verbosity of grid logs to save disk utilization during check_fv. 59
570 0
571 0 131 21 fml_compress_grid_log 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 72 Reduces verbosity of grid logs to save disk utilization during check_fv. 59
572 0
573 0 132 23 seq_orch_prune_failures 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 15 Prune failures. 59
574 0
575 0 133 14 seq_map_uninit 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
576 0
577 0 134 30 seq_run_engines_with_decompose 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
578 0
579 0 135 19 seq_map_uninit_curr 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
580 0
581 0 136 15 seq_prop_resets 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
582 0
583 0 137 16 seq_prop_latches 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
584 0
585 0 138 17 seq_use_fullnames 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 52 Use full names instead of internal names for signals 59
586 0
587 0 139 18 seq_hide_encrypted 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 43 hide constraints on encypted design objects 59
588 0
589 0 140 27 seq_aware_complexity_report 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 44 To enable the cache for SEQ aware complexity 59
590 0
591 0 141 20 seq_map_by_name_done 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 58 The flag will be set to true once map_by_name retruns true 59
592 0
593 0 142 21 seq_dump_internal_cex 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 47 Dump counter examples for internal equivalences 59
594 0
595 0 143 20 seq_no_debug_logfile 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 38 Do not dump debug log file for backend 59
596 0
597 0 144 17 seq_send_job_msgs 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 25 Send jobs update messages 59
598 0
599 0 145 17 seq_reuse_helpers 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 55 Reuse helpers between different iterations of decompose 59
600 0
601 0 146 31 seq_decompose_rewrite_waterfall 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 40 Use waterfall flow for decompose rewrite 59
602 0
603 0 147 20 seq_use_fast_rewrite 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 25 Use fast rewrites for SEQ 59
604 0
605 0 148 21 seq_use_decompose_sim 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 45 Use simulation while creating decompose model 59
606 0
607 0 149 31 seq_use_decompose_partial_words 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 42 Use partial word rewrites during decompose 59
608 0
609 0 150 25 seq_use_decompose_explore 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 41 Explore more during decompose to find CEX 59
610 0
611 0 151 15 seq_use_new_orc 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 37 Use next generation SEQ orchestration 59
612 0
613 0 152 19 seq_use_abstraction 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 36 Use abstraction in SEQ orchestration 59
614 0
615 0 153 23 seq_use_mem_abstraction 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 43 Use memory abstraction in SEQ orchestration 59
616 0
617 0 154 24 seq_use_mult_abstraction 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 47 Use multiplier abstraction in SEQ orchestration 59
618 0
619 0 155 23 seq_use_add_abstraction 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 42 Use adder abstraction in SEQ orchestration 59
620 0
621 0 156 23 seq_use_sub_abstraction 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 47 Use subtractor abstraction in SEQ orchestration 59
622 0
623 0 157 23 seq_use_div_abstraction 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 44 Use divider abstraction in SEQ orchestration 59
624 0
625 0 158 23 seq_use_mod_abstraction 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 44 Use modulus abstraction in SEQ orchestration 59
626 0
627 0 159 27 seq_use_counter_abstraction 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 44 Use counter abstraction in SEQ orchestration 59
628 0
629 0 160 20 seq_use_dfg_rewrites 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 37 Use DFG rewrites in SEQ orchestration 59
630 0
631 0 161 21 seq_use_semantic_absr 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 59 Use semantic refinement of abstraction in SEQ orchestration 59
632 0
633 0 162 19 seq_use_abs_filters 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 60 Use pre-defined filters for abstraction in SEQ orchestration 59
634 0
635 0 163 22 seq_use_dp_abs_filters 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 69 Use pre-defined filters for datapath abstraction in SEQ orchestration 59
636 0
637 0 164 13 seq_use_order 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 45 Use specialized ordering in SEQ orchestration 59
638 0
639 0 165 20 seq_use_sanity_check 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 37 Use sanity check in SEQ orchestration 59
640 0
641 0 166 28 seq_use_bg_for_critical_jobs 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 33 Use backup grid for critical jobs 59
642 0
643 0 167 21 seq_sanitize_grid_opt 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 31 Sanitize the grid option string 59
644 0
645 0 168 17 seq_assume_proven 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 28 Use proven goals for helpers 59
646 0
647 0 169 16 seq_reduce_goals 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 29 Reduce goals for optimization 59
648 0
649 0 170 16 seq_bh_gen_trace 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 43 Generate CEX traces for bughunting actively 59
650 0
651 0 171 23 seq_reduce_equivalences 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 30 Remove constraint equivalences 59
652 0
653 0 172 19 seq_global_chain_db 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 35 Dump global database for bughunting 59
654 0
655 0 173 21 seq_enable_coi_status 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 65 Enable the coi_status and coi_depth attributes for SEQ assertions 59
656 0
657 0 174 18 fsv_use_structural 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 29 Use structural checks for fsv 59
658 0
659 0 175 17 fsv_use_casesplit 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 32 Use case split technique for fsv 59
660 0
661 0 176 27 fsv_use_nox_reset_reduction 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 31 Use nox reset reduction for fsv 59
662 0
663 0 177 20 fsv_use_fast_rewrite 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 25 Use fast rewrites for FSV 59
664 0
665 0 178 19 fsv_composite_trace 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 35 Dispaly composite cex trace for FSV 59
666 0
667 0 179 27 fsv_stopat_const_clkrst_coi 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 110 Stop at the signals in the clock and reset COI analysis provided the signals are constants in the formal model 59
668 0
669 0 180 30 fsv_disable_mark_in_clkrst_coi 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 65 Disable the MARK properties if the signals are in clock/reset COI 59
670 0
671 0 181 25 fsv_disable_mark_if_const 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 55 Disable the MARK properties if the signals are constant 59
672 0
673 0 182 17 fsv_use_dual_mode 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 36 Use the dual mode for security check 59
674 0
675 0 183 26 fsv_compute_rootcause_auto 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 59 Compute the rootcause of falsified properties automatically 59
676 0
677 0 184 28 fusa_use_nox_reset_reduction 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 32 Use nox reset reduction for fuSa 59
678 0
679 0 185 21 fusa_use_one_nox_prop 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 67 Use only one NOX_RESET property for all registers. (Internal Only). 59
680 0
681 0 186 23 fusa_structural_obs_det 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 61 Do COI analysis w.r.t. both observation and detection points. 59
682 0
683 0 187 34 fusa_disable_new_external_statuses 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 67 Do not use the newly introduced external statuses and status names. 59
684 0
685 0 188 33 fusa_disable_new_inconcl_statuses 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 71 Do not use the newly introduced inconclusive statuses and status names. 59
686 0
687 0 189 22 fusa_enable_collapsing 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 26 Enables collapsing in FuSa 59
688 0
689 0 190 19 fusa_use_structural 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 30 Use structural checks for FuSa 59
690 0
691 0 191 22 fusa_control_gen_trace 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 45 Generate trace for FuSa controllability check 59
692 0
693 0 192 18 fusa_use_casesplit 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 33 Use case split technique for FuSa 59
694 0
695 0 193 21 fusa_skip_fault_prune 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 51 Enables skipping of fault pruning in fault compiler 59
696 0
697 0 194 25 fusa_ignore_clk_rst_fault 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 47 Ignores fault on clock and reset signal in FuSa 59
698 0
699 0 195 16 fusa_use_new_orc 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 38 Use next generation FuSa orchestration 59
700 0
701 0 196 21 fusa_use_fast_rewrite 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 26 Use fast rewrites for FuSa 59
702 0
703 0 197 27 fusa_enable_composite_trace 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 59 Enables composite trace (prefixed with reset trace) in FuSa 59
704 0
705 0 198 25 fusa_prepend_worklib_name 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 98 Prepend work library to faults and observation/detection points when top design is from a library. 59
706 0
707 0 199 32 fusa_constraints_using_fv_assume 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 75 Add constraints in FDB using fvassume instead of set_constant in VC-Formal. 59
708 0
709 0 200 27 fusa_enable_fdb_constraints 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 36 Enable ZOIX constraints in VCF-FuSa. 59
710 0
711 0 201 22 seq_check_simple_proof 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 54 Use specialized engine to check if the proof is simple 59
712 0
713 0 202 25 fml_use_phoenix_e_engines 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 36 Use Phoenix technology for e engines 59
714 0
715 0 203 25 fml_use_phoenix_b_engines 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 36 Use Phoenix technology for b engines 59
716 0
717 0 204 20 seq_update_save_info 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
718 0
719 0 205 25 seq_memory_efficient_flow 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
720 0
721 0 206 31 seq_map_ignore_undriven_nonload 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
722 0
723 0 207 33 seq_ignore_undriven_internal_port 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
724 0
725 0 208 24 seq_map_extended_mapping 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
726 0
727 0 209 20 seq_map_instrumented 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 31 Maps instrumented SVA registers 59
728 0
729 0 210 30 seq_enable_regequal_refinement 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
730 0
731 0 211 20 fml_auto_cleanup_run 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 51 Clean up run after it finishes. Improves disk usage 59
732 0
733 0 212 19 fml_cleanup_on_exit 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 88 Cleans up files (those are not needed in next runs) when tool exits. Improves disk usage 59
734 0
735 0 213 26 fml_multi_automata_support 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 46 Enables multi-automata support (default true). 59
736 0
737 0 214 28 fml_allow_initial_properties 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 37 Allow initial block property support. 59
738 0
739 0 215 26 fml_script_vacuity_support 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 63 Enable vacuity generation for script properties (default true). 59
740 0
741 0 216 26 fml_display_sva_expression 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 33 Display sva expression in report. 59
742 0
743 0 217 29 fml_init_sample_function_regs 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 41 Initialize sample function register to 0. 59
744 0
745 0 218 26 fml_write_sva_multi_module 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
746 0
747 0 219 23 fml_write_sva_bind_each 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
748 0
749 0 220 23 fv_write_sva_user_logic 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 98 Write the logic asociated with user create logic using fvassign/fvlatch/fvregister (default true). 59
750 0
751 0 221 15 fml_cc_autobbox 0 0 0 0 0 1 -1 -1 0  0  0  -1 -1 200 Enable Fully automatic blackboxing flow (default true). Constraints (fvassume) may be or may not be considered in this flow. If user needs to consider all the constraints, please switch off this flow. 59
752 0
753 0 222 20 fml_cc_autobbox_func 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 247 Enable Fully automatic blackboxing flow (default false) without structural checking (only functional). Constraints (fvassume) may be or may not be considered in this flow. If user needs to consider all the constraints, please switch off this flow. 59
754 0
755 0 223 22 fml_cc_check_ctrl_path 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 47 Checks full reset and clk logic in control path 59
756 0
757 0 224 20 fml_cc_stop_at_latch 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 28 Stop at latch based on depth 59
758 0
759 0 225 22 fml_cc_model_reduction 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
760 0
761 0 226 25 fml_cc_model_reduction_bb 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
762 0
763 0 227 26 fml_cc_model_reduction_opt 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
764 0
765 0 228 31 fml_cc_model_reduction_optimise 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 27 Optimise CC model reduction 59
766 0
767 0 229 16 fml_orc_blocking 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
768 0
769 0 230 20 fml_auto_abstraction 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 70 Enable automatic abstraction for design (set prior to loading design). 59
770 0
771 0 231 25 fml_override_abstractions 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
772 0
773 0 232 31 fml_cov_enable_unconst_analysis 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 67 Enables identifying unreachables even under unconstrained analysis. 59
774 0
775 0 233 27 fml_use_vhdl_generate_style 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
776 0
777 0 234 22 fml_enable_fsm_support 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
778 0
779 0 235 27 fml_cov_tgl_undriven_as_unr 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 129 Used to classify undriven toggle signals as uncoverable.
By default, undriven toggle signals are reported as covered by the tool. 59
780 0
781 0 236 27 fml_cov_tgl_x_driven_as_unr 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 129 Used to classify X driven toggle signals as uncoverable.
By default, X driven toggle signals are reported as covered by the tool. 59
782 0
783 0 237 19 fml_fta_read_waiver 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 29 Enables reading waiver in FTA 59
784 0
785 0 238 20 fml_fta_heavy_effort 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
786 0
787 0 239 13 fml_fta_debug 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 18 Enable debug mode. 59
788 0
789 0 240 19 fml_fta_lw_new_fpid 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 64 Forcefully create new fpId directory for FTA light-weight stage. 59
790 0
791 0 241 15 fml_fta_use_inv 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 35 Use invariant in heavy weight step. 59
792 0
793 0 242 15 fml_fast_sanity 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 46 To enable faster sanity processing step of FTA 59
794 0
795 0 243 35 fml_overconstraint_bounded_analysis 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
796 0
797 0 244 35 fml_cov_line_cont_assign_as_covered 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
798 0
799 0 245 21 fml_svac_script_debug 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
800 0
801 0 246 17 fml_navigator_xml 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
802 0
803 0 247 26 fml_navigator_check_status 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 42 New check status for testing gui interface 59
804 0
805 0 248 29 fml_navigator_parallel_checks 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 32 Allow parallel navigator checks. 59
806 0
807 0 249 29 fml_navigator_allow_auto_save 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 64 Allow auto checkpointing while in the navigator. Off by default. 59
808 0
809 0 250 30 fml_navigator_conflict_warning 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 104 Print constraint conflicts warning for extending properties or different input scenarios (default true). 59
810 0
811 0 251 24 fml_navigator_allow_save 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 90 Hidden variable to allow support of save session while in a navigator task (default true). 59
812 0
813 0 252 26 fml_navigator_allow_fvtask 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 99 Hidden variable to allow support of switching to/from navigator tasks using fvtask (default false). 59
814 0
815 0 253 23 fml_promote_reset_goals 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 43 Promote reset goals when creating new task. 59
816 0
817 0 254 28 fml_perform_fault_activation 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
818 0
819 0 255 29 fml_perform_fault_propagation 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
820 0
821 0 256 17 fml_fta_enable_pa 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
822 0
823 0 257 17 fml_fta_enable_om 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
824 0
825 0 258 23 fml_enable_resume_depth 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
826 0
827 0 259 17 fml_enable_resume 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 75 Allow checking to resume from where the prior check stopped, when possible. 59
828 0
829 0 260 22 fml_fpv_enable_gui_cov 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
830 0
831 0 261 35 fml_cov_skip_support_set_extraction 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
832 0
833 0 262 21 dashboard_auto_submit 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 39 Automatically submit data to Dashboard. 59
834 0
835 0 263 23 fml_broadcast_task_data 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 69 Broadcast task and app data for checking commands on finish (hidden). 59
836 0
837 0 264 32 fml_switch_composite_merge_order 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 83 For composite traces, treat the formal fsdb as master and merge reset fsdb into it. 59
838 0
839 0 265 27 fml_inject_input_port_fault 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 41 Enable injection of faults at input port. 59
840 0
841 0 266 27 fml_inject_stuck_at_x_fault 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 36 Enable injection of StuckAtX faults. 59
842 0
843 0 267 28 fml_inject_synch_reset_fault 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 55 Enable injection of faults at synchronous reset blocks. 59
844 0
845 0 268 28 fml_add_sync_reset_attribute 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 92 Add simon attribute on synchronous reset signals. Must be specified prior to design compile. 59
846 0
847 0 269 25 fml_enable_initial_blocks 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 102 Enable support of initial blocks in rtl compile for formal. Must be specified prior to design compile. 59
848 0
849 0 270 18 fml_enable_ndmerge 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 79 Enable support of ndmerge in formal. Must be specified prior to design compile. 59
850 0
851 0 271 29 fml_enable_noskipsimmemmodels 0 1 0 0 1 1 -1 -1 0  0  0  -1 -1 109 Enable support of simon option -noSkipSimMemModels in formal. Must be specified prior to read_file/elaborate. 59
852 0
853 0 272 30 fml_enable_contfeedbacktolatch 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 94 Enable simon option -contFeedBackToLatch in formal. Must be specified prior to design compile. 59
854 0
855 0 273 25 fca_enable_feedback_latch 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 111 Enable simon option -contFeedBackToLatch in formal for coverage app. Must be specified prior to design compile. 59
856 0
857 0 274 19 fml_track_loc_reset 0 1 0 0 0 0 -1 -1 0  0  0  -1 -1 40 Track source locations for reset blocks. 59
858 0
859 0 275 24 fml_track_loc_reset_cond 0 1 0 0 0 0 -1 -1 0  0  0  -1 -1 44 Track source locations for reset conditions. 59
860 0
861 0 276 26 fml_track_loc_const_select 0 1 0 0 0 0 -1 -1 0  0  0  -1 -1 44 Track source locations for constant selects. 59
862 0
863 0 277 33 fml_import_fvdisable_covmode_task 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 63 Enables importing disabled coverage goals from parent COV task. 59
864 0
865 0 278 22 fml_frv_enable_appmode 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 38 Enables FRV app mode. Default is true. 59
866 0
867 0 279 22 fml_adaptive_licensing 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 60 Use adaptive licensing scheme (possible performance impact). 59
868 0
869 0 280 25 fml_cc_exact_struct_check 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 79 Enable structural check between src-dest based on exact path delay value/range. 59
870 0
871 0 281 23 fml_cc_struct_check_opt 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 154 Enable optimised structural checkDon't do word-level structural verification for same src-dest againDon't do structural verification for iso type lpccprop 59
872 0
873 0 282 23 fml_qual_fault_in_fcore 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 48 Enables FTA analysis only inside the formal core 59
874 0
875 0 283 19 fml_fta_high_effort 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
876 0
877 0 284 21 fml_fta_incr_run_mode 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
878 0
879 0 285 20 fml_fta_light_to_seq 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
880 0
881 0 286 26 fml_formal_core_on_the_fly 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 73 Enable formal core generation during check_fv for a subset of properties. 59
882 0
883 0 287 29 fml_formal_core_otf_all_goals 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 56 Enable formal core generation all goals or only asserts. 59
884 0
885 0 288 27 fml_formal_core_incremental 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 52 Enable incremental (bounded) formal core generation. 59
886 0
887 0 289 24 fml_formal_core_liveness 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 53 Enable formal core generation on liveness properties. 59
888 0
889 0 290 35 fml_formal_core_reduced_constraints 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 70 Enables reduced constraints computation during formal core generation. 59
890 0
891 0 291 26 formal_core_cov_functional 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 43 Enable new coverage flow from formal core.  59
892 0
893 0 292 16 fml_core_cov_unr 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 72 Show new coverage flow(functional analysis) from formal core as default. 59
894 0
895 0 293 22 fml_enable_fsv_appmode 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 38 Enables FSV app mode. Default is true. 59
896 0
897 0 294 10 fusa_debug 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 23 show FuSa debug output. 59
898 0
899 0 295 21 fusa_no_debug_logfile 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 38 Do not dump debug log file for backend 59
900 0
901 0 296 22 fml_enable_fxp_appmode 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 38 Enables FXP app mode. Default is true. 59
902 0
903 0 297 23 fml_enable_fusa_appmode 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 40 Enables FUSA app mode. Default is false. 59
904 0
905 0 298 28 fml_analyze_propagation_path 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 60 Enables the propagation path analysis for FSV and FXPs' cex. 59
906 0
907 0 299 22 fml_enable_dpv_appmode 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 39 Enables DPV app mode. Default is false. 59
908 0
909 0 300 21 fml_nox_reset_visible 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 94 Allow the NOX_RESET type properties to show in the reports. Default is false. (Internal Only). 59
910 0
911 0 301 20 fml_use_one_nox_prop 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 67 Use only one NOX_RESET property for all registers. (Internal Only). 59
912 0
913 0 302 23 fml_fxp_generate_called 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 92 A flag showing whether fxp_generate has been called since the last check_fv (Internal Only). 59
914 0
915 0 303 29 fml_fxp_nox_reset_star_issued 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 67 A flag indicating whether fxp_assume -nox -reset * has been issued. 59
916 0
917 0 304 28 fml_fxp_enable_auto_generate 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 103 A enabling flag for executing fxp_generate -auto in check_fv if fxp_generate has not been issued before 59
918 0
919 0 305 24 fxp_no_duplicate_asserts 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 95 Do not generate duplicated asserts in FXP for signals or part_selects which have been asserted. 59
920 0
921 0 306 20 fxp_use_fast_rewrite 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 25 Use fast rewrites for FXP 59
922 0
923 0 307 29 fxp_nox_reset_hidden_register 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 37 Create nox_reset for hidden_registers 59
924 0
925 0 308 26 fxp_compute_rootcause_auto 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 59 Compute the rootcause of falsified properties automatically 59
926 0
927 0 309 12 fml_lp_aware 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 36 Enable LP aware connectivity checks. 59
928 0
929 0 310 15 fml_lp_instr_on 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 124 Enable isolation and retention instrumentation with read_upf. Precondition: fml_lp_aware (LP aware connectivity) is enabled. 59
930 0
931 0 311 22 fml_lp_constraint_auto 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 100 When fml_lp_aware is enabled in the CC app, automatically generate the LP constraints with read_upf. 59
932 0
933 0 312 33 fml_cov_enable_strict_elfile_mode 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 54 Enables strict mode dumping of coverage exclusion file 59
934 0
935 0 313 17 fml_x_in_waveform 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 57 Additional option given to dfgsim to show X's in waveform 59
936 0
937 0 314 26 fml_enable_bbox_after_elab 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 48 Enable setting blackbox after reading in designs 59
938 0
939 0 315 17 fml_gen_rand_seed 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 88 Bug hunting effort mode will use machine date/time information to generate random seeds. 59
940 0
941 0 316 32 fml_delete_prop_density_cov_task 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
942 0
943 0 317 31 fml_enable_prop_density_cov_map 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 56 Enables mapping of property density to coverage database 59
944 0
945 0 318 28 fml_tautology_goal_as_proven 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 84 Enables marking goals which are tautology by design, as proven trivially by the tool 59
946 0
947 0 319 20 fml_cov_exclude_bbox 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 48 Excludes blackbox while saving coverage database 59
948 0
949 0 320 30 fml_stop_on_vacuous_constraint 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 41 Stop check if vacuous constraint is found 59
950 0
951 0 321 30 fml_stop_on_vacuous_constraint 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 62 Stop check if an unreachable witness for a constraint is found 59
952 0
953 0 322 25 fml_prop_result_timestamp 0 1 0 0 0 0 -1 -1 0  0  0  -1 -1 60 Include a timestamp in PROP_I_RESULT messages from check_fv. 59
954 0
955 0 323 24 fml_prop_info_use_msgmgr 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 135 Use MsgMgr for PROP_I_RESULT messages from check_fv.
Provides full message filtering and recording capabilities, at some overhead cost. 59
956 0
957 0 324 32 fml_struct_check_info_use_msgmgr 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 140 Use MsgMgr for STRUCT_CHECK_RESULT messages from load_cc.
Provides full message filtering and recording capabilities, at some overhead cost. 59
958 0
959 0 325 37 fml_enable_covers_in_prop_density_cov 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 59 Enables coverage mapping for SV covers for property density 59
960 0
961 0 326 17 fml_coi_reduction 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 103 Controls whether formal model is built only for cone-of-influence of properties, including constraints. 59
962 0
963 0 327 31 fml_coi_reduction_no_constraint 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 52 Exclude constraint in coi reduction. For debug only. 59
964 0
965 0 328 25 fml_merge_equiv_registers 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 92 Merge registers equivalent after reset during the model build. Disabled for SEQ/FXP/FSV/FUSA 59
966 0
967 0 329 32 fml_disconnect_multidriven_input 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 83 Disconnect undriven input ports that drive a multiply driven net. Default is false. 59
968 0
969 0 330 28 fml_allow_imm_assert_in_func 1 0 0 0 1 0 -1 -1 0  0  0  -1 -1 69 Enable the compiling of the immediate assertion in functions or tasks 59
970 0
971 0 331 31 fml_enable_utrans_failure_cache 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 40 Enable the cache for svac utrans failure 59
972 0
973 0 332 22 fml_svac_rewrite_clock 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 33 Enable the clock rewrite for svac 59
974 0
975 0 333 26 fml_svac_rewrite_dis_iff_x 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 48 Enable rewrite of disable iff condition for svac 59
976 0
977 0 334 22 fml_svac_bypass_simple 0 1 0 0 1 1 -1 -1 0  0  0  -1 -1 257 By default properties with clocks are compiled using the sva compiler.
  Setting this to true allows simple properties clocked on the posedge of clock to be instrumented directly.
  This allows compatibility with behavior in earlier releases. (default=true) 59
978 0
979 0 335 23 fml_fta_inject_priority 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 131 Gives precedence to the inject_fault switch specified with read_file and helps to override the certitude_config.cer file with that. 59
980 0
981 0 336 28 fml_cov_tgl_instr_on_the_fly 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 44 Instrument toggle coverage goals on the fly. 59
982 0
983 0 337 27 fml_fvdelete_always_save_db 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 77 Save the property database to disk after fvdelete, even without an active GUI 59
984 0
985 0 338 30 fml_disable_extend_quiet_trace 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 40 Disable quiet trace for extended traces. 59
986 0
987 0 339 24 fml_print_learn_lic_msgs 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
988 0
989 0 340 25 fml_cov_enable_branch_cov 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 47 Enable branch coverage when -cov all is passed. 59
990 0
991 0 341 28 fml_cov_exclude_missing_else 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 41 Exclude Missing_Else from Branch Coverage 59
992 0
993 0 342 29 fml_cov_enable_enum_in_struct 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 26 Enable Enums within struct 59
994 0
995 0 343 22 fml_cov_improved_fcore 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 49 Exclude StopNet parameer to improve FCORE Results 59
996 0
997 0 344 17 fml_cov_legacy_el 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 35 Enable Legacy Exclusion Saving Flow 59
998 0
999 0 345 22 fml_add_fsm_cov_to_fpv 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 42 Adding fsm Coverage Properties to FPV Task 59
1000 0
1001 0 346 21 fml_signoff_dashboard 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 41 Sets to true with compute_signoff command 59
1002 0
1003 0 347 19 cov_exclude_assumes 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 42 Excludes assumes in the coverage database. 59
1004 0
1005 0 348 22 cov_exclude_bb_signals 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 48 Automatically exclude blackbox signals in covdb. 59
1006 0
1007 0 349 21 fml_sss_enable_simple 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
1008 0
1009 0 350 33 fml_inject_deadassign_combo_fault 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 53 Enable injection of DeadAssign faults in combo block. 59
1010 0
1011 0 351 25 fml_send_propdb_on_update 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 82 Enable sending propDB changes as part of update stream in new Verdi property flow. 59
1012 0
1013 0 352 13 fml_pdc_trace 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 39 Enable tracing of PDC Output to stdout. 59
1014 0
1015 0 353 24 fml_pdc_overflow_to_file 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 59 Allow writing PDC overflow data to file rather than stream. 59
1016 0
1017 0 354 28 fml_enable_internal_net_aeps 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 57 Enable AEPs on internal nets, such as coverage registers. 59
1018 0
1019 0 355 32 fml_cov_tgl_signal_legacy_lookup 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 60 Enable the legacy lookup method for coverage toggle signals. 59
1020 0
1021 0 356 20 fml_fta_enable_cover 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 36 Honors cover properties in FTA flow. 59
1022 0
1023 0 357 28 fml_cov_tgl_handle_xinit_val 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 113 Enable a delay of 1 clock cycle while monitoring tgl coverage of sequentials with an 'x' value after reset state. 59
1024 0
1025 0 358 29 fml_fta_cover_sequential_flow 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 36 Honors cover properties in FTA flow. 59
1026 0
1027 0 359 29 fml_fca_enable_bad_code_check 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 151 Allow property filterting using "reason==simplication" which lists trivially uncoverable line and condition goals (found through simple logic rewrite). 59
1028 0
1029 0 360 18 fml_seq_x_func_map 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 40 Enable functional mapping for Xs in SEQ. 59
1030 0
1031 0 361 28 fml_seq_no_invalidate_result 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 32 Do not invalidate result in SEQ. 59
1032 0
1033 0 362 18 fml_grid_job_array 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 35 Enable job array in set_grid_usage. 59
1034 0
1035 0 363 28 fml_grid_navigator_job_array 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 49 Enable job array in set_grid_usage for navigator. 59
1036 0
1037 0 364 9 fml_cloud 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 26 Enable Cloud mode for grid 59
1038 0
1039 0 365 20 seq_latch_sequential 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 42 Insert latches for flip flops and latches. 59
1040 0
1041 0 366 26 fml_cov_par_block_analysis 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 72 Enables extraction and analysis of parent blocks for coverage debug flow 59
1042 0
1043 0 367 22 fca_fcore_after_branch 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 71 Enables extraction and analysis of after branch for coverage debug flow 59
1044 0
1045 0 368 20 fml_cov_signoff_flow 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 72 Set to true in coverage based signoff analysis like OA/BA or Formal core -1 59
1046 0
1047 0 370 26 fml_defer_property_compile 0 1 0 0 0 0 -1 -1 0  0  0  -1 -1 89 Defer compilation of incremental properties until sim/formal model build (default false). 59
1048 0
1049 0 371 27 fml_fta_par_app_high_effort 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 51 Enable high effort level for parent app run of FTA. 59
1050 0
1051 0 372 27 fml_cov_exclude_reset_block 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 46 Excludes reset block from coverage computation 59
1052 0
1053 0 373 22 fml_show_loop_analysis 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 62 Show combinational loop analysis during formal model creation. 59
1054 0
1055 0 374 15 fml_fdc_verbose 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 61 Show instrumented signals in combinational loop design check. 59
1056 0
1057 0 375 24 fml_treat_gclk_as_sysclk 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 54 Treat $global_clock as a system clock (default false). 59
1058 0
1059 0 376 20 fml_lp_aware_allapps 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 32 Allow fml_lp_aware for all apps. 59
1060 0
1061 0 377 25 fml_fta_improved_activate 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 53 Enable new activation flow of FTA for faster analysis 59
1062 0
1063 0 378 15 fml_cov_map_new 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 38 Enable coverage mapping of all signals 59
1064 0
1065 0 379 26 fml_check_raw_signal_write 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 81 Check if snipped or constant (write) signals are read after write signals in RTL. 59
1066 0
1067 0 380 21 fml_ignore_raw_signal 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 95 Ignore snip_driver or set_constant signals that are defined as read after write signals in RTL. 59
1068 0
1069 0 381 26 fml_allow_clocking_changes 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 87 Allow changing clocking after clock generation, and task based clock generator support. 59
1070 0
1071 0 382 29 fml_container_instrumentation 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 62 Instrument all properties and objects into a single container. 59
1072 0
1073 0 383 26 fv_enable_instr_name_cache 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 46 Use name cache for instrumentation name check. 59
1074 0
1075 0 384 35 fml_suppress_zero_depth_aep_failure 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 29 Suppress depth 0 AEP failures 59
1076 0
1077 0 385 17 fml_witness_relax 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 100 Relaxed requirements for the witness, to be used when a regular witness is infinite (default false). 59
1078 0
1079 0 386 21 fml_svac_tech_mapping 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 71 Enable tech mapping of (some) properties to automatons (default false). 59
1080 0
1081 0 387 26 fml_apply_reset_at_powerup 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 41 Apply reset to flops with Lp aware formal 59
1082 0
1083 0 388 17 fml_aep_new_instr 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 41 Enables improved instrumentation for AEP. 59
1084 0
1085 0 389 24 fml_cov_tgl_ignore_reset 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 79 Causes the application to ignore reset signals during toggle coverage analysis. 59
1086 0
1087 0 390 26 fml_cov_cg_consider_weight 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 184 Consider the weigth specification of coverpoint/cross while extracting goals.
No goals would be extracted for a coverpoint/cross having weight = 0, during covergroup coverage analysis. 59
1088 0
1089 0 391 17 fml_cov_x_support 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 44 Enables X-semantic support in Coverage flow. 59
1090 0
1091 0 392 20 fta_use_fast_rewrite 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 25 Use fast rewrites for FTA 59
1092 0
1093 0 393 21 fml_fta_fast_activate 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 34 Enable fast activation flow of FTA 59
1094 0
1095 0 394 19 fml_use_fast_cc_cov 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 41 Use the new high performance cc cov flow. 59
1096 0
1097 0 395 20 fta_infer_cov_status 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 102 Infers the coverage status of a line which has no fault injected  from the status of the parent block. 59
1098 0
1099 0 396 23 fml_x_detect_quiet_fast 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 53 Do quiet and fast x detection (enforced for cov app). 59
1100 0
1101 0 397 25 fml_x_detect_add_01_rails 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 50 Add extra 0/1 rails for more accurate x-detection. 59
1102 0
1103 0 398 28 fml_fta_enable_vacuity_check 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 27 Enable vacuity check in FTA 59
1104 0
1105 0 399 12 fml_svac_cse 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 83 Experimental: Perform Common Subexpression Elimination optimization (default true). 59
1106 0
1107 0 400 21 fml_svac_liveness_opt 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 69 Experimental: Perform Liveness automaton optimization (default true). 59
1108 0
1109 0 401 31 fml_svac_ignore_numstates_limit 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 78 Ignore the limit on number of generated states for a property (default false). 59
1110 0
1111 0 402 37 fml_svac_rewrite_async_reset_liveness 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 78 Do Clock-Rewrite for liveness property with asynchronous reset (default true). 59
1112 0
1113 0 403 28 fml_svac_enable_det_liveness 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 69 Enable generation of deterministic liveness automaton (default true). 59
1114 0
1115 0 404 30 fv_svac_funcprop_oldstyle_name 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 80 Use old naming style for property in function that includes line number in name. 59
1116 0
1117 0 405 22 fusa_enable_new_status 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 30 Enables new sff status in FuSa 59
1118 0
1119 0 406 24 fml_cov_tgl_fast_rewrite 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 56 Enables fast rewrite for toggle metric in coverage flow. 59
1120 0
1121 0 407 24 fml_lpf_reset_at_powerup 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 65 To reset sequential elements at power up in low power aware flow. 59
1122 0
1123 0 408 31 fml_new_cc_cov_enable_modelling 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 84 Enable the new modelling of the signals in the enable expression for compute_cc_cov. 59
1124 0
1125 0 409 23 fml_fta_enable_db_write 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 41 Enables FTA flow to write to certitudeDB. 59
1126 0
1127 0 410 22 fml_fvassume_constants 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 265 Build simple constant assumptions into the formal model.
  For performance, simple constant assumptions (e.g., fvassume -expr {signal == 0}) are built directly
  into the model. Set this to false to force such assumptions to be handled as normal solver constraints. 59
1128 0
1129 0 411 34 fml_enable_delay_property_checking 0 1 0 0 0 0 -1 -1 0  0  0  -1 -1 182 Enable the fml_delay_property_checking feature. The feature must be enabled at the point when
properties are read/created in order for fml_delay_property_checking to have any effect. 59
1130 0
1131 0 412 26 fml_inject_freeinput_fault 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 37 Enable injection of FreeInput faults. 59
1132 0
1133 0 413 26 fml_connectivity_cons_prop 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 71 Enable the constant propagation in the scope-wise connectivity analysis 59
1134 0
1135 0 414 22 fml_connectivity_snips 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 56 Enable the snips in the scope-wise connectivity analysis 59
1136 0
1137 0 415 30 fml_cov_cg_enable_per_instance 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 107 Enable the coverage option 'per_instance', even if this is not set explicitly in the covergroup definition. 59
1138 0
1139 0 416 24 fml_cov_overwrite_waiver 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 70 When true, disables automatic loading of waiver file in sign off flow. 59
1140 0
1141 0 417 18 fml_enable_fsm_ssd 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 44 When true, it will enable the fsm_ssd checks 59
1142 0
1143 0 418 26 fml_rfc_cc_full_complexity 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 103 Enables full complexity report for CC properties without considering src and enable as the stop points. 59
1144 0
1145 0 419 27 fml_cov_ignore_case_default 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 39 Ignores case default for line coverage. 59
1146 0
1147 0 420 36 fml_frv_enable_array_vendorextension 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 82 Enables support for the 'array' vendor extension in FRV app mode. Default is true. 59
1148 0
1149 0 421 35 fml_fvlp_powerdown_corrupt_seq_clks 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 33 Use clocks to corrupt flip flops. 59
1150 0
1151 0 422 36 fml_fvlp_powerdown_disable_seq_reset 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 54 Disable reset of sequential element during power down. 59
1152 0
1153 0 423 40 fml_fvlp_powerdown_corrupt_all_seq_elems 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 56 Corrupt all flip flops (otherwise, only boundary flops). 59
1154 0
1155 0 424 34 fml_fvlp_powerdown_corrupt_all_spa 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 69 Corrupt input pins with set_port_attributes (will disregard assumes). 59
1156 0
1157 0 425 37 fml_fvlp_debug_friendly_internal_nets 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 87 Use debug friendly internal net names (can cause massive slowdowns with large designs). 59
1158 0
1159 0 426 34 fml_fvlp_all_visible_internal_nets 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 48 Make all internal nets user visbile (for nWave). 59
1160 0
1161 0 427 29 fml_fvlp_ignore_string_params 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 82 Ignore string parameters for the bind_checker to reduce number of module variants. 59
1162 0
1163 0 428 25 fml_fvlp_qlpac_nlp_compat 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 69 Make the instance hierarchical name compatible between QLPAC and NLP. 59
1164 0
1165 0 429 19 fml_fvlp_all_pgpins 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 46 Use extra checks to dump all pg pins in nWave. 59
1166 0
1167 0 430 22 fml_fvlp_cc_post_instr 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 50 Go back to old flow where fvlp_add_cc is required. 59
1168 0
1169 0 431 31 fml_enable_post_fvlp_instrument 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 101 Postpone (cause skipping) of the instrumentation of isolation and retention policies during read_upf. 59
1170 0
1171 0 432 20 fml_fta_cov_new_flow 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 25 Enables new FTA COV flow. 59
1172 0
1173 0 433 36 fml_cov_exclusion_crossfeed_new_flow 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 67 Enables new VCS flow to handle the block when first line is assert. 59
1174 0
1175 0 434 22 fml_fta_enable_cluster 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 28 Enables FTA clustring model. 59
1176 0
1177 0 435 36 fml_enable_prop_density_cov_bittravs 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 58 Enables bit level traversal for property density coverage. 59
1178 0
1179 0 436 35 fml_enable_formal_core_cov_bittravs 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 53 Enables bit level traversal for formal core coverage. 59
1180 0
1181 0 437 28 fml_cov_cg_enable_zcov_debug 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 47 Enables debug messages from the Zcov component. 59
1182 0
1183 0 438 26 enable_const_prop_thru_seq 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 56 Enables the constant propagation through the sequentials 59
1184 0
1185 0 439 33 fml_enable_seqaig_based_signature 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 57 Compute signature of the formal model based on the seqAig 59
1186 0
1187 0 440 31 fml_abstract_arithop_with_const 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 65 Allow abstraction on arithmetic operators with constant operands. 59
1188 0
1189 0 441 26 fml_enable_signoff_bounded 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 35 Enables signoff on bounded results. 59
1190 0
1191 0 442 31 fml_enable_prop_density_for_frv 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 42 Enables property density for FRV app mode. 59
1192 0
1193 0 443 28 fml_lpcc_try_robust_get_info 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 120 For LP CC, try the legacy low power information extractor if the structural check fails to extract required information. 59
1194 0
1195 0 444 19 fml_aep_unique_name 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 40 Enables creation of unique names for AEP 59
1196 0
1197 0 445 27 fml_incremental_bind_bypass 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 147 Bypass adding all previous bind instances to bind_checker compiles. This will limit Verdi to showing only the last incremental bind. Default=false. 59
1198 0
1199 0 446 33 fml_incremental_bind_disable_copy 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 82 Disable copying from an existing hierscope for incremental binding. Default=false. 59
1200 0
1201 0 447 26 fml_incremental_bind_ports 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 96 Add port signals to VCS/Simon incremental module binds using bind_checker command. Default=true. 59
1202 0
1203 0 448 23 fml_bbox_clock_analysis 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 45 Enable the clock COI analysis for blackboxing 59
1204 0
1205 0 449 23 fml_bbox_reset_analysis 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 45 Enable the reset COI analysis for blackboxing 59
1206 0
1207 0 450 27 fml_bbox_use_const_internal 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 87 Use the set_constant delcared over a signal that is inside an instance to be blackboxed 59
1208 0
1209 0 451 17 fml_fta_inst_qual 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 50 Enables instance based fault qualification for FTA 59
1210 0
1211 0 452 27 fml_fta_move_unneeded_files 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 79 Move all unnecessary files of FTA to session log directory <session_name>/logs  59
1212 0
1213 0 453 24 fml_fta_constraint_check 0 1 0 0 0 0 -1 -1 0  0  0  -1 -1 71 Enable identification of constraints which are in the COI of the faults 59
1214 0
1215 0 454 25 seq_mapping_legacy_report 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 59 Enable legacy format report of report_seq_mappings command. 59
1216 0
1217 0 455 30 seq_skip_trivial_mem_abs_props 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 79 Enable skipping the trivially proven properties for compile memory abstractions 59
1218 0
1219 0 456 25 seq_pcfv_isomorphic_check 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 60 Do isomorphic check for clock tree properties in PC-FV flow. 59
1220 0
1221 0 457 26 fml_ignore_latch_retention 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 28 Ignore latches for retention 59
1222 0
1223 0 458 29 fml_enable_ret_generic_output 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 53 Enable UPF_GENERIC_OUTPUT (bitwise) for bind_checker. 59
1224 0
1225 0 459 28 fml_cov_cg_enable_new_naming 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 55 Enables new style naming for SV CG coverage properties. 59
1226 0
1227 0 460 19 fml_auto_clock_mode 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 35 Enable automatic clock inferencing. 59
1228 0
1229 0 461 19 fml_auto_reset_mode 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 35 Enable automatic reset inferencing. 59
1230 0
1231 0 462 33 fml_enable_sign_and_pack_in_types 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 57 Enable signedness and packing information in array types. 59
1232 0
1233 0 463 26 fml_enable_mos_transistors 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 55 Enable accurate handling of nmos/pmos/cmos transistors. 59
1234 0
1235 0 464 25 fml_enable_drive_strength 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 49 Enable drive strength support in formal modeling. 59
1236 0
1237 0 465 37 fml_enable_toplevel_inout_assumptions 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 75 Enable top-level/bbox inout assumptions that avoid multi-driven situations. 59
1238 0
1239 0 466 34 fml_enable_stability_constraint_ps 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 80 Enable support of env stability constraints for bit/part selects (default true). 59
1240 0
1241 0 467 32 fml_formal_stability_constraints 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 111 Enable support of formal stability constraints vs treating as environment stability constraints (default true). 59
1242 0
1243 0 468 22 fv_direct_env_equality 1 0 0 1 0 0 -1 -1 0  0  0  -1 -1 100 Beta 2022.06. Enable instrumentation of environment equality directly into the nldm (default false). 59
1244 0
1245 0 469 17 fml_fta_seq_debug 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 26 Enable FTA SEQ debug mode. 59
1246 0
1247 0 470 18 fml_fta_qual_setup 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 54 Enable user constraints automatically in FTA SEQ mode. 59
1248 0
1249 0 471 20 seq_use_new_rfc_flow 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 47 Enable new flow report of report_fv_complexity. 59
1250 0
1251 0 472 22 fml_signoff_auto_merge 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 102 Enable the auto merge flow in compute signoff where databases of effort levels are merged accordingly. 59
1252 0
1253 0 473 19 fusa_enable_pruning 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 23 Enables pruning in FuSa 59
1254 0
1255 0 474 34 seq_use_legacy_abstraction_mapping 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 42 Enable legacy flow of abstraction mapping. 59
1256 0
1257 0 475 19 fsv_enable_cond_tgl 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 53 Enable the toggle check for the condition expressions 59
1258 0
1259 0 476 19 fxp_enable_cond_tgl 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 53 Enable the toggle check for the condition expressions 59
1260 0
1261 0 477 19 fml_cov_vacuity_unr 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 30 Enable Vacuity unreachability. 59
1262 0
1263 0 478 21 fml_struct_array_free 0 1 0 0 0 0 -1 -1 0  0  0  -1 -1 138 Treat the struct array operator output as a free variable. By default the presence of a struct array operator will be treated as an error. 59
1264 0
1265 0 479 19 fsv_seq_prop_naming 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 44 Follow the property naming convention of SEQ 59
1266 0
1267 0 480 19 fxp_seq_prop_naming 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 44 Follow the property naming convention of SEQ 59
1268 0
1269 0 481 20 fusa_seq_prop_naming 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 44 Follow the property naming convention of SEQ 59
1270 0
1271 0 482 24 fusa_save_ignored_status 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 57 Add NA status when saving the faults which are not found. 59
1272 0
1273 0 483 20 fusa_legacy_sff_flow 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 36 Use fdb under the hood for sff flow. 59
1274 0
1275 0 484 25 fusa_orch_smart_with_seed 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 44 Use the seed approach in the FuSa smart orch 59
1276 0
1277 0 485 28 fml_lp_query_no_bit_blasting 0 1 0 0 0 0 -1 -1 0  0  0  -1 -1 68 To convert bit-blasted signals to word-level for retention elements. 59
1278 0
1279 0 486 32 fml_signoff_high_effort_fta_only 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 69 To only run FTA analysis when running high effort in compute_signoff. 59
1280 0
1281 0 487 34 fml_aep_trivial_continuous_xassign 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 64 To disable creation of trivial continuous AEPs of type x_assign. 59
1282 0
1283 0 488 26 fml_aep_enable_waiver_flow 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 30 To enable waiver flow for AEP. 59
1284 0
1285 0 489 22 seq_use_meta_reasoning 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 42 Use meta reasoning for result propagation. 59
1286 0
1287 0 490 19 seq_dcp_exclude_vwc 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 68 During decompose exclude the vacuity, witness, and cover properties. 59
1288 0
1289 0 491 20 seq_sm_b_timeout_inf 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 63 Make single b3 call infinite timeout in SEQ smart orchestration 59
1290 0
1291 0 492 16 seq_patch_use_mp 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 34 Use workers to patch traces in SEQ 59
1292 0
1293 0 493 19 seq_use_cpu_timeout 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 48 Use cpu time for timeout instead of elapsed time 59
1294 0
1295 0 494 17 fml_cov_hier_both 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 107 To consider -cm_hier file both from input coverage database and that specified with fml_cov_alt_hier_file . 59
1296 0
1297 0 495 39 fml_linearized_counter_jmp_within_range 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 77 Jumps in linearized counter abstraction mode to be within current range only. 59
1298 0
1299 0 496 30 fml_lp_buffer_behav_model_link 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 74 Link in behavioral model for 1 input 1 output cells that have no function. 59
1300 0
1301 0 497 29 fml_enable_coi_deadcode_check 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 47 Enables deadcode check in COI coverage analysis 59
1302 0
1303 0 498 20 fml_enable_lw_coi_oc 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 39 Enables light weight OC in COI analysis 59
1304 0
1305 0 499 31 fml_lpcc_enable_check_wo_policy 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 199 Allow connectivity checks with lpa_type=LPA_CLAMP0_EN/LPA_CLAMP1_EN/LPA_LATCH_EN without any ISO policy association. Isolation sense value is to be interpreted from attributes on the ISO/ELS libcell. 59
1306 0
1307 0 500 31 fml_lpcc_adjust_sense_wo_policy 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 180 For connectivity checks with lpa_type=LPA_CLAMP0_EN/LPA_CLAMP1_EN/LPA_LATCH_EN, adjust the  isolation sense value based on any negations appearing before the ISO/ELS libcell input. 59
1308 0
1309 0 501 34 fml_enable_fcore_cov_across_metric 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 54 Enables mapping of formal core coverage across metrics 59
1310 0
1311 0 502 29 fml_enable_fcore_cov_function 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 56 Enables mapping of formal core coverage in function body 59
1312 0
1313 0 503 26 fml_aep_waiver_flow_legacy 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 33 To enable aep legacy waiver flow. 59
1314 0
1315 0 504 25 fml_aep_waiver_flow_relax 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 32 To enable aep relax waiver flow. 59
1316 0
1317 0 505 23 fusa_multi_failure_mode 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 29 Enables multiple failure mode 59
1318 0
1319 0 506 29 fusa_process_transient_faults 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 38 Retrieve and process transient faults. 59
1320 0
1321 0 507 38 fml_rfc_disable_mem_detection_in_child 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 45 To disable memory detection in child modules. 59
1322 0
1323 0 508 26 fml_rfc_report_reset_state 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 78 To control reporting of reset state for objects in complexity report on verdi. 59
1324 0
1325 0 509 36 fml_rfc_enable_new_counter_detection 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 71 To enable detection and reporting of new counters in complexity report. 59
1326 0
1327 0 510 24 fml_cov_tgl_legacy_instr 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 77 Enables legacy mode of toggle coverage instrumentation for complex data types 59
1328 0
1329 0 511 28 fml_cc_cov_strip_escape_char 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 63 Enables the stripping of escape characters from property names. 59
1330 0
1331 0 512 20 fml_auto_scaling_abs 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 62 Enables abstraction of complex operators in auto scaling flow. 59
1332 0
1333 0 513 26 fml_auto_scaling_reduction 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 45 Enables model reduction in auto scaling flow. 59
1334 0
1335 0 514 18 fml_auto_scale_abs 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 60 Enables abstraction of complex operators in auto scale flow. 59
1336 0
1337 0 515 24 fml_auto_scale_reduction 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 43 Enables model reduction in auto scale flow. 59
1338 0
1339 0 516 28 fml_auto_scaling_tgl_rewrite 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 67 Enables toggle coverage instrumentation rewrite in auto scale flow. 59
1340 0
1341 0 517 31 fml_auto_scale_disable_parallel 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 48 Disables parallel processing in auto scale flow. 59
1342 0
1343 0 518 33 fml_report_fv_complexity_trav_opt 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 40 Enables specific traversal optimization. 59
1344 0
1345 0 519 20 fml_fta_limit_to_cov 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 64 Enabled faults only in lines where coverage properties are there 59
1346 0
1347 0 520 16 fml_cov_coi_flow 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 28 Enabled in COI coverage flow 59
1348 0
1349 0 521 21 fta_disable_clk_fault 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 29 Disables fault in clock logic 59
1350 0
1351 0 522 20 fta_seq_dbg_sub_inst 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 79 Enables generating checkers for doing observability analysisi at sub instances. 59
1352 0
1353 0 523 30 fusa_enable_clk_rst_structural 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 53 Enable FuSa structural analysis for clocks and resets 59
1354 0
1355 0 524 27 fml_aep_use_trailing_genblk 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 77 To enable use of trailing generate block name in the names of AEP properties. 59
1356 0
1357 0 525 34 fml_aep_enable_new_fsmcheck_naming 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 63 To enable extraction of FSM Checks with the new bind mechanism. 59
1358 0
1359 0 526 35 fml_aep_enable_unionlock_with_delay 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 87 To enable extraction of FSM Checks for Unionlock with delay in assumption by one cycle. 59
1360 0
1361 0 527 26 fml_cov_clear_reset_result 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 48 Clears reset property check results in COV flows 59
1362 0
1363 0 528 19 fml_cov_opt_replace 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 45 Replaces cov opt from vcs opt to vcs elab opt 59
1364 0
1365 0 529 20 fml_fta_skip_cm_hier 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 41 Skip considering cm_hier in FTA_SEQ flow. 59
1366 0
1367 0 530 32 fusa_multiple_fault_types_signal 0 1 0 0 1 1 -1 -1 0  0  0  -1 -1 73 Enable creating faults on same signal name when fault class is different. 59
1368 0
1369 0 531 28 fvlp_enable_lib_match_report 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 47 Generate the library match report for lib cell. 59
1370 0
1371 0 532 26 fvlp_enable_pst_constraint 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 28 Generate the pst constraint. 59
1372 0
1373 0 533 22 fvlp_check_combo_logic 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 58 Check the combinational logic for LPA_BASIC property path. 59
1374 0
1375 0 534 23 fml_report_profile_data 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 150 Report profiling information (CPU time, wall time, and peak memory) at specific steps.
false: Profiling turned off (default).
true: Profiling enabled. 59
1376 0
1377 0 535 21 fml_disable_nospecify 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 30 Disables the +nospecify switch 59
1378 0
1379 0 536 28 fvlp_enable_vacuity_creation 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 46 Enable the vacuity creation for LPCC property. 59
1380 0
1381 0 537 28 fvlp_enable_witness_creation 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 46 Enable the witness creation for LPCC property. 59
1382 0
1383 0 538 16 seq_use_apxtbdgt 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 33 Enable approximate budget for SEQ 59
1384 0
1385 0 539 19 seq_use_start_depth 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 51 Use established safe-depth for subsequent bmc calls 59
1386 0
1387 0 540 16 seq_bh_randomize 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 46 Randomize bughunting options in each iteration 59
1388 0
1389 0 541 20 seq_rotate_b_solvers 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 40 Rotate solvers in bmc timeout iterations 59
1390 0
1391 0 542 31 seq_grid_multi_constant_workers 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 50 Use constant number of workers in multi-grid setup 59
1392 0
1393 0 543 21 fml_fta_incr_activate 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 73 Activation analysis will be done even if FTA properties remain unchanged. 59
1394 0
1395 0 544 32 fta_check_fc_all_props_generated 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 67 Checks if formal core has been generated for all proven properties. 59
1396 0
1397 0 545 27 fml_fta_assume_without_expr 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 47 Supports modified fvassumes without expression. 59
1398 0
1399 0 546 17 fml_enable_svaext 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 33 Enables the -assert svaext switch 59
1400 0
1401 0 547 30 signoff_smart_detect_overwrite 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 146 Enable the feature that automatically detects if there have been any changes in the design to decide whether to re-use signoff analysis databases. 59
1402 0
1403 0 548 24 fml_cov_tgl_escaped_name 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 51 Instrument toggle coverage goals for escaped names. 59
1404 0
1405 0 549 27 fml_caching_save_on_the_fly 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 25 Save RMA Data on the fly. 59
1406 0
1407 0 550 31 fml_aep_enable_arith_oflow_1bit 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 72 To enable extraction of arith_oflow AEP properties for 1 bit LHS signal. 59
1408 0
1409 0 551 25 fvlp_disable_net_creation 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 44 Disable the net creation for pst constraint. 59
1410 0
1411 0 552 19 fml_proof_architect 0 1 0 0 0 0 -1 -1 0  0  0  -1 -1 23 Enable Proof Architect. 59
1412 0
1413 0 553 28 fusa_enable_error_no_clk_rst 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 60 Enable checking for the presence of clock and reset signals. 59
1414 0
1415 0 554 39 fusa_disable_bbox_fault_missing_warning 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 66 Disable printing a warning when fault is not found within the net. 59
1416 0
1417 0 555 14 fta_auto_scale 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 31 Enable auto scale flow for FTA. 59
1418 0
1419 0 556 14 fca_auto_scale 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 31 Enable auto scale flow for FCA. 59
1420 0
1421 0 557 22 seq_compute_debug_auto 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 50 Compute the Rootcause path of falsified properties 59
1422 0
1423 0 558 22 seq_use_abs_safe_depth 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 80 Use abstraction reported safe depth as start depth in iterative abstraction flow 59
1424 0
1425 0 559 23 fv_property_check_clock 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 121 Enable/disable a check that will warn if the clock of clocked properties is dependent on a non-clock input or free signal 59
1426 0
1427 0 560 25 fml_cov_tgl_unconn_as_unr 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 59 Used to classify unconnected toggle signals as uncoverable. 59
1428 0
1429 0 561 12 fta_fcore_na 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 55 Force formal core qualification on non_activated fauts. 59
1430 0
1431 0 562 25 fvlp_disable_xmr_creation 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 44 Disable the xmr creation for pst assign net. 59
1432 0
1433 0 563 19 fv_auto_sva_compile 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 57 Automatically add the -sva option to read_file/elaborate. 59
1434 0
1435 0 564 26 fml_bug_hunting_visualizer 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 39 Enables bug-hunting visualizer for FPV. 59
1436 0
1437 0 565 12 seq_rca_path 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 67 Compute the debug information of falsified properties automatically 59
1438 0
1439 0 566 19 seq_use_dev_engines 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 32 Enable engines under development 59
1440 0
1441 0 567 22 seq_force_e1_incrmode2 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 36 Force increment mode 2 for e1 engine 59
1442 0
1443 0 568 17 fv_enable_vcf_nxg 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 33 Enable command consistency mode.
 59
1444 0
1445 0 569 18 fca_save_user_test 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 42 Saves User test name in coverage database. 59
1446 0
1447 0 570 22 fusa_enable_primitives 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 59 Enables handling of primitive names in SFF/FDB in VCF-FuSa. 59
1448 0
1449 0 571 14 flp_pst_in_pnm 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 35 Dump power state tables in the PNM. 59
1450 0
1451 0 572 21 fca_auto_scale_export 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 76 Enables exporting of auto scale results of FCA from children to parent task. 59
1452 0
1453 0 573 14 fta_nxg_waiver 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 47 Enables next generation waiver support for FTA. 152 0 59
1454 1
1455 1 0 17 fml_cov_gen_trace 0 0 0 0 0 0 -1 -1 7 default 7 default 14 default on off -1 -1 412 Configures automatic trace generation for covered coverage goals when check_fv is run in FCA App (COV appmode) where a large number of targets can exist. In most FCA App flows like unreachability analysis, the "default" setting disables trace generation for performance considerations. Use the "on" and "off" settings explicitly to enable or disable trace generation for every covered coverage goal respectively. 59
1456 1
1457 1 1 26 fml_cov_llk_abstract_depth 1 0 0 0 0 0 -1 -1 1 0 0  0  -1 -1 0  59
1458 1
1459 1 2 25 fml_cov_llk_abstract_size 1 0 0 0 0 0 -1 -1 1 0 0  0  -1 -1 0  59
1460 1
1461 1 3 26 fml_cov_llk_base_abs_depth 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
1462 1
1463 1 4 25 fml_cov_llk_base_abs_size 1 0 0 0 0 0 -1 -1 2 30 0  0  -1 -1 0  59
1464 1
1465 1 5 22 fml_cov_llk_max_groups 1 0 0 0 0 0 -1 -1 2 -1 0  0  -1 -1 0  59
1466 1
1467 1 6 21 fml_cov_llk_max_seeds 1 0 0 0 0 0 -1 -1 1 0 0  0  -1 -1 0  59
1468 1
1469 1 7 22 fml_cov_llk_max_states 1 0 0 0 0 0 -1 -1 2 20 2 20 0  -1 -1 49 Set maximum number of states in a livelock group. 59
1470 1
1471 1 8 22 fml_cov_llk_max_traces 1 0 0 0 0 0 -1 -1 1 1 1 1 0  -1 -1 51 Set maximum number of traces for livelock/deadlock. 59
1472 1
1473 1 9 24 fml_cov_llk_trace_enable 1 0 0 0 0 0 -1 -1 9 unlimited 9 unlimited 29 off low medium high unlimited -1 -1 33 Enables livelock/deadlock traces. 59
1474 1
1475 1 10 22 fml_cov_llk_trace_mode 1 0 0 0 0 0 -1 -1 1 2 0  0  -1 -1 29 Livelock/deadlock trace mode. 59
1476 1
1477 1 11 24 fml_cov_llk_reorder_mode 1 0 0 0 0 0 -1 -1 1 1 1 1 0  -1 -1 34 Livelock/deadlock reordering mode. 59
1478 1
1479 1 12 16 fml_cov_llk_mode 1 0 0 0 0 0 -1 -1 8 combined 8 combined 26 bug_hunting proof combined -1 -1 23 Livelock/deadlock mode. 59
1480 1
1481 1 13 14 fml_dump_aiger 1 0 0 0 0 0 -1 -1 4 null 4 null 0  -1 -1 0  59
1482 1
1483 1 14 19 fml_formal_strategy 1 0 0 0 0 0 -1 -1 8 balanced 8 balanced 33 balanced proof_mode bounded_proof -1 -1 0  59
1484 1
1485 1 15 15 fml_bh_save_dir 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
1486 1
1487 1 16 22 fml_cdpl_ipv6_override 1 1 0 0 0 0 -1 -1 7 default 7 default 17 default ipv4 ipv6 -1 -1 120 Controls CDPL usage of IPv4 vs IPv6.
Default use is set according to the vc_static_shell "-use_ipv6" commandline option. 59
1488 1
1489 1 17 13 fml_grid_type 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
1490 1
1491 1 18 16 fml_grid_control 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
1492 1
1493 1 19 12 fml_grid_dir 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
1494 1
1495 1 20 20 fml_grid_config_file 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
1496 1
1497 1 21 25 fml_grid_prefetch_timeout 0 0 0 0 0 0 -1 -1 2 1H 2 1H 0  -1 -1 107 Timeout for the number of workers to prefetch. Units in seconds(S), minutes(M) or hours(H) (e.g. 37M, 12H). 59
1498 1
1499 1 22 20 fml_backup_grid_type 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
1500 1
1501 1 23 23 fml_backup_grid_control 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
1502 1
1503 1 24 19 fml_backup_grid_dir 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
1504 1
1505 1 25 27 fml_backup_grid_config_file 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
1506 1
1507 1 26 23 fml_navigator_grid_type 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
1508 1
1509 1 27 26 fml_navigator_grid_control 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
1510 1
1511 1 28 22 fml_navigator_grid_dir 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
1512 1
1513 1 29 30 fml_navigator_grid_config_file 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
1514 1
1515 1 30 16 fml_cloud_config 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 36 Path to the cloud configuration file 59
1516 1
1517 1 31 19 fml_cur_worker_stat 1 0 0 0 0 0 -1 -1 2 NA 2 NA 0  -1 -1 0  59
1518 1
1519 1 32 11 fml_max_mem 0 0 0 0 0 0 -1 -1 3 8GB 3 8GB 0  -1 -1 109 Limit formal engines to approximately the specified virtual memory usage.
Units are GB or MB (12GB, 12000MB). 59
1520 1
1521 1 33 14 fml_bg_max_mem 1 0 0 0 0 0 -1 -1 3 8GB 3 8GB 0  -1 -1 128 Limit formal engines to approximately the specified virtual memory usage in the backup grid.
Units are GB or MB (12GB, 12000MB). 59
1522 1
1523 1 34 12 fml_max_time 0 0 0 0 0 0 -1 -1 3 12H 3 12H 0  -1 -1 129 Limit check_fv call to specified time. Negative time means no limit.
Units in seconds(S), minutes(M) or hours(H) (e.g. 37M, 12H). 59
1524 1
1525 1 35 23 fml_property_time_limit 0 0 0 0 0 0 -1 -1 2 -1 2 -1 0  -1 -1 142 Limit check_fv call per property to specified time. Negative time means no limit.
Units in seconds(S), minutes(M) or hours(H) (e.g. 37M, 12H). 59
1526 1
1527 1 36 17 debug_cc_max_time 0 0 0 0 0 0 -1 -1 2 1M 2 1M 0  -1 -1 129 Limit debug_cc call to specified time. Negative time means no limit.
Units in seconds(S), minutes(M) or hours(H) (e.g. 37M, 12H). 59
1528 1
1529 1 37 23 fml_progress_time_limit 0 0 0 0 0 0 -1 -1 3 -1H 3 -1H 0  -1 -1 142 Limit check_fv call to specified unproductive time. Negative time means no limit.
Units in seconds(S), minutes(M) or hours(H) (e.g. 37M, 12H). 59
1530 1
1531 1 38 14 fml_coi_method 0 0 0 0 0 0 -1 -1 20 scheduled_properties 20 scheduled_properties 35 scheduled_properties all_properties -1 -1 50 Limit check_fv to run all or scheduled properties. 59
1532 1
1533 1 39 14 fml_orc_tactic 0 0 0 0 0 0 -1 -1 10 prop_check 10 prop_check 0  -1 -1 62 The check_fv call will use the specified orchestration tactic. 59
1534 1
1535 1 40 15 fml_effort_data 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 62 The check_fv call will use the specified orchestration tactic. 59
1536 1
1537 1 41 22 fml_dynamic_orc_tactic 1 0 0 0 0 0 -1 -1 7 default 7 default 0  -1 -1 51 Variable to control dynamic orchestration features. 59
1538 1
1539 1 42 27 fml_navigator_display_msgid 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 85 Display the specified message id while in the Navigator as a pop-up when encountered. 59
1540 1
1541 1 43 26 fml_navigator_ignore_msgid 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 84 Ignore the specified message id while in a Navigator task (does not show in pop-up). 59
1542 1
1543 1 44 20 fml_quiet_trace_mode 1 0 0 0 0 0 -1 -1 7 default 7 default 0  -1 -1 55 Which quiet-trace algorithm to use.  default or unroll. 59
1544 1
1545 1 45 25 fml_prop_result_verbosity 0 1 0 0 0 0 -1 -1 7 changed 7 changed 22 none converged changed -1 -1 97 Verbosity for check_fv PROP_I_RESULT messages: None, property convergences, or all status changes 59
1546 1
1547 1 46 9 seq_map_x 1 0 0 0 0 0 -1 -1 4 none 4 none 28 none zero one bestmatch safe -1 -1 38 Internal Var to track is map X enabled 59
1548 1
1549 1 47 14 seq_map_x_curr 1 0 0 0 0 0 -1 -1 4 none 4 none 28 none zero one bestmatch safe -1 -1 38 Internal Var to track is map X enabled 59
1550 1
1551 1 48 9 seq_map_u 1 0 0 0 0 0 -1 -1 4 none 4 none 28 none zero one bestmatch safe -1 -1 45 Internal Var to track is map undriven enabled 59
1552 1
1553 1 49 14 seq_map_u_curr 1 0 0 0 0 0 -1 -1 4 none 4 none 28 none zero one bestmatch safe -1 -1 45 Internal Var to track is map undriven enabled 59
1554 1
1555 1 50 28 seq_custom_solve_script_file 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 48 Provides a file name with custom recipe for SEQ. 59
1556 1
1557 1 51 16 seq_flow_version 1 0 0 0 0 0 -1 -1 2 v3 2 v3 11 v1 v2 v3 v4 -1 -1 46 Controls the version of the SEQ orchestration. 59
1558 1
1559 1 52 16 seq_grid_options 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 30 Provides grid options for SEQ. 59
1560 1
1561 1 53 18 seq_grid_copy_logs 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 22 Copy logs from workers 59
1562 1
1563 1 54 15 seq_sim_options 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 45 Provides options to simulation in SEQ recipe. 59
1564 1
1565 1 55 18 seq_solver_options 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 42 Provides options to solvers in SEQ recipe. 59
1566 1
1567 1 56 25 seq_decompose_save_prefix 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
1568 1
1569 1 57 23 seq_decompose_save_path 1 0 0 0 0 0 -1 -1 1 . 1 . 0  -1 -1 0  59
1570 1
1571 1 58 12 seq_prop_app 1 0 0 0 0 0 -1 -1 2 fv 2 fv 6 fv seq -1 -1 0  59
1572 1
1573 1 59 13 seq_flow_type 1 0 0 0 0 0 -1 -1 5 split 5 split 18 normal split phase -1 -1 0  59
1574 1
1575 1 60 15 seq_prev_recipe 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
1576 1
1577 1 61 17 dashboard_project 1 1 0 0 0 0 -1 -1 10 defaultPrj 10 defaultPrj 0  -1 -1 37 The project name for Formal Dashboard 59
1578 1
1579 1 62 15 dashboard_block 1 1 0 0 0 0 -1 -1 10 defaultBlk 10 defaultBlk 0  -1 -1 35 The block name for Formal Dashboard 59
1580 1
1581 1 63 16 dashboard_design 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 36 The design name for Formal Dashboard 59
1582 1
1583 1 64 16 fsv_flow_version 1 0 0 0 0 0 -1 -1 2 v3 2 v3 8 v1 v2 v3 -1 -1 46 Controls the version of the FSV orchestration. 59
1584 1
1585 1 65 16 fxp_flow_version 1 0 0 0 0 0 -1 -1 2 v3 2 v3 8 v1 v2 v3 -1 -1 46 Controls the version of the FXP orchestration. 59
1586 1
1587 1 66 17 fusa_flow_version 1 0 0 0 0 0 -1 -1 2 v3 2 v3 8 v1 v2 v3 -1 -1 47 Controls the version of the FuSa orchestration. 59
1588 1
1589 1 67 13 fusa_run_mode 0 0 0 0 0 0 -1 -1 10 structural 10 structural 33 structural control observe detect -1 -1 34 Determines the FuSa checking mode. 59
1590 1
1591 1 68 21 fusa_structural_point 1 0 0 0 0 0 -1 -1 7 observe 7 observe 25 observe detect structural -1 -1 40 Controls the way Fusa Structural is run. 59
1592 1
1593 1 69 10 fml_effort 0 0 0 0 0 0 -1 -1 7 default 7 default 42 default high bug_hunting discovery userorc -1 -1 44 Specifies formal orchestration effort level. 59
1594 1
1595 1 70 12 fml_orc_eval 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 41 Debug command for FV backend to evaluate. 59
1596 1
1597 1 71 27 fml_export_eprediction_data 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 39 Location to save profiling information. 59
1598 1
1599 1 72 23 fml_cc_structural_check 0 0 0 0 0 0 -1 -1 4 path 4 path 14 path none full -1 -1 285 Control the structural check in connectivity checks.
   none - switch off the structural traversal.
   full - structural traversal for enable-destination path as well as the source-destination path.
   path - this is default. It will check for the source-destination path connectivity. 59
1600 1
1601 1 73 19 fml_cc_check_prefix 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 66 Control the check name in connectivity checks by adding a prefix.
 59
1602 1
1603 1 74 14 fml_old_server 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 50 the name of yoda server for caching and dashboard. 59
1604 1
1605 1 75 21 fml_caching_s3_bucket 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 46 Configure the S3 bucket to be used for caching 59
1606 1
1607 1 76 21 fml_caching_extra_key 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 35 the extra key for database storage. 59
1608 1
1609 1 77 22 fml_caching_local_save 1 0 0 0 0 0 -1 -1 17 traffic_learn_dir 0  0  -1 -1 25 directory for local save. 59
1610 1
1611 1 78 23 fml_caching_local_reuse 1 0 0 0 0 0 -1 -1 17 traffic_learn_dir 0  0  -1 -1 26 directory for local reuse. 59
1612 1
1613 1 79 20 fml_effort_switch_to 1 0 0 0 0 0 -1 -1 0  0  25 bughunting high discovery -1 -1 58 To which effort level to switch from current effort level. 59
1614 1
1615 1 80 26 fml_lp_constraint_strategy 1 0 0 0 0 0 -1 -1 7 disable 7 disable 14 enable disable -1 -1 72 LP constraints will try to neutralize the isolation and retention cells. 59
1616 1
1617 1 81 24 fml_hier_instance_prefix 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 38 instance path name w.r.t. root module. 59
1618 1
1619 1 82 29 fml_impl_hier_instance_prefix 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 45 instance path name w.r.t. root module (impl). 59
1620 1
1621 1 83 23 seq_map_array_delimiter 1 0 0 0 0 0 -1 -1 3 []_ 3 []_ 0  -1 -1 15 array delimiter 59
1622 1
1623 1 84 23 seq_map_file_auto_regex 1 0 0 0 0 0 -1 -1 25 \[([a-zA-Z]+[^][]*)\] .\1 25 \[([a-zA-Z]+[^][]*)\] .\1 0  -1 -1 40 automatic renaming rule for mapping file 59
1624 1
1625 1 85 22 fml_max_time_per_fault 0 0 0 0 0 0 -1 -1 3 12H 3 12H 0  -1 -1 164 Limit time of exploration of each fault in high effort to specified time. Negative time means no limit.
Units in seconds(S), minutes(M) or hours(H) (e.g. 37M, 12H). 59
1626 1
1627 1 86 20 fml_fta_flow_version 1 0 0 0 0 0 -1 -1 2 v3 2 v3 0  -1 -1 32 FTA flow version - v1, v2 and v3 59
1628 1
1629 1 87 17 fml_fta_run_state 1 0 0 0 0 0 -1 -1 3 all 3 all 13 lw all LW ALL -1 -1 36 Controls the states to be run in FTA 59
1630 1
1631 1 88 26 fml_fta_lightweight_recipe 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 31 Lightweight recipe for FTA flow 59
1632 1
1633 1 89 24 fml_trace_explore_glopts 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 50 Internal. Pass options for Galil in trace explore. 59
1634 1
1635 1 90 30 fml_cov_exclude_unr_from_score 1 0 0 0 0 0 -1 -1 7 default 7 default 0  -1 -1 58 Excludes unreachable coverage goals from score computation 59
1636 1
1637 1 91 31 fml_cov_score_computation_scope 1 0 0 0 0 0 -1 -1 7 default 7 default 0  -1 -1 41 Sets scope for coverage score computation 59
1638 1
1639 1 92 34 fml_fta_enable_const_prop_activate 1 0 0 0 0 0 -1 -1 7 default 7 default 0  -1 -1 76 Enables constant propagation during structural analysis for fault activation 59
1640 1
1641 1 93 16 fpv_flow_version 1 0 0 0 0 0 -1 -1 2 v6 2 v6 17 v1 v2 v3 v4 v5 v6 -1 -1 46 Controls the version of the FPV orchestration. 59
1642 1
1643 1 94 19 fpv_bh_flow_version 1 0 0 0 0 0 -1 -1 2 v2 2 v2 5 v1 v2 -1 -1 58 Controls the version of the FPV bug-hunting orchestration. 59
1644 1
1645 1 95 12 fml_orc_mode 1 0 0 0 0 0 -1 -1 7 default 7 default 18 aggressive default -1 -1 47 Controls the strategy of the FPV orchestration. 59
1646 1
1647 1 96 16 frv_flow_version 1 0 0 0 0 0 -1 -1 2 v3 2 v3 11 v2 v3 v4 v5 -1 -1 46 Controls the version of the FRV orchestration. 59
1648 1
1649 1 97 15 cc_flow_version 1 0 0 0 0 0 -1 -1 2 v3 2 v3 8 v2 v3 v4 -1 -1 45 Controls the version of the CC orchestration. 59
1650 1
1651 1 98 16 fca_flow_version 1 0 0 0 0 0 -1 -1 2 v3 2 v3 8 v1 v2 v3 -1 -1 46 Controls the version of the FCA orchestration. 59
1652 1
1653 1 99 21 fusa_fca_flow_version 1 0 0 0 0 0 -1 -1 2 v3 2 v3 8 v1 v2 v3 -1 -1 76 Controls the version of FCA orchestration used in FUSA controllability flow. 59
1654 1
1655 1 100 24 formal_core_flow_version 1 0 0 0 0 0 -1 -1 2 v2 2 v2 8 v1 v2 v3 -1 -1 54 Controls the version of the formal core orchestration. 59
1656 1
1657 1 101 23 fml_lpf_power_signalset 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 61 <Power Domain Name>,<Power Down Signal> colon separated list. 59
1658 1
1659 1 102 21 fml_cov_alt_hier_file 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 148 Supplies tool with an alternate path for the hier_file to be procesed when fml_cov_override_db_opt is false and simulation hier file is inaccesible. 59
1660 1
1661 1 103 16 fml_license_mode 0 1 0 0 0 0 -1 -1 9 fml_elite 6 fml_fv 35 fml_fv fml_ultra fml_base fml_elite -1 -1 20 Formal license mode. 59
1662 1
1663 1 104 27 fml_incr_bind_simon_options 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 95 Allow passing a simon option file during incremental bind in add_sva_property and bind_checker. 59
1664 1
1665 1 105 15 seq_latch_scope 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 42 Seq latch scope for latch instrumentation. 59
1666 1
1667 1 106 28 fml_property_extension_clock 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 159 Clock override to be used for property extension (default is property clock). This must be a user specified clock signal created with the create_clock command. 59
1668 1
1669 1 107 23 fml_lp_query_prefix_top 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 80 String to be prefixed before the top in the output of lp related query commands. 59
1670 1
1671 1 108 24 fml_lp_query_replace_top 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 65 String to replace top in the output of lp related query commands. 59
1672 1
1673 1 109 14 fml_enable_abs 0 0 0 0 0 0 -1 -1 7 default 7 default 0  -1 -1 30 Enables automatic abstraction. 59
1674 1
1675 1 110 33 fml_delay_property_checking_clock 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 113 Clock to be used with fml_delay_property_checking. If unspecified, the formal reference clock is used by default. 59
1676 1
1677 1 111 25 fml_cond_proven_status_on 0 0 0 0 0 0 -1 -1 3 off 3 off 19 off vacuity witness -1 -1 240 Enables 'conditionally proven' property status.
'off' - disabled
'vacuity' - 'non_vacuous' vacuity status is required for 'proven' overall property status
'witness' - 'covered' witness status is required for 'proven' overall property status 59
1678 1
1679 1 112 28 fml_cc_proven_vacuity_status 0 0 0 0 0 0 -1 -1 12 inconclusive 12 inconclusive 38 inconclusive nonvacuous condnonvacuous -1 -1 67 Allows user to configure proven vacuity status on abstracted model. 59
1680 1
1681 1 113 27 fml_parent_signoff_fpv_task 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 64 Sets the parent FPV task from where compute_signoff was invoked. 59
1682 1
1683 1 114 22 fusa_no_progress_limit 0 0 0 0 0 0 -1 -1 2 -1 2 -1 0  -1 -1 155 Skip fault if there is no progress for the specified time limit. Negative time means no limit.
Units in seconds(S), minutes(M) or hours(H) (e.g. 37M, 12H). 59
1684 1
1685 1 115 21 seq_no_progress_limit 0 0 0 0 0 0 -1 -1 2 -1 2 -1 0  -1 -1 155 Skip proof if there is no progress for the specified time limit. Negative time means no limit.
Units in seconds(S), minutes(M) or hours(H) (e.g. 37M, 12H). 59
1686 1
1687 1 116 24 fusa_default_post_recipe 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 55 A post sub-recipe to try after original default recipe. 59
1688 1
1689 1 117 20 seq_use_bit_rewrites 1 0 0 0 0 0 -1 -1 4 none 4 none 25 none def med heavy expert -1 -1 34 Type of bit rewrites to use in SEQ 59
1690 1
1691 1 118 20 seq_ubh_bit_rewrites 1 0 0 0 0 0 -1 -1 4 none 4 none 25 none def med heavy expert -1 -1 38 Type of rewrites to use for UBH in SEQ 59
1692 1
1693 1 119 15 seq_base_solver 1 0 0 0 0 0 -1 -1 4 orig 4 orig 45 orig heavy bughunter okm_7 okm_7u expert ext2 -1 -1 25 Base solver to use in SEQ 59
1694 1
1695 1 120 19 seq_ubh_base_solver 1 0 0 0 0 0 -1 -1 5 heavy 5 heavy 45 orig heavy bughunter okm_7 okm_7u expert ext2 -1 -1 33 Base solver to use for UBH in SEQ 59
1696 1
1697 1 121 12 seq_ubh_mode 1 0 0 0 0 0 -1 -1 4 high 4 high 20 none low high oracle -1 -1 38 Upfront bug hunting mode to use in SEQ 59
1698 1
1699 1 122 15 seq_ubh_timeout 1 0 0 0 0 0 -1 -1 2 1H 2 1H 0  -1 -1 100 Time limit for SEQ upfront bug hunting.
Units in seconds(S), minutes(M) or hours(H) (e.g. 37M, 12H). 59
1700 1
1701 1 123 22 seq_ubh_approx_timeout 1 0 0 0 0 0 -1 -1 3 17M 3 17M 0  -1 -1 117 Approx Time limit per cycle for SEQ upfront bug hunting.
Units in seconds(S), minutes(M) or hours(H) (e.g. 37M, 12H). 59
1702 1
1703 1 124 14 seq_bh_options 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 42 Options for bug hunting engines in SEQ App 59
1704 1
1705 1 125 17 seq_cg_ref_prefix 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 41 Set the reference prefix for clock gating 59
1706 1
1707 1 126 15 seq_bh_hit_type 1 0 0 0 0 0 -1 -1 7 longest 7 longest 14 longest random -1 -1 41 Bughunting counter example trace hit type 59
1708 1
1709 1 127 22 fml_fta_alt_config_dir 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 107 Specify alternate directory path from where to pick up certitude_config.cer, certitude_hdl_files.cer files. 59
1710 1
1711 1 128 12 fusa_fcc_opt 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 76 Specify options to be passed with Fault Campaign Compiler for SFF based flow 59
1712 1
1713 1 129 29 fml_cov_signoff_analysis_type 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 115 Sets the current analysis type so that the appropriate anotations can be saved in the respective coverage database. 59
1714 1
1715 1 130 18 fml_lw_coi_oc_time 1 0 0 0 0 0 -1 -1 2 5M 2 5M 0  -1 -1 153 Limit deadcode analysis during COI analysis to specified time. Negative time means no limit.
Units in seconds(S), minutes(M) or hours(H) (e.g. 37M, 12H). 59
1716 1
1717 1 131 26 fml_cov_auto_scaling_level 1 0 0 0 0 0 -1 -1 7 default 7 default 0  -1 -1 80 Enables automatic scaling up of COV app. Supported levels are low, default, high 59
1718 1
1719 1 132 19 fta_max_proven_time 1 0 0 0 0 0 -1 -1 3 12H 3 12H 0  -1 -1 119 Limit time of exploration of proven FPV properties in FTA.
Units in seconds(S), minutes(M) or hours(H) (e.g. 37M, 12H). 59
1720 1
1721 1 133 20 fta_max_inconcl_time 1 0 0 0 0 0 -1 -1 3 24H 3 24H 0  -1 -1 125 Limit time of exploration of inconclusive FPV properties in FTA.
Units in seconds(S), minutes(M) or hours(H) (e.g. 37M, 12H). 59
1722 1
1723 1 134 16 fta_seq_dbg_inst 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 80 Instance(s) to be used for generating checkers for doing observability analysis. 59
1724 1
1725 1 135 24 fusa_engine_timeout_list 1 0 0 0 0 0 -1 -1 12 300 900 1800 12 300 900 1800 0  -1 -1 66 Specify the timeout list for the FuSa engines in the flow mode v3. 59
1726 1
1727 1 136 14 fv_waivers_dir 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 34 Keeping backup of all waiver files 59
1728 1
1729 1 137 22 fvorc_s6_time_per_call 1 0 0 0 0 0 -1 -1 4 120S 4 120S 0  -1 -1 131 Limit userorc s6 call to specified time. Negative time means no limit.
Units in seconds(S), minutes(M) or hours(H) (e.g. 37M, 12H). 59
1730 1
1731 1 138 24 fvorc_s6_length_per_call 1 0 0 0 0 0 -1 -1 2 10 2 10 0  -1 -1 55 Call userorc s6 on traces greater than specified length 59
1732 1
1733 1 139 18 fvorc_effort_order 1 0 0 0 0 0 -1 -1 3 seq 3 seq 0  -1 -1 54 Order of execution of userorc and the specified effort 59
1734 1
1735 1 140 26 fvorc_include_effort_level 1 0 0 0 0 0 -1 -1 5 false 5 false 0  -1 -1 35 Include effort level to the userorc 59
1736 1
1737 1 141 26 fml_enable_auto_concurrent 0 1 0 0 0 0 -1 -1 0  0  0  -1 -1 393 If turned on, automatically convert immediate properties of the usage specified to concurrent properties based on the reference clock.
Options are 'default', 'all' or a space-separated list of 'assert', 'assume', and/or 'cover' such as 'assume cover'. 'default' is 'assert cover'.
Applied globally when the formal model is built.
See 'fvedit -concurrent' and 'fvedit -immediate_to_concurrent'. 59
1738 1
1739 1 142 18 fusa_save_fdb_incr 1 1 0 0 0 0 -1 -1 2 1H 2 1H 0  -1 -1 145 Saves results incrementally in FDB when Formal analysis is ongoing.
Units in minutes(M) or hours(H) (e.g. 10M, 12H). Minimum value should be 10M. 59
1740 1
1741 1 143 18 fca_incr_excl_time 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 81 Controls the timestamp to call save exclusion functionality in incremental mode.  59
1742 1
1743 1 144 15 fml_signoff_dir 1 0 0 0 0 0 -1 -1 14 vcf_signoff_db 14 vcf_signoff_db 0  -1 -1 59 Stores the value of the signoff_db option to signoff_check. 59
1744 1
1745 1 145 20 fta_auto_scale_level 1 0 0 0 0 0 -1 -1 7 default 7 default 12 default high -1 -1 38 Specifies FTA auto_scale effort level. 59
1746 1
1747 1 146 20 fca_on_the_fly_model 1 0 0 0 0 0 -1 -1 2 v1 2 v1 0  -1 -1 37 FCA on the fly model version - v1, v2 59
1748 1
1749 1 147 20 fta_fault_effort_low 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 47 FTA fault set to be instrumented in low effort. 59
1750 1
1751 1 148 20 fta_fault_effort_med 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 50 FTA fault set to be instrumented in medium effort. 59
1752 1
1753 1 149 21 fta_fault_effort_high 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 48 FTA fault set to be instrumented in high effort. 59
1754 1
1755 1 150 17 fv_debug_save_dir 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 38 directory to save orc_perf_debug data. 59
1756 1
1757 1 151 18 seq_e6_base_solver 1 0 0 0 0 0 -1 -1 5 heavy 5 heavy 45 orig heavy bughunter okm_7 okm_7u expert ext2 -1 -1 25 Base solver for e6 engine 187 0 59
1758 2
1759 2 0 24 fml_conflict_check_depth 0 0 0 0 0 0 2 2 0  0  0  -1 -1 53 Check for conflicting constraints upto a given depth. 59
1760 2
1761 2 1 30 fml_cc_separate_inout_handling 1 0 0 0 0 0 2 2 0  0  0  0 2 181 0 - old flow with 1 CC graph for all src/dest signals1 - separate CC graphs for each inout src/dest signal + 1 for others2 - 1 CC graph for all inout src/dest signals + 1 for others 59
1762 2
1763 2 2 29 fml_cc_snip_source_and_enable 1 0 0 0 0 0 1 1 0  0  0  0 2 106 0 - old flow with NO snipping1 - Snip source for each property2 - Snip source and enable for each property 59
1764 2
1765 2 3 27 fml_multi_path_flow_version 1 0 0 0 0 0 0 0 0  0  0  0 1 53 0 - old flow using nldm1 - New flow using boost graph 59
1766 2
1767 2 4 28 fml_skip_lower_depth_msg_ext 1 0 0 0 0 0 3 3 0  0  0  0 3 183 When 1, do not send BMC_DEPTH messages to tw client if any higher depth message already sent. When 2, combine proven, falsified and solvetime messages at the end. When 3, both enabled 59
1768 2
1769 2 5 32 fml_progress_db_reduce_msg_level 1 0 0 0 0 0 0 0 0  0  0  0 15 531 Control which messages to store in progress reporting DB. It is treated as a bit-vector.  Value 0 (all bits 0) - allow all messages Bit 1 set - disallow all messages.  Bit 2 set - disallow job related messages. report_fml_jobs will not work Bit 3 set - disallow engine related messages. report_fml_engines will not work. Successful engine will not be tracked in propDB/GUI. Depth vs time graphs wont be available. Bit 4 set - disallow host related messages. report_fml_hosts will not work. Grid worker graphs will not be available. 59
1770 2
1771 2 6 23 fml_deadend_check_depth 0 0 0 0 0 0 50 50 0  0  0  -1 -1 86 Control the max depth for a deadend, that is, do not report deadends of longer length. 59
1772 2
1773 2 7 24 fml_jobs_alert_threshold 0 0 0 0 0 0 30 30 0  0  0  0 100 52 Threshold to control printing of job alert messages. 59
1774 2
1775 2 8 28 fml_jobs_alert_init_num_jobs 1 0 0 0 0 0 8 8 0  0  0  1 2147483647 73 Number of completed jobs at which we start checking for alert situations. 59
1776 2
1777 2 9 19 fml_cc_autobbox_log 0 0 0 0 0 0 0 0 0  0  0  0 3 388 Auto Black Box logging level0 - No Debug Logs1 - Module level log. cc_modules.txt and cc_bbox_modules.txt are dumped2 - Module and instance level log. cc_modules.txt, cc_bbox_modules.txt,cc_instances.txt and cc_bbox_instancees.txt are dumped3 - Module, instance and signal level log. cc_modules.txt, cc_bbox_modules.txt,cc_instances.txt, cc_bbox_instances.txt and cc_signal.txt are dumped 59
1778 2
1779 2 10 28 fml_cc_extraction_batch_size 1 0 0 0 0 0 0 0 0  0  0  0 2147483647 346 Break sources and destinations in groups to extract connections incrementallyControl the number of source destination pairs to run at once0 - Run all connection extractions at once'n' - Split connection extraction in groups of n source X total destination pairs in case of collections or instances and n 1 X 1 source destination pairs for signals 59
1780 2
1781 2 11 19 fml_bughunting_mode 1 0 0 0 0 0 0 0 0  0  0  0 10 60 The handle to control different modes of bug hunting effort. 59
1782 2
1783 2 12 19 fml_bh_display_path 1 0 0 0 0 0 0 0 0  0  0  0 1 35 Display path in bug hunting reports 59
1784 2
1785 2 13 20 fml_bh_display_phase 1 0 0 0 0 0 20 20 0  0  0  -1 2147483647 74 Display selected hits whose phase is greater than equal to specified phase 59
1786 2
1787 2 14 11 fml_he_mode 1 0 0 0 0 0 0 0 0  0  0  0 100 53 The handle to control different modes of high effort. 59
1788 2
1789 2 15 21 worker_script_version 1 0 0 0 0 0 0 0 0  0  0  0 2 39 Version of script that invokes workers. 59
1790 2
1791 2 16 12 gridmem_mode 1 0 0 0 0 0 1 1 0  0  0  0 100 63 Control orchestration of multiple grids with increasing memory. 59
1792 2
1793 2 17 12 fml_vwr_mode 1 0 0 0 0 0 -1 -1 0  0  0  -1 31 76 The handle to specify which vacuity and witness inference rules are enabled. 59
1794 2
1795 2 18 17 fml_learn_verbose 1 0 0 0 0 0 0 0 0  0  0  0 10 65 Controls the verbocity of messages during check_fv in learn mode. 59
1796 2
1797 2 19 23 fml_caching_inv_handler 1 0 0 0 0 0 1 1 0  0  0  0 1 78 Different modes of invariant handling in RMA. Possible values 0, 1. Default 0. 59
1798 2
1799 2 20 19 fml_upfront_timeout 1 0 0 0 0 0 1 1 0  0  0  -1 10000 57 The timeout to use to wait for workers when a run starts. 59
1800 2
1801 2 21 12 fml_apt_mode 1 0 0 0 0 0 0 0 0  0  0  0 2147483647 61 Set apt mode to select backend heuristic (0-2^31). Default 0. 59
1802 2
1803 2 22 12 fml_oct_mode 1 0 0 0 0 0 1977 1977 0  0  0  0 2047 84 Set oct mode to select backend heuristic with octopus solver (0-2047). Default 1977. 59
1804 2
1805 2 23 13 fml_oct_point 1 0 0 0 0 0 9 9 0  0  0  1 30 64 Set oct point to select the range of oct-mode (1-30). Default 9. 59
1806 2
1807 2 24 20 fml_worker_threshold 1 0 0 0 0 0 1 1 0  0  0  -1 10000 64 Minimum number of workers to activate many-worker orchestration. 59
1808 2
1809 2 25 27 fml_worker_cpuload_warn_pct 0 0 0 0 0 0 120 120 0  0  0  0 1000 103 Generate a warning if load per core percentage on any worker hosts exceed the given value. Default: 120 59
1810 2
1811 2 26 26 fml_worker_memory_warn_pct 0 0 0 0 0 0 98 98 0  0  0  0 1000 100 Generate a warning if used memory percentage on any worker hosts exceed the given value. Default: 98 59
1812 2
1813 2 27 24 fml_num_worker_rand_seed 1 0 0 0 0 0 0 0 0  0  0  -1 -1 68 The number of workers to use random seed in bug hunting effort mode. 59
1814 2
1815 2 28 27 fml_deadend_check_maxcycles 0 0 0 0 0 0 500 500 0  0  0  -1 -1 67 Control the total number of cycles for which deadend engine is run. 59
1816 2
1817 2 29 30 fml_deadend_check_max_deadends 0 0 0 0 0 0 20 20 0  0  0  -1 -1 37 Max number of deadends to search for. 59
1818 2
1819 2 30 29 fml_formal_core_verbose_level 0 0 0 0 0 0 1 1 0  0  0  0 2 45 Print messages as formal core gets generated. 59
1820 2
1821 2 31 21 fml_icm_explore_depth 1 0 0 0 0 0 1 1 0  0  0  1 -1 25 Control the depth for ICM 59
1822 2
1823 2 32 13 fml_max_trace 0 0 0 0 0 0 1 1 0  0  0  -1 -1 98 The number of unique counter-examples will be limited to this number for each falsified assertion. 59
1824 2
1825 2 33 11 fml_min_unk 0 0 0 0 0 0 0 0 0  0  0  -1 -1 77 The call check_fv will terminate after this amount of unknowns being reached. 59
1826 2
1827 2 34 19 fml_max_proof_depth 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 40 Set the specified maximum bounded depth. 59
1828 2
1829 2 35 27 fml_tw_delay_exit_countdown 1 0 0 0 0 0 -1 -1 0  0  0  0 2147483647 113 Maximum delay allowed to merge invariant from last proven job before exiting TW backend. (1 countdown == 0.1 sec) 59
1830 2
1831 2 36 23 fml_learn_nfs_wait_time 1 0 0 0 0 0 10 10 0  0  0  -1 -1 50 Set NFS wait time for files related to learn mode. 59
1832 2
1833 2 37 19 fml_invalidate_mode 1 0 0 0 0 0 0 0 0  0  0  0 1 0  59
1834 2
1835 2 38 13 seq_bmc_depth 0 0 0 0 0 0 100 100 0  0  0  2 100000 47 Provides the upper bound for BMC in SEQ recipe. 59
1836 2
1837 2 39 19 seq_root_cause_size 0 0 0 0 0 0 6 6 0  0  0  0 100 50 Provides the max size of the SEQ root cause groups 59
1838 2
1839 2 40 22 seq_timeout_multiplier 1 0 0 0 0 0 1 1 0  0  0  1 -1 63 This value is used to increase the timeout for each engine call 59
1840 2
1841 2 41 18 seq_conflict_limit 1 0 0 0 0 0 150000 150000 0  0  0  -1 -1 54 Provides a deterministic conflict limit for SEQ recipe 59
1842 2
1843 2 42 19 seq_decompose_depth 1 0 0 0 0 0 6 6 0  0  0  0 100000 60 Provides a upper bound BMC for decompose step in SEQ recipe. 59
1844 2
1845 2 43 20 seq_decompose_effort 1 0 0 0 0 0 2 2 0  0  0  2 10 58 Provides an effort level for decompose step in SEQ recipe. 59
1846 2
1847 2 44 18 seq_resource_limit 1 0 0 0 0 0 3600 3600 0  0  0  -1 -1 55 Provides a deterministic resource limit for SEQ recipe. 59
1848 2
1849 2 45 16 seq_sim_maxcycle 1 0 0 0 0 0 300 300 0  0  0  -1 -1 70 Provides an upper bound to number of simulation cycles for SEQ recipe. 59
1850 2
1851 2 46 15 seq_trim_effort 1 0 0 0 0 0 2 2 0  0  0  2 10 40 Provides an effort level for SEQ recipe. 59
1852 2
1853 2 47 30 seq_decompose_refine_threshold 1 0 0 0 0 0 0 0 0  0  0  0 -1 55 Minimum number of splits to induce an eager refinement. 59
1854 2
1855 2 48 16 seq_dynamic_rate 1 0 0 0 0 0 1 1 0  0  0  1 -1 89 The ratio of inconlusive goals to requested workers to control the dynamic orchestration. 59
1856 2
1857 2 49 14 seq_mem_abs_bw 1 0 0 0 0 0 512 512 0  0  0  0 -1 54 Provides the starting bitwidth for memory abstraction. 59
1858 2
1859 2 50 15 seq_mult_abs_bw 1 0 0 0 0 0 8 8 0  0  0  0 -1 58 Provides the starting bitwidth for multiplier abstraction. 59
1860 2
1861 2 51 14 seq_add_abs_bw 1 0 0 0 0 0 8 8 0  0  0  0 -1 53 Provides the starting bitwidth for adder abstraction. 59
1862 2
1863 2 52 14 seq_sub_abs_bw 1 0 0 0 0 0 8 8 0  0  0  0 -1 58 Provides the starting bitwidth for subtractor abstraction. 59
1864 2
1865 2 53 14 seq_div_abs_bw 1 0 0 0 0 0 8 8 0  0  0  0 -1 55 Provides the starting bitwidth for divider abstraction. 59
1866 2
1867 2 54 14 seq_mod_abs_bw 1 0 0 0 0 0 8 8 0  0  0  0 -1 55 Provides the starting bitwidth for modulus abstraction. 59
1868 2
1869 2 55 18 seq_counter_abs_bw 1 0 0 0 0 0 8 8 0  0  0  0 -1 55 Provides the starting bitwidth for counter abstraction. 59
1870 2
1871 2 56 27 seq_decompose_explore_depth 1 0 0 0 0 0 8 8 0  0  0  0 100000 49 The depth to explore during decompose to find CEX 59
1872 2
1873 2 57 24 seq_grid_idle_time_limit 0 0 0 0 0 0 14400 14400 0  0  0  0 -1 50 Provides the idle time limit for each grid worker. 59
1874 2
1875 2 58 28 seq_map_command_config_flags 1 0 0 0 0 0 0 0 0  0  0  0 2147483647 57 Used to mark the changes of SEQ command and configuration 59
1876 2
1877 2 59 24 seq_save_proofs_interval 1 0 0 0 0 0 300 300 0  0  0  0 -1 43 Interval in seconds between two save proofs 59
1878 2
1879 2 60 25 seq_send_monitor_interval 1 0 0 0 0 0 5 5 0  0  0  0 -1 44 Interval in seconds between two host updates 59
1880 2
1881 2 61 24 seq_send_maxmem_interval 1 0 0 0 0 0 120 120 0  0  0  0 -1 50 Interval in seconds between two max memory updates 59
1882 2
1883 2 62 24 seq_decompose_time_limit 1 0 0 0 0 0 0 0 0  0  0  0 -1 44 Approximate time limit for Decompose for SEQ 59
1884 2
1885 2 63 17 seq_verbose_level 0 0 0 0 0 0 2 2 0  0  0  0 2 43 Verbosity level for check_fv in SEQ/FXP app 59
1886 2
1887 2 64 15 seq_debug_level 1 0 0 0 0 0 0 0 0  0  0  0 2 42 Debug level for check_fv in SEQ based Apps 59
1888 2
1889 2 65 17 fsv_verbose_level 0 0 0 0 0 0 2 2 0  0  0  0 2 39 Verbosity level for check_fv in FSV app 59
1890 2
1891 2 66 21 fsv_max_num_casesplit 0 0 0 0 0 0 10 10 0  0  0  0 100 33 Max number of parallel casesplits 59
1892 2
1893 2 67 21 fsv_bbox_conn_version 0 0 0 0 0 0 1 1 0  0  0  1 2 65 Controls the version of the connectivity analysis of fsv_blackbox 59
1894 2
1895 2 68 21 fsv_bbox_impl_version 0 0 0 0 0 0 1 1 0  0  0  1 2 67 Controls the version of the implementation of the secure blackboxes 59
1896 2
1897 2 69 14 fsv_bb_version 1 0 0 0 0 0 1 1 0  0  0  1 2 68 Controls the version of the formal modeling of the secure blackboxes 59
1898 2
1899 2 70 17 fca_incr_excl_pct 1 1 0 0 0 0 0 0 0  0  0  1 100 118 Controls the percentage value for coverage goals completion to call save exclusion functionality in incremental mode.  59
1900 2
1901 2 71 18 fusa_verbose_level 0 0 0 0 0 0 2 2 0  0  0  0 2 40 Verbosity level for check_fv in FuSa app 59
1902 2
1903 2 72 22 fusa_max_num_casesplit 0 0 0 0 0 0 10 10 0  0  0  0 100 33 Max number of parallel casesplits 59
1904 2
1905 2 73 25 fml_exit_percentage_limit 0 0 0 0 0 0 100 100 0  0  0  0 100 66 Terminate check_fv after hitting specified percentage convergence. 59
1906 2
1907 2 74 23 seq_no_progress_timeout 1 0 0 0 0 0 10800 10800 0  0  0  300 -1 115 Automatically refine when there is no progress for the given timeout and less than the specified inconclusive goals 59
1908 2
1909 2 75 25 seq_no_progress_max_goals 1 0 0 0 0 0 0 0 0  0  0  0 -1 115 Automatically refine when there is no progress for the given timeout and less than the specified inconclusive goals 59
1910 2
1911 2 76 21 seq_bughunt_rand_seed 1 0 0 0 0 0 123456 123456 0  0  0  0 -1 28 Random seed for bughunt flow 59
1912 2
1913 2 77 18 seq_minimize_trace 1 0 0 0 0 0 1 1 0  0  0  0 3 58 Minimize CEX traces (none, plain, ternary, ternaryComplex) 59
1914 2
1915 2 78 19 fml_stop_on_failure 0 0 0 0 0 0 0 0 0  0  0  0 -1 62 The number of failures after which check_fv should be stopped. 59
1916 2
1917 2 79 26 fml_cov_fast_active_effort 0 0 0 0 0 0 1 1 0  0  0  1 3 54 Used to specify the active phase effort for FAST mode. 59
1918 2
1919 2 80 23 fml_cov_fast_eot_effort 0 0 0 0 0 0 1 1 0  0  0  1 3 51 Used to specify the EOT phase effort for FAST mode. 59
1920 2
1921 2 81 16 fml_cov_fast_mst 0 0 0 0 0 0 0 0 0  0  0  0 100000 49 Used to pass minimum span of trace for FAST mode. 59
1922 2
1923 2 82 27 fml_max_worker_per_property 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 70 Specify max worker used per property. Use -1 to set unlimited workers. 59
1924 2
1925 2 83 24 fml_worker_stat_interval 1 1 0 0 0 0 3600 3600 0  0  0  0 2147483647 78 Controls the frequency of worker related alerts being printed during check_fv. 59
1926 2
1927 2 84 21 fml_job_stat_interval 1 0 0 0 0 0 300 300 0  0  0  0 2147483647 76 Controls the frequency of showing the statistics of the job that is running. 59
1928 2
1929 2 85 18 fv_debug_save_incr 1 1 0 0 0 0 3600 3600 0  0  0  0 2147483647 64 Controls the frequency of orc_perf_debug alerts during check_fv. 59
1930 2
1931 2 86 24 fml_num_engine_instances 1 0 0 0 0 0 0 0 0  0  0  0 -1 63 Specify number of single goal engine instances active in a run. 59
1932 2
1933 2 87 28 fml_cc_model_reduction_level 1 0 0 0 0 0 0 1 0  0  0  0 1 0  59
1934 2
1935 2 88 25 fml_cc_overabstract_level 1 0 0 0 0 0 4 4 0  0  0  0 4 67 Controls the level of abstraction when fml_cc_overabstract is true. 59
1936 2
1937 2 89 22 fml_cc_bb_struct_check 1 0 0 0 0 0 2 2 0  0  0  0 2 124  0 - Disable bit level structural check.  1 - Enable bit level structural check.  2 - Optimized bit level structural check.  59
1938 2
1939 2 90 23 fml_cc_structural_limit 1 0 0 0 0 0 0 0 0  0  0  -1 2147483647 87 Limit the number of connections extracted during structural phase of generate_cc/gen_cc 59
1940 2
1941 2 91 22 fml_cc_optimized_graph 1 0 0 0 0 0 2 2 0  0  0  0 3 69 Choose which optimized CC Graph Traversal Algorithm will be activated 59
1942 2
1943 2 92 23 fml_cc_max_invalid_path 1 0 0 0 0 0 1000 1000 0  0  0  1 2147483647 82 How many paths containing inout node are allowed to have invalid enable expression 59
1944 2
1945 2 93 17 fml_x_detect_mode 0 0 0 0 0 0 0 0 0  0  0  0 2 109 Specify x-detection mode: 0 for no detection, 1 for all x's excluding inputs, and 2 for all including inputs. 59
1946 2
1947 2 94 17 fml_caching_delta 1 0 0 0 0 0 1800 1800 0  0  0  0 2147483647 37 Runtime delta to update cache server. 59
1948 2
1949 2 95 19 fv_save_rma_db_incr 1 0 0 0 0 0 3600 3600 0  0  0  0 2147483647 31 Runtime delta to save Proof DB. 59
1950 2
1951 2 96 22 fml_caching_save_limit 1 0 0 0 0 0 0 0 0  0  0  0 2147483647 79 Minimum convergence time(in seconds) below which trace files will not be saved. 59
1952 2
1953 2 97 17 fml_rma_auto_type 1 0 0 0 0 0 3 3 0  0  0  0 3 212 Type of RMA auto promotion. 0 (auto-promotion disabled), 1 (disable single-goal unproductive tasks), 2 (disable multi-goal unproductive tasks), 3 (disable both single and multi-goal unproductive tasks). Default 3 59
1954 2
1955 2 98 33 fml_rma_accumulate_historic_trace 1 0 0 0 0 0 0 0 0  0  0  0 2147483647 125 How many historic traces to be stored per property in RMA accumulation v2. Default 0. Means only latest trace will be stored. 59
1956 2
1957 2 99 35 fml_rma_accumulate_trcrank_strategy 1 0 0 0 0 0 1 1 0  0  0  1 1 88 Different strategies for calculating rank(importance) of a trace in RMA accumulation v2. 59
1958 2
1959 2 100 28 fml_enable_replay_in_caching 1 0 0 0 0 0 17 17 0  0  0  0 2147483647 50 Run replay as part of caching/learn orchestration. 59
1960 2
1961 2 101 25 fml_caching_replay_effort 1 0 0 0 0 0 0 0 0  0  0  -1 100 88 Percentage of workers to replay traces in multi-worker orchestration. -1 means disabled. 59
1962 2
1963 2 102 27 fml_caching_replay_capacity 1 0 0 0 0 0 200 200 0  0  0  1 2147483647 69 Maximum number of cex files that can be processed by a single worker. 59
1964 2
1965 2 103 35 fml_caching_trace_batch_replay_size 1 0 0 0 0 0 10 10 0  0  0  0 2147483647 90 The initial batch size for trace replay. A value of 0 will disable trace replay in batches 59
1966 2
1967 2 104 26 fml_isunknown_support_mode 1 0 0 0 0 0 0 0 0  0  0  0 2 143 Treatment for unsupported properties with $isunknown: 0 for drop, 1 for attempt to prove, 2 for attempt to prove and allow false negatives too. 59
1968 2
1969 2 105 32 fml_cc_model_reduction_coi_level 1 0 0 0 0 0 0 0 0  0  0  0 2 0  59
1970 2
1971 2 106 24 fml_cc_debug_show_timing 1 0 0 0 0 0 0 0 0  0  0  0 3 220 Prints time taken logs in different phases for debugging purposes0 - Default, No time related logs1 - Show structural phase timing logs2 - Show functional phase timing logs3 - Show structural+functional phase timing logs 59
1972 2
1973 2 107 26 fml_cc_autobbox_trav_level 1 0 0 0 0 0 3 3 0  0  0  0 3 491 0 - Group based on src and enable. Stop at src, enable. 1 - Disable grouping. One traversal till PI or sequential element.  Works only when no sequential connections are present.2 - Disable grouping. One traversal till PI or sequential element.  Snip end points to get a reduced formal model. Works only when no sequential connections are present.3 - Default flow - For combinational - disable grouping. One traversal till PI or sequential element. For sequential - group based on max depth. 59
1974 2
1975 2 108 25 fml_cc_autobbox_opt_level 1 0 0 0 0 0 2 2 0  0  0  0 2 203 0 - Model reduction traversal does not stop at constants1 - Stop model reduction traversal at constants only for control logic2 - Default Flow - Stop model reduction travsersal at constants for full flow 59
1976 2
1977 2 109 22 fml_gen_cc_max_warning 1 0 0 0 0 0 10000 10000 0  0  0  0 -1 88 Limit the number of warnings reported by report_fv -report_type warning for gen_cc flow. 59
1978 2
1979 2 110 19 fml_fta_lw_no_trace 1 0 0 0 0 0 0 0 0  0  0  0 1 92 Disable (0) or enable (1) functionality preventing trace generation in FTA lightweight state 59
1980 2
1981 2 111 13 fml_fta_depth 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 47 Set the specified depth for doing FTA analysis. 59
1982 2
1983 2 112 30 fml_fta_lw_max_time_percentage 1 0 0 0 0 0 10 10 0  0  0  1 100 56 How much percentage of max time will be given to LW step 59
1984 2
1985 2 113 29 fml_fta_lw_time_percentage_v3 1 0 0 0 0 0 50 50 0  0  0  1 100 68 How much percentage of max time will be given to LW step for v3 flow 59
1986 2
1987 2 114 37 fml_fta_lw_percentage_inconclusive_v3 1 0 0 0 0 0 10 10 0  0  0  1 100 95 How much percentage of max time will be given to LW step incase inconclusive goals are included 59
1988 2
1989 2 115 27 fml_trace_extend_time_limit 0 0 0 0 0 0 30 30 0  0  0  10 -1 111 Specify time limit (seconds) for extending trace on view_trace command.
Default 30 seconds, minimum 10 seconds. 59
1990 2
1991 2 116 27 fml_trace_reeval_time_limit 0 0 0 0 0 0 30 30 0  0  0  10 -1 114 Specify time limit (seconds) for reevaluating trace on view_trace command.
Default 30 seconds, minimum 10 seconds. 59
1992 2
1993 2 117 17 fml_max_pdc_bytes 1 1 0 0 0 0 7500000 7500000 0  0  0  1000 9900000 199 Specify maximum number of bytes for the property data communication stream. This is for internal use.
Default 7.5 MB (7500000 bytes), minimum is 1000 bytes (for testing) and maximum is 9900000 bytes. 59
1994 2
1995 2 118 23 fml_max_pdc_line_length 1 1 0 0 0 0 95000000 95000000 0  0  0  10 1073741824 187 Specify maximum length of lines in the property data communication stream. This is for internal use.
Default 95 MB (95000000 bytes), minimum is 10 bytes (for testing) and maximum is 1 GB. 59
1996 2
1997 2 119 23 seq_rst_cnt_uninit_spec 1 0 0 0 0 0 2 2 0  0  0  0 3 69 Specify the reset constraint type for uninitialized registers in Spec 59
1998 2
1999 2 120 27 seq_align_mismatch_bitwidth 1 0 0 0 0 0 0 0 0  0  0  0 4 57 Align bits for mismatched bitwidth between Spec and Impl. 59
2000 2
2001 2 121 17 fml_cc_new_recipe 1 0 0 0 0 0 2 2 0  0  0  1 10 35 Control different CC Orchestration. 59
2002 2
2003 2 122 16 seq_rst_cnt_impl 1 0 0 0 0 0 2 2 0  0  0  0 3 69 Specify the reset constraint type for uninitialized registers in Impl 59
2004 2
2005 2 123 27 fml_fcore_on_the_fly_status 1 0 0 0 0 0 0 0 0  0  0  0 3 38 Formal core on-the-fly on goal status. 59
2006 2
2007 2 124 20 seq_x_map_parameter1 1 0 0 0 0 0 1 1 0  0  0  0 1000 44 Algorithm parameter for SEQ X functional map 59
2008 2
2009 2 125 20 seq_x_map_parameter2 1 0 0 0 0 0 2 2 0  0  0  1 100 44 Algorithm parameter for SEQ X functional map 59
2010 2
2011 2 126 23 fml_bounded_resp_absmod 1 1 0 0 0 0 0 0 0  0  0  0 10000 76 Set the threshold for activating the repetition string bounded optimization. 59
2012 2
2013 2 127 18 fml_counter_absmod 1 1 0 0 0 0 40 40 0  0  0  0 10000 76 Set the threshold for activating the repetition string counter optimization. 59
2014 2
2015 2 128 17 fml_svac_encoding 1 1 0 0 0 0 0 0 0  0  0  0 1 120 Experimental: Choose internal automaton encoding, 0 chooses regular, 1 chooses next_owe encoding using invariant method. 59
2016 2
2017 2 129 32 fml_waveform_input_delay_percent 0 0 0 0 0 0 0 0 0  0  0  0 99 86 Delay input transitions in trace waveforms, as a percentage of the system clock period 59
2018 2
2019 2 130 21 fml_clock_reset_debug 1 0 0 0 0 0 0 0 0  0  0  0 3 53 Enable the debug message for clock/reset COI analysis 59
2020 2
2021 2 131 29 fml_property_extension_cycles 0 0 0 0 0 0 0 0 0  0  0  0 99 247 Extend property checking, N cycles for non-converged concurrent safety (non-liveness) properties. (Default 0, no extension). This will apply at the next check_fv for the scheduled properties. Cycles extended are based on the clock of the property. 59
2022 2
2023 2 132 27 fml_delay_property_checking 0 0 0 0 0 0 0 0 0  0  0  0 1000 84 Delay property checking for assertions and covers by the specified number of cycles. 59
2024 2
2025 2 133 25 fml_quiet_trace_max_depth 1 0 0 0 0 0 99 99 0  0  0  0 -1 122 Disable quiet trace for traces with a depth greater than specified. Depth is based on reference clock cycles (default 99). 59
2026 2
2027 2 134 16 fml_perf_monitor 1 1 0 0 0 0 0 0 0  0  0  0 2 92 Monitor specific process (e.g. trace generation) performance. 0 - off, 1 - stream, 2 - bmark 59
2028 2
2029 2 135 14 nldfgsim_debug 1 0 0 0 0 0 0 0 0  0  0  0 5 14 Debug NldfgSim 59
2030 2
2031 2 136 19 fml_cov_max_targets 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 121 The handle to control maximum threshold number of coverage targets. Default value of -1 implies that no threshold is set. 59
2032 2
2033 2 137 30 fml_cond_proven_status_on_enum 1 0 0 0 0 0 0 0 0  0  0  0 2 68 Internal attribute that mirrors fml_cond_proven_status_on as an enum 59
2034 2
2035 2 138 20 seq_sampling_percent 1 0 0 0 0 0 0 0 0  0  0  0 -1 70 Percentage of properties to be used for sampling (0 means no sampling) 59
2036 2
2037 2 139 12 fml_dump_dfg 1 0 0 0 0 0 0 0 0  0  0  0 2 45 Dump the dot files for those intermediate dfg 59
2038 2
2039 2 140 16 fml_bbox_verbose 0 0 0 0 0 0 0 0 0  0  0  0 2 31 Verbosity level for blackboxing 59
2040 2
2041 2 141 15 seq_ubh_percent 1 0 0 0 0 0 30 30 0  0  0  0 -1 63 Percentage of workers to be used for upfront bug hunting in SEQ 59
2042 2
2043 2 142 21 seq_ubh_num_internals 1 0 0 0 0 0 4 4 0  0  0  0 -1 68 Minimum number of inconclusive internal miters to trigger UBH in SEQ 59
2044 2
2045 2 143 14 seq_bh_timeout 1 0 0 0 0 0 7200 7200 0  0  0  0 -1 38 Timeout for bug hunting engines in SEQ 59
2046 2
2047 2 144 21 seq_sm_b_timeout_mult 1 0 0 0 0 0 2 2 0  0  0  0 -1 59 Timeout multiplier for b engines in SEQ Smart orchestration 59
2048 2
2049 2 145 24 seq_sm_sampling_strategy 1 0 0 0 0 0 1 1 0  0  0  1 256 45 Sampling strategy for SEQ Smart orchestration 59
2050 2
2051 2 146 22 fml_lpcc_max_alt_paths 0 0 0 0 0 0 0 0 0  0  0  0 10 89 Maximum number of alternative paths to consider for LPCC in case of malformed properties. 59
2052 2
2053 2 147 19 seq_bh_jobs_percent 1 0 0 0 0 0 2 2 0  0  0  0 -1 55 Percentage of workers to be used for bug hunting in SEQ 59
2054 2
2055 2 148 14 seq_bh_max_cex 1 0 0 0 0 0 20 20 0  0  0  0 -1 54 Maximum number of non-open CEXs for bug hunting in SEQ 59
2056 2
2057 2 149 22 seq_orc_engine_bitmask 1 0 0 0 0 0 0 0 0  0  0  0 -1 57 A bitmask to enable certain features of the orchestration 59
2058 2
2059 2 150 19 fml_lw_coi_oc_depth 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 79 Set the specified maximum bounded depth for deadcode check during COI analysis. 59
2060 2
2061 2 151 21 fml_grid_prefetch_pct 1 0 0 0 0 0 0 0 0  0  0  0 100 50 How much percentage of workers will be prefetched. 59
2062 2
2063 2 152 21 fml_grid_prefetch_pct 1 0 0 0 0 0 0 0 0  0  0  0 100 50 How much percentage of workers will be prefetched. 59
2064 2
2065 2 153 28 fml_grid_backup_prefetch_pct 1 0 0 0 0 0 0 0 0  0  0  0 100 69 How much percentage of workers will be prefetched in the backup grid. 59
2066 2
2067 2 154 15 fml_debug_level 1 0 0 0 0 0 0 0 0  0  0  0 2 45 Dump information into log file for dubugging. 59
2068 2
2069 2 155 13 fta_proven_lw 1 0 0 0 0 0 90 90 0  0  0  1 100 82 How much percentage of max time will be given to LW step for proven FPV properties 59
2070 2
2071 2 156 14 fta_inconcl_lw 1 0 0 0 0 0 10 10 0  0  0  1 100 88 How much percentage of max time will be given to LW step for inconclusive FPV properties 59
2072 2
2073 2 157 28 fml_report_fv_complexity_opt 1 0 0 0 0 0 0 0 0  0  0  0 4 28 Enables optimized traversal. 59
2074 2
2075 2 158 24 fml_auto_scale_task_goal 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 152 The handle to control maximum number of coverage targets per task when auto scale flow is enabled. Default value of -1 implies that no threshold is set. 59
2076 2
2077 2 159 33 fml_sva_assume_to_constants_level 0 0 0 0 0 0 0 0 0  0  0  0 2 376 Consider constant sva assumes as simple constants in the formal model for performance optimization 0 - Old Flow, no optimization - assumptions are handled as normal solver constraints 1 - Perform safety analysis - If all design activity is in the same edge, only then consider this optimization 2 - Bypass safety analysis, assume all constant assumes are intended as constants 59
2078 2
2079 2 160 15 fca_debug_level 1 1 0 0 0 0 0 0 0  0  0  0 5 114 Dump debug related information of Coverage handling on VCS side and the verbosity can be controlled through level. 59
2080 2
2081 2 161 15 fta_debug_level 1 1 0 0 0 0 0 0 0  0  0  0 5 88 Dump debug related information of FTA and the verbosity can be controlled through level. 59
2082 2
2083 2 162 19 signoff_debug_level 1 1 0 0 0 0 0 0 0  0  0  0 5 97 Dump debug related information of Signoff flow and the verbosity can be controlled through level. 59
2084 2
2085 2 163 25 fml_auto_scale_task_count 0 0 0 0 0 0 8 8 0  0  0  8 16 79 The handle to control number of parallel tasks when auto scale flow is enabled. 59
2086 2
2087 2 164 24 fml_auto_scale_line_task 1 0 0 0 0 0 1 1 0  0  0  1 16 112 The handle to control number of parallel tasks for running line coverage metric when auto scale flow is enabled. 59
2088 2
2089 2 165 24 fml_auto_scale_cond_task 1 0 0 0 0 0 1 1 0  0  0  1 16 112 The handle to control number of parallel tasks for running cond coverage metric when auto scale flow is enabled. 59
2090 2
2091 2 166 26 fml_auto_scale_branch_task 1 0 0 0 0 0 1 1 0  0  0  1 16 114 The handle to control number of parallel tasks for running branch coverage metric when auto scale flow is enabled. 59
2092 2
2093 2 167 23 fml_auto_scale_fsm_task 1 0 0 0 0 0 1 1 0  0  0  1 16 111 The handle to control number of parallel tasks for running fsm coverage metric when auto scale flow is enabled. 59
2094 2
2095 2 168 23 fml_auto_scale_tgl_task 1 0 0 0 0 0 1 1 0  0  0  1 16 111 The handle to control number of parallel tasks for running tgl coverage metric when auto scale flow is enabled. 59
2096 2
2097 2 169 22 fml_auto_scale_cg_task 1 0 0 0 0 0 1 1 0  0  0  1 16 110 The handle to control number of parallel tasks for running cg coverage metric when auto scale flow is enabled. 59
2098 2
2099 2 170 27 fml_session_memory_warn_pct 0 1 0 0 0 0 0 0 0  0  0  0 100 86 Warning threshold of memory usage percentage on local machine
Default is 0% (Inactive) 59
2100 2
2101 2 171 32 fusa_generate_progress_step_size 1 0 0 0 0 0 5 5 0  0  0  0 100 90 Print progress status of fusa_generate after hitting each specified percentage completion. 59
2102 2
2103 2 172 20 seq_grid_debug_level 1 0 0 0 0 0 0 0 0  0  0  0 2 39 Enabling grid debug information for SEQ 59
2104 2
2105 2 173 20 seq_sm_apxtbdgt_mult 1 0 0 0 0 0 1 1 0  0  0  1 128 64 The multiplier for approximate budget in SEQ Smart orchestration 59
2106 2
2107 2 174 16 seq_bh_use_ones8 1 0 0 0 0 0 0 0 0  0  0  0 3 32 Use ones8 in bug-hunting for SEQ 59
2108 2
2109 2 175 25 seq_bh_ones8_jobs_percent 1 0 0 0 0 0 5 5 0  0  0  0 -1 34 ones8 worker allocation percentage 59
2110 2
2111 2 176 16 fsv_bh_use_ones8 1 0 0 0 0 0 1 1 0  0  0  0 3 32 Use ones8 in bug-hunting for FSV 59
2112 2
2113 2 177 16 fxp_bh_use_ones8 1 0 0 0 0 0 1 1 0  0  0  0 3 32 Use ones8 in bug-hunting for FXP 59
2114 2
2115 2 178 24 seq_optimize_constraints 1 0 0 0 0 0 0 0 0  0  0  0 2 195 Optimize the constraints by propagation- 
0 - no optimization 
1 - only optimize immediate constraints
2 - immidification of clocked-constraints followed by optimization of immediate constraints. 59
2116 2
2117 2 179 19 seq_mg_dyn_interval 1 0 0 0 0 0 3600 3600 0  0  0  60 -1 121 Timestamp upper bound from launch of a multi-goal engine to monitor progress;
works in tandem with seq_mg_no_progress_to. 59
2118 2
2119 2 180 21 seq_mg_no_progress_to 1 0 0 0 0 0 -1 -1 0  0  0  10 -1 114 Timestamp window to start monitoring progress until seq_mg_dyn_interval;
works in tandem with seq_mg_dyn_interval. 59
2120 2
2121 2 181 18 seq_e1_helper_mode 1 0 0 0 0 0 1 1 0  0  0  0 3 29 E1 engine helper harvest mode 59
2122 2
2123 2 182 29 fusa_save_fdb_incr_percentage 1 1 0 0 0 0 0 0 0  0  0  0 100 90 Saves results incrementally in FDB when specified percentage of formal analysis completed. 59
2124 2
2125 2 183 25 fta_auto_scale_task_count 1 0 0 0 0 0 8 8 0  0  0  1 16 83 The handle to control number of parallel FTA tasks when auto scale flow is enabled. 59
2126 2
2127 2 184 24 fml_auto_scale_threshold 1 0 0 0 0 0 100 100 0  0  0  -1 -1 54 Set the threshold limit for lines dumped in hier file. 59
2128 2
2129 2 185 35 seq_guidance_max_abstract_registers 1 0 0 0 0 0 30 30 0  0  0  0 2147483647 81 Maximum number of registers that can be abstracted with the seq_guidance command. 59
2130 2
2131 2 186 26 seq_bot_multi_jobs_percent 1 0 0 0 0 0 20 20 0  0  0  0 100 61 Percentage of workers used for multigoal jobs in bottom proof 1760957895 5.63020205497741699e+00 4 0 1 1 0 1 34
2132 1 1 -1 -1 3 AEP 0  1 0 0 -1 0 0 0 0 0 42
2133 1 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 44
2134
2135 0 0 0 0 0 0  1 0 0 0 0 0 0 0 0 0 0 0 0
2136 0 0 1 0 3 rst 49
2137 1 0 0 0 0 3 rst -1 0 1 0 1 0 1 1 1 0 3 rst 49 2137 0 0 1 0 3 rst 11 constant_26 0 0 0 0 0 1 0 0
2138 3 0 11 constant_26 43 traffic.chk.assume_continuous_waiting_first 42 traffic.chk.assume_continuous_waiting_main 0 0 0 0 0 0 0 0 0 0 0 34 .internal/formal/reset/reset.xml.0 44 .internal/formal/reset/reset_wave.xml.fsdb.0 4  rst 0  0  0  0 1 0 0 1 0 0 1 0 574 0 59
2139 0
2140 0 0 23 fml_allow_random_clocks 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 65 Controls whether or not random clocks are allowed (default true). 59
2141 0
2142 0 1 25 fv_allow_generated_clocks 0 1 0 0 0 0 -1 -1 0  0  0  -1 -1 119 Allow generated clocks to be treated as a primary clock in formal, otherwise the generated clock is ignored for formal. 59
2143 0
2144 0 2 27 fml_start_clocks_on_posedge 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 82 Controls the initial edge of clocks created without '-initial' or '-waveform' args 59
2145 0
2146 0 3 16 fml_cc_refclk_on 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 291 Enables reference clock in connectivity checks (default true). Different clock frequencies and polarities are not considered during structural checking and auto-bbox flow by default. User needs to turn off this optimization to consider different clock frequencies and polarities in the path. 59
2147 0
2148 0 4 16 fml_cc_seq_latch 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
2149 0
2150 0 5 16 fml_cc_bidir_opt 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
2151 0
2152 0 6 14 fml_cdc_formal 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
2153 0
2154 0 7 29 fml_enable_learn_for_all_apps 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
2155 0
2156 0 8 22 fml_cleanup_learn_data 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
2157 0
2158 0 9 22 fml_disable_lazy_trace 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
2159 0
2160 0 10 20 fml_cache_word_trace 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
2161 0
2162 0 11 26 fml_lpcc_latch_ignore_race 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 100 By default, handle race condition, when isolation is turning ON and source is toggling at same time. 59
2163 0
2164 0 12 40 fml_lpcc_latch_ignore_iso_without_enable 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 105 To handle cases where the clamp is already live when the enable conditions of the connection become true. 59
2165 0
2166 0 13 25 fml_allow_reverse_cc_path 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 103 When true, allows reverse structural check, i.e., checks whether path exists from destination to source 59
2167 0
2168 0 14 22 fml_cc_verify_rst_path 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 31 Enable reset path verification. 59
2169 0
2170 0 15 30 fml_convert_functional_cc_path 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
2171 0
2172 0 16 19 verify_generated_cc 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
2173 0
2174 0 17 26 fml_use_multiple_path_flow 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 88 Use the list_path multi path flow even when the maximum number of paths is provided as 1 59
2175 0
2176 0 18 15 use_generate_cc 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
2177 0
2178 0 19 24 generate_cc_enable_debug 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 38 Enable debug for generate_cc commands. 59
2179 0
2180 0 20 25 fml_cc_process_single_cmd 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 107 Process single generate_cc command at a time even if multiple commands are present before generate_cc -run. 59
2181 0
2182 0 21 34 fml_cc_instance_src_out_to_dest_in 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 102 Extract connections only between output pins of source instance to input pins of destination instance. 59
2183 0
2184 0 22 21 enable_gen_cc_latency 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
2185 0
2186 0 23 32 fml_enable_cc_extraction_latency 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 56 Enables generate_cc connectivity extraction with latency 59
2187 0
2188 0 24 26 fml_cc_enable_common_nldfg 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 90 Temporary fml var - Enables flow with common nldfg layer, not connectivity specific nldfg. 59
2189 0
2190 0 25 30 fml_cc_enable_csv_based_naming 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 156 Supports addition of connections having duplicate names across csv files. Updates connection name to '<csv_filename>__<connection_name>' for identification. 59
2191 0
2192 0 26 18 fml_clk_opt_search 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 73 Temporary fml var - Optimise clk search. Use clk nets instead of names.   59
2193 0
2194 0 27 25 fml_cc_include_sva_script 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
2195 0
2196 0 28 19 fml_cc_overabstract 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 165 Causes CC checkes to perform to use an over-abstracted model. Default is off
Overabstraction only preserves a connected result. An unconnected result may be spurious 59
2197 0
2198 0 29 22 fml_cc_composite_trace 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 242 By default composite trace for connectivity results is off in the CC app tasks.
Setting this variable to true will allow composite trace to be enabled,
but may impact build and trace generation performance for large designs. Default is false. 59
2199 0
2200 0 30 21 fml_cc_witness_gen_on 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 50 Enable witness trace generation for CC properties. 59
2201 0
2202 0 31 21 fml_cc_vacuity_gen_on 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 58 Enable instrumentation of vacuity goals for CC properties. 59
2203 0
2204 0 32 29 fml_cc_structural_prop_verify 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 127 Enable structural verification - For properties that can be verified by structural engine, they need not go in functional phase 59
2205 0
2206 0 33 27 fml_cc_extraction_del_fpdir 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 65 Delete current fpID directory when generate_cc -run is performed. 59
2207 0
2208 0 34 18 cc_ignore_lpa_type 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 67 Ignore lpa_type for all the functional add_cc and load_cc commands. 59
2209 0
2210 0 35 19 cc_extraction_rerun 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 48 Rerun cc extraction with higher structural limit 59
2211 0
2212 0 36 28 cc_extraction_mux_sel_to_out 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 49 Extract connections from mux select to mux output 59
2213 0
2214 0 37 15 cc_reduce_reset 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 109 When enabled, if only combinational connections are present in the setup, create reduced reset.xml for CC App 59
2215 0
2216 0 38 26 fml_conflict_debug_minimal 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 63 Report small (close to minimal) set of conflicting constraints. 59
2217 0
2218 0 39 24 fml_conflict_debug_reset 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 93 Report list of register names  whose reset state which contribute to conflicting constraints. 59
2219 0
2220 0 40 25 fml_deadend_debug_minimal 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 63 Report small (close to minimal) of constraints causing deadend. 59
2221 0
2222 0 41 23 fml_deadend_debug_reset 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 64 Report list of register names  which participate in the deadend. 59
2223 0
2224 0 42 15 fml_icm_explore 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 16 Enable ICM flow. 59
2225 0
2226 0 43 19 fml_bounds_guidance 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 28 Enable bounds guidance flow. 59
2227 0
2228 0 44 28 fml_dfgbuild_cleanup_onerror 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 51 Remove dfg files if dfg build fails (default true). 59
2229 0
2230 0 45 26 fml_dfgbuild_disable_reuse 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 60 Disable reusing the dfg from the previous vp (old behavior). 59
2231 0
2232 0 46 29 fml_dfgbuild_phaseabstraction 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 37 Enable phase abstraction in dfgbuild. 59
2233 0
2234 0 47 25 fml_dfgbuild_use_symlinks 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 75 Use symbolic links rather than copying dfg files for reuse (default false). 59
2235 0
2236 0 48 26 fml_enable_vhdl_bus_checks 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 30 Enables bus check AEP for VHDL 59
2237 0
2238 0 49 17 fml_cov_fast_mode 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 28 Enables FAST mode in VC-FCA. 59
2239 0
2240 0 50 23 fml_enable_assume_proof 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 49 Enables proofs as assumption for subsequent flow. 59
2241 0
2242 0 51 29 fml_cov_ignore_undriven_goals 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 32 Ignores undriven coverage goals. 59
2243 0
2244 0 52 28 fml_cov_underline_cond_exprs 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 74 Underlines the actual condition in the condition coverage goal expression. 59
2245 0
2246 0 53 27 fml_cov_llk_coverage_enable 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 39 When false runs livelock/deadlock only. 59
2247 0
2248 0 54 23 fml_cov_llk_on_register 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 51 When true, it runs only on registers, not on wires. 59
2249 0
2250 0 55 24 fml_enable_verbose_depth 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 51 Enables verbose bounded proof reporting at runtime. 59
2251 0
2252 0 56 15 fml_defer_trace 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 47 Defers trace conversion until CEX is requested. 59
2253 0
2254 0 57 14 fml_falsify_on 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 77 The next call to check_fv will generate (or not) falsifications of assertions 59
2255 0
2256 0 58 14 fml_formal_log 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
2257 0
2258 0 59 23 fml_incremental_summary 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 68 Internal variable to switch between regular and incremental summary. 59
2259 0
2260 0 60 25 fml_incr_expanded_summary 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 72 Internal variable to allow for an expanded incremental summary (global). 59
2261 0
2262 0 61 12 fml_no_trace 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 27 Turns off trace generation. 59
2263 0
2264 0 62 21 fml_trace_compression 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 15 Compress trace. 59
2265 0
2266 0 63 22 fml_seqaig_compression 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 16 Compress seqAig. 59
2267 0
2268 0 64 20 fml_show_worker_stat 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 55 When true, show worker statistics as and when required. 59
2269 0
2270 0 65 17 fml_show_job_stat 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 39 When true, show running job statistics. 59
2271 0
2272 0 66 18 fml_save_load_stat 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 70 When true, save load stats for host whenever there is a worker update. 59
2273 0
2274 0 67 18 fml_show_orch_stat 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 39 When true, show orchestration messages. 59
2275 0
2276 0 68 19 fml_show_orch_level 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 34 Show orchestration level messages. 59
2277 0
2278 0 69 27 fml_enable_perf_diag_alerts 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 46 When true, show performance diagnostic alerts. 59
2279 0
2280 0 70 16 fml_run_rma_only 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 103 Execute rma (rf1,rp1,replay orchestration) only 2nd run on-wards. Normal orchestration will not be run. 59
2281 0
2282 0 71 12 fml_rma_auto 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 81 Some settings will be automatically configured from Tanglewood e.g. extended mode 59
2283 0
2284 0 72 12 fml_rma_done 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 42 When true, print message when RMA is done. 59
2285 0
2286 0 73 15 fml_is_rma_done 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 79 Check whether RMA run is completed or not. When true, completed; otherwise not. 59
2287 0
2288 0 74 18 fml_dac_structural 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 42  Only perform structural isomorphism check 59
2289 0
2290 0 75 26 fml_dac_lockstep_traversal 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 59  Use lock step traversal for isomorphism or multi-traversal 59
2291 0
2292 0 76 22 fml_rma_denali_phase_2 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 31  Enable Denali Phase 2 analysis 59
2293 0
2294 0 77 15 fml_debug_twmgr 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 31 Print TanglewoodMgr debug logs. 59
2295 0
2296 0 78 22 fml_protect_trace_data 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 69 Do not over-write Verification Problem directory if trace data valid. 59
2297 0
2298 0 79 15 fml_quiet_trace 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 93 Generated counter-examples will do extra analysis to minimize unneeded transitions on inputs. 59
2299 0
2300 0 80 28 fml_reset_post_save_checking 0 1 0 0 0 0 -1 -1 0  0  0  -1 -1 92 Enable checking of commands that may impact the initial state if issued post sim_save_reset. 59
2301 0
2302 0 81 24 fml_reset_property_check 0 1 0 0 0 0 -1 -1 0  0  0  -1 -1 171 Enables property checking during reset state generation (sim_run).
Checks properties in the default COV, FPV, and AEP apps.
The value is applied globally across all tasks. 59
2303 0
2304 0 82 22 fml_reset_check_toggle 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 73 Enables property checking during reset on toggle goals. Default is false. 59
2305 0
2306 0 83 27 fml_reset_check_active_task 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 61 Only check goals in the active task for reset property check. 59
2307 0
2308 0 84 25 fml_reset_auto_generation 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 55 Allow auto generation of the initial state at check_fv. 59
2309 0
2310 0 85 31 fml_reset_check_funky_operators 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 66 Allow checking of funky operators at the initial state at sim_run. 59
2311 0
2312 0 86 25 fml_reset_check_huge_nets 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 60 Allow checking of huge nets at the initial state at sim_run. 59
2313 0
2314 0 87 33 fml_reset_read_fsdb_use_slow_find 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 60 Enables findAllNets flow in the sim_set_state -fsdb command. 59
2315 0
2316 0 88 40 fml_reset_read_fsdb_skip_mda_value_check 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 151 Enables skipping of finding the value for rest of mda indexes if value is not found for the first index in the fsdb in the sim_set_state -fsdb command. 59
2317 0
2318 0 89 21 fml_reset_find_driver 0 1 0 0 0 0 -1 -1 0  0  0  -1 -1 74 On create_reset replace the specified net with its (undriven) driving net. 59
2319 0
2320 0 90 43 fml_reset_treat_genblock_separate_hierarchy 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 48 Treats the generate block as separate hierarchy. 59
2321 0
2322 0 91 14 fml_vacuity_on 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 44 Enables vacuity checking for SVA assertions. -1 59
2323 0
2324 0 93 23 fml_unique_enable_check 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 69 Optimisation to create goals for only unique enable expressions in CC 59
2325 0
2326 0 94 20 fml_weak_inout_drive 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 65 Controls whether or not inouts are driven weakly in formal model. 59
2327 0
2328 0 95 14 fml_witness_on 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 52 Enables witness trace generation for SVA assertions. 59
2329 0
2330 0 96 18 fml_rma_ext16_bist 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 61 Compare the status of the properties in the base and RMA run. 59
2331 0
2332 0 97 15 fml_rma_default 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 88 Enable rma by default for FPV and FRV app if ultra license or elite license is provided. 59
2333 0
2334 0 98 30 fml_caching_start_from_scratch 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 65 Wipe out what has been recorded then start learning from scratch. 59
2335 0
2336 0 99 22 fml_caching_reuse_only 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 73 Enable check_fv to re-use the cached results retrieved from cache server. 59
2337 0
2338 0 100 21 fml_caching_save_only 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 50 Enable check_fv to accumulate old and new helpers. 59
2339 0
2340 0 101 21 fml_caching_save_only 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 53 Enable check_fv to store the results to cache server. 59
2341 0
2342 0 102 21 fml_caching_save_prov 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 60 Enable check_fv to store the proven results to cache server. 59
2343 0
2344 0 103 21 fml_caching_save_fals 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 63 Enable check_fv to store the falsified results to cache server. 59
2345 0
2346 0 104 23 fml_caching_ml_platform 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 41 Enable caching to use ML platform servers 59
2347 0
2348 0 105 14 fml_caching_s3 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 45 Enable caching to use any external S3 service 59
2349 0
2350 0 106 25 fml_caching_dir_overwrite 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 53 Enable overwriting of specified dir during learn mode 59
2351 0
2352 0 107 22 fml_caching_task_aware 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 41 Enable caching to use ML platform servers 59
2353 0
2354 0 108 24 fml_effort_switch_enable 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 40 Enable effort switching in orchestration 59
2355 0
2356 0 109 16 seq_map_counters 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 93 Map abstract counters across spec and impl to behave consistently with respect to each other. 59
2357 0
2358 0 110 16 seq_use_regequal 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 33 Use register mappings in backend. 59
2359 0
2360 0 111 18 seq_use_regclasses 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 57 Use advanced mappings instead of only registers mappings. 59
2361 0
2362 0 112 23 seq_use_new_prefix_flow 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 49 Use new prefix searching flow in seqmap/sequnmap. 59
2363 0
2364 0 113 27 seq_split_struct_array_port 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 62 Split struct or array of struct port into individual elements. 59
2365 0
2366 0 114 30 seq_split_multi_dim_array_port 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 108 Split higher dimensions of multi-dimensional primary output or blackbox input port into individual elements. 59
2367 0
2368 0 115 26 seq_split_struct_array_reg 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 66 Split struct or array of struct register into individual elements. 59
2369 0
2370 0 116 29 seq_split_multi_dim_array_reg 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 90 Split higher dimensions of multi-dimensional non struct register into individual elements. 59
2371 0
2372 0 117 23 seq_add_unloaded_assert 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 69 Create assertions on unloaded nets in the default 'map_by_name' flow. 59
2373 0
2374 0 118 22 seq_use_prop_sig_cache 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 127 Enable caching of both valid and invalid signals during property creation in the map_by_name/seq_assert/seq_assume flow in SEQ. 59
2375 0
2376 0 119 27 fv_use_valid_prop_sig_cache 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 72 Enable caching of valid signals looked up during property creation flow. 59
2377 0
2378 0 120 29 fv_use_invalid_prop_sig_cache 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 74 Enable caching of invalid signals looked up during property creation flow. 59
2379 0
2380 0 121 22 fv_infer_syn_read_port 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 91 Enable inferring of synchronous read port on memory inferred by compile memory abstraction. 59
2381 0
2382 0 122 17 seq_compress_logs 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 25 Compress all backend logs 59
2383 0
2384 0 123 24 seq_disable_grid_monitor 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 36 Disable the grid monitoring feature. 59
2385 0
2386 0 124 20 fml_disable_cc_check 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 41 Disable the conflicting constraint check. 59
2387 0
2388 0 125 23 fv_enable_reduced_reset 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 30 Enable creating reduced reset. 59
2389 0
2390 0 126 19 seq_use_interactive 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 59 Use specialized interactive engines for better performance. 59
2391 0
2392 0 127 17 seq_bh_all_proofs 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 31 Use bug hunting for all proofs. 59
2393 0
2394 0 128 23 seq_exclude_patch_trace 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 41 Do not use patched trace for bug hunting. 59
2395 0
2396 0 129 15 seq_use_dynamic 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 51 Use specialized dynamic orc for better performance. 59
2397 0
2398 0 130 20 fml_verbose_grid_log 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 72 Reduces verbosity of grid logs to save disk utilization during check_fv. 59
2399 0
2400 0 131 21 fml_compress_grid_log 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 72 Reduces verbosity of grid logs to save disk utilization during check_fv. 59
2401 0
2402 0 132 23 seq_orch_prune_failures 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 15 Prune failures. 59
2403 0
2404 0 133 14 seq_map_uninit 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
2405 0
2406 0 134 30 seq_run_engines_with_decompose 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
2407 0
2408 0 135 19 seq_map_uninit_curr 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
2409 0
2410 0 136 15 seq_prop_resets 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
2411 0
2412 0 137 16 seq_prop_latches 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
2413 0
2414 0 138 17 seq_use_fullnames 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 52 Use full names instead of internal names for signals 59
2415 0
2416 0 139 18 seq_hide_encrypted 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 43 hide constraints on encypted design objects 59
2417 0
2418 0 140 27 seq_aware_complexity_report 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 44 To enable the cache for SEQ aware complexity 59
2419 0
2420 0 141 20 seq_map_by_name_done 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 58 The flag will be set to true once map_by_name retruns true 59
2421 0
2422 0 142 21 seq_dump_internal_cex 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 47 Dump counter examples for internal equivalences 59
2423 0
2424 0 143 20 seq_no_debug_logfile 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 38 Do not dump debug log file for backend 59
2425 0
2426 0 144 17 seq_send_job_msgs 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 25 Send jobs update messages 59
2427 0
2428 0 145 17 seq_reuse_helpers 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 55 Reuse helpers between different iterations of decompose 59
2429 0
2430 0 146 31 seq_decompose_rewrite_waterfall 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 40 Use waterfall flow for decompose rewrite 59
2431 0
2432 0 147 20 seq_use_fast_rewrite 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 25 Use fast rewrites for SEQ 59
2433 0
2434 0 148 21 seq_use_decompose_sim 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 45 Use simulation while creating decompose model 59
2435 0
2436 0 149 31 seq_use_decompose_partial_words 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 42 Use partial word rewrites during decompose 59
2437 0
2438 0 150 25 seq_use_decompose_explore 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 41 Explore more during decompose to find CEX 59
2439 0
2440 0 151 15 seq_use_new_orc 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 37 Use next generation SEQ orchestration 59
2441 0
2442 0 152 19 seq_use_abstraction 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 36 Use abstraction in SEQ orchestration 59
2443 0
2444 0 153 23 seq_use_mem_abstraction 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 43 Use memory abstraction in SEQ orchestration 59
2445 0
2446 0 154 24 seq_use_mult_abstraction 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 47 Use multiplier abstraction in SEQ orchestration 59
2447 0
2448 0 155 23 seq_use_add_abstraction 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 42 Use adder abstraction in SEQ orchestration 59
2449 0
2450 0 156 23 seq_use_sub_abstraction 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 47 Use subtractor abstraction in SEQ orchestration 59
2451 0
2452 0 157 23 seq_use_div_abstraction 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 44 Use divider abstraction in SEQ orchestration 59
2453 0
2454 0 158 23 seq_use_mod_abstraction 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 44 Use modulus abstraction in SEQ orchestration 59
2455 0
2456 0 159 27 seq_use_counter_abstraction 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 44 Use counter abstraction in SEQ orchestration 59
2457 0
2458 0 160 20 seq_use_dfg_rewrites 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 37 Use DFG rewrites in SEQ orchestration 59
2459 0
2460 0 161 21 seq_use_semantic_absr 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 59 Use semantic refinement of abstraction in SEQ orchestration 59
2461 0
2462 0 162 19 seq_use_abs_filters 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 60 Use pre-defined filters for abstraction in SEQ orchestration 59
2463 0
2464 0 163 22 seq_use_dp_abs_filters 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 69 Use pre-defined filters for datapath abstraction in SEQ orchestration 59
2465 0
2466 0 164 13 seq_use_order 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 45 Use specialized ordering in SEQ orchestration 59
2467 0
2468 0 165 20 seq_use_sanity_check 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 37 Use sanity check in SEQ orchestration 59
2469 0
2470 0 166 28 seq_use_bg_for_critical_jobs 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 33 Use backup grid for critical jobs 59
2471 0
2472 0 167 21 seq_sanitize_grid_opt 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 31 Sanitize the grid option string 59
2473 0
2474 0 168 17 seq_assume_proven 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 28 Use proven goals for helpers 59
2475 0
2476 0 169 16 seq_reduce_goals 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 29 Reduce goals for optimization 59
2477 0
2478 0 170 16 seq_bh_gen_trace 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 43 Generate CEX traces for bughunting actively 59
2479 0
2480 0 171 23 seq_reduce_equivalences 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 30 Remove constraint equivalences 59
2481 0
2482 0 172 19 seq_global_chain_db 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 35 Dump global database for bughunting 59
2483 0
2484 0 173 21 seq_enable_coi_status 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 65 Enable the coi_status and coi_depth attributes for SEQ assertions 59
2485 0
2486 0 174 18 fsv_use_structural 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 29 Use structural checks for fsv 59
2487 0
2488 0 175 17 fsv_use_casesplit 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 32 Use case split technique for fsv 59
2489 0
2490 0 176 27 fsv_use_nox_reset_reduction 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 31 Use nox reset reduction for fsv 59
2491 0
2492 0 177 20 fsv_use_fast_rewrite 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 25 Use fast rewrites for FSV 59
2493 0
2494 0 178 19 fsv_composite_trace 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 35 Dispaly composite cex trace for FSV 59
2495 0
2496 0 179 27 fsv_stopat_const_clkrst_coi 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 110 Stop at the signals in the clock and reset COI analysis provided the signals are constants in the formal model 59
2497 0
2498 0 180 30 fsv_disable_mark_in_clkrst_coi 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 65 Disable the MARK properties if the signals are in clock/reset COI 59
2499 0
2500 0 181 25 fsv_disable_mark_if_const 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 55 Disable the MARK properties if the signals are constant 59
2501 0
2502 0 182 17 fsv_use_dual_mode 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 36 Use the dual mode for security check 59
2503 0
2504 0 183 26 fsv_compute_rootcause_auto 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 59 Compute the rootcause of falsified properties automatically 59
2505 0
2506 0 184 28 fusa_use_nox_reset_reduction 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 32 Use nox reset reduction for fuSa 59
2507 0
2508 0 185 21 fusa_use_one_nox_prop 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 67 Use only one NOX_RESET property for all registers. (Internal Only). 59
2509 0
2510 0 186 23 fusa_structural_obs_det 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 61 Do COI analysis w.r.t. both observation and detection points. 59
2511 0
2512 0 187 34 fusa_disable_new_external_statuses 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 67 Do not use the newly introduced external statuses and status names. 59
2513 0
2514 0 188 33 fusa_disable_new_inconcl_statuses 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 71 Do not use the newly introduced inconclusive statuses and status names. 59
2515 0
2516 0 189 22 fusa_enable_collapsing 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 26 Enables collapsing in FuSa 59
2517 0
2518 0 190 19 fusa_use_structural 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 30 Use structural checks for FuSa 59
2519 0
2520 0 191 22 fusa_control_gen_trace 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 45 Generate trace for FuSa controllability check 59
2521 0
2522 0 192 18 fusa_use_casesplit 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 33 Use case split technique for FuSa 59
2523 0
2524 0 193 21 fusa_skip_fault_prune 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 51 Enables skipping of fault pruning in fault compiler 59
2525 0
2526 0 194 25 fusa_ignore_clk_rst_fault 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 47 Ignores fault on clock and reset signal in FuSa 59
2527 0
2528 0 195 16 fusa_use_new_orc 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 38 Use next generation FuSa orchestration 59
2529 0
2530 0 196 21 fusa_use_fast_rewrite 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 26 Use fast rewrites for FuSa 59
2531 0
2532 0 197 27 fusa_enable_composite_trace 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 59 Enables composite trace (prefixed with reset trace) in FuSa 59
2533 0
2534 0 198 25 fusa_prepend_worklib_name 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 98 Prepend work library to faults and observation/detection points when top design is from a library. 59
2535 0
2536 0 199 32 fusa_constraints_using_fv_assume 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 75 Add constraints in FDB using fvassume instead of set_constant in VC-Formal. 59
2537 0
2538 0 200 27 fusa_enable_fdb_constraints 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 36 Enable ZOIX constraints in VCF-FuSa. 59
2539 0
2540 0 201 22 seq_check_simple_proof 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 54 Use specialized engine to check if the proof is simple 59
2541 0
2542 0 202 25 fml_use_phoenix_e_engines 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 36 Use Phoenix technology for e engines 59
2543 0
2544 0 203 25 fml_use_phoenix_b_engines 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 36 Use Phoenix technology for b engines 59
2545 0
2546 0 204 20 seq_update_save_info 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
2547 0
2548 0 205 25 seq_memory_efficient_flow 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
2549 0
2550 0 206 31 seq_map_ignore_undriven_nonload 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
2551 0
2552 0 207 33 seq_ignore_undriven_internal_port 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
2553 0
2554 0 208 24 seq_map_extended_mapping 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
2555 0
2556 0 209 20 seq_map_instrumented 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 31 Maps instrumented SVA registers 59
2557 0
2558 0 210 30 seq_enable_regequal_refinement 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
2559 0
2560 0 211 20 fml_auto_cleanup_run 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 51 Clean up run after it finishes. Improves disk usage 59
2561 0
2562 0 212 19 fml_cleanup_on_exit 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 88 Cleans up files (those are not needed in next runs) when tool exits. Improves disk usage 59
2563 0
2564 0 213 26 fml_multi_automata_support 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 46 Enables multi-automata support (default true). 59
2565 0
2566 0 214 28 fml_allow_initial_properties 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 37 Allow initial block property support. 59
2567 0
2568 0 215 26 fml_script_vacuity_support 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 63 Enable vacuity generation for script properties (default true). 59
2569 0
2570 0 216 26 fml_display_sva_expression 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 33 Display sva expression in report. 59
2571 0
2572 0 217 29 fml_init_sample_function_regs 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 41 Initialize sample function register to 0. 59
2573 0
2574 0 218 26 fml_write_sva_multi_module 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
2575 0
2576 0 219 23 fml_write_sva_bind_each 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
2577 0
2578 0 220 23 fv_write_sva_user_logic 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 98 Write the logic asociated with user create logic using fvassign/fvlatch/fvregister (default true). 59
2579 0
2580 0 221 15 fml_cc_autobbox 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 200 Enable Fully automatic blackboxing flow (default true). Constraints (fvassume) may be or may not be considered in this flow. If user needs to consider all the constraints, please switch off this flow. 59
2581 0
2582 0 222 20 fml_cc_autobbox_func 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 247 Enable Fully automatic blackboxing flow (default false) without structural checking (only functional). Constraints (fvassume) may be or may not be considered in this flow. If user needs to consider all the constraints, please switch off this flow. 59
2583 0
2584 0 223 22 fml_cc_check_ctrl_path 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 47 Checks full reset and clk logic in control path 59
2585 0
2586 0 224 20 fml_cc_stop_at_latch 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 28 Stop at latch based on depth 59
2587 0
2588 0 225 22 fml_cc_model_reduction 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
2589 0
2590 0 226 25 fml_cc_model_reduction_bb 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
2591 0
2592 0 227 26 fml_cc_model_reduction_opt 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
2593 0
2594 0 228 31 fml_cc_model_reduction_optimise 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 27 Optimise CC model reduction 59
2595 0
2596 0 229 16 fml_orc_blocking 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
2597 0
2598 0 230 20 fml_auto_abstraction 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 70 Enable automatic abstraction for design (set prior to loading design). 59
2599 0
2600 0 231 25 fml_override_abstractions 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
2601 0
2602 0 232 31 fml_cov_enable_unconst_analysis 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 67 Enables identifying unreachables even under unconstrained analysis. 59
2603 0
2604 0 233 27 fml_use_vhdl_generate_style 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
2605 0
2606 0 234 22 fml_enable_fsm_support 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
2607 0
2608 0 235 27 fml_cov_tgl_undriven_as_unr 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 129 Used to classify undriven toggle signals as uncoverable.
By default, undriven toggle signals are reported as covered by the tool. 59
2609 0
2610 0 236 27 fml_cov_tgl_x_driven_as_unr 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 129 Used to classify X driven toggle signals as uncoverable.
By default, X driven toggle signals are reported as covered by the tool. 59
2611 0
2612 0 237 19 fml_fta_read_waiver 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 29 Enables reading waiver in FTA 59
2613 0
2614 0 238 20 fml_fta_heavy_effort 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
2615 0
2616 0 239 13 fml_fta_debug 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 18 Enable debug mode. 59
2617 0
2618 0 240 19 fml_fta_lw_new_fpid 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 64 Forcefully create new fpId directory for FTA light-weight stage. 59
2619 0
2620 0 241 15 fml_fta_use_inv 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 35 Use invariant in heavy weight step. 59
2621 0
2622 0 242 15 fml_fast_sanity 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 46 To enable faster sanity processing step of FTA 59
2623 0
2624 0 243 35 fml_overconstraint_bounded_analysis 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
2625 0
2626 0 244 35 fml_cov_line_cont_assign_as_covered 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
2627 0
2628 0 245 21 fml_svac_script_debug 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
2629 0
2630 0 246 17 fml_navigator_xml 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
2631 0
2632 0 247 26 fml_navigator_check_status 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 42 New check status for testing gui interface 59
2633 0
2634 0 248 29 fml_navigator_parallel_checks 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 32 Allow parallel navigator checks. 59
2635 0
2636 0 249 29 fml_navigator_allow_auto_save 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 64 Allow auto checkpointing while in the navigator. Off by default. 59
2637 0
2638 0 250 30 fml_navigator_conflict_warning 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 104 Print constraint conflicts warning for extending properties or different input scenarios (default true). 59
2639 0
2640 0 251 24 fml_navigator_allow_save 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 90 Hidden variable to allow support of save session while in a navigator task (default true). 59
2641 0
2642 0 252 26 fml_navigator_allow_fvtask 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 99 Hidden variable to allow support of switching to/from navigator tasks using fvtask (default false). 59
2643 0
2644 0 253 23 fml_promote_reset_goals 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 43 Promote reset goals when creating new task. 59
2645 0
2646 0 254 28 fml_perform_fault_activation 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
2647 0
2648 0 255 29 fml_perform_fault_propagation 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
2649 0
2650 0 256 17 fml_fta_enable_pa 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
2651 0
2652 0 257 17 fml_fta_enable_om 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
2653 0
2654 0 258 23 fml_enable_resume_depth 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
2655 0
2656 0 259 17 fml_enable_resume 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 75 Allow checking to resume from where the prior check stopped, when possible. 59
2657 0
2658 0 260 22 fml_fpv_enable_gui_cov 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
2659 0
2660 0 261 35 fml_cov_skip_support_set_extraction 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
2661 0
2662 0 262 21 dashboard_auto_submit 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 39 Automatically submit data to Dashboard. 59
2663 0
2664 0 263 23 fml_broadcast_task_data 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 69 Broadcast task and app data for checking commands on finish (hidden). 59
2665 0
2666 0 264 32 fml_switch_composite_merge_order 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 83 For composite traces, treat the formal fsdb as master and merge reset fsdb into it. 59
2667 0
2668 0 265 27 fml_inject_input_port_fault 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 41 Enable injection of faults at input port. 59
2669 0
2670 0 266 27 fml_inject_stuck_at_x_fault 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 36 Enable injection of StuckAtX faults. 59
2671 0
2672 0 267 28 fml_inject_synch_reset_fault 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 55 Enable injection of faults at synchronous reset blocks. 59
2673 0
2674 0 268 28 fml_add_sync_reset_attribute 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 92 Add simon attribute on synchronous reset signals. Must be specified prior to design compile. 59
2675 0
2676 0 269 25 fml_enable_initial_blocks 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 102 Enable support of initial blocks in rtl compile for formal. Must be specified prior to design compile. 59
2677 0
2678 0 270 18 fml_enable_ndmerge 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 79 Enable support of ndmerge in formal. Must be specified prior to design compile. 59
2679 0
2680 0 271 29 fml_enable_noskipsimmemmodels 0 1 0 0 1 1 -1 -1 0  0  0  -1 -1 109 Enable support of simon option -noSkipSimMemModels in formal. Must be specified prior to read_file/elaborate. 59
2681 0
2682 0 272 30 fml_enable_contfeedbacktolatch 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 94 Enable simon option -contFeedBackToLatch in formal. Must be specified prior to design compile. 59
2683 0
2684 0 273 25 fca_enable_feedback_latch 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 111 Enable simon option -contFeedBackToLatch in formal for coverage app. Must be specified prior to design compile. 59
2685 0
2686 0 274 19 fml_track_loc_reset 0 1 0 0 0 0 -1 -1 0  0  0  -1 -1 40 Track source locations for reset blocks. 59
2687 0
2688 0 275 24 fml_track_loc_reset_cond 0 1 0 0 0 0 -1 -1 0  0  0  -1 -1 44 Track source locations for reset conditions. 59
2689 0
2690 0 276 26 fml_track_loc_const_select 0 1 0 0 0 0 -1 -1 0  0  0  -1 -1 44 Track source locations for constant selects. 59
2691 0
2692 0 277 33 fml_import_fvdisable_covmode_task 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 63 Enables importing disabled coverage goals from parent COV task. 59
2693 0
2694 0 278 22 fml_frv_enable_appmode 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 38 Enables FRV app mode. Default is true. 59
2695 0
2696 0 279 22 fml_adaptive_licensing 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 60 Use adaptive licensing scheme (possible performance impact). 59
2697 0
2698 0 280 25 fml_cc_exact_struct_check 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 79 Enable structural check between src-dest based on exact path delay value/range. 59
2699 0
2700 0 281 23 fml_cc_struct_check_opt 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 154 Enable optimised structural checkDon't do word-level structural verification for same src-dest againDon't do structural verification for iso type lpccprop 59
2701 0
2702 0 282 23 fml_qual_fault_in_fcore 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 48 Enables FTA analysis only inside the formal core 59
2703 0
2704 0 283 19 fml_fta_high_effort 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
2705 0
2706 0 284 21 fml_fta_incr_run_mode 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
2707 0
2708 0 285 20 fml_fta_light_to_seq 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
2709 0
2710 0 286 26 fml_formal_core_on_the_fly 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 73 Enable formal core generation during check_fv for a subset of properties. 59
2711 0
2712 0 287 29 fml_formal_core_otf_all_goals 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 56 Enable formal core generation all goals or only asserts. 59
2713 0
2714 0 288 27 fml_formal_core_incremental 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 52 Enable incremental (bounded) formal core generation. 59
2715 0
2716 0 289 24 fml_formal_core_liveness 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 53 Enable formal core generation on liveness properties. 59
2717 0
2718 0 290 35 fml_formal_core_reduced_constraints 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 70 Enables reduced constraints computation during formal core generation. 59
2719 0
2720 0 291 26 formal_core_cov_functional 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 43 Enable new coverage flow from formal core.  59
2721 0
2722 0 292 16 fml_core_cov_unr 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 72 Show new coverage flow(functional analysis) from formal core as default. 59
2723 0
2724 0 293 22 fml_enable_fsv_appmode 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 38 Enables FSV app mode. Default is true. 59
2725 0
2726 0 294 10 fusa_debug 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 23 show FuSa debug output. 59
2727 0
2728 0 295 21 fusa_no_debug_logfile 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 38 Do not dump debug log file for backend 59
2729 0
2730 0 296 22 fml_enable_fxp_appmode 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 38 Enables FXP app mode. Default is true. 59
2731 0
2732 0 297 23 fml_enable_fusa_appmode 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 40 Enables FUSA app mode. Default is false. 59
2733 0
2734 0 298 28 fml_analyze_propagation_path 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 60 Enables the propagation path analysis for FSV and FXPs' cex. 59
2735 0
2736 0 299 22 fml_enable_dpv_appmode 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 39 Enables DPV app mode. Default is false. 59
2737 0
2738 0 300 21 fml_nox_reset_visible 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 94 Allow the NOX_RESET type properties to show in the reports. Default is false. (Internal Only). 59
2739 0
2740 0 301 20 fml_use_one_nox_prop 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 67 Use only one NOX_RESET property for all registers. (Internal Only). 59
2741 0
2742 0 302 23 fml_fxp_generate_called 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 92 A flag showing whether fxp_generate has been called since the last check_fv (Internal Only). 59
2743 0
2744 0 303 29 fml_fxp_nox_reset_star_issued 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 67 A flag indicating whether fxp_assume -nox -reset * has been issued. 59
2745 0
2746 0 304 28 fml_fxp_enable_auto_generate 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 103 A enabling flag for executing fxp_generate -auto in check_fv if fxp_generate has not been issued before 59
2747 0
2748 0 305 24 fxp_no_duplicate_asserts 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 95 Do not generate duplicated asserts in FXP for signals or part_selects which have been asserted. 59
2749 0
2750 0 306 20 fxp_use_fast_rewrite 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 25 Use fast rewrites for FXP 59
2751 0
2752 0 307 29 fxp_nox_reset_hidden_register 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 37 Create nox_reset for hidden_registers 59
2753 0
2754 0 308 26 fxp_compute_rootcause_auto 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 59 Compute the rootcause of falsified properties automatically 59
2755 0
2756 0 309 12 fml_lp_aware 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 36 Enable LP aware connectivity checks. 59
2757 0
2758 0 310 15 fml_lp_instr_on 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 124 Enable isolation and retention instrumentation with read_upf. Precondition: fml_lp_aware (LP aware connectivity) is enabled. 59
2759 0
2760 0 311 22 fml_lp_constraint_auto 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 100 When fml_lp_aware is enabled in the CC app, automatically generate the LP constraints with read_upf. 59
2761 0
2762 0 312 33 fml_cov_enable_strict_elfile_mode 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 54 Enables strict mode dumping of coverage exclusion file 59
2763 0
2764 0 313 17 fml_x_in_waveform 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 57 Additional option given to dfgsim to show X's in waveform 59
2765 0
2766 0 314 26 fml_enable_bbox_after_elab 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 48 Enable setting blackbox after reading in designs 59
2767 0
2768 0 315 17 fml_gen_rand_seed 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 88 Bug hunting effort mode will use machine date/time information to generate random seeds. 59
2769 0
2770 0 316 32 fml_delete_prop_density_cov_task 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
2771 0
2772 0 317 31 fml_enable_prop_density_cov_map 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 56 Enables mapping of property density to coverage database 59
2773 0
2774 0 318 28 fml_tautology_goal_as_proven 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 84 Enables marking goals which are tautology by design, as proven trivially by the tool 59
2775 0
2776 0 319 20 fml_cov_exclude_bbox 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 48 Excludes blackbox while saving coverage database 59
2777 0
2778 0 320 30 fml_stop_on_vacuous_constraint 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 41 Stop check if vacuous constraint is found 59
2779 0
2780 0 321 30 fml_stop_on_vacuous_constraint 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 62 Stop check if an unreachable witness for a constraint is found 59
2781 0
2782 0 322 25 fml_prop_result_timestamp 0 1 0 0 0 0 -1 -1 0  0  0  -1 -1 60 Include a timestamp in PROP_I_RESULT messages from check_fv. 59
2783 0
2784 0 323 24 fml_prop_info_use_msgmgr 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 135 Use MsgMgr for PROP_I_RESULT messages from check_fv.
Provides full message filtering and recording capabilities, at some overhead cost. 59
2785 0
2786 0 324 32 fml_struct_check_info_use_msgmgr 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 140 Use MsgMgr for STRUCT_CHECK_RESULT messages from load_cc.
Provides full message filtering and recording capabilities, at some overhead cost. 59
2787 0
2788 0 325 37 fml_enable_covers_in_prop_density_cov 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 59 Enables coverage mapping for SV covers for property density 59
2789 0
2790 0 326 17 fml_coi_reduction 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 103 Controls whether formal model is built only for cone-of-influence of properties, including constraints. 59
2791 0
2792 0 327 31 fml_coi_reduction_no_constraint 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 52 Exclude constraint in coi reduction. For debug only. 59
2793 0
2794 0 328 25 fml_merge_equiv_registers 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 92 Merge registers equivalent after reset during the model build. Disabled for SEQ/FXP/FSV/FUSA 59
2795 0
2796 0 329 32 fml_disconnect_multidriven_input 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 83 Disconnect undriven input ports that drive a multiply driven net. Default is false. 59
2797 0
2798 0 330 28 fml_allow_imm_assert_in_func 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 69 Enable the compiling of the immediate assertion in functions or tasks 59
2799 0
2800 0 331 31 fml_enable_utrans_failure_cache 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 40 Enable the cache for svac utrans failure 59
2801 0
2802 0 332 22 fml_svac_rewrite_clock 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 33 Enable the clock rewrite for svac 59
2803 0
2804 0 333 26 fml_svac_rewrite_dis_iff_x 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 48 Enable rewrite of disable iff condition for svac 59
2805 0
2806 0 334 22 fml_svac_bypass_simple 0 1 0 0 1 1 -1 -1 0  0  0  -1 -1 257 By default properties with clocks are compiled using the sva compiler.
  Setting this to true allows simple properties clocked on the posedge of clock to be instrumented directly.
  This allows compatibility with behavior in earlier releases. (default=true) 59
2807 0
2808 0 335 23 fml_fta_inject_priority 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 131 Gives precedence to the inject_fault switch specified with read_file and helps to override the certitude_config.cer file with that. 59
2809 0
2810 0 336 28 fml_cov_tgl_instr_on_the_fly 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 44 Instrument toggle coverage goals on the fly. 59
2811 0
2812 0 337 27 fml_fvdelete_always_save_db 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 77 Save the property database to disk after fvdelete, even without an active GUI 59
2813 0
2814 0 338 30 fml_disable_extend_quiet_trace 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 40 Disable quiet trace for extended traces. 59
2815 0
2816 0 339 24 fml_print_learn_lic_msgs 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
2817 0
2818 0 340 25 fml_cov_enable_branch_cov 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 47 Enable branch coverage when -cov all is passed. 59
2819 0
2820 0 341 28 fml_cov_exclude_missing_else 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 41 Exclude Missing_Else from Branch Coverage 59
2821 0
2822 0 342 29 fml_cov_enable_enum_in_struct 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 26 Enable Enums within struct 59
2823 0
2824 0 343 22 fml_cov_improved_fcore 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 49 Exclude StopNet parameer to improve FCORE Results 59
2825 0
2826 0 344 17 fml_cov_legacy_el 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 35 Enable Legacy Exclusion Saving Flow 59
2827 0
2828 0 345 22 fml_add_fsm_cov_to_fpv 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 42 Adding fsm Coverage Properties to FPV Task 59
2829 0
2830 0 346 21 fml_signoff_dashboard 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 41 Sets to true with compute_signoff command 59
2831 0
2832 0 347 19 cov_exclude_assumes 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 42 Excludes assumes in the coverage database. 59
2833 0
2834 0 348 22 cov_exclude_bb_signals 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 48 Automatically exclude blackbox signals in covdb. 59
2835 0
2836 0 349 21 fml_sss_enable_simple 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
2837 0
2838 0 350 33 fml_inject_deadassign_combo_fault 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 53 Enable injection of DeadAssign faults in combo block. 59
2839 0
2840 0 351 25 fml_send_propdb_on_update 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 82 Enable sending propDB changes as part of update stream in new Verdi property flow. 59
2841 0
2842 0 352 13 fml_pdc_trace 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 39 Enable tracing of PDC Output to stdout. 59
2843 0
2844 0 353 24 fml_pdc_overflow_to_file 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 59 Allow writing PDC overflow data to file rather than stream. 59
2845 0
2846 0 354 28 fml_enable_internal_net_aeps 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 57 Enable AEPs on internal nets, such as coverage registers. 59
2847 0
2848 0 355 32 fml_cov_tgl_signal_legacy_lookup 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 60 Enable the legacy lookup method for coverage toggle signals. 59
2849 0
2850 0 356 20 fml_fta_enable_cover 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 36 Honors cover properties in FTA flow. 59
2851 0
2852 0 357 28 fml_cov_tgl_handle_xinit_val 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 113 Enable a delay of 1 clock cycle while monitoring tgl coverage of sequentials with an 'x' value after reset state. 59
2853 0
2854 0 358 29 fml_fta_cover_sequential_flow 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 36 Honors cover properties in FTA flow. 59
2855 0
2856 0 359 29 fml_fca_enable_bad_code_check 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 151 Allow property filterting using "reason==simplication" which lists trivially uncoverable line and condition goals (found through simple logic rewrite). 59
2857 0
2858 0 360 18 fml_seq_x_func_map 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 40 Enable functional mapping for Xs in SEQ. 59
2859 0
2860 0 361 28 fml_seq_no_invalidate_result 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 32 Do not invalidate result in SEQ. 59
2861 0
2862 0 362 18 fml_grid_job_array 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 35 Enable job array in set_grid_usage. 59
2863 0
2864 0 363 28 fml_grid_navigator_job_array 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 49 Enable job array in set_grid_usage for navigator. 59
2865 0
2866 0 364 9 fml_cloud 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 26 Enable Cloud mode for grid 59
2867 0
2868 0 365 20 seq_latch_sequential 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 42 Insert latches for flip flops and latches. 59
2869 0
2870 0 366 26 fml_cov_par_block_analysis 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 72 Enables extraction and analysis of parent blocks for coverage debug flow 59
2871 0
2872 0 367 22 fca_fcore_after_branch 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 71 Enables extraction and analysis of after branch for coverage debug flow 59
2873 0
2874 0 368 20 fml_cov_signoff_flow 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 72 Set to true in coverage based signoff analysis like OA/BA or Formal core -1 59
2875 0
2876 0 370 26 fml_defer_property_compile 0 1 0 0 0 0 -1 -1 0  0  0  -1 -1 89 Defer compilation of incremental properties until sim/formal model build (default false). 59
2877 0
2878 0 371 27 fml_fta_par_app_high_effort 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 51 Enable high effort level for parent app run of FTA. 59
2879 0
2880 0 372 27 fml_cov_exclude_reset_block 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 46 Excludes reset block from coverage computation 59
2881 0
2882 0 373 22 fml_show_loop_analysis 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 62 Show combinational loop analysis during formal model creation. 59
2883 0
2884 0 374 15 fml_fdc_verbose 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 61 Show instrumented signals in combinational loop design check. 59
2885 0
2886 0 375 24 fml_treat_gclk_as_sysclk 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 54 Treat $global_clock as a system clock (default false). 59
2887 0
2888 0 376 20 fml_lp_aware_allapps 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 32 Allow fml_lp_aware for all apps. 59
2889 0
2890 0 377 25 fml_fta_improved_activate 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 53 Enable new activation flow of FTA for faster analysis 59
2891 0
2892 0 378 15 fml_cov_map_new 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 38 Enable coverage mapping of all signals 59
2893 0
2894 0 379 26 fml_check_raw_signal_write 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 81 Check if snipped or constant (write) signals are read after write signals in RTL. 59
2895 0
2896 0 380 21 fml_ignore_raw_signal 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 95 Ignore snip_driver or set_constant signals that are defined as read after write signals in RTL. 59
2897 0
2898 0 381 26 fml_allow_clocking_changes 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 87 Allow changing clocking after clock generation, and task based clock generator support. 59
2899 0
2900 0 382 29 fml_container_instrumentation 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 62 Instrument all properties and objects into a single container. 59
2901 0
2902 0 383 26 fv_enable_instr_name_cache 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 46 Use name cache for instrumentation name check. 59
2903 0
2904 0 384 35 fml_suppress_zero_depth_aep_failure 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 29 Suppress depth 0 AEP failures 59
2905 0
2906 0 385 17 fml_witness_relax 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 100 Relaxed requirements for the witness, to be used when a regular witness is infinite (default false). 59
2907 0
2908 0 386 21 fml_svac_tech_mapping 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 71 Enable tech mapping of (some) properties to automatons (default false). 59
2909 0
2910 0 387 26 fml_apply_reset_at_powerup 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 41 Apply reset to flops with Lp aware formal 59
2911 0
2912 0 388 17 fml_aep_new_instr 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 41 Enables improved instrumentation for AEP. 59
2913 0
2914 0 389 24 fml_cov_tgl_ignore_reset 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 79 Causes the application to ignore reset signals during toggle coverage analysis. 59
2915 0
2916 0 390 26 fml_cov_cg_consider_weight 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 184 Consider the weigth specification of coverpoint/cross while extracting goals.
No goals would be extracted for a coverpoint/cross having weight = 0, during covergroup coverage analysis. 59
2917 0
2918 0 391 17 fml_cov_x_support 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 44 Enables X-semantic support in Coverage flow. 59
2919 0
2920 0 392 20 fta_use_fast_rewrite 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 25 Use fast rewrites for FTA 59
2921 0
2922 0 393 21 fml_fta_fast_activate 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 34 Enable fast activation flow of FTA 59
2923 0
2924 0 394 19 fml_use_fast_cc_cov 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 41 Use the new high performance cc cov flow. 59
2925 0
2926 0 395 20 fta_infer_cov_status 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 102 Infers the coverage status of a line which has no fault injected  from the status of the parent block. 59
2927 0
2928 0 396 23 fml_x_detect_quiet_fast 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 53 Do quiet and fast x detection (enforced for cov app). 59
2929 0
2930 0 397 25 fml_x_detect_add_01_rails 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 50 Add extra 0/1 rails for more accurate x-detection. 59
2931 0
2932 0 398 28 fml_fta_enable_vacuity_check 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 27 Enable vacuity check in FTA 59
2933 0
2934 0 399 12 fml_svac_cse 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 83 Experimental: Perform Common Subexpression Elimination optimization (default true). 59
2935 0
2936 0 400 21 fml_svac_liveness_opt 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 69 Experimental: Perform Liveness automaton optimization (default true). 59
2937 0
2938 0 401 31 fml_svac_ignore_numstates_limit 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 78 Ignore the limit on number of generated states for a property (default false). 59
2939 0
2940 0 402 37 fml_svac_rewrite_async_reset_liveness 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 78 Do Clock-Rewrite for liveness property with asynchronous reset (default true). 59
2941 0
2942 0 403 28 fml_svac_enable_det_liveness 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 69 Enable generation of deterministic liveness automaton (default true). 59
2943 0
2944 0 404 30 fv_svac_funcprop_oldstyle_name 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 80 Use old naming style for property in function that includes line number in name. 59
2945 0
2946 0 405 22 fusa_enable_new_status 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 30 Enables new sff status in FuSa 59
2947 0
2948 0 406 24 fml_cov_tgl_fast_rewrite 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 56 Enables fast rewrite for toggle metric in coverage flow. 59
2949 0
2950 0 407 24 fml_lpf_reset_at_powerup 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 65 To reset sequential elements at power up in low power aware flow. 59
2951 0
2952 0 408 31 fml_new_cc_cov_enable_modelling 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 84 Enable the new modelling of the signals in the enable expression for compute_cc_cov. 59
2953 0
2954 0 409 23 fml_fta_enable_db_write 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 41 Enables FTA flow to write to certitudeDB. 59
2955 0
2956 0 410 22 fml_fvassume_constants 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 265 Build simple constant assumptions into the formal model.
  For performance, simple constant assumptions (e.g., fvassume -expr {signal == 0}) are built directly
  into the model. Set this to false to force such assumptions to be handled as normal solver constraints. 59
2957 0
2958 0 411 34 fml_enable_delay_property_checking 0 1 0 0 0 0 -1 -1 0  0  0  -1 -1 182 Enable the fml_delay_property_checking feature. The feature must be enabled at the point when
properties are read/created in order for fml_delay_property_checking to have any effect. 59
2959 0
2960 0 412 26 fml_inject_freeinput_fault 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 37 Enable injection of FreeInput faults. 59
2961 0
2962 0 413 26 fml_connectivity_cons_prop 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 71 Enable the constant propagation in the scope-wise connectivity analysis 59
2963 0
2964 0 414 22 fml_connectivity_snips 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 56 Enable the snips in the scope-wise connectivity analysis 59
2965 0
2966 0 415 30 fml_cov_cg_enable_per_instance 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 107 Enable the coverage option 'per_instance', even if this is not set explicitly in the covergroup definition. 59
2967 0
2968 0 416 24 fml_cov_overwrite_waiver 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 70 When true, disables automatic loading of waiver file in sign off flow. 59
2969 0
2970 0 417 18 fml_enable_fsm_ssd 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 44 When true, it will enable the fsm_ssd checks 59
2971 0
2972 0 418 26 fml_rfc_cc_full_complexity 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 103 Enables full complexity report for CC properties without considering src and enable as the stop points. 59
2973 0
2974 0 419 27 fml_cov_ignore_case_default 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 39 Ignores case default for line coverage. 59
2975 0
2976 0 420 36 fml_frv_enable_array_vendorextension 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 82 Enables support for the 'array' vendor extension in FRV app mode. Default is true. 59
2977 0
2978 0 421 35 fml_fvlp_powerdown_corrupt_seq_clks 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 33 Use clocks to corrupt flip flops. 59
2979 0
2980 0 422 36 fml_fvlp_powerdown_disable_seq_reset 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 54 Disable reset of sequential element during power down. 59
2981 0
2982 0 423 40 fml_fvlp_powerdown_corrupt_all_seq_elems 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 56 Corrupt all flip flops (otherwise, only boundary flops). 59
2983 0
2984 0 424 34 fml_fvlp_powerdown_corrupt_all_spa 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 69 Corrupt input pins with set_port_attributes (will disregard assumes). 59
2985 0
2986 0 425 37 fml_fvlp_debug_friendly_internal_nets 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 87 Use debug friendly internal net names (can cause massive slowdowns with large designs). 59
2987 0
2988 0 426 34 fml_fvlp_all_visible_internal_nets 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 48 Make all internal nets user visbile (for nWave). 59
2989 0
2990 0 427 29 fml_fvlp_ignore_string_params 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 82 Ignore string parameters for the bind_checker to reduce number of module variants. 59
2991 0
2992 0 428 25 fml_fvlp_qlpac_nlp_compat 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 69 Make the instance hierarchical name compatible between QLPAC and NLP. 59
2993 0
2994 0 429 19 fml_fvlp_all_pgpins 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 46 Use extra checks to dump all pg pins in nWave. 59
2995 0
2996 0 430 22 fml_fvlp_cc_post_instr 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 50 Go back to old flow where fvlp_add_cc is required. 59
2997 0
2998 0 431 31 fml_enable_post_fvlp_instrument 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 101 Postpone (cause skipping) of the instrumentation of isolation and retention policies during read_upf. 59
2999 0
3000 0 432 20 fml_fta_cov_new_flow 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 25 Enables new FTA COV flow. 59
3001 0
3002 0 433 36 fml_cov_exclusion_crossfeed_new_flow 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 67 Enables new VCS flow to handle the block when first line is assert. 59
3003 0
3004 0 434 22 fml_fta_enable_cluster 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 28 Enables FTA clustring model. 59
3005 0
3006 0 435 36 fml_enable_prop_density_cov_bittravs 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 58 Enables bit level traversal for property density coverage. 59
3007 0
3008 0 436 35 fml_enable_formal_core_cov_bittravs 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 53 Enables bit level traversal for formal core coverage. 59
3009 0
3010 0 437 28 fml_cov_cg_enable_zcov_debug 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 47 Enables debug messages from the Zcov component. 59
3011 0
3012 0 438 26 enable_const_prop_thru_seq 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 56 Enables the constant propagation through the sequentials 59
3013 0
3014 0 439 33 fml_enable_seqaig_based_signature 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 57 Compute signature of the formal model based on the seqAig 59
3015 0
3016 0 440 31 fml_abstract_arithop_with_const 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 65 Allow abstraction on arithmetic operators with constant operands. 59
3017 0
3018 0 441 26 fml_enable_signoff_bounded 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 35 Enables signoff on bounded results. 59
3019 0
3020 0 442 31 fml_enable_prop_density_for_frv 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 42 Enables property density for FRV app mode. 59
3021 0
3022 0 443 28 fml_lpcc_try_robust_get_info 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 120 For LP CC, try the legacy low power information extractor if the structural check fails to extract required information. 59
3023 0
3024 0 444 19 fml_aep_unique_name 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 40 Enables creation of unique names for AEP 59
3025 0
3026 0 445 27 fml_incremental_bind_bypass 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 147 Bypass adding all previous bind instances to bind_checker compiles. This will limit Verdi to showing only the last incremental bind. Default=false. 59
3027 0
3028 0 446 33 fml_incremental_bind_disable_copy 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 82 Disable copying from an existing hierscope for incremental binding. Default=false. 59
3029 0
3030 0 447 26 fml_incremental_bind_ports 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 96 Add port signals to VCS/Simon incremental module binds using bind_checker command. Default=true. 59
3031 0
3032 0 448 23 fml_bbox_clock_analysis 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 45 Enable the clock COI analysis for blackboxing 59
3033 0
3034 0 449 23 fml_bbox_reset_analysis 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 45 Enable the reset COI analysis for blackboxing 59
3035 0
3036 0 450 27 fml_bbox_use_const_internal 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 87 Use the set_constant delcared over a signal that is inside an instance to be blackboxed 59
3037 0
3038 0 451 17 fml_fta_inst_qual 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 50 Enables instance based fault qualification for FTA 59
3039 0
3040 0 452 27 fml_fta_move_unneeded_files 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 79 Move all unnecessary files of FTA to session log directory <session_name>/logs  59
3041 0
3042 0 453 24 fml_fta_constraint_check 0 1 0 0 0 0 -1 -1 0  0  0  -1 -1 71 Enable identification of constraints which are in the COI of the faults 59
3043 0
3044 0 454 25 seq_mapping_legacy_report 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 59 Enable legacy format report of report_seq_mappings command. 59
3045 0
3046 0 455 30 seq_skip_trivial_mem_abs_props 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 79 Enable skipping the trivially proven properties for compile memory abstractions 59
3047 0
3048 0 456 25 seq_pcfv_isomorphic_check 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 60 Do isomorphic check for clock tree properties in PC-FV flow. 59
3049 0
3050 0 457 26 fml_ignore_latch_retention 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 28 Ignore latches for retention 59
3051 0
3052 0 458 29 fml_enable_ret_generic_output 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 53 Enable UPF_GENERIC_OUTPUT (bitwise) for bind_checker. 59
3053 0
3054 0 459 28 fml_cov_cg_enable_new_naming 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 55 Enables new style naming for SV CG coverage properties. 59
3055 0
3056 0 460 19 fml_auto_clock_mode 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 35 Enable automatic clock inferencing. 59
3057 0
3058 0 461 19 fml_auto_reset_mode 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 35 Enable automatic reset inferencing. 59
3059 0
3060 0 462 33 fml_enable_sign_and_pack_in_types 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 57 Enable signedness and packing information in array types. 59
3061 0
3062 0 463 26 fml_enable_mos_transistors 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 55 Enable accurate handling of nmos/pmos/cmos transistors. 59
3063 0
3064 0 464 25 fml_enable_drive_strength 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 49 Enable drive strength support in formal modeling. 59
3065 0
3066 0 465 37 fml_enable_toplevel_inout_assumptions 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 75 Enable top-level/bbox inout assumptions that avoid multi-driven situations. 59
3067 0
3068 0 466 34 fml_enable_stability_constraint_ps 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 80 Enable support of env stability constraints for bit/part selects (default true). 59
3069 0
3070 0 467 32 fml_formal_stability_constraints 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 111 Enable support of formal stability constraints vs treating as environment stability constraints (default true). 59
3071 0
3072 0 468 22 fv_direct_env_equality 1 0 0 1 0 0 -1 -1 0  0  0  -1 -1 100 Beta 2022.06. Enable instrumentation of environment equality directly into the nldm (default false). 59
3073 0
3074 0 469 17 fml_fta_seq_debug 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 26 Enable FTA SEQ debug mode. 59
3075 0
3076 0 470 18 fml_fta_qual_setup 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 54 Enable user constraints automatically in FTA SEQ mode. 59
3077 0
3078 0 471 20 seq_use_new_rfc_flow 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 47 Enable new flow report of report_fv_complexity. 59
3079 0
3080 0 472 22 fml_signoff_auto_merge 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 102 Enable the auto merge flow in compute signoff where databases of effort levels are merged accordingly. 59
3081 0
3082 0 473 19 fusa_enable_pruning 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 23 Enables pruning in FuSa 59
3083 0
3084 0 474 34 seq_use_legacy_abstraction_mapping 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 42 Enable legacy flow of abstraction mapping. 59
3085 0
3086 0 475 19 fsv_enable_cond_tgl 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 53 Enable the toggle check for the condition expressions 59
3087 0
3088 0 476 19 fxp_enable_cond_tgl 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 53 Enable the toggle check for the condition expressions 59
3089 0
3090 0 477 19 fml_cov_vacuity_unr 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 30 Enable Vacuity unreachability. 59
3091 0
3092 0 478 21 fml_struct_array_free 0 1 0 0 0 0 -1 -1 0  0  0  -1 -1 138 Treat the struct array operator output as a free variable. By default the presence of a struct array operator will be treated as an error. 59
3093 0
3094 0 479 19 fsv_seq_prop_naming 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 44 Follow the property naming convention of SEQ 59
3095 0
3096 0 480 19 fxp_seq_prop_naming 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 44 Follow the property naming convention of SEQ 59
3097 0
3098 0 481 20 fusa_seq_prop_naming 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 44 Follow the property naming convention of SEQ 59
3099 0
3100 0 482 24 fusa_save_ignored_status 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 57 Add NA status when saving the faults which are not found. 59
3101 0
3102 0 483 20 fusa_legacy_sff_flow 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 36 Use fdb under the hood for sff flow. 59
3103 0
3104 0 484 25 fusa_orch_smart_with_seed 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 44 Use the seed approach in the FuSa smart orch 59
3105 0
3106 0 485 28 fml_lp_query_no_bit_blasting 0 1 0 0 0 0 -1 -1 0  0  0  -1 -1 68 To convert bit-blasted signals to word-level for retention elements. 59
3107 0
3108 0 486 32 fml_signoff_high_effort_fta_only 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 69 To only run FTA analysis when running high effort in compute_signoff. 59
3109 0
3110 0 487 34 fml_aep_trivial_continuous_xassign 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 64 To disable creation of trivial continuous AEPs of type x_assign. 59
3111 0
3112 0 488 26 fml_aep_enable_waiver_flow 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 30 To enable waiver flow for AEP. 59
3113 0
3114 0 489 22 seq_use_meta_reasoning 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 42 Use meta reasoning for result propagation. 59
3115 0
3116 0 490 19 seq_dcp_exclude_vwc 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 68 During decompose exclude the vacuity, witness, and cover properties. 59
3117 0
3118 0 491 20 seq_sm_b_timeout_inf 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 63 Make single b3 call infinite timeout in SEQ smart orchestration 59
3119 0
3120 0 492 16 seq_patch_use_mp 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 34 Use workers to patch traces in SEQ 59
3121 0
3122 0 493 19 seq_use_cpu_timeout 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 48 Use cpu time for timeout instead of elapsed time 59
3123 0
3124 0 494 17 fml_cov_hier_both 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 107 To consider -cm_hier file both from input coverage database and that specified with fml_cov_alt_hier_file . 59
3125 0
3126 0 495 39 fml_linearized_counter_jmp_within_range 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 77 Jumps in linearized counter abstraction mode to be within current range only. 59
3127 0
3128 0 496 30 fml_lp_buffer_behav_model_link 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 74 Link in behavioral model for 1 input 1 output cells that have no function. 59
3129 0
3130 0 497 29 fml_enable_coi_deadcode_check 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 47 Enables deadcode check in COI coverage analysis 59
3131 0
3132 0 498 20 fml_enable_lw_coi_oc 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 39 Enables light weight OC in COI analysis 59
3133 0
3134 0 499 31 fml_lpcc_enable_check_wo_policy 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 199 Allow connectivity checks with lpa_type=LPA_CLAMP0_EN/LPA_CLAMP1_EN/LPA_LATCH_EN without any ISO policy association. Isolation sense value is to be interpreted from attributes on the ISO/ELS libcell. 59
3135 0
3136 0 500 31 fml_lpcc_adjust_sense_wo_policy 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 180 For connectivity checks with lpa_type=LPA_CLAMP0_EN/LPA_CLAMP1_EN/LPA_LATCH_EN, adjust the  isolation sense value based on any negations appearing before the ISO/ELS libcell input. 59
3137 0
3138 0 501 34 fml_enable_fcore_cov_across_metric 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 54 Enables mapping of formal core coverage across metrics 59
3139 0
3140 0 502 29 fml_enable_fcore_cov_function 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 56 Enables mapping of formal core coverage in function body 59
3141 0
3142 0 503 26 fml_aep_waiver_flow_legacy 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 33 To enable aep legacy waiver flow. 59
3143 0
3144 0 504 25 fml_aep_waiver_flow_relax 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 32 To enable aep relax waiver flow. 59
3145 0
3146 0 505 23 fusa_multi_failure_mode 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 29 Enables multiple failure mode 59
3147 0
3148 0 506 29 fusa_process_transient_faults 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 38 Retrieve and process transient faults. 59
3149 0
3150 0 507 38 fml_rfc_disable_mem_detection_in_child 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 45 To disable memory detection in child modules. 59
3151 0
3152 0 508 26 fml_rfc_report_reset_state 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 78 To control reporting of reset state for objects in complexity report on verdi. 59
3153 0
3154 0 509 36 fml_rfc_enable_new_counter_detection 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 71 To enable detection and reporting of new counters in complexity report. 59
3155 0
3156 0 510 24 fml_cov_tgl_legacy_instr 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 77 Enables legacy mode of toggle coverage instrumentation for complex data types 59
3157 0
3158 0 511 28 fml_cc_cov_strip_escape_char 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 63 Enables the stripping of escape characters from property names. 59
3159 0
3160 0 512 20 fml_auto_scaling_abs 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 62 Enables abstraction of complex operators in auto scaling flow. 59
3161 0
3162 0 513 26 fml_auto_scaling_reduction 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 45 Enables model reduction in auto scaling flow. 59
3163 0
3164 0 514 18 fml_auto_scale_abs 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 60 Enables abstraction of complex operators in auto scale flow. 59
3165 0
3166 0 515 24 fml_auto_scale_reduction 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 43 Enables model reduction in auto scale flow. 59
3167 0
3168 0 516 28 fml_auto_scaling_tgl_rewrite 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 67 Enables toggle coverage instrumentation rewrite in auto scale flow. 59
3169 0
3170 0 517 31 fml_auto_scale_disable_parallel 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 48 Disables parallel processing in auto scale flow. 59
3171 0
3172 0 518 33 fml_report_fv_complexity_trav_opt 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 40 Enables specific traversal optimization. 59
3173 0
3174 0 519 20 fml_fta_limit_to_cov 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 64 Enabled faults only in lines where coverage properties are there 59
3175 0
3176 0 520 16 fml_cov_coi_flow 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 28 Enabled in COI coverage flow 59
3177 0
3178 0 521 21 fta_disable_clk_fault 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 29 Disables fault in clock logic 59
3179 0
3180 0 522 20 fta_seq_dbg_sub_inst 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 79 Enables generating checkers for doing observability analysisi at sub instances. 59
3181 0
3182 0 523 30 fusa_enable_clk_rst_structural 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 53 Enable FuSa structural analysis for clocks and resets 59
3183 0
3184 0 524 27 fml_aep_use_trailing_genblk 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 77 To enable use of trailing generate block name in the names of AEP properties. 59
3185 0
3186 0 525 34 fml_aep_enable_new_fsmcheck_naming 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 63 To enable extraction of FSM Checks with the new bind mechanism. 59
3187 0
3188 0 526 35 fml_aep_enable_unionlock_with_delay 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 87 To enable extraction of FSM Checks for Unionlock with delay in assumption by one cycle. 59
3189 0
3190 0 527 26 fml_cov_clear_reset_result 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 48 Clears reset property check results in COV flows 59
3191 0
3192 0 528 19 fml_cov_opt_replace 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 45 Replaces cov opt from vcs opt to vcs elab opt 59
3193 0
3194 0 529 20 fml_fta_skip_cm_hier 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 41 Skip considering cm_hier in FTA_SEQ flow. 59
3195 0
3196 0 530 32 fusa_multiple_fault_types_signal 0 1 0 0 1 1 -1 -1 0  0  0  -1 -1 73 Enable creating faults on same signal name when fault class is different. 59
3197 0
3198 0 531 28 fvlp_enable_lib_match_report 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 47 Generate the library match report for lib cell. 59
3199 0
3200 0 532 26 fvlp_enable_pst_constraint 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 28 Generate the pst constraint. 59
3201 0
3202 0 533 22 fvlp_check_combo_logic 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 58 Check the combinational logic for LPA_BASIC property path. 59
3203 0
3204 0 534 23 fml_report_profile_data 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 150 Report profiling information (CPU time, wall time, and peak memory) at specific steps.
false: Profiling turned off (default).
true: Profiling enabled. 59
3205 0
3206 0 535 21 fml_disable_nospecify 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 30 Disables the +nospecify switch 59
3207 0
3208 0 536 28 fvlp_enable_vacuity_creation 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 46 Enable the vacuity creation for LPCC property. 59
3209 0
3210 0 537 28 fvlp_enable_witness_creation 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 46 Enable the witness creation for LPCC property. 59
3211 0
3212 0 538 16 seq_use_apxtbdgt 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 33 Enable approximate budget for SEQ 59
3213 0
3214 0 539 19 seq_use_start_depth 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 51 Use established safe-depth for subsequent bmc calls 59
3215 0
3216 0 540 16 seq_bh_randomize 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 46 Randomize bughunting options in each iteration 59
3217 0
3218 0 541 20 seq_rotate_b_solvers 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 40 Rotate solvers in bmc timeout iterations 59
3219 0
3220 0 542 31 seq_grid_multi_constant_workers 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 50 Use constant number of workers in multi-grid setup 59
3221 0
3222 0 543 21 fml_fta_incr_activate 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 73 Activation analysis will be done even if FTA properties remain unchanged. 59
3223 0
3224 0 544 32 fta_check_fc_all_props_generated 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 67 Checks if formal core has been generated for all proven properties. 59
3225 0
3226 0 545 27 fml_fta_assume_without_expr 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 47 Supports modified fvassumes without expression. 59
3227 0
3228 0 546 17 fml_enable_svaext 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 33 Enables the -assert svaext switch 59
3229 0
3230 0 547 30 signoff_smart_detect_overwrite 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 146 Enable the feature that automatically detects if there have been any changes in the design to decide whether to re-use signoff analysis databases. 59
3231 0
3232 0 548 24 fml_cov_tgl_escaped_name 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 51 Instrument toggle coverage goals for escaped names. 59
3233 0
3234 0 549 27 fml_caching_save_on_the_fly 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 25 Save RMA Data on the fly. 59
3235 0
3236 0 550 31 fml_aep_enable_arith_oflow_1bit 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 72 To enable extraction of arith_oflow AEP properties for 1 bit LHS signal. 59
3237 0
3238 0 551 25 fvlp_disable_net_creation 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 44 Disable the net creation for pst constraint. 59
3239 0
3240 0 552 19 fml_proof_architect 0 1 0 0 0 0 -1 -1 0  0  0  -1 -1 23 Enable Proof Architect. 59
3241 0
3242 0 553 28 fusa_enable_error_no_clk_rst 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 60 Enable checking for the presence of clock and reset signals. 59
3243 0
3244 0 554 39 fusa_disable_bbox_fault_missing_warning 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 66 Disable printing a warning when fault is not found within the net. 59
3245 0
3246 0 555 14 fta_auto_scale 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 31 Enable auto scale flow for FTA. 59
3247 0
3248 0 556 14 fca_auto_scale 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 31 Enable auto scale flow for FCA. 59
3249 0
3250 0 557 22 seq_compute_debug_auto 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 50 Compute the Rootcause path of falsified properties 59
3251 0
3252 0 558 22 seq_use_abs_safe_depth 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 80 Use abstraction reported safe depth as start depth in iterative abstraction flow 59
3253 0
3254 0 559 23 fv_property_check_clock 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 121 Enable/disable a check that will warn if the clock of clocked properties is dependent on a non-clock input or free signal 59
3255 0
3256 0 560 25 fml_cov_tgl_unconn_as_unr 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 59 Used to classify unconnected toggle signals as uncoverable. 59
3257 0
3258 0 561 12 fta_fcore_na 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 55 Force formal core qualification on non_activated fauts. 59
3259 0
3260 0 562 25 fvlp_disable_xmr_creation 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 44 Disable the xmr creation for pst assign net. 59
3261 0
3262 0 563 19 fv_auto_sva_compile 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 57 Automatically add the -sva option to read_file/elaborate. 59
3263 0
3264 0 564 26 fml_bug_hunting_visualizer 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 39 Enables bug-hunting visualizer for FPV. 59
3265 0
3266 0 565 12 seq_rca_path 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 67 Compute the debug information of falsified properties automatically 59
3267 0
3268 0 566 19 seq_use_dev_engines 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 32 Enable engines under development 59
3269 0
3270 0 567 22 seq_force_e1_incrmode2 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 36 Force increment mode 2 for e1 engine 59
3271 0
3272 0 568 17 fv_enable_vcf_nxg 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 33 Enable command consistency mode.
 59
3273 0
3274 0 569 18 fca_save_user_test 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 42 Saves User test name in coverage database. 59
3275 0
3276 0 570 22 fusa_enable_primitives 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 59 Enables handling of primitive names in SFF/FDB in VCF-FuSa. 59
3277 0
3278 0 571 14 flp_pst_in_pnm 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 35 Dump power state tables in the PNM. 59
3279 0
3280 0 572 21 fca_auto_scale_export 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 76 Enables exporting of auto scale results of FCA from children to parent task. 59
3281 0
3282 0 573 14 fta_nxg_waiver 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 47 Enables next generation waiver support for FTA. 152 0 59
3283 1
3284 1 0 17 fml_cov_gen_trace 0 0 0 0 0 0 -1 -1 7 default 7 default 14 default on off -1 -1 412 Configures automatic trace generation for covered coverage goals when check_fv is run in FCA App (COV appmode) where a large number of targets can exist. In most FCA App flows like unreachability analysis, the "default" setting disables trace generation for performance considerations. Use the "on" and "off" settings explicitly to enable or disable trace generation for every covered coverage goal respectively. 59
3285 1
3286 1 1 26 fml_cov_llk_abstract_depth 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
3287 1
3288 1 2 25 fml_cov_llk_abstract_size 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
3289 1
3290 1 3 26 fml_cov_llk_base_abs_depth 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
3291 1
3292 1 4 25 fml_cov_llk_base_abs_size 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
3293 1
3294 1 5 22 fml_cov_llk_max_groups 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
3295 1
3296 1 6 21 fml_cov_llk_max_seeds 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
3297 1
3298 1 7 22 fml_cov_llk_max_states 1 0 0 0 0 0 -1 -1 2 20 2 20 0  -1 -1 49 Set maximum number of states in a livelock group. 59
3299 1
3300 1 8 22 fml_cov_llk_max_traces 1 0 0 0 0 0 -1 -1 1 1 1 1 0  -1 -1 51 Set maximum number of traces for livelock/deadlock. 59
3301 1
3302 1 9 24 fml_cov_llk_trace_enable 1 0 0 0 0 0 -1 -1 9 unlimited 9 unlimited 29 off low medium high unlimited -1 -1 33 Enables livelock/deadlock traces. 59
3303 1
3304 1 10 22 fml_cov_llk_trace_mode 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 29 Livelock/deadlock trace mode. 59
3305 1
3306 1 11 24 fml_cov_llk_reorder_mode 1 0 0 0 0 0 -1 -1 1 1 1 1 0  -1 -1 34 Livelock/deadlock reordering mode. 59
3307 1
3308 1 12 16 fml_cov_llk_mode 1 0 0 0 0 0 -1 -1 8 combined 8 combined 26 bug_hunting proof combined -1 -1 23 Livelock/deadlock mode. 59
3309 1
3310 1 13 14 fml_dump_aiger 1 0 0 0 0 0 -1 -1 4 null 4 null 0  -1 -1 0  59
3311 1
3312 1 14 19 fml_formal_strategy 1 0 0 0 0 0 -1 -1 8 balanced 8 balanced 33 balanced proof_mode bounded_proof -1 -1 0  59
3313 1
3314 1 15 15 fml_bh_save_dir 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
3315 1
3316 1 16 22 fml_cdpl_ipv6_override 1 1 0 0 0 0 -1 -1 7 default 7 default 17 default ipv4 ipv6 -1 -1 120 Controls CDPL usage of IPv4 vs IPv6.
Default use is set according to the vc_static_shell "-use_ipv6" commandline option. 59
3317 1
3318 1 17 13 fml_grid_type 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
3319 1
3320 1 18 16 fml_grid_control 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
3321 1
3322 1 19 12 fml_grid_dir 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
3323 1
3324 1 20 20 fml_grid_config_file 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
3325 1
3326 1 21 25 fml_grid_prefetch_timeout 0 0 0 0 0 0 -1 -1 2 1H 2 1H 0  -1 -1 107 Timeout for the number of workers to prefetch. Units in seconds(S), minutes(M) or hours(H) (e.g. 37M, 12H). 59
3327 1
3328 1 22 20 fml_backup_grid_type 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
3329 1
3330 1 23 23 fml_backup_grid_control 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
3331 1
3332 1 24 19 fml_backup_grid_dir 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
3333 1
3334 1 25 27 fml_backup_grid_config_file 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
3335 1
3336 1 26 23 fml_navigator_grid_type 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
3337 1
3338 1 27 26 fml_navigator_grid_control 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
3339 1
3340 1 28 22 fml_navigator_grid_dir 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
3341 1
3342 1 29 30 fml_navigator_grid_config_file 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
3343 1
3344 1 30 16 fml_cloud_config 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 36 Path to the cloud configuration file 59
3345 1
3346 1 31 19 fml_cur_worker_stat 1 0 0 0 0 0 -1 -1 2 NA 2 NA 0  -1 -1 0  59
3347 1
3348 1 32 11 fml_max_mem 0 0 0 0 0 0 -1 -1 3 8GB 3 8GB 0  -1 -1 109 Limit formal engines to approximately the specified virtual memory usage.
Units are GB or MB (12GB, 12000MB). 59
3349 1
3350 1 33 14 fml_bg_max_mem 1 0 0 0 0 0 -1 -1 3 8GB 3 8GB 0  -1 -1 128 Limit formal engines to approximately the specified virtual memory usage in the backup grid.
Units are GB or MB (12GB, 12000MB). 59
3351 1
3352 1 34 12 fml_max_time 0 0 0 0 0 0 -1 -1 3 12H 3 12H 0  -1 -1 129 Limit check_fv call to specified time. Negative time means no limit.
Units in seconds(S), minutes(M) or hours(H) (e.g. 37M, 12H). 59
3353 1
3354 1 35 23 fml_property_time_limit 0 0 0 0 0 0 -1 -1 2 -1 2 -1 0  -1 -1 142 Limit check_fv call per property to specified time. Negative time means no limit.
Units in seconds(S), minutes(M) or hours(H) (e.g. 37M, 12H). 59
3355 1
3356 1 36 17 debug_cc_max_time 0 0 0 0 0 0 -1 -1 2 1M 2 1M 0  -1 -1 129 Limit debug_cc call to specified time. Negative time means no limit.
Units in seconds(S), minutes(M) or hours(H) (e.g. 37M, 12H). 59
3357 1
3358 1 37 23 fml_progress_time_limit 0 0 0 0 0 0 -1 -1 3 -1H 3 -1H 0  -1 -1 142 Limit check_fv call to specified unproductive time. Negative time means no limit.
Units in seconds(S), minutes(M) or hours(H) (e.g. 37M, 12H). 59
3359 1
3360 1 38 14 fml_coi_method 0 0 0 0 0 0 -1 -1 20 scheduled_properties 20 scheduled_properties 35 scheduled_properties all_properties -1 -1 50 Limit check_fv to run all or scheduled properties. 59
3361 1
3362 1 39 14 fml_orc_tactic 0 0 0 0 0 0 -1 -1 10 prop_check 10 prop_check 0  -1 -1 62 The check_fv call will use the specified orchestration tactic. 59
3363 1
3364 1 40 15 fml_effort_data 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 62 The check_fv call will use the specified orchestration tactic. 59
3365 1
3366 1 41 22 fml_dynamic_orc_tactic 1 0 0 0 0 0 -1 -1 7 default 7 default 0  -1 -1 51 Variable to control dynamic orchestration features. 59
3367 1
3368 1 42 27 fml_navigator_display_msgid 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 85 Display the specified message id while in the Navigator as a pop-up when encountered. 59
3369 1
3370 1 43 26 fml_navigator_ignore_msgid 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 84 Ignore the specified message id while in a Navigator task (does not show in pop-up). 59
3371 1
3372 1 44 20 fml_quiet_trace_mode 1 0 0 0 0 0 -1 -1 7 default 7 default 0  -1 -1 55 Which quiet-trace algorithm to use.  default or unroll. 59
3373 1
3374 1 45 25 fml_prop_result_verbosity 0 1 0 0 0 0 -1 -1 7 changed 7 changed 22 none converged changed -1 -1 97 Verbosity for check_fv PROP_I_RESULT messages: None, property convergences, or all status changes 59
3375 1
3376 1 46 9 seq_map_x 1 0 0 0 0 0 -1 -1 4 none 4 none 28 none zero one bestmatch safe -1 -1 38 Internal Var to track is map X enabled 59
3377 1
3378 1 47 14 seq_map_x_curr 1 0 0 0 0 0 -1 -1 4 none 4 none 28 none zero one bestmatch safe -1 -1 38 Internal Var to track is map X enabled 59
3379 1
3380 1 48 9 seq_map_u 1 0 0 0 0 0 -1 -1 4 none 4 none 28 none zero one bestmatch safe -1 -1 45 Internal Var to track is map undriven enabled 59
3381 1
3382 1 49 14 seq_map_u_curr 1 0 0 0 0 0 -1 -1 4 none 4 none 28 none zero one bestmatch safe -1 -1 45 Internal Var to track is map undriven enabled 59
3383 1
3384 1 50 28 seq_custom_solve_script_file 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 48 Provides a file name with custom recipe for SEQ. 59
3385 1
3386 1 51 16 seq_flow_version 1 0 0 0 0 0 -1 -1 2 v3 2 v3 11 v1 v2 v3 v4 -1 -1 46 Controls the version of the SEQ orchestration. 59
3387 1
3388 1 52 16 seq_grid_options 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 30 Provides grid options for SEQ. 59
3389 1
3390 1 53 18 seq_grid_copy_logs 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 22 Copy logs from workers 59
3391 1
3392 1 54 15 seq_sim_options 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 45 Provides options to simulation in SEQ recipe. 59
3393 1
3394 1 55 18 seq_solver_options 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 42 Provides options to solvers in SEQ recipe. 59
3395 1
3396 1 56 25 seq_decompose_save_prefix 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
3397 1
3398 1 57 23 seq_decompose_save_path 1 0 0 0 0 0 -1 -1 1 . 1 . 0  -1 -1 0  59
3399 1
3400 1 58 12 seq_prop_app 1 0 0 0 0 0 -1 -1 2 fv 2 fv 6 fv seq -1 -1 0  59
3401 1
3402 1 59 13 seq_flow_type 1 0 0 0 0 0 -1 -1 5 split 5 split 18 normal split phase -1 -1 0  59
3403 1
3404 1 60 15 seq_prev_recipe 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
3405 1
3406 1 61 17 dashboard_project 1 1 0 0 0 0 -1 -1 10 defaultPrj 10 defaultPrj 0  -1 -1 37 The project name for Formal Dashboard 59
3407 1
3408 1 62 15 dashboard_block 1 1 0 0 0 0 -1 -1 10 defaultBlk 10 defaultBlk 0  -1 -1 35 The block name for Formal Dashboard 59
3409 1
3410 1 63 16 dashboard_design 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 36 The design name for Formal Dashboard 59
3411 1
3412 1 64 16 fsv_flow_version 1 0 0 0 0 0 -1 -1 2 v3 2 v3 8 v1 v2 v3 -1 -1 46 Controls the version of the FSV orchestration. 59
3413 1
3414 1 65 16 fxp_flow_version 1 0 0 0 0 0 -1 -1 2 v3 2 v3 8 v1 v2 v3 -1 -1 46 Controls the version of the FXP orchestration. 59
3415 1
3416 1 66 17 fusa_flow_version 1 0 0 0 0 0 -1 -1 2 v3 2 v3 8 v1 v2 v3 -1 -1 47 Controls the version of the FuSa orchestration. 59
3417 1
3418 1 67 13 fusa_run_mode 0 0 0 0 0 0 -1 -1 10 structural 10 structural 33 structural control observe detect -1 -1 34 Determines the FuSa checking mode. 59
3419 1
3420 1 68 21 fusa_structural_point 1 0 0 0 0 0 -1 -1 7 observe 7 observe 25 observe detect structural -1 -1 40 Controls the way Fusa Structural is run. 59
3421 1
3422 1 69 10 fml_effort 0 0 0 0 0 0 -1 -1 7 default 7 default 42 default high bug_hunting discovery userorc -1 -1 44 Specifies formal orchestration effort level. 59
3423 1
3424 1 70 12 fml_orc_eval 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 41 Debug command for FV backend to evaluate. 59
3425 1
3426 1 71 27 fml_export_eprediction_data 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 39 Location to save profiling information. 59
3427 1
3428 1 72 23 fml_cc_structural_check 0 0 0 0 0 0 -1 -1 4 path 4 path 14 path none full -1 -1 285 Control the structural check in connectivity checks.
   none - switch off the structural traversal.
   full - structural traversal for enable-destination path as well as the source-destination path.
   path - this is default. It will check for the source-destination path connectivity. 59
3429 1
3430 1 73 19 fml_cc_check_prefix 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 66 Control the check name in connectivity checks by adding a prefix.
 59
3431 1
3432 1 74 14 fml_old_server 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 50 the name of yoda server for caching and dashboard. 59
3433 1
3434 1 75 21 fml_caching_s3_bucket 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 46 Configure the S3 bucket to be used for caching 59
3435 1
3436 1 76 21 fml_caching_extra_key 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 35 the extra key for database storage. 59
3437 1
3438 1 77 22 fml_caching_local_save 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 25 directory for local save. 59
3439 1
3440 1 78 23 fml_caching_local_reuse 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 26 directory for local reuse. 59
3441 1
3442 1 79 20 fml_effort_switch_to 1 0 0 0 0 0 -1 -1 0  0  25 bughunting high discovery -1 -1 58 To which effort level to switch from current effort level. 59
3443 1
3444 1 80 26 fml_lp_constraint_strategy 1 0 0 0 0 0 -1 -1 7 disable 7 disable 14 enable disable -1 -1 72 LP constraints will try to neutralize the isolation and retention cells. 59
3445 1
3446 1 81 24 fml_hier_instance_prefix 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 38 instance path name w.r.t. root module. 59
3447 1
3448 1 82 29 fml_impl_hier_instance_prefix 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 45 instance path name w.r.t. root module (impl). 59
3449 1
3450 1 83 23 seq_map_array_delimiter 1 0 0 0 0 0 -1 -1 3 []_ 3 []_ 0  -1 -1 15 array delimiter 59
3451 1
3452 1 84 23 seq_map_file_auto_regex 1 0 0 0 0 0 -1 -1 25 \[([a-zA-Z]+[^][]*)\] .\1 25 \[([a-zA-Z]+[^][]*)\] .\1 0  -1 -1 40 automatic renaming rule for mapping file 59
3453 1
3454 1 85 22 fml_max_time_per_fault 0 0 0 0 0 0 -1 -1 3 12H 3 12H 0  -1 -1 164 Limit time of exploration of each fault in high effort to specified time. Negative time means no limit.
Units in seconds(S), minutes(M) or hours(H) (e.g. 37M, 12H). 59
3455 1
3456 1 86 20 fml_fta_flow_version 1 0 0 0 0 0 -1 -1 2 v3 2 v3 0  -1 -1 32 FTA flow version - v1, v2 and v3 59
3457 1
3458 1 87 17 fml_fta_run_state 1 0 0 0 0 0 -1 -1 3 all 3 all 13 lw all LW ALL -1 -1 36 Controls the states to be run in FTA 59
3459 1
3460 1 88 26 fml_fta_lightweight_recipe 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 31 Lightweight recipe for FTA flow 59
3461 1
3462 1 89 24 fml_trace_explore_glopts 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 50 Internal. Pass options for Galil in trace explore. 59
3463 1
3464 1 90 30 fml_cov_exclude_unr_from_score 1 0 0 0 0 0 -1 -1 7 default 7 default 0  -1 -1 58 Excludes unreachable coverage goals from score computation 59
3465 1
3466 1 91 31 fml_cov_score_computation_scope 1 0 0 0 0 0 -1 -1 7 default 7 default 0  -1 -1 41 Sets scope for coverage score computation 59
3467 1
3468 1 92 34 fml_fta_enable_const_prop_activate 1 0 0 0 0 0 -1 -1 7 default 7 default 0  -1 -1 76 Enables constant propagation during structural analysis for fault activation 59
3469 1
3470 1 93 16 fpv_flow_version 1 0 0 0 0 0 -1 -1 2 v6 2 v6 17 v1 v2 v3 v4 v5 v6 -1 -1 46 Controls the version of the FPV orchestration. 59
3471 1
3472 1 94 19 fpv_bh_flow_version 1 0 0 0 0 0 -1 -1 2 v2 2 v2 5 v1 v2 -1 -1 58 Controls the version of the FPV bug-hunting orchestration. 59
3473 1
3474 1 95 12 fml_orc_mode 1 0 0 0 0 0 -1 -1 7 default 7 default 18 aggressive default -1 -1 47 Controls the strategy of the FPV orchestration. 59
3475 1
3476 1 96 16 frv_flow_version 1 0 0 0 0 0 -1 -1 2 v3 2 v3 11 v2 v3 v4 v5 -1 -1 46 Controls the version of the FRV orchestration. 59
3477 1
3478 1 97 15 cc_flow_version 1 0 0 0 0 0 -1 -1 2 v3 2 v3 8 v2 v3 v4 -1 -1 45 Controls the version of the CC orchestration. 59
3479 1
3480 1 98 16 fca_flow_version 1 0 0 0 0 0 -1 -1 2 v3 2 v3 8 v1 v2 v3 -1 -1 46 Controls the version of the FCA orchestration. 59
3481 1
3482 1 99 21 fusa_fca_flow_version 1 0 0 0 0 0 -1 -1 2 v3 2 v3 8 v1 v2 v3 -1 -1 76 Controls the version of FCA orchestration used in FUSA controllability flow. 59
3483 1
3484 1 100 24 formal_core_flow_version 1 0 0 0 0 0 -1 -1 2 v2 2 v2 8 v1 v2 v3 -1 -1 54 Controls the version of the formal core orchestration. 59
3485 1
3486 1 101 23 fml_lpf_power_signalset 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 61 <Power Domain Name>,<Power Down Signal> colon separated list. 59
3487 1
3488 1 102 21 fml_cov_alt_hier_file 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 148 Supplies tool with an alternate path for the hier_file to be procesed when fml_cov_override_db_opt is false and simulation hier file is inaccesible. 59
3489 1
3490 1 103 16 fml_license_mode 0 1 0 0 0 0 -1 -1 9 fml_elite 6 fml_fv 35 fml_fv fml_ultra fml_base fml_elite -1 -1 20 Formal license mode. 59
3491 1
3492 1 104 27 fml_incr_bind_simon_options 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 95 Allow passing a simon option file during incremental bind in add_sva_property and bind_checker. 59
3493 1
3494 1 105 15 seq_latch_scope 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 42 Seq latch scope for latch instrumentation. 59
3495 1
3496 1 106 28 fml_property_extension_clock 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 159 Clock override to be used for property extension (default is property clock). This must be a user specified clock signal created with the create_clock command. 59
3497 1
3498 1 107 23 fml_lp_query_prefix_top 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 80 String to be prefixed before the top in the output of lp related query commands. 59
3499 1
3500 1 108 24 fml_lp_query_replace_top 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 65 String to replace top in the output of lp related query commands. 59
3501 1
3502 1 109 14 fml_enable_abs 0 0 0 0 0 0 -1 -1 7 default 7 default 0  -1 -1 30 Enables automatic abstraction. 59
3503 1
3504 1 110 33 fml_delay_property_checking_clock 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 113 Clock to be used with fml_delay_property_checking. If unspecified, the formal reference clock is used by default. 59
3505 1
3506 1 111 25 fml_cond_proven_status_on 0 0 0 0 0 0 -1 -1 3 off 3 off 19 off vacuity witness -1 -1 240 Enables 'conditionally proven' property status.
'off' - disabled
'vacuity' - 'non_vacuous' vacuity status is required for 'proven' overall property status
'witness' - 'covered' witness status is required for 'proven' overall property status 59
3507 1
3508 1 112 28 fml_cc_proven_vacuity_status 0 0 0 0 0 0 -1 -1 12 inconclusive 12 inconclusive 38 inconclusive nonvacuous condnonvacuous -1 -1 67 Allows user to configure proven vacuity status on abstracted model. 59
3509 1
3510 1 113 27 fml_parent_signoff_fpv_task 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 64 Sets the parent FPV task from where compute_signoff was invoked. 59
3511 1
3512 1 114 22 fusa_no_progress_limit 0 0 0 0 0 0 -1 -1 2 -1 2 -1 0  -1 -1 155 Skip fault if there is no progress for the specified time limit. Negative time means no limit.
Units in seconds(S), minutes(M) or hours(H) (e.g. 37M, 12H). 59
3513 1
3514 1 115 21 seq_no_progress_limit 0 0 0 0 0 0 -1 -1 2 -1 2 -1 0  -1 -1 155 Skip proof if there is no progress for the specified time limit. Negative time means no limit.
Units in seconds(S), minutes(M) or hours(H) (e.g. 37M, 12H). 59
3515 1
3516 1 116 24 fusa_default_post_recipe 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 55 A post sub-recipe to try after original default recipe. 59
3517 1
3518 1 117 20 seq_use_bit_rewrites 1 0 0 0 0 0 -1 -1 4 none 4 none 25 none def med heavy expert -1 -1 34 Type of bit rewrites to use in SEQ 59
3519 1
3520 1 118 20 seq_ubh_bit_rewrites 1 0 0 0 0 0 -1 -1 4 none 4 none 25 none def med heavy expert -1 -1 38 Type of rewrites to use for UBH in SEQ 59
3521 1
3522 1 119 15 seq_base_solver 1 0 0 0 0 0 -1 -1 4 orig 4 orig 45 orig heavy bughunter okm_7 okm_7u expert ext2 -1 -1 25 Base solver to use in SEQ 59
3523 1
3524 1 120 19 seq_ubh_base_solver 1 0 0 0 0 0 -1 -1 5 heavy 5 heavy 45 orig heavy bughunter okm_7 okm_7u expert ext2 -1 -1 33 Base solver to use for UBH in SEQ 59
3525 1
3526 1 121 12 seq_ubh_mode 1 0 0 0 0 0 -1 -1 4 high 4 high 20 none low high oracle -1 -1 38 Upfront bug hunting mode to use in SEQ 59
3527 1
3528 1 122 15 seq_ubh_timeout 1 0 0 0 0 0 -1 -1 2 1H 2 1H 0  -1 -1 100 Time limit for SEQ upfront bug hunting.
Units in seconds(S), minutes(M) or hours(H) (e.g. 37M, 12H). 59
3529 1
3530 1 123 22 seq_ubh_approx_timeout 1 0 0 0 0 0 -1 -1 3 17M 3 17M 0  -1 -1 117 Approx Time limit per cycle for SEQ upfront bug hunting.
Units in seconds(S), minutes(M) or hours(H) (e.g. 37M, 12H). 59
3531 1
3532 1 124 14 seq_bh_options 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 42 Options for bug hunting engines in SEQ App 59
3533 1
3534 1 125 17 seq_cg_ref_prefix 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 41 Set the reference prefix for clock gating 59
3535 1
3536 1 126 15 seq_bh_hit_type 1 0 0 0 0 0 -1 -1 7 longest 7 longest 14 longest random -1 -1 41 Bughunting counter example trace hit type 59
3537 1
3538 1 127 22 fml_fta_alt_config_dir 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 107 Specify alternate directory path from where to pick up certitude_config.cer, certitude_hdl_files.cer files. 59
3539 1
3540 1 128 12 fusa_fcc_opt 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 76 Specify options to be passed with Fault Campaign Compiler for SFF based flow 59
3541 1
3542 1 129 29 fml_cov_signoff_analysis_type 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 115 Sets the current analysis type so that the appropriate anotations can be saved in the respective coverage database. 59
3543 1
3544 1 130 18 fml_lw_coi_oc_time 1 0 0 0 0 0 -1 -1 2 5M 2 5M 0  -1 -1 153 Limit deadcode analysis during COI analysis to specified time. Negative time means no limit.
Units in seconds(S), minutes(M) or hours(H) (e.g. 37M, 12H). 59
3545 1
3546 1 131 26 fml_cov_auto_scaling_level 1 0 0 0 0 0 -1 -1 7 default 7 default 0  -1 -1 80 Enables automatic scaling up of COV app. Supported levels are low, default, high 59
3547 1
3548 1 132 19 fta_max_proven_time 1 0 0 0 0 0 -1 -1 3 12H 3 12H 0  -1 -1 119 Limit time of exploration of proven FPV properties in FTA.
Units in seconds(S), minutes(M) or hours(H) (e.g. 37M, 12H). 59
3549 1
3550 1 133 20 fta_max_inconcl_time 1 0 0 0 0 0 -1 -1 3 24H 3 24H 0  -1 -1 125 Limit time of exploration of inconclusive FPV properties in FTA.
Units in seconds(S), minutes(M) or hours(H) (e.g. 37M, 12H). 59
3551 1
3552 1 134 16 fta_seq_dbg_inst 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 80 Instance(s) to be used for generating checkers for doing observability analysis. 59
3553 1
3554 1 135 24 fusa_engine_timeout_list 1 0 0 0 0 0 -1 -1 12 300 900 1800 12 300 900 1800 0  -1 -1 66 Specify the timeout list for the FuSa engines in the flow mode v3. 59
3555 1
3556 1 136 14 fv_waivers_dir 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 34 Keeping backup of all waiver files 59
3557 1
3558 1 137 22 fvorc_s6_time_per_call 1 0 0 0 0 0 -1 -1 4 120S 4 120S 0  -1 -1 131 Limit userorc s6 call to specified time. Negative time means no limit.
Units in seconds(S), minutes(M) or hours(H) (e.g. 37M, 12H). 59
3559 1
3560 1 138 24 fvorc_s6_length_per_call 1 0 0 0 0 0 -1 -1 2 10 2 10 0  -1 -1 55 Call userorc s6 on traces greater than specified length 59
3561 1
3562 1 139 18 fvorc_effort_order 1 0 0 0 0 0 -1 -1 3 seq 3 seq 0  -1 -1 54 Order of execution of userorc and the specified effort 59
3563 1
3564 1 140 26 fvorc_include_effort_level 1 0 0 0 0 0 -1 -1 5 false 5 false 0  -1 -1 35 Include effort level to the userorc 59
3565 1
3566 1 141 26 fml_enable_auto_concurrent 0 1 0 0 0 0 -1 -1 0  0  0  -1 -1 393 If turned on, automatically convert immediate properties of the usage specified to concurrent properties based on the reference clock.
Options are 'default', 'all' or a space-separated list of 'assert', 'assume', and/or 'cover' such as 'assume cover'. 'default' is 'assert cover'.
Applied globally when the formal model is built.
See 'fvedit -concurrent' and 'fvedit -immediate_to_concurrent'. 59
3567 1
3568 1 142 18 fusa_save_fdb_incr 1 1 0 0 0 0 -1 -1 2 1H 2 1H 0  -1 -1 145 Saves results incrementally in FDB when Formal analysis is ongoing.
Units in minutes(M) or hours(H) (e.g. 10M, 12H). Minimum value should be 10M. 59
3569 1
3570 1 143 18 fca_incr_excl_time 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 81 Controls the timestamp to call save exclusion functionality in incremental mode.  59
3571 1
3572 1 144 15 fml_signoff_dir 1 0 0 0 0 0 -1 -1 14 vcf_signoff_db 14 vcf_signoff_db 0  -1 -1 59 Stores the value of the signoff_db option to signoff_check. 59
3573 1
3574 1 145 20 fta_auto_scale_level 1 0 0 0 0 0 -1 -1 7 default 7 default 12 default high -1 -1 38 Specifies FTA auto_scale effort level. 59
3575 1
3576 1 146 20 fca_on_the_fly_model 1 0 0 0 0 0 -1 -1 2 v1 2 v1 0  -1 -1 37 FCA on the fly model version - v1, v2 59
3577 1
3578 1 147 20 fta_fault_effort_low 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 47 FTA fault set to be instrumented in low effort. 59
3579 1
3580 1 148 20 fta_fault_effort_med 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 50 FTA fault set to be instrumented in medium effort. 59
3581 1
3582 1 149 21 fta_fault_effort_high 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 48 FTA fault set to be instrumented in high effort. 59
3583 1
3584 1 150 17 fv_debug_save_dir 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 38 directory to save orc_perf_debug data. 59
3585 1
3586 1 151 18 seq_e6_base_solver 1 0 0 0 0 0 -1 -1 5 heavy 5 heavy 45 orig heavy bughunter okm_7 okm_7u expert ext2 -1 -1 25 Base solver for e6 engine 187 0 59
3587 2
3588 2 0 24 fml_conflict_check_depth 0 0 0 0 0 0 2 2 0  0  0  -1 -1 53 Check for conflicting constraints upto a given depth. 59
3589 2
3590 2 1 30 fml_cc_separate_inout_handling 1 0 0 0 0 0 2 2 0  0  0  0 2 181 0 - old flow with 1 CC graph for all src/dest signals1 - separate CC graphs for each inout src/dest signal + 1 for others2 - 1 CC graph for all inout src/dest signals + 1 for others 59
3591 2
3592 2 2 29 fml_cc_snip_source_and_enable 1 0 0 0 0 0 1 1 0  0  0  0 2 106 0 - old flow with NO snipping1 - Snip source for each property2 - Snip source and enable for each property 59
3593 2
3594 2 3 27 fml_multi_path_flow_version 1 0 0 0 0 0 0 0 0  0  0  0 1 53 0 - old flow using nldm1 - New flow using boost graph 59
3595 2
3596 2 4 28 fml_skip_lower_depth_msg_ext 1 0 0 0 0 0 3 3 0  0  0  0 3 183 When 1, do not send BMC_DEPTH messages to tw client if any higher depth message already sent. When 2, combine proven, falsified and solvetime messages at the end. When 3, both enabled 59
3597 2
3598 2 5 32 fml_progress_db_reduce_msg_level 1 0 0 0 0 0 0 0 0  0  0  0 15 531 Control which messages to store in progress reporting DB. It is treated as a bit-vector.  Value 0 (all bits 0) - allow all messages Bit 1 set - disallow all messages.  Bit 2 set - disallow job related messages. report_fml_jobs will not work Bit 3 set - disallow engine related messages. report_fml_engines will not work. Successful engine will not be tracked in propDB/GUI. Depth vs time graphs wont be available. Bit 4 set - disallow host related messages. report_fml_hosts will not work. Grid worker graphs will not be available. 59
3599 2
3600 2 6 23 fml_deadend_check_depth 0 0 0 0 0 0 50 50 0  0  0  -1 -1 86 Control the max depth for a deadend, that is, do not report deadends of longer length. 59
3601 2
3602 2 7 24 fml_jobs_alert_threshold 0 0 0 0 0 0 30 30 0  0  0  0 100 52 Threshold to control printing of job alert messages. 59
3603 2
3604 2 8 28 fml_jobs_alert_init_num_jobs 1 0 0 0 0 0 8 8 0  0  0  1 2147483647 73 Number of completed jobs at which we start checking for alert situations. 59
3605 2
3606 2 9 19 fml_cc_autobbox_log 0 0 0 0 0 0 0 0 0  0  0  0 3 388 Auto Black Box logging level0 - No Debug Logs1 - Module level log. cc_modules.txt and cc_bbox_modules.txt are dumped2 - Module and instance level log. cc_modules.txt, cc_bbox_modules.txt,cc_instances.txt and cc_bbox_instancees.txt are dumped3 - Module, instance and signal level log. cc_modules.txt, cc_bbox_modules.txt,cc_instances.txt, cc_bbox_instances.txt and cc_signal.txt are dumped 59
3607 2
3608 2 10 28 fml_cc_extraction_batch_size 1 0 0 0 0 0 0 0 0  0  0  0 2147483647 346 Break sources and destinations in groups to extract connections incrementallyControl the number of source destination pairs to run at once0 - Run all connection extractions at once'n' - Split connection extraction in groups of n source X total destination pairs in case of collections or instances and n 1 X 1 source destination pairs for signals 59
3609 2
3610 2 11 19 fml_bughunting_mode 1 0 0 0 0 0 0 0 0  0  0  0 10 60 The handle to control different modes of bug hunting effort. 59
3611 2
3612 2 12 19 fml_bh_display_path 1 0 0 0 0 0 0 0 0  0  0  0 1 35 Display path in bug hunting reports 59
3613 2
3614 2 13 20 fml_bh_display_phase 1 0 0 0 0 0 20 20 0  0  0  -1 2147483647 74 Display selected hits whose phase is greater than equal to specified phase 59
3615 2
3616 2 14 11 fml_he_mode 1 0 0 0 0 0 0 0 0  0  0  0 100 53 The handle to control different modes of high effort. 59
3617 2
3618 2 15 21 worker_script_version 1 0 0 0 0 0 0 0 0  0  0  0 2 39 Version of script that invokes workers. 59
3619 2
3620 2 16 12 gridmem_mode 1 0 0 0 0 0 1 1 0  0  0  0 100 63 Control orchestration of multiple grids with increasing memory. 59
3621 2
3622 2 17 12 fml_vwr_mode 1 0 0 0 0 0 -1 -1 0  0  0  -1 31 76 The handle to specify which vacuity and witness inference rules are enabled. 59
3623 2
3624 2 18 17 fml_learn_verbose 1 0 0 0 0 0 0 0 0  0  0  0 10 65 Controls the verbocity of messages during check_fv in learn mode. 59
3625 2
3626 2 19 23 fml_caching_inv_handler 1 0 0 0 0 0 1 1 0  0  0  0 1 78 Different modes of invariant handling in RMA. Possible values 0, 1. Default 0. 59
3627 2
3628 2 20 19 fml_upfront_timeout 1 0 0 0 0 0 1 1 0  0  0  -1 10000 57 The timeout to use to wait for workers when a run starts. 59
3629 2
3630 2 21 12 fml_apt_mode 1 0 0 0 0 0 0 0 0  0  0  0 2147483647 61 Set apt mode to select backend heuristic (0-2^31). Default 0. 59
3631 2
3632 2 22 12 fml_oct_mode 1 0 0 0 0 0 1977 1977 0  0  0  0 2047 84 Set oct mode to select backend heuristic with octopus solver (0-2047). Default 1977. 59
3633 2
3634 2 23 13 fml_oct_point 1 0 0 0 0 0 9 9 0  0  0  1 30 64 Set oct point to select the range of oct-mode (1-30). Default 9. 59
3635 2
3636 2 24 20 fml_worker_threshold 1 0 0 0 0 0 1 1 0  0  0  -1 10000 64 Minimum number of workers to activate many-worker orchestration. 59
3637 2
3638 2 25 27 fml_worker_cpuload_warn_pct 0 0 0 0 0 0 120 120 0  0  0  0 1000 103 Generate a warning if load per core percentage on any worker hosts exceed the given value. Default: 120 59
3639 2
3640 2 26 26 fml_worker_memory_warn_pct 0 0 0 0 0 0 98 98 0  0  0  0 1000 100 Generate a warning if used memory percentage on any worker hosts exceed the given value. Default: 98 59
3641 2
3642 2 27 24 fml_num_worker_rand_seed 1 0 0 0 0 0 0 0 0  0  0  -1 -1 68 The number of workers to use random seed in bug hunting effort mode. 59
3643 2
3644 2 28 27 fml_deadend_check_maxcycles 0 0 0 0 0 0 500 500 0  0  0  -1 -1 67 Control the total number of cycles for which deadend engine is run. 59
3645 2
3646 2 29 30 fml_deadend_check_max_deadends 0 0 0 0 0 0 20 20 0  0  0  -1 -1 37 Max number of deadends to search for. 59
3647 2
3648 2 30 29 fml_formal_core_verbose_level 0 0 0 0 0 0 1 1 0  0  0  0 2 45 Print messages as formal core gets generated. 59
3649 2
3650 2 31 21 fml_icm_explore_depth 1 0 0 0 0 0 1 1 0  0  0  1 -1 25 Control the depth for ICM 59
3651 2
3652 2 32 13 fml_max_trace 0 0 0 0 0 0 1 1 0  0  0  -1 -1 98 The number of unique counter-examples will be limited to this number for each falsified assertion. 59
3653 2
3654 2 33 11 fml_min_unk 0 0 0 0 0 0 0 0 0  0  0  -1 -1 77 The call check_fv will terminate after this amount of unknowns being reached. 59
3655 2
3656 2 34 19 fml_max_proof_depth 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 40 Set the specified maximum bounded depth. 59
3657 2
3658 2 35 27 fml_tw_delay_exit_countdown 1 0 0 0 0 0 -1 -1 0  0  0  0 2147483647 113 Maximum delay allowed to merge invariant from last proven job before exiting TW backend. (1 countdown == 0.1 sec) 59
3659 2
3660 2 36 23 fml_learn_nfs_wait_time 1 0 0 0 0 0 10 10 0  0  0  -1 -1 50 Set NFS wait time for files related to learn mode. 59
3661 2
3662 2 37 19 fml_invalidate_mode 1 0 0 0 0 0 0 0 0  0  0  0 1 0  59
3663 2
3664 2 38 13 seq_bmc_depth 0 0 0 0 0 0 100 100 0  0  0  2 100000 47 Provides the upper bound for BMC in SEQ recipe. 59
3665 2
3666 2 39 19 seq_root_cause_size 0 0 0 0 0 0 6 6 0  0  0  0 100 50 Provides the max size of the SEQ root cause groups 59
3667 2
3668 2 40 22 seq_timeout_multiplier 1 0 0 0 0 0 1 1 0  0  0  1 -1 63 This value is used to increase the timeout for each engine call 59
3669 2
3670 2 41 18 seq_conflict_limit 1 0 0 0 0 0 150000 150000 0  0  0  -1 -1 54 Provides a deterministic conflict limit for SEQ recipe 59
3671 2
3672 2 42 19 seq_decompose_depth 1 0 0 0 0 0 6 6 0  0  0  0 100000 60 Provides a upper bound BMC for decompose step in SEQ recipe. 59
3673 2
3674 2 43 20 seq_decompose_effort 1 0 0 0 0 0 2 2 0  0  0  2 10 58 Provides an effort level for decompose step in SEQ recipe. 59
3675 2
3676 2 44 18 seq_resource_limit 1 0 0 0 0 0 3600 3600 0  0  0  -1 -1 55 Provides a deterministic resource limit for SEQ recipe. 59
3677 2
3678 2 45 16 seq_sim_maxcycle 1 0 0 0 0 0 300 300 0  0  0  -1 -1 70 Provides an upper bound to number of simulation cycles for SEQ recipe. 59
3679 2
3680 2 46 15 seq_trim_effort 1 0 0 0 0 0 2 2 0  0  0  2 10 40 Provides an effort level for SEQ recipe. 59
3681 2
3682 2 47 30 seq_decompose_refine_threshold 1 0 0 0 0 0 0 0 0  0  0  0 -1 55 Minimum number of splits to induce an eager refinement. 59
3683 2
3684 2 48 16 seq_dynamic_rate 1 0 0 0 0 0 1 1 0  0  0  1 -1 89 The ratio of inconlusive goals to requested workers to control the dynamic orchestration. 59
3685 2
3686 2 49 14 seq_mem_abs_bw 1 0 0 0 0 0 512 512 0  0  0  0 -1 54 Provides the starting bitwidth for memory abstraction. 59
3687 2
3688 2 50 15 seq_mult_abs_bw 1 0 0 0 0 0 8 8 0  0  0  0 -1 58 Provides the starting bitwidth for multiplier abstraction. 59
3689 2
3690 2 51 14 seq_add_abs_bw 1 0 0 0 0 0 8 8 0  0  0  0 -1 53 Provides the starting bitwidth for adder abstraction. 59
3691 2
3692 2 52 14 seq_sub_abs_bw 1 0 0 0 0 0 8 8 0  0  0  0 -1 58 Provides the starting bitwidth for subtractor abstraction. 59
3693 2
3694 2 53 14 seq_div_abs_bw 1 0 0 0 0 0 8 8 0  0  0  0 -1 55 Provides the starting bitwidth for divider abstraction. 59
3695 2
3696 2 54 14 seq_mod_abs_bw 1 0 0 0 0 0 8 8 0  0  0  0 -1 55 Provides the starting bitwidth for modulus abstraction. 59
3697 2
3698 2 55 18 seq_counter_abs_bw 1 0 0 0 0 0 8 8 0  0  0  0 -1 55 Provides the starting bitwidth for counter abstraction. 59
3699 2
3700 2 56 27 seq_decompose_explore_depth 1 0 0 0 0 0 8 8 0  0  0  0 100000 49 The depth to explore during decompose to find CEX 59
3701 2
3702 2 57 24 seq_grid_idle_time_limit 0 0 0 0 0 0 14400 14400 0  0  0  0 -1 50 Provides the idle time limit for each grid worker. 59
3703 2
3704 2 58 28 seq_map_command_config_flags 1 0 0 0 0 0 0 0 0  0  0  0 2147483647 57 Used to mark the changes of SEQ command and configuration 59
3705 2
3706 2 59 24 seq_save_proofs_interval 1 0 0 0 0 0 300 300 0  0  0  0 -1 43 Interval in seconds between two save proofs 59
3707 2
3708 2 60 25 seq_send_monitor_interval 1 0 0 0 0 0 5 5 0  0  0  0 -1 44 Interval in seconds between two host updates 59
3709 2
3710 2 61 24 seq_send_maxmem_interval 1 0 0 0 0 0 120 120 0  0  0  0 -1 50 Interval in seconds between two max memory updates 59
3711 2
3712 2 62 24 seq_decompose_time_limit 1 0 0 0 0 0 0 0 0  0  0  0 -1 44 Approximate time limit for Decompose for SEQ 59
3713 2
3714 2 63 17 seq_verbose_level 0 0 0 0 0 0 2 2 0  0  0  0 2 43 Verbosity level for check_fv in SEQ/FXP app 59
3715 2
3716 2 64 15 seq_debug_level 1 0 0 0 0 0 0 0 0  0  0  0 2 42 Debug level for check_fv in SEQ based Apps 59
3717 2
3718 2 65 17 fsv_verbose_level 0 0 0 0 0 0 2 2 0  0  0  0 2 39 Verbosity level for check_fv in FSV app 59
3719 2
3720 2 66 21 fsv_max_num_casesplit 0 0 0 0 0 0 10 10 0  0  0  0 100 33 Max number of parallel casesplits 59
3721 2
3722 2 67 21 fsv_bbox_conn_version 0 0 0 0 0 0 1 1 0  0  0  1 2 65 Controls the version of the connectivity analysis of fsv_blackbox 59
3723 2
3724 2 68 21 fsv_bbox_impl_version 0 0 0 0 0 0 1 1 0  0  0  1 2 67 Controls the version of the implementation of the secure blackboxes 59
3725 2
3726 2 69 14 fsv_bb_version 1 0 0 0 0 0 1 1 0  0  0  1 2 68 Controls the version of the formal modeling of the secure blackboxes 59
3727 2
3728 2 70 17 fca_incr_excl_pct 1 1 0 0 0 0 0 0 0  0  0  1 100 118 Controls the percentage value for coverage goals completion to call save exclusion functionality in incremental mode.  59
3729 2
3730 2 71 18 fusa_verbose_level 0 0 0 0 0 0 2 2 0  0  0  0 2 40 Verbosity level for check_fv in FuSa app 59
3731 2
3732 2 72 22 fusa_max_num_casesplit 0 0 0 0 0 0 10 10 0  0  0  0 100 33 Max number of parallel casesplits 59
3733 2
3734 2 73 25 fml_exit_percentage_limit 0 0 0 0 0 0 100 100 0  0  0  0 100 66 Terminate check_fv after hitting specified percentage convergence. 59
3735 2
3736 2 74 23 seq_no_progress_timeout 1 0 0 0 0 0 10800 10800 0  0  0  300 -1 115 Automatically refine when there is no progress for the given timeout and less than the specified inconclusive goals 59
3737 2
3738 2 75 25 seq_no_progress_max_goals 1 0 0 0 0 0 0 0 0  0  0  0 -1 115 Automatically refine when there is no progress for the given timeout and less than the specified inconclusive goals 59
3739 2
3740 2 76 21 seq_bughunt_rand_seed 1 0 0 0 0 0 123456 123456 0  0  0  0 -1 28 Random seed for bughunt flow 59
3741 2
3742 2 77 18 seq_minimize_trace 1 0 0 0 0 0 1 1 0  0  0  0 3 58 Minimize CEX traces (none, plain, ternary, ternaryComplex) 59
3743 2
3744 2 78 19 fml_stop_on_failure 0 0 0 0 0 0 0 0 0  0  0  0 -1 62 The number of failures after which check_fv should be stopped. 59
3745 2
3746 2 79 26 fml_cov_fast_active_effort 0 0 0 0 0 0 1 1 0  0  0  1 3 54 Used to specify the active phase effort for FAST mode. 59
3747 2
3748 2 80 23 fml_cov_fast_eot_effort 0 0 0 0 0 0 1 1 0  0  0  1 3 51 Used to specify the EOT phase effort for FAST mode. 59
3749 2
3750 2 81 16 fml_cov_fast_mst 0 0 0 0 0 0 0 0 0  0  0  0 100000 49 Used to pass minimum span of trace for FAST mode. 59
3751 2
3752 2 82 27 fml_max_worker_per_property 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 70 Specify max worker used per property. Use -1 to set unlimited workers. 59
3753 2
3754 2 83 24 fml_worker_stat_interval 1 1 0 0 0 0 3600 3600 0  0  0  0 2147483647 78 Controls the frequency of worker related alerts being printed during check_fv. 59
3755 2
3756 2 84 21 fml_job_stat_interval 1 0 0 0 0 0 300 300 0  0  0  0 2147483647 76 Controls the frequency of showing the statistics of the job that is running. 59
3757 2
3758 2 85 18 fv_debug_save_incr 1 1 0 0 0 0 3600 3600 0  0  0  0 2147483647 64 Controls the frequency of orc_perf_debug alerts during check_fv. 59
3759 2
3760 2 86 24 fml_num_engine_instances 1 0 0 0 0 0 0 0 0  0  0  0 -1 63 Specify number of single goal engine instances active in a run. 59
3761 2
3762 2 87 28 fml_cc_model_reduction_level 1 0 0 0 0 0 1 1 0  0  0  0 1 0  59
3763 2
3764 2 88 25 fml_cc_overabstract_level 1 0 0 0 0 0 4 4 0  0  0  0 4 67 Controls the level of abstraction when fml_cc_overabstract is true. 59
3765 2
3766 2 89 22 fml_cc_bb_struct_check 1 0 0 0 0 0 2 2 0  0  0  0 2 124  0 - Disable bit level structural check.  1 - Enable bit level structural check.  2 - Optimized bit level structural check.  59
3767 2
3768 2 90 23 fml_cc_structural_limit 1 0 0 0 0 0 0 0 0  0  0  -1 2147483647 87 Limit the number of connections extracted during structural phase of generate_cc/gen_cc 59
3769 2
3770 2 91 22 fml_cc_optimized_graph 1 0 0 0 0 0 2 2 0  0  0  0 3 69 Choose which optimized CC Graph Traversal Algorithm will be activated 59
3771 2
3772 2 92 23 fml_cc_max_invalid_path 1 0 0 0 0 0 1000 1000 0  0  0  1 2147483647 82 How many paths containing inout node are allowed to have invalid enable expression 59
3773 2
3774 2 93 17 fml_x_detect_mode 0 0 0 0 0 0 0 0 0  0  0  0 2 109 Specify x-detection mode: 0 for no detection, 1 for all x's excluding inputs, and 2 for all including inputs. 59
3775 2
3776 2 94 17 fml_caching_delta 1 0 0 0 0 0 1800 1800 0  0  0  0 2147483647 37 Runtime delta to update cache server. 59
3777 2
3778 2 95 19 fv_save_rma_db_incr 1 0 0 0 0 0 3600 3600 0  0  0  0 2147483647 31 Runtime delta to save Proof DB. 59
3779 2
3780 2 96 22 fml_caching_save_limit 1 0 0 0 0 0 0 0 0  0  0  0 2147483647 79 Minimum convergence time(in seconds) below which trace files will not be saved. 59
3781 2
3782 2 97 17 fml_rma_auto_type 1 0 0 0 0 0 3 3 0  0  0  0 3 212 Type of RMA auto promotion. 0 (auto-promotion disabled), 1 (disable single-goal unproductive tasks), 2 (disable multi-goal unproductive tasks), 3 (disable both single and multi-goal unproductive tasks). Default 3 59
3783 2
3784 2 98 33 fml_rma_accumulate_historic_trace 1 0 0 0 0 0 0 0 0  0  0  0 2147483647 125 How many historic traces to be stored per property in RMA accumulation v2. Default 0. Means only latest trace will be stored. 59
3785 2
3786 2 99 35 fml_rma_accumulate_trcrank_strategy 1 0 0 0 0 0 1 1 0  0  0  1 1 88 Different strategies for calculating rank(importance) of a trace in RMA accumulation v2. 59
3787 2
3788 2 100 28 fml_enable_replay_in_caching 1 0 0 0 0 0 17 17 0  0  0  0 2147483647 50 Run replay as part of caching/learn orchestration. 59
3789 2
3790 2 101 25 fml_caching_replay_effort 1 0 0 0 0 0 0 0 0  0  0  -1 100 88 Percentage of workers to replay traces in multi-worker orchestration. -1 means disabled. 59
3791 2
3792 2 102 27 fml_caching_replay_capacity 1 0 0 0 0 0 200 200 0  0  0  1 2147483647 69 Maximum number of cex files that can be processed by a single worker. 59
3793 2
3794 2 103 35 fml_caching_trace_batch_replay_size 1 0 0 0 0 0 10 10 0  0  0  0 2147483647 90 The initial batch size for trace replay. A value of 0 will disable trace replay in batches 59
3795 2
3796 2 104 26 fml_isunknown_support_mode 1 0 0 0 0 0 0 0 0  0  0  0 2 143 Treatment for unsupported properties with $isunknown: 0 for drop, 1 for attempt to prove, 2 for attempt to prove and allow false negatives too. 59
3797 2
3798 2 105 32 fml_cc_model_reduction_coi_level 1 0 0 0 0 0 0 0 0  0  0  0 2 0  59
3799 2
3800 2 106 24 fml_cc_debug_show_timing 1 0 0 0 0 0 0 0 0  0  0  0 3 220 Prints time taken logs in different phases for debugging purposes0 - Default, No time related logs1 - Show structural phase timing logs2 - Show functional phase timing logs3 - Show structural+functional phase timing logs 59
3801 2
3802 2 107 26 fml_cc_autobbox_trav_level 1 0 0 0 0 0 3 3 0  0  0  0 3 491 0 - Group based on src and enable. Stop at src, enable. 1 - Disable grouping. One traversal till PI or sequential element.  Works only when no sequential connections are present.2 - Disable grouping. One traversal till PI or sequential element.  Snip end points to get a reduced formal model. Works only when no sequential connections are present.3 - Default flow - For combinational - disable grouping. One traversal till PI or sequential element. For sequential - group based on max depth. 59
3803 2
3804 2 108 25 fml_cc_autobbox_opt_level 1 0 0 0 0 0 2 2 0  0  0  0 2 203 0 - Model reduction traversal does not stop at constants1 - Stop model reduction traversal at constants only for control logic2 - Default Flow - Stop model reduction travsersal at constants for full flow 59
3805 2
3806 2 109 22 fml_gen_cc_max_warning 1 0 0 0 0 0 10000 10000 0  0  0  0 -1 88 Limit the number of warnings reported by report_fv -report_type warning for gen_cc flow. 59
3807 2
3808 2 110 19 fml_fta_lw_no_trace 1 0 0 0 0 0 0 0 0  0  0  0 1 92 Disable (0) or enable (1) functionality preventing trace generation in FTA lightweight state 59
3809 2
3810 2 111 13 fml_fta_depth 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 47 Set the specified depth for doing FTA analysis. 59
3811 2
3812 2 112 30 fml_fta_lw_max_time_percentage 1 0 0 0 0 0 10 10 0  0  0  1 100 56 How much percentage of max time will be given to LW step 59
3813 2
3814 2 113 29 fml_fta_lw_time_percentage_v3 1 0 0 0 0 0 50 50 0  0  0  1 100 68 How much percentage of max time will be given to LW step for v3 flow 59
3815 2
3816 2 114 37 fml_fta_lw_percentage_inconclusive_v3 1 0 0 0 0 0 10 10 0  0  0  1 100 95 How much percentage of max time will be given to LW step incase inconclusive goals are included 59
3817 2
3818 2 115 27 fml_trace_extend_time_limit 0 0 0 0 0 0 30 30 0  0  0  10 -1 111 Specify time limit (seconds) for extending trace on view_trace command.
Default 30 seconds, minimum 10 seconds. 59
3819 2
3820 2 116 27 fml_trace_reeval_time_limit 0 0 0 0 0 0 30 30 0  0  0  10 -1 114 Specify time limit (seconds) for reevaluating trace on view_trace command.
Default 30 seconds, minimum 10 seconds. 59
3821 2
3822 2 117 17 fml_max_pdc_bytes 1 1 0 0 0 0 7500000 7500000 0  0  0  1000 9900000 199 Specify maximum number of bytes for the property data communication stream. This is for internal use.
Default 7.5 MB (7500000 bytes), minimum is 1000 bytes (for testing) and maximum is 9900000 bytes. 59
3823 2
3824 2 118 23 fml_max_pdc_line_length 1 1 0 0 0 0 95000000 95000000 0  0  0  10 1073741824 187 Specify maximum length of lines in the property data communication stream. This is for internal use.
Default 95 MB (95000000 bytes), minimum is 10 bytes (for testing) and maximum is 1 GB. 59
3825 2
3826 2 119 23 seq_rst_cnt_uninit_spec 1 0 0 0 0 0 2 2 0  0  0  0 3 69 Specify the reset constraint type for uninitialized registers in Spec 59
3827 2
3828 2 120 27 seq_align_mismatch_bitwidth 1 0 0 0 0 0 0 0 0  0  0  0 4 57 Align bits for mismatched bitwidth between Spec and Impl. 59
3829 2
3830 2 121 17 fml_cc_new_recipe 1 0 0 0 0 0 2 2 0  0  0  1 10 35 Control different CC Orchestration. 59
3831 2
3832 2 122 16 seq_rst_cnt_impl 1 0 0 0 0 0 2 2 0  0  0  0 3 69 Specify the reset constraint type for uninitialized registers in Impl 59
3833 2
3834 2 123 27 fml_fcore_on_the_fly_status 1 0 0 0 0 0 0 0 0  0  0  0 3 38 Formal core on-the-fly on goal status. 59
3835 2
3836 2 124 20 seq_x_map_parameter1 1 0 0 0 0 0 1 1 0  0  0  0 1000 44 Algorithm parameter for SEQ X functional map 59
3837 2
3838 2 125 20 seq_x_map_parameter2 1 0 0 0 0 0 2 2 0  0  0  1 100 44 Algorithm parameter for SEQ X functional map 59
3839 2
3840 2 126 23 fml_bounded_resp_absmod 1 1 0 0 0 0 0 0 0  0  0  0 10000 76 Set the threshold for activating the repetition string bounded optimization. 59
3841 2
3842 2 127 18 fml_counter_absmod 1 1 0 0 0 0 40 40 0  0  0  0 10000 76 Set the threshold for activating the repetition string counter optimization. 59
3843 2
3844 2 128 17 fml_svac_encoding 1 1 0 0 0 0 0 0 0  0  0  0 1 120 Experimental: Choose internal automaton encoding, 0 chooses regular, 1 chooses next_owe encoding using invariant method. 59
3845 2
3846 2 129 32 fml_waveform_input_delay_percent 0 0 0 0 0 0 0 0 0  0  0  0 99 86 Delay input transitions in trace waveforms, as a percentage of the system clock period 59
3847 2
3848 2 130 21 fml_clock_reset_debug 1 0 0 0 0 0 0 0 0  0  0  0 3 53 Enable the debug message for clock/reset COI analysis 59
3849 2
3850 2 131 29 fml_property_extension_cycles 0 0 0 0 0 0 0 0 0  0  0  0 99 247 Extend property checking, N cycles for non-converged concurrent safety (non-liveness) properties. (Default 0, no extension). This will apply at the next check_fv for the scheduled properties. Cycles extended are based on the clock of the property. 59
3851 2
3852 2 132 27 fml_delay_property_checking 0 0 0 0 0 0 0 0 0  0  0  0 1000 84 Delay property checking for assertions and covers by the specified number of cycles. 59
3853 2
3854 2 133 25 fml_quiet_trace_max_depth 1 0 0 0 0 0 99 99 0  0  0  0 -1 122 Disable quiet trace for traces with a depth greater than specified. Depth is based on reference clock cycles (default 99). 59
3855 2
3856 2 134 16 fml_perf_monitor 1 1 0 0 0 0 0 0 0  0  0  0 2 92 Monitor specific process (e.g. trace generation) performance. 0 - off, 1 - stream, 2 - bmark 59
3857 2
3858 2 135 14 nldfgsim_debug 1 0 0 0 0 0 0 0 0  0  0  0 5 14 Debug NldfgSim 59
3859 2
3860 2 136 19 fml_cov_max_targets 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 121 The handle to control maximum threshold number of coverage targets. Default value of -1 implies that no threshold is set. 59
3861 2
3862 2 137 30 fml_cond_proven_status_on_enum 1 0 0 0 0 0 0 0 0  0  0  0 2 68 Internal attribute that mirrors fml_cond_proven_status_on as an enum 59
3863 2
3864 2 138 20 seq_sampling_percent 1 0 0 0 0 0 0 0 0  0  0  0 -1 70 Percentage of properties to be used for sampling (0 means no sampling) 59
3865 2
3866 2 139 12 fml_dump_dfg 1 0 0 0 0 0 0 0 0  0  0  0 2 45 Dump the dot files for those intermediate dfg 59
3867 2
3868 2 140 16 fml_bbox_verbose 0 0 0 0 0 0 0 0 0  0  0  0 2 31 Verbosity level for blackboxing 59
3869 2
3870 2 141 15 seq_ubh_percent 1 0 0 0 0 0 30 30 0  0  0  0 -1 63 Percentage of workers to be used for upfront bug hunting in SEQ 59
3871 2
3872 2 142 21 seq_ubh_num_internals 1 0 0 0 0 0 4 4 0  0  0  0 -1 68 Minimum number of inconclusive internal miters to trigger UBH in SEQ 59
3873 2
3874 2 143 14 seq_bh_timeout 1 0 0 0 0 0 7200 7200 0  0  0  0 -1 38 Timeout for bug hunting engines in SEQ 59
3875 2
3876 2 144 21 seq_sm_b_timeout_mult 1 0 0 0 0 0 2 2 0  0  0  0 -1 59 Timeout multiplier for b engines in SEQ Smart orchestration 59
3877 2
3878 2 145 24 seq_sm_sampling_strategy 1 0 0 0 0 0 1 1 0  0  0  1 256 45 Sampling strategy for SEQ Smart orchestration 59
3879 2
3880 2 146 22 fml_lpcc_max_alt_paths 0 0 0 0 0 0 0 0 0  0  0  0 10 89 Maximum number of alternative paths to consider for LPCC in case of malformed properties. 59
3881 2
3882 2 147 19 seq_bh_jobs_percent 1 0 0 0 0 0 2 2 0  0  0  0 -1 55 Percentage of workers to be used for bug hunting in SEQ 59
3883 2
3884 2 148 14 seq_bh_max_cex 1 0 0 0 0 0 20 20 0  0  0  0 -1 54 Maximum number of non-open CEXs for bug hunting in SEQ 59
3885 2
3886 2 149 22 seq_orc_engine_bitmask 1 0 0 0 0 0 0 0 0  0  0  0 -1 57 A bitmask to enable certain features of the orchestration 59
3887 2
3888 2 150 19 fml_lw_coi_oc_depth 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 79 Set the specified maximum bounded depth for deadcode check during COI analysis. 59
3889 2
3890 2 151 21 fml_grid_prefetch_pct 1 0 0 0 0 0 0 0 0  0  0  0 100 50 How much percentage of workers will be prefetched. 59
3891 2
3892 2 152 21 fml_grid_prefetch_pct 1 0 0 0 0 0 0 0 0  0  0  0 100 50 How much percentage of workers will be prefetched. 59
3893 2
3894 2 153 28 fml_grid_backup_prefetch_pct 1 0 0 0 0 0 0 0 0  0  0  0 100 69 How much percentage of workers will be prefetched in the backup grid. 59
3895 2
3896 2 154 15 fml_debug_level 1 0 0 0 0 0 0 0 0  0  0  0 2 45 Dump information into log file for dubugging. 59
3897 2
3898 2 155 13 fta_proven_lw 1 0 0 0 0 0 90 90 0  0  0  1 100 82 How much percentage of max time will be given to LW step for proven FPV properties 59
3899 2
3900 2 156 14 fta_inconcl_lw 1 0 0 0 0 0 10 10 0  0  0  1 100 88 How much percentage of max time will be given to LW step for inconclusive FPV properties 59
3901 2
3902 2 157 28 fml_report_fv_complexity_opt 1 0 0 0 0 0 0 0 0  0  0  0 4 28 Enables optimized traversal. 59
3903 2
3904 2 158 24 fml_auto_scale_task_goal 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 152 The handle to control maximum number of coverage targets per task when auto scale flow is enabled. Default value of -1 implies that no threshold is set. 59
3905 2
3906 2 159 33 fml_sva_assume_to_constants_level 0 0 0 0 0 0 0 0 0  0  0  0 2 376 Consider constant sva assumes as simple constants in the formal model for performance optimization 0 - Old Flow, no optimization - assumptions are handled as normal solver constraints 1 - Perform safety analysis - If all design activity is in the same edge, only then consider this optimization 2 - Bypass safety analysis, assume all constant assumes are intended as constants 59
3907 2
3908 2 160 15 fca_debug_level 1 1 0 0 0 0 0 0 0  0  0  0 5 114 Dump debug related information of Coverage handling on VCS side and the verbosity can be controlled through level. 59
3909 2
3910 2 161 15 fta_debug_level 1 1 0 0 0 0 0 0 0  0  0  0 5 88 Dump debug related information of FTA and the verbosity can be controlled through level. 59
3911 2
3912 2 162 19 signoff_debug_level 1 1 0 0 0 0 0 0 0  0  0  0 5 97 Dump debug related information of Signoff flow and the verbosity can be controlled through level. 59
3913 2
3914 2 163 25 fml_auto_scale_task_count 0 0 0 0 0 0 8 8 0  0  0  8 16 79 The handle to control number of parallel tasks when auto scale flow is enabled. 59
3915 2
3916 2 164 24 fml_auto_scale_line_task 1 0 0 0 0 0 1 1 0  0  0  1 16 112 The handle to control number of parallel tasks for running line coverage metric when auto scale flow is enabled. 59
3917 2
3918 2 165 24 fml_auto_scale_cond_task 1 0 0 0 0 0 1 1 0  0  0  1 16 112 The handle to control number of parallel tasks for running cond coverage metric when auto scale flow is enabled. 59
3919 2
3920 2 166 26 fml_auto_scale_branch_task 1 0 0 0 0 0 1 1 0  0  0  1 16 114 The handle to control number of parallel tasks for running branch coverage metric when auto scale flow is enabled. 59
3921 2
3922 2 167 23 fml_auto_scale_fsm_task 1 0 0 0 0 0 1 1 0  0  0  1 16 111 The handle to control number of parallel tasks for running fsm coverage metric when auto scale flow is enabled. 59
3923 2
3924 2 168 23 fml_auto_scale_tgl_task 1 0 0 0 0 0 1 1 0  0  0  1 16 111 The handle to control number of parallel tasks for running tgl coverage metric when auto scale flow is enabled. 59
3925 2
3926 2 169 22 fml_auto_scale_cg_task 1 0 0 0 0 0 1 1 0  0  0  1 16 110 The handle to control number of parallel tasks for running cg coverage metric when auto scale flow is enabled. 59
3927 2
3928 2 170 27 fml_session_memory_warn_pct 0 1 0 0 0 0 0 0 0  0  0  0 100 86 Warning threshold of memory usage percentage on local machine
Default is 0% (Inactive) 59
3929 2
3930 2 171 32 fusa_generate_progress_step_size 1 0 0 0 0 0 5 5 0  0  0  0 100 90 Print progress status of fusa_generate after hitting each specified percentage completion. 59
3931 2
3932 2 172 20 seq_grid_debug_level 1 0 0 0 0 0 0 0 0  0  0  0 2 39 Enabling grid debug information for SEQ 59
3933 2
3934 2 173 20 seq_sm_apxtbdgt_mult 1 0 0 0 0 0 1 1 0  0  0  1 128 64 The multiplier for approximate budget in SEQ Smart orchestration 59
3935 2
3936 2 174 16 seq_bh_use_ones8 1 0 0 0 0 0 0 0 0  0  0  0 3 32 Use ones8 in bug-hunting for SEQ 59
3937 2
3938 2 175 25 seq_bh_ones8_jobs_percent 1 0 0 0 0 0 5 5 0  0  0  0 -1 34 ones8 worker allocation percentage 59
3939 2
3940 2 176 16 fsv_bh_use_ones8 1 0 0 0 0 0 1 1 0  0  0  0 3 32 Use ones8 in bug-hunting for FSV 59
3941 2
3942 2 177 16 fxp_bh_use_ones8 1 0 0 0 0 0 1 1 0  0  0  0 3 32 Use ones8 in bug-hunting for FXP 59
3943 2
3944 2 178 24 seq_optimize_constraints 1 0 0 0 0 0 0 0 0  0  0  0 2 195 Optimize the constraints by propagation- 
0 - no optimization 
1 - only optimize immediate constraints
2 - immidification of clocked-constraints followed by optimization of immediate constraints. 59
3945 2
3946 2 179 19 seq_mg_dyn_interval 1 0 0 0 0 0 3600 3600 0  0  0  60 -1 121 Timestamp upper bound from launch of a multi-goal engine to monitor progress;
works in tandem with seq_mg_no_progress_to. 59
3947 2
3948 2 180 21 seq_mg_no_progress_to 1 0 0 0 0 0 -1 -1 0  0  0  10 -1 114 Timestamp window to start monitoring progress until seq_mg_dyn_interval;
works in tandem with seq_mg_dyn_interval. 59
3949 2
3950 2 181 18 seq_e1_helper_mode 1 0 0 0 0 0 1 1 0  0  0  0 3 29 E1 engine helper harvest mode 59
3951 2
3952 2 182 29 fusa_save_fdb_incr_percentage 1 1 0 0 0 0 0 0 0  0  0  0 100 90 Saves results incrementally in FDB when specified percentage of formal analysis completed. 59
3953 2
3954 2 183 25 fta_auto_scale_task_count 1 0 0 0 0 0 8 8 0  0  0  1 16 83 The handle to control number of parallel FTA tasks when auto scale flow is enabled. 59
3955 2
3956 2 184 24 fml_auto_scale_threshold 1 0 0 0 0 0 100 100 0  0  0  -1 -1 54 Set the threshold limit for lines dumped in hier file. 59
3957 2
3958 2 185 35 seq_guidance_max_abstract_registers 1 0 0 0 0 0 30 30 0  0  0  0 2147483647 81 Maximum number of registers that can be abstracted with the seq_guidance command. 59
3959 2
3960 2 186 26 seq_bot_multi_jobs_percent 1 0 0 0 0 0 20 20 0  0  0  0 100 61 Percentage of workers used for multigoal jobs in bottom proof 1760957895 0.00000000000000000e+00 0 0 0 0 0 2 34
3961 2 2 -1 -1 2 CC 0  1 0 0 -1 0 0 0 0 0 42
3962 2 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 44
3963
3964 0 0 0 0 0 0  1 0 0 0 0 0 0 0 0 0 0 0 0
3965 0 0 1 0 3 rst 49
3966 1 0 0 0 0 3 rst -1 0 1 0 1 0 1 1 1 0 3 rst 49 3966 0 0 1 0 3 rst 11 constant_26 0 0 0 0 0 1 0 0
3967 3 0 11 constant_26 43 traffic.chk.assume_continuous_waiting_first 42 traffic.chk.assume_continuous_waiting_main 0 0 0 0 0 0 0 0 0 0 0 34 .internal/formal/reset/reset.xml.0 44 .internal/formal/reset/reset_wave.xml.fsdb.0 4  rst 0  0  0  0 1 0 0 1 0 0 1 0 574 0 59
3968 0
3969 0 0 23 fml_allow_random_clocks 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 65 Controls whether or not random clocks are allowed (default true). 59
3970 0
3971 0 1 25 fv_allow_generated_clocks 0 1 0 0 0 0 -1 -1 0  0  0  -1 -1 119 Allow generated clocks to be treated as a primary clock in formal, otherwise the generated clock is ignored for formal. 59
3972 0
3973 0 2 27 fml_start_clocks_on_posedge 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 82 Controls the initial edge of clocks created without '-initial' or '-waveform' args 59
3974 0
3975 0 3 16 fml_cc_refclk_on 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 291 Enables reference clock in connectivity checks (default true). Different clock frequencies and polarities are not considered during structural checking and auto-bbox flow by default. User needs to turn off this optimization to consider different clock frequencies and polarities in the path. 59
3976 0
3977 0 4 16 fml_cc_seq_latch 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
3978 0
3979 0 5 16 fml_cc_bidir_opt 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
3980 0
3981 0 6 14 fml_cdc_formal 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
3982 0
3983 0 7 29 fml_enable_learn_for_all_apps 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
3984 0
3985 0 8 22 fml_cleanup_learn_data 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
3986 0
3987 0 9 22 fml_disable_lazy_trace 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
3988 0
3989 0 10 20 fml_cache_word_trace 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
3990 0
3991 0 11 26 fml_lpcc_latch_ignore_race 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 100 By default, handle race condition, when isolation is turning ON and source is toggling at same time. 59
3992 0
3993 0 12 40 fml_lpcc_latch_ignore_iso_without_enable 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 105 To handle cases where the clamp is already live when the enable conditions of the connection become true. 59
3994 0
3995 0 13 25 fml_allow_reverse_cc_path 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 103 When true, allows reverse structural check, i.e., checks whether path exists from destination to source 59
3996 0
3997 0 14 22 fml_cc_verify_rst_path 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 31 Enable reset path verification. 59
3998 0
3999 0 15 30 fml_convert_functional_cc_path 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
4000 0
4001 0 16 19 verify_generated_cc 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
4002 0
4003 0 17 26 fml_use_multiple_path_flow 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 88 Use the list_path multi path flow even when the maximum number of paths is provided as 1 59
4004 0
4005 0 18 15 use_generate_cc 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
4006 0
4007 0 19 24 generate_cc_enable_debug 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 38 Enable debug for generate_cc commands. 59
4008 0
4009 0 20 25 fml_cc_process_single_cmd 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 107 Process single generate_cc command at a time even if multiple commands are present before generate_cc -run. 59
4010 0
4011 0 21 34 fml_cc_instance_src_out_to_dest_in 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 102 Extract connections only between output pins of source instance to input pins of destination instance. 59
4012 0
4013 0 22 21 enable_gen_cc_latency 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
4014 0
4015 0 23 32 fml_enable_cc_extraction_latency 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 56 Enables generate_cc connectivity extraction with latency 59
4016 0
4017 0 24 26 fml_cc_enable_common_nldfg 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 90 Temporary fml var - Enables flow with common nldfg layer, not connectivity specific nldfg. 59
4018 0
4019 0 25 30 fml_cc_enable_csv_based_naming 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 156 Supports addition of connections having duplicate names across csv files. Updates connection name to '<csv_filename>__<connection_name>' for identification. 59
4020 0
4021 0 26 18 fml_clk_opt_search 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 73 Temporary fml var - Optimise clk search. Use clk nets instead of names.   59
4022 0
4023 0 27 25 fml_cc_include_sva_script 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
4024 0
4025 0 28 19 fml_cc_overabstract 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 165 Causes CC checkes to perform to use an over-abstracted model. Default is off
Overabstraction only preserves a connected result. An unconnected result may be spurious 59
4026 0
4027 0 29 22 fml_cc_composite_trace 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 242 By default composite trace for connectivity results is off in the CC app tasks.
Setting this variable to true will allow composite trace to be enabled,
but may impact build and trace generation performance for large designs. Default is false. 59
4028 0
4029 0 30 21 fml_cc_witness_gen_on 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 50 Enable witness trace generation for CC properties. 59
4030 0
4031 0 31 21 fml_cc_vacuity_gen_on 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 58 Enable instrumentation of vacuity goals for CC properties. 59
4032 0
4033 0 32 29 fml_cc_structural_prop_verify 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 127 Enable structural verification - For properties that can be verified by structural engine, they need not go in functional phase 59
4034 0
4035 0 33 27 fml_cc_extraction_del_fpdir 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 65 Delete current fpID directory when generate_cc -run is performed. 59
4036 0
4037 0 34 18 cc_ignore_lpa_type 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 67 Ignore lpa_type for all the functional add_cc and load_cc commands. 59
4038 0
4039 0 35 19 cc_extraction_rerun 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 48 Rerun cc extraction with higher structural limit 59
4040 0
4041 0 36 28 cc_extraction_mux_sel_to_out 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 49 Extract connections from mux select to mux output 59
4042 0
4043 0 37 15 cc_reduce_reset 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 109 When enabled, if only combinational connections are present in the setup, create reduced reset.xml for CC App 59
4044 0
4045 0 38 26 fml_conflict_debug_minimal 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 63 Report small (close to minimal) set of conflicting constraints. 59
4046 0
4047 0 39 24 fml_conflict_debug_reset 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 93 Report list of register names  whose reset state which contribute to conflicting constraints. 59
4048 0
4049 0 40 25 fml_deadend_debug_minimal 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 63 Report small (close to minimal) of constraints causing deadend. 59
4050 0
4051 0 41 23 fml_deadend_debug_reset 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 64 Report list of register names  which participate in the deadend. 59
4052 0
4053 0 42 15 fml_icm_explore 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 16 Enable ICM flow. 59
4054 0
4055 0 43 19 fml_bounds_guidance 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 28 Enable bounds guidance flow. 59
4056 0
4057 0 44 28 fml_dfgbuild_cleanup_onerror 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 51 Remove dfg files if dfg build fails (default true). 59
4058 0
4059 0 45 26 fml_dfgbuild_disable_reuse 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 60 Disable reusing the dfg from the previous vp (old behavior). 59
4060 0
4061 0 46 29 fml_dfgbuild_phaseabstraction 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 37 Enable phase abstraction in dfgbuild. 59
4062 0
4063 0 47 25 fml_dfgbuild_use_symlinks 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 75 Use symbolic links rather than copying dfg files for reuse (default false). 59
4064 0
4065 0 48 26 fml_enable_vhdl_bus_checks 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 30 Enables bus check AEP for VHDL 59
4066 0
4067 0 49 17 fml_cov_fast_mode 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 28 Enables FAST mode in VC-FCA. 59
4068 0
4069 0 50 23 fml_enable_assume_proof 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 49 Enables proofs as assumption for subsequent flow. 59
4070 0
4071 0 51 29 fml_cov_ignore_undriven_goals 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 32 Ignores undriven coverage goals. 59
4072 0
4073 0 52 28 fml_cov_underline_cond_exprs 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 74 Underlines the actual condition in the condition coverage goal expression. 59
4074 0
4075 0 53 27 fml_cov_llk_coverage_enable 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 39 When false runs livelock/deadlock only. 59
4076 0
4077 0 54 23 fml_cov_llk_on_register 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 51 When true, it runs only on registers, not on wires. 59
4078 0
4079 0 55 24 fml_enable_verbose_depth 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 51 Enables verbose bounded proof reporting at runtime. 59
4080 0
4081 0 56 15 fml_defer_trace 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 47 Defers trace conversion until CEX is requested. 59
4082 0
4083 0 57 14 fml_falsify_on 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 77 The next call to check_fv will generate (or not) falsifications of assertions 59
4084 0
4085 0 58 14 fml_formal_log 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
4086 0
4087 0 59 23 fml_incremental_summary 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 68 Internal variable to switch between regular and incremental summary. 59
4088 0
4089 0 60 25 fml_incr_expanded_summary 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 72 Internal variable to allow for an expanded incremental summary (global). 59
4090 0
4091 0 61 12 fml_no_trace 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 27 Turns off trace generation. 59
4092 0
4093 0 62 21 fml_trace_compression 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 15 Compress trace. 59
4094 0
4095 0 63 22 fml_seqaig_compression 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 16 Compress seqAig. 59
4096 0
4097 0 64 20 fml_show_worker_stat 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 55 When true, show worker statistics as and when required. 59
4098 0
4099 0 65 17 fml_show_job_stat 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 39 When true, show running job statistics. 59
4100 0
4101 0 66 18 fml_save_load_stat 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 70 When true, save load stats for host whenever there is a worker update. 59
4102 0
4103 0 67 18 fml_show_orch_stat 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 39 When true, show orchestration messages. 59
4104 0
4105 0 68 19 fml_show_orch_level 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 34 Show orchestration level messages. 59
4106 0
4107 0 69 27 fml_enable_perf_diag_alerts 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 46 When true, show performance diagnostic alerts. 59
4108 0
4109 0 70 16 fml_run_rma_only 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 103 Execute rma (rf1,rp1,replay orchestration) only 2nd run on-wards. Normal orchestration will not be run. 59
4110 0
4111 0 71 12 fml_rma_auto 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 81 Some settings will be automatically configured from Tanglewood e.g. extended mode 59
4112 0
4113 0 72 12 fml_rma_done 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 42 When true, print message when RMA is done. 59
4114 0
4115 0 73 15 fml_is_rma_done 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 79 Check whether RMA run is completed or not. When true, completed; otherwise not. 59
4116 0
4117 0 74 18 fml_dac_structural 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 42  Only perform structural isomorphism check 59
4118 0
4119 0 75 26 fml_dac_lockstep_traversal 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 59  Use lock step traversal for isomorphism or multi-traversal 59
4120 0
4121 0 76 22 fml_rma_denali_phase_2 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 31  Enable Denali Phase 2 analysis 59
4122 0
4123 0 77 15 fml_debug_twmgr 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 31 Print TanglewoodMgr debug logs. 59
4124 0
4125 0 78 22 fml_protect_trace_data 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 69 Do not over-write Verification Problem directory if trace data valid. 59
4126 0
4127 0 79 15 fml_quiet_trace 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 93 Generated counter-examples will do extra analysis to minimize unneeded transitions on inputs. 59
4128 0
4129 0 80 28 fml_reset_post_save_checking 0 1 0 0 0 0 -1 -1 0  0  0  -1 -1 92 Enable checking of commands that may impact the initial state if issued post sim_save_reset. 59
4130 0
4131 0 81 24 fml_reset_property_check 0 1 0 0 0 0 -1 -1 0  0  0  -1 -1 171 Enables property checking during reset state generation (sim_run).
Checks properties in the default COV, FPV, and AEP apps.
The value is applied globally across all tasks. 59
4132 0
4133 0 82 22 fml_reset_check_toggle 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 73 Enables property checking during reset on toggle goals. Default is false. 59
4134 0
4135 0 83 27 fml_reset_check_active_task 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 61 Only check goals in the active task for reset property check. 59
4136 0
4137 0 84 25 fml_reset_auto_generation 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 55 Allow auto generation of the initial state at check_fv. 59
4138 0
4139 0 85 31 fml_reset_check_funky_operators 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 66 Allow checking of funky operators at the initial state at sim_run. 59
4140 0
4141 0 86 25 fml_reset_check_huge_nets 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 60 Allow checking of huge nets at the initial state at sim_run. 59
4142 0
4143 0 87 33 fml_reset_read_fsdb_use_slow_find 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 60 Enables findAllNets flow in the sim_set_state -fsdb command. 59
4144 0
4145 0 88 40 fml_reset_read_fsdb_skip_mda_value_check 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 151 Enables skipping of finding the value for rest of mda indexes if value is not found for the first index in the fsdb in the sim_set_state -fsdb command. 59
4146 0
4147 0 89 21 fml_reset_find_driver 0 1 0 0 0 0 -1 -1 0  0  0  -1 -1 74 On create_reset replace the specified net with its (undriven) driving net. 59
4148 0
4149 0 90 43 fml_reset_treat_genblock_separate_hierarchy 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 48 Treats the generate block as separate hierarchy. 59
4150 0
4151 0 91 14 fml_vacuity_on 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 44 Enables vacuity checking for SVA assertions. -1 59
4152 0
4153 0 93 23 fml_unique_enable_check 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 69 Optimisation to create goals for only unique enable expressions in CC 59
4154 0
4155 0 94 20 fml_weak_inout_drive 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 65 Controls whether or not inouts are driven weakly in formal model. 59
4156 0
4157 0 95 14 fml_witness_on 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 52 Enables witness trace generation for SVA assertions. 59
4158 0
4159 0 96 18 fml_rma_ext16_bist 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 61 Compare the status of the properties in the base and RMA run. 59
4160 0
4161 0 97 15 fml_rma_default 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 88 Enable rma by default for FPV and FRV app if ultra license or elite license is provided. 59
4162 0
4163 0 98 30 fml_caching_start_from_scratch 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 65 Wipe out what has been recorded then start learning from scratch. 59
4164 0
4165 0 99 22 fml_caching_reuse_only 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 73 Enable check_fv to re-use the cached results retrieved from cache server. 59
4166 0
4167 0 100 21 fml_caching_save_only 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 50 Enable check_fv to accumulate old and new helpers. 59
4168 0
4169 0 101 21 fml_caching_save_only 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 53 Enable check_fv to store the results to cache server. 59
4170 0
4171 0 102 21 fml_caching_save_prov 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 60 Enable check_fv to store the proven results to cache server. 59
4172 0
4173 0 103 21 fml_caching_save_fals 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 63 Enable check_fv to store the falsified results to cache server. 59
4174 0
4175 0 104 23 fml_caching_ml_platform 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 41 Enable caching to use ML platform servers 59
4176 0
4177 0 105 14 fml_caching_s3 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 45 Enable caching to use any external S3 service 59
4178 0
4179 0 106 25 fml_caching_dir_overwrite 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 53 Enable overwriting of specified dir during learn mode 59
4180 0
4181 0 107 22 fml_caching_task_aware 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 41 Enable caching to use ML platform servers 59
4182 0
4183 0 108 24 fml_effort_switch_enable 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 40 Enable effort switching in orchestration 59
4184 0
4185 0 109 16 seq_map_counters 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 93 Map abstract counters across spec and impl to behave consistently with respect to each other. 59
4186 0
4187 0 110 16 seq_use_regequal 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 33 Use register mappings in backend. 59
4188 0
4189 0 111 18 seq_use_regclasses 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 57 Use advanced mappings instead of only registers mappings. 59
4190 0
4191 0 112 23 seq_use_new_prefix_flow 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 49 Use new prefix searching flow in seqmap/sequnmap. 59
4192 0
4193 0 113 27 seq_split_struct_array_port 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 62 Split struct or array of struct port into individual elements. 59
4194 0
4195 0 114 30 seq_split_multi_dim_array_port 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 108 Split higher dimensions of multi-dimensional primary output or blackbox input port into individual elements. 59
4196 0
4197 0 115 26 seq_split_struct_array_reg 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 66 Split struct or array of struct register into individual elements. 59
4198 0
4199 0 116 29 seq_split_multi_dim_array_reg 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 90 Split higher dimensions of multi-dimensional non struct register into individual elements. 59
4200 0
4201 0 117 23 seq_add_unloaded_assert 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 69 Create assertions on unloaded nets in the default 'map_by_name' flow. 59
4202 0
4203 0 118 22 seq_use_prop_sig_cache 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 127 Enable caching of both valid and invalid signals during property creation in the map_by_name/seq_assert/seq_assume flow in SEQ. 59
4204 0
4205 0 119 27 fv_use_valid_prop_sig_cache 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 72 Enable caching of valid signals looked up during property creation flow. 59
4206 0
4207 0 120 29 fv_use_invalid_prop_sig_cache 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 74 Enable caching of invalid signals looked up during property creation flow. 59
4208 0
4209 0 121 22 fv_infer_syn_read_port 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 91 Enable inferring of synchronous read port on memory inferred by compile memory abstraction. 59
4210 0
4211 0 122 17 seq_compress_logs 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 25 Compress all backend logs 59
4212 0
4213 0 123 24 seq_disable_grid_monitor 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 36 Disable the grid monitoring feature. 59
4214 0
4215 0 124 20 fml_disable_cc_check 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 41 Disable the conflicting constraint check. 59
4216 0
4217 0 125 23 fv_enable_reduced_reset 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 30 Enable creating reduced reset. 59
4218 0
4219 0 126 19 seq_use_interactive 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 59 Use specialized interactive engines for better performance. 59
4220 0
4221 0 127 17 seq_bh_all_proofs 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 31 Use bug hunting for all proofs. 59
4222 0
4223 0 128 23 seq_exclude_patch_trace 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 41 Do not use patched trace for bug hunting. 59
4224 0
4225 0 129 15 seq_use_dynamic 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 51 Use specialized dynamic orc for better performance. 59
4226 0
4227 0 130 20 fml_verbose_grid_log 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 72 Reduces verbosity of grid logs to save disk utilization during check_fv. 59
4228 0
4229 0 131 21 fml_compress_grid_log 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 72 Reduces verbosity of grid logs to save disk utilization during check_fv. 59
4230 0
4231 0 132 23 seq_orch_prune_failures 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 15 Prune failures. 59
4232 0
4233 0 133 14 seq_map_uninit 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
4234 0
4235 0 134 30 seq_run_engines_with_decompose 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
4236 0
4237 0 135 19 seq_map_uninit_curr 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
4238 0
4239 0 136 15 seq_prop_resets 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
4240 0
4241 0 137 16 seq_prop_latches 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
4242 0
4243 0 138 17 seq_use_fullnames 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 52 Use full names instead of internal names for signals 59
4244 0
4245 0 139 18 seq_hide_encrypted 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 43 hide constraints on encypted design objects 59
4246 0
4247 0 140 27 seq_aware_complexity_report 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 44 To enable the cache for SEQ aware complexity 59
4248 0
4249 0 141 20 seq_map_by_name_done 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 58 The flag will be set to true once map_by_name retruns true 59
4250 0
4251 0 142 21 seq_dump_internal_cex 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 47 Dump counter examples for internal equivalences 59
4252 0
4253 0 143 20 seq_no_debug_logfile 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 38 Do not dump debug log file for backend 59
4254 0
4255 0 144 17 seq_send_job_msgs 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 25 Send jobs update messages 59
4256 0
4257 0 145 17 seq_reuse_helpers 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 55 Reuse helpers between different iterations of decompose 59
4258 0
4259 0 146 31 seq_decompose_rewrite_waterfall 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 40 Use waterfall flow for decompose rewrite 59
4260 0
4261 0 147 20 seq_use_fast_rewrite 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 25 Use fast rewrites for SEQ 59
4262 0
4263 0 148 21 seq_use_decompose_sim 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 45 Use simulation while creating decompose model 59
4264 0
4265 0 149 31 seq_use_decompose_partial_words 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 42 Use partial word rewrites during decompose 59
4266 0
4267 0 150 25 seq_use_decompose_explore 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 41 Explore more during decompose to find CEX 59
4268 0
4269 0 151 15 seq_use_new_orc 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 37 Use next generation SEQ orchestration 59
4270 0
4271 0 152 19 seq_use_abstraction 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 36 Use abstraction in SEQ orchestration 59
4272 0
4273 0 153 23 seq_use_mem_abstraction 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 43 Use memory abstraction in SEQ orchestration 59
4274 0
4275 0 154 24 seq_use_mult_abstraction 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 47 Use multiplier abstraction in SEQ orchestration 59
4276 0
4277 0 155 23 seq_use_add_abstraction 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 42 Use adder abstraction in SEQ orchestration 59
4278 0
4279 0 156 23 seq_use_sub_abstraction 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 47 Use subtractor abstraction in SEQ orchestration 59
4280 0
4281 0 157 23 seq_use_div_abstraction 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 44 Use divider abstraction in SEQ orchestration 59
4282 0
4283 0 158 23 seq_use_mod_abstraction 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 44 Use modulus abstraction in SEQ orchestration 59
4284 0
4285 0 159 27 seq_use_counter_abstraction 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 44 Use counter abstraction in SEQ orchestration 59
4286 0
4287 0 160 20 seq_use_dfg_rewrites 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 37 Use DFG rewrites in SEQ orchestration 59
4288 0
4289 0 161 21 seq_use_semantic_absr 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 59 Use semantic refinement of abstraction in SEQ orchestration 59
4290 0
4291 0 162 19 seq_use_abs_filters 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 60 Use pre-defined filters for abstraction in SEQ orchestration 59
4292 0
4293 0 163 22 seq_use_dp_abs_filters 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 69 Use pre-defined filters for datapath abstraction in SEQ orchestration 59
4294 0
4295 0 164 13 seq_use_order 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 45 Use specialized ordering in SEQ orchestration 59
4296 0
4297 0 165 20 seq_use_sanity_check 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 37 Use sanity check in SEQ orchestration 59
4298 0
4299 0 166 28 seq_use_bg_for_critical_jobs 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 33 Use backup grid for critical jobs 59
4300 0
4301 0 167 21 seq_sanitize_grid_opt 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 31 Sanitize the grid option string 59
4302 0
4303 0 168 17 seq_assume_proven 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 28 Use proven goals for helpers 59
4304 0
4305 0 169 16 seq_reduce_goals 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 29 Reduce goals for optimization 59
4306 0
4307 0 170 16 seq_bh_gen_trace 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 43 Generate CEX traces for bughunting actively 59
4308 0
4309 0 171 23 seq_reduce_equivalences 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 30 Remove constraint equivalences 59
4310 0
4311 0 172 19 seq_global_chain_db 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 35 Dump global database for bughunting 59
4312 0
4313 0 173 21 seq_enable_coi_status 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 65 Enable the coi_status and coi_depth attributes for SEQ assertions 59
4314 0
4315 0 174 18 fsv_use_structural 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 29 Use structural checks for fsv 59
4316 0
4317 0 175 17 fsv_use_casesplit 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 32 Use case split technique for fsv 59
4318 0
4319 0 176 27 fsv_use_nox_reset_reduction 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 31 Use nox reset reduction for fsv 59
4320 0
4321 0 177 20 fsv_use_fast_rewrite 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 25 Use fast rewrites for FSV 59
4322 0
4323 0 178 19 fsv_composite_trace 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 35 Dispaly composite cex trace for FSV 59
4324 0
4325 0 179 27 fsv_stopat_const_clkrst_coi 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 110 Stop at the signals in the clock and reset COI analysis provided the signals are constants in the formal model 59
4326 0
4327 0 180 30 fsv_disable_mark_in_clkrst_coi 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 65 Disable the MARK properties if the signals are in clock/reset COI 59
4328 0
4329 0 181 25 fsv_disable_mark_if_const 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 55 Disable the MARK properties if the signals are constant 59
4330 0
4331 0 182 17 fsv_use_dual_mode 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 36 Use the dual mode for security check 59
4332 0
4333 0 183 26 fsv_compute_rootcause_auto 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 59 Compute the rootcause of falsified properties automatically 59
4334 0
4335 0 184 28 fusa_use_nox_reset_reduction 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 32 Use nox reset reduction for fuSa 59
4336 0
4337 0 185 21 fusa_use_one_nox_prop 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 67 Use only one NOX_RESET property for all registers. (Internal Only). 59
4338 0
4339 0 186 23 fusa_structural_obs_det 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 61 Do COI analysis w.r.t. both observation and detection points. 59
4340 0
4341 0 187 34 fusa_disable_new_external_statuses 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 67 Do not use the newly introduced external statuses and status names. 59
4342 0
4343 0 188 33 fusa_disable_new_inconcl_statuses 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 71 Do not use the newly introduced inconclusive statuses and status names. 59
4344 0
4345 0 189 22 fusa_enable_collapsing 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 26 Enables collapsing in FuSa 59
4346 0
4347 0 190 19 fusa_use_structural 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 30 Use structural checks for FuSa 59
4348 0
4349 0 191 22 fusa_control_gen_trace 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 45 Generate trace for FuSa controllability check 59
4350 0
4351 0 192 18 fusa_use_casesplit 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 33 Use case split technique for FuSa 59
4352 0
4353 0 193 21 fusa_skip_fault_prune 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 51 Enables skipping of fault pruning in fault compiler 59
4354 0
4355 0 194 25 fusa_ignore_clk_rst_fault 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 47 Ignores fault on clock and reset signal in FuSa 59
4356 0
4357 0 195 16 fusa_use_new_orc 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 38 Use next generation FuSa orchestration 59
4358 0
4359 0 196 21 fusa_use_fast_rewrite 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 26 Use fast rewrites for FuSa 59
4360 0
4361 0 197 27 fusa_enable_composite_trace 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 59 Enables composite trace (prefixed with reset trace) in FuSa 59
4362 0
4363 0 198 25 fusa_prepend_worklib_name 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 98 Prepend work library to faults and observation/detection points when top design is from a library. 59
4364 0
4365 0 199 32 fusa_constraints_using_fv_assume 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 75 Add constraints in FDB using fvassume instead of set_constant in VC-Formal. 59
4366 0
4367 0 200 27 fusa_enable_fdb_constraints 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 36 Enable ZOIX constraints in VCF-FuSa. 59
4368 0
4369 0 201 22 seq_check_simple_proof 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 54 Use specialized engine to check if the proof is simple 59
4370 0
4371 0 202 25 fml_use_phoenix_e_engines 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 36 Use Phoenix technology for e engines 59
4372 0
4373 0 203 25 fml_use_phoenix_b_engines 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 36 Use Phoenix technology for b engines 59
4374 0
4375 0 204 20 seq_update_save_info 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
4376 0
4377 0 205 25 seq_memory_efficient_flow 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
4378 0
4379 0 206 31 seq_map_ignore_undriven_nonload 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
4380 0
4381 0 207 33 seq_ignore_undriven_internal_port 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
4382 0
4383 0 208 24 seq_map_extended_mapping 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
4384 0
4385 0 209 20 seq_map_instrumented 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 31 Maps instrumented SVA registers 59
4386 0
4387 0 210 30 seq_enable_regequal_refinement 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
4388 0
4389 0 211 20 fml_auto_cleanup_run 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 51 Clean up run after it finishes. Improves disk usage 59
4390 0
4391 0 212 19 fml_cleanup_on_exit 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 88 Cleans up files (those are not needed in next runs) when tool exits. Improves disk usage 59
4392 0
4393 0 213 26 fml_multi_automata_support 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 46 Enables multi-automata support (default true). 59
4394 0
4395 0 214 28 fml_allow_initial_properties 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 37 Allow initial block property support. 59
4396 0
4397 0 215 26 fml_script_vacuity_support 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 63 Enable vacuity generation for script properties (default true). 59
4398 0
4399 0 216 26 fml_display_sva_expression 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 33 Display sva expression in report. 59
4400 0
4401 0 217 29 fml_init_sample_function_regs 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 41 Initialize sample function register to 0. 59
4402 0
4403 0 218 26 fml_write_sva_multi_module 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
4404 0
4405 0 219 23 fml_write_sva_bind_each 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
4406 0
4407 0 220 23 fv_write_sva_user_logic 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 98 Write the logic asociated with user create logic using fvassign/fvlatch/fvregister (default true). 59
4408 0
4409 0 221 15 fml_cc_autobbox 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 200 Enable Fully automatic blackboxing flow (default true). Constraints (fvassume) may be or may not be considered in this flow. If user needs to consider all the constraints, please switch off this flow. 59
4410 0
4411 0 222 20 fml_cc_autobbox_func 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 247 Enable Fully automatic blackboxing flow (default false) without structural checking (only functional). Constraints (fvassume) may be or may not be considered in this flow. If user needs to consider all the constraints, please switch off this flow. 59
4412 0
4413 0 223 22 fml_cc_check_ctrl_path 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 47 Checks full reset and clk logic in control path 59
4414 0
4415 0 224 20 fml_cc_stop_at_latch 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 28 Stop at latch based on depth 59
4416 0
4417 0 225 22 fml_cc_model_reduction 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
4418 0
4419 0 226 25 fml_cc_model_reduction_bb 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
4420 0
4421 0 227 26 fml_cc_model_reduction_opt 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
4422 0
4423 0 228 31 fml_cc_model_reduction_optimise 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 27 Optimise CC model reduction 59
4424 0
4425 0 229 16 fml_orc_blocking 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
4426 0
4427 0 230 20 fml_auto_abstraction 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 70 Enable automatic abstraction for design (set prior to loading design). 59
4428 0
4429 0 231 25 fml_override_abstractions 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
4430 0
4431 0 232 31 fml_cov_enable_unconst_analysis 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 67 Enables identifying unreachables even under unconstrained analysis. 59
4432 0
4433 0 233 27 fml_use_vhdl_generate_style 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
4434 0
4435 0 234 22 fml_enable_fsm_support 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
4436 0
4437 0 235 27 fml_cov_tgl_undriven_as_unr 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 129 Used to classify undriven toggle signals as uncoverable.
By default, undriven toggle signals are reported as covered by the tool. 59
4438 0
4439 0 236 27 fml_cov_tgl_x_driven_as_unr 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 129 Used to classify X driven toggle signals as uncoverable.
By default, X driven toggle signals are reported as covered by the tool. 59
4440 0
4441 0 237 19 fml_fta_read_waiver 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 29 Enables reading waiver in FTA 59
4442 0
4443 0 238 20 fml_fta_heavy_effort 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
4444 0
4445 0 239 13 fml_fta_debug 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 18 Enable debug mode. 59
4446 0
4447 0 240 19 fml_fta_lw_new_fpid 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 64 Forcefully create new fpId directory for FTA light-weight stage. 59
4448 0
4449 0 241 15 fml_fta_use_inv 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 35 Use invariant in heavy weight step. 59
4450 0
4451 0 242 15 fml_fast_sanity 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 46 To enable faster sanity processing step of FTA 59
4452 0
4453 0 243 35 fml_overconstraint_bounded_analysis 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
4454 0
4455 0 244 35 fml_cov_line_cont_assign_as_covered 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
4456 0
4457 0 245 21 fml_svac_script_debug 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
4458 0
4459 0 246 17 fml_navigator_xml 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
4460 0
4461 0 247 26 fml_navigator_check_status 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 42 New check status for testing gui interface 59
4462 0
4463 0 248 29 fml_navigator_parallel_checks 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 32 Allow parallel navigator checks. 59
4464 0
4465 0 249 29 fml_navigator_allow_auto_save 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 64 Allow auto checkpointing while in the navigator. Off by default. 59
4466 0
4467 0 250 30 fml_navigator_conflict_warning 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 104 Print constraint conflicts warning for extending properties or different input scenarios (default true). 59
4468 0
4469 0 251 24 fml_navigator_allow_save 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 90 Hidden variable to allow support of save session while in a navigator task (default true). 59
4470 0
4471 0 252 26 fml_navigator_allow_fvtask 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 99 Hidden variable to allow support of switching to/from navigator tasks using fvtask (default false). 59
4472 0
4473 0 253 23 fml_promote_reset_goals 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 43 Promote reset goals when creating new task. 59
4474 0
4475 0 254 28 fml_perform_fault_activation 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
4476 0
4477 0 255 29 fml_perform_fault_propagation 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
4478 0
4479 0 256 17 fml_fta_enable_pa 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
4480 0
4481 0 257 17 fml_fta_enable_om 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
4482 0
4483 0 258 23 fml_enable_resume_depth 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
4484 0
4485 0 259 17 fml_enable_resume 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 75 Allow checking to resume from where the prior check stopped, when possible. 59
4486 0
4487 0 260 22 fml_fpv_enable_gui_cov 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
4488 0
4489 0 261 35 fml_cov_skip_support_set_extraction 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
4490 0
4491 0 262 21 dashboard_auto_submit 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 39 Automatically submit data to Dashboard. 59
4492 0
4493 0 263 23 fml_broadcast_task_data 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 69 Broadcast task and app data for checking commands on finish (hidden). 59
4494 0
4495 0 264 32 fml_switch_composite_merge_order 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 83 For composite traces, treat the formal fsdb as master and merge reset fsdb into it. 59
4496 0
4497 0 265 27 fml_inject_input_port_fault 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 41 Enable injection of faults at input port. 59
4498 0
4499 0 266 27 fml_inject_stuck_at_x_fault 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 36 Enable injection of StuckAtX faults. 59
4500 0
4501 0 267 28 fml_inject_synch_reset_fault 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 55 Enable injection of faults at synchronous reset blocks. 59
4502 0
4503 0 268 28 fml_add_sync_reset_attribute 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 92 Add simon attribute on synchronous reset signals. Must be specified prior to design compile. 59
4504 0
4505 0 269 25 fml_enable_initial_blocks 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 102 Enable support of initial blocks in rtl compile for formal. Must be specified prior to design compile. 59
4506 0
4507 0 270 18 fml_enable_ndmerge 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 79 Enable support of ndmerge in formal. Must be specified prior to design compile. 59
4508 0
4509 0 271 29 fml_enable_noskipsimmemmodels 0 1 0 0 1 1 -1 -1 0  0  0  -1 -1 109 Enable support of simon option -noSkipSimMemModels in formal. Must be specified prior to read_file/elaborate. 59
4510 0
4511 0 272 30 fml_enable_contfeedbacktolatch 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 94 Enable simon option -contFeedBackToLatch in formal. Must be specified prior to design compile. 59
4512 0
4513 0 273 25 fca_enable_feedback_latch 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 111 Enable simon option -contFeedBackToLatch in formal for coverage app. Must be specified prior to design compile. 59
4514 0
4515 0 274 19 fml_track_loc_reset 0 1 0 0 0 0 -1 -1 0  0  0  -1 -1 40 Track source locations for reset blocks. 59
4516 0
4517 0 275 24 fml_track_loc_reset_cond 0 1 0 0 0 0 -1 -1 0  0  0  -1 -1 44 Track source locations for reset conditions. 59
4518 0
4519 0 276 26 fml_track_loc_const_select 0 1 0 0 0 0 -1 -1 0  0  0  -1 -1 44 Track source locations for constant selects. 59
4520 0
4521 0 277 33 fml_import_fvdisable_covmode_task 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 63 Enables importing disabled coverage goals from parent COV task. 59
4522 0
4523 0 278 22 fml_frv_enable_appmode 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 38 Enables FRV app mode. Default is true. 59
4524 0
4525 0 279 22 fml_adaptive_licensing 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 60 Use adaptive licensing scheme (possible performance impact). 59
4526 0
4527 0 280 25 fml_cc_exact_struct_check 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 79 Enable structural check between src-dest based on exact path delay value/range. 59
4528 0
4529 0 281 23 fml_cc_struct_check_opt 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 154 Enable optimised structural checkDon't do word-level structural verification for same src-dest againDon't do structural verification for iso type lpccprop 59
4530 0
4531 0 282 23 fml_qual_fault_in_fcore 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 48 Enables FTA analysis only inside the formal core 59
4532 0
4533 0 283 19 fml_fta_high_effort 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
4534 0
4535 0 284 21 fml_fta_incr_run_mode 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
4536 0
4537 0 285 20 fml_fta_light_to_seq 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
4538 0
4539 0 286 26 fml_formal_core_on_the_fly 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 73 Enable formal core generation during check_fv for a subset of properties. 59
4540 0
4541 0 287 29 fml_formal_core_otf_all_goals 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 56 Enable formal core generation all goals or only asserts. 59
4542 0
4543 0 288 27 fml_formal_core_incremental 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 52 Enable incremental (bounded) formal core generation. 59
4544 0
4545 0 289 24 fml_formal_core_liveness 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 53 Enable formal core generation on liveness properties. 59
4546 0
4547 0 290 35 fml_formal_core_reduced_constraints 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 70 Enables reduced constraints computation during formal core generation. 59
4548 0
4549 0 291 26 formal_core_cov_functional 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 43 Enable new coverage flow from formal core.  59
4550 0
4551 0 292 16 fml_core_cov_unr 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 72 Show new coverage flow(functional analysis) from formal core as default. 59
4552 0
4553 0 293 22 fml_enable_fsv_appmode 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 38 Enables FSV app mode. Default is true. 59
4554 0
4555 0 294 10 fusa_debug 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 23 show FuSa debug output. 59
4556 0
4557 0 295 21 fusa_no_debug_logfile 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 38 Do not dump debug log file for backend 59
4558 0
4559 0 296 22 fml_enable_fxp_appmode 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 38 Enables FXP app mode. Default is true. 59
4560 0
4561 0 297 23 fml_enable_fusa_appmode 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 40 Enables FUSA app mode. Default is false. 59
4562 0
4563 0 298 28 fml_analyze_propagation_path 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 60 Enables the propagation path analysis for FSV and FXPs' cex. 59
4564 0
4565 0 299 22 fml_enable_dpv_appmode 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 39 Enables DPV app mode. Default is false. 59
4566 0
4567 0 300 21 fml_nox_reset_visible 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 94 Allow the NOX_RESET type properties to show in the reports. Default is false. (Internal Only). 59
4568 0
4569 0 301 20 fml_use_one_nox_prop 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 67 Use only one NOX_RESET property for all registers. (Internal Only). 59
4570 0
4571 0 302 23 fml_fxp_generate_called 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 92 A flag showing whether fxp_generate has been called since the last check_fv (Internal Only). 59
4572 0
4573 0 303 29 fml_fxp_nox_reset_star_issued 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 67 A flag indicating whether fxp_assume -nox -reset * has been issued. 59
4574 0
4575 0 304 28 fml_fxp_enable_auto_generate 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 103 A enabling flag for executing fxp_generate -auto in check_fv if fxp_generate has not been issued before 59
4576 0
4577 0 305 24 fxp_no_duplicate_asserts 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 95 Do not generate duplicated asserts in FXP for signals or part_selects which have been asserted. 59
4578 0
4579 0 306 20 fxp_use_fast_rewrite 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 25 Use fast rewrites for FXP 59
4580 0
4581 0 307 29 fxp_nox_reset_hidden_register 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 37 Create nox_reset for hidden_registers 59
4582 0
4583 0 308 26 fxp_compute_rootcause_auto 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 59 Compute the rootcause of falsified properties automatically 59
4584 0
4585 0 309 12 fml_lp_aware 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 36 Enable LP aware connectivity checks. 59
4586 0
4587 0 310 15 fml_lp_instr_on 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 124 Enable isolation and retention instrumentation with read_upf. Precondition: fml_lp_aware (LP aware connectivity) is enabled. 59
4588 0
4589 0 311 22 fml_lp_constraint_auto 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 100 When fml_lp_aware is enabled in the CC app, automatically generate the LP constraints with read_upf. 59
4590 0
4591 0 312 33 fml_cov_enable_strict_elfile_mode 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 54 Enables strict mode dumping of coverage exclusion file 59
4592 0
4593 0 313 17 fml_x_in_waveform 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 57 Additional option given to dfgsim to show X's in waveform 59
4594 0
4595 0 314 26 fml_enable_bbox_after_elab 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 48 Enable setting blackbox after reading in designs 59
4596 0
4597 0 315 17 fml_gen_rand_seed 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 88 Bug hunting effort mode will use machine date/time information to generate random seeds. 59
4598 0
4599 0 316 32 fml_delete_prop_density_cov_task 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
4600 0
4601 0 317 31 fml_enable_prop_density_cov_map 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 56 Enables mapping of property density to coverage database 59
4602 0
4603 0 318 28 fml_tautology_goal_as_proven 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 84 Enables marking goals which are tautology by design, as proven trivially by the tool 59
4604 0
4605 0 319 20 fml_cov_exclude_bbox 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 48 Excludes blackbox while saving coverage database 59
4606 0
4607 0 320 30 fml_stop_on_vacuous_constraint 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 41 Stop check if vacuous constraint is found 59
4608 0
4609 0 321 30 fml_stop_on_vacuous_constraint 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 62 Stop check if an unreachable witness for a constraint is found 59
4610 0
4611 0 322 25 fml_prop_result_timestamp 0 1 0 0 0 0 -1 -1 0  0  0  -1 -1 60 Include a timestamp in PROP_I_RESULT messages from check_fv. 59
4612 0
4613 0 323 24 fml_prop_info_use_msgmgr 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 135 Use MsgMgr for PROP_I_RESULT messages from check_fv.
Provides full message filtering and recording capabilities, at some overhead cost. 59
4614 0
4615 0 324 32 fml_struct_check_info_use_msgmgr 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 140 Use MsgMgr for STRUCT_CHECK_RESULT messages from load_cc.
Provides full message filtering and recording capabilities, at some overhead cost. 59
4616 0
4617 0 325 37 fml_enable_covers_in_prop_density_cov 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 59 Enables coverage mapping for SV covers for property density 59
4618 0
4619 0 326 17 fml_coi_reduction 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 103 Controls whether formal model is built only for cone-of-influence of properties, including constraints. 59
4620 0
4621 0 327 31 fml_coi_reduction_no_constraint 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 52 Exclude constraint in coi reduction. For debug only. 59
4622 0
4623 0 328 25 fml_merge_equiv_registers 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 92 Merge registers equivalent after reset during the model build. Disabled for SEQ/FXP/FSV/FUSA 59
4624 0
4625 0 329 32 fml_disconnect_multidriven_input 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 83 Disconnect undriven input ports that drive a multiply driven net. Default is false. 59
4626 0
4627 0 330 28 fml_allow_imm_assert_in_func 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 69 Enable the compiling of the immediate assertion in functions or tasks 59
4628 0
4629 0 331 31 fml_enable_utrans_failure_cache 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 40 Enable the cache for svac utrans failure 59
4630 0
4631 0 332 22 fml_svac_rewrite_clock 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 33 Enable the clock rewrite for svac 59
4632 0
4633 0 333 26 fml_svac_rewrite_dis_iff_x 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 48 Enable rewrite of disable iff condition for svac 59
4634 0
4635 0 334 22 fml_svac_bypass_simple 0 1 0 0 1 1 -1 -1 0  0  0  -1 -1 257 By default properties with clocks are compiled using the sva compiler.
  Setting this to true allows simple properties clocked on the posedge of clock to be instrumented directly.
  This allows compatibility with behavior in earlier releases. (default=true) 59
4636 0
4637 0 335 23 fml_fta_inject_priority 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 131 Gives precedence to the inject_fault switch specified with read_file and helps to override the certitude_config.cer file with that. 59
4638 0
4639 0 336 28 fml_cov_tgl_instr_on_the_fly 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 44 Instrument toggle coverage goals on the fly. 59
4640 0
4641 0 337 27 fml_fvdelete_always_save_db 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 77 Save the property database to disk after fvdelete, even without an active GUI 59
4642 0
4643 0 338 30 fml_disable_extend_quiet_trace 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 40 Disable quiet trace for extended traces. 59
4644 0
4645 0 339 24 fml_print_learn_lic_msgs 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
4646 0
4647 0 340 25 fml_cov_enable_branch_cov 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 47 Enable branch coverage when -cov all is passed. 59
4648 0
4649 0 341 28 fml_cov_exclude_missing_else 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 41 Exclude Missing_Else from Branch Coverage 59
4650 0
4651 0 342 29 fml_cov_enable_enum_in_struct 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 26 Enable Enums within struct 59
4652 0
4653 0 343 22 fml_cov_improved_fcore 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 49 Exclude StopNet parameer to improve FCORE Results 59
4654 0
4655 0 344 17 fml_cov_legacy_el 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 35 Enable Legacy Exclusion Saving Flow 59
4656 0
4657 0 345 22 fml_add_fsm_cov_to_fpv 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 42 Adding fsm Coverage Properties to FPV Task 59
4658 0
4659 0 346 21 fml_signoff_dashboard 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 41 Sets to true with compute_signoff command 59
4660 0
4661 0 347 19 cov_exclude_assumes 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 42 Excludes assumes in the coverage database. 59
4662 0
4663 0 348 22 cov_exclude_bb_signals 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 48 Automatically exclude blackbox signals in covdb. 59
4664 0
4665 0 349 21 fml_sss_enable_simple 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
4666 0
4667 0 350 33 fml_inject_deadassign_combo_fault 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 53 Enable injection of DeadAssign faults in combo block. 59
4668 0
4669 0 351 25 fml_send_propdb_on_update 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 82 Enable sending propDB changes as part of update stream in new Verdi property flow. 59
4670 0
4671 0 352 13 fml_pdc_trace 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 39 Enable tracing of PDC Output to stdout. 59
4672 0
4673 0 353 24 fml_pdc_overflow_to_file 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 59 Allow writing PDC overflow data to file rather than stream. 59
4674 0
4675 0 354 28 fml_enable_internal_net_aeps 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 57 Enable AEPs on internal nets, such as coverage registers. 59
4676 0
4677 0 355 32 fml_cov_tgl_signal_legacy_lookup 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 60 Enable the legacy lookup method for coverage toggle signals. 59
4678 0
4679 0 356 20 fml_fta_enable_cover 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 36 Honors cover properties in FTA flow. 59
4680 0
4681 0 357 28 fml_cov_tgl_handle_xinit_val 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 113 Enable a delay of 1 clock cycle while monitoring tgl coverage of sequentials with an 'x' value after reset state. 59
4682 0
4683 0 358 29 fml_fta_cover_sequential_flow 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 36 Honors cover properties in FTA flow. 59
4684 0
4685 0 359 29 fml_fca_enable_bad_code_check 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 151 Allow property filterting using "reason==simplication" which lists trivially uncoverable line and condition goals (found through simple logic rewrite). 59
4686 0
4687 0 360 18 fml_seq_x_func_map 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 40 Enable functional mapping for Xs in SEQ. 59
4688 0
4689 0 361 28 fml_seq_no_invalidate_result 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 32 Do not invalidate result in SEQ. 59
4690 0
4691 0 362 18 fml_grid_job_array 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 35 Enable job array in set_grid_usage. 59
4692 0
4693 0 363 28 fml_grid_navigator_job_array 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 49 Enable job array in set_grid_usage for navigator. 59
4694 0
4695 0 364 9 fml_cloud 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 26 Enable Cloud mode for grid 59
4696 0
4697 0 365 20 seq_latch_sequential 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 42 Insert latches for flip flops and latches. 59
4698 0
4699 0 366 26 fml_cov_par_block_analysis 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 72 Enables extraction and analysis of parent blocks for coverage debug flow 59
4700 0
4701 0 367 22 fca_fcore_after_branch 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 71 Enables extraction and analysis of after branch for coverage debug flow 59
4702 0
4703 0 368 20 fml_cov_signoff_flow 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 72 Set to true in coverage based signoff analysis like OA/BA or Formal core -1 59
4704 0
4705 0 370 26 fml_defer_property_compile 0 1 0 0 0 0 -1 -1 0  0  0  -1 -1 89 Defer compilation of incremental properties until sim/formal model build (default false). 59
4706 0
4707 0 371 27 fml_fta_par_app_high_effort 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 51 Enable high effort level for parent app run of FTA. 59
4708 0
4709 0 372 27 fml_cov_exclude_reset_block 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 46 Excludes reset block from coverage computation 59
4710 0
4711 0 373 22 fml_show_loop_analysis 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 62 Show combinational loop analysis during formal model creation. 59
4712 0
4713 0 374 15 fml_fdc_verbose 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 61 Show instrumented signals in combinational loop design check. 59
4714 0
4715 0 375 24 fml_treat_gclk_as_sysclk 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 54 Treat $global_clock as a system clock (default false). 59
4716 0
4717 0 376 20 fml_lp_aware_allapps 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 32 Allow fml_lp_aware for all apps. 59
4718 0
4719 0 377 25 fml_fta_improved_activate 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 53 Enable new activation flow of FTA for faster analysis 59
4720 0
4721 0 378 15 fml_cov_map_new 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 38 Enable coverage mapping of all signals 59
4722 0
4723 0 379 26 fml_check_raw_signal_write 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 81 Check if snipped or constant (write) signals are read after write signals in RTL. 59
4724 0
4725 0 380 21 fml_ignore_raw_signal 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 95 Ignore snip_driver or set_constant signals that are defined as read after write signals in RTL. 59
4726 0
4727 0 381 26 fml_allow_clocking_changes 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 87 Allow changing clocking after clock generation, and task based clock generator support. 59
4728 0
4729 0 382 29 fml_container_instrumentation 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 62 Instrument all properties and objects into a single container. 59
4730 0
4731 0 383 26 fv_enable_instr_name_cache 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 46 Use name cache for instrumentation name check. 59
4732 0
4733 0 384 35 fml_suppress_zero_depth_aep_failure 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 29 Suppress depth 0 AEP failures 59
4734 0
4735 0 385 17 fml_witness_relax 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 100 Relaxed requirements for the witness, to be used when a regular witness is infinite (default false). 59
4736 0
4737 0 386 21 fml_svac_tech_mapping 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 71 Enable tech mapping of (some) properties to automatons (default false). 59
4738 0
4739 0 387 26 fml_apply_reset_at_powerup 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 41 Apply reset to flops with Lp aware formal 59
4740 0
4741 0 388 17 fml_aep_new_instr 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 41 Enables improved instrumentation for AEP. 59
4742 0
4743 0 389 24 fml_cov_tgl_ignore_reset 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 79 Causes the application to ignore reset signals during toggle coverage analysis. 59
4744 0
4745 0 390 26 fml_cov_cg_consider_weight 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 184 Consider the weigth specification of coverpoint/cross while extracting goals.
No goals would be extracted for a coverpoint/cross having weight = 0, during covergroup coverage analysis. 59
4746 0
4747 0 391 17 fml_cov_x_support 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 44 Enables X-semantic support in Coverage flow. 59
4748 0
4749 0 392 20 fta_use_fast_rewrite 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 25 Use fast rewrites for FTA 59
4750 0
4751 0 393 21 fml_fta_fast_activate 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 34 Enable fast activation flow of FTA 59
4752 0
4753 0 394 19 fml_use_fast_cc_cov 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 41 Use the new high performance cc cov flow. 59
4754 0
4755 0 395 20 fta_infer_cov_status 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 102 Infers the coverage status of a line which has no fault injected  from the status of the parent block. 59
4756 0
4757 0 396 23 fml_x_detect_quiet_fast 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 53 Do quiet and fast x detection (enforced for cov app). 59
4758 0
4759 0 397 25 fml_x_detect_add_01_rails 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 50 Add extra 0/1 rails for more accurate x-detection. 59
4760 0
4761 0 398 28 fml_fta_enable_vacuity_check 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 27 Enable vacuity check in FTA 59
4762 0
4763 0 399 12 fml_svac_cse 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 83 Experimental: Perform Common Subexpression Elimination optimization (default true). 59
4764 0
4765 0 400 21 fml_svac_liveness_opt 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 69 Experimental: Perform Liveness automaton optimization (default true). 59
4766 0
4767 0 401 31 fml_svac_ignore_numstates_limit 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 78 Ignore the limit on number of generated states for a property (default false). 59
4768 0
4769 0 402 37 fml_svac_rewrite_async_reset_liveness 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 78 Do Clock-Rewrite for liveness property with asynchronous reset (default true). 59
4770 0
4771 0 403 28 fml_svac_enable_det_liveness 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 69 Enable generation of deterministic liveness automaton (default true). 59
4772 0
4773 0 404 30 fv_svac_funcprop_oldstyle_name 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 80 Use old naming style for property in function that includes line number in name. 59
4774 0
4775 0 405 22 fusa_enable_new_status 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 30 Enables new sff status in FuSa 59
4776 0
4777 0 406 24 fml_cov_tgl_fast_rewrite 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 56 Enables fast rewrite for toggle metric in coverage flow. 59
4778 0
4779 0 407 24 fml_lpf_reset_at_powerup 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 65 To reset sequential elements at power up in low power aware flow. 59
4780 0
4781 0 408 31 fml_new_cc_cov_enable_modelling 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 84 Enable the new modelling of the signals in the enable expression for compute_cc_cov. 59
4782 0
4783 0 409 23 fml_fta_enable_db_write 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 41 Enables FTA flow to write to certitudeDB. 59
4784 0
4785 0 410 22 fml_fvassume_constants 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 265 Build simple constant assumptions into the formal model.
  For performance, simple constant assumptions (e.g., fvassume -expr {signal == 0}) are built directly
  into the model. Set this to false to force such assumptions to be handled as normal solver constraints. 59
4786 0
4787 0 411 34 fml_enable_delay_property_checking 0 1 0 0 0 0 -1 -1 0  0  0  -1 -1 182 Enable the fml_delay_property_checking feature. The feature must be enabled at the point when
properties are read/created in order for fml_delay_property_checking to have any effect. 59
4788 0
4789 0 412 26 fml_inject_freeinput_fault 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 37 Enable injection of FreeInput faults. 59
4790 0
4791 0 413 26 fml_connectivity_cons_prop 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 71 Enable the constant propagation in the scope-wise connectivity analysis 59
4792 0
4793 0 414 22 fml_connectivity_snips 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 56 Enable the snips in the scope-wise connectivity analysis 59
4794 0
4795 0 415 30 fml_cov_cg_enable_per_instance 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 107 Enable the coverage option 'per_instance', even if this is not set explicitly in the covergroup definition. 59
4796 0
4797 0 416 24 fml_cov_overwrite_waiver 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 70 When true, disables automatic loading of waiver file in sign off flow. 59
4798 0
4799 0 417 18 fml_enable_fsm_ssd 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 44 When true, it will enable the fsm_ssd checks 59
4800 0
4801 0 418 26 fml_rfc_cc_full_complexity 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 103 Enables full complexity report for CC properties without considering src and enable as the stop points. 59
4802 0
4803 0 419 27 fml_cov_ignore_case_default 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 39 Ignores case default for line coverage. 59
4804 0
4805 0 420 36 fml_frv_enable_array_vendorextension 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 82 Enables support for the 'array' vendor extension in FRV app mode. Default is true. 59
4806 0
4807 0 421 35 fml_fvlp_powerdown_corrupt_seq_clks 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 33 Use clocks to corrupt flip flops. 59
4808 0
4809 0 422 36 fml_fvlp_powerdown_disable_seq_reset 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 54 Disable reset of sequential element during power down. 59
4810 0
4811 0 423 40 fml_fvlp_powerdown_corrupt_all_seq_elems 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 56 Corrupt all flip flops (otherwise, only boundary flops). 59
4812 0
4813 0 424 34 fml_fvlp_powerdown_corrupt_all_spa 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 69 Corrupt input pins with set_port_attributes (will disregard assumes). 59
4814 0
4815 0 425 37 fml_fvlp_debug_friendly_internal_nets 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 87 Use debug friendly internal net names (can cause massive slowdowns with large designs). 59
4816 0
4817 0 426 34 fml_fvlp_all_visible_internal_nets 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 48 Make all internal nets user visbile (for nWave). 59
4818 0
4819 0 427 29 fml_fvlp_ignore_string_params 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 82 Ignore string parameters for the bind_checker to reduce number of module variants. 59
4820 0
4821 0 428 25 fml_fvlp_qlpac_nlp_compat 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 69 Make the instance hierarchical name compatible between QLPAC and NLP. 59
4822 0
4823 0 429 19 fml_fvlp_all_pgpins 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 46 Use extra checks to dump all pg pins in nWave. 59
4824 0
4825 0 430 22 fml_fvlp_cc_post_instr 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 50 Go back to old flow where fvlp_add_cc is required. 59
4826 0
4827 0 431 31 fml_enable_post_fvlp_instrument 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 101 Postpone (cause skipping) of the instrumentation of isolation and retention policies during read_upf. 59
4828 0
4829 0 432 20 fml_fta_cov_new_flow 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 25 Enables new FTA COV flow. 59
4830 0
4831 0 433 36 fml_cov_exclusion_crossfeed_new_flow 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 67 Enables new VCS flow to handle the block when first line is assert. 59
4832 0
4833 0 434 22 fml_fta_enable_cluster 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 28 Enables FTA clustring model. 59
4834 0
4835 0 435 36 fml_enable_prop_density_cov_bittravs 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 58 Enables bit level traversal for property density coverage. 59
4836 0
4837 0 436 35 fml_enable_formal_core_cov_bittravs 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 53 Enables bit level traversal for formal core coverage. 59
4838 0
4839 0 437 28 fml_cov_cg_enable_zcov_debug 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 47 Enables debug messages from the Zcov component. 59
4840 0
4841 0 438 26 enable_const_prop_thru_seq 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 56 Enables the constant propagation through the sequentials 59
4842 0
4843 0 439 33 fml_enable_seqaig_based_signature 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 57 Compute signature of the formal model based on the seqAig 59
4844 0
4845 0 440 31 fml_abstract_arithop_with_const 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 65 Allow abstraction on arithmetic operators with constant operands. 59
4846 0
4847 0 441 26 fml_enable_signoff_bounded 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 35 Enables signoff on bounded results. 59
4848 0
4849 0 442 31 fml_enable_prop_density_for_frv 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 42 Enables property density for FRV app mode. 59
4850 0
4851 0 443 28 fml_lpcc_try_robust_get_info 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 120 For LP CC, try the legacy low power information extractor if the structural check fails to extract required information. 59
4852 0
4853 0 444 19 fml_aep_unique_name 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 40 Enables creation of unique names for AEP 59
4854 0
4855 0 445 27 fml_incremental_bind_bypass 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 147 Bypass adding all previous bind instances to bind_checker compiles. This will limit Verdi to showing only the last incremental bind. Default=false. 59
4856 0
4857 0 446 33 fml_incremental_bind_disable_copy 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 82 Disable copying from an existing hierscope for incremental binding. Default=false. 59
4858 0
4859 0 447 26 fml_incremental_bind_ports 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 96 Add port signals to VCS/Simon incremental module binds using bind_checker command. Default=true. 59
4860 0
4861 0 448 23 fml_bbox_clock_analysis 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 45 Enable the clock COI analysis for blackboxing 59
4862 0
4863 0 449 23 fml_bbox_reset_analysis 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 45 Enable the reset COI analysis for blackboxing 59
4864 0
4865 0 450 27 fml_bbox_use_const_internal 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 87 Use the set_constant delcared over a signal that is inside an instance to be blackboxed 59
4866 0
4867 0 451 17 fml_fta_inst_qual 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 50 Enables instance based fault qualification for FTA 59
4868 0
4869 0 452 27 fml_fta_move_unneeded_files 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 79 Move all unnecessary files of FTA to session log directory <session_name>/logs  59
4870 0
4871 0 453 24 fml_fta_constraint_check 0 1 0 0 0 0 -1 -1 0  0  0  -1 -1 71 Enable identification of constraints which are in the COI of the faults 59
4872 0
4873 0 454 25 seq_mapping_legacy_report 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 59 Enable legacy format report of report_seq_mappings command. 59
4874 0
4875 0 455 30 seq_skip_trivial_mem_abs_props 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 79 Enable skipping the trivially proven properties for compile memory abstractions 59
4876 0
4877 0 456 25 seq_pcfv_isomorphic_check 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 60 Do isomorphic check for clock tree properties in PC-FV flow. 59
4878 0
4879 0 457 26 fml_ignore_latch_retention 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 28 Ignore latches for retention 59
4880 0
4881 0 458 29 fml_enable_ret_generic_output 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 53 Enable UPF_GENERIC_OUTPUT (bitwise) for bind_checker. 59
4882 0
4883 0 459 28 fml_cov_cg_enable_new_naming 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 55 Enables new style naming for SV CG coverage properties. 59
4884 0
4885 0 460 19 fml_auto_clock_mode 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 35 Enable automatic clock inferencing. 59
4886 0
4887 0 461 19 fml_auto_reset_mode 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 35 Enable automatic reset inferencing. 59
4888 0
4889 0 462 33 fml_enable_sign_and_pack_in_types 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 57 Enable signedness and packing information in array types. 59
4890 0
4891 0 463 26 fml_enable_mos_transistors 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 55 Enable accurate handling of nmos/pmos/cmos transistors. 59
4892 0
4893 0 464 25 fml_enable_drive_strength 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 49 Enable drive strength support in formal modeling. 59
4894 0
4895 0 465 37 fml_enable_toplevel_inout_assumptions 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 75 Enable top-level/bbox inout assumptions that avoid multi-driven situations. 59
4896 0
4897 0 466 34 fml_enable_stability_constraint_ps 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 80 Enable support of env stability constraints for bit/part selects (default true). 59
4898 0
4899 0 467 32 fml_formal_stability_constraints 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 111 Enable support of formal stability constraints vs treating as environment stability constraints (default true). 59
4900 0
4901 0 468 22 fv_direct_env_equality 1 0 0 1 0 0 -1 -1 0  0  0  -1 -1 100 Beta 2022.06. Enable instrumentation of environment equality directly into the nldm (default false). 59
4902 0
4903 0 469 17 fml_fta_seq_debug 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 26 Enable FTA SEQ debug mode. 59
4904 0
4905 0 470 18 fml_fta_qual_setup 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 54 Enable user constraints automatically in FTA SEQ mode. 59
4906 0
4907 0 471 20 seq_use_new_rfc_flow 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 47 Enable new flow report of report_fv_complexity. 59
4908 0
4909 0 472 22 fml_signoff_auto_merge 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 102 Enable the auto merge flow in compute signoff where databases of effort levels are merged accordingly. 59
4910 0
4911 0 473 19 fusa_enable_pruning 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 23 Enables pruning in FuSa 59
4912 0
4913 0 474 34 seq_use_legacy_abstraction_mapping 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 42 Enable legacy flow of abstraction mapping. 59
4914 0
4915 0 475 19 fsv_enable_cond_tgl 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 53 Enable the toggle check for the condition expressions 59
4916 0
4917 0 476 19 fxp_enable_cond_tgl 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 53 Enable the toggle check for the condition expressions 59
4918 0
4919 0 477 19 fml_cov_vacuity_unr 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 30 Enable Vacuity unreachability. 59
4920 0
4921 0 478 21 fml_struct_array_free 0 1 0 0 0 0 -1 -1 0  0  0  -1 -1 138 Treat the struct array operator output as a free variable. By default the presence of a struct array operator will be treated as an error. 59
4922 0
4923 0 479 19 fsv_seq_prop_naming 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 44 Follow the property naming convention of SEQ 59
4924 0
4925 0 480 19 fxp_seq_prop_naming 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 44 Follow the property naming convention of SEQ 59
4926 0
4927 0 481 20 fusa_seq_prop_naming 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 44 Follow the property naming convention of SEQ 59
4928 0
4929 0 482 24 fusa_save_ignored_status 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 57 Add NA status when saving the faults which are not found. 59
4930 0
4931 0 483 20 fusa_legacy_sff_flow 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 36 Use fdb under the hood for sff flow. 59
4932 0
4933 0 484 25 fusa_orch_smart_with_seed 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 44 Use the seed approach in the FuSa smart orch 59
4934 0
4935 0 485 28 fml_lp_query_no_bit_blasting 0 1 0 0 0 0 -1 -1 0  0  0  -1 -1 68 To convert bit-blasted signals to word-level for retention elements. 59
4936 0
4937 0 486 32 fml_signoff_high_effort_fta_only 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 69 To only run FTA analysis when running high effort in compute_signoff. 59
4938 0
4939 0 487 34 fml_aep_trivial_continuous_xassign 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 64 To disable creation of trivial continuous AEPs of type x_assign. 59
4940 0
4941 0 488 26 fml_aep_enable_waiver_flow 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 30 To enable waiver flow for AEP. 59
4942 0
4943 0 489 22 seq_use_meta_reasoning 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 42 Use meta reasoning for result propagation. 59
4944 0
4945 0 490 19 seq_dcp_exclude_vwc 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 68 During decompose exclude the vacuity, witness, and cover properties. 59
4946 0
4947 0 491 20 seq_sm_b_timeout_inf 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 63 Make single b3 call infinite timeout in SEQ smart orchestration 59
4948 0
4949 0 492 16 seq_patch_use_mp 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 34 Use workers to patch traces in SEQ 59
4950 0
4951 0 493 19 seq_use_cpu_timeout 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 48 Use cpu time for timeout instead of elapsed time 59
4952 0
4953 0 494 17 fml_cov_hier_both 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 107 To consider -cm_hier file both from input coverage database and that specified with fml_cov_alt_hier_file . 59
4954 0
4955 0 495 39 fml_linearized_counter_jmp_within_range 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 77 Jumps in linearized counter abstraction mode to be within current range only. 59
4956 0
4957 0 496 30 fml_lp_buffer_behav_model_link 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 74 Link in behavioral model for 1 input 1 output cells that have no function. 59
4958 0
4959 0 497 29 fml_enable_coi_deadcode_check 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 47 Enables deadcode check in COI coverage analysis 59
4960 0
4961 0 498 20 fml_enable_lw_coi_oc 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 39 Enables light weight OC in COI analysis 59
4962 0
4963 0 499 31 fml_lpcc_enable_check_wo_policy 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 199 Allow connectivity checks with lpa_type=LPA_CLAMP0_EN/LPA_CLAMP1_EN/LPA_LATCH_EN without any ISO policy association. Isolation sense value is to be interpreted from attributes on the ISO/ELS libcell. 59
4964 0
4965 0 500 31 fml_lpcc_adjust_sense_wo_policy 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 180 For connectivity checks with lpa_type=LPA_CLAMP0_EN/LPA_CLAMP1_EN/LPA_LATCH_EN, adjust the  isolation sense value based on any negations appearing before the ISO/ELS libcell input. 59
4966 0
4967 0 501 34 fml_enable_fcore_cov_across_metric 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 54 Enables mapping of formal core coverage across metrics 59
4968 0
4969 0 502 29 fml_enable_fcore_cov_function 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 56 Enables mapping of formal core coverage in function body 59
4970 0
4971 0 503 26 fml_aep_waiver_flow_legacy 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 33 To enable aep legacy waiver flow. 59
4972 0
4973 0 504 25 fml_aep_waiver_flow_relax 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 32 To enable aep relax waiver flow. 59
4974 0
4975 0 505 23 fusa_multi_failure_mode 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 29 Enables multiple failure mode 59
4976 0
4977 0 506 29 fusa_process_transient_faults 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 38 Retrieve and process transient faults. 59
4978 0
4979 0 507 38 fml_rfc_disable_mem_detection_in_child 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 45 To disable memory detection in child modules. 59
4980 0
4981 0 508 26 fml_rfc_report_reset_state 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 78 To control reporting of reset state for objects in complexity report on verdi. 59
4982 0
4983 0 509 36 fml_rfc_enable_new_counter_detection 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 71 To enable detection and reporting of new counters in complexity report. 59
4984 0
4985 0 510 24 fml_cov_tgl_legacy_instr 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 77 Enables legacy mode of toggle coverage instrumentation for complex data types 59
4986 0
4987 0 511 28 fml_cc_cov_strip_escape_char 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 63 Enables the stripping of escape characters from property names. 59
4988 0
4989 0 512 20 fml_auto_scaling_abs 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 62 Enables abstraction of complex operators in auto scaling flow. 59
4990 0
4991 0 513 26 fml_auto_scaling_reduction 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 45 Enables model reduction in auto scaling flow. 59
4992 0
4993 0 514 18 fml_auto_scale_abs 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 60 Enables abstraction of complex operators in auto scale flow. 59
4994 0
4995 0 515 24 fml_auto_scale_reduction 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 43 Enables model reduction in auto scale flow. 59
4996 0
4997 0 516 28 fml_auto_scaling_tgl_rewrite 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 67 Enables toggle coverage instrumentation rewrite in auto scale flow. 59
4998 0
4999 0 517 31 fml_auto_scale_disable_parallel 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 48 Disables parallel processing in auto scale flow. 59
5000 0
5001 0 518 33 fml_report_fv_complexity_trav_opt 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 40 Enables specific traversal optimization. 59
5002 0
5003 0 519 20 fml_fta_limit_to_cov 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 64 Enabled faults only in lines where coverage properties are there 59
5004 0
5005 0 520 16 fml_cov_coi_flow 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 28 Enabled in COI coverage flow 59
5006 0
5007 0 521 21 fta_disable_clk_fault 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 29 Disables fault in clock logic 59
5008 0
5009 0 522 20 fta_seq_dbg_sub_inst 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 79 Enables generating checkers for doing observability analysisi at sub instances. 59
5010 0
5011 0 523 30 fusa_enable_clk_rst_structural 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 53 Enable FuSa structural analysis for clocks and resets 59
5012 0
5013 0 524 27 fml_aep_use_trailing_genblk 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 77 To enable use of trailing generate block name in the names of AEP properties. 59
5014 0
5015 0 525 34 fml_aep_enable_new_fsmcheck_naming 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 63 To enable extraction of FSM Checks with the new bind mechanism. 59
5016 0
5017 0 526 35 fml_aep_enable_unionlock_with_delay 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 87 To enable extraction of FSM Checks for Unionlock with delay in assumption by one cycle. 59
5018 0
5019 0 527 26 fml_cov_clear_reset_result 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 48 Clears reset property check results in COV flows 59
5020 0
5021 0 528 19 fml_cov_opt_replace 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 45 Replaces cov opt from vcs opt to vcs elab opt 59
5022 0
5023 0 529 20 fml_fta_skip_cm_hier 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 41 Skip considering cm_hier in FTA_SEQ flow. 59
5024 0
5025 0 530 32 fusa_multiple_fault_types_signal 0 1 0 0 1 1 -1 -1 0  0  0  -1 -1 73 Enable creating faults on same signal name when fault class is different. 59
5026 0
5027 0 531 28 fvlp_enable_lib_match_report 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 47 Generate the library match report for lib cell. 59
5028 0
5029 0 532 26 fvlp_enable_pst_constraint 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 28 Generate the pst constraint. 59
5030 0
5031 0 533 22 fvlp_check_combo_logic 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 58 Check the combinational logic for LPA_BASIC property path. 59
5032 0
5033 0 534 23 fml_report_profile_data 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 150 Report profiling information (CPU time, wall time, and peak memory) at specific steps.
false: Profiling turned off (default).
true: Profiling enabled. 59
5034 0
5035 0 535 21 fml_disable_nospecify 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 30 Disables the +nospecify switch 59
5036 0
5037 0 536 28 fvlp_enable_vacuity_creation 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 46 Enable the vacuity creation for LPCC property. 59
5038 0
5039 0 537 28 fvlp_enable_witness_creation 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 46 Enable the witness creation for LPCC property. 59
5040 0
5041 0 538 16 seq_use_apxtbdgt 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 33 Enable approximate budget for SEQ 59
5042 0
5043 0 539 19 seq_use_start_depth 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 51 Use established safe-depth for subsequent bmc calls 59
5044 0
5045 0 540 16 seq_bh_randomize 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 46 Randomize bughunting options in each iteration 59
5046 0
5047 0 541 20 seq_rotate_b_solvers 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 40 Rotate solvers in bmc timeout iterations 59
5048 0
5049 0 542 31 seq_grid_multi_constant_workers 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 50 Use constant number of workers in multi-grid setup 59
5050 0
5051 0 543 21 fml_fta_incr_activate 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 73 Activation analysis will be done even if FTA properties remain unchanged. 59
5052 0
5053 0 544 32 fta_check_fc_all_props_generated 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 67 Checks if formal core has been generated for all proven properties. 59
5054 0
5055 0 545 27 fml_fta_assume_without_expr 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 47 Supports modified fvassumes without expression. 59
5056 0
5057 0 546 17 fml_enable_svaext 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 33 Enables the -assert svaext switch 59
5058 0
5059 0 547 30 signoff_smart_detect_overwrite 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 146 Enable the feature that automatically detects if there have been any changes in the design to decide whether to re-use signoff analysis databases. 59
5060 0
5061 0 548 24 fml_cov_tgl_escaped_name 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 51 Instrument toggle coverage goals for escaped names. 59
5062 0
5063 0 549 27 fml_caching_save_on_the_fly 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 25 Save RMA Data on the fly. 59
5064 0
5065 0 550 31 fml_aep_enable_arith_oflow_1bit 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 72 To enable extraction of arith_oflow AEP properties for 1 bit LHS signal. 59
5066 0
5067 0 551 25 fvlp_disable_net_creation 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 44 Disable the net creation for pst constraint. 59
5068 0
5069 0 552 19 fml_proof_architect 0 1 0 0 0 0 -1 -1 0  0  0  -1 -1 23 Enable Proof Architect. 59
5070 0
5071 0 553 28 fusa_enable_error_no_clk_rst 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 60 Enable checking for the presence of clock and reset signals. 59
5072 0
5073 0 554 39 fusa_disable_bbox_fault_missing_warning 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 66 Disable printing a warning when fault is not found within the net. 59
5074 0
5075 0 555 14 fta_auto_scale 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 31 Enable auto scale flow for FTA. 59
5076 0
5077 0 556 14 fca_auto_scale 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 31 Enable auto scale flow for FCA. 59
5078 0
5079 0 557 22 seq_compute_debug_auto 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 50 Compute the Rootcause path of falsified properties 59
5080 0
5081 0 558 22 seq_use_abs_safe_depth 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 80 Use abstraction reported safe depth as start depth in iterative abstraction flow 59
5082 0
5083 0 559 23 fv_property_check_clock 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 121 Enable/disable a check that will warn if the clock of clocked properties is dependent on a non-clock input or free signal 59
5084 0
5085 0 560 25 fml_cov_tgl_unconn_as_unr 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 59 Used to classify unconnected toggle signals as uncoverable. 59
5086 0
5087 0 561 12 fta_fcore_na 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 55 Force formal core qualification on non_activated fauts. 59
5088 0
5089 0 562 25 fvlp_disable_xmr_creation 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 44 Disable the xmr creation for pst assign net. 59
5090 0
5091 0 563 19 fv_auto_sva_compile 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 57 Automatically add the -sva option to read_file/elaborate. 59
5092 0
5093 0 564 26 fml_bug_hunting_visualizer 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 39 Enables bug-hunting visualizer for FPV. 59
5094 0
5095 0 565 12 seq_rca_path 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 67 Compute the debug information of falsified properties automatically 59
5096 0
5097 0 566 19 seq_use_dev_engines 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 32 Enable engines under development 59
5098 0
5099 0 567 22 seq_force_e1_incrmode2 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 36 Force increment mode 2 for e1 engine 59
5100 0
5101 0 568 17 fv_enable_vcf_nxg 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 33 Enable command consistency mode.
 59
5102 0
5103 0 569 18 fca_save_user_test 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 42 Saves User test name in coverage database. 59
5104 0
5105 0 570 22 fusa_enable_primitives 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 59 Enables handling of primitive names in SFF/FDB in VCF-FuSa. 59
5106 0
5107 0 571 14 flp_pst_in_pnm 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 35 Dump power state tables in the PNM. 59
5108 0
5109 0 572 21 fca_auto_scale_export 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 76 Enables exporting of auto scale results of FCA from children to parent task. 59
5110 0
5111 0 573 14 fta_nxg_waiver 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 47 Enables next generation waiver support for FTA. 152 0 59
5112 1
5113 1 0 17 fml_cov_gen_trace 0 0 0 0 0 0 -1 -1 7 default 7 default 14 default on off -1 -1 412 Configures automatic trace generation for covered coverage goals when check_fv is run in FCA App (COV appmode) where a large number of targets can exist. In most FCA App flows like unreachability analysis, the "default" setting disables trace generation for performance considerations. Use the "on" and "off" settings explicitly to enable or disable trace generation for every covered coverage goal respectively. 59
5114 1
5115 1 1 26 fml_cov_llk_abstract_depth 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
5116 1
5117 1 2 25 fml_cov_llk_abstract_size 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
5118 1
5119 1 3 26 fml_cov_llk_base_abs_depth 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
5120 1
5121 1 4 25 fml_cov_llk_base_abs_size 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
5122 1
5123 1 5 22 fml_cov_llk_max_groups 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
5124 1
5125 1 6 21 fml_cov_llk_max_seeds 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
5126 1
5127 1 7 22 fml_cov_llk_max_states 1 0 0 0 0 0 -1 -1 2 20 2 20 0  -1 -1 49 Set maximum number of states in a livelock group. 59
5128 1
5129 1 8 22 fml_cov_llk_max_traces 1 0 0 0 0 0 -1 -1 1 1 1 1 0  -1 -1 51 Set maximum number of traces for livelock/deadlock. 59
5130 1
5131 1 9 24 fml_cov_llk_trace_enable 1 0 0 0 0 0 -1 -1 9 unlimited 9 unlimited 29 off low medium high unlimited -1 -1 33 Enables livelock/deadlock traces. 59
5132 1
5133 1 10 22 fml_cov_llk_trace_mode 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 29 Livelock/deadlock trace mode. 59
5134 1
5135 1 11 24 fml_cov_llk_reorder_mode 1 0 0 0 0 0 -1 -1 1 1 1 1 0  -1 -1 34 Livelock/deadlock reordering mode. 59
5136 1
5137 1 12 16 fml_cov_llk_mode 1 0 0 0 0 0 -1 -1 8 combined 8 combined 26 bug_hunting proof combined -1 -1 23 Livelock/deadlock mode. 59
5138 1
5139 1 13 14 fml_dump_aiger 1 0 0 0 0 0 -1 -1 4 null 4 null 0  -1 -1 0  59
5140 1
5141 1 14 19 fml_formal_strategy 1 0 0 0 0 0 -1 -1 8 balanced 8 balanced 33 balanced proof_mode bounded_proof -1 -1 0  59
5142 1
5143 1 15 15 fml_bh_save_dir 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
5144 1
5145 1 16 22 fml_cdpl_ipv6_override 1 1 0 0 0 0 -1 -1 7 default 7 default 17 default ipv4 ipv6 -1 -1 120 Controls CDPL usage of IPv4 vs IPv6.
Default use is set according to the vc_static_shell "-use_ipv6" commandline option. 59
5146 1
5147 1 17 13 fml_grid_type 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
5148 1
5149 1 18 16 fml_grid_control 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
5150 1
5151 1 19 12 fml_grid_dir 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
5152 1
5153 1 20 20 fml_grid_config_file 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
5154 1
5155 1 21 25 fml_grid_prefetch_timeout 0 0 0 0 0 0 -1 -1 2 1H 2 1H 0  -1 -1 107 Timeout for the number of workers to prefetch. Units in seconds(S), minutes(M) or hours(H) (e.g. 37M, 12H). 59
5156 1
5157 1 22 20 fml_backup_grid_type 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
5158 1
5159 1 23 23 fml_backup_grid_control 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
5160 1
5161 1 24 19 fml_backup_grid_dir 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
5162 1
5163 1 25 27 fml_backup_grid_config_file 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
5164 1
5165 1 26 23 fml_navigator_grid_type 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
5166 1
5167 1 27 26 fml_navigator_grid_control 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
5168 1
5169 1 28 22 fml_navigator_grid_dir 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
5170 1
5171 1 29 30 fml_navigator_grid_config_file 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
5172 1
5173 1 30 16 fml_cloud_config 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 36 Path to the cloud configuration file 59
5174 1
5175 1 31 19 fml_cur_worker_stat 1 0 0 0 0 0 -1 -1 2 NA 2 NA 0  -1 -1 0  59
5176 1
5177 1 32 11 fml_max_mem 0 0 0 0 0 0 -1 -1 3 8GB 3 8GB 0  -1 -1 109 Limit formal engines to approximately the specified virtual memory usage.
Units are GB or MB (12GB, 12000MB). 59
5178 1
5179 1 33 14 fml_bg_max_mem 1 0 0 0 0 0 -1 -1 3 8GB 3 8GB 0  -1 -1 128 Limit formal engines to approximately the specified virtual memory usage in the backup grid.
Units are GB or MB (12GB, 12000MB). 59
5180 1
5181 1 34 12 fml_max_time 0 0 0 0 0 0 -1 -1 3 12H 3 12H 0  -1 -1 129 Limit check_fv call to specified time. Negative time means no limit.
Units in seconds(S), minutes(M) or hours(H) (e.g. 37M, 12H). 59
5182 1
5183 1 35 23 fml_property_time_limit 0 0 0 0 0 0 -1 -1 2 -1 2 -1 0  -1 -1 142 Limit check_fv call per property to specified time. Negative time means no limit.
Units in seconds(S), minutes(M) or hours(H) (e.g. 37M, 12H). 59
5184 1
5185 1 36 17 debug_cc_max_time 0 0 0 0 0 0 -1 -1 2 1M 2 1M 0  -1 -1 129 Limit debug_cc call to specified time. Negative time means no limit.
Units in seconds(S), minutes(M) or hours(H) (e.g. 37M, 12H). 59
5186 1
5187 1 37 23 fml_progress_time_limit 0 0 0 0 0 0 -1 -1 3 -1H 3 -1H 0  -1 -1 142 Limit check_fv call to specified unproductive time. Negative time means no limit.
Units in seconds(S), minutes(M) or hours(H) (e.g. 37M, 12H). 59
5188 1
5189 1 38 14 fml_coi_method 0 0 0 0 0 0 -1 -1 20 scheduled_properties 20 scheduled_properties 35 scheduled_properties all_properties -1 -1 50 Limit check_fv to run all or scheduled properties. 59
5190 1
5191 1 39 14 fml_orc_tactic 0 0 0 0 0 0 -1 -1 10 prop_check 10 prop_check 0  -1 -1 62 The check_fv call will use the specified orchestration tactic. 59
5192 1
5193 1 40 15 fml_effort_data 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 62 The check_fv call will use the specified orchestration tactic. 59
5194 1
5195 1 41 22 fml_dynamic_orc_tactic 1 0 0 0 0 0 -1 -1 7 default 7 default 0  -1 -1 51 Variable to control dynamic orchestration features. 59
5196 1
5197 1 42 27 fml_navigator_display_msgid 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 85 Display the specified message id while in the Navigator as a pop-up when encountered. 59
5198 1
5199 1 43 26 fml_navigator_ignore_msgid 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 84 Ignore the specified message id while in a Navigator task (does not show in pop-up). 59
5200 1
5201 1 44 20 fml_quiet_trace_mode 1 0 0 0 0 0 -1 -1 7 default 7 default 0  -1 -1 55 Which quiet-trace algorithm to use.  default or unroll. 59
5202 1
5203 1 45 25 fml_prop_result_verbosity 0 1 0 0 0 0 -1 -1 7 changed 7 changed 22 none converged changed -1 -1 97 Verbosity for check_fv PROP_I_RESULT messages: None, property convergences, or all status changes 59
5204 1
5205 1 46 9 seq_map_x 1 0 0 0 0 0 -1 -1 4 none 4 none 28 none zero one bestmatch safe -1 -1 38 Internal Var to track is map X enabled 59
5206 1
5207 1 47 14 seq_map_x_curr 1 0 0 0 0 0 -1 -1 4 none 4 none 28 none zero one bestmatch safe -1 -1 38 Internal Var to track is map X enabled 59
5208 1
5209 1 48 9 seq_map_u 1 0 0 0 0 0 -1 -1 4 none 4 none 28 none zero one bestmatch safe -1 -1 45 Internal Var to track is map undriven enabled 59
5210 1
5211 1 49 14 seq_map_u_curr 1 0 0 0 0 0 -1 -1 4 none 4 none 28 none zero one bestmatch safe -1 -1 45 Internal Var to track is map undriven enabled 59
5212 1
5213 1 50 28 seq_custom_solve_script_file 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 48 Provides a file name with custom recipe for SEQ. 59
5214 1
5215 1 51 16 seq_flow_version 1 0 0 0 0 0 -1 -1 2 v3 2 v3 11 v1 v2 v3 v4 -1 -1 46 Controls the version of the SEQ orchestration. 59
5216 1
5217 1 52 16 seq_grid_options 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 30 Provides grid options for SEQ. 59
5218 1
5219 1 53 18 seq_grid_copy_logs 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 22 Copy logs from workers 59
5220 1
5221 1 54 15 seq_sim_options 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 45 Provides options to simulation in SEQ recipe. 59
5222 1
5223 1 55 18 seq_solver_options 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 42 Provides options to solvers in SEQ recipe. 59
5224 1
5225 1 56 25 seq_decompose_save_prefix 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
5226 1
5227 1 57 23 seq_decompose_save_path 1 0 0 0 0 0 -1 -1 1 . 1 . 0  -1 -1 0  59
5228 1
5229 1 58 12 seq_prop_app 1 0 0 0 0 0 -1 -1 2 fv 2 fv 6 fv seq -1 -1 0  59
5230 1
5231 1 59 13 seq_flow_type 1 0 0 0 0 0 -1 -1 5 split 5 split 18 normal split phase -1 -1 0  59
5232 1
5233 1 60 15 seq_prev_recipe 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
5234 1
5235 1 61 17 dashboard_project 1 1 0 0 0 0 -1 -1 10 defaultPrj 10 defaultPrj 0  -1 -1 37 The project name for Formal Dashboard 59
5236 1
5237 1 62 15 dashboard_block 1 1 0 0 0 0 -1 -1 10 defaultBlk 10 defaultBlk 0  -1 -1 35 The block name for Formal Dashboard 59
5238 1
5239 1 63 16 dashboard_design 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 36 The design name for Formal Dashboard 59
5240 1
5241 1 64 16 fsv_flow_version 1 0 0 0 0 0 -1 -1 2 v3 2 v3 8 v1 v2 v3 -1 -1 46 Controls the version of the FSV orchestration. 59
5242 1
5243 1 65 16 fxp_flow_version 1 0 0 0 0 0 -1 -1 2 v3 2 v3 8 v1 v2 v3 -1 -1 46 Controls the version of the FXP orchestration. 59
5244 1
5245 1 66 17 fusa_flow_version 1 0 0 0 0 0 -1 -1 2 v3 2 v3 8 v1 v2 v3 -1 -1 47 Controls the version of the FuSa orchestration. 59
5246 1
5247 1 67 13 fusa_run_mode 0 0 0 0 0 0 -1 -1 10 structural 10 structural 33 structural control observe detect -1 -1 34 Determines the FuSa checking mode. 59
5248 1
5249 1 68 21 fusa_structural_point 1 0 0 0 0 0 -1 -1 7 observe 7 observe 25 observe detect structural -1 -1 40 Controls the way Fusa Structural is run. 59
5250 1
5251 1 69 10 fml_effort 0 0 0 0 0 0 -1 -1 7 default 7 default 42 default high bug_hunting discovery userorc -1 -1 44 Specifies formal orchestration effort level. 59
5252 1
5253 1 70 12 fml_orc_eval 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 41 Debug command for FV backend to evaluate. 59
5254 1
5255 1 71 27 fml_export_eprediction_data 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 39 Location to save profiling information. 59
5256 1
5257 1 72 23 fml_cc_structural_check 0 0 0 0 0 0 -1 -1 4 path 4 path 14 path none full -1 -1 285 Control the structural check in connectivity checks.
   none - switch off the structural traversal.
   full - structural traversal for enable-destination path as well as the source-destination path.
   path - this is default. It will check for the source-destination path connectivity. 59
5258 1
5259 1 73 19 fml_cc_check_prefix 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 66 Control the check name in connectivity checks by adding a prefix.
 59
5260 1
5261 1 74 14 fml_old_server 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 50 the name of yoda server for caching and dashboard. 59
5262 1
5263 1 75 21 fml_caching_s3_bucket 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 46 Configure the S3 bucket to be used for caching 59
5264 1
5265 1 76 21 fml_caching_extra_key 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 35 the extra key for database storage. 59
5266 1
5267 1 77 22 fml_caching_local_save 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 25 directory for local save. 59
5268 1
5269 1 78 23 fml_caching_local_reuse 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 26 directory for local reuse. 59
5270 1
5271 1 79 20 fml_effort_switch_to 1 0 0 0 0 0 -1 -1 0  0  25 bughunting high discovery -1 -1 58 To which effort level to switch from current effort level. 59
5272 1
5273 1 80 26 fml_lp_constraint_strategy 1 0 0 0 0 0 -1 -1 7 disable 7 disable 14 enable disable -1 -1 72 LP constraints will try to neutralize the isolation and retention cells. 59
5274 1
5275 1 81 24 fml_hier_instance_prefix 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 38 instance path name w.r.t. root module. 59
5276 1
5277 1 82 29 fml_impl_hier_instance_prefix 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 45 instance path name w.r.t. root module (impl). 59
5278 1
5279 1 83 23 seq_map_array_delimiter 1 0 0 0 0 0 -1 -1 3 []_ 3 []_ 0  -1 -1 15 array delimiter 59
5280 1
5281 1 84 23 seq_map_file_auto_regex 1 0 0 0 0 0 -1 -1 25 \[([a-zA-Z]+[^][]*)\] .\1 25 \[([a-zA-Z]+[^][]*)\] .\1 0  -1 -1 40 automatic renaming rule for mapping file 59
5282 1
5283 1 85 22 fml_max_time_per_fault 0 0 0 0 0 0 -1 -1 3 12H 3 12H 0  -1 -1 164 Limit time of exploration of each fault in high effort to specified time. Negative time means no limit.
Units in seconds(S), minutes(M) or hours(H) (e.g. 37M, 12H). 59
5284 1
5285 1 86 20 fml_fta_flow_version 1 0 0 0 0 0 -1 -1 2 v3 2 v3 0  -1 -1 32 FTA flow version - v1, v2 and v3 59
5286 1
5287 1 87 17 fml_fta_run_state 1 0 0 0 0 0 -1 -1 3 all 3 all 13 lw all LW ALL -1 -1 36 Controls the states to be run in FTA 59
5288 1
5289 1 88 26 fml_fta_lightweight_recipe 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 31 Lightweight recipe for FTA flow 59
5290 1
5291 1 89 24 fml_trace_explore_glopts 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 50 Internal. Pass options for Galil in trace explore. 59
5292 1
5293 1 90 30 fml_cov_exclude_unr_from_score 1 0 0 0 0 0 -1 -1 7 default 7 default 0  -1 -1 58 Excludes unreachable coverage goals from score computation 59
5294 1
5295 1 91 31 fml_cov_score_computation_scope 1 0 0 0 0 0 -1 -1 7 default 7 default 0  -1 -1 41 Sets scope for coverage score computation 59
5296 1
5297 1 92 34 fml_fta_enable_const_prop_activate 1 0 0 0 0 0 -1 -1 7 default 7 default 0  -1 -1 76 Enables constant propagation during structural analysis for fault activation 59
5298 1
5299 1 93 16 fpv_flow_version 1 0 0 0 0 0 -1 -1 2 v6 2 v6 17 v1 v2 v3 v4 v5 v6 -1 -1 46 Controls the version of the FPV orchestration. 59
5300 1
5301 1 94 19 fpv_bh_flow_version 1 0 0 0 0 0 -1 -1 2 v2 2 v2 5 v1 v2 -1 -1 58 Controls the version of the FPV bug-hunting orchestration. 59
5302 1
5303 1 95 12 fml_orc_mode 1 0 0 0 0 0 -1 -1 7 default 7 default 18 aggressive default -1 -1 47 Controls the strategy of the FPV orchestration. 59
5304 1
5305 1 96 16 frv_flow_version 1 0 0 0 0 0 -1 -1 2 v3 2 v3 11 v2 v3 v4 v5 -1 -1 46 Controls the version of the FRV orchestration. 59
5306 1
5307 1 97 15 cc_flow_version 1 0 0 0 0 0 -1 -1 2 v3 2 v3 8 v2 v3 v4 -1 -1 45 Controls the version of the CC orchestration. 59
5308 1
5309 1 98 16 fca_flow_version 1 0 0 0 0 0 -1 -1 2 v3 2 v3 8 v1 v2 v3 -1 -1 46 Controls the version of the FCA orchestration. 59
5310 1
5311 1 99 21 fusa_fca_flow_version 1 0 0 0 0 0 -1 -1 2 v3 2 v3 8 v1 v2 v3 -1 -1 76 Controls the version of FCA orchestration used in FUSA controllability flow. 59
5312 1
5313 1 100 24 formal_core_flow_version 1 0 0 0 0 0 -1 -1 2 v2 2 v2 8 v1 v2 v3 -1 -1 54 Controls the version of the formal core orchestration. 59
5314 1
5315 1 101 23 fml_lpf_power_signalset 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 61 <Power Domain Name>,<Power Down Signal> colon separated list. 59
5316 1
5317 1 102 21 fml_cov_alt_hier_file 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 148 Supplies tool with an alternate path for the hier_file to be procesed when fml_cov_override_db_opt is false and simulation hier file is inaccesible. 59
5318 1
5319 1 103 16 fml_license_mode 0 1 0 0 0 0 -1 -1 9 fml_elite 6 fml_fv 35 fml_fv fml_ultra fml_base fml_elite -1 -1 20 Formal license mode. 59
5320 1
5321 1 104 27 fml_incr_bind_simon_options 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 95 Allow passing a simon option file during incremental bind in add_sva_property and bind_checker. 59
5322 1
5323 1 105 15 seq_latch_scope 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 42 Seq latch scope for latch instrumentation. 59
5324 1
5325 1 106 28 fml_property_extension_clock 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 159 Clock override to be used for property extension (default is property clock). This must be a user specified clock signal created with the create_clock command. 59
5326 1
5327 1 107 23 fml_lp_query_prefix_top 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 80 String to be prefixed before the top in the output of lp related query commands. 59
5328 1
5329 1 108 24 fml_lp_query_replace_top 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 65 String to replace top in the output of lp related query commands. 59
5330 1
5331 1 109 14 fml_enable_abs 0 0 0 0 0 0 -1 -1 7 default 7 default 0  -1 -1 30 Enables automatic abstraction. 59
5332 1
5333 1 110 33 fml_delay_property_checking_clock 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 113 Clock to be used with fml_delay_property_checking. If unspecified, the formal reference clock is used by default. 59
5334 1
5335 1 111 25 fml_cond_proven_status_on 0 0 0 0 0 0 -1 -1 3 off 3 off 19 off vacuity witness -1 -1 240 Enables 'conditionally proven' property status.
'off' - disabled
'vacuity' - 'non_vacuous' vacuity status is required for 'proven' overall property status
'witness' - 'covered' witness status is required for 'proven' overall property status 59
5336 1
5337 1 112 28 fml_cc_proven_vacuity_status 0 0 0 0 0 0 -1 -1 12 inconclusive 12 inconclusive 38 inconclusive nonvacuous condnonvacuous -1 -1 67 Allows user to configure proven vacuity status on abstracted model. 59
5338 1
5339 1 113 27 fml_parent_signoff_fpv_task 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 64 Sets the parent FPV task from where compute_signoff was invoked. 59
5340 1
5341 1 114 22 fusa_no_progress_limit 0 0 0 0 0 0 -1 -1 2 -1 2 -1 0  -1 -1 155 Skip fault if there is no progress for the specified time limit. Negative time means no limit.
Units in seconds(S), minutes(M) or hours(H) (e.g. 37M, 12H). 59
5342 1
5343 1 115 21 seq_no_progress_limit 0 0 0 0 0 0 -1 -1 2 -1 2 -1 0  -1 -1 155 Skip proof if there is no progress for the specified time limit. Negative time means no limit.
Units in seconds(S), minutes(M) or hours(H) (e.g. 37M, 12H). 59
5344 1
5345 1 116 24 fusa_default_post_recipe 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 55 A post sub-recipe to try after original default recipe. 59
5346 1
5347 1 117 20 seq_use_bit_rewrites 1 0 0 0 0 0 -1 -1 4 none 4 none 25 none def med heavy expert -1 -1 34 Type of bit rewrites to use in SEQ 59
5348 1
5349 1 118 20 seq_ubh_bit_rewrites 1 0 0 0 0 0 -1 -1 4 none 4 none 25 none def med heavy expert -1 -1 38 Type of rewrites to use for UBH in SEQ 59
5350 1
5351 1 119 15 seq_base_solver 1 0 0 0 0 0 -1 -1 4 orig 4 orig 45 orig heavy bughunter okm_7 okm_7u expert ext2 -1 -1 25 Base solver to use in SEQ 59
5352 1
5353 1 120 19 seq_ubh_base_solver 1 0 0 0 0 0 -1 -1 5 heavy 5 heavy 45 orig heavy bughunter okm_7 okm_7u expert ext2 -1 -1 33 Base solver to use for UBH in SEQ 59
5354 1
5355 1 121 12 seq_ubh_mode 1 0 0 0 0 0 -1 -1 4 high 4 high 20 none low high oracle -1 -1 38 Upfront bug hunting mode to use in SEQ 59
5356 1
5357 1 122 15 seq_ubh_timeout 1 0 0 0 0 0 -1 -1 2 1H 2 1H 0  -1 -1 100 Time limit for SEQ upfront bug hunting.
Units in seconds(S), minutes(M) or hours(H) (e.g. 37M, 12H). 59
5358 1
5359 1 123 22 seq_ubh_approx_timeout 1 0 0 0 0 0 -1 -1 3 17M 3 17M 0  -1 -1 117 Approx Time limit per cycle for SEQ upfront bug hunting.
Units in seconds(S), minutes(M) or hours(H) (e.g. 37M, 12H). 59
5360 1
5361 1 124 14 seq_bh_options 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 42 Options for bug hunting engines in SEQ App 59
5362 1
5363 1 125 17 seq_cg_ref_prefix 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 41 Set the reference prefix for clock gating 59
5364 1
5365 1 126 15 seq_bh_hit_type 1 0 0 0 0 0 -1 -1 7 longest 7 longest 14 longest random -1 -1 41 Bughunting counter example trace hit type 59
5366 1
5367 1 127 22 fml_fta_alt_config_dir 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 107 Specify alternate directory path from where to pick up certitude_config.cer, certitude_hdl_files.cer files. 59
5368 1
5369 1 128 12 fusa_fcc_opt 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 76 Specify options to be passed with Fault Campaign Compiler for SFF based flow 59
5370 1
5371 1 129 29 fml_cov_signoff_analysis_type 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 115 Sets the current analysis type so that the appropriate anotations can be saved in the respective coverage database. 59
5372 1
5373 1 130 18 fml_lw_coi_oc_time 1 0 0 0 0 0 -1 -1 2 5M 2 5M 0  -1 -1 153 Limit deadcode analysis during COI analysis to specified time. Negative time means no limit.
Units in seconds(S), minutes(M) or hours(H) (e.g. 37M, 12H). 59
5374 1
5375 1 131 26 fml_cov_auto_scaling_level 1 0 0 0 0 0 -1 -1 7 default 7 default 0  -1 -1 80 Enables automatic scaling up of COV app. Supported levels are low, default, high 59
5376 1
5377 1 132 19 fta_max_proven_time 1 0 0 0 0 0 -1 -1 3 12H 3 12H 0  -1 -1 119 Limit time of exploration of proven FPV properties in FTA.
Units in seconds(S), minutes(M) or hours(H) (e.g. 37M, 12H). 59
5378 1
5379 1 133 20 fta_max_inconcl_time 1 0 0 0 0 0 -1 -1 3 24H 3 24H 0  -1 -1 125 Limit time of exploration of inconclusive FPV properties in FTA.
Units in seconds(S), minutes(M) or hours(H) (e.g. 37M, 12H). 59
5380 1
5381 1 134 16 fta_seq_dbg_inst 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 80 Instance(s) to be used for generating checkers for doing observability analysis. 59
5382 1
5383 1 135 24 fusa_engine_timeout_list 1 0 0 0 0 0 -1 -1 12 300 900 1800 12 300 900 1800 0  -1 -1 66 Specify the timeout list for the FuSa engines in the flow mode v3. 59
5384 1
5385 1 136 14 fv_waivers_dir 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 34 Keeping backup of all waiver files 59
5386 1
5387 1 137 22 fvorc_s6_time_per_call 1 0 0 0 0 0 -1 -1 4 120S 4 120S 0  -1 -1 131 Limit userorc s6 call to specified time. Negative time means no limit.
Units in seconds(S), minutes(M) or hours(H) (e.g. 37M, 12H). 59
5388 1
5389 1 138 24 fvorc_s6_length_per_call 1 0 0 0 0 0 -1 -1 2 10 2 10 0  -1 -1 55 Call userorc s6 on traces greater than specified length 59
5390 1
5391 1 139 18 fvorc_effort_order 1 0 0 0 0 0 -1 -1 3 seq 3 seq 0  -1 -1 54 Order of execution of userorc and the specified effort 59
5392 1
5393 1 140 26 fvorc_include_effort_level 1 0 0 0 0 0 -1 -1 5 false 5 false 0  -1 -1 35 Include effort level to the userorc 59
5394 1
5395 1 141 26 fml_enable_auto_concurrent 0 1 0 0 0 0 -1 -1 0  0  0  -1 -1 393 If turned on, automatically convert immediate properties of the usage specified to concurrent properties based on the reference clock.
Options are 'default', 'all' or a space-separated list of 'assert', 'assume', and/or 'cover' such as 'assume cover'. 'default' is 'assert cover'.
Applied globally when the formal model is built.
See 'fvedit -concurrent' and 'fvedit -immediate_to_concurrent'. 59
5396 1
5397 1 142 18 fusa_save_fdb_incr 1 1 0 0 0 0 -1 -1 2 1H 2 1H 0  -1 -1 145 Saves results incrementally in FDB when Formal analysis is ongoing.
Units in minutes(M) or hours(H) (e.g. 10M, 12H). Minimum value should be 10M. 59
5398 1
5399 1 143 18 fca_incr_excl_time 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 81 Controls the timestamp to call save exclusion functionality in incremental mode.  59
5400 1
5401 1 144 15 fml_signoff_dir 1 0 0 0 0 0 -1 -1 14 vcf_signoff_db 14 vcf_signoff_db 0  -1 -1 59 Stores the value of the signoff_db option to signoff_check. 59
5402 1
5403 1 145 20 fta_auto_scale_level 1 0 0 0 0 0 -1 -1 7 default 7 default 12 default high -1 -1 38 Specifies FTA auto_scale effort level. 59
5404 1
5405 1 146 20 fca_on_the_fly_model 1 0 0 0 0 0 -1 -1 2 v1 2 v1 0  -1 -1 37 FCA on the fly model version - v1, v2 59
5406 1
5407 1 147 20 fta_fault_effort_low 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 47 FTA fault set to be instrumented in low effort. 59
5408 1
5409 1 148 20 fta_fault_effort_med 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 50 FTA fault set to be instrumented in medium effort. 59
5410 1
5411 1 149 21 fta_fault_effort_high 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 48 FTA fault set to be instrumented in high effort. 59
5412 1
5413 1 150 17 fv_debug_save_dir 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 38 directory to save orc_perf_debug data. 59
5414 1
5415 1 151 18 seq_e6_base_solver 1 0 0 0 0 0 -1 -1 5 heavy 5 heavy 45 orig heavy bughunter okm_7 okm_7u expert ext2 -1 -1 25 Base solver for e6 engine 187 0 59
5416 2
5417 2 0 24 fml_conflict_check_depth 0 0 0 0 0 0 2 2 0  0  0  -1 -1 53 Check for conflicting constraints upto a given depth. 59
5418 2
5419 2 1 30 fml_cc_separate_inout_handling 1 0 0 0 0 0 2 2 0  0  0  0 2 181 0 - old flow with 1 CC graph for all src/dest signals1 - separate CC graphs for each inout src/dest signal + 1 for others2 - 1 CC graph for all inout src/dest signals + 1 for others 59
5420 2
5421 2 2 29 fml_cc_snip_source_and_enable 1 0 0 0 0 0 1 1 0  0  0  0 2 106 0 - old flow with NO snipping1 - Snip source for each property2 - Snip source and enable for each property 59
5422 2
5423 2 3 27 fml_multi_path_flow_version 1 0 0 0 0 0 0 0 0  0  0  0 1 53 0 - old flow using nldm1 - New flow using boost graph 59
5424 2
5425 2 4 28 fml_skip_lower_depth_msg_ext 1 0 0 0 0 0 3 3 0  0  0  0 3 183 When 1, do not send BMC_DEPTH messages to tw client if any higher depth message already sent. When 2, combine proven, falsified and solvetime messages at the end. When 3, both enabled 59
5426 2
5427 2 5 32 fml_progress_db_reduce_msg_level 1 0 0 0 0 0 0 0 0  0  0  0 15 531 Control which messages to store in progress reporting DB. It is treated as a bit-vector.  Value 0 (all bits 0) - allow all messages Bit 1 set - disallow all messages.  Bit 2 set - disallow job related messages. report_fml_jobs will not work Bit 3 set - disallow engine related messages. report_fml_engines will not work. Successful engine will not be tracked in propDB/GUI. Depth vs time graphs wont be available. Bit 4 set - disallow host related messages. report_fml_hosts will not work. Grid worker graphs will not be available. 59
5428 2
5429 2 6 23 fml_deadend_check_depth 0 0 0 0 0 0 50 50 0  0  0  -1 -1 86 Control the max depth for a deadend, that is, do not report deadends of longer length. 59
5430 2
5431 2 7 24 fml_jobs_alert_threshold 0 0 0 0 0 0 30 30 0  0  0  0 100 52 Threshold to control printing of job alert messages. 59
5432 2
5433 2 8 28 fml_jobs_alert_init_num_jobs 1 0 0 0 0 0 8 8 0  0  0  1 2147483647 73 Number of completed jobs at which we start checking for alert situations. 59
5434 2
5435 2 9 19 fml_cc_autobbox_log 0 0 0 0 0 0 0 0 0  0  0  0 3 388 Auto Black Box logging level0 - No Debug Logs1 - Module level log. cc_modules.txt and cc_bbox_modules.txt are dumped2 - Module and instance level log. cc_modules.txt, cc_bbox_modules.txt,cc_instances.txt and cc_bbox_instancees.txt are dumped3 - Module, instance and signal level log. cc_modules.txt, cc_bbox_modules.txt,cc_instances.txt, cc_bbox_instances.txt and cc_signal.txt are dumped 59
5436 2
5437 2 10 28 fml_cc_extraction_batch_size 1 0 0 0 0 0 0 0 0  0  0  0 2147483647 346 Break sources and destinations in groups to extract connections incrementallyControl the number of source destination pairs to run at once0 - Run all connection extractions at once'n' - Split connection extraction in groups of n source X total destination pairs in case of collections or instances and n 1 X 1 source destination pairs for signals 59
5438 2
5439 2 11 19 fml_bughunting_mode 1 0 0 0 0 0 0 0 0  0  0  0 10 60 The handle to control different modes of bug hunting effort. 59
5440 2
5441 2 12 19 fml_bh_display_path 1 0 0 0 0 0 0 0 0  0  0  0 1 35 Display path in bug hunting reports 59
5442 2
5443 2 13 20 fml_bh_display_phase 1 0 0 0 0 0 20 20 0  0  0  -1 2147483647 74 Display selected hits whose phase is greater than equal to specified phase 59
5444 2
5445 2 14 11 fml_he_mode 1 0 0 0 0 0 0 0 0  0  0  0 100 53 The handle to control different modes of high effort. 59
5446 2
5447 2 15 21 worker_script_version 1 0 0 0 0 0 0 0 0  0  0  0 2 39 Version of script that invokes workers. 59
5448 2
5449 2 16 12 gridmem_mode 1 0 0 0 0 0 1 1 0  0  0  0 100 63 Control orchestration of multiple grids with increasing memory. 59
5450 2
5451 2 17 12 fml_vwr_mode 1 0 0 0 0 0 -1 -1 0  0  0  -1 31 76 The handle to specify which vacuity and witness inference rules are enabled. 59
5452 2
5453 2 18 17 fml_learn_verbose 1 0 0 0 0 0 0 0 0  0  0  0 10 65 Controls the verbocity of messages during check_fv in learn mode. 59
5454 2
5455 2 19 23 fml_caching_inv_handler 1 0 0 0 0 0 1 1 0  0  0  0 1 78 Different modes of invariant handling in RMA. Possible values 0, 1. Default 0. 59
5456 2
5457 2 20 19 fml_upfront_timeout 1 0 0 0 0 0 1 1 0  0  0  -1 10000 57 The timeout to use to wait for workers when a run starts. 59
5458 2
5459 2 21 12 fml_apt_mode 1 0 0 0 0 0 0 0 0  0  0  0 2147483647 61 Set apt mode to select backend heuristic (0-2^31). Default 0. 59
5460 2
5461 2 22 12 fml_oct_mode 1 0 0 0 0 0 1977 1977 0  0  0  0 2047 84 Set oct mode to select backend heuristic with octopus solver (0-2047). Default 1977. 59
5462 2
5463 2 23 13 fml_oct_point 1 0 0 0 0 0 9 9 0  0  0  1 30 64 Set oct point to select the range of oct-mode (1-30). Default 9. 59
5464 2
5465 2 24 20 fml_worker_threshold 1 0 0 0 0 0 1 1 0  0  0  -1 10000 64 Minimum number of workers to activate many-worker orchestration. 59
5466 2
5467 2 25 27 fml_worker_cpuload_warn_pct 0 0 0 0 0 0 120 120 0  0  0  0 1000 103 Generate a warning if load per core percentage on any worker hosts exceed the given value. Default: 120 59
5468 2
5469 2 26 26 fml_worker_memory_warn_pct 0 0 0 0 0 0 98 98 0  0  0  0 1000 100 Generate a warning if used memory percentage on any worker hosts exceed the given value. Default: 98 59
5470 2
5471 2 27 24 fml_num_worker_rand_seed 1 0 0 0 0 0 0 0 0  0  0  -1 -1 68 The number of workers to use random seed in bug hunting effort mode. 59
5472 2
5473 2 28 27 fml_deadend_check_maxcycles 0 0 0 0 0 0 500 500 0  0  0  -1 -1 67 Control the total number of cycles for which deadend engine is run. 59
5474 2
5475 2 29 30 fml_deadend_check_max_deadends 0 0 0 0 0 0 20 20 0  0  0  -1 -1 37 Max number of deadends to search for. 59
5476 2
5477 2 30 29 fml_formal_core_verbose_level 0 0 0 0 0 0 1 1 0  0  0  0 2 45 Print messages as formal core gets generated. 59
5478 2
5479 2 31 21 fml_icm_explore_depth 1 0 0 0 0 0 1 1 0  0  0  1 -1 25 Control the depth for ICM 59
5480 2
5481 2 32 13 fml_max_trace 0 0 0 0 0 0 1 1 0  0  0  -1 -1 98 The number of unique counter-examples will be limited to this number for each falsified assertion. 59
5482 2
5483 2 33 11 fml_min_unk 0 0 0 0 0 0 0 0 0  0  0  -1 -1 77 The call check_fv will terminate after this amount of unknowns being reached. 59
5484 2
5485 2 34 19 fml_max_proof_depth 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 40 Set the specified maximum bounded depth. 59
5486 2
5487 2 35 27 fml_tw_delay_exit_countdown 1 0 0 0 0 0 -1 -1 0  0  0  0 2147483647 113 Maximum delay allowed to merge invariant from last proven job before exiting TW backend. (1 countdown == 0.1 sec) 59
5488 2
5489 2 36 23 fml_learn_nfs_wait_time 1 0 0 0 0 0 10 10 0  0  0  -1 -1 50 Set NFS wait time for files related to learn mode. 59
5490 2
5491 2 37 19 fml_invalidate_mode 1 0 0 0 0 0 0 0 0  0  0  0 1 0  59
5492 2
5493 2 38 13 seq_bmc_depth 0 0 0 0 0 0 100 100 0  0  0  2 100000 47 Provides the upper bound for BMC in SEQ recipe. 59
5494 2
5495 2 39 19 seq_root_cause_size 0 0 0 0 0 0 6 6 0  0  0  0 100 50 Provides the max size of the SEQ root cause groups 59
5496 2
5497 2 40 22 seq_timeout_multiplier 1 0 0 0 0 0 1 1 0  0  0  1 -1 63 This value is used to increase the timeout for each engine call 59
5498 2
5499 2 41 18 seq_conflict_limit 1 0 0 0 0 0 150000 150000 0  0  0  -1 -1 54 Provides a deterministic conflict limit for SEQ recipe 59
5500 2
5501 2 42 19 seq_decompose_depth 1 0 0 0 0 0 6 6 0  0  0  0 100000 60 Provides a upper bound BMC for decompose step in SEQ recipe. 59
5502 2
5503 2 43 20 seq_decompose_effort 1 0 0 0 0 0 2 2 0  0  0  2 10 58 Provides an effort level for decompose step in SEQ recipe. 59
5504 2
5505 2 44 18 seq_resource_limit 1 0 0 0 0 0 3600 3600 0  0  0  -1 -1 55 Provides a deterministic resource limit for SEQ recipe. 59
5506 2
5507 2 45 16 seq_sim_maxcycle 1 0 0 0 0 0 300 300 0  0  0  -1 -1 70 Provides an upper bound to number of simulation cycles for SEQ recipe. 59
5508 2
5509 2 46 15 seq_trim_effort 1 0 0 0 0 0 2 2 0  0  0  2 10 40 Provides an effort level for SEQ recipe. 59
5510 2
5511 2 47 30 seq_decompose_refine_threshold 1 0 0 0 0 0 0 0 0  0  0  0 -1 55 Minimum number of splits to induce an eager refinement. 59
5512 2
5513 2 48 16 seq_dynamic_rate 1 0 0 0 0 0 1 1 0  0  0  1 -1 89 The ratio of inconlusive goals to requested workers to control the dynamic orchestration. 59
5514 2
5515 2 49 14 seq_mem_abs_bw 1 0 0 0 0 0 512 512 0  0  0  0 -1 54 Provides the starting bitwidth for memory abstraction. 59
5516 2
5517 2 50 15 seq_mult_abs_bw 1 0 0 0 0 0 8 8 0  0  0  0 -1 58 Provides the starting bitwidth for multiplier abstraction. 59
5518 2
5519 2 51 14 seq_add_abs_bw 1 0 0 0 0 0 8 8 0  0  0  0 -1 53 Provides the starting bitwidth for adder abstraction. 59
5520 2
5521 2 52 14 seq_sub_abs_bw 1 0 0 0 0 0 8 8 0  0  0  0 -1 58 Provides the starting bitwidth for subtractor abstraction. 59
5522 2
5523 2 53 14 seq_div_abs_bw 1 0 0 0 0 0 8 8 0  0  0  0 -1 55 Provides the starting bitwidth for divider abstraction. 59
5524 2
5525 2 54 14 seq_mod_abs_bw 1 0 0 0 0 0 8 8 0  0  0  0 -1 55 Provides the starting bitwidth for modulus abstraction. 59
5526 2
5527 2 55 18 seq_counter_abs_bw 1 0 0 0 0 0 8 8 0  0  0  0 -1 55 Provides the starting bitwidth for counter abstraction. 59
5528 2
5529 2 56 27 seq_decompose_explore_depth 1 0 0 0 0 0 8 8 0  0  0  0 100000 49 The depth to explore during decompose to find CEX 59
5530 2
5531 2 57 24 seq_grid_idle_time_limit 0 0 0 0 0 0 14400 14400 0  0  0  0 -1 50 Provides the idle time limit for each grid worker. 59
5532 2
5533 2 58 28 seq_map_command_config_flags 1 0 0 0 0 0 0 0 0  0  0  0 2147483647 57 Used to mark the changes of SEQ command and configuration 59
5534 2
5535 2 59 24 seq_save_proofs_interval 1 0 0 0 0 0 300 300 0  0  0  0 -1 43 Interval in seconds between two save proofs 59
5536 2
5537 2 60 25 seq_send_monitor_interval 1 0 0 0 0 0 5 5 0  0  0  0 -1 44 Interval in seconds between two host updates 59
5538 2
5539 2 61 24 seq_send_maxmem_interval 1 0 0 0 0 0 120 120 0  0  0  0 -1 50 Interval in seconds between two max memory updates 59
5540 2
5541 2 62 24 seq_decompose_time_limit 1 0 0 0 0 0 0 0 0  0  0  0 -1 44 Approximate time limit for Decompose for SEQ 59
5542 2
5543 2 63 17 seq_verbose_level 0 0 0 0 0 0 2 2 0  0  0  0 2 43 Verbosity level for check_fv in SEQ/FXP app 59
5544 2
5545 2 64 15 seq_debug_level 1 0 0 0 0 0 0 0 0  0  0  0 2 42 Debug level for check_fv in SEQ based Apps 59
5546 2
5547 2 65 17 fsv_verbose_level 0 0 0 0 0 0 2 2 0  0  0  0 2 39 Verbosity level for check_fv in FSV app 59
5548 2
5549 2 66 21 fsv_max_num_casesplit 0 0 0 0 0 0 10 10 0  0  0  0 100 33 Max number of parallel casesplits 59
5550 2
5551 2 67 21 fsv_bbox_conn_version 0 0 0 0 0 0 1 1 0  0  0  1 2 65 Controls the version of the connectivity analysis of fsv_blackbox 59
5552 2
5553 2 68 21 fsv_bbox_impl_version 0 0 0 0 0 0 1 1 0  0  0  1 2 67 Controls the version of the implementation of the secure blackboxes 59
5554 2
5555 2 69 14 fsv_bb_version 1 0 0 0 0 0 1 1 0  0  0  1 2 68 Controls the version of the formal modeling of the secure blackboxes 59
5556 2
5557 2 70 17 fca_incr_excl_pct 1 1 0 0 0 0 0 0 0  0  0  1 100 118 Controls the percentage value for coverage goals completion to call save exclusion functionality in incremental mode.  59
5558 2
5559 2 71 18 fusa_verbose_level 0 0 0 0 0 0 2 2 0  0  0  0 2 40 Verbosity level for check_fv in FuSa app 59
5560 2
5561 2 72 22 fusa_max_num_casesplit 0 0 0 0 0 0 10 10 0  0  0  0 100 33 Max number of parallel casesplits 59
5562 2
5563 2 73 25 fml_exit_percentage_limit 0 0 0 0 0 0 100 100 0  0  0  0 100 66 Terminate check_fv after hitting specified percentage convergence. 59
5564 2
5565 2 74 23 seq_no_progress_timeout 1 0 0 0 0 0 10800 10800 0  0  0  300 -1 115 Automatically refine when there is no progress for the given timeout and less than the specified inconclusive goals 59
5566 2
5567 2 75 25 seq_no_progress_max_goals 1 0 0 0 0 0 0 0 0  0  0  0 -1 115 Automatically refine when there is no progress for the given timeout and less than the specified inconclusive goals 59
5568 2
5569 2 76 21 seq_bughunt_rand_seed 1 0 0 0 0 0 123456 123456 0  0  0  0 -1 28 Random seed for bughunt flow 59
5570 2
5571 2 77 18 seq_minimize_trace 1 0 0 0 0 0 1 1 0  0  0  0 3 58 Minimize CEX traces (none, plain, ternary, ternaryComplex) 59
5572 2
5573 2 78 19 fml_stop_on_failure 0 0 0 0 0 0 0 0 0  0  0  0 -1 62 The number of failures after which check_fv should be stopped. 59
5574 2
5575 2 79 26 fml_cov_fast_active_effort 0 0 0 0 0 0 1 1 0  0  0  1 3 54 Used to specify the active phase effort for FAST mode. 59
5576 2
5577 2 80 23 fml_cov_fast_eot_effort 0 0 0 0 0 0 1 1 0  0  0  1 3 51 Used to specify the EOT phase effort for FAST mode. 59
5578 2
5579 2 81 16 fml_cov_fast_mst 0 0 0 0 0 0 0 0 0  0  0  0 100000 49 Used to pass minimum span of trace for FAST mode. 59
5580 2
5581 2 82 27 fml_max_worker_per_property 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 70 Specify max worker used per property. Use -1 to set unlimited workers. 59
5582 2
5583 2 83 24 fml_worker_stat_interval 1 1 0 0 0 0 3600 3600 0  0  0  0 2147483647 78 Controls the frequency of worker related alerts being printed during check_fv. 59
5584 2
5585 2 84 21 fml_job_stat_interval 1 0 0 0 0 0 300 300 0  0  0  0 2147483647 76 Controls the frequency of showing the statistics of the job that is running. 59
5586 2
5587 2 85 18 fv_debug_save_incr 1 1 0 0 0 0 3600 3600 0  0  0  0 2147483647 64 Controls the frequency of orc_perf_debug alerts during check_fv. 59
5588 2
5589 2 86 24 fml_num_engine_instances 1 0 0 0 0 0 0 0 0  0  0  0 -1 63 Specify number of single goal engine instances active in a run. 59
5590 2
5591 2 87 28 fml_cc_model_reduction_level 1 0 0 0 0 0 1 1 0  0  0  0 1 0  59
5592 2
5593 2 88 25 fml_cc_overabstract_level 1 0 0 0 0 0 4 4 0  0  0  0 4 67 Controls the level of abstraction when fml_cc_overabstract is true. 59
5594 2
5595 2 89 22 fml_cc_bb_struct_check 1 0 0 0 0 0 2 2 0  0  0  0 2 124  0 - Disable bit level structural check.  1 - Enable bit level structural check.  2 - Optimized bit level structural check.  59
5596 2
5597 2 90 23 fml_cc_structural_limit 1 0 0 0 0 0 0 0 0  0  0  -1 2147483647 87 Limit the number of connections extracted during structural phase of generate_cc/gen_cc 59
5598 2
5599 2 91 22 fml_cc_optimized_graph 1 0 0 0 0 0 2 2 0  0  0  0 3 69 Choose which optimized CC Graph Traversal Algorithm will be activated 59
5600 2
5601 2 92 23 fml_cc_max_invalid_path 1 0 0 0 0 0 1000 1000 0  0  0  1 2147483647 82 How many paths containing inout node are allowed to have invalid enable expression 59
5602 2
5603 2 93 17 fml_x_detect_mode 0 0 0 0 0 0 0 0 0  0  0  0 2 109 Specify x-detection mode: 0 for no detection, 1 for all x's excluding inputs, and 2 for all including inputs. 59
5604 2
5605 2 94 17 fml_caching_delta 1 0 0 0 0 0 1800 1800 0  0  0  0 2147483647 37 Runtime delta to update cache server. 59
5606 2
5607 2 95 19 fv_save_rma_db_incr 1 0 0 0 0 0 3600 3600 0  0  0  0 2147483647 31 Runtime delta to save Proof DB. 59
5608 2
5609 2 96 22 fml_caching_save_limit 1 0 0 0 0 0 0 0 0  0  0  0 2147483647 79 Minimum convergence time(in seconds) below which trace files will not be saved. 59
5610 2
5611 2 97 17 fml_rma_auto_type 1 0 0 0 0 0 3 3 0  0  0  0 3 212 Type of RMA auto promotion. 0 (auto-promotion disabled), 1 (disable single-goal unproductive tasks), 2 (disable multi-goal unproductive tasks), 3 (disable both single and multi-goal unproductive tasks). Default 3 59
5612 2
5613 2 98 33 fml_rma_accumulate_historic_trace 1 0 0 0 0 0 0 0 0  0  0  0 2147483647 125 How many historic traces to be stored per property in RMA accumulation v2. Default 0. Means only latest trace will be stored. 59
5614 2
5615 2 99 35 fml_rma_accumulate_trcrank_strategy 1 0 0 0 0 0 1 1 0  0  0  1 1 88 Different strategies for calculating rank(importance) of a trace in RMA accumulation v2. 59
5616 2
5617 2 100 28 fml_enable_replay_in_caching 1 0 0 0 0 0 17 17 0  0  0  0 2147483647 50 Run replay as part of caching/learn orchestration. 59
5618 2
5619 2 101 25 fml_caching_replay_effort 1 0 0 0 0 0 0 0 0  0  0  -1 100 88 Percentage of workers to replay traces in multi-worker orchestration. -1 means disabled. 59
5620 2
5621 2 102 27 fml_caching_replay_capacity 1 0 0 0 0 0 200 200 0  0  0  1 2147483647 69 Maximum number of cex files that can be processed by a single worker. 59
5622 2
5623 2 103 35 fml_caching_trace_batch_replay_size 1 0 0 0 0 0 10 10 0  0  0  0 2147483647 90 The initial batch size for trace replay. A value of 0 will disable trace replay in batches 59
5624 2
5625 2 104 26 fml_isunknown_support_mode 1 0 0 0 0 0 0 0 0  0  0  0 2 143 Treatment for unsupported properties with $isunknown: 0 for drop, 1 for attempt to prove, 2 for attempt to prove and allow false negatives too. 59
5626 2
5627 2 105 32 fml_cc_model_reduction_coi_level 1 0 0 0 0 0 0 0 0  0  0  0 2 0  59
5628 2
5629 2 106 24 fml_cc_debug_show_timing 1 0 0 0 0 0 0 0 0  0  0  0 3 220 Prints time taken logs in different phases for debugging purposes0 - Default, No time related logs1 - Show structural phase timing logs2 - Show functional phase timing logs3 - Show structural+functional phase timing logs 59
5630 2
5631 2 107 26 fml_cc_autobbox_trav_level 1 0 0 0 0 0 3 3 0  0  0  0 3 491 0 - Group based on src and enable. Stop at src, enable. 1 - Disable grouping. One traversal till PI or sequential element.  Works only when no sequential connections are present.2 - Disable grouping. One traversal till PI or sequential element.  Snip end points to get a reduced formal model. Works only when no sequential connections are present.3 - Default flow - For combinational - disable grouping. One traversal till PI or sequential element. For sequential - group based on max depth. 59
5632 2
5633 2 108 25 fml_cc_autobbox_opt_level 1 0 0 0 0 0 2 2 0  0  0  0 2 203 0 - Model reduction traversal does not stop at constants1 - Stop model reduction traversal at constants only for control logic2 - Default Flow - Stop model reduction travsersal at constants for full flow 59
5634 2
5635 2 109 22 fml_gen_cc_max_warning 1 0 0 0 0 0 10000 10000 0  0  0  0 -1 88 Limit the number of warnings reported by report_fv -report_type warning for gen_cc flow. 59
5636 2
5637 2 110 19 fml_fta_lw_no_trace 1 0 0 0 0 0 0 0 0  0  0  0 1 92 Disable (0) or enable (1) functionality preventing trace generation in FTA lightweight state 59
5638 2
5639 2 111 13 fml_fta_depth 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 47 Set the specified depth for doing FTA analysis. 59
5640 2
5641 2 112 30 fml_fta_lw_max_time_percentage 1 0 0 0 0 0 10 10 0  0  0  1 100 56 How much percentage of max time will be given to LW step 59
5642 2
5643 2 113 29 fml_fta_lw_time_percentage_v3 1 0 0 0 0 0 50 50 0  0  0  1 100 68 How much percentage of max time will be given to LW step for v3 flow 59
5644 2
5645 2 114 37 fml_fta_lw_percentage_inconclusive_v3 1 0 0 0 0 0 10 10 0  0  0  1 100 95 How much percentage of max time will be given to LW step incase inconclusive goals are included 59
5646 2
5647 2 115 27 fml_trace_extend_time_limit 0 0 0 0 0 0 30 30 0  0  0  10 -1 111 Specify time limit (seconds) for extending trace on view_trace command.
Default 30 seconds, minimum 10 seconds. 59
5648 2
5649 2 116 27 fml_trace_reeval_time_limit 0 0 0 0 0 0 30 30 0  0  0  10 -1 114 Specify time limit (seconds) for reevaluating trace on view_trace command.
Default 30 seconds, minimum 10 seconds. 59
5650 2
5651 2 117 17 fml_max_pdc_bytes 1 1 0 0 0 0 7500000 7500000 0  0  0  1000 9900000 199 Specify maximum number of bytes for the property data communication stream. This is for internal use.
Default 7.5 MB (7500000 bytes), minimum is 1000 bytes (for testing) and maximum is 9900000 bytes. 59
5652 2
5653 2 118 23 fml_max_pdc_line_length 1 1 0 0 0 0 95000000 95000000 0  0  0  10 1073741824 187 Specify maximum length of lines in the property data communication stream. This is for internal use.
Default 95 MB (95000000 bytes), minimum is 10 bytes (for testing) and maximum is 1 GB. 59
5654 2
5655 2 119 23 seq_rst_cnt_uninit_spec 1 0 0 0 0 0 2 2 0  0  0  0 3 69 Specify the reset constraint type for uninitialized registers in Spec 59
5656 2
5657 2 120 27 seq_align_mismatch_bitwidth 1 0 0 0 0 0 0 0 0  0  0  0 4 57 Align bits for mismatched bitwidth between Spec and Impl. 59
5658 2
5659 2 121 17 fml_cc_new_recipe 1 0 0 0 0 0 2 2 0  0  0  1 10 35 Control different CC Orchestration. 59
5660 2
5661 2 122 16 seq_rst_cnt_impl 1 0 0 0 0 0 2 2 0  0  0  0 3 69 Specify the reset constraint type for uninitialized registers in Impl 59
5662 2
5663 2 123 27 fml_fcore_on_the_fly_status 1 0 0 0 0 0 0 0 0  0  0  0 3 38 Formal core on-the-fly on goal status. 59
5664 2
5665 2 124 20 seq_x_map_parameter1 1 0 0 0 0 0 1 1 0  0  0  0 1000 44 Algorithm parameter for SEQ X functional map 59
5666 2
5667 2 125 20 seq_x_map_parameter2 1 0 0 0 0 0 2 2 0  0  0  1 100 44 Algorithm parameter for SEQ X functional map 59
5668 2
5669 2 126 23 fml_bounded_resp_absmod 1 1 0 0 0 0 0 0 0  0  0  0 10000 76 Set the threshold for activating the repetition string bounded optimization. 59
5670 2
5671 2 127 18 fml_counter_absmod 1 1 0 0 0 0 40 40 0  0  0  0 10000 76 Set the threshold for activating the repetition string counter optimization. 59
5672 2
5673 2 128 17 fml_svac_encoding 1 1 0 0 0 0 0 0 0  0  0  0 1 120 Experimental: Choose internal automaton encoding, 0 chooses regular, 1 chooses next_owe encoding using invariant method. 59
5674 2
5675 2 129 32 fml_waveform_input_delay_percent 0 0 0 0 0 0 0 0 0  0  0  0 99 86 Delay input transitions in trace waveforms, as a percentage of the system clock period 59
5676 2
5677 2 130 21 fml_clock_reset_debug 1 0 0 0 0 0 0 0 0  0  0  0 3 53 Enable the debug message for clock/reset COI analysis 59
5678 2
5679 2 131 29 fml_property_extension_cycles 0 0 0 0 0 0 0 0 0  0  0  0 99 247 Extend property checking, N cycles for non-converged concurrent safety (non-liveness) properties. (Default 0, no extension). This will apply at the next check_fv for the scheduled properties. Cycles extended are based on the clock of the property. 59
5680 2
5681 2 132 27 fml_delay_property_checking 0 0 0 0 0 0 0 0 0  0  0  0 1000 84 Delay property checking for assertions and covers by the specified number of cycles. 59
5682 2
5683 2 133 25 fml_quiet_trace_max_depth 1 0 0 0 0 0 99 99 0  0  0  0 -1 122 Disable quiet trace for traces with a depth greater than specified. Depth is based on reference clock cycles (default 99). 59
5684 2
5685 2 134 16 fml_perf_monitor 1 1 0 0 0 0 0 0 0  0  0  0 2 92 Monitor specific process (e.g. trace generation) performance. 0 - off, 1 - stream, 2 - bmark 59
5686 2
5687 2 135 14 nldfgsim_debug 1 0 0 0 0 0 0 0 0  0  0  0 5 14 Debug NldfgSim 59
5688 2
5689 2 136 19 fml_cov_max_targets 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 121 The handle to control maximum threshold number of coverage targets. Default value of -1 implies that no threshold is set. 59
5690 2
5691 2 137 30 fml_cond_proven_status_on_enum 1 0 0 0 0 0 0 0 0  0  0  0 2 68 Internal attribute that mirrors fml_cond_proven_status_on as an enum 59
5692 2
5693 2 138 20 seq_sampling_percent 1 0 0 0 0 0 0 0 0  0  0  0 -1 70 Percentage of properties to be used for sampling (0 means no sampling) 59
5694 2
5695 2 139 12 fml_dump_dfg 1 0 0 0 0 0 0 0 0  0  0  0 2 45 Dump the dot files for those intermediate dfg 59
5696 2
5697 2 140 16 fml_bbox_verbose 0 0 0 0 0 0 0 0 0  0  0  0 2 31 Verbosity level for blackboxing 59
5698 2
5699 2 141 15 seq_ubh_percent 1 0 0 0 0 0 30 30 0  0  0  0 -1 63 Percentage of workers to be used for upfront bug hunting in SEQ 59
5700 2
5701 2 142 21 seq_ubh_num_internals 1 0 0 0 0 0 4 4 0  0  0  0 -1 68 Minimum number of inconclusive internal miters to trigger UBH in SEQ 59
5702 2
5703 2 143 14 seq_bh_timeout 1 0 0 0 0 0 7200 7200 0  0  0  0 -1 38 Timeout for bug hunting engines in SEQ 59
5704 2
5705 2 144 21 seq_sm_b_timeout_mult 1 0 0 0 0 0 2 2 0  0  0  0 -1 59 Timeout multiplier for b engines in SEQ Smart orchestration 59
5706 2
5707 2 145 24 seq_sm_sampling_strategy 1 0 0 0 0 0 1 1 0  0  0  1 256 45 Sampling strategy for SEQ Smart orchestration 59
5708 2
5709 2 146 22 fml_lpcc_max_alt_paths 0 0 0 0 0 0 0 0 0  0  0  0 10 89 Maximum number of alternative paths to consider for LPCC in case of malformed properties. 59
5710 2
5711 2 147 19 seq_bh_jobs_percent 1 0 0 0 0 0 2 2 0  0  0  0 -1 55 Percentage of workers to be used for bug hunting in SEQ 59
5712 2
5713 2 148 14 seq_bh_max_cex 1 0 0 0 0 0 20 20 0  0  0  0 -1 54 Maximum number of non-open CEXs for bug hunting in SEQ 59
5714 2
5715 2 149 22 seq_orc_engine_bitmask 1 0 0 0 0 0 0 0 0  0  0  0 -1 57 A bitmask to enable certain features of the orchestration 59
5716 2
5717 2 150 19 fml_lw_coi_oc_depth 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 79 Set the specified maximum bounded depth for deadcode check during COI analysis. 59
5718 2
5719 2 151 21 fml_grid_prefetch_pct 1 0 0 0 0 0 0 0 0  0  0  0 100 50 How much percentage of workers will be prefetched. 59
5720 2
5721 2 152 21 fml_grid_prefetch_pct 1 0 0 0 0 0 0 0 0  0  0  0 100 50 How much percentage of workers will be prefetched. 59
5722 2
5723 2 153 28 fml_grid_backup_prefetch_pct 1 0 0 0 0 0 0 0 0  0  0  0 100 69 How much percentage of workers will be prefetched in the backup grid. 59
5724 2
5725 2 154 15 fml_debug_level 1 0 0 0 0 0 0 0 0  0  0  0 2 45 Dump information into log file for dubugging. 59
5726 2
5727 2 155 13 fta_proven_lw 1 0 0 0 0 0 90 90 0  0  0  1 100 82 How much percentage of max time will be given to LW step for proven FPV properties 59
5728 2
5729 2 156 14 fta_inconcl_lw 1 0 0 0 0 0 10 10 0  0  0  1 100 88 How much percentage of max time will be given to LW step for inconclusive FPV properties 59
5730 2
5731 2 157 28 fml_report_fv_complexity_opt 1 0 0 0 0 0 0 0 0  0  0  0 4 28 Enables optimized traversal. 59
5732 2
5733 2 158 24 fml_auto_scale_task_goal 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 152 The handle to control maximum number of coverage targets per task when auto scale flow is enabled. Default value of -1 implies that no threshold is set. 59
5734 2
5735 2 159 33 fml_sva_assume_to_constants_level 0 0 0 0 0 0 0 0 0  0  0  0 2 376 Consider constant sva assumes as simple constants in the formal model for performance optimization 0 - Old Flow, no optimization - assumptions are handled as normal solver constraints 1 - Perform safety analysis - If all design activity is in the same edge, only then consider this optimization 2 - Bypass safety analysis, assume all constant assumes are intended as constants 59
5736 2
5737 2 160 15 fca_debug_level 1 1 0 0 0 0 0 0 0  0  0  0 5 114 Dump debug related information of Coverage handling on VCS side and the verbosity can be controlled through level. 59
5738 2
5739 2 161 15 fta_debug_level 1 1 0 0 0 0 0 0 0  0  0  0 5 88 Dump debug related information of FTA and the verbosity can be controlled through level. 59
5740 2
5741 2 162 19 signoff_debug_level 1 1 0 0 0 0 0 0 0  0  0  0 5 97 Dump debug related information of Signoff flow and the verbosity can be controlled through level. 59
5742 2
5743 2 163 25 fml_auto_scale_task_count 0 0 0 0 0 0 8 8 0  0  0  8 16 79 The handle to control number of parallel tasks when auto scale flow is enabled. 59
5744 2
5745 2 164 24 fml_auto_scale_line_task 1 0 0 0 0 0 1 1 0  0  0  1 16 112 The handle to control number of parallel tasks for running line coverage metric when auto scale flow is enabled. 59
5746 2
5747 2 165 24 fml_auto_scale_cond_task 1 0 0 0 0 0 1 1 0  0  0  1 16 112 The handle to control number of parallel tasks for running cond coverage metric when auto scale flow is enabled. 59
5748 2
5749 2 166 26 fml_auto_scale_branch_task 1 0 0 0 0 0 1 1 0  0  0  1 16 114 The handle to control number of parallel tasks for running branch coverage metric when auto scale flow is enabled. 59
5750 2
5751 2 167 23 fml_auto_scale_fsm_task 1 0 0 0 0 0 1 1 0  0  0  1 16 111 The handle to control number of parallel tasks for running fsm coverage metric when auto scale flow is enabled. 59
5752 2
5753 2 168 23 fml_auto_scale_tgl_task 1 0 0 0 0 0 1 1 0  0  0  1 16 111 The handle to control number of parallel tasks for running tgl coverage metric when auto scale flow is enabled. 59
5754 2
5755 2 169 22 fml_auto_scale_cg_task 1 0 0 0 0 0 1 1 0  0  0  1 16 110 The handle to control number of parallel tasks for running cg coverage metric when auto scale flow is enabled. 59
5756 2
5757 2 170 27 fml_session_memory_warn_pct 0 1 0 0 0 0 0 0 0  0  0  0 100 86 Warning threshold of memory usage percentage on local machine
Default is 0% (Inactive) 59
5758 2
5759 2 171 32 fusa_generate_progress_step_size 1 0 0 0 0 0 5 5 0  0  0  0 100 90 Print progress status of fusa_generate after hitting each specified percentage completion. 59
5760 2
5761 2 172 20 seq_grid_debug_level 1 0 0 0 0 0 0 0 0  0  0  0 2 39 Enabling grid debug information for SEQ 59
5762 2
5763 2 173 20 seq_sm_apxtbdgt_mult 1 0 0 0 0 0 1 1 0  0  0  1 128 64 The multiplier for approximate budget in SEQ Smart orchestration 59
5764 2
5765 2 174 16 seq_bh_use_ones8 1 0 0 0 0 0 0 0 0  0  0  0 3 32 Use ones8 in bug-hunting for SEQ 59
5766 2
5767 2 175 25 seq_bh_ones8_jobs_percent 1 0 0 0 0 0 5 5 0  0  0  0 -1 34 ones8 worker allocation percentage 59
5768 2
5769 2 176 16 fsv_bh_use_ones8 1 0 0 0 0 0 1 1 0  0  0  0 3 32 Use ones8 in bug-hunting for FSV 59
5770 2
5771 2 177 16 fxp_bh_use_ones8 1 0 0 0 0 0 1 1 0  0  0  0 3 32 Use ones8 in bug-hunting for FXP 59
5772 2
5773 2 178 24 seq_optimize_constraints 1 0 0 0 0 0 0 0 0  0  0  0 2 195 Optimize the constraints by propagation- 
0 - no optimization 
1 - only optimize immediate constraints
2 - immidification of clocked-constraints followed by optimization of immediate constraints. 59
5774 2
5775 2 179 19 seq_mg_dyn_interval 1 0 0 0 0 0 3600 3600 0  0  0  60 -1 121 Timestamp upper bound from launch of a multi-goal engine to monitor progress;
works in tandem with seq_mg_no_progress_to. 59
5776 2
5777 2 180 21 seq_mg_no_progress_to 1 0 0 0 0 0 -1 -1 0  0  0  10 -1 114 Timestamp window to start monitoring progress until seq_mg_dyn_interval;
works in tandem with seq_mg_dyn_interval. 59
5778 2
5779 2 181 18 seq_e1_helper_mode 1 0 0 0 0 0 1 1 0  0  0  0 3 29 E1 engine helper harvest mode 59
5780 2
5781 2 182 29 fusa_save_fdb_incr_percentage 1 1 0 0 0 0 0 0 0  0  0  0 100 90 Saves results incrementally in FDB when specified percentage of formal analysis completed. 59
5782 2
5783 2 183 25 fta_auto_scale_task_count 1 0 0 0 0 0 8 8 0  0  0  1 16 83 The handle to control number of parallel FTA tasks when auto scale flow is enabled. 59
5784 2
5785 2 184 24 fml_auto_scale_threshold 1 0 0 0 0 0 100 100 0  0  0  -1 -1 54 Set the threshold limit for lines dumped in hier file. 59
5786 2
5787 2 185 35 seq_guidance_max_abstract_registers 1 0 0 0 0 0 30 30 0  0  0  0 2147483647 81 Maximum number of registers that can be abstracted with the seq_guidance command. 59
5788 2
5789 2 186 26 seq_bot_multi_jobs_percent 1 0 0 0 0 0 20 20 0  0  0  0 100 61 Percentage of workers used for multigoal jobs in bottom proof 1760957895 0.00000000000000000e+00 0 0 0 0 0 3 34
5790 3 3 -1 -1 3 COV 0  1 0 0 -1 0 0 0 0 0 42
5791 3 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 44
5792
5793 0 0 0 0 0 0  1 0 0 0 0 0 0 0 0 0 0 0 0
5794 0 0 1 0 3 rst 49
5795 1 0 0 0 0 3 rst -1 0 1 0 1 0 1 1 1 0 3 rst 49 5795 0 0 1 0 3 rst 11 constant_26 0 0 0 0 0 1 0 0
5796 3 0 11 constant_26 43 traffic.chk.assume_continuous_waiting_first 42 traffic.chk.assume_continuous_waiting_main 0 0 0 0 0 0 0 0 0 0 0 34 .internal/formal/reset/reset.xml.0 44 .internal/formal/reset/reset_wave.xml.fsdb.0 4  rst 0  0  0  0 1 0 0 1 0 0 1 0 574 0 59
5797 0
5798 0 0 23 fml_allow_random_clocks 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 65 Controls whether or not random clocks are allowed (default true). 59
5799 0
5800 0 1 25 fv_allow_generated_clocks 0 1 0 0 0 0 -1 -1 0  0  0  -1 -1 119 Allow generated clocks to be treated as a primary clock in formal, otherwise the generated clock is ignored for formal. 59
5801 0
5802 0 2 27 fml_start_clocks_on_posedge 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 82 Controls the initial edge of clocks created without '-initial' or '-waveform' args 59
5803 0
5804 0 3 16 fml_cc_refclk_on 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 291 Enables reference clock in connectivity checks (default true). Different clock frequencies and polarities are not considered during structural checking and auto-bbox flow by default. User needs to turn off this optimization to consider different clock frequencies and polarities in the path. 59
5805 0
5806 0 4 16 fml_cc_seq_latch 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
5807 0
5808 0 5 16 fml_cc_bidir_opt 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
5809 0
5810 0 6 14 fml_cdc_formal 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
5811 0
5812 0 7 29 fml_enable_learn_for_all_apps 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
5813 0
5814 0 8 22 fml_cleanup_learn_data 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
5815 0
5816 0 9 22 fml_disable_lazy_trace 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
5817 0
5818 0 10 20 fml_cache_word_trace 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
5819 0
5820 0 11 26 fml_lpcc_latch_ignore_race 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 100 By default, handle race condition, when isolation is turning ON and source is toggling at same time. 59
5821 0
5822 0 12 40 fml_lpcc_latch_ignore_iso_without_enable 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 105 To handle cases where the clamp is already live when the enable conditions of the connection become true. 59
5823 0
5824 0 13 25 fml_allow_reverse_cc_path 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 103 When true, allows reverse structural check, i.e., checks whether path exists from destination to source 59
5825 0
5826 0 14 22 fml_cc_verify_rst_path 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 31 Enable reset path verification. 59
5827 0
5828 0 15 30 fml_convert_functional_cc_path 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
5829 0
5830 0 16 19 verify_generated_cc 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
5831 0
5832 0 17 26 fml_use_multiple_path_flow 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 88 Use the list_path multi path flow even when the maximum number of paths is provided as 1 59
5833 0
5834 0 18 15 use_generate_cc 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
5835 0
5836 0 19 24 generate_cc_enable_debug 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 38 Enable debug for generate_cc commands. 59
5837 0
5838 0 20 25 fml_cc_process_single_cmd 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 107 Process single generate_cc command at a time even if multiple commands are present before generate_cc -run. 59
5839 0
5840 0 21 34 fml_cc_instance_src_out_to_dest_in 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 102 Extract connections only between output pins of source instance to input pins of destination instance. 59
5841 0
5842 0 22 21 enable_gen_cc_latency 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
5843 0
5844 0 23 32 fml_enable_cc_extraction_latency 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 56 Enables generate_cc connectivity extraction with latency 59
5845 0
5846 0 24 26 fml_cc_enable_common_nldfg 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 90 Temporary fml var - Enables flow with common nldfg layer, not connectivity specific nldfg. 59
5847 0
5848 0 25 30 fml_cc_enable_csv_based_naming 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 156 Supports addition of connections having duplicate names across csv files. Updates connection name to '<csv_filename>__<connection_name>' for identification. 59
5849 0
5850 0 26 18 fml_clk_opt_search 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 73 Temporary fml var - Optimise clk search. Use clk nets instead of names.   59
5851 0
5852 0 27 25 fml_cc_include_sva_script 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
5853 0
5854 0 28 19 fml_cc_overabstract 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 165 Causes CC checkes to perform to use an over-abstracted model. Default is off
Overabstraction only preserves a connected result. An unconnected result may be spurious 59
5855 0
5856 0 29 22 fml_cc_composite_trace 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 242 By default composite trace for connectivity results is off in the CC app tasks.
Setting this variable to true will allow composite trace to be enabled,
but may impact build and trace generation performance for large designs. Default is false. 59
5857 0
5858 0 30 21 fml_cc_witness_gen_on 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 50 Enable witness trace generation for CC properties. 59
5859 0
5860 0 31 21 fml_cc_vacuity_gen_on 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 58 Enable instrumentation of vacuity goals for CC properties. 59
5861 0
5862 0 32 29 fml_cc_structural_prop_verify 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 127 Enable structural verification - For properties that can be verified by structural engine, they need not go in functional phase 59
5863 0
5864 0 33 27 fml_cc_extraction_del_fpdir 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 65 Delete current fpID directory when generate_cc -run is performed. 59
5865 0
5866 0 34 18 cc_ignore_lpa_type 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 67 Ignore lpa_type for all the functional add_cc and load_cc commands. 59
5867 0
5868 0 35 19 cc_extraction_rerun 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 48 Rerun cc extraction with higher structural limit 59
5869 0
5870 0 36 28 cc_extraction_mux_sel_to_out 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 49 Extract connections from mux select to mux output 59
5871 0
5872 0 37 15 cc_reduce_reset 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 109 When enabled, if only combinational connections are present in the setup, create reduced reset.xml for CC App 59
5873 0
5874 0 38 26 fml_conflict_debug_minimal 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 63 Report small (close to minimal) set of conflicting constraints. 59
5875 0
5876 0 39 24 fml_conflict_debug_reset 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 93 Report list of register names  whose reset state which contribute to conflicting constraints. 59
5877 0
5878 0 40 25 fml_deadend_debug_minimal 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 63 Report small (close to minimal) of constraints causing deadend. 59
5879 0
5880 0 41 23 fml_deadend_debug_reset 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 64 Report list of register names  which participate in the deadend. 59
5881 0
5882 0 42 15 fml_icm_explore 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 16 Enable ICM flow. 59
5883 0
5884 0 43 19 fml_bounds_guidance 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 28 Enable bounds guidance flow. 59
5885 0
5886 0 44 28 fml_dfgbuild_cleanup_onerror 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 51 Remove dfg files if dfg build fails (default true). 59
5887 0
5888 0 45 26 fml_dfgbuild_disable_reuse 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 60 Disable reusing the dfg from the previous vp (old behavior). 59
5889 0
5890 0 46 29 fml_dfgbuild_phaseabstraction 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 37 Enable phase abstraction in dfgbuild. 59
5891 0
5892 0 47 25 fml_dfgbuild_use_symlinks 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 75 Use symbolic links rather than copying dfg files for reuse (default false). 59
5893 0
5894 0 48 26 fml_enable_vhdl_bus_checks 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 30 Enables bus check AEP for VHDL 59
5895 0
5896 0 49 17 fml_cov_fast_mode 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 28 Enables FAST mode in VC-FCA. 59
5897 0
5898 0 50 23 fml_enable_assume_proof 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 49 Enables proofs as assumption for subsequent flow. 59
5899 0
5900 0 51 29 fml_cov_ignore_undriven_goals 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 32 Ignores undriven coverage goals. 59
5901 0
5902 0 52 28 fml_cov_underline_cond_exprs 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 74 Underlines the actual condition in the condition coverage goal expression. 59
5903 0
5904 0 53 27 fml_cov_llk_coverage_enable 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 39 When false runs livelock/deadlock only. 59
5905 0
5906 0 54 23 fml_cov_llk_on_register 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 51 When true, it runs only on registers, not on wires. 59
5907 0
5908 0 55 24 fml_enable_verbose_depth 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 51 Enables verbose bounded proof reporting at runtime. 59
5909 0
5910 0 56 15 fml_defer_trace 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 47 Defers trace conversion until CEX is requested. 59
5911 0
5912 0 57 14 fml_falsify_on 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 77 The next call to check_fv will generate (or not) falsifications of assertions 59
5913 0
5914 0 58 14 fml_formal_log 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
5915 0
5916 0 59 23 fml_incremental_summary 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 68 Internal variable to switch between regular and incremental summary. 59
5917 0
5918 0 60 25 fml_incr_expanded_summary 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 72 Internal variable to allow for an expanded incremental summary (global). 59
5919 0
5920 0 61 12 fml_no_trace 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 27 Turns off trace generation. 59
5921 0
5922 0 62 21 fml_trace_compression 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 15 Compress trace. 59
5923 0
5924 0 63 22 fml_seqaig_compression 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 16 Compress seqAig. 59
5925 0
5926 0 64 20 fml_show_worker_stat 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 55 When true, show worker statistics as and when required. 59
5927 0
5928 0 65 17 fml_show_job_stat 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 39 When true, show running job statistics. 59
5929 0
5930 0 66 18 fml_save_load_stat 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 70 When true, save load stats for host whenever there is a worker update. 59
5931 0
5932 0 67 18 fml_show_orch_stat 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 39 When true, show orchestration messages. 59
5933 0
5934 0 68 19 fml_show_orch_level 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 34 Show orchestration level messages. 59
5935 0
5936 0 69 27 fml_enable_perf_diag_alerts 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 46 When true, show performance diagnostic alerts. 59
5937 0
5938 0 70 16 fml_run_rma_only 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 103 Execute rma (rf1,rp1,replay orchestration) only 2nd run on-wards. Normal orchestration will not be run. 59
5939 0
5940 0 71 12 fml_rma_auto 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 81 Some settings will be automatically configured from Tanglewood e.g. extended mode 59
5941 0
5942 0 72 12 fml_rma_done 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 42 When true, print message when RMA is done. 59
5943 0
5944 0 73 15 fml_is_rma_done 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 79 Check whether RMA run is completed or not. When true, completed; otherwise not. 59
5945 0
5946 0 74 18 fml_dac_structural 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 42  Only perform structural isomorphism check 59
5947 0
5948 0 75 26 fml_dac_lockstep_traversal 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 59  Use lock step traversal for isomorphism or multi-traversal 59
5949 0
5950 0 76 22 fml_rma_denali_phase_2 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 31  Enable Denali Phase 2 analysis 59
5951 0
5952 0 77 15 fml_debug_twmgr 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 31 Print TanglewoodMgr debug logs. 59
5953 0
5954 0 78 22 fml_protect_trace_data 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 69 Do not over-write Verification Problem directory if trace data valid. 59
5955 0
5956 0 79 15 fml_quiet_trace 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 93 Generated counter-examples will do extra analysis to minimize unneeded transitions on inputs. 59
5957 0
5958 0 80 28 fml_reset_post_save_checking 0 1 0 0 0 0 -1 -1 0  0  0  -1 -1 92 Enable checking of commands that may impact the initial state if issued post sim_save_reset. 59
5959 0
5960 0 81 24 fml_reset_property_check 0 1 0 0 0 0 -1 -1 0  0  0  -1 -1 171 Enables property checking during reset state generation (sim_run).
Checks properties in the default COV, FPV, and AEP apps.
The value is applied globally across all tasks. 59
5961 0
5962 0 82 22 fml_reset_check_toggle 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 73 Enables property checking during reset on toggle goals. Default is false. 59
5963 0
5964 0 83 27 fml_reset_check_active_task 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 61 Only check goals in the active task for reset property check. 59
5965 0
5966 0 84 25 fml_reset_auto_generation 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 55 Allow auto generation of the initial state at check_fv. 59
5967 0
5968 0 85 31 fml_reset_check_funky_operators 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 66 Allow checking of funky operators at the initial state at sim_run. 59
5969 0
5970 0 86 25 fml_reset_check_huge_nets 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 60 Allow checking of huge nets at the initial state at sim_run. 59
5971 0
5972 0 87 33 fml_reset_read_fsdb_use_slow_find 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 60 Enables findAllNets flow in the sim_set_state -fsdb command. 59
5973 0
5974 0 88 40 fml_reset_read_fsdb_skip_mda_value_check 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 151 Enables skipping of finding the value for rest of mda indexes if value is not found for the first index in the fsdb in the sim_set_state -fsdb command. 59
5975 0
5976 0 89 21 fml_reset_find_driver 0 1 0 0 0 0 -1 -1 0  0  0  -1 -1 74 On create_reset replace the specified net with its (undriven) driving net. 59
5977 0
5978 0 90 43 fml_reset_treat_genblock_separate_hierarchy 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 48 Treats the generate block as separate hierarchy. 59
5979 0
5980 0 91 14 fml_vacuity_on 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 44 Enables vacuity checking for SVA assertions. -1 59
5981 0
5982 0 93 23 fml_unique_enable_check 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 69 Optimisation to create goals for only unique enable expressions in CC 59
5983 0
5984 0 94 20 fml_weak_inout_drive 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 65 Controls whether or not inouts are driven weakly in formal model. 59
5985 0
5986 0 95 14 fml_witness_on 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 52 Enables witness trace generation for SVA assertions. 59
5987 0
5988 0 96 18 fml_rma_ext16_bist 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 61 Compare the status of the properties in the base and RMA run. 59
5989 0
5990 0 97 15 fml_rma_default 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 88 Enable rma by default for FPV and FRV app if ultra license or elite license is provided. 59
5991 0
5992 0 98 30 fml_caching_start_from_scratch 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 65 Wipe out what has been recorded then start learning from scratch. 59
5993 0
5994 0 99 22 fml_caching_reuse_only 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 73 Enable check_fv to re-use the cached results retrieved from cache server. 59
5995 0
5996 0 100 21 fml_caching_save_only 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 50 Enable check_fv to accumulate old and new helpers. 59
5997 0
5998 0 101 21 fml_caching_save_only 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 53 Enable check_fv to store the results to cache server. 59
5999 0
6000 0 102 21 fml_caching_save_prov 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 60 Enable check_fv to store the proven results to cache server. 59
6001 0
6002 0 103 21 fml_caching_save_fals 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 63 Enable check_fv to store the falsified results to cache server. 59
6003 0
6004 0 104 23 fml_caching_ml_platform 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 41 Enable caching to use ML platform servers 59
6005 0
6006 0 105 14 fml_caching_s3 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 45 Enable caching to use any external S3 service 59
6007 0
6008 0 106 25 fml_caching_dir_overwrite 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 53 Enable overwriting of specified dir during learn mode 59
6009 0
6010 0 107 22 fml_caching_task_aware 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 41 Enable caching to use ML platform servers 59
6011 0
6012 0 108 24 fml_effort_switch_enable 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 40 Enable effort switching in orchestration 59
6013 0
6014 0 109 16 seq_map_counters 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 93 Map abstract counters across spec and impl to behave consistently with respect to each other. 59
6015 0
6016 0 110 16 seq_use_regequal 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 33 Use register mappings in backend. 59
6017 0
6018 0 111 18 seq_use_regclasses 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 57 Use advanced mappings instead of only registers mappings. 59
6019 0
6020 0 112 23 seq_use_new_prefix_flow 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 49 Use new prefix searching flow in seqmap/sequnmap. 59
6021 0
6022 0 113 27 seq_split_struct_array_port 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 62 Split struct or array of struct port into individual elements. 59
6023 0
6024 0 114 30 seq_split_multi_dim_array_port 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 108 Split higher dimensions of multi-dimensional primary output or blackbox input port into individual elements. 59
6025 0
6026 0 115 26 seq_split_struct_array_reg 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 66 Split struct or array of struct register into individual elements. 59
6027 0
6028 0 116 29 seq_split_multi_dim_array_reg 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 90 Split higher dimensions of multi-dimensional non struct register into individual elements. 59
6029 0
6030 0 117 23 seq_add_unloaded_assert 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 69 Create assertions on unloaded nets in the default 'map_by_name' flow. 59
6031 0
6032 0 118 22 seq_use_prop_sig_cache 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 127 Enable caching of both valid and invalid signals during property creation in the map_by_name/seq_assert/seq_assume flow in SEQ. 59
6033 0
6034 0 119 27 fv_use_valid_prop_sig_cache 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 72 Enable caching of valid signals looked up during property creation flow. 59
6035 0
6036 0 120 29 fv_use_invalid_prop_sig_cache 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 74 Enable caching of invalid signals looked up during property creation flow. 59
6037 0
6038 0 121 22 fv_infer_syn_read_port 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 91 Enable inferring of synchronous read port on memory inferred by compile memory abstraction. 59
6039 0
6040 0 122 17 seq_compress_logs 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 25 Compress all backend logs 59
6041 0
6042 0 123 24 seq_disable_grid_monitor 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 36 Disable the grid monitoring feature. 59
6043 0
6044 0 124 20 fml_disable_cc_check 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 41 Disable the conflicting constraint check. 59
6045 0
6046 0 125 23 fv_enable_reduced_reset 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 30 Enable creating reduced reset. 59
6047 0
6048 0 126 19 seq_use_interactive 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 59 Use specialized interactive engines for better performance. 59
6049 0
6050 0 127 17 seq_bh_all_proofs 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 31 Use bug hunting for all proofs. 59
6051 0
6052 0 128 23 seq_exclude_patch_trace 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 41 Do not use patched trace for bug hunting. 59
6053 0
6054 0 129 15 seq_use_dynamic 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 51 Use specialized dynamic orc for better performance. 59
6055 0
6056 0 130 20 fml_verbose_grid_log 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 72 Reduces verbosity of grid logs to save disk utilization during check_fv. 59
6057 0
6058 0 131 21 fml_compress_grid_log 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 72 Reduces verbosity of grid logs to save disk utilization during check_fv. 59
6059 0
6060 0 132 23 seq_orch_prune_failures 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 15 Prune failures. 59
6061 0
6062 0 133 14 seq_map_uninit 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
6063 0
6064 0 134 30 seq_run_engines_with_decompose 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
6065 0
6066 0 135 19 seq_map_uninit_curr 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
6067 0
6068 0 136 15 seq_prop_resets 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
6069 0
6070 0 137 16 seq_prop_latches 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
6071 0
6072 0 138 17 seq_use_fullnames 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 52 Use full names instead of internal names for signals 59
6073 0
6074 0 139 18 seq_hide_encrypted 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 43 hide constraints on encypted design objects 59
6075 0
6076 0 140 27 seq_aware_complexity_report 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 44 To enable the cache for SEQ aware complexity 59
6077 0
6078 0 141 20 seq_map_by_name_done 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 58 The flag will be set to true once map_by_name retruns true 59
6079 0
6080 0 142 21 seq_dump_internal_cex 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 47 Dump counter examples for internal equivalences 59
6081 0
6082 0 143 20 seq_no_debug_logfile 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 38 Do not dump debug log file for backend 59
6083 0
6084 0 144 17 seq_send_job_msgs 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 25 Send jobs update messages 59
6085 0
6086 0 145 17 seq_reuse_helpers 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 55 Reuse helpers between different iterations of decompose 59
6087 0
6088 0 146 31 seq_decompose_rewrite_waterfall 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 40 Use waterfall flow for decompose rewrite 59
6089 0
6090 0 147 20 seq_use_fast_rewrite 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 25 Use fast rewrites for SEQ 59
6091 0
6092 0 148 21 seq_use_decompose_sim 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 45 Use simulation while creating decompose model 59
6093 0
6094 0 149 31 seq_use_decompose_partial_words 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 42 Use partial word rewrites during decompose 59
6095 0
6096 0 150 25 seq_use_decompose_explore 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 41 Explore more during decompose to find CEX 59
6097 0
6098 0 151 15 seq_use_new_orc 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 37 Use next generation SEQ orchestration 59
6099 0
6100 0 152 19 seq_use_abstraction 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 36 Use abstraction in SEQ orchestration 59
6101 0
6102 0 153 23 seq_use_mem_abstraction 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 43 Use memory abstraction in SEQ orchestration 59
6103 0
6104 0 154 24 seq_use_mult_abstraction 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 47 Use multiplier abstraction in SEQ orchestration 59
6105 0
6106 0 155 23 seq_use_add_abstraction 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 42 Use adder abstraction in SEQ orchestration 59
6107 0
6108 0 156 23 seq_use_sub_abstraction 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 47 Use subtractor abstraction in SEQ orchestration 59
6109 0
6110 0 157 23 seq_use_div_abstraction 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 44 Use divider abstraction in SEQ orchestration 59
6111 0
6112 0 158 23 seq_use_mod_abstraction 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 44 Use modulus abstraction in SEQ orchestration 59
6113 0
6114 0 159 27 seq_use_counter_abstraction 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 44 Use counter abstraction in SEQ orchestration 59
6115 0
6116 0 160 20 seq_use_dfg_rewrites 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 37 Use DFG rewrites in SEQ orchestration 59
6117 0
6118 0 161 21 seq_use_semantic_absr 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 59 Use semantic refinement of abstraction in SEQ orchestration 59
6119 0
6120 0 162 19 seq_use_abs_filters 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 60 Use pre-defined filters for abstraction in SEQ orchestration 59
6121 0
6122 0 163 22 seq_use_dp_abs_filters 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 69 Use pre-defined filters for datapath abstraction in SEQ orchestration 59
6123 0
6124 0 164 13 seq_use_order 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 45 Use specialized ordering in SEQ orchestration 59
6125 0
6126 0 165 20 seq_use_sanity_check 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 37 Use sanity check in SEQ orchestration 59
6127 0
6128 0 166 28 seq_use_bg_for_critical_jobs 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 33 Use backup grid for critical jobs 59
6129 0
6130 0 167 21 seq_sanitize_grid_opt 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 31 Sanitize the grid option string 59
6131 0
6132 0 168 17 seq_assume_proven 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 28 Use proven goals for helpers 59
6133 0
6134 0 169 16 seq_reduce_goals 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 29 Reduce goals for optimization 59
6135 0
6136 0 170 16 seq_bh_gen_trace 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 43 Generate CEX traces for bughunting actively 59
6137 0
6138 0 171 23 seq_reduce_equivalences 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 30 Remove constraint equivalences 59
6139 0
6140 0 172 19 seq_global_chain_db 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 35 Dump global database for bughunting 59
6141 0
6142 0 173 21 seq_enable_coi_status 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 65 Enable the coi_status and coi_depth attributes for SEQ assertions 59
6143 0
6144 0 174 18 fsv_use_structural 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 29 Use structural checks for fsv 59
6145 0
6146 0 175 17 fsv_use_casesplit 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 32 Use case split technique for fsv 59
6147 0
6148 0 176 27 fsv_use_nox_reset_reduction 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 31 Use nox reset reduction for fsv 59
6149 0
6150 0 177 20 fsv_use_fast_rewrite 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 25 Use fast rewrites for FSV 59
6151 0
6152 0 178 19 fsv_composite_trace 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 35 Dispaly composite cex trace for FSV 59
6153 0
6154 0 179 27 fsv_stopat_const_clkrst_coi 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 110 Stop at the signals in the clock and reset COI analysis provided the signals are constants in the formal model 59
6155 0
6156 0 180 30 fsv_disable_mark_in_clkrst_coi 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 65 Disable the MARK properties if the signals are in clock/reset COI 59
6157 0
6158 0 181 25 fsv_disable_mark_if_const 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 55 Disable the MARK properties if the signals are constant 59
6159 0
6160 0 182 17 fsv_use_dual_mode 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 36 Use the dual mode for security check 59
6161 0
6162 0 183 26 fsv_compute_rootcause_auto 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 59 Compute the rootcause of falsified properties automatically 59
6163 0
6164 0 184 28 fusa_use_nox_reset_reduction 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 32 Use nox reset reduction for fuSa 59
6165 0
6166 0 185 21 fusa_use_one_nox_prop 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 67 Use only one NOX_RESET property for all registers. (Internal Only). 59
6167 0
6168 0 186 23 fusa_structural_obs_det 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 61 Do COI analysis w.r.t. both observation and detection points. 59
6169 0
6170 0 187 34 fusa_disable_new_external_statuses 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 67 Do not use the newly introduced external statuses and status names. 59
6171 0
6172 0 188 33 fusa_disable_new_inconcl_statuses 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 71 Do not use the newly introduced inconclusive statuses and status names. 59
6173 0
6174 0 189 22 fusa_enable_collapsing 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 26 Enables collapsing in FuSa 59
6175 0
6176 0 190 19 fusa_use_structural 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 30 Use structural checks for FuSa 59
6177 0
6178 0 191 22 fusa_control_gen_trace 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 45 Generate trace for FuSa controllability check 59
6179 0
6180 0 192 18 fusa_use_casesplit 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 33 Use case split technique for FuSa 59
6181 0
6182 0 193 21 fusa_skip_fault_prune 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 51 Enables skipping of fault pruning in fault compiler 59
6183 0
6184 0 194 25 fusa_ignore_clk_rst_fault 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 47 Ignores fault on clock and reset signal in FuSa 59
6185 0
6186 0 195 16 fusa_use_new_orc 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 38 Use next generation FuSa orchestration 59
6187 0
6188 0 196 21 fusa_use_fast_rewrite 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 26 Use fast rewrites for FuSa 59
6189 0
6190 0 197 27 fusa_enable_composite_trace 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 59 Enables composite trace (prefixed with reset trace) in FuSa 59
6191 0
6192 0 198 25 fusa_prepend_worklib_name 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 98 Prepend work library to faults and observation/detection points when top design is from a library. 59
6193 0
6194 0 199 32 fusa_constraints_using_fv_assume 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 75 Add constraints in FDB using fvassume instead of set_constant in VC-Formal. 59
6195 0
6196 0 200 27 fusa_enable_fdb_constraints 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 36 Enable ZOIX constraints in VCF-FuSa. 59
6197 0
6198 0 201 22 seq_check_simple_proof 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 54 Use specialized engine to check if the proof is simple 59
6199 0
6200 0 202 25 fml_use_phoenix_e_engines 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 36 Use Phoenix technology for e engines 59
6201 0
6202 0 203 25 fml_use_phoenix_b_engines 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 36 Use Phoenix technology for b engines 59
6203 0
6204 0 204 20 seq_update_save_info 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
6205 0
6206 0 205 25 seq_memory_efficient_flow 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
6207 0
6208 0 206 31 seq_map_ignore_undriven_nonload 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
6209 0
6210 0 207 33 seq_ignore_undriven_internal_port 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
6211 0
6212 0 208 24 seq_map_extended_mapping 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
6213 0
6214 0 209 20 seq_map_instrumented 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 31 Maps instrumented SVA registers 59
6215 0
6216 0 210 30 seq_enable_regequal_refinement 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
6217 0
6218 0 211 20 fml_auto_cleanup_run 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 51 Clean up run after it finishes. Improves disk usage 59
6219 0
6220 0 212 19 fml_cleanup_on_exit 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 88 Cleans up files (those are not needed in next runs) when tool exits. Improves disk usage 59
6221 0
6222 0 213 26 fml_multi_automata_support 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 46 Enables multi-automata support (default true). 59
6223 0
6224 0 214 28 fml_allow_initial_properties 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 37 Allow initial block property support. 59
6225 0
6226 0 215 26 fml_script_vacuity_support 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 63 Enable vacuity generation for script properties (default true). 59
6227 0
6228 0 216 26 fml_display_sva_expression 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 33 Display sva expression in report. 59
6229 0
6230 0 217 29 fml_init_sample_function_regs 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 41 Initialize sample function register to 0. 59
6231 0
6232 0 218 26 fml_write_sva_multi_module 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
6233 0
6234 0 219 23 fml_write_sva_bind_each 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
6235 0
6236 0 220 23 fv_write_sva_user_logic 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 98 Write the logic asociated with user create logic using fvassign/fvlatch/fvregister (default true). 59
6237 0
6238 0 221 15 fml_cc_autobbox 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 200 Enable Fully automatic blackboxing flow (default true). Constraints (fvassume) may be or may not be considered in this flow. If user needs to consider all the constraints, please switch off this flow. 59
6239 0
6240 0 222 20 fml_cc_autobbox_func 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 247 Enable Fully automatic blackboxing flow (default false) without structural checking (only functional). Constraints (fvassume) may be or may not be considered in this flow. If user needs to consider all the constraints, please switch off this flow. 59
6241 0
6242 0 223 22 fml_cc_check_ctrl_path 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 47 Checks full reset and clk logic in control path 59
6243 0
6244 0 224 20 fml_cc_stop_at_latch 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 28 Stop at latch based on depth 59
6245 0
6246 0 225 22 fml_cc_model_reduction 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
6247 0
6248 0 226 25 fml_cc_model_reduction_bb 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
6249 0
6250 0 227 26 fml_cc_model_reduction_opt 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
6251 0
6252 0 228 31 fml_cc_model_reduction_optimise 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 27 Optimise CC model reduction 59
6253 0
6254 0 229 16 fml_orc_blocking 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
6255 0
6256 0 230 20 fml_auto_abstraction 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 70 Enable automatic abstraction for design (set prior to loading design). 59
6257 0
6258 0 231 25 fml_override_abstractions 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
6259 0
6260 0 232 31 fml_cov_enable_unconst_analysis 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 67 Enables identifying unreachables even under unconstrained analysis. 59
6261 0
6262 0 233 27 fml_use_vhdl_generate_style 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
6263 0
6264 0 234 22 fml_enable_fsm_support 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
6265 0
6266 0 235 27 fml_cov_tgl_undriven_as_unr 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 129 Used to classify undriven toggle signals as uncoverable.
By default, undriven toggle signals are reported as covered by the tool. 59
6267 0
6268 0 236 27 fml_cov_tgl_x_driven_as_unr 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 129 Used to classify X driven toggle signals as uncoverable.
By default, X driven toggle signals are reported as covered by the tool. 59
6269 0
6270 0 237 19 fml_fta_read_waiver 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 29 Enables reading waiver in FTA 59
6271 0
6272 0 238 20 fml_fta_heavy_effort 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
6273 0
6274 0 239 13 fml_fta_debug 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 18 Enable debug mode. 59
6275 0
6276 0 240 19 fml_fta_lw_new_fpid 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 64 Forcefully create new fpId directory for FTA light-weight stage. 59
6277 0
6278 0 241 15 fml_fta_use_inv 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 35 Use invariant in heavy weight step. 59
6279 0
6280 0 242 15 fml_fast_sanity 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 46 To enable faster sanity processing step of FTA 59
6281 0
6282 0 243 35 fml_overconstraint_bounded_analysis 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
6283 0
6284 0 244 35 fml_cov_line_cont_assign_as_covered 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
6285 0
6286 0 245 21 fml_svac_script_debug 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
6287 0
6288 0 246 17 fml_navigator_xml 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
6289 0
6290 0 247 26 fml_navigator_check_status 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 42 New check status for testing gui interface 59
6291 0
6292 0 248 29 fml_navigator_parallel_checks 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 32 Allow parallel navigator checks. 59
6293 0
6294 0 249 29 fml_navigator_allow_auto_save 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 64 Allow auto checkpointing while in the navigator. Off by default. 59
6295 0
6296 0 250 30 fml_navigator_conflict_warning 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 104 Print constraint conflicts warning for extending properties or different input scenarios (default true). 59
6297 0
6298 0 251 24 fml_navigator_allow_save 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 90 Hidden variable to allow support of save session while in a navigator task (default true). 59
6299 0
6300 0 252 26 fml_navigator_allow_fvtask 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 99 Hidden variable to allow support of switching to/from navigator tasks using fvtask (default false). 59
6301 0
6302 0 253 23 fml_promote_reset_goals 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 43 Promote reset goals when creating new task. 59
6303 0
6304 0 254 28 fml_perform_fault_activation 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
6305 0
6306 0 255 29 fml_perform_fault_propagation 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
6307 0
6308 0 256 17 fml_fta_enable_pa 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
6309 0
6310 0 257 17 fml_fta_enable_om 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
6311 0
6312 0 258 23 fml_enable_resume_depth 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
6313 0
6314 0 259 17 fml_enable_resume 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 75 Allow checking to resume from where the prior check stopped, when possible. 59
6315 0
6316 0 260 22 fml_fpv_enable_gui_cov 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
6317 0
6318 0 261 35 fml_cov_skip_support_set_extraction 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
6319 0
6320 0 262 21 dashboard_auto_submit 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 39 Automatically submit data to Dashboard. 59
6321 0
6322 0 263 23 fml_broadcast_task_data 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 69 Broadcast task and app data for checking commands on finish (hidden). 59
6323 0
6324 0 264 32 fml_switch_composite_merge_order 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 83 For composite traces, treat the formal fsdb as master and merge reset fsdb into it. 59
6325 0
6326 0 265 27 fml_inject_input_port_fault 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 41 Enable injection of faults at input port. 59
6327 0
6328 0 266 27 fml_inject_stuck_at_x_fault 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 36 Enable injection of StuckAtX faults. 59
6329 0
6330 0 267 28 fml_inject_synch_reset_fault 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 55 Enable injection of faults at synchronous reset blocks. 59
6331 0
6332 0 268 28 fml_add_sync_reset_attribute 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 92 Add simon attribute on synchronous reset signals. Must be specified prior to design compile. 59
6333 0
6334 0 269 25 fml_enable_initial_blocks 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 102 Enable support of initial blocks in rtl compile for formal. Must be specified prior to design compile. 59
6335 0
6336 0 270 18 fml_enable_ndmerge 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 79 Enable support of ndmerge in formal. Must be specified prior to design compile. 59
6337 0
6338 0 271 29 fml_enable_noskipsimmemmodels 0 1 0 0 1 1 -1 -1 0  0  0  -1 -1 109 Enable support of simon option -noSkipSimMemModels in formal. Must be specified prior to read_file/elaborate. 59
6339 0
6340 0 272 30 fml_enable_contfeedbacktolatch 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 94 Enable simon option -contFeedBackToLatch in formal. Must be specified prior to design compile. 59
6341 0
6342 0 273 25 fca_enable_feedback_latch 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 111 Enable simon option -contFeedBackToLatch in formal for coverage app. Must be specified prior to design compile. 59
6343 0
6344 0 274 19 fml_track_loc_reset 0 1 0 0 0 0 -1 -1 0  0  0  -1 -1 40 Track source locations for reset blocks. 59
6345 0
6346 0 275 24 fml_track_loc_reset_cond 0 1 0 0 0 0 -1 -1 0  0  0  -1 -1 44 Track source locations for reset conditions. 59
6347 0
6348 0 276 26 fml_track_loc_const_select 0 1 0 0 0 0 -1 -1 0  0  0  -1 -1 44 Track source locations for constant selects. 59
6349 0
6350 0 277 33 fml_import_fvdisable_covmode_task 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 63 Enables importing disabled coverage goals from parent COV task. 59
6351 0
6352 0 278 22 fml_frv_enable_appmode 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 38 Enables FRV app mode. Default is true. 59
6353 0
6354 0 279 22 fml_adaptive_licensing 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 60 Use adaptive licensing scheme (possible performance impact). 59
6355 0
6356 0 280 25 fml_cc_exact_struct_check 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 79 Enable structural check between src-dest based on exact path delay value/range. 59
6357 0
6358 0 281 23 fml_cc_struct_check_opt 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 154 Enable optimised structural checkDon't do word-level structural verification for same src-dest againDon't do structural verification for iso type lpccprop 59
6359 0
6360 0 282 23 fml_qual_fault_in_fcore 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 48 Enables FTA analysis only inside the formal core 59
6361 0
6362 0 283 19 fml_fta_high_effort 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
6363 0
6364 0 284 21 fml_fta_incr_run_mode 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
6365 0
6366 0 285 20 fml_fta_light_to_seq 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
6367 0
6368 0 286 26 fml_formal_core_on_the_fly 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 73 Enable formal core generation during check_fv for a subset of properties. 59
6369 0
6370 0 287 29 fml_formal_core_otf_all_goals 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 56 Enable formal core generation all goals or only asserts. 59
6371 0
6372 0 288 27 fml_formal_core_incremental 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 52 Enable incremental (bounded) formal core generation. 59
6373 0
6374 0 289 24 fml_formal_core_liveness 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 53 Enable formal core generation on liveness properties. 59
6375 0
6376 0 290 35 fml_formal_core_reduced_constraints 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 70 Enables reduced constraints computation during formal core generation. 59
6377 0
6378 0 291 26 formal_core_cov_functional 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 43 Enable new coverage flow from formal core.  59
6379 0
6380 0 292 16 fml_core_cov_unr 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 72 Show new coverage flow(functional analysis) from formal core as default. 59
6381 0
6382 0 293 22 fml_enable_fsv_appmode 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 38 Enables FSV app mode. Default is true. 59
6383 0
6384 0 294 10 fusa_debug 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 23 show FuSa debug output. 59
6385 0
6386 0 295 21 fusa_no_debug_logfile 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 38 Do not dump debug log file for backend 59
6387 0
6388 0 296 22 fml_enable_fxp_appmode 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 38 Enables FXP app mode. Default is true. 59
6389 0
6390 0 297 23 fml_enable_fusa_appmode 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 40 Enables FUSA app mode. Default is false. 59
6391 0
6392 0 298 28 fml_analyze_propagation_path 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 60 Enables the propagation path analysis for FSV and FXPs' cex. 59
6393 0
6394 0 299 22 fml_enable_dpv_appmode 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 39 Enables DPV app mode. Default is false. 59
6395 0
6396 0 300 21 fml_nox_reset_visible 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 94 Allow the NOX_RESET type properties to show in the reports. Default is false. (Internal Only). 59
6397 0
6398 0 301 20 fml_use_one_nox_prop 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 67 Use only one NOX_RESET property for all registers. (Internal Only). 59
6399 0
6400 0 302 23 fml_fxp_generate_called 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 92 A flag showing whether fxp_generate has been called since the last check_fv (Internal Only). 59
6401 0
6402 0 303 29 fml_fxp_nox_reset_star_issued 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 67 A flag indicating whether fxp_assume -nox -reset * has been issued. 59
6403 0
6404 0 304 28 fml_fxp_enable_auto_generate 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 103 A enabling flag for executing fxp_generate -auto in check_fv if fxp_generate has not been issued before 59
6405 0
6406 0 305 24 fxp_no_duplicate_asserts 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 95 Do not generate duplicated asserts in FXP for signals or part_selects which have been asserted. 59
6407 0
6408 0 306 20 fxp_use_fast_rewrite 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 25 Use fast rewrites for FXP 59
6409 0
6410 0 307 29 fxp_nox_reset_hidden_register 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 37 Create nox_reset for hidden_registers 59
6411 0
6412 0 308 26 fxp_compute_rootcause_auto 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 59 Compute the rootcause of falsified properties automatically 59
6413 0
6414 0 309 12 fml_lp_aware 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 36 Enable LP aware connectivity checks. 59
6415 0
6416 0 310 15 fml_lp_instr_on 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 124 Enable isolation and retention instrumentation with read_upf. Precondition: fml_lp_aware (LP aware connectivity) is enabled. 59
6417 0
6418 0 311 22 fml_lp_constraint_auto 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 100 When fml_lp_aware is enabled in the CC app, automatically generate the LP constraints with read_upf. 59
6419 0
6420 0 312 33 fml_cov_enable_strict_elfile_mode 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 54 Enables strict mode dumping of coverage exclusion file 59
6421 0
6422 0 313 17 fml_x_in_waveform 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 57 Additional option given to dfgsim to show X's in waveform 59
6423 0
6424 0 314 26 fml_enable_bbox_after_elab 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 48 Enable setting blackbox after reading in designs 59
6425 0
6426 0 315 17 fml_gen_rand_seed 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 88 Bug hunting effort mode will use machine date/time information to generate random seeds. 59
6427 0
6428 0 316 32 fml_delete_prop_density_cov_task 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
6429 0
6430 0 317 31 fml_enable_prop_density_cov_map 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 56 Enables mapping of property density to coverage database 59
6431 0
6432 0 318 28 fml_tautology_goal_as_proven 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 84 Enables marking goals which are tautology by design, as proven trivially by the tool 59
6433 0
6434 0 319 20 fml_cov_exclude_bbox 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 48 Excludes blackbox while saving coverage database 59
6435 0
6436 0 320 30 fml_stop_on_vacuous_constraint 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 41 Stop check if vacuous constraint is found 59
6437 0
6438 0 321 30 fml_stop_on_vacuous_constraint 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 62 Stop check if an unreachable witness for a constraint is found 59
6439 0
6440 0 322 25 fml_prop_result_timestamp 0 1 0 0 0 0 -1 -1 0  0  0  -1 -1 60 Include a timestamp in PROP_I_RESULT messages from check_fv. 59
6441 0
6442 0 323 24 fml_prop_info_use_msgmgr 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 135 Use MsgMgr for PROP_I_RESULT messages from check_fv.
Provides full message filtering and recording capabilities, at some overhead cost. 59
6443 0
6444 0 324 32 fml_struct_check_info_use_msgmgr 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 140 Use MsgMgr for STRUCT_CHECK_RESULT messages from load_cc.
Provides full message filtering and recording capabilities, at some overhead cost. 59
6445 0
6446 0 325 37 fml_enable_covers_in_prop_density_cov 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 59 Enables coverage mapping for SV covers for property density 59
6447 0
6448 0 326 17 fml_coi_reduction 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 103 Controls whether formal model is built only for cone-of-influence of properties, including constraints. 59
6449 0
6450 0 327 31 fml_coi_reduction_no_constraint 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 52 Exclude constraint in coi reduction. For debug only. 59
6451 0
6452 0 328 25 fml_merge_equiv_registers 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 92 Merge registers equivalent after reset during the model build. Disabled for SEQ/FXP/FSV/FUSA 59
6453 0
6454 0 329 32 fml_disconnect_multidriven_input 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 83 Disconnect undriven input ports that drive a multiply driven net. Default is false. 59
6455 0
6456 0 330 28 fml_allow_imm_assert_in_func 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 69 Enable the compiling of the immediate assertion in functions or tasks 59
6457 0
6458 0 331 31 fml_enable_utrans_failure_cache 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 40 Enable the cache for svac utrans failure 59
6459 0
6460 0 332 22 fml_svac_rewrite_clock 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 33 Enable the clock rewrite for svac 59
6461 0
6462 0 333 26 fml_svac_rewrite_dis_iff_x 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 48 Enable rewrite of disable iff condition for svac 59
6463 0
6464 0 334 22 fml_svac_bypass_simple 0 1 0 0 1 1 -1 -1 0  0  0  -1 -1 257 By default properties with clocks are compiled using the sva compiler.
  Setting this to true allows simple properties clocked on the posedge of clock to be instrumented directly.
  This allows compatibility with behavior in earlier releases. (default=true) 59
6465 0
6466 0 335 23 fml_fta_inject_priority 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 131 Gives precedence to the inject_fault switch specified with read_file and helps to override the certitude_config.cer file with that. 59
6467 0
6468 0 336 28 fml_cov_tgl_instr_on_the_fly 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 44 Instrument toggle coverage goals on the fly. 59
6469 0
6470 0 337 27 fml_fvdelete_always_save_db 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 77 Save the property database to disk after fvdelete, even without an active GUI 59
6471 0
6472 0 338 30 fml_disable_extend_quiet_trace 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 40 Disable quiet trace for extended traces. 59
6473 0
6474 0 339 24 fml_print_learn_lic_msgs 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
6475 0
6476 0 340 25 fml_cov_enable_branch_cov 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 47 Enable branch coverage when -cov all is passed. 59
6477 0
6478 0 341 28 fml_cov_exclude_missing_else 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 41 Exclude Missing_Else from Branch Coverage 59
6479 0
6480 0 342 29 fml_cov_enable_enum_in_struct 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 26 Enable Enums within struct 59
6481 0
6482 0 343 22 fml_cov_improved_fcore 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 49 Exclude StopNet parameer to improve FCORE Results 59
6483 0
6484 0 344 17 fml_cov_legacy_el 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 35 Enable Legacy Exclusion Saving Flow 59
6485 0
6486 0 345 22 fml_add_fsm_cov_to_fpv 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 42 Adding fsm Coverage Properties to FPV Task 59
6487 0
6488 0 346 21 fml_signoff_dashboard 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 41 Sets to true with compute_signoff command 59
6489 0
6490 0 347 19 cov_exclude_assumes 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 42 Excludes assumes in the coverage database. 59
6491 0
6492 0 348 22 cov_exclude_bb_signals 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 48 Automatically exclude blackbox signals in covdb. 59
6493 0
6494 0 349 21 fml_sss_enable_simple 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
6495 0
6496 0 350 33 fml_inject_deadassign_combo_fault 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 53 Enable injection of DeadAssign faults in combo block. 59
6497 0
6498 0 351 25 fml_send_propdb_on_update 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 82 Enable sending propDB changes as part of update stream in new Verdi property flow. 59
6499 0
6500 0 352 13 fml_pdc_trace 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 39 Enable tracing of PDC Output to stdout. 59
6501 0
6502 0 353 24 fml_pdc_overflow_to_file 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 59 Allow writing PDC overflow data to file rather than stream. 59
6503 0
6504 0 354 28 fml_enable_internal_net_aeps 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 57 Enable AEPs on internal nets, such as coverage registers. 59
6505 0
6506 0 355 32 fml_cov_tgl_signal_legacy_lookup 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 60 Enable the legacy lookup method for coverage toggle signals. 59
6507 0
6508 0 356 20 fml_fta_enable_cover 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 36 Honors cover properties in FTA flow. 59
6509 0
6510 0 357 28 fml_cov_tgl_handle_xinit_val 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 113 Enable a delay of 1 clock cycle while monitoring tgl coverage of sequentials with an 'x' value after reset state. 59
6511 0
6512 0 358 29 fml_fta_cover_sequential_flow 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 36 Honors cover properties in FTA flow. 59
6513 0
6514 0 359 29 fml_fca_enable_bad_code_check 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 151 Allow property filterting using "reason==simplication" which lists trivially uncoverable line and condition goals (found through simple logic rewrite). 59
6515 0
6516 0 360 18 fml_seq_x_func_map 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 40 Enable functional mapping for Xs in SEQ. 59
6517 0
6518 0 361 28 fml_seq_no_invalidate_result 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 32 Do not invalidate result in SEQ. 59
6519 0
6520 0 362 18 fml_grid_job_array 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 35 Enable job array in set_grid_usage. 59
6521 0
6522 0 363 28 fml_grid_navigator_job_array 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 49 Enable job array in set_grid_usage for navigator. 59
6523 0
6524 0 364 9 fml_cloud 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 26 Enable Cloud mode for grid 59
6525 0
6526 0 365 20 seq_latch_sequential 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 42 Insert latches for flip flops and latches. 59
6527 0
6528 0 366 26 fml_cov_par_block_analysis 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 72 Enables extraction and analysis of parent blocks for coverage debug flow 59
6529 0
6530 0 367 22 fca_fcore_after_branch 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 71 Enables extraction and analysis of after branch for coverage debug flow 59
6531 0
6532 0 368 20 fml_cov_signoff_flow 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 72 Set to true in coverage based signoff analysis like OA/BA or Formal core -1 59
6533 0
6534 0 370 26 fml_defer_property_compile 0 1 0 0 0 0 -1 -1 0  0  0  -1 -1 89 Defer compilation of incremental properties until sim/formal model build (default false). 59
6535 0
6536 0 371 27 fml_fta_par_app_high_effort 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 51 Enable high effort level for parent app run of FTA. 59
6537 0
6538 0 372 27 fml_cov_exclude_reset_block 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 46 Excludes reset block from coverage computation 59
6539 0
6540 0 373 22 fml_show_loop_analysis 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 62 Show combinational loop analysis during formal model creation. 59
6541 0
6542 0 374 15 fml_fdc_verbose 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 61 Show instrumented signals in combinational loop design check. 59
6543 0
6544 0 375 24 fml_treat_gclk_as_sysclk 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 54 Treat $global_clock as a system clock (default false). 59
6545 0
6546 0 376 20 fml_lp_aware_allapps 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 32 Allow fml_lp_aware for all apps. 59
6547 0
6548 0 377 25 fml_fta_improved_activate 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 53 Enable new activation flow of FTA for faster analysis 59
6549 0
6550 0 378 15 fml_cov_map_new 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 38 Enable coverage mapping of all signals 59
6551 0
6552 0 379 26 fml_check_raw_signal_write 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 81 Check if snipped or constant (write) signals are read after write signals in RTL. 59
6553 0
6554 0 380 21 fml_ignore_raw_signal 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 95 Ignore snip_driver or set_constant signals that are defined as read after write signals in RTL. 59
6555 0
6556 0 381 26 fml_allow_clocking_changes 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 87 Allow changing clocking after clock generation, and task based clock generator support. 59
6557 0
6558 0 382 29 fml_container_instrumentation 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 62 Instrument all properties and objects into a single container. 59
6559 0
6560 0 383 26 fv_enable_instr_name_cache 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 46 Use name cache for instrumentation name check. 59
6561 0
6562 0 384 35 fml_suppress_zero_depth_aep_failure 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 29 Suppress depth 0 AEP failures 59
6563 0
6564 0 385 17 fml_witness_relax 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 100 Relaxed requirements for the witness, to be used when a regular witness is infinite (default false). 59
6565 0
6566 0 386 21 fml_svac_tech_mapping 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 71 Enable tech mapping of (some) properties to automatons (default false). 59
6567 0
6568 0 387 26 fml_apply_reset_at_powerup 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 41 Apply reset to flops with Lp aware formal 59
6569 0
6570 0 388 17 fml_aep_new_instr 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 41 Enables improved instrumentation for AEP. 59
6571 0
6572 0 389 24 fml_cov_tgl_ignore_reset 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 79 Causes the application to ignore reset signals during toggle coverage analysis. 59
6573 0
6574 0 390 26 fml_cov_cg_consider_weight 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 184 Consider the weigth specification of coverpoint/cross while extracting goals.
No goals would be extracted for a coverpoint/cross having weight = 0, during covergroup coverage analysis. 59
6575 0
6576 0 391 17 fml_cov_x_support 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 44 Enables X-semantic support in Coverage flow. 59
6577 0
6578 0 392 20 fta_use_fast_rewrite 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 25 Use fast rewrites for FTA 59
6579 0
6580 0 393 21 fml_fta_fast_activate 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 34 Enable fast activation flow of FTA 59
6581 0
6582 0 394 19 fml_use_fast_cc_cov 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 41 Use the new high performance cc cov flow. 59
6583 0
6584 0 395 20 fta_infer_cov_status 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 102 Infers the coverage status of a line which has no fault injected  from the status of the parent block. 59
6585 0
6586 0 396 23 fml_x_detect_quiet_fast 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 53 Do quiet and fast x detection (enforced for cov app). 59
6587 0
6588 0 397 25 fml_x_detect_add_01_rails 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 50 Add extra 0/1 rails for more accurate x-detection. 59
6589 0
6590 0 398 28 fml_fta_enable_vacuity_check 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 27 Enable vacuity check in FTA 59
6591 0
6592 0 399 12 fml_svac_cse 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 83 Experimental: Perform Common Subexpression Elimination optimization (default true). 59
6593 0
6594 0 400 21 fml_svac_liveness_opt 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 69 Experimental: Perform Liveness automaton optimization (default true). 59
6595 0
6596 0 401 31 fml_svac_ignore_numstates_limit 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 78 Ignore the limit on number of generated states for a property (default false). 59
6597 0
6598 0 402 37 fml_svac_rewrite_async_reset_liveness 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 78 Do Clock-Rewrite for liveness property with asynchronous reset (default true). 59
6599 0
6600 0 403 28 fml_svac_enable_det_liveness 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 69 Enable generation of deterministic liveness automaton (default true). 59
6601 0
6602 0 404 30 fv_svac_funcprop_oldstyle_name 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 80 Use old naming style for property in function that includes line number in name. 59
6603 0
6604 0 405 22 fusa_enable_new_status 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 30 Enables new sff status in FuSa 59
6605 0
6606 0 406 24 fml_cov_tgl_fast_rewrite 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 56 Enables fast rewrite for toggle metric in coverage flow. 59
6607 0
6608 0 407 24 fml_lpf_reset_at_powerup 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 65 To reset sequential elements at power up in low power aware flow. 59
6609 0
6610 0 408 31 fml_new_cc_cov_enable_modelling 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 84 Enable the new modelling of the signals in the enable expression for compute_cc_cov. 59
6611 0
6612 0 409 23 fml_fta_enable_db_write 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 41 Enables FTA flow to write to certitudeDB. 59
6613 0
6614 0 410 22 fml_fvassume_constants 0 0 0 0 0 1 -1 -1 0  0  0  -1 -1 265 Build simple constant assumptions into the formal model.
  For performance, simple constant assumptions (e.g., fvassume -expr {signal == 0}) are built directly
  into the model. Set this to false to force such assumptions to be handled as normal solver constraints. 59
6615 0
6616 0 411 34 fml_enable_delay_property_checking 0 1 0 0 0 0 -1 -1 0  0  0  -1 -1 182 Enable the fml_delay_property_checking feature. The feature must be enabled at the point when
properties are read/created in order for fml_delay_property_checking to have any effect. 59
6617 0
6618 0 412 26 fml_inject_freeinput_fault 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 37 Enable injection of FreeInput faults. 59
6619 0
6620 0 413 26 fml_connectivity_cons_prop 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 71 Enable the constant propagation in the scope-wise connectivity analysis 59
6621 0
6622 0 414 22 fml_connectivity_snips 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 56 Enable the snips in the scope-wise connectivity analysis 59
6623 0
6624 0 415 30 fml_cov_cg_enable_per_instance 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 107 Enable the coverage option 'per_instance', even if this is not set explicitly in the covergroup definition. 59
6625 0
6626 0 416 24 fml_cov_overwrite_waiver 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 70 When true, disables automatic loading of waiver file in sign off flow. 59
6627 0
6628 0 417 18 fml_enable_fsm_ssd 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 44 When true, it will enable the fsm_ssd checks 59
6629 0
6630 0 418 26 fml_rfc_cc_full_complexity 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 103 Enables full complexity report for CC properties without considering src and enable as the stop points. 59
6631 0
6632 0 419 27 fml_cov_ignore_case_default 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 39 Ignores case default for line coverage. 59
6633 0
6634 0 420 36 fml_frv_enable_array_vendorextension 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 82 Enables support for the 'array' vendor extension in FRV app mode. Default is true. 59
6635 0
6636 0 421 35 fml_fvlp_powerdown_corrupt_seq_clks 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 33 Use clocks to corrupt flip flops. 59
6637 0
6638 0 422 36 fml_fvlp_powerdown_disable_seq_reset 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 54 Disable reset of sequential element during power down. 59
6639 0
6640 0 423 40 fml_fvlp_powerdown_corrupt_all_seq_elems 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 56 Corrupt all flip flops (otherwise, only boundary flops). 59
6641 0
6642 0 424 34 fml_fvlp_powerdown_corrupt_all_spa 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 69 Corrupt input pins with set_port_attributes (will disregard assumes). 59
6643 0
6644 0 425 37 fml_fvlp_debug_friendly_internal_nets 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 87 Use debug friendly internal net names (can cause massive slowdowns with large designs). 59
6645 0
6646 0 426 34 fml_fvlp_all_visible_internal_nets 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 48 Make all internal nets user visbile (for nWave). 59
6647 0
6648 0 427 29 fml_fvlp_ignore_string_params 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 82 Ignore string parameters for the bind_checker to reduce number of module variants. 59
6649 0
6650 0 428 25 fml_fvlp_qlpac_nlp_compat 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 69 Make the instance hierarchical name compatible between QLPAC and NLP. 59
6651 0
6652 0 429 19 fml_fvlp_all_pgpins 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 46 Use extra checks to dump all pg pins in nWave. 59
6653 0
6654 0 430 22 fml_fvlp_cc_post_instr 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 50 Go back to old flow where fvlp_add_cc is required. 59
6655 0
6656 0 431 31 fml_enable_post_fvlp_instrument 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 101 Postpone (cause skipping) of the instrumentation of isolation and retention policies during read_upf. 59
6657 0
6658 0 432 20 fml_fta_cov_new_flow 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 25 Enables new FTA COV flow. 59
6659 0
6660 0 433 36 fml_cov_exclusion_crossfeed_new_flow 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 67 Enables new VCS flow to handle the block when first line is assert. 59
6661 0
6662 0 434 22 fml_fta_enable_cluster 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 28 Enables FTA clustring model. 59
6663 0
6664 0 435 36 fml_enable_prop_density_cov_bittravs 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 58 Enables bit level traversal for property density coverage. 59
6665 0
6666 0 436 35 fml_enable_formal_core_cov_bittravs 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 53 Enables bit level traversal for formal core coverage. 59
6667 0
6668 0 437 28 fml_cov_cg_enable_zcov_debug 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 47 Enables debug messages from the Zcov component. 59
6669 0
6670 0 438 26 enable_const_prop_thru_seq 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 56 Enables the constant propagation through the sequentials 59
6671 0
6672 0 439 33 fml_enable_seqaig_based_signature 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 57 Compute signature of the formal model based on the seqAig 59
6673 0
6674 0 440 31 fml_abstract_arithop_with_const 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 65 Allow abstraction on arithmetic operators with constant operands. 59
6675 0
6676 0 441 26 fml_enable_signoff_bounded 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 35 Enables signoff on bounded results. 59
6677 0
6678 0 442 31 fml_enable_prop_density_for_frv 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 42 Enables property density for FRV app mode. 59
6679 0
6680 0 443 28 fml_lpcc_try_robust_get_info 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 120 For LP CC, try the legacy low power information extractor if the structural check fails to extract required information. 59
6681 0
6682 0 444 19 fml_aep_unique_name 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 40 Enables creation of unique names for AEP 59
6683 0
6684 0 445 27 fml_incremental_bind_bypass 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 147 Bypass adding all previous bind instances to bind_checker compiles. This will limit Verdi to showing only the last incremental bind. Default=false. 59
6685 0
6686 0 446 33 fml_incremental_bind_disable_copy 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 82 Disable copying from an existing hierscope for incremental binding. Default=false. 59
6687 0
6688 0 447 26 fml_incremental_bind_ports 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 96 Add port signals to VCS/Simon incremental module binds using bind_checker command. Default=true. 59
6689 0
6690 0 448 23 fml_bbox_clock_analysis 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 45 Enable the clock COI analysis for blackboxing 59
6691 0
6692 0 449 23 fml_bbox_reset_analysis 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 45 Enable the reset COI analysis for blackboxing 59
6693 0
6694 0 450 27 fml_bbox_use_const_internal 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 87 Use the set_constant delcared over a signal that is inside an instance to be blackboxed 59
6695 0
6696 0 451 17 fml_fta_inst_qual 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 50 Enables instance based fault qualification for FTA 59
6697 0
6698 0 452 27 fml_fta_move_unneeded_files 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 79 Move all unnecessary files of FTA to session log directory <session_name>/logs  59
6699 0
6700 0 453 24 fml_fta_constraint_check 0 1 0 0 0 0 -1 -1 0  0  0  -1 -1 71 Enable identification of constraints which are in the COI of the faults 59
6701 0
6702 0 454 25 seq_mapping_legacy_report 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 59 Enable legacy format report of report_seq_mappings command. 59
6703 0
6704 0 455 30 seq_skip_trivial_mem_abs_props 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 79 Enable skipping the trivially proven properties for compile memory abstractions 59
6705 0
6706 0 456 25 seq_pcfv_isomorphic_check 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 60 Do isomorphic check for clock tree properties in PC-FV flow. 59
6707 0
6708 0 457 26 fml_ignore_latch_retention 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 28 Ignore latches for retention 59
6709 0
6710 0 458 29 fml_enable_ret_generic_output 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 53 Enable UPF_GENERIC_OUTPUT (bitwise) for bind_checker. 59
6711 0
6712 0 459 28 fml_cov_cg_enable_new_naming 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 55 Enables new style naming for SV CG coverage properties. 59
6713 0
6714 0 460 19 fml_auto_clock_mode 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 35 Enable automatic clock inferencing. 59
6715 0
6716 0 461 19 fml_auto_reset_mode 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 35 Enable automatic reset inferencing. 59
6717 0
6718 0 462 33 fml_enable_sign_and_pack_in_types 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 57 Enable signedness and packing information in array types. 59
6719 0
6720 0 463 26 fml_enable_mos_transistors 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 55 Enable accurate handling of nmos/pmos/cmos transistors. 59
6721 0
6722 0 464 25 fml_enable_drive_strength 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 49 Enable drive strength support in formal modeling. 59
6723 0
6724 0 465 37 fml_enable_toplevel_inout_assumptions 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 75 Enable top-level/bbox inout assumptions that avoid multi-driven situations. 59
6725 0
6726 0 466 34 fml_enable_stability_constraint_ps 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 80 Enable support of env stability constraints for bit/part selects (default true). 59
6727 0
6728 0 467 32 fml_formal_stability_constraints 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 111 Enable support of formal stability constraints vs treating as environment stability constraints (default true). 59
6729 0
6730 0 468 22 fv_direct_env_equality 1 0 0 1 0 0 -1 -1 0  0  0  -1 -1 100 Beta 2022.06. Enable instrumentation of environment equality directly into the nldm (default false). 59
6731 0
6732 0 469 17 fml_fta_seq_debug 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 26 Enable FTA SEQ debug mode. 59
6733 0
6734 0 470 18 fml_fta_qual_setup 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 54 Enable user constraints automatically in FTA SEQ mode. 59
6735 0
6736 0 471 20 seq_use_new_rfc_flow 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 47 Enable new flow report of report_fv_complexity. 59
6737 0
6738 0 472 22 fml_signoff_auto_merge 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 102 Enable the auto merge flow in compute signoff where databases of effort levels are merged accordingly. 59
6739 0
6740 0 473 19 fusa_enable_pruning 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 23 Enables pruning in FuSa 59
6741 0
6742 0 474 34 seq_use_legacy_abstraction_mapping 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 42 Enable legacy flow of abstraction mapping. 59
6743 0
6744 0 475 19 fsv_enable_cond_tgl 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 53 Enable the toggle check for the condition expressions 59
6745 0
6746 0 476 19 fxp_enable_cond_tgl 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 53 Enable the toggle check for the condition expressions 59
6747 0
6748 0 477 19 fml_cov_vacuity_unr 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 30 Enable Vacuity unreachability. 59
6749 0
6750 0 478 21 fml_struct_array_free 0 1 0 0 0 0 -1 -1 0  0  0  -1 -1 138 Treat the struct array operator output as a free variable. By default the presence of a struct array operator will be treated as an error. 59
6751 0
6752 0 479 19 fsv_seq_prop_naming 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 44 Follow the property naming convention of SEQ 59
6753 0
6754 0 480 19 fxp_seq_prop_naming 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 44 Follow the property naming convention of SEQ 59
6755 0
6756 0 481 20 fusa_seq_prop_naming 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 44 Follow the property naming convention of SEQ 59
6757 0
6758 0 482 24 fusa_save_ignored_status 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 57 Add NA status when saving the faults which are not found. 59
6759 0
6760 0 483 20 fusa_legacy_sff_flow 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 36 Use fdb under the hood for sff flow. 59
6761 0
6762 0 484 25 fusa_orch_smart_with_seed 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 44 Use the seed approach in the FuSa smart orch 59
6763 0
6764 0 485 28 fml_lp_query_no_bit_blasting 0 1 0 0 0 0 -1 -1 0  0  0  -1 -1 68 To convert bit-blasted signals to word-level for retention elements. 59
6765 0
6766 0 486 32 fml_signoff_high_effort_fta_only 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 69 To only run FTA analysis when running high effort in compute_signoff. 59
6767 0
6768 0 487 34 fml_aep_trivial_continuous_xassign 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 64 To disable creation of trivial continuous AEPs of type x_assign. 59
6769 0
6770 0 488 26 fml_aep_enable_waiver_flow 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 30 To enable waiver flow for AEP. 59
6771 0
6772 0 489 22 seq_use_meta_reasoning 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 42 Use meta reasoning for result propagation. 59
6773 0
6774 0 490 19 seq_dcp_exclude_vwc 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 68 During decompose exclude the vacuity, witness, and cover properties. 59
6775 0
6776 0 491 20 seq_sm_b_timeout_inf 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 63 Make single b3 call infinite timeout in SEQ smart orchestration 59
6777 0
6778 0 492 16 seq_patch_use_mp 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 34 Use workers to patch traces in SEQ 59
6779 0
6780 0 493 19 seq_use_cpu_timeout 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 48 Use cpu time for timeout instead of elapsed time 59
6781 0
6782 0 494 17 fml_cov_hier_both 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 107 To consider -cm_hier file both from input coverage database and that specified with fml_cov_alt_hier_file . 59
6783 0
6784 0 495 39 fml_linearized_counter_jmp_within_range 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 77 Jumps in linearized counter abstraction mode to be within current range only. 59
6785 0
6786 0 496 30 fml_lp_buffer_behav_model_link 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 74 Link in behavioral model for 1 input 1 output cells that have no function. 59
6787 0
6788 0 497 29 fml_enable_coi_deadcode_check 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 47 Enables deadcode check in COI coverage analysis 59
6789 0
6790 0 498 20 fml_enable_lw_coi_oc 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 39 Enables light weight OC in COI analysis 59
6791 0
6792 0 499 31 fml_lpcc_enable_check_wo_policy 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 199 Allow connectivity checks with lpa_type=LPA_CLAMP0_EN/LPA_CLAMP1_EN/LPA_LATCH_EN without any ISO policy association. Isolation sense value is to be interpreted from attributes on the ISO/ELS libcell. 59
6793 0
6794 0 500 31 fml_lpcc_adjust_sense_wo_policy 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 180 For connectivity checks with lpa_type=LPA_CLAMP0_EN/LPA_CLAMP1_EN/LPA_LATCH_EN, adjust the  isolation sense value based on any negations appearing before the ISO/ELS libcell input. 59
6795 0
6796 0 501 34 fml_enable_fcore_cov_across_metric 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 54 Enables mapping of formal core coverage across metrics 59
6797 0
6798 0 502 29 fml_enable_fcore_cov_function 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 56 Enables mapping of formal core coverage in function body 59
6799 0
6800 0 503 26 fml_aep_waiver_flow_legacy 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 33 To enable aep legacy waiver flow. 59
6801 0
6802 0 504 25 fml_aep_waiver_flow_relax 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 32 To enable aep relax waiver flow. 59
6803 0
6804 0 505 23 fusa_multi_failure_mode 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 29 Enables multiple failure mode 59
6805 0
6806 0 506 29 fusa_process_transient_faults 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 38 Retrieve and process transient faults. 59
6807 0
6808 0 507 38 fml_rfc_disable_mem_detection_in_child 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 45 To disable memory detection in child modules. 59
6809 0
6810 0 508 26 fml_rfc_report_reset_state 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 78 To control reporting of reset state for objects in complexity report on verdi. 59
6811 0
6812 0 509 36 fml_rfc_enable_new_counter_detection 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 71 To enable detection and reporting of new counters in complexity report. 59
6813 0
6814 0 510 24 fml_cov_tgl_legacy_instr 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 77 Enables legacy mode of toggle coverage instrumentation for complex data types 59
6815 0
6816 0 511 28 fml_cc_cov_strip_escape_char 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 63 Enables the stripping of escape characters from property names. 59
6817 0
6818 0 512 20 fml_auto_scaling_abs 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 62 Enables abstraction of complex operators in auto scaling flow. 59
6819 0
6820 0 513 26 fml_auto_scaling_reduction 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 45 Enables model reduction in auto scaling flow. 59
6821 0
6822 0 514 18 fml_auto_scale_abs 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 60 Enables abstraction of complex operators in auto scale flow. 59
6823 0
6824 0 515 24 fml_auto_scale_reduction 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 43 Enables model reduction in auto scale flow. 59
6825 0
6826 0 516 28 fml_auto_scaling_tgl_rewrite 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 67 Enables toggle coverage instrumentation rewrite in auto scale flow. 59
6827 0
6828 0 517 31 fml_auto_scale_disable_parallel 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 48 Disables parallel processing in auto scale flow. 59
6829 0
6830 0 518 33 fml_report_fv_complexity_trav_opt 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 40 Enables specific traversal optimization. 59
6831 0
6832 0 519 20 fml_fta_limit_to_cov 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 64 Enabled faults only in lines where coverage properties are there 59
6833 0
6834 0 520 16 fml_cov_coi_flow 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 28 Enabled in COI coverage flow 59
6835 0
6836 0 521 21 fta_disable_clk_fault 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 29 Disables fault in clock logic 59
6837 0
6838 0 522 20 fta_seq_dbg_sub_inst 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 79 Enables generating checkers for doing observability analysisi at sub instances. 59
6839 0
6840 0 523 30 fusa_enable_clk_rst_structural 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 53 Enable FuSa structural analysis for clocks and resets 59
6841 0
6842 0 524 27 fml_aep_use_trailing_genblk 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 77 To enable use of trailing generate block name in the names of AEP properties. 59
6843 0
6844 0 525 34 fml_aep_enable_new_fsmcheck_naming 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 63 To enable extraction of FSM Checks with the new bind mechanism. 59
6845 0
6846 0 526 35 fml_aep_enable_unionlock_with_delay 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 87 To enable extraction of FSM Checks for Unionlock with delay in assumption by one cycle. 59
6847 0
6848 0 527 26 fml_cov_clear_reset_result 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 48 Clears reset property check results in COV flows 59
6849 0
6850 0 528 19 fml_cov_opt_replace 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 45 Replaces cov opt from vcs opt to vcs elab opt 59
6851 0
6852 0 529 20 fml_fta_skip_cm_hier 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 41 Skip considering cm_hier in FTA_SEQ flow. 59
6853 0
6854 0 530 32 fusa_multiple_fault_types_signal 0 1 0 0 1 1 -1 -1 0  0  0  -1 -1 73 Enable creating faults on same signal name when fault class is different. 59
6855 0
6856 0 531 28 fvlp_enable_lib_match_report 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 47 Generate the library match report for lib cell. 59
6857 0
6858 0 532 26 fvlp_enable_pst_constraint 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 28 Generate the pst constraint. 59
6859 0
6860 0 533 22 fvlp_check_combo_logic 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 58 Check the combinational logic for LPA_BASIC property path. 59
6861 0
6862 0 534 23 fml_report_profile_data 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 150 Report profiling information (CPU time, wall time, and peak memory) at specific steps.
false: Profiling turned off (default).
true: Profiling enabled. 59
6863 0
6864 0 535 21 fml_disable_nospecify 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 30 Disables the +nospecify switch 59
6865 0
6866 0 536 28 fvlp_enable_vacuity_creation 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 46 Enable the vacuity creation for LPCC property. 59
6867 0
6868 0 537 28 fvlp_enable_witness_creation 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 46 Enable the witness creation for LPCC property. 59
6869 0
6870 0 538 16 seq_use_apxtbdgt 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 33 Enable approximate budget for SEQ 59
6871 0
6872 0 539 19 seq_use_start_depth 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 51 Use established safe-depth for subsequent bmc calls 59
6873 0
6874 0 540 16 seq_bh_randomize 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 46 Randomize bughunting options in each iteration 59
6875 0
6876 0 541 20 seq_rotate_b_solvers 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 40 Rotate solvers in bmc timeout iterations 59
6877 0
6878 0 542 31 seq_grid_multi_constant_workers 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 50 Use constant number of workers in multi-grid setup 59
6879 0
6880 0 543 21 fml_fta_incr_activate 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 73 Activation analysis will be done even if FTA properties remain unchanged. 59
6881 0
6882 0 544 32 fta_check_fc_all_props_generated 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 67 Checks if formal core has been generated for all proven properties. 59
6883 0
6884 0 545 27 fml_fta_assume_without_expr 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 47 Supports modified fvassumes without expression. 59
6885 0
6886 0 546 17 fml_enable_svaext 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 33 Enables the -assert svaext switch 59
6887 0
6888 0 547 30 signoff_smart_detect_overwrite 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 146 Enable the feature that automatically detects if there have been any changes in the design to decide whether to re-use signoff analysis databases. 59
6889 0
6890 0 548 24 fml_cov_tgl_escaped_name 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 51 Instrument toggle coverage goals for escaped names. 59
6891 0
6892 0 549 27 fml_caching_save_on_the_fly 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 25 Save RMA Data on the fly. 59
6893 0
6894 0 550 31 fml_aep_enable_arith_oflow_1bit 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 72 To enable extraction of arith_oflow AEP properties for 1 bit LHS signal. 59
6895 0
6896 0 551 25 fvlp_disable_net_creation 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 44 Disable the net creation for pst constraint. 59
6897 0
6898 0 552 19 fml_proof_architect 0 1 0 0 0 0 -1 -1 0  0  0  -1 -1 23 Enable Proof Architect. 59
6899 0
6900 0 553 28 fusa_enable_error_no_clk_rst 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 60 Enable checking for the presence of clock and reset signals. 59
6901 0
6902 0 554 39 fusa_disable_bbox_fault_missing_warning 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 66 Disable printing a warning when fault is not found within the net. 59
6903 0
6904 0 555 14 fta_auto_scale 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 31 Enable auto scale flow for FTA. 59
6905 0
6906 0 556 14 fca_auto_scale 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 31 Enable auto scale flow for FCA. 59
6907 0
6908 0 557 22 seq_compute_debug_auto 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 50 Compute the Rootcause path of falsified properties 59
6909 0
6910 0 558 22 seq_use_abs_safe_depth 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 80 Use abstraction reported safe depth as start depth in iterative abstraction flow 59
6911 0
6912 0 559 23 fv_property_check_clock 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 121 Enable/disable a check that will warn if the clock of clocked properties is dependent on a non-clock input or free signal 59
6913 0
6914 0 560 25 fml_cov_tgl_unconn_as_unr 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 59 Used to classify unconnected toggle signals as uncoverable. 59
6915 0
6916 0 561 12 fta_fcore_na 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 55 Force formal core qualification on non_activated fauts. 59
6917 0
6918 0 562 25 fvlp_disable_xmr_creation 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 44 Disable the xmr creation for pst assign net. 59
6919 0
6920 0 563 19 fv_auto_sva_compile 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 57 Automatically add the -sva option to read_file/elaborate. 59
6921 0
6922 0 564 26 fml_bug_hunting_visualizer 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 39 Enables bug-hunting visualizer for FPV. 59
6923 0
6924 0 565 12 seq_rca_path 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 67 Compute the debug information of falsified properties automatically 59
6925 0
6926 0 566 19 seq_use_dev_engines 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 32 Enable engines under development 59
6927 0
6928 0 567 22 seq_force_e1_incrmode2 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 36 Force increment mode 2 for e1 engine 59
6929 0
6930 0 568 17 fv_enable_vcf_nxg 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 33 Enable command consistency mode.
 59
6931 0
6932 0 569 18 fca_save_user_test 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 42 Saves User test name in coverage database. 59
6933 0
6934 0 570 22 fusa_enable_primitives 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 59 Enables handling of primitive names in SFF/FDB in VCF-FuSa. 59
6935 0
6936 0 571 14 flp_pst_in_pnm 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 35 Dump power state tables in the PNM. 59
6937 0
6938 0 572 21 fca_auto_scale_export 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 76 Enables exporting of auto scale results of FCA from children to parent task. 59
6939 0
6940 0 573 14 fta_nxg_waiver 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 47 Enables next generation waiver support for FTA. 152 0 59
6941 1
6942 1 0 17 fml_cov_gen_trace 0 0 0 0 0 0 -1 -1 7 default 7 default 14 default on off -1 -1 412 Configures automatic trace generation for covered coverage goals when check_fv is run in FCA App (COV appmode) where a large number of targets can exist. In most FCA App flows like unreachability analysis, the "default" setting disables trace generation for performance considerations. Use the "on" and "off" settings explicitly to enable or disable trace generation for every covered coverage goal respectively. 59
6943 1
6944 1 1 26 fml_cov_llk_abstract_depth 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
6945 1
6946 1 2 25 fml_cov_llk_abstract_size 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
6947 1
6948 1 3 26 fml_cov_llk_base_abs_depth 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
6949 1
6950 1 4 25 fml_cov_llk_base_abs_size 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
6951 1
6952 1 5 22 fml_cov_llk_max_groups 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
6953 1
6954 1 6 21 fml_cov_llk_max_seeds 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
6955 1
6956 1 7 22 fml_cov_llk_max_states 1 0 0 0 0 0 -1 -1 2 20 2 20 0  -1 -1 49 Set maximum number of states in a livelock group. 59
6957 1
6958 1 8 22 fml_cov_llk_max_traces 1 0 0 0 0 0 -1 -1 1 1 1 1 0  -1 -1 51 Set maximum number of traces for livelock/deadlock. 59
6959 1
6960 1 9 24 fml_cov_llk_trace_enable 1 0 0 0 0 0 -1 -1 9 unlimited 9 unlimited 29 off low medium high unlimited -1 -1 33 Enables livelock/deadlock traces. 59
6961 1
6962 1 10 22 fml_cov_llk_trace_mode 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 29 Livelock/deadlock trace mode. 59
6963 1
6964 1 11 24 fml_cov_llk_reorder_mode 1 0 0 0 0 0 -1 -1 1 1 1 1 0  -1 -1 34 Livelock/deadlock reordering mode. 59
6965 1
6966 1 12 16 fml_cov_llk_mode 1 0 0 0 0 0 -1 -1 8 combined 8 combined 26 bug_hunting proof combined -1 -1 23 Livelock/deadlock mode. 59
6967 1
6968 1 13 14 fml_dump_aiger 1 0 0 0 0 0 -1 -1 4 null 4 null 0  -1 -1 0  59
6969 1
6970 1 14 19 fml_formal_strategy 1 0 0 0 0 0 -1 -1 8 balanced 8 balanced 33 balanced proof_mode bounded_proof -1 -1 0  59
6971 1
6972 1 15 15 fml_bh_save_dir 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
6973 1
6974 1 16 22 fml_cdpl_ipv6_override 1 1 0 0 0 0 -1 -1 7 default 7 default 17 default ipv4 ipv6 -1 -1 120 Controls CDPL usage of IPv4 vs IPv6.
Default use is set according to the vc_static_shell "-use_ipv6" commandline option. 59
6975 1
6976 1 17 13 fml_grid_type 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
6977 1
6978 1 18 16 fml_grid_control 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
6979 1
6980 1 19 12 fml_grid_dir 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
6981 1
6982 1 20 20 fml_grid_config_file 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
6983 1
6984 1 21 25 fml_grid_prefetch_timeout 0 0 0 0 0 0 -1 -1 2 1H 2 1H 0  -1 -1 107 Timeout for the number of workers to prefetch. Units in seconds(S), minutes(M) or hours(H) (e.g. 37M, 12H). 59
6985 1
6986 1 22 20 fml_backup_grid_type 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
6987 1
6988 1 23 23 fml_backup_grid_control 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
6989 1
6990 1 24 19 fml_backup_grid_dir 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
6991 1
6992 1 25 27 fml_backup_grid_config_file 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
6993 1
6994 1 26 23 fml_navigator_grid_type 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
6995 1
6996 1 27 26 fml_navigator_grid_control 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
6997 1
6998 1 28 22 fml_navigator_grid_dir 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
6999 1
7000 1 29 30 fml_navigator_grid_config_file 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
7001 1
7002 1 30 16 fml_cloud_config 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 36 Path to the cloud configuration file 59
7003 1
7004 1 31 19 fml_cur_worker_stat 1 0 0 0 0 0 -1 -1 2 NA 2 NA 0  -1 -1 0  59
7005 1
7006 1 32 11 fml_max_mem 0 0 0 0 0 0 -1 -1 3 8GB 3 8GB 0  -1 -1 109 Limit formal engines to approximately the specified virtual memory usage.
Units are GB or MB (12GB, 12000MB). 59
7007 1
7008 1 33 14 fml_bg_max_mem 1 0 0 0 0 0 -1 -1 3 8GB 3 8GB 0  -1 -1 128 Limit formal engines to approximately the specified virtual memory usage in the backup grid.
Units are GB or MB (12GB, 12000MB). 59
7009 1
7010 1 34 12 fml_max_time 0 0 0 0 0 0 -1 -1 3 12H 3 12H 0  -1 -1 129 Limit check_fv call to specified time. Negative time means no limit.
Units in seconds(S), minutes(M) or hours(H) (e.g. 37M, 12H). 59
7011 1
7012 1 35 23 fml_property_time_limit 0 0 0 0 0 0 -1 -1 2 -1 2 -1 0  -1 -1 142 Limit check_fv call per property to specified time. Negative time means no limit.
Units in seconds(S), minutes(M) or hours(H) (e.g. 37M, 12H). 59
7013 1
7014 1 36 17 debug_cc_max_time 0 0 0 0 0 0 -1 -1 2 1M 2 1M 0  -1 -1 129 Limit debug_cc call to specified time. Negative time means no limit.
Units in seconds(S), minutes(M) or hours(H) (e.g. 37M, 12H). 59
7015 1
7016 1 37 23 fml_progress_time_limit 0 0 0 0 0 0 -1 -1 3 -1H 3 -1H 0  -1 -1 142 Limit check_fv call to specified unproductive time. Negative time means no limit.
Units in seconds(S), minutes(M) or hours(H) (e.g. 37M, 12H). 59
7017 1
7018 1 38 14 fml_coi_method 0 0 0 0 0 0 -1 -1 20 scheduled_properties 20 scheduled_properties 35 scheduled_properties all_properties -1 -1 50 Limit check_fv to run all or scheduled properties. 59
7019 1
7020 1 39 14 fml_orc_tactic 0 0 0 0 0 0 -1 -1 10 prop_check 10 prop_check 0  -1 -1 62 The check_fv call will use the specified orchestration tactic. 59
7021 1
7022 1 40 15 fml_effort_data 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 62 The check_fv call will use the specified orchestration tactic. 59
7023 1
7024 1 41 22 fml_dynamic_orc_tactic 1 0 0 0 0 0 -1 -1 7 default 7 default 0  -1 -1 51 Variable to control dynamic orchestration features. 59
7025 1
7026 1 42 27 fml_navigator_display_msgid 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 85 Display the specified message id while in the Navigator as a pop-up when encountered. 59
7027 1
7028 1 43 26 fml_navigator_ignore_msgid 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 84 Ignore the specified message id while in a Navigator task (does not show in pop-up). 59
7029 1
7030 1 44 20 fml_quiet_trace_mode 1 0 0 0 0 0 -1 -1 7 default 7 default 0  -1 -1 55 Which quiet-trace algorithm to use.  default or unroll. 59
7031 1
7032 1 45 25 fml_prop_result_verbosity 0 1 0 0 0 0 -1 -1 7 changed 7 changed 22 none converged changed -1 -1 97 Verbosity for check_fv PROP_I_RESULT messages: None, property convergences, or all status changes 59
7033 1
7034 1 46 9 seq_map_x 1 0 0 0 0 0 -1 -1 4 none 4 none 28 none zero one bestmatch safe -1 -1 38 Internal Var to track is map X enabled 59
7035 1
7036 1 47 14 seq_map_x_curr 1 0 0 0 0 0 -1 -1 4 none 4 none 28 none zero one bestmatch safe -1 -1 38 Internal Var to track is map X enabled 59
7037 1
7038 1 48 9 seq_map_u 1 0 0 0 0 0 -1 -1 4 none 4 none 28 none zero one bestmatch safe -1 -1 45 Internal Var to track is map undriven enabled 59
7039 1
7040 1 49 14 seq_map_u_curr 1 0 0 0 0 0 -1 -1 4 none 4 none 28 none zero one bestmatch safe -1 -1 45 Internal Var to track is map undriven enabled 59
7041 1
7042 1 50 28 seq_custom_solve_script_file 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 48 Provides a file name with custom recipe for SEQ. 59
7043 1
7044 1 51 16 seq_flow_version 1 0 0 0 0 0 -1 -1 2 v3 2 v3 11 v1 v2 v3 v4 -1 -1 46 Controls the version of the SEQ orchestration. 59
7045 1
7046 1 52 16 seq_grid_options 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 30 Provides grid options for SEQ. 59
7047 1
7048 1 53 18 seq_grid_copy_logs 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 22 Copy logs from workers 59
7049 1
7050 1 54 15 seq_sim_options 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 45 Provides options to simulation in SEQ recipe. 59
7051 1
7052 1 55 18 seq_solver_options 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 42 Provides options to solvers in SEQ recipe. 59
7053 1
7054 1 56 25 seq_decompose_save_prefix 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
7055 1
7056 1 57 23 seq_decompose_save_path 1 0 0 0 0 0 -1 -1 1 . 1 . 0  -1 -1 0  59
7057 1
7058 1 58 12 seq_prop_app 1 0 0 0 0 0 -1 -1 2 fv 2 fv 6 fv seq -1 -1 0  59
7059 1
7060 1 59 13 seq_flow_type 1 0 0 0 0 0 -1 -1 5 split 5 split 18 normal split phase -1 -1 0  59
7061 1
7062 1 60 15 seq_prev_recipe 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
7063 1
7064 1 61 17 dashboard_project 1 1 0 0 0 0 -1 -1 10 defaultPrj 10 defaultPrj 0  -1 -1 37 The project name for Formal Dashboard 59
7065 1
7066 1 62 15 dashboard_block 1 1 0 0 0 0 -1 -1 10 defaultBlk 10 defaultBlk 0  -1 -1 35 The block name for Formal Dashboard 59
7067 1
7068 1 63 16 dashboard_design 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 36 The design name for Formal Dashboard 59
7069 1
7070 1 64 16 fsv_flow_version 1 0 0 0 0 0 -1 -1 2 v3 2 v3 8 v1 v2 v3 -1 -1 46 Controls the version of the FSV orchestration. 59
7071 1
7072 1 65 16 fxp_flow_version 1 0 0 0 0 0 -1 -1 2 v3 2 v3 8 v1 v2 v3 -1 -1 46 Controls the version of the FXP orchestration. 59
7073 1
7074 1 66 17 fusa_flow_version 1 0 0 0 0 0 -1 -1 2 v3 2 v3 8 v1 v2 v3 -1 -1 47 Controls the version of the FuSa orchestration. 59
7075 1
7076 1 67 13 fusa_run_mode 0 0 0 0 0 0 -1 -1 10 structural 10 structural 33 structural control observe detect -1 -1 34 Determines the FuSa checking mode. 59
7077 1
7078 1 68 21 fusa_structural_point 1 0 0 0 0 0 -1 -1 7 observe 7 observe 25 observe detect structural -1 -1 40 Controls the way Fusa Structural is run. 59
7079 1
7080 1 69 10 fml_effort 0 0 0 0 0 0 -1 -1 7 default 7 default 42 default high bug_hunting discovery userorc -1 -1 44 Specifies formal orchestration effort level. 59
7081 1
7082 1 70 12 fml_orc_eval 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 41 Debug command for FV backend to evaluate. 59
7083 1
7084 1 71 27 fml_export_eprediction_data 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 39 Location to save profiling information. 59
7085 1
7086 1 72 23 fml_cc_structural_check 0 0 0 0 0 0 -1 -1 4 path 4 path 14 path none full -1 -1 285 Control the structural check in connectivity checks.
   none - switch off the structural traversal.
   full - structural traversal for enable-destination path as well as the source-destination path.
   path - this is default. It will check for the source-destination path connectivity. 59
7087 1
7088 1 73 19 fml_cc_check_prefix 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 66 Control the check name in connectivity checks by adding a prefix.
 59
7089 1
7090 1 74 14 fml_old_server 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 50 the name of yoda server for caching and dashboard. 59
7091 1
7092 1 75 21 fml_caching_s3_bucket 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 46 Configure the S3 bucket to be used for caching 59
7093 1
7094 1 76 21 fml_caching_extra_key 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 35 the extra key for database storage. 59
7095 1
7096 1 77 22 fml_caching_local_save 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 25 directory for local save. 59
7097 1
7098 1 78 23 fml_caching_local_reuse 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 26 directory for local reuse. 59
7099 1
7100 1 79 20 fml_effort_switch_to 1 0 0 0 0 0 -1 -1 0  0  25 bughunting high discovery -1 -1 58 To which effort level to switch from current effort level. 59
7101 1
7102 1 80 26 fml_lp_constraint_strategy 1 0 0 0 0 0 -1 -1 7 disable 7 disable 14 enable disable -1 -1 72 LP constraints will try to neutralize the isolation and retention cells. 59
7103 1
7104 1 81 24 fml_hier_instance_prefix 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 38 instance path name w.r.t. root module. 59
7105 1
7106 1 82 29 fml_impl_hier_instance_prefix 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 45 instance path name w.r.t. root module (impl). 59
7107 1
7108 1 83 23 seq_map_array_delimiter 1 0 0 0 0 0 -1 -1 3 []_ 3 []_ 0  -1 -1 15 array delimiter 59
7109 1
7110 1 84 23 seq_map_file_auto_regex 1 0 0 0 0 0 -1 -1 25 \[([a-zA-Z]+[^][]*)\] .\1 25 \[([a-zA-Z]+[^][]*)\] .\1 0  -1 -1 40 automatic renaming rule for mapping file 59
7111 1
7112 1 85 22 fml_max_time_per_fault 0 0 0 0 0 0 -1 -1 3 12H 3 12H 0  -1 -1 164 Limit time of exploration of each fault in high effort to specified time. Negative time means no limit.
Units in seconds(S), minutes(M) or hours(H) (e.g. 37M, 12H). 59
7113 1
7114 1 86 20 fml_fta_flow_version 1 0 0 0 0 0 -1 -1 2 v3 2 v3 0  -1 -1 32 FTA flow version - v1, v2 and v3 59
7115 1
7116 1 87 17 fml_fta_run_state 1 0 0 0 0 0 -1 -1 3 all 3 all 13 lw all LW ALL -1 -1 36 Controls the states to be run in FTA 59
7117 1
7118 1 88 26 fml_fta_lightweight_recipe 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 31 Lightweight recipe for FTA flow 59
7119 1
7120 1 89 24 fml_trace_explore_glopts 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 50 Internal. Pass options for Galil in trace explore. 59
7121 1
7122 1 90 30 fml_cov_exclude_unr_from_score 1 0 0 0 0 0 -1 -1 7 default 7 default 0  -1 -1 58 Excludes unreachable coverage goals from score computation 59
7123 1
7124 1 91 31 fml_cov_score_computation_scope 1 0 0 0 0 0 -1 -1 7 default 7 default 0  -1 -1 41 Sets scope for coverage score computation 59
7125 1
7126 1 92 34 fml_fta_enable_const_prop_activate 1 0 0 0 0 0 -1 -1 7 default 7 default 0  -1 -1 76 Enables constant propagation during structural analysis for fault activation 59
7127 1
7128 1 93 16 fpv_flow_version 1 0 0 0 0 0 -1 -1 2 v6 2 v6 17 v1 v2 v3 v4 v5 v6 -1 -1 46 Controls the version of the FPV orchestration. 59
7129 1
7130 1 94 19 fpv_bh_flow_version 1 0 0 0 0 0 -1 -1 2 v2 2 v2 5 v1 v2 -1 -1 58 Controls the version of the FPV bug-hunting orchestration. 59
7131 1
7132 1 95 12 fml_orc_mode 1 0 0 0 0 0 -1 -1 7 default 7 default 18 aggressive default -1 -1 47 Controls the strategy of the FPV orchestration. 59
7133 1
7134 1 96 16 frv_flow_version 1 0 0 0 0 0 -1 -1 2 v3 2 v3 11 v2 v3 v4 v5 -1 -1 46 Controls the version of the FRV orchestration. 59
7135 1
7136 1 97 15 cc_flow_version 1 0 0 0 0 0 -1 -1 2 v3 2 v3 8 v2 v3 v4 -1 -1 45 Controls the version of the CC orchestration. 59
7137 1
7138 1 98 16 fca_flow_version 1 0 0 0 0 0 -1 -1 2 v3 2 v3 8 v1 v2 v3 -1 -1 46 Controls the version of the FCA orchestration. 59
7139 1
7140 1 99 21 fusa_fca_flow_version 1 0 0 0 0 0 -1 -1 2 v3 2 v3 8 v1 v2 v3 -1 -1 76 Controls the version of FCA orchestration used in FUSA controllability flow. 59
7141 1
7142 1 100 24 formal_core_flow_version 1 0 0 0 0 0 -1 -1 2 v2 2 v2 8 v1 v2 v3 -1 -1 54 Controls the version of the formal core orchestration. 59
7143 1
7144 1 101 23 fml_lpf_power_signalset 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 61 <Power Domain Name>,<Power Down Signal> colon separated list. 59
7145 1
7146 1 102 21 fml_cov_alt_hier_file 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 148 Supplies tool with an alternate path for the hier_file to be procesed when fml_cov_override_db_opt is false and simulation hier file is inaccesible. 59
7147 1
7148 1 103 16 fml_license_mode 0 1 0 0 0 0 -1 -1 9 fml_elite 6 fml_fv 35 fml_fv fml_ultra fml_base fml_elite -1 -1 20 Formal license mode. 59
7149 1
7150 1 104 27 fml_incr_bind_simon_options 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 95 Allow passing a simon option file during incremental bind in add_sva_property and bind_checker. 59
7151 1
7152 1 105 15 seq_latch_scope 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 42 Seq latch scope for latch instrumentation. 59
7153 1
7154 1 106 28 fml_property_extension_clock 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 159 Clock override to be used for property extension (default is property clock). This must be a user specified clock signal created with the create_clock command. 59
7155 1
7156 1 107 23 fml_lp_query_prefix_top 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 80 String to be prefixed before the top in the output of lp related query commands. 59
7157 1
7158 1 108 24 fml_lp_query_replace_top 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 65 String to replace top in the output of lp related query commands. 59
7159 1
7160 1 109 14 fml_enable_abs 0 0 0 0 0 0 -1 -1 7 default 7 default 0  -1 -1 30 Enables automatic abstraction. 59
7161 1
7162 1 110 33 fml_delay_property_checking_clock 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 113 Clock to be used with fml_delay_property_checking. If unspecified, the formal reference clock is used by default. 59
7163 1
7164 1 111 25 fml_cond_proven_status_on 0 0 0 0 0 0 -1 -1 3 off 3 off 19 off vacuity witness -1 -1 240 Enables 'conditionally proven' property status.
'off' - disabled
'vacuity' - 'non_vacuous' vacuity status is required for 'proven' overall property status
'witness' - 'covered' witness status is required for 'proven' overall property status 59
7165 1
7166 1 112 28 fml_cc_proven_vacuity_status 0 0 0 0 0 0 -1 -1 12 inconclusive 12 inconclusive 38 inconclusive nonvacuous condnonvacuous -1 -1 67 Allows user to configure proven vacuity status on abstracted model. 59
7167 1
7168 1 113 27 fml_parent_signoff_fpv_task 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 64 Sets the parent FPV task from where compute_signoff was invoked. 59
7169 1
7170 1 114 22 fusa_no_progress_limit 0 0 0 0 0 0 -1 -1 2 -1 2 -1 0  -1 -1 155 Skip fault if there is no progress for the specified time limit. Negative time means no limit.
Units in seconds(S), minutes(M) or hours(H) (e.g. 37M, 12H). 59
7171 1
7172 1 115 21 seq_no_progress_limit 0 0 0 0 0 0 -1 -1 2 -1 2 -1 0  -1 -1 155 Skip proof if there is no progress for the specified time limit. Negative time means no limit.
Units in seconds(S), minutes(M) or hours(H) (e.g. 37M, 12H). 59
7173 1
7174 1 116 24 fusa_default_post_recipe 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 55 A post sub-recipe to try after original default recipe. 59
7175 1
7176 1 117 20 seq_use_bit_rewrites 1 0 0 0 0 0 -1 -1 4 none 4 none 25 none def med heavy expert -1 -1 34 Type of bit rewrites to use in SEQ 59
7177 1
7178 1 118 20 seq_ubh_bit_rewrites 1 0 0 0 0 0 -1 -1 4 none 4 none 25 none def med heavy expert -1 -1 38 Type of rewrites to use for UBH in SEQ 59
7179 1
7180 1 119 15 seq_base_solver 1 0 0 0 0 0 -1 -1 4 orig 4 orig 45 orig heavy bughunter okm_7 okm_7u expert ext2 -1 -1 25 Base solver to use in SEQ 59
7181 1
7182 1 120 19 seq_ubh_base_solver 1 0 0 0 0 0 -1 -1 5 heavy 5 heavy 45 orig heavy bughunter okm_7 okm_7u expert ext2 -1 -1 33 Base solver to use for UBH in SEQ 59
7183 1
7184 1 121 12 seq_ubh_mode 1 0 0 0 0 0 -1 -1 4 high 4 high 20 none low high oracle -1 -1 38 Upfront bug hunting mode to use in SEQ 59
7185 1
7186 1 122 15 seq_ubh_timeout 1 0 0 0 0 0 -1 -1 2 1H 2 1H 0  -1 -1 100 Time limit for SEQ upfront bug hunting.
Units in seconds(S), minutes(M) or hours(H) (e.g. 37M, 12H). 59
7187 1
7188 1 123 22 seq_ubh_approx_timeout 1 0 0 0 0 0 -1 -1 3 17M 3 17M 0  -1 -1 117 Approx Time limit per cycle for SEQ upfront bug hunting.
Units in seconds(S), minutes(M) or hours(H) (e.g. 37M, 12H). 59
7189 1
7190 1 124 14 seq_bh_options 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 42 Options for bug hunting engines in SEQ App 59
7191 1
7192 1 125 17 seq_cg_ref_prefix 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 41 Set the reference prefix for clock gating 59
7193 1
7194 1 126 15 seq_bh_hit_type 1 0 0 0 0 0 -1 -1 7 longest 7 longest 14 longest random -1 -1 41 Bughunting counter example trace hit type 59
7195 1
7196 1 127 22 fml_fta_alt_config_dir 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 107 Specify alternate directory path from where to pick up certitude_config.cer, certitude_hdl_files.cer files. 59
7197 1
7198 1 128 12 fusa_fcc_opt 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 76 Specify options to be passed with Fault Campaign Compiler for SFF based flow 59
7199 1
7200 1 129 29 fml_cov_signoff_analysis_type 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 115 Sets the current analysis type so that the appropriate anotations can be saved in the respective coverage database. 59
7201 1
7202 1 130 18 fml_lw_coi_oc_time 1 0 0 0 0 0 -1 -1 2 5M 2 5M 0  -1 -1 153 Limit deadcode analysis during COI analysis to specified time. Negative time means no limit.
Units in seconds(S), minutes(M) or hours(H) (e.g. 37M, 12H). 59
7203 1
7204 1 131 26 fml_cov_auto_scaling_level 1 0 0 0 0 0 -1 -1 7 default 7 default 0  -1 -1 80 Enables automatic scaling up of COV app. Supported levels are low, default, high 59
7205 1
7206 1 132 19 fta_max_proven_time 1 0 0 0 0 0 -1 -1 3 12H 3 12H 0  -1 -1 119 Limit time of exploration of proven FPV properties in FTA.
Units in seconds(S), minutes(M) or hours(H) (e.g. 37M, 12H). 59
7207 1
7208 1 133 20 fta_max_inconcl_time 1 0 0 0 0 0 -1 -1 3 24H 3 24H 0  -1 -1 125 Limit time of exploration of inconclusive FPV properties in FTA.
Units in seconds(S), minutes(M) or hours(H) (e.g. 37M, 12H). 59
7209 1
7210 1 134 16 fta_seq_dbg_inst 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 80 Instance(s) to be used for generating checkers for doing observability analysis. 59
7211 1
7212 1 135 24 fusa_engine_timeout_list 1 0 0 0 0 0 -1 -1 12 300 900 1800 12 300 900 1800 0  -1 -1 66 Specify the timeout list for the FuSa engines in the flow mode v3. 59
7213 1
7214 1 136 14 fv_waivers_dir 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 34 Keeping backup of all waiver files 59
7215 1
7216 1 137 22 fvorc_s6_time_per_call 1 0 0 0 0 0 -1 -1 4 120S 4 120S 0  -1 -1 131 Limit userorc s6 call to specified time. Negative time means no limit.
Units in seconds(S), minutes(M) or hours(H) (e.g. 37M, 12H). 59
7217 1
7218 1 138 24 fvorc_s6_length_per_call 1 0 0 0 0 0 -1 -1 2 10 2 10 0  -1 -1 55 Call userorc s6 on traces greater than specified length 59
7219 1
7220 1 139 18 fvorc_effort_order 1 0 0 0 0 0 -1 -1 3 seq 3 seq 0  -1 -1 54 Order of execution of userorc and the specified effort 59
7221 1
7222 1 140 26 fvorc_include_effort_level 1 0 0 0 0 0 -1 -1 5 false 5 false 0  -1 -1 35 Include effort level to the userorc 59
7223 1
7224 1 141 26 fml_enable_auto_concurrent 0 1 0 0 0 0 -1 -1 0  0  0  -1 -1 393 If turned on, automatically convert immediate properties of the usage specified to concurrent properties based on the reference clock.
Options are 'default', 'all' or a space-separated list of 'assert', 'assume', and/or 'cover' such as 'assume cover'. 'default' is 'assert cover'.
Applied globally when the formal model is built.
See 'fvedit -concurrent' and 'fvedit -immediate_to_concurrent'. 59
7225 1
7226 1 142 18 fusa_save_fdb_incr 1 1 0 0 0 0 -1 -1 2 1H 2 1H 0  -1 -1 145 Saves results incrementally in FDB when Formal analysis is ongoing.
Units in minutes(M) or hours(H) (e.g. 10M, 12H). Minimum value should be 10M. 59
7227 1
7228 1 143 18 fca_incr_excl_time 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 81 Controls the timestamp to call save exclusion functionality in incremental mode.  59
7229 1
7230 1 144 15 fml_signoff_dir 1 0 0 0 0 0 -1 -1 14 vcf_signoff_db 14 vcf_signoff_db 0  -1 -1 59 Stores the value of the signoff_db option to signoff_check. 59
7231 1
7232 1 145 20 fta_auto_scale_level 1 0 0 0 0 0 -1 -1 7 default 7 default 12 default high -1 -1 38 Specifies FTA auto_scale effort level. 59
7233 1
7234 1 146 20 fca_on_the_fly_model 1 0 0 0 0 0 -1 -1 2 v1 2 v1 0  -1 -1 37 FCA on the fly model version - v1, v2 59
7235 1
7236 1 147 20 fta_fault_effort_low 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 47 FTA fault set to be instrumented in low effort. 59
7237 1
7238 1 148 20 fta_fault_effort_med 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 50 FTA fault set to be instrumented in medium effort. 59
7239 1
7240 1 149 21 fta_fault_effort_high 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 48 FTA fault set to be instrumented in high effort. 59
7241 1
7242 1 150 17 fv_debug_save_dir 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 38 directory to save orc_perf_debug data. 59
7243 1
7244 1 151 18 seq_e6_base_solver 1 0 0 0 0 0 -1 -1 5 heavy 5 heavy 45 orig heavy bughunter okm_7 okm_7u expert ext2 -1 -1 25 Base solver for e6 engine 187 0 59
7245 2
7246 2 0 24 fml_conflict_check_depth 0 0 0 0 0 0 2 2 0  0  0  -1 -1 53 Check for conflicting constraints upto a given depth. 59
7247 2
7248 2 1 30 fml_cc_separate_inout_handling 1 0 0 0 0 0 2 2 0  0  0  0 2 181 0 - old flow with 1 CC graph for all src/dest signals1 - separate CC graphs for each inout src/dest signal + 1 for others2 - 1 CC graph for all inout src/dest signals + 1 for others 59
7249 2
7250 2 2 29 fml_cc_snip_source_and_enable 1 0 0 0 0 0 1 1 0  0  0  0 2 106 0 - old flow with NO snipping1 - Snip source for each property2 - Snip source and enable for each property 59
7251 2
7252 2 3 27 fml_multi_path_flow_version 1 0 0 0 0 0 0 0 0  0  0  0 1 53 0 - old flow using nldm1 - New flow using boost graph 59
7253 2
7254 2 4 28 fml_skip_lower_depth_msg_ext 1 0 0 0 0 0 3 3 0  0  0  0 3 183 When 1, do not send BMC_DEPTH messages to tw client if any higher depth message already sent. When 2, combine proven, falsified and solvetime messages at the end. When 3, both enabled 59
7255 2
7256 2 5 32 fml_progress_db_reduce_msg_level 1 0 0 0 0 0 0 0 0  0  0  0 15 531 Control which messages to store in progress reporting DB. It is treated as a bit-vector.  Value 0 (all bits 0) - allow all messages Bit 1 set - disallow all messages.  Bit 2 set - disallow job related messages. report_fml_jobs will not work Bit 3 set - disallow engine related messages. report_fml_engines will not work. Successful engine will not be tracked in propDB/GUI. Depth vs time graphs wont be available. Bit 4 set - disallow host related messages. report_fml_hosts will not work. Grid worker graphs will not be available. 59
7257 2
7258 2 6 23 fml_deadend_check_depth 0 0 0 0 0 0 50 50 0  0  0  -1 -1 86 Control the max depth for a deadend, that is, do not report deadends of longer length. 59
7259 2
7260 2 7 24 fml_jobs_alert_threshold 0 0 0 0 0 0 30 30 0  0  0  0 100 52 Threshold to control printing of job alert messages. 59
7261 2
7262 2 8 28 fml_jobs_alert_init_num_jobs 1 0 0 0 0 0 8 8 0  0  0  1 2147483647 73 Number of completed jobs at which we start checking for alert situations. 59
7263 2
7264 2 9 19 fml_cc_autobbox_log 0 0 0 0 0 0 0 0 0  0  0  0 3 388 Auto Black Box logging level0 - No Debug Logs1 - Module level log. cc_modules.txt and cc_bbox_modules.txt are dumped2 - Module and instance level log. cc_modules.txt, cc_bbox_modules.txt,cc_instances.txt and cc_bbox_instancees.txt are dumped3 - Module, instance and signal level log. cc_modules.txt, cc_bbox_modules.txt,cc_instances.txt, cc_bbox_instances.txt and cc_signal.txt are dumped 59
7265 2
7266 2 10 28 fml_cc_extraction_batch_size 1 0 0 0 0 0 0 0 0  0  0  0 2147483647 346 Break sources and destinations in groups to extract connections incrementallyControl the number of source destination pairs to run at once0 - Run all connection extractions at once'n' - Split connection extraction in groups of n source X total destination pairs in case of collections or instances and n 1 X 1 source destination pairs for signals 59
7267 2
7268 2 11 19 fml_bughunting_mode 1 0 0 0 0 0 0 0 0  0  0  0 10 60 The handle to control different modes of bug hunting effort. 59
7269 2
7270 2 12 19 fml_bh_display_path 1 0 0 0 0 0 0 0 0  0  0  0 1 35 Display path in bug hunting reports 59
7271 2
7272 2 13 20 fml_bh_display_phase 1 0 0 0 0 0 20 20 0  0  0  -1 2147483647 74 Display selected hits whose phase is greater than equal to specified phase 59
7273 2
7274 2 14 11 fml_he_mode 1 0 0 0 0 0 0 0 0  0  0  0 100 53 The handle to control different modes of high effort. 59
7275 2
7276 2 15 21 worker_script_version 1 0 0 0 0 0 0 0 0  0  0  0 2 39 Version of script that invokes workers. 59
7277 2
7278 2 16 12 gridmem_mode 1 0 0 0 0 0 1 1 0  0  0  0 100 63 Control orchestration of multiple grids with increasing memory. 59
7279 2
7280 2 17 12 fml_vwr_mode 1 0 0 0 0 0 -1 -1 0  0  0  -1 31 76 The handle to specify which vacuity and witness inference rules are enabled. 59
7281 2
7282 2 18 17 fml_learn_verbose 1 0 0 0 0 0 0 0 0  0  0  0 10 65 Controls the verbocity of messages during check_fv in learn mode. 59
7283 2
7284 2 19 23 fml_caching_inv_handler 1 0 0 0 0 0 1 1 0  0  0  0 1 78 Different modes of invariant handling in RMA. Possible values 0, 1. Default 0. 59
7285 2
7286 2 20 19 fml_upfront_timeout 1 0 0 0 0 0 1 1 0  0  0  -1 10000 57 The timeout to use to wait for workers when a run starts. 59
7287 2
7288 2 21 12 fml_apt_mode 1 0 0 0 0 0 0 0 0  0  0  0 2147483647 61 Set apt mode to select backend heuristic (0-2^31). Default 0. 59
7289 2
7290 2 22 12 fml_oct_mode 1 0 0 0 0 0 1977 1977 0  0  0  0 2047 84 Set oct mode to select backend heuristic with octopus solver (0-2047). Default 1977. 59
7291 2
7292 2 23 13 fml_oct_point 1 0 0 0 0 0 9 9 0  0  0  1 30 64 Set oct point to select the range of oct-mode (1-30). Default 9. 59
7293 2
7294 2 24 20 fml_worker_threshold 1 0 0 0 0 0 1 1 0  0  0  -1 10000 64 Minimum number of workers to activate many-worker orchestration. 59
7295 2
7296 2 25 27 fml_worker_cpuload_warn_pct 0 0 0 0 0 0 120 120 0  0  0  0 1000 103 Generate a warning if load per core percentage on any worker hosts exceed the given value. Default: 120 59
7297 2
7298 2 26 26 fml_worker_memory_warn_pct 0 0 0 0 0 0 98 98 0  0  0  0 1000 100 Generate a warning if used memory percentage on any worker hosts exceed the given value. Default: 98 59
7299 2
7300 2 27 24 fml_num_worker_rand_seed 1 0 0 0 0 0 0 0 0  0  0  -1 -1 68 The number of workers to use random seed in bug hunting effort mode. 59
7301 2
7302 2 28 27 fml_deadend_check_maxcycles 0 0 0 0 0 0 500 500 0  0  0  -1 -1 67 Control the total number of cycles for which deadend engine is run. 59
7303 2
7304 2 29 30 fml_deadend_check_max_deadends 0 0 0 0 0 0 20 20 0  0  0  -1 -1 37 Max number of deadends to search for. 59
7305 2
7306 2 30 29 fml_formal_core_verbose_level 0 0 0 0 0 0 1 1 0  0  0  0 2 45 Print messages as formal core gets generated. 59
7307 2
7308 2 31 21 fml_icm_explore_depth 1 0 0 0 0 0 1 1 0  0  0  1 -1 25 Control the depth for ICM 59
7309 2
7310 2 32 13 fml_max_trace 0 0 0 0 0 0 1 1 0  0  0  -1 -1 98 The number of unique counter-examples will be limited to this number for each falsified assertion. 59
7311 2
7312 2 33 11 fml_min_unk 0 0 0 0 0 0 0 0 0  0  0  -1 -1 77 The call check_fv will terminate after this amount of unknowns being reached. 59
7313 2
7314 2 34 19 fml_max_proof_depth 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 40 Set the specified maximum bounded depth. 59
7315 2
7316 2 35 27 fml_tw_delay_exit_countdown 1 0 0 0 0 0 -1 -1 0  0  0  0 2147483647 113 Maximum delay allowed to merge invariant from last proven job before exiting TW backend. (1 countdown == 0.1 sec) 59
7317 2
7318 2 36 23 fml_learn_nfs_wait_time 1 0 0 0 0 0 10 10 0  0  0  -1 -1 50 Set NFS wait time for files related to learn mode. 59
7319 2
7320 2 37 19 fml_invalidate_mode 1 0 0 0 0 0 0 0 0  0  0  0 1 0  59
7321 2
7322 2 38 13 seq_bmc_depth 0 0 0 0 0 0 100 100 0  0  0  2 100000 47 Provides the upper bound for BMC in SEQ recipe. 59
7323 2
7324 2 39 19 seq_root_cause_size 0 0 0 0 0 0 6 6 0  0  0  0 100 50 Provides the max size of the SEQ root cause groups 59
7325 2
7326 2 40 22 seq_timeout_multiplier 1 0 0 0 0 0 1 1 0  0  0  1 -1 63 This value is used to increase the timeout for each engine call 59
7327 2
7328 2 41 18 seq_conflict_limit 1 0 0 0 0 0 150000 150000 0  0  0  -1 -1 54 Provides a deterministic conflict limit for SEQ recipe 59
7329 2
7330 2 42 19 seq_decompose_depth 1 0 0 0 0 0 6 6 0  0  0  0 100000 60 Provides a upper bound BMC for decompose step in SEQ recipe. 59
7331 2
7332 2 43 20 seq_decompose_effort 1 0 0 0 0 0 2 2 0  0  0  2 10 58 Provides an effort level for decompose step in SEQ recipe. 59
7333 2
7334 2 44 18 seq_resource_limit 1 0 0 0 0 0 3600 3600 0  0  0  -1 -1 55 Provides a deterministic resource limit for SEQ recipe. 59
7335 2
7336 2 45 16 seq_sim_maxcycle 1 0 0 0 0 0 300 300 0  0  0  -1 -1 70 Provides an upper bound to number of simulation cycles for SEQ recipe. 59
7337 2
7338 2 46 15 seq_trim_effort 1 0 0 0 0 0 2 2 0  0  0  2 10 40 Provides an effort level for SEQ recipe. 59
7339 2
7340 2 47 30 seq_decompose_refine_threshold 1 0 0 0 0 0 0 0 0  0  0  0 -1 55 Minimum number of splits to induce an eager refinement. 59
7341 2
7342 2 48 16 seq_dynamic_rate 1 0 0 0 0 0 1 1 0  0  0  1 -1 89 The ratio of inconlusive goals to requested workers to control the dynamic orchestration. 59
7343 2
7344 2 49 14 seq_mem_abs_bw 1 0 0 0 0 0 512 512 0  0  0  0 -1 54 Provides the starting bitwidth for memory abstraction. 59
7345 2
7346 2 50 15 seq_mult_abs_bw 1 0 0 0 0 0 8 8 0  0  0  0 -1 58 Provides the starting bitwidth for multiplier abstraction. 59
7347 2
7348 2 51 14 seq_add_abs_bw 1 0 0 0 0 0 8 8 0  0  0  0 -1 53 Provides the starting bitwidth for adder abstraction. 59
7349 2
7350 2 52 14 seq_sub_abs_bw 1 0 0 0 0 0 8 8 0  0  0  0 -1 58 Provides the starting bitwidth for subtractor abstraction. 59
7351 2
7352 2 53 14 seq_div_abs_bw 1 0 0 0 0 0 8 8 0  0  0  0 -1 55 Provides the starting bitwidth for divider abstraction. 59
7353 2
7354 2 54 14 seq_mod_abs_bw 1 0 0 0 0 0 8 8 0  0  0  0 -1 55 Provides the starting bitwidth for modulus abstraction. 59
7355 2
7356 2 55 18 seq_counter_abs_bw 1 0 0 0 0 0 8 8 0  0  0  0 -1 55 Provides the starting bitwidth for counter abstraction. 59
7357 2
7358 2 56 27 seq_decompose_explore_depth 1 0 0 0 0 0 8 8 0  0  0  0 100000 49 The depth to explore during decompose to find CEX 59
7359 2
7360 2 57 24 seq_grid_idle_time_limit 0 0 0 0 0 0 14400 14400 0  0  0  0 -1 50 Provides the idle time limit for each grid worker. 59
7361 2
7362 2 58 28 seq_map_command_config_flags 1 0 0 0 0 0 0 0 0  0  0  0 2147483647 57 Used to mark the changes of SEQ command and configuration 59
7363 2
7364 2 59 24 seq_save_proofs_interval 1 0 0 0 0 0 300 300 0  0  0  0 -1 43 Interval in seconds between two save proofs 59
7365 2
7366 2 60 25 seq_send_monitor_interval 1 0 0 0 0 0 5 5 0  0  0  0 -1 44 Interval in seconds between two host updates 59
7367 2
7368 2 61 24 seq_send_maxmem_interval 1 0 0 0 0 0 120 120 0  0  0  0 -1 50 Interval in seconds between two max memory updates 59
7369 2
7370 2 62 24 seq_decompose_time_limit 1 0 0 0 0 0 0 0 0  0  0  0 -1 44 Approximate time limit for Decompose for SEQ 59
7371 2
7372 2 63 17 seq_verbose_level 0 0 0 0 0 0 2 2 0  0  0  0 2 43 Verbosity level for check_fv in SEQ/FXP app 59
7373 2
7374 2 64 15 seq_debug_level 1 0 0 0 0 0 0 0 0  0  0  0 2 42 Debug level for check_fv in SEQ based Apps 59
7375 2
7376 2 65 17 fsv_verbose_level 0 0 0 0 0 0 2 2 0  0  0  0 2 39 Verbosity level for check_fv in FSV app 59
7377 2
7378 2 66 21 fsv_max_num_casesplit 0 0 0 0 0 0 10 10 0  0  0  0 100 33 Max number of parallel casesplits 59
7379 2
7380 2 67 21 fsv_bbox_conn_version 0 0 0 0 0 0 1 1 0  0  0  1 2 65 Controls the version of the connectivity analysis of fsv_blackbox 59
7381 2
7382 2 68 21 fsv_bbox_impl_version 0 0 0 0 0 0 1 1 0  0  0  1 2 67 Controls the version of the implementation of the secure blackboxes 59
7383 2
7384 2 69 14 fsv_bb_version 1 0 0 0 0 0 1 1 0  0  0  1 2 68 Controls the version of the formal modeling of the secure blackboxes 59
7385 2
7386 2 70 17 fca_incr_excl_pct 1 1 0 0 0 0 0 0 0  0  0  1 100 118 Controls the percentage value for coverage goals completion to call save exclusion functionality in incremental mode.  59
7387 2
7388 2 71 18 fusa_verbose_level 0 0 0 0 0 0 2 2 0  0  0  0 2 40 Verbosity level for check_fv in FuSa app 59
7389 2
7390 2 72 22 fusa_max_num_casesplit 0 0 0 0 0 0 10 10 0  0  0  0 100 33 Max number of parallel casesplits 59
7391 2
7392 2 73 25 fml_exit_percentage_limit 0 0 0 0 0 0 100 100 0  0  0  0 100 66 Terminate check_fv after hitting specified percentage convergence. 59
7393 2
7394 2 74 23 seq_no_progress_timeout 1 0 0 0 0 0 10800 10800 0  0  0  300 -1 115 Automatically refine when there is no progress for the given timeout and less than the specified inconclusive goals 59
7395 2
7396 2 75 25 seq_no_progress_max_goals 1 0 0 0 0 0 0 0 0  0  0  0 -1 115 Automatically refine when there is no progress for the given timeout and less than the specified inconclusive goals 59
7397 2
7398 2 76 21 seq_bughunt_rand_seed 1 0 0 0 0 0 123456 123456 0  0  0  0 -1 28 Random seed for bughunt flow 59
7399 2
7400 2 77 18 seq_minimize_trace 1 0 0 0 0 0 1 1 0  0  0  0 3 58 Minimize CEX traces (none, plain, ternary, ternaryComplex) 59
7401 2
7402 2 78 19 fml_stop_on_failure 0 0 0 0 0 0 0 0 0  0  0  0 -1 62 The number of failures after which check_fv should be stopped. 59
7403 2
7404 2 79 26 fml_cov_fast_active_effort 0 0 0 0 0 0 1 1 0  0  0  1 3 54 Used to specify the active phase effort for FAST mode. 59
7405 2
7406 2 80 23 fml_cov_fast_eot_effort 0 0 0 0 0 0 1 1 0  0  0  1 3 51 Used to specify the EOT phase effort for FAST mode. 59
7407 2
7408 2 81 16 fml_cov_fast_mst 0 0 0 0 0 0 0 0 0  0  0  0 100000 49 Used to pass minimum span of trace for FAST mode. 59
7409 2
7410 2 82 27 fml_max_worker_per_property 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 70 Specify max worker used per property. Use -1 to set unlimited workers. 59
7411 2
7412 2 83 24 fml_worker_stat_interval 1 1 0 0 0 0 3600 3600 0  0  0  0 2147483647 78 Controls the frequency of worker related alerts being printed during check_fv. 59
7413 2
7414 2 84 21 fml_job_stat_interval 1 0 0 0 0 0 300 300 0  0  0  0 2147483647 76 Controls the frequency of showing the statistics of the job that is running. 59
7415 2
7416 2 85 18 fv_debug_save_incr 1 1 0 0 0 0 3600 3600 0  0  0  0 2147483647 64 Controls the frequency of orc_perf_debug alerts during check_fv. 59
7417 2
7418 2 86 24 fml_num_engine_instances 1 0 0 0 0 0 0 0 0  0  0  0 -1 63 Specify number of single goal engine instances active in a run. 59
7419 2
7420 2 87 28 fml_cc_model_reduction_level 1 0 0 0 0 0 1 1 0  0  0  0 1 0  59
7421 2
7422 2 88 25 fml_cc_overabstract_level 1 0 0 0 0 0 4 4 0  0  0  0 4 67 Controls the level of abstraction when fml_cc_overabstract is true. 59
7423 2
7424 2 89 22 fml_cc_bb_struct_check 1 0 0 0 0 0 2 2 0  0  0  0 2 124  0 - Disable bit level structural check.  1 - Enable bit level structural check.  2 - Optimized bit level structural check.  59
7425 2
7426 2 90 23 fml_cc_structural_limit 1 0 0 0 0 0 0 0 0  0  0  -1 2147483647 87 Limit the number of connections extracted during structural phase of generate_cc/gen_cc 59
7427 2
7428 2 91 22 fml_cc_optimized_graph 1 0 0 0 0 0 2 2 0  0  0  0 3 69 Choose which optimized CC Graph Traversal Algorithm will be activated 59
7429 2
7430 2 92 23 fml_cc_max_invalid_path 1 0 0 0 0 0 1000 1000 0  0  0  1 2147483647 82 How many paths containing inout node are allowed to have invalid enable expression 59
7431 2
7432 2 93 17 fml_x_detect_mode 0 0 0 0 0 0 0 0 0  0  0  0 2 109 Specify x-detection mode: 0 for no detection, 1 for all x's excluding inputs, and 2 for all including inputs. 59
7433 2
7434 2 94 17 fml_caching_delta 1 0 0 0 0 0 1800 1800 0  0  0  0 2147483647 37 Runtime delta to update cache server. 59
7435 2
7436 2 95 19 fv_save_rma_db_incr 1 0 0 0 0 0 3600 3600 0  0  0  0 2147483647 31 Runtime delta to save Proof DB. 59
7437 2
7438 2 96 22 fml_caching_save_limit 1 0 0 0 0 0 0 0 0  0  0  0 2147483647 79 Minimum convergence time(in seconds) below which trace files will not be saved. 59
7439 2
7440 2 97 17 fml_rma_auto_type 1 0 0 0 0 0 3 3 0  0  0  0 3 212 Type of RMA auto promotion. 0 (auto-promotion disabled), 1 (disable single-goal unproductive tasks), 2 (disable multi-goal unproductive tasks), 3 (disable both single and multi-goal unproductive tasks). Default 3 59
7441 2
7442 2 98 33 fml_rma_accumulate_historic_trace 1 0 0 0 0 0 0 0 0  0  0  0 2147483647 125 How many historic traces to be stored per property in RMA accumulation v2. Default 0. Means only latest trace will be stored. 59
7443 2
7444 2 99 35 fml_rma_accumulate_trcrank_strategy 1 0 0 0 0 0 1 1 0  0  0  1 1 88 Different strategies for calculating rank(importance) of a trace in RMA accumulation v2. 59
7445 2
7446 2 100 28 fml_enable_replay_in_caching 1 0 0 0 0 0 17 17 0  0  0  0 2147483647 50 Run replay as part of caching/learn orchestration. 59
7447 2
7448 2 101 25 fml_caching_replay_effort 1 0 0 0 0 0 0 0 0  0  0  -1 100 88 Percentage of workers to replay traces in multi-worker orchestration. -1 means disabled. 59
7449 2
7450 2 102 27 fml_caching_replay_capacity 1 0 0 0 0 0 200 200 0  0  0  1 2147483647 69 Maximum number of cex files that can be processed by a single worker. 59
7451 2
7452 2 103 35 fml_caching_trace_batch_replay_size 1 0 0 0 0 0 10 10 0  0  0  0 2147483647 90 The initial batch size for trace replay. A value of 0 will disable trace replay in batches 59
7453 2
7454 2 104 26 fml_isunknown_support_mode 1 0 0 0 0 0 0 0 0  0  0  0 2 143 Treatment for unsupported properties with $isunknown: 0 for drop, 1 for attempt to prove, 2 for attempt to prove and allow false negatives too. 59
7455 2
7456 2 105 32 fml_cc_model_reduction_coi_level 1 0 0 0 0 0 0 0 0  0  0  0 2 0  59
7457 2
7458 2 106 24 fml_cc_debug_show_timing 1 0 0 0 0 0 0 0 0  0  0  0 3 220 Prints time taken logs in different phases for debugging purposes0 - Default, No time related logs1 - Show structural phase timing logs2 - Show functional phase timing logs3 - Show structural+functional phase timing logs 59
7459 2
7460 2 107 26 fml_cc_autobbox_trav_level 1 0 0 0 0 0 3 3 0  0  0  0 3 491 0 - Group based on src and enable. Stop at src, enable. 1 - Disable grouping. One traversal till PI or sequential element.  Works only when no sequential connections are present.2 - Disable grouping. One traversal till PI or sequential element.  Snip end points to get a reduced formal model. Works only when no sequential connections are present.3 - Default flow - For combinational - disable grouping. One traversal till PI or sequential element. For sequential - group based on max depth. 59
7461 2
7462 2 108 25 fml_cc_autobbox_opt_level 1 0 0 0 0 0 2 2 0  0  0  0 2 203 0 - Model reduction traversal does not stop at constants1 - Stop model reduction traversal at constants only for control logic2 - Default Flow - Stop model reduction travsersal at constants for full flow 59
7463 2
7464 2 109 22 fml_gen_cc_max_warning 1 0 0 0 0 0 10000 10000 0  0  0  0 -1 88 Limit the number of warnings reported by report_fv -report_type warning for gen_cc flow. 59
7465 2
7466 2 110 19 fml_fta_lw_no_trace 1 0 0 0 0 0 0 0 0  0  0  0 1 92 Disable (0) or enable (1) functionality preventing trace generation in FTA lightweight state 59
7467 2
7468 2 111 13 fml_fta_depth 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 47 Set the specified depth for doing FTA analysis. 59
7469 2
7470 2 112 30 fml_fta_lw_max_time_percentage 1 0 0 0 0 0 10 10 0  0  0  1 100 56 How much percentage of max time will be given to LW step 59
7471 2
7472 2 113 29 fml_fta_lw_time_percentage_v3 1 0 0 0 0 0 50 50 0  0  0  1 100 68 How much percentage of max time will be given to LW step for v3 flow 59
7473 2
7474 2 114 37 fml_fta_lw_percentage_inconclusive_v3 1 0 0 0 0 0 10 10 0  0  0  1 100 95 How much percentage of max time will be given to LW step incase inconclusive goals are included 59
7475 2
7476 2 115 27 fml_trace_extend_time_limit 0 0 0 0 0 0 30 30 0  0  0  10 -1 111 Specify time limit (seconds) for extending trace on view_trace command.
Default 30 seconds, minimum 10 seconds. 59
7477 2
7478 2 116 27 fml_trace_reeval_time_limit 0 0 0 0 0 0 30 30 0  0  0  10 -1 114 Specify time limit (seconds) for reevaluating trace on view_trace command.
Default 30 seconds, minimum 10 seconds. 59
7479 2
7480 2 117 17 fml_max_pdc_bytes 1 1 0 0 0 0 7500000 7500000 0  0  0  1000 9900000 199 Specify maximum number of bytes for the property data communication stream. This is for internal use.
Default 7.5 MB (7500000 bytes), minimum is 1000 bytes (for testing) and maximum is 9900000 bytes. 59
7481 2
7482 2 118 23 fml_max_pdc_line_length 1 1 0 0 0 0 95000000 95000000 0  0  0  10 1073741824 187 Specify maximum length of lines in the property data communication stream. This is for internal use.
Default 95 MB (95000000 bytes), minimum is 10 bytes (for testing) and maximum is 1 GB. 59
7483 2
7484 2 119 23 seq_rst_cnt_uninit_spec 1 0 0 0 0 0 2 2 0  0  0  0 3 69 Specify the reset constraint type for uninitialized registers in Spec 59
7485 2
7486 2 120 27 seq_align_mismatch_bitwidth 1 0 0 0 0 0 0 0 0  0  0  0 4 57 Align bits for mismatched bitwidth between Spec and Impl. 59
7487 2
7488 2 121 17 fml_cc_new_recipe 1 0 0 0 0 0 2 2 0  0  0  1 10 35 Control different CC Orchestration. 59
7489 2
7490 2 122 16 seq_rst_cnt_impl 1 0 0 0 0 0 2 2 0  0  0  0 3 69 Specify the reset constraint type for uninitialized registers in Impl 59
7491 2
7492 2 123 27 fml_fcore_on_the_fly_status 1 0 0 0 0 0 0 0 0  0  0  0 3 38 Formal core on-the-fly on goal status. 59
7493 2
7494 2 124 20 seq_x_map_parameter1 1 0 0 0 0 0 1 1 0  0  0  0 1000 44 Algorithm parameter for SEQ X functional map 59
7495 2
7496 2 125 20 seq_x_map_parameter2 1 0 0 0 0 0 2 2 0  0  0  1 100 44 Algorithm parameter for SEQ X functional map 59
7497 2
7498 2 126 23 fml_bounded_resp_absmod 1 1 0 0 0 0 0 0 0  0  0  0 10000 76 Set the threshold for activating the repetition string bounded optimization. 59
7499 2
7500 2 127 18 fml_counter_absmod 1 1 0 0 0 0 40 40 0  0  0  0 10000 76 Set the threshold for activating the repetition string counter optimization. 59
7501 2
7502 2 128 17 fml_svac_encoding 1 1 0 0 0 0 0 0 0  0  0  0 1 120 Experimental: Choose internal automaton encoding, 0 chooses regular, 1 chooses next_owe encoding using invariant method. 59
7503 2
7504 2 129 32 fml_waveform_input_delay_percent 0 0 0 0 0 0 0 0 0  0  0  0 99 86 Delay input transitions in trace waveforms, as a percentage of the system clock period 59
7505 2
7506 2 130 21 fml_clock_reset_debug 1 0 0 0 0 0 0 0 0  0  0  0 3 53 Enable the debug message for clock/reset COI analysis 59
7507 2
7508 2 131 29 fml_property_extension_cycles 0 0 0 0 0 0 0 0 0  0  0  0 99 247 Extend property checking, N cycles for non-converged concurrent safety (non-liveness) properties. (Default 0, no extension). This will apply at the next check_fv for the scheduled properties. Cycles extended are based on the clock of the property. 59
7509 2
7510 2 132 27 fml_delay_property_checking 0 0 0 0 0 0 0 0 0  0  0  0 1000 84 Delay property checking for assertions and covers by the specified number of cycles. 59
7511 2
7512 2 133 25 fml_quiet_trace_max_depth 1 0 0 0 0 0 99 99 0  0  0  0 -1 122 Disable quiet trace for traces with a depth greater than specified. Depth is based on reference clock cycles (default 99). 59
7513 2
7514 2 134 16 fml_perf_monitor 1 1 0 0 0 0 0 0 0  0  0  0 2 92 Monitor specific process (e.g. trace generation) performance. 0 - off, 1 - stream, 2 - bmark 59
7515 2
7516 2 135 14 nldfgsim_debug 1 0 0 0 0 0 0 0 0  0  0  0 5 14 Debug NldfgSim 59
7517 2
7518 2 136 19 fml_cov_max_targets 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 121 The handle to control maximum threshold number of coverage targets. Default value of -1 implies that no threshold is set. 59
7519 2
7520 2 137 30 fml_cond_proven_status_on_enum 1 0 0 0 0 0 0 0 0  0  0  0 2 68 Internal attribute that mirrors fml_cond_proven_status_on as an enum 59
7521 2
7522 2 138 20 seq_sampling_percent 1 0 0 0 0 0 0 0 0  0  0  0 -1 70 Percentage of properties to be used for sampling (0 means no sampling) 59
7523 2
7524 2 139 12 fml_dump_dfg 1 0 0 0 0 0 0 0 0  0  0  0 2 45 Dump the dot files for those intermediate dfg 59
7525 2
7526 2 140 16 fml_bbox_verbose 0 0 0 0 0 0 0 0 0  0  0  0 2 31 Verbosity level for blackboxing 59
7527 2
7528 2 141 15 seq_ubh_percent 1 0 0 0 0 0 30 30 0  0  0  0 -1 63 Percentage of workers to be used for upfront bug hunting in SEQ 59
7529 2
7530 2 142 21 seq_ubh_num_internals 1 0 0 0 0 0 4 4 0  0  0  0 -1 68 Minimum number of inconclusive internal miters to trigger UBH in SEQ 59
7531 2
7532 2 143 14 seq_bh_timeout 1 0 0 0 0 0 7200 7200 0  0  0  0 -1 38 Timeout for bug hunting engines in SEQ 59
7533 2
7534 2 144 21 seq_sm_b_timeout_mult 1 0 0 0 0 0 2 2 0  0  0  0 -1 59 Timeout multiplier for b engines in SEQ Smart orchestration 59
7535 2
7536 2 145 24 seq_sm_sampling_strategy 1 0 0 0 0 0 1 1 0  0  0  1 256 45 Sampling strategy for SEQ Smart orchestration 59
7537 2
7538 2 146 22 fml_lpcc_max_alt_paths 0 0 0 0 0 0 0 0 0  0  0  0 10 89 Maximum number of alternative paths to consider for LPCC in case of malformed properties. 59
7539 2
7540 2 147 19 seq_bh_jobs_percent 1 0 0 0 0 0 2 2 0  0  0  0 -1 55 Percentage of workers to be used for bug hunting in SEQ 59
7541 2
7542 2 148 14 seq_bh_max_cex 1 0 0 0 0 0 20 20 0  0  0  0 -1 54 Maximum number of non-open CEXs for bug hunting in SEQ 59
7543 2
7544 2 149 22 seq_orc_engine_bitmask 1 0 0 0 0 0 0 0 0  0  0  0 -1 57 A bitmask to enable certain features of the orchestration 59
7545 2
7546 2 150 19 fml_lw_coi_oc_depth 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 79 Set the specified maximum bounded depth for deadcode check during COI analysis. 59
7547 2
7548 2 151 21 fml_grid_prefetch_pct 1 0 0 0 0 0 0 0 0  0  0  0 100 50 How much percentage of workers will be prefetched. 59
7549 2
7550 2 152 21 fml_grid_prefetch_pct 1 0 0 0 0 0 0 0 0  0  0  0 100 50 How much percentage of workers will be prefetched. 59
7551 2
7552 2 153 28 fml_grid_backup_prefetch_pct 1 0 0 0 0 0 0 0 0  0  0  0 100 69 How much percentage of workers will be prefetched in the backup grid. 59
7553 2
7554 2 154 15 fml_debug_level 1 0 0 0 0 0 0 0 0  0  0  0 2 45 Dump information into log file for dubugging. 59
7555 2
7556 2 155 13 fta_proven_lw 1 0 0 0 0 0 90 90 0  0  0  1 100 82 How much percentage of max time will be given to LW step for proven FPV properties 59
7557 2
7558 2 156 14 fta_inconcl_lw 1 0 0 0 0 0 10 10 0  0  0  1 100 88 How much percentage of max time will be given to LW step for inconclusive FPV properties 59
7559 2
7560 2 157 28 fml_report_fv_complexity_opt 1 0 0 0 0 0 0 0 0  0  0  0 4 28 Enables optimized traversal. 59
7561 2
7562 2 158 24 fml_auto_scale_task_goal 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 152 The handle to control maximum number of coverage targets per task when auto scale flow is enabled. Default value of -1 implies that no threshold is set. 59
7563 2
7564 2 159 33 fml_sva_assume_to_constants_level 0 0 0 0 0 0 0 0 0  0  0  0 2 376 Consider constant sva assumes as simple constants in the formal model for performance optimization 0 - Old Flow, no optimization - assumptions are handled as normal solver constraints 1 - Perform safety analysis - If all design activity is in the same edge, only then consider this optimization 2 - Bypass safety analysis, assume all constant assumes are intended as constants 59
7565 2
7566 2 160 15 fca_debug_level 1 1 0 0 0 0 0 0 0  0  0  0 5 114 Dump debug related information of Coverage handling on VCS side and the verbosity can be controlled through level. 59
7567 2
7568 2 161 15 fta_debug_level 1 1 0 0 0 0 0 0 0  0  0  0 5 88 Dump debug related information of FTA and the verbosity can be controlled through level. 59
7569 2
7570 2 162 19 signoff_debug_level 1 1 0 0 0 0 0 0 0  0  0  0 5 97 Dump debug related information of Signoff flow and the verbosity can be controlled through level. 59
7571 2
7572 2 163 25 fml_auto_scale_task_count 0 0 0 0 0 0 8 8 0  0  0  8 16 79 The handle to control number of parallel tasks when auto scale flow is enabled. 59
7573 2
7574 2 164 24 fml_auto_scale_line_task 1 0 0 0 0 0 1 1 0  0  0  1 16 112 The handle to control number of parallel tasks for running line coverage metric when auto scale flow is enabled. 59
7575 2
7576 2 165 24 fml_auto_scale_cond_task 1 0 0 0 0 0 1 1 0  0  0  1 16 112 The handle to control number of parallel tasks for running cond coverage metric when auto scale flow is enabled. 59
7577 2
7578 2 166 26 fml_auto_scale_branch_task 1 0 0 0 0 0 1 1 0  0  0  1 16 114 The handle to control number of parallel tasks for running branch coverage metric when auto scale flow is enabled. 59
7579 2
7580 2 167 23 fml_auto_scale_fsm_task 1 0 0 0 0 0 1 1 0  0  0  1 16 111 The handle to control number of parallel tasks for running fsm coverage metric when auto scale flow is enabled. 59
7581 2
7582 2 168 23 fml_auto_scale_tgl_task 1 0 0 0 0 0 1 1 0  0  0  1 16 111 The handle to control number of parallel tasks for running tgl coverage metric when auto scale flow is enabled. 59
7583 2
7584 2 169 22 fml_auto_scale_cg_task 1 0 0 0 0 0 1 1 0  0  0  1 16 110 The handle to control number of parallel tasks for running cg coverage metric when auto scale flow is enabled. 59
7585 2
7586 2 170 27 fml_session_memory_warn_pct 0 1 0 0 0 0 0 0 0  0  0  0 100 86 Warning threshold of memory usage percentage on local machine
Default is 0% (Inactive) 59
7587 2
7588 2 171 32 fusa_generate_progress_step_size 1 0 0 0 0 0 5 5 0  0  0  0 100 90 Print progress status of fusa_generate after hitting each specified percentage completion. 59
7589 2
7590 2 172 20 seq_grid_debug_level 1 0 0 0 0 0 0 0 0  0  0  0 2 39 Enabling grid debug information for SEQ 59
7591 2
7592 2 173 20 seq_sm_apxtbdgt_mult 1 0 0 0 0 0 1 1 0  0  0  1 128 64 The multiplier for approximate budget in SEQ Smart orchestration 59
7593 2
7594 2 174 16 seq_bh_use_ones8 1 0 0 0 0 0 0 0 0  0  0  0 3 32 Use ones8 in bug-hunting for SEQ 59
7595 2
7596 2 175 25 seq_bh_ones8_jobs_percent 1 0 0 0 0 0 5 5 0  0  0  0 -1 34 ones8 worker allocation percentage 59
7597 2
7598 2 176 16 fsv_bh_use_ones8 1 0 0 0 0 0 1 1 0  0  0  0 3 32 Use ones8 in bug-hunting for FSV 59
7599 2
7600 2 177 16 fxp_bh_use_ones8 1 0 0 0 0 0 1 1 0  0  0  0 3 32 Use ones8 in bug-hunting for FXP 59
7601 2
7602 2 178 24 seq_optimize_constraints 1 0 0 0 0 0 0 0 0  0  0  0 2 195 Optimize the constraints by propagation- 
0 - no optimization 
1 - only optimize immediate constraints
2 - immidification of clocked-constraints followed by optimization of immediate constraints. 59
7603 2
7604 2 179 19 seq_mg_dyn_interval 1 0 0 0 0 0 3600 3600 0  0  0  60 -1 121 Timestamp upper bound from launch of a multi-goal engine to monitor progress;
works in tandem with seq_mg_no_progress_to. 59
7605 2
7606 2 180 21 seq_mg_no_progress_to 1 0 0 0 0 0 -1 -1 0  0  0  10 -1 114 Timestamp window to start monitoring progress until seq_mg_dyn_interval;
works in tandem with seq_mg_dyn_interval. 59
7607 2
7608 2 181 18 seq_e1_helper_mode 1 0 0 0 0 0 1 1 0  0  0  0 3 29 E1 engine helper harvest mode 59
7609 2
7610 2 182 29 fusa_save_fdb_incr_percentage 1 1 0 0 0 0 0 0 0  0  0  0 100 90 Saves results incrementally in FDB when specified percentage of formal analysis completed. 59
7611 2
7612 2 183 25 fta_auto_scale_task_count 1 0 0 0 0 0 8 8 0  0  0  1 16 83 The handle to control number of parallel FTA tasks when auto scale flow is enabled. 59
7613 2
7614 2 184 24 fml_auto_scale_threshold 1 0 0 0 0 0 100 100 0  0  0  -1 -1 54 Set the threshold limit for lines dumped in hier file. 59
7615 2
7616 2 185 35 seq_guidance_max_abstract_registers 1 0 0 0 0 0 30 30 0  0  0  0 2147483647 81 Maximum number of registers that can be abstracted with the seq_guidance command. 59
7617 2
7618 2 186 26 seq_bot_multi_jobs_percent 1 0 0 0 0 0 20 20 0  0  0  0 100 61 Percentage of workers used for multigoal jobs in bottom proof 1760957895 0.00000000000000000e+00 0 0 0 0 0 4 34
7619 4 4 -1 -1 3 SEQ 0  1 0 0 -1 0 0 0 0 0 42
7620 4 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 44
7621
7622 0 0 0 0 0 0  1 0 0 0 0 0 0 0 0 0 0 0 0
7623 0 0 1 0 3 rst 49
7624 1 0 0 0 0 3 rst -1 0 1 0 1 0 1 1 1 0 3 rst 49 7624 0 0 1 0 3 rst 11 constant_26 0 0 0 0 0 1 0 0
7625 3 0 11 constant_26 43 traffic.chk.assume_continuous_waiting_first 42 traffic.chk.assume_continuous_waiting_main 0 0 0 0 0 0 0 0 0 0 0 34 .internal/formal/reset/reset.xml.0 44 .internal/formal/reset/reset_wave.xml.fsdb.0 4  rst 0  0  0  0 1 0 0 1 0 0 1 0 574 0 59
7626 0
7627 0 0 23 fml_allow_random_clocks 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 65 Controls whether or not random clocks are allowed (default true). 59
7628 0
7629 0 1 25 fv_allow_generated_clocks 0 1 0 0 0 0 -1 -1 0  0  0  -1 -1 119 Allow generated clocks to be treated as a primary clock in formal, otherwise the generated clock is ignored for formal. 59
7630 0
7631 0 2 27 fml_start_clocks_on_posedge 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 82 Controls the initial edge of clocks created without '-initial' or '-waveform' args 59
7632 0
7633 0 3 16 fml_cc_refclk_on 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 291 Enables reference clock in connectivity checks (default true). Different clock frequencies and polarities are not considered during structural checking and auto-bbox flow by default. User needs to turn off this optimization to consider different clock frequencies and polarities in the path. 59
7634 0
7635 0 4 16 fml_cc_seq_latch 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
7636 0
7637 0 5 16 fml_cc_bidir_opt 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
7638 0
7639 0 6 14 fml_cdc_formal 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
7640 0
7641 0 7 29 fml_enable_learn_for_all_apps 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
7642 0
7643 0 8 22 fml_cleanup_learn_data 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
7644 0
7645 0 9 22 fml_disable_lazy_trace 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
7646 0
7647 0 10 20 fml_cache_word_trace 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
7648 0
7649 0 11 26 fml_lpcc_latch_ignore_race 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 100 By default, handle race condition, when isolation is turning ON and source is toggling at same time. 59
7650 0
7651 0 12 40 fml_lpcc_latch_ignore_iso_without_enable 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 105 To handle cases where the clamp is already live when the enable conditions of the connection become true. 59
7652 0
7653 0 13 25 fml_allow_reverse_cc_path 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 103 When true, allows reverse structural check, i.e., checks whether path exists from destination to source 59
7654 0
7655 0 14 22 fml_cc_verify_rst_path 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 31 Enable reset path verification. 59
7656 0
7657 0 15 30 fml_convert_functional_cc_path 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
7658 0
7659 0 16 19 verify_generated_cc 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
7660 0
7661 0 17 26 fml_use_multiple_path_flow 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 88 Use the list_path multi path flow even when the maximum number of paths is provided as 1 59
7662 0
7663 0 18 15 use_generate_cc 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
7664 0
7665 0 19 24 generate_cc_enable_debug 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 38 Enable debug for generate_cc commands. 59
7666 0
7667 0 20 25 fml_cc_process_single_cmd 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 107 Process single generate_cc command at a time even if multiple commands are present before generate_cc -run. 59
7668 0
7669 0 21 34 fml_cc_instance_src_out_to_dest_in 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 102 Extract connections only between output pins of source instance to input pins of destination instance. 59
7670 0
7671 0 22 21 enable_gen_cc_latency 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
7672 0
7673 0 23 32 fml_enable_cc_extraction_latency 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 56 Enables generate_cc connectivity extraction with latency 59
7674 0
7675 0 24 26 fml_cc_enable_common_nldfg 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 90 Temporary fml var - Enables flow with common nldfg layer, not connectivity specific nldfg. 59
7676 0
7677 0 25 30 fml_cc_enable_csv_based_naming 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 156 Supports addition of connections having duplicate names across csv files. Updates connection name to '<csv_filename>__<connection_name>' for identification. 59
7678 0
7679 0 26 18 fml_clk_opt_search 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 73 Temporary fml var - Optimise clk search. Use clk nets instead of names.   59
7680 0
7681 0 27 25 fml_cc_include_sva_script 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
7682 0
7683 0 28 19 fml_cc_overabstract 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 165 Causes CC checkes to perform to use an over-abstracted model. Default is off
Overabstraction only preserves a connected result. An unconnected result may be spurious 59
7684 0
7685 0 29 22 fml_cc_composite_trace 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 242 By default composite trace for connectivity results is off in the CC app tasks.
Setting this variable to true will allow composite trace to be enabled,
but may impact build and trace generation performance for large designs. Default is false. 59
7686 0
7687 0 30 21 fml_cc_witness_gen_on 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 50 Enable witness trace generation for CC properties. 59
7688 0
7689 0 31 21 fml_cc_vacuity_gen_on 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 58 Enable instrumentation of vacuity goals for CC properties. 59
7690 0
7691 0 32 29 fml_cc_structural_prop_verify 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 127 Enable structural verification - For properties that can be verified by structural engine, they need not go in functional phase 59
7692 0
7693 0 33 27 fml_cc_extraction_del_fpdir 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 65 Delete current fpID directory when generate_cc -run is performed. 59
7694 0
7695 0 34 18 cc_ignore_lpa_type 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 67 Ignore lpa_type for all the functional add_cc and load_cc commands. 59
7696 0
7697 0 35 19 cc_extraction_rerun 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 48 Rerun cc extraction with higher structural limit 59
7698 0
7699 0 36 28 cc_extraction_mux_sel_to_out 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 49 Extract connections from mux select to mux output 59
7700 0
7701 0 37 15 cc_reduce_reset 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 109 When enabled, if only combinational connections are present in the setup, create reduced reset.xml for CC App 59
7702 0
7703 0 38 26 fml_conflict_debug_minimal 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 63 Report small (close to minimal) set of conflicting constraints. 59
7704 0
7705 0 39 24 fml_conflict_debug_reset 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 93 Report list of register names  whose reset state which contribute to conflicting constraints. 59
7706 0
7707 0 40 25 fml_deadend_debug_minimal 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 63 Report small (close to minimal) of constraints causing deadend. 59
7708 0
7709 0 41 23 fml_deadend_debug_reset 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 64 Report list of register names  which participate in the deadend. 59
7710 0
7711 0 42 15 fml_icm_explore 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 16 Enable ICM flow. 59
7712 0
7713 0 43 19 fml_bounds_guidance 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 28 Enable bounds guidance flow. 59
7714 0
7715 0 44 28 fml_dfgbuild_cleanup_onerror 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 51 Remove dfg files if dfg build fails (default true). 59
7716 0
7717 0 45 26 fml_dfgbuild_disable_reuse 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 60 Disable reusing the dfg from the previous vp (old behavior). 59
7718 0
7719 0 46 29 fml_dfgbuild_phaseabstraction 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 37 Enable phase abstraction in dfgbuild. 59
7720 0
7721 0 47 25 fml_dfgbuild_use_symlinks 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 75 Use symbolic links rather than copying dfg files for reuse (default false). 59
7722 0
7723 0 48 26 fml_enable_vhdl_bus_checks 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 30 Enables bus check AEP for VHDL 59
7724 0
7725 0 49 17 fml_cov_fast_mode 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 28 Enables FAST mode in VC-FCA. 59
7726 0
7727 0 50 23 fml_enable_assume_proof 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 49 Enables proofs as assumption for subsequent flow. 59
7728 0
7729 0 51 29 fml_cov_ignore_undriven_goals 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 32 Ignores undriven coverage goals. 59
7730 0
7731 0 52 28 fml_cov_underline_cond_exprs 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 74 Underlines the actual condition in the condition coverage goal expression. 59
7732 0
7733 0 53 27 fml_cov_llk_coverage_enable 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 39 When false runs livelock/deadlock only. 59
7734 0
7735 0 54 23 fml_cov_llk_on_register 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 51 When true, it runs only on registers, not on wires. 59
7736 0
7737 0 55 24 fml_enable_verbose_depth 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 51 Enables verbose bounded proof reporting at runtime. 59
7738 0
7739 0 56 15 fml_defer_trace 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 47 Defers trace conversion until CEX is requested. 59
7740 0
7741 0 57 14 fml_falsify_on 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 77 The next call to check_fv will generate (or not) falsifications of assertions 59
7742 0
7743 0 58 14 fml_formal_log 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
7744 0
7745 0 59 23 fml_incremental_summary 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 68 Internal variable to switch between regular and incremental summary. 59
7746 0
7747 0 60 25 fml_incr_expanded_summary 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 72 Internal variable to allow for an expanded incremental summary (global). 59
7748 0
7749 0 61 12 fml_no_trace 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 27 Turns off trace generation. 59
7750 0
7751 0 62 21 fml_trace_compression 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 15 Compress trace. 59
7752 0
7753 0 63 22 fml_seqaig_compression 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 16 Compress seqAig. 59
7754 0
7755 0 64 20 fml_show_worker_stat 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 55 When true, show worker statistics as and when required. 59
7756 0
7757 0 65 17 fml_show_job_stat 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 39 When true, show running job statistics. 59
7758 0
7759 0 66 18 fml_save_load_stat 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 70 When true, save load stats for host whenever there is a worker update. 59
7760 0
7761 0 67 18 fml_show_orch_stat 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 39 When true, show orchestration messages. 59
7762 0
7763 0 68 19 fml_show_orch_level 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 34 Show orchestration level messages. 59
7764 0
7765 0 69 27 fml_enable_perf_diag_alerts 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 46 When true, show performance diagnostic alerts. 59
7766 0
7767 0 70 16 fml_run_rma_only 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 103 Execute rma (rf1,rp1,replay orchestration) only 2nd run on-wards. Normal orchestration will not be run. 59
7768 0
7769 0 71 12 fml_rma_auto 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 81 Some settings will be automatically configured from Tanglewood e.g. extended mode 59
7770 0
7771 0 72 12 fml_rma_done 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 42 When true, print message when RMA is done. 59
7772 0
7773 0 73 15 fml_is_rma_done 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 79 Check whether RMA run is completed or not. When true, completed; otherwise not. 59
7774 0
7775 0 74 18 fml_dac_structural 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 42  Only perform structural isomorphism check 59
7776 0
7777 0 75 26 fml_dac_lockstep_traversal 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 59  Use lock step traversal for isomorphism or multi-traversal 59
7778 0
7779 0 76 22 fml_rma_denali_phase_2 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 31  Enable Denali Phase 2 analysis 59
7780 0
7781 0 77 15 fml_debug_twmgr 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 31 Print TanglewoodMgr debug logs. 59
7782 0
7783 0 78 22 fml_protect_trace_data 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 69 Do not over-write Verification Problem directory if trace data valid. 59
7784 0
7785 0 79 15 fml_quiet_trace 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 93 Generated counter-examples will do extra analysis to minimize unneeded transitions on inputs. 59
7786 0
7787 0 80 28 fml_reset_post_save_checking 0 1 0 0 0 0 -1 -1 0  0  0  -1 -1 92 Enable checking of commands that may impact the initial state if issued post sim_save_reset. 59
7788 0
7789 0 81 24 fml_reset_property_check 0 1 0 0 0 0 -1 -1 0  0  0  -1 -1 171 Enables property checking during reset state generation (sim_run).
Checks properties in the default COV, FPV, and AEP apps.
The value is applied globally across all tasks. 59
7790 0
7791 0 82 22 fml_reset_check_toggle 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 73 Enables property checking during reset on toggle goals. Default is false. 59
7792 0
7793 0 83 27 fml_reset_check_active_task 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 61 Only check goals in the active task for reset property check. 59
7794 0
7795 0 84 25 fml_reset_auto_generation 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 55 Allow auto generation of the initial state at check_fv. 59
7796 0
7797 0 85 31 fml_reset_check_funky_operators 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 66 Allow checking of funky operators at the initial state at sim_run. 59
7798 0
7799 0 86 25 fml_reset_check_huge_nets 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 60 Allow checking of huge nets at the initial state at sim_run. 59
7800 0
7801 0 87 33 fml_reset_read_fsdb_use_slow_find 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 60 Enables findAllNets flow in the sim_set_state -fsdb command. 59
7802 0
7803 0 88 40 fml_reset_read_fsdb_skip_mda_value_check 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 151 Enables skipping of finding the value for rest of mda indexes if value is not found for the first index in the fsdb in the sim_set_state -fsdb command. 59
7804 0
7805 0 89 21 fml_reset_find_driver 0 1 0 0 0 0 -1 -1 0  0  0  -1 -1 74 On create_reset replace the specified net with its (undriven) driving net. 59
7806 0
7807 0 90 43 fml_reset_treat_genblock_separate_hierarchy 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 48 Treats the generate block as separate hierarchy. 59
7808 0
7809 0 91 14 fml_vacuity_on 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 44 Enables vacuity checking for SVA assertions. -1 59
7810 0
7811 0 93 23 fml_unique_enable_check 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 69 Optimisation to create goals for only unique enable expressions in CC 59
7812 0
7813 0 94 20 fml_weak_inout_drive 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 65 Controls whether or not inouts are driven weakly in formal model. 59
7814 0
7815 0 95 14 fml_witness_on 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 52 Enables witness trace generation for SVA assertions. 59
7816 0
7817 0 96 18 fml_rma_ext16_bist 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 61 Compare the status of the properties in the base and RMA run. 59
7818 0
7819 0 97 15 fml_rma_default 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 88 Enable rma by default for FPV and FRV app if ultra license or elite license is provided. 59
7820 0
7821 0 98 30 fml_caching_start_from_scratch 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 65 Wipe out what has been recorded then start learning from scratch. 59
7822 0
7823 0 99 22 fml_caching_reuse_only 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 73 Enable check_fv to re-use the cached results retrieved from cache server. 59
7824 0
7825 0 100 21 fml_caching_save_only 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 50 Enable check_fv to accumulate old and new helpers. 59
7826 0
7827 0 101 21 fml_caching_save_only 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 53 Enable check_fv to store the results to cache server. 59
7828 0
7829 0 102 21 fml_caching_save_prov 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 60 Enable check_fv to store the proven results to cache server. 59
7830 0
7831 0 103 21 fml_caching_save_fals 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 63 Enable check_fv to store the falsified results to cache server. 59
7832 0
7833 0 104 23 fml_caching_ml_platform 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 41 Enable caching to use ML platform servers 59
7834 0
7835 0 105 14 fml_caching_s3 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 45 Enable caching to use any external S3 service 59
7836 0
7837 0 106 25 fml_caching_dir_overwrite 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 53 Enable overwriting of specified dir during learn mode 59
7838 0
7839 0 107 22 fml_caching_task_aware 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 41 Enable caching to use ML platform servers 59
7840 0
7841 0 108 24 fml_effort_switch_enable 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 40 Enable effort switching in orchestration 59
7842 0
7843 0 109 16 seq_map_counters 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 93 Map abstract counters across spec and impl to behave consistently with respect to each other. 59
7844 0
7845 0 110 16 seq_use_regequal 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 33 Use register mappings in backend. 59
7846 0
7847 0 111 18 seq_use_regclasses 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 57 Use advanced mappings instead of only registers mappings. 59
7848 0
7849 0 112 23 seq_use_new_prefix_flow 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 49 Use new prefix searching flow in seqmap/sequnmap. 59
7850 0
7851 0 113 27 seq_split_struct_array_port 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 62 Split struct or array of struct port into individual elements. 59
7852 0
7853 0 114 30 seq_split_multi_dim_array_port 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 108 Split higher dimensions of multi-dimensional primary output or blackbox input port into individual elements. 59
7854 0
7855 0 115 26 seq_split_struct_array_reg 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 66 Split struct or array of struct register into individual elements. 59
7856 0
7857 0 116 29 seq_split_multi_dim_array_reg 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 90 Split higher dimensions of multi-dimensional non struct register into individual elements. 59
7858 0
7859 0 117 23 seq_add_unloaded_assert 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 69 Create assertions on unloaded nets in the default 'map_by_name' flow. 59
7860 0
7861 0 118 22 seq_use_prop_sig_cache 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 127 Enable caching of both valid and invalid signals during property creation in the map_by_name/seq_assert/seq_assume flow in SEQ. 59
7862 0
7863 0 119 27 fv_use_valid_prop_sig_cache 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 72 Enable caching of valid signals looked up during property creation flow. 59
7864 0
7865 0 120 29 fv_use_invalid_prop_sig_cache 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 74 Enable caching of invalid signals looked up during property creation flow. 59
7866 0
7867 0 121 22 fv_infer_syn_read_port 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 91 Enable inferring of synchronous read port on memory inferred by compile memory abstraction. 59
7868 0
7869 0 122 17 seq_compress_logs 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 25 Compress all backend logs 59
7870 0
7871 0 123 24 seq_disable_grid_monitor 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 36 Disable the grid monitoring feature. 59
7872 0
7873 0 124 20 fml_disable_cc_check 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 41 Disable the conflicting constraint check. 59
7874 0
7875 0 125 23 fv_enable_reduced_reset 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 30 Enable creating reduced reset. 59
7876 0
7877 0 126 19 seq_use_interactive 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 59 Use specialized interactive engines for better performance. 59
7878 0
7879 0 127 17 seq_bh_all_proofs 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 31 Use bug hunting for all proofs. 59
7880 0
7881 0 128 23 seq_exclude_patch_trace 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 41 Do not use patched trace for bug hunting. 59
7882 0
7883 0 129 15 seq_use_dynamic 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 51 Use specialized dynamic orc for better performance. 59
7884 0
7885 0 130 20 fml_verbose_grid_log 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 72 Reduces verbosity of grid logs to save disk utilization during check_fv. 59
7886 0
7887 0 131 21 fml_compress_grid_log 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 72 Reduces verbosity of grid logs to save disk utilization during check_fv. 59
7888 0
7889 0 132 23 seq_orch_prune_failures 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 15 Prune failures. 59
7890 0
7891 0 133 14 seq_map_uninit 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
7892 0
7893 0 134 30 seq_run_engines_with_decompose 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
7894 0
7895 0 135 19 seq_map_uninit_curr 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
7896 0
7897 0 136 15 seq_prop_resets 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
7898 0
7899 0 137 16 seq_prop_latches 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
7900 0
7901 0 138 17 seq_use_fullnames 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 52 Use full names instead of internal names for signals 59
7902 0
7903 0 139 18 seq_hide_encrypted 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 43 hide constraints on encypted design objects 59
7904 0
7905 0 140 27 seq_aware_complexity_report 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 44 To enable the cache for SEQ aware complexity 59
7906 0
7907 0 141 20 seq_map_by_name_done 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 58 The flag will be set to true once map_by_name retruns true 59
7908 0
7909 0 142 21 seq_dump_internal_cex 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 47 Dump counter examples for internal equivalences 59
7910 0
7911 0 143 20 seq_no_debug_logfile 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 38 Do not dump debug log file for backend 59
7912 0
7913 0 144 17 seq_send_job_msgs 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 25 Send jobs update messages 59
7914 0
7915 0 145 17 seq_reuse_helpers 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 55 Reuse helpers between different iterations of decompose 59
7916 0
7917 0 146 31 seq_decompose_rewrite_waterfall 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 40 Use waterfall flow for decompose rewrite 59
7918 0
7919 0 147 20 seq_use_fast_rewrite 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 25 Use fast rewrites for SEQ 59
7920 0
7921 0 148 21 seq_use_decompose_sim 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 45 Use simulation while creating decompose model 59
7922 0
7923 0 149 31 seq_use_decompose_partial_words 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 42 Use partial word rewrites during decompose 59
7924 0
7925 0 150 25 seq_use_decompose_explore 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 41 Explore more during decompose to find CEX 59
7926 0
7927 0 151 15 seq_use_new_orc 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 37 Use next generation SEQ orchestration 59
7928 0
7929 0 152 19 seq_use_abstraction 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 36 Use abstraction in SEQ orchestration 59
7930 0
7931 0 153 23 seq_use_mem_abstraction 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 43 Use memory abstraction in SEQ orchestration 59
7932 0
7933 0 154 24 seq_use_mult_abstraction 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 47 Use multiplier abstraction in SEQ orchestration 59
7934 0
7935 0 155 23 seq_use_add_abstraction 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 42 Use adder abstraction in SEQ orchestration 59
7936 0
7937 0 156 23 seq_use_sub_abstraction 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 47 Use subtractor abstraction in SEQ orchestration 59
7938 0
7939 0 157 23 seq_use_div_abstraction 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 44 Use divider abstraction in SEQ orchestration 59
7940 0
7941 0 158 23 seq_use_mod_abstraction 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 44 Use modulus abstraction in SEQ orchestration 59
7942 0
7943 0 159 27 seq_use_counter_abstraction 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 44 Use counter abstraction in SEQ orchestration 59
7944 0
7945 0 160 20 seq_use_dfg_rewrites 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 37 Use DFG rewrites in SEQ orchestration 59
7946 0
7947 0 161 21 seq_use_semantic_absr 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 59 Use semantic refinement of abstraction in SEQ orchestration 59
7948 0
7949 0 162 19 seq_use_abs_filters 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 60 Use pre-defined filters for abstraction in SEQ orchestration 59
7950 0
7951 0 163 22 seq_use_dp_abs_filters 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 69 Use pre-defined filters for datapath abstraction in SEQ orchestration 59
7952 0
7953 0 164 13 seq_use_order 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 45 Use specialized ordering in SEQ orchestration 59
7954 0
7955 0 165 20 seq_use_sanity_check 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 37 Use sanity check in SEQ orchestration 59
7956 0
7957 0 166 28 seq_use_bg_for_critical_jobs 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 33 Use backup grid for critical jobs 59
7958 0
7959 0 167 21 seq_sanitize_grid_opt 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 31 Sanitize the grid option string 59
7960 0
7961 0 168 17 seq_assume_proven 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 28 Use proven goals for helpers 59
7962 0
7963 0 169 16 seq_reduce_goals 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 29 Reduce goals for optimization 59
7964 0
7965 0 170 16 seq_bh_gen_trace 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 43 Generate CEX traces for bughunting actively 59
7966 0
7967 0 171 23 seq_reduce_equivalences 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 30 Remove constraint equivalences 59
7968 0
7969 0 172 19 seq_global_chain_db 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 35 Dump global database for bughunting 59
7970 0
7971 0 173 21 seq_enable_coi_status 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 65 Enable the coi_status and coi_depth attributes for SEQ assertions 59
7972 0
7973 0 174 18 fsv_use_structural 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 29 Use structural checks for fsv 59
7974 0
7975 0 175 17 fsv_use_casesplit 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 32 Use case split technique for fsv 59
7976 0
7977 0 176 27 fsv_use_nox_reset_reduction 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 31 Use nox reset reduction for fsv 59
7978 0
7979 0 177 20 fsv_use_fast_rewrite 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 25 Use fast rewrites for FSV 59
7980 0
7981 0 178 19 fsv_composite_trace 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 35 Dispaly composite cex trace for FSV 59
7982 0
7983 0 179 27 fsv_stopat_const_clkrst_coi 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 110 Stop at the signals in the clock and reset COI analysis provided the signals are constants in the formal model 59
7984 0
7985 0 180 30 fsv_disable_mark_in_clkrst_coi 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 65 Disable the MARK properties if the signals are in clock/reset COI 59
7986 0
7987 0 181 25 fsv_disable_mark_if_const 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 55 Disable the MARK properties if the signals are constant 59
7988 0
7989 0 182 17 fsv_use_dual_mode 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 36 Use the dual mode for security check 59
7990 0
7991 0 183 26 fsv_compute_rootcause_auto 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 59 Compute the rootcause of falsified properties automatically 59
7992 0
7993 0 184 28 fusa_use_nox_reset_reduction 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 32 Use nox reset reduction for fuSa 59
7994 0
7995 0 185 21 fusa_use_one_nox_prop 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 67 Use only one NOX_RESET property for all registers. (Internal Only). 59
7996 0
7997 0 186 23 fusa_structural_obs_det 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 61 Do COI analysis w.r.t. both observation and detection points. 59
7998 0
7999 0 187 34 fusa_disable_new_external_statuses 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 67 Do not use the newly introduced external statuses and status names. 59
8000 0
8001 0 188 33 fusa_disable_new_inconcl_statuses 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 71 Do not use the newly introduced inconclusive statuses and status names. 59
8002 0
8003 0 189 22 fusa_enable_collapsing 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 26 Enables collapsing in FuSa 59
8004 0
8005 0 190 19 fusa_use_structural 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 30 Use structural checks for FuSa 59
8006 0
8007 0 191 22 fusa_control_gen_trace 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 45 Generate trace for FuSa controllability check 59
8008 0
8009 0 192 18 fusa_use_casesplit 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 33 Use case split technique for FuSa 59
8010 0
8011 0 193 21 fusa_skip_fault_prune 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 51 Enables skipping of fault pruning in fault compiler 59
8012 0
8013 0 194 25 fusa_ignore_clk_rst_fault 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 47 Ignores fault on clock and reset signal in FuSa 59
8014 0
8015 0 195 16 fusa_use_new_orc 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 38 Use next generation FuSa orchestration 59
8016 0
8017 0 196 21 fusa_use_fast_rewrite 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 26 Use fast rewrites for FuSa 59
8018 0
8019 0 197 27 fusa_enable_composite_trace 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 59 Enables composite trace (prefixed with reset trace) in FuSa 59
8020 0
8021 0 198 25 fusa_prepend_worklib_name 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 98 Prepend work library to faults and observation/detection points when top design is from a library. 59
8022 0
8023 0 199 32 fusa_constraints_using_fv_assume 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 75 Add constraints in FDB using fvassume instead of set_constant in VC-Formal. 59
8024 0
8025 0 200 27 fusa_enable_fdb_constraints 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 36 Enable ZOIX constraints in VCF-FuSa. 59
8026 0
8027 0 201 22 seq_check_simple_proof 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 54 Use specialized engine to check if the proof is simple 59
8028 0
8029 0 202 25 fml_use_phoenix_e_engines 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 36 Use Phoenix technology for e engines 59
8030 0
8031 0 203 25 fml_use_phoenix_b_engines 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 36 Use Phoenix technology for b engines 59
8032 0
8033 0 204 20 seq_update_save_info 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
8034 0
8035 0 205 25 seq_memory_efficient_flow 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
8036 0
8037 0 206 31 seq_map_ignore_undriven_nonload 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
8038 0
8039 0 207 33 seq_ignore_undriven_internal_port 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
8040 0
8041 0 208 24 seq_map_extended_mapping 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
8042 0
8043 0 209 20 seq_map_instrumented 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 31 Maps instrumented SVA registers 59
8044 0
8045 0 210 30 seq_enable_regequal_refinement 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
8046 0
8047 0 211 20 fml_auto_cleanup_run 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 51 Clean up run after it finishes. Improves disk usage 59
8048 0
8049 0 212 19 fml_cleanup_on_exit 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 88 Cleans up files (those are not needed in next runs) when tool exits. Improves disk usage 59
8050 0
8051 0 213 26 fml_multi_automata_support 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 46 Enables multi-automata support (default true). 59
8052 0
8053 0 214 28 fml_allow_initial_properties 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 37 Allow initial block property support. 59
8054 0
8055 0 215 26 fml_script_vacuity_support 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 63 Enable vacuity generation for script properties (default true). 59
8056 0
8057 0 216 26 fml_display_sva_expression 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 33 Display sva expression in report. 59
8058 0
8059 0 217 29 fml_init_sample_function_regs 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 41 Initialize sample function register to 0. 59
8060 0
8061 0 218 26 fml_write_sva_multi_module 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
8062 0
8063 0 219 23 fml_write_sva_bind_each 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
8064 0
8065 0 220 23 fv_write_sva_user_logic 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 98 Write the logic asociated with user create logic using fvassign/fvlatch/fvregister (default true). 59
8066 0
8067 0 221 15 fml_cc_autobbox 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 200 Enable Fully automatic blackboxing flow (default true). Constraints (fvassume) may be or may not be considered in this flow. If user needs to consider all the constraints, please switch off this flow. 59
8068 0
8069 0 222 20 fml_cc_autobbox_func 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 247 Enable Fully automatic blackboxing flow (default false) without structural checking (only functional). Constraints (fvassume) may be or may not be considered in this flow. If user needs to consider all the constraints, please switch off this flow. 59
8070 0
8071 0 223 22 fml_cc_check_ctrl_path 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 47 Checks full reset and clk logic in control path 59
8072 0
8073 0 224 20 fml_cc_stop_at_latch 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 28 Stop at latch based on depth 59
8074 0
8075 0 225 22 fml_cc_model_reduction 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
8076 0
8077 0 226 25 fml_cc_model_reduction_bb 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
8078 0
8079 0 227 26 fml_cc_model_reduction_opt 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
8080 0
8081 0 228 31 fml_cc_model_reduction_optimise 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 27 Optimise CC model reduction 59
8082 0
8083 0 229 16 fml_orc_blocking 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
8084 0
8085 0 230 20 fml_auto_abstraction 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 70 Enable automatic abstraction for design (set prior to loading design). 59
8086 0
8087 0 231 25 fml_override_abstractions 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
8088 0
8089 0 232 31 fml_cov_enable_unconst_analysis 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 67 Enables identifying unreachables even under unconstrained analysis. 59
8090 0
8091 0 233 27 fml_use_vhdl_generate_style 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
8092 0
8093 0 234 22 fml_enable_fsm_support 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
8094 0
8095 0 235 27 fml_cov_tgl_undriven_as_unr 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 129 Used to classify undriven toggle signals as uncoverable.
By default, undriven toggle signals are reported as covered by the tool. 59
8096 0
8097 0 236 27 fml_cov_tgl_x_driven_as_unr 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 129 Used to classify X driven toggle signals as uncoverable.
By default, X driven toggle signals are reported as covered by the tool. 59
8098 0
8099 0 237 19 fml_fta_read_waiver 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 29 Enables reading waiver in FTA 59
8100 0
8101 0 238 20 fml_fta_heavy_effort 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
8102 0
8103 0 239 13 fml_fta_debug 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 18 Enable debug mode. 59
8104 0
8105 0 240 19 fml_fta_lw_new_fpid 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 64 Forcefully create new fpId directory for FTA light-weight stage. 59
8106 0
8107 0 241 15 fml_fta_use_inv 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 35 Use invariant in heavy weight step. 59
8108 0
8109 0 242 15 fml_fast_sanity 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 46 To enable faster sanity processing step of FTA 59
8110 0
8111 0 243 35 fml_overconstraint_bounded_analysis 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
8112 0
8113 0 244 35 fml_cov_line_cont_assign_as_covered 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
8114 0
8115 0 245 21 fml_svac_script_debug 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
8116 0
8117 0 246 17 fml_navigator_xml 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
8118 0
8119 0 247 26 fml_navigator_check_status 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 42 New check status for testing gui interface 59
8120 0
8121 0 248 29 fml_navigator_parallel_checks 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 32 Allow parallel navigator checks. 59
8122 0
8123 0 249 29 fml_navigator_allow_auto_save 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 64 Allow auto checkpointing while in the navigator. Off by default. 59
8124 0
8125 0 250 30 fml_navigator_conflict_warning 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 104 Print constraint conflicts warning for extending properties or different input scenarios (default true). 59
8126 0
8127 0 251 24 fml_navigator_allow_save 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 90 Hidden variable to allow support of save session while in a navigator task (default true). 59
8128 0
8129 0 252 26 fml_navigator_allow_fvtask 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 99 Hidden variable to allow support of switching to/from navigator tasks using fvtask (default false). 59
8130 0
8131 0 253 23 fml_promote_reset_goals 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 43 Promote reset goals when creating new task. 59
8132 0
8133 0 254 28 fml_perform_fault_activation 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
8134 0
8135 0 255 29 fml_perform_fault_propagation 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
8136 0
8137 0 256 17 fml_fta_enable_pa 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
8138 0
8139 0 257 17 fml_fta_enable_om 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
8140 0
8141 0 258 23 fml_enable_resume_depth 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
8142 0
8143 0 259 17 fml_enable_resume 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 75 Allow checking to resume from where the prior check stopped, when possible. 59
8144 0
8145 0 260 22 fml_fpv_enable_gui_cov 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
8146 0
8147 0 261 35 fml_cov_skip_support_set_extraction 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
8148 0
8149 0 262 21 dashboard_auto_submit 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 39 Automatically submit data to Dashboard. 59
8150 0
8151 0 263 23 fml_broadcast_task_data 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 69 Broadcast task and app data for checking commands on finish (hidden). 59
8152 0
8153 0 264 32 fml_switch_composite_merge_order 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 83 For composite traces, treat the formal fsdb as master and merge reset fsdb into it. 59
8154 0
8155 0 265 27 fml_inject_input_port_fault 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 41 Enable injection of faults at input port. 59
8156 0
8157 0 266 27 fml_inject_stuck_at_x_fault 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 36 Enable injection of StuckAtX faults. 59
8158 0
8159 0 267 28 fml_inject_synch_reset_fault 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 55 Enable injection of faults at synchronous reset blocks. 59
8160 0
8161 0 268 28 fml_add_sync_reset_attribute 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 92 Add simon attribute on synchronous reset signals. Must be specified prior to design compile. 59
8162 0
8163 0 269 25 fml_enable_initial_blocks 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 102 Enable support of initial blocks in rtl compile for formal. Must be specified prior to design compile. 59
8164 0
8165 0 270 18 fml_enable_ndmerge 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 79 Enable support of ndmerge in formal. Must be specified prior to design compile. 59
8166 0
8167 0 271 29 fml_enable_noskipsimmemmodels 0 1 0 0 1 1 -1 -1 0  0  0  -1 -1 109 Enable support of simon option -noSkipSimMemModels in formal. Must be specified prior to read_file/elaborate. 59
8168 0
8169 0 272 30 fml_enable_contfeedbacktolatch 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 94 Enable simon option -contFeedBackToLatch in formal. Must be specified prior to design compile. 59
8170 0
8171 0 273 25 fca_enable_feedback_latch 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 111 Enable simon option -contFeedBackToLatch in formal for coverage app. Must be specified prior to design compile. 59
8172 0
8173 0 274 19 fml_track_loc_reset 0 1 0 0 0 0 -1 -1 0  0  0  -1 -1 40 Track source locations for reset blocks. 59
8174 0
8175 0 275 24 fml_track_loc_reset_cond 0 1 0 0 0 0 -1 -1 0  0  0  -1 -1 44 Track source locations for reset conditions. 59
8176 0
8177 0 276 26 fml_track_loc_const_select 0 1 0 0 0 0 -1 -1 0  0  0  -1 -1 44 Track source locations for constant selects. 59
8178 0
8179 0 277 33 fml_import_fvdisable_covmode_task 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 63 Enables importing disabled coverage goals from parent COV task. 59
8180 0
8181 0 278 22 fml_frv_enable_appmode 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 38 Enables FRV app mode. Default is true. 59
8182 0
8183 0 279 22 fml_adaptive_licensing 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 60 Use adaptive licensing scheme (possible performance impact). 59
8184 0
8185 0 280 25 fml_cc_exact_struct_check 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 79 Enable structural check between src-dest based on exact path delay value/range. 59
8186 0
8187 0 281 23 fml_cc_struct_check_opt 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 154 Enable optimised structural checkDon't do word-level structural verification for same src-dest againDon't do structural verification for iso type lpccprop 59
8188 0
8189 0 282 23 fml_qual_fault_in_fcore 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 48 Enables FTA analysis only inside the formal core 59
8190 0
8191 0 283 19 fml_fta_high_effort 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
8192 0
8193 0 284 21 fml_fta_incr_run_mode 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
8194 0
8195 0 285 20 fml_fta_light_to_seq 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
8196 0
8197 0 286 26 fml_formal_core_on_the_fly 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 73 Enable formal core generation during check_fv for a subset of properties. 59
8198 0
8199 0 287 29 fml_formal_core_otf_all_goals 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 56 Enable formal core generation all goals or only asserts. 59
8200 0
8201 0 288 27 fml_formal_core_incremental 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 52 Enable incremental (bounded) formal core generation. 59
8202 0
8203 0 289 24 fml_formal_core_liveness 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 53 Enable formal core generation on liveness properties. 59
8204 0
8205 0 290 35 fml_formal_core_reduced_constraints 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 70 Enables reduced constraints computation during formal core generation. 59
8206 0
8207 0 291 26 formal_core_cov_functional 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 43 Enable new coverage flow from formal core.  59
8208 0
8209 0 292 16 fml_core_cov_unr 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 72 Show new coverage flow(functional analysis) from formal core as default. 59
8210 0
8211 0 293 22 fml_enable_fsv_appmode 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 38 Enables FSV app mode. Default is true. 59
8212 0
8213 0 294 10 fusa_debug 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 23 show FuSa debug output. 59
8214 0
8215 0 295 21 fusa_no_debug_logfile 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 38 Do not dump debug log file for backend 59
8216 0
8217 0 296 22 fml_enable_fxp_appmode 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 38 Enables FXP app mode. Default is true. 59
8218 0
8219 0 297 23 fml_enable_fusa_appmode 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 40 Enables FUSA app mode. Default is false. 59
8220 0
8221 0 298 28 fml_analyze_propagation_path 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 60 Enables the propagation path analysis for FSV and FXPs' cex. 59
8222 0
8223 0 299 22 fml_enable_dpv_appmode 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 39 Enables DPV app mode. Default is false. 59
8224 0
8225 0 300 21 fml_nox_reset_visible 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 94 Allow the NOX_RESET type properties to show in the reports. Default is false. (Internal Only). 59
8226 0
8227 0 301 20 fml_use_one_nox_prop 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 67 Use only one NOX_RESET property for all registers. (Internal Only). 59
8228 0
8229 0 302 23 fml_fxp_generate_called 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 92 A flag showing whether fxp_generate has been called since the last check_fv (Internal Only). 59
8230 0
8231 0 303 29 fml_fxp_nox_reset_star_issued 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 67 A flag indicating whether fxp_assume -nox -reset * has been issued. 59
8232 0
8233 0 304 28 fml_fxp_enable_auto_generate 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 103 A enabling flag for executing fxp_generate -auto in check_fv if fxp_generate has not been issued before 59
8234 0
8235 0 305 24 fxp_no_duplicate_asserts 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 95 Do not generate duplicated asserts in FXP for signals or part_selects which have been asserted. 59
8236 0
8237 0 306 20 fxp_use_fast_rewrite 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 25 Use fast rewrites for FXP 59
8238 0
8239 0 307 29 fxp_nox_reset_hidden_register 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 37 Create nox_reset for hidden_registers 59
8240 0
8241 0 308 26 fxp_compute_rootcause_auto 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 59 Compute the rootcause of falsified properties automatically 59
8242 0
8243 0 309 12 fml_lp_aware 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 36 Enable LP aware connectivity checks. 59
8244 0
8245 0 310 15 fml_lp_instr_on 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 124 Enable isolation and retention instrumentation with read_upf. Precondition: fml_lp_aware (LP aware connectivity) is enabled. 59
8246 0
8247 0 311 22 fml_lp_constraint_auto 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 100 When fml_lp_aware is enabled in the CC app, automatically generate the LP constraints with read_upf. 59
8248 0
8249 0 312 33 fml_cov_enable_strict_elfile_mode 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 54 Enables strict mode dumping of coverage exclusion file 59
8250 0
8251 0 313 17 fml_x_in_waveform 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 57 Additional option given to dfgsim to show X's in waveform 59
8252 0
8253 0 314 26 fml_enable_bbox_after_elab 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 48 Enable setting blackbox after reading in designs 59
8254 0
8255 0 315 17 fml_gen_rand_seed 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 88 Bug hunting effort mode will use machine date/time information to generate random seeds. 59
8256 0
8257 0 316 32 fml_delete_prop_density_cov_task 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
8258 0
8259 0 317 31 fml_enable_prop_density_cov_map 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 56 Enables mapping of property density to coverage database 59
8260 0
8261 0 318 28 fml_tautology_goal_as_proven 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 84 Enables marking goals which are tautology by design, as proven trivially by the tool 59
8262 0
8263 0 319 20 fml_cov_exclude_bbox 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 48 Excludes blackbox while saving coverage database 59
8264 0
8265 0 320 30 fml_stop_on_vacuous_constraint 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 41 Stop check if vacuous constraint is found 59
8266 0
8267 0 321 30 fml_stop_on_vacuous_constraint 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 62 Stop check if an unreachable witness for a constraint is found 59
8268 0
8269 0 322 25 fml_prop_result_timestamp 0 1 0 0 0 0 -1 -1 0  0  0  -1 -1 60 Include a timestamp in PROP_I_RESULT messages from check_fv. 59
8270 0
8271 0 323 24 fml_prop_info_use_msgmgr 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 135 Use MsgMgr for PROP_I_RESULT messages from check_fv.
Provides full message filtering and recording capabilities, at some overhead cost. 59
8272 0
8273 0 324 32 fml_struct_check_info_use_msgmgr 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 140 Use MsgMgr for STRUCT_CHECK_RESULT messages from load_cc.
Provides full message filtering and recording capabilities, at some overhead cost. 59
8274 0
8275 0 325 37 fml_enable_covers_in_prop_density_cov 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 59 Enables coverage mapping for SV covers for property density 59
8276 0
8277 0 326 17 fml_coi_reduction 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 103 Controls whether formal model is built only for cone-of-influence of properties, including constraints. 59
8278 0
8279 0 327 31 fml_coi_reduction_no_constraint 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 52 Exclude constraint in coi reduction. For debug only. 59
8280 0
8281 0 328 25 fml_merge_equiv_registers 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 92 Merge registers equivalent after reset during the model build. Disabled for SEQ/FXP/FSV/FUSA 59
8282 0
8283 0 329 32 fml_disconnect_multidriven_input 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 83 Disconnect undriven input ports that drive a multiply driven net. Default is false. 59
8284 0
8285 0 330 28 fml_allow_imm_assert_in_func 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 69 Enable the compiling of the immediate assertion in functions or tasks 59
8286 0
8287 0 331 31 fml_enable_utrans_failure_cache 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 40 Enable the cache for svac utrans failure 59
8288 0
8289 0 332 22 fml_svac_rewrite_clock 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 33 Enable the clock rewrite for svac 59
8290 0
8291 0 333 26 fml_svac_rewrite_dis_iff_x 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 48 Enable rewrite of disable iff condition for svac 59
8292 0
8293 0 334 22 fml_svac_bypass_simple 0 1 0 0 1 1 -1 -1 0  0  0  -1 -1 257 By default properties with clocks are compiled using the sva compiler.
  Setting this to true allows simple properties clocked on the posedge of clock to be instrumented directly.
  This allows compatibility with behavior in earlier releases. (default=true) 59
8294 0
8295 0 335 23 fml_fta_inject_priority 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 131 Gives precedence to the inject_fault switch specified with read_file and helps to override the certitude_config.cer file with that. 59
8296 0
8297 0 336 28 fml_cov_tgl_instr_on_the_fly 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 44 Instrument toggle coverage goals on the fly. 59
8298 0
8299 0 337 27 fml_fvdelete_always_save_db 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 77 Save the property database to disk after fvdelete, even without an active GUI 59
8300 0
8301 0 338 30 fml_disable_extend_quiet_trace 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 40 Disable quiet trace for extended traces. 59
8302 0
8303 0 339 24 fml_print_learn_lic_msgs 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
8304 0
8305 0 340 25 fml_cov_enable_branch_cov 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 47 Enable branch coverage when -cov all is passed. 59
8306 0
8307 0 341 28 fml_cov_exclude_missing_else 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 41 Exclude Missing_Else from Branch Coverage 59
8308 0
8309 0 342 29 fml_cov_enable_enum_in_struct 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 26 Enable Enums within struct 59
8310 0
8311 0 343 22 fml_cov_improved_fcore 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 49 Exclude StopNet parameer to improve FCORE Results 59
8312 0
8313 0 344 17 fml_cov_legacy_el 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 35 Enable Legacy Exclusion Saving Flow 59
8314 0
8315 0 345 22 fml_add_fsm_cov_to_fpv 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 42 Adding fsm Coverage Properties to FPV Task 59
8316 0
8317 0 346 21 fml_signoff_dashboard 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 41 Sets to true with compute_signoff command 59
8318 0
8319 0 347 19 cov_exclude_assumes 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 42 Excludes assumes in the coverage database. 59
8320 0
8321 0 348 22 cov_exclude_bb_signals 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 48 Automatically exclude blackbox signals in covdb. 59
8322 0
8323 0 349 21 fml_sss_enable_simple 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
8324 0
8325 0 350 33 fml_inject_deadassign_combo_fault 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 53 Enable injection of DeadAssign faults in combo block. 59
8326 0
8327 0 351 25 fml_send_propdb_on_update 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 82 Enable sending propDB changes as part of update stream in new Verdi property flow. 59
8328 0
8329 0 352 13 fml_pdc_trace 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 39 Enable tracing of PDC Output to stdout. 59
8330 0
8331 0 353 24 fml_pdc_overflow_to_file 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 59 Allow writing PDC overflow data to file rather than stream. 59
8332 0
8333 0 354 28 fml_enable_internal_net_aeps 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 57 Enable AEPs on internal nets, such as coverage registers. 59
8334 0
8335 0 355 32 fml_cov_tgl_signal_legacy_lookup 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 60 Enable the legacy lookup method for coverage toggle signals. 59
8336 0
8337 0 356 20 fml_fta_enable_cover 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 36 Honors cover properties in FTA flow. 59
8338 0
8339 0 357 28 fml_cov_tgl_handle_xinit_val 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 113 Enable a delay of 1 clock cycle while monitoring tgl coverage of sequentials with an 'x' value after reset state. 59
8340 0
8341 0 358 29 fml_fta_cover_sequential_flow 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 36 Honors cover properties in FTA flow. 59
8342 0
8343 0 359 29 fml_fca_enable_bad_code_check 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 151 Allow property filterting using "reason==simplication" which lists trivially uncoverable line and condition goals (found through simple logic rewrite). 59
8344 0
8345 0 360 18 fml_seq_x_func_map 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 40 Enable functional mapping for Xs in SEQ. 59
8346 0
8347 0 361 28 fml_seq_no_invalidate_result 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 32 Do not invalidate result in SEQ. 59
8348 0
8349 0 362 18 fml_grid_job_array 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 35 Enable job array in set_grid_usage. 59
8350 0
8351 0 363 28 fml_grid_navigator_job_array 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 49 Enable job array in set_grid_usage for navigator. 59
8352 0
8353 0 364 9 fml_cloud 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 26 Enable Cloud mode for grid 59
8354 0
8355 0 365 20 seq_latch_sequential 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 42 Insert latches for flip flops and latches. 59
8356 0
8357 0 366 26 fml_cov_par_block_analysis 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 72 Enables extraction and analysis of parent blocks for coverage debug flow 59
8358 0
8359 0 367 22 fca_fcore_after_branch 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 71 Enables extraction and analysis of after branch for coverage debug flow 59
8360 0
8361 0 368 20 fml_cov_signoff_flow 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 72 Set to true in coverage based signoff analysis like OA/BA or Formal core -1 59
8362 0
8363 0 370 26 fml_defer_property_compile 0 1 0 0 0 0 -1 -1 0  0  0  -1 -1 89 Defer compilation of incremental properties until sim/formal model build (default false). 59
8364 0
8365 0 371 27 fml_fta_par_app_high_effort 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 51 Enable high effort level for parent app run of FTA. 59
8366 0
8367 0 372 27 fml_cov_exclude_reset_block 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 46 Excludes reset block from coverage computation 59
8368 0
8369 0 373 22 fml_show_loop_analysis 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 62 Show combinational loop analysis during formal model creation. 59
8370 0
8371 0 374 15 fml_fdc_verbose 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 61 Show instrumented signals in combinational loop design check. 59
8372 0
8373 0 375 24 fml_treat_gclk_as_sysclk 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 54 Treat $global_clock as a system clock (default false). 59
8374 0
8375 0 376 20 fml_lp_aware_allapps 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 32 Allow fml_lp_aware for all apps. 59
8376 0
8377 0 377 25 fml_fta_improved_activate 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 53 Enable new activation flow of FTA for faster analysis 59
8378 0
8379 0 378 15 fml_cov_map_new 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 38 Enable coverage mapping of all signals 59
8380 0
8381 0 379 26 fml_check_raw_signal_write 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 81 Check if snipped or constant (write) signals are read after write signals in RTL. 59
8382 0
8383 0 380 21 fml_ignore_raw_signal 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 95 Ignore snip_driver or set_constant signals that are defined as read after write signals in RTL. 59
8384 0
8385 0 381 26 fml_allow_clocking_changes 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 87 Allow changing clocking after clock generation, and task based clock generator support. 59
8386 0
8387 0 382 29 fml_container_instrumentation 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 62 Instrument all properties and objects into a single container. 59
8388 0
8389 0 383 26 fv_enable_instr_name_cache 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 46 Use name cache for instrumentation name check. 59
8390 0
8391 0 384 35 fml_suppress_zero_depth_aep_failure 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 29 Suppress depth 0 AEP failures 59
8392 0
8393 0 385 17 fml_witness_relax 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 100 Relaxed requirements for the witness, to be used when a regular witness is infinite (default false). 59
8394 0
8395 0 386 21 fml_svac_tech_mapping 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 71 Enable tech mapping of (some) properties to automatons (default false). 59
8396 0
8397 0 387 26 fml_apply_reset_at_powerup 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 41 Apply reset to flops with Lp aware formal 59
8398 0
8399 0 388 17 fml_aep_new_instr 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 41 Enables improved instrumentation for AEP. 59
8400 0
8401 0 389 24 fml_cov_tgl_ignore_reset 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 79 Causes the application to ignore reset signals during toggle coverage analysis. 59
8402 0
8403 0 390 26 fml_cov_cg_consider_weight 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 184 Consider the weigth specification of coverpoint/cross while extracting goals.
No goals would be extracted for a coverpoint/cross having weight = 0, during covergroup coverage analysis. 59
8404 0
8405 0 391 17 fml_cov_x_support 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 44 Enables X-semantic support in Coverage flow. 59
8406 0
8407 0 392 20 fta_use_fast_rewrite 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 25 Use fast rewrites for FTA 59
8408 0
8409 0 393 21 fml_fta_fast_activate 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 34 Enable fast activation flow of FTA 59
8410 0
8411 0 394 19 fml_use_fast_cc_cov 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 41 Use the new high performance cc cov flow. 59
8412 0
8413 0 395 20 fta_infer_cov_status 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 102 Infers the coverage status of a line which has no fault injected  from the status of the parent block. 59
8414 0
8415 0 396 23 fml_x_detect_quiet_fast 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 53 Do quiet and fast x detection (enforced for cov app). 59
8416 0
8417 0 397 25 fml_x_detect_add_01_rails 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 50 Add extra 0/1 rails for more accurate x-detection. 59
8418 0
8419 0 398 28 fml_fta_enable_vacuity_check 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 27 Enable vacuity check in FTA 59
8420 0
8421 0 399 12 fml_svac_cse 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 83 Experimental: Perform Common Subexpression Elimination optimization (default true). 59
8422 0
8423 0 400 21 fml_svac_liveness_opt 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 69 Experimental: Perform Liveness automaton optimization (default true). 59
8424 0
8425 0 401 31 fml_svac_ignore_numstates_limit 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 78 Ignore the limit on number of generated states for a property (default false). 59
8426 0
8427 0 402 37 fml_svac_rewrite_async_reset_liveness 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 78 Do Clock-Rewrite for liveness property with asynchronous reset (default true). 59
8428 0
8429 0 403 28 fml_svac_enable_det_liveness 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 69 Enable generation of deterministic liveness automaton (default true). 59
8430 0
8431 0 404 30 fv_svac_funcprop_oldstyle_name 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 80 Use old naming style for property in function that includes line number in name. 59
8432 0
8433 0 405 22 fusa_enable_new_status 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 30 Enables new sff status in FuSa 59
8434 0
8435 0 406 24 fml_cov_tgl_fast_rewrite 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 56 Enables fast rewrite for toggle metric in coverage flow. 59
8436 0
8437 0 407 24 fml_lpf_reset_at_powerup 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 65 To reset sequential elements at power up in low power aware flow. 59
8438 0
8439 0 408 31 fml_new_cc_cov_enable_modelling 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 84 Enable the new modelling of the signals in the enable expression for compute_cc_cov. 59
8440 0
8441 0 409 23 fml_fta_enable_db_write 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 41 Enables FTA flow to write to certitudeDB. 59
8442 0
8443 0 410 22 fml_fvassume_constants 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 265 Build simple constant assumptions into the formal model.
  For performance, simple constant assumptions (e.g., fvassume -expr {signal == 0}) are built directly
  into the model. Set this to false to force such assumptions to be handled as normal solver constraints. 59
8444 0
8445 0 411 34 fml_enable_delay_property_checking 0 1 0 0 0 0 -1 -1 0  0  0  -1 -1 182 Enable the fml_delay_property_checking feature. The feature must be enabled at the point when
properties are read/created in order for fml_delay_property_checking to have any effect. 59
8446 0
8447 0 412 26 fml_inject_freeinput_fault 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 37 Enable injection of FreeInput faults. 59
8448 0
8449 0 413 26 fml_connectivity_cons_prop 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 71 Enable the constant propagation in the scope-wise connectivity analysis 59
8450 0
8451 0 414 22 fml_connectivity_snips 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 56 Enable the snips in the scope-wise connectivity analysis 59
8452 0
8453 0 415 30 fml_cov_cg_enable_per_instance 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 107 Enable the coverage option 'per_instance', even if this is not set explicitly in the covergroup definition. 59
8454 0
8455 0 416 24 fml_cov_overwrite_waiver 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 70 When true, disables automatic loading of waiver file in sign off flow. 59
8456 0
8457 0 417 18 fml_enable_fsm_ssd 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 44 When true, it will enable the fsm_ssd checks 59
8458 0
8459 0 418 26 fml_rfc_cc_full_complexity 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 103 Enables full complexity report for CC properties without considering src and enable as the stop points. 59
8460 0
8461 0 419 27 fml_cov_ignore_case_default 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 39 Ignores case default for line coverage. 59
8462 0
8463 0 420 36 fml_frv_enable_array_vendorextension 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 82 Enables support for the 'array' vendor extension in FRV app mode. Default is true. 59
8464 0
8465 0 421 35 fml_fvlp_powerdown_corrupt_seq_clks 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 33 Use clocks to corrupt flip flops. 59
8466 0
8467 0 422 36 fml_fvlp_powerdown_disable_seq_reset 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 54 Disable reset of sequential element during power down. 59
8468 0
8469 0 423 40 fml_fvlp_powerdown_corrupt_all_seq_elems 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 56 Corrupt all flip flops (otherwise, only boundary flops). 59
8470 0
8471 0 424 34 fml_fvlp_powerdown_corrupt_all_spa 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 69 Corrupt input pins with set_port_attributes (will disregard assumes). 59
8472 0
8473 0 425 37 fml_fvlp_debug_friendly_internal_nets 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 87 Use debug friendly internal net names (can cause massive slowdowns with large designs). 59
8474 0
8475 0 426 34 fml_fvlp_all_visible_internal_nets 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 48 Make all internal nets user visbile (for nWave). 59
8476 0
8477 0 427 29 fml_fvlp_ignore_string_params 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 82 Ignore string parameters for the bind_checker to reduce number of module variants. 59
8478 0
8479 0 428 25 fml_fvlp_qlpac_nlp_compat 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 69 Make the instance hierarchical name compatible between QLPAC and NLP. 59
8480 0
8481 0 429 19 fml_fvlp_all_pgpins 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 46 Use extra checks to dump all pg pins in nWave. 59
8482 0
8483 0 430 22 fml_fvlp_cc_post_instr 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 50 Go back to old flow where fvlp_add_cc is required. 59
8484 0
8485 0 431 31 fml_enable_post_fvlp_instrument 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 101 Postpone (cause skipping) of the instrumentation of isolation and retention policies during read_upf. 59
8486 0
8487 0 432 20 fml_fta_cov_new_flow 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 25 Enables new FTA COV flow. 59
8488 0
8489 0 433 36 fml_cov_exclusion_crossfeed_new_flow 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 67 Enables new VCS flow to handle the block when first line is assert. 59
8490 0
8491 0 434 22 fml_fta_enable_cluster 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 28 Enables FTA clustring model. 59
8492 0
8493 0 435 36 fml_enable_prop_density_cov_bittravs 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 58 Enables bit level traversal for property density coverage. 59
8494 0
8495 0 436 35 fml_enable_formal_core_cov_bittravs 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 53 Enables bit level traversal for formal core coverage. 59
8496 0
8497 0 437 28 fml_cov_cg_enable_zcov_debug 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 47 Enables debug messages from the Zcov component. 59
8498 0
8499 0 438 26 enable_const_prop_thru_seq 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 56 Enables the constant propagation through the sequentials 59
8500 0
8501 0 439 33 fml_enable_seqaig_based_signature 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 57 Compute signature of the formal model based on the seqAig 59
8502 0
8503 0 440 31 fml_abstract_arithop_with_const 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 65 Allow abstraction on arithmetic operators with constant operands. 59
8504 0
8505 0 441 26 fml_enable_signoff_bounded 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 35 Enables signoff on bounded results. 59
8506 0
8507 0 442 31 fml_enable_prop_density_for_frv 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 42 Enables property density for FRV app mode. 59
8508 0
8509 0 443 28 fml_lpcc_try_robust_get_info 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 120 For LP CC, try the legacy low power information extractor if the structural check fails to extract required information. 59
8510 0
8511 0 444 19 fml_aep_unique_name 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 40 Enables creation of unique names for AEP 59
8512 0
8513 0 445 27 fml_incremental_bind_bypass 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 147 Bypass adding all previous bind instances to bind_checker compiles. This will limit Verdi to showing only the last incremental bind. Default=false. 59
8514 0
8515 0 446 33 fml_incremental_bind_disable_copy 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 82 Disable copying from an existing hierscope for incremental binding. Default=false. 59
8516 0
8517 0 447 26 fml_incremental_bind_ports 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 96 Add port signals to VCS/Simon incremental module binds using bind_checker command. Default=true. 59
8518 0
8519 0 448 23 fml_bbox_clock_analysis 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 45 Enable the clock COI analysis for blackboxing 59
8520 0
8521 0 449 23 fml_bbox_reset_analysis 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 45 Enable the reset COI analysis for blackboxing 59
8522 0
8523 0 450 27 fml_bbox_use_const_internal 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 87 Use the set_constant delcared over a signal that is inside an instance to be blackboxed 59
8524 0
8525 0 451 17 fml_fta_inst_qual 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 50 Enables instance based fault qualification for FTA 59
8526 0
8527 0 452 27 fml_fta_move_unneeded_files 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 79 Move all unnecessary files of FTA to session log directory <session_name>/logs  59
8528 0
8529 0 453 24 fml_fta_constraint_check 0 1 0 0 0 0 -1 -1 0  0  0  -1 -1 71 Enable identification of constraints which are in the COI of the faults 59
8530 0
8531 0 454 25 seq_mapping_legacy_report 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 59 Enable legacy format report of report_seq_mappings command. 59
8532 0
8533 0 455 30 seq_skip_trivial_mem_abs_props 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 79 Enable skipping the trivially proven properties for compile memory abstractions 59
8534 0
8535 0 456 25 seq_pcfv_isomorphic_check 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 60 Do isomorphic check for clock tree properties in PC-FV flow. 59
8536 0
8537 0 457 26 fml_ignore_latch_retention 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 28 Ignore latches for retention 59
8538 0
8539 0 458 29 fml_enable_ret_generic_output 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 53 Enable UPF_GENERIC_OUTPUT (bitwise) for bind_checker. 59
8540 0
8541 0 459 28 fml_cov_cg_enable_new_naming 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 55 Enables new style naming for SV CG coverage properties. 59
8542 0
8543 0 460 19 fml_auto_clock_mode 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 35 Enable automatic clock inferencing. 59
8544 0
8545 0 461 19 fml_auto_reset_mode 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 35 Enable automatic reset inferencing. 59
8546 0
8547 0 462 33 fml_enable_sign_and_pack_in_types 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 57 Enable signedness and packing information in array types. 59
8548 0
8549 0 463 26 fml_enable_mos_transistors 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 55 Enable accurate handling of nmos/pmos/cmos transistors. 59
8550 0
8551 0 464 25 fml_enable_drive_strength 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 49 Enable drive strength support in formal modeling. 59
8552 0
8553 0 465 37 fml_enable_toplevel_inout_assumptions 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 75 Enable top-level/bbox inout assumptions that avoid multi-driven situations. 59
8554 0
8555 0 466 34 fml_enable_stability_constraint_ps 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 80 Enable support of env stability constraints for bit/part selects (default true). 59
8556 0
8557 0 467 32 fml_formal_stability_constraints 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 111 Enable support of formal stability constraints vs treating as environment stability constraints (default true). 59
8558 0
8559 0 468 22 fv_direct_env_equality 1 0 0 1 0 0 -1 -1 0  0  0  -1 -1 100 Beta 2022.06. Enable instrumentation of environment equality directly into the nldm (default false). 59
8560 0
8561 0 469 17 fml_fta_seq_debug 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 26 Enable FTA SEQ debug mode. 59
8562 0
8563 0 470 18 fml_fta_qual_setup 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 54 Enable user constraints automatically in FTA SEQ mode. 59
8564 0
8565 0 471 20 seq_use_new_rfc_flow 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 47 Enable new flow report of report_fv_complexity. 59
8566 0
8567 0 472 22 fml_signoff_auto_merge 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 102 Enable the auto merge flow in compute signoff where databases of effort levels are merged accordingly. 59
8568 0
8569 0 473 19 fusa_enable_pruning 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 23 Enables pruning in FuSa 59
8570 0
8571 0 474 34 seq_use_legacy_abstraction_mapping 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 42 Enable legacy flow of abstraction mapping. 59
8572 0
8573 0 475 19 fsv_enable_cond_tgl 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 53 Enable the toggle check for the condition expressions 59
8574 0
8575 0 476 19 fxp_enable_cond_tgl 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 53 Enable the toggle check for the condition expressions 59
8576 0
8577 0 477 19 fml_cov_vacuity_unr 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 30 Enable Vacuity unreachability. 59
8578 0
8579 0 478 21 fml_struct_array_free 0 1 0 0 0 0 -1 -1 0  0  0  -1 -1 138 Treat the struct array operator output as a free variable. By default the presence of a struct array operator will be treated as an error. 59
8580 0
8581 0 479 19 fsv_seq_prop_naming 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 44 Follow the property naming convention of SEQ 59
8582 0
8583 0 480 19 fxp_seq_prop_naming 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 44 Follow the property naming convention of SEQ 59
8584 0
8585 0 481 20 fusa_seq_prop_naming 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 44 Follow the property naming convention of SEQ 59
8586 0
8587 0 482 24 fusa_save_ignored_status 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 57 Add NA status when saving the faults which are not found. 59
8588 0
8589 0 483 20 fusa_legacy_sff_flow 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 36 Use fdb under the hood for sff flow. 59
8590 0
8591 0 484 25 fusa_orch_smart_with_seed 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 44 Use the seed approach in the FuSa smart orch 59
8592 0
8593 0 485 28 fml_lp_query_no_bit_blasting 0 1 0 0 0 0 -1 -1 0  0  0  -1 -1 68 To convert bit-blasted signals to word-level for retention elements. 59
8594 0
8595 0 486 32 fml_signoff_high_effort_fta_only 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 69 To only run FTA analysis when running high effort in compute_signoff. 59
8596 0
8597 0 487 34 fml_aep_trivial_continuous_xassign 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 64 To disable creation of trivial continuous AEPs of type x_assign. 59
8598 0
8599 0 488 26 fml_aep_enable_waiver_flow 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 30 To enable waiver flow for AEP. 59
8600 0
8601 0 489 22 seq_use_meta_reasoning 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 42 Use meta reasoning for result propagation. 59
8602 0
8603 0 490 19 seq_dcp_exclude_vwc 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 68 During decompose exclude the vacuity, witness, and cover properties. 59
8604 0
8605 0 491 20 seq_sm_b_timeout_inf 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 63 Make single b3 call infinite timeout in SEQ smart orchestration 59
8606 0
8607 0 492 16 seq_patch_use_mp 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 34 Use workers to patch traces in SEQ 59
8608 0
8609 0 493 19 seq_use_cpu_timeout 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 48 Use cpu time for timeout instead of elapsed time 59
8610 0
8611 0 494 17 fml_cov_hier_both 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 107 To consider -cm_hier file both from input coverage database and that specified with fml_cov_alt_hier_file . 59
8612 0
8613 0 495 39 fml_linearized_counter_jmp_within_range 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 77 Jumps in linearized counter abstraction mode to be within current range only. 59
8614 0
8615 0 496 30 fml_lp_buffer_behav_model_link 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 74 Link in behavioral model for 1 input 1 output cells that have no function. 59
8616 0
8617 0 497 29 fml_enable_coi_deadcode_check 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 47 Enables deadcode check in COI coverage analysis 59
8618 0
8619 0 498 20 fml_enable_lw_coi_oc 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 39 Enables light weight OC in COI analysis 59
8620 0
8621 0 499 31 fml_lpcc_enable_check_wo_policy 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 199 Allow connectivity checks with lpa_type=LPA_CLAMP0_EN/LPA_CLAMP1_EN/LPA_LATCH_EN without any ISO policy association. Isolation sense value is to be interpreted from attributes on the ISO/ELS libcell. 59
8622 0
8623 0 500 31 fml_lpcc_adjust_sense_wo_policy 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 180 For connectivity checks with lpa_type=LPA_CLAMP0_EN/LPA_CLAMP1_EN/LPA_LATCH_EN, adjust the  isolation sense value based on any negations appearing before the ISO/ELS libcell input. 59
8624 0
8625 0 501 34 fml_enable_fcore_cov_across_metric 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 54 Enables mapping of formal core coverage across metrics 59
8626 0
8627 0 502 29 fml_enable_fcore_cov_function 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 56 Enables mapping of formal core coverage in function body 59
8628 0
8629 0 503 26 fml_aep_waiver_flow_legacy 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 33 To enable aep legacy waiver flow. 59
8630 0
8631 0 504 25 fml_aep_waiver_flow_relax 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 32 To enable aep relax waiver flow. 59
8632 0
8633 0 505 23 fusa_multi_failure_mode 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 29 Enables multiple failure mode 59
8634 0
8635 0 506 29 fusa_process_transient_faults 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 38 Retrieve and process transient faults. 59
8636 0
8637 0 507 38 fml_rfc_disable_mem_detection_in_child 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 45 To disable memory detection in child modules. 59
8638 0
8639 0 508 26 fml_rfc_report_reset_state 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 78 To control reporting of reset state for objects in complexity report on verdi. 59
8640 0
8641 0 509 36 fml_rfc_enable_new_counter_detection 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 71 To enable detection and reporting of new counters in complexity report. 59
8642 0
8643 0 510 24 fml_cov_tgl_legacy_instr 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 77 Enables legacy mode of toggle coverage instrumentation for complex data types 59
8644 0
8645 0 511 28 fml_cc_cov_strip_escape_char 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 63 Enables the stripping of escape characters from property names. 59
8646 0
8647 0 512 20 fml_auto_scaling_abs 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 62 Enables abstraction of complex operators in auto scaling flow. 59
8648 0
8649 0 513 26 fml_auto_scaling_reduction 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 45 Enables model reduction in auto scaling flow. 59
8650 0
8651 0 514 18 fml_auto_scale_abs 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 60 Enables abstraction of complex operators in auto scale flow. 59
8652 0
8653 0 515 24 fml_auto_scale_reduction 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 43 Enables model reduction in auto scale flow. 59
8654 0
8655 0 516 28 fml_auto_scaling_tgl_rewrite 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 67 Enables toggle coverage instrumentation rewrite in auto scale flow. 59
8656 0
8657 0 517 31 fml_auto_scale_disable_parallel 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 48 Disables parallel processing in auto scale flow. 59
8658 0
8659 0 518 33 fml_report_fv_complexity_trav_opt 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 40 Enables specific traversal optimization. 59
8660 0
8661 0 519 20 fml_fta_limit_to_cov 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 64 Enabled faults only in lines where coverage properties are there 59
8662 0
8663 0 520 16 fml_cov_coi_flow 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 28 Enabled in COI coverage flow 59
8664 0
8665 0 521 21 fta_disable_clk_fault 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 29 Disables fault in clock logic 59
8666 0
8667 0 522 20 fta_seq_dbg_sub_inst 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 79 Enables generating checkers for doing observability analysisi at sub instances. 59
8668 0
8669 0 523 30 fusa_enable_clk_rst_structural 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 53 Enable FuSa structural analysis for clocks and resets 59
8670 0
8671 0 524 27 fml_aep_use_trailing_genblk 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 77 To enable use of trailing generate block name in the names of AEP properties. 59
8672 0
8673 0 525 34 fml_aep_enable_new_fsmcheck_naming 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 63 To enable extraction of FSM Checks with the new bind mechanism. 59
8674 0
8675 0 526 35 fml_aep_enable_unionlock_with_delay 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 87 To enable extraction of FSM Checks for Unionlock with delay in assumption by one cycle. 59
8676 0
8677 0 527 26 fml_cov_clear_reset_result 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 48 Clears reset property check results in COV flows 59
8678 0
8679 0 528 19 fml_cov_opt_replace 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 45 Replaces cov opt from vcs opt to vcs elab opt 59
8680 0
8681 0 529 20 fml_fta_skip_cm_hier 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 41 Skip considering cm_hier in FTA_SEQ flow. 59
8682 0
8683 0 530 32 fusa_multiple_fault_types_signal 0 1 0 0 1 1 -1 -1 0  0  0  -1 -1 73 Enable creating faults on same signal name when fault class is different. 59
8684 0
8685 0 531 28 fvlp_enable_lib_match_report 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 47 Generate the library match report for lib cell. 59
8686 0
8687 0 532 26 fvlp_enable_pst_constraint 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 28 Generate the pst constraint. 59
8688 0
8689 0 533 22 fvlp_check_combo_logic 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 58 Check the combinational logic for LPA_BASIC property path. 59
8690 0
8691 0 534 23 fml_report_profile_data 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 150 Report profiling information (CPU time, wall time, and peak memory) at specific steps.
false: Profiling turned off (default).
true: Profiling enabled. 59
8692 0
8693 0 535 21 fml_disable_nospecify 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 30 Disables the +nospecify switch 59
8694 0
8695 0 536 28 fvlp_enable_vacuity_creation 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 46 Enable the vacuity creation for LPCC property. 59
8696 0
8697 0 537 28 fvlp_enable_witness_creation 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 46 Enable the witness creation for LPCC property. 59
8698 0
8699 0 538 16 seq_use_apxtbdgt 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 33 Enable approximate budget for SEQ 59
8700 0
8701 0 539 19 seq_use_start_depth 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 51 Use established safe-depth for subsequent bmc calls 59
8702 0
8703 0 540 16 seq_bh_randomize 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 46 Randomize bughunting options in each iteration 59
8704 0
8705 0 541 20 seq_rotate_b_solvers 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 40 Rotate solvers in bmc timeout iterations 59
8706 0
8707 0 542 31 seq_grid_multi_constant_workers 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 50 Use constant number of workers in multi-grid setup 59
8708 0
8709 0 543 21 fml_fta_incr_activate 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 73 Activation analysis will be done even if FTA properties remain unchanged. 59
8710 0
8711 0 544 32 fta_check_fc_all_props_generated 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 67 Checks if formal core has been generated for all proven properties. 59
8712 0
8713 0 545 27 fml_fta_assume_without_expr 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 47 Supports modified fvassumes without expression. 59
8714 0
8715 0 546 17 fml_enable_svaext 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 33 Enables the -assert svaext switch 59
8716 0
8717 0 547 30 signoff_smart_detect_overwrite 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 146 Enable the feature that automatically detects if there have been any changes in the design to decide whether to re-use signoff analysis databases. 59
8718 0
8719 0 548 24 fml_cov_tgl_escaped_name 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 51 Instrument toggle coverage goals for escaped names. 59
8720 0
8721 0 549 27 fml_caching_save_on_the_fly 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 25 Save RMA Data on the fly. 59
8722 0
8723 0 550 31 fml_aep_enable_arith_oflow_1bit 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 72 To enable extraction of arith_oflow AEP properties for 1 bit LHS signal. 59
8724 0
8725 0 551 25 fvlp_disable_net_creation 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 44 Disable the net creation for pst constraint. 59
8726 0
8727 0 552 19 fml_proof_architect 0 1 0 0 0 0 -1 -1 0  0  0  -1 -1 23 Enable Proof Architect. 59
8728 0
8729 0 553 28 fusa_enable_error_no_clk_rst 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 60 Enable checking for the presence of clock and reset signals. 59
8730 0
8731 0 554 39 fusa_disable_bbox_fault_missing_warning 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 66 Disable printing a warning when fault is not found within the net. 59
8732 0
8733 0 555 14 fta_auto_scale 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 31 Enable auto scale flow for FTA. 59
8734 0
8735 0 556 14 fca_auto_scale 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 31 Enable auto scale flow for FCA. 59
8736 0
8737 0 557 22 seq_compute_debug_auto 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 50 Compute the Rootcause path of falsified properties 59
8738 0
8739 0 558 22 seq_use_abs_safe_depth 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 80 Use abstraction reported safe depth as start depth in iterative abstraction flow 59
8740 0
8741 0 559 23 fv_property_check_clock 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 121 Enable/disable a check that will warn if the clock of clocked properties is dependent on a non-clock input or free signal 59
8742 0
8743 0 560 25 fml_cov_tgl_unconn_as_unr 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 59 Used to classify unconnected toggle signals as uncoverable. 59
8744 0
8745 0 561 12 fta_fcore_na 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 55 Force formal core qualification on non_activated fauts. 59
8746 0
8747 0 562 25 fvlp_disable_xmr_creation 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 44 Disable the xmr creation for pst assign net. 59
8748 0
8749 0 563 19 fv_auto_sva_compile 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 57 Automatically add the -sva option to read_file/elaborate. 59
8750 0
8751 0 564 26 fml_bug_hunting_visualizer 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 39 Enables bug-hunting visualizer for FPV. 59
8752 0
8753 0 565 12 seq_rca_path 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 67 Compute the debug information of falsified properties automatically 59
8754 0
8755 0 566 19 seq_use_dev_engines 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 32 Enable engines under development 59
8756 0
8757 0 567 22 seq_force_e1_incrmode2 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 36 Force increment mode 2 for e1 engine 59
8758 0
8759 0 568 17 fv_enable_vcf_nxg 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 33 Enable command consistency mode.
 59
8760 0
8761 0 569 18 fca_save_user_test 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 42 Saves User test name in coverage database. 59
8762 0
8763 0 570 22 fusa_enable_primitives 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 59 Enables handling of primitive names in SFF/FDB in VCF-FuSa. 59
8764 0
8765 0 571 14 flp_pst_in_pnm 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 35 Dump power state tables in the PNM. 59
8766 0
8767 0 572 21 fca_auto_scale_export 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 76 Enables exporting of auto scale results of FCA from children to parent task. 59
8768 0
8769 0 573 14 fta_nxg_waiver 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 47 Enables next generation waiver support for FTA. 152 0 59
8770 1
8771 1 0 17 fml_cov_gen_trace 0 0 0 0 0 0 -1 -1 7 default 7 default 14 default on off -1 -1 412 Configures automatic trace generation for covered coverage goals when check_fv is run in FCA App (COV appmode) where a large number of targets can exist. In most FCA App flows like unreachability analysis, the "default" setting disables trace generation for performance considerations. Use the "on" and "off" settings explicitly to enable or disable trace generation for every covered coverage goal respectively. 59
8772 1
8773 1 1 26 fml_cov_llk_abstract_depth 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
8774 1
8775 1 2 25 fml_cov_llk_abstract_size 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
8776 1
8777 1 3 26 fml_cov_llk_base_abs_depth 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
8778 1
8779 1 4 25 fml_cov_llk_base_abs_size 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
8780 1
8781 1 5 22 fml_cov_llk_max_groups 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
8782 1
8783 1 6 21 fml_cov_llk_max_seeds 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
8784 1
8785 1 7 22 fml_cov_llk_max_states 1 0 0 0 0 0 -1 -1 2 20 2 20 0  -1 -1 49 Set maximum number of states in a livelock group. 59
8786 1
8787 1 8 22 fml_cov_llk_max_traces 1 0 0 0 0 0 -1 -1 1 1 1 1 0  -1 -1 51 Set maximum number of traces for livelock/deadlock. 59
8788 1
8789 1 9 24 fml_cov_llk_trace_enable 1 0 0 0 0 0 -1 -1 9 unlimited 9 unlimited 29 off low medium high unlimited -1 -1 33 Enables livelock/deadlock traces. 59
8790 1
8791 1 10 22 fml_cov_llk_trace_mode 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 29 Livelock/deadlock trace mode. 59
8792 1
8793 1 11 24 fml_cov_llk_reorder_mode 1 0 0 0 0 0 -1 -1 1 1 1 1 0  -1 -1 34 Livelock/deadlock reordering mode. 59
8794 1
8795 1 12 16 fml_cov_llk_mode 1 0 0 0 0 0 -1 -1 8 combined 8 combined 26 bug_hunting proof combined -1 -1 23 Livelock/deadlock mode. 59
8796 1
8797 1 13 14 fml_dump_aiger 1 0 0 0 0 0 -1 -1 4 null 4 null 0  -1 -1 0  59
8798 1
8799 1 14 19 fml_formal_strategy 1 0 0 0 0 0 -1 -1 8 balanced 8 balanced 33 balanced proof_mode bounded_proof -1 -1 0  59
8800 1
8801 1 15 15 fml_bh_save_dir 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
8802 1
8803 1 16 22 fml_cdpl_ipv6_override 1 1 0 0 0 0 -1 -1 7 default 7 default 17 default ipv4 ipv6 -1 -1 120 Controls CDPL usage of IPv4 vs IPv6.
Default use is set according to the vc_static_shell "-use_ipv6" commandline option. 59
8804 1
8805 1 17 13 fml_grid_type 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
8806 1
8807 1 18 16 fml_grid_control 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
8808 1
8809 1 19 12 fml_grid_dir 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
8810 1
8811 1 20 20 fml_grid_config_file 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
8812 1
8813 1 21 25 fml_grid_prefetch_timeout 0 0 0 0 0 0 -1 -1 2 1H 2 1H 0  -1 -1 107 Timeout for the number of workers to prefetch. Units in seconds(S), minutes(M) or hours(H) (e.g. 37M, 12H). 59
8814 1
8815 1 22 20 fml_backup_grid_type 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
8816 1
8817 1 23 23 fml_backup_grid_control 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
8818 1
8819 1 24 19 fml_backup_grid_dir 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
8820 1
8821 1 25 27 fml_backup_grid_config_file 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
8822 1
8823 1 26 23 fml_navigator_grid_type 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
8824 1
8825 1 27 26 fml_navigator_grid_control 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
8826 1
8827 1 28 22 fml_navigator_grid_dir 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
8828 1
8829 1 29 30 fml_navigator_grid_config_file 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
8830 1
8831 1 30 16 fml_cloud_config 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 36 Path to the cloud configuration file 59
8832 1
8833 1 31 19 fml_cur_worker_stat 1 0 0 0 0 0 -1 -1 2 NA 2 NA 0  -1 -1 0  59
8834 1
8835 1 32 11 fml_max_mem 0 0 0 0 0 0 -1 -1 3 8GB 3 8GB 0  -1 -1 109 Limit formal engines to approximately the specified virtual memory usage.
Units are GB or MB (12GB, 12000MB). 59
8836 1
8837 1 33 14 fml_bg_max_mem 1 0 0 0 0 0 -1 -1 3 8GB 3 8GB 0  -1 -1 128 Limit formal engines to approximately the specified virtual memory usage in the backup grid.
Units are GB or MB (12GB, 12000MB). 59
8838 1
8839 1 34 12 fml_max_time 0 0 0 0 0 0 -1 -1 3 12H 3 12H 0  -1 -1 129 Limit check_fv call to specified time. Negative time means no limit.
Units in seconds(S), minutes(M) or hours(H) (e.g. 37M, 12H). 59
8840 1
8841 1 35 23 fml_property_time_limit 0 0 0 0 0 0 -1 -1 2 -1 2 -1 0  -1 -1 142 Limit check_fv call per property to specified time. Negative time means no limit.
Units in seconds(S), minutes(M) or hours(H) (e.g. 37M, 12H). 59
8842 1
8843 1 36 17 debug_cc_max_time 0 0 0 0 0 0 -1 -1 2 1M 2 1M 0  -1 -1 129 Limit debug_cc call to specified time. Negative time means no limit.
Units in seconds(S), minutes(M) or hours(H) (e.g. 37M, 12H). 59
8844 1
8845 1 37 23 fml_progress_time_limit 0 0 0 0 0 0 -1 -1 3 -1H 3 -1H 0  -1 -1 142 Limit check_fv call to specified unproductive time. Negative time means no limit.
Units in seconds(S), minutes(M) or hours(H) (e.g. 37M, 12H). 59
8846 1
8847 1 38 14 fml_coi_method 0 0 0 0 0 0 -1 -1 20 scheduled_properties 20 scheduled_properties 35 scheduled_properties all_properties -1 -1 50 Limit check_fv to run all or scheduled properties. 59
8848 1
8849 1 39 14 fml_orc_tactic 0 0 0 0 0 0 -1 -1 10 prop_check 10 prop_check 0  -1 -1 62 The check_fv call will use the specified orchestration tactic. 59
8850 1
8851 1 40 15 fml_effort_data 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 62 The check_fv call will use the specified orchestration tactic. 59
8852 1
8853 1 41 22 fml_dynamic_orc_tactic 1 0 0 0 0 0 -1 -1 7 default 7 default 0  -1 -1 51 Variable to control dynamic orchestration features. 59
8854 1
8855 1 42 27 fml_navigator_display_msgid 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 85 Display the specified message id while in the Navigator as a pop-up when encountered. 59
8856 1
8857 1 43 26 fml_navigator_ignore_msgid 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 84 Ignore the specified message id while in a Navigator task (does not show in pop-up). 59
8858 1
8859 1 44 20 fml_quiet_trace_mode 1 0 0 0 0 0 -1 -1 7 default 7 default 0  -1 -1 55 Which quiet-trace algorithm to use.  default or unroll. 59
8860 1
8861 1 45 25 fml_prop_result_verbosity 0 1 0 0 0 0 -1 -1 7 changed 7 changed 22 none converged changed -1 -1 97 Verbosity for check_fv PROP_I_RESULT messages: None, property convergences, or all status changes 59
8862 1
8863 1 46 9 seq_map_x 1 0 0 0 0 0 -1 -1 4 none 4 none 28 none zero one bestmatch safe -1 -1 38 Internal Var to track is map X enabled 59
8864 1
8865 1 47 14 seq_map_x_curr 1 0 0 0 0 0 -1 -1 4 none 4 none 28 none zero one bestmatch safe -1 -1 38 Internal Var to track is map X enabled 59
8866 1
8867 1 48 9 seq_map_u 1 0 0 0 0 0 -1 -1 4 none 4 none 28 none zero one bestmatch safe -1 -1 45 Internal Var to track is map undriven enabled 59
8868 1
8869 1 49 14 seq_map_u_curr 1 0 0 0 0 0 -1 -1 4 none 4 none 28 none zero one bestmatch safe -1 -1 45 Internal Var to track is map undriven enabled 59
8870 1
8871 1 50 28 seq_custom_solve_script_file 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 48 Provides a file name with custom recipe for SEQ. 59
8872 1
8873 1 51 16 seq_flow_version 1 0 0 0 0 0 -1 -1 2 v3 2 v3 11 v1 v2 v3 v4 -1 -1 46 Controls the version of the SEQ orchestration. 59
8874 1
8875 1 52 16 seq_grid_options 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 30 Provides grid options for SEQ. 59
8876 1
8877 1 53 18 seq_grid_copy_logs 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 22 Copy logs from workers 59
8878 1
8879 1 54 15 seq_sim_options 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 45 Provides options to simulation in SEQ recipe. 59
8880 1
8881 1 55 18 seq_solver_options 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 42 Provides options to solvers in SEQ recipe. 59
8882 1
8883 1 56 25 seq_decompose_save_prefix 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
8884 1
8885 1 57 23 seq_decompose_save_path 1 0 0 0 0 0 -1 -1 1 . 1 . 0  -1 -1 0  59
8886 1
8887 1 58 12 seq_prop_app 1 0 0 0 0 0 -1 -1 2 fv 2 fv 6 fv seq -1 -1 0  59
8888 1
8889 1 59 13 seq_flow_type 1 0 0 0 0 0 -1 -1 5 split 5 split 18 normal split phase -1 -1 0  59
8890 1
8891 1 60 15 seq_prev_recipe 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
8892 1
8893 1 61 17 dashboard_project 1 1 0 0 0 0 -1 -1 10 defaultPrj 10 defaultPrj 0  -1 -1 37 The project name for Formal Dashboard 59
8894 1
8895 1 62 15 dashboard_block 1 1 0 0 0 0 -1 -1 10 defaultBlk 10 defaultBlk 0  -1 -1 35 The block name for Formal Dashboard 59
8896 1
8897 1 63 16 dashboard_design 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 36 The design name for Formal Dashboard 59
8898 1
8899 1 64 16 fsv_flow_version 1 0 0 0 0 0 -1 -1 2 v3 2 v3 8 v1 v2 v3 -1 -1 46 Controls the version of the FSV orchestration. 59
8900 1
8901 1 65 16 fxp_flow_version 1 0 0 0 0 0 -1 -1 2 v3 2 v3 8 v1 v2 v3 -1 -1 46 Controls the version of the FXP orchestration. 59
8902 1
8903 1 66 17 fusa_flow_version 1 0 0 0 0 0 -1 -1 2 v3 2 v3 8 v1 v2 v3 -1 -1 47 Controls the version of the FuSa orchestration. 59
8904 1
8905 1 67 13 fusa_run_mode 0 0 0 0 0 0 -1 -1 10 structural 10 structural 33 structural control observe detect -1 -1 34 Determines the FuSa checking mode. 59
8906 1
8907 1 68 21 fusa_structural_point 1 0 0 0 0 0 -1 -1 7 observe 7 observe 25 observe detect structural -1 -1 40 Controls the way Fusa Structural is run. 59
8908 1
8909 1 69 10 fml_effort 0 0 0 0 0 0 -1 -1 7 default 7 default 84 default easy high bounded bug_hunting discovery bitlevel_hard no_decompose_expensive -1 -1 44 Specifies formal orchestration effort level. 59
8910 1
8911 1 70 12 fml_orc_eval 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 41 Debug command for FV backend to evaluate. 59
8912 1
8913 1 71 27 fml_export_eprediction_data 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 39 Location to save profiling information. 59
8914 1
8915 1 72 23 fml_cc_structural_check 0 0 0 0 0 0 -1 -1 4 path 4 path 14 path none full -1 -1 285 Control the structural check in connectivity checks.
   none - switch off the structural traversal.
   full - structural traversal for enable-destination path as well as the source-destination path.
   path - this is default. It will check for the source-destination path connectivity. 59
8916 1
8917 1 73 19 fml_cc_check_prefix 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 66 Control the check name in connectivity checks by adding a prefix.
 59
8918 1
8919 1 74 14 fml_old_server 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 50 the name of yoda server for caching and dashboard. 59
8920 1
8921 1 75 21 fml_caching_s3_bucket 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 46 Configure the S3 bucket to be used for caching 59
8922 1
8923 1 76 21 fml_caching_extra_key 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 35 the extra key for database storage. 59
8924 1
8925 1 77 22 fml_caching_local_save 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 25 directory for local save. 59
8926 1
8927 1 78 23 fml_caching_local_reuse 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 26 directory for local reuse. 59
8928 1
8929 1 79 20 fml_effort_switch_to 1 0 0 0 0 0 -1 -1 0  0  25 bughunting high discovery -1 -1 58 To which effort level to switch from current effort level. 59
8930 1
8931 1 80 26 fml_lp_constraint_strategy 1 0 0 0 0 0 -1 -1 7 disable 7 disable 14 enable disable -1 -1 72 LP constraints will try to neutralize the isolation and retention cells. 59
8932 1
8933 1 81 24 fml_hier_instance_prefix 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 38 instance path name w.r.t. root module. 59
8934 1
8935 1 82 29 fml_impl_hier_instance_prefix 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 45 instance path name w.r.t. root module (impl). 59
8936 1
8937 1 83 23 seq_map_array_delimiter 1 0 0 0 0 0 -1 -1 3 []_ 3 []_ 0  -1 -1 15 array delimiter 59
8938 1
8939 1 84 23 seq_map_file_auto_regex 1 0 0 0 0 0 -1 -1 25 \[([a-zA-Z]+[^][]*)\] .\1 25 \[([a-zA-Z]+[^][]*)\] .\1 0  -1 -1 40 automatic renaming rule for mapping file 59
8940 1
8941 1 85 22 fml_max_time_per_fault 0 0 0 0 0 0 -1 -1 3 12H 3 12H 0  -1 -1 164 Limit time of exploration of each fault in high effort to specified time. Negative time means no limit.
Units in seconds(S), minutes(M) or hours(H) (e.g. 37M, 12H). 59
8942 1
8943 1 86 20 fml_fta_flow_version 1 0 0 0 0 0 -1 -1 2 v3 2 v3 0  -1 -1 32 FTA flow version - v1, v2 and v3 59
8944 1
8945 1 87 17 fml_fta_run_state 1 0 0 0 0 0 -1 -1 3 all 3 all 13 lw all LW ALL -1 -1 36 Controls the states to be run in FTA 59
8946 1
8947 1 88 26 fml_fta_lightweight_recipe 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 31 Lightweight recipe for FTA flow 59
8948 1
8949 1 89 24 fml_trace_explore_glopts 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 50 Internal. Pass options for Galil in trace explore. 59
8950 1
8951 1 90 30 fml_cov_exclude_unr_from_score 1 0 0 0 0 0 -1 -1 7 default 7 default 0  -1 -1 58 Excludes unreachable coverage goals from score computation 59
8952 1
8953 1 91 31 fml_cov_score_computation_scope 1 0 0 0 0 0 -1 -1 7 default 7 default 0  -1 -1 41 Sets scope for coverage score computation 59
8954 1
8955 1 92 34 fml_fta_enable_const_prop_activate 1 0 0 0 0 0 -1 -1 7 default 7 default 0  -1 -1 76 Enables constant propagation during structural analysis for fault activation 59
8956 1
8957 1 93 16 fpv_flow_version 1 0 0 0 0 0 -1 -1 2 v6 2 v6 17 v1 v2 v3 v4 v5 v6 -1 -1 46 Controls the version of the FPV orchestration. 59
8958 1
8959 1 94 19 fpv_bh_flow_version 1 0 0 0 0 0 -1 -1 2 v2 2 v2 5 v1 v2 -1 -1 58 Controls the version of the FPV bug-hunting orchestration. 59
8960 1
8961 1 95 12 fml_orc_mode 1 0 0 0 0 0 -1 -1 7 default 7 default 18 aggressive default -1 -1 47 Controls the strategy of the FPV orchestration. 59
8962 1
8963 1 96 16 frv_flow_version 1 0 0 0 0 0 -1 -1 2 v3 2 v3 11 v2 v3 v4 v5 -1 -1 46 Controls the version of the FRV orchestration. 59
8964 1
8965 1 97 15 cc_flow_version 1 0 0 0 0 0 -1 -1 2 v3 2 v3 8 v2 v3 v4 -1 -1 45 Controls the version of the CC orchestration. 59
8966 1
8967 1 98 16 fca_flow_version 1 0 0 0 0 0 -1 -1 2 v3 2 v3 8 v1 v2 v3 -1 -1 46 Controls the version of the FCA orchestration. 59
8968 1
8969 1 99 21 fusa_fca_flow_version 1 0 0 0 0 0 -1 -1 2 v3 2 v3 8 v1 v2 v3 -1 -1 76 Controls the version of FCA orchestration used in FUSA controllability flow. 59
8970 1
8971 1 100 24 formal_core_flow_version 1 0 0 0 0 0 -1 -1 2 v2 2 v2 8 v1 v2 v3 -1 -1 54 Controls the version of the formal core orchestration. 59
8972 1
8973 1 101 23 fml_lpf_power_signalset 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 61 <Power Domain Name>,<Power Down Signal> colon separated list. 59
8974 1
8975 1 102 21 fml_cov_alt_hier_file 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 148 Supplies tool with an alternate path for the hier_file to be procesed when fml_cov_override_db_opt is false and simulation hier file is inaccesible. 59
8976 1
8977 1 103 16 fml_license_mode 0 1 0 0 0 0 -1 -1 9 fml_elite 6 fml_fv 35 fml_fv fml_ultra fml_base fml_elite -1 -1 20 Formal license mode. 59
8978 1
8979 1 104 27 fml_incr_bind_simon_options 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 95 Allow passing a simon option file during incremental bind in add_sva_property and bind_checker. 59
8980 1
8981 1 105 15 seq_latch_scope 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 42 Seq latch scope for latch instrumentation. 59
8982 1
8983 1 106 28 fml_property_extension_clock 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 159 Clock override to be used for property extension (default is property clock). This must be a user specified clock signal created with the create_clock command. 59
8984 1
8985 1 107 23 fml_lp_query_prefix_top 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 80 String to be prefixed before the top in the output of lp related query commands. 59
8986 1
8987 1 108 24 fml_lp_query_replace_top 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 65 String to replace top in the output of lp related query commands. 59
8988 1
8989 1 109 14 fml_enable_abs 0 0 0 0 0 0 -1 -1 7 default 7 default 0  -1 -1 30 Enables automatic abstraction. 59
8990 1
8991 1 110 33 fml_delay_property_checking_clock 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 113 Clock to be used with fml_delay_property_checking. If unspecified, the formal reference clock is used by default. 59
8992 1
8993 1 111 25 fml_cond_proven_status_on 0 0 0 0 0 0 -1 -1 3 off 3 off 19 off vacuity witness -1 -1 240 Enables 'conditionally proven' property status.
'off' - disabled
'vacuity' - 'non_vacuous' vacuity status is required for 'proven' overall property status
'witness' - 'covered' witness status is required for 'proven' overall property status 59
8994 1
8995 1 112 28 fml_cc_proven_vacuity_status 0 0 0 0 0 0 -1 -1 12 inconclusive 12 inconclusive 38 inconclusive nonvacuous condnonvacuous -1 -1 67 Allows user to configure proven vacuity status on abstracted model. 59
8996 1
8997 1 113 27 fml_parent_signoff_fpv_task 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 64 Sets the parent FPV task from where compute_signoff was invoked. 59
8998 1
8999 1 114 22 fusa_no_progress_limit 0 0 0 0 0 0 -1 -1 2 -1 2 -1 0  -1 -1 155 Skip fault if there is no progress for the specified time limit. Negative time means no limit.
Units in seconds(S), minutes(M) or hours(H) (e.g. 37M, 12H). 59
9000 1
9001 1 115 21 seq_no_progress_limit 0 0 0 0 0 0 -1 -1 2 -1 2 -1 0  -1 -1 155 Skip proof if there is no progress for the specified time limit. Negative time means no limit.
Units in seconds(S), minutes(M) or hours(H) (e.g. 37M, 12H). 59
9002 1
9003 1 116 24 fusa_default_post_recipe 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 55 A post sub-recipe to try after original default recipe. 59
9004 1
9005 1 117 20 seq_use_bit_rewrites 1 0 0 0 0 0 -1 -1 4 none 4 none 25 none def med heavy expert -1 -1 34 Type of bit rewrites to use in SEQ 59
9006 1
9007 1 118 20 seq_ubh_bit_rewrites 1 0 0 0 0 0 -1 -1 4 none 4 none 25 none def med heavy expert -1 -1 38 Type of rewrites to use for UBH in SEQ 59
9008 1
9009 1 119 15 seq_base_solver 1 0 0 0 0 0 -1 -1 4 orig 4 orig 45 orig heavy bughunter okm_7 okm_7u expert ext2 -1 -1 25 Base solver to use in SEQ 59
9010 1
9011 1 120 19 seq_ubh_base_solver 1 0 0 0 0 0 -1 -1 5 heavy 5 heavy 45 orig heavy bughunter okm_7 okm_7u expert ext2 -1 -1 33 Base solver to use for UBH in SEQ 59
9012 1
9013 1 121 12 seq_ubh_mode 1 0 0 0 0 0 -1 -1 4 high 4 high 20 none low high oracle -1 -1 38 Upfront bug hunting mode to use in SEQ 59
9014 1
9015 1 122 15 seq_ubh_timeout 1 0 0 0 0 0 -1 -1 2 1H 2 1H 0  -1 -1 100 Time limit for SEQ upfront bug hunting.
Units in seconds(S), minutes(M) or hours(H) (e.g. 37M, 12H). 59
9016 1
9017 1 123 22 seq_ubh_approx_timeout 1 0 0 0 0 0 -1 -1 3 17M 3 17M 0  -1 -1 117 Approx Time limit per cycle for SEQ upfront bug hunting.
Units in seconds(S), minutes(M) or hours(H) (e.g. 37M, 12H). 59
9018 1
9019 1 124 14 seq_bh_options 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 42 Options for bug hunting engines in SEQ App 59
9020 1
9021 1 125 17 seq_cg_ref_prefix 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 41 Set the reference prefix for clock gating 59
9022 1
9023 1 126 15 seq_bh_hit_type 1 0 0 0 0 0 -1 -1 7 longest 7 longest 14 longest random -1 -1 41 Bughunting counter example trace hit type 59
9024 1
9025 1 127 22 fml_fta_alt_config_dir 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 107 Specify alternate directory path from where to pick up certitude_config.cer, certitude_hdl_files.cer files. 59
9026 1
9027 1 128 12 fusa_fcc_opt 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 76 Specify options to be passed with Fault Campaign Compiler for SFF based flow 59
9028 1
9029 1 129 29 fml_cov_signoff_analysis_type 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 115 Sets the current analysis type so that the appropriate anotations can be saved in the respective coverage database. 59
9030 1
9031 1 130 18 fml_lw_coi_oc_time 1 0 0 0 0 0 -1 -1 2 5M 2 5M 0  -1 -1 153 Limit deadcode analysis during COI analysis to specified time. Negative time means no limit.
Units in seconds(S), minutes(M) or hours(H) (e.g. 37M, 12H). 59
9032 1
9033 1 131 26 fml_cov_auto_scaling_level 1 0 0 0 0 0 -1 -1 7 default 7 default 0  -1 -1 80 Enables automatic scaling up of COV app. Supported levels are low, default, high 59
9034 1
9035 1 132 19 fta_max_proven_time 1 0 0 0 0 0 -1 -1 3 12H 3 12H 0  -1 -1 119 Limit time of exploration of proven FPV properties in FTA.
Units in seconds(S), minutes(M) or hours(H) (e.g. 37M, 12H). 59
9036 1
9037 1 133 20 fta_max_inconcl_time 1 0 0 0 0 0 -1 -1 3 24H 3 24H 0  -1 -1 125 Limit time of exploration of inconclusive FPV properties in FTA.
Units in seconds(S), minutes(M) or hours(H) (e.g. 37M, 12H). 59
9038 1
9039 1 134 16 fta_seq_dbg_inst 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 80 Instance(s) to be used for generating checkers for doing observability analysis. 59
9040 1
9041 1 135 24 fusa_engine_timeout_list 1 0 0 0 0 0 -1 -1 12 300 900 1800 12 300 900 1800 0  -1 -1 66 Specify the timeout list for the FuSa engines in the flow mode v3. 59
9042 1
9043 1 136 14 fv_waivers_dir 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 34 Keeping backup of all waiver files 59
9044 1
9045 1 137 22 fvorc_s6_time_per_call 1 0 0 0 0 0 -1 -1 4 120S 4 120S 0  -1 -1 131 Limit userorc s6 call to specified time. Negative time means no limit.
Units in seconds(S), minutes(M) or hours(H) (e.g. 37M, 12H). 59
9046 1
9047 1 138 24 fvorc_s6_length_per_call 1 0 0 0 0 0 -1 -1 2 10 2 10 0  -1 -1 55 Call userorc s6 on traces greater than specified length 59
9048 1
9049 1 139 18 fvorc_effort_order 1 0 0 0 0 0 -1 -1 3 seq 3 seq 0  -1 -1 54 Order of execution of userorc and the specified effort 59
9050 1
9051 1 140 26 fvorc_include_effort_level 1 0 0 0 0 0 -1 -1 5 false 5 false 0  -1 -1 35 Include effort level to the userorc 59
9052 1
9053 1 141 26 fml_enable_auto_concurrent 0 1 0 0 0 0 -1 -1 0  0  0  -1 -1 393 If turned on, automatically convert immediate properties of the usage specified to concurrent properties based on the reference clock.
Options are 'default', 'all' or a space-separated list of 'assert', 'assume', and/or 'cover' such as 'assume cover'. 'default' is 'assert cover'.
Applied globally when the formal model is built.
See 'fvedit -concurrent' and 'fvedit -immediate_to_concurrent'. 59
9054 1
9055 1 142 18 fusa_save_fdb_incr 1 1 0 0 0 0 -1 -1 2 1H 2 1H 0  -1 -1 145 Saves results incrementally in FDB when Formal analysis is ongoing.
Units in minutes(M) or hours(H) (e.g. 10M, 12H). Minimum value should be 10M. 59
9056 1
9057 1 143 18 fca_incr_excl_time 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 81 Controls the timestamp to call save exclusion functionality in incremental mode.  59
9058 1
9059 1 144 15 fml_signoff_dir 1 0 0 0 0 0 -1 -1 14 vcf_signoff_db 14 vcf_signoff_db 0  -1 -1 59 Stores the value of the signoff_db option to signoff_check. 59
9060 1
9061 1 145 20 fta_auto_scale_level 1 0 0 0 0 0 -1 -1 7 default 7 default 12 default high -1 -1 38 Specifies FTA auto_scale effort level. 59
9062 1
9063 1 146 20 fca_on_the_fly_model 1 0 0 0 0 0 -1 -1 2 v1 2 v1 0  -1 -1 37 FCA on the fly model version - v1, v2 59
9064 1
9065 1 147 20 fta_fault_effort_low 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 47 FTA fault set to be instrumented in low effort. 59
9066 1
9067 1 148 20 fta_fault_effort_med 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 50 FTA fault set to be instrumented in medium effort. 59
9068 1
9069 1 149 21 fta_fault_effort_high 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 48 FTA fault set to be instrumented in high effort. 59
9070 1
9071 1 150 17 fv_debug_save_dir 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 38 directory to save orc_perf_debug data. 59
9072 1
9073 1 151 18 seq_e6_base_solver 1 0 0 0 0 0 -1 -1 5 heavy 5 heavy 45 orig heavy bughunter okm_7 okm_7u expert ext2 -1 -1 25 Base solver for e6 engine 187 0 59
9074 2
9075 2 0 24 fml_conflict_check_depth 0 0 0 0 0 0 2 2 0  0  0  -1 -1 53 Check for conflicting constraints upto a given depth. 59
9076 2
9077 2 1 30 fml_cc_separate_inout_handling 1 0 0 0 0 0 2 2 0  0  0  0 2 181 0 - old flow with 1 CC graph for all src/dest signals1 - separate CC graphs for each inout src/dest signal + 1 for others2 - 1 CC graph for all inout src/dest signals + 1 for others 59
9078 2
9079 2 2 29 fml_cc_snip_source_and_enable 1 0 0 0 0 0 1 1 0  0  0  0 2 106 0 - old flow with NO snipping1 - Snip source for each property2 - Snip source and enable for each property 59
9080 2
9081 2 3 27 fml_multi_path_flow_version 1 0 0 0 0 0 0 0 0  0  0  0 1 53 0 - old flow using nldm1 - New flow using boost graph 59
9082 2
9083 2 4 28 fml_skip_lower_depth_msg_ext 1 0 0 0 0 0 3 3 0  0  0  0 3 183 When 1, do not send BMC_DEPTH messages to tw client if any higher depth message already sent. When 2, combine proven, falsified and solvetime messages at the end. When 3, both enabled 59
9084 2
9085 2 5 32 fml_progress_db_reduce_msg_level 1 0 0 0 0 0 0 0 0  0  0  0 15 531 Control which messages to store in progress reporting DB. It is treated as a bit-vector.  Value 0 (all bits 0) - allow all messages Bit 1 set - disallow all messages.  Bit 2 set - disallow job related messages. report_fml_jobs will not work Bit 3 set - disallow engine related messages. report_fml_engines will not work. Successful engine will not be tracked in propDB/GUI. Depth vs time graphs wont be available. Bit 4 set - disallow host related messages. report_fml_hosts will not work. Grid worker graphs will not be available. 59
9086 2
9087 2 6 23 fml_deadend_check_depth 0 0 0 0 0 0 50 50 0  0  0  -1 -1 86 Control the max depth for a deadend, that is, do not report deadends of longer length. 59
9088 2
9089 2 7 24 fml_jobs_alert_threshold 0 0 0 0 0 0 30 30 0  0  0  0 100 52 Threshold to control printing of job alert messages. 59
9090 2
9091 2 8 28 fml_jobs_alert_init_num_jobs 1 0 0 0 0 0 8 8 0  0  0  1 2147483647 73 Number of completed jobs at which we start checking for alert situations. 59
9092 2
9093 2 9 19 fml_cc_autobbox_log 0 0 0 0 0 0 0 0 0  0  0  0 3 388 Auto Black Box logging level0 - No Debug Logs1 - Module level log. cc_modules.txt and cc_bbox_modules.txt are dumped2 - Module and instance level log. cc_modules.txt, cc_bbox_modules.txt,cc_instances.txt and cc_bbox_instancees.txt are dumped3 - Module, instance and signal level log. cc_modules.txt, cc_bbox_modules.txt,cc_instances.txt, cc_bbox_instances.txt and cc_signal.txt are dumped 59
9094 2
9095 2 10 28 fml_cc_extraction_batch_size 1 0 0 0 0 0 0 0 0  0  0  0 2147483647 346 Break sources and destinations in groups to extract connections incrementallyControl the number of source destination pairs to run at once0 - Run all connection extractions at once'n' - Split connection extraction in groups of n source X total destination pairs in case of collections or instances and n 1 X 1 source destination pairs for signals 59
9096 2
9097 2 11 19 fml_bughunting_mode 1 0 0 0 0 0 0 0 0  0  0  0 10 60 The handle to control different modes of bug hunting effort. 59
9098 2
9099 2 12 19 fml_bh_display_path 1 0 0 0 0 0 0 0 0  0  0  0 1 35 Display path in bug hunting reports 59
9100 2
9101 2 13 20 fml_bh_display_phase 1 0 0 0 0 0 20 20 0  0  0  -1 2147483647 74 Display selected hits whose phase is greater than equal to specified phase 59
9102 2
9103 2 14 11 fml_he_mode 1 0 0 0 0 0 0 0 0  0  0  0 100 53 The handle to control different modes of high effort. 59
9104 2
9105 2 15 21 worker_script_version 1 0 0 0 0 0 0 0 0  0  0  0 2 39 Version of script that invokes workers. 59
9106 2
9107 2 16 12 gridmem_mode 1 0 0 0 0 0 1 1 0  0  0  0 100 63 Control orchestration of multiple grids with increasing memory. 59
9108 2
9109 2 17 12 fml_vwr_mode 1 0 0 0 0 0 -1 -1 0  0  0  -1 31 76 The handle to specify which vacuity and witness inference rules are enabled. 59
9110 2
9111 2 18 17 fml_learn_verbose 1 0 0 0 0 0 0 0 0  0  0  0 10 65 Controls the verbocity of messages during check_fv in learn mode. 59
9112 2
9113 2 19 23 fml_caching_inv_handler 1 0 0 0 0 0 1 1 0  0  0  0 1 78 Different modes of invariant handling in RMA. Possible values 0, 1. Default 0. 59
9114 2
9115 2 20 19 fml_upfront_timeout 1 0 0 0 0 0 1 1 0  0  0  -1 10000 57 The timeout to use to wait for workers when a run starts. 59
9116 2
9117 2 21 12 fml_apt_mode 1 0 0 0 0 0 0 0 0  0  0  0 2147483647 61 Set apt mode to select backend heuristic (0-2^31). Default 0. 59
9118 2
9119 2 22 12 fml_oct_mode 1 0 0 0 0 0 1977 1977 0  0  0  0 2047 84 Set oct mode to select backend heuristic with octopus solver (0-2047). Default 1977. 59
9120 2
9121 2 23 13 fml_oct_point 1 0 0 0 0 0 9 9 0  0  0  1 30 64 Set oct point to select the range of oct-mode (1-30). Default 9. 59
9122 2
9123 2 24 20 fml_worker_threshold 1 0 0 0 0 0 1 1 0  0  0  -1 10000 64 Minimum number of workers to activate many-worker orchestration. 59
9124 2
9125 2 25 27 fml_worker_cpuload_warn_pct 0 0 0 0 0 0 120 120 0  0  0  0 1000 103 Generate a warning if load per core percentage on any worker hosts exceed the given value. Default: 120 59
9126 2
9127 2 26 26 fml_worker_memory_warn_pct 0 0 0 0 0 0 98 98 0  0  0  0 1000 100 Generate a warning if used memory percentage on any worker hosts exceed the given value. Default: 98 59
9128 2
9129 2 27 24 fml_num_worker_rand_seed 1 0 0 0 0 0 0 0 0  0  0  -1 -1 68 The number of workers to use random seed in bug hunting effort mode. 59
9130 2
9131 2 28 27 fml_deadend_check_maxcycles 0 0 0 0 0 0 500 500 0  0  0  -1 -1 67 Control the total number of cycles for which deadend engine is run. 59
9132 2
9133 2 29 30 fml_deadend_check_max_deadends 0 0 0 0 0 0 20 20 0  0  0  -1 -1 37 Max number of deadends to search for. 59
9134 2
9135 2 30 29 fml_formal_core_verbose_level 0 0 0 0 0 0 1 1 0  0  0  0 2 45 Print messages as formal core gets generated. 59
9136 2
9137 2 31 21 fml_icm_explore_depth 1 0 0 0 0 0 1 1 0  0  0  1 -1 25 Control the depth for ICM 59
9138 2
9139 2 32 13 fml_max_trace 0 0 0 0 0 0 1 1 0  0  0  -1 -1 98 The number of unique counter-examples will be limited to this number for each falsified assertion. 59
9140 2
9141 2 33 11 fml_min_unk 0 0 0 0 0 0 0 0 0  0  0  -1 -1 77 The call check_fv will terminate after this amount of unknowns being reached. 59
9142 2
9143 2 34 19 fml_max_proof_depth 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 40 Set the specified maximum bounded depth. 59
9144 2
9145 2 35 27 fml_tw_delay_exit_countdown 1 0 0 0 0 0 -1 -1 0  0  0  0 2147483647 113 Maximum delay allowed to merge invariant from last proven job before exiting TW backend. (1 countdown == 0.1 sec) 59
9146 2
9147 2 36 23 fml_learn_nfs_wait_time 1 0 0 0 0 0 10 10 0  0  0  -1 -1 50 Set NFS wait time for files related to learn mode. 59
9148 2
9149 2 37 19 fml_invalidate_mode 1 0 0 0 0 0 0 0 0  0  0  0 1 0  59
9150 2
9151 2 38 13 seq_bmc_depth 0 0 0 0 0 0 100 100 0  0  0  2 100000 47 Provides the upper bound for BMC in SEQ recipe. 59
9152 2
9153 2 39 19 seq_root_cause_size 0 0 0 0 0 0 6 6 0  0  0  0 100 50 Provides the max size of the SEQ root cause groups 59
9154 2
9155 2 40 22 seq_timeout_multiplier 1 0 0 0 0 0 1 1 0  0  0  1 -1 63 This value is used to increase the timeout for each engine call 59
9156 2
9157 2 41 18 seq_conflict_limit 1 0 0 0 0 0 150000 150000 0  0  0  -1 -1 54 Provides a deterministic conflict limit for SEQ recipe 59
9158 2
9159 2 42 19 seq_decompose_depth 1 0 0 0 0 0 6 6 0  0  0  0 100000 60 Provides a upper bound BMC for decompose step in SEQ recipe. 59
9160 2
9161 2 43 20 seq_decompose_effort 1 0 0 0 0 0 2 2 0  0  0  2 10 58 Provides an effort level for decompose step in SEQ recipe. 59
9162 2
9163 2 44 18 seq_resource_limit 1 0 0 0 0 0 3600 3600 0  0  0  -1 -1 55 Provides a deterministic resource limit for SEQ recipe. 59
9164 2
9165 2 45 16 seq_sim_maxcycle 1 0 0 0 0 0 300 300 0  0  0  -1 -1 70 Provides an upper bound to number of simulation cycles for SEQ recipe. 59
9166 2
9167 2 46 15 seq_trim_effort 1 0 0 0 0 0 2 2 0  0  0  2 10 40 Provides an effort level for SEQ recipe. 59
9168 2
9169 2 47 30 seq_decompose_refine_threshold 1 0 0 0 0 0 0 0 0  0  0  0 -1 55 Minimum number of splits to induce an eager refinement. 59
9170 2
9171 2 48 16 seq_dynamic_rate 1 0 0 0 0 0 1 1 0  0  0  1 -1 89 The ratio of inconlusive goals to requested workers to control the dynamic orchestration. 59
9172 2
9173 2 49 14 seq_mem_abs_bw 1 0 0 0 0 0 512 512 0  0  0  0 -1 54 Provides the starting bitwidth for memory abstraction. 59
9174 2
9175 2 50 15 seq_mult_abs_bw 1 0 0 0 0 0 8 8 0  0  0  0 -1 58 Provides the starting bitwidth for multiplier abstraction. 59
9176 2
9177 2 51 14 seq_add_abs_bw 1 0 0 0 0 0 8 8 0  0  0  0 -1 53 Provides the starting bitwidth for adder abstraction. 59
9178 2
9179 2 52 14 seq_sub_abs_bw 1 0 0 0 0 0 8 8 0  0  0  0 -1 58 Provides the starting bitwidth for subtractor abstraction. 59
9180 2
9181 2 53 14 seq_div_abs_bw 1 0 0 0 0 0 8 8 0  0  0  0 -1 55 Provides the starting bitwidth for divider abstraction. 59
9182 2
9183 2 54 14 seq_mod_abs_bw 1 0 0 0 0 0 8 8 0  0  0  0 -1 55 Provides the starting bitwidth for modulus abstraction. 59
9184 2
9185 2 55 18 seq_counter_abs_bw 1 0 0 0 0 0 8 8 0  0  0  0 -1 55 Provides the starting bitwidth for counter abstraction. 59
9186 2
9187 2 56 27 seq_decompose_explore_depth 1 0 0 0 0 0 8 8 0  0  0  0 100000 49 The depth to explore during decompose to find CEX 59
9188 2
9189 2 57 24 seq_grid_idle_time_limit 0 0 0 0 0 0 14400 14400 0  0  0  0 -1 50 Provides the idle time limit for each grid worker. 59
9190 2
9191 2 58 28 seq_map_command_config_flags 1 0 0 0 0 0 0 0 0  0  0  0 2147483647 57 Used to mark the changes of SEQ command and configuration 59
9192 2
9193 2 59 24 seq_save_proofs_interval 1 0 0 0 0 0 300 300 0  0  0  0 -1 43 Interval in seconds between two save proofs 59
9194 2
9195 2 60 25 seq_send_monitor_interval 1 0 0 0 0 0 5 5 0  0  0  0 -1 44 Interval in seconds between two host updates 59
9196 2
9197 2 61 24 seq_send_maxmem_interval 1 0 0 0 0 0 120 120 0  0  0  0 -1 50 Interval in seconds between two max memory updates 59
9198 2
9199 2 62 24 seq_decompose_time_limit 1 0 0 0 0 0 0 0 0  0  0  0 -1 44 Approximate time limit for Decompose for SEQ 59
9200 2
9201 2 63 17 seq_verbose_level 0 0 0 0 0 0 2 2 0  0  0  0 2 43 Verbosity level for check_fv in SEQ/FXP app 59
9202 2
9203 2 64 15 seq_debug_level 1 0 0 0 0 0 0 0 0  0  0  0 2 42 Debug level for check_fv in SEQ based Apps 59
9204 2
9205 2 65 17 fsv_verbose_level 0 0 0 0 0 0 2 2 0  0  0  0 2 39 Verbosity level for check_fv in FSV app 59
9206 2
9207 2 66 21 fsv_max_num_casesplit 0 0 0 0 0 0 10 10 0  0  0  0 100 33 Max number of parallel casesplits 59
9208 2
9209 2 67 21 fsv_bbox_conn_version 0 0 0 0 0 0 1 1 0  0  0  1 2 65 Controls the version of the connectivity analysis of fsv_blackbox 59
9210 2
9211 2 68 21 fsv_bbox_impl_version 0 0 0 0 0 0 1 1 0  0  0  1 2 67 Controls the version of the implementation of the secure blackboxes 59
9212 2
9213 2 69 14 fsv_bb_version 1 0 0 0 0 0 1 1 0  0  0  1 2 68 Controls the version of the formal modeling of the secure blackboxes 59
9214 2
9215 2 70 17 fca_incr_excl_pct 1 1 0 0 0 0 0 0 0  0  0  1 100 118 Controls the percentage value for coverage goals completion to call save exclusion functionality in incremental mode.  59
9216 2
9217 2 71 18 fusa_verbose_level 0 0 0 0 0 0 2 2 0  0  0  0 2 40 Verbosity level for check_fv in FuSa app 59
9218 2
9219 2 72 22 fusa_max_num_casesplit 0 0 0 0 0 0 10 10 0  0  0  0 100 33 Max number of parallel casesplits 59
9220 2
9221 2 73 25 fml_exit_percentage_limit 0 0 0 0 0 0 100 100 0  0  0  0 100 66 Terminate check_fv after hitting specified percentage convergence. 59
9222 2
9223 2 74 23 seq_no_progress_timeout 1 0 0 0 0 0 10800 10800 0  0  0  300 -1 115 Automatically refine when there is no progress for the given timeout and less than the specified inconclusive goals 59
9224 2
9225 2 75 25 seq_no_progress_max_goals 1 0 0 0 0 0 0 0 0  0  0  0 -1 115 Automatically refine when there is no progress for the given timeout and less than the specified inconclusive goals 59
9226 2
9227 2 76 21 seq_bughunt_rand_seed 1 0 0 0 0 0 123456 123456 0  0  0  0 -1 28 Random seed for bughunt flow 59
9228 2
9229 2 77 18 seq_minimize_trace 1 0 0 0 0 0 1 1 0  0  0  0 3 58 Minimize CEX traces (none, plain, ternary, ternaryComplex) 59
9230 2
9231 2 78 19 fml_stop_on_failure 0 0 0 0 0 0 0 0 0  0  0  0 -1 62 The number of failures after which check_fv should be stopped. 59
9232 2
9233 2 79 26 fml_cov_fast_active_effort 0 0 0 0 0 0 1 1 0  0  0  1 3 54 Used to specify the active phase effort for FAST mode. 59
9234 2
9235 2 80 23 fml_cov_fast_eot_effort 0 0 0 0 0 0 1 1 0  0  0  1 3 51 Used to specify the EOT phase effort for FAST mode. 59
9236 2
9237 2 81 16 fml_cov_fast_mst 0 0 0 0 0 0 0 0 0  0  0  0 100000 49 Used to pass minimum span of trace for FAST mode. 59
9238 2
9239 2 82 27 fml_max_worker_per_property 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 70 Specify max worker used per property. Use -1 to set unlimited workers. 59
9240 2
9241 2 83 24 fml_worker_stat_interval 1 1 0 0 0 0 3600 3600 0  0  0  0 2147483647 78 Controls the frequency of worker related alerts being printed during check_fv. 59
9242 2
9243 2 84 21 fml_job_stat_interval 1 0 0 0 0 0 300 300 0  0  0  0 2147483647 76 Controls the frequency of showing the statistics of the job that is running. 59
9244 2
9245 2 85 18 fv_debug_save_incr 1 1 0 0 0 0 3600 3600 0  0  0  0 2147483647 64 Controls the frequency of orc_perf_debug alerts during check_fv. 59
9246 2
9247 2 86 24 fml_num_engine_instances 1 0 0 0 0 0 0 0 0  0  0  0 -1 63 Specify number of single goal engine instances active in a run. 59
9248 2
9249 2 87 28 fml_cc_model_reduction_level 1 0 0 0 0 0 1 1 0  0  0  0 1 0  59
9250 2
9251 2 88 25 fml_cc_overabstract_level 1 0 0 0 0 0 4 4 0  0  0  0 4 67 Controls the level of abstraction when fml_cc_overabstract is true. 59
9252 2
9253 2 89 22 fml_cc_bb_struct_check 1 0 0 0 0 0 2 2 0  0  0  0 2 124  0 - Disable bit level structural check.  1 - Enable bit level structural check.  2 - Optimized bit level structural check.  59
9254 2
9255 2 90 23 fml_cc_structural_limit 1 0 0 0 0 0 0 0 0  0  0  -1 2147483647 87 Limit the number of connections extracted during structural phase of generate_cc/gen_cc 59
9256 2
9257 2 91 22 fml_cc_optimized_graph 1 0 0 0 0 0 2 2 0  0  0  0 3 69 Choose which optimized CC Graph Traversal Algorithm will be activated 59
9258 2
9259 2 92 23 fml_cc_max_invalid_path 1 0 0 0 0 0 1000 1000 0  0  0  1 2147483647 82 How many paths containing inout node are allowed to have invalid enable expression 59
9260 2
9261 2 93 17 fml_x_detect_mode 0 0 0 0 0 0 0 0 0  0  0  0 2 109 Specify x-detection mode: 0 for no detection, 1 for all x's excluding inputs, and 2 for all including inputs. 59
9262 2
9263 2 94 17 fml_caching_delta 1 0 0 0 0 0 1800 1800 0  0  0  0 2147483647 37 Runtime delta to update cache server. 59
9264 2
9265 2 95 19 fv_save_rma_db_incr 1 0 0 0 0 0 3600 3600 0  0  0  0 2147483647 31 Runtime delta to save Proof DB. 59
9266 2
9267 2 96 22 fml_caching_save_limit 1 0 0 0 0 0 0 0 0  0  0  0 2147483647 79 Minimum convergence time(in seconds) below which trace files will not be saved. 59
9268 2
9269 2 97 17 fml_rma_auto_type 1 0 0 0 0 0 3 3 0  0  0  0 3 212 Type of RMA auto promotion. 0 (auto-promotion disabled), 1 (disable single-goal unproductive tasks), 2 (disable multi-goal unproductive tasks), 3 (disable both single and multi-goal unproductive tasks). Default 3 59
9270 2
9271 2 98 33 fml_rma_accumulate_historic_trace 1 0 0 0 0 0 0 0 0  0  0  0 2147483647 125 How many historic traces to be stored per property in RMA accumulation v2. Default 0. Means only latest trace will be stored. 59
9272 2
9273 2 99 35 fml_rma_accumulate_trcrank_strategy 1 0 0 0 0 0 1 1 0  0  0  1 1 88 Different strategies for calculating rank(importance) of a trace in RMA accumulation v2. 59
9274 2
9275 2 100 28 fml_enable_replay_in_caching 1 0 0 0 0 0 17 17 0  0  0  0 2147483647 50 Run replay as part of caching/learn orchestration. 59
9276 2
9277 2 101 25 fml_caching_replay_effort 1 0 0 0 0 0 0 0 0  0  0  -1 100 88 Percentage of workers to replay traces in multi-worker orchestration. -1 means disabled. 59
9278 2
9279 2 102 27 fml_caching_replay_capacity 1 0 0 0 0 0 200 200 0  0  0  1 2147483647 69 Maximum number of cex files that can be processed by a single worker. 59
9280 2
9281 2 103 35 fml_caching_trace_batch_replay_size 1 0 0 0 0 0 10 10 0  0  0  0 2147483647 90 The initial batch size for trace replay. A value of 0 will disable trace replay in batches 59
9282 2
9283 2 104 26 fml_isunknown_support_mode 1 0 0 0 0 0 0 0 0  0  0  0 2 143 Treatment for unsupported properties with $isunknown: 0 for drop, 1 for attempt to prove, 2 for attempt to prove and allow false negatives too. 59
9284 2
9285 2 105 32 fml_cc_model_reduction_coi_level 1 0 0 0 0 0 0 0 0  0  0  0 2 0  59
9286 2
9287 2 106 24 fml_cc_debug_show_timing 1 0 0 0 0 0 0 0 0  0  0  0 3 220 Prints time taken logs in different phases for debugging purposes0 - Default, No time related logs1 - Show structural phase timing logs2 - Show functional phase timing logs3 - Show structural+functional phase timing logs 59
9288 2
9289 2 107 26 fml_cc_autobbox_trav_level 1 0 0 0 0 0 3 3 0  0  0  0 3 491 0 - Group based on src and enable. Stop at src, enable. 1 - Disable grouping. One traversal till PI or sequential element.  Works only when no sequential connections are present.2 - Disable grouping. One traversal till PI or sequential element.  Snip end points to get a reduced formal model. Works only when no sequential connections are present.3 - Default flow - For combinational - disable grouping. One traversal till PI or sequential element. For sequential - group based on max depth. 59
9290 2
9291 2 108 25 fml_cc_autobbox_opt_level 1 0 0 0 0 0 2 2 0  0  0  0 2 203 0 - Model reduction traversal does not stop at constants1 - Stop model reduction traversal at constants only for control logic2 - Default Flow - Stop model reduction travsersal at constants for full flow 59
9292 2
9293 2 109 22 fml_gen_cc_max_warning 1 0 0 0 0 0 10000 10000 0  0  0  0 -1 88 Limit the number of warnings reported by report_fv -report_type warning for gen_cc flow. 59
9294 2
9295 2 110 19 fml_fta_lw_no_trace 1 0 0 0 0 0 0 0 0  0  0  0 1 92 Disable (0) or enable (1) functionality preventing trace generation in FTA lightweight state 59
9296 2
9297 2 111 13 fml_fta_depth 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 47 Set the specified depth for doing FTA analysis. 59
9298 2
9299 2 112 30 fml_fta_lw_max_time_percentage 1 0 0 0 0 0 10 10 0  0  0  1 100 56 How much percentage of max time will be given to LW step 59
9300 2
9301 2 113 29 fml_fta_lw_time_percentage_v3 1 0 0 0 0 0 50 50 0  0  0  1 100 68 How much percentage of max time will be given to LW step for v3 flow 59
9302 2
9303 2 114 37 fml_fta_lw_percentage_inconclusive_v3 1 0 0 0 0 0 10 10 0  0  0  1 100 95 How much percentage of max time will be given to LW step incase inconclusive goals are included 59
9304 2
9305 2 115 27 fml_trace_extend_time_limit 0 0 0 0 0 0 30 30 0  0  0  10 -1 111 Specify time limit (seconds) for extending trace on view_trace command.
Default 30 seconds, minimum 10 seconds. 59
9306 2
9307 2 116 27 fml_trace_reeval_time_limit 0 0 0 0 0 0 30 30 0  0  0  10 -1 114 Specify time limit (seconds) for reevaluating trace on view_trace command.
Default 30 seconds, minimum 10 seconds. 59
9308 2
9309 2 117 17 fml_max_pdc_bytes 1 1 0 0 0 0 7500000 7500000 0  0  0  1000 9900000 199 Specify maximum number of bytes for the property data communication stream. This is for internal use.
Default 7.5 MB (7500000 bytes), minimum is 1000 bytes (for testing) and maximum is 9900000 bytes. 59
9310 2
9311 2 118 23 fml_max_pdc_line_length 1 1 0 0 0 0 95000000 95000000 0  0  0  10 1073741824 187 Specify maximum length of lines in the property data communication stream. This is for internal use.
Default 95 MB (95000000 bytes), minimum is 10 bytes (for testing) and maximum is 1 GB. 59
9312 2
9313 2 119 23 seq_rst_cnt_uninit_spec 1 0 0 0 0 0 2 2 0  0  0  0 3 69 Specify the reset constraint type for uninitialized registers in Spec 59
9314 2
9315 2 120 27 seq_align_mismatch_bitwidth 1 0 0 0 0 0 0 0 0  0  0  0 4 57 Align bits for mismatched bitwidth between Spec and Impl. 59
9316 2
9317 2 121 17 fml_cc_new_recipe 1 0 0 0 0 0 2 2 0  0  0  1 10 35 Control different CC Orchestration. 59
9318 2
9319 2 122 16 seq_rst_cnt_impl 1 0 0 0 0 0 2 2 0  0  0  0 3 69 Specify the reset constraint type for uninitialized registers in Impl 59
9320 2
9321 2 123 27 fml_fcore_on_the_fly_status 1 0 0 0 0 0 0 0 0  0  0  0 3 38 Formal core on-the-fly on goal status. 59
9322 2
9323 2 124 20 seq_x_map_parameter1 1 0 0 0 0 0 1 1 0  0  0  0 1000 44 Algorithm parameter for SEQ X functional map 59
9324 2
9325 2 125 20 seq_x_map_parameter2 1 0 0 0 0 0 2 2 0  0  0  1 100 44 Algorithm parameter for SEQ X functional map 59
9326 2
9327 2 126 23 fml_bounded_resp_absmod 1 1 0 0 0 0 0 0 0  0  0  0 10000 76 Set the threshold for activating the repetition string bounded optimization. 59
9328 2
9329 2 127 18 fml_counter_absmod 1 1 0 0 0 0 40 40 0  0  0  0 10000 76 Set the threshold for activating the repetition string counter optimization. 59
9330 2
9331 2 128 17 fml_svac_encoding 1 1 0 0 0 0 0 0 0  0  0  0 1 120 Experimental: Choose internal automaton encoding, 0 chooses regular, 1 chooses next_owe encoding using invariant method. 59
9332 2
9333 2 129 32 fml_waveform_input_delay_percent 0 0 0 0 0 0 0 0 0  0  0  0 99 86 Delay input transitions in trace waveforms, as a percentage of the system clock period 59
9334 2
9335 2 130 21 fml_clock_reset_debug 1 0 0 0 0 0 0 0 0  0  0  0 3 53 Enable the debug message for clock/reset COI analysis 59
9336 2
9337 2 131 29 fml_property_extension_cycles 0 0 0 0 0 0 0 0 0  0  0  0 99 247 Extend property checking, N cycles for non-converged concurrent safety (non-liveness) properties. (Default 0, no extension). This will apply at the next check_fv for the scheduled properties. Cycles extended are based on the clock of the property. 59
9338 2
9339 2 132 27 fml_delay_property_checking 0 0 0 0 0 0 0 0 0  0  0  0 1000 84 Delay property checking for assertions and covers by the specified number of cycles. 59
9340 2
9341 2 133 25 fml_quiet_trace_max_depth 1 0 0 0 0 0 99 99 0  0  0  0 -1 122 Disable quiet trace for traces with a depth greater than specified. Depth is based on reference clock cycles (default 99). 59
9342 2
9343 2 134 16 fml_perf_monitor 1 1 0 0 0 0 0 0 0  0  0  0 2 92 Monitor specific process (e.g. trace generation) performance. 0 - off, 1 - stream, 2 - bmark 59
9344 2
9345 2 135 14 nldfgsim_debug 1 0 0 0 0 0 0 0 0  0  0  0 5 14 Debug NldfgSim 59
9346 2
9347 2 136 19 fml_cov_max_targets 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 121 The handle to control maximum threshold number of coverage targets. Default value of -1 implies that no threshold is set. 59
9348 2
9349 2 137 30 fml_cond_proven_status_on_enum 1 0 0 0 0 0 0 0 0  0  0  0 2 68 Internal attribute that mirrors fml_cond_proven_status_on as an enum 59
9350 2
9351 2 138 20 seq_sampling_percent 1 0 0 0 0 0 0 0 0  0  0  0 -1 70 Percentage of properties to be used for sampling (0 means no sampling) 59
9352 2
9353 2 139 12 fml_dump_dfg 1 0 0 0 0 0 0 0 0  0  0  0 2 45 Dump the dot files for those intermediate dfg 59
9354 2
9355 2 140 16 fml_bbox_verbose 0 0 0 0 0 0 0 0 0  0  0  0 2 31 Verbosity level for blackboxing 59
9356 2
9357 2 141 15 seq_ubh_percent 1 0 0 0 0 0 30 30 0  0  0  0 -1 63 Percentage of workers to be used for upfront bug hunting in SEQ 59
9358 2
9359 2 142 21 seq_ubh_num_internals 1 0 0 0 0 0 4 4 0  0  0  0 -1 68 Minimum number of inconclusive internal miters to trigger UBH in SEQ 59
9360 2
9361 2 143 14 seq_bh_timeout 1 0 0 0 0 0 7200 7200 0  0  0  0 -1 38 Timeout for bug hunting engines in SEQ 59
9362 2
9363 2 144 21 seq_sm_b_timeout_mult 1 0 0 0 0 0 2 2 0  0  0  0 -1 59 Timeout multiplier for b engines in SEQ Smart orchestration 59
9364 2
9365 2 145 24 seq_sm_sampling_strategy 1 0 0 0 0 0 1 1 0  0  0  1 256 45 Sampling strategy for SEQ Smart orchestration 59
9366 2
9367 2 146 22 fml_lpcc_max_alt_paths 0 0 0 0 0 0 0 0 0  0  0  0 10 89 Maximum number of alternative paths to consider for LPCC in case of malformed properties. 59
9368 2
9369 2 147 19 seq_bh_jobs_percent 1 0 0 0 0 0 2 2 0  0  0  0 -1 55 Percentage of workers to be used for bug hunting in SEQ 59
9370 2
9371 2 148 14 seq_bh_max_cex 1 0 0 0 0 0 20 20 0  0  0  0 -1 54 Maximum number of non-open CEXs for bug hunting in SEQ 59
9372 2
9373 2 149 22 seq_orc_engine_bitmask 1 0 0 0 0 0 0 0 0  0  0  0 -1 57 A bitmask to enable certain features of the orchestration 59
9374 2
9375 2 150 19 fml_lw_coi_oc_depth 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 79 Set the specified maximum bounded depth for deadcode check during COI analysis. 59
9376 2
9377 2 151 21 fml_grid_prefetch_pct 1 0 0 0 0 0 0 0 0  0  0  0 100 50 How much percentage of workers will be prefetched. 59
9378 2
9379 2 152 21 fml_grid_prefetch_pct 1 0 0 0 0 0 0 0 0  0  0  0 100 50 How much percentage of workers will be prefetched. 59
9380 2
9381 2 153 28 fml_grid_backup_prefetch_pct 1 0 0 0 0 0 0 0 0  0  0  0 100 69 How much percentage of workers will be prefetched in the backup grid. 59
9382 2
9383 2 154 15 fml_debug_level 1 0 0 0 0 0 0 0 0  0  0  0 2 45 Dump information into log file for dubugging. 59
9384 2
9385 2 155 13 fta_proven_lw 1 0 0 0 0 0 90 90 0  0  0  1 100 82 How much percentage of max time will be given to LW step for proven FPV properties 59
9386 2
9387 2 156 14 fta_inconcl_lw 1 0 0 0 0 0 10 10 0  0  0  1 100 88 How much percentage of max time will be given to LW step for inconclusive FPV properties 59
9388 2
9389 2 157 28 fml_report_fv_complexity_opt 1 0 0 0 0 0 0 0 0  0  0  0 4 28 Enables optimized traversal. 59
9390 2
9391 2 158 24 fml_auto_scale_task_goal 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 152 The handle to control maximum number of coverage targets per task when auto scale flow is enabled. Default value of -1 implies that no threshold is set. 59
9392 2
9393 2 159 33 fml_sva_assume_to_constants_level 0 0 0 0 0 0 0 0 0  0  0  0 2 376 Consider constant sva assumes as simple constants in the formal model for performance optimization 0 - Old Flow, no optimization - assumptions are handled as normal solver constraints 1 - Perform safety analysis - If all design activity is in the same edge, only then consider this optimization 2 - Bypass safety analysis, assume all constant assumes are intended as constants 59
9394 2
9395 2 160 15 fca_debug_level 1 1 0 0 0 0 0 0 0  0  0  0 5 114 Dump debug related information of Coverage handling on VCS side and the verbosity can be controlled through level. 59
9396 2
9397 2 161 15 fta_debug_level 1 1 0 0 0 0 0 0 0  0  0  0 5 88 Dump debug related information of FTA and the verbosity can be controlled through level. 59
9398 2
9399 2 162 19 signoff_debug_level 1 1 0 0 0 0 0 0 0  0  0  0 5 97 Dump debug related information of Signoff flow and the verbosity can be controlled through level. 59
9400 2
9401 2 163 25 fml_auto_scale_task_count 0 0 0 0 0 0 8 8 0  0  0  8 16 79 The handle to control number of parallel tasks when auto scale flow is enabled. 59
9402 2
9403 2 164 24 fml_auto_scale_line_task 1 0 0 0 0 0 1 1 0  0  0  1 16 112 The handle to control number of parallel tasks for running line coverage metric when auto scale flow is enabled. 59
9404 2
9405 2 165 24 fml_auto_scale_cond_task 1 0 0 0 0 0 1 1 0  0  0  1 16 112 The handle to control number of parallel tasks for running cond coverage metric when auto scale flow is enabled. 59
9406 2
9407 2 166 26 fml_auto_scale_branch_task 1 0 0 0 0 0 1 1 0  0  0  1 16 114 The handle to control number of parallel tasks for running branch coverage metric when auto scale flow is enabled. 59
9408 2
9409 2 167 23 fml_auto_scale_fsm_task 1 0 0 0 0 0 1 1 0  0  0  1 16 111 The handle to control number of parallel tasks for running fsm coverage metric when auto scale flow is enabled. 59
9410 2
9411 2 168 23 fml_auto_scale_tgl_task 1 0 0 0 0 0 1 1 0  0  0  1 16 111 The handle to control number of parallel tasks for running tgl coverage metric when auto scale flow is enabled. 59
9412 2
9413 2 169 22 fml_auto_scale_cg_task 1 0 0 0 0 0 1 1 0  0  0  1 16 110 The handle to control number of parallel tasks for running cg coverage metric when auto scale flow is enabled. 59
9414 2
9415 2 170 27 fml_session_memory_warn_pct 0 1 0 0 0 0 0 0 0  0  0  0 100 86 Warning threshold of memory usage percentage on local machine
Default is 0% (Inactive) 59
9416 2
9417 2 171 32 fusa_generate_progress_step_size 1 0 0 0 0 0 5 5 0  0  0  0 100 90 Print progress status of fusa_generate after hitting each specified percentage completion. 59
9418 2
9419 2 172 20 seq_grid_debug_level 1 0 0 0 0 0 0 0 0  0  0  0 2 39 Enabling grid debug information for SEQ 59
9420 2
9421 2 173 20 seq_sm_apxtbdgt_mult 1 0 0 0 0 0 1 1 0  0  0  1 128 64 The multiplier for approximate budget in SEQ Smart orchestration 59
9422 2
9423 2 174 16 seq_bh_use_ones8 1 0 0 0 0 0 0 0 0  0  0  0 3 32 Use ones8 in bug-hunting for SEQ 59
9424 2
9425 2 175 25 seq_bh_ones8_jobs_percent 1 0 0 0 0 0 5 5 0  0  0  0 -1 34 ones8 worker allocation percentage 59
9426 2
9427 2 176 16 fsv_bh_use_ones8 1 0 0 0 0 0 1 1 0  0  0  0 3 32 Use ones8 in bug-hunting for FSV 59
9428 2
9429 2 177 16 fxp_bh_use_ones8 1 0 0 0 0 0 1 1 0  0  0  0 3 32 Use ones8 in bug-hunting for FXP 59
9430 2
9431 2 178 24 seq_optimize_constraints 1 0 0 0 0 0 0 0 0  0  0  0 2 195 Optimize the constraints by propagation- 
0 - no optimization 
1 - only optimize immediate constraints
2 - immidification of clocked-constraints followed by optimization of immediate constraints. 59
9432 2
9433 2 179 19 seq_mg_dyn_interval 1 0 0 0 0 0 3600 3600 0  0  0  60 -1 121 Timestamp upper bound from launch of a multi-goal engine to monitor progress;
works in tandem with seq_mg_no_progress_to. 59
9434 2
9435 2 180 21 seq_mg_no_progress_to 1 0 0 0 0 0 -1 -1 0  0  0  10 -1 114 Timestamp window to start monitoring progress until seq_mg_dyn_interval;
works in tandem with seq_mg_dyn_interval. 59
9436 2
9437 2 181 18 seq_e1_helper_mode 1 0 0 0 0 0 1 1 0  0  0  0 3 29 E1 engine helper harvest mode 59
9438 2
9439 2 182 29 fusa_save_fdb_incr_percentage 1 1 0 0 0 0 0 0 0  0  0  0 100 90 Saves results incrementally in FDB when specified percentage of formal analysis completed. 59
9440 2
9441 2 183 25 fta_auto_scale_task_count 1 0 0 0 0 0 8 8 0  0  0  1 16 83 The handle to control number of parallel FTA tasks when auto scale flow is enabled. 59
9442 2
9443 2 184 24 fml_auto_scale_threshold 1 0 0 0 0 0 100 100 0  0  0  -1 -1 54 Set the threshold limit for lines dumped in hier file. 59
9444 2
9445 2 185 35 seq_guidance_max_abstract_registers 1 0 0 0 0 0 30 30 0  0  0  0 2147483647 81 Maximum number of registers that can be abstracted with the seq_guidance command. 59
9446 2
9447 2 186 26 seq_bot_multi_jobs_percent 1 0 0 0 0 0 20 20 0  0  0  0 100 61 Percentage of workers used for multigoal jobs in bottom proof 1760957895 0.00000000000000000e+00 0 0 0 0 0 5 34
9448 5 5 -1 -1 3 FTA 0  1 0 0 -1 0 0 0 0 0 42
9449 5 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 44
9450
9451 0 0 0 0 0 0  1 0 0 0 0 0 0 0 0 0 0 0 0
9452 0 0 1 0 3 rst 49
9453 1 0 0 0 0 3 rst -1 0 1 0 1 0 1 1 1 0 3 rst 49 9453 0 0 1 0 3 rst 11 constant_26 0 0 0 0 0 1 0 0
9454 3 0 11 constant_26 43 traffic.chk.assume_continuous_waiting_first 42 traffic.chk.assume_continuous_waiting_main 0 0 0 0 0 0 0 0 0 0 0 34 .internal/formal/reset/reset.xml.0 44 .internal/formal/reset/reset_wave.xml.fsdb.0 4  rst 0  0  0  0 1 0 0 1 0 0 1 0 574 0 59
9455 0
9456 0 0 23 fml_allow_random_clocks 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 65 Controls whether or not random clocks are allowed (default true). 59
9457 0
9458 0 1 25 fv_allow_generated_clocks 0 1 0 0 0 0 -1 -1 0  0  0  -1 -1 119 Allow generated clocks to be treated as a primary clock in formal, otherwise the generated clock is ignored for formal. 59
9459 0
9460 0 2 27 fml_start_clocks_on_posedge 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 82 Controls the initial edge of clocks created without '-initial' or '-waveform' args 59
9461 0
9462 0 3 16 fml_cc_refclk_on 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 291 Enables reference clock in connectivity checks (default true). Different clock frequencies and polarities are not considered during structural checking and auto-bbox flow by default. User needs to turn off this optimization to consider different clock frequencies and polarities in the path. 59
9463 0
9464 0 4 16 fml_cc_seq_latch 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
9465 0
9466 0 5 16 fml_cc_bidir_opt 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
9467 0
9468 0 6 14 fml_cdc_formal 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
9469 0
9470 0 7 29 fml_enable_learn_for_all_apps 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
9471 0
9472 0 8 22 fml_cleanup_learn_data 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
9473 0
9474 0 9 22 fml_disable_lazy_trace 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
9475 0
9476 0 10 20 fml_cache_word_trace 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
9477 0
9478 0 11 26 fml_lpcc_latch_ignore_race 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 100 By default, handle race condition, when isolation is turning ON and source is toggling at same time. 59
9479 0
9480 0 12 40 fml_lpcc_latch_ignore_iso_without_enable 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 105 To handle cases where the clamp is already live when the enable conditions of the connection become true. 59
9481 0
9482 0 13 25 fml_allow_reverse_cc_path 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 103 When true, allows reverse structural check, i.e., checks whether path exists from destination to source 59
9483 0
9484 0 14 22 fml_cc_verify_rst_path 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 31 Enable reset path verification. 59
9485 0
9486 0 15 30 fml_convert_functional_cc_path 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
9487 0
9488 0 16 19 verify_generated_cc 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
9489 0
9490 0 17 26 fml_use_multiple_path_flow 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 88 Use the list_path multi path flow even when the maximum number of paths is provided as 1 59
9491 0
9492 0 18 15 use_generate_cc 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
9493 0
9494 0 19 24 generate_cc_enable_debug 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 38 Enable debug for generate_cc commands. 59
9495 0
9496 0 20 25 fml_cc_process_single_cmd 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 107 Process single generate_cc command at a time even if multiple commands are present before generate_cc -run. 59
9497 0
9498 0 21 34 fml_cc_instance_src_out_to_dest_in 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 102 Extract connections only between output pins of source instance to input pins of destination instance. 59
9499 0
9500 0 22 21 enable_gen_cc_latency 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
9501 0
9502 0 23 32 fml_enable_cc_extraction_latency 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 56 Enables generate_cc connectivity extraction with latency 59
9503 0
9504 0 24 26 fml_cc_enable_common_nldfg 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 90 Temporary fml var - Enables flow with common nldfg layer, not connectivity specific nldfg. 59
9505 0
9506 0 25 30 fml_cc_enable_csv_based_naming 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 156 Supports addition of connections having duplicate names across csv files. Updates connection name to '<csv_filename>__<connection_name>' for identification. 59
9507 0
9508 0 26 18 fml_clk_opt_search 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 73 Temporary fml var - Optimise clk search. Use clk nets instead of names.   59
9509 0
9510 0 27 25 fml_cc_include_sva_script 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
9511 0
9512 0 28 19 fml_cc_overabstract 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 165 Causes CC checkes to perform to use an over-abstracted model. Default is off
Overabstraction only preserves a connected result. An unconnected result may be spurious 59
9513 0
9514 0 29 22 fml_cc_composite_trace 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 242 By default composite trace for connectivity results is off in the CC app tasks.
Setting this variable to true will allow composite trace to be enabled,
but may impact build and trace generation performance for large designs. Default is false. 59
9515 0
9516 0 30 21 fml_cc_witness_gen_on 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 50 Enable witness trace generation for CC properties. 59
9517 0
9518 0 31 21 fml_cc_vacuity_gen_on 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 58 Enable instrumentation of vacuity goals for CC properties. 59
9519 0
9520 0 32 29 fml_cc_structural_prop_verify 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 127 Enable structural verification - For properties that can be verified by structural engine, they need not go in functional phase 59
9521 0
9522 0 33 27 fml_cc_extraction_del_fpdir 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 65 Delete current fpID directory when generate_cc -run is performed. 59
9523 0
9524 0 34 18 cc_ignore_lpa_type 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 67 Ignore lpa_type for all the functional add_cc and load_cc commands. 59
9525 0
9526 0 35 19 cc_extraction_rerun 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 48 Rerun cc extraction with higher structural limit 59
9527 0
9528 0 36 28 cc_extraction_mux_sel_to_out 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 49 Extract connections from mux select to mux output 59
9529 0
9530 0 37 15 cc_reduce_reset 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 109 When enabled, if only combinational connections are present in the setup, create reduced reset.xml for CC App 59
9531 0
9532 0 38 26 fml_conflict_debug_minimal 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 63 Report small (close to minimal) set of conflicting constraints. 59
9533 0
9534 0 39 24 fml_conflict_debug_reset 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 93 Report list of register names  whose reset state which contribute to conflicting constraints. 59
9535 0
9536 0 40 25 fml_deadend_debug_minimal 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 63 Report small (close to minimal) of constraints causing deadend. 59
9537 0
9538 0 41 23 fml_deadend_debug_reset 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 64 Report list of register names  which participate in the deadend. 59
9539 0
9540 0 42 15 fml_icm_explore 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 16 Enable ICM flow. 59
9541 0
9542 0 43 19 fml_bounds_guidance 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 28 Enable bounds guidance flow. 59
9543 0
9544 0 44 28 fml_dfgbuild_cleanup_onerror 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 51 Remove dfg files if dfg build fails (default true). 59
9545 0
9546 0 45 26 fml_dfgbuild_disable_reuse 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 60 Disable reusing the dfg from the previous vp (old behavior). 59
9547 0
9548 0 46 29 fml_dfgbuild_phaseabstraction 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 37 Enable phase abstraction in dfgbuild. 59
9549 0
9550 0 47 25 fml_dfgbuild_use_symlinks 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 75 Use symbolic links rather than copying dfg files for reuse (default false). 59
9551 0
9552 0 48 26 fml_enable_vhdl_bus_checks 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 30 Enables bus check AEP for VHDL 59
9553 0
9554 0 49 17 fml_cov_fast_mode 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 28 Enables FAST mode in VC-FCA. 59
9555 0
9556 0 50 23 fml_enable_assume_proof 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 49 Enables proofs as assumption for subsequent flow. 59
9557 0
9558 0 51 29 fml_cov_ignore_undriven_goals 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 32 Ignores undriven coverage goals. 59
9559 0
9560 0 52 28 fml_cov_underline_cond_exprs 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 74 Underlines the actual condition in the condition coverage goal expression. 59
9561 0
9562 0 53 27 fml_cov_llk_coverage_enable 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 39 When false runs livelock/deadlock only. 59
9563 0
9564 0 54 23 fml_cov_llk_on_register 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 51 When true, it runs only on registers, not on wires. 59
9565 0
9566 0 55 24 fml_enable_verbose_depth 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 51 Enables verbose bounded proof reporting at runtime. 59
9567 0
9568 0 56 15 fml_defer_trace 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 47 Defers trace conversion until CEX is requested. 59
9569 0
9570 0 57 14 fml_falsify_on 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 77 The next call to check_fv will generate (or not) falsifications of assertions 59
9571 0
9572 0 58 14 fml_formal_log 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
9573 0
9574 0 59 23 fml_incremental_summary 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 68 Internal variable to switch between regular and incremental summary. 59
9575 0
9576 0 60 25 fml_incr_expanded_summary 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 72 Internal variable to allow for an expanded incremental summary (global). 59
9577 0
9578 0 61 12 fml_no_trace 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 27 Turns off trace generation. 59
9579 0
9580 0 62 21 fml_trace_compression 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 15 Compress trace. 59
9581 0
9582 0 63 22 fml_seqaig_compression 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 16 Compress seqAig. 59
9583 0
9584 0 64 20 fml_show_worker_stat 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 55 When true, show worker statistics as and when required. 59
9585 0
9586 0 65 17 fml_show_job_stat 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 39 When true, show running job statistics. 59
9587 0
9588 0 66 18 fml_save_load_stat 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 70 When true, save load stats for host whenever there is a worker update. 59
9589 0
9590 0 67 18 fml_show_orch_stat 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 39 When true, show orchestration messages. 59
9591 0
9592 0 68 19 fml_show_orch_level 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 34 Show orchestration level messages. 59
9593 0
9594 0 69 27 fml_enable_perf_diag_alerts 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 46 When true, show performance diagnostic alerts. 59
9595 0
9596 0 70 16 fml_run_rma_only 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 103 Execute rma (rf1,rp1,replay orchestration) only 2nd run on-wards. Normal orchestration will not be run. 59
9597 0
9598 0 71 12 fml_rma_auto 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 81 Some settings will be automatically configured from Tanglewood e.g. extended mode 59
9599 0
9600 0 72 12 fml_rma_done 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 42 When true, print message when RMA is done. 59
9601 0
9602 0 73 15 fml_is_rma_done 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 79 Check whether RMA run is completed or not. When true, completed; otherwise not. 59
9603 0
9604 0 74 18 fml_dac_structural 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 42  Only perform structural isomorphism check 59
9605 0
9606 0 75 26 fml_dac_lockstep_traversal 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 59  Use lock step traversal for isomorphism or multi-traversal 59
9607 0
9608 0 76 22 fml_rma_denali_phase_2 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 31  Enable Denali Phase 2 analysis 59
9609 0
9610 0 77 15 fml_debug_twmgr 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 31 Print TanglewoodMgr debug logs. 59
9611 0
9612 0 78 22 fml_protect_trace_data 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 69 Do not over-write Verification Problem directory if trace data valid. 59
9613 0
9614 0 79 15 fml_quiet_trace 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 93 Generated counter-examples will do extra analysis to minimize unneeded transitions on inputs. 59
9615 0
9616 0 80 28 fml_reset_post_save_checking 0 1 0 0 0 0 -1 -1 0  0  0  -1 -1 92 Enable checking of commands that may impact the initial state if issued post sim_save_reset. 59
9617 0
9618 0 81 24 fml_reset_property_check 0 1 0 0 0 0 -1 -1 0  0  0  -1 -1 171 Enables property checking during reset state generation (sim_run).
Checks properties in the default COV, FPV, and AEP apps.
The value is applied globally across all tasks. 59
9619 0
9620 0 82 22 fml_reset_check_toggle 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 73 Enables property checking during reset on toggle goals. Default is false. 59
9621 0
9622 0 83 27 fml_reset_check_active_task 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 61 Only check goals in the active task for reset property check. 59
9623 0
9624 0 84 25 fml_reset_auto_generation 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 55 Allow auto generation of the initial state at check_fv. 59
9625 0
9626 0 85 31 fml_reset_check_funky_operators 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 66 Allow checking of funky operators at the initial state at sim_run. 59
9627 0
9628 0 86 25 fml_reset_check_huge_nets 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 60 Allow checking of huge nets at the initial state at sim_run. 59
9629 0
9630 0 87 33 fml_reset_read_fsdb_use_slow_find 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 60 Enables findAllNets flow in the sim_set_state -fsdb command. 59
9631 0
9632 0 88 40 fml_reset_read_fsdb_skip_mda_value_check 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 151 Enables skipping of finding the value for rest of mda indexes if value is not found for the first index in the fsdb in the sim_set_state -fsdb command. 59
9633 0
9634 0 89 21 fml_reset_find_driver 0 1 0 0 0 0 -1 -1 0  0  0  -1 -1 74 On create_reset replace the specified net with its (undriven) driving net. 59
9635 0
9636 0 90 43 fml_reset_treat_genblock_separate_hierarchy 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 48 Treats the generate block as separate hierarchy. 59
9637 0
9638 0 91 14 fml_vacuity_on 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 44 Enables vacuity checking for SVA assertions. -1 59
9639 0
9640 0 93 23 fml_unique_enable_check 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 69 Optimisation to create goals for only unique enable expressions in CC 59
9641 0
9642 0 94 20 fml_weak_inout_drive 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 65 Controls whether or not inouts are driven weakly in formal model. 59
9643 0
9644 0 95 14 fml_witness_on 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 52 Enables witness trace generation for SVA assertions. 59
9645 0
9646 0 96 18 fml_rma_ext16_bist 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 61 Compare the status of the properties in the base and RMA run. 59
9647 0
9648 0 97 15 fml_rma_default 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 88 Enable rma by default for FPV and FRV app if ultra license or elite license is provided. 59
9649 0
9650 0 98 30 fml_caching_start_from_scratch 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 65 Wipe out what has been recorded then start learning from scratch. 59
9651 0
9652 0 99 22 fml_caching_reuse_only 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 73 Enable check_fv to re-use the cached results retrieved from cache server. 59
9653 0
9654 0 100 21 fml_caching_save_only 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 50 Enable check_fv to accumulate old and new helpers. 59
9655 0
9656 0 101 21 fml_caching_save_only 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 53 Enable check_fv to store the results to cache server. 59
9657 0
9658 0 102 21 fml_caching_save_prov 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 60 Enable check_fv to store the proven results to cache server. 59
9659 0
9660 0 103 21 fml_caching_save_fals 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 63 Enable check_fv to store the falsified results to cache server. 59
9661 0
9662 0 104 23 fml_caching_ml_platform 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 41 Enable caching to use ML platform servers 59
9663 0
9664 0 105 14 fml_caching_s3 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 45 Enable caching to use any external S3 service 59
9665 0
9666 0 106 25 fml_caching_dir_overwrite 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 53 Enable overwriting of specified dir during learn mode 59
9667 0
9668 0 107 22 fml_caching_task_aware 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 41 Enable caching to use ML platform servers 59
9669 0
9670 0 108 24 fml_effort_switch_enable 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 40 Enable effort switching in orchestration 59
9671 0
9672 0 109 16 seq_map_counters 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 93 Map abstract counters across spec and impl to behave consistently with respect to each other. 59
9673 0
9674 0 110 16 seq_use_regequal 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 33 Use register mappings in backend. 59
9675 0
9676 0 111 18 seq_use_regclasses 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 57 Use advanced mappings instead of only registers mappings. 59
9677 0
9678 0 112 23 seq_use_new_prefix_flow 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 49 Use new prefix searching flow in seqmap/sequnmap. 59
9679 0
9680 0 113 27 seq_split_struct_array_port 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 62 Split struct or array of struct port into individual elements. 59
9681 0
9682 0 114 30 seq_split_multi_dim_array_port 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 108 Split higher dimensions of multi-dimensional primary output or blackbox input port into individual elements. 59
9683 0
9684 0 115 26 seq_split_struct_array_reg 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 66 Split struct or array of struct register into individual elements. 59
9685 0
9686 0 116 29 seq_split_multi_dim_array_reg 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 90 Split higher dimensions of multi-dimensional non struct register into individual elements. 59
9687 0
9688 0 117 23 seq_add_unloaded_assert 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 69 Create assertions on unloaded nets in the default 'map_by_name' flow. 59
9689 0
9690 0 118 22 seq_use_prop_sig_cache 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 127 Enable caching of both valid and invalid signals during property creation in the map_by_name/seq_assert/seq_assume flow in SEQ. 59
9691 0
9692 0 119 27 fv_use_valid_prop_sig_cache 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 72 Enable caching of valid signals looked up during property creation flow. 59
9693 0
9694 0 120 29 fv_use_invalid_prop_sig_cache 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 74 Enable caching of invalid signals looked up during property creation flow. 59
9695 0
9696 0 121 22 fv_infer_syn_read_port 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 91 Enable inferring of synchronous read port on memory inferred by compile memory abstraction. 59
9697 0
9698 0 122 17 seq_compress_logs 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 25 Compress all backend logs 59
9699 0
9700 0 123 24 seq_disable_grid_monitor 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 36 Disable the grid monitoring feature. 59
9701 0
9702 0 124 20 fml_disable_cc_check 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 41 Disable the conflicting constraint check. 59
9703 0
9704 0 125 23 fv_enable_reduced_reset 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 30 Enable creating reduced reset. 59
9705 0
9706 0 126 19 seq_use_interactive 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 59 Use specialized interactive engines for better performance. 59
9707 0
9708 0 127 17 seq_bh_all_proofs 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 31 Use bug hunting for all proofs. 59
9709 0
9710 0 128 23 seq_exclude_patch_trace 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 41 Do not use patched trace for bug hunting. 59
9711 0
9712 0 129 15 seq_use_dynamic 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 51 Use specialized dynamic orc for better performance. 59
9713 0
9714 0 130 20 fml_verbose_grid_log 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 72 Reduces verbosity of grid logs to save disk utilization during check_fv. 59
9715 0
9716 0 131 21 fml_compress_grid_log 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 72 Reduces verbosity of grid logs to save disk utilization during check_fv. 59
9717 0
9718 0 132 23 seq_orch_prune_failures 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 15 Prune failures. 59
9719 0
9720 0 133 14 seq_map_uninit 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
9721 0
9722 0 134 30 seq_run_engines_with_decompose 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
9723 0
9724 0 135 19 seq_map_uninit_curr 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
9725 0
9726 0 136 15 seq_prop_resets 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
9727 0
9728 0 137 16 seq_prop_latches 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
9729 0
9730 0 138 17 seq_use_fullnames 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 52 Use full names instead of internal names for signals 59
9731 0
9732 0 139 18 seq_hide_encrypted 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 43 hide constraints on encypted design objects 59
9733 0
9734 0 140 27 seq_aware_complexity_report 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 44 To enable the cache for SEQ aware complexity 59
9735 0
9736 0 141 20 seq_map_by_name_done 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 58 The flag will be set to true once map_by_name retruns true 59
9737 0
9738 0 142 21 seq_dump_internal_cex 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 47 Dump counter examples for internal equivalences 59
9739 0
9740 0 143 20 seq_no_debug_logfile 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 38 Do not dump debug log file for backend 59
9741 0
9742 0 144 17 seq_send_job_msgs 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 25 Send jobs update messages 59
9743 0
9744 0 145 17 seq_reuse_helpers 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 55 Reuse helpers between different iterations of decompose 59
9745 0
9746 0 146 31 seq_decompose_rewrite_waterfall 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 40 Use waterfall flow for decompose rewrite 59
9747 0
9748 0 147 20 seq_use_fast_rewrite 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 25 Use fast rewrites for SEQ 59
9749 0
9750 0 148 21 seq_use_decompose_sim 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 45 Use simulation while creating decompose model 59
9751 0
9752 0 149 31 seq_use_decompose_partial_words 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 42 Use partial word rewrites during decompose 59
9753 0
9754 0 150 25 seq_use_decompose_explore 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 41 Explore more during decompose to find CEX 59
9755 0
9756 0 151 15 seq_use_new_orc 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 37 Use next generation SEQ orchestration 59
9757 0
9758 0 152 19 seq_use_abstraction 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 36 Use abstraction in SEQ orchestration 59
9759 0
9760 0 153 23 seq_use_mem_abstraction 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 43 Use memory abstraction in SEQ orchestration 59
9761 0
9762 0 154 24 seq_use_mult_abstraction 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 47 Use multiplier abstraction in SEQ orchestration 59
9763 0
9764 0 155 23 seq_use_add_abstraction 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 42 Use adder abstraction in SEQ orchestration 59
9765 0
9766 0 156 23 seq_use_sub_abstraction 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 47 Use subtractor abstraction in SEQ orchestration 59
9767 0
9768 0 157 23 seq_use_div_abstraction 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 44 Use divider abstraction in SEQ orchestration 59
9769 0
9770 0 158 23 seq_use_mod_abstraction 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 44 Use modulus abstraction in SEQ orchestration 59
9771 0
9772 0 159 27 seq_use_counter_abstraction 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 44 Use counter abstraction in SEQ orchestration 59
9773 0
9774 0 160 20 seq_use_dfg_rewrites 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 37 Use DFG rewrites in SEQ orchestration 59
9775 0
9776 0 161 21 seq_use_semantic_absr 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 59 Use semantic refinement of abstraction in SEQ orchestration 59
9777 0
9778 0 162 19 seq_use_abs_filters 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 60 Use pre-defined filters for abstraction in SEQ orchestration 59
9779 0
9780 0 163 22 seq_use_dp_abs_filters 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 69 Use pre-defined filters for datapath abstraction in SEQ orchestration 59
9781 0
9782 0 164 13 seq_use_order 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 45 Use specialized ordering in SEQ orchestration 59
9783 0
9784 0 165 20 seq_use_sanity_check 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 37 Use sanity check in SEQ orchestration 59
9785 0
9786 0 166 28 seq_use_bg_for_critical_jobs 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 33 Use backup grid for critical jobs 59
9787 0
9788 0 167 21 seq_sanitize_grid_opt 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 31 Sanitize the grid option string 59
9789 0
9790 0 168 17 seq_assume_proven 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 28 Use proven goals for helpers 59
9791 0
9792 0 169 16 seq_reduce_goals 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 29 Reduce goals for optimization 59
9793 0
9794 0 170 16 seq_bh_gen_trace 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 43 Generate CEX traces for bughunting actively 59
9795 0
9796 0 171 23 seq_reduce_equivalences 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 30 Remove constraint equivalences 59
9797 0
9798 0 172 19 seq_global_chain_db 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 35 Dump global database for bughunting 59
9799 0
9800 0 173 21 seq_enable_coi_status 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 65 Enable the coi_status and coi_depth attributes for SEQ assertions 59
9801 0
9802 0 174 18 fsv_use_structural 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 29 Use structural checks for fsv 59
9803 0
9804 0 175 17 fsv_use_casesplit 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 32 Use case split technique for fsv 59
9805 0
9806 0 176 27 fsv_use_nox_reset_reduction 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 31 Use nox reset reduction for fsv 59
9807 0
9808 0 177 20 fsv_use_fast_rewrite 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 25 Use fast rewrites for FSV 59
9809 0
9810 0 178 19 fsv_composite_trace 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 35 Dispaly composite cex trace for FSV 59
9811 0
9812 0 179 27 fsv_stopat_const_clkrst_coi 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 110 Stop at the signals in the clock and reset COI analysis provided the signals are constants in the formal model 59
9813 0
9814 0 180 30 fsv_disable_mark_in_clkrst_coi 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 65 Disable the MARK properties if the signals are in clock/reset COI 59
9815 0
9816 0 181 25 fsv_disable_mark_if_const 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 55 Disable the MARK properties if the signals are constant 59
9817 0
9818 0 182 17 fsv_use_dual_mode 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 36 Use the dual mode for security check 59
9819 0
9820 0 183 26 fsv_compute_rootcause_auto 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 59 Compute the rootcause of falsified properties automatically 59
9821 0
9822 0 184 28 fusa_use_nox_reset_reduction 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 32 Use nox reset reduction for fuSa 59
9823 0
9824 0 185 21 fusa_use_one_nox_prop 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 67 Use only one NOX_RESET property for all registers. (Internal Only). 59
9825 0
9826 0 186 23 fusa_structural_obs_det 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 61 Do COI analysis w.r.t. both observation and detection points. 59
9827 0
9828 0 187 34 fusa_disable_new_external_statuses 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 67 Do not use the newly introduced external statuses and status names. 59
9829 0
9830 0 188 33 fusa_disable_new_inconcl_statuses 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 71 Do not use the newly introduced inconclusive statuses and status names. 59
9831 0
9832 0 189 22 fusa_enable_collapsing 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 26 Enables collapsing in FuSa 59
9833 0
9834 0 190 19 fusa_use_structural 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 30 Use structural checks for FuSa 59
9835 0
9836 0 191 22 fusa_control_gen_trace 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 45 Generate trace for FuSa controllability check 59
9837 0
9838 0 192 18 fusa_use_casesplit 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 33 Use case split technique for FuSa 59
9839 0
9840 0 193 21 fusa_skip_fault_prune 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 51 Enables skipping of fault pruning in fault compiler 59
9841 0
9842 0 194 25 fusa_ignore_clk_rst_fault 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 47 Ignores fault on clock and reset signal in FuSa 59
9843 0
9844 0 195 16 fusa_use_new_orc 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 38 Use next generation FuSa orchestration 59
9845 0
9846 0 196 21 fusa_use_fast_rewrite 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 26 Use fast rewrites for FuSa 59
9847 0
9848 0 197 27 fusa_enable_composite_trace 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 59 Enables composite trace (prefixed with reset trace) in FuSa 59
9849 0
9850 0 198 25 fusa_prepend_worklib_name 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 98 Prepend work library to faults and observation/detection points when top design is from a library. 59
9851 0
9852 0 199 32 fusa_constraints_using_fv_assume 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 75 Add constraints in FDB using fvassume instead of set_constant in VC-Formal. 59
9853 0
9854 0 200 27 fusa_enable_fdb_constraints 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 36 Enable ZOIX constraints in VCF-FuSa. 59
9855 0
9856 0 201 22 seq_check_simple_proof 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 54 Use specialized engine to check if the proof is simple 59
9857 0
9858 0 202 25 fml_use_phoenix_e_engines 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 36 Use Phoenix technology for e engines 59
9859 0
9860 0 203 25 fml_use_phoenix_b_engines 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 36 Use Phoenix technology for b engines 59
9861 0
9862 0 204 20 seq_update_save_info 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
9863 0
9864 0 205 25 seq_memory_efficient_flow 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
9865 0
9866 0 206 31 seq_map_ignore_undriven_nonload 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
9867 0
9868 0 207 33 seq_ignore_undriven_internal_port 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
9869 0
9870 0 208 24 seq_map_extended_mapping 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
9871 0
9872 0 209 20 seq_map_instrumented 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 31 Maps instrumented SVA registers 59
9873 0
9874 0 210 30 seq_enable_regequal_refinement 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
9875 0
9876 0 211 20 fml_auto_cleanup_run 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 51 Clean up run after it finishes. Improves disk usage 59
9877 0
9878 0 212 19 fml_cleanup_on_exit 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 88 Cleans up files (those are not needed in next runs) when tool exits. Improves disk usage 59
9879 0
9880 0 213 26 fml_multi_automata_support 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 46 Enables multi-automata support (default true). 59
9881 0
9882 0 214 28 fml_allow_initial_properties 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 37 Allow initial block property support. 59
9883 0
9884 0 215 26 fml_script_vacuity_support 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 63 Enable vacuity generation for script properties (default true). 59
9885 0
9886 0 216 26 fml_display_sva_expression 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 33 Display sva expression in report. 59
9887 0
9888 0 217 29 fml_init_sample_function_regs 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 41 Initialize sample function register to 0. 59
9889 0
9890 0 218 26 fml_write_sva_multi_module 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
9891 0
9892 0 219 23 fml_write_sva_bind_each 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
9893 0
9894 0 220 23 fv_write_sva_user_logic 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 98 Write the logic asociated with user create logic using fvassign/fvlatch/fvregister (default true). 59
9895 0
9896 0 221 15 fml_cc_autobbox 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 200 Enable Fully automatic blackboxing flow (default true). Constraints (fvassume) may be or may not be considered in this flow. If user needs to consider all the constraints, please switch off this flow. 59
9897 0
9898 0 222 20 fml_cc_autobbox_func 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 247 Enable Fully automatic blackboxing flow (default false) without structural checking (only functional). Constraints (fvassume) may be or may not be considered in this flow. If user needs to consider all the constraints, please switch off this flow. 59
9899 0
9900 0 223 22 fml_cc_check_ctrl_path 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 47 Checks full reset and clk logic in control path 59
9901 0
9902 0 224 20 fml_cc_stop_at_latch 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 28 Stop at latch based on depth 59
9903 0
9904 0 225 22 fml_cc_model_reduction 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
9905 0
9906 0 226 25 fml_cc_model_reduction_bb 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
9907 0
9908 0 227 26 fml_cc_model_reduction_opt 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
9909 0
9910 0 228 31 fml_cc_model_reduction_optimise 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 27 Optimise CC model reduction 59
9911 0
9912 0 229 16 fml_orc_blocking 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
9913 0
9914 0 230 20 fml_auto_abstraction 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 70 Enable automatic abstraction for design (set prior to loading design). 59
9915 0
9916 0 231 25 fml_override_abstractions 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
9917 0
9918 0 232 31 fml_cov_enable_unconst_analysis 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 67 Enables identifying unreachables even under unconstrained analysis. 59
9919 0
9920 0 233 27 fml_use_vhdl_generate_style 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
9921 0
9922 0 234 22 fml_enable_fsm_support 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
9923 0
9924 0 235 27 fml_cov_tgl_undriven_as_unr 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 129 Used to classify undriven toggle signals as uncoverable.
By default, undriven toggle signals are reported as covered by the tool. 59
9925 0
9926 0 236 27 fml_cov_tgl_x_driven_as_unr 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 129 Used to classify X driven toggle signals as uncoverable.
By default, X driven toggle signals are reported as covered by the tool. 59
9927 0
9928 0 237 19 fml_fta_read_waiver 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 29 Enables reading waiver in FTA 59
9929 0
9930 0 238 20 fml_fta_heavy_effort 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
9931 0
9932 0 239 13 fml_fta_debug 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 18 Enable debug mode. 59
9933 0
9934 0 240 19 fml_fta_lw_new_fpid 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 64 Forcefully create new fpId directory for FTA light-weight stage. 59
9935 0
9936 0 241 15 fml_fta_use_inv 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 35 Use invariant in heavy weight step. 59
9937 0
9938 0 242 15 fml_fast_sanity 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 46 To enable faster sanity processing step of FTA 59
9939 0
9940 0 243 35 fml_overconstraint_bounded_analysis 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
9941 0
9942 0 244 35 fml_cov_line_cont_assign_as_covered 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
9943 0
9944 0 245 21 fml_svac_script_debug 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
9945 0
9946 0 246 17 fml_navigator_xml 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
9947 0
9948 0 247 26 fml_navigator_check_status 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 42 New check status for testing gui interface 59
9949 0
9950 0 248 29 fml_navigator_parallel_checks 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 32 Allow parallel navigator checks. 59
9951 0
9952 0 249 29 fml_navigator_allow_auto_save 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 64 Allow auto checkpointing while in the navigator. Off by default. 59
9953 0
9954 0 250 30 fml_navigator_conflict_warning 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 104 Print constraint conflicts warning for extending properties or different input scenarios (default true). 59
9955 0
9956 0 251 24 fml_navigator_allow_save 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 90 Hidden variable to allow support of save session while in a navigator task (default true). 59
9957 0
9958 0 252 26 fml_navigator_allow_fvtask 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 99 Hidden variable to allow support of switching to/from navigator tasks using fvtask (default false). 59
9959 0
9960 0 253 23 fml_promote_reset_goals 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 43 Promote reset goals when creating new task. 59
9961 0
9962 0 254 28 fml_perform_fault_activation 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
9963 0
9964 0 255 29 fml_perform_fault_propagation 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
9965 0
9966 0 256 17 fml_fta_enable_pa 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
9967 0
9968 0 257 17 fml_fta_enable_om 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
9969 0
9970 0 258 23 fml_enable_resume_depth 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
9971 0
9972 0 259 17 fml_enable_resume 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 75 Allow checking to resume from where the prior check stopped, when possible. 59
9973 0
9974 0 260 22 fml_fpv_enable_gui_cov 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
9975 0
9976 0 261 35 fml_cov_skip_support_set_extraction 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
9977 0
9978 0 262 21 dashboard_auto_submit 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 39 Automatically submit data to Dashboard. 59
9979 0
9980 0 263 23 fml_broadcast_task_data 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 69 Broadcast task and app data for checking commands on finish (hidden). 59
9981 0
9982 0 264 32 fml_switch_composite_merge_order 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 83 For composite traces, treat the formal fsdb as master and merge reset fsdb into it. 59
9983 0
9984 0 265 27 fml_inject_input_port_fault 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 41 Enable injection of faults at input port. 59
9985 0
9986 0 266 27 fml_inject_stuck_at_x_fault 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 36 Enable injection of StuckAtX faults. 59
9987 0
9988 0 267 28 fml_inject_synch_reset_fault 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 55 Enable injection of faults at synchronous reset blocks. 59
9989 0
9990 0 268 28 fml_add_sync_reset_attribute 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 92 Add simon attribute on synchronous reset signals. Must be specified prior to design compile. 59
9991 0
9992 0 269 25 fml_enable_initial_blocks 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 102 Enable support of initial blocks in rtl compile for formal. Must be specified prior to design compile. 59
9993 0
9994 0 270 18 fml_enable_ndmerge 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 79 Enable support of ndmerge in formal. Must be specified prior to design compile. 59
9995 0
9996 0 271 29 fml_enable_noskipsimmemmodels 0 1 0 0 1 1 -1 -1 0  0  0  -1 -1 109 Enable support of simon option -noSkipSimMemModels in formal. Must be specified prior to read_file/elaborate. 59
9997 0
9998 0 272 30 fml_enable_contfeedbacktolatch 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 94 Enable simon option -contFeedBackToLatch in formal. Must be specified prior to design compile. 59
9999 0
10000 0 273 25 fca_enable_feedback_latch 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 111 Enable simon option -contFeedBackToLatch in formal for coverage app. Must be specified prior to design compile. 59
10001 0
10002 0 274 19 fml_track_loc_reset 0 1 0 0 0 0 -1 -1 0  0  0  -1 -1 40 Track source locations for reset blocks. 59
10003 0
10004 0 275 24 fml_track_loc_reset_cond 0 1 0 0 0 0 -1 -1 0  0  0  -1 -1 44 Track source locations for reset conditions. 59
10005 0
10006 0 276 26 fml_track_loc_const_select 0 1 0 0 0 0 -1 -1 0  0  0  -1 -1 44 Track source locations for constant selects. 59
10007 0
10008 0 277 33 fml_import_fvdisable_covmode_task 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 63 Enables importing disabled coverage goals from parent COV task. 59
10009 0
10010 0 278 22 fml_frv_enable_appmode 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 38 Enables FRV app mode. Default is true. 59
10011 0
10012 0 279 22 fml_adaptive_licensing 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 60 Use adaptive licensing scheme (possible performance impact). 59
10013 0
10014 0 280 25 fml_cc_exact_struct_check 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 79 Enable structural check between src-dest based on exact path delay value/range. 59
10015 0
10016 0 281 23 fml_cc_struct_check_opt 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 154 Enable optimised structural checkDon't do word-level structural verification for same src-dest againDon't do structural verification for iso type lpccprop 59
10017 0
10018 0 282 23 fml_qual_fault_in_fcore 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 48 Enables FTA analysis only inside the formal core 59
10019 0
10020 0 283 19 fml_fta_high_effort 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
10021 0
10022 0 284 21 fml_fta_incr_run_mode 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
10023 0
10024 0 285 20 fml_fta_light_to_seq 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
10025 0
10026 0 286 26 fml_formal_core_on_the_fly 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 73 Enable formal core generation during check_fv for a subset of properties. 59
10027 0
10028 0 287 29 fml_formal_core_otf_all_goals 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 56 Enable formal core generation all goals or only asserts. 59
10029 0
10030 0 288 27 fml_formal_core_incremental 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 52 Enable incremental (bounded) formal core generation. 59
10031 0
10032 0 289 24 fml_formal_core_liveness 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 53 Enable formal core generation on liveness properties. 59
10033 0
10034 0 290 35 fml_formal_core_reduced_constraints 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 70 Enables reduced constraints computation during formal core generation. 59
10035 0
10036 0 291 26 formal_core_cov_functional 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 43 Enable new coverage flow from formal core.  59
10037 0
10038 0 292 16 fml_core_cov_unr 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 72 Show new coverage flow(functional analysis) from formal core as default. 59
10039 0
10040 0 293 22 fml_enable_fsv_appmode 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 38 Enables FSV app mode. Default is true. 59
10041 0
10042 0 294 10 fusa_debug 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 23 show FuSa debug output. 59
10043 0
10044 0 295 21 fusa_no_debug_logfile 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 38 Do not dump debug log file for backend 59
10045 0
10046 0 296 22 fml_enable_fxp_appmode 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 38 Enables FXP app mode. Default is true. 59
10047 0
10048 0 297 23 fml_enable_fusa_appmode 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 40 Enables FUSA app mode. Default is false. 59
10049 0
10050 0 298 28 fml_analyze_propagation_path 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 60 Enables the propagation path analysis for FSV and FXPs' cex. 59
10051 0
10052 0 299 22 fml_enable_dpv_appmode 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 39 Enables DPV app mode. Default is false. 59
10053 0
10054 0 300 21 fml_nox_reset_visible 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 94 Allow the NOX_RESET type properties to show in the reports. Default is false. (Internal Only). 59
10055 0
10056 0 301 20 fml_use_one_nox_prop 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 67 Use only one NOX_RESET property for all registers. (Internal Only). 59
10057 0
10058 0 302 23 fml_fxp_generate_called 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 92 A flag showing whether fxp_generate has been called since the last check_fv (Internal Only). 59
10059 0
10060 0 303 29 fml_fxp_nox_reset_star_issued 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 67 A flag indicating whether fxp_assume -nox -reset * has been issued. 59
10061 0
10062 0 304 28 fml_fxp_enable_auto_generate 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 103 A enabling flag for executing fxp_generate -auto in check_fv if fxp_generate has not been issued before 59
10063 0
10064 0 305 24 fxp_no_duplicate_asserts 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 95 Do not generate duplicated asserts in FXP for signals or part_selects which have been asserted. 59
10065 0
10066 0 306 20 fxp_use_fast_rewrite 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 25 Use fast rewrites for FXP 59
10067 0
10068 0 307 29 fxp_nox_reset_hidden_register 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 37 Create nox_reset for hidden_registers 59
10069 0
10070 0 308 26 fxp_compute_rootcause_auto 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 59 Compute the rootcause of falsified properties automatically 59
10071 0
10072 0 309 12 fml_lp_aware 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 36 Enable LP aware connectivity checks. 59
10073 0
10074 0 310 15 fml_lp_instr_on 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 124 Enable isolation and retention instrumentation with read_upf. Precondition: fml_lp_aware (LP aware connectivity) is enabled. 59
10075 0
10076 0 311 22 fml_lp_constraint_auto 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 100 When fml_lp_aware is enabled in the CC app, automatically generate the LP constraints with read_upf. 59
10077 0
10078 0 312 33 fml_cov_enable_strict_elfile_mode 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 54 Enables strict mode dumping of coverage exclusion file 59
10079 0
10080 0 313 17 fml_x_in_waveform 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 57 Additional option given to dfgsim to show X's in waveform 59
10081 0
10082 0 314 26 fml_enable_bbox_after_elab 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 48 Enable setting blackbox after reading in designs 59
10083 0
10084 0 315 17 fml_gen_rand_seed 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 88 Bug hunting effort mode will use machine date/time information to generate random seeds. 59
10085 0
10086 0 316 32 fml_delete_prop_density_cov_task 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
10087 0
10088 0 317 31 fml_enable_prop_density_cov_map 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 56 Enables mapping of property density to coverage database 59
10089 0
10090 0 318 28 fml_tautology_goal_as_proven 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 84 Enables marking goals which are tautology by design, as proven trivially by the tool 59
10091 0
10092 0 319 20 fml_cov_exclude_bbox 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 48 Excludes blackbox while saving coverage database 59
10093 0
10094 0 320 30 fml_stop_on_vacuous_constraint 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 41 Stop check if vacuous constraint is found 59
10095 0
10096 0 321 30 fml_stop_on_vacuous_constraint 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 62 Stop check if an unreachable witness for a constraint is found 59
10097 0
10098 0 322 25 fml_prop_result_timestamp 0 1 0 0 0 0 -1 -1 0  0  0  -1 -1 60 Include a timestamp in PROP_I_RESULT messages from check_fv. 59
10099 0
10100 0 323 24 fml_prop_info_use_msgmgr 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 135 Use MsgMgr for PROP_I_RESULT messages from check_fv.
Provides full message filtering and recording capabilities, at some overhead cost. 59
10101 0
10102 0 324 32 fml_struct_check_info_use_msgmgr 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 140 Use MsgMgr for STRUCT_CHECK_RESULT messages from load_cc.
Provides full message filtering and recording capabilities, at some overhead cost. 59
10103 0
10104 0 325 37 fml_enable_covers_in_prop_density_cov 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 59 Enables coverage mapping for SV covers for property density 59
10105 0
10106 0 326 17 fml_coi_reduction 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 103 Controls whether formal model is built only for cone-of-influence of properties, including constraints. 59
10107 0
10108 0 327 31 fml_coi_reduction_no_constraint 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 52 Exclude constraint in coi reduction. For debug only. 59
10109 0
10110 0 328 25 fml_merge_equiv_registers 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 92 Merge registers equivalent after reset during the model build. Disabled for SEQ/FXP/FSV/FUSA 59
10111 0
10112 0 329 32 fml_disconnect_multidriven_input 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 83 Disconnect undriven input ports that drive a multiply driven net. Default is false. 59
10113 0
10114 0 330 28 fml_allow_imm_assert_in_func 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 69 Enable the compiling of the immediate assertion in functions or tasks 59
10115 0
10116 0 331 31 fml_enable_utrans_failure_cache 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 40 Enable the cache for svac utrans failure 59
10117 0
10118 0 332 22 fml_svac_rewrite_clock 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 33 Enable the clock rewrite for svac 59
10119 0
10120 0 333 26 fml_svac_rewrite_dis_iff_x 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 48 Enable rewrite of disable iff condition for svac 59
10121 0
10122 0 334 22 fml_svac_bypass_simple 0 1 0 0 1 1 -1 -1 0  0  0  -1 -1 257 By default properties with clocks are compiled using the sva compiler.
  Setting this to true allows simple properties clocked on the posedge of clock to be instrumented directly.
  This allows compatibility with behavior in earlier releases. (default=true) 59
10123 0
10124 0 335 23 fml_fta_inject_priority 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 131 Gives precedence to the inject_fault switch specified with read_file and helps to override the certitude_config.cer file with that. 59
10125 0
10126 0 336 28 fml_cov_tgl_instr_on_the_fly 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 44 Instrument toggle coverage goals on the fly. 59
10127 0
10128 0 337 27 fml_fvdelete_always_save_db 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 77 Save the property database to disk after fvdelete, even without an active GUI 59
10129 0
10130 0 338 30 fml_disable_extend_quiet_trace 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 40 Disable quiet trace for extended traces. 59
10131 0
10132 0 339 24 fml_print_learn_lic_msgs 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
10133 0
10134 0 340 25 fml_cov_enable_branch_cov 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 47 Enable branch coverage when -cov all is passed. 59
10135 0
10136 0 341 28 fml_cov_exclude_missing_else 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 41 Exclude Missing_Else from Branch Coverage 59
10137 0
10138 0 342 29 fml_cov_enable_enum_in_struct 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 26 Enable Enums within struct 59
10139 0
10140 0 343 22 fml_cov_improved_fcore 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 49 Exclude StopNet parameer to improve FCORE Results 59
10141 0
10142 0 344 17 fml_cov_legacy_el 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 35 Enable Legacy Exclusion Saving Flow 59
10143 0
10144 0 345 22 fml_add_fsm_cov_to_fpv 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 42 Adding fsm Coverage Properties to FPV Task 59
10145 0
10146 0 346 21 fml_signoff_dashboard 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 41 Sets to true with compute_signoff command 59
10147 0
10148 0 347 19 cov_exclude_assumes 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 42 Excludes assumes in the coverage database. 59
10149 0
10150 0 348 22 cov_exclude_bb_signals 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 48 Automatically exclude blackbox signals in covdb. 59
10151 0
10152 0 349 21 fml_sss_enable_simple 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
10153 0
10154 0 350 33 fml_inject_deadassign_combo_fault 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 53 Enable injection of DeadAssign faults in combo block. 59
10155 0
10156 0 351 25 fml_send_propdb_on_update 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 82 Enable sending propDB changes as part of update stream in new Verdi property flow. 59
10157 0
10158 0 352 13 fml_pdc_trace 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 39 Enable tracing of PDC Output to stdout. 59
10159 0
10160 0 353 24 fml_pdc_overflow_to_file 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 59 Allow writing PDC overflow data to file rather than stream. 59
10161 0
10162 0 354 28 fml_enable_internal_net_aeps 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 57 Enable AEPs on internal nets, such as coverage registers. 59
10163 0
10164 0 355 32 fml_cov_tgl_signal_legacy_lookup 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 60 Enable the legacy lookup method for coverage toggle signals. 59
10165 0
10166 0 356 20 fml_fta_enable_cover 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 36 Honors cover properties in FTA flow. 59
10167 0
10168 0 357 28 fml_cov_tgl_handle_xinit_val 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 113 Enable a delay of 1 clock cycle while monitoring tgl coverage of sequentials with an 'x' value after reset state. 59
10169 0
10170 0 358 29 fml_fta_cover_sequential_flow 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 36 Honors cover properties in FTA flow. 59
10171 0
10172 0 359 29 fml_fca_enable_bad_code_check 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 151 Allow property filterting using "reason==simplication" which lists trivially uncoverable line and condition goals (found through simple logic rewrite). 59
10173 0
10174 0 360 18 fml_seq_x_func_map 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 40 Enable functional mapping for Xs in SEQ. 59
10175 0
10176 0 361 28 fml_seq_no_invalidate_result 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 32 Do not invalidate result in SEQ. 59
10177 0
10178 0 362 18 fml_grid_job_array 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 35 Enable job array in set_grid_usage. 59
10179 0
10180 0 363 28 fml_grid_navigator_job_array 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 49 Enable job array in set_grid_usage for navigator. 59
10181 0
10182 0 364 9 fml_cloud 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 26 Enable Cloud mode for grid 59
10183 0
10184 0 365 20 seq_latch_sequential 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 42 Insert latches for flip flops and latches. 59
10185 0
10186 0 366 26 fml_cov_par_block_analysis 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 72 Enables extraction and analysis of parent blocks for coverage debug flow 59
10187 0
10188 0 367 22 fca_fcore_after_branch 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 71 Enables extraction and analysis of after branch for coverage debug flow 59
10189 0
10190 0 368 20 fml_cov_signoff_flow 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 72 Set to true in coverage based signoff analysis like OA/BA or Formal core -1 59
10191 0
10192 0 370 26 fml_defer_property_compile 0 1 0 0 0 0 -1 -1 0  0  0  -1 -1 89 Defer compilation of incremental properties until sim/formal model build (default false). 59
10193 0
10194 0 371 27 fml_fta_par_app_high_effort 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 51 Enable high effort level for parent app run of FTA. 59
10195 0
10196 0 372 27 fml_cov_exclude_reset_block 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 46 Excludes reset block from coverage computation 59
10197 0
10198 0 373 22 fml_show_loop_analysis 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 62 Show combinational loop analysis during formal model creation. 59
10199 0
10200 0 374 15 fml_fdc_verbose 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 61 Show instrumented signals in combinational loop design check. 59
10201 0
10202 0 375 24 fml_treat_gclk_as_sysclk 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 54 Treat $global_clock as a system clock (default false). 59
10203 0
10204 0 376 20 fml_lp_aware_allapps 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 32 Allow fml_lp_aware for all apps. 59
10205 0
10206 0 377 25 fml_fta_improved_activate 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 53 Enable new activation flow of FTA for faster analysis 59
10207 0
10208 0 378 15 fml_cov_map_new 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 38 Enable coverage mapping of all signals 59
10209 0
10210 0 379 26 fml_check_raw_signal_write 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 81 Check if snipped or constant (write) signals are read after write signals in RTL. 59
10211 0
10212 0 380 21 fml_ignore_raw_signal 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 95 Ignore snip_driver or set_constant signals that are defined as read after write signals in RTL. 59
10213 0
10214 0 381 26 fml_allow_clocking_changes 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 87 Allow changing clocking after clock generation, and task based clock generator support. 59
10215 0
10216 0 382 29 fml_container_instrumentation 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 62 Instrument all properties and objects into a single container. 59
10217 0
10218 0 383 26 fv_enable_instr_name_cache 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 46 Use name cache for instrumentation name check. 59
10219 0
10220 0 384 35 fml_suppress_zero_depth_aep_failure 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 29 Suppress depth 0 AEP failures 59
10221 0
10222 0 385 17 fml_witness_relax 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 100 Relaxed requirements for the witness, to be used when a regular witness is infinite (default false). 59
10223 0
10224 0 386 21 fml_svac_tech_mapping 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 71 Enable tech mapping of (some) properties to automatons (default false). 59
10225 0
10226 0 387 26 fml_apply_reset_at_powerup 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 41 Apply reset to flops with Lp aware formal 59
10227 0
10228 0 388 17 fml_aep_new_instr 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 41 Enables improved instrumentation for AEP. 59
10229 0
10230 0 389 24 fml_cov_tgl_ignore_reset 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 79 Causes the application to ignore reset signals during toggle coverage analysis. 59
10231 0
10232 0 390 26 fml_cov_cg_consider_weight 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 184 Consider the weigth specification of coverpoint/cross while extracting goals.
No goals would be extracted for a coverpoint/cross having weight = 0, during covergroup coverage analysis. 59
10233 0
10234 0 391 17 fml_cov_x_support 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 44 Enables X-semantic support in Coverage flow. 59
10235 0
10236 0 392 20 fta_use_fast_rewrite 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 25 Use fast rewrites for FTA 59
10237 0
10238 0 393 21 fml_fta_fast_activate 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 34 Enable fast activation flow of FTA 59
10239 0
10240 0 394 19 fml_use_fast_cc_cov 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 41 Use the new high performance cc cov flow. 59
10241 0
10242 0 395 20 fta_infer_cov_status 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 102 Infers the coverage status of a line which has no fault injected  from the status of the parent block. 59
10243 0
10244 0 396 23 fml_x_detect_quiet_fast 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 53 Do quiet and fast x detection (enforced for cov app). 59
10245 0
10246 0 397 25 fml_x_detect_add_01_rails 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 50 Add extra 0/1 rails for more accurate x-detection. 59
10247 0
10248 0 398 28 fml_fta_enable_vacuity_check 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 27 Enable vacuity check in FTA 59
10249 0
10250 0 399 12 fml_svac_cse 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 83 Experimental: Perform Common Subexpression Elimination optimization (default true). 59
10251 0
10252 0 400 21 fml_svac_liveness_opt 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 69 Experimental: Perform Liveness automaton optimization (default true). 59
10253 0
10254 0 401 31 fml_svac_ignore_numstates_limit 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 78 Ignore the limit on number of generated states for a property (default false). 59
10255 0
10256 0 402 37 fml_svac_rewrite_async_reset_liveness 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 78 Do Clock-Rewrite for liveness property with asynchronous reset (default true). 59
10257 0
10258 0 403 28 fml_svac_enable_det_liveness 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 69 Enable generation of deterministic liveness automaton (default true). 59
10259 0
10260 0 404 30 fv_svac_funcprop_oldstyle_name 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 80 Use old naming style for property in function that includes line number in name. 59
10261 0
10262 0 405 22 fusa_enable_new_status 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 30 Enables new sff status in FuSa 59
10263 0
10264 0 406 24 fml_cov_tgl_fast_rewrite 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 56 Enables fast rewrite for toggle metric in coverage flow. 59
10265 0
10266 0 407 24 fml_lpf_reset_at_powerup 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 65 To reset sequential elements at power up in low power aware flow. 59
10267 0
10268 0 408 31 fml_new_cc_cov_enable_modelling 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 84 Enable the new modelling of the signals in the enable expression for compute_cc_cov. 59
10269 0
10270 0 409 23 fml_fta_enable_db_write 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 41 Enables FTA flow to write to certitudeDB. 59
10271 0
10272 0 410 22 fml_fvassume_constants 0 0 0 0 0 1 -1 -1 0  0  0  -1 -1 265 Build simple constant assumptions into the formal model.
  For performance, simple constant assumptions (e.g., fvassume -expr {signal == 0}) are built directly
  into the model. Set this to false to force such assumptions to be handled as normal solver constraints. 59
10273 0
10274 0 411 34 fml_enable_delay_property_checking 0 1 0 0 0 0 -1 -1 0  0  0  -1 -1 182 Enable the fml_delay_property_checking feature. The feature must be enabled at the point when
properties are read/created in order for fml_delay_property_checking to have any effect. 59
10275 0
10276 0 412 26 fml_inject_freeinput_fault 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 37 Enable injection of FreeInput faults. 59
10277 0
10278 0 413 26 fml_connectivity_cons_prop 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 71 Enable the constant propagation in the scope-wise connectivity analysis 59
10279 0
10280 0 414 22 fml_connectivity_snips 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 56 Enable the snips in the scope-wise connectivity analysis 59
10281 0
10282 0 415 30 fml_cov_cg_enable_per_instance 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 107 Enable the coverage option 'per_instance', even if this is not set explicitly in the covergroup definition. 59
10283 0
10284 0 416 24 fml_cov_overwrite_waiver 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 70 When true, disables automatic loading of waiver file in sign off flow. 59
10285 0
10286 0 417 18 fml_enable_fsm_ssd 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 44 When true, it will enable the fsm_ssd checks 59
10287 0
10288 0 418 26 fml_rfc_cc_full_complexity 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 103 Enables full complexity report for CC properties without considering src and enable as the stop points. 59
10289 0
10290 0 419 27 fml_cov_ignore_case_default 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 39 Ignores case default for line coverage. 59
10291 0
10292 0 420 36 fml_frv_enable_array_vendorextension 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 82 Enables support for the 'array' vendor extension in FRV app mode. Default is true. 59
10293 0
10294 0 421 35 fml_fvlp_powerdown_corrupt_seq_clks 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 33 Use clocks to corrupt flip flops. 59
10295 0
10296 0 422 36 fml_fvlp_powerdown_disable_seq_reset 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 54 Disable reset of sequential element during power down. 59
10297 0
10298 0 423 40 fml_fvlp_powerdown_corrupt_all_seq_elems 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 56 Corrupt all flip flops (otherwise, only boundary flops). 59
10299 0
10300 0 424 34 fml_fvlp_powerdown_corrupt_all_spa 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 69 Corrupt input pins with set_port_attributes (will disregard assumes). 59
10301 0
10302 0 425 37 fml_fvlp_debug_friendly_internal_nets 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 87 Use debug friendly internal net names (can cause massive slowdowns with large designs). 59
10303 0
10304 0 426 34 fml_fvlp_all_visible_internal_nets 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 48 Make all internal nets user visbile (for nWave). 59
10305 0
10306 0 427 29 fml_fvlp_ignore_string_params 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 82 Ignore string parameters for the bind_checker to reduce number of module variants. 59
10307 0
10308 0 428 25 fml_fvlp_qlpac_nlp_compat 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 69 Make the instance hierarchical name compatible between QLPAC and NLP. 59
10309 0
10310 0 429 19 fml_fvlp_all_pgpins 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 46 Use extra checks to dump all pg pins in nWave. 59
10311 0
10312 0 430 22 fml_fvlp_cc_post_instr 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 50 Go back to old flow where fvlp_add_cc is required. 59
10313 0
10314 0 431 31 fml_enable_post_fvlp_instrument 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 101 Postpone (cause skipping) of the instrumentation of isolation and retention policies during read_upf. 59
10315 0
10316 0 432 20 fml_fta_cov_new_flow 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 25 Enables new FTA COV flow. 59
10317 0
10318 0 433 36 fml_cov_exclusion_crossfeed_new_flow 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 67 Enables new VCS flow to handle the block when first line is assert. 59
10319 0
10320 0 434 22 fml_fta_enable_cluster 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 28 Enables FTA clustring model. 59
10321 0
10322 0 435 36 fml_enable_prop_density_cov_bittravs 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 58 Enables bit level traversal for property density coverage. 59
10323 0
10324 0 436 35 fml_enable_formal_core_cov_bittravs 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 53 Enables bit level traversal for formal core coverage. 59
10325 0
10326 0 437 28 fml_cov_cg_enable_zcov_debug 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 47 Enables debug messages from the Zcov component. 59
10327 0
10328 0 438 26 enable_const_prop_thru_seq 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 56 Enables the constant propagation through the sequentials 59
10329 0
10330 0 439 33 fml_enable_seqaig_based_signature 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 57 Compute signature of the formal model based on the seqAig 59
10331 0
10332 0 440 31 fml_abstract_arithop_with_const 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 65 Allow abstraction on arithmetic operators with constant operands. 59
10333 0
10334 0 441 26 fml_enable_signoff_bounded 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 35 Enables signoff on bounded results. 59
10335 0
10336 0 442 31 fml_enable_prop_density_for_frv 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 42 Enables property density for FRV app mode. 59
10337 0
10338 0 443 28 fml_lpcc_try_robust_get_info 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 120 For LP CC, try the legacy low power information extractor if the structural check fails to extract required information. 59
10339 0
10340 0 444 19 fml_aep_unique_name 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 40 Enables creation of unique names for AEP 59
10341 0
10342 0 445 27 fml_incremental_bind_bypass 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 147 Bypass adding all previous bind instances to bind_checker compiles. This will limit Verdi to showing only the last incremental bind. Default=false. 59
10343 0
10344 0 446 33 fml_incremental_bind_disable_copy 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 82 Disable copying from an existing hierscope for incremental binding. Default=false. 59
10345 0
10346 0 447 26 fml_incremental_bind_ports 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 96 Add port signals to VCS/Simon incremental module binds using bind_checker command. Default=true. 59
10347 0
10348 0 448 23 fml_bbox_clock_analysis 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 45 Enable the clock COI analysis for blackboxing 59
10349 0
10350 0 449 23 fml_bbox_reset_analysis 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 45 Enable the reset COI analysis for blackboxing 59
10351 0
10352 0 450 27 fml_bbox_use_const_internal 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 87 Use the set_constant delcared over a signal that is inside an instance to be blackboxed 59
10353 0
10354 0 451 17 fml_fta_inst_qual 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 50 Enables instance based fault qualification for FTA 59
10355 0
10356 0 452 27 fml_fta_move_unneeded_files 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 79 Move all unnecessary files of FTA to session log directory <session_name>/logs  59
10357 0
10358 0 453 24 fml_fta_constraint_check 0 1 0 0 0 0 -1 -1 0  0  0  -1 -1 71 Enable identification of constraints which are in the COI of the faults 59
10359 0
10360 0 454 25 seq_mapping_legacy_report 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 59 Enable legacy format report of report_seq_mappings command. 59
10361 0
10362 0 455 30 seq_skip_trivial_mem_abs_props 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 79 Enable skipping the trivially proven properties for compile memory abstractions 59
10363 0
10364 0 456 25 seq_pcfv_isomorphic_check 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 60 Do isomorphic check for clock tree properties in PC-FV flow. 59
10365 0
10366 0 457 26 fml_ignore_latch_retention 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 28 Ignore latches for retention 59
10367 0
10368 0 458 29 fml_enable_ret_generic_output 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 53 Enable UPF_GENERIC_OUTPUT (bitwise) for bind_checker. 59
10369 0
10370 0 459 28 fml_cov_cg_enable_new_naming 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 55 Enables new style naming for SV CG coverage properties. 59
10371 0
10372 0 460 19 fml_auto_clock_mode 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 35 Enable automatic clock inferencing. 59
10373 0
10374 0 461 19 fml_auto_reset_mode 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 35 Enable automatic reset inferencing. 59
10375 0
10376 0 462 33 fml_enable_sign_and_pack_in_types 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 57 Enable signedness and packing information in array types. 59
10377 0
10378 0 463 26 fml_enable_mos_transistors 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 55 Enable accurate handling of nmos/pmos/cmos transistors. 59
10379 0
10380 0 464 25 fml_enable_drive_strength 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 49 Enable drive strength support in formal modeling. 59
10381 0
10382 0 465 37 fml_enable_toplevel_inout_assumptions 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 75 Enable top-level/bbox inout assumptions that avoid multi-driven situations. 59
10383 0
10384 0 466 34 fml_enable_stability_constraint_ps 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 80 Enable support of env stability constraints for bit/part selects (default true). 59
10385 0
10386 0 467 32 fml_formal_stability_constraints 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 111 Enable support of formal stability constraints vs treating as environment stability constraints (default true). 59
10387 0
10388 0 468 22 fv_direct_env_equality 1 0 0 1 0 0 -1 -1 0  0  0  -1 -1 100 Beta 2022.06. Enable instrumentation of environment equality directly into the nldm (default false). 59
10389 0
10390 0 469 17 fml_fta_seq_debug 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 26 Enable FTA SEQ debug mode. 59
10391 0
10392 0 470 18 fml_fta_qual_setup 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 54 Enable user constraints automatically in FTA SEQ mode. 59
10393 0
10394 0 471 20 seq_use_new_rfc_flow 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 47 Enable new flow report of report_fv_complexity. 59
10395 0
10396 0 472 22 fml_signoff_auto_merge 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 102 Enable the auto merge flow in compute signoff where databases of effort levels are merged accordingly. 59
10397 0
10398 0 473 19 fusa_enable_pruning 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 23 Enables pruning in FuSa 59
10399 0
10400 0 474 34 seq_use_legacy_abstraction_mapping 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 42 Enable legacy flow of abstraction mapping. 59
10401 0
10402 0 475 19 fsv_enable_cond_tgl 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 53 Enable the toggle check for the condition expressions 59
10403 0
10404 0 476 19 fxp_enable_cond_tgl 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 53 Enable the toggle check for the condition expressions 59
10405 0
10406 0 477 19 fml_cov_vacuity_unr 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 30 Enable Vacuity unreachability. 59
10407 0
10408 0 478 21 fml_struct_array_free 0 1 0 0 0 0 -1 -1 0  0  0  -1 -1 138 Treat the struct array operator output as a free variable. By default the presence of a struct array operator will be treated as an error. 59
10409 0
10410 0 479 19 fsv_seq_prop_naming 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 44 Follow the property naming convention of SEQ 59
10411 0
10412 0 480 19 fxp_seq_prop_naming 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 44 Follow the property naming convention of SEQ 59
10413 0
10414 0 481 20 fusa_seq_prop_naming 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 44 Follow the property naming convention of SEQ 59
10415 0
10416 0 482 24 fusa_save_ignored_status 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 57 Add NA status when saving the faults which are not found. 59
10417 0
10418 0 483 20 fusa_legacy_sff_flow 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 36 Use fdb under the hood for sff flow. 59
10419 0
10420 0 484 25 fusa_orch_smart_with_seed 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 44 Use the seed approach in the FuSa smart orch 59
10421 0
10422 0 485 28 fml_lp_query_no_bit_blasting 0 1 0 0 0 0 -1 -1 0  0  0  -1 -1 68 To convert bit-blasted signals to word-level for retention elements. 59
10423 0
10424 0 486 32 fml_signoff_high_effort_fta_only 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 69 To only run FTA analysis when running high effort in compute_signoff. 59
10425 0
10426 0 487 34 fml_aep_trivial_continuous_xassign 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 64 To disable creation of trivial continuous AEPs of type x_assign. 59
10427 0
10428 0 488 26 fml_aep_enable_waiver_flow 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 30 To enable waiver flow for AEP. 59
10429 0
10430 0 489 22 seq_use_meta_reasoning 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 42 Use meta reasoning for result propagation. 59
10431 0
10432 0 490 19 seq_dcp_exclude_vwc 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 68 During decompose exclude the vacuity, witness, and cover properties. 59
10433 0
10434 0 491 20 seq_sm_b_timeout_inf 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 63 Make single b3 call infinite timeout in SEQ smart orchestration 59
10435 0
10436 0 492 16 seq_patch_use_mp 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 34 Use workers to patch traces in SEQ 59
10437 0
10438 0 493 19 seq_use_cpu_timeout 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 48 Use cpu time for timeout instead of elapsed time 59
10439 0
10440 0 494 17 fml_cov_hier_both 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 107 To consider -cm_hier file both from input coverage database and that specified with fml_cov_alt_hier_file . 59
10441 0
10442 0 495 39 fml_linearized_counter_jmp_within_range 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 77 Jumps in linearized counter abstraction mode to be within current range only. 59
10443 0
10444 0 496 30 fml_lp_buffer_behav_model_link 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 74 Link in behavioral model for 1 input 1 output cells that have no function. 59
10445 0
10446 0 497 29 fml_enable_coi_deadcode_check 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 47 Enables deadcode check in COI coverage analysis 59
10447 0
10448 0 498 20 fml_enable_lw_coi_oc 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 39 Enables light weight OC in COI analysis 59
10449 0
10450 0 499 31 fml_lpcc_enable_check_wo_policy 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 199 Allow connectivity checks with lpa_type=LPA_CLAMP0_EN/LPA_CLAMP1_EN/LPA_LATCH_EN without any ISO policy association. Isolation sense value is to be interpreted from attributes on the ISO/ELS libcell. 59
10451 0
10452 0 500 31 fml_lpcc_adjust_sense_wo_policy 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 180 For connectivity checks with lpa_type=LPA_CLAMP0_EN/LPA_CLAMP1_EN/LPA_LATCH_EN, adjust the  isolation sense value based on any negations appearing before the ISO/ELS libcell input. 59
10453 0
10454 0 501 34 fml_enable_fcore_cov_across_metric 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 54 Enables mapping of formal core coverage across metrics 59
10455 0
10456 0 502 29 fml_enable_fcore_cov_function 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 56 Enables mapping of formal core coverage in function body 59
10457 0
10458 0 503 26 fml_aep_waiver_flow_legacy 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 33 To enable aep legacy waiver flow. 59
10459 0
10460 0 504 25 fml_aep_waiver_flow_relax 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 32 To enable aep relax waiver flow. 59
10461 0
10462 0 505 23 fusa_multi_failure_mode 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 29 Enables multiple failure mode 59
10463 0
10464 0 506 29 fusa_process_transient_faults 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 38 Retrieve and process transient faults. 59
10465 0
10466 0 507 38 fml_rfc_disable_mem_detection_in_child 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 45 To disable memory detection in child modules. 59
10467 0
10468 0 508 26 fml_rfc_report_reset_state 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 78 To control reporting of reset state for objects in complexity report on verdi. 59
10469 0
10470 0 509 36 fml_rfc_enable_new_counter_detection 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 71 To enable detection and reporting of new counters in complexity report. 59
10471 0
10472 0 510 24 fml_cov_tgl_legacy_instr 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 77 Enables legacy mode of toggle coverage instrumentation for complex data types 59
10473 0
10474 0 511 28 fml_cc_cov_strip_escape_char 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 63 Enables the stripping of escape characters from property names. 59
10475 0
10476 0 512 20 fml_auto_scaling_abs 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 62 Enables abstraction of complex operators in auto scaling flow. 59
10477 0
10478 0 513 26 fml_auto_scaling_reduction 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 45 Enables model reduction in auto scaling flow. 59
10479 0
10480 0 514 18 fml_auto_scale_abs 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 60 Enables abstraction of complex operators in auto scale flow. 59
10481 0
10482 0 515 24 fml_auto_scale_reduction 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 43 Enables model reduction in auto scale flow. 59
10483 0
10484 0 516 28 fml_auto_scaling_tgl_rewrite 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 67 Enables toggle coverage instrumentation rewrite in auto scale flow. 59
10485 0
10486 0 517 31 fml_auto_scale_disable_parallel 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 48 Disables parallel processing in auto scale flow. 59
10487 0
10488 0 518 33 fml_report_fv_complexity_trav_opt 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 40 Enables specific traversal optimization. 59
10489 0
10490 0 519 20 fml_fta_limit_to_cov 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 64 Enabled faults only in lines where coverage properties are there 59
10491 0
10492 0 520 16 fml_cov_coi_flow 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 28 Enabled in COI coverage flow 59
10493 0
10494 0 521 21 fta_disable_clk_fault 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 29 Disables fault in clock logic 59
10495 0
10496 0 522 20 fta_seq_dbg_sub_inst 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 79 Enables generating checkers for doing observability analysisi at sub instances. 59
10497 0
10498 0 523 30 fusa_enable_clk_rst_structural 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 53 Enable FuSa structural analysis for clocks and resets 59
10499 0
10500 0 524 27 fml_aep_use_trailing_genblk 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 77 To enable use of trailing generate block name in the names of AEP properties. 59
10501 0
10502 0 525 34 fml_aep_enable_new_fsmcheck_naming 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 63 To enable extraction of FSM Checks with the new bind mechanism. 59
10503 0
10504 0 526 35 fml_aep_enable_unionlock_with_delay 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 87 To enable extraction of FSM Checks for Unionlock with delay in assumption by one cycle. 59
10505 0
10506 0 527 26 fml_cov_clear_reset_result 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 48 Clears reset property check results in COV flows 59
10507 0
10508 0 528 19 fml_cov_opt_replace 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 45 Replaces cov opt from vcs opt to vcs elab opt 59
10509 0
10510 0 529 20 fml_fta_skip_cm_hier 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 41 Skip considering cm_hier in FTA_SEQ flow. 59
10511 0
10512 0 530 32 fusa_multiple_fault_types_signal 0 1 0 0 1 1 -1 -1 0  0  0  -1 -1 73 Enable creating faults on same signal name when fault class is different. 59
10513 0
10514 0 531 28 fvlp_enable_lib_match_report 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 47 Generate the library match report for lib cell. 59
10515 0
10516 0 532 26 fvlp_enable_pst_constraint 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 28 Generate the pst constraint. 59
10517 0
10518 0 533 22 fvlp_check_combo_logic 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 58 Check the combinational logic for LPA_BASIC property path. 59
10519 0
10520 0 534 23 fml_report_profile_data 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 150 Report profiling information (CPU time, wall time, and peak memory) at specific steps.
false: Profiling turned off (default).
true: Profiling enabled. 59
10521 0
10522 0 535 21 fml_disable_nospecify 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 30 Disables the +nospecify switch 59
10523 0
10524 0 536 28 fvlp_enable_vacuity_creation 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 46 Enable the vacuity creation for LPCC property. 59
10525 0
10526 0 537 28 fvlp_enable_witness_creation 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 46 Enable the witness creation for LPCC property. 59
10527 0
10528 0 538 16 seq_use_apxtbdgt 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 33 Enable approximate budget for SEQ 59
10529 0
10530 0 539 19 seq_use_start_depth 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 51 Use established safe-depth for subsequent bmc calls 59
10531 0
10532 0 540 16 seq_bh_randomize 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 46 Randomize bughunting options in each iteration 59
10533 0
10534 0 541 20 seq_rotate_b_solvers 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 40 Rotate solvers in bmc timeout iterations 59
10535 0
10536 0 542 31 seq_grid_multi_constant_workers 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 50 Use constant number of workers in multi-grid setup 59
10537 0
10538 0 543 21 fml_fta_incr_activate 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 73 Activation analysis will be done even if FTA properties remain unchanged. 59
10539 0
10540 0 544 32 fta_check_fc_all_props_generated 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 67 Checks if formal core has been generated for all proven properties. 59
10541 0
10542 0 545 27 fml_fta_assume_without_expr 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 47 Supports modified fvassumes without expression. 59
10543 0
10544 0 546 17 fml_enable_svaext 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 33 Enables the -assert svaext switch 59
10545 0
10546 0 547 30 signoff_smart_detect_overwrite 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 146 Enable the feature that automatically detects if there have been any changes in the design to decide whether to re-use signoff analysis databases. 59
10547 0
10548 0 548 24 fml_cov_tgl_escaped_name 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 51 Instrument toggle coverage goals for escaped names. 59
10549 0
10550 0 549 27 fml_caching_save_on_the_fly 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 25 Save RMA Data on the fly. 59
10551 0
10552 0 550 31 fml_aep_enable_arith_oflow_1bit 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 72 To enable extraction of arith_oflow AEP properties for 1 bit LHS signal. 59
10553 0
10554 0 551 25 fvlp_disable_net_creation 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 44 Disable the net creation for pst constraint. 59
10555 0
10556 0 552 19 fml_proof_architect 0 1 0 0 0 0 -1 -1 0  0  0  -1 -1 23 Enable Proof Architect. 59
10557 0
10558 0 553 28 fusa_enable_error_no_clk_rst 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 60 Enable checking for the presence of clock and reset signals. 59
10559 0
10560 0 554 39 fusa_disable_bbox_fault_missing_warning 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 66 Disable printing a warning when fault is not found within the net. 59
10561 0
10562 0 555 14 fta_auto_scale 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 31 Enable auto scale flow for FTA. 59
10563 0
10564 0 556 14 fca_auto_scale 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 31 Enable auto scale flow for FCA. 59
10565 0
10566 0 557 22 seq_compute_debug_auto 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 50 Compute the Rootcause path of falsified properties 59
10567 0
10568 0 558 22 seq_use_abs_safe_depth 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 80 Use abstraction reported safe depth as start depth in iterative abstraction flow 59
10569 0
10570 0 559 23 fv_property_check_clock 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 121 Enable/disable a check that will warn if the clock of clocked properties is dependent on a non-clock input or free signal 59
10571 0
10572 0 560 25 fml_cov_tgl_unconn_as_unr 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 59 Used to classify unconnected toggle signals as uncoverable. 59
10573 0
10574 0 561 12 fta_fcore_na 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 55 Force formal core qualification on non_activated fauts. 59
10575 0
10576 0 562 25 fvlp_disable_xmr_creation 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 44 Disable the xmr creation for pst assign net. 59
10577 0
10578 0 563 19 fv_auto_sva_compile 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 57 Automatically add the -sva option to read_file/elaborate. 59
10579 0
10580 0 564 26 fml_bug_hunting_visualizer 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 39 Enables bug-hunting visualizer for FPV. 59
10581 0
10582 0 565 12 seq_rca_path 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 67 Compute the debug information of falsified properties automatically 59
10583 0
10584 0 566 19 seq_use_dev_engines 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 32 Enable engines under development 59
10585 0
10586 0 567 22 seq_force_e1_incrmode2 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 36 Force increment mode 2 for e1 engine 59
10587 0
10588 0 568 17 fv_enable_vcf_nxg 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 33 Enable command consistency mode.
 59
10589 0
10590 0 569 18 fca_save_user_test 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 42 Saves User test name in coverage database. 59
10591 0
10592 0 570 22 fusa_enable_primitives 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 59 Enables handling of primitive names in SFF/FDB in VCF-FuSa. 59
10593 0
10594 0 571 14 flp_pst_in_pnm 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 35 Dump power state tables in the PNM. 59
10595 0
10596 0 572 21 fca_auto_scale_export 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 76 Enables exporting of auto scale results of FCA from children to parent task. 59
10597 0
10598 0 573 14 fta_nxg_waiver 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 47 Enables next generation waiver support for FTA. 152 0 59
10599 1
10600 1 0 17 fml_cov_gen_trace 0 0 0 0 0 0 -1 -1 7 default 7 default 14 default on off -1 -1 412 Configures automatic trace generation for covered coverage goals when check_fv is run in FCA App (COV appmode) where a large number of targets can exist. In most FCA App flows like unreachability analysis, the "default" setting disables trace generation for performance considerations. Use the "on" and "off" settings explicitly to enable or disable trace generation for every covered coverage goal respectively. 59
10601 1
10602 1 1 26 fml_cov_llk_abstract_depth 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
10603 1
10604 1 2 25 fml_cov_llk_abstract_size 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
10605 1
10606 1 3 26 fml_cov_llk_base_abs_depth 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
10607 1
10608 1 4 25 fml_cov_llk_base_abs_size 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
10609 1
10610 1 5 22 fml_cov_llk_max_groups 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
10611 1
10612 1 6 21 fml_cov_llk_max_seeds 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
10613 1
10614 1 7 22 fml_cov_llk_max_states 1 0 0 0 0 0 -1 -1 2 20 2 20 0  -1 -1 49 Set maximum number of states in a livelock group. 59
10615 1
10616 1 8 22 fml_cov_llk_max_traces 1 0 0 0 0 0 -1 -1 1 1 1 1 0  -1 -1 51 Set maximum number of traces for livelock/deadlock. 59
10617 1
10618 1 9 24 fml_cov_llk_trace_enable 1 0 0 0 0 0 -1 -1 9 unlimited 9 unlimited 29 off low medium high unlimited -1 -1 33 Enables livelock/deadlock traces. 59
10619 1
10620 1 10 22 fml_cov_llk_trace_mode 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 29 Livelock/deadlock trace mode. 59
10621 1
10622 1 11 24 fml_cov_llk_reorder_mode 1 0 0 0 0 0 -1 -1 1 1 1 1 0  -1 -1 34 Livelock/deadlock reordering mode. 59
10623 1
10624 1 12 16 fml_cov_llk_mode 1 0 0 0 0 0 -1 -1 8 combined 8 combined 26 bug_hunting proof combined -1 -1 23 Livelock/deadlock mode. 59
10625 1
10626 1 13 14 fml_dump_aiger 1 0 0 0 0 0 -1 -1 4 null 4 null 0  -1 -1 0  59
10627 1
10628 1 14 19 fml_formal_strategy 1 0 0 0 0 0 -1 -1 8 balanced 8 balanced 33 balanced proof_mode bounded_proof -1 -1 0  59
10629 1
10630 1 15 15 fml_bh_save_dir 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
10631 1
10632 1 16 22 fml_cdpl_ipv6_override 1 1 0 0 0 0 -1 -1 7 default 7 default 17 default ipv4 ipv6 -1 -1 120 Controls CDPL usage of IPv4 vs IPv6.
Default use is set according to the vc_static_shell "-use_ipv6" commandline option. 59
10633 1
10634 1 17 13 fml_grid_type 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
10635 1
10636 1 18 16 fml_grid_control 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
10637 1
10638 1 19 12 fml_grid_dir 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
10639 1
10640 1 20 20 fml_grid_config_file 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
10641 1
10642 1 21 25 fml_grid_prefetch_timeout 0 0 0 0 0 0 -1 -1 2 1H 2 1H 0  -1 -1 107 Timeout for the number of workers to prefetch. Units in seconds(S), minutes(M) or hours(H) (e.g. 37M, 12H). 59
10643 1
10644 1 22 20 fml_backup_grid_type 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
10645 1
10646 1 23 23 fml_backup_grid_control 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
10647 1
10648 1 24 19 fml_backup_grid_dir 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
10649 1
10650 1 25 27 fml_backup_grid_config_file 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
10651 1
10652 1 26 23 fml_navigator_grid_type 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
10653 1
10654 1 27 26 fml_navigator_grid_control 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
10655 1
10656 1 28 22 fml_navigator_grid_dir 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
10657 1
10658 1 29 30 fml_navigator_grid_config_file 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
10659 1
10660 1 30 16 fml_cloud_config 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 36 Path to the cloud configuration file 59
10661 1
10662 1 31 19 fml_cur_worker_stat 1 0 0 0 0 0 -1 -1 2 NA 2 NA 0  -1 -1 0  59
10663 1
10664 1 32 11 fml_max_mem 0 0 0 0 0 0 -1 -1 3 8GB 3 8GB 0  -1 -1 109 Limit formal engines to approximately the specified virtual memory usage.
Units are GB or MB (12GB, 12000MB). 59
10665 1
10666 1 33 14 fml_bg_max_mem 1 0 0 0 0 0 -1 -1 3 8GB 3 8GB 0  -1 -1 128 Limit formal engines to approximately the specified virtual memory usage in the backup grid.
Units are GB or MB (12GB, 12000MB). 59
10667 1
10668 1 34 12 fml_max_time 0 0 0 0 0 0 -1 -1 3 12H 3 12H 0  -1 -1 129 Limit check_fv call to specified time. Negative time means no limit.
Units in seconds(S), minutes(M) or hours(H) (e.g. 37M, 12H). 59
10669 1
10670 1 35 23 fml_property_time_limit 0 0 0 0 0 0 -1 -1 2 -1 2 -1 0  -1 -1 142 Limit check_fv call per property to specified time. Negative time means no limit.
Units in seconds(S), minutes(M) or hours(H) (e.g. 37M, 12H). 59
10671 1
10672 1 36 17 debug_cc_max_time 0 0 0 0 0 0 -1 -1 2 1M 2 1M 0  -1 -1 129 Limit debug_cc call to specified time. Negative time means no limit.
Units in seconds(S), minutes(M) or hours(H) (e.g. 37M, 12H). 59
10673 1
10674 1 37 23 fml_progress_time_limit 0 0 0 0 0 0 -1 -1 3 -1H 3 -1H 0  -1 -1 142 Limit check_fv call to specified unproductive time. Negative time means no limit.
Units in seconds(S), minutes(M) or hours(H) (e.g. 37M, 12H). 59
10675 1
10676 1 38 14 fml_coi_method 0 0 0 0 0 0 -1 -1 20 scheduled_properties 20 scheduled_properties 35 scheduled_properties all_properties -1 -1 50 Limit check_fv to run all or scheduled properties. 59
10677 1
10678 1 39 14 fml_orc_tactic 0 0 0 0 0 0 -1 -1 10 prop_check 10 prop_check 0  -1 -1 62 The check_fv call will use the specified orchestration tactic. 59
10679 1
10680 1 40 15 fml_effort_data 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 62 The check_fv call will use the specified orchestration tactic. 59
10681 1
10682 1 41 22 fml_dynamic_orc_tactic 1 0 0 0 0 0 -1 -1 7 default 7 default 0  -1 -1 51 Variable to control dynamic orchestration features. 59
10683 1
10684 1 42 27 fml_navigator_display_msgid 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 85 Display the specified message id while in the Navigator as a pop-up when encountered. 59
10685 1
10686 1 43 26 fml_navigator_ignore_msgid 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 84 Ignore the specified message id while in a Navigator task (does not show in pop-up). 59
10687 1
10688 1 44 20 fml_quiet_trace_mode 1 0 0 0 0 0 -1 -1 7 default 7 default 0  -1 -1 55 Which quiet-trace algorithm to use.  default or unroll. 59
10689 1
10690 1 45 25 fml_prop_result_verbosity 0 1 0 0 0 0 -1 -1 7 changed 7 changed 22 none converged changed -1 -1 97 Verbosity for check_fv PROP_I_RESULT messages: None, property convergences, or all status changes 59
10691 1
10692 1 46 9 seq_map_x 1 0 0 0 0 0 -1 -1 4 none 4 none 28 none zero one bestmatch safe -1 -1 38 Internal Var to track is map X enabled 59
10693 1
10694 1 47 14 seq_map_x_curr 1 0 0 0 0 0 -1 -1 4 none 4 none 28 none zero one bestmatch safe -1 -1 38 Internal Var to track is map X enabled 59
10695 1
10696 1 48 9 seq_map_u 1 0 0 0 0 0 -1 -1 4 none 4 none 28 none zero one bestmatch safe -1 -1 45 Internal Var to track is map undriven enabled 59
10697 1
10698 1 49 14 seq_map_u_curr 1 0 0 0 0 0 -1 -1 4 none 4 none 28 none zero one bestmatch safe -1 -1 45 Internal Var to track is map undriven enabled 59
10699 1
10700 1 50 28 seq_custom_solve_script_file 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 48 Provides a file name with custom recipe for SEQ. 59
10701 1
10702 1 51 16 seq_flow_version 1 0 0 0 0 0 -1 -1 2 v3 2 v3 11 v1 v2 v3 v4 -1 -1 46 Controls the version of the SEQ orchestration. 59
10703 1
10704 1 52 16 seq_grid_options 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 30 Provides grid options for SEQ. 59
10705 1
10706 1 53 18 seq_grid_copy_logs 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 22 Copy logs from workers 59
10707 1
10708 1 54 15 seq_sim_options 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 45 Provides options to simulation in SEQ recipe. 59
10709 1
10710 1 55 18 seq_solver_options 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 42 Provides options to solvers in SEQ recipe. 59
10711 1
10712 1 56 25 seq_decompose_save_prefix 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
10713 1
10714 1 57 23 seq_decompose_save_path 1 0 0 0 0 0 -1 -1 1 . 1 . 0  -1 -1 0  59
10715 1
10716 1 58 12 seq_prop_app 1 0 0 0 0 0 -1 -1 2 fv 2 fv 6 fv seq -1 -1 0  59
10717 1
10718 1 59 13 seq_flow_type 1 0 0 0 0 0 -1 -1 5 split 5 split 18 normal split phase -1 -1 0  59
10719 1
10720 1 60 15 seq_prev_recipe 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
10721 1
10722 1 61 17 dashboard_project 1 1 0 0 0 0 -1 -1 10 defaultPrj 10 defaultPrj 0  -1 -1 37 The project name for Formal Dashboard 59
10723 1
10724 1 62 15 dashboard_block 1 1 0 0 0 0 -1 -1 10 defaultBlk 10 defaultBlk 0  -1 -1 35 The block name for Formal Dashboard 59
10725 1
10726 1 63 16 dashboard_design 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 36 The design name for Formal Dashboard 59
10727 1
10728 1 64 16 fsv_flow_version 1 0 0 0 0 0 -1 -1 2 v3 2 v3 8 v1 v2 v3 -1 -1 46 Controls the version of the FSV orchestration. 59
10729 1
10730 1 65 16 fxp_flow_version 1 0 0 0 0 0 -1 -1 2 v3 2 v3 8 v1 v2 v3 -1 -1 46 Controls the version of the FXP orchestration. 59
10731 1
10732 1 66 17 fusa_flow_version 1 0 0 0 0 0 -1 -1 2 v3 2 v3 8 v1 v2 v3 -1 -1 47 Controls the version of the FuSa orchestration. 59
10733 1
10734 1 67 13 fusa_run_mode 0 0 0 0 0 0 -1 -1 10 structural 10 structural 33 structural control observe detect -1 -1 34 Determines the FuSa checking mode. 59
10735 1
10736 1 68 21 fusa_structural_point 1 0 0 0 0 0 -1 -1 7 observe 7 observe 25 observe detect structural -1 -1 40 Controls the way Fusa Structural is run. 59
10737 1
10738 1 69 10 fml_effort 0 0 0 0 0 0 -1 -1 7 default 7 default 42 default high bug_hunting discovery userorc -1 -1 44 Specifies formal orchestration effort level. 59
10739 1
10740 1 70 12 fml_orc_eval 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 41 Debug command for FV backend to evaluate. 59
10741 1
10742 1 71 27 fml_export_eprediction_data 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 39 Location to save profiling information. 59
10743 1
10744 1 72 23 fml_cc_structural_check 0 0 0 0 0 0 -1 -1 4 path 4 path 14 path none full -1 -1 285 Control the structural check in connectivity checks.
   none - switch off the structural traversal.
   full - structural traversal for enable-destination path as well as the source-destination path.
   path - this is default. It will check for the source-destination path connectivity. 59
10745 1
10746 1 73 19 fml_cc_check_prefix 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 66 Control the check name in connectivity checks by adding a prefix.
 59
10747 1
10748 1 74 14 fml_old_server 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 50 the name of yoda server for caching and dashboard. 59
10749 1
10750 1 75 21 fml_caching_s3_bucket 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 46 Configure the S3 bucket to be used for caching 59
10751 1
10752 1 76 21 fml_caching_extra_key 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 35 the extra key for database storage. 59
10753 1
10754 1 77 22 fml_caching_local_save 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 25 directory for local save. 59
10755 1
10756 1 78 23 fml_caching_local_reuse 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 26 directory for local reuse. 59
10757 1
10758 1 79 20 fml_effort_switch_to 1 0 0 0 0 0 -1 -1 0  0  25 bughunting high discovery -1 -1 58 To which effort level to switch from current effort level. 59
10759 1
10760 1 80 26 fml_lp_constraint_strategy 1 0 0 0 0 0 -1 -1 7 disable 7 disable 14 enable disable -1 -1 72 LP constraints will try to neutralize the isolation and retention cells. 59
10761 1
10762 1 81 24 fml_hier_instance_prefix 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 38 instance path name w.r.t. root module. 59
10763 1
10764 1 82 29 fml_impl_hier_instance_prefix 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 45 instance path name w.r.t. root module (impl). 59
10765 1
10766 1 83 23 seq_map_array_delimiter 1 0 0 0 0 0 -1 -1 3 []_ 3 []_ 0  -1 -1 15 array delimiter 59
10767 1
10768 1 84 23 seq_map_file_auto_regex 1 0 0 0 0 0 -1 -1 25 \[([a-zA-Z]+[^][]*)\] .\1 25 \[([a-zA-Z]+[^][]*)\] .\1 0  -1 -1 40 automatic renaming rule for mapping file 59
10769 1
10770 1 85 22 fml_max_time_per_fault 0 0 0 0 0 0 -1 -1 3 12H 3 12H 0  -1 -1 164 Limit time of exploration of each fault in high effort to specified time. Negative time means no limit.
Units in seconds(S), minutes(M) or hours(H) (e.g. 37M, 12H). 59
10771 1
10772 1 86 20 fml_fta_flow_version 1 0 0 0 0 0 -1 -1 2 v3 2 v3 0  -1 -1 32 FTA flow version - v1, v2 and v3 59
10773 1
10774 1 87 17 fml_fta_run_state 1 0 0 0 0 0 -1 -1 3 all 3 all 13 lw all LW ALL -1 -1 36 Controls the states to be run in FTA 59
10775 1
10776 1 88 26 fml_fta_lightweight_recipe 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 31 Lightweight recipe for FTA flow 59
10777 1
10778 1 89 24 fml_trace_explore_glopts 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 50 Internal. Pass options for Galil in trace explore. 59
10779 1
10780 1 90 30 fml_cov_exclude_unr_from_score 1 0 0 0 0 0 -1 -1 7 default 7 default 0  -1 -1 58 Excludes unreachable coverage goals from score computation 59
10781 1
10782 1 91 31 fml_cov_score_computation_scope 1 0 0 0 0 0 -1 -1 7 default 7 default 0  -1 -1 41 Sets scope for coverage score computation 59
10783 1
10784 1 92 34 fml_fta_enable_const_prop_activate 1 0 0 0 0 0 -1 -1 7 default 7 default 0  -1 -1 76 Enables constant propagation during structural analysis for fault activation 59
10785 1
10786 1 93 16 fpv_flow_version 1 0 0 0 0 0 -1 -1 2 v6 2 v6 17 v1 v2 v3 v4 v5 v6 -1 -1 46 Controls the version of the FPV orchestration. 59
10787 1
10788 1 94 19 fpv_bh_flow_version 1 0 0 0 0 0 -1 -1 2 v2 2 v2 5 v1 v2 -1 -1 58 Controls the version of the FPV bug-hunting orchestration. 59
10789 1
10790 1 95 12 fml_orc_mode 1 0 0 0 0 0 -1 -1 7 default 7 default 18 aggressive default -1 -1 47 Controls the strategy of the FPV orchestration. 59
10791 1
10792 1 96 16 frv_flow_version 1 0 0 0 0 0 -1 -1 2 v3 2 v3 11 v2 v3 v4 v5 -1 -1 46 Controls the version of the FRV orchestration. 59
10793 1
10794 1 97 15 cc_flow_version 1 0 0 0 0 0 -1 -1 2 v3 2 v3 8 v2 v3 v4 -1 -1 45 Controls the version of the CC orchestration. 59
10795 1
10796 1 98 16 fca_flow_version 1 0 0 0 0 0 -1 -1 2 v3 2 v3 8 v1 v2 v3 -1 -1 46 Controls the version of the FCA orchestration. 59
10797 1
10798 1 99 21 fusa_fca_flow_version 1 0 0 0 0 0 -1 -1 2 v3 2 v3 8 v1 v2 v3 -1 -1 76 Controls the version of FCA orchestration used in FUSA controllability flow. 59
10799 1
10800 1 100 24 formal_core_flow_version 1 0 0 0 0 0 -1 -1 2 v2 2 v2 8 v1 v2 v3 -1 -1 54 Controls the version of the formal core orchestration. 59
10801 1
10802 1 101 23 fml_lpf_power_signalset 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 61 <Power Domain Name>,<Power Down Signal> colon separated list. 59
10803 1
10804 1 102 21 fml_cov_alt_hier_file 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 148 Supplies tool with an alternate path for the hier_file to be procesed when fml_cov_override_db_opt is false and simulation hier file is inaccesible. 59
10805 1
10806 1 103 16 fml_license_mode 0 1 0 0 0 0 -1 -1 9 fml_elite 6 fml_fv 35 fml_fv fml_ultra fml_base fml_elite -1 -1 20 Formal license mode. 59
10807 1
10808 1 104 27 fml_incr_bind_simon_options 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 95 Allow passing a simon option file during incremental bind in add_sva_property and bind_checker. 59
10809 1
10810 1 105 15 seq_latch_scope 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 42 Seq latch scope for latch instrumentation. 59
10811 1
10812 1 106 28 fml_property_extension_clock 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 159 Clock override to be used for property extension (default is property clock). This must be a user specified clock signal created with the create_clock command. 59
10813 1
10814 1 107 23 fml_lp_query_prefix_top 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 80 String to be prefixed before the top in the output of lp related query commands. 59
10815 1
10816 1 108 24 fml_lp_query_replace_top 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 65 String to replace top in the output of lp related query commands. 59
10817 1
10818 1 109 14 fml_enable_abs 0 0 0 0 0 0 -1 -1 7 default 7 default 0  -1 -1 30 Enables automatic abstraction. 59
10819 1
10820 1 110 33 fml_delay_property_checking_clock 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 113 Clock to be used with fml_delay_property_checking. If unspecified, the formal reference clock is used by default. 59
10821 1
10822 1 111 25 fml_cond_proven_status_on 0 0 0 0 0 0 -1 -1 3 off 3 off 19 off vacuity witness -1 -1 240 Enables 'conditionally proven' property status.
'off' - disabled
'vacuity' - 'non_vacuous' vacuity status is required for 'proven' overall property status
'witness' - 'covered' witness status is required for 'proven' overall property status 59
10823 1
10824 1 112 28 fml_cc_proven_vacuity_status 0 0 0 0 0 0 -1 -1 12 inconclusive 12 inconclusive 38 inconclusive nonvacuous condnonvacuous -1 -1 67 Allows user to configure proven vacuity status on abstracted model. 59
10825 1
10826 1 113 27 fml_parent_signoff_fpv_task 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 64 Sets the parent FPV task from where compute_signoff was invoked. 59
10827 1
10828 1 114 22 fusa_no_progress_limit 0 0 0 0 0 0 -1 -1 2 -1 2 -1 0  -1 -1 155 Skip fault if there is no progress for the specified time limit. Negative time means no limit.
Units in seconds(S), minutes(M) or hours(H) (e.g. 37M, 12H). 59
10829 1
10830 1 115 21 seq_no_progress_limit 0 0 0 0 0 0 -1 -1 2 -1 2 -1 0  -1 -1 155 Skip proof if there is no progress for the specified time limit. Negative time means no limit.
Units in seconds(S), minutes(M) or hours(H) (e.g. 37M, 12H). 59
10831 1
10832 1 116 24 fusa_default_post_recipe 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 55 A post sub-recipe to try after original default recipe. 59
10833 1
10834 1 117 20 seq_use_bit_rewrites 1 0 0 0 0 0 -1 -1 4 none 4 none 25 none def med heavy expert -1 -1 34 Type of bit rewrites to use in SEQ 59
10835 1
10836 1 118 20 seq_ubh_bit_rewrites 1 0 0 0 0 0 -1 -1 4 none 4 none 25 none def med heavy expert -1 -1 38 Type of rewrites to use for UBH in SEQ 59
10837 1
10838 1 119 15 seq_base_solver 1 0 0 0 0 0 -1 -1 4 orig 4 orig 45 orig heavy bughunter okm_7 okm_7u expert ext2 -1 -1 25 Base solver to use in SEQ 59
10839 1
10840 1 120 19 seq_ubh_base_solver 1 0 0 0 0 0 -1 -1 5 heavy 5 heavy 45 orig heavy bughunter okm_7 okm_7u expert ext2 -1 -1 33 Base solver to use for UBH in SEQ 59
10841 1
10842 1 121 12 seq_ubh_mode 1 0 0 0 0 0 -1 -1 4 high 4 high 20 none low high oracle -1 -1 38 Upfront bug hunting mode to use in SEQ 59
10843 1
10844 1 122 15 seq_ubh_timeout 1 0 0 0 0 0 -1 -1 2 1H 2 1H 0  -1 -1 100 Time limit for SEQ upfront bug hunting.
Units in seconds(S), minutes(M) or hours(H) (e.g. 37M, 12H). 59
10845 1
10846 1 123 22 seq_ubh_approx_timeout 1 0 0 0 0 0 -1 -1 3 17M 3 17M 0  -1 -1 117 Approx Time limit per cycle for SEQ upfront bug hunting.
Units in seconds(S), minutes(M) or hours(H) (e.g. 37M, 12H). 59
10847 1
10848 1 124 14 seq_bh_options 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 42 Options for bug hunting engines in SEQ App 59
10849 1
10850 1 125 17 seq_cg_ref_prefix 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 41 Set the reference prefix for clock gating 59
10851 1
10852 1 126 15 seq_bh_hit_type 1 0 0 0 0 0 -1 -1 7 longest 7 longest 14 longest random -1 -1 41 Bughunting counter example trace hit type 59
10853 1
10854 1 127 22 fml_fta_alt_config_dir 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 107 Specify alternate directory path from where to pick up certitude_config.cer, certitude_hdl_files.cer files. 59
10855 1
10856 1 128 12 fusa_fcc_opt 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 76 Specify options to be passed with Fault Campaign Compiler for SFF based flow 59
10857 1
10858 1 129 29 fml_cov_signoff_analysis_type 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 115 Sets the current analysis type so that the appropriate anotations can be saved in the respective coverage database. 59
10859 1
10860 1 130 18 fml_lw_coi_oc_time 1 0 0 0 0 0 -1 -1 2 5M 2 5M 0  -1 -1 153 Limit deadcode analysis during COI analysis to specified time. Negative time means no limit.
Units in seconds(S), minutes(M) or hours(H) (e.g. 37M, 12H). 59
10861 1
10862 1 131 26 fml_cov_auto_scaling_level 1 0 0 0 0 0 -1 -1 7 default 7 default 0  -1 -1 80 Enables automatic scaling up of COV app. Supported levels are low, default, high 59
10863 1
10864 1 132 19 fta_max_proven_time 1 0 0 0 0 0 -1 -1 3 12H 3 12H 0  -1 -1 119 Limit time of exploration of proven FPV properties in FTA.
Units in seconds(S), minutes(M) or hours(H) (e.g. 37M, 12H). 59
10865 1
10866 1 133 20 fta_max_inconcl_time 1 0 0 0 0 0 -1 -1 3 24H 3 24H 0  -1 -1 125 Limit time of exploration of inconclusive FPV properties in FTA.
Units in seconds(S), minutes(M) or hours(H) (e.g. 37M, 12H). 59
10867 1
10868 1 134 16 fta_seq_dbg_inst 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 80 Instance(s) to be used for generating checkers for doing observability analysis. 59
10869 1
10870 1 135 24 fusa_engine_timeout_list 1 0 0 0 0 0 -1 -1 12 300 900 1800 12 300 900 1800 0  -1 -1 66 Specify the timeout list for the FuSa engines in the flow mode v3. 59
10871 1
10872 1 136 14 fv_waivers_dir 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 34 Keeping backup of all waiver files 59
10873 1
10874 1 137 22 fvorc_s6_time_per_call 1 0 0 0 0 0 -1 -1 4 120S 4 120S 0  -1 -1 131 Limit userorc s6 call to specified time. Negative time means no limit.
Units in seconds(S), minutes(M) or hours(H) (e.g. 37M, 12H). 59
10875 1
10876 1 138 24 fvorc_s6_length_per_call 1 0 0 0 0 0 -1 -1 2 10 2 10 0  -1 -1 55 Call userorc s6 on traces greater than specified length 59
10877 1
10878 1 139 18 fvorc_effort_order 1 0 0 0 0 0 -1 -1 3 seq 3 seq 0  -1 -1 54 Order of execution of userorc and the specified effort 59
10879 1
10880 1 140 26 fvorc_include_effort_level 1 0 0 0 0 0 -1 -1 5 false 5 false 0  -1 -1 35 Include effort level to the userorc 59
10881 1
10882 1 141 26 fml_enable_auto_concurrent 0 1 0 0 0 0 -1 -1 0  0  0  -1 -1 393 If turned on, automatically convert immediate properties of the usage specified to concurrent properties based on the reference clock.
Options are 'default', 'all' or a space-separated list of 'assert', 'assume', and/or 'cover' such as 'assume cover'. 'default' is 'assert cover'.
Applied globally when the formal model is built.
See 'fvedit -concurrent' and 'fvedit -immediate_to_concurrent'. 59
10883 1
10884 1 142 18 fusa_save_fdb_incr 1 1 0 0 0 0 -1 -1 2 1H 2 1H 0  -1 -1 145 Saves results incrementally in FDB when Formal analysis is ongoing.
Units in minutes(M) or hours(H) (e.g. 10M, 12H). Minimum value should be 10M. 59
10885 1
10886 1 143 18 fca_incr_excl_time 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 81 Controls the timestamp to call save exclusion functionality in incremental mode.  59
10887 1
10888 1 144 15 fml_signoff_dir 1 0 0 0 0 0 -1 -1 14 vcf_signoff_db 14 vcf_signoff_db 0  -1 -1 59 Stores the value of the signoff_db option to signoff_check. 59
10889 1
10890 1 145 20 fta_auto_scale_level 1 0 0 0 0 0 -1 -1 7 default 7 default 12 default high -1 -1 38 Specifies FTA auto_scale effort level. 59
10891 1
10892 1 146 20 fca_on_the_fly_model 1 0 0 0 0 0 -1 -1 2 v1 2 v1 0  -1 -1 37 FCA on the fly model version - v1, v2 59
10893 1
10894 1 147 20 fta_fault_effort_low 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 47 FTA fault set to be instrumented in low effort. 59
10895 1
10896 1 148 20 fta_fault_effort_med 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 50 FTA fault set to be instrumented in medium effort. 59
10897 1
10898 1 149 21 fta_fault_effort_high 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 48 FTA fault set to be instrumented in high effort. 59
10899 1
10900 1 150 17 fv_debug_save_dir 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 38 directory to save orc_perf_debug data. 59
10901 1
10902 1 151 18 seq_e6_base_solver 1 0 0 0 0 0 -1 -1 5 heavy 5 heavy 45 orig heavy bughunter okm_7 okm_7u expert ext2 -1 -1 25 Base solver for e6 engine 187 0 59
10903 2
10904 2 0 24 fml_conflict_check_depth 0 0 0 0 0 0 2 2 0  0  0  -1 -1 53 Check for conflicting constraints upto a given depth. 59
10905 2
10906 2 1 30 fml_cc_separate_inout_handling 1 0 0 0 0 0 2 2 0  0  0  0 2 181 0 - old flow with 1 CC graph for all src/dest signals1 - separate CC graphs for each inout src/dest signal + 1 for others2 - 1 CC graph for all inout src/dest signals + 1 for others 59
10907 2
10908 2 2 29 fml_cc_snip_source_and_enable 1 0 0 0 0 0 1 1 0  0  0  0 2 106 0 - old flow with NO snipping1 - Snip source for each property2 - Snip source and enable for each property 59
10909 2
10910 2 3 27 fml_multi_path_flow_version 1 0 0 0 0 0 0 0 0  0  0  0 1 53 0 - old flow using nldm1 - New flow using boost graph 59
10911 2
10912 2 4 28 fml_skip_lower_depth_msg_ext 1 0 0 0 0 0 3 3 0  0  0  0 3 183 When 1, do not send BMC_DEPTH messages to tw client if any higher depth message already sent. When 2, combine proven, falsified and solvetime messages at the end. When 3, both enabled 59
10913 2
10914 2 5 32 fml_progress_db_reduce_msg_level 1 0 0 0 0 0 0 0 0  0  0  0 15 531 Control which messages to store in progress reporting DB. It is treated as a bit-vector.  Value 0 (all bits 0) - allow all messages Bit 1 set - disallow all messages.  Bit 2 set - disallow job related messages. report_fml_jobs will not work Bit 3 set - disallow engine related messages. report_fml_engines will not work. Successful engine will not be tracked in propDB/GUI. Depth vs time graphs wont be available. Bit 4 set - disallow host related messages. report_fml_hosts will not work. Grid worker graphs will not be available. 59
10915 2
10916 2 6 23 fml_deadend_check_depth 0 0 0 0 0 0 50 50 0  0  0  -1 -1 86 Control the max depth for a deadend, that is, do not report deadends of longer length. 59
10917 2
10918 2 7 24 fml_jobs_alert_threshold 0 0 0 0 0 0 30 30 0  0  0  0 100 52 Threshold to control printing of job alert messages. 59
10919 2
10920 2 8 28 fml_jobs_alert_init_num_jobs 1 0 0 0 0 0 8 8 0  0  0  1 2147483647 73 Number of completed jobs at which we start checking for alert situations. 59
10921 2
10922 2 9 19 fml_cc_autobbox_log 0 0 0 0 0 0 0 0 0  0  0  0 3 388 Auto Black Box logging level0 - No Debug Logs1 - Module level log. cc_modules.txt and cc_bbox_modules.txt are dumped2 - Module and instance level log. cc_modules.txt, cc_bbox_modules.txt,cc_instances.txt and cc_bbox_instancees.txt are dumped3 - Module, instance and signal level log. cc_modules.txt, cc_bbox_modules.txt,cc_instances.txt, cc_bbox_instances.txt and cc_signal.txt are dumped 59
10923 2
10924 2 10 28 fml_cc_extraction_batch_size 1 0 0 0 0 0 0 0 0  0  0  0 2147483647 346 Break sources and destinations in groups to extract connections incrementallyControl the number of source destination pairs to run at once0 - Run all connection extractions at once'n' - Split connection extraction in groups of n source X total destination pairs in case of collections or instances and n 1 X 1 source destination pairs for signals 59
10925 2
10926 2 11 19 fml_bughunting_mode 1 0 0 0 0 0 0 0 0  0  0  0 10 60 The handle to control different modes of bug hunting effort. 59
10927 2
10928 2 12 19 fml_bh_display_path 1 0 0 0 0 0 0 0 0  0  0  0 1 35 Display path in bug hunting reports 59
10929 2
10930 2 13 20 fml_bh_display_phase 1 0 0 0 0 0 20 20 0  0  0  -1 2147483647 74 Display selected hits whose phase is greater than equal to specified phase 59
10931 2
10932 2 14 11 fml_he_mode 1 0 0 0 0 0 0 0 0  0  0  0 100 53 The handle to control different modes of high effort. 59
10933 2
10934 2 15 21 worker_script_version 1 0 0 0 0 0 0 0 0  0  0  0 2 39 Version of script that invokes workers. 59
10935 2
10936 2 16 12 gridmem_mode 1 0 0 0 0 0 1 1 0  0  0  0 100 63 Control orchestration of multiple grids with increasing memory. 59
10937 2
10938 2 17 12 fml_vwr_mode 1 0 0 0 0 0 -1 -1 0  0  0  -1 31 76 The handle to specify which vacuity and witness inference rules are enabled. 59
10939 2
10940 2 18 17 fml_learn_verbose 1 0 0 0 0 0 0 0 0  0  0  0 10 65 Controls the verbocity of messages during check_fv in learn mode. 59
10941 2
10942 2 19 23 fml_caching_inv_handler 1 0 0 0 0 0 1 1 0  0  0  0 1 78 Different modes of invariant handling in RMA. Possible values 0, 1. Default 0. 59
10943 2
10944 2 20 19 fml_upfront_timeout 1 0 0 0 0 0 1 1 0  0  0  -1 10000 57 The timeout to use to wait for workers when a run starts. 59
10945 2
10946 2 21 12 fml_apt_mode 1 0 0 0 0 0 0 0 0  0  0  0 2147483647 61 Set apt mode to select backend heuristic (0-2^31). Default 0. 59
10947 2
10948 2 22 12 fml_oct_mode 1 0 0 0 0 0 1977 1977 0  0  0  0 2047 84 Set oct mode to select backend heuristic with octopus solver (0-2047). Default 1977. 59
10949 2
10950 2 23 13 fml_oct_point 1 0 0 0 0 0 9 9 0  0  0  1 30 64 Set oct point to select the range of oct-mode (1-30). Default 9. 59
10951 2
10952 2 24 20 fml_worker_threshold 1 0 0 0 0 0 1 1 0  0  0  -1 10000 64 Minimum number of workers to activate many-worker orchestration. 59
10953 2
10954 2 25 27 fml_worker_cpuload_warn_pct 0 0 0 0 0 0 120 120 0  0  0  0 1000 103 Generate a warning if load per core percentage on any worker hosts exceed the given value. Default: 120 59
10955 2
10956 2 26 26 fml_worker_memory_warn_pct 0 0 0 0 0 0 98 98 0  0  0  0 1000 100 Generate a warning if used memory percentage on any worker hosts exceed the given value. Default: 98 59
10957 2
10958 2 27 24 fml_num_worker_rand_seed 1 0 0 0 0 0 0 0 0  0  0  -1 -1 68 The number of workers to use random seed in bug hunting effort mode. 59
10959 2
10960 2 28 27 fml_deadend_check_maxcycles 0 0 0 0 0 0 500 500 0  0  0  -1 -1 67 Control the total number of cycles for which deadend engine is run. 59
10961 2
10962 2 29 30 fml_deadend_check_max_deadends 0 0 0 0 0 0 20 20 0  0  0  -1 -1 37 Max number of deadends to search for. 59
10963 2
10964 2 30 29 fml_formal_core_verbose_level 0 0 0 0 0 0 1 1 0  0  0  0 2 45 Print messages as formal core gets generated. 59
10965 2
10966 2 31 21 fml_icm_explore_depth 1 0 0 0 0 0 1 1 0  0  0  1 -1 25 Control the depth for ICM 59
10967 2
10968 2 32 13 fml_max_trace 0 0 0 0 0 0 1 1 0  0  0  -1 -1 98 The number of unique counter-examples will be limited to this number for each falsified assertion. 59
10969 2
10970 2 33 11 fml_min_unk 0 0 0 0 0 0 0 0 0  0  0  -1 -1 77 The call check_fv will terminate after this amount of unknowns being reached. 59
10971 2
10972 2 34 19 fml_max_proof_depth 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 40 Set the specified maximum bounded depth. 59
10973 2
10974 2 35 27 fml_tw_delay_exit_countdown 1 0 0 0 0 0 -1 -1 0  0  0  0 2147483647 113 Maximum delay allowed to merge invariant from last proven job before exiting TW backend. (1 countdown == 0.1 sec) 59
10975 2
10976 2 36 23 fml_learn_nfs_wait_time 1 0 0 0 0 0 10 10 0  0  0  -1 -1 50 Set NFS wait time for files related to learn mode. 59
10977 2
10978 2 37 19 fml_invalidate_mode 1 0 0 0 0 0 0 0 0  0  0  0 1 0  59
10979 2
10980 2 38 13 seq_bmc_depth 0 0 0 0 0 0 100 100 0  0  0  2 100000 47 Provides the upper bound for BMC in SEQ recipe. 59
10981 2
10982 2 39 19 seq_root_cause_size 0 0 0 0 0 0 6 6 0  0  0  0 100 50 Provides the max size of the SEQ root cause groups 59
10983 2
10984 2 40 22 seq_timeout_multiplier 1 0 0 0 0 0 1 1 0  0  0  1 -1 63 This value is used to increase the timeout for each engine call 59
10985 2
10986 2 41 18 seq_conflict_limit 1 0 0 0 0 0 150000 150000 0  0  0  -1 -1 54 Provides a deterministic conflict limit for SEQ recipe 59
10987 2
10988 2 42 19 seq_decompose_depth 1 0 0 0 0 0 6 6 0  0  0  0 100000 60 Provides a upper bound BMC for decompose step in SEQ recipe. 59
10989 2
10990 2 43 20 seq_decompose_effort 1 0 0 0 0 0 2 2 0  0  0  2 10 58 Provides an effort level for decompose step in SEQ recipe. 59
10991 2
10992 2 44 18 seq_resource_limit 1 0 0 0 0 0 3600 3600 0  0  0  -1 -1 55 Provides a deterministic resource limit for SEQ recipe. 59
10993 2
10994 2 45 16 seq_sim_maxcycle 1 0 0 0 0 0 300 300 0  0  0  -1 -1 70 Provides an upper bound to number of simulation cycles for SEQ recipe. 59
10995 2
10996 2 46 15 seq_trim_effort 1 0 0 0 0 0 2 2 0  0  0  2 10 40 Provides an effort level for SEQ recipe. 59
10997 2
10998 2 47 30 seq_decompose_refine_threshold 1 0 0 0 0 0 0 0 0  0  0  0 -1 55 Minimum number of splits to induce an eager refinement. 59
10999 2
11000 2 48 16 seq_dynamic_rate 1 0 0 0 0 0 1 1 0  0  0  1 -1 89 The ratio of inconlusive goals to requested workers to control the dynamic orchestration. 59
11001 2
11002 2 49 14 seq_mem_abs_bw 1 0 0 0 0 0 512 512 0  0  0  0 -1 54 Provides the starting bitwidth for memory abstraction. 59
11003 2
11004 2 50 15 seq_mult_abs_bw 1 0 0 0 0 0 8 8 0  0  0  0 -1 58 Provides the starting bitwidth for multiplier abstraction. 59
11005 2
11006 2 51 14 seq_add_abs_bw 1 0 0 0 0 0 8 8 0  0  0  0 -1 53 Provides the starting bitwidth for adder abstraction. 59
11007 2
11008 2 52 14 seq_sub_abs_bw 1 0 0 0 0 0 8 8 0  0  0  0 -1 58 Provides the starting bitwidth for subtractor abstraction. 59
11009 2
11010 2 53 14 seq_div_abs_bw 1 0 0 0 0 0 8 8 0  0  0  0 -1 55 Provides the starting bitwidth for divider abstraction. 59
11011 2
11012 2 54 14 seq_mod_abs_bw 1 0 0 0 0 0 8 8 0  0  0  0 -1 55 Provides the starting bitwidth for modulus abstraction. 59
11013 2
11014 2 55 18 seq_counter_abs_bw 1 0 0 0 0 0 8 8 0  0  0  0 -1 55 Provides the starting bitwidth for counter abstraction. 59
11015 2
11016 2 56 27 seq_decompose_explore_depth 1 0 0 0 0 0 8 8 0  0  0  0 100000 49 The depth to explore during decompose to find CEX 59
11017 2
11018 2 57 24 seq_grid_idle_time_limit 0 0 0 0 0 0 14400 14400 0  0  0  0 -1 50 Provides the idle time limit for each grid worker. 59
11019 2
11020 2 58 28 seq_map_command_config_flags 1 0 0 0 0 0 0 0 0  0  0  0 2147483647 57 Used to mark the changes of SEQ command and configuration 59
11021 2
11022 2 59 24 seq_save_proofs_interval 1 0 0 0 0 0 300 300 0  0  0  0 -1 43 Interval in seconds between two save proofs 59
11023 2
11024 2 60 25 seq_send_monitor_interval 1 0 0 0 0 0 5 5 0  0  0  0 -1 44 Interval in seconds between two host updates 59
11025 2
11026 2 61 24 seq_send_maxmem_interval 1 0 0 0 0 0 120 120 0  0  0  0 -1 50 Interval in seconds between two max memory updates 59
11027 2
11028 2 62 24 seq_decompose_time_limit 1 0 0 0 0 0 0 0 0  0  0  0 -1 44 Approximate time limit for Decompose for SEQ 59
11029 2
11030 2 63 17 seq_verbose_level 0 0 0 0 0 0 2 2 0  0  0  0 2 43 Verbosity level for check_fv in SEQ/FXP app 59
11031 2
11032 2 64 15 seq_debug_level 1 0 0 0 0 0 0 0 0  0  0  0 2 42 Debug level for check_fv in SEQ based Apps 59
11033 2
11034 2 65 17 fsv_verbose_level 0 0 0 0 0 0 2 2 0  0  0  0 2 39 Verbosity level for check_fv in FSV app 59
11035 2
11036 2 66 21 fsv_max_num_casesplit 0 0 0 0 0 0 10 10 0  0  0  0 100 33 Max number of parallel casesplits 59
11037 2
11038 2 67 21 fsv_bbox_conn_version 0 0 0 0 0 0 1 1 0  0  0  1 2 65 Controls the version of the connectivity analysis of fsv_blackbox 59
11039 2
11040 2 68 21 fsv_bbox_impl_version 0 0 0 0 0 0 1 1 0  0  0  1 2 67 Controls the version of the implementation of the secure blackboxes 59
11041 2
11042 2 69 14 fsv_bb_version 1 0 0 0 0 0 1 1 0  0  0  1 2 68 Controls the version of the formal modeling of the secure blackboxes 59
11043 2
11044 2 70 17 fca_incr_excl_pct 1 1 0 0 0 0 0 0 0  0  0  1 100 118 Controls the percentage value for coverage goals completion to call save exclusion functionality in incremental mode.  59
11045 2
11046 2 71 18 fusa_verbose_level 0 0 0 0 0 0 2 2 0  0  0  0 2 40 Verbosity level for check_fv in FuSa app 59
11047 2
11048 2 72 22 fusa_max_num_casesplit 0 0 0 0 0 0 10 10 0  0  0  0 100 33 Max number of parallel casesplits 59
11049 2
11050 2 73 25 fml_exit_percentage_limit 0 0 0 0 0 0 100 100 0  0  0  0 100 66 Terminate check_fv after hitting specified percentage convergence. 59
11051 2
11052 2 74 23 seq_no_progress_timeout 1 0 0 0 0 0 10800 10800 0  0  0  300 -1 115 Automatically refine when there is no progress for the given timeout and less than the specified inconclusive goals 59
11053 2
11054 2 75 25 seq_no_progress_max_goals 1 0 0 0 0 0 0 0 0  0  0  0 -1 115 Automatically refine when there is no progress for the given timeout and less than the specified inconclusive goals 59
11055 2
11056 2 76 21 seq_bughunt_rand_seed 1 0 0 0 0 0 123456 123456 0  0  0  0 -1 28 Random seed for bughunt flow 59
11057 2
11058 2 77 18 seq_minimize_trace 1 0 0 0 0 0 1 1 0  0  0  0 3 58 Minimize CEX traces (none, plain, ternary, ternaryComplex) 59
11059 2
11060 2 78 19 fml_stop_on_failure 0 0 0 0 0 0 0 0 0  0  0  0 -1 62 The number of failures after which check_fv should be stopped. 59
11061 2
11062 2 79 26 fml_cov_fast_active_effort 0 0 0 0 0 0 1 1 0  0  0  1 3 54 Used to specify the active phase effort for FAST mode. 59
11063 2
11064 2 80 23 fml_cov_fast_eot_effort 0 0 0 0 0 0 1 1 0  0  0  1 3 51 Used to specify the EOT phase effort for FAST mode. 59
11065 2
11066 2 81 16 fml_cov_fast_mst 0 0 0 0 0 0 0 0 0  0  0  0 100000 49 Used to pass minimum span of trace for FAST mode. 59
11067 2
11068 2 82 27 fml_max_worker_per_property 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 70 Specify max worker used per property. Use -1 to set unlimited workers. 59
11069 2
11070 2 83 24 fml_worker_stat_interval 1 1 0 0 0 0 3600 3600 0  0  0  0 2147483647 78 Controls the frequency of worker related alerts being printed during check_fv. 59
11071 2
11072 2 84 21 fml_job_stat_interval 1 0 0 0 0 0 300 300 0  0  0  0 2147483647 76 Controls the frequency of showing the statistics of the job that is running. 59
11073 2
11074 2 85 18 fv_debug_save_incr 1 1 0 0 0 0 3600 3600 0  0  0  0 2147483647 64 Controls the frequency of orc_perf_debug alerts during check_fv. 59
11075 2
11076 2 86 24 fml_num_engine_instances 1 0 0 0 0 0 0 0 0  0  0  0 -1 63 Specify number of single goal engine instances active in a run. 59
11077 2
11078 2 87 28 fml_cc_model_reduction_level 1 0 0 0 0 0 1 1 0  0  0  0 1 0  59
11079 2
11080 2 88 25 fml_cc_overabstract_level 1 0 0 0 0 0 4 4 0  0  0  0 4 67 Controls the level of abstraction when fml_cc_overabstract is true. 59
11081 2
11082 2 89 22 fml_cc_bb_struct_check 1 0 0 0 0 0 2 2 0  0  0  0 2 124  0 - Disable bit level structural check.  1 - Enable bit level structural check.  2 - Optimized bit level structural check.  59
11083 2
11084 2 90 23 fml_cc_structural_limit 1 0 0 0 0 0 0 0 0  0  0  -1 2147483647 87 Limit the number of connections extracted during structural phase of generate_cc/gen_cc 59
11085 2
11086 2 91 22 fml_cc_optimized_graph 1 0 0 0 0 0 2 2 0  0  0  0 3 69 Choose which optimized CC Graph Traversal Algorithm will be activated 59
11087 2
11088 2 92 23 fml_cc_max_invalid_path 1 0 0 0 0 0 1000 1000 0  0  0  1 2147483647 82 How many paths containing inout node are allowed to have invalid enable expression 59
11089 2
11090 2 93 17 fml_x_detect_mode 0 0 0 0 0 0 0 0 0  0  0  0 2 109 Specify x-detection mode: 0 for no detection, 1 for all x's excluding inputs, and 2 for all including inputs. 59
11091 2
11092 2 94 17 fml_caching_delta 1 0 0 0 0 0 1800 1800 0  0  0  0 2147483647 37 Runtime delta to update cache server. 59
11093 2
11094 2 95 19 fv_save_rma_db_incr 1 0 0 0 0 0 3600 3600 0  0  0  0 2147483647 31 Runtime delta to save Proof DB. 59
11095 2
11096 2 96 22 fml_caching_save_limit 1 0 0 0 0 0 0 0 0  0  0  0 2147483647 79 Minimum convergence time(in seconds) below which trace files will not be saved. 59
11097 2
11098 2 97 17 fml_rma_auto_type 1 0 0 0 0 0 3 3 0  0  0  0 3 212 Type of RMA auto promotion. 0 (auto-promotion disabled), 1 (disable single-goal unproductive tasks), 2 (disable multi-goal unproductive tasks), 3 (disable both single and multi-goal unproductive tasks). Default 3 59
11099 2
11100 2 98 33 fml_rma_accumulate_historic_trace 1 0 0 0 0 0 0 0 0  0  0  0 2147483647 125 How many historic traces to be stored per property in RMA accumulation v2. Default 0. Means only latest trace will be stored. 59
11101 2
11102 2 99 35 fml_rma_accumulate_trcrank_strategy 1 0 0 0 0 0 1 1 0  0  0  1 1 88 Different strategies for calculating rank(importance) of a trace in RMA accumulation v2. 59
11103 2
11104 2 100 28 fml_enable_replay_in_caching 1 0 0 0 0 0 17 17 0  0  0  0 2147483647 50 Run replay as part of caching/learn orchestration. 59
11105 2
11106 2 101 25 fml_caching_replay_effort 1 0 0 0 0 0 0 0 0  0  0  -1 100 88 Percentage of workers to replay traces in multi-worker orchestration. -1 means disabled. 59
11107 2
11108 2 102 27 fml_caching_replay_capacity 1 0 0 0 0 0 200 200 0  0  0  1 2147483647 69 Maximum number of cex files that can be processed by a single worker. 59
11109 2
11110 2 103 35 fml_caching_trace_batch_replay_size 1 0 0 0 0 0 10 10 0  0  0  0 2147483647 90 The initial batch size for trace replay. A value of 0 will disable trace replay in batches 59
11111 2
11112 2 104 26 fml_isunknown_support_mode 1 0 0 0 0 0 0 0 0  0  0  0 2 143 Treatment for unsupported properties with $isunknown: 0 for drop, 1 for attempt to prove, 2 for attempt to prove and allow false negatives too. 59
11113 2
11114 2 105 32 fml_cc_model_reduction_coi_level 1 0 0 0 0 0 0 0 0  0  0  0 2 0  59
11115 2
11116 2 106 24 fml_cc_debug_show_timing 1 0 0 0 0 0 0 0 0  0  0  0 3 220 Prints time taken logs in different phases for debugging purposes0 - Default, No time related logs1 - Show structural phase timing logs2 - Show functional phase timing logs3 - Show structural+functional phase timing logs 59
11117 2
11118 2 107 26 fml_cc_autobbox_trav_level 1 0 0 0 0 0 3 3 0  0  0  0 3 491 0 - Group based on src and enable. Stop at src, enable. 1 - Disable grouping. One traversal till PI or sequential element.  Works only when no sequential connections are present.2 - Disable grouping. One traversal till PI or sequential element.  Snip end points to get a reduced formal model. Works only when no sequential connections are present.3 - Default flow - For combinational - disable grouping. One traversal till PI or sequential element. For sequential - group based on max depth. 59
11119 2
11120 2 108 25 fml_cc_autobbox_opt_level 1 0 0 0 0 0 2 2 0  0  0  0 2 203 0 - Model reduction traversal does not stop at constants1 - Stop model reduction traversal at constants only for control logic2 - Default Flow - Stop model reduction travsersal at constants for full flow 59
11121 2
11122 2 109 22 fml_gen_cc_max_warning 1 0 0 0 0 0 10000 10000 0  0  0  0 -1 88 Limit the number of warnings reported by report_fv -report_type warning for gen_cc flow. 59
11123 2
11124 2 110 19 fml_fta_lw_no_trace 1 0 0 0 0 0 0 0 0  0  0  0 1 92 Disable (0) or enable (1) functionality preventing trace generation in FTA lightweight state 59
11125 2
11126 2 111 13 fml_fta_depth 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 47 Set the specified depth for doing FTA analysis. 59
11127 2
11128 2 112 30 fml_fta_lw_max_time_percentage 1 0 0 0 0 0 10 10 0  0  0  1 100 56 How much percentage of max time will be given to LW step 59
11129 2
11130 2 113 29 fml_fta_lw_time_percentage_v3 1 0 0 0 0 0 50 50 0  0  0  1 100 68 How much percentage of max time will be given to LW step for v3 flow 59
11131 2
11132 2 114 37 fml_fta_lw_percentage_inconclusive_v3 1 0 0 0 0 0 10 10 0  0  0  1 100 95 How much percentage of max time will be given to LW step incase inconclusive goals are included 59
11133 2
11134 2 115 27 fml_trace_extend_time_limit 0 0 0 0 0 0 30 30 0  0  0  10 -1 111 Specify time limit (seconds) for extending trace on view_trace command.
Default 30 seconds, minimum 10 seconds. 59
11135 2
11136 2 116 27 fml_trace_reeval_time_limit 0 0 0 0 0 0 30 30 0  0  0  10 -1 114 Specify time limit (seconds) for reevaluating trace on view_trace command.
Default 30 seconds, minimum 10 seconds. 59
11137 2
11138 2 117 17 fml_max_pdc_bytes 1 1 0 0 0 0 7500000 7500000 0  0  0  1000 9900000 199 Specify maximum number of bytes for the property data communication stream. This is for internal use.
Default 7.5 MB (7500000 bytes), minimum is 1000 bytes (for testing) and maximum is 9900000 bytes. 59
11139 2
11140 2 118 23 fml_max_pdc_line_length 1 1 0 0 0 0 95000000 95000000 0  0  0  10 1073741824 187 Specify maximum length of lines in the property data communication stream. This is for internal use.
Default 95 MB (95000000 bytes), minimum is 10 bytes (for testing) and maximum is 1 GB. 59
11141 2
11142 2 119 23 seq_rst_cnt_uninit_spec 1 0 0 0 0 0 2 2 0  0  0  0 3 69 Specify the reset constraint type for uninitialized registers in Spec 59
11143 2
11144 2 120 27 seq_align_mismatch_bitwidth 1 0 0 0 0 0 0 0 0  0  0  0 4 57 Align bits for mismatched bitwidth between Spec and Impl. 59
11145 2
11146 2 121 17 fml_cc_new_recipe 1 0 0 0 0 0 2 2 0  0  0  1 10 35 Control different CC Orchestration. 59
11147 2
11148 2 122 16 seq_rst_cnt_impl 1 0 0 0 0 0 2 2 0  0  0  0 3 69 Specify the reset constraint type for uninitialized registers in Impl 59
11149 2
11150 2 123 27 fml_fcore_on_the_fly_status 1 0 0 0 0 0 0 0 0  0  0  0 3 38 Formal core on-the-fly on goal status. 59
11151 2
11152 2 124 20 seq_x_map_parameter1 1 0 0 0 0 0 1 1 0  0  0  0 1000 44 Algorithm parameter for SEQ X functional map 59
11153 2
11154 2 125 20 seq_x_map_parameter2 1 0 0 0 0 0 2 2 0  0  0  1 100 44 Algorithm parameter for SEQ X functional map 59
11155 2
11156 2 126 23 fml_bounded_resp_absmod 1 1 0 0 0 0 0 0 0  0  0  0 10000 76 Set the threshold for activating the repetition string bounded optimization. 59
11157 2
11158 2 127 18 fml_counter_absmod 1 1 0 0 0 0 40 40 0  0  0  0 10000 76 Set the threshold for activating the repetition string counter optimization. 59
11159 2
11160 2 128 17 fml_svac_encoding 1 1 0 0 0 0 0 0 0  0  0  0 1 120 Experimental: Choose internal automaton encoding, 0 chooses regular, 1 chooses next_owe encoding using invariant method. 59
11161 2
11162 2 129 32 fml_waveform_input_delay_percent 0 0 0 0 0 0 0 0 0  0  0  0 99 86 Delay input transitions in trace waveforms, as a percentage of the system clock period 59
11163 2
11164 2 130 21 fml_clock_reset_debug 1 0 0 0 0 0 0 0 0  0  0  0 3 53 Enable the debug message for clock/reset COI analysis 59
11165 2
11166 2 131 29 fml_property_extension_cycles 0 0 0 0 0 0 0 0 0  0  0  0 99 247 Extend property checking, N cycles for non-converged concurrent safety (non-liveness) properties. (Default 0, no extension). This will apply at the next check_fv for the scheduled properties. Cycles extended are based on the clock of the property. 59
11167 2
11168 2 132 27 fml_delay_property_checking 0 0 0 0 0 0 0 0 0  0  0  0 1000 84 Delay property checking for assertions and covers by the specified number of cycles. 59
11169 2
11170 2 133 25 fml_quiet_trace_max_depth 1 0 0 0 0 0 99 99 0  0  0  0 -1 122 Disable quiet trace for traces with a depth greater than specified. Depth is based on reference clock cycles (default 99). 59
11171 2
11172 2 134 16 fml_perf_monitor 1 1 0 0 0 0 0 0 0  0  0  0 2 92 Monitor specific process (e.g. trace generation) performance. 0 - off, 1 - stream, 2 - bmark 59
11173 2
11174 2 135 14 nldfgsim_debug 1 0 0 0 0 0 0 0 0  0  0  0 5 14 Debug NldfgSim 59
11175 2
11176 2 136 19 fml_cov_max_targets 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 121 The handle to control maximum threshold number of coverage targets. Default value of -1 implies that no threshold is set. 59
11177 2
11178 2 137 30 fml_cond_proven_status_on_enum 1 0 0 0 0 0 0 0 0  0  0  0 2 68 Internal attribute that mirrors fml_cond_proven_status_on as an enum 59
11179 2
11180 2 138 20 seq_sampling_percent 1 0 0 0 0 0 0 0 0  0  0  0 -1 70 Percentage of properties to be used for sampling (0 means no sampling) 59
11181 2
11182 2 139 12 fml_dump_dfg 1 0 0 0 0 0 0 0 0  0  0  0 2 45 Dump the dot files for those intermediate dfg 59
11183 2
11184 2 140 16 fml_bbox_verbose 0 0 0 0 0 0 0 0 0  0  0  0 2 31 Verbosity level for blackboxing 59
11185 2
11186 2 141 15 seq_ubh_percent 1 0 0 0 0 0 30 30 0  0  0  0 -1 63 Percentage of workers to be used for upfront bug hunting in SEQ 59
11187 2
11188 2 142 21 seq_ubh_num_internals 1 0 0 0 0 0 4 4 0  0  0  0 -1 68 Minimum number of inconclusive internal miters to trigger UBH in SEQ 59
11189 2
11190 2 143 14 seq_bh_timeout 1 0 0 0 0 0 7200 7200 0  0  0  0 -1 38 Timeout for bug hunting engines in SEQ 59
11191 2
11192 2 144 21 seq_sm_b_timeout_mult 1 0 0 0 0 0 2 2 0  0  0  0 -1 59 Timeout multiplier for b engines in SEQ Smart orchestration 59
11193 2
11194 2 145 24 seq_sm_sampling_strategy 1 0 0 0 0 0 1 1 0  0  0  1 256 45 Sampling strategy for SEQ Smart orchestration 59
11195 2
11196 2 146 22 fml_lpcc_max_alt_paths 0 0 0 0 0 0 0 0 0  0  0  0 10 89 Maximum number of alternative paths to consider for LPCC in case of malformed properties. 59
11197 2
11198 2 147 19 seq_bh_jobs_percent 1 0 0 0 0 0 2 2 0  0  0  0 -1 55 Percentage of workers to be used for bug hunting in SEQ 59
11199 2
11200 2 148 14 seq_bh_max_cex 1 0 0 0 0 0 20 20 0  0  0  0 -1 54 Maximum number of non-open CEXs for bug hunting in SEQ 59
11201 2
11202 2 149 22 seq_orc_engine_bitmask 1 0 0 0 0 0 0 0 0  0  0  0 -1 57 A bitmask to enable certain features of the orchestration 59
11203 2
11204 2 150 19 fml_lw_coi_oc_depth 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 79 Set the specified maximum bounded depth for deadcode check during COI analysis. 59
11205 2
11206 2 151 21 fml_grid_prefetch_pct 1 0 0 0 0 0 0 0 0  0  0  0 100 50 How much percentage of workers will be prefetched. 59
11207 2
11208 2 152 21 fml_grid_prefetch_pct 1 0 0 0 0 0 0 0 0  0  0  0 100 50 How much percentage of workers will be prefetched. 59
11209 2
11210 2 153 28 fml_grid_backup_prefetch_pct 1 0 0 0 0 0 0 0 0  0  0  0 100 69 How much percentage of workers will be prefetched in the backup grid. 59
11211 2
11212 2 154 15 fml_debug_level 1 0 0 0 0 0 0 0 0  0  0  0 2 45 Dump information into log file for dubugging. 59
11213 2
11214 2 155 13 fta_proven_lw 1 0 0 0 0 0 90 90 0  0  0  1 100 82 How much percentage of max time will be given to LW step for proven FPV properties 59
11215 2
11216 2 156 14 fta_inconcl_lw 1 0 0 0 0 0 10 10 0  0  0  1 100 88 How much percentage of max time will be given to LW step for inconclusive FPV properties 59
11217 2
11218 2 157 28 fml_report_fv_complexity_opt 1 0 0 0 0 0 0 0 0  0  0  0 4 28 Enables optimized traversal. 59
11219 2
11220 2 158 24 fml_auto_scale_task_goal 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 152 The handle to control maximum number of coverage targets per task when auto scale flow is enabled. Default value of -1 implies that no threshold is set. 59
11221 2
11222 2 159 33 fml_sva_assume_to_constants_level 0 0 0 0 0 0 0 0 0  0  0  0 2 376 Consider constant sva assumes as simple constants in the formal model for performance optimization 0 - Old Flow, no optimization - assumptions are handled as normal solver constraints 1 - Perform safety analysis - If all design activity is in the same edge, only then consider this optimization 2 - Bypass safety analysis, assume all constant assumes are intended as constants 59
11223 2
11224 2 160 15 fca_debug_level 1 1 0 0 0 0 0 0 0  0  0  0 5 114 Dump debug related information of Coverage handling on VCS side and the verbosity can be controlled through level. 59
11225 2
11226 2 161 15 fta_debug_level 1 1 0 0 0 0 0 0 0  0  0  0 5 88 Dump debug related information of FTA and the verbosity can be controlled through level. 59
11227 2
11228 2 162 19 signoff_debug_level 1 1 0 0 0 0 0 0 0  0  0  0 5 97 Dump debug related information of Signoff flow and the verbosity can be controlled through level. 59
11229 2
11230 2 163 25 fml_auto_scale_task_count 0 0 0 0 0 0 8 8 0  0  0  8 16 79 The handle to control number of parallel tasks when auto scale flow is enabled. 59
11231 2
11232 2 164 24 fml_auto_scale_line_task 1 0 0 0 0 0 1 1 0  0  0  1 16 112 The handle to control number of parallel tasks for running line coverage metric when auto scale flow is enabled. 59
11233 2
11234 2 165 24 fml_auto_scale_cond_task 1 0 0 0 0 0 1 1 0  0  0  1 16 112 The handle to control number of parallel tasks for running cond coverage metric when auto scale flow is enabled. 59
11235 2
11236 2 166 26 fml_auto_scale_branch_task 1 0 0 0 0 0 1 1 0  0  0  1 16 114 The handle to control number of parallel tasks for running branch coverage metric when auto scale flow is enabled. 59
11237 2
11238 2 167 23 fml_auto_scale_fsm_task 1 0 0 0 0 0 1 1 0  0  0  1 16 111 The handle to control number of parallel tasks for running fsm coverage metric when auto scale flow is enabled. 59
11239 2
11240 2 168 23 fml_auto_scale_tgl_task 1 0 0 0 0 0 1 1 0  0  0  1 16 111 The handle to control number of parallel tasks for running tgl coverage metric when auto scale flow is enabled. 59
11241 2
11242 2 169 22 fml_auto_scale_cg_task 1 0 0 0 0 0 1 1 0  0  0  1 16 110 The handle to control number of parallel tasks for running cg coverage metric when auto scale flow is enabled. 59
11243 2
11244 2 170 27 fml_session_memory_warn_pct 0 1 0 0 0 0 0 0 0  0  0  0 100 86 Warning threshold of memory usage percentage on local machine
Default is 0% (Inactive) 59
11245 2
11246 2 171 32 fusa_generate_progress_step_size 1 0 0 0 0 0 5 5 0  0  0  0 100 90 Print progress status of fusa_generate after hitting each specified percentage completion. 59
11247 2
11248 2 172 20 seq_grid_debug_level 1 0 0 0 0 0 0 0 0  0  0  0 2 39 Enabling grid debug information for SEQ 59
11249 2
11250 2 173 20 seq_sm_apxtbdgt_mult 1 0 0 0 0 0 1 1 0  0  0  1 128 64 The multiplier for approximate budget in SEQ Smart orchestration 59
11251 2
11252 2 174 16 seq_bh_use_ones8 1 0 0 0 0 0 0 0 0  0  0  0 3 32 Use ones8 in bug-hunting for SEQ 59
11253 2
11254 2 175 25 seq_bh_ones8_jobs_percent 1 0 0 0 0 0 5 5 0  0  0  0 -1 34 ones8 worker allocation percentage 59
11255 2
11256 2 176 16 fsv_bh_use_ones8 1 0 0 0 0 0 1 1 0  0  0  0 3 32 Use ones8 in bug-hunting for FSV 59
11257 2
11258 2 177 16 fxp_bh_use_ones8 1 0 0 0 0 0 1 1 0  0  0  0 3 32 Use ones8 in bug-hunting for FXP 59
11259 2
11260 2 178 24 seq_optimize_constraints 1 0 0 0 0 0 0 0 0  0  0  0 2 195 Optimize the constraints by propagation- 
0 - no optimization 
1 - only optimize immediate constraints
2 - immidification of clocked-constraints followed by optimization of immediate constraints. 59
11261 2
11262 2 179 19 seq_mg_dyn_interval 1 0 0 0 0 0 3600 3600 0  0  0  60 -1 121 Timestamp upper bound from launch of a multi-goal engine to monitor progress;
works in tandem with seq_mg_no_progress_to. 59
11263 2
11264 2 180 21 seq_mg_no_progress_to 1 0 0 0 0 0 -1 -1 0  0  0  10 -1 114 Timestamp window to start monitoring progress until seq_mg_dyn_interval;
works in tandem with seq_mg_dyn_interval. 59
11265 2
11266 2 181 18 seq_e1_helper_mode 1 0 0 0 0 0 1 1 0  0  0  0 3 29 E1 engine helper harvest mode 59
11267 2
11268 2 182 29 fusa_save_fdb_incr_percentage 1 1 0 0 0 0 0 0 0  0  0  0 100 90 Saves results incrementally in FDB when specified percentage of formal analysis completed. 59
11269 2
11270 2 183 25 fta_auto_scale_task_count 1 0 0 0 0 0 8 8 0  0  0  1 16 83 The handle to control number of parallel FTA tasks when auto scale flow is enabled. 59
11271 2
11272 2 184 24 fml_auto_scale_threshold 1 0 0 0 0 0 100 100 0  0  0  -1 -1 54 Set the threshold limit for lines dumped in hier file. 59
11273 2
11274 2 185 35 seq_guidance_max_abstract_registers 1 0 0 0 0 0 30 30 0  0  0  0 2147483647 81 Maximum number of registers that can be abstracted with the seq_guidance command. 59
11275 2
11276 2 186 26 seq_bot_multi_jobs_percent 1 0 0 0 0 0 20 20 0  0  0  0 100 61 Percentage of workers used for multigoal jobs in bottom proof 1760957895 0.00000000000000000e+00 0 0 0 0 0 6 34
11277 6 6 -1 -1 3 FRV 0  1 0 0 -1 0 0 0 0 0 42
11278 6 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 44
11279
11280 0 0 0 0 0 0  1 0 0 0 0 0 0 0 0 0 0 0 0
11281 0 0 1 0 3 rst 49
11282 1 0 0 0 0 3 rst -1 0 1 0 1 0 1 1 1 0 3 rst 49 11282 0 0 1 0 3 rst 11 constant_26 0 0 0 0 0 1 0 0
11283 3 0 11 constant_26 43 traffic.chk.assume_continuous_waiting_first 42 traffic.chk.assume_continuous_waiting_main 0 0 0 0 0 0 0 0 0 0 0 34 .internal/formal/reset/reset.xml.0 44 .internal/formal/reset/reset_wave.xml.fsdb.0 4  rst 0  0  0  0 1 0 0 1 0 0 1 0 574 0 59
11284 0
11285 0 0 23 fml_allow_random_clocks 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 65 Controls whether or not random clocks are allowed (default true). 59
11286 0
11287 0 1 25 fv_allow_generated_clocks 0 1 0 0 0 0 -1 -1 0  0  0  -1 -1 119 Allow generated clocks to be treated as a primary clock in formal, otherwise the generated clock is ignored for formal. 59
11288 0
11289 0 2 27 fml_start_clocks_on_posedge 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 82 Controls the initial edge of clocks created without '-initial' or '-waveform' args 59
11290 0
11291 0 3 16 fml_cc_refclk_on 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 291 Enables reference clock in connectivity checks (default true). Different clock frequencies and polarities are not considered during structural checking and auto-bbox flow by default. User needs to turn off this optimization to consider different clock frequencies and polarities in the path. 59
11292 0
11293 0 4 16 fml_cc_seq_latch 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
11294 0
11295 0 5 16 fml_cc_bidir_opt 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
11296 0
11297 0 6 14 fml_cdc_formal 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
11298 0
11299 0 7 29 fml_enable_learn_for_all_apps 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
11300 0
11301 0 8 22 fml_cleanup_learn_data 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
11302 0
11303 0 9 22 fml_disable_lazy_trace 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
11304 0
11305 0 10 20 fml_cache_word_trace 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
11306 0
11307 0 11 26 fml_lpcc_latch_ignore_race 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 100 By default, handle race condition, when isolation is turning ON and source is toggling at same time. 59
11308 0
11309 0 12 40 fml_lpcc_latch_ignore_iso_without_enable 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 105 To handle cases where the clamp is already live when the enable conditions of the connection become true. 59
11310 0
11311 0 13 25 fml_allow_reverse_cc_path 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 103 When true, allows reverse structural check, i.e., checks whether path exists from destination to source 59
11312 0
11313 0 14 22 fml_cc_verify_rst_path 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 31 Enable reset path verification. 59
11314 0
11315 0 15 30 fml_convert_functional_cc_path 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
11316 0
11317 0 16 19 verify_generated_cc 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
11318 0
11319 0 17 26 fml_use_multiple_path_flow 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 88 Use the list_path multi path flow even when the maximum number of paths is provided as 1 59
11320 0
11321 0 18 15 use_generate_cc 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
11322 0
11323 0 19 24 generate_cc_enable_debug 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 38 Enable debug for generate_cc commands. 59
11324 0
11325 0 20 25 fml_cc_process_single_cmd 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 107 Process single generate_cc command at a time even if multiple commands are present before generate_cc -run. 59
11326 0
11327 0 21 34 fml_cc_instance_src_out_to_dest_in 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 102 Extract connections only between output pins of source instance to input pins of destination instance. 59
11328 0
11329 0 22 21 enable_gen_cc_latency 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
11330 0
11331 0 23 32 fml_enable_cc_extraction_latency 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 56 Enables generate_cc connectivity extraction with latency 59
11332 0
11333 0 24 26 fml_cc_enable_common_nldfg 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 90 Temporary fml var - Enables flow with common nldfg layer, not connectivity specific nldfg. 59
11334 0
11335 0 25 30 fml_cc_enable_csv_based_naming 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 156 Supports addition of connections having duplicate names across csv files. Updates connection name to '<csv_filename>__<connection_name>' for identification. 59
11336 0
11337 0 26 18 fml_clk_opt_search 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 73 Temporary fml var - Optimise clk search. Use clk nets instead of names.   59
11338 0
11339 0 27 25 fml_cc_include_sva_script 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
11340 0
11341 0 28 19 fml_cc_overabstract 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 165 Causes CC checkes to perform to use an over-abstracted model. Default is off
Overabstraction only preserves a connected result. An unconnected result may be spurious 59
11342 0
11343 0 29 22 fml_cc_composite_trace 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 242 By default composite trace for connectivity results is off in the CC app tasks.
Setting this variable to true will allow composite trace to be enabled,
but may impact build and trace generation performance for large designs. Default is false. 59
11344 0
11345 0 30 21 fml_cc_witness_gen_on 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 50 Enable witness trace generation for CC properties. 59
11346 0
11347 0 31 21 fml_cc_vacuity_gen_on 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 58 Enable instrumentation of vacuity goals for CC properties. 59
11348 0
11349 0 32 29 fml_cc_structural_prop_verify 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 127 Enable structural verification - For properties that can be verified by structural engine, they need not go in functional phase 59
11350 0
11351 0 33 27 fml_cc_extraction_del_fpdir 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 65 Delete current fpID directory when generate_cc -run is performed. 59
11352 0
11353 0 34 18 cc_ignore_lpa_type 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 67 Ignore lpa_type for all the functional add_cc and load_cc commands. 59
11354 0
11355 0 35 19 cc_extraction_rerun 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 48 Rerun cc extraction with higher structural limit 59
11356 0
11357 0 36 28 cc_extraction_mux_sel_to_out 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 49 Extract connections from mux select to mux output 59
11358 0
11359 0 37 15 cc_reduce_reset 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 109 When enabled, if only combinational connections are present in the setup, create reduced reset.xml for CC App 59
11360 0
11361 0 38 26 fml_conflict_debug_minimal 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 63 Report small (close to minimal) set of conflicting constraints. 59
11362 0
11363 0 39 24 fml_conflict_debug_reset 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 93 Report list of register names  whose reset state which contribute to conflicting constraints. 59
11364 0
11365 0 40 25 fml_deadend_debug_minimal 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 63 Report small (close to minimal) of constraints causing deadend. 59
11366 0
11367 0 41 23 fml_deadend_debug_reset 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 64 Report list of register names  which participate in the deadend. 59
11368 0
11369 0 42 15 fml_icm_explore 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 16 Enable ICM flow. 59
11370 0
11371 0 43 19 fml_bounds_guidance 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 28 Enable bounds guidance flow. 59
11372 0
11373 0 44 28 fml_dfgbuild_cleanup_onerror 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 51 Remove dfg files if dfg build fails (default true). 59
11374 0
11375 0 45 26 fml_dfgbuild_disable_reuse 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 60 Disable reusing the dfg from the previous vp (old behavior). 59
11376 0
11377 0 46 29 fml_dfgbuild_phaseabstraction 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 37 Enable phase abstraction in dfgbuild. 59
11378 0
11379 0 47 25 fml_dfgbuild_use_symlinks 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 75 Use symbolic links rather than copying dfg files for reuse (default false). 59
11380 0
11381 0 48 26 fml_enable_vhdl_bus_checks 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 30 Enables bus check AEP for VHDL 59
11382 0
11383 0 49 17 fml_cov_fast_mode 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 28 Enables FAST mode in VC-FCA. 59
11384 0
11385 0 50 23 fml_enable_assume_proof 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 49 Enables proofs as assumption for subsequent flow. 59
11386 0
11387 0 51 29 fml_cov_ignore_undriven_goals 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 32 Ignores undriven coverage goals. 59
11388 0
11389 0 52 28 fml_cov_underline_cond_exprs 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 74 Underlines the actual condition in the condition coverage goal expression. 59
11390 0
11391 0 53 27 fml_cov_llk_coverage_enable 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 39 When false runs livelock/deadlock only. 59
11392 0
11393 0 54 23 fml_cov_llk_on_register 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 51 When true, it runs only on registers, not on wires. 59
11394 0
11395 0 55 24 fml_enable_verbose_depth 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 51 Enables verbose bounded proof reporting at runtime. 59
11396 0
11397 0 56 15 fml_defer_trace 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 47 Defers trace conversion until CEX is requested. 59
11398 0
11399 0 57 14 fml_falsify_on 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 77 The next call to check_fv will generate (or not) falsifications of assertions 59
11400 0
11401 0 58 14 fml_formal_log 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
11402 0
11403 0 59 23 fml_incremental_summary 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 68 Internal variable to switch between regular and incremental summary. 59
11404 0
11405 0 60 25 fml_incr_expanded_summary 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 72 Internal variable to allow for an expanded incremental summary (global). 59
11406 0
11407 0 61 12 fml_no_trace 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 27 Turns off trace generation. 59
11408 0
11409 0 62 21 fml_trace_compression 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 15 Compress trace. 59
11410 0
11411 0 63 22 fml_seqaig_compression 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 16 Compress seqAig. 59
11412 0
11413 0 64 20 fml_show_worker_stat 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 55 When true, show worker statistics as and when required. 59
11414 0
11415 0 65 17 fml_show_job_stat 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 39 When true, show running job statistics. 59
11416 0
11417 0 66 18 fml_save_load_stat 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 70 When true, save load stats for host whenever there is a worker update. 59
11418 0
11419 0 67 18 fml_show_orch_stat 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 39 When true, show orchestration messages. 59
11420 0
11421 0 68 19 fml_show_orch_level 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 34 Show orchestration level messages. 59
11422 0
11423 0 69 27 fml_enable_perf_diag_alerts 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 46 When true, show performance diagnostic alerts. 59
11424 0
11425 0 70 16 fml_run_rma_only 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 103 Execute rma (rf1,rp1,replay orchestration) only 2nd run on-wards. Normal orchestration will not be run. 59
11426 0
11427 0 71 12 fml_rma_auto 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 81 Some settings will be automatically configured from Tanglewood e.g. extended mode 59
11428 0
11429 0 72 12 fml_rma_done 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 42 When true, print message when RMA is done. 59
11430 0
11431 0 73 15 fml_is_rma_done 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 79 Check whether RMA run is completed or not. When true, completed; otherwise not. 59
11432 0
11433 0 74 18 fml_dac_structural 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 42  Only perform structural isomorphism check 59
11434 0
11435 0 75 26 fml_dac_lockstep_traversal 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 59  Use lock step traversal for isomorphism or multi-traversal 59
11436 0
11437 0 76 22 fml_rma_denali_phase_2 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 31  Enable Denali Phase 2 analysis 59
11438 0
11439 0 77 15 fml_debug_twmgr 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 31 Print TanglewoodMgr debug logs. 59
11440 0
11441 0 78 22 fml_protect_trace_data 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 69 Do not over-write Verification Problem directory if trace data valid. 59
11442 0
11443 0 79 15 fml_quiet_trace 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 93 Generated counter-examples will do extra analysis to minimize unneeded transitions on inputs. 59
11444 0
11445 0 80 28 fml_reset_post_save_checking 0 1 0 0 0 0 -1 -1 0  0  0  -1 -1 92 Enable checking of commands that may impact the initial state if issued post sim_save_reset. 59
11446 0
11447 0 81 24 fml_reset_property_check 0 1 0 0 0 0 -1 -1 0  0  0  -1 -1 171 Enables property checking during reset state generation (sim_run).
Checks properties in the default COV, FPV, and AEP apps.
The value is applied globally across all tasks. 59
11448 0
11449 0 82 22 fml_reset_check_toggle 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 73 Enables property checking during reset on toggle goals. Default is false. 59
11450 0
11451 0 83 27 fml_reset_check_active_task 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 61 Only check goals in the active task for reset property check. 59
11452 0
11453 0 84 25 fml_reset_auto_generation 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 55 Allow auto generation of the initial state at check_fv. 59
11454 0
11455 0 85 31 fml_reset_check_funky_operators 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 66 Allow checking of funky operators at the initial state at sim_run. 59
11456 0
11457 0 86 25 fml_reset_check_huge_nets 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 60 Allow checking of huge nets at the initial state at sim_run. 59
11458 0
11459 0 87 33 fml_reset_read_fsdb_use_slow_find 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 60 Enables findAllNets flow in the sim_set_state -fsdb command. 59
11460 0
11461 0 88 40 fml_reset_read_fsdb_skip_mda_value_check 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 151 Enables skipping of finding the value for rest of mda indexes if value is not found for the first index in the fsdb in the sim_set_state -fsdb command. 59
11462 0
11463 0 89 21 fml_reset_find_driver 0 1 0 0 0 0 -1 -1 0  0  0  -1 -1 74 On create_reset replace the specified net with its (undriven) driving net. 59
11464 0
11465 0 90 43 fml_reset_treat_genblock_separate_hierarchy 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 48 Treats the generate block as separate hierarchy. 59
11466 0
11467 0 91 14 fml_vacuity_on 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 44 Enables vacuity checking for SVA assertions. -1 59
11468 0
11469 0 93 23 fml_unique_enable_check 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 69 Optimisation to create goals for only unique enable expressions in CC 59
11470 0
11471 0 94 20 fml_weak_inout_drive 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 65 Controls whether or not inouts are driven weakly in formal model. 59
11472 0
11473 0 95 14 fml_witness_on 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 52 Enables witness trace generation for SVA assertions. 59
11474 0
11475 0 96 18 fml_rma_ext16_bist 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 61 Compare the status of the properties in the base and RMA run. 59
11476 0
11477 0 97 15 fml_rma_default 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 88 Enable rma by default for FPV and FRV app if ultra license or elite license is provided. 59
11478 0
11479 0 98 30 fml_caching_start_from_scratch 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 65 Wipe out what has been recorded then start learning from scratch. 59
11480 0
11481 0 99 22 fml_caching_reuse_only 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 73 Enable check_fv to re-use the cached results retrieved from cache server. 59
11482 0
11483 0 100 21 fml_caching_save_only 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 50 Enable check_fv to accumulate old and new helpers. 59
11484 0
11485 0 101 21 fml_caching_save_only 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 53 Enable check_fv to store the results to cache server. 59
11486 0
11487 0 102 21 fml_caching_save_prov 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 60 Enable check_fv to store the proven results to cache server. 59
11488 0
11489 0 103 21 fml_caching_save_fals 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 63 Enable check_fv to store the falsified results to cache server. 59
11490 0
11491 0 104 23 fml_caching_ml_platform 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 41 Enable caching to use ML platform servers 59
11492 0
11493 0 105 14 fml_caching_s3 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 45 Enable caching to use any external S3 service 59
11494 0
11495 0 106 25 fml_caching_dir_overwrite 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 53 Enable overwriting of specified dir during learn mode 59
11496 0
11497 0 107 22 fml_caching_task_aware 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 41 Enable caching to use ML platform servers 59
11498 0
11499 0 108 24 fml_effort_switch_enable 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 40 Enable effort switching in orchestration 59
11500 0
11501 0 109 16 seq_map_counters 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 93 Map abstract counters across spec and impl to behave consistently with respect to each other. 59
11502 0
11503 0 110 16 seq_use_regequal 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 33 Use register mappings in backend. 59
11504 0
11505 0 111 18 seq_use_regclasses 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 57 Use advanced mappings instead of only registers mappings. 59
11506 0
11507 0 112 23 seq_use_new_prefix_flow 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 49 Use new prefix searching flow in seqmap/sequnmap. 59
11508 0
11509 0 113 27 seq_split_struct_array_port 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 62 Split struct or array of struct port into individual elements. 59
11510 0
11511 0 114 30 seq_split_multi_dim_array_port 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 108 Split higher dimensions of multi-dimensional primary output or blackbox input port into individual elements. 59
11512 0
11513 0 115 26 seq_split_struct_array_reg 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 66 Split struct or array of struct register into individual elements. 59
11514 0
11515 0 116 29 seq_split_multi_dim_array_reg 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 90 Split higher dimensions of multi-dimensional non struct register into individual elements. 59
11516 0
11517 0 117 23 seq_add_unloaded_assert 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 69 Create assertions on unloaded nets in the default 'map_by_name' flow. 59
11518 0
11519 0 118 22 seq_use_prop_sig_cache 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 127 Enable caching of both valid and invalid signals during property creation in the map_by_name/seq_assert/seq_assume flow in SEQ. 59
11520 0
11521 0 119 27 fv_use_valid_prop_sig_cache 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 72 Enable caching of valid signals looked up during property creation flow. 59
11522 0
11523 0 120 29 fv_use_invalid_prop_sig_cache 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 74 Enable caching of invalid signals looked up during property creation flow. 59
11524 0
11525 0 121 22 fv_infer_syn_read_port 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 91 Enable inferring of synchronous read port on memory inferred by compile memory abstraction. 59
11526 0
11527 0 122 17 seq_compress_logs 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 25 Compress all backend logs 59
11528 0
11529 0 123 24 seq_disable_grid_monitor 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 36 Disable the grid monitoring feature. 59
11530 0
11531 0 124 20 fml_disable_cc_check 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 41 Disable the conflicting constraint check. 59
11532 0
11533 0 125 23 fv_enable_reduced_reset 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 30 Enable creating reduced reset. 59
11534 0
11535 0 126 19 seq_use_interactive 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 59 Use specialized interactive engines for better performance. 59
11536 0
11537 0 127 17 seq_bh_all_proofs 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 31 Use bug hunting for all proofs. 59
11538 0
11539 0 128 23 seq_exclude_patch_trace 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 41 Do not use patched trace for bug hunting. 59
11540 0
11541 0 129 15 seq_use_dynamic 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 51 Use specialized dynamic orc for better performance. 59
11542 0
11543 0 130 20 fml_verbose_grid_log 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 72 Reduces verbosity of grid logs to save disk utilization during check_fv. 59
11544 0
11545 0 131 21 fml_compress_grid_log 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 72 Reduces verbosity of grid logs to save disk utilization during check_fv. 59
11546 0
11547 0 132 23 seq_orch_prune_failures 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 15 Prune failures. 59
11548 0
11549 0 133 14 seq_map_uninit 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
11550 0
11551 0 134 30 seq_run_engines_with_decompose 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
11552 0
11553 0 135 19 seq_map_uninit_curr 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
11554 0
11555 0 136 15 seq_prop_resets 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
11556 0
11557 0 137 16 seq_prop_latches 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
11558 0
11559 0 138 17 seq_use_fullnames 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 52 Use full names instead of internal names for signals 59
11560 0
11561 0 139 18 seq_hide_encrypted 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 43 hide constraints on encypted design objects 59
11562 0
11563 0 140 27 seq_aware_complexity_report 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 44 To enable the cache for SEQ aware complexity 59
11564 0
11565 0 141 20 seq_map_by_name_done 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 58 The flag will be set to true once map_by_name retruns true 59
11566 0
11567 0 142 21 seq_dump_internal_cex 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 47 Dump counter examples for internal equivalences 59
11568 0
11569 0 143 20 seq_no_debug_logfile 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 38 Do not dump debug log file for backend 59
11570 0
11571 0 144 17 seq_send_job_msgs 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 25 Send jobs update messages 59
11572 0
11573 0 145 17 seq_reuse_helpers 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 55 Reuse helpers between different iterations of decompose 59
11574 0
11575 0 146 31 seq_decompose_rewrite_waterfall 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 40 Use waterfall flow for decompose rewrite 59
11576 0
11577 0 147 20 seq_use_fast_rewrite 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 25 Use fast rewrites for SEQ 59
11578 0
11579 0 148 21 seq_use_decompose_sim 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 45 Use simulation while creating decompose model 59
11580 0
11581 0 149 31 seq_use_decompose_partial_words 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 42 Use partial word rewrites during decompose 59
11582 0
11583 0 150 25 seq_use_decompose_explore 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 41 Explore more during decompose to find CEX 59
11584 0
11585 0 151 15 seq_use_new_orc 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 37 Use next generation SEQ orchestration 59
11586 0
11587 0 152 19 seq_use_abstraction 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 36 Use abstraction in SEQ orchestration 59
11588 0
11589 0 153 23 seq_use_mem_abstraction 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 43 Use memory abstraction in SEQ orchestration 59
11590 0
11591 0 154 24 seq_use_mult_abstraction 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 47 Use multiplier abstraction in SEQ orchestration 59
11592 0
11593 0 155 23 seq_use_add_abstraction 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 42 Use adder abstraction in SEQ orchestration 59
11594 0
11595 0 156 23 seq_use_sub_abstraction 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 47 Use subtractor abstraction in SEQ orchestration 59
11596 0
11597 0 157 23 seq_use_div_abstraction 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 44 Use divider abstraction in SEQ orchestration 59
11598 0
11599 0 158 23 seq_use_mod_abstraction 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 44 Use modulus abstraction in SEQ orchestration 59
11600 0
11601 0 159 27 seq_use_counter_abstraction 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 44 Use counter abstraction in SEQ orchestration 59
11602 0
11603 0 160 20 seq_use_dfg_rewrites 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 37 Use DFG rewrites in SEQ orchestration 59
11604 0
11605 0 161 21 seq_use_semantic_absr 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 59 Use semantic refinement of abstraction in SEQ orchestration 59
11606 0
11607 0 162 19 seq_use_abs_filters 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 60 Use pre-defined filters for abstraction in SEQ orchestration 59
11608 0
11609 0 163 22 seq_use_dp_abs_filters 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 69 Use pre-defined filters for datapath abstraction in SEQ orchestration 59
11610 0
11611 0 164 13 seq_use_order 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 45 Use specialized ordering in SEQ orchestration 59
11612 0
11613 0 165 20 seq_use_sanity_check 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 37 Use sanity check in SEQ orchestration 59
11614 0
11615 0 166 28 seq_use_bg_for_critical_jobs 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 33 Use backup grid for critical jobs 59
11616 0
11617 0 167 21 seq_sanitize_grid_opt 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 31 Sanitize the grid option string 59
11618 0
11619 0 168 17 seq_assume_proven 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 28 Use proven goals for helpers 59
11620 0
11621 0 169 16 seq_reduce_goals 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 29 Reduce goals for optimization 59
11622 0
11623 0 170 16 seq_bh_gen_trace 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 43 Generate CEX traces for bughunting actively 59
11624 0
11625 0 171 23 seq_reduce_equivalences 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 30 Remove constraint equivalences 59
11626 0
11627 0 172 19 seq_global_chain_db 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 35 Dump global database for bughunting 59
11628 0
11629 0 173 21 seq_enable_coi_status 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 65 Enable the coi_status and coi_depth attributes for SEQ assertions 59
11630 0
11631 0 174 18 fsv_use_structural 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 29 Use structural checks for fsv 59
11632 0
11633 0 175 17 fsv_use_casesplit 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 32 Use case split technique for fsv 59
11634 0
11635 0 176 27 fsv_use_nox_reset_reduction 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 31 Use nox reset reduction for fsv 59
11636 0
11637 0 177 20 fsv_use_fast_rewrite 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 25 Use fast rewrites for FSV 59
11638 0
11639 0 178 19 fsv_composite_trace 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 35 Dispaly composite cex trace for FSV 59
11640 0
11641 0 179 27 fsv_stopat_const_clkrst_coi 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 110 Stop at the signals in the clock and reset COI analysis provided the signals are constants in the formal model 59
11642 0
11643 0 180 30 fsv_disable_mark_in_clkrst_coi 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 65 Disable the MARK properties if the signals are in clock/reset COI 59
11644 0
11645 0 181 25 fsv_disable_mark_if_const 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 55 Disable the MARK properties if the signals are constant 59
11646 0
11647 0 182 17 fsv_use_dual_mode 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 36 Use the dual mode for security check 59
11648 0
11649 0 183 26 fsv_compute_rootcause_auto 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 59 Compute the rootcause of falsified properties automatically 59
11650 0
11651 0 184 28 fusa_use_nox_reset_reduction 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 32 Use nox reset reduction for fuSa 59
11652 0
11653 0 185 21 fusa_use_one_nox_prop 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 67 Use only one NOX_RESET property for all registers. (Internal Only). 59
11654 0
11655 0 186 23 fusa_structural_obs_det 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 61 Do COI analysis w.r.t. both observation and detection points. 59
11656 0
11657 0 187 34 fusa_disable_new_external_statuses 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 67 Do not use the newly introduced external statuses and status names. 59
11658 0
11659 0 188 33 fusa_disable_new_inconcl_statuses 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 71 Do not use the newly introduced inconclusive statuses and status names. 59
11660 0
11661 0 189 22 fusa_enable_collapsing 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 26 Enables collapsing in FuSa 59
11662 0
11663 0 190 19 fusa_use_structural 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 30 Use structural checks for FuSa 59
11664 0
11665 0 191 22 fusa_control_gen_trace 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 45 Generate trace for FuSa controllability check 59
11666 0
11667 0 192 18 fusa_use_casesplit 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 33 Use case split technique for FuSa 59
11668 0
11669 0 193 21 fusa_skip_fault_prune 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 51 Enables skipping of fault pruning in fault compiler 59
11670 0
11671 0 194 25 fusa_ignore_clk_rst_fault 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 47 Ignores fault on clock and reset signal in FuSa 59
11672 0
11673 0 195 16 fusa_use_new_orc 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 38 Use next generation FuSa orchestration 59
11674 0
11675 0 196 21 fusa_use_fast_rewrite 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 26 Use fast rewrites for FuSa 59
11676 0
11677 0 197 27 fusa_enable_composite_trace 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 59 Enables composite trace (prefixed with reset trace) in FuSa 59
11678 0
11679 0 198 25 fusa_prepend_worklib_name 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 98 Prepend work library to faults and observation/detection points when top design is from a library. 59
11680 0
11681 0 199 32 fusa_constraints_using_fv_assume 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 75 Add constraints in FDB using fvassume instead of set_constant in VC-Formal. 59
11682 0
11683 0 200 27 fusa_enable_fdb_constraints 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 36 Enable ZOIX constraints in VCF-FuSa. 59
11684 0
11685 0 201 22 seq_check_simple_proof 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 54 Use specialized engine to check if the proof is simple 59
11686 0
11687 0 202 25 fml_use_phoenix_e_engines 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 36 Use Phoenix technology for e engines 59
11688 0
11689 0 203 25 fml_use_phoenix_b_engines 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 36 Use Phoenix technology for b engines 59
11690 0
11691 0 204 20 seq_update_save_info 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
11692 0
11693 0 205 25 seq_memory_efficient_flow 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
11694 0
11695 0 206 31 seq_map_ignore_undriven_nonload 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
11696 0
11697 0 207 33 seq_ignore_undriven_internal_port 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
11698 0
11699 0 208 24 seq_map_extended_mapping 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
11700 0
11701 0 209 20 seq_map_instrumented 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 31 Maps instrumented SVA registers 59
11702 0
11703 0 210 30 seq_enable_regequal_refinement 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
11704 0
11705 0 211 20 fml_auto_cleanup_run 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 51 Clean up run after it finishes. Improves disk usage 59
11706 0
11707 0 212 19 fml_cleanup_on_exit 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 88 Cleans up files (those are not needed in next runs) when tool exits. Improves disk usage 59
11708 0
11709 0 213 26 fml_multi_automata_support 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 46 Enables multi-automata support (default true). 59
11710 0
11711 0 214 28 fml_allow_initial_properties 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 37 Allow initial block property support. 59
11712 0
11713 0 215 26 fml_script_vacuity_support 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 63 Enable vacuity generation for script properties (default true). 59
11714 0
11715 0 216 26 fml_display_sva_expression 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 33 Display sva expression in report. 59
11716 0
11717 0 217 29 fml_init_sample_function_regs 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 41 Initialize sample function register to 0. 59
11718 0
11719 0 218 26 fml_write_sva_multi_module 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
11720 0
11721 0 219 23 fml_write_sva_bind_each 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
11722 0
11723 0 220 23 fv_write_sva_user_logic 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 98 Write the logic asociated with user create logic using fvassign/fvlatch/fvregister (default true). 59
11724 0
11725 0 221 15 fml_cc_autobbox 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 200 Enable Fully automatic blackboxing flow (default true). Constraints (fvassume) may be or may not be considered in this flow. If user needs to consider all the constraints, please switch off this flow. 59
11726 0
11727 0 222 20 fml_cc_autobbox_func 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 247 Enable Fully automatic blackboxing flow (default false) without structural checking (only functional). Constraints (fvassume) may be or may not be considered in this flow. If user needs to consider all the constraints, please switch off this flow. 59
11728 0
11729 0 223 22 fml_cc_check_ctrl_path 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 47 Checks full reset and clk logic in control path 59
11730 0
11731 0 224 20 fml_cc_stop_at_latch 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 28 Stop at latch based on depth 59
11732 0
11733 0 225 22 fml_cc_model_reduction 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
11734 0
11735 0 226 25 fml_cc_model_reduction_bb 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
11736 0
11737 0 227 26 fml_cc_model_reduction_opt 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
11738 0
11739 0 228 31 fml_cc_model_reduction_optimise 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 27 Optimise CC model reduction 59
11740 0
11741 0 229 16 fml_orc_blocking 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
11742 0
11743 0 230 20 fml_auto_abstraction 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 70 Enable automatic abstraction for design (set prior to loading design). 59
11744 0
11745 0 231 25 fml_override_abstractions 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
11746 0
11747 0 232 31 fml_cov_enable_unconst_analysis 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 67 Enables identifying unreachables even under unconstrained analysis. 59
11748 0
11749 0 233 27 fml_use_vhdl_generate_style 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
11750 0
11751 0 234 22 fml_enable_fsm_support 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
11752 0
11753 0 235 27 fml_cov_tgl_undriven_as_unr 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 129 Used to classify undriven toggle signals as uncoverable.
By default, undriven toggle signals are reported as covered by the tool. 59
11754 0
11755 0 236 27 fml_cov_tgl_x_driven_as_unr 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 129 Used to classify X driven toggle signals as uncoverable.
By default, X driven toggle signals are reported as covered by the tool. 59
11756 0
11757 0 237 19 fml_fta_read_waiver 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 29 Enables reading waiver in FTA 59
11758 0
11759 0 238 20 fml_fta_heavy_effort 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
11760 0
11761 0 239 13 fml_fta_debug 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 18 Enable debug mode. 59
11762 0
11763 0 240 19 fml_fta_lw_new_fpid 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 64 Forcefully create new fpId directory for FTA light-weight stage. 59
11764 0
11765 0 241 15 fml_fta_use_inv 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 35 Use invariant in heavy weight step. 59
11766 0
11767 0 242 15 fml_fast_sanity 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 46 To enable faster sanity processing step of FTA 59
11768 0
11769 0 243 35 fml_overconstraint_bounded_analysis 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
11770 0
11771 0 244 35 fml_cov_line_cont_assign_as_covered 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
11772 0
11773 0 245 21 fml_svac_script_debug 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
11774 0
11775 0 246 17 fml_navigator_xml 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
11776 0
11777 0 247 26 fml_navigator_check_status 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 42 New check status for testing gui interface 59
11778 0
11779 0 248 29 fml_navigator_parallel_checks 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 32 Allow parallel navigator checks. 59
11780 0
11781 0 249 29 fml_navigator_allow_auto_save 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 64 Allow auto checkpointing while in the navigator. Off by default. 59
11782 0
11783 0 250 30 fml_navigator_conflict_warning 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 104 Print constraint conflicts warning for extending properties or different input scenarios (default true). 59
11784 0
11785 0 251 24 fml_navigator_allow_save 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 90 Hidden variable to allow support of save session while in a navigator task (default true). 59
11786 0
11787 0 252 26 fml_navigator_allow_fvtask 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 99 Hidden variable to allow support of switching to/from navigator tasks using fvtask (default false). 59
11788 0
11789 0 253 23 fml_promote_reset_goals 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 43 Promote reset goals when creating new task. 59
11790 0
11791 0 254 28 fml_perform_fault_activation 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
11792 0
11793 0 255 29 fml_perform_fault_propagation 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
11794 0
11795 0 256 17 fml_fta_enable_pa 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
11796 0
11797 0 257 17 fml_fta_enable_om 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
11798 0
11799 0 258 23 fml_enable_resume_depth 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
11800 0
11801 0 259 17 fml_enable_resume 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 75 Allow checking to resume from where the prior check stopped, when possible. 59
11802 0
11803 0 260 22 fml_fpv_enable_gui_cov 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
11804 0
11805 0 261 35 fml_cov_skip_support_set_extraction 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
11806 0
11807 0 262 21 dashboard_auto_submit 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 39 Automatically submit data to Dashboard. 59
11808 0
11809 0 263 23 fml_broadcast_task_data 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 69 Broadcast task and app data for checking commands on finish (hidden). 59
11810 0
11811 0 264 32 fml_switch_composite_merge_order 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 83 For composite traces, treat the formal fsdb as master and merge reset fsdb into it. 59
11812 0
11813 0 265 27 fml_inject_input_port_fault 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 41 Enable injection of faults at input port. 59
11814 0
11815 0 266 27 fml_inject_stuck_at_x_fault 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 36 Enable injection of StuckAtX faults. 59
11816 0
11817 0 267 28 fml_inject_synch_reset_fault 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 55 Enable injection of faults at synchronous reset blocks. 59
11818 0
11819 0 268 28 fml_add_sync_reset_attribute 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 92 Add simon attribute on synchronous reset signals. Must be specified prior to design compile. 59
11820 0
11821 0 269 25 fml_enable_initial_blocks 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 102 Enable support of initial blocks in rtl compile for formal. Must be specified prior to design compile. 59
11822 0
11823 0 270 18 fml_enable_ndmerge 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 79 Enable support of ndmerge in formal. Must be specified prior to design compile. 59
11824 0
11825 0 271 29 fml_enable_noskipsimmemmodels 0 1 0 0 1 1 -1 -1 0  0  0  -1 -1 109 Enable support of simon option -noSkipSimMemModels in formal. Must be specified prior to read_file/elaborate. 59
11826 0
11827 0 272 30 fml_enable_contfeedbacktolatch 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 94 Enable simon option -contFeedBackToLatch in formal. Must be specified prior to design compile. 59
11828 0
11829 0 273 25 fca_enable_feedback_latch 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 111 Enable simon option -contFeedBackToLatch in formal for coverage app. Must be specified prior to design compile. 59
11830 0
11831 0 274 19 fml_track_loc_reset 0 1 0 0 0 0 -1 -1 0  0  0  -1 -1 40 Track source locations for reset blocks. 59
11832 0
11833 0 275 24 fml_track_loc_reset_cond 0 1 0 0 0 0 -1 -1 0  0  0  -1 -1 44 Track source locations for reset conditions. 59
11834 0
11835 0 276 26 fml_track_loc_const_select 0 1 0 0 0 0 -1 -1 0  0  0  -1 -1 44 Track source locations for constant selects. 59
11836 0
11837 0 277 33 fml_import_fvdisable_covmode_task 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 63 Enables importing disabled coverage goals from parent COV task. 59
11838 0
11839 0 278 22 fml_frv_enable_appmode 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 38 Enables FRV app mode. Default is true. 59
11840 0
11841 0 279 22 fml_adaptive_licensing 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 60 Use adaptive licensing scheme (possible performance impact). 59
11842 0
11843 0 280 25 fml_cc_exact_struct_check 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 79 Enable structural check between src-dest based on exact path delay value/range. 59
11844 0
11845 0 281 23 fml_cc_struct_check_opt 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 154 Enable optimised structural checkDon't do word-level structural verification for same src-dest againDon't do structural verification for iso type lpccprop 59
11846 0
11847 0 282 23 fml_qual_fault_in_fcore 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 48 Enables FTA analysis only inside the formal core 59
11848 0
11849 0 283 19 fml_fta_high_effort 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
11850 0
11851 0 284 21 fml_fta_incr_run_mode 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
11852 0
11853 0 285 20 fml_fta_light_to_seq 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
11854 0
11855 0 286 26 fml_formal_core_on_the_fly 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 73 Enable formal core generation during check_fv for a subset of properties. 59
11856 0
11857 0 287 29 fml_formal_core_otf_all_goals 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 56 Enable formal core generation all goals or only asserts. 59
11858 0
11859 0 288 27 fml_formal_core_incremental 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 52 Enable incremental (bounded) formal core generation. 59
11860 0
11861 0 289 24 fml_formal_core_liveness 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 53 Enable formal core generation on liveness properties. 59
11862 0
11863 0 290 35 fml_formal_core_reduced_constraints 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 70 Enables reduced constraints computation during formal core generation. 59
11864 0
11865 0 291 26 formal_core_cov_functional 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 43 Enable new coverage flow from formal core.  59
11866 0
11867 0 292 16 fml_core_cov_unr 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 72 Show new coverage flow(functional analysis) from formal core as default. 59
11868 0
11869 0 293 22 fml_enable_fsv_appmode 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 38 Enables FSV app mode. Default is true. 59
11870 0
11871 0 294 10 fusa_debug 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 23 show FuSa debug output. 59
11872 0
11873 0 295 21 fusa_no_debug_logfile 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 38 Do not dump debug log file for backend 59
11874 0
11875 0 296 22 fml_enable_fxp_appmode 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 38 Enables FXP app mode. Default is true. 59
11876 0
11877 0 297 23 fml_enable_fusa_appmode 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 40 Enables FUSA app mode. Default is false. 59
11878 0
11879 0 298 28 fml_analyze_propagation_path 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 60 Enables the propagation path analysis for FSV and FXPs' cex. 59
11880 0
11881 0 299 22 fml_enable_dpv_appmode 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 39 Enables DPV app mode. Default is false. 59
11882 0
11883 0 300 21 fml_nox_reset_visible 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 94 Allow the NOX_RESET type properties to show in the reports. Default is false. (Internal Only). 59
11884 0
11885 0 301 20 fml_use_one_nox_prop 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 67 Use only one NOX_RESET property for all registers. (Internal Only). 59
11886 0
11887 0 302 23 fml_fxp_generate_called 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 92 A flag showing whether fxp_generate has been called since the last check_fv (Internal Only). 59
11888 0
11889 0 303 29 fml_fxp_nox_reset_star_issued 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 67 A flag indicating whether fxp_assume -nox -reset * has been issued. 59
11890 0
11891 0 304 28 fml_fxp_enable_auto_generate 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 103 A enabling flag for executing fxp_generate -auto in check_fv if fxp_generate has not been issued before 59
11892 0
11893 0 305 24 fxp_no_duplicate_asserts 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 95 Do not generate duplicated asserts in FXP for signals or part_selects which have been asserted. 59
11894 0
11895 0 306 20 fxp_use_fast_rewrite 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 25 Use fast rewrites for FXP 59
11896 0
11897 0 307 29 fxp_nox_reset_hidden_register 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 37 Create nox_reset for hidden_registers 59
11898 0
11899 0 308 26 fxp_compute_rootcause_auto 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 59 Compute the rootcause of falsified properties automatically 59
11900 0
11901 0 309 12 fml_lp_aware 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 36 Enable LP aware connectivity checks. 59
11902 0
11903 0 310 15 fml_lp_instr_on 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 124 Enable isolation and retention instrumentation with read_upf. Precondition: fml_lp_aware (LP aware connectivity) is enabled. 59
11904 0
11905 0 311 22 fml_lp_constraint_auto 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 100 When fml_lp_aware is enabled in the CC app, automatically generate the LP constraints with read_upf. 59
11906 0
11907 0 312 33 fml_cov_enable_strict_elfile_mode 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 54 Enables strict mode dumping of coverage exclusion file 59
11908 0
11909 0 313 17 fml_x_in_waveform 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 57 Additional option given to dfgsim to show X's in waveform 59
11910 0
11911 0 314 26 fml_enable_bbox_after_elab 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 48 Enable setting blackbox after reading in designs 59
11912 0
11913 0 315 17 fml_gen_rand_seed 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 88 Bug hunting effort mode will use machine date/time information to generate random seeds. 59
11914 0
11915 0 316 32 fml_delete_prop_density_cov_task 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
11916 0
11917 0 317 31 fml_enable_prop_density_cov_map 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 56 Enables mapping of property density to coverage database 59
11918 0
11919 0 318 28 fml_tautology_goal_as_proven 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 84 Enables marking goals which are tautology by design, as proven trivially by the tool 59
11920 0
11921 0 319 20 fml_cov_exclude_bbox 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 48 Excludes blackbox while saving coverage database 59
11922 0
11923 0 320 30 fml_stop_on_vacuous_constraint 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 41 Stop check if vacuous constraint is found 59
11924 0
11925 0 321 30 fml_stop_on_vacuous_constraint 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 62 Stop check if an unreachable witness for a constraint is found 59
11926 0
11927 0 322 25 fml_prop_result_timestamp 0 1 0 0 0 0 -1 -1 0  0  0  -1 -1 60 Include a timestamp in PROP_I_RESULT messages from check_fv. 59
11928 0
11929 0 323 24 fml_prop_info_use_msgmgr 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 135 Use MsgMgr for PROP_I_RESULT messages from check_fv.
Provides full message filtering and recording capabilities, at some overhead cost. 59
11930 0
11931 0 324 32 fml_struct_check_info_use_msgmgr 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 140 Use MsgMgr for STRUCT_CHECK_RESULT messages from load_cc.
Provides full message filtering and recording capabilities, at some overhead cost. 59
11932 0
11933 0 325 37 fml_enable_covers_in_prop_density_cov 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 59 Enables coverage mapping for SV covers for property density 59
11934 0
11935 0 326 17 fml_coi_reduction 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 103 Controls whether formal model is built only for cone-of-influence of properties, including constraints. 59
11936 0
11937 0 327 31 fml_coi_reduction_no_constraint 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 52 Exclude constraint in coi reduction. For debug only. 59
11938 0
11939 0 328 25 fml_merge_equiv_registers 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 92 Merge registers equivalent after reset during the model build. Disabled for SEQ/FXP/FSV/FUSA 59
11940 0
11941 0 329 32 fml_disconnect_multidriven_input 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 83 Disconnect undriven input ports that drive a multiply driven net. Default is false. 59
11942 0
11943 0 330 28 fml_allow_imm_assert_in_func 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 69 Enable the compiling of the immediate assertion in functions or tasks 59
11944 0
11945 0 331 31 fml_enable_utrans_failure_cache 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 40 Enable the cache for svac utrans failure 59
11946 0
11947 0 332 22 fml_svac_rewrite_clock 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 33 Enable the clock rewrite for svac 59
11948 0
11949 0 333 26 fml_svac_rewrite_dis_iff_x 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 48 Enable rewrite of disable iff condition for svac 59
11950 0
11951 0 334 22 fml_svac_bypass_simple 0 1 0 0 1 1 -1 -1 0  0  0  -1 -1 257 By default properties with clocks are compiled using the sva compiler.
  Setting this to true allows simple properties clocked on the posedge of clock to be instrumented directly.
  This allows compatibility with behavior in earlier releases. (default=true) 59
11952 0
11953 0 335 23 fml_fta_inject_priority 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 131 Gives precedence to the inject_fault switch specified with read_file and helps to override the certitude_config.cer file with that. 59
11954 0
11955 0 336 28 fml_cov_tgl_instr_on_the_fly 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 44 Instrument toggle coverage goals on the fly. 59
11956 0
11957 0 337 27 fml_fvdelete_always_save_db 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 77 Save the property database to disk after fvdelete, even without an active GUI 59
11958 0
11959 0 338 30 fml_disable_extend_quiet_trace 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 40 Disable quiet trace for extended traces. 59
11960 0
11961 0 339 24 fml_print_learn_lic_msgs 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
11962 0
11963 0 340 25 fml_cov_enable_branch_cov 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 47 Enable branch coverage when -cov all is passed. 59
11964 0
11965 0 341 28 fml_cov_exclude_missing_else 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 41 Exclude Missing_Else from Branch Coverage 59
11966 0
11967 0 342 29 fml_cov_enable_enum_in_struct 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 26 Enable Enums within struct 59
11968 0
11969 0 343 22 fml_cov_improved_fcore 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 49 Exclude StopNet parameer to improve FCORE Results 59
11970 0
11971 0 344 17 fml_cov_legacy_el 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 35 Enable Legacy Exclusion Saving Flow 59
11972 0
11973 0 345 22 fml_add_fsm_cov_to_fpv 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 42 Adding fsm Coverage Properties to FPV Task 59
11974 0
11975 0 346 21 fml_signoff_dashboard 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 41 Sets to true with compute_signoff command 59
11976 0
11977 0 347 19 cov_exclude_assumes 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 42 Excludes assumes in the coverage database. 59
11978 0
11979 0 348 22 cov_exclude_bb_signals 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 48 Automatically exclude blackbox signals in covdb. 59
11980 0
11981 0 349 21 fml_sss_enable_simple 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
11982 0
11983 0 350 33 fml_inject_deadassign_combo_fault 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 53 Enable injection of DeadAssign faults in combo block. 59
11984 0
11985 0 351 25 fml_send_propdb_on_update 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 82 Enable sending propDB changes as part of update stream in new Verdi property flow. 59
11986 0
11987 0 352 13 fml_pdc_trace 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 39 Enable tracing of PDC Output to stdout. 59
11988 0
11989 0 353 24 fml_pdc_overflow_to_file 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 59 Allow writing PDC overflow data to file rather than stream. 59
11990 0
11991 0 354 28 fml_enable_internal_net_aeps 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 57 Enable AEPs on internal nets, such as coverage registers. 59
11992 0
11993 0 355 32 fml_cov_tgl_signal_legacy_lookup 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 60 Enable the legacy lookup method for coverage toggle signals. 59
11994 0
11995 0 356 20 fml_fta_enable_cover 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 36 Honors cover properties in FTA flow. 59
11996 0
11997 0 357 28 fml_cov_tgl_handle_xinit_val 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 113 Enable a delay of 1 clock cycle while monitoring tgl coverage of sequentials with an 'x' value after reset state. 59
11998 0
11999 0 358 29 fml_fta_cover_sequential_flow 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 36 Honors cover properties in FTA flow. 59
12000 0
12001 0 359 29 fml_fca_enable_bad_code_check 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 151 Allow property filterting using "reason==simplication" which lists trivially uncoverable line and condition goals (found through simple logic rewrite). 59
12002 0
12003 0 360 18 fml_seq_x_func_map 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 40 Enable functional mapping for Xs in SEQ. 59
12004 0
12005 0 361 28 fml_seq_no_invalidate_result 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 32 Do not invalidate result in SEQ. 59
12006 0
12007 0 362 18 fml_grid_job_array 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 35 Enable job array in set_grid_usage. 59
12008 0
12009 0 363 28 fml_grid_navigator_job_array 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 49 Enable job array in set_grid_usage for navigator. 59
12010 0
12011 0 364 9 fml_cloud 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 26 Enable Cloud mode for grid 59
12012 0
12013 0 365 20 seq_latch_sequential 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 42 Insert latches for flip flops and latches. 59
12014 0
12015 0 366 26 fml_cov_par_block_analysis 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 72 Enables extraction and analysis of parent blocks for coverage debug flow 59
12016 0
12017 0 367 22 fca_fcore_after_branch 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 71 Enables extraction and analysis of after branch for coverage debug flow 59
12018 0
12019 0 368 20 fml_cov_signoff_flow 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 72 Set to true in coverage based signoff analysis like OA/BA or Formal core -1 59
12020 0
12021 0 370 26 fml_defer_property_compile 0 1 0 0 0 0 -1 -1 0  0  0  -1 -1 89 Defer compilation of incremental properties until sim/formal model build (default false). 59
12022 0
12023 0 371 27 fml_fta_par_app_high_effort 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 51 Enable high effort level for parent app run of FTA. 59
12024 0
12025 0 372 27 fml_cov_exclude_reset_block 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 46 Excludes reset block from coverage computation 59
12026 0
12027 0 373 22 fml_show_loop_analysis 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 62 Show combinational loop analysis during formal model creation. 59
12028 0
12029 0 374 15 fml_fdc_verbose 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 61 Show instrumented signals in combinational loop design check. 59
12030 0
12031 0 375 24 fml_treat_gclk_as_sysclk 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 54 Treat $global_clock as a system clock (default false). 59
12032 0
12033 0 376 20 fml_lp_aware_allapps 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 32 Allow fml_lp_aware for all apps. 59
12034 0
12035 0 377 25 fml_fta_improved_activate 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 53 Enable new activation flow of FTA for faster analysis 59
12036 0
12037 0 378 15 fml_cov_map_new 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 38 Enable coverage mapping of all signals 59
12038 0
12039 0 379 26 fml_check_raw_signal_write 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 81 Check if snipped or constant (write) signals are read after write signals in RTL. 59
12040 0
12041 0 380 21 fml_ignore_raw_signal 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 95 Ignore snip_driver or set_constant signals that are defined as read after write signals in RTL. 59
12042 0
12043 0 381 26 fml_allow_clocking_changes 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 87 Allow changing clocking after clock generation, and task based clock generator support. 59
12044 0
12045 0 382 29 fml_container_instrumentation 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 62 Instrument all properties and objects into a single container. 59
12046 0
12047 0 383 26 fv_enable_instr_name_cache 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 46 Use name cache for instrumentation name check. 59
12048 0
12049 0 384 35 fml_suppress_zero_depth_aep_failure 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 29 Suppress depth 0 AEP failures 59
12050 0
12051 0 385 17 fml_witness_relax 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 100 Relaxed requirements for the witness, to be used when a regular witness is infinite (default false). 59
12052 0
12053 0 386 21 fml_svac_tech_mapping 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 71 Enable tech mapping of (some) properties to automatons (default false). 59
12054 0
12055 0 387 26 fml_apply_reset_at_powerup 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 41 Apply reset to flops with Lp aware formal 59
12056 0
12057 0 388 17 fml_aep_new_instr 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 41 Enables improved instrumentation for AEP. 59
12058 0
12059 0 389 24 fml_cov_tgl_ignore_reset 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 79 Causes the application to ignore reset signals during toggle coverage analysis. 59
12060 0
12061 0 390 26 fml_cov_cg_consider_weight 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 184 Consider the weigth specification of coverpoint/cross while extracting goals.
No goals would be extracted for a coverpoint/cross having weight = 0, during covergroup coverage analysis. 59
12062 0
12063 0 391 17 fml_cov_x_support 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 44 Enables X-semantic support in Coverage flow. 59
12064 0
12065 0 392 20 fta_use_fast_rewrite 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 25 Use fast rewrites for FTA 59
12066 0
12067 0 393 21 fml_fta_fast_activate 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 34 Enable fast activation flow of FTA 59
12068 0
12069 0 394 19 fml_use_fast_cc_cov 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 41 Use the new high performance cc cov flow. 59
12070 0
12071 0 395 20 fta_infer_cov_status 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 102 Infers the coverage status of a line which has no fault injected  from the status of the parent block. 59
12072 0
12073 0 396 23 fml_x_detect_quiet_fast 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 53 Do quiet and fast x detection (enforced for cov app). 59
12074 0
12075 0 397 25 fml_x_detect_add_01_rails 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 50 Add extra 0/1 rails for more accurate x-detection. 59
12076 0
12077 0 398 28 fml_fta_enable_vacuity_check 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 27 Enable vacuity check in FTA 59
12078 0
12079 0 399 12 fml_svac_cse 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 83 Experimental: Perform Common Subexpression Elimination optimization (default true). 59
12080 0
12081 0 400 21 fml_svac_liveness_opt 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 69 Experimental: Perform Liveness automaton optimization (default true). 59
12082 0
12083 0 401 31 fml_svac_ignore_numstates_limit 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 78 Ignore the limit on number of generated states for a property (default false). 59
12084 0
12085 0 402 37 fml_svac_rewrite_async_reset_liveness 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 78 Do Clock-Rewrite for liveness property with asynchronous reset (default true). 59
12086 0
12087 0 403 28 fml_svac_enable_det_liveness 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 69 Enable generation of deterministic liveness automaton (default true). 59
12088 0
12089 0 404 30 fv_svac_funcprop_oldstyle_name 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 80 Use old naming style for property in function that includes line number in name. 59
12090 0
12091 0 405 22 fusa_enable_new_status 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 30 Enables new sff status in FuSa 59
12092 0
12093 0 406 24 fml_cov_tgl_fast_rewrite 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 56 Enables fast rewrite for toggle metric in coverage flow. 59
12094 0
12095 0 407 24 fml_lpf_reset_at_powerup 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 65 To reset sequential elements at power up in low power aware flow. 59
12096 0
12097 0 408 31 fml_new_cc_cov_enable_modelling 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 84 Enable the new modelling of the signals in the enable expression for compute_cc_cov. 59
12098 0
12099 0 409 23 fml_fta_enable_db_write 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 41 Enables FTA flow to write to certitudeDB. 59
12100 0
12101 0 410 22 fml_fvassume_constants 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 265 Build simple constant assumptions into the formal model.
  For performance, simple constant assumptions (e.g., fvassume -expr {signal == 0}) are built directly
  into the model. Set this to false to force such assumptions to be handled as normal solver constraints. 59
12102 0
12103 0 411 34 fml_enable_delay_property_checking 0 1 0 0 0 0 -1 -1 0  0  0  -1 -1 182 Enable the fml_delay_property_checking feature. The feature must be enabled at the point when
properties are read/created in order for fml_delay_property_checking to have any effect. 59
12104 0
12105 0 412 26 fml_inject_freeinput_fault 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 37 Enable injection of FreeInput faults. 59
12106 0
12107 0 413 26 fml_connectivity_cons_prop 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 71 Enable the constant propagation in the scope-wise connectivity analysis 59
12108 0
12109 0 414 22 fml_connectivity_snips 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 56 Enable the snips in the scope-wise connectivity analysis 59
12110 0
12111 0 415 30 fml_cov_cg_enable_per_instance 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 107 Enable the coverage option 'per_instance', even if this is not set explicitly in the covergroup definition. 59
12112 0
12113 0 416 24 fml_cov_overwrite_waiver 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 70 When true, disables automatic loading of waiver file in sign off flow. 59
12114 0
12115 0 417 18 fml_enable_fsm_ssd 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 44 When true, it will enable the fsm_ssd checks 59
12116 0
12117 0 418 26 fml_rfc_cc_full_complexity 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 103 Enables full complexity report for CC properties without considering src and enable as the stop points. 59
12118 0
12119 0 419 27 fml_cov_ignore_case_default 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 39 Ignores case default for line coverage. 59
12120 0
12121 0 420 36 fml_frv_enable_array_vendorextension 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 82 Enables support for the 'array' vendor extension in FRV app mode. Default is true. 59
12122 0
12123 0 421 35 fml_fvlp_powerdown_corrupt_seq_clks 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 33 Use clocks to corrupt flip flops. 59
12124 0
12125 0 422 36 fml_fvlp_powerdown_disable_seq_reset 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 54 Disable reset of sequential element during power down. 59
12126 0
12127 0 423 40 fml_fvlp_powerdown_corrupt_all_seq_elems 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 56 Corrupt all flip flops (otherwise, only boundary flops). 59
12128 0
12129 0 424 34 fml_fvlp_powerdown_corrupt_all_spa 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 69 Corrupt input pins with set_port_attributes (will disregard assumes). 59
12130 0
12131 0 425 37 fml_fvlp_debug_friendly_internal_nets 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 87 Use debug friendly internal net names (can cause massive slowdowns with large designs). 59
12132 0
12133 0 426 34 fml_fvlp_all_visible_internal_nets 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 48 Make all internal nets user visbile (for nWave). 59
12134 0
12135 0 427 29 fml_fvlp_ignore_string_params 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 82 Ignore string parameters for the bind_checker to reduce number of module variants. 59
12136 0
12137 0 428 25 fml_fvlp_qlpac_nlp_compat 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 69 Make the instance hierarchical name compatible between QLPAC and NLP. 59
12138 0
12139 0 429 19 fml_fvlp_all_pgpins 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 46 Use extra checks to dump all pg pins in nWave. 59
12140 0
12141 0 430 22 fml_fvlp_cc_post_instr 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 50 Go back to old flow where fvlp_add_cc is required. 59
12142 0
12143 0 431 31 fml_enable_post_fvlp_instrument 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 101 Postpone (cause skipping) of the instrumentation of isolation and retention policies during read_upf. 59
12144 0
12145 0 432 20 fml_fta_cov_new_flow 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 25 Enables new FTA COV flow. 59
12146 0
12147 0 433 36 fml_cov_exclusion_crossfeed_new_flow 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 67 Enables new VCS flow to handle the block when first line is assert. 59
12148 0
12149 0 434 22 fml_fta_enable_cluster 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 28 Enables FTA clustring model. 59
12150 0
12151 0 435 36 fml_enable_prop_density_cov_bittravs 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 58 Enables bit level traversal for property density coverage. 59
12152 0
12153 0 436 35 fml_enable_formal_core_cov_bittravs 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 53 Enables bit level traversal for formal core coverage. 59
12154 0
12155 0 437 28 fml_cov_cg_enable_zcov_debug 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 47 Enables debug messages from the Zcov component. 59
12156 0
12157 0 438 26 enable_const_prop_thru_seq 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 56 Enables the constant propagation through the sequentials 59
12158 0
12159 0 439 33 fml_enable_seqaig_based_signature 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 57 Compute signature of the formal model based on the seqAig 59
12160 0
12161 0 440 31 fml_abstract_arithop_with_const 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 65 Allow abstraction on arithmetic operators with constant operands. 59
12162 0
12163 0 441 26 fml_enable_signoff_bounded 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 35 Enables signoff on bounded results. 59
12164 0
12165 0 442 31 fml_enable_prop_density_for_frv 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 42 Enables property density for FRV app mode. 59
12166 0
12167 0 443 28 fml_lpcc_try_robust_get_info 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 120 For LP CC, try the legacy low power information extractor if the structural check fails to extract required information. 59
12168 0
12169 0 444 19 fml_aep_unique_name 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 40 Enables creation of unique names for AEP 59
12170 0
12171 0 445 27 fml_incremental_bind_bypass 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 147 Bypass adding all previous bind instances to bind_checker compiles. This will limit Verdi to showing only the last incremental bind. Default=false. 59
12172 0
12173 0 446 33 fml_incremental_bind_disable_copy 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 82 Disable copying from an existing hierscope for incremental binding. Default=false. 59
12174 0
12175 0 447 26 fml_incremental_bind_ports 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 96 Add port signals to VCS/Simon incremental module binds using bind_checker command. Default=true. 59
12176 0
12177 0 448 23 fml_bbox_clock_analysis 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 45 Enable the clock COI analysis for blackboxing 59
12178 0
12179 0 449 23 fml_bbox_reset_analysis 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 45 Enable the reset COI analysis for blackboxing 59
12180 0
12181 0 450 27 fml_bbox_use_const_internal 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 87 Use the set_constant delcared over a signal that is inside an instance to be blackboxed 59
12182 0
12183 0 451 17 fml_fta_inst_qual 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 50 Enables instance based fault qualification for FTA 59
12184 0
12185 0 452 27 fml_fta_move_unneeded_files 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 79 Move all unnecessary files of FTA to session log directory <session_name>/logs  59
12186 0
12187 0 453 24 fml_fta_constraint_check 0 1 0 0 0 0 -1 -1 0  0  0  -1 -1 71 Enable identification of constraints which are in the COI of the faults 59
12188 0
12189 0 454 25 seq_mapping_legacy_report 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 59 Enable legacy format report of report_seq_mappings command. 59
12190 0
12191 0 455 30 seq_skip_trivial_mem_abs_props 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 79 Enable skipping the trivially proven properties for compile memory abstractions 59
12192 0
12193 0 456 25 seq_pcfv_isomorphic_check 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 60 Do isomorphic check for clock tree properties in PC-FV flow. 59
12194 0
12195 0 457 26 fml_ignore_latch_retention 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 28 Ignore latches for retention 59
12196 0
12197 0 458 29 fml_enable_ret_generic_output 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 53 Enable UPF_GENERIC_OUTPUT (bitwise) for bind_checker. 59
12198 0
12199 0 459 28 fml_cov_cg_enable_new_naming 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 55 Enables new style naming for SV CG coverage properties. 59
12200 0
12201 0 460 19 fml_auto_clock_mode 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 35 Enable automatic clock inferencing. 59
12202 0
12203 0 461 19 fml_auto_reset_mode 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 35 Enable automatic reset inferencing. 59
12204 0
12205 0 462 33 fml_enable_sign_and_pack_in_types 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 57 Enable signedness and packing information in array types. 59
12206 0
12207 0 463 26 fml_enable_mos_transistors 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 55 Enable accurate handling of nmos/pmos/cmos transistors. 59
12208 0
12209 0 464 25 fml_enable_drive_strength 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 49 Enable drive strength support in formal modeling. 59
12210 0
12211 0 465 37 fml_enable_toplevel_inout_assumptions 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 75 Enable top-level/bbox inout assumptions that avoid multi-driven situations. 59
12212 0
12213 0 466 34 fml_enable_stability_constraint_ps 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 80 Enable support of env stability constraints for bit/part selects (default true). 59
12214 0
12215 0 467 32 fml_formal_stability_constraints 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 111 Enable support of formal stability constraints vs treating as environment stability constraints (default true). 59
12216 0
12217 0 468 22 fv_direct_env_equality 1 0 0 1 0 0 -1 -1 0  0  0  -1 -1 100 Beta 2022.06. Enable instrumentation of environment equality directly into the nldm (default false). 59
12218 0
12219 0 469 17 fml_fta_seq_debug 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 26 Enable FTA SEQ debug mode. 59
12220 0
12221 0 470 18 fml_fta_qual_setup 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 54 Enable user constraints automatically in FTA SEQ mode. 59
12222 0
12223 0 471 20 seq_use_new_rfc_flow 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 47 Enable new flow report of report_fv_complexity. 59
12224 0
12225 0 472 22 fml_signoff_auto_merge 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 102 Enable the auto merge flow in compute signoff where databases of effort levels are merged accordingly. 59
12226 0
12227 0 473 19 fusa_enable_pruning 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 23 Enables pruning in FuSa 59
12228 0
12229 0 474 34 seq_use_legacy_abstraction_mapping 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 42 Enable legacy flow of abstraction mapping. 59
12230 0
12231 0 475 19 fsv_enable_cond_tgl 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 53 Enable the toggle check for the condition expressions 59
12232 0
12233 0 476 19 fxp_enable_cond_tgl 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 53 Enable the toggle check for the condition expressions 59
12234 0
12235 0 477 19 fml_cov_vacuity_unr 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 30 Enable Vacuity unreachability. 59
12236 0
12237 0 478 21 fml_struct_array_free 0 1 0 0 0 0 -1 -1 0  0  0  -1 -1 138 Treat the struct array operator output as a free variable. By default the presence of a struct array operator will be treated as an error. 59
12238 0
12239 0 479 19 fsv_seq_prop_naming 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 44 Follow the property naming convention of SEQ 59
12240 0
12241 0 480 19 fxp_seq_prop_naming 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 44 Follow the property naming convention of SEQ 59
12242 0
12243 0 481 20 fusa_seq_prop_naming 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 44 Follow the property naming convention of SEQ 59
12244 0
12245 0 482 24 fusa_save_ignored_status 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 57 Add NA status when saving the faults which are not found. 59
12246 0
12247 0 483 20 fusa_legacy_sff_flow 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 36 Use fdb under the hood for sff flow. 59
12248 0
12249 0 484 25 fusa_orch_smart_with_seed 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 44 Use the seed approach in the FuSa smart orch 59
12250 0
12251 0 485 28 fml_lp_query_no_bit_blasting 0 1 0 0 0 0 -1 -1 0  0  0  -1 -1 68 To convert bit-blasted signals to word-level for retention elements. 59
12252 0
12253 0 486 32 fml_signoff_high_effort_fta_only 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 69 To only run FTA analysis when running high effort in compute_signoff. 59
12254 0
12255 0 487 34 fml_aep_trivial_continuous_xassign 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 64 To disable creation of trivial continuous AEPs of type x_assign. 59
12256 0
12257 0 488 26 fml_aep_enable_waiver_flow 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 30 To enable waiver flow for AEP. 59
12258 0
12259 0 489 22 seq_use_meta_reasoning 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 42 Use meta reasoning for result propagation. 59
12260 0
12261 0 490 19 seq_dcp_exclude_vwc 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 68 During decompose exclude the vacuity, witness, and cover properties. 59
12262 0
12263 0 491 20 seq_sm_b_timeout_inf 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 63 Make single b3 call infinite timeout in SEQ smart orchestration 59
12264 0
12265 0 492 16 seq_patch_use_mp 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 34 Use workers to patch traces in SEQ 59
12266 0
12267 0 493 19 seq_use_cpu_timeout 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 48 Use cpu time for timeout instead of elapsed time 59
12268 0
12269 0 494 17 fml_cov_hier_both 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 107 To consider -cm_hier file both from input coverage database and that specified with fml_cov_alt_hier_file . 59
12270 0
12271 0 495 39 fml_linearized_counter_jmp_within_range 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 77 Jumps in linearized counter abstraction mode to be within current range only. 59
12272 0
12273 0 496 30 fml_lp_buffer_behav_model_link 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 74 Link in behavioral model for 1 input 1 output cells that have no function. 59
12274 0
12275 0 497 29 fml_enable_coi_deadcode_check 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 47 Enables deadcode check in COI coverage analysis 59
12276 0
12277 0 498 20 fml_enable_lw_coi_oc 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 39 Enables light weight OC in COI analysis 59
12278 0
12279 0 499 31 fml_lpcc_enable_check_wo_policy 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 199 Allow connectivity checks with lpa_type=LPA_CLAMP0_EN/LPA_CLAMP1_EN/LPA_LATCH_EN without any ISO policy association. Isolation sense value is to be interpreted from attributes on the ISO/ELS libcell. 59
12280 0
12281 0 500 31 fml_lpcc_adjust_sense_wo_policy 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 180 For connectivity checks with lpa_type=LPA_CLAMP0_EN/LPA_CLAMP1_EN/LPA_LATCH_EN, adjust the  isolation sense value based on any negations appearing before the ISO/ELS libcell input. 59
12282 0
12283 0 501 34 fml_enable_fcore_cov_across_metric 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 54 Enables mapping of formal core coverage across metrics 59
12284 0
12285 0 502 29 fml_enable_fcore_cov_function 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 56 Enables mapping of formal core coverage in function body 59
12286 0
12287 0 503 26 fml_aep_waiver_flow_legacy 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 33 To enable aep legacy waiver flow. 59
12288 0
12289 0 504 25 fml_aep_waiver_flow_relax 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 32 To enable aep relax waiver flow. 59
12290 0
12291 0 505 23 fusa_multi_failure_mode 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 29 Enables multiple failure mode 59
12292 0
12293 0 506 29 fusa_process_transient_faults 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 38 Retrieve and process transient faults. 59
12294 0
12295 0 507 38 fml_rfc_disable_mem_detection_in_child 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 45 To disable memory detection in child modules. 59
12296 0
12297 0 508 26 fml_rfc_report_reset_state 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 78 To control reporting of reset state for objects in complexity report on verdi. 59
12298 0
12299 0 509 36 fml_rfc_enable_new_counter_detection 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 71 To enable detection and reporting of new counters in complexity report. 59
12300 0
12301 0 510 24 fml_cov_tgl_legacy_instr 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 77 Enables legacy mode of toggle coverage instrumentation for complex data types 59
12302 0
12303 0 511 28 fml_cc_cov_strip_escape_char 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 63 Enables the stripping of escape characters from property names. 59
12304 0
12305 0 512 20 fml_auto_scaling_abs 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 62 Enables abstraction of complex operators in auto scaling flow. 59
12306 0
12307 0 513 26 fml_auto_scaling_reduction 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 45 Enables model reduction in auto scaling flow. 59
12308 0
12309 0 514 18 fml_auto_scale_abs 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 60 Enables abstraction of complex operators in auto scale flow. 59
12310 0
12311 0 515 24 fml_auto_scale_reduction 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 43 Enables model reduction in auto scale flow. 59
12312 0
12313 0 516 28 fml_auto_scaling_tgl_rewrite 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 67 Enables toggle coverage instrumentation rewrite in auto scale flow. 59
12314 0
12315 0 517 31 fml_auto_scale_disable_parallel 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 48 Disables parallel processing in auto scale flow. 59
12316 0
12317 0 518 33 fml_report_fv_complexity_trav_opt 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 40 Enables specific traversal optimization. 59
12318 0
12319 0 519 20 fml_fta_limit_to_cov 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 64 Enabled faults only in lines where coverage properties are there 59
12320 0
12321 0 520 16 fml_cov_coi_flow 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 28 Enabled in COI coverage flow 59
12322 0
12323 0 521 21 fta_disable_clk_fault 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 29 Disables fault in clock logic 59
12324 0
12325 0 522 20 fta_seq_dbg_sub_inst 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 79 Enables generating checkers for doing observability analysisi at sub instances. 59
12326 0
12327 0 523 30 fusa_enable_clk_rst_structural 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 53 Enable FuSa structural analysis for clocks and resets 59
12328 0
12329 0 524 27 fml_aep_use_trailing_genblk 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 77 To enable use of trailing generate block name in the names of AEP properties. 59
12330 0
12331 0 525 34 fml_aep_enable_new_fsmcheck_naming 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 63 To enable extraction of FSM Checks with the new bind mechanism. 59
12332 0
12333 0 526 35 fml_aep_enable_unionlock_with_delay 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 87 To enable extraction of FSM Checks for Unionlock with delay in assumption by one cycle. 59
12334 0
12335 0 527 26 fml_cov_clear_reset_result 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 48 Clears reset property check results in COV flows 59
12336 0
12337 0 528 19 fml_cov_opt_replace 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 45 Replaces cov opt from vcs opt to vcs elab opt 59
12338 0
12339 0 529 20 fml_fta_skip_cm_hier 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 41 Skip considering cm_hier in FTA_SEQ flow. 59
12340 0
12341 0 530 32 fusa_multiple_fault_types_signal 0 1 0 0 1 1 -1 -1 0  0  0  -1 -1 73 Enable creating faults on same signal name when fault class is different. 59
12342 0
12343 0 531 28 fvlp_enable_lib_match_report 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 47 Generate the library match report for lib cell. 59
12344 0
12345 0 532 26 fvlp_enable_pst_constraint 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 28 Generate the pst constraint. 59
12346 0
12347 0 533 22 fvlp_check_combo_logic 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 58 Check the combinational logic for LPA_BASIC property path. 59
12348 0
12349 0 534 23 fml_report_profile_data 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 150 Report profiling information (CPU time, wall time, and peak memory) at specific steps.
false: Profiling turned off (default).
true: Profiling enabled. 59
12350 0
12351 0 535 21 fml_disable_nospecify 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 30 Disables the +nospecify switch 59
12352 0
12353 0 536 28 fvlp_enable_vacuity_creation 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 46 Enable the vacuity creation for LPCC property. 59
12354 0
12355 0 537 28 fvlp_enable_witness_creation 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 46 Enable the witness creation for LPCC property. 59
12356 0
12357 0 538 16 seq_use_apxtbdgt 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 33 Enable approximate budget for SEQ 59
12358 0
12359 0 539 19 seq_use_start_depth 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 51 Use established safe-depth for subsequent bmc calls 59
12360 0
12361 0 540 16 seq_bh_randomize 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 46 Randomize bughunting options in each iteration 59
12362 0
12363 0 541 20 seq_rotate_b_solvers 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 40 Rotate solvers in bmc timeout iterations 59
12364 0
12365 0 542 31 seq_grid_multi_constant_workers 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 50 Use constant number of workers in multi-grid setup 59
12366 0
12367 0 543 21 fml_fta_incr_activate 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 73 Activation analysis will be done even if FTA properties remain unchanged. 59
12368 0
12369 0 544 32 fta_check_fc_all_props_generated 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 67 Checks if formal core has been generated for all proven properties. 59
12370 0
12371 0 545 27 fml_fta_assume_without_expr 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 47 Supports modified fvassumes without expression. 59
12372 0
12373 0 546 17 fml_enable_svaext 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 33 Enables the -assert svaext switch 59
12374 0
12375 0 547 30 signoff_smart_detect_overwrite 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 146 Enable the feature that automatically detects if there have been any changes in the design to decide whether to re-use signoff analysis databases. 59
12376 0
12377 0 548 24 fml_cov_tgl_escaped_name 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 51 Instrument toggle coverage goals for escaped names. 59
12378 0
12379 0 549 27 fml_caching_save_on_the_fly 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 25 Save RMA Data on the fly. 59
12380 0
12381 0 550 31 fml_aep_enable_arith_oflow_1bit 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 72 To enable extraction of arith_oflow AEP properties for 1 bit LHS signal. 59
12382 0
12383 0 551 25 fvlp_disable_net_creation 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 44 Disable the net creation for pst constraint. 59
12384 0
12385 0 552 19 fml_proof_architect 0 1 0 0 0 0 -1 -1 0  0  0  -1 -1 23 Enable Proof Architect. 59
12386 0
12387 0 553 28 fusa_enable_error_no_clk_rst 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 60 Enable checking for the presence of clock and reset signals. 59
12388 0
12389 0 554 39 fusa_disable_bbox_fault_missing_warning 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 66 Disable printing a warning when fault is not found within the net. 59
12390 0
12391 0 555 14 fta_auto_scale 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 31 Enable auto scale flow for FTA. 59
12392 0
12393 0 556 14 fca_auto_scale 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 31 Enable auto scale flow for FCA. 59
12394 0
12395 0 557 22 seq_compute_debug_auto 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 50 Compute the Rootcause path of falsified properties 59
12396 0
12397 0 558 22 seq_use_abs_safe_depth 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 80 Use abstraction reported safe depth as start depth in iterative abstraction flow 59
12398 0
12399 0 559 23 fv_property_check_clock 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 121 Enable/disable a check that will warn if the clock of clocked properties is dependent on a non-clock input or free signal 59
12400 0
12401 0 560 25 fml_cov_tgl_unconn_as_unr 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 59 Used to classify unconnected toggle signals as uncoverable. 59
12402 0
12403 0 561 12 fta_fcore_na 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 55 Force formal core qualification on non_activated fauts. 59
12404 0
12405 0 562 25 fvlp_disable_xmr_creation 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 44 Disable the xmr creation for pst assign net. 59
12406 0
12407 0 563 19 fv_auto_sva_compile 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 57 Automatically add the -sva option to read_file/elaborate. 59
12408 0
12409 0 564 26 fml_bug_hunting_visualizer 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 39 Enables bug-hunting visualizer for FPV. 59
12410 0
12411 0 565 12 seq_rca_path 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 67 Compute the debug information of falsified properties automatically 59
12412 0
12413 0 566 19 seq_use_dev_engines 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 32 Enable engines under development 59
12414 0
12415 0 567 22 seq_force_e1_incrmode2 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 36 Force increment mode 2 for e1 engine 59
12416 0
12417 0 568 17 fv_enable_vcf_nxg 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 33 Enable command consistency mode.
 59
12418 0
12419 0 569 18 fca_save_user_test 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 42 Saves User test name in coverage database. 59
12420 0
12421 0 570 22 fusa_enable_primitives 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 59 Enables handling of primitive names in SFF/FDB in VCF-FuSa. 59
12422 0
12423 0 571 14 flp_pst_in_pnm 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 35 Dump power state tables in the PNM. 59
12424 0
12425 0 572 21 fca_auto_scale_export 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 76 Enables exporting of auto scale results of FCA from children to parent task. 59
12426 0
12427 0 573 14 fta_nxg_waiver 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 47 Enables next generation waiver support for FTA. 152 0 59
12428 1
12429 1 0 17 fml_cov_gen_trace 0 0 0 0 0 0 -1 -1 7 default 7 default 14 default on off -1 -1 412 Configures automatic trace generation for covered coverage goals when check_fv is run in FCA App (COV appmode) where a large number of targets can exist. In most FCA App flows like unreachability analysis, the "default" setting disables trace generation for performance considerations. Use the "on" and "off" settings explicitly to enable or disable trace generation for every covered coverage goal respectively. 59
12430 1
12431 1 1 26 fml_cov_llk_abstract_depth 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
12432 1
12433 1 2 25 fml_cov_llk_abstract_size 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
12434 1
12435 1 3 26 fml_cov_llk_base_abs_depth 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
12436 1
12437 1 4 25 fml_cov_llk_base_abs_size 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
12438 1
12439 1 5 22 fml_cov_llk_max_groups 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
12440 1
12441 1 6 21 fml_cov_llk_max_seeds 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
12442 1
12443 1 7 22 fml_cov_llk_max_states 1 0 0 0 0 0 -1 -1 2 20 2 20 0  -1 -1 49 Set maximum number of states in a livelock group. 59
12444 1
12445 1 8 22 fml_cov_llk_max_traces 1 0 0 0 0 0 -1 -1 1 1 1 1 0  -1 -1 51 Set maximum number of traces for livelock/deadlock. 59
12446 1
12447 1 9 24 fml_cov_llk_trace_enable 1 0 0 0 0 0 -1 -1 9 unlimited 9 unlimited 29 off low medium high unlimited -1 -1 33 Enables livelock/deadlock traces. 59
12448 1
12449 1 10 22 fml_cov_llk_trace_mode 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 29 Livelock/deadlock trace mode. 59
12450 1
12451 1 11 24 fml_cov_llk_reorder_mode 1 0 0 0 0 0 -1 -1 1 1 1 1 0  -1 -1 34 Livelock/deadlock reordering mode. 59
12452 1
12453 1 12 16 fml_cov_llk_mode 1 0 0 0 0 0 -1 -1 8 combined 8 combined 26 bug_hunting proof combined -1 -1 23 Livelock/deadlock mode. 59
12454 1
12455 1 13 14 fml_dump_aiger 1 0 0 0 0 0 -1 -1 4 null 4 null 0  -1 -1 0  59
12456 1
12457 1 14 19 fml_formal_strategy 1 0 0 0 0 0 -1 -1 8 balanced 8 balanced 33 balanced proof_mode bounded_proof -1 -1 0  59
12458 1
12459 1 15 15 fml_bh_save_dir 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
12460 1
12461 1 16 22 fml_cdpl_ipv6_override 1 1 0 0 0 0 -1 -1 7 default 7 default 17 default ipv4 ipv6 -1 -1 120 Controls CDPL usage of IPv4 vs IPv6.
Default use is set according to the vc_static_shell "-use_ipv6" commandline option. 59
12462 1
12463 1 17 13 fml_grid_type 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
12464 1
12465 1 18 16 fml_grid_control 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
12466 1
12467 1 19 12 fml_grid_dir 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
12468 1
12469 1 20 20 fml_grid_config_file 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
12470 1
12471 1 21 25 fml_grid_prefetch_timeout 0 0 0 0 0 0 -1 -1 2 1H 2 1H 0  -1 -1 107 Timeout for the number of workers to prefetch. Units in seconds(S), minutes(M) or hours(H) (e.g. 37M, 12H). 59
12472 1
12473 1 22 20 fml_backup_grid_type 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
12474 1
12475 1 23 23 fml_backup_grid_control 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
12476 1
12477 1 24 19 fml_backup_grid_dir 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
12478 1
12479 1 25 27 fml_backup_grid_config_file 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
12480 1
12481 1 26 23 fml_navigator_grid_type 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
12482 1
12483 1 27 26 fml_navigator_grid_control 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
12484 1
12485 1 28 22 fml_navigator_grid_dir 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
12486 1
12487 1 29 30 fml_navigator_grid_config_file 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
12488 1
12489 1 30 16 fml_cloud_config 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 36 Path to the cloud configuration file 59
12490 1
12491 1 31 19 fml_cur_worker_stat 1 0 0 0 0 0 -1 -1 2 NA 2 NA 0  -1 -1 0  59
12492 1
12493 1 32 11 fml_max_mem 0 0 0 0 0 0 -1 -1 3 8GB 3 8GB 0  -1 -1 109 Limit formal engines to approximately the specified virtual memory usage.
Units are GB or MB (12GB, 12000MB). 59
12494 1
12495 1 33 14 fml_bg_max_mem 1 0 0 0 0 0 -1 -1 3 8GB 3 8GB 0  -1 -1 128 Limit formal engines to approximately the specified virtual memory usage in the backup grid.
Units are GB or MB (12GB, 12000MB). 59
12496 1
12497 1 34 12 fml_max_time 0 0 0 0 0 0 -1 -1 3 12H 3 12H 0  -1 -1 129 Limit check_fv call to specified time. Negative time means no limit.
Units in seconds(S), minutes(M) or hours(H) (e.g. 37M, 12H). 59
12498 1
12499 1 35 23 fml_property_time_limit 0 0 0 0 0 0 -1 -1 2 -1 2 -1 0  -1 -1 142 Limit check_fv call per property to specified time. Negative time means no limit.
Units in seconds(S), minutes(M) or hours(H) (e.g. 37M, 12H). 59
12500 1
12501 1 36 17 debug_cc_max_time 0 0 0 0 0 0 -1 -1 2 1M 2 1M 0  -1 -1 129 Limit debug_cc call to specified time. Negative time means no limit.
Units in seconds(S), minutes(M) or hours(H) (e.g. 37M, 12H). 59
12502 1
12503 1 37 23 fml_progress_time_limit 0 0 0 0 0 0 -1 -1 3 -1H 3 -1H 0  -1 -1 142 Limit check_fv call to specified unproductive time. Negative time means no limit.
Units in seconds(S), minutes(M) or hours(H) (e.g. 37M, 12H). 59
12504 1
12505 1 38 14 fml_coi_method 0 0 0 0 0 0 -1 -1 20 scheduled_properties 20 scheduled_properties 35 scheduled_properties all_properties -1 -1 50 Limit check_fv to run all or scheduled properties. 59
12506 1
12507 1 39 14 fml_orc_tactic 0 0 0 0 0 0 -1 -1 10 prop_check 10 prop_check 0  -1 -1 62 The check_fv call will use the specified orchestration tactic. 59
12508 1
12509 1 40 15 fml_effort_data 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 62 The check_fv call will use the specified orchestration tactic. 59
12510 1
12511 1 41 22 fml_dynamic_orc_tactic 1 0 0 0 0 0 -1 -1 7 default 7 default 0  -1 -1 51 Variable to control dynamic orchestration features. 59
12512 1
12513 1 42 27 fml_navigator_display_msgid 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 85 Display the specified message id while in the Navigator as a pop-up when encountered. 59
12514 1
12515 1 43 26 fml_navigator_ignore_msgid 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 84 Ignore the specified message id while in a Navigator task (does not show in pop-up). 59
12516 1
12517 1 44 20 fml_quiet_trace_mode 1 0 0 0 0 0 -1 -1 7 default 7 default 0  -1 -1 55 Which quiet-trace algorithm to use.  default or unroll. 59
12518 1
12519 1 45 25 fml_prop_result_verbosity 0 1 0 0 0 0 -1 -1 7 changed 7 changed 22 none converged changed -1 -1 97 Verbosity for check_fv PROP_I_RESULT messages: None, property convergences, or all status changes 59
12520 1
12521 1 46 9 seq_map_x 1 0 0 0 0 0 -1 -1 4 none 4 none 28 none zero one bestmatch safe -1 -1 38 Internal Var to track is map X enabled 59
12522 1
12523 1 47 14 seq_map_x_curr 1 0 0 0 0 0 -1 -1 4 none 4 none 28 none zero one bestmatch safe -1 -1 38 Internal Var to track is map X enabled 59
12524 1
12525 1 48 9 seq_map_u 1 0 0 0 0 0 -1 -1 4 none 4 none 28 none zero one bestmatch safe -1 -1 45 Internal Var to track is map undriven enabled 59
12526 1
12527 1 49 14 seq_map_u_curr 1 0 0 0 0 0 -1 -1 4 none 4 none 28 none zero one bestmatch safe -1 -1 45 Internal Var to track is map undriven enabled 59
12528 1
12529 1 50 28 seq_custom_solve_script_file 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 48 Provides a file name with custom recipe for SEQ. 59
12530 1
12531 1 51 16 seq_flow_version 1 0 0 0 0 0 -1 -1 2 v3 2 v3 11 v1 v2 v3 v4 -1 -1 46 Controls the version of the SEQ orchestration. 59
12532 1
12533 1 52 16 seq_grid_options 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 30 Provides grid options for SEQ. 59
12534 1
12535 1 53 18 seq_grid_copy_logs 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 22 Copy logs from workers 59
12536 1
12537 1 54 15 seq_sim_options 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 45 Provides options to simulation in SEQ recipe. 59
12538 1
12539 1 55 18 seq_solver_options 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 42 Provides options to solvers in SEQ recipe. 59
12540 1
12541 1 56 25 seq_decompose_save_prefix 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
12542 1
12543 1 57 23 seq_decompose_save_path 1 0 0 0 0 0 -1 -1 1 . 1 . 0  -1 -1 0  59
12544 1
12545 1 58 12 seq_prop_app 1 0 0 0 0 0 -1 -1 2 fv 2 fv 6 fv seq -1 -1 0  59
12546 1
12547 1 59 13 seq_flow_type 1 0 0 0 0 0 -1 -1 5 split 5 split 18 normal split phase -1 -1 0  59
12548 1
12549 1 60 15 seq_prev_recipe 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
12550 1
12551 1 61 17 dashboard_project 1 1 0 0 0 0 -1 -1 10 defaultPrj 10 defaultPrj 0  -1 -1 37 The project name for Formal Dashboard 59
12552 1
12553 1 62 15 dashboard_block 1 1 0 0 0 0 -1 -1 10 defaultBlk 10 defaultBlk 0  -1 -1 35 The block name for Formal Dashboard 59
12554 1
12555 1 63 16 dashboard_design 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 36 The design name for Formal Dashboard 59
12556 1
12557 1 64 16 fsv_flow_version 1 0 0 0 0 0 -1 -1 2 v3 2 v3 8 v1 v2 v3 -1 -1 46 Controls the version of the FSV orchestration. 59
12558 1
12559 1 65 16 fxp_flow_version 1 0 0 0 0 0 -1 -1 2 v3 2 v3 8 v1 v2 v3 -1 -1 46 Controls the version of the FXP orchestration. 59
12560 1
12561 1 66 17 fusa_flow_version 1 0 0 0 0 0 -1 -1 2 v3 2 v3 8 v1 v2 v3 -1 -1 47 Controls the version of the FuSa orchestration. 59
12562 1
12563 1 67 13 fusa_run_mode 0 0 0 0 0 0 -1 -1 10 structural 10 structural 33 structural control observe detect -1 -1 34 Determines the FuSa checking mode. 59
12564 1
12565 1 68 21 fusa_structural_point 1 0 0 0 0 0 -1 -1 7 observe 7 observe 25 observe detect structural -1 -1 40 Controls the way Fusa Structural is run. 59
12566 1
12567 1 69 10 fml_effort 0 0 0 0 0 0 -1 -1 7 default 7 default 42 default high bug_hunting discovery userorc -1 -1 44 Specifies formal orchestration effort level. 59
12568 1
12569 1 70 12 fml_orc_eval 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 41 Debug command for FV backend to evaluate. 59
12570 1
12571 1 71 27 fml_export_eprediction_data 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 39 Location to save profiling information. 59
12572 1
12573 1 72 23 fml_cc_structural_check 0 0 0 0 0 0 -1 -1 4 path 4 path 14 path none full -1 -1 285 Control the structural check in connectivity checks.
   none - switch off the structural traversal.
   full - structural traversal for enable-destination path as well as the source-destination path.
   path - this is default. It will check for the source-destination path connectivity. 59
12574 1
12575 1 73 19 fml_cc_check_prefix 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 66 Control the check name in connectivity checks by adding a prefix.
 59
12576 1
12577 1 74 14 fml_old_server 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 50 the name of yoda server for caching and dashboard. 59
12578 1
12579 1 75 21 fml_caching_s3_bucket 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 46 Configure the S3 bucket to be used for caching 59
12580 1
12581 1 76 21 fml_caching_extra_key 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 35 the extra key for database storage. 59
12582 1
12583 1 77 22 fml_caching_local_save 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 25 directory for local save. 59
12584 1
12585 1 78 23 fml_caching_local_reuse 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 26 directory for local reuse. 59
12586 1
12587 1 79 20 fml_effort_switch_to 1 0 0 0 0 0 -1 -1 0  0  25 bughunting high discovery -1 -1 58 To which effort level to switch from current effort level. 59
12588 1
12589 1 80 26 fml_lp_constraint_strategy 1 0 0 0 0 0 -1 -1 7 disable 7 disable 14 enable disable -1 -1 72 LP constraints will try to neutralize the isolation and retention cells. 59
12590 1
12591 1 81 24 fml_hier_instance_prefix 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 38 instance path name w.r.t. root module. 59
12592 1
12593 1 82 29 fml_impl_hier_instance_prefix 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 45 instance path name w.r.t. root module (impl). 59
12594 1
12595 1 83 23 seq_map_array_delimiter 1 0 0 0 0 0 -1 -1 3 []_ 3 []_ 0  -1 -1 15 array delimiter 59
12596 1
12597 1 84 23 seq_map_file_auto_regex 1 0 0 0 0 0 -1 -1 25 \[([a-zA-Z]+[^][]*)\] .\1 25 \[([a-zA-Z]+[^][]*)\] .\1 0  -1 -1 40 automatic renaming rule for mapping file 59
12598 1
12599 1 85 22 fml_max_time_per_fault 0 0 0 0 0 0 -1 -1 3 12H 3 12H 0  -1 -1 164 Limit time of exploration of each fault in high effort to specified time. Negative time means no limit.
Units in seconds(S), minutes(M) or hours(H) (e.g. 37M, 12H). 59
12600 1
12601 1 86 20 fml_fta_flow_version 1 0 0 0 0 0 -1 -1 2 v3 2 v3 0  -1 -1 32 FTA flow version - v1, v2 and v3 59
12602 1
12603 1 87 17 fml_fta_run_state 1 0 0 0 0 0 -1 -1 3 all 3 all 13 lw all LW ALL -1 -1 36 Controls the states to be run in FTA 59
12604 1
12605 1 88 26 fml_fta_lightweight_recipe 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 31 Lightweight recipe for FTA flow 59
12606 1
12607 1 89 24 fml_trace_explore_glopts 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 50 Internal. Pass options for Galil in trace explore. 59
12608 1
12609 1 90 30 fml_cov_exclude_unr_from_score 1 0 0 0 0 0 -1 -1 7 default 7 default 0  -1 -1 58 Excludes unreachable coverage goals from score computation 59
12610 1
12611 1 91 31 fml_cov_score_computation_scope 1 0 0 0 0 0 -1 -1 7 default 7 default 0  -1 -1 41 Sets scope for coverage score computation 59
12612 1
12613 1 92 34 fml_fta_enable_const_prop_activate 1 0 0 0 0 0 -1 -1 7 default 7 default 0  -1 -1 76 Enables constant propagation during structural analysis for fault activation 59
12614 1
12615 1 93 16 fpv_flow_version 1 0 0 0 0 0 -1 -1 2 v6 2 v6 17 v1 v2 v3 v4 v5 v6 -1 -1 46 Controls the version of the FPV orchestration. 59
12616 1
12617 1 94 19 fpv_bh_flow_version 1 0 0 0 0 0 -1 -1 2 v2 2 v2 5 v1 v2 -1 -1 58 Controls the version of the FPV bug-hunting orchestration. 59
12618 1
12619 1 95 12 fml_orc_mode 1 0 0 0 0 0 -1 -1 7 default 7 default 18 aggressive default -1 -1 47 Controls the strategy of the FPV orchestration. 59
12620 1
12621 1 96 16 frv_flow_version 1 0 0 0 0 0 -1 -1 2 v3 2 v3 11 v2 v3 v4 v5 -1 -1 46 Controls the version of the FRV orchestration. 59
12622 1
12623 1 97 15 cc_flow_version 1 0 0 0 0 0 -1 -1 2 v3 2 v3 8 v2 v3 v4 -1 -1 45 Controls the version of the CC orchestration. 59
12624 1
12625 1 98 16 fca_flow_version 1 0 0 0 0 0 -1 -1 2 v3 2 v3 8 v1 v2 v3 -1 -1 46 Controls the version of the FCA orchestration. 59
12626 1
12627 1 99 21 fusa_fca_flow_version 1 0 0 0 0 0 -1 -1 2 v3 2 v3 8 v1 v2 v3 -1 -1 76 Controls the version of FCA orchestration used in FUSA controllability flow. 59
12628 1
12629 1 100 24 formal_core_flow_version 1 0 0 0 0 0 -1 -1 2 v2 2 v2 8 v1 v2 v3 -1 -1 54 Controls the version of the formal core orchestration. 59
12630 1
12631 1 101 23 fml_lpf_power_signalset 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 61 <Power Domain Name>,<Power Down Signal> colon separated list. 59
12632 1
12633 1 102 21 fml_cov_alt_hier_file 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 148 Supplies tool with an alternate path for the hier_file to be procesed when fml_cov_override_db_opt is false and simulation hier file is inaccesible. 59
12634 1
12635 1 103 16 fml_license_mode 0 1 0 0 0 0 -1 -1 9 fml_elite 6 fml_fv 35 fml_fv fml_ultra fml_base fml_elite -1 -1 20 Formal license mode. 59
12636 1
12637 1 104 27 fml_incr_bind_simon_options 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 95 Allow passing a simon option file during incremental bind in add_sva_property and bind_checker. 59
12638 1
12639 1 105 15 seq_latch_scope 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 42 Seq latch scope for latch instrumentation. 59
12640 1
12641 1 106 28 fml_property_extension_clock 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 159 Clock override to be used for property extension (default is property clock). This must be a user specified clock signal created with the create_clock command. 59
12642 1
12643 1 107 23 fml_lp_query_prefix_top 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 80 String to be prefixed before the top in the output of lp related query commands. 59
12644 1
12645 1 108 24 fml_lp_query_replace_top 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 65 String to replace top in the output of lp related query commands. 59
12646 1
12647 1 109 14 fml_enable_abs 0 0 0 0 0 0 -1 -1 7 default 7 default 0  -1 -1 30 Enables automatic abstraction. 59
12648 1
12649 1 110 33 fml_delay_property_checking_clock 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 113 Clock to be used with fml_delay_property_checking. If unspecified, the formal reference clock is used by default. 59
12650 1
12651 1 111 25 fml_cond_proven_status_on 0 0 0 0 0 0 -1 -1 3 off 3 off 19 off vacuity witness -1 -1 240 Enables 'conditionally proven' property status.
'off' - disabled
'vacuity' - 'non_vacuous' vacuity status is required for 'proven' overall property status
'witness' - 'covered' witness status is required for 'proven' overall property status 59
12652 1
12653 1 112 28 fml_cc_proven_vacuity_status 0 0 0 0 0 0 -1 -1 12 inconclusive 12 inconclusive 38 inconclusive nonvacuous condnonvacuous -1 -1 67 Allows user to configure proven vacuity status on abstracted model. 59
12654 1
12655 1 113 27 fml_parent_signoff_fpv_task 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 64 Sets the parent FPV task from where compute_signoff was invoked. 59
12656 1
12657 1 114 22 fusa_no_progress_limit 0 0 0 0 0 0 -1 -1 2 -1 2 -1 0  -1 -1 155 Skip fault if there is no progress for the specified time limit. Negative time means no limit.
Units in seconds(S), minutes(M) or hours(H) (e.g. 37M, 12H). 59
12658 1
12659 1 115 21 seq_no_progress_limit 0 0 0 0 0 0 -1 -1 2 -1 2 -1 0  -1 -1 155 Skip proof if there is no progress for the specified time limit. Negative time means no limit.
Units in seconds(S), minutes(M) or hours(H) (e.g. 37M, 12H). 59
12660 1
12661 1 116 24 fusa_default_post_recipe 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 55 A post sub-recipe to try after original default recipe. 59
12662 1
12663 1 117 20 seq_use_bit_rewrites 1 0 0 0 0 0 -1 -1 4 none 4 none 25 none def med heavy expert -1 -1 34 Type of bit rewrites to use in SEQ 59
12664 1
12665 1 118 20 seq_ubh_bit_rewrites 1 0 0 0 0 0 -1 -1 4 none 4 none 25 none def med heavy expert -1 -1 38 Type of rewrites to use for UBH in SEQ 59
12666 1
12667 1 119 15 seq_base_solver 1 0 0 0 0 0 -1 -1 4 orig 4 orig 45 orig heavy bughunter okm_7 okm_7u expert ext2 -1 -1 25 Base solver to use in SEQ 59
12668 1
12669 1 120 19 seq_ubh_base_solver 1 0 0 0 0 0 -1 -1 5 heavy 5 heavy 45 orig heavy bughunter okm_7 okm_7u expert ext2 -1 -1 33 Base solver to use for UBH in SEQ 59
12670 1
12671 1 121 12 seq_ubh_mode 1 0 0 0 0 0 -1 -1 4 high 4 high 20 none low high oracle -1 -1 38 Upfront bug hunting mode to use in SEQ 59
12672 1
12673 1 122 15 seq_ubh_timeout 1 0 0 0 0 0 -1 -1 2 1H 2 1H 0  -1 -1 100 Time limit for SEQ upfront bug hunting.
Units in seconds(S), minutes(M) or hours(H) (e.g. 37M, 12H). 59
12674 1
12675 1 123 22 seq_ubh_approx_timeout 1 0 0 0 0 0 -1 -1 3 17M 3 17M 0  -1 -1 117 Approx Time limit per cycle for SEQ upfront bug hunting.
Units in seconds(S), minutes(M) or hours(H) (e.g. 37M, 12H). 59
12676 1
12677 1 124 14 seq_bh_options 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 42 Options for bug hunting engines in SEQ App 59
12678 1
12679 1 125 17 seq_cg_ref_prefix 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 41 Set the reference prefix for clock gating 59
12680 1
12681 1 126 15 seq_bh_hit_type 1 0 0 0 0 0 -1 -1 7 longest 7 longest 14 longest random -1 -1 41 Bughunting counter example trace hit type 59
12682 1
12683 1 127 22 fml_fta_alt_config_dir 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 107 Specify alternate directory path from where to pick up certitude_config.cer, certitude_hdl_files.cer files. 59
12684 1
12685 1 128 12 fusa_fcc_opt 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 76 Specify options to be passed with Fault Campaign Compiler for SFF based flow 59
12686 1
12687 1 129 29 fml_cov_signoff_analysis_type 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 115 Sets the current analysis type so that the appropriate anotations can be saved in the respective coverage database. 59
12688 1
12689 1 130 18 fml_lw_coi_oc_time 1 0 0 0 0 0 -1 -1 2 5M 2 5M 0  -1 -1 153 Limit deadcode analysis during COI analysis to specified time. Negative time means no limit.
Units in seconds(S), minutes(M) or hours(H) (e.g. 37M, 12H). 59
12690 1
12691 1 131 26 fml_cov_auto_scaling_level 1 0 0 0 0 0 -1 -1 7 default 7 default 0  -1 -1 80 Enables automatic scaling up of COV app. Supported levels are low, default, high 59
12692 1
12693 1 132 19 fta_max_proven_time 1 0 0 0 0 0 -1 -1 3 12H 3 12H 0  -1 -1 119 Limit time of exploration of proven FPV properties in FTA.
Units in seconds(S), minutes(M) or hours(H) (e.g. 37M, 12H). 59
12694 1
12695 1 133 20 fta_max_inconcl_time 1 0 0 0 0 0 -1 -1 3 24H 3 24H 0  -1 -1 125 Limit time of exploration of inconclusive FPV properties in FTA.
Units in seconds(S), minutes(M) or hours(H) (e.g. 37M, 12H). 59
12696 1
12697 1 134 16 fta_seq_dbg_inst 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 80 Instance(s) to be used for generating checkers for doing observability analysis. 59
12698 1
12699 1 135 24 fusa_engine_timeout_list 1 0 0 0 0 0 -1 -1 12 300 900 1800 12 300 900 1800 0  -1 -1 66 Specify the timeout list for the FuSa engines in the flow mode v3. 59
12700 1
12701 1 136 14 fv_waivers_dir 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 34 Keeping backup of all waiver files 59
12702 1
12703 1 137 22 fvorc_s6_time_per_call 1 0 0 0 0 0 -1 -1 4 120S 4 120S 0  -1 -1 131 Limit userorc s6 call to specified time. Negative time means no limit.
Units in seconds(S), minutes(M) or hours(H) (e.g. 37M, 12H). 59
12704 1
12705 1 138 24 fvorc_s6_length_per_call 1 0 0 0 0 0 -1 -1 2 10 2 10 0  -1 -1 55 Call userorc s6 on traces greater than specified length 59
12706 1
12707 1 139 18 fvorc_effort_order 1 0 0 0 0 0 -1 -1 3 seq 3 seq 0  -1 -1 54 Order of execution of userorc and the specified effort 59
12708 1
12709 1 140 26 fvorc_include_effort_level 1 0 0 0 0 0 -1 -1 5 false 5 false 0  -1 -1 35 Include effort level to the userorc 59
12710 1
12711 1 141 26 fml_enable_auto_concurrent 0 1 0 0 0 0 -1 -1 0  0  0  -1 -1 393 If turned on, automatically convert immediate properties of the usage specified to concurrent properties based on the reference clock.
Options are 'default', 'all' or a space-separated list of 'assert', 'assume', and/or 'cover' such as 'assume cover'. 'default' is 'assert cover'.
Applied globally when the formal model is built.
See 'fvedit -concurrent' and 'fvedit -immediate_to_concurrent'. 59
12712 1
12713 1 142 18 fusa_save_fdb_incr 1 1 0 0 0 0 -1 -1 2 1H 2 1H 0  -1 -1 145 Saves results incrementally in FDB when Formal analysis is ongoing.
Units in minutes(M) or hours(H) (e.g. 10M, 12H). Minimum value should be 10M. 59
12714 1
12715 1 143 18 fca_incr_excl_time 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 81 Controls the timestamp to call save exclusion functionality in incremental mode.  59
12716 1
12717 1 144 15 fml_signoff_dir 1 0 0 0 0 0 -1 -1 14 vcf_signoff_db 14 vcf_signoff_db 0  -1 -1 59 Stores the value of the signoff_db option to signoff_check. 59
12718 1
12719 1 145 20 fta_auto_scale_level 1 0 0 0 0 0 -1 -1 7 default 7 default 12 default high -1 -1 38 Specifies FTA auto_scale effort level. 59
12720 1
12721 1 146 20 fca_on_the_fly_model 1 0 0 0 0 0 -1 -1 2 v1 2 v1 0  -1 -1 37 FCA on the fly model version - v1, v2 59
12722 1
12723 1 147 20 fta_fault_effort_low 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 47 FTA fault set to be instrumented in low effort. 59
12724 1
12725 1 148 20 fta_fault_effort_med 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 50 FTA fault set to be instrumented in medium effort. 59
12726 1
12727 1 149 21 fta_fault_effort_high 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 48 FTA fault set to be instrumented in high effort. 59
12728 1
12729 1 150 17 fv_debug_save_dir 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 38 directory to save orc_perf_debug data. 59
12730 1
12731 1 151 18 seq_e6_base_solver 1 0 0 0 0 0 -1 -1 5 heavy 5 heavy 45 orig heavy bughunter okm_7 okm_7u expert ext2 -1 -1 25 Base solver for e6 engine 187 0 59
12732 2
12733 2 0 24 fml_conflict_check_depth 0 0 0 0 0 0 2 2 0  0  0  -1 -1 53 Check for conflicting constraints upto a given depth. 59
12734 2
12735 2 1 30 fml_cc_separate_inout_handling 1 0 0 0 0 0 2 2 0  0  0  0 2 181 0 - old flow with 1 CC graph for all src/dest signals1 - separate CC graphs for each inout src/dest signal + 1 for others2 - 1 CC graph for all inout src/dest signals + 1 for others 59
12736 2
12737 2 2 29 fml_cc_snip_source_and_enable 1 0 0 0 0 0 1 1 0  0  0  0 2 106 0 - old flow with NO snipping1 - Snip source for each property2 - Snip source and enable for each property 59
12738 2
12739 2 3 27 fml_multi_path_flow_version 1 0 0 0 0 0 0 0 0  0  0  0 1 53 0 - old flow using nldm1 - New flow using boost graph 59
12740 2
12741 2 4 28 fml_skip_lower_depth_msg_ext 1 0 0 0 0 0 3 3 0  0  0  0 3 183 When 1, do not send BMC_DEPTH messages to tw client if any higher depth message already sent. When 2, combine proven, falsified and solvetime messages at the end. When 3, both enabled 59
12742 2
12743 2 5 32 fml_progress_db_reduce_msg_level 1 0 0 0 0 0 0 0 0  0  0  0 15 531 Control which messages to store in progress reporting DB. It is treated as a bit-vector.  Value 0 (all bits 0) - allow all messages Bit 1 set - disallow all messages.  Bit 2 set - disallow job related messages. report_fml_jobs will not work Bit 3 set - disallow engine related messages. report_fml_engines will not work. Successful engine will not be tracked in propDB/GUI. Depth vs time graphs wont be available. Bit 4 set - disallow host related messages. report_fml_hosts will not work. Grid worker graphs will not be available. 59
12744 2
12745 2 6 23 fml_deadend_check_depth 0 0 0 0 0 0 50 50 0  0  0  -1 -1 86 Control the max depth for a deadend, that is, do not report deadends of longer length. 59
12746 2
12747 2 7 24 fml_jobs_alert_threshold 0 0 0 0 0 0 30 30 0  0  0  0 100 52 Threshold to control printing of job alert messages. 59
12748 2
12749 2 8 28 fml_jobs_alert_init_num_jobs 1 0 0 0 0 0 8 8 0  0  0  1 2147483647 73 Number of completed jobs at which we start checking for alert situations. 59
12750 2
12751 2 9 19 fml_cc_autobbox_log 0 0 0 0 0 0 0 0 0  0  0  0 3 388 Auto Black Box logging level0 - No Debug Logs1 - Module level log. cc_modules.txt and cc_bbox_modules.txt are dumped2 - Module and instance level log. cc_modules.txt, cc_bbox_modules.txt,cc_instances.txt and cc_bbox_instancees.txt are dumped3 - Module, instance and signal level log. cc_modules.txt, cc_bbox_modules.txt,cc_instances.txt, cc_bbox_instances.txt and cc_signal.txt are dumped 59
12752 2
12753 2 10 28 fml_cc_extraction_batch_size 1 0 0 0 0 0 0 0 0  0  0  0 2147483647 346 Break sources and destinations in groups to extract connections incrementallyControl the number of source destination pairs to run at once0 - Run all connection extractions at once'n' - Split connection extraction in groups of n source X total destination pairs in case of collections or instances and n 1 X 1 source destination pairs for signals 59
12754 2
12755 2 11 19 fml_bughunting_mode 1 0 0 0 0 0 0 0 0  0  0  0 10 60 The handle to control different modes of bug hunting effort. 59
12756 2
12757 2 12 19 fml_bh_display_path 1 0 0 0 0 0 0 0 0  0  0  0 1 35 Display path in bug hunting reports 59
12758 2
12759 2 13 20 fml_bh_display_phase 1 0 0 0 0 0 20 20 0  0  0  -1 2147483647 74 Display selected hits whose phase is greater than equal to specified phase 59
12760 2
12761 2 14 11 fml_he_mode 1 0 0 0 0 0 0 0 0  0  0  0 100 53 The handle to control different modes of high effort. 59
12762 2
12763 2 15 21 worker_script_version 1 0 0 0 0 0 0 0 0  0  0  0 2 39 Version of script that invokes workers. 59
12764 2
12765 2 16 12 gridmem_mode 1 0 0 0 0 0 1 1 0  0  0  0 100 63 Control orchestration of multiple grids with increasing memory. 59
12766 2
12767 2 17 12 fml_vwr_mode 1 0 0 0 0 0 -1 -1 0  0  0  -1 31 76 The handle to specify which vacuity and witness inference rules are enabled. 59
12768 2
12769 2 18 17 fml_learn_verbose 1 0 0 0 0 0 0 0 0  0  0  0 10 65 Controls the verbocity of messages during check_fv in learn mode. 59
12770 2
12771 2 19 23 fml_caching_inv_handler 1 0 0 0 0 0 1 1 0  0  0  0 1 78 Different modes of invariant handling in RMA. Possible values 0, 1. Default 0. 59
12772 2
12773 2 20 19 fml_upfront_timeout 1 0 0 0 0 0 1 1 0  0  0  -1 10000 57 The timeout to use to wait for workers when a run starts. 59
12774 2
12775 2 21 12 fml_apt_mode 1 0 0 0 0 0 0 0 0  0  0  0 2147483647 61 Set apt mode to select backend heuristic (0-2^31). Default 0. 59
12776 2
12777 2 22 12 fml_oct_mode 1 0 0 0 0 0 1977 1977 0  0  0  0 2047 84 Set oct mode to select backend heuristic with octopus solver (0-2047). Default 1977. 59
12778 2
12779 2 23 13 fml_oct_point 1 0 0 0 0 0 9 9 0  0  0  1 30 64 Set oct point to select the range of oct-mode (1-30). Default 9. 59
12780 2
12781 2 24 20 fml_worker_threshold 1 0 0 0 0 0 1 1 0  0  0  -1 10000 64 Minimum number of workers to activate many-worker orchestration. 59
12782 2
12783 2 25 27 fml_worker_cpuload_warn_pct 0 0 0 0 0 0 120 120 0  0  0  0 1000 103 Generate a warning if load per core percentage on any worker hosts exceed the given value. Default: 120 59
12784 2
12785 2 26 26 fml_worker_memory_warn_pct 0 0 0 0 0 0 98 98 0  0  0  0 1000 100 Generate a warning if used memory percentage on any worker hosts exceed the given value. Default: 98 59
12786 2
12787 2 27 24 fml_num_worker_rand_seed 1 0 0 0 0 0 0 0 0  0  0  -1 -1 68 The number of workers to use random seed in bug hunting effort mode. 59
12788 2
12789 2 28 27 fml_deadend_check_maxcycles 0 0 0 0 0 0 500 500 0  0  0  -1 -1 67 Control the total number of cycles for which deadend engine is run. 59
12790 2
12791 2 29 30 fml_deadend_check_max_deadends 0 0 0 0 0 0 20 20 0  0  0  -1 -1 37 Max number of deadends to search for. 59
12792 2
12793 2 30 29 fml_formal_core_verbose_level 0 0 0 0 0 0 1 1 0  0  0  0 2 45 Print messages as formal core gets generated. 59
12794 2
12795 2 31 21 fml_icm_explore_depth 1 0 0 0 0 0 1 1 0  0  0  1 -1 25 Control the depth for ICM 59
12796 2
12797 2 32 13 fml_max_trace 0 0 0 0 0 0 1 1 0  0  0  -1 -1 98 The number of unique counter-examples will be limited to this number for each falsified assertion. 59
12798 2
12799 2 33 11 fml_min_unk 0 0 0 0 0 0 0 0 0  0  0  -1 -1 77 The call check_fv will terminate after this amount of unknowns being reached. 59
12800 2
12801 2 34 19 fml_max_proof_depth 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 40 Set the specified maximum bounded depth. 59
12802 2
12803 2 35 27 fml_tw_delay_exit_countdown 1 0 0 0 0 0 -1 -1 0  0  0  0 2147483647 113 Maximum delay allowed to merge invariant from last proven job before exiting TW backend. (1 countdown == 0.1 sec) 59
12804 2
12805 2 36 23 fml_learn_nfs_wait_time 1 0 0 0 0 0 10 10 0  0  0  -1 -1 50 Set NFS wait time for files related to learn mode. 59
12806 2
12807 2 37 19 fml_invalidate_mode 1 0 0 0 0 0 0 0 0  0  0  0 1 0  59
12808 2
12809 2 38 13 seq_bmc_depth 0 0 0 0 0 0 100 100 0  0  0  2 100000 47 Provides the upper bound for BMC in SEQ recipe. 59
12810 2
12811 2 39 19 seq_root_cause_size 0 0 0 0 0 0 6 6 0  0  0  0 100 50 Provides the max size of the SEQ root cause groups 59
12812 2
12813 2 40 22 seq_timeout_multiplier 1 0 0 0 0 0 1 1 0  0  0  1 -1 63 This value is used to increase the timeout for each engine call 59
12814 2
12815 2 41 18 seq_conflict_limit 1 0 0 0 0 0 150000 150000 0  0  0  -1 -1 54 Provides a deterministic conflict limit for SEQ recipe 59
12816 2
12817 2 42 19 seq_decompose_depth 1 0 0 0 0 0 6 6 0  0  0  0 100000 60 Provides a upper bound BMC for decompose step in SEQ recipe. 59
12818 2
12819 2 43 20 seq_decompose_effort 1 0 0 0 0 0 2 2 0  0  0  2 10 58 Provides an effort level for decompose step in SEQ recipe. 59
12820 2
12821 2 44 18 seq_resource_limit 1 0 0 0 0 0 3600 3600 0  0  0  -1 -1 55 Provides a deterministic resource limit for SEQ recipe. 59
12822 2
12823 2 45 16 seq_sim_maxcycle 1 0 0 0 0 0 300 300 0  0  0  -1 -1 70 Provides an upper bound to number of simulation cycles for SEQ recipe. 59
12824 2
12825 2 46 15 seq_trim_effort 1 0 0 0 0 0 2 2 0  0  0  2 10 40 Provides an effort level for SEQ recipe. 59
12826 2
12827 2 47 30 seq_decompose_refine_threshold 1 0 0 0 0 0 0 0 0  0  0  0 -1 55 Minimum number of splits to induce an eager refinement. 59
12828 2
12829 2 48 16 seq_dynamic_rate 1 0 0 0 0 0 1 1 0  0  0  1 -1 89 The ratio of inconlusive goals to requested workers to control the dynamic orchestration. 59
12830 2
12831 2 49 14 seq_mem_abs_bw 1 0 0 0 0 0 512 512 0  0  0  0 -1 54 Provides the starting bitwidth for memory abstraction. 59
12832 2
12833 2 50 15 seq_mult_abs_bw 1 0 0 0 0 0 8 8 0  0  0  0 -1 58 Provides the starting bitwidth for multiplier abstraction. 59
12834 2
12835 2 51 14 seq_add_abs_bw 1 0 0 0 0 0 8 8 0  0  0  0 -1 53 Provides the starting bitwidth for adder abstraction. 59
12836 2
12837 2 52 14 seq_sub_abs_bw 1 0 0 0 0 0 8 8 0  0  0  0 -1 58 Provides the starting bitwidth for subtractor abstraction. 59
12838 2
12839 2 53 14 seq_div_abs_bw 1 0 0 0 0 0 8 8 0  0  0  0 -1 55 Provides the starting bitwidth for divider abstraction. 59
12840 2
12841 2 54 14 seq_mod_abs_bw 1 0 0 0 0 0 8 8 0  0  0  0 -1 55 Provides the starting bitwidth for modulus abstraction. 59
12842 2
12843 2 55 18 seq_counter_abs_bw 1 0 0 0 0 0 8 8 0  0  0  0 -1 55 Provides the starting bitwidth for counter abstraction. 59
12844 2
12845 2 56 27 seq_decompose_explore_depth 1 0 0 0 0 0 8 8 0  0  0  0 100000 49 The depth to explore during decompose to find CEX 59
12846 2
12847 2 57 24 seq_grid_idle_time_limit 0 0 0 0 0 0 14400 14400 0  0  0  0 -1 50 Provides the idle time limit for each grid worker. 59
12848 2
12849 2 58 28 seq_map_command_config_flags 1 0 0 0 0 0 0 0 0  0  0  0 2147483647 57 Used to mark the changes of SEQ command and configuration 59
12850 2
12851 2 59 24 seq_save_proofs_interval 1 0 0 0 0 0 300 300 0  0  0  0 -1 43 Interval in seconds between two save proofs 59
12852 2
12853 2 60 25 seq_send_monitor_interval 1 0 0 0 0 0 5 5 0  0  0  0 -1 44 Interval in seconds between two host updates 59
12854 2
12855 2 61 24 seq_send_maxmem_interval 1 0 0 0 0 0 120 120 0  0  0  0 -1 50 Interval in seconds between two max memory updates 59
12856 2
12857 2 62 24 seq_decompose_time_limit 1 0 0 0 0 0 0 0 0  0  0  0 -1 44 Approximate time limit for Decompose for SEQ 59
12858 2
12859 2 63 17 seq_verbose_level 0 0 0 0 0 0 2 2 0  0  0  0 2 43 Verbosity level for check_fv in SEQ/FXP app 59
12860 2
12861 2 64 15 seq_debug_level 1 0 0 0 0 0 0 0 0  0  0  0 2 42 Debug level for check_fv in SEQ based Apps 59
12862 2
12863 2 65 17 fsv_verbose_level 0 0 0 0 0 0 2 2 0  0  0  0 2 39 Verbosity level for check_fv in FSV app 59
12864 2
12865 2 66 21 fsv_max_num_casesplit 0 0 0 0 0 0 10 10 0  0  0  0 100 33 Max number of parallel casesplits 59
12866 2
12867 2 67 21 fsv_bbox_conn_version 0 0 0 0 0 0 1 1 0  0  0  1 2 65 Controls the version of the connectivity analysis of fsv_blackbox 59
12868 2
12869 2 68 21 fsv_bbox_impl_version 0 0 0 0 0 0 1 1 0  0  0  1 2 67 Controls the version of the implementation of the secure blackboxes 59
12870 2
12871 2 69 14 fsv_bb_version 1 0 0 0 0 0 1 1 0  0  0  1 2 68 Controls the version of the formal modeling of the secure blackboxes 59
12872 2
12873 2 70 17 fca_incr_excl_pct 1 1 0 0 0 0 0 0 0  0  0  1 100 118 Controls the percentage value for coverage goals completion to call save exclusion functionality in incremental mode.  59
12874 2
12875 2 71 18 fusa_verbose_level 0 0 0 0 0 0 2 2 0  0  0  0 2 40 Verbosity level for check_fv in FuSa app 59
12876 2
12877 2 72 22 fusa_max_num_casesplit 0 0 0 0 0 0 10 10 0  0  0  0 100 33 Max number of parallel casesplits 59
12878 2
12879 2 73 25 fml_exit_percentage_limit 0 0 0 0 0 0 100 100 0  0  0  0 100 66 Terminate check_fv after hitting specified percentage convergence. 59
12880 2
12881 2 74 23 seq_no_progress_timeout 1 0 0 0 0 0 10800 10800 0  0  0  300 -1 115 Automatically refine when there is no progress for the given timeout and less than the specified inconclusive goals 59
12882 2
12883 2 75 25 seq_no_progress_max_goals 1 0 0 0 0 0 0 0 0  0  0  0 -1 115 Automatically refine when there is no progress for the given timeout and less than the specified inconclusive goals 59
12884 2
12885 2 76 21 seq_bughunt_rand_seed 1 0 0 0 0 0 123456 123456 0  0  0  0 -1 28 Random seed for bughunt flow 59
12886 2
12887 2 77 18 seq_minimize_trace 1 0 0 0 0 0 1 1 0  0  0  0 3 58 Minimize CEX traces (none, plain, ternary, ternaryComplex) 59
12888 2
12889 2 78 19 fml_stop_on_failure 0 0 0 0 0 0 0 0 0  0  0  0 -1 62 The number of failures after which check_fv should be stopped. 59
12890 2
12891 2 79 26 fml_cov_fast_active_effort 0 0 0 0 0 0 1 1 0  0  0  1 3 54 Used to specify the active phase effort for FAST mode. 59
12892 2
12893 2 80 23 fml_cov_fast_eot_effort 0 0 0 0 0 0 1 1 0  0  0  1 3 51 Used to specify the EOT phase effort for FAST mode. 59
12894 2
12895 2 81 16 fml_cov_fast_mst 0 0 0 0 0 0 0 0 0  0  0  0 100000 49 Used to pass minimum span of trace for FAST mode. 59
12896 2
12897 2 82 27 fml_max_worker_per_property 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 70 Specify max worker used per property. Use -1 to set unlimited workers. 59
12898 2
12899 2 83 24 fml_worker_stat_interval 1 1 0 0 0 0 3600 3600 0  0  0  0 2147483647 78 Controls the frequency of worker related alerts being printed during check_fv. 59
12900 2
12901 2 84 21 fml_job_stat_interval 1 0 0 0 0 0 300 300 0  0  0  0 2147483647 76 Controls the frequency of showing the statistics of the job that is running. 59
12902 2
12903 2 85 18 fv_debug_save_incr 1 1 0 0 0 0 3600 3600 0  0  0  0 2147483647 64 Controls the frequency of orc_perf_debug alerts during check_fv. 59
12904 2
12905 2 86 24 fml_num_engine_instances 1 0 0 0 0 0 0 0 0  0  0  0 -1 63 Specify number of single goal engine instances active in a run. 59
12906 2
12907 2 87 28 fml_cc_model_reduction_level 1 0 0 0 0 0 1 1 0  0  0  0 1 0  59
12908 2
12909 2 88 25 fml_cc_overabstract_level 1 0 0 0 0 0 4 4 0  0  0  0 4 67 Controls the level of abstraction when fml_cc_overabstract is true. 59
12910 2
12911 2 89 22 fml_cc_bb_struct_check 1 0 0 0 0 0 2 2 0  0  0  0 2 124  0 - Disable bit level structural check.  1 - Enable bit level structural check.  2 - Optimized bit level structural check.  59
12912 2
12913 2 90 23 fml_cc_structural_limit 1 0 0 0 0 0 0 0 0  0  0  -1 2147483647 87 Limit the number of connections extracted during structural phase of generate_cc/gen_cc 59
12914 2
12915 2 91 22 fml_cc_optimized_graph 1 0 0 0 0 0 2 2 0  0  0  0 3 69 Choose which optimized CC Graph Traversal Algorithm will be activated 59
12916 2
12917 2 92 23 fml_cc_max_invalid_path 1 0 0 0 0 0 1000 1000 0  0  0  1 2147483647 82 How many paths containing inout node are allowed to have invalid enable expression 59
12918 2
12919 2 93 17 fml_x_detect_mode 0 0 0 0 0 0 0 0 0  0  0  0 2 109 Specify x-detection mode: 0 for no detection, 1 for all x's excluding inputs, and 2 for all including inputs. 59
12920 2
12921 2 94 17 fml_caching_delta 1 0 0 0 0 0 1800 1800 0  0  0  0 2147483647 37 Runtime delta to update cache server. 59
12922 2
12923 2 95 19 fv_save_rma_db_incr 1 0 0 0 0 0 3600 3600 0  0  0  0 2147483647 31 Runtime delta to save Proof DB. 59
12924 2
12925 2 96 22 fml_caching_save_limit 1 0 0 0 0 0 0 0 0  0  0  0 2147483647 79 Minimum convergence time(in seconds) below which trace files will not be saved. 59
12926 2
12927 2 97 17 fml_rma_auto_type 1 0 0 0 0 0 3 3 0  0  0  0 3 212 Type of RMA auto promotion. 0 (auto-promotion disabled), 1 (disable single-goal unproductive tasks), 2 (disable multi-goal unproductive tasks), 3 (disable both single and multi-goal unproductive tasks). Default 3 59
12928 2
12929 2 98 33 fml_rma_accumulate_historic_trace 1 0 0 0 0 0 0 0 0  0  0  0 2147483647 125 How many historic traces to be stored per property in RMA accumulation v2. Default 0. Means only latest trace will be stored. 59
12930 2
12931 2 99 35 fml_rma_accumulate_trcrank_strategy 1 0 0 0 0 0 1 1 0  0  0  1 1 88 Different strategies for calculating rank(importance) of a trace in RMA accumulation v2. 59
12932 2
12933 2 100 28 fml_enable_replay_in_caching 1 0 0 0 0 0 17 17 0  0  0  0 2147483647 50 Run replay as part of caching/learn orchestration. 59
12934 2
12935 2 101 25 fml_caching_replay_effort 1 0 0 0 0 0 -1 0 0  0  0  -1 100 88 Percentage of workers to replay traces in multi-worker orchestration. -1 means disabled. 59
12936 2
12937 2 102 27 fml_caching_replay_capacity 1 0 0 0 0 0 200 200 0  0  0  1 2147483647 69 Maximum number of cex files that can be processed by a single worker. 59
12938 2
12939 2 103 35 fml_caching_trace_batch_replay_size 1 0 0 0 0 0 10 10 0  0  0  0 2147483647 90 The initial batch size for trace replay. A value of 0 will disable trace replay in batches 59
12940 2
12941 2 104 26 fml_isunknown_support_mode 1 0 0 0 0 0 0 0 0  0  0  0 2 143 Treatment for unsupported properties with $isunknown: 0 for drop, 1 for attempt to prove, 2 for attempt to prove and allow false negatives too. 59
12942 2
12943 2 105 32 fml_cc_model_reduction_coi_level 1 0 0 0 0 0 0 0 0  0  0  0 2 0  59
12944 2
12945 2 106 24 fml_cc_debug_show_timing 1 0 0 0 0 0 0 0 0  0  0  0 3 220 Prints time taken logs in different phases for debugging purposes0 - Default, No time related logs1 - Show structural phase timing logs2 - Show functional phase timing logs3 - Show structural+functional phase timing logs 59
12946 2
12947 2 107 26 fml_cc_autobbox_trav_level 1 0 0 0 0 0 3 3 0  0  0  0 3 491 0 - Group based on src and enable. Stop at src, enable. 1 - Disable grouping. One traversal till PI or sequential element.  Works only when no sequential connections are present.2 - Disable grouping. One traversal till PI or sequential element.  Snip end points to get a reduced formal model. Works only when no sequential connections are present.3 - Default flow - For combinational - disable grouping. One traversal till PI or sequential element. For sequential - group based on max depth. 59
12948 2
12949 2 108 25 fml_cc_autobbox_opt_level 1 0 0 0 0 0 2 2 0  0  0  0 2 203 0 - Model reduction traversal does not stop at constants1 - Stop model reduction traversal at constants only for control logic2 - Default Flow - Stop model reduction travsersal at constants for full flow 59
12950 2
12951 2 109 22 fml_gen_cc_max_warning 1 0 0 0 0 0 10000 10000 0  0  0  0 -1 88 Limit the number of warnings reported by report_fv -report_type warning for gen_cc flow. 59
12952 2
12953 2 110 19 fml_fta_lw_no_trace 1 0 0 0 0 0 0 0 0  0  0  0 1 92 Disable (0) or enable (1) functionality preventing trace generation in FTA lightweight state 59
12954 2
12955 2 111 13 fml_fta_depth 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 47 Set the specified depth for doing FTA analysis. 59
12956 2
12957 2 112 30 fml_fta_lw_max_time_percentage 1 0 0 0 0 0 10 10 0  0  0  1 100 56 How much percentage of max time will be given to LW step 59
12958 2
12959 2 113 29 fml_fta_lw_time_percentage_v3 1 0 0 0 0 0 50 50 0  0  0  1 100 68 How much percentage of max time will be given to LW step for v3 flow 59
12960 2
12961 2 114 37 fml_fta_lw_percentage_inconclusive_v3 1 0 0 0 0 0 10 10 0  0  0  1 100 95 How much percentage of max time will be given to LW step incase inconclusive goals are included 59
12962 2
12963 2 115 27 fml_trace_extend_time_limit 0 0 0 0 0 0 30 30 0  0  0  10 -1 111 Specify time limit (seconds) for extending trace on view_trace command.
Default 30 seconds, minimum 10 seconds. 59
12964 2
12965 2 116 27 fml_trace_reeval_time_limit 0 0 0 0 0 0 30 30 0  0  0  10 -1 114 Specify time limit (seconds) for reevaluating trace on view_trace command.
Default 30 seconds, minimum 10 seconds. 59
12966 2
12967 2 117 17 fml_max_pdc_bytes 1 1 0 0 0 0 7500000 7500000 0  0  0  1000 9900000 199 Specify maximum number of bytes for the property data communication stream. This is for internal use.
Default 7.5 MB (7500000 bytes), minimum is 1000 bytes (for testing) and maximum is 9900000 bytes. 59
12968 2
12969 2 118 23 fml_max_pdc_line_length 1 1 0 0 0 0 95000000 95000000 0  0  0  10 1073741824 187 Specify maximum length of lines in the property data communication stream. This is for internal use.
Default 95 MB (95000000 bytes), minimum is 10 bytes (for testing) and maximum is 1 GB. 59
12970 2
12971 2 119 23 seq_rst_cnt_uninit_spec 1 0 0 0 0 0 2 2 0  0  0  0 3 69 Specify the reset constraint type for uninitialized registers in Spec 59
12972 2
12973 2 120 27 seq_align_mismatch_bitwidth 1 0 0 0 0 0 0 0 0  0  0  0 4 57 Align bits for mismatched bitwidth between Spec and Impl. 59
12974 2
12975 2 121 17 fml_cc_new_recipe 1 0 0 0 0 0 2 2 0  0  0  1 10 35 Control different CC Orchestration. 59
12976 2
12977 2 122 16 seq_rst_cnt_impl 1 0 0 0 0 0 2 2 0  0  0  0 3 69 Specify the reset constraint type for uninitialized registers in Impl 59
12978 2
12979 2 123 27 fml_fcore_on_the_fly_status 1 0 0 0 0 0 0 0 0  0  0  0 3 38 Formal core on-the-fly on goal status. 59
12980 2
12981 2 124 20 seq_x_map_parameter1 1 0 0 0 0 0 1 1 0  0  0  0 1000 44 Algorithm parameter for SEQ X functional map 59
12982 2
12983 2 125 20 seq_x_map_parameter2 1 0 0 0 0 0 2 2 0  0  0  1 100 44 Algorithm parameter for SEQ X functional map 59
12984 2
12985 2 126 23 fml_bounded_resp_absmod 1 1 0 0 0 0 0 0 0  0  0  0 10000 76 Set the threshold for activating the repetition string bounded optimization. 59
12986 2
12987 2 127 18 fml_counter_absmod 1 1 0 0 0 0 40 40 0  0  0  0 10000 76 Set the threshold for activating the repetition string counter optimization. 59
12988 2
12989 2 128 17 fml_svac_encoding 1 1 0 0 0 0 0 0 0  0  0  0 1 120 Experimental: Choose internal automaton encoding, 0 chooses regular, 1 chooses next_owe encoding using invariant method. 59
12990 2
12991 2 129 32 fml_waveform_input_delay_percent 0 0 0 0 0 0 0 0 0  0  0  0 99 86 Delay input transitions in trace waveforms, as a percentage of the system clock period 59
12992 2
12993 2 130 21 fml_clock_reset_debug 1 0 0 0 0 0 0 0 0  0  0  0 3 53 Enable the debug message for clock/reset COI analysis 59
12994 2
12995 2 131 29 fml_property_extension_cycles 0 0 0 0 0 0 0 0 0  0  0  0 99 247 Extend property checking, N cycles for non-converged concurrent safety (non-liveness) properties. (Default 0, no extension). This will apply at the next check_fv for the scheduled properties. Cycles extended are based on the clock of the property. 59
12996 2
12997 2 132 27 fml_delay_property_checking 0 0 0 0 0 0 0 0 0  0  0  0 1000 84 Delay property checking for assertions and covers by the specified number of cycles. 59
12998 2
12999 2 133 25 fml_quiet_trace_max_depth 1 0 0 0 0 0 99 99 0  0  0  0 -1 122 Disable quiet trace for traces with a depth greater than specified. Depth is based on reference clock cycles (default 99). 59
13000 2
13001 2 134 16 fml_perf_monitor 1 1 0 0 0 0 0 0 0  0  0  0 2 92 Monitor specific process (e.g. trace generation) performance. 0 - off, 1 - stream, 2 - bmark 59
13002 2
13003 2 135 14 nldfgsim_debug 1 0 0 0 0 0 0 0 0  0  0  0 5 14 Debug NldfgSim 59
13004 2
13005 2 136 19 fml_cov_max_targets 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 121 The handle to control maximum threshold number of coverage targets. Default value of -1 implies that no threshold is set. 59
13006 2
13007 2 137 30 fml_cond_proven_status_on_enum 1 0 0 0 0 0 0 0 0  0  0  0 2 68 Internal attribute that mirrors fml_cond_proven_status_on as an enum 59
13008 2
13009 2 138 20 seq_sampling_percent 1 0 0 0 0 0 0 0 0  0  0  0 -1 70 Percentage of properties to be used for sampling (0 means no sampling) 59
13010 2
13011 2 139 12 fml_dump_dfg 1 0 0 0 0 0 0 0 0  0  0  0 2 45 Dump the dot files for those intermediate dfg 59
13012 2
13013 2 140 16 fml_bbox_verbose 0 0 0 0 0 0 0 0 0  0  0  0 2 31 Verbosity level for blackboxing 59
13014 2
13015 2 141 15 seq_ubh_percent 1 0 0 0 0 0 30 30 0  0  0  0 -1 63 Percentage of workers to be used for upfront bug hunting in SEQ 59
13016 2
13017 2 142 21 seq_ubh_num_internals 1 0 0 0 0 0 4 4 0  0  0  0 -1 68 Minimum number of inconclusive internal miters to trigger UBH in SEQ 59
13018 2
13019 2 143 14 seq_bh_timeout 1 0 0 0 0 0 7200 7200 0  0  0  0 -1 38 Timeout for bug hunting engines in SEQ 59
13020 2
13021 2 144 21 seq_sm_b_timeout_mult 1 0 0 0 0 0 2 2 0  0  0  0 -1 59 Timeout multiplier for b engines in SEQ Smart orchestration 59
13022 2
13023 2 145 24 seq_sm_sampling_strategy 1 0 0 0 0 0 1 1 0  0  0  1 256 45 Sampling strategy for SEQ Smart orchestration 59
13024 2
13025 2 146 22 fml_lpcc_max_alt_paths 0 0 0 0 0 0 0 0 0  0  0  0 10 89 Maximum number of alternative paths to consider for LPCC in case of malformed properties. 59
13026 2
13027 2 147 19 seq_bh_jobs_percent 1 0 0 0 0 0 2 2 0  0  0  0 -1 55 Percentage of workers to be used for bug hunting in SEQ 59
13028 2
13029 2 148 14 seq_bh_max_cex 1 0 0 0 0 0 20 20 0  0  0  0 -1 54 Maximum number of non-open CEXs for bug hunting in SEQ 59
13030 2
13031 2 149 22 seq_orc_engine_bitmask 1 0 0 0 0 0 0 0 0  0  0  0 -1 57 A bitmask to enable certain features of the orchestration 59
13032 2
13033 2 150 19 fml_lw_coi_oc_depth 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 79 Set the specified maximum bounded depth for deadcode check during COI analysis. 59
13034 2
13035 2 151 21 fml_grid_prefetch_pct 1 0 0 0 0 0 0 0 0  0  0  0 100 50 How much percentage of workers will be prefetched. 59
13036 2
13037 2 152 21 fml_grid_prefetch_pct 1 0 0 0 0 0 0 0 0  0  0  0 100 50 How much percentage of workers will be prefetched. 59
13038 2
13039 2 153 28 fml_grid_backup_prefetch_pct 1 0 0 0 0 0 0 0 0  0  0  0 100 69 How much percentage of workers will be prefetched in the backup grid. 59
13040 2
13041 2 154 15 fml_debug_level 1 0 0 0 0 0 0 0 0  0  0  0 2 45 Dump information into log file for dubugging. 59
13042 2
13043 2 155 13 fta_proven_lw 1 0 0 0 0 0 90 90 0  0  0  1 100 82 How much percentage of max time will be given to LW step for proven FPV properties 59
13044 2
13045 2 156 14 fta_inconcl_lw 1 0 0 0 0 0 10 10 0  0  0  1 100 88 How much percentage of max time will be given to LW step for inconclusive FPV properties 59
13046 2
13047 2 157 28 fml_report_fv_complexity_opt 1 0 0 0 0 0 0 0 0  0  0  0 4 28 Enables optimized traversal. 59
13048 2
13049 2 158 24 fml_auto_scale_task_goal 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 152 The handle to control maximum number of coverage targets per task when auto scale flow is enabled. Default value of -1 implies that no threshold is set. 59
13050 2
13051 2 159 33 fml_sva_assume_to_constants_level 0 0 0 0 0 0 0 0 0  0  0  0 2 376 Consider constant sva assumes as simple constants in the formal model for performance optimization 0 - Old Flow, no optimization - assumptions are handled as normal solver constraints 1 - Perform safety analysis - If all design activity is in the same edge, only then consider this optimization 2 - Bypass safety analysis, assume all constant assumes are intended as constants 59
13052 2
13053 2 160 15 fca_debug_level 1 1 0 0 0 0 0 0 0  0  0  0 5 114 Dump debug related information of Coverage handling on VCS side and the verbosity can be controlled through level. 59
13054 2
13055 2 161 15 fta_debug_level 1 1 0 0 0 0 0 0 0  0  0  0 5 88 Dump debug related information of FTA and the verbosity can be controlled through level. 59
13056 2
13057 2 162 19 signoff_debug_level 1 1 0 0 0 0 0 0 0  0  0  0 5 97 Dump debug related information of Signoff flow and the verbosity can be controlled through level. 59
13058 2
13059 2 163 25 fml_auto_scale_task_count 0 0 0 0 0 0 8 8 0  0  0  8 16 79 The handle to control number of parallel tasks when auto scale flow is enabled. 59
13060 2
13061 2 164 24 fml_auto_scale_line_task 1 0 0 0 0 0 1 1 0  0  0  1 16 112 The handle to control number of parallel tasks for running line coverage metric when auto scale flow is enabled. 59
13062 2
13063 2 165 24 fml_auto_scale_cond_task 1 0 0 0 0 0 1 1 0  0  0  1 16 112 The handle to control number of parallel tasks for running cond coverage metric when auto scale flow is enabled. 59
13064 2
13065 2 166 26 fml_auto_scale_branch_task 1 0 0 0 0 0 1 1 0  0  0  1 16 114 The handle to control number of parallel tasks for running branch coverage metric when auto scale flow is enabled. 59
13066 2
13067 2 167 23 fml_auto_scale_fsm_task 1 0 0 0 0 0 1 1 0  0  0  1 16 111 The handle to control number of parallel tasks for running fsm coverage metric when auto scale flow is enabled. 59
13068 2
13069 2 168 23 fml_auto_scale_tgl_task 1 0 0 0 0 0 1 1 0  0  0  1 16 111 The handle to control number of parallel tasks for running tgl coverage metric when auto scale flow is enabled. 59
13070 2
13071 2 169 22 fml_auto_scale_cg_task 1 0 0 0 0 0 1 1 0  0  0  1 16 110 The handle to control number of parallel tasks for running cg coverage metric when auto scale flow is enabled. 59
13072 2
13073 2 170 27 fml_session_memory_warn_pct 0 1 0 0 0 0 0 0 0  0  0  0 100 86 Warning threshold of memory usage percentage on local machine
Default is 0% (Inactive) 59
13074 2
13075 2 171 32 fusa_generate_progress_step_size 1 0 0 0 0 0 5 5 0  0  0  0 100 90 Print progress status of fusa_generate after hitting each specified percentage completion. 59
13076 2
13077 2 172 20 seq_grid_debug_level 1 0 0 0 0 0 0 0 0  0  0  0 2 39 Enabling grid debug information for SEQ 59
13078 2
13079 2 173 20 seq_sm_apxtbdgt_mult 1 0 0 0 0 0 1 1 0  0  0  1 128 64 The multiplier for approximate budget in SEQ Smart orchestration 59
13080 2
13081 2 174 16 seq_bh_use_ones8 1 0 0 0 0 0 0 0 0  0  0  0 3 32 Use ones8 in bug-hunting for SEQ 59
13082 2
13083 2 175 25 seq_bh_ones8_jobs_percent 1 0 0 0 0 0 5 5 0  0  0  0 -1 34 ones8 worker allocation percentage 59
13084 2
13085 2 176 16 fsv_bh_use_ones8 1 0 0 0 0 0 1 1 0  0  0  0 3 32 Use ones8 in bug-hunting for FSV 59
13086 2
13087 2 177 16 fxp_bh_use_ones8 1 0 0 0 0 0 1 1 0  0  0  0 3 32 Use ones8 in bug-hunting for FXP 59
13088 2
13089 2 178 24 seq_optimize_constraints 1 0 0 0 0 0 0 0 0  0  0  0 2 195 Optimize the constraints by propagation- 
0 - no optimization 
1 - only optimize immediate constraints
2 - immidification of clocked-constraints followed by optimization of immediate constraints. 59
13090 2
13091 2 179 19 seq_mg_dyn_interval 1 0 0 0 0 0 3600 3600 0  0  0  60 -1 121 Timestamp upper bound from launch of a multi-goal engine to monitor progress;
works in tandem with seq_mg_no_progress_to. 59
13092 2
13093 2 180 21 seq_mg_no_progress_to 1 0 0 0 0 0 -1 -1 0  0  0  10 -1 114 Timestamp window to start monitoring progress until seq_mg_dyn_interval;
works in tandem with seq_mg_dyn_interval. 59
13094 2
13095 2 181 18 seq_e1_helper_mode 1 0 0 0 0 0 1 1 0  0  0  0 3 29 E1 engine helper harvest mode 59
13096 2
13097 2 182 29 fusa_save_fdb_incr_percentage 1 1 0 0 0 0 0 0 0  0  0  0 100 90 Saves results incrementally in FDB when specified percentage of formal analysis completed. 59
13098 2
13099 2 183 25 fta_auto_scale_task_count 1 0 0 0 0 0 8 8 0  0  0  1 16 83 The handle to control number of parallel FTA tasks when auto scale flow is enabled. 59
13100 2
13101 2 184 24 fml_auto_scale_threshold 1 0 0 0 0 0 100 100 0  0  0  -1 -1 54 Set the threshold limit for lines dumped in hier file. 59
13102 2
13103 2 185 35 seq_guidance_max_abstract_registers 1 0 0 0 0 0 30 30 0  0  0  0 2147483647 81 Maximum number of registers that can be abstracted with the seq_guidance command. 59
13104 2
13105 2 186 26 seq_bot_multi_jobs_percent 1 0 0 0 0 0 20 20 0  0  0  0 100 61 Percentage of workers used for multigoal jobs in bottom proof 1760957895 0.00000000000000000e+00 0 0 0 0 0 7 34
13106 7 7 -1 -1 3 FSV 0  1 0 0 -1 0 0 0 0 0 42
13107 7 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 44
13108
13109 0 0 0 0 0 0  1 0 0 0 0 0 0 0 0 0 0 0 0
13110 0 0 1 0 3 rst 49
13111 1 0 0 0 0 3 rst -1 0 1 0 1 0 1 1 1 0 3 rst 49 13111 0 0 1 0 3 rst 11 constant_26 0 0 0 0 0 1 0 0
13112 3 0 11 constant_26 43 traffic.chk.assume_continuous_waiting_first 42 traffic.chk.assume_continuous_waiting_main 0 0 0 0 0 0 0 0 0 0 0 34 .internal/formal/reset/reset.xml.0 44 .internal/formal/reset/reset_wave.xml.fsdb.0 4  rst 0  0  0  0 1 0 0 1 0 0 1 0 574 0 59
13113 0
13114 0 0 23 fml_allow_random_clocks 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 65 Controls whether or not random clocks are allowed (default true). 59
13115 0
13116 0 1 25 fv_allow_generated_clocks 0 1 0 0 0 0 -1 -1 0  0  0  -1 -1 119 Allow generated clocks to be treated as a primary clock in formal, otherwise the generated clock is ignored for formal. 59
13117 0
13118 0 2 27 fml_start_clocks_on_posedge 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 82 Controls the initial edge of clocks created without '-initial' or '-waveform' args 59
13119 0
13120 0 3 16 fml_cc_refclk_on 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 291 Enables reference clock in connectivity checks (default true). Different clock frequencies and polarities are not considered during structural checking and auto-bbox flow by default. User needs to turn off this optimization to consider different clock frequencies and polarities in the path. 59
13121 0
13122 0 4 16 fml_cc_seq_latch 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
13123 0
13124 0 5 16 fml_cc_bidir_opt 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
13125 0
13126 0 6 14 fml_cdc_formal 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
13127 0
13128 0 7 29 fml_enable_learn_for_all_apps 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
13129 0
13130 0 8 22 fml_cleanup_learn_data 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
13131 0
13132 0 9 22 fml_disable_lazy_trace 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
13133 0
13134 0 10 20 fml_cache_word_trace 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
13135 0
13136 0 11 26 fml_lpcc_latch_ignore_race 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 100 By default, handle race condition, when isolation is turning ON and source is toggling at same time. 59
13137 0
13138 0 12 40 fml_lpcc_latch_ignore_iso_without_enable 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 105 To handle cases where the clamp is already live when the enable conditions of the connection become true. 59
13139 0
13140 0 13 25 fml_allow_reverse_cc_path 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 103 When true, allows reverse structural check, i.e., checks whether path exists from destination to source 59
13141 0
13142 0 14 22 fml_cc_verify_rst_path 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 31 Enable reset path verification. 59
13143 0
13144 0 15 30 fml_convert_functional_cc_path 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
13145 0
13146 0 16 19 verify_generated_cc 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
13147 0
13148 0 17 26 fml_use_multiple_path_flow 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 88 Use the list_path multi path flow even when the maximum number of paths is provided as 1 59
13149 0
13150 0 18 15 use_generate_cc 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
13151 0
13152 0 19 24 generate_cc_enable_debug 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 38 Enable debug for generate_cc commands. 59
13153 0
13154 0 20 25 fml_cc_process_single_cmd 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 107 Process single generate_cc command at a time even if multiple commands are present before generate_cc -run. 59
13155 0
13156 0 21 34 fml_cc_instance_src_out_to_dest_in 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 102 Extract connections only between output pins of source instance to input pins of destination instance. 59
13157 0
13158 0 22 21 enable_gen_cc_latency 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
13159 0
13160 0 23 32 fml_enable_cc_extraction_latency 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 56 Enables generate_cc connectivity extraction with latency 59
13161 0
13162 0 24 26 fml_cc_enable_common_nldfg 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 90 Temporary fml var - Enables flow with common nldfg layer, not connectivity specific nldfg. 59
13163 0
13164 0 25 30 fml_cc_enable_csv_based_naming 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 156 Supports addition of connections having duplicate names across csv files. Updates connection name to '<csv_filename>__<connection_name>' for identification. 59
13165 0
13166 0 26 18 fml_clk_opt_search 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 73 Temporary fml var - Optimise clk search. Use clk nets instead of names.   59
13167 0
13168 0 27 25 fml_cc_include_sva_script 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
13169 0
13170 0 28 19 fml_cc_overabstract 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 165 Causes CC checkes to perform to use an over-abstracted model. Default is off
Overabstraction only preserves a connected result. An unconnected result may be spurious 59
13171 0
13172 0 29 22 fml_cc_composite_trace 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 242 By default composite trace for connectivity results is off in the CC app tasks.
Setting this variable to true will allow composite trace to be enabled,
but may impact build and trace generation performance for large designs. Default is false. 59
13173 0
13174 0 30 21 fml_cc_witness_gen_on 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 50 Enable witness trace generation for CC properties. 59
13175 0
13176 0 31 21 fml_cc_vacuity_gen_on 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 58 Enable instrumentation of vacuity goals for CC properties. 59
13177 0
13178 0 32 29 fml_cc_structural_prop_verify 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 127 Enable structural verification - For properties that can be verified by structural engine, they need not go in functional phase 59
13179 0
13180 0 33 27 fml_cc_extraction_del_fpdir 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 65 Delete current fpID directory when generate_cc -run is performed. 59
13181 0
13182 0 34 18 cc_ignore_lpa_type 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 67 Ignore lpa_type for all the functional add_cc and load_cc commands. 59
13183 0
13184 0 35 19 cc_extraction_rerun 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 48 Rerun cc extraction with higher structural limit 59
13185 0
13186 0 36 28 cc_extraction_mux_sel_to_out 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 49 Extract connections from mux select to mux output 59
13187 0
13188 0 37 15 cc_reduce_reset 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 109 When enabled, if only combinational connections are present in the setup, create reduced reset.xml for CC App 59
13189 0
13190 0 38 26 fml_conflict_debug_minimal 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 63 Report small (close to minimal) set of conflicting constraints. 59
13191 0
13192 0 39 24 fml_conflict_debug_reset 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 93 Report list of register names  whose reset state which contribute to conflicting constraints. 59
13193 0
13194 0 40 25 fml_deadend_debug_minimal 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 63 Report small (close to minimal) of constraints causing deadend. 59
13195 0
13196 0 41 23 fml_deadend_debug_reset 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 64 Report list of register names  which participate in the deadend. 59
13197 0
13198 0 42 15 fml_icm_explore 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 16 Enable ICM flow. 59
13199 0
13200 0 43 19 fml_bounds_guidance 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 28 Enable bounds guidance flow. 59
13201 0
13202 0 44 28 fml_dfgbuild_cleanup_onerror 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 51 Remove dfg files if dfg build fails (default true). 59
13203 0
13204 0 45 26 fml_dfgbuild_disable_reuse 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 60 Disable reusing the dfg from the previous vp (old behavior). 59
13205 0
13206 0 46 29 fml_dfgbuild_phaseabstraction 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 37 Enable phase abstraction in dfgbuild. 59
13207 0
13208 0 47 25 fml_dfgbuild_use_symlinks 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 75 Use symbolic links rather than copying dfg files for reuse (default false). 59
13209 0
13210 0 48 26 fml_enable_vhdl_bus_checks 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 30 Enables bus check AEP for VHDL 59
13211 0
13212 0 49 17 fml_cov_fast_mode 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 28 Enables FAST mode in VC-FCA. 59
13213 0
13214 0 50 23 fml_enable_assume_proof 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 49 Enables proofs as assumption for subsequent flow. 59
13215 0
13216 0 51 29 fml_cov_ignore_undriven_goals 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 32 Ignores undriven coverage goals. 59
13217 0
13218 0 52 28 fml_cov_underline_cond_exprs 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 74 Underlines the actual condition in the condition coverage goal expression. 59
13219 0
13220 0 53 27 fml_cov_llk_coverage_enable 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 39 When false runs livelock/deadlock only. 59
13221 0
13222 0 54 23 fml_cov_llk_on_register 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 51 When true, it runs only on registers, not on wires. 59
13223 0
13224 0 55 24 fml_enable_verbose_depth 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 51 Enables verbose bounded proof reporting at runtime. 59
13225 0
13226 0 56 15 fml_defer_trace 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 47 Defers trace conversion until CEX is requested. 59
13227 0
13228 0 57 14 fml_falsify_on 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 77 The next call to check_fv will generate (or not) falsifications of assertions 59
13229 0
13230 0 58 14 fml_formal_log 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
13231 0
13232 0 59 23 fml_incremental_summary 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 68 Internal variable to switch between regular and incremental summary. 59
13233 0
13234 0 60 25 fml_incr_expanded_summary 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 72 Internal variable to allow for an expanded incremental summary (global). 59
13235 0
13236 0 61 12 fml_no_trace 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 27 Turns off trace generation. 59
13237 0
13238 0 62 21 fml_trace_compression 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 15 Compress trace. 59
13239 0
13240 0 63 22 fml_seqaig_compression 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 16 Compress seqAig. 59
13241 0
13242 0 64 20 fml_show_worker_stat 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 55 When true, show worker statistics as and when required. 59
13243 0
13244 0 65 17 fml_show_job_stat 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 39 When true, show running job statistics. 59
13245 0
13246 0 66 18 fml_save_load_stat 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 70 When true, save load stats for host whenever there is a worker update. 59
13247 0
13248 0 67 18 fml_show_orch_stat 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 39 When true, show orchestration messages. 59
13249 0
13250 0 68 19 fml_show_orch_level 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 34 Show orchestration level messages. 59
13251 0
13252 0 69 27 fml_enable_perf_diag_alerts 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 46 When true, show performance diagnostic alerts. 59
13253 0
13254 0 70 16 fml_run_rma_only 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 103 Execute rma (rf1,rp1,replay orchestration) only 2nd run on-wards. Normal orchestration will not be run. 59
13255 0
13256 0 71 12 fml_rma_auto 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 81 Some settings will be automatically configured from Tanglewood e.g. extended mode 59
13257 0
13258 0 72 12 fml_rma_done 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 42 When true, print message when RMA is done. 59
13259 0
13260 0 73 15 fml_is_rma_done 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 79 Check whether RMA run is completed or not. When true, completed; otherwise not. 59
13261 0
13262 0 74 18 fml_dac_structural 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 42  Only perform structural isomorphism check 59
13263 0
13264 0 75 26 fml_dac_lockstep_traversal 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 59  Use lock step traversal for isomorphism or multi-traversal 59
13265 0
13266 0 76 22 fml_rma_denali_phase_2 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 31  Enable Denali Phase 2 analysis 59
13267 0
13268 0 77 15 fml_debug_twmgr 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 31 Print TanglewoodMgr debug logs. 59
13269 0
13270 0 78 22 fml_protect_trace_data 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 69 Do not over-write Verification Problem directory if trace data valid. 59
13271 0
13272 0 79 15 fml_quiet_trace 0 0 0 0 0 1 -1 -1 0  0  0  -1 -1 93 Generated counter-examples will do extra analysis to minimize unneeded transitions on inputs. 59
13273 0
13274 0 80 28 fml_reset_post_save_checking 0 1 0 0 0 0 -1 -1 0  0  0  -1 -1 92 Enable checking of commands that may impact the initial state if issued post sim_save_reset. 59
13275 0
13276 0 81 24 fml_reset_property_check 0 1 0 0 0 0 -1 -1 0  0  0  -1 -1 171 Enables property checking during reset state generation (sim_run).
Checks properties in the default COV, FPV, and AEP apps.
The value is applied globally across all tasks. 59
13277 0
13278 0 82 22 fml_reset_check_toggle 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 73 Enables property checking during reset on toggle goals. Default is false. 59
13279 0
13280 0 83 27 fml_reset_check_active_task 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 61 Only check goals in the active task for reset property check. 59
13281 0
13282 0 84 25 fml_reset_auto_generation 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 55 Allow auto generation of the initial state at check_fv. 59
13283 0
13284 0 85 31 fml_reset_check_funky_operators 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 66 Allow checking of funky operators at the initial state at sim_run. 59
13285 0
13286 0 86 25 fml_reset_check_huge_nets 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 60 Allow checking of huge nets at the initial state at sim_run. 59
13287 0
13288 0 87 33 fml_reset_read_fsdb_use_slow_find 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 60 Enables findAllNets flow in the sim_set_state -fsdb command. 59
13289 0
13290 0 88 40 fml_reset_read_fsdb_skip_mda_value_check 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 151 Enables skipping of finding the value for rest of mda indexes if value is not found for the first index in the fsdb in the sim_set_state -fsdb command. 59
13291 0
13292 0 89 21 fml_reset_find_driver 0 1 0 0 0 0 -1 -1 0  0  0  -1 -1 74 On create_reset replace the specified net with its (undriven) driving net. 59
13293 0
13294 0 90 43 fml_reset_treat_genblock_separate_hierarchy 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 48 Treats the generate block as separate hierarchy. 59
13295 0
13296 0 91 14 fml_vacuity_on 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 44 Enables vacuity checking for SVA assertions. -1 59
13297 0
13298 0 93 23 fml_unique_enable_check 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 69 Optimisation to create goals for only unique enable expressions in CC 59
13299 0
13300 0 94 20 fml_weak_inout_drive 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 65 Controls whether or not inouts are driven weakly in formal model. 59
13301 0
13302 0 95 14 fml_witness_on 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 52 Enables witness trace generation for SVA assertions. 59
13303 0
13304 0 96 18 fml_rma_ext16_bist 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 61 Compare the status of the properties in the base and RMA run. 59
13305 0
13306 0 97 15 fml_rma_default 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 88 Enable rma by default for FPV and FRV app if ultra license or elite license is provided. 59
13307 0
13308 0 98 30 fml_caching_start_from_scratch 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 65 Wipe out what has been recorded then start learning from scratch. 59
13309 0
13310 0 99 22 fml_caching_reuse_only 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 73 Enable check_fv to re-use the cached results retrieved from cache server. 59
13311 0
13312 0 100 21 fml_caching_save_only 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 50 Enable check_fv to accumulate old and new helpers. 59
13313 0
13314 0 101 21 fml_caching_save_only 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 53 Enable check_fv to store the results to cache server. 59
13315 0
13316 0 102 21 fml_caching_save_prov 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 60 Enable check_fv to store the proven results to cache server. 59
13317 0
13318 0 103 21 fml_caching_save_fals 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 63 Enable check_fv to store the falsified results to cache server. 59
13319 0
13320 0 104 23 fml_caching_ml_platform 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 41 Enable caching to use ML platform servers 59
13321 0
13322 0 105 14 fml_caching_s3 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 45 Enable caching to use any external S3 service 59
13323 0
13324 0 106 25 fml_caching_dir_overwrite 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 53 Enable overwriting of specified dir during learn mode 59
13325 0
13326 0 107 22 fml_caching_task_aware 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 41 Enable caching to use ML platform servers 59
13327 0
13328 0 108 24 fml_effort_switch_enable 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 40 Enable effort switching in orchestration 59
13329 0
13330 0 109 16 seq_map_counters 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 93 Map abstract counters across spec and impl to behave consistently with respect to each other. 59
13331 0
13332 0 110 16 seq_use_regequal 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 33 Use register mappings in backend. 59
13333 0
13334 0 111 18 seq_use_regclasses 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 57 Use advanced mappings instead of only registers mappings. 59
13335 0
13336 0 112 23 seq_use_new_prefix_flow 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 49 Use new prefix searching flow in seqmap/sequnmap. 59
13337 0
13338 0 113 27 seq_split_struct_array_port 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 62 Split struct or array of struct port into individual elements. 59
13339 0
13340 0 114 30 seq_split_multi_dim_array_port 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 108 Split higher dimensions of multi-dimensional primary output or blackbox input port into individual elements. 59
13341 0
13342 0 115 26 seq_split_struct_array_reg 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 66 Split struct or array of struct register into individual elements. 59
13343 0
13344 0 116 29 seq_split_multi_dim_array_reg 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 90 Split higher dimensions of multi-dimensional non struct register into individual elements. 59
13345 0
13346 0 117 23 seq_add_unloaded_assert 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 69 Create assertions on unloaded nets in the default 'map_by_name' flow. 59
13347 0
13348 0 118 22 seq_use_prop_sig_cache 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 127 Enable caching of both valid and invalid signals during property creation in the map_by_name/seq_assert/seq_assume flow in SEQ. 59
13349 0
13350 0 119 27 fv_use_valid_prop_sig_cache 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 72 Enable caching of valid signals looked up during property creation flow. 59
13351 0
13352 0 120 29 fv_use_invalid_prop_sig_cache 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 74 Enable caching of invalid signals looked up during property creation flow. 59
13353 0
13354 0 121 22 fv_infer_syn_read_port 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 91 Enable inferring of synchronous read port on memory inferred by compile memory abstraction. 59
13355 0
13356 0 122 17 seq_compress_logs 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 25 Compress all backend logs 59
13357 0
13358 0 123 24 seq_disable_grid_monitor 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 36 Disable the grid monitoring feature. 59
13359 0
13360 0 124 20 fml_disable_cc_check 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 41 Disable the conflicting constraint check. 59
13361 0
13362 0 125 23 fv_enable_reduced_reset 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 30 Enable creating reduced reset. 59
13363 0
13364 0 126 19 seq_use_interactive 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 59 Use specialized interactive engines for better performance. 59
13365 0
13366 0 127 17 seq_bh_all_proofs 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 31 Use bug hunting for all proofs. 59
13367 0
13368 0 128 23 seq_exclude_patch_trace 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 41 Do not use patched trace for bug hunting. 59
13369 0
13370 0 129 15 seq_use_dynamic 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 51 Use specialized dynamic orc for better performance. 59
13371 0
13372 0 130 20 fml_verbose_grid_log 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 72 Reduces verbosity of grid logs to save disk utilization during check_fv. 59
13373 0
13374 0 131 21 fml_compress_grid_log 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 72 Reduces verbosity of grid logs to save disk utilization during check_fv. 59
13375 0
13376 0 132 23 seq_orch_prune_failures 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 15 Prune failures. 59
13377 0
13378 0 133 14 seq_map_uninit 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
13379 0
13380 0 134 30 seq_run_engines_with_decompose 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
13381 0
13382 0 135 19 seq_map_uninit_curr 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
13383 0
13384 0 136 15 seq_prop_resets 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
13385 0
13386 0 137 16 seq_prop_latches 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
13387 0
13388 0 138 17 seq_use_fullnames 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 52 Use full names instead of internal names for signals 59
13389 0
13390 0 139 18 seq_hide_encrypted 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 43 hide constraints on encypted design objects 59
13391 0
13392 0 140 27 seq_aware_complexity_report 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 44 To enable the cache for SEQ aware complexity 59
13393 0
13394 0 141 20 seq_map_by_name_done 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 58 The flag will be set to true once map_by_name retruns true 59
13395 0
13396 0 142 21 seq_dump_internal_cex 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 47 Dump counter examples for internal equivalences 59
13397 0
13398 0 143 20 seq_no_debug_logfile 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 38 Do not dump debug log file for backend 59
13399 0
13400 0 144 17 seq_send_job_msgs 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 25 Send jobs update messages 59
13401 0
13402 0 145 17 seq_reuse_helpers 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 55 Reuse helpers between different iterations of decompose 59
13403 0
13404 0 146 31 seq_decompose_rewrite_waterfall 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 40 Use waterfall flow for decompose rewrite 59
13405 0
13406 0 147 20 seq_use_fast_rewrite 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 25 Use fast rewrites for SEQ 59
13407 0
13408 0 148 21 seq_use_decompose_sim 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 45 Use simulation while creating decompose model 59
13409 0
13410 0 149 31 seq_use_decompose_partial_words 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 42 Use partial word rewrites during decompose 59
13411 0
13412 0 150 25 seq_use_decompose_explore 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 41 Explore more during decompose to find CEX 59
13413 0
13414 0 151 15 seq_use_new_orc 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 37 Use next generation SEQ orchestration 59
13415 0
13416 0 152 19 seq_use_abstraction 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 36 Use abstraction in SEQ orchestration 59
13417 0
13418 0 153 23 seq_use_mem_abstraction 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 43 Use memory abstraction in SEQ orchestration 59
13419 0
13420 0 154 24 seq_use_mult_abstraction 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 47 Use multiplier abstraction in SEQ orchestration 59
13421 0
13422 0 155 23 seq_use_add_abstraction 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 42 Use adder abstraction in SEQ orchestration 59
13423 0
13424 0 156 23 seq_use_sub_abstraction 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 47 Use subtractor abstraction in SEQ orchestration 59
13425 0
13426 0 157 23 seq_use_div_abstraction 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 44 Use divider abstraction in SEQ orchestration 59
13427 0
13428 0 158 23 seq_use_mod_abstraction 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 44 Use modulus abstraction in SEQ orchestration 59
13429 0
13430 0 159 27 seq_use_counter_abstraction 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 44 Use counter abstraction in SEQ orchestration 59
13431 0
13432 0 160 20 seq_use_dfg_rewrites 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 37 Use DFG rewrites in SEQ orchestration 59
13433 0
13434 0 161 21 seq_use_semantic_absr 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 59 Use semantic refinement of abstraction in SEQ orchestration 59
13435 0
13436 0 162 19 seq_use_abs_filters 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 60 Use pre-defined filters for abstraction in SEQ orchestration 59
13437 0
13438 0 163 22 seq_use_dp_abs_filters 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 69 Use pre-defined filters for datapath abstraction in SEQ orchestration 59
13439 0
13440 0 164 13 seq_use_order 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 45 Use specialized ordering in SEQ orchestration 59
13441 0
13442 0 165 20 seq_use_sanity_check 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 37 Use sanity check in SEQ orchestration 59
13443 0
13444 0 166 28 seq_use_bg_for_critical_jobs 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 33 Use backup grid for critical jobs 59
13445 0
13446 0 167 21 seq_sanitize_grid_opt 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 31 Sanitize the grid option string 59
13447 0
13448 0 168 17 seq_assume_proven 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 28 Use proven goals for helpers 59
13449 0
13450 0 169 16 seq_reduce_goals 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 29 Reduce goals for optimization 59
13451 0
13452 0 170 16 seq_bh_gen_trace 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 43 Generate CEX traces for bughunting actively 59
13453 0
13454 0 171 23 seq_reduce_equivalences 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 30 Remove constraint equivalences 59
13455 0
13456 0 172 19 seq_global_chain_db 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 35 Dump global database for bughunting 59
13457 0
13458 0 173 21 seq_enable_coi_status 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 65 Enable the coi_status and coi_depth attributes for SEQ assertions 59
13459 0
13460 0 174 18 fsv_use_structural 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 29 Use structural checks for fsv 59
13461 0
13462 0 175 17 fsv_use_casesplit 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 32 Use case split technique for fsv 59
13463 0
13464 0 176 27 fsv_use_nox_reset_reduction 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 31 Use nox reset reduction for fsv 59
13465 0
13466 0 177 20 fsv_use_fast_rewrite 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 25 Use fast rewrites for FSV 59
13467 0
13468 0 178 19 fsv_composite_trace 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 35 Dispaly composite cex trace for FSV 59
13469 0
13470 0 179 27 fsv_stopat_const_clkrst_coi 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 110 Stop at the signals in the clock and reset COI analysis provided the signals are constants in the formal model 59
13471 0
13472 0 180 30 fsv_disable_mark_in_clkrst_coi 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 65 Disable the MARK properties if the signals are in clock/reset COI 59
13473 0
13474 0 181 25 fsv_disable_mark_if_const 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 55 Disable the MARK properties if the signals are constant 59
13475 0
13476 0 182 17 fsv_use_dual_mode 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 36 Use the dual mode for security check 59
13477 0
13478 0 183 26 fsv_compute_rootcause_auto 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 59 Compute the rootcause of falsified properties automatically 59
13479 0
13480 0 184 28 fusa_use_nox_reset_reduction 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 32 Use nox reset reduction for fuSa 59
13481 0
13482 0 185 21 fusa_use_one_nox_prop 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 67 Use only one NOX_RESET property for all registers. (Internal Only). 59
13483 0
13484 0 186 23 fusa_structural_obs_det 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 61 Do COI analysis w.r.t. both observation and detection points. 59
13485 0
13486 0 187 34 fusa_disable_new_external_statuses 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 67 Do not use the newly introduced external statuses and status names. 59
13487 0
13488 0 188 33 fusa_disable_new_inconcl_statuses 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 71 Do not use the newly introduced inconclusive statuses and status names. 59
13489 0
13490 0 189 22 fusa_enable_collapsing 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 26 Enables collapsing in FuSa 59
13491 0
13492 0 190 19 fusa_use_structural 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 30 Use structural checks for FuSa 59
13493 0
13494 0 191 22 fusa_control_gen_trace 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 45 Generate trace for FuSa controllability check 59
13495 0
13496 0 192 18 fusa_use_casesplit 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 33 Use case split technique for FuSa 59
13497 0
13498 0 193 21 fusa_skip_fault_prune 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 51 Enables skipping of fault pruning in fault compiler 59
13499 0
13500 0 194 25 fusa_ignore_clk_rst_fault 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 47 Ignores fault on clock and reset signal in FuSa 59
13501 0
13502 0 195 16 fusa_use_new_orc 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 38 Use next generation FuSa orchestration 59
13503 0
13504 0 196 21 fusa_use_fast_rewrite 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 26 Use fast rewrites for FuSa 59
13505 0
13506 0 197 27 fusa_enable_composite_trace 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 59 Enables composite trace (prefixed with reset trace) in FuSa 59
13507 0
13508 0 198 25 fusa_prepend_worklib_name 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 98 Prepend work library to faults and observation/detection points when top design is from a library. 59
13509 0
13510 0 199 32 fusa_constraints_using_fv_assume 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 75 Add constraints in FDB using fvassume instead of set_constant in VC-Formal. 59
13511 0
13512 0 200 27 fusa_enable_fdb_constraints 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 36 Enable ZOIX constraints in VCF-FuSa. 59
13513 0
13514 0 201 22 seq_check_simple_proof 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 54 Use specialized engine to check if the proof is simple 59
13515 0
13516 0 202 25 fml_use_phoenix_e_engines 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 36 Use Phoenix technology for e engines 59
13517 0
13518 0 203 25 fml_use_phoenix_b_engines 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 36 Use Phoenix technology for b engines 59
13519 0
13520 0 204 20 seq_update_save_info 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
13521 0
13522 0 205 25 seq_memory_efficient_flow 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
13523 0
13524 0 206 31 seq_map_ignore_undriven_nonload 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
13525 0
13526 0 207 33 seq_ignore_undriven_internal_port 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
13527 0
13528 0 208 24 seq_map_extended_mapping 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
13529 0
13530 0 209 20 seq_map_instrumented 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 31 Maps instrumented SVA registers 59
13531 0
13532 0 210 30 seq_enable_regequal_refinement 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
13533 0
13534 0 211 20 fml_auto_cleanup_run 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 51 Clean up run after it finishes. Improves disk usage 59
13535 0
13536 0 212 19 fml_cleanup_on_exit 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 88 Cleans up files (those are not needed in next runs) when tool exits. Improves disk usage 59
13537 0
13538 0 213 26 fml_multi_automata_support 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 46 Enables multi-automata support (default true). 59
13539 0
13540 0 214 28 fml_allow_initial_properties 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 37 Allow initial block property support. 59
13541 0
13542 0 215 26 fml_script_vacuity_support 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 63 Enable vacuity generation for script properties (default true). 59
13543 0
13544 0 216 26 fml_display_sva_expression 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 33 Display sva expression in report. 59
13545 0
13546 0 217 29 fml_init_sample_function_regs 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 41 Initialize sample function register to 0. 59
13547 0
13548 0 218 26 fml_write_sva_multi_module 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
13549 0
13550 0 219 23 fml_write_sva_bind_each 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
13551 0
13552 0 220 23 fv_write_sva_user_logic 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 98 Write the logic asociated with user create logic using fvassign/fvlatch/fvregister (default true). 59
13553 0
13554 0 221 15 fml_cc_autobbox 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 200 Enable Fully automatic blackboxing flow (default true). Constraints (fvassume) may be or may not be considered in this flow. If user needs to consider all the constraints, please switch off this flow. 59
13555 0
13556 0 222 20 fml_cc_autobbox_func 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 247 Enable Fully automatic blackboxing flow (default false) without structural checking (only functional). Constraints (fvassume) may be or may not be considered in this flow. If user needs to consider all the constraints, please switch off this flow. 59
13557 0
13558 0 223 22 fml_cc_check_ctrl_path 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 47 Checks full reset and clk logic in control path 59
13559 0
13560 0 224 20 fml_cc_stop_at_latch 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 28 Stop at latch based on depth 59
13561 0
13562 0 225 22 fml_cc_model_reduction 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
13563 0
13564 0 226 25 fml_cc_model_reduction_bb 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
13565 0
13566 0 227 26 fml_cc_model_reduction_opt 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
13567 0
13568 0 228 31 fml_cc_model_reduction_optimise 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 27 Optimise CC model reduction 59
13569 0
13570 0 229 16 fml_orc_blocking 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
13571 0
13572 0 230 20 fml_auto_abstraction 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 70 Enable automatic abstraction for design (set prior to loading design). 59
13573 0
13574 0 231 25 fml_override_abstractions 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
13575 0
13576 0 232 31 fml_cov_enable_unconst_analysis 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 67 Enables identifying unreachables even under unconstrained analysis. 59
13577 0
13578 0 233 27 fml_use_vhdl_generate_style 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
13579 0
13580 0 234 22 fml_enable_fsm_support 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
13581 0
13582 0 235 27 fml_cov_tgl_undriven_as_unr 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 129 Used to classify undriven toggle signals as uncoverable.
By default, undriven toggle signals are reported as covered by the tool. 59
13583 0
13584 0 236 27 fml_cov_tgl_x_driven_as_unr 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 129 Used to classify X driven toggle signals as uncoverable.
By default, X driven toggle signals are reported as covered by the tool. 59
13585 0
13586 0 237 19 fml_fta_read_waiver 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 29 Enables reading waiver in FTA 59
13587 0
13588 0 238 20 fml_fta_heavy_effort 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
13589 0
13590 0 239 13 fml_fta_debug 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 18 Enable debug mode. 59
13591 0
13592 0 240 19 fml_fta_lw_new_fpid 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 64 Forcefully create new fpId directory for FTA light-weight stage. 59
13593 0
13594 0 241 15 fml_fta_use_inv 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 35 Use invariant in heavy weight step. 59
13595 0
13596 0 242 15 fml_fast_sanity 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 46 To enable faster sanity processing step of FTA 59
13597 0
13598 0 243 35 fml_overconstraint_bounded_analysis 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
13599 0
13600 0 244 35 fml_cov_line_cont_assign_as_covered 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
13601 0
13602 0 245 21 fml_svac_script_debug 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
13603 0
13604 0 246 17 fml_navigator_xml 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
13605 0
13606 0 247 26 fml_navigator_check_status 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 42 New check status for testing gui interface 59
13607 0
13608 0 248 29 fml_navigator_parallel_checks 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 32 Allow parallel navigator checks. 59
13609 0
13610 0 249 29 fml_navigator_allow_auto_save 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 64 Allow auto checkpointing while in the navigator. Off by default. 59
13611 0
13612 0 250 30 fml_navigator_conflict_warning 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 104 Print constraint conflicts warning for extending properties or different input scenarios (default true). 59
13613 0
13614 0 251 24 fml_navigator_allow_save 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 90 Hidden variable to allow support of save session while in a navigator task (default true). 59
13615 0
13616 0 252 26 fml_navigator_allow_fvtask 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 99 Hidden variable to allow support of switching to/from navigator tasks using fvtask (default false). 59
13617 0
13618 0 253 23 fml_promote_reset_goals 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 43 Promote reset goals when creating new task. 59
13619 0
13620 0 254 28 fml_perform_fault_activation 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
13621 0
13622 0 255 29 fml_perform_fault_propagation 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
13623 0
13624 0 256 17 fml_fta_enable_pa 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
13625 0
13626 0 257 17 fml_fta_enable_om 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
13627 0
13628 0 258 23 fml_enable_resume_depth 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
13629 0
13630 0 259 17 fml_enable_resume 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 75 Allow checking to resume from where the prior check stopped, when possible. 59
13631 0
13632 0 260 22 fml_fpv_enable_gui_cov 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
13633 0
13634 0 261 35 fml_cov_skip_support_set_extraction 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
13635 0
13636 0 262 21 dashboard_auto_submit 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 39 Automatically submit data to Dashboard. 59
13637 0
13638 0 263 23 fml_broadcast_task_data 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 69 Broadcast task and app data for checking commands on finish (hidden). 59
13639 0
13640 0 264 32 fml_switch_composite_merge_order 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 83 For composite traces, treat the formal fsdb as master and merge reset fsdb into it. 59
13641 0
13642 0 265 27 fml_inject_input_port_fault 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 41 Enable injection of faults at input port. 59
13643 0
13644 0 266 27 fml_inject_stuck_at_x_fault 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 36 Enable injection of StuckAtX faults. 59
13645 0
13646 0 267 28 fml_inject_synch_reset_fault 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 55 Enable injection of faults at synchronous reset blocks. 59
13647 0
13648 0 268 28 fml_add_sync_reset_attribute 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 92 Add simon attribute on synchronous reset signals. Must be specified prior to design compile. 59
13649 0
13650 0 269 25 fml_enable_initial_blocks 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 102 Enable support of initial blocks in rtl compile for formal. Must be specified prior to design compile. 59
13651 0
13652 0 270 18 fml_enable_ndmerge 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 79 Enable support of ndmerge in formal. Must be specified prior to design compile. 59
13653 0
13654 0 271 29 fml_enable_noskipsimmemmodels 0 1 0 0 1 1 -1 -1 0  0  0  -1 -1 109 Enable support of simon option -noSkipSimMemModels in formal. Must be specified prior to read_file/elaborate. 59
13655 0
13656 0 272 30 fml_enable_contfeedbacktolatch 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 94 Enable simon option -contFeedBackToLatch in formal. Must be specified prior to design compile. 59
13657 0
13658 0 273 25 fca_enable_feedback_latch 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 111 Enable simon option -contFeedBackToLatch in formal for coverage app. Must be specified prior to design compile. 59
13659 0
13660 0 274 19 fml_track_loc_reset 0 1 0 0 0 0 -1 -1 0  0  0  -1 -1 40 Track source locations for reset blocks. 59
13661 0
13662 0 275 24 fml_track_loc_reset_cond 0 1 0 0 0 0 -1 -1 0  0  0  -1 -1 44 Track source locations for reset conditions. 59
13663 0
13664 0 276 26 fml_track_loc_const_select 0 1 0 0 0 0 -1 -1 0  0  0  -1 -1 44 Track source locations for constant selects. 59
13665 0
13666 0 277 33 fml_import_fvdisable_covmode_task 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 63 Enables importing disabled coverage goals from parent COV task. 59
13667 0
13668 0 278 22 fml_frv_enable_appmode 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 38 Enables FRV app mode. Default is true. 59
13669 0
13670 0 279 22 fml_adaptive_licensing 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 60 Use adaptive licensing scheme (possible performance impact). 59
13671 0
13672 0 280 25 fml_cc_exact_struct_check 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 79 Enable structural check between src-dest based on exact path delay value/range. 59
13673 0
13674 0 281 23 fml_cc_struct_check_opt 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 154 Enable optimised structural checkDon't do word-level structural verification for same src-dest againDon't do structural verification for iso type lpccprop 59
13675 0
13676 0 282 23 fml_qual_fault_in_fcore 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 48 Enables FTA analysis only inside the formal core 59
13677 0
13678 0 283 19 fml_fta_high_effort 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
13679 0
13680 0 284 21 fml_fta_incr_run_mode 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
13681 0
13682 0 285 20 fml_fta_light_to_seq 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
13683 0
13684 0 286 26 fml_formal_core_on_the_fly 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 73 Enable formal core generation during check_fv for a subset of properties. 59
13685 0
13686 0 287 29 fml_formal_core_otf_all_goals 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 56 Enable formal core generation all goals or only asserts. 59
13687 0
13688 0 288 27 fml_formal_core_incremental 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 52 Enable incremental (bounded) formal core generation. 59
13689 0
13690 0 289 24 fml_formal_core_liveness 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 53 Enable formal core generation on liveness properties. 59
13691 0
13692 0 290 35 fml_formal_core_reduced_constraints 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 70 Enables reduced constraints computation during formal core generation. 59
13693 0
13694 0 291 26 formal_core_cov_functional 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 43 Enable new coverage flow from formal core.  59
13695 0
13696 0 292 16 fml_core_cov_unr 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 72 Show new coverage flow(functional analysis) from formal core as default. 59
13697 0
13698 0 293 22 fml_enable_fsv_appmode 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 38 Enables FSV app mode. Default is true. 59
13699 0
13700 0 294 10 fusa_debug 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 23 show FuSa debug output. 59
13701 0
13702 0 295 21 fusa_no_debug_logfile 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 38 Do not dump debug log file for backend 59
13703 0
13704 0 296 22 fml_enable_fxp_appmode 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 38 Enables FXP app mode. Default is true. 59
13705 0
13706 0 297 23 fml_enable_fusa_appmode 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 40 Enables FUSA app mode. Default is false. 59
13707 0
13708 0 298 28 fml_analyze_propagation_path 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 60 Enables the propagation path analysis for FSV and FXPs' cex. 59
13709 0
13710 0 299 22 fml_enable_dpv_appmode 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 39 Enables DPV app mode. Default is false. 59
13711 0
13712 0 300 21 fml_nox_reset_visible 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 94 Allow the NOX_RESET type properties to show in the reports. Default is false. (Internal Only). 59
13713 0
13714 0 301 20 fml_use_one_nox_prop 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 67 Use only one NOX_RESET property for all registers. (Internal Only). 59
13715 0
13716 0 302 23 fml_fxp_generate_called 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 92 A flag showing whether fxp_generate has been called since the last check_fv (Internal Only). 59
13717 0
13718 0 303 29 fml_fxp_nox_reset_star_issued 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 67 A flag indicating whether fxp_assume -nox -reset * has been issued. 59
13719 0
13720 0 304 28 fml_fxp_enable_auto_generate 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 103 A enabling flag for executing fxp_generate -auto in check_fv if fxp_generate has not been issued before 59
13721 0
13722 0 305 24 fxp_no_duplicate_asserts 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 95 Do not generate duplicated asserts in FXP for signals or part_selects which have been asserted. 59
13723 0
13724 0 306 20 fxp_use_fast_rewrite 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 25 Use fast rewrites for FXP 59
13725 0
13726 0 307 29 fxp_nox_reset_hidden_register 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 37 Create nox_reset for hidden_registers 59
13727 0
13728 0 308 26 fxp_compute_rootcause_auto 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 59 Compute the rootcause of falsified properties automatically 59
13729 0
13730 0 309 12 fml_lp_aware 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 36 Enable LP aware connectivity checks. 59
13731 0
13732 0 310 15 fml_lp_instr_on 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 124 Enable isolation and retention instrumentation with read_upf. Precondition: fml_lp_aware (LP aware connectivity) is enabled. 59
13733 0
13734 0 311 22 fml_lp_constraint_auto 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 100 When fml_lp_aware is enabled in the CC app, automatically generate the LP constraints with read_upf. 59
13735 0
13736 0 312 33 fml_cov_enable_strict_elfile_mode 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 54 Enables strict mode dumping of coverage exclusion file 59
13737 0
13738 0 313 17 fml_x_in_waveform 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 57 Additional option given to dfgsim to show X's in waveform 59
13739 0
13740 0 314 26 fml_enable_bbox_after_elab 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 48 Enable setting blackbox after reading in designs 59
13741 0
13742 0 315 17 fml_gen_rand_seed 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 88 Bug hunting effort mode will use machine date/time information to generate random seeds. 59
13743 0
13744 0 316 32 fml_delete_prop_density_cov_task 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
13745 0
13746 0 317 31 fml_enable_prop_density_cov_map 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 56 Enables mapping of property density to coverage database 59
13747 0
13748 0 318 28 fml_tautology_goal_as_proven 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 84 Enables marking goals which are tautology by design, as proven trivially by the tool 59
13749 0
13750 0 319 20 fml_cov_exclude_bbox 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 48 Excludes blackbox while saving coverage database 59
13751 0
13752 0 320 30 fml_stop_on_vacuous_constraint 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 41 Stop check if vacuous constraint is found 59
13753 0
13754 0 321 30 fml_stop_on_vacuous_constraint 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 62 Stop check if an unreachable witness for a constraint is found 59
13755 0
13756 0 322 25 fml_prop_result_timestamp 0 1 0 0 0 0 -1 -1 0  0  0  -1 -1 60 Include a timestamp in PROP_I_RESULT messages from check_fv. 59
13757 0
13758 0 323 24 fml_prop_info_use_msgmgr 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 135 Use MsgMgr for PROP_I_RESULT messages from check_fv.
Provides full message filtering and recording capabilities, at some overhead cost. 59
13759 0
13760 0 324 32 fml_struct_check_info_use_msgmgr 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 140 Use MsgMgr for STRUCT_CHECK_RESULT messages from load_cc.
Provides full message filtering and recording capabilities, at some overhead cost. 59
13761 0
13762 0 325 37 fml_enable_covers_in_prop_density_cov 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 59 Enables coverage mapping for SV covers for property density 59
13763 0
13764 0 326 17 fml_coi_reduction 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 103 Controls whether formal model is built only for cone-of-influence of properties, including constraints. 59
13765 0
13766 0 327 31 fml_coi_reduction_no_constraint 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 52 Exclude constraint in coi reduction. For debug only. 59
13767 0
13768 0 328 25 fml_merge_equiv_registers 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 92 Merge registers equivalent after reset during the model build. Disabled for SEQ/FXP/FSV/FUSA 59
13769 0
13770 0 329 32 fml_disconnect_multidriven_input 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 83 Disconnect undriven input ports that drive a multiply driven net. Default is false. 59
13771 0
13772 0 330 28 fml_allow_imm_assert_in_func 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 69 Enable the compiling of the immediate assertion in functions or tasks 59
13773 0
13774 0 331 31 fml_enable_utrans_failure_cache 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 40 Enable the cache for svac utrans failure 59
13775 0
13776 0 332 22 fml_svac_rewrite_clock 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 33 Enable the clock rewrite for svac 59
13777 0
13778 0 333 26 fml_svac_rewrite_dis_iff_x 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 48 Enable rewrite of disable iff condition for svac 59
13779 0
13780 0 334 22 fml_svac_bypass_simple 0 1 0 0 1 1 -1 -1 0  0  0  -1 -1 257 By default properties with clocks are compiled using the sva compiler.
  Setting this to true allows simple properties clocked on the posedge of clock to be instrumented directly.
  This allows compatibility with behavior in earlier releases. (default=true) 59
13781 0
13782 0 335 23 fml_fta_inject_priority 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 131 Gives precedence to the inject_fault switch specified with read_file and helps to override the certitude_config.cer file with that. 59
13783 0
13784 0 336 28 fml_cov_tgl_instr_on_the_fly 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 44 Instrument toggle coverage goals on the fly. 59
13785 0
13786 0 337 27 fml_fvdelete_always_save_db 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 77 Save the property database to disk after fvdelete, even without an active GUI 59
13787 0
13788 0 338 30 fml_disable_extend_quiet_trace 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 40 Disable quiet trace for extended traces. 59
13789 0
13790 0 339 24 fml_print_learn_lic_msgs 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
13791 0
13792 0 340 25 fml_cov_enable_branch_cov 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 47 Enable branch coverage when -cov all is passed. 59
13793 0
13794 0 341 28 fml_cov_exclude_missing_else 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 41 Exclude Missing_Else from Branch Coverage 59
13795 0
13796 0 342 29 fml_cov_enable_enum_in_struct 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 26 Enable Enums within struct 59
13797 0
13798 0 343 22 fml_cov_improved_fcore 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 49 Exclude StopNet parameer to improve FCORE Results 59
13799 0
13800 0 344 17 fml_cov_legacy_el 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 35 Enable Legacy Exclusion Saving Flow 59
13801 0
13802 0 345 22 fml_add_fsm_cov_to_fpv 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 42 Adding fsm Coverage Properties to FPV Task 59
13803 0
13804 0 346 21 fml_signoff_dashboard 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 41 Sets to true with compute_signoff command 59
13805 0
13806 0 347 19 cov_exclude_assumes 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 42 Excludes assumes in the coverage database. 59
13807 0
13808 0 348 22 cov_exclude_bb_signals 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 48 Automatically exclude blackbox signals in covdb. 59
13809 0
13810 0 349 21 fml_sss_enable_simple 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
13811 0
13812 0 350 33 fml_inject_deadassign_combo_fault 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 53 Enable injection of DeadAssign faults in combo block. 59
13813 0
13814 0 351 25 fml_send_propdb_on_update 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 82 Enable sending propDB changes as part of update stream in new Verdi property flow. 59
13815 0
13816 0 352 13 fml_pdc_trace 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 39 Enable tracing of PDC Output to stdout. 59
13817 0
13818 0 353 24 fml_pdc_overflow_to_file 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 59 Allow writing PDC overflow data to file rather than stream. 59
13819 0
13820 0 354 28 fml_enable_internal_net_aeps 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 57 Enable AEPs on internal nets, such as coverage registers. 59
13821 0
13822 0 355 32 fml_cov_tgl_signal_legacy_lookup 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 60 Enable the legacy lookup method for coverage toggle signals. 59
13823 0
13824 0 356 20 fml_fta_enable_cover 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 36 Honors cover properties in FTA flow. 59
13825 0
13826 0 357 28 fml_cov_tgl_handle_xinit_val 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 113 Enable a delay of 1 clock cycle while monitoring tgl coverage of sequentials with an 'x' value after reset state. 59
13827 0
13828 0 358 29 fml_fta_cover_sequential_flow 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 36 Honors cover properties in FTA flow. 59
13829 0
13830 0 359 29 fml_fca_enable_bad_code_check 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 151 Allow property filterting using "reason==simplication" which lists trivially uncoverable line and condition goals (found through simple logic rewrite). 59
13831 0
13832 0 360 18 fml_seq_x_func_map 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 40 Enable functional mapping for Xs in SEQ. 59
13833 0
13834 0 361 28 fml_seq_no_invalidate_result 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 32 Do not invalidate result in SEQ. 59
13835 0
13836 0 362 18 fml_grid_job_array 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 35 Enable job array in set_grid_usage. 59
13837 0
13838 0 363 28 fml_grid_navigator_job_array 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 49 Enable job array in set_grid_usage for navigator. 59
13839 0
13840 0 364 9 fml_cloud 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 26 Enable Cloud mode for grid 59
13841 0
13842 0 365 20 seq_latch_sequential 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 42 Insert latches for flip flops and latches. 59
13843 0
13844 0 366 26 fml_cov_par_block_analysis 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 72 Enables extraction and analysis of parent blocks for coverage debug flow 59
13845 0
13846 0 367 22 fca_fcore_after_branch 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 71 Enables extraction and analysis of after branch for coverage debug flow 59
13847 0
13848 0 368 20 fml_cov_signoff_flow 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 72 Set to true in coverage based signoff analysis like OA/BA or Formal core -1 59
13849 0
13850 0 370 26 fml_defer_property_compile 0 1 0 0 0 0 -1 -1 0  0  0  -1 -1 89 Defer compilation of incremental properties until sim/formal model build (default false). 59
13851 0
13852 0 371 27 fml_fta_par_app_high_effort 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 51 Enable high effort level for parent app run of FTA. 59
13853 0
13854 0 372 27 fml_cov_exclude_reset_block 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 46 Excludes reset block from coverage computation 59
13855 0
13856 0 373 22 fml_show_loop_analysis 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 62 Show combinational loop analysis during formal model creation. 59
13857 0
13858 0 374 15 fml_fdc_verbose 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 61 Show instrumented signals in combinational loop design check. 59
13859 0
13860 0 375 24 fml_treat_gclk_as_sysclk 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 54 Treat $global_clock as a system clock (default false). 59
13861 0
13862 0 376 20 fml_lp_aware_allapps 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 32 Allow fml_lp_aware for all apps. 59
13863 0
13864 0 377 25 fml_fta_improved_activate 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 53 Enable new activation flow of FTA for faster analysis 59
13865 0
13866 0 378 15 fml_cov_map_new 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 38 Enable coverage mapping of all signals 59
13867 0
13868 0 379 26 fml_check_raw_signal_write 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 81 Check if snipped or constant (write) signals are read after write signals in RTL. 59
13869 0
13870 0 380 21 fml_ignore_raw_signal 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 95 Ignore snip_driver or set_constant signals that are defined as read after write signals in RTL. 59
13871 0
13872 0 381 26 fml_allow_clocking_changes 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 87 Allow changing clocking after clock generation, and task based clock generator support. 59
13873 0
13874 0 382 29 fml_container_instrumentation 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 62 Instrument all properties and objects into a single container. 59
13875 0
13876 0 383 26 fv_enable_instr_name_cache 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 46 Use name cache for instrumentation name check. 59
13877 0
13878 0 384 35 fml_suppress_zero_depth_aep_failure 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 29 Suppress depth 0 AEP failures 59
13879 0
13880 0 385 17 fml_witness_relax 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 100 Relaxed requirements for the witness, to be used when a regular witness is infinite (default false). 59
13881 0
13882 0 386 21 fml_svac_tech_mapping 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 71 Enable tech mapping of (some) properties to automatons (default false). 59
13883 0
13884 0 387 26 fml_apply_reset_at_powerup 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 41 Apply reset to flops with Lp aware formal 59
13885 0
13886 0 388 17 fml_aep_new_instr 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 41 Enables improved instrumentation for AEP. 59
13887 0
13888 0 389 24 fml_cov_tgl_ignore_reset 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 79 Causes the application to ignore reset signals during toggle coverage analysis. 59
13889 0
13890 0 390 26 fml_cov_cg_consider_weight 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 184 Consider the weigth specification of coverpoint/cross while extracting goals.
No goals would be extracted for a coverpoint/cross having weight = 0, during covergroup coverage analysis. 59
13891 0
13892 0 391 17 fml_cov_x_support 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 44 Enables X-semantic support in Coverage flow. 59
13893 0
13894 0 392 20 fta_use_fast_rewrite 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 25 Use fast rewrites for FTA 59
13895 0
13896 0 393 21 fml_fta_fast_activate 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 34 Enable fast activation flow of FTA 59
13897 0
13898 0 394 19 fml_use_fast_cc_cov 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 41 Use the new high performance cc cov flow. 59
13899 0
13900 0 395 20 fta_infer_cov_status 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 102 Infers the coverage status of a line which has no fault injected  from the status of the parent block. 59
13901 0
13902 0 396 23 fml_x_detect_quiet_fast 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 53 Do quiet and fast x detection (enforced for cov app). 59
13903 0
13904 0 397 25 fml_x_detect_add_01_rails 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 50 Add extra 0/1 rails for more accurate x-detection. 59
13905 0
13906 0 398 28 fml_fta_enable_vacuity_check 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 27 Enable vacuity check in FTA 59
13907 0
13908 0 399 12 fml_svac_cse 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 83 Experimental: Perform Common Subexpression Elimination optimization (default true). 59
13909 0
13910 0 400 21 fml_svac_liveness_opt 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 69 Experimental: Perform Liveness automaton optimization (default true). 59
13911 0
13912 0 401 31 fml_svac_ignore_numstates_limit 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 78 Ignore the limit on number of generated states for a property (default false). 59
13913 0
13914 0 402 37 fml_svac_rewrite_async_reset_liveness 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 78 Do Clock-Rewrite for liveness property with asynchronous reset (default true). 59
13915 0
13916 0 403 28 fml_svac_enable_det_liveness 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 69 Enable generation of deterministic liveness automaton (default true). 59
13917 0
13918 0 404 30 fv_svac_funcprop_oldstyle_name 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 80 Use old naming style for property in function that includes line number in name. 59
13919 0
13920 0 405 22 fusa_enable_new_status 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 30 Enables new sff status in FuSa 59
13921 0
13922 0 406 24 fml_cov_tgl_fast_rewrite 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 56 Enables fast rewrite for toggle metric in coverage flow. 59
13923 0
13924 0 407 24 fml_lpf_reset_at_powerup 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 65 To reset sequential elements at power up in low power aware flow. 59
13925 0
13926 0 408 31 fml_new_cc_cov_enable_modelling 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 84 Enable the new modelling of the signals in the enable expression for compute_cc_cov. 59
13927 0
13928 0 409 23 fml_fta_enable_db_write 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 41 Enables FTA flow to write to certitudeDB. 59
13929 0
13930 0 410 22 fml_fvassume_constants 0 0 0 0 0 1 -1 -1 0  0  0  -1 -1 265 Build simple constant assumptions into the formal model.
  For performance, simple constant assumptions (e.g., fvassume -expr {signal == 0}) are built directly
  into the model. Set this to false to force such assumptions to be handled as normal solver constraints. 59
13931 0
13932 0 411 34 fml_enable_delay_property_checking 0 1 0 0 0 0 -1 -1 0  0  0  -1 -1 182 Enable the fml_delay_property_checking feature. The feature must be enabled at the point when
properties are read/created in order for fml_delay_property_checking to have any effect. 59
13933 0
13934 0 412 26 fml_inject_freeinput_fault 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 37 Enable injection of FreeInput faults. 59
13935 0
13936 0 413 26 fml_connectivity_cons_prop 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 71 Enable the constant propagation in the scope-wise connectivity analysis 59
13937 0
13938 0 414 22 fml_connectivity_snips 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 56 Enable the snips in the scope-wise connectivity analysis 59
13939 0
13940 0 415 30 fml_cov_cg_enable_per_instance 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 107 Enable the coverage option 'per_instance', even if this is not set explicitly in the covergroup definition. 59
13941 0
13942 0 416 24 fml_cov_overwrite_waiver 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 70 When true, disables automatic loading of waiver file in sign off flow. 59
13943 0
13944 0 417 18 fml_enable_fsm_ssd 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 44 When true, it will enable the fsm_ssd checks 59
13945 0
13946 0 418 26 fml_rfc_cc_full_complexity 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 103 Enables full complexity report for CC properties without considering src and enable as the stop points. 59
13947 0
13948 0 419 27 fml_cov_ignore_case_default 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 39 Ignores case default for line coverage. 59
13949 0
13950 0 420 36 fml_frv_enable_array_vendorextension 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 82 Enables support for the 'array' vendor extension in FRV app mode. Default is true. 59
13951 0
13952 0 421 35 fml_fvlp_powerdown_corrupt_seq_clks 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 33 Use clocks to corrupt flip flops. 59
13953 0
13954 0 422 36 fml_fvlp_powerdown_disable_seq_reset 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 54 Disable reset of sequential element during power down. 59
13955 0
13956 0 423 40 fml_fvlp_powerdown_corrupt_all_seq_elems 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 56 Corrupt all flip flops (otherwise, only boundary flops). 59
13957 0
13958 0 424 34 fml_fvlp_powerdown_corrupt_all_spa 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 69 Corrupt input pins with set_port_attributes (will disregard assumes). 59
13959 0
13960 0 425 37 fml_fvlp_debug_friendly_internal_nets 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 87 Use debug friendly internal net names (can cause massive slowdowns with large designs). 59
13961 0
13962 0 426 34 fml_fvlp_all_visible_internal_nets 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 48 Make all internal nets user visbile (for nWave). 59
13963 0
13964 0 427 29 fml_fvlp_ignore_string_params 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 82 Ignore string parameters for the bind_checker to reduce number of module variants. 59
13965 0
13966 0 428 25 fml_fvlp_qlpac_nlp_compat 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 69 Make the instance hierarchical name compatible between QLPAC and NLP. 59
13967 0
13968 0 429 19 fml_fvlp_all_pgpins 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 46 Use extra checks to dump all pg pins in nWave. 59
13969 0
13970 0 430 22 fml_fvlp_cc_post_instr 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 50 Go back to old flow where fvlp_add_cc is required. 59
13971 0
13972 0 431 31 fml_enable_post_fvlp_instrument 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 101 Postpone (cause skipping) of the instrumentation of isolation and retention policies during read_upf. 59
13973 0
13974 0 432 20 fml_fta_cov_new_flow 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 25 Enables new FTA COV flow. 59
13975 0
13976 0 433 36 fml_cov_exclusion_crossfeed_new_flow 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 67 Enables new VCS flow to handle the block when first line is assert. 59
13977 0
13978 0 434 22 fml_fta_enable_cluster 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 28 Enables FTA clustring model. 59
13979 0
13980 0 435 36 fml_enable_prop_density_cov_bittravs 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 58 Enables bit level traversal for property density coverage. 59
13981 0
13982 0 436 35 fml_enable_formal_core_cov_bittravs 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 53 Enables bit level traversal for formal core coverage. 59
13983 0
13984 0 437 28 fml_cov_cg_enable_zcov_debug 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 47 Enables debug messages from the Zcov component. 59
13985 0
13986 0 438 26 enable_const_prop_thru_seq 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 56 Enables the constant propagation through the sequentials 59
13987 0
13988 0 439 33 fml_enable_seqaig_based_signature 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 57 Compute signature of the formal model based on the seqAig 59
13989 0
13990 0 440 31 fml_abstract_arithop_with_const 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 65 Allow abstraction on arithmetic operators with constant operands. 59
13991 0
13992 0 441 26 fml_enable_signoff_bounded 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 35 Enables signoff on bounded results. 59
13993 0
13994 0 442 31 fml_enable_prop_density_for_frv 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 42 Enables property density for FRV app mode. 59
13995 0
13996 0 443 28 fml_lpcc_try_robust_get_info 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 120 For LP CC, try the legacy low power information extractor if the structural check fails to extract required information. 59
13997 0
13998 0 444 19 fml_aep_unique_name 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 40 Enables creation of unique names for AEP 59
13999 0
14000 0 445 27 fml_incremental_bind_bypass 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 147 Bypass adding all previous bind instances to bind_checker compiles. This will limit Verdi to showing only the last incremental bind. Default=false. 59
14001 0
14002 0 446 33 fml_incremental_bind_disable_copy 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 82 Disable copying from an existing hierscope for incremental binding. Default=false. 59
14003 0
14004 0 447 26 fml_incremental_bind_ports 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 96 Add port signals to VCS/Simon incremental module binds using bind_checker command. Default=true. 59
14005 0
14006 0 448 23 fml_bbox_clock_analysis 1 0 0 0 0 1 -1 -1 0  0  0  -1 -1 45 Enable the clock COI analysis for blackboxing 59
14007 0
14008 0 449 23 fml_bbox_reset_analysis 1 0 0 0 0 1 -1 -1 0  0  0  -1 -1 45 Enable the reset COI analysis for blackboxing 59
14009 0
14010 0 450 27 fml_bbox_use_const_internal 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 87 Use the set_constant delcared over a signal that is inside an instance to be blackboxed 59
14011 0
14012 0 451 17 fml_fta_inst_qual 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 50 Enables instance based fault qualification for FTA 59
14013 0
14014 0 452 27 fml_fta_move_unneeded_files 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 79 Move all unnecessary files of FTA to session log directory <session_name>/logs  59
14015 0
14016 0 453 24 fml_fta_constraint_check 0 1 0 0 0 0 -1 -1 0  0  0  -1 -1 71 Enable identification of constraints which are in the COI of the faults 59
14017 0
14018 0 454 25 seq_mapping_legacy_report 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 59 Enable legacy format report of report_seq_mappings command. 59
14019 0
14020 0 455 30 seq_skip_trivial_mem_abs_props 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 79 Enable skipping the trivially proven properties for compile memory abstractions 59
14021 0
14022 0 456 25 seq_pcfv_isomorphic_check 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 60 Do isomorphic check for clock tree properties in PC-FV flow. 59
14023 0
14024 0 457 26 fml_ignore_latch_retention 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 28 Ignore latches for retention 59
14025 0
14026 0 458 29 fml_enable_ret_generic_output 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 53 Enable UPF_GENERIC_OUTPUT (bitwise) for bind_checker. 59
14027 0
14028 0 459 28 fml_cov_cg_enable_new_naming 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 55 Enables new style naming for SV CG coverage properties. 59
14029 0
14030 0 460 19 fml_auto_clock_mode 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 35 Enable automatic clock inferencing. 59
14031 0
14032 0 461 19 fml_auto_reset_mode 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 35 Enable automatic reset inferencing. 59
14033 0
14034 0 462 33 fml_enable_sign_and_pack_in_types 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 57 Enable signedness and packing information in array types. 59
14035 0
14036 0 463 26 fml_enable_mos_transistors 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 55 Enable accurate handling of nmos/pmos/cmos transistors. 59
14037 0
14038 0 464 25 fml_enable_drive_strength 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 49 Enable drive strength support in formal modeling. 59
14039 0
14040 0 465 37 fml_enable_toplevel_inout_assumptions 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 75 Enable top-level/bbox inout assumptions that avoid multi-driven situations. 59
14041 0
14042 0 466 34 fml_enable_stability_constraint_ps 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 80 Enable support of env stability constraints for bit/part selects (default true). 59
14043 0
14044 0 467 32 fml_formal_stability_constraints 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 111 Enable support of formal stability constraints vs treating as environment stability constraints (default true). 59
14045 0
14046 0 468 22 fv_direct_env_equality 1 0 0 1 0 0 -1 -1 0  0  0  -1 -1 100 Beta 2022.06. Enable instrumentation of environment equality directly into the nldm (default false). 59
14047 0
14048 0 469 17 fml_fta_seq_debug 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 26 Enable FTA SEQ debug mode. 59
14049 0
14050 0 470 18 fml_fta_qual_setup 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 54 Enable user constraints automatically in FTA SEQ mode. 59
14051 0
14052 0 471 20 seq_use_new_rfc_flow 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 47 Enable new flow report of report_fv_complexity. 59
14053 0
14054 0 472 22 fml_signoff_auto_merge 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 102 Enable the auto merge flow in compute signoff where databases of effort levels are merged accordingly. 59
14055 0
14056 0 473 19 fusa_enable_pruning 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 23 Enables pruning in FuSa 59
14057 0
14058 0 474 34 seq_use_legacy_abstraction_mapping 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 42 Enable legacy flow of abstraction mapping. 59
14059 0
14060 0 475 19 fsv_enable_cond_tgl 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 53 Enable the toggle check for the condition expressions 59
14061 0
14062 0 476 19 fxp_enable_cond_tgl 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 53 Enable the toggle check for the condition expressions 59
14063 0
14064 0 477 19 fml_cov_vacuity_unr 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 30 Enable Vacuity unreachability. 59
14065 0
14066 0 478 21 fml_struct_array_free 0 1 0 0 0 0 -1 -1 0  0  0  -1 -1 138 Treat the struct array operator output as a free variable. By default the presence of a struct array operator will be treated as an error. 59
14067 0
14068 0 479 19 fsv_seq_prop_naming 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 44 Follow the property naming convention of SEQ 59
14069 0
14070 0 480 19 fxp_seq_prop_naming 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 44 Follow the property naming convention of SEQ 59
14071 0
14072 0 481 20 fusa_seq_prop_naming 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 44 Follow the property naming convention of SEQ 59
14073 0
14074 0 482 24 fusa_save_ignored_status 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 57 Add NA status when saving the faults which are not found. 59
14075 0
14076 0 483 20 fusa_legacy_sff_flow 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 36 Use fdb under the hood for sff flow. 59
14077 0
14078 0 484 25 fusa_orch_smart_with_seed 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 44 Use the seed approach in the FuSa smart orch 59
14079 0
14080 0 485 28 fml_lp_query_no_bit_blasting 0 1 0 0 0 0 -1 -1 0  0  0  -1 -1 68 To convert bit-blasted signals to word-level for retention elements. 59
14081 0
14082 0 486 32 fml_signoff_high_effort_fta_only 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 69 To only run FTA analysis when running high effort in compute_signoff. 59
14083 0
14084 0 487 34 fml_aep_trivial_continuous_xassign 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 64 To disable creation of trivial continuous AEPs of type x_assign. 59
14085 0
14086 0 488 26 fml_aep_enable_waiver_flow 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 30 To enable waiver flow for AEP. 59
14087 0
14088 0 489 22 seq_use_meta_reasoning 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 42 Use meta reasoning for result propagation. 59
14089 0
14090 0 490 19 seq_dcp_exclude_vwc 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 68 During decompose exclude the vacuity, witness, and cover properties. 59
14091 0
14092 0 491 20 seq_sm_b_timeout_inf 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 63 Make single b3 call infinite timeout in SEQ smart orchestration 59
14093 0
14094 0 492 16 seq_patch_use_mp 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 34 Use workers to patch traces in SEQ 59
14095 0
14096 0 493 19 seq_use_cpu_timeout 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 48 Use cpu time for timeout instead of elapsed time 59
14097 0
14098 0 494 17 fml_cov_hier_both 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 107 To consider -cm_hier file both from input coverage database and that specified with fml_cov_alt_hier_file . 59
14099 0
14100 0 495 39 fml_linearized_counter_jmp_within_range 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 77 Jumps in linearized counter abstraction mode to be within current range only. 59
14101 0
14102 0 496 30 fml_lp_buffer_behav_model_link 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 74 Link in behavioral model for 1 input 1 output cells that have no function. 59
14103 0
14104 0 497 29 fml_enable_coi_deadcode_check 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 47 Enables deadcode check in COI coverage analysis 59
14105 0
14106 0 498 20 fml_enable_lw_coi_oc 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 39 Enables light weight OC in COI analysis 59
14107 0
14108 0 499 31 fml_lpcc_enable_check_wo_policy 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 199 Allow connectivity checks with lpa_type=LPA_CLAMP0_EN/LPA_CLAMP1_EN/LPA_LATCH_EN without any ISO policy association. Isolation sense value is to be interpreted from attributes on the ISO/ELS libcell. 59
14109 0
14110 0 500 31 fml_lpcc_adjust_sense_wo_policy 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 180 For connectivity checks with lpa_type=LPA_CLAMP0_EN/LPA_CLAMP1_EN/LPA_LATCH_EN, adjust the  isolation sense value based on any negations appearing before the ISO/ELS libcell input. 59
14111 0
14112 0 501 34 fml_enable_fcore_cov_across_metric 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 54 Enables mapping of formal core coverage across metrics 59
14113 0
14114 0 502 29 fml_enable_fcore_cov_function 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 56 Enables mapping of formal core coverage in function body 59
14115 0
14116 0 503 26 fml_aep_waiver_flow_legacy 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 33 To enable aep legacy waiver flow. 59
14117 0
14118 0 504 25 fml_aep_waiver_flow_relax 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 32 To enable aep relax waiver flow. 59
14119 0
14120 0 505 23 fusa_multi_failure_mode 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 29 Enables multiple failure mode 59
14121 0
14122 0 506 29 fusa_process_transient_faults 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 38 Retrieve and process transient faults. 59
14123 0
14124 0 507 38 fml_rfc_disable_mem_detection_in_child 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 45 To disable memory detection in child modules. 59
14125 0
14126 0 508 26 fml_rfc_report_reset_state 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 78 To control reporting of reset state for objects in complexity report on verdi. 59
14127 0
14128 0 509 36 fml_rfc_enable_new_counter_detection 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 71 To enable detection and reporting of new counters in complexity report. 59
14129 0
14130 0 510 24 fml_cov_tgl_legacy_instr 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 77 Enables legacy mode of toggle coverage instrumentation for complex data types 59
14131 0
14132 0 511 28 fml_cc_cov_strip_escape_char 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 63 Enables the stripping of escape characters from property names. 59
14133 0
14134 0 512 20 fml_auto_scaling_abs 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 62 Enables abstraction of complex operators in auto scaling flow. 59
14135 0
14136 0 513 26 fml_auto_scaling_reduction 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 45 Enables model reduction in auto scaling flow. 59
14137 0
14138 0 514 18 fml_auto_scale_abs 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 60 Enables abstraction of complex operators in auto scale flow. 59
14139 0
14140 0 515 24 fml_auto_scale_reduction 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 43 Enables model reduction in auto scale flow. 59
14141 0
14142 0 516 28 fml_auto_scaling_tgl_rewrite 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 67 Enables toggle coverage instrumentation rewrite in auto scale flow. 59
14143 0
14144 0 517 31 fml_auto_scale_disable_parallel 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 48 Disables parallel processing in auto scale flow. 59
14145 0
14146 0 518 33 fml_report_fv_complexity_trav_opt 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 40 Enables specific traversal optimization. 59
14147 0
14148 0 519 20 fml_fta_limit_to_cov 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 64 Enabled faults only in lines where coverage properties are there 59
14149 0
14150 0 520 16 fml_cov_coi_flow 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 28 Enabled in COI coverage flow 59
14151 0
14152 0 521 21 fta_disable_clk_fault 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 29 Disables fault in clock logic 59
14153 0
14154 0 522 20 fta_seq_dbg_sub_inst 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 79 Enables generating checkers for doing observability analysisi at sub instances. 59
14155 0
14156 0 523 30 fusa_enable_clk_rst_structural 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 53 Enable FuSa structural analysis for clocks and resets 59
14157 0
14158 0 524 27 fml_aep_use_trailing_genblk 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 77 To enable use of trailing generate block name in the names of AEP properties. 59
14159 0
14160 0 525 34 fml_aep_enable_new_fsmcheck_naming 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 63 To enable extraction of FSM Checks with the new bind mechanism. 59
14161 0
14162 0 526 35 fml_aep_enable_unionlock_with_delay 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 87 To enable extraction of FSM Checks for Unionlock with delay in assumption by one cycle. 59
14163 0
14164 0 527 26 fml_cov_clear_reset_result 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 48 Clears reset property check results in COV flows 59
14165 0
14166 0 528 19 fml_cov_opt_replace 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 45 Replaces cov opt from vcs opt to vcs elab opt 59
14167 0
14168 0 529 20 fml_fta_skip_cm_hier 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 41 Skip considering cm_hier in FTA_SEQ flow. 59
14169 0
14170 0 530 32 fusa_multiple_fault_types_signal 0 1 0 0 1 1 -1 -1 0  0  0  -1 -1 73 Enable creating faults on same signal name when fault class is different. 59
14171 0
14172 0 531 28 fvlp_enable_lib_match_report 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 47 Generate the library match report for lib cell. 59
14173 0
14174 0 532 26 fvlp_enable_pst_constraint 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 28 Generate the pst constraint. 59
14175 0
14176 0 533 22 fvlp_check_combo_logic 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 58 Check the combinational logic for LPA_BASIC property path. 59
14177 0
14178 0 534 23 fml_report_profile_data 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 150 Report profiling information (CPU time, wall time, and peak memory) at specific steps.
false: Profiling turned off (default).
true: Profiling enabled. 59
14179 0
14180 0 535 21 fml_disable_nospecify 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 30 Disables the +nospecify switch 59
14181 0
14182 0 536 28 fvlp_enable_vacuity_creation 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 46 Enable the vacuity creation for LPCC property. 59
14183 0
14184 0 537 28 fvlp_enable_witness_creation 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 46 Enable the witness creation for LPCC property. 59
14185 0
14186 0 538 16 seq_use_apxtbdgt 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 33 Enable approximate budget for SEQ 59
14187 0
14188 0 539 19 seq_use_start_depth 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 51 Use established safe-depth for subsequent bmc calls 59
14189 0
14190 0 540 16 seq_bh_randomize 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 46 Randomize bughunting options in each iteration 59
14191 0
14192 0 541 20 seq_rotate_b_solvers 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 40 Rotate solvers in bmc timeout iterations 59
14193 0
14194 0 542 31 seq_grid_multi_constant_workers 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 50 Use constant number of workers in multi-grid setup 59
14195 0
14196 0 543 21 fml_fta_incr_activate 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 73 Activation analysis will be done even if FTA properties remain unchanged. 59
14197 0
14198 0 544 32 fta_check_fc_all_props_generated 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 67 Checks if formal core has been generated for all proven properties. 59
14199 0
14200 0 545 27 fml_fta_assume_without_expr 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 47 Supports modified fvassumes without expression. 59
14201 0
14202 0 546 17 fml_enable_svaext 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 33 Enables the -assert svaext switch 59
14203 0
14204 0 547 30 signoff_smart_detect_overwrite 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 146 Enable the feature that automatically detects if there have been any changes in the design to decide whether to re-use signoff analysis databases. 59
14205 0
14206 0 548 24 fml_cov_tgl_escaped_name 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 51 Instrument toggle coverage goals for escaped names. 59
14207 0
14208 0 549 27 fml_caching_save_on_the_fly 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 25 Save RMA Data on the fly. 59
14209 0
14210 0 550 31 fml_aep_enable_arith_oflow_1bit 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 72 To enable extraction of arith_oflow AEP properties for 1 bit LHS signal. 59
14211 0
14212 0 551 25 fvlp_disable_net_creation 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 44 Disable the net creation for pst constraint. 59
14213 0
14214 0 552 19 fml_proof_architect 0 1 0 0 0 0 -1 -1 0  0  0  -1 -1 23 Enable Proof Architect. 59
14215 0
14216 0 553 28 fusa_enable_error_no_clk_rst 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 60 Enable checking for the presence of clock and reset signals. 59
14217 0
14218 0 554 39 fusa_disable_bbox_fault_missing_warning 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 66 Disable printing a warning when fault is not found within the net. 59
14219 0
14220 0 555 14 fta_auto_scale 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 31 Enable auto scale flow for FTA. 59
14221 0
14222 0 556 14 fca_auto_scale 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 31 Enable auto scale flow for FCA. 59
14223 0
14224 0 557 22 seq_compute_debug_auto 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 50 Compute the Rootcause path of falsified properties 59
14225 0
14226 0 558 22 seq_use_abs_safe_depth 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 80 Use abstraction reported safe depth as start depth in iterative abstraction flow 59
14227 0
14228 0 559 23 fv_property_check_clock 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 121 Enable/disable a check that will warn if the clock of clocked properties is dependent on a non-clock input or free signal 59
14229 0
14230 0 560 25 fml_cov_tgl_unconn_as_unr 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 59 Used to classify unconnected toggle signals as uncoverable. 59
14231 0
14232 0 561 12 fta_fcore_na 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 55 Force formal core qualification on non_activated fauts. 59
14233 0
14234 0 562 25 fvlp_disable_xmr_creation 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 44 Disable the xmr creation for pst assign net. 59
14235 0
14236 0 563 19 fv_auto_sva_compile 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 57 Automatically add the -sva option to read_file/elaborate. 59
14237 0
14238 0 564 26 fml_bug_hunting_visualizer 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 39 Enables bug-hunting visualizer for FPV. 59
14239 0
14240 0 565 12 seq_rca_path 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 67 Compute the debug information of falsified properties automatically 59
14241 0
14242 0 566 19 seq_use_dev_engines 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 32 Enable engines under development 59
14243 0
14244 0 567 22 seq_force_e1_incrmode2 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 36 Force increment mode 2 for e1 engine 59
14245 0
14246 0 568 17 fv_enable_vcf_nxg 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 33 Enable command consistency mode.
 59
14247 0
14248 0 569 18 fca_save_user_test 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 42 Saves User test name in coverage database. 59
14249 0
14250 0 570 22 fusa_enable_primitives 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 59 Enables handling of primitive names in SFF/FDB in VCF-FuSa. 59
14251 0
14252 0 571 14 flp_pst_in_pnm 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 35 Dump power state tables in the PNM. 59
14253 0
14254 0 572 21 fca_auto_scale_export 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 76 Enables exporting of auto scale results of FCA from children to parent task. 59
14255 0
14256 0 573 14 fta_nxg_waiver 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 47 Enables next generation waiver support for FTA. 152 0 59
14257 1
14258 1 0 17 fml_cov_gen_trace 0 0 0 0 0 0 -1 -1 7 default 7 default 14 default on off -1 -1 412 Configures automatic trace generation for covered coverage goals when check_fv is run in FCA App (COV appmode) where a large number of targets can exist. In most FCA App flows like unreachability analysis, the "default" setting disables trace generation for performance considerations. Use the "on" and "off" settings explicitly to enable or disable trace generation for every covered coverage goal respectively. 59
14259 1
14260 1 1 26 fml_cov_llk_abstract_depth 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
14261 1
14262 1 2 25 fml_cov_llk_abstract_size 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
14263 1
14264 1 3 26 fml_cov_llk_base_abs_depth 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
14265 1
14266 1 4 25 fml_cov_llk_base_abs_size 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
14267 1
14268 1 5 22 fml_cov_llk_max_groups 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
14269 1
14270 1 6 21 fml_cov_llk_max_seeds 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
14271 1
14272 1 7 22 fml_cov_llk_max_states 1 0 0 0 0 0 -1 -1 2 20 2 20 0  -1 -1 49 Set maximum number of states in a livelock group. 59
14273 1
14274 1 8 22 fml_cov_llk_max_traces 1 0 0 0 0 0 -1 -1 1 1 1 1 0  -1 -1 51 Set maximum number of traces for livelock/deadlock. 59
14275 1
14276 1 9 24 fml_cov_llk_trace_enable 1 0 0 0 0 0 -1 -1 9 unlimited 9 unlimited 29 off low medium high unlimited -1 -1 33 Enables livelock/deadlock traces. 59
14277 1
14278 1 10 22 fml_cov_llk_trace_mode 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 29 Livelock/deadlock trace mode. 59
14279 1
14280 1 11 24 fml_cov_llk_reorder_mode 1 0 0 0 0 0 -1 -1 1 1 1 1 0  -1 -1 34 Livelock/deadlock reordering mode. 59
14281 1
14282 1 12 16 fml_cov_llk_mode 1 0 0 0 0 0 -1 -1 8 combined 8 combined 26 bug_hunting proof combined -1 -1 23 Livelock/deadlock mode. 59
14283 1
14284 1 13 14 fml_dump_aiger 1 0 0 0 0 0 -1 -1 4 null 4 null 0  -1 -1 0  59
14285 1
14286 1 14 19 fml_formal_strategy 1 0 0 0 0 0 -1 -1 8 balanced 8 balanced 33 balanced proof_mode bounded_proof -1 -1 0  59
14287 1
14288 1 15 15 fml_bh_save_dir 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
14289 1
14290 1 16 22 fml_cdpl_ipv6_override 1 1 0 0 0 0 -1 -1 7 default 7 default 17 default ipv4 ipv6 -1 -1 120 Controls CDPL usage of IPv4 vs IPv6.
Default use is set according to the vc_static_shell "-use_ipv6" commandline option. 59
14291 1
14292 1 17 13 fml_grid_type 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
14293 1
14294 1 18 16 fml_grid_control 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
14295 1
14296 1 19 12 fml_grid_dir 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
14297 1
14298 1 20 20 fml_grid_config_file 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
14299 1
14300 1 21 25 fml_grid_prefetch_timeout 0 0 0 0 0 0 -1 -1 2 1H 2 1H 0  -1 -1 107 Timeout for the number of workers to prefetch. Units in seconds(S), minutes(M) or hours(H) (e.g. 37M, 12H). 59
14301 1
14302 1 22 20 fml_backup_grid_type 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
14303 1
14304 1 23 23 fml_backup_grid_control 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
14305 1
14306 1 24 19 fml_backup_grid_dir 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
14307 1
14308 1 25 27 fml_backup_grid_config_file 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
14309 1
14310 1 26 23 fml_navigator_grid_type 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
14311 1
14312 1 27 26 fml_navigator_grid_control 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
14313 1
14314 1 28 22 fml_navigator_grid_dir 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
14315 1
14316 1 29 30 fml_navigator_grid_config_file 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
14317 1
14318 1 30 16 fml_cloud_config 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 36 Path to the cloud configuration file 59
14319 1
14320 1 31 19 fml_cur_worker_stat 1 0 0 0 0 0 -1 -1 2 NA 2 NA 0  -1 -1 0  59
14321 1
14322 1 32 11 fml_max_mem 0 0 0 0 0 0 -1 -1 3 8GB 3 8GB 0  -1 -1 109 Limit formal engines to approximately the specified virtual memory usage.
Units are GB or MB (12GB, 12000MB). 59
14323 1
14324 1 33 14 fml_bg_max_mem 1 0 0 0 0 0 -1 -1 3 8GB 3 8GB 0  -1 -1 128 Limit formal engines to approximately the specified virtual memory usage in the backup grid.
Units are GB or MB (12GB, 12000MB). 59
14325 1
14326 1 34 12 fml_max_time 0 0 0 0 0 0 -1 -1 3 12H 3 12H 0  -1 -1 129 Limit check_fv call to specified time. Negative time means no limit.
Units in seconds(S), minutes(M) or hours(H) (e.g. 37M, 12H). 59
14327 1
14328 1 35 23 fml_property_time_limit 0 0 0 0 0 0 -1 -1 2 -1 2 -1 0  -1 -1 142 Limit check_fv call per property to specified time. Negative time means no limit.
Units in seconds(S), minutes(M) or hours(H) (e.g. 37M, 12H). 59
14329 1
14330 1 36 17 debug_cc_max_time 0 0 0 0 0 0 -1 -1 2 1M 2 1M 0  -1 -1 129 Limit debug_cc call to specified time. Negative time means no limit.
Units in seconds(S), minutes(M) or hours(H) (e.g. 37M, 12H). 59
14331 1
14332 1 37 23 fml_progress_time_limit 0 0 0 0 0 0 -1 -1 3 -1H 3 -1H 0  -1 -1 142 Limit check_fv call to specified unproductive time. Negative time means no limit.
Units in seconds(S), minutes(M) or hours(H) (e.g. 37M, 12H). 59
14333 1
14334 1 38 14 fml_coi_method 0 0 0 0 0 0 -1 -1 20 scheduled_properties 20 scheduled_properties 35 scheduled_properties all_properties -1 -1 50 Limit check_fv to run all or scheduled properties. 59
14335 1
14336 1 39 14 fml_orc_tactic 0 0 0 0 0 0 -1 -1 10 prop_check 10 prop_check 0  -1 -1 62 The check_fv call will use the specified orchestration tactic. 59
14337 1
14338 1 40 15 fml_effort_data 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 62 The check_fv call will use the specified orchestration tactic. 59
14339 1
14340 1 41 22 fml_dynamic_orc_tactic 1 0 0 0 0 0 -1 -1 7 default 7 default 0  -1 -1 51 Variable to control dynamic orchestration features. 59
14341 1
14342 1 42 27 fml_navigator_display_msgid 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 85 Display the specified message id while in the Navigator as a pop-up when encountered. 59
14343 1
14344 1 43 26 fml_navigator_ignore_msgid 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 84 Ignore the specified message id while in a Navigator task (does not show in pop-up). 59
14345 1
14346 1 44 20 fml_quiet_trace_mode 1 0 0 0 0 0 -1 -1 7 default 7 default 0  -1 -1 55 Which quiet-trace algorithm to use.  default or unroll. 59
14347 1
14348 1 45 25 fml_prop_result_verbosity 0 1 0 0 0 0 -1 -1 7 changed 7 changed 22 none converged changed -1 -1 97 Verbosity for check_fv PROP_I_RESULT messages: None, property convergences, or all status changes 59
14349 1
14350 1 46 9 seq_map_x 1 0 0 0 0 0 -1 -1 4 none 4 none 28 none zero one bestmatch safe -1 -1 38 Internal Var to track is map X enabled 59
14351 1
14352 1 47 14 seq_map_x_curr 1 0 0 0 0 0 -1 -1 4 none 4 none 28 none zero one bestmatch safe -1 -1 38 Internal Var to track is map X enabled 59
14353 1
14354 1 48 9 seq_map_u 1 0 0 0 0 0 -1 -1 4 none 4 none 28 none zero one bestmatch safe -1 -1 45 Internal Var to track is map undriven enabled 59
14355 1
14356 1 49 14 seq_map_u_curr 1 0 0 0 0 0 -1 -1 4 none 4 none 28 none zero one bestmatch safe -1 -1 45 Internal Var to track is map undriven enabled 59
14357 1
14358 1 50 28 seq_custom_solve_script_file 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 48 Provides a file name with custom recipe for SEQ. 59
14359 1
14360 1 51 16 seq_flow_version 1 0 0 0 0 0 -1 -1 2 v3 2 v3 11 v1 v2 v3 v4 -1 -1 46 Controls the version of the SEQ orchestration. 59
14361 1
14362 1 52 16 seq_grid_options 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 30 Provides grid options for SEQ. 59
14363 1
14364 1 53 18 seq_grid_copy_logs 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 22 Copy logs from workers 59
14365 1
14366 1 54 15 seq_sim_options 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 45 Provides options to simulation in SEQ recipe. 59
14367 1
14368 1 55 18 seq_solver_options 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 42 Provides options to solvers in SEQ recipe. 59
14369 1
14370 1 56 25 seq_decompose_save_prefix 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
14371 1
14372 1 57 23 seq_decompose_save_path 1 0 0 0 0 0 -1 -1 1 . 1 . 0  -1 -1 0  59
14373 1
14374 1 58 12 seq_prop_app 1 0 0 0 0 0 -1 -1 2 fv 2 fv 6 fv seq -1 -1 0  59
14375 1
14376 1 59 13 seq_flow_type 1 0 0 0 0 0 -1 -1 5 split 5 split 18 normal split phase -1 -1 0  59
14377 1
14378 1 60 15 seq_prev_recipe 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
14379 1
14380 1 61 17 dashboard_project 1 1 0 0 0 0 -1 -1 10 defaultPrj 10 defaultPrj 0  -1 -1 37 The project name for Formal Dashboard 59
14381 1
14382 1 62 15 dashboard_block 1 1 0 0 0 0 -1 -1 10 defaultBlk 10 defaultBlk 0  -1 -1 35 The block name for Formal Dashboard 59
14383 1
14384 1 63 16 dashboard_design 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 36 The design name for Formal Dashboard 59
14385 1
14386 1 64 16 fsv_flow_version 1 0 0 0 0 0 -1 -1 2 v3 2 v3 8 v1 v2 v3 -1 -1 46 Controls the version of the FSV orchestration. 59
14387 1
14388 1 65 16 fxp_flow_version 1 0 0 0 0 0 -1 -1 2 v3 2 v3 8 v1 v2 v3 -1 -1 46 Controls the version of the FXP orchestration. 59
14389 1
14390 1 66 17 fusa_flow_version 1 0 0 0 0 0 -1 -1 2 v3 2 v3 8 v1 v2 v3 -1 -1 47 Controls the version of the FuSa orchestration. 59
14391 1
14392 1 67 13 fusa_run_mode 0 0 0 0 0 0 -1 -1 10 structural 10 structural 33 structural control observe detect -1 -1 34 Determines the FuSa checking mode. 59
14393 1
14394 1 68 21 fusa_structural_point 1 0 0 0 0 0 -1 -1 7 observe 7 observe 25 observe detect structural -1 -1 40 Controls the way Fusa Structural is run. 59
14395 1
14396 1 69 10 fml_effort 0 0 0 0 0 0 -1 -1 7 default 7 default 60 default easy high bounded bug_hunting no_decompose_expensive -1 -1 44 Specifies formal orchestration effort level. 59
14397 1
14398 1 70 12 fml_orc_eval 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 41 Debug command for FV backend to evaluate. 59
14399 1
14400 1 71 27 fml_export_eprediction_data 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 39 Location to save profiling information. 59
14401 1
14402 1 72 23 fml_cc_structural_check 0 0 0 0 0 0 -1 -1 4 path 4 path 14 path none full -1 -1 285 Control the structural check in connectivity checks.
   none - switch off the structural traversal.
   full - structural traversal for enable-destination path as well as the source-destination path.
   path - this is default. It will check for the source-destination path connectivity. 59
14403 1
14404 1 73 19 fml_cc_check_prefix 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 66 Control the check name in connectivity checks by adding a prefix.
 59
14405 1
14406 1 74 14 fml_old_server 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 50 the name of yoda server for caching and dashboard. 59
14407 1
14408 1 75 21 fml_caching_s3_bucket 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 46 Configure the S3 bucket to be used for caching 59
14409 1
14410 1 76 21 fml_caching_extra_key 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 35 the extra key for database storage. 59
14411 1
14412 1 77 22 fml_caching_local_save 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 25 directory for local save. 59
14413 1
14414 1 78 23 fml_caching_local_reuse 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 26 directory for local reuse. 59
14415 1
14416 1 79 20 fml_effort_switch_to 1 0 0 0 0 0 -1 -1 0  0  25 bughunting high discovery -1 -1 58 To which effort level to switch from current effort level. 59
14417 1
14418 1 80 26 fml_lp_constraint_strategy 1 0 0 0 0 0 -1 -1 7 disable 7 disable 14 enable disable -1 -1 72 LP constraints will try to neutralize the isolation and retention cells. 59
14419 1
14420 1 81 24 fml_hier_instance_prefix 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 38 instance path name w.r.t. root module. 59
14421 1
14422 1 82 29 fml_impl_hier_instance_prefix 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 45 instance path name w.r.t. root module (impl). 59
14423 1
14424 1 83 23 seq_map_array_delimiter 1 0 0 0 0 0 -1 -1 3 []_ 3 []_ 0  -1 -1 15 array delimiter 59
14425 1
14426 1 84 23 seq_map_file_auto_regex 1 0 0 0 0 0 -1 -1 25 \[([a-zA-Z]+[^][]*)\] .\1 25 \[([a-zA-Z]+[^][]*)\] .\1 0  -1 -1 40 automatic renaming rule for mapping file 59
14427 1
14428 1 85 22 fml_max_time_per_fault 0 0 0 0 0 0 -1 -1 3 12H 3 12H 0  -1 -1 164 Limit time of exploration of each fault in high effort to specified time. Negative time means no limit.
Units in seconds(S), minutes(M) or hours(H) (e.g. 37M, 12H). 59
14429 1
14430 1 86 20 fml_fta_flow_version 1 0 0 0 0 0 -1 -1 2 v3 2 v3 0  -1 -1 32 FTA flow version - v1, v2 and v3 59
14431 1
14432 1 87 17 fml_fta_run_state 1 0 0 0 0 0 -1 -1 3 all 3 all 13 lw all LW ALL -1 -1 36 Controls the states to be run in FTA 59
14433 1
14434 1 88 26 fml_fta_lightweight_recipe 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 31 Lightweight recipe for FTA flow 59
14435 1
14436 1 89 24 fml_trace_explore_glopts 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 50 Internal. Pass options for Galil in trace explore. 59
14437 1
14438 1 90 30 fml_cov_exclude_unr_from_score 1 0 0 0 0 0 -1 -1 7 default 7 default 0  -1 -1 58 Excludes unreachable coverage goals from score computation 59
14439 1
14440 1 91 31 fml_cov_score_computation_scope 1 0 0 0 0 0 -1 -1 7 default 7 default 0  -1 -1 41 Sets scope for coverage score computation 59
14441 1
14442 1 92 34 fml_fta_enable_const_prop_activate 1 0 0 0 0 0 -1 -1 7 default 7 default 0  -1 -1 76 Enables constant propagation during structural analysis for fault activation 59
14443 1
14444 1 93 16 fpv_flow_version 1 0 0 0 0 0 -1 -1 2 v6 2 v6 17 v1 v2 v3 v4 v5 v6 -1 -1 46 Controls the version of the FPV orchestration. 59
14445 1
14446 1 94 19 fpv_bh_flow_version 1 0 0 0 0 0 -1 -1 2 v2 2 v2 5 v1 v2 -1 -1 58 Controls the version of the FPV bug-hunting orchestration. 59
14447 1
14448 1 95 12 fml_orc_mode 1 0 0 0 0 0 -1 -1 7 default 7 default 18 aggressive default -1 -1 47 Controls the strategy of the FPV orchestration. 59
14449 1
14450 1 96 16 frv_flow_version 1 0 0 0 0 0 -1 -1 2 v3 2 v3 11 v2 v3 v4 v5 -1 -1 46 Controls the version of the FRV orchestration. 59
14451 1
14452 1 97 15 cc_flow_version 1 0 0 0 0 0 -1 -1 2 v3 2 v3 8 v2 v3 v4 -1 -1 45 Controls the version of the CC orchestration. 59
14453 1
14454 1 98 16 fca_flow_version 1 0 0 0 0 0 -1 -1 2 v3 2 v3 8 v1 v2 v3 -1 -1 46 Controls the version of the FCA orchestration. 59
14455 1
14456 1 99 21 fusa_fca_flow_version 1 0 0 0 0 0 -1 -1 2 v3 2 v3 8 v1 v2 v3 -1 -1 76 Controls the version of FCA orchestration used in FUSA controllability flow. 59
14457 1
14458 1 100 24 formal_core_flow_version 1 0 0 0 0 0 -1 -1 2 v2 2 v2 8 v1 v2 v3 -1 -1 54 Controls the version of the formal core orchestration. 59
14459 1
14460 1 101 23 fml_lpf_power_signalset 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 61 <Power Domain Name>,<Power Down Signal> colon separated list. 59
14461 1
14462 1 102 21 fml_cov_alt_hier_file 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 148 Supplies tool with an alternate path for the hier_file to be procesed when fml_cov_override_db_opt is false and simulation hier file is inaccesible. 59
14463 1
14464 1 103 16 fml_license_mode 0 1 0 0 0 0 -1 -1 9 fml_elite 6 fml_fv 35 fml_fv fml_ultra fml_base fml_elite -1 -1 20 Formal license mode. 59
14465 1
14466 1 104 27 fml_incr_bind_simon_options 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 95 Allow passing a simon option file during incremental bind in add_sva_property and bind_checker. 59
14467 1
14468 1 105 15 seq_latch_scope 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 42 Seq latch scope for latch instrumentation. 59
14469 1
14470 1 106 28 fml_property_extension_clock 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 159 Clock override to be used for property extension (default is property clock). This must be a user specified clock signal created with the create_clock command. 59
14471 1
14472 1 107 23 fml_lp_query_prefix_top 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 80 String to be prefixed before the top in the output of lp related query commands. 59
14473 1
14474 1 108 24 fml_lp_query_replace_top 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 65 String to replace top in the output of lp related query commands. 59
14475 1
14476 1 109 14 fml_enable_abs 0 0 0 0 0 0 -1 -1 7 default 7 default 0  -1 -1 30 Enables automatic abstraction. 59
14477 1
14478 1 110 33 fml_delay_property_checking_clock 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 113 Clock to be used with fml_delay_property_checking. If unspecified, the formal reference clock is used by default. 59
14479 1
14480 1 111 25 fml_cond_proven_status_on 0 0 0 0 0 0 -1 -1 3 off 3 off 19 off vacuity witness -1 -1 240 Enables 'conditionally proven' property status.
'off' - disabled
'vacuity' - 'non_vacuous' vacuity status is required for 'proven' overall property status
'witness' - 'covered' witness status is required for 'proven' overall property status 59
14481 1
14482 1 112 28 fml_cc_proven_vacuity_status 0 0 0 0 0 0 -1 -1 12 inconclusive 12 inconclusive 38 inconclusive nonvacuous condnonvacuous -1 -1 67 Allows user to configure proven vacuity status on abstracted model. 59
14483 1
14484 1 113 27 fml_parent_signoff_fpv_task 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 64 Sets the parent FPV task from where compute_signoff was invoked. 59
14485 1
14486 1 114 22 fusa_no_progress_limit 0 0 0 0 0 0 -1 -1 2 -1 2 -1 0  -1 -1 155 Skip fault if there is no progress for the specified time limit. Negative time means no limit.
Units in seconds(S), minutes(M) or hours(H) (e.g. 37M, 12H). 59
14487 1
14488 1 115 21 seq_no_progress_limit 0 0 0 0 0 0 -1 -1 2 -1 2 -1 0  -1 -1 155 Skip proof if there is no progress for the specified time limit. Negative time means no limit.
Units in seconds(S), minutes(M) or hours(H) (e.g. 37M, 12H). 59
14489 1
14490 1 116 24 fusa_default_post_recipe 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 55 A post sub-recipe to try after original default recipe. 59
14491 1
14492 1 117 20 seq_use_bit_rewrites 1 0 0 0 0 0 -1 -1 4 none 4 none 25 none def med heavy expert -1 -1 34 Type of bit rewrites to use in SEQ 59
14493 1
14494 1 118 20 seq_ubh_bit_rewrites 1 0 0 0 0 0 -1 -1 4 none 4 none 25 none def med heavy expert -1 -1 38 Type of rewrites to use for UBH in SEQ 59
14495 1
14496 1 119 15 seq_base_solver 1 0 0 0 0 0 -1 -1 4 orig 4 orig 45 orig heavy bughunter okm_7 okm_7u expert ext2 -1 -1 25 Base solver to use in SEQ 59
14497 1
14498 1 120 19 seq_ubh_base_solver 1 0 0 0 0 0 -1 -1 5 heavy 5 heavy 45 orig heavy bughunter okm_7 okm_7u expert ext2 -1 -1 33 Base solver to use for UBH in SEQ 59
14499 1
14500 1 121 12 seq_ubh_mode 1 0 0 0 0 0 -1 -1 4 high 4 high 20 none low high oracle -1 -1 38 Upfront bug hunting mode to use in SEQ 59
14501 1
14502 1 122 15 seq_ubh_timeout 1 0 0 0 0 0 -1 -1 2 1H 2 1H 0  -1 -1 100 Time limit for SEQ upfront bug hunting.
Units in seconds(S), minutes(M) or hours(H) (e.g. 37M, 12H). 59
14503 1
14504 1 123 22 seq_ubh_approx_timeout 1 0 0 0 0 0 -1 -1 3 17M 3 17M 0  -1 -1 117 Approx Time limit per cycle for SEQ upfront bug hunting.
Units in seconds(S), minutes(M) or hours(H) (e.g. 37M, 12H). 59
14505 1
14506 1 124 14 seq_bh_options 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 42 Options for bug hunting engines in SEQ App 59
14507 1
14508 1 125 17 seq_cg_ref_prefix 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 41 Set the reference prefix for clock gating 59
14509 1
14510 1 126 15 seq_bh_hit_type 1 0 0 0 0 0 -1 -1 7 longest 7 longest 14 longest random -1 -1 41 Bughunting counter example trace hit type 59
14511 1
14512 1 127 22 fml_fta_alt_config_dir 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 107 Specify alternate directory path from where to pick up certitude_config.cer, certitude_hdl_files.cer files. 59
14513 1
14514 1 128 12 fusa_fcc_opt 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 76 Specify options to be passed with Fault Campaign Compiler for SFF based flow 59
14515 1
14516 1 129 29 fml_cov_signoff_analysis_type 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 115 Sets the current analysis type so that the appropriate anotations can be saved in the respective coverage database. 59
14517 1
14518 1 130 18 fml_lw_coi_oc_time 1 0 0 0 0 0 -1 -1 2 5M 2 5M 0  -1 -1 153 Limit deadcode analysis during COI analysis to specified time. Negative time means no limit.
Units in seconds(S), minutes(M) or hours(H) (e.g. 37M, 12H). 59
14519 1
14520 1 131 26 fml_cov_auto_scaling_level 1 0 0 0 0 0 -1 -1 7 default 7 default 0  -1 -1 80 Enables automatic scaling up of COV app. Supported levels are low, default, high 59
14521 1
14522 1 132 19 fta_max_proven_time 1 0 0 0 0 0 -1 -1 3 12H 3 12H 0  -1 -1 119 Limit time of exploration of proven FPV properties in FTA.
Units in seconds(S), minutes(M) or hours(H) (e.g. 37M, 12H). 59
14523 1
14524 1 133 20 fta_max_inconcl_time 1 0 0 0 0 0 -1 -1 3 24H 3 24H 0  -1 -1 125 Limit time of exploration of inconclusive FPV properties in FTA.
Units in seconds(S), minutes(M) or hours(H) (e.g. 37M, 12H). 59
14525 1
14526 1 134 16 fta_seq_dbg_inst 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 80 Instance(s) to be used for generating checkers for doing observability analysis. 59
14527 1
14528 1 135 24 fusa_engine_timeout_list 1 0 0 0 0 0 -1 -1 12 300 900 1800 12 300 900 1800 0  -1 -1 66 Specify the timeout list for the FuSa engines in the flow mode v3. 59
14529 1
14530 1 136 14 fv_waivers_dir 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 34 Keeping backup of all waiver files 59
14531 1
14532 1 137 22 fvorc_s6_time_per_call 1 0 0 0 0 0 -1 -1 4 120S 4 120S 0  -1 -1 131 Limit userorc s6 call to specified time. Negative time means no limit.
Units in seconds(S), minutes(M) or hours(H) (e.g. 37M, 12H). 59
14533 1
14534 1 138 24 fvorc_s6_length_per_call 1 0 0 0 0 0 -1 -1 2 10 2 10 0  -1 -1 55 Call userorc s6 on traces greater than specified length 59
14535 1
14536 1 139 18 fvorc_effort_order 1 0 0 0 0 0 -1 -1 3 seq 3 seq 0  -1 -1 54 Order of execution of userorc and the specified effort 59
14537 1
14538 1 140 26 fvorc_include_effort_level 1 0 0 0 0 0 -1 -1 5 false 5 false 0  -1 -1 35 Include effort level to the userorc 59
14539 1
14540 1 141 26 fml_enable_auto_concurrent 0 1 0 0 0 0 -1 -1 0  0  0  -1 -1 393 If turned on, automatically convert immediate properties of the usage specified to concurrent properties based on the reference clock.
Options are 'default', 'all' or a space-separated list of 'assert', 'assume', and/or 'cover' such as 'assume cover'. 'default' is 'assert cover'.
Applied globally when the formal model is built.
See 'fvedit -concurrent' and 'fvedit -immediate_to_concurrent'. 59
14541 1
14542 1 142 18 fusa_save_fdb_incr 1 1 0 0 0 0 -1 -1 2 1H 2 1H 0  -1 -1 145 Saves results incrementally in FDB when Formal analysis is ongoing.
Units in minutes(M) or hours(H) (e.g. 10M, 12H). Minimum value should be 10M. 59
14543 1
14544 1 143 18 fca_incr_excl_time 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 81 Controls the timestamp to call save exclusion functionality in incremental mode.  59
14545 1
14546 1 144 15 fml_signoff_dir 1 0 0 0 0 0 -1 -1 14 vcf_signoff_db 14 vcf_signoff_db 0  -1 -1 59 Stores the value of the signoff_db option to signoff_check. 59
14547 1
14548 1 145 20 fta_auto_scale_level 1 0 0 0 0 0 -1 -1 7 default 7 default 12 default high -1 -1 38 Specifies FTA auto_scale effort level. 59
14549 1
14550 1 146 20 fca_on_the_fly_model 1 0 0 0 0 0 -1 -1 2 v1 2 v1 0  -1 -1 37 FCA on the fly model version - v1, v2 59
14551 1
14552 1 147 20 fta_fault_effort_low 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 47 FTA fault set to be instrumented in low effort. 59
14553 1
14554 1 148 20 fta_fault_effort_med 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 50 FTA fault set to be instrumented in medium effort. 59
14555 1
14556 1 149 21 fta_fault_effort_high 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 48 FTA fault set to be instrumented in high effort. 59
14557 1
14558 1 150 17 fv_debug_save_dir 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 38 directory to save orc_perf_debug data. 59
14559 1
14560 1 151 18 seq_e6_base_solver 1 0 0 0 0 0 -1 -1 5 heavy 5 heavy 45 orig heavy bughunter okm_7 okm_7u expert ext2 -1 -1 25 Base solver for e6 engine 187 0 59
14561 2
14562 2 0 24 fml_conflict_check_depth 0 0 0 0 0 0 2 2 0  0  0  -1 -1 53 Check for conflicting constraints upto a given depth. 59
14563 2
14564 2 1 30 fml_cc_separate_inout_handling 1 0 0 0 0 0 2 2 0  0  0  0 2 181 0 - old flow with 1 CC graph for all src/dest signals1 - separate CC graphs for each inout src/dest signal + 1 for others2 - 1 CC graph for all inout src/dest signals + 1 for others 59
14565 2
14566 2 2 29 fml_cc_snip_source_and_enable 1 0 0 0 0 0 1 1 0  0  0  0 2 106 0 - old flow with NO snipping1 - Snip source for each property2 - Snip source and enable for each property 59
14567 2
14568 2 3 27 fml_multi_path_flow_version 1 0 0 0 0 0 0 0 0  0  0  0 1 53 0 - old flow using nldm1 - New flow using boost graph 59
14569 2
14570 2 4 28 fml_skip_lower_depth_msg_ext 1 0 0 0 0 0 3 3 0  0  0  0 3 183 When 1, do not send BMC_DEPTH messages to tw client if any higher depth message already sent. When 2, combine proven, falsified and solvetime messages at the end. When 3, both enabled 59
14571 2
14572 2 5 32 fml_progress_db_reduce_msg_level 1 0 0 0 0 0 0 0 0  0  0  0 15 531 Control which messages to store in progress reporting DB. It is treated as a bit-vector.  Value 0 (all bits 0) - allow all messages Bit 1 set - disallow all messages.  Bit 2 set - disallow job related messages. report_fml_jobs will not work Bit 3 set - disallow engine related messages. report_fml_engines will not work. Successful engine will not be tracked in propDB/GUI. Depth vs time graphs wont be available. Bit 4 set - disallow host related messages. report_fml_hosts will not work. Grid worker graphs will not be available. 59
14573 2
14574 2 6 23 fml_deadend_check_depth 0 0 0 0 0 0 50 50 0  0  0  -1 -1 86 Control the max depth for a deadend, that is, do not report deadends of longer length. 59
14575 2
14576 2 7 24 fml_jobs_alert_threshold 0 0 0 0 0 0 30 30 0  0  0  0 100 52 Threshold to control printing of job alert messages. 59
14577 2
14578 2 8 28 fml_jobs_alert_init_num_jobs 1 0 0 0 0 0 8 8 0  0  0  1 2147483647 73 Number of completed jobs at which we start checking for alert situations. 59
14579 2
14580 2 9 19 fml_cc_autobbox_log 0 0 0 0 0 0 0 0 0  0  0  0 3 388 Auto Black Box logging level0 - No Debug Logs1 - Module level log. cc_modules.txt and cc_bbox_modules.txt are dumped2 - Module and instance level log. cc_modules.txt, cc_bbox_modules.txt,cc_instances.txt and cc_bbox_instancees.txt are dumped3 - Module, instance and signal level log. cc_modules.txt, cc_bbox_modules.txt,cc_instances.txt, cc_bbox_instances.txt and cc_signal.txt are dumped 59
14581 2
14582 2 10 28 fml_cc_extraction_batch_size 1 0 0 0 0 0 0 0 0  0  0  0 2147483647 346 Break sources and destinations in groups to extract connections incrementallyControl the number of source destination pairs to run at once0 - Run all connection extractions at once'n' - Split connection extraction in groups of n source X total destination pairs in case of collections or instances and n 1 X 1 source destination pairs for signals 59
14583 2
14584 2 11 19 fml_bughunting_mode 1 0 0 0 0 0 0 0 0  0  0  0 10 60 The handle to control different modes of bug hunting effort. 59
14585 2
14586 2 12 19 fml_bh_display_path 1 0 0 0 0 0 0 0 0  0  0  0 1 35 Display path in bug hunting reports 59
14587 2
14588 2 13 20 fml_bh_display_phase 1 0 0 0 0 0 20 20 0  0  0  -1 2147483647 74 Display selected hits whose phase is greater than equal to specified phase 59
14589 2
14590 2 14 11 fml_he_mode 1 0 0 0 0 0 0 0 0  0  0  0 100 53 The handle to control different modes of high effort. 59
14591 2
14592 2 15 21 worker_script_version 1 0 0 0 0 0 0 0 0  0  0  0 2 39 Version of script that invokes workers. 59
14593 2
14594 2 16 12 gridmem_mode 1 0 0 0 0 0 1 1 0  0  0  0 100 63 Control orchestration of multiple grids with increasing memory. 59
14595 2
14596 2 17 12 fml_vwr_mode 1 0 0 0 0 0 -1 -1 0  0  0  -1 31 76 The handle to specify which vacuity and witness inference rules are enabled. 59
14597 2
14598 2 18 17 fml_learn_verbose 1 0 0 0 0 0 0 0 0  0  0  0 10 65 Controls the verbocity of messages during check_fv in learn mode. 59
14599 2
14600 2 19 23 fml_caching_inv_handler 1 0 0 0 0 0 1 1 0  0  0  0 1 78 Different modes of invariant handling in RMA. Possible values 0, 1. Default 0. 59
14601 2
14602 2 20 19 fml_upfront_timeout 1 0 0 0 0 0 1 1 0  0  0  -1 10000 57 The timeout to use to wait for workers when a run starts. 59
14603 2
14604 2 21 12 fml_apt_mode 1 0 0 0 0 0 0 0 0  0  0  0 2147483647 61 Set apt mode to select backend heuristic (0-2^31). Default 0. 59
14605 2
14606 2 22 12 fml_oct_mode 1 0 0 0 0 0 1977 1977 0  0  0  0 2047 84 Set oct mode to select backend heuristic with octopus solver (0-2047). Default 1977. 59
14607 2
14608 2 23 13 fml_oct_point 1 0 0 0 0 0 9 9 0  0  0  1 30 64 Set oct point to select the range of oct-mode (1-30). Default 9. 59
14609 2
14610 2 24 20 fml_worker_threshold 1 0 0 0 0 0 1 1 0  0  0  -1 10000 64 Minimum number of workers to activate many-worker orchestration. 59
14611 2
14612 2 25 27 fml_worker_cpuload_warn_pct 0 0 0 0 0 0 120 120 0  0  0  0 1000 103 Generate a warning if load per core percentage on any worker hosts exceed the given value. Default: 120 59
14613 2
14614 2 26 26 fml_worker_memory_warn_pct 0 0 0 0 0 0 98 98 0  0  0  0 1000 100 Generate a warning if used memory percentage on any worker hosts exceed the given value. Default: 98 59
14615 2
14616 2 27 24 fml_num_worker_rand_seed 1 0 0 0 0 0 0 0 0  0  0  -1 -1 68 The number of workers to use random seed in bug hunting effort mode. 59
14617 2
14618 2 28 27 fml_deadend_check_maxcycles 0 0 0 0 0 0 500 500 0  0  0  -1 -1 67 Control the total number of cycles for which deadend engine is run. 59
14619 2
14620 2 29 30 fml_deadend_check_max_deadends 0 0 0 0 0 0 20 20 0  0  0  -1 -1 37 Max number of deadends to search for. 59
14621 2
14622 2 30 29 fml_formal_core_verbose_level 0 0 0 0 0 0 1 1 0  0  0  0 2 45 Print messages as formal core gets generated. 59
14623 2
14624 2 31 21 fml_icm_explore_depth 1 0 0 0 0 0 1 1 0  0  0  1 -1 25 Control the depth for ICM 59
14625 2
14626 2 32 13 fml_max_trace 0 0 0 0 0 0 1 1 0  0  0  -1 -1 98 The number of unique counter-examples will be limited to this number for each falsified assertion. 59
14627 2
14628 2 33 11 fml_min_unk 0 0 0 0 0 0 0 0 0  0  0  -1 -1 77 The call check_fv will terminate after this amount of unknowns being reached. 59
14629 2
14630 2 34 19 fml_max_proof_depth 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 40 Set the specified maximum bounded depth. 59
14631 2
14632 2 35 27 fml_tw_delay_exit_countdown 1 0 0 0 0 0 -1 -1 0  0  0  0 2147483647 113 Maximum delay allowed to merge invariant from last proven job before exiting TW backend. (1 countdown == 0.1 sec) 59
14633 2
14634 2 36 23 fml_learn_nfs_wait_time 1 0 0 0 0 0 10 10 0  0  0  -1 -1 50 Set NFS wait time for files related to learn mode. 59
14635 2
14636 2 37 19 fml_invalidate_mode 1 0 0 0 0 0 0 0 0  0  0  0 1 0  59
14637 2
14638 2 38 13 seq_bmc_depth 0 0 0 0 0 0 100 100 0  0  0  2 100000 47 Provides the upper bound for BMC in SEQ recipe. 59
14639 2
14640 2 39 19 seq_root_cause_size 0 0 0 0 0 0 6 6 0  0  0  0 100 50 Provides the max size of the SEQ root cause groups 59
14641 2
14642 2 40 22 seq_timeout_multiplier 1 0 0 0 0 0 1 1 0  0  0  1 -1 63 This value is used to increase the timeout for each engine call 59
14643 2
14644 2 41 18 seq_conflict_limit 1 0 0 0 0 0 150000 150000 0  0  0  -1 -1 54 Provides a deterministic conflict limit for SEQ recipe 59
14645 2
14646 2 42 19 seq_decompose_depth 1 0 0 0 0 0 6 6 0  0  0  0 100000 60 Provides a upper bound BMC for decompose step in SEQ recipe. 59
14647 2
14648 2 43 20 seq_decompose_effort 1 0 0 0 0 0 2 2 0  0  0  2 10 58 Provides an effort level for decompose step in SEQ recipe. 59
14649 2
14650 2 44 18 seq_resource_limit 1 0 0 0 0 0 3600 3600 0  0  0  -1 -1 55 Provides a deterministic resource limit for SEQ recipe. 59
14651 2
14652 2 45 16 seq_sim_maxcycle 1 0 0 0 0 0 300 300 0  0  0  -1 -1 70 Provides an upper bound to number of simulation cycles for SEQ recipe. 59
14653 2
14654 2 46 15 seq_trim_effort 1 0 0 0 0 0 2 2 0  0  0  2 10 40 Provides an effort level for SEQ recipe. 59
14655 2
14656 2 47 30 seq_decompose_refine_threshold 1 0 0 0 0 0 0 0 0  0  0  0 -1 55 Minimum number of splits to induce an eager refinement. 59
14657 2
14658 2 48 16 seq_dynamic_rate 1 0 0 0 0 0 1 1 0  0  0  1 -1 89 The ratio of inconlusive goals to requested workers to control the dynamic orchestration. 59
14659 2
14660 2 49 14 seq_mem_abs_bw 1 0 0 0 0 0 512 512 0  0  0  0 -1 54 Provides the starting bitwidth for memory abstraction. 59
14661 2
14662 2 50 15 seq_mult_abs_bw 1 0 0 0 0 0 8 8 0  0  0  0 -1 58 Provides the starting bitwidth for multiplier abstraction. 59
14663 2
14664 2 51 14 seq_add_abs_bw 1 0 0 0 0 0 8 8 0  0  0  0 -1 53 Provides the starting bitwidth for adder abstraction. 59
14665 2
14666 2 52 14 seq_sub_abs_bw 1 0 0 0 0 0 8 8 0  0  0  0 -1 58 Provides the starting bitwidth for subtractor abstraction. 59
14667 2
14668 2 53 14 seq_div_abs_bw 1 0 0 0 0 0 8 8 0  0  0  0 -1 55 Provides the starting bitwidth for divider abstraction. 59
14669 2
14670 2 54 14 seq_mod_abs_bw 1 0 0 0 0 0 8 8 0  0  0  0 -1 55 Provides the starting bitwidth for modulus abstraction. 59
14671 2
14672 2 55 18 seq_counter_abs_bw 1 0 0 0 0 0 8 8 0  0  0  0 -1 55 Provides the starting bitwidth for counter abstraction. 59
14673 2
14674 2 56 27 seq_decompose_explore_depth 1 0 0 0 0 0 8 8 0  0  0  0 100000 49 The depth to explore during decompose to find CEX 59
14675 2
14676 2 57 24 seq_grid_idle_time_limit 0 0 0 0 0 0 14400 14400 0  0  0  0 -1 50 Provides the idle time limit for each grid worker. 59
14677 2
14678 2 58 28 seq_map_command_config_flags 1 0 0 0 0 0 0 0 0  0  0  0 2147483647 57 Used to mark the changes of SEQ command and configuration 59
14679 2
14680 2 59 24 seq_save_proofs_interval 1 0 0 0 0 0 300 300 0  0  0  0 -1 43 Interval in seconds between two save proofs 59
14681 2
14682 2 60 25 seq_send_monitor_interval 1 0 0 0 0 0 5 5 0  0  0  0 -1 44 Interval in seconds between two host updates 59
14683 2
14684 2 61 24 seq_send_maxmem_interval 1 0 0 0 0 0 120 120 0  0  0  0 -1 50 Interval in seconds between two max memory updates 59
14685 2
14686 2 62 24 seq_decompose_time_limit 1 0 0 0 0 0 0 0 0  0  0  0 -1 44 Approximate time limit for Decompose for SEQ 59
14687 2
14688 2 63 17 seq_verbose_level 0 0 0 0 0 0 2 2 0  0  0  0 2 43 Verbosity level for check_fv in SEQ/FXP app 59
14689 2
14690 2 64 15 seq_debug_level 1 0 0 0 0 0 0 0 0  0  0  0 2 42 Debug level for check_fv in SEQ based Apps 59
14691 2
14692 2 65 17 fsv_verbose_level 0 0 0 0 0 0 2 2 0  0  0  0 2 39 Verbosity level for check_fv in FSV app 59
14693 2
14694 2 66 21 fsv_max_num_casesplit 0 0 0 0 0 0 10 10 0  0  0  0 100 33 Max number of parallel casesplits 59
14695 2
14696 2 67 21 fsv_bbox_conn_version 0 0 0 0 0 0 2 1 0  0  0  1 2 65 Controls the version of the connectivity analysis of fsv_blackbox 59
14697 2
14698 2 68 21 fsv_bbox_impl_version 0 0 0 0 0 0 2 1 0  0  0  1 2 67 Controls the version of the implementation of the secure blackboxes 59
14699 2
14700 2 69 14 fsv_bb_version 1 0 0 0 0 0 1 1 0  0  0  1 2 68 Controls the version of the formal modeling of the secure blackboxes 59
14701 2
14702 2 70 17 fca_incr_excl_pct 1 1 0 0 0 0 0 0 0  0  0  1 100 118 Controls the percentage value for coverage goals completion to call save exclusion functionality in incremental mode.  59
14703 2
14704 2 71 18 fusa_verbose_level 0 0 0 0 0 0 2 2 0  0  0  0 2 40 Verbosity level for check_fv in FuSa app 59
14705 2
14706 2 72 22 fusa_max_num_casesplit 0 0 0 0 0 0 10 10 0  0  0  0 100 33 Max number of parallel casesplits 59
14707 2
14708 2 73 25 fml_exit_percentage_limit 0 0 0 0 0 0 100 100 0  0  0  0 100 66 Terminate check_fv after hitting specified percentage convergence. 59
14709 2
14710 2 74 23 seq_no_progress_timeout 1 0 0 0 0 0 10800 10800 0  0  0  300 -1 115 Automatically refine when there is no progress for the given timeout and less than the specified inconclusive goals 59
14711 2
14712 2 75 25 seq_no_progress_max_goals 1 0 0 0 0 0 0 0 0  0  0  0 -1 115 Automatically refine when there is no progress for the given timeout and less than the specified inconclusive goals 59
14713 2
14714 2 76 21 seq_bughunt_rand_seed 1 0 0 0 0 0 123456 123456 0  0  0  0 -1 28 Random seed for bughunt flow 59
14715 2
14716 2 77 18 seq_minimize_trace 1 0 0 0 0 0 1 1 0  0  0  0 3 58 Minimize CEX traces (none, plain, ternary, ternaryComplex) 59
14717 2
14718 2 78 19 fml_stop_on_failure 0 0 0 0 0 0 0 0 0  0  0  0 -1 62 The number of failures after which check_fv should be stopped. 59
14719 2
14720 2 79 26 fml_cov_fast_active_effort 0 0 0 0 0 0 1 1 0  0  0  1 3 54 Used to specify the active phase effort for FAST mode. 59
14721 2
14722 2 80 23 fml_cov_fast_eot_effort 0 0 0 0 0 0 1 1 0  0  0  1 3 51 Used to specify the EOT phase effort for FAST mode. 59
14723 2
14724 2 81 16 fml_cov_fast_mst 0 0 0 0 0 0 0 0 0  0  0  0 100000 49 Used to pass minimum span of trace for FAST mode. 59
14725 2
14726 2 82 27 fml_max_worker_per_property 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 70 Specify max worker used per property. Use -1 to set unlimited workers. 59
14727 2
14728 2 83 24 fml_worker_stat_interval 1 1 0 0 0 0 3600 3600 0  0  0  0 2147483647 78 Controls the frequency of worker related alerts being printed during check_fv. 59
14729 2
14730 2 84 21 fml_job_stat_interval 1 0 0 0 0 0 300 300 0  0  0  0 2147483647 76 Controls the frequency of showing the statistics of the job that is running. 59
14731 2
14732 2 85 18 fv_debug_save_incr 1 1 0 0 0 0 3600 3600 0  0  0  0 2147483647 64 Controls the frequency of orc_perf_debug alerts during check_fv. 59
14733 2
14734 2 86 24 fml_num_engine_instances 1 0 0 0 0 0 0 0 0  0  0  0 -1 63 Specify number of single goal engine instances active in a run. 59
14735 2
14736 2 87 28 fml_cc_model_reduction_level 1 0 0 0 0 0 1 1 0  0  0  0 1 0  59
14737 2
14738 2 88 25 fml_cc_overabstract_level 1 0 0 0 0 0 4 4 0  0  0  0 4 67 Controls the level of abstraction when fml_cc_overabstract is true. 59
14739 2
14740 2 89 22 fml_cc_bb_struct_check 1 0 0 0 0 0 2 2 0  0  0  0 2 124  0 - Disable bit level structural check.  1 - Enable bit level structural check.  2 - Optimized bit level structural check.  59
14741 2
14742 2 90 23 fml_cc_structural_limit 1 0 0 0 0 0 0 0 0  0  0  -1 2147483647 87 Limit the number of connections extracted during structural phase of generate_cc/gen_cc 59
14743 2
14744 2 91 22 fml_cc_optimized_graph 1 0 0 0 0 0 2 2 0  0  0  0 3 69 Choose which optimized CC Graph Traversal Algorithm will be activated 59
14745 2
14746 2 92 23 fml_cc_max_invalid_path 1 0 0 0 0 0 1000 1000 0  0  0  1 2147483647 82 How many paths containing inout node are allowed to have invalid enable expression 59
14747 2
14748 2 93 17 fml_x_detect_mode 0 0 0 0 0 0 0 0 0  0  0  0 2 109 Specify x-detection mode: 0 for no detection, 1 for all x's excluding inputs, and 2 for all including inputs. 59
14749 2
14750 2 94 17 fml_caching_delta 1 0 0 0 0 0 1800 1800 0  0  0  0 2147483647 37 Runtime delta to update cache server. 59
14751 2
14752 2 95 19 fv_save_rma_db_incr 1 0 0 0 0 0 3600 3600 0  0  0  0 2147483647 31 Runtime delta to save Proof DB. 59
14753 2
14754 2 96 22 fml_caching_save_limit 1 0 0 0 0 0 0 0 0  0  0  0 2147483647 79 Minimum convergence time(in seconds) below which trace files will not be saved. 59
14755 2
14756 2 97 17 fml_rma_auto_type 1 0 0 0 0 0 3 3 0  0  0  0 3 212 Type of RMA auto promotion. 0 (auto-promotion disabled), 1 (disable single-goal unproductive tasks), 2 (disable multi-goal unproductive tasks), 3 (disable both single and multi-goal unproductive tasks). Default 3 59
14757 2
14758 2 98 33 fml_rma_accumulate_historic_trace 1 0 0 0 0 0 0 0 0  0  0  0 2147483647 125 How many historic traces to be stored per property in RMA accumulation v2. Default 0. Means only latest trace will be stored. 59
14759 2
14760 2 99 35 fml_rma_accumulate_trcrank_strategy 1 0 0 0 0 0 1 1 0  0  0  1 1 88 Different strategies for calculating rank(importance) of a trace in RMA accumulation v2. 59
14761 2
14762 2 100 28 fml_enable_replay_in_caching 1 0 0 0 0 0 17 17 0  0  0  0 2147483647 50 Run replay as part of caching/learn orchestration. 59
14763 2
14764 2 101 25 fml_caching_replay_effort 1 0 0 0 0 0 0 0 0  0  0  -1 100 88 Percentage of workers to replay traces in multi-worker orchestration. -1 means disabled. 59
14765 2
14766 2 102 27 fml_caching_replay_capacity 1 0 0 0 0 0 200 200 0  0  0  1 2147483647 69 Maximum number of cex files that can be processed by a single worker. 59
14767 2
14768 2 103 35 fml_caching_trace_batch_replay_size 1 0 0 0 0 0 10 10 0  0  0  0 2147483647 90 The initial batch size for trace replay. A value of 0 will disable trace replay in batches 59
14769 2
14770 2 104 26 fml_isunknown_support_mode 1 0 0 0 0 0 0 0 0  0  0  0 2 143 Treatment for unsupported properties with $isunknown: 0 for drop, 1 for attempt to prove, 2 for attempt to prove and allow false negatives too. 59
14771 2
14772 2 105 32 fml_cc_model_reduction_coi_level 1 0 0 0 0 0 0 0 0  0  0  0 2 0  59
14773 2
14774 2 106 24 fml_cc_debug_show_timing 1 0 0 0 0 0 0 0 0  0  0  0 3 220 Prints time taken logs in different phases for debugging purposes0 - Default, No time related logs1 - Show structural phase timing logs2 - Show functional phase timing logs3 - Show structural+functional phase timing logs 59
14775 2
14776 2 107 26 fml_cc_autobbox_trav_level 1 0 0 0 0 0 3 3 0  0  0  0 3 491 0 - Group based on src and enable. Stop at src, enable. 1 - Disable grouping. One traversal till PI or sequential element.  Works only when no sequential connections are present.2 - Disable grouping. One traversal till PI or sequential element.  Snip end points to get a reduced formal model. Works only when no sequential connections are present.3 - Default flow - For combinational - disable grouping. One traversal till PI or sequential element. For sequential - group based on max depth. 59
14777 2
14778 2 108 25 fml_cc_autobbox_opt_level 1 0 0 0 0 0 2 2 0  0  0  0 2 203 0 - Model reduction traversal does not stop at constants1 - Stop model reduction traversal at constants only for control logic2 - Default Flow - Stop model reduction travsersal at constants for full flow 59
14779 2
14780 2 109 22 fml_gen_cc_max_warning 1 0 0 0 0 0 10000 10000 0  0  0  0 -1 88 Limit the number of warnings reported by report_fv -report_type warning for gen_cc flow. 59
14781 2
14782 2 110 19 fml_fta_lw_no_trace 1 0 0 0 0 0 0 0 0  0  0  0 1 92 Disable (0) or enable (1) functionality preventing trace generation in FTA lightweight state 59
14783 2
14784 2 111 13 fml_fta_depth 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 47 Set the specified depth for doing FTA analysis. 59
14785 2
14786 2 112 30 fml_fta_lw_max_time_percentage 1 0 0 0 0 0 10 10 0  0  0  1 100 56 How much percentage of max time will be given to LW step 59
14787 2
14788 2 113 29 fml_fta_lw_time_percentage_v3 1 0 0 0 0 0 50 50 0  0  0  1 100 68 How much percentage of max time will be given to LW step for v3 flow 59
14789 2
14790 2 114 37 fml_fta_lw_percentage_inconclusive_v3 1 0 0 0 0 0 10 10 0  0  0  1 100 95 How much percentage of max time will be given to LW step incase inconclusive goals are included 59
14791 2
14792 2 115 27 fml_trace_extend_time_limit 0 0 0 0 0 0 30 30 0  0  0  10 -1 111 Specify time limit (seconds) for extending trace on view_trace command.
Default 30 seconds, minimum 10 seconds. 59
14793 2
14794 2 116 27 fml_trace_reeval_time_limit 0 0 0 0 0 0 30 30 0  0  0  10 -1 114 Specify time limit (seconds) for reevaluating trace on view_trace command.
Default 30 seconds, minimum 10 seconds. 59
14795 2
14796 2 117 17 fml_max_pdc_bytes 1 1 0 0 0 0 7500000 7500000 0  0  0  1000 9900000 199 Specify maximum number of bytes for the property data communication stream. This is for internal use.
Default 7.5 MB (7500000 bytes), minimum is 1000 bytes (for testing) and maximum is 9900000 bytes. 59
14797 2
14798 2 118 23 fml_max_pdc_line_length 1 1 0 0 0 0 95000000 95000000 0  0  0  10 1073741824 187 Specify maximum length of lines in the property data communication stream. This is for internal use.
Default 95 MB (95000000 bytes), minimum is 10 bytes (for testing) and maximum is 1 GB. 59
14799 2
14800 2 119 23 seq_rst_cnt_uninit_spec 1 0 0 0 0 0 2 2 0  0  0  0 3 69 Specify the reset constraint type for uninitialized registers in Spec 59
14801 2
14802 2 120 27 seq_align_mismatch_bitwidth 1 0 0 0 0 0 0 0 0  0  0  0 4 57 Align bits for mismatched bitwidth between Spec and Impl. 59
14803 2
14804 2 121 17 fml_cc_new_recipe 1 0 0 0 0 0 2 2 0  0  0  1 10 35 Control different CC Orchestration. 59
14805 2
14806 2 122 16 seq_rst_cnt_impl 1 0 0 0 0 0 2 2 0  0  0  0 3 69 Specify the reset constraint type for uninitialized registers in Impl 59
14807 2
14808 2 123 27 fml_fcore_on_the_fly_status 1 0 0 0 0 0 0 0 0  0  0  0 3 38 Formal core on-the-fly on goal status. 59
14809 2
14810 2 124 20 seq_x_map_parameter1 1 0 0 0 0 0 1 1 0  0  0  0 1000 44 Algorithm parameter for SEQ X functional map 59
14811 2
14812 2 125 20 seq_x_map_parameter2 1 0 0 0 0 0 2 2 0  0  0  1 100 44 Algorithm parameter for SEQ X functional map 59
14813 2
14814 2 126 23 fml_bounded_resp_absmod 1 1 0 0 0 0 0 0 0  0  0  0 10000 76 Set the threshold for activating the repetition string bounded optimization. 59
14815 2
14816 2 127 18 fml_counter_absmod 1 1 0 0 0 0 40 40 0  0  0  0 10000 76 Set the threshold for activating the repetition string counter optimization. 59
14817 2
14818 2 128 17 fml_svac_encoding 1 1 0 0 0 0 0 0 0  0  0  0 1 120 Experimental: Choose internal automaton encoding, 0 chooses regular, 1 chooses next_owe encoding using invariant method. 59
14819 2
14820 2 129 32 fml_waveform_input_delay_percent 0 0 0 0 0 0 0 0 0  0  0  0 99 86 Delay input transitions in trace waveforms, as a percentage of the system clock period 59
14821 2
14822 2 130 21 fml_clock_reset_debug 1 0 0 0 0 0 0 0 0  0  0  0 3 53 Enable the debug message for clock/reset COI analysis 59
14823 2
14824 2 131 29 fml_property_extension_cycles 0 0 0 0 0 0 0 0 0  0  0  0 99 247 Extend property checking, N cycles for non-converged concurrent safety (non-liveness) properties. (Default 0, no extension). This will apply at the next check_fv for the scheduled properties. Cycles extended are based on the clock of the property. 59
14825 2
14826 2 132 27 fml_delay_property_checking 0 0 0 0 0 0 0 0 0  0  0  0 1000 84 Delay property checking for assertions and covers by the specified number of cycles. 59
14827 2
14828 2 133 25 fml_quiet_trace_max_depth 1 0 0 0 0 0 99 99 0  0  0  0 -1 122 Disable quiet trace for traces with a depth greater than specified. Depth is based on reference clock cycles (default 99). 59
14829 2
14830 2 134 16 fml_perf_monitor 1 1 0 0 0 0 0 0 0  0  0  0 2 92 Monitor specific process (e.g. trace generation) performance. 0 - off, 1 - stream, 2 - bmark 59
14831 2
14832 2 135 14 nldfgsim_debug 1 0 0 0 0 0 0 0 0  0  0  0 5 14 Debug NldfgSim 59
14833 2
14834 2 136 19 fml_cov_max_targets 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 121 The handle to control maximum threshold number of coverage targets. Default value of -1 implies that no threshold is set. 59
14835 2
14836 2 137 30 fml_cond_proven_status_on_enum 1 0 0 0 0 0 0 0 0  0  0  0 2 68 Internal attribute that mirrors fml_cond_proven_status_on as an enum 59
14837 2
14838 2 138 20 seq_sampling_percent 1 0 0 0 0 0 0 0 0  0  0  0 -1 70 Percentage of properties to be used for sampling (0 means no sampling) 59
14839 2
14840 2 139 12 fml_dump_dfg 1 0 0 0 0 0 0 0 0  0  0  0 2 45 Dump the dot files for those intermediate dfg 59
14841 2
14842 2 140 16 fml_bbox_verbose 0 0 0 0 0 0 0 0 0  0  0  0 2 31 Verbosity level for blackboxing 59
14843 2
14844 2 141 15 seq_ubh_percent 1 0 0 0 0 0 30 30 0  0  0  0 -1 63 Percentage of workers to be used for upfront bug hunting in SEQ 59
14845 2
14846 2 142 21 seq_ubh_num_internals 1 0 0 0 0 0 4 4 0  0  0  0 -1 68 Minimum number of inconclusive internal miters to trigger UBH in SEQ 59
14847 2
14848 2 143 14 seq_bh_timeout 1 0 0 0 0 0 7200 7200 0  0  0  0 -1 38 Timeout for bug hunting engines in SEQ 59
14849 2
14850 2 144 21 seq_sm_b_timeout_mult 1 0 0 0 0 0 2 2 0  0  0  0 -1 59 Timeout multiplier for b engines in SEQ Smart orchestration 59
14851 2
14852 2 145 24 seq_sm_sampling_strategy 1 0 0 0 0 0 1 1 0  0  0  1 256 45 Sampling strategy for SEQ Smart orchestration 59
14853 2
14854 2 146 22 fml_lpcc_max_alt_paths 0 0 0 0 0 0 0 0 0  0  0  0 10 89 Maximum number of alternative paths to consider for LPCC in case of malformed properties. 59
14855 2
14856 2 147 19 seq_bh_jobs_percent 1 0 0 0 0 0 2 2 0  0  0  0 -1 55 Percentage of workers to be used for bug hunting in SEQ 59
14857 2
14858 2 148 14 seq_bh_max_cex 1 0 0 0 0 0 20 20 0  0  0  0 -1 54 Maximum number of non-open CEXs for bug hunting in SEQ 59
14859 2
14860 2 149 22 seq_orc_engine_bitmask 1 0 0 0 0 0 0 0 0  0  0  0 -1 57 A bitmask to enable certain features of the orchestration 59
14861 2
14862 2 150 19 fml_lw_coi_oc_depth 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 79 Set the specified maximum bounded depth for deadcode check during COI analysis. 59
14863 2
14864 2 151 21 fml_grid_prefetch_pct 1 0 0 0 0 0 0 0 0  0  0  0 100 50 How much percentage of workers will be prefetched. 59
14865 2
14866 2 152 21 fml_grid_prefetch_pct 1 0 0 0 0 0 0 0 0  0  0  0 100 50 How much percentage of workers will be prefetched. 59
14867 2
14868 2 153 28 fml_grid_backup_prefetch_pct 1 0 0 0 0 0 0 0 0  0  0  0 100 69 How much percentage of workers will be prefetched in the backup grid. 59
14869 2
14870 2 154 15 fml_debug_level 1 0 0 0 0 0 0 0 0  0  0  0 2 45 Dump information into log file for dubugging. 59
14871 2
14872 2 155 13 fta_proven_lw 1 0 0 0 0 0 90 90 0  0  0  1 100 82 How much percentage of max time will be given to LW step for proven FPV properties 59
14873 2
14874 2 156 14 fta_inconcl_lw 1 0 0 0 0 0 10 10 0  0  0  1 100 88 How much percentage of max time will be given to LW step for inconclusive FPV properties 59
14875 2
14876 2 157 28 fml_report_fv_complexity_opt 1 0 0 0 0 0 0 0 0  0  0  0 4 28 Enables optimized traversal. 59
14877 2
14878 2 158 24 fml_auto_scale_task_goal 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 152 The handle to control maximum number of coverage targets per task when auto scale flow is enabled. Default value of -1 implies that no threshold is set. 59
14879 2
14880 2 159 33 fml_sva_assume_to_constants_level 0 0 0 0 0 0 0 0 0  0  0  0 2 376 Consider constant sva assumes as simple constants in the formal model for performance optimization 0 - Old Flow, no optimization - assumptions are handled as normal solver constraints 1 - Perform safety analysis - If all design activity is in the same edge, only then consider this optimization 2 - Bypass safety analysis, assume all constant assumes are intended as constants 59
14881 2
14882 2 160 15 fca_debug_level 1 1 0 0 0 0 0 0 0  0  0  0 5 114 Dump debug related information of Coverage handling on VCS side and the verbosity can be controlled through level. 59
14883 2
14884 2 161 15 fta_debug_level 1 1 0 0 0 0 0 0 0  0  0  0 5 88 Dump debug related information of FTA and the verbosity can be controlled through level. 59
14885 2
14886 2 162 19 signoff_debug_level 1 1 0 0 0 0 0 0 0  0  0  0 5 97 Dump debug related information of Signoff flow and the verbosity can be controlled through level. 59
14887 2
14888 2 163 25 fml_auto_scale_task_count 0 0 0 0 0 0 8 8 0  0  0  8 16 79 The handle to control number of parallel tasks when auto scale flow is enabled. 59
14889 2
14890 2 164 24 fml_auto_scale_line_task 1 0 0 0 0 0 1 1 0  0  0  1 16 112 The handle to control number of parallel tasks for running line coverage metric when auto scale flow is enabled. 59
14891 2
14892 2 165 24 fml_auto_scale_cond_task 1 0 0 0 0 0 1 1 0  0  0  1 16 112 The handle to control number of parallel tasks for running cond coverage metric when auto scale flow is enabled. 59
14893 2
14894 2 166 26 fml_auto_scale_branch_task 1 0 0 0 0 0 1 1 0  0  0  1 16 114 The handle to control number of parallel tasks for running branch coverage metric when auto scale flow is enabled. 59
14895 2
14896 2 167 23 fml_auto_scale_fsm_task 1 0 0 0 0 0 1 1 0  0  0  1 16 111 The handle to control number of parallel tasks for running fsm coverage metric when auto scale flow is enabled. 59
14897 2
14898 2 168 23 fml_auto_scale_tgl_task 1 0 0 0 0 0 1 1 0  0  0  1 16 111 The handle to control number of parallel tasks for running tgl coverage metric when auto scale flow is enabled. 59
14899 2
14900 2 169 22 fml_auto_scale_cg_task 1 0 0 0 0 0 1 1 0  0  0  1 16 110 The handle to control number of parallel tasks for running cg coverage metric when auto scale flow is enabled. 59
14901 2
14902 2 170 27 fml_session_memory_warn_pct 0 1 0 0 0 0 0 0 0  0  0  0 100 86 Warning threshold of memory usage percentage on local machine
Default is 0% (Inactive) 59
14903 2
14904 2 171 32 fusa_generate_progress_step_size 1 0 0 0 0 0 5 5 0  0  0  0 100 90 Print progress status of fusa_generate after hitting each specified percentage completion. 59
14905 2
14906 2 172 20 seq_grid_debug_level 1 0 0 0 0 0 0 0 0  0  0  0 2 39 Enabling grid debug information for SEQ 59
14907 2
14908 2 173 20 seq_sm_apxtbdgt_mult 1 0 0 0 0 0 1 1 0  0  0  1 128 64 The multiplier for approximate budget in SEQ Smart orchestration 59
14909 2
14910 2 174 16 seq_bh_use_ones8 1 0 0 0 0 0 0 0 0  0  0  0 3 32 Use ones8 in bug-hunting for SEQ 59
14911 2
14912 2 175 25 seq_bh_ones8_jobs_percent 1 0 0 0 0 0 5 5 0  0  0  0 -1 34 ones8 worker allocation percentage 59
14913 2
14914 2 176 16 fsv_bh_use_ones8 1 0 0 0 0 0 1 1 0  0  0  0 3 32 Use ones8 in bug-hunting for FSV 59
14915 2
14916 2 177 16 fxp_bh_use_ones8 1 0 0 0 0 0 1 1 0  0  0  0 3 32 Use ones8 in bug-hunting for FXP 59
14917 2
14918 2 178 24 seq_optimize_constraints 1 0 0 0 0 0 0 0 0  0  0  0 2 195 Optimize the constraints by propagation- 
0 - no optimization 
1 - only optimize immediate constraints
2 - immidification of clocked-constraints followed by optimization of immediate constraints. 59
14919 2
14920 2 179 19 seq_mg_dyn_interval 1 0 0 0 0 0 3600 3600 0  0  0  60 -1 121 Timestamp upper bound from launch of a multi-goal engine to monitor progress;
works in tandem with seq_mg_no_progress_to. 59
14921 2
14922 2 180 21 seq_mg_no_progress_to 1 0 0 0 0 0 -1 -1 0  0  0  10 -1 114 Timestamp window to start monitoring progress until seq_mg_dyn_interval;
works in tandem with seq_mg_dyn_interval. 59
14923 2
14924 2 181 18 seq_e1_helper_mode 1 0 0 0 0 0 1 1 0  0  0  0 3 29 E1 engine helper harvest mode 59
14925 2
14926 2 182 29 fusa_save_fdb_incr_percentage 1 1 0 0 0 0 0 0 0  0  0  0 100 90 Saves results incrementally in FDB when specified percentage of formal analysis completed. 59
14927 2
14928 2 183 25 fta_auto_scale_task_count 1 0 0 0 0 0 8 8 0  0  0  1 16 83 The handle to control number of parallel FTA tasks when auto scale flow is enabled. 59
14929 2
14930 2 184 24 fml_auto_scale_threshold 1 0 0 0 0 0 100 100 0  0  0  -1 -1 54 Set the threshold limit for lines dumped in hier file. 59
14931 2
14932 2 185 35 seq_guidance_max_abstract_registers 1 0 0 0 0 0 30 30 0  0  0  0 2147483647 81 Maximum number of registers that can be abstracted with the seq_guidance command. 59
14933 2
14934 2 186 26 seq_bot_multi_jobs_percent 1 0 0 0 0 0 20 20 0  0  0  0 100 61 Percentage of workers used for multigoal jobs in bottom proof 1760957895 0.00000000000000000e+00 0 0 0 0 0 8 34
14935 8 8 -1 -1 3 FXP 0  1 0 0 -1 0 0 0 0 0 42
14936 8 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 44
14937
14938 0 0 0 0 0 0  1 0 0 0 0 0 0 0 0 0 0 0 0
14939 0 0 1 0 3 rst 49
14940 1 0 0 0 0 3 rst -1 0 1 0 1 0 1 1 1 0 3 rst 49 14940 0 0 1 0 3 rst 11 constant_26 0 0 0 0 0 1 0 0
14941 3 0 11 constant_26 43 traffic.chk.assume_continuous_waiting_first 42 traffic.chk.assume_continuous_waiting_main 0 0 0 0 0 0 0 0 0 0 0 34 .internal/formal/reset/reset.xml.0 44 .internal/formal/reset/reset_wave.xml.fsdb.0 4  rst 0  0  0  0 1 0 0 1 0 0 1 0 574 0 59
14942 0
14943 0 0 23 fml_allow_random_clocks 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 65 Controls whether or not random clocks are allowed (default true). 59
14944 0
14945 0 1 25 fv_allow_generated_clocks 0 1 0 0 0 0 -1 -1 0  0  0  -1 -1 119 Allow generated clocks to be treated as a primary clock in formal, otherwise the generated clock is ignored for formal. 59
14946 0
14947 0 2 27 fml_start_clocks_on_posedge 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 82 Controls the initial edge of clocks created without '-initial' or '-waveform' args 59
14948 0
14949 0 3 16 fml_cc_refclk_on 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 291 Enables reference clock in connectivity checks (default true). Different clock frequencies and polarities are not considered during structural checking and auto-bbox flow by default. User needs to turn off this optimization to consider different clock frequencies and polarities in the path. 59
14950 0
14951 0 4 16 fml_cc_seq_latch 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
14952 0
14953 0 5 16 fml_cc_bidir_opt 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
14954 0
14955 0 6 14 fml_cdc_formal 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
14956 0
14957 0 7 29 fml_enable_learn_for_all_apps 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
14958 0
14959 0 8 22 fml_cleanup_learn_data 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
14960 0
14961 0 9 22 fml_disable_lazy_trace 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
14962 0
14963 0 10 20 fml_cache_word_trace 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
14964 0
14965 0 11 26 fml_lpcc_latch_ignore_race 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 100 By default, handle race condition, when isolation is turning ON and source is toggling at same time. 59
14966 0
14967 0 12 40 fml_lpcc_latch_ignore_iso_without_enable 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 105 To handle cases where the clamp is already live when the enable conditions of the connection become true. 59
14968 0
14969 0 13 25 fml_allow_reverse_cc_path 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 103 When true, allows reverse structural check, i.e., checks whether path exists from destination to source 59
14970 0
14971 0 14 22 fml_cc_verify_rst_path 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 31 Enable reset path verification. 59
14972 0
14973 0 15 30 fml_convert_functional_cc_path 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
14974 0
14975 0 16 19 verify_generated_cc 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
14976 0
14977 0 17 26 fml_use_multiple_path_flow 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 88 Use the list_path multi path flow even when the maximum number of paths is provided as 1 59
14978 0
14979 0 18 15 use_generate_cc 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
14980 0
14981 0 19 24 generate_cc_enable_debug 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 38 Enable debug for generate_cc commands. 59
14982 0
14983 0 20 25 fml_cc_process_single_cmd 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 107 Process single generate_cc command at a time even if multiple commands are present before generate_cc -run. 59
14984 0
14985 0 21 34 fml_cc_instance_src_out_to_dest_in 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 102 Extract connections only between output pins of source instance to input pins of destination instance. 59
14986 0
14987 0 22 21 enable_gen_cc_latency 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
14988 0
14989 0 23 32 fml_enable_cc_extraction_latency 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 56 Enables generate_cc connectivity extraction with latency 59
14990 0
14991 0 24 26 fml_cc_enable_common_nldfg 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 90 Temporary fml var - Enables flow with common nldfg layer, not connectivity specific nldfg. 59
14992 0
14993 0 25 30 fml_cc_enable_csv_based_naming 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 156 Supports addition of connections having duplicate names across csv files. Updates connection name to '<csv_filename>__<connection_name>' for identification. 59
14994 0
14995 0 26 18 fml_clk_opt_search 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 73 Temporary fml var - Optimise clk search. Use clk nets instead of names.   59
14996 0
14997 0 27 25 fml_cc_include_sva_script 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
14998 0
14999 0 28 19 fml_cc_overabstract 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 165 Causes CC checkes to perform to use an over-abstracted model. Default is off
Overabstraction only preserves a connected result. An unconnected result may be spurious 59
15000 0
15001 0 29 22 fml_cc_composite_trace 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 242 By default composite trace for connectivity results is off in the CC app tasks.
Setting this variable to true will allow composite trace to be enabled,
but may impact build and trace generation performance for large designs. Default is false. 59
15002 0
15003 0 30 21 fml_cc_witness_gen_on 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 50 Enable witness trace generation for CC properties. 59
15004 0
15005 0 31 21 fml_cc_vacuity_gen_on 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 58 Enable instrumentation of vacuity goals for CC properties. 59
15006 0
15007 0 32 29 fml_cc_structural_prop_verify 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 127 Enable structural verification - For properties that can be verified by structural engine, they need not go in functional phase 59
15008 0
15009 0 33 27 fml_cc_extraction_del_fpdir 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 65 Delete current fpID directory when generate_cc -run is performed. 59
15010 0
15011 0 34 18 cc_ignore_lpa_type 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 67 Ignore lpa_type for all the functional add_cc and load_cc commands. 59
15012 0
15013 0 35 19 cc_extraction_rerun 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 48 Rerun cc extraction with higher structural limit 59
15014 0
15015 0 36 28 cc_extraction_mux_sel_to_out 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 49 Extract connections from mux select to mux output 59
15016 0
15017 0 37 15 cc_reduce_reset 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 109 When enabled, if only combinational connections are present in the setup, create reduced reset.xml for CC App 59
15018 0
15019 0 38 26 fml_conflict_debug_minimal 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 63 Report small (close to minimal) set of conflicting constraints. 59
15020 0
15021 0 39 24 fml_conflict_debug_reset 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 93 Report list of register names  whose reset state which contribute to conflicting constraints. 59
15022 0
15023 0 40 25 fml_deadend_debug_minimal 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 63 Report small (close to minimal) of constraints causing deadend. 59
15024 0
15025 0 41 23 fml_deadend_debug_reset 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 64 Report list of register names  which participate in the deadend. 59
15026 0
15027 0 42 15 fml_icm_explore 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 16 Enable ICM flow. 59
15028 0
15029 0 43 19 fml_bounds_guidance 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 28 Enable bounds guidance flow. 59
15030 0
15031 0 44 28 fml_dfgbuild_cleanup_onerror 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 51 Remove dfg files if dfg build fails (default true). 59
15032 0
15033 0 45 26 fml_dfgbuild_disable_reuse 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 60 Disable reusing the dfg from the previous vp (old behavior). 59
15034 0
15035 0 46 29 fml_dfgbuild_phaseabstraction 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 37 Enable phase abstraction in dfgbuild. 59
15036 0
15037 0 47 25 fml_dfgbuild_use_symlinks 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 75 Use symbolic links rather than copying dfg files for reuse (default false). 59
15038 0
15039 0 48 26 fml_enable_vhdl_bus_checks 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 30 Enables bus check AEP for VHDL 59
15040 0
15041 0 49 17 fml_cov_fast_mode 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 28 Enables FAST mode in VC-FCA. 59
15042 0
15043 0 50 23 fml_enable_assume_proof 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 49 Enables proofs as assumption for subsequent flow. 59
15044 0
15045 0 51 29 fml_cov_ignore_undriven_goals 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 32 Ignores undriven coverage goals. 59
15046 0
15047 0 52 28 fml_cov_underline_cond_exprs 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 74 Underlines the actual condition in the condition coverage goal expression. 59
15048 0
15049 0 53 27 fml_cov_llk_coverage_enable 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 39 When false runs livelock/deadlock only. 59
15050 0
15051 0 54 23 fml_cov_llk_on_register 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 51 When true, it runs only on registers, not on wires. 59
15052 0
15053 0 55 24 fml_enable_verbose_depth 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 51 Enables verbose bounded proof reporting at runtime. 59
15054 0
15055 0 56 15 fml_defer_trace 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 47 Defers trace conversion until CEX is requested. 59
15056 0
15057 0 57 14 fml_falsify_on 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 77 The next call to check_fv will generate (or not) falsifications of assertions 59
15058 0
15059 0 58 14 fml_formal_log 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
15060 0
15061 0 59 23 fml_incremental_summary 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 68 Internal variable to switch between regular and incremental summary. 59
15062 0
15063 0 60 25 fml_incr_expanded_summary 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 72 Internal variable to allow for an expanded incremental summary (global). 59
15064 0
15065 0 61 12 fml_no_trace 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 27 Turns off trace generation. 59
15066 0
15067 0 62 21 fml_trace_compression 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 15 Compress trace. 59
15068 0
15069 0 63 22 fml_seqaig_compression 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 16 Compress seqAig. 59
15070 0
15071 0 64 20 fml_show_worker_stat 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 55 When true, show worker statistics as and when required. 59
15072 0
15073 0 65 17 fml_show_job_stat 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 39 When true, show running job statistics. 59
15074 0
15075 0 66 18 fml_save_load_stat 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 70 When true, save load stats for host whenever there is a worker update. 59
15076 0
15077 0 67 18 fml_show_orch_stat 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 39 When true, show orchestration messages. 59
15078 0
15079 0 68 19 fml_show_orch_level 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 34 Show orchestration level messages. 59
15080 0
15081 0 69 27 fml_enable_perf_diag_alerts 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 46 When true, show performance diagnostic alerts. 59
15082 0
15083 0 70 16 fml_run_rma_only 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 103 Execute rma (rf1,rp1,replay orchestration) only 2nd run on-wards. Normal orchestration will not be run. 59
15084 0
15085 0 71 12 fml_rma_auto 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 81 Some settings will be automatically configured from Tanglewood e.g. extended mode 59
15086 0
15087 0 72 12 fml_rma_done 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 42 When true, print message when RMA is done. 59
15088 0
15089 0 73 15 fml_is_rma_done 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 79 Check whether RMA run is completed or not. When true, completed; otherwise not. 59
15090 0
15091 0 74 18 fml_dac_structural 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 42  Only perform structural isomorphism check 59
15092 0
15093 0 75 26 fml_dac_lockstep_traversal 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 59  Use lock step traversal for isomorphism or multi-traversal 59
15094 0
15095 0 76 22 fml_rma_denali_phase_2 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 31  Enable Denali Phase 2 analysis 59
15096 0
15097 0 77 15 fml_debug_twmgr 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 31 Print TanglewoodMgr debug logs. 59
15098 0
15099 0 78 22 fml_protect_trace_data 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 69 Do not over-write Verification Problem directory if trace data valid. 59
15100 0
15101 0 79 15 fml_quiet_trace 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 93 Generated counter-examples will do extra analysis to minimize unneeded transitions on inputs. 59
15102 0
15103 0 80 28 fml_reset_post_save_checking 0 1 0 0 0 0 -1 -1 0  0  0  -1 -1 92 Enable checking of commands that may impact the initial state if issued post sim_save_reset. 59
15104 0
15105 0 81 24 fml_reset_property_check 0 1 0 0 0 0 -1 -1 0  0  0  -1 -1 171 Enables property checking during reset state generation (sim_run).
Checks properties in the default COV, FPV, and AEP apps.
The value is applied globally across all tasks. 59
15106 0
15107 0 82 22 fml_reset_check_toggle 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 73 Enables property checking during reset on toggle goals. Default is false. 59
15108 0
15109 0 83 27 fml_reset_check_active_task 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 61 Only check goals in the active task for reset property check. 59
15110 0
15111 0 84 25 fml_reset_auto_generation 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 55 Allow auto generation of the initial state at check_fv. 59
15112 0
15113 0 85 31 fml_reset_check_funky_operators 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 66 Allow checking of funky operators at the initial state at sim_run. 59
15114 0
15115 0 86 25 fml_reset_check_huge_nets 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 60 Allow checking of huge nets at the initial state at sim_run. 59
15116 0
15117 0 87 33 fml_reset_read_fsdb_use_slow_find 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 60 Enables findAllNets flow in the sim_set_state -fsdb command. 59
15118 0
15119 0 88 40 fml_reset_read_fsdb_skip_mda_value_check 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 151 Enables skipping of finding the value for rest of mda indexes if value is not found for the first index in the fsdb in the sim_set_state -fsdb command. 59
15120 0
15121 0 89 21 fml_reset_find_driver 0 1 0 0 0 0 -1 -1 0  0  0  -1 -1 74 On create_reset replace the specified net with its (undriven) driving net. 59
15122 0
15123 0 90 43 fml_reset_treat_genblock_separate_hierarchy 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 48 Treats the generate block as separate hierarchy. 59
15124 0
15125 0 91 14 fml_vacuity_on 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 44 Enables vacuity checking for SVA assertions. -1 59
15126 0
15127 0 93 23 fml_unique_enable_check 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 69 Optimisation to create goals for only unique enable expressions in CC 59
15128 0
15129 0 94 20 fml_weak_inout_drive 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 65 Controls whether or not inouts are driven weakly in formal model. 59
15130 0
15131 0 95 14 fml_witness_on 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 52 Enables witness trace generation for SVA assertions. 59
15132 0
15133 0 96 18 fml_rma_ext16_bist 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 61 Compare the status of the properties in the base and RMA run. 59
15134 0
15135 0 97 15 fml_rma_default 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 88 Enable rma by default for FPV and FRV app if ultra license or elite license is provided. 59
15136 0
15137 0 98 30 fml_caching_start_from_scratch 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 65 Wipe out what has been recorded then start learning from scratch. 59
15138 0
15139 0 99 22 fml_caching_reuse_only 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 73 Enable check_fv to re-use the cached results retrieved from cache server. 59
15140 0
15141 0 100 21 fml_caching_save_only 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 50 Enable check_fv to accumulate old and new helpers. 59
15142 0
15143 0 101 21 fml_caching_save_only 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 53 Enable check_fv to store the results to cache server. 59
15144 0
15145 0 102 21 fml_caching_save_prov 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 60 Enable check_fv to store the proven results to cache server. 59
15146 0
15147 0 103 21 fml_caching_save_fals 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 63 Enable check_fv to store the falsified results to cache server. 59
15148 0
15149 0 104 23 fml_caching_ml_platform 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 41 Enable caching to use ML platform servers 59
15150 0
15151 0 105 14 fml_caching_s3 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 45 Enable caching to use any external S3 service 59
15152 0
15153 0 106 25 fml_caching_dir_overwrite 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 53 Enable overwriting of specified dir during learn mode 59
15154 0
15155 0 107 22 fml_caching_task_aware 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 41 Enable caching to use ML platform servers 59
15156 0
15157 0 108 24 fml_effort_switch_enable 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 40 Enable effort switching in orchestration 59
15158 0
15159 0 109 16 seq_map_counters 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 93 Map abstract counters across spec and impl to behave consistently with respect to each other. 59
15160 0
15161 0 110 16 seq_use_regequal 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 33 Use register mappings in backend. 59
15162 0
15163 0 111 18 seq_use_regclasses 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 57 Use advanced mappings instead of only registers mappings. 59
15164 0
15165 0 112 23 seq_use_new_prefix_flow 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 49 Use new prefix searching flow in seqmap/sequnmap. 59
15166 0
15167 0 113 27 seq_split_struct_array_port 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 62 Split struct or array of struct port into individual elements. 59
15168 0
15169 0 114 30 seq_split_multi_dim_array_port 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 108 Split higher dimensions of multi-dimensional primary output or blackbox input port into individual elements. 59
15170 0
15171 0 115 26 seq_split_struct_array_reg 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 66 Split struct or array of struct register into individual elements. 59
15172 0
15173 0 116 29 seq_split_multi_dim_array_reg 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 90 Split higher dimensions of multi-dimensional non struct register into individual elements. 59
15174 0
15175 0 117 23 seq_add_unloaded_assert 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 69 Create assertions on unloaded nets in the default 'map_by_name' flow. 59
15176 0
15177 0 118 22 seq_use_prop_sig_cache 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 127 Enable caching of both valid and invalid signals during property creation in the map_by_name/seq_assert/seq_assume flow in SEQ. 59
15178 0
15179 0 119 27 fv_use_valid_prop_sig_cache 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 72 Enable caching of valid signals looked up during property creation flow. 59
15180 0
15181 0 120 29 fv_use_invalid_prop_sig_cache 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 74 Enable caching of invalid signals looked up during property creation flow. 59
15182 0
15183 0 121 22 fv_infer_syn_read_port 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 91 Enable inferring of synchronous read port on memory inferred by compile memory abstraction. 59
15184 0
15185 0 122 17 seq_compress_logs 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 25 Compress all backend logs 59
15186 0
15187 0 123 24 seq_disable_grid_monitor 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 36 Disable the grid monitoring feature. 59
15188 0
15189 0 124 20 fml_disable_cc_check 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 41 Disable the conflicting constraint check. 59
15190 0
15191 0 125 23 fv_enable_reduced_reset 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 30 Enable creating reduced reset. 59
15192 0
15193 0 126 19 seq_use_interactive 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 59 Use specialized interactive engines for better performance. 59
15194 0
15195 0 127 17 seq_bh_all_proofs 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 31 Use bug hunting for all proofs. 59
15196 0
15197 0 128 23 seq_exclude_patch_trace 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 41 Do not use patched trace for bug hunting. 59
15198 0
15199 0 129 15 seq_use_dynamic 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 51 Use specialized dynamic orc for better performance. 59
15200 0
15201 0 130 20 fml_verbose_grid_log 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 72 Reduces verbosity of grid logs to save disk utilization during check_fv. 59
15202 0
15203 0 131 21 fml_compress_grid_log 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 72 Reduces verbosity of grid logs to save disk utilization during check_fv. 59
15204 0
15205 0 132 23 seq_orch_prune_failures 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 15 Prune failures. 59
15206 0
15207 0 133 14 seq_map_uninit 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
15208 0
15209 0 134 30 seq_run_engines_with_decompose 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
15210 0
15211 0 135 19 seq_map_uninit_curr 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
15212 0
15213 0 136 15 seq_prop_resets 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
15214 0
15215 0 137 16 seq_prop_latches 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
15216 0
15217 0 138 17 seq_use_fullnames 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 52 Use full names instead of internal names for signals 59
15218 0
15219 0 139 18 seq_hide_encrypted 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 43 hide constraints on encypted design objects 59
15220 0
15221 0 140 27 seq_aware_complexity_report 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 44 To enable the cache for SEQ aware complexity 59
15222 0
15223 0 141 20 seq_map_by_name_done 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 58 The flag will be set to true once map_by_name retruns true 59
15224 0
15225 0 142 21 seq_dump_internal_cex 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 47 Dump counter examples for internal equivalences 59
15226 0
15227 0 143 20 seq_no_debug_logfile 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 38 Do not dump debug log file for backend 59
15228 0
15229 0 144 17 seq_send_job_msgs 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 25 Send jobs update messages 59
15230 0
15231 0 145 17 seq_reuse_helpers 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 55 Reuse helpers between different iterations of decompose 59
15232 0
15233 0 146 31 seq_decompose_rewrite_waterfall 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 40 Use waterfall flow for decompose rewrite 59
15234 0
15235 0 147 20 seq_use_fast_rewrite 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 25 Use fast rewrites for SEQ 59
15236 0
15237 0 148 21 seq_use_decompose_sim 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 45 Use simulation while creating decompose model 59
15238 0
15239 0 149 31 seq_use_decompose_partial_words 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 42 Use partial word rewrites during decompose 59
15240 0
15241 0 150 25 seq_use_decompose_explore 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 41 Explore more during decompose to find CEX 59
15242 0
15243 0 151 15 seq_use_new_orc 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 37 Use next generation SEQ orchestration 59
15244 0
15245 0 152 19 seq_use_abstraction 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 36 Use abstraction in SEQ orchestration 59
15246 0
15247 0 153 23 seq_use_mem_abstraction 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 43 Use memory abstraction in SEQ orchestration 59
15248 0
15249 0 154 24 seq_use_mult_abstraction 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 47 Use multiplier abstraction in SEQ orchestration 59
15250 0
15251 0 155 23 seq_use_add_abstraction 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 42 Use adder abstraction in SEQ orchestration 59
15252 0
15253 0 156 23 seq_use_sub_abstraction 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 47 Use subtractor abstraction in SEQ orchestration 59
15254 0
15255 0 157 23 seq_use_div_abstraction 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 44 Use divider abstraction in SEQ orchestration 59
15256 0
15257 0 158 23 seq_use_mod_abstraction 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 44 Use modulus abstraction in SEQ orchestration 59
15258 0
15259 0 159 27 seq_use_counter_abstraction 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 44 Use counter abstraction in SEQ orchestration 59
15260 0
15261 0 160 20 seq_use_dfg_rewrites 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 37 Use DFG rewrites in SEQ orchestration 59
15262 0
15263 0 161 21 seq_use_semantic_absr 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 59 Use semantic refinement of abstraction in SEQ orchestration 59
15264 0
15265 0 162 19 seq_use_abs_filters 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 60 Use pre-defined filters for abstraction in SEQ orchestration 59
15266 0
15267 0 163 22 seq_use_dp_abs_filters 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 69 Use pre-defined filters for datapath abstraction in SEQ orchestration 59
15268 0
15269 0 164 13 seq_use_order 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 45 Use specialized ordering in SEQ orchestration 59
15270 0
15271 0 165 20 seq_use_sanity_check 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 37 Use sanity check in SEQ orchestration 59
15272 0
15273 0 166 28 seq_use_bg_for_critical_jobs 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 33 Use backup grid for critical jobs 59
15274 0
15275 0 167 21 seq_sanitize_grid_opt 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 31 Sanitize the grid option string 59
15276 0
15277 0 168 17 seq_assume_proven 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 28 Use proven goals for helpers 59
15278 0
15279 0 169 16 seq_reduce_goals 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 29 Reduce goals for optimization 59
15280 0
15281 0 170 16 seq_bh_gen_trace 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 43 Generate CEX traces for bughunting actively 59
15282 0
15283 0 171 23 seq_reduce_equivalences 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 30 Remove constraint equivalences 59
15284 0
15285 0 172 19 seq_global_chain_db 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 35 Dump global database for bughunting 59
15286 0
15287 0 173 21 seq_enable_coi_status 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 65 Enable the coi_status and coi_depth attributes for SEQ assertions 59
15288 0
15289 0 174 18 fsv_use_structural 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 29 Use structural checks for fsv 59
15290 0
15291 0 175 17 fsv_use_casesplit 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 32 Use case split technique for fsv 59
15292 0
15293 0 176 27 fsv_use_nox_reset_reduction 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 31 Use nox reset reduction for fsv 59
15294 0
15295 0 177 20 fsv_use_fast_rewrite 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 25 Use fast rewrites for FSV 59
15296 0
15297 0 178 19 fsv_composite_trace 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 35 Dispaly composite cex trace for FSV 59
15298 0
15299 0 179 27 fsv_stopat_const_clkrst_coi 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 110 Stop at the signals in the clock and reset COI analysis provided the signals are constants in the formal model 59
15300 0
15301 0 180 30 fsv_disable_mark_in_clkrst_coi 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 65 Disable the MARK properties if the signals are in clock/reset COI 59
15302 0
15303 0 181 25 fsv_disable_mark_if_const 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 55 Disable the MARK properties if the signals are constant 59
15304 0
15305 0 182 17 fsv_use_dual_mode 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 36 Use the dual mode for security check 59
15306 0
15307 0 183 26 fsv_compute_rootcause_auto 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 59 Compute the rootcause of falsified properties automatically 59
15308 0
15309 0 184 28 fusa_use_nox_reset_reduction 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 32 Use nox reset reduction for fuSa 59
15310 0
15311 0 185 21 fusa_use_one_nox_prop 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 67 Use only one NOX_RESET property for all registers. (Internal Only). 59
15312 0
15313 0 186 23 fusa_structural_obs_det 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 61 Do COI analysis w.r.t. both observation and detection points. 59
15314 0
15315 0 187 34 fusa_disable_new_external_statuses 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 67 Do not use the newly introduced external statuses and status names. 59
15316 0
15317 0 188 33 fusa_disable_new_inconcl_statuses 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 71 Do not use the newly introduced inconclusive statuses and status names. 59
15318 0
15319 0 189 22 fusa_enable_collapsing 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 26 Enables collapsing in FuSa 59
15320 0
15321 0 190 19 fusa_use_structural 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 30 Use structural checks for FuSa 59
15322 0
15323 0 191 22 fusa_control_gen_trace 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 45 Generate trace for FuSa controllability check 59
15324 0
15325 0 192 18 fusa_use_casesplit 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 33 Use case split technique for FuSa 59
15326 0
15327 0 193 21 fusa_skip_fault_prune 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 51 Enables skipping of fault pruning in fault compiler 59
15328 0
15329 0 194 25 fusa_ignore_clk_rst_fault 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 47 Ignores fault on clock and reset signal in FuSa 59
15330 0
15331 0 195 16 fusa_use_new_orc 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 38 Use next generation FuSa orchestration 59
15332 0
15333 0 196 21 fusa_use_fast_rewrite 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 26 Use fast rewrites for FuSa 59
15334 0
15335 0 197 27 fusa_enable_composite_trace 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 59 Enables composite trace (prefixed with reset trace) in FuSa 59
15336 0
15337 0 198 25 fusa_prepend_worklib_name 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 98 Prepend work library to faults and observation/detection points when top design is from a library. 59
15338 0
15339 0 199 32 fusa_constraints_using_fv_assume 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 75 Add constraints in FDB using fvassume instead of set_constant in VC-Formal. 59
15340 0
15341 0 200 27 fusa_enable_fdb_constraints 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 36 Enable ZOIX constraints in VCF-FuSa. 59
15342 0
15343 0 201 22 seq_check_simple_proof 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 54 Use specialized engine to check if the proof is simple 59
15344 0
15345 0 202 25 fml_use_phoenix_e_engines 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 36 Use Phoenix technology for e engines 59
15346 0
15347 0 203 25 fml_use_phoenix_b_engines 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 36 Use Phoenix technology for b engines 59
15348 0
15349 0 204 20 seq_update_save_info 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
15350 0
15351 0 205 25 seq_memory_efficient_flow 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
15352 0
15353 0 206 31 seq_map_ignore_undriven_nonload 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
15354 0
15355 0 207 33 seq_ignore_undriven_internal_port 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
15356 0
15357 0 208 24 seq_map_extended_mapping 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
15358 0
15359 0 209 20 seq_map_instrumented 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 31 Maps instrumented SVA registers 59
15360 0
15361 0 210 30 seq_enable_regequal_refinement 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
15362 0
15363 0 211 20 fml_auto_cleanup_run 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 51 Clean up run after it finishes. Improves disk usage 59
15364 0
15365 0 212 19 fml_cleanup_on_exit 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 88 Cleans up files (those are not needed in next runs) when tool exits. Improves disk usage 59
15366 0
15367 0 213 26 fml_multi_automata_support 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 46 Enables multi-automata support (default true). 59
15368 0
15369 0 214 28 fml_allow_initial_properties 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 37 Allow initial block property support. 59
15370 0
15371 0 215 26 fml_script_vacuity_support 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 63 Enable vacuity generation for script properties (default true). 59
15372 0
15373 0 216 26 fml_display_sva_expression 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 33 Display sva expression in report. 59
15374 0
15375 0 217 29 fml_init_sample_function_regs 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 41 Initialize sample function register to 0. 59
15376 0
15377 0 218 26 fml_write_sva_multi_module 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
15378 0
15379 0 219 23 fml_write_sva_bind_each 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
15380 0
15381 0 220 23 fv_write_sva_user_logic 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 98 Write the logic asociated with user create logic using fvassign/fvlatch/fvregister (default true). 59
15382 0
15383 0 221 15 fml_cc_autobbox 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 200 Enable Fully automatic blackboxing flow (default true). Constraints (fvassume) may be or may not be considered in this flow. If user needs to consider all the constraints, please switch off this flow. 59
15384 0
15385 0 222 20 fml_cc_autobbox_func 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 247 Enable Fully automatic blackboxing flow (default false) without structural checking (only functional). Constraints (fvassume) may be or may not be considered in this flow. If user needs to consider all the constraints, please switch off this flow. 59
15386 0
15387 0 223 22 fml_cc_check_ctrl_path 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 47 Checks full reset and clk logic in control path 59
15388 0
15389 0 224 20 fml_cc_stop_at_latch 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 28 Stop at latch based on depth 59
15390 0
15391 0 225 22 fml_cc_model_reduction 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
15392 0
15393 0 226 25 fml_cc_model_reduction_bb 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
15394 0
15395 0 227 26 fml_cc_model_reduction_opt 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
15396 0
15397 0 228 31 fml_cc_model_reduction_optimise 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 27 Optimise CC model reduction 59
15398 0
15399 0 229 16 fml_orc_blocking 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
15400 0
15401 0 230 20 fml_auto_abstraction 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 70 Enable automatic abstraction for design (set prior to loading design). 59
15402 0
15403 0 231 25 fml_override_abstractions 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
15404 0
15405 0 232 31 fml_cov_enable_unconst_analysis 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 67 Enables identifying unreachables even under unconstrained analysis. 59
15406 0
15407 0 233 27 fml_use_vhdl_generate_style 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
15408 0
15409 0 234 22 fml_enable_fsm_support 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
15410 0
15411 0 235 27 fml_cov_tgl_undriven_as_unr 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 129 Used to classify undriven toggle signals as uncoverable.
By default, undriven toggle signals are reported as covered by the tool. 59
15412 0
15413 0 236 27 fml_cov_tgl_x_driven_as_unr 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 129 Used to classify X driven toggle signals as uncoverable.
By default, X driven toggle signals are reported as covered by the tool. 59
15414 0
15415 0 237 19 fml_fta_read_waiver 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 29 Enables reading waiver in FTA 59
15416 0
15417 0 238 20 fml_fta_heavy_effort 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
15418 0
15419 0 239 13 fml_fta_debug 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 18 Enable debug mode. 59
15420 0
15421 0 240 19 fml_fta_lw_new_fpid 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 64 Forcefully create new fpId directory for FTA light-weight stage. 59
15422 0
15423 0 241 15 fml_fta_use_inv 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 35 Use invariant in heavy weight step. 59
15424 0
15425 0 242 15 fml_fast_sanity 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 46 To enable faster sanity processing step of FTA 59
15426 0
15427 0 243 35 fml_overconstraint_bounded_analysis 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
15428 0
15429 0 244 35 fml_cov_line_cont_assign_as_covered 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
15430 0
15431 0 245 21 fml_svac_script_debug 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
15432 0
15433 0 246 17 fml_navigator_xml 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
15434 0
15435 0 247 26 fml_navigator_check_status 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 42 New check status for testing gui interface 59
15436 0
15437 0 248 29 fml_navigator_parallel_checks 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 32 Allow parallel navigator checks. 59
15438 0
15439 0 249 29 fml_navigator_allow_auto_save 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 64 Allow auto checkpointing while in the navigator. Off by default. 59
15440 0
15441 0 250 30 fml_navigator_conflict_warning 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 104 Print constraint conflicts warning for extending properties or different input scenarios (default true). 59
15442 0
15443 0 251 24 fml_navigator_allow_save 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 90 Hidden variable to allow support of save session while in a navigator task (default true). 59
15444 0
15445 0 252 26 fml_navigator_allow_fvtask 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 99 Hidden variable to allow support of switching to/from navigator tasks using fvtask (default false). 59
15446 0
15447 0 253 23 fml_promote_reset_goals 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 43 Promote reset goals when creating new task. 59
15448 0
15449 0 254 28 fml_perform_fault_activation 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
15450 0
15451 0 255 29 fml_perform_fault_propagation 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
15452 0
15453 0 256 17 fml_fta_enable_pa 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
15454 0
15455 0 257 17 fml_fta_enable_om 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
15456 0
15457 0 258 23 fml_enable_resume_depth 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
15458 0
15459 0 259 17 fml_enable_resume 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 75 Allow checking to resume from where the prior check stopped, when possible. 59
15460 0
15461 0 260 22 fml_fpv_enable_gui_cov 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
15462 0
15463 0 261 35 fml_cov_skip_support_set_extraction 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
15464 0
15465 0 262 21 dashboard_auto_submit 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 39 Automatically submit data to Dashboard. 59
15466 0
15467 0 263 23 fml_broadcast_task_data 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 69 Broadcast task and app data for checking commands on finish (hidden). 59
15468 0
15469 0 264 32 fml_switch_composite_merge_order 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 83 For composite traces, treat the formal fsdb as master and merge reset fsdb into it. 59
15470 0
15471 0 265 27 fml_inject_input_port_fault 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 41 Enable injection of faults at input port. 59
15472 0
15473 0 266 27 fml_inject_stuck_at_x_fault 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 36 Enable injection of StuckAtX faults. 59
15474 0
15475 0 267 28 fml_inject_synch_reset_fault 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 55 Enable injection of faults at synchronous reset blocks. 59
15476 0
15477 0 268 28 fml_add_sync_reset_attribute 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 92 Add simon attribute on synchronous reset signals. Must be specified prior to design compile. 59
15478 0
15479 0 269 25 fml_enable_initial_blocks 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 102 Enable support of initial blocks in rtl compile for formal. Must be specified prior to design compile. 59
15480 0
15481 0 270 18 fml_enable_ndmerge 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 79 Enable support of ndmerge in formal. Must be specified prior to design compile. 59
15482 0
15483 0 271 29 fml_enable_noskipsimmemmodels 0 1 0 0 1 1 -1 -1 0  0  0  -1 -1 109 Enable support of simon option -noSkipSimMemModels in formal. Must be specified prior to read_file/elaborate. 59
15484 0
15485 0 272 30 fml_enable_contfeedbacktolatch 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 94 Enable simon option -contFeedBackToLatch in formal. Must be specified prior to design compile. 59
15486 0
15487 0 273 25 fca_enable_feedback_latch 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 111 Enable simon option -contFeedBackToLatch in formal for coverage app. Must be specified prior to design compile. 59
15488 0
15489 0 274 19 fml_track_loc_reset 0 1 0 0 0 0 -1 -1 0  0  0  -1 -1 40 Track source locations for reset blocks. 59
15490 0
15491 0 275 24 fml_track_loc_reset_cond 0 1 0 0 0 0 -1 -1 0  0  0  -1 -1 44 Track source locations for reset conditions. 59
15492 0
15493 0 276 26 fml_track_loc_const_select 0 1 0 0 0 0 -1 -1 0  0  0  -1 -1 44 Track source locations for constant selects. 59
15494 0
15495 0 277 33 fml_import_fvdisable_covmode_task 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 63 Enables importing disabled coverage goals from parent COV task. 59
15496 0
15497 0 278 22 fml_frv_enable_appmode 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 38 Enables FRV app mode. Default is true. 59
15498 0
15499 0 279 22 fml_adaptive_licensing 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 60 Use adaptive licensing scheme (possible performance impact). 59
15500 0
15501 0 280 25 fml_cc_exact_struct_check 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 79 Enable structural check between src-dest based on exact path delay value/range. 59
15502 0
15503 0 281 23 fml_cc_struct_check_opt 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 154 Enable optimised structural checkDon't do word-level structural verification for same src-dest againDon't do structural verification for iso type lpccprop 59
15504 0
15505 0 282 23 fml_qual_fault_in_fcore 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 48 Enables FTA analysis only inside the formal core 59
15506 0
15507 0 283 19 fml_fta_high_effort 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
15508 0
15509 0 284 21 fml_fta_incr_run_mode 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
15510 0
15511 0 285 20 fml_fta_light_to_seq 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
15512 0
15513 0 286 26 fml_formal_core_on_the_fly 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 73 Enable formal core generation during check_fv for a subset of properties. 59
15514 0
15515 0 287 29 fml_formal_core_otf_all_goals 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 56 Enable formal core generation all goals or only asserts. 59
15516 0
15517 0 288 27 fml_formal_core_incremental 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 52 Enable incremental (bounded) formal core generation. 59
15518 0
15519 0 289 24 fml_formal_core_liveness 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 53 Enable formal core generation on liveness properties. 59
15520 0
15521 0 290 35 fml_formal_core_reduced_constraints 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 70 Enables reduced constraints computation during formal core generation. 59
15522 0
15523 0 291 26 formal_core_cov_functional 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 43 Enable new coverage flow from formal core.  59
15524 0
15525 0 292 16 fml_core_cov_unr 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 72 Show new coverage flow(functional analysis) from formal core as default. 59
15526 0
15527 0 293 22 fml_enable_fsv_appmode 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 38 Enables FSV app mode. Default is true. 59
15528 0
15529 0 294 10 fusa_debug 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 23 show FuSa debug output. 59
15530 0
15531 0 295 21 fusa_no_debug_logfile 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 38 Do not dump debug log file for backend 59
15532 0
15533 0 296 22 fml_enable_fxp_appmode 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 38 Enables FXP app mode. Default is true. 59
15534 0
15535 0 297 23 fml_enable_fusa_appmode 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 40 Enables FUSA app mode. Default is false. 59
15536 0
15537 0 298 28 fml_analyze_propagation_path 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 60 Enables the propagation path analysis for FSV and FXPs' cex. 59
15538 0
15539 0 299 22 fml_enable_dpv_appmode 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 39 Enables DPV app mode. Default is false. 59
15540 0
15541 0 300 21 fml_nox_reset_visible 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 94 Allow the NOX_RESET type properties to show in the reports. Default is false. (Internal Only). 59
15542 0
15543 0 301 20 fml_use_one_nox_prop 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 67 Use only one NOX_RESET property for all registers. (Internal Only). 59
15544 0
15545 0 302 23 fml_fxp_generate_called 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 92 A flag showing whether fxp_generate has been called since the last check_fv (Internal Only). 59
15546 0
15547 0 303 29 fml_fxp_nox_reset_star_issued 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 67 A flag indicating whether fxp_assume -nox -reset * has been issued. 59
15548 0
15549 0 304 28 fml_fxp_enable_auto_generate 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 103 A enabling flag for executing fxp_generate -auto in check_fv if fxp_generate has not been issued before 59
15550 0
15551 0 305 24 fxp_no_duplicate_asserts 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 95 Do not generate duplicated asserts in FXP for signals or part_selects which have been asserted. 59
15552 0
15553 0 306 20 fxp_use_fast_rewrite 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 25 Use fast rewrites for FXP 59
15554 0
15555 0 307 29 fxp_nox_reset_hidden_register 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 37 Create nox_reset for hidden_registers 59
15556 0
15557 0 308 26 fxp_compute_rootcause_auto 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 59 Compute the rootcause of falsified properties automatically 59
15558 0
15559 0 309 12 fml_lp_aware 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 36 Enable LP aware connectivity checks. 59
15560 0
15561 0 310 15 fml_lp_instr_on 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 124 Enable isolation and retention instrumentation with read_upf. Precondition: fml_lp_aware (LP aware connectivity) is enabled. 59
15562 0
15563 0 311 22 fml_lp_constraint_auto 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 100 When fml_lp_aware is enabled in the CC app, automatically generate the LP constraints with read_upf. 59
15564 0
15565 0 312 33 fml_cov_enable_strict_elfile_mode 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 54 Enables strict mode dumping of coverage exclusion file 59
15566 0
15567 0 313 17 fml_x_in_waveform 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 57 Additional option given to dfgsim to show X's in waveform 59
15568 0
15569 0 314 26 fml_enable_bbox_after_elab 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 48 Enable setting blackbox after reading in designs 59
15570 0
15571 0 315 17 fml_gen_rand_seed 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 88 Bug hunting effort mode will use machine date/time information to generate random seeds. 59
15572 0
15573 0 316 32 fml_delete_prop_density_cov_task 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
15574 0
15575 0 317 31 fml_enable_prop_density_cov_map 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 56 Enables mapping of property density to coverage database 59
15576 0
15577 0 318 28 fml_tautology_goal_as_proven 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 84 Enables marking goals which are tautology by design, as proven trivially by the tool 59
15578 0
15579 0 319 20 fml_cov_exclude_bbox 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 48 Excludes blackbox while saving coverage database 59
15580 0
15581 0 320 30 fml_stop_on_vacuous_constraint 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 41 Stop check if vacuous constraint is found 59
15582 0
15583 0 321 30 fml_stop_on_vacuous_constraint 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 62 Stop check if an unreachable witness for a constraint is found 59
15584 0
15585 0 322 25 fml_prop_result_timestamp 0 1 0 0 0 0 -1 -1 0  0  0  -1 -1 60 Include a timestamp in PROP_I_RESULT messages from check_fv. 59
15586 0
15587 0 323 24 fml_prop_info_use_msgmgr 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 135 Use MsgMgr for PROP_I_RESULT messages from check_fv.
Provides full message filtering and recording capabilities, at some overhead cost. 59
15588 0
15589 0 324 32 fml_struct_check_info_use_msgmgr 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 140 Use MsgMgr for STRUCT_CHECK_RESULT messages from load_cc.
Provides full message filtering and recording capabilities, at some overhead cost. 59
15590 0
15591 0 325 37 fml_enable_covers_in_prop_density_cov 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 59 Enables coverage mapping for SV covers for property density 59
15592 0
15593 0 326 17 fml_coi_reduction 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 103 Controls whether formal model is built only for cone-of-influence of properties, including constraints. 59
15594 0
15595 0 327 31 fml_coi_reduction_no_constraint 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 52 Exclude constraint in coi reduction. For debug only. 59
15596 0
15597 0 328 25 fml_merge_equiv_registers 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 92 Merge registers equivalent after reset during the model build. Disabled for SEQ/FXP/FSV/FUSA 59
15598 0
15599 0 329 32 fml_disconnect_multidriven_input 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 83 Disconnect undriven input ports that drive a multiply driven net. Default is false. 59
15600 0
15601 0 330 28 fml_allow_imm_assert_in_func 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 69 Enable the compiling of the immediate assertion in functions or tasks 59
15602 0
15603 0 331 31 fml_enable_utrans_failure_cache 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 40 Enable the cache for svac utrans failure 59
15604 0
15605 0 332 22 fml_svac_rewrite_clock 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 33 Enable the clock rewrite for svac 59
15606 0
15607 0 333 26 fml_svac_rewrite_dis_iff_x 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 48 Enable rewrite of disable iff condition for svac 59
15608 0
15609 0 334 22 fml_svac_bypass_simple 0 1 0 0 1 1 -1 -1 0  0  0  -1 -1 257 By default properties with clocks are compiled using the sva compiler.
  Setting this to true allows simple properties clocked on the posedge of clock to be instrumented directly.
  This allows compatibility with behavior in earlier releases. (default=true) 59
15610 0
15611 0 335 23 fml_fta_inject_priority 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 131 Gives precedence to the inject_fault switch specified with read_file and helps to override the certitude_config.cer file with that. 59
15612 0
15613 0 336 28 fml_cov_tgl_instr_on_the_fly 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 44 Instrument toggle coverage goals on the fly. 59
15614 0
15615 0 337 27 fml_fvdelete_always_save_db 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 77 Save the property database to disk after fvdelete, even without an active GUI 59
15616 0
15617 0 338 30 fml_disable_extend_quiet_trace 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 40 Disable quiet trace for extended traces. 59
15618 0
15619 0 339 24 fml_print_learn_lic_msgs 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
15620 0
15621 0 340 25 fml_cov_enable_branch_cov 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 47 Enable branch coverage when -cov all is passed. 59
15622 0
15623 0 341 28 fml_cov_exclude_missing_else 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 41 Exclude Missing_Else from Branch Coverage 59
15624 0
15625 0 342 29 fml_cov_enable_enum_in_struct 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 26 Enable Enums within struct 59
15626 0
15627 0 343 22 fml_cov_improved_fcore 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 49 Exclude StopNet parameer to improve FCORE Results 59
15628 0
15629 0 344 17 fml_cov_legacy_el 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 35 Enable Legacy Exclusion Saving Flow 59
15630 0
15631 0 345 22 fml_add_fsm_cov_to_fpv 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 42 Adding fsm Coverage Properties to FPV Task 59
15632 0
15633 0 346 21 fml_signoff_dashboard 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 41 Sets to true with compute_signoff command 59
15634 0
15635 0 347 19 cov_exclude_assumes 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 42 Excludes assumes in the coverage database. 59
15636 0
15637 0 348 22 cov_exclude_bb_signals 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 48 Automatically exclude blackbox signals in covdb. 59
15638 0
15639 0 349 21 fml_sss_enable_simple 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
15640 0
15641 0 350 33 fml_inject_deadassign_combo_fault 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 53 Enable injection of DeadAssign faults in combo block. 59
15642 0
15643 0 351 25 fml_send_propdb_on_update 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 82 Enable sending propDB changes as part of update stream in new Verdi property flow. 59
15644 0
15645 0 352 13 fml_pdc_trace 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 39 Enable tracing of PDC Output to stdout. 59
15646 0
15647 0 353 24 fml_pdc_overflow_to_file 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 59 Allow writing PDC overflow data to file rather than stream. 59
15648 0
15649 0 354 28 fml_enable_internal_net_aeps 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 57 Enable AEPs on internal nets, such as coverage registers. 59
15650 0
15651 0 355 32 fml_cov_tgl_signal_legacy_lookup 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 60 Enable the legacy lookup method for coverage toggle signals. 59
15652 0
15653 0 356 20 fml_fta_enable_cover 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 36 Honors cover properties in FTA flow. 59
15654 0
15655 0 357 28 fml_cov_tgl_handle_xinit_val 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 113 Enable a delay of 1 clock cycle while monitoring tgl coverage of sequentials with an 'x' value after reset state. 59
15656 0
15657 0 358 29 fml_fta_cover_sequential_flow 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 36 Honors cover properties in FTA flow. 59
15658 0
15659 0 359 29 fml_fca_enable_bad_code_check 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 151 Allow property filterting using "reason==simplication" which lists trivially uncoverable line and condition goals (found through simple logic rewrite). 59
15660 0
15661 0 360 18 fml_seq_x_func_map 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 40 Enable functional mapping for Xs in SEQ. 59
15662 0
15663 0 361 28 fml_seq_no_invalidate_result 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 32 Do not invalidate result in SEQ. 59
15664 0
15665 0 362 18 fml_grid_job_array 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 35 Enable job array in set_grid_usage. 59
15666 0
15667 0 363 28 fml_grid_navigator_job_array 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 49 Enable job array in set_grid_usage for navigator. 59
15668 0
15669 0 364 9 fml_cloud 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 26 Enable Cloud mode for grid 59
15670 0
15671 0 365 20 seq_latch_sequential 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 42 Insert latches for flip flops and latches. 59
15672 0
15673 0 366 26 fml_cov_par_block_analysis 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 72 Enables extraction and analysis of parent blocks for coverage debug flow 59
15674 0
15675 0 367 22 fca_fcore_after_branch 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 71 Enables extraction and analysis of after branch for coverage debug flow 59
15676 0
15677 0 368 20 fml_cov_signoff_flow 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 72 Set to true in coverage based signoff analysis like OA/BA or Formal core -1 59
15678 0
15679 0 370 26 fml_defer_property_compile 0 1 0 0 0 0 -1 -1 0  0  0  -1 -1 89 Defer compilation of incremental properties until sim/formal model build (default false). 59
15680 0
15681 0 371 27 fml_fta_par_app_high_effort 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 51 Enable high effort level for parent app run of FTA. 59
15682 0
15683 0 372 27 fml_cov_exclude_reset_block 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 46 Excludes reset block from coverage computation 59
15684 0
15685 0 373 22 fml_show_loop_analysis 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 62 Show combinational loop analysis during formal model creation. 59
15686 0
15687 0 374 15 fml_fdc_verbose 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 61 Show instrumented signals in combinational loop design check. 59
15688 0
15689 0 375 24 fml_treat_gclk_as_sysclk 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 54 Treat $global_clock as a system clock (default false). 59
15690 0
15691 0 376 20 fml_lp_aware_allapps 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 32 Allow fml_lp_aware for all apps. 59
15692 0
15693 0 377 25 fml_fta_improved_activate 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 53 Enable new activation flow of FTA for faster analysis 59
15694 0
15695 0 378 15 fml_cov_map_new 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 38 Enable coverage mapping of all signals 59
15696 0
15697 0 379 26 fml_check_raw_signal_write 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 81 Check if snipped or constant (write) signals are read after write signals in RTL. 59
15698 0
15699 0 380 21 fml_ignore_raw_signal 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 95 Ignore snip_driver or set_constant signals that are defined as read after write signals in RTL. 59
15700 0
15701 0 381 26 fml_allow_clocking_changes 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 87 Allow changing clocking after clock generation, and task based clock generator support. 59
15702 0
15703 0 382 29 fml_container_instrumentation 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 62 Instrument all properties and objects into a single container. 59
15704 0
15705 0 383 26 fv_enable_instr_name_cache 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 46 Use name cache for instrumentation name check. 59
15706 0
15707 0 384 35 fml_suppress_zero_depth_aep_failure 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 29 Suppress depth 0 AEP failures 59
15708 0
15709 0 385 17 fml_witness_relax 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 100 Relaxed requirements for the witness, to be used when a regular witness is infinite (default false). 59
15710 0
15711 0 386 21 fml_svac_tech_mapping 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 71 Enable tech mapping of (some) properties to automatons (default false). 59
15712 0
15713 0 387 26 fml_apply_reset_at_powerup 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 41 Apply reset to flops with Lp aware formal 59
15714 0
15715 0 388 17 fml_aep_new_instr 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 41 Enables improved instrumentation for AEP. 59
15716 0
15717 0 389 24 fml_cov_tgl_ignore_reset 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 79 Causes the application to ignore reset signals during toggle coverage analysis. 59
15718 0
15719 0 390 26 fml_cov_cg_consider_weight 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 184 Consider the weigth specification of coverpoint/cross while extracting goals.
No goals would be extracted for a coverpoint/cross having weight = 0, during covergroup coverage analysis. 59
15720 0
15721 0 391 17 fml_cov_x_support 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 44 Enables X-semantic support in Coverage flow. 59
15722 0
15723 0 392 20 fta_use_fast_rewrite 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 25 Use fast rewrites for FTA 59
15724 0
15725 0 393 21 fml_fta_fast_activate 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 34 Enable fast activation flow of FTA 59
15726 0
15727 0 394 19 fml_use_fast_cc_cov 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 41 Use the new high performance cc cov flow. 59
15728 0
15729 0 395 20 fta_infer_cov_status 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 102 Infers the coverage status of a line which has no fault injected  from the status of the parent block. 59
15730 0
15731 0 396 23 fml_x_detect_quiet_fast 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 53 Do quiet and fast x detection (enforced for cov app). 59
15732 0
15733 0 397 25 fml_x_detect_add_01_rails 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 50 Add extra 0/1 rails for more accurate x-detection. 59
15734 0
15735 0 398 28 fml_fta_enable_vacuity_check 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 27 Enable vacuity check in FTA 59
15736 0
15737 0 399 12 fml_svac_cse 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 83 Experimental: Perform Common Subexpression Elimination optimization (default true). 59
15738 0
15739 0 400 21 fml_svac_liveness_opt 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 69 Experimental: Perform Liveness automaton optimization (default true). 59
15740 0
15741 0 401 31 fml_svac_ignore_numstates_limit 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 78 Ignore the limit on number of generated states for a property (default false). 59
15742 0
15743 0 402 37 fml_svac_rewrite_async_reset_liveness 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 78 Do Clock-Rewrite for liveness property with asynchronous reset (default true). 59
15744 0
15745 0 403 28 fml_svac_enable_det_liveness 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 69 Enable generation of deterministic liveness automaton (default true). 59
15746 0
15747 0 404 30 fv_svac_funcprop_oldstyle_name 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 80 Use old naming style for property in function that includes line number in name. 59
15748 0
15749 0 405 22 fusa_enable_new_status 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 30 Enables new sff status in FuSa 59
15750 0
15751 0 406 24 fml_cov_tgl_fast_rewrite 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 56 Enables fast rewrite for toggle metric in coverage flow. 59
15752 0
15753 0 407 24 fml_lpf_reset_at_powerup 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 65 To reset sequential elements at power up in low power aware flow. 59
15754 0
15755 0 408 31 fml_new_cc_cov_enable_modelling 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 84 Enable the new modelling of the signals in the enable expression for compute_cc_cov. 59
15756 0
15757 0 409 23 fml_fta_enable_db_write 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 41 Enables FTA flow to write to certitudeDB. 59
15758 0
15759 0 410 22 fml_fvassume_constants 0 0 0 0 0 1 -1 -1 0  0  0  -1 -1 265 Build simple constant assumptions into the formal model.
  For performance, simple constant assumptions (e.g., fvassume -expr {signal == 0}) are built directly
  into the model. Set this to false to force such assumptions to be handled as normal solver constraints. 59
15760 0
15761 0 411 34 fml_enable_delay_property_checking 0 1 0 0 0 0 -1 -1 0  0  0  -1 -1 182 Enable the fml_delay_property_checking feature. The feature must be enabled at the point when
properties are read/created in order for fml_delay_property_checking to have any effect. 59
15762 0
15763 0 412 26 fml_inject_freeinput_fault 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 37 Enable injection of FreeInput faults. 59
15764 0
15765 0 413 26 fml_connectivity_cons_prop 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 71 Enable the constant propagation in the scope-wise connectivity analysis 59
15766 0
15767 0 414 22 fml_connectivity_snips 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 56 Enable the snips in the scope-wise connectivity analysis 59
15768 0
15769 0 415 30 fml_cov_cg_enable_per_instance 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 107 Enable the coverage option 'per_instance', even if this is not set explicitly in the covergroup definition. 59
15770 0
15771 0 416 24 fml_cov_overwrite_waiver 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 70 When true, disables automatic loading of waiver file in sign off flow. 59
15772 0
15773 0 417 18 fml_enable_fsm_ssd 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 44 When true, it will enable the fsm_ssd checks 59
15774 0
15775 0 418 26 fml_rfc_cc_full_complexity 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 103 Enables full complexity report for CC properties without considering src and enable as the stop points. 59
15776 0
15777 0 419 27 fml_cov_ignore_case_default 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 39 Ignores case default for line coverage. 59
15778 0
15779 0 420 36 fml_frv_enable_array_vendorextension 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 82 Enables support for the 'array' vendor extension in FRV app mode. Default is true. 59
15780 0
15781 0 421 35 fml_fvlp_powerdown_corrupt_seq_clks 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 33 Use clocks to corrupt flip flops. 59
15782 0
15783 0 422 36 fml_fvlp_powerdown_disable_seq_reset 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 54 Disable reset of sequential element during power down. 59
15784 0
15785 0 423 40 fml_fvlp_powerdown_corrupt_all_seq_elems 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 56 Corrupt all flip flops (otherwise, only boundary flops). 59
15786 0
15787 0 424 34 fml_fvlp_powerdown_corrupt_all_spa 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 69 Corrupt input pins with set_port_attributes (will disregard assumes). 59
15788 0
15789 0 425 37 fml_fvlp_debug_friendly_internal_nets 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 87 Use debug friendly internal net names (can cause massive slowdowns with large designs). 59
15790 0
15791 0 426 34 fml_fvlp_all_visible_internal_nets 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 48 Make all internal nets user visbile (for nWave). 59
15792 0
15793 0 427 29 fml_fvlp_ignore_string_params 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 82 Ignore string parameters for the bind_checker to reduce number of module variants. 59
15794 0
15795 0 428 25 fml_fvlp_qlpac_nlp_compat 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 69 Make the instance hierarchical name compatible between QLPAC and NLP. 59
15796 0
15797 0 429 19 fml_fvlp_all_pgpins 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 46 Use extra checks to dump all pg pins in nWave. 59
15798 0
15799 0 430 22 fml_fvlp_cc_post_instr 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 50 Go back to old flow where fvlp_add_cc is required. 59
15800 0
15801 0 431 31 fml_enable_post_fvlp_instrument 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 101 Postpone (cause skipping) of the instrumentation of isolation and retention policies during read_upf. 59
15802 0
15803 0 432 20 fml_fta_cov_new_flow 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 25 Enables new FTA COV flow. 59
15804 0
15805 0 433 36 fml_cov_exclusion_crossfeed_new_flow 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 67 Enables new VCS flow to handle the block when first line is assert. 59
15806 0
15807 0 434 22 fml_fta_enable_cluster 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 28 Enables FTA clustring model. 59
15808 0
15809 0 435 36 fml_enable_prop_density_cov_bittravs 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 58 Enables bit level traversal for property density coverage. 59
15810 0
15811 0 436 35 fml_enable_formal_core_cov_bittravs 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 53 Enables bit level traversal for formal core coverage. 59
15812 0
15813 0 437 28 fml_cov_cg_enable_zcov_debug 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 47 Enables debug messages from the Zcov component. 59
15814 0
15815 0 438 26 enable_const_prop_thru_seq 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 56 Enables the constant propagation through the sequentials 59
15816 0
15817 0 439 33 fml_enable_seqaig_based_signature 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 57 Compute signature of the formal model based on the seqAig 59
15818 0
15819 0 440 31 fml_abstract_arithop_with_const 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 65 Allow abstraction on arithmetic operators with constant operands. 59
15820 0
15821 0 441 26 fml_enable_signoff_bounded 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 35 Enables signoff on bounded results. 59
15822 0
15823 0 442 31 fml_enable_prop_density_for_frv 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 42 Enables property density for FRV app mode. 59
15824 0
15825 0 443 28 fml_lpcc_try_robust_get_info 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 120 For LP CC, try the legacy low power information extractor if the structural check fails to extract required information. 59
15826 0
15827 0 444 19 fml_aep_unique_name 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 40 Enables creation of unique names for AEP 59
15828 0
15829 0 445 27 fml_incremental_bind_bypass 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 147 Bypass adding all previous bind instances to bind_checker compiles. This will limit Verdi to showing only the last incremental bind. Default=false. 59
15830 0
15831 0 446 33 fml_incremental_bind_disable_copy 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 82 Disable copying from an existing hierscope for incremental binding. Default=false. 59
15832 0
15833 0 447 26 fml_incremental_bind_ports 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 96 Add port signals to VCS/Simon incremental module binds using bind_checker command. Default=true. 59
15834 0
15835 0 448 23 fml_bbox_clock_analysis 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 45 Enable the clock COI analysis for blackboxing 59
15836 0
15837 0 449 23 fml_bbox_reset_analysis 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 45 Enable the reset COI analysis for blackboxing 59
15838 0
15839 0 450 27 fml_bbox_use_const_internal 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 87 Use the set_constant delcared over a signal that is inside an instance to be blackboxed 59
15840 0
15841 0 451 17 fml_fta_inst_qual 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 50 Enables instance based fault qualification for FTA 59
15842 0
15843 0 452 27 fml_fta_move_unneeded_files 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 79 Move all unnecessary files of FTA to session log directory <session_name>/logs  59
15844 0
15845 0 453 24 fml_fta_constraint_check 0 1 0 0 0 0 -1 -1 0  0  0  -1 -1 71 Enable identification of constraints which are in the COI of the faults 59
15846 0
15847 0 454 25 seq_mapping_legacy_report 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 59 Enable legacy format report of report_seq_mappings command. 59
15848 0
15849 0 455 30 seq_skip_trivial_mem_abs_props 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 79 Enable skipping the trivially proven properties for compile memory abstractions 59
15850 0
15851 0 456 25 seq_pcfv_isomorphic_check 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 60 Do isomorphic check for clock tree properties in PC-FV flow. 59
15852 0
15853 0 457 26 fml_ignore_latch_retention 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 28 Ignore latches for retention 59
15854 0
15855 0 458 29 fml_enable_ret_generic_output 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 53 Enable UPF_GENERIC_OUTPUT (bitwise) for bind_checker. 59
15856 0
15857 0 459 28 fml_cov_cg_enable_new_naming 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 55 Enables new style naming for SV CG coverage properties. 59
15858 0
15859 0 460 19 fml_auto_clock_mode 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 35 Enable automatic clock inferencing. 59
15860 0
15861 0 461 19 fml_auto_reset_mode 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 35 Enable automatic reset inferencing. 59
15862 0
15863 0 462 33 fml_enable_sign_and_pack_in_types 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 57 Enable signedness and packing information in array types. 59
15864 0
15865 0 463 26 fml_enable_mos_transistors 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 55 Enable accurate handling of nmos/pmos/cmos transistors. 59
15866 0
15867 0 464 25 fml_enable_drive_strength 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 49 Enable drive strength support in formal modeling. 59
15868 0
15869 0 465 37 fml_enable_toplevel_inout_assumptions 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 75 Enable top-level/bbox inout assumptions that avoid multi-driven situations. 59
15870 0
15871 0 466 34 fml_enable_stability_constraint_ps 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 80 Enable support of env stability constraints for bit/part selects (default true). 59
15872 0
15873 0 467 32 fml_formal_stability_constraints 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 111 Enable support of formal stability constraints vs treating as environment stability constraints (default true). 59
15874 0
15875 0 468 22 fv_direct_env_equality 1 0 0 1 0 0 -1 -1 0  0  0  -1 -1 100 Beta 2022.06. Enable instrumentation of environment equality directly into the nldm (default false). 59
15876 0
15877 0 469 17 fml_fta_seq_debug 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 26 Enable FTA SEQ debug mode. 59
15878 0
15879 0 470 18 fml_fta_qual_setup 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 54 Enable user constraints automatically in FTA SEQ mode. 59
15880 0
15881 0 471 20 seq_use_new_rfc_flow 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 47 Enable new flow report of report_fv_complexity. 59
15882 0
15883 0 472 22 fml_signoff_auto_merge 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 102 Enable the auto merge flow in compute signoff where databases of effort levels are merged accordingly. 59
15884 0
15885 0 473 19 fusa_enable_pruning 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 23 Enables pruning in FuSa 59
15886 0
15887 0 474 34 seq_use_legacy_abstraction_mapping 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 42 Enable legacy flow of abstraction mapping. 59
15888 0
15889 0 475 19 fsv_enable_cond_tgl 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 53 Enable the toggle check for the condition expressions 59
15890 0
15891 0 476 19 fxp_enable_cond_tgl 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 53 Enable the toggle check for the condition expressions 59
15892 0
15893 0 477 19 fml_cov_vacuity_unr 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 30 Enable Vacuity unreachability. 59
15894 0
15895 0 478 21 fml_struct_array_free 0 1 0 0 0 0 -1 -1 0  0  0  -1 -1 138 Treat the struct array operator output as a free variable. By default the presence of a struct array operator will be treated as an error. 59
15896 0
15897 0 479 19 fsv_seq_prop_naming 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 44 Follow the property naming convention of SEQ 59
15898 0
15899 0 480 19 fxp_seq_prop_naming 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 44 Follow the property naming convention of SEQ 59
15900 0
15901 0 481 20 fusa_seq_prop_naming 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 44 Follow the property naming convention of SEQ 59
15902 0
15903 0 482 24 fusa_save_ignored_status 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 57 Add NA status when saving the faults which are not found. 59
15904 0
15905 0 483 20 fusa_legacy_sff_flow 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 36 Use fdb under the hood for sff flow. 59
15906 0
15907 0 484 25 fusa_orch_smart_with_seed 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 44 Use the seed approach in the FuSa smart orch 59
15908 0
15909 0 485 28 fml_lp_query_no_bit_blasting 0 1 0 0 0 0 -1 -1 0  0  0  -1 -1 68 To convert bit-blasted signals to word-level for retention elements. 59
15910 0
15911 0 486 32 fml_signoff_high_effort_fta_only 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 69 To only run FTA analysis when running high effort in compute_signoff. 59
15912 0
15913 0 487 34 fml_aep_trivial_continuous_xassign 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 64 To disable creation of trivial continuous AEPs of type x_assign. 59
15914 0
15915 0 488 26 fml_aep_enable_waiver_flow 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 30 To enable waiver flow for AEP. 59
15916 0
15917 0 489 22 seq_use_meta_reasoning 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 42 Use meta reasoning for result propagation. 59
15918 0
15919 0 490 19 seq_dcp_exclude_vwc 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 68 During decompose exclude the vacuity, witness, and cover properties. 59
15920 0
15921 0 491 20 seq_sm_b_timeout_inf 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 63 Make single b3 call infinite timeout in SEQ smart orchestration 59
15922 0
15923 0 492 16 seq_patch_use_mp 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 34 Use workers to patch traces in SEQ 59
15924 0
15925 0 493 19 seq_use_cpu_timeout 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 48 Use cpu time for timeout instead of elapsed time 59
15926 0
15927 0 494 17 fml_cov_hier_both 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 107 To consider -cm_hier file both from input coverage database and that specified with fml_cov_alt_hier_file . 59
15928 0
15929 0 495 39 fml_linearized_counter_jmp_within_range 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 77 Jumps in linearized counter abstraction mode to be within current range only. 59
15930 0
15931 0 496 30 fml_lp_buffer_behav_model_link 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 74 Link in behavioral model for 1 input 1 output cells that have no function. 59
15932 0
15933 0 497 29 fml_enable_coi_deadcode_check 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 47 Enables deadcode check in COI coverage analysis 59
15934 0
15935 0 498 20 fml_enable_lw_coi_oc 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 39 Enables light weight OC in COI analysis 59
15936 0
15937 0 499 31 fml_lpcc_enable_check_wo_policy 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 199 Allow connectivity checks with lpa_type=LPA_CLAMP0_EN/LPA_CLAMP1_EN/LPA_LATCH_EN without any ISO policy association. Isolation sense value is to be interpreted from attributes on the ISO/ELS libcell. 59
15938 0
15939 0 500 31 fml_lpcc_adjust_sense_wo_policy 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 180 For connectivity checks with lpa_type=LPA_CLAMP0_EN/LPA_CLAMP1_EN/LPA_LATCH_EN, adjust the  isolation sense value based on any negations appearing before the ISO/ELS libcell input. 59
15940 0
15941 0 501 34 fml_enable_fcore_cov_across_metric 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 54 Enables mapping of formal core coverage across metrics 59
15942 0
15943 0 502 29 fml_enable_fcore_cov_function 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 56 Enables mapping of formal core coverage in function body 59
15944 0
15945 0 503 26 fml_aep_waiver_flow_legacy 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 33 To enable aep legacy waiver flow. 59
15946 0
15947 0 504 25 fml_aep_waiver_flow_relax 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 32 To enable aep relax waiver flow. 59
15948 0
15949 0 505 23 fusa_multi_failure_mode 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 29 Enables multiple failure mode 59
15950 0
15951 0 506 29 fusa_process_transient_faults 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 38 Retrieve and process transient faults. 59
15952 0
15953 0 507 38 fml_rfc_disable_mem_detection_in_child 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 45 To disable memory detection in child modules. 59
15954 0
15955 0 508 26 fml_rfc_report_reset_state 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 78 To control reporting of reset state for objects in complexity report on verdi. 59
15956 0
15957 0 509 36 fml_rfc_enable_new_counter_detection 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 71 To enable detection and reporting of new counters in complexity report. 59
15958 0
15959 0 510 24 fml_cov_tgl_legacy_instr 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 77 Enables legacy mode of toggle coverage instrumentation for complex data types 59
15960 0
15961 0 511 28 fml_cc_cov_strip_escape_char 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 63 Enables the stripping of escape characters from property names. 59
15962 0
15963 0 512 20 fml_auto_scaling_abs 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 62 Enables abstraction of complex operators in auto scaling flow. 59
15964 0
15965 0 513 26 fml_auto_scaling_reduction 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 45 Enables model reduction in auto scaling flow. 59
15966 0
15967 0 514 18 fml_auto_scale_abs 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 60 Enables abstraction of complex operators in auto scale flow. 59
15968 0
15969 0 515 24 fml_auto_scale_reduction 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 43 Enables model reduction in auto scale flow. 59
15970 0
15971 0 516 28 fml_auto_scaling_tgl_rewrite 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 67 Enables toggle coverage instrumentation rewrite in auto scale flow. 59
15972 0
15973 0 517 31 fml_auto_scale_disable_parallel 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 48 Disables parallel processing in auto scale flow. 59
15974 0
15975 0 518 33 fml_report_fv_complexity_trav_opt 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 40 Enables specific traversal optimization. 59
15976 0
15977 0 519 20 fml_fta_limit_to_cov 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 64 Enabled faults only in lines where coverage properties are there 59
15978 0
15979 0 520 16 fml_cov_coi_flow 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 28 Enabled in COI coverage flow 59
15980 0
15981 0 521 21 fta_disable_clk_fault 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 29 Disables fault in clock logic 59
15982 0
15983 0 522 20 fta_seq_dbg_sub_inst 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 79 Enables generating checkers for doing observability analysisi at sub instances. 59
15984 0
15985 0 523 30 fusa_enable_clk_rst_structural 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 53 Enable FuSa structural analysis for clocks and resets 59
15986 0
15987 0 524 27 fml_aep_use_trailing_genblk 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 77 To enable use of trailing generate block name in the names of AEP properties. 59
15988 0
15989 0 525 34 fml_aep_enable_new_fsmcheck_naming 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 63 To enable extraction of FSM Checks with the new bind mechanism. 59
15990 0
15991 0 526 35 fml_aep_enable_unionlock_with_delay 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 87 To enable extraction of FSM Checks for Unionlock with delay in assumption by one cycle. 59
15992 0
15993 0 527 26 fml_cov_clear_reset_result 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 48 Clears reset property check results in COV flows 59
15994 0
15995 0 528 19 fml_cov_opt_replace 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 45 Replaces cov opt from vcs opt to vcs elab opt 59
15996 0
15997 0 529 20 fml_fta_skip_cm_hier 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 41 Skip considering cm_hier in FTA_SEQ flow. 59
15998 0
15999 0 530 32 fusa_multiple_fault_types_signal 0 1 0 0 1 1 -1 -1 0  0  0  -1 -1 73 Enable creating faults on same signal name when fault class is different. 59
16000 0
16001 0 531 28 fvlp_enable_lib_match_report 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 47 Generate the library match report for lib cell. 59
16002 0
16003 0 532 26 fvlp_enable_pst_constraint 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 28 Generate the pst constraint. 59
16004 0
16005 0 533 22 fvlp_check_combo_logic 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 58 Check the combinational logic for LPA_BASIC property path. 59
16006 0
16007 0 534 23 fml_report_profile_data 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 150 Report profiling information (CPU time, wall time, and peak memory) at specific steps.
false: Profiling turned off (default).
true: Profiling enabled. 59
16008 0
16009 0 535 21 fml_disable_nospecify 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 30 Disables the +nospecify switch 59
16010 0
16011 0 536 28 fvlp_enable_vacuity_creation 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 46 Enable the vacuity creation for LPCC property. 59
16012 0
16013 0 537 28 fvlp_enable_witness_creation 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 46 Enable the witness creation for LPCC property. 59
16014 0
16015 0 538 16 seq_use_apxtbdgt 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 33 Enable approximate budget for SEQ 59
16016 0
16017 0 539 19 seq_use_start_depth 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 51 Use established safe-depth for subsequent bmc calls 59
16018 0
16019 0 540 16 seq_bh_randomize 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 46 Randomize bughunting options in each iteration 59
16020 0
16021 0 541 20 seq_rotate_b_solvers 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 40 Rotate solvers in bmc timeout iterations 59
16022 0
16023 0 542 31 seq_grid_multi_constant_workers 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 50 Use constant number of workers in multi-grid setup 59
16024 0
16025 0 543 21 fml_fta_incr_activate 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 73 Activation analysis will be done even if FTA properties remain unchanged. 59
16026 0
16027 0 544 32 fta_check_fc_all_props_generated 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 67 Checks if formal core has been generated for all proven properties. 59
16028 0
16029 0 545 27 fml_fta_assume_without_expr 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 47 Supports modified fvassumes without expression. 59
16030 0
16031 0 546 17 fml_enable_svaext 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 33 Enables the -assert svaext switch 59
16032 0
16033 0 547 30 signoff_smart_detect_overwrite 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 146 Enable the feature that automatically detects if there have been any changes in the design to decide whether to re-use signoff analysis databases. 59
16034 0
16035 0 548 24 fml_cov_tgl_escaped_name 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 51 Instrument toggle coverage goals for escaped names. 59
16036 0
16037 0 549 27 fml_caching_save_on_the_fly 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 25 Save RMA Data on the fly. 59
16038 0
16039 0 550 31 fml_aep_enable_arith_oflow_1bit 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 72 To enable extraction of arith_oflow AEP properties for 1 bit LHS signal. 59
16040 0
16041 0 551 25 fvlp_disable_net_creation 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 44 Disable the net creation for pst constraint. 59
16042 0
16043 0 552 19 fml_proof_architect 0 1 0 0 0 0 -1 -1 0  0  0  -1 -1 23 Enable Proof Architect. 59
16044 0
16045 0 553 28 fusa_enable_error_no_clk_rst 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 60 Enable checking for the presence of clock and reset signals. 59
16046 0
16047 0 554 39 fusa_disable_bbox_fault_missing_warning 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 66 Disable printing a warning when fault is not found within the net. 59
16048 0
16049 0 555 14 fta_auto_scale 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 31 Enable auto scale flow for FTA. 59
16050 0
16051 0 556 14 fca_auto_scale 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 31 Enable auto scale flow for FCA. 59
16052 0
16053 0 557 22 seq_compute_debug_auto 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 50 Compute the Rootcause path of falsified properties 59
16054 0
16055 0 558 22 seq_use_abs_safe_depth 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 80 Use abstraction reported safe depth as start depth in iterative abstraction flow 59
16056 0
16057 0 559 23 fv_property_check_clock 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 121 Enable/disable a check that will warn if the clock of clocked properties is dependent on a non-clock input or free signal 59
16058 0
16059 0 560 25 fml_cov_tgl_unconn_as_unr 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 59 Used to classify unconnected toggle signals as uncoverable. 59
16060 0
16061 0 561 12 fta_fcore_na 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 55 Force formal core qualification on non_activated fauts. 59
16062 0
16063 0 562 25 fvlp_disable_xmr_creation 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 44 Disable the xmr creation for pst assign net. 59
16064 0
16065 0 563 19 fv_auto_sva_compile 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 57 Automatically add the -sva option to read_file/elaborate. 59
16066 0
16067 0 564 26 fml_bug_hunting_visualizer 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 39 Enables bug-hunting visualizer for FPV. 59
16068 0
16069 0 565 12 seq_rca_path 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 67 Compute the debug information of falsified properties automatically 59
16070 0
16071 0 566 19 seq_use_dev_engines 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 32 Enable engines under development 59
16072 0
16073 0 567 22 seq_force_e1_incrmode2 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 36 Force increment mode 2 for e1 engine 59
16074 0
16075 0 568 17 fv_enable_vcf_nxg 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 33 Enable command consistency mode.
 59
16076 0
16077 0 569 18 fca_save_user_test 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 42 Saves User test name in coverage database. 59
16078 0
16079 0 570 22 fusa_enable_primitives 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 59 Enables handling of primitive names in SFF/FDB in VCF-FuSa. 59
16080 0
16081 0 571 14 flp_pst_in_pnm 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 35 Dump power state tables in the PNM. 59
16082 0
16083 0 572 21 fca_auto_scale_export 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 76 Enables exporting of auto scale results of FCA from children to parent task. 59
16084 0
16085 0 573 14 fta_nxg_waiver 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 47 Enables next generation waiver support for FTA. 152 0 59
16086 1
16087 1 0 17 fml_cov_gen_trace 0 0 0 0 0 0 -1 -1 7 default 7 default 14 default on off -1 -1 412 Configures automatic trace generation for covered coverage goals when check_fv is run in FCA App (COV appmode) where a large number of targets can exist. In most FCA App flows like unreachability analysis, the "default" setting disables trace generation for performance considerations. Use the "on" and "off" settings explicitly to enable or disable trace generation for every covered coverage goal respectively. 59
16088 1
16089 1 1 26 fml_cov_llk_abstract_depth 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
16090 1
16091 1 2 25 fml_cov_llk_abstract_size 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
16092 1
16093 1 3 26 fml_cov_llk_base_abs_depth 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
16094 1
16095 1 4 25 fml_cov_llk_base_abs_size 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
16096 1
16097 1 5 22 fml_cov_llk_max_groups 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
16098 1
16099 1 6 21 fml_cov_llk_max_seeds 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
16100 1
16101 1 7 22 fml_cov_llk_max_states 1 0 0 0 0 0 -1 -1 2 20 2 20 0  -1 -1 49 Set maximum number of states in a livelock group. 59
16102 1
16103 1 8 22 fml_cov_llk_max_traces 1 0 0 0 0 0 -1 -1 1 1 1 1 0  -1 -1 51 Set maximum number of traces for livelock/deadlock. 59
16104 1
16105 1 9 24 fml_cov_llk_trace_enable 1 0 0 0 0 0 -1 -1 9 unlimited 9 unlimited 29 off low medium high unlimited -1 -1 33 Enables livelock/deadlock traces. 59
16106 1
16107 1 10 22 fml_cov_llk_trace_mode 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 29 Livelock/deadlock trace mode. 59
16108 1
16109 1 11 24 fml_cov_llk_reorder_mode 1 0 0 0 0 0 -1 -1 1 1 1 1 0  -1 -1 34 Livelock/deadlock reordering mode. 59
16110 1
16111 1 12 16 fml_cov_llk_mode 1 0 0 0 0 0 -1 -1 8 combined 8 combined 26 bug_hunting proof combined -1 -1 23 Livelock/deadlock mode. 59
16112 1
16113 1 13 14 fml_dump_aiger 1 0 0 0 0 0 -1 -1 4 null 4 null 0  -1 -1 0  59
16114 1
16115 1 14 19 fml_formal_strategy 1 0 0 0 0 0 -1 -1 8 balanced 8 balanced 33 balanced proof_mode bounded_proof -1 -1 0  59
16116 1
16117 1 15 15 fml_bh_save_dir 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
16118 1
16119 1 16 22 fml_cdpl_ipv6_override 1 1 0 0 0 0 -1 -1 7 default 7 default 17 default ipv4 ipv6 -1 -1 120 Controls CDPL usage of IPv4 vs IPv6.
Default use is set according to the vc_static_shell "-use_ipv6" commandline option. 59
16120 1
16121 1 17 13 fml_grid_type 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
16122 1
16123 1 18 16 fml_grid_control 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
16124 1
16125 1 19 12 fml_grid_dir 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
16126 1
16127 1 20 20 fml_grid_config_file 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
16128 1
16129 1 21 25 fml_grid_prefetch_timeout 0 0 0 0 0 0 -1 -1 2 1H 2 1H 0  -1 -1 107 Timeout for the number of workers to prefetch. Units in seconds(S), minutes(M) or hours(H) (e.g. 37M, 12H). 59
16130 1
16131 1 22 20 fml_backup_grid_type 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
16132 1
16133 1 23 23 fml_backup_grid_control 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
16134 1
16135 1 24 19 fml_backup_grid_dir 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
16136 1
16137 1 25 27 fml_backup_grid_config_file 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
16138 1
16139 1 26 23 fml_navigator_grid_type 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
16140 1
16141 1 27 26 fml_navigator_grid_control 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
16142 1
16143 1 28 22 fml_navigator_grid_dir 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
16144 1
16145 1 29 30 fml_navigator_grid_config_file 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
16146 1
16147 1 30 16 fml_cloud_config 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 36 Path to the cloud configuration file 59
16148 1
16149 1 31 19 fml_cur_worker_stat 1 0 0 0 0 0 -1 -1 2 NA 2 NA 0  -1 -1 0  59
16150 1
16151 1 32 11 fml_max_mem 0 0 0 0 0 0 -1 -1 3 8GB 3 8GB 0  -1 -1 109 Limit formal engines to approximately the specified virtual memory usage.
Units are GB or MB (12GB, 12000MB). 59
16152 1
16153 1 33 14 fml_bg_max_mem 1 0 0 0 0 0 -1 -1 3 8GB 3 8GB 0  -1 -1 128 Limit formal engines to approximately the specified virtual memory usage in the backup grid.
Units are GB or MB (12GB, 12000MB). 59
16154 1
16155 1 34 12 fml_max_time 0 0 0 0 0 0 -1 -1 3 12H 3 12H 0  -1 -1 129 Limit check_fv call to specified time. Negative time means no limit.
Units in seconds(S), minutes(M) or hours(H) (e.g. 37M, 12H). 59
16156 1
16157 1 35 23 fml_property_time_limit 0 0 0 0 0 0 -1 -1 2 -1 2 -1 0  -1 -1 142 Limit check_fv call per property to specified time. Negative time means no limit.
Units in seconds(S), minutes(M) or hours(H) (e.g. 37M, 12H). 59
16158 1
16159 1 36 17 debug_cc_max_time 0 0 0 0 0 0 -1 -1 2 1M 2 1M 0  -1 -1 129 Limit debug_cc call to specified time. Negative time means no limit.
Units in seconds(S), minutes(M) or hours(H) (e.g. 37M, 12H). 59
16160 1
16161 1 37 23 fml_progress_time_limit 0 0 0 0 0 0 -1 -1 3 -1H 3 -1H 0  -1 -1 142 Limit check_fv call to specified unproductive time. Negative time means no limit.
Units in seconds(S), minutes(M) or hours(H) (e.g. 37M, 12H). 59
16162 1
16163 1 38 14 fml_coi_method 0 0 0 0 0 0 -1 -1 20 scheduled_properties 20 scheduled_properties 35 scheduled_properties all_properties -1 -1 50 Limit check_fv to run all or scheduled properties. 59
16164 1
16165 1 39 14 fml_orc_tactic 0 0 0 0 0 0 -1 -1 10 prop_check 10 prop_check 0  -1 -1 62 The check_fv call will use the specified orchestration tactic. 59
16166 1
16167 1 40 15 fml_effort_data 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 62 The check_fv call will use the specified orchestration tactic. 59
16168 1
16169 1 41 22 fml_dynamic_orc_tactic 1 0 0 0 0 0 -1 -1 7 default 7 default 0  -1 -1 51 Variable to control dynamic orchestration features. 59
16170 1
16171 1 42 27 fml_navigator_display_msgid 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 85 Display the specified message id while in the Navigator as a pop-up when encountered. 59
16172 1
16173 1 43 26 fml_navigator_ignore_msgid 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 84 Ignore the specified message id while in a Navigator task (does not show in pop-up). 59
16174 1
16175 1 44 20 fml_quiet_trace_mode 1 0 0 0 0 0 -1 -1 7 default 7 default 0  -1 -1 55 Which quiet-trace algorithm to use.  default or unroll. 59
16176 1
16177 1 45 25 fml_prop_result_verbosity 0 1 0 0 0 0 -1 -1 7 changed 7 changed 22 none converged changed -1 -1 97 Verbosity for check_fv PROP_I_RESULT messages: None, property convergences, or all status changes 59
16178 1
16179 1 46 9 seq_map_x 1 0 0 0 0 0 -1 -1 4 none 4 none 28 none zero one bestmatch safe -1 -1 38 Internal Var to track is map X enabled 59
16180 1
16181 1 47 14 seq_map_x_curr 1 0 0 0 0 0 -1 -1 4 none 4 none 28 none zero one bestmatch safe -1 -1 38 Internal Var to track is map X enabled 59
16182 1
16183 1 48 9 seq_map_u 1 0 0 0 0 0 -1 -1 4 none 4 none 28 none zero one bestmatch safe -1 -1 45 Internal Var to track is map undriven enabled 59
16184 1
16185 1 49 14 seq_map_u_curr 1 0 0 0 0 0 -1 -1 4 none 4 none 28 none zero one bestmatch safe -1 -1 45 Internal Var to track is map undriven enabled 59
16186 1
16187 1 50 28 seq_custom_solve_script_file 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 48 Provides a file name with custom recipe for SEQ. 59
16188 1
16189 1 51 16 seq_flow_version 1 0 0 0 0 0 -1 -1 2 v3 2 v3 11 v1 v2 v3 v4 -1 -1 46 Controls the version of the SEQ orchestration. 59
16190 1
16191 1 52 16 seq_grid_options 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 30 Provides grid options for SEQ. 59
16192 1
16193 1 53 18 seq_grid_copy_logs 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 22 Copy logs from workers 59
16194 1
16195 1 54 15 seq_sim_options 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 45 Provides options to simulation in SEQ recipe. 59
16196 1
16197 1 55 18 seq_solver_options 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 42 Provides options to solvers in SEQ recipe. 59
16198 1
16199 1 56 25 seq_decompose_save_prefix 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
16200 1
16201 1 57 23 seq_decompose_save_path 1 0 0 0 0 0 -1 -1 1 . 1 . 0  -1 -1 0  59
16202 1
16203 1 58 12 seq_prop_app 1 0 0 0 0 0 -1 -1 2 fv 2 fv 6 fv seq -1 -1 0  59
16204 1
16205 1 59 13 seq_flow_type 1 0 0 0 0 0 -1 -1 5 split 5 split 18 normal split phase -1 -1 0  59
16206 1
16207 1 60 15 seq_prev_recipe 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
16208 1
16209 1 61 17 dashboard_project 1 1 0 0 0 0 -1 -1 10 defaultPrj 10 defaultPrj 0  -1 -1 37 The project name for Formal Dashboard 59
16210 1
16211 1 62 15 dashboard_block 1 1 0 0 0 0 -1 -1 10 defaultBlk 10 defaultBlk 0  -1 -1 35 The block name for Formal Dashboard 59
16212 1
16213 1 63 16 dashboard_design 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 36 The design name for Formal Dashboard 59
16214 1
16215 1 64 16 fsv_flow_version 1 0 0 0 0 0 -1 -1 2 v3 2 v3 8 v1 v2 v3 -1 -1 46 Controls the version of the FSV orchestration. 59
16216 1
16217 1 65 16 fxp_flow_version 1 0 0 0 0 0 -1 -1 2 v3 2 v3 8 v1 v2 v3 -1 -1 46 Controls the version of the FXP orchestration. 59
16218 1
16219 1 66 17 fusa_flow_version 1 0 0 0 0 0 -1 -1 2 v3 2 v3 8 v1 v2 v3 -1 -1 47 Controls the version of the FuSa orchestration. 59
16220 1
16221 1 67 13 fusa_run_mode 0 0 0 0 0 0 -1 -1 10 structural 10 structural 33 structural control observe detect -1 -1 34 Determines the FuSa checking mode. 59
16222 1
16223 1 68 21 fusa_structural_point 1 0 0 0 0 0 -1 -1 7 observe 7 observe 25 observe detect structural -1 -1 40 Controls the way Fusa Structural is run. 59
16224 1
16225 1 69 10 fml_effort 0 0 0 0 0 0 -1 -1 7 default 7 default 60 default easy high bounded bug_hunting no_decompose_expensive -1 -1 44 Specifies formal orchestration effort level. 59
16226 1
16227 1 70 12 fml_orc_eval 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 41 Debug command for FV backend to evaluate. 59
16228 1
16229 1 71 27 fml_export_eprediction_data 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 39 Location to save profiling information. 59
16230 1
16231 1 72 23 fml_cc_structural_check 0 0 0 0 0 0 -1 -1 4 path 4 path 14 path none full -1 -1 285 Control the structural check in connectivity checks.
   none - switch off the structural traversal.
   full - structural traversal for enable-destination path as well as the source-destination path.
   path - this is default. It will check for the source-destination path connectivity. 59
16232 1
16233 1 73 19 fml_cc_check_prefix 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 66 Control the check name in connectivity checks by adding a prefix.
 59
16234 1
16235 1 74 14 fml_old_server 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 50 the name of yoda server for caching and dashboard. 59
16236 1
16237 1 75 21 fml_caching_s3_bucket 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 46 Configure the S3 bucket to be used for caching 59
16238 1
16239 1 76 21 fml_caching_extra_key 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 35 the extra key for database storage. 59
16240 1
16241 1 77 22 fml_caching_local_save 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 25 directory for local save. 59
16242 1
16243 1 78 23 fml_caching_local_reuse 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 26 directory for local reuse. 59
16244 1
16245 1 79 20 fml_effort_switch_to 1 0 0 0 0 0 -1 -1 0  0  25 bughunting high discovery -1 -1 58 To which effort level to switch from current effort level. 59
16246 1
16247 1 80 26 fml_lp_constraint_strategy 1 0 0 0 0 0 -1 -1 7 disable 7 disable 14 enable disable -1 -1 72 LP constraints will try to neutralize the isolation and retention cells. 59
16248 1
16249 1 81 24 fml_hier_instance_prefix 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 38 instance path name w.r.t. root module. 59
16250 1
16251 1 82 29 fml_impl_hier_instance_prefix 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 45 instance path name w.r.t. root module (impl). 59
16252 1
16253 1 83 23 seq_map_array_delimiter 1 0 0 0 0 0 -1 -1 3 []_ 3 []_ 0  -1 -1 15 array delimiter 59
16254 1
16255 1 84 23 seq_map_file_auto_regex 1 0 0 0 0 0 -1 -1 25 \[([a-zA-Z]+[^][]*)\] .\1 25 \[([a-zA-Z]+[^][]*)\] .\1 0  -1 -1 40 automatic renaming rule for mapping file 59
16256 1
16257 1 85 22 fml_max_time_per_fault 0 0 0 0 0 0 -1 -1 3 12H 3 12H 0  -1 -1 164 Limit time of exploration of each fault in high effort to specified time. Negative time means no limit.
Units in seconds(S), minutes(M) or hours(H) (e.g. 37M, 12H). 59
16258 1
16259 1 86 20 fml_fta_flow_version 1 0 0 0 0 0 -1 -1 2 v3 2 v3 0  -1 -1 32 FTA flow version - v1, v2 and v3 59
16260 1
16261 1 87 17 fml_fta_run_state 1 0 0 0 0 0 -1 -1 3 all 3 all 13 lw all LW ALL -1 -1 36 Controls the states to be run in FTA 59
16262 1
16263 1 88 26 fml_fta_lightweight_recipe 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 31 Lightweight recipe for FTA flow 59
16264 1
16265 1 89 24 fml_trace_explore_glopts 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 50 Internal. Pass options for Galil in trace explore. 59
16266 1
16267 1 90 30 fml_cov_exclude_unr_from_score 1 0 0 0 0 0 -1 -1 7 default 7 default 0  -1 -1 58 Excludes unreachable coverage goals from score computation 59
16268 1
16269 1 91 31 fml_cov_score_computation_scope 1 0 0 0 0 0 -1 -1 7 default 7 default 0  -1 -1 41 Sets scope for coverage score computation 59
16270 1
16271 1 92 34 fml_fta_enable_const_prop_activate 1 0 0 0 0 0 -1 -1 7 default 7 default 0  -1 -1 76 Enables constant propagation during structural analysis for fault activation 59
16272 1
16273 1 93 16 fpv_flow_version 1 0 0 0 0 0 -1 -1 2 v6 2 v6 17 v1 v2 v3 v4 v5 v6 -1 -1 46 Controls the version of the FPV orchestration. 59
16274 1
16275 1 94 19 fpv_bh_flow_version 1 0 0 0 0 0 -1 -1 2 v2 2 v2 5 v1 v2 -1 -1 58 Controls the version of the FPV bug-hunting orchestration. 59
16276 1
16277 1 95 12 fml_orc_mode 1 0 0 0 0 0 -1 -1 7 default 7 default 18 aggressive default -1 -1 47 Controls the strategy of the FPV orchestration. 59
16278 1
16279 1 96 16 frv_flow_version 1 0 0 0 0 0 -1 -1 2 v3 2 v3 11 v2 v3 v4 v5 -1 -1 46 Controls the version of the FRV orchestration. 59
16280 1
16281 1 97 15 cc_flow_version 1 0 0 0 0 0 -1 -1 2 v3 2 v3 8 v2 v3 v4 -1 -1 45 Controls the version of the CC orchestration. 59
16282 1
16283 1 98 16 fca_flow_version 1 0 0 0 0 0 -1 -1 2 v3 2 v3 8 v1 v2 v3 -1 -1 46 Controls the version of the FCA orchestration. 59
16284 1
16285 1 99 21 fusa_fca_flow_version 1 0 0 0 0 0 -1 -1 2 v3 2 v3 8 v1 v2 v3 -1 -1 76 Controls the version of FCA orchestration used in FUSA controllability flow. 59
16286 1
16287 1 100 24 formal_core_flow_version 1 0 0 0 0 0 -1 -1 2 v2 2 v2 8 v1 v2 v3 -1 -1 54 Controls the version of the formal core orchestration. 59
16288 1
16289 1 101 23 fml_lpf_power_signalset 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 61 <Power Domain Name>,<Power Down Signal> colon separated list. 59
16290 1
16291 1 102 21 fml_cov_alt_hier_file 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 148 Supplies tool with an alternate path for the hier_file to be procesed when fml_cov_override_db_opt is false and simulation hier file is inaccesible. 59
16292 1
16293 1 103 16 fml_license_mode 0 1 0 0 0 0 -1 -1 9 fml_elite 6 fml_fv 35 fml_fv fml_ultra fml_base fml_elite -1 -1 20 Formal license mode. 59
16294 1
16295 1 104 27 fml_incr_bind_simon_options 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 95 Allow passing a simon option file during incremental bind in add_sva_property and bind_checker. 59
16296 1
16297 1 105 15 seq_latch_scope 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 42 Seq latch scope for latch instrumentation. 59
16298 1
16299 1 106 28 fml_property_extension_clock 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 159 Clock override to be used for property extension (default is property clock). This must be a user specified clock signal created with the create_clock command. 59
16300 1
16301 1 107 23 fml_lp_query_prefix_top 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 80 String to be prefixed before the top in the output of lp related query commands. 59
16302 1
16303 1 108 24 fml_lp_query_replace_top 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 65 String to replace top in the output of lp related query commands. 59
16304 1
16305 1 109 14 fml_enable_abs 0 0 0 0 0 0 -1 -1 7 default 7 default 0  -1 -1 30 Enables automatic abstraction. 59
16306 1
16307 1 110 33 fml_delay_property_checking_clock 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 113 Clock to be used with fml_delay_property_checking. If unspecified, the formal reference clock is used by default. 59
16308 1
16309 1 111 25 fml_cond_proven_status_on 0 0 0 0 0 0 -1 -1 3 off 3 off 19 off vacuity witness -1 -1 240 Enables 'conditionally proven' property status.
'off' - disabled
'vacuity' - 'non_vacuous' vacuity status is required for 'proven' overall property status
'witness' - 'covered' witness status is required for 'proven' overall property status 59
16310 1
16311 1 112 28 fml_cc_proven_vacuity_status 0 0 0 0 0 0 -1 -1 12 inconclusive 12 inconclusive 38 inconclusive nonvacuous condnonvacuous -1 -1 67 Allows user to configure proven vacuity status on abstracted model. 59
16312 1
16313 1 113 27 fml_parent_signoff_fpv_task 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 64 Sets the parent FPV task from where compute_signoff was invoked. 59
16314 1
16315 1 114 22 fusa_no_progress_limit 0 0 0 0 0 0 -1 -1 2 -1 2 -1 0  -1 -1 155 Skip fault if there is no progress for the specified time limit. Negative time means no limit.
Units in seconds(S), minutes(M) or hours(H) (e.g. 37M, 12H). 59
16316 1
16317 1 115 21 seq_no_progress_limit 0 0 0 0 0 0 -1 -1 2 -1 2 -1 0  -1 -1 155 Skip proof if there is no progress for the specified time limit. Negative time means no limit.
Units in seconds(S), minutes(M) or hours(H) (e.g. 37M, 12H). 59
16318 1
16319 1 116 24 fusa_default_post_recipe 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 55 A post sub-recipe to try after original default recipe. 59
16320 1
16321 1 117 20 seq_use_bit_rewrites 1 0 0 0 0 0 -1 -1 4 none 4 none 25 none def med heavy expert -1 -1 34 Type of bit rewrites to use in SEQ 59
16322 1
16323 1 118 20 seq_ubh_bit_rewrites 1 0 0 0 0 0 -1 -1 4 none 4 none 25 none def med heavy expert -1 -1 38 Type of rewrites to use for UBH in SEQ 59
16324 1
16325 1 119 15 seq_base_solver 1 0 0 0 0 0 -1 -1 4 orig 4 orig 45 orig heavy bughunter okm_7 okm_7u expert ext2 -1 -1 25 Base solver to use in SEQ 59
16326 1
16327 1 120 19 seq_ubh_base_solver 1 0 0 0 0 0 -1 -1 5 heavy 5 heavy 45 orig heavy bughunter okm_7 okm_7u expert ext2 -1 -1 33 Base solver to use for UBH in SEQ 59
16328 1
16329 1 121 12 seq_ubh_mode 1 0 0 0 0 0 -1 -1 4 high 4 high 20 none low high oracle -1 -1 38 Upfront bug hunting mode to use in SEQ 59
16330 1
16331 1 122 15 seq_ubh_timeout 1 0 0 0 0 0 -1 -1 2 1H 2 1H 0  -1 -1 100 Time limit for SEQ upfront bug hunting.
Units in seconds(S), minutes(M) or hours(H) (e.g. 37M, 12H). 59
16332 1
16333 1 123 22 seq_ubh_approx_timeout 1 0 0 0 0 0 -1 -1 3 17M 3 17M 0  -1 -1 117 Approx Time limit per cycle for SEQ upfront bug hunting.
Units in seconds(S), minutes(M) or hours(H) (e.g. 37M, 12H). 59
16334 1
16335 1 124 14 seq_bh_options 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 42 Options for bug hunting engines in SEQ App 59
16336 1
16337 1 125 17 seq_cg_ref_prefix 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 41 Set the reference prefix for clock gating 59
16338 1
16339 1 126 15 seq_bh_hit_type 1 0 0 0 0 0 -1 -1 7 longest 7 longest 14 longest random -1 -1 41 Bughunting counter example trace hit type 59
16340 1
16341 1 127 22 fml_fta_alt_config_dir 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 107 Specify alternate directory path from where to pick up certitude_config.cer, certitude_hdl_files.cer files. 59
16342 1
16343 1 128 12 fusa_fcc_opt 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 76 Specify options to be passed with Fault Campaign Compiler for SFF based flow 59
16344 1
16345 1 129 29 fml_cov_signoff_analysis_type 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 115 Sets the current analysis type so that the appropriate anotations can be saved in the respective coverage database. 59
16346 1
16347 1 130 18 fml_lw_coi_oc_time 1 0 0 0 0 0 -1 -1 2 5M 2 5M 0  -1 -1 153 Limit deadcode analysis during COI analysis to specified time. Negative time means no limit.
Units in seconds(S), minutes(M) or hours(H) (e.g. 37M, 12H). 59
16348 1
16349 1 131 26 fml_cov_auto_scaling_level 1 0 0 0 0 0 -1 -1 7 default 7 default 0  -1 -1 80 Enables automatic scaling up of COV app. Supported levels are low, default, high 59
16350 1
16351 1 132 19 fta_max_proven_time 1 0 0 0 0 0 -1 -1 3 12H 3 12H 0  -1 -1 119 Limit time of exploration of proven FPV properties in FTA.
Units in seconds(S), minutes(M) or hours(H) (e.g. 37M, 12H). 59
16352 1
16353 1 133 20 fta_max_inconcl_time 1 0 0 0 0 0 -1 -1 3 24H 3 24H 0  -1 -1 125 Limit time of exploration of inconclusive FPV properties in FTA.
Units in seconds(S), minutes(M) or hours(H) (e.g. 37M, 12H). 59
16354 1
16355 1 134 16 fta_seq_dbg_inst 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 80 Instance(s) to be used for generating checkers for doing observability analysis. 59
16356 1
16357 1 135 24 fusa_engine_timeout_list 1 0 0 0 0 0 -1 -1 12 300 900 1800 12 300 900 1800 0  -1 -1 66 Specify the timeout list for the FuSa engines in the flow mode v3. 59
16358 1
16359 1 136 14 fv_waivers_dir 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 34 Keeping backup of all waiver files 59
16360 1
16361 1 137 22 fvorc_s6_time_per_call 1 0 0 0 0 0 -1 -1 4 120S 4 120S 0  -1 -1 131 Limit userorc s6 call to specified time. Negative time means no limit.
Units in seconds(S), minutes(M) or hours(H) (e.g. 37M, 12H). 59
16362 1
16363 1 138 24 fvorc_s6_length_per_call 1 0 0 0 0 0 -1 -1 2 10 2 10 0  -1 -1 55 Call userorc s6 on traces greater than specified length 59
16364 1
16365 1 139 18 fvorc_effort_order 1 0 0 0 0 0 -1 -1 3 seq 3 seq 0  -1 -1 54 Order of execution of userorc and the specified effort 59
16366 1
16367 1 140 26 fvorc_include_effort_level 1 0 0 0 0 0 -1 -1 5 false 5 false 0  -1 -1 35 Include effort level to the userorc 59
16368 1
16369 1 141 26 fml_enable_auto_concurrent 0 1 0 0 0 0 -1 -1 0  0  0  -1 -1 393 If turned on, automatically convert immediate properties of the usage specified to concurrent properties based on the reference clock.
Options are 'default', 'all' or a space-separated list of 'assert', 'assume', and/or 'cover' such as 'assume cover'. 'default' is 'assert cover'.
Applied globally when the formal model is built.
See 'fvedit -concurrent' and 'fvedit -immediate_to_concurrent'. 59
16370 1
16371 1 142 18 fusa_save_fdb_incr 1 1 0 0 0 0 -1 -1 2 1H 2 1H 0  -1 -1 145 Saves results incrementally in FDB when Formal analysis is ongoing.
Units in minutes(M) or hours(H) (e.g. 10M, 12H). Minimum value should be 10M. 59
16372 1
16373 1 143 18 fca_incr_excl_time 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 81 Controls the timestamp to call save exclusion functionality in incremental mode.  59
16374 1
16375 1 144 15 fml_signoff_dir 1 0 0 0 0 0 -1 -1 14 vcf_signoff_db 14 vcf_signoff_db 0  -1 -1 59 Stores the value of the signoff_db option to signoff_check. 59
16376 1
16377 1 145 20 fta_auto_scale_level 1 0 0 0 0 0 -1 -1 7 default 7 default 12 default high -1 -1 38 Specifies FTA auto_scale effort level. 59
16378 1
16379 1 146 20 fca_on_the_fly_model 1 0 0 0 0 0 -1 -1 2 v1 2 v1 0  -1 -1 37 FCA on the fly model version - v1, v2 59
16380 1
16381 1 147 20 fta_fault_effort_low 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 47 FTA fault set to be instrumented in low effort. 59
16382 1
16383 1 148 20 fta_fault_effort_med 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 50 FTA fault set to be instrumented in medium effort. 59
16384 1
16385 1 149 21 fta_fault_effort_high 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 48 FTA fault set to be instrumented in high effort. 59
16386 1
16387 1 150 17 fv_debug_save_dir 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 38 directory to save orc_perf_debug data. 59
16388 1
16389 1 151 18 seq_e6_base_solver 1 0 0 0 0 0 -1 -1 5 heavy 5 heavy 45 orig heavy bughunter okm_7 okm_7u expert ext2 -1 -1 25 Base solver for e6 engine 187 0 59
16390 2
16391 2 0 24 fml_conflict_check_depth 0 0 0 0 0 0 2 2 0  0  0  -1 -1 53 Check for conflicting constraints upto a given depth. 59
16392 2
16393 2 1 30 fml_cc_separate_inout_handling 1 0 0 0 0 0 2 2 0  0  0  0 2 181 0 - old flow with 1 CC graph for all src/dest signals1 - separate CC graphs for each inout src/dest signal + 1 for others2 - 1 CC graph for all inout src/dest signals + 1 for others 59
16394 2
16395 2 2 29 fml_cc_snip_source_and_enable 1 0 0 0 0 0 1 1 0  0  0  0 2 106 0 - old flow with NO snipping1 - Snip source for each property2 - Snip source and enable for each property 59
16396 2
16397 2 3 27 fml_multi_path_flow_version 1 0 0 0 0 0 0 0 0  0  0  0 1 53 0 - old flow using nldm1 - New flow using boost graph 59
16398 2
16399 2 4 28 fml_skip_lower_depth_msg_ext 1 0 0 0 0 0 3 3 0  0  0  0 3 183 When 1, do not send BMC_DEPTH messages to tw client if any higher depth message already sent. When 2, combine proven, falsified and solvetime messages at the end. When 3, both enabled 59
16400 2
16401 2 5 32 fml_progress_db_reduce_msg_level 1 0 0 0 0 0 0 0 0  0  0  0 15 531 Control which messages to store in progress reporting DB. It is treated as a bit-vector.  Value 0 (all bits 0) - allow all messages Bit 1 set - disallow all messages.  Bit 2 set - disallow job related messages. report_fml_jobs will not work Bit 3 set - disallow engine related messages. report_fml_engines will not work. Successful engine will not be tracked in propDB/GUI. Depth vs time graphs wont be available. Bit 4 set - disallow host related messages. report_fml_hosts will not work. Grid worker graphs will not be available. 59
16402 2
16403 2 6 23 fml_deadend_check_depth 0 0 0 0 0 0 50 50 0  0  0  -1 -1 86 Control the max depth for a deadend, that is, do not report deadends of longer length. 59
16404 2
16405 2 7 24 fml_jobs_alert_threshold 0 0 0 0 0 0 30 30 0  0  0  0 100 52 Threshold to control printing of job alert messages. 59
16406 2
16407 2 8 28 fml_jobs_alert_init_num_jobs 1 0 0 0 0 0 8 8 0  0  0  1 2147483647 73 Number of completed jobs at which we start checking for alert situations. 59
16408 2
16409 2 9 19 fml_cc_autobbox_log 0 0 0 0 0 0 0 0 0  0  0  0 3 388 Auto Black Box logging level0 - No Debug Logs1 - Module level log. cc_modules.txt and cc_bbox_modules.txt are dumped2 - Module and instance level log. cc_modules.txt, cc_bbox_modules.txt,cc_instances.txt and cc_bbox_instancees.txt are dumped3 - Module, instance and signal level log. cc_modules.txt, cc_bbox_modules.txt,cc_instances.txt, cc_bbox_instances.txt and cc_signal.txt are dumped 59
16410 2
16411 2 10 28 fml_cc_extraction_batch_size 1 0 0 0 0 0 0 0 0  0  0  0 2147483647 346 Break sources and destinations in groups to extract connections incrementallyControl the number of source destination pairs to run at once0 - Run all connection extractions at once'n' - Split connection extraction in groups of n source X total destination pairs in case of collections or instances and n 1 X 1 source destination pairs for signals 59
16412 2
16413 2 11 19 fml_bughunting_mode 1 0 0 0 0 0 0 0 0  0  0  0 10 60 The handle to control different modes of bug hunting effort. 59
16414 2
16415 2 12 19 fml_bh_display_path 1 0 0 0 0 0 0 0 0  0  0  0 1 35 Display path in bug hunting reports 59
16416 2
16417 2 13 20 fml_bh_display_phase 1 0 0 0 0 0 20 20 0  0  0  -1 2147483647 74 Display selected hits whose phase is greater than equal to specified phase 59
16418 2
16419 2 14 11 fml_he_mode 1 0 0 0 0 0 0 0 0  0  0  0 100 53 The handle to control different modes of high effort. 59
16420 2
16421 2 15 21 worker_script_version 1 0 0 0 0 0 0 0 0  0  0  0 2 39 Version of script that invokes workers. 59
16422 2
16423 2 16 12 gridmem_mode 1 0 0 0 0 0 1 1 0  0  0  0 100 63 Control orchestration of multiple grids with increasing memory. 59
16424 2
16425 2 17 12 fml_vwr_mode 1 0 0 0 0 0 -1 -1 0  0  0  -1 31 76 The handle to specify which vacuity and witness inference rules are enabled. 59
16426 2
16427 2 18 17 fml_learn_verbose 1 0 0 0 0 0 0 0 0  0  0  0 10 65 Controls the verbocity of messages during check_fv in learn mode. 59
16428 2
16429 2 19 23 fml_caching_inv_handler 1 0 0 0 0 0 1 1 0  0  0  0 1 78 Different modes of invariant handling in RMA. Possible values 0, 1. Default 0. 59
16430 2
16431 2 20 19 fml_upfront_timeout 1 0 0 0 0 0 1 1 0  0  0  -1 10000 57 The timeout to use to wait for workers when a run starts. 59
16432 2
16433 2 21 12 fml_apt_mode 1 0 0 0 0 0 0 0 0  0  0  0 2147483647 61 Set apt mode to select backend heuristic (0-2^31). Default 0. 59
16434 2
16435 2 22 12 fml_oct_mode 1 0 0 0 0 0 1977 1977 0  0  0  0 2047 84 Set oct mode to select backend heuristic with octopus solver (0-2047). Default 1977. 59
16436 2
16437 2 23 13 fml_oct_point 1 0 0 0 0 0 9 9 0  0  0  1 30 64 Set oct point to select the range of oct-mode (1-30). Default 9. 59
16438 2
16439 2 24 20 fml_worker_threshold 1 0 0 0 0 0 1 1 0  0  0  -1 10000 64 Minimum number of workers to activate many-worker orchestration. 59
16440 2
16441 2 25 27 fml_worker_cpuload_warn_pct 0 0 0 0 0 0 120 120 0  0  0  0 1000 103 Generate a warning if load per core percentage on any worker hosts exceed the given value. Default: 120 59
16442 2
16443 2 26 26 fml_worker_memory_warn_pct 0 0 0 0 0 0 98 98 0  0  0  0 1000 100 Generate a warning if used memory percentage on any worker hosts exceed the given value. Default: 98 59
16444 2
16445 2 27 24 fml_num_worker_rand_seed 1 0 0 0 0 0 0 0 0  0  0  -1 -1 68 The number of workers to use random seed in bug hunting effort mode. 59
16446 2
16447 2 28 27 fml_deadend_check_maxcycles 0 0 0 0 0 0 500 500 0  0  0  -1 -1 67 Control the total number of cycles for which deadend engine is run. 59
16448 2
16449 2 29 30 fml_deadend_check_max_deadends 0 0 0 0 0 0 20 20 0  0  0  -1 -1 37 Max number of deadends to search for. 59
16450 2
16451 2 30 29 fml_formal_core_verbose_level 0 0 0 0 0 0 1 1 0  0  0  0 2 45 Print messages as formal core gets generated. 59
16452 2
16453 2 31 21 fml_icm_explore_depth 1 0 0 0 0 0 1 1 0  0  0  1 -1 25 Control the depth for ICM 59
16454 2
16455 2 32 13 fml_max_trace 0 0 0 0 0 0 1 1 0  0  0  -1 -1 98 The number of unique counter-examples will be limited to this number for each falsified assertion. 59
16456 2
16457 2 33 11 fml_min_unk 0 0 0 0 0 0 0 0 0  0  0  -1 -1 77 The call check_fv will terminate after this amount of unknowns being reached. 59
16458 2
16459 2 34 19 fml_max_proof_depth 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 40 Set the specified maximum bounded depth. 59
16460 2
16461 2 35 27 fml_tw_delay_exit_countdown 1 0 0 0 0 0 -1 -1 0  0  0  0 2147483647 113 Maximum delay allowed to merge invariant from last proven job before exiting TW backend. (1 countdown == 0.1 sec) 59
16462 2
16463 2 36 23 fml_learn_nfs_wait_time 1 0 0 0 0 0 10 10 0  0  0  -1 -1 50 Set NFS wait time for files related to learn mode. 59
16464 2
16465 2 37 19 fml_invalidate_mode 1 0 0 0 0 0 0 0 0  0  0  0 1 0  59
16466 2
16467 2 38 13 seq_bmc_depth 0 0 0 0 0 0 100 100 0  0  0  2 100000 47 Provides the upper bound for BMC in SEQ recipe. 59
16468 2
16469 2 39 19 seq_root_cause_size 0 0 0 0 0 0 6 6 0  0  0  0 100 50 Provides the max size of the SEQ root cause groups 59
16470 2
16471 2 40 22 seq_timeout_multiplier 1 0 0 0 0 0 1 1 0  0  0  1 -1 63 This value is used to increase the timeout for each engine call 59
16472 2
16473 2 41 18 seq_conflict_limit 1 0 0 0 0 0 150000 150000 0  0  0  -1 -1 54 Provides a deterministic conflict limit for SEQ recipe 59
16474 2
16475 2 42 19 seq_decompose_depth 1 0 0 0 0 0 6 6 0  0  0  0 100000 60 Provides a upper bound BMC for decompose step in SEQ recipe. 59
16476 2
16477 2 43 20 seq_decompose_effort 1 0 0 0 0 0 2 2 0  0  0  2 10 58 Provides an effort level for decompose step in SEQ recipe. 59
16478 2
16479 2 44 18 seq_resource_limit 1 0 0 0 0 0 3600 3600 0  0  0  -1 -1 55 Provides a deterministic resource limit for SEQ recipe. 59
16480 2
16481 2 45 16 seq_sim_maxcycle 1 0 0 0 0 0 300 300 0  0  0  -1 -1 70 Provides an upper bound to number of simulation cycles for SEQ recipe. 59
16482 2
16483 2 46 15 seq_trim_effort 1 0 0 0 0 0 2 2 0  0  0  2 10 40 Provides an effort level for SEQ recipe. 59
16484 2
16485 2 47 30 seq_decompose_refine_threshold 1 0 0 0 0 0 0 0 0  0  0  0 -1 55 Minimum number of splits to induce an eager refinement. 59
16486 2
16487 2 48 16 seq_dynamic_rate 1 0 0 0 0 0 1 1 0  0  0  1 -1 89 The ratio of inconlusive goals to requested workers to control the dynamic orchestration. 59
16488 2
16489 2 49 14 seq_mem_abs_bw 1 0 0 0 0 0 512 512 0  0  0  0 -1 54 Provides the starting bitwidth for memory abstraction. 59
16490 2
16491 2 50 15 seq_mult_abs_bw 1 0 0 0 0 0 8 8 0  0  0  0 -1 58 Provides the starting bitwidth for multiplier abstraction. 59
16492 2
16493 2 51 14 seq_add_abs_bw 1 0 0 0 0 0 8 8 0  0  0  0 -1 53 Provides the starting bitwidth for adder abstraction. 59
16494 2
16495 2 52 14 seq_sub_abs_bw 1 0 0 0 0 0 8 8 0  0  0  0 -1 58 Provides the starting bitwidth for subtractor abstraction. 59
16496 2
16497 2 53 14 seq_div_abs_bw 1 0 0 0 0 0 8 8 0  0  0  0 -1 55 Provides the starting bitwidth for divider abstraction. 59
16498 2
16499 2 54 14 seq_mod_abs_bw 1 0 0 0 0 0 8 8 0  0  0  0 -1 55 Provides the starting bitwidth for modulus abstraction. 59
16500 2
16501 2 55 18 seq_counter_abs_bw 1 0 0 0 0 0 8 8 0  0  0  0 -1 55 Provides the starting bitwidth for counter abstraction. 59
16502 2
16503 2 56 27 seq_decompose_explore_depth 1 0 0 0 0 0 8 8 0  0  0  0 100000 49 The depth to explore during decompose to find CEX 59
16504 2
16505 2 57 24 seq_grid_idle_time_limit 0 0 0 0 0 0 14400 14400 0  0  0  0 -1 50 Provides the idle time limit for each grid worker. 59
16506 2
16507 2 58 28 seq_map_command_config_flags 1 0 0 0 0 0 0 0 0  0  0  0 2147483647 57 Used to mark the changes of SEQ command and configuration 59
16508 2
16509 2 59 24 seq_save_proofs_interval 1 0 0 0 0 0 300 300 0  0  0  0 -1 43 Interval in seconds between two save proofs 59
16510 2
16511 2 60 25 seq_send_monitor_interval 1 0 0 0 0 0 5 5 0  0  0  0 -1 44 Interval in seconds between two host updates 59
16512 2
16513 2 61 24 seq_send_maxmem_interval 1 0 0 0 0 0 120 120 0  0  0  0 -1 50 Interval in seconds between two max memory updates 59
16514 2
16515 2 62 24 seq_decompose_time_limit 1 0 0 0 0 0 0 0 0  0  0  0 -1 44 Approximate time limit for Decompose for SEQ 59
16516 2
16517 2 63 17 seq_verbose_level 0 0 0 0 0 0 2 2 0  0  0  0 2 43 Verbosity level for check_fv in SEQ/FXP app 59
16518 2
16519 2 64 15 seq_debug_level 1 0 0 0 0 0 0 0 0  0  0  0 2 42 Debug level for check_fv in SEQ based Apps 59
16520 2
16521 2 65 17 fsv_verbose_level 0 0 0 0 0 0 2 2 0  0  0  0 2 39 Verbosity level for check_fv in FSV app 59
16522 2
16523 2 66 21 fsv_max_num_casesplit 0 0 0 0 0 0 10 10 0  0  0  0 100 33 Max number of parallel casesplits 59
16524 2
16525 2 67 21 fsv_bbox_conn_version 0 0 0 0 0 0 1 1 0  0  0  1 2 65 Controls the version of the connectivity analysis of fsv_blackbox 59
16526 2
16527 2 68 21 fsv_bbox_impl_version 0 0 0 0 0 0 1 1 0  0  0  1 2 67 Controls the version of the implementation of the secure blackboxes 59
16528 2
16529 2 69 14 fsv_bb_version 1 0 0 0 0 0 1 1 0  0  0  1 2 68 Controls the version of the formal modeling of the secure blackboxes 59
16530 2
16531 2 70 17 fca_incr_excl_pct 1 1 0 0 0 0 0 0 0  0  0  1 100 118 Controls the percentage value for coverage goals completion to call save exclusion functionality in incremental mode.  59
16532 2
16533 2 71 18 fusa_verbose_level 0 0 0 0 0 0 2 2 0  0  0  0 2 40 Verbosity level for check_fv in FuSa app 59
16534 2
16535 2 72 22 fusa_max_num_casesplit 0 0 0 0 0 0 10 10 0  0  0  0 100 33 Max number of parallel casesplits 59
16536 2
16537 2 73 25 fml_exit_percentage_limit 0 0 0 0 0 0 100 100 0  0  0  0 100 66 Terminate check_fv after hitting specified percentage convergence. 59
16538 2
16539 2 74 23 seq_no_progress_timeout 1 0 0 0 0 0 10800 10800 0  0  0  300 -1 115 Automatically refine when there is no progress for the given timeout and less than the specified inconclusive goals 59
16540 2
16541 2 75 25 seq_no_progress_max_goals 1 0 0 0 0 0 0 0 0  0  0  0 -1 115 Automatically refine when there is no progress for the given timeout and less than the specified inconclusive goals 59
16542 2
16543 2 76 21 seq_bughunt_rand_seed 1 0 0 0 0 0 123456 123456 0  0  0  0 -1 28 Random seed for bughunt flow 59
16544 2
16545 2 77 18 seq_minimize_trace 1 0 0 0 0 0 1 1 0  0  0  0 3 58 Minimize CEX traces (none, plain, ternary, ternaryComplex) 59
16546 2
16547 2 78 19 fml_stop_on_failure 0 0 0 0 0 0 0 0 0  0  0  0 -1 62 The number of failures after which check_fv should be stopped. 59
16548 2
16549 2 79 26 fml_cov_fast_active_effort 0 0 0 0 0 0 1 1 0  0  0  1 3 54 Used to specify the active phase effort for FAST mode. 59
16550 2
16551 2 80 23 fml_cov_fast_eot_effort 0 0 0 0 0 0 1 1 0  0  0  1 3 51 Used to specify the EOT phase effort for FAST mode. 59
16552 2
16553 2 81 16 fml_cov_fast_mst 0 0 0 0 0 0 0 0 0  0  0  0 100000 49 Used to pass minimum span of trace for FAST mode. 59
16554 2
16555 2 82 27 fml_max_worker_per_property 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 70 Specify max worker used per property. Use -1 to set unlimited workers. 59
16556 2
16557 2 83 24 fml_worker_stat_interval 1 1 0 0 0 0 3600 3600 0  0  0  0 2147483647 78 Controls the frequency of worker related alerts being printed during check_fv. 59
16558 2
16559 2 84 21 fml_job_stat_interval 1 0 0 0 0 0 300 300 0  0  0  0 2147483647 76 Controls the frequency of showing the statistics of the job that is running. 59
16560 2
16561 2 85 18 fv_debug_save_incr 1 1 0 0 0 0 3600 3600 0  0  0  0 2147483647 64 Controls the frequency of orc_perf_debug alerts during check_fv. 59
16562 2
16563 2 86 24 fml_num_engine_instances 1 0 0 0 0 0 0 0 0  0  0  0 -1 63 Specify number of single goal engine instances active in a run. 59
16564 2
16565 2 87 28 fml_cc_model_reduction_level 1 0 0 0 0 0 1 1 0  0  0  0 1 0  59
16566 2
16567 2 88 25 fml_cc_overabstract_level 1 0 0 0 0 0 4 4 0  0  0  0 4 67 Controls the level of abstraction when fml_cc_overabstract is true. 59
16568 2
16569 2 89 22 fml_cc_bb_struct_check 1 0 0 0 0 0 2 2 0  0  0  0 2 124  0 - Disable bit level structural check.  1 - Enable bit level structural check.  2 - Optimized bit level structural check.  59
16570 2
16571 2 90 23 fml_cc_structural_limit 1 0 0 0 0 0 0 0 0  0  0  -1 2147483647 87 Limit the number of connections extracted during structural phase of generate_cc/gen_cc 59
16572 2
16573 2 91 22 fml_cc_optimized_graph 1 0 0 0 0 0 2 2 0  0  0  0 3 69 Choose which optimized CC Graph Traversal Algorithm will be activated 59
16574 2
16575 2 92 23 fml_cc_max_invalid_path 1 0 0 0 0 0 1000 1000 0  0  0  1 2147483647 82 How many paths containing inout node are allowed to have invalid enable expression 59
16576 2
16577 2 93 17 fml_x_detect_mode 0 0 0 0 0 0 0 0 0  0  0  0 2 109 Specify x-detection mode: 0 for no detection, 1 for all x's excluding inputs, and 2 for all including inputs. 59
16578 2
16579 2 94 17 fml_caching_delta 1 0 0 0 0 0 1800 1800 0  0  0  0 2147483647 37 Runtime delta to update cache server. 59
16580 2
16581 2 95 19 fv_save_rma_db_incr 1 0 0 0 0 0 3600 3600 0  0  0  0 2147483647 31 Runtime delta to save Proof DB. 59
16582 2
16583 2 96 22 fml_caching_save_limit 1 0 0 0 0 0 0 0 0  0  0  0 2147483647 79 Minimum convergence time(in seconds) below which trace files will not be saved. 59
16584 2
16585 2 97 17 fml_rma_auto_type 1 0 0 0 0 0 3 3 0  0  0  0 3 212 Type of RMA auto promotion. 0 (auto-promotion disabled), 1 (disable single-goal unproductive tasks), 2 (disable multi-goal unproductive tasks), 3 (disable both single and multi-goal unproductive tasks). Default 3 59
16586 2
16587 2 98 33 fml_rma_accumulate_historic_trace 1 0 0 0 0 0 0 0 0  0  0  0 2147483647 125 How many historic traces to be stored per property in RMA accumulation v2. Default 0. Means only latest trace will be stored. 59
16588 2
16589 2 99 35 fml_rma_accumulate_trcrank_strategy 1 0 0 0 0 0 1 1 0  0  0  1 1 88 Different strategies for calculating rank(importance) of a trace in RMA accumulation v2. 59
16590 2
16591 2 100 28 fml_enable_replay_in_caching 1 0 0 0 0 0 17 17 0  0  0  0 2147483647 50 Run replay as part of caching/learn orchestration. 59
16592 2
16593 2 101 25 fml_caching_replay_effort 1 0 0 0 0 0 0 0 0  0  0  -1 100 88 Percentage of workers to replay traces in multi-worker orchestration. -1 means disabled. 59
16594 2
16595 2 102 27 fml_caching_replay_capacity 1 0 0 0 0 0 200 200 0  0  0  1 2147483647 69 Maximum number of cex files that can be processed by a single worker. 59
16596 2
16597 2 103 35 fml_caching_trace_batch_replay_size 1 0 0 0 0 0 10 10 0  0  0  0 2147483647 90 The initial batch size for trace replay. A value of 0 will disable trace replay in batches 59
16598 2
16599 2 104 26 fml_isunknown_support_mode 1 0 0 0 0 0 0 0 0  0  0  0 2 143 Treatment for unsupported properties with $isunknown: 0 for drop, 1 for attempt to prove, 2 for attempt to prove and allow false negatives too. 59
16600 2
16601 2 105 32 fml_cc_model_reduction_coi_level 1 0 0 0 0 0 0 0 0  0  0  0 2 0  59
16602 2
16603 2 106 24 fml_cc_debug_show_timing 1 0 0 0 0 0 0 0 0  0  0  0 3 220 Prints time taken logs in different phases for debugging purposes0 - Default, No time related logs1 - Show structural phase timing logs2 - Show functional phase timing logs3 - Show structural+functional phase timing logs 59
16604 2
16605 2 107 26 fml_cc_autobbox_trav_level 1 0 0 0 0 0 3 3 0  0  0  0 3 491 0 - Group based on src and enable. Stop at src, enable. 1 - Disable grouping. One traversal till PI or sequential element.  Works only when no sequential connections are present.2 - Disable grouping. One traversal till PI or sequential element.  Snip end points to get a reduced formal model. Works only when no sequential connections are present.3 - Default flow - For combinational - disable grouping. One traversal till PI or sequential element. For sequential - group based on max depth. 59
16606 2
16607 2 108 25 fml_cc_autobbox_opt_level 1 0 0 0 0 0 2 2 0  0  0  0 2 203 0 - Model reduction traversal does not stop at constants1 - Stop model reduction traversal at constants only for control logic2 - Default Flow - Stop model reduction travsersal at constants for full flow 59
16608 2
16609 2 109 22 fml_gen_cc_max_warning 1 0 0 0 0 0 10000 10000 0  0  0  0 -1 88 Limit the number of warnings reported by report_fv -report_type warning for gen_cc flow. 59
16610 2
16611 2 110 19 fml_fta_lw_no_trace 1 0 0 0 0 0 0 0 0  0  0  0 1 92 Disable (0) or enable (1) functionality preventing trace generation in FTA lightweight state 59
16612 2
16613 2 111 13 fml_fta_depth 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 47 Set the specified depth for doing FTA analysis. 59
16614 2
16615 2 112 30 fml_fta_lw_max_time_percentage 1 0 0 0 0 0 10 10 0  0  0  1 100 56 How much percentage of max time will be given to LW step 59
16616 2
16617 2 113 29 fml_fta_lw_time_percentage_v3 1 0 0 0 0 0 50 50 0  0  0  1 100 68 How much percentage of max time will be given to LW step for v3 flow 59
16618 2
16619 2 114 37 fml_fta_lw_percentage_inconclusive_v3 1 0 0 0 0 0 10 10 0  0  0  1 100 95 How much percentage of max time will be given to LW step incase inconclusive goals are included 59
16620 2
16621 2 115 27 fml_trace_extend_time_limit 0 0 0 0 0 0 30 30 0  0  0  10 -1 111 Specify time limit (seconds) for extending trace on view_trace command.
Default 30 seconds, minimum 10 seconds. 59
16622 2
16623 2 116 27 fml_trace_reeval_time_limit 0 0 0 0 0 0 30 30 0  0  0  10 -1 114 Specify time limit (seconds) for reevaluating trace on view_trace command.
Default 30 seconds, minimum 10 seconds. 59
16624 2
16625 2 117 17 fml_max_pdc_bytes 1 1 0 0 0 0 7500000 7500000 0  0  0  1000 9900000 199 Specify maximum number of bytes for the property data communication stream. This is for internal use.
Default 7.5 MB (7500000 bytes), minimum is 1000 bytes (for testing) and maximum is 9900000 bytes. 59
16626 2
16627 2 118 23 fml_max_pdc_line_length 1 1 0 0 0 0 95000000 95000000 0  0  0  10 1073741824 187 Specify maximum length of lines in the property data communication stream. This is for internal use.
Default 95 MB (95000000 bytes), minimum is 10 bytes (for testing) and maximum is 1 GB. 59
16628 2
16629 2 119 23 seq_rst_cnt_uninit_spec 1 0 0 0 0 0 2 2 0  0  0  0 3 69 Specify the reset constraint type for uninitialized registers in Spec 59
16630 2
16631 2 120 27 seq_align_mismatch_bitwidth 1 0 0 0 0 0 0 0 0  0  0  0 4 57 Align bits for mismatched bitwidth between Spec and Impl. 59
16632 2
16633 2 121 17 fml_cc_new_recipe 1 0 0 0 0 0 2 2 0  0  0  1 10 35 Control different CC Orchestration. 59
16634 2
16635 2 122 16 seq_rst_cnt_impl 1 0 0 0 0 0 2 2 0  0  0  0 3 69 Specify the reset constraint type for uninitialized registers in Impl 59
16636 2
16637 2 123 27 fml_fcore_on_the_fly_status 1 0 0 0 0 0 0 0 0  0  0  0 3 38 Formal core on-the-fly on goal status. 59
16638 2
16639 2 124 20 seq_x_map_parameter1 1 0 0 0 0 0 1 1 0  0  0  0 1000 44 Algorithm parameter for SEQ X functional map 59
16640 2
16641 2 125 20 seq_x_map_parameter2 1 0 0 0 0 0 2 2 0  0  0  1 100 44 Algorithm parameter for SEQ X functional map 59
16642 2
16643 2 126 23 fml_bounded_resp_absmod 1 1 0 0 0 0 0 0 0  0  0  0 10000 76 Set the threshold for activating the repetition string bounded optimization. 59
16644 2
16645 2 127 18 fml_counter_absmod 1 1 0 0 0 0 40 40 0  0  0  0 10000 76 Set the threshold for activating the repetition string counter optimization. 59
16646 2
16647 2 128 17 fml_svac_encoding 1 1 0 0 0 0 0 0 0  0  0  0 1 120 Experimental: Choose internal automaton encoding, 0 chooses regular, 1 chooses next_owe encoding using invariant method. 59
16648 2
16649 2 129 32 fml_waveform_input_delay_percent 0 0 0 0 0 0 0 0 0  0  0  0 99 86 Delay input transitions in trace waveforms, as a percentage of the system clock period 59
16650 2
16651 2 130 21 fml_clock_reset_debug 1 0 0 0 0 0 0 0 0  0  0  0 3 53 Enable the debug message for clock/reset COI analysis 59
16652 2
16653 2 131 29 fml_property_extension_cycles 0 0 0 0 0 0 0 0 0  0  0  0 99 247 Extend property checking, N cycles for non-converged concurrent safety (non-liveness) properties. (Default 0, no extension). This will apply at the next check_fv for the scheduled properties. Cycles extended are based on the clock of the property. 59
16654 2
16655 2 132 27 fml_delay_property_checking 0 0 0 0 0 0 0 0 0  0  0  0 1000 84 Delay property checking for assertions and covers by the specified number of cycles. 59
16656 2
16657 2 133 25 fml_quiet_trace_max_depth 1 0 0 0 0 0 99 99 0  0  0  0 -1 122 Disable quiet trace for traces with a depth greater than specified. Depth is based on reference clock cycles (default 99). 59
16658 2
16659 2 134 16 fml_perf_monitor 1 1 0 0 0 0 0 0 0  0  0  0 2 92 Monitor specific process (e.g. trace generation) performance. 0 - off, 1 - stream, 2 - bmark 59
16660 2
16661 2 135 14 nldfgsim_debug 1 0 0 0 0 0 0 0 0  0  0  0 5 14 Debug NldfgSim 59
16662 2
16663 2 136 19 fml_cov_max_targets 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 121 The handle to control maximum threshold number of coverage targets. Default value of -1 implies that no threshold is set. 59
16664 2
16665 2 137 30 fml_cond_proven_status_on_enum 1 0 0 0 0 0 0 0 0  0  0  0 2 68 Internal attribute that mirrors fml_cond_proven_status_on as an enum 59
16666 2
16667 2 138 20 seq_sampling_percent 1 0 0 0 0 0 0 0 0  0  0  0 -1 70 Percentage of properties to be used for sampling (0 means no sampling) 59
16668 2
16669 2 139 12 fml_dump_dfg 1 0 0 0 0 0 0 0 0  0  0  0 2 45 Dump the dot files for those intermediate dfg 59
16670 2
16671 2 140 16 fml_bbox_verbose 0 0 0 0 0 0 0 0 0  0  0  0 2 31 Verbosity level for blackboxing 59
16672 2
16673 2 141 15 seq_ubh_percent 1 0 0 0 0 0 30 30 0  0  0  0 -1 63 Percentage of workers to be used for upfront bug hunting in SEQ 59
16674 2
16675 2 142 21 seq_ubh_num_internals 1 0 0 0 0 0 4 4 0  0  0  0 -1 68 Minimum number of inconclusive internal miters to trigger UBH in SEQ 59
16676 2
16677 2 143 14 seq_bh_timeout 1 0 0 0 0 0 7200 7200 0  0  0  0 -1 38 Timeout for bug hunting engines in SEQ 59
16678 2
16679 2 144 21 seq_sm_b_timeout_mult 1 0 0 0 0 0 2 2 0  0  0  0 -1 59 Timeout multiplier for b engines in SEQ Smart orchestration 59
16680 2
16681 2 145 24 seq_sm_sampling_strategy 1 0 0 0 0 0 1 1 0  0  0  1 256 45 Sampling strategy for SEQ Smart orchestration 59
16682 2
16683 2 146 22 fml_lpcc_max_alt_paths 0 0 0 0 0 0 0 0 0  0  0  0 10 89 Maximum number of alternative paths to consider for LPCC in case of malformed properties. 59
16684 2
16685 2 147 19 seq_bh_jobs_percent 1 0 0 0 0 0 2 2 0  0  0  0 -1 55 Percentage of workers to be used for bug hunting in SEQ 59
16686 2
16687 2 148 14 seq_bh_max_cex 1 0 0 0 0 0 20 20 0  0  0  0 -1 54 Maximum number of non-open CEXs for bug hunting in SEQ 59
16688 2
16689 2 149 22 seq_orc_engine_bitmask 1 0 0 0 0 0 0 0 0  0  0  0 -1 57 A bitmask to enable certain features of the orchestration 59
16690 2
16691 2 150 19 fml_lw_coi_oc_depth 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 79 Set the specified maximum bounded depth for deadcode check during COI analysis. 59
16692 2
16693 2 151 21 fml_grid_prefetch_pct 1 0 0 0 0 0 0 0 0  0  0  0 100 50 How much percentage of workers will be prefetched. 59
16694 2
16695 2 152 21 fml_grid_prefetch_pct 1 0 0 0 0 0 0 0 0  0  0  0 100 50 How much percentage of workers will be prefetched. 59
16696 2
16697 2 153 28 fml_grid_backup_prefetch_pct 1 0 0 0 0 0 0 0 0  0  0  0 100 69 How much percentage of workers will be prefetched in the backup grid. 59
16698 2
16699 2 154 15 fml_debug_level 1 0 0 0 0 0 0 0 0  0  0  0 2 45 Dump information into log file for dubugging. 59
16700 2
16701 2 155 13 fta_proven_lw 1 0 0 0 0 0 90 90 0  0  0  1 100 82 How much percentage of max time will be given to LW step for proven FPV properties 59
16702 2
16703 2 156 14 fta_inconcl_lw 1 0 0 0 0 0 10 10 0  0  0  1 100 88 How much percentage of max time will be given to LW step for inconclusive FPV properties 59
16704 2
16705 2 157 28 fml_report_fv_complexity_opt 1 0 0 0 0 0 0 0 0  0  0  0 4 28 Enables optimized traversal. 59
16706 2
16707 2 158 24 fml_auto_scale_task_goal 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 152 The handle to control maximum number of coverage targets per task when auto scale flow is enabled. Default value of -1 implies that no threshold is set. 59
16708 2
16709 2 159 33 fml_sva_assume_to_constants_level 0 0 0 0 0 0 0 0 0  0  0  0 2 376 Consider constant sva assumes as simple constants in the formal model for performance optimization 0 - Old Flow, no optimization - assumptions are handled as normal solver constraints 1 - Perform safety analysis - If all design activity is in the same edge, only then consider this optimization 2 - Bypass safety analysis, assume all constant assumes are intended as constants 59
16710 2
16711 2 160 15 fca_debug_level 1 1 0 0 0 0 0 0 0  0  0  0 5 114 Dump debug related information of Coverage handling on VCS side and the verbosity can be controlled through level. 59
16712 2
16713 2 161 15 fta_debug_level 1 1 0 0 0 0 0 0 0  0  0  0 5 88 Dump debug related information of FTA and the verbosity can be controlled through level. 59
16714 2
16715 2 162 19 signoff_debug_level 1 1 0 0 0 0 0 0 0  0  0  0 5 97 Dump debug related information of Signoff flow and the verbosity can be controlled through level. 59
16716 2
16717 2 163 25 fml_auto_scale_task_count 0 0 0 0 0 0 8 8 0  0  0  8 16 79 The handle to control number of parallel tasks when auto scale flow is enabled. 59
16718 2
16719 2 164 24 fml_auto_scale_line_task 1 0 0 0 0 0 1 1 0  0  0  1 16 112 The handle to control number of parallel tasks for running line coverage metric when auto scale flow is enabled. 59
16720 2
16721 2 165 24 fml_auto_scale_cond_task 1 0 0 0 0 0 1 1 0  0  0  1 16 112 The handle to control number of parallel tasks for running cond coverage metric when auto scale flow is enabled. 59
16722 2
16723 2 166 26 fml_auto_scale_branch_task 1 0 0 0 0 0 1 1 0  0  0  1 16 114 The handle to control number of parallel tasks for running branch coverage metric when auto scale flow is enabled. 59
16724 2
16725 2 167 23 fml_auto_scale_fsm_task 1 0 0 0 0 0 1 1 0  0  0  1 16 111 The handle to control number of parallel tasks for running fsm coverage metric when auto scale flow is enabled. 59
16726 2
16727 2 168 23 fml_auto_scale_tgl_task 1 0 0 0 0 0 1 1 0  0  0  1 16 111 The handle to control number of parallel tasks for running tgl coverage metric when auto scale flow is enabled. 59
16728 2
16729 2 169 22 fml_auto_scale_cg_task 1 0 0 0 0 0 1 1 0  0  0  1 16 110 The handle to control number of parallel tasks for running cg coverage metric when auto scale flow is enabled. 59
16730 2
16731 2 170 27 fml_session_memory_warn_pct 0 1 0 0 0 0 0 0 0  0  0  0 100 86 Warning threshold of memory usage percentage on local machine
Default is 0% (Inactive) 59
16732 2
16733 2 171 32 fusa_generate_progress_step_size 1 0 0 0 0 0 5 5 0  0  0  0 100 90 Print progress status of fusa_generate after hitting each specified percentage completion. 59
16734 2
16735 2 172 20 seq_grid_debug_level 1 0 0 0 0 0 0 0 0  0  0  0 2 39 Enabling grid debug information for SEQ 59
16736 2
16737 2 173 20 seq_sm_apxtbdgt_mult 1 0 0 0 0 0 1 1 0  0  0  1 128 64 The multiplier for approximate budget in SEQ Smart orchestration 59
16738 2
16739 2 174 16 seq_bh_use_ones8 1 0 0 0 0 0 0 0 0  0  0  0 3 32 Use ones8 in bug-hunting for SEQ 59
16740 2
16741 2 175 25 seq_bh_ones8_jobs_percent 1 0 0 0 0 0 5 5 0  0  0  0 -1 34 ones8 worker allocation percentage 59
16742 2
16743 2 176 16 fsv_bh_use_ones8 1 0 0 0 0 0 1 1 0  0  0  0 3 32 Use ones8 in bug-hunting for FSV 59
16744 2
16745 2 177 16 fxp_bh_use_ones8 1 0 0 0 0 0 1 1 0  0  0  0 3 32 Use ones8 in bug-hunting for FXP 59
16746 2
16747 2 178 24 seq_optimize_constraints 1 0 0 0 0 0 0 0 0  0  0  0 2 195 Optimize the constraints by propagation- 
0 - no optimization 
1 - only optimize immediate constraints
2 - immidification of clocked-constraints followed by optimization of immediate constraints. 59
16748 2
16749 2 179 19 seq_mg_dyn_interval 1 0 0 0 0 0 3600 3600 0  0  0  60 -1 121 Timestamp upper bound from launch of a multi-goal engine to monitor progress;
works in tandem with seq_mg_no_progress_to. 59
16750 2
16751 2 180 21 seq_mg_no_progress_to 1 0 0 0 0 0 -1 -1 0  0  0  10 -1 114 Timestamp window to start monitoring progress until seq_mg_dyn_interval;
works in tandem with seq_mg_dyn_interval. 59
16752 2
16753 2 181 18 seq_e1_helper_mode 1 0 0 0 0 0 1 1 0  0  0  0 3 29 E1 engine helper harvest mode 59
16754 2
16755 2 182 29 fusa_save_fdb_incr_percentage 1 1 0 0 0 0 0 0 0  0  0  0 100 90 Saves results incrementally in FDB when specified percentage of formal analysis completed. 59
16756 2
16757 2 183 25 fta_auto_scale_task_count 1 0 0 0 0 0 8 8 0  0  0  1 16 83 The handle to control number of parallel FTA tasks when auto scale flow is enabled. 59
16758 2
16759 2 184 24 fml_auto_scale_threshold 1 0 0 0 0 0 100 100 0  0  0  -1 -1 54 Set the threshold limit for lines dumped in hier file. 59
16760 2
16761 2 185 35 seq_guidance_max_abstract_registers 1 0 0 0 0 0 30 30 0  0  0  0 2147483647 81 Maximum number of registers that can be abstracted with the seq_guidance command. 59
16762 2
16763 2 186 26 seq_bot_multi_jobs_percent 1 0 0 0 0 0 20 20 0  0  0  0 100 61 Percentage of workers used for multigoal jobs in bottom proof 1760957895 0.00000000000000000e+00 0 0 0 0 0 9 34
16764 9 9 -1 -1 4 FUSA 0  1 0 0 -1 0 0 0 0 0 42
16765 9 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 44
16766
16767 0 0 0 0 0 0  1 0 0 0 0 0 0 0 0 0 0 0 0
16768 0 0 1 0 3 rst 49
16769 1 0 0 0 0 3 rst -1 0 1 0 1 0 1 1 1 0 3 rst 49 16769 0 0 1 0 3 rst 11 constant_26 0 0 0 0 0 1 0 0
16770 3 0 11 constant_26 43 traffic.chk.assume_continuous_waiting_first 42 traffic.chk.assume_continuous_waiting_main 0 0 0 0 0 0 0 0 0 0 0 34 .internal/formal/reset/reset.xml.0 44 .internal/formal/reset/reset_wave.xml.fsdb.0 4  rst 0  0  0  0 1 0 0 1 0 0 1 0 574 0 59
16771 0
16772 0 0 23 fml_allow_random_clocks 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 65 Controls whether or not random clocks are allowed (default true). 59
16773 0
16774 0 1 25 fv_allow_generated_clocks 0 1 0 0 0 0 -1 -1 0  0  0  -1 -1 119 Allow generated clocks to be treated as a primary clock in formal, otherwise the generated clock is ignored for formal. 59
16775 0
16776 0 2 27 fml_start_clocks_on_posedge 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 82 Controls the initial edge of clocks created without '-initial' or '-waveform' args 59
16777 0
16778 0 3 16 fml_cc_refclk_on 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 291 Enables reference clock in connectivity checks (default true). Different clock frequencies and polarities are not considered during structural checking and auto-bbox flow by default. User needs to turn off this optimization to consider different clock frequencies and polarities in the path. 59
16779 0
16780 0 4 16 fml_cc_seq_latch 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
16781 0
16782 0 5 16 fml_cc_bidir_opt 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
16783 0
16784 0 6 14 fml_cdc_formal 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
16785 0
16786 0 7 29 fml_enable_learn_for_all_apps 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
16787 0
16788 0 8 22 fml_cleanup_learn_data 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
16789 0
16790 0 9 22 fml_disable_lazy_trace 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
16791 0
16792 0 10 20 fml_cache_word_trace 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
16793 0
16794 0 11 26 fml_lpcc_latch_ignore_race 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 100 By default, handle race condition, when isolation is turning ON and source is toggling at same time. 59
16795 0
16796 0 12 40 fml_lpcc_latch_ignore_iso_without_enable 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 105 To handle cases where the clamp is already live when the enable conditions of the connection become true. 59
16797 0
16798 0 13 25 fml_allow_reverse_cc_path 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 103 When true, allows reverse structural check, i.e., checks whether path exists from destination to source 59
16799 0
16800 0 14 22 fml_cc_verify_rst_path 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 31 Enable reset path verification. 59
16801 0
16802 0 15 30 fml_convert_functional_cc_path 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
16803 0
16804 0 16 19 verify_generated_cc 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
16805 0
16806 0 17 26 fml_use_multiple_path_flow 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 88 Use the list_path multi path flow even when the maximum number of paths is provided as 1 59
16807 0
16808 0 18 15 use_generate_cc 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
16809 0
16810 0 19 24 generate_cc_enable_debug 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 38 Enable debug for generate_cc commands. 59
16811 0
16812 0 20 25 fml_cc_process_single_cmd 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 107 Process single generate_cc command at a time even if multiple commands are present before generate_cc -run. 59
16813 0
16814 0 21 34 fml_cc_instance_src_out_to_dest_in 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 102 Extract connections only between output pins of source instance to input pins of destination instance. 59
16815 0
16816 0 22 21 enable_gen_cc_latency 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
16817 0
16818 0 23 32 fml_enable_cc_extraction_latency 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 56 Enables generate_cc connectivity extraction with latency 59
16819 0
16820 0 24 26 fml_cc_enable_common_nldfg 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 90 Temporary fml var - Enables flow with common nldfg layer, not connectivity specific nldfg. 59
16821 0
16822 0 25 30 fml_cc_enable_csv_based_naming 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 156 Supports addition of connections having duplicate names across csv files. Updates connection name to '<csv_filename>__<connection_name>' for identification. 59
16823 0
16824 0 26 18 fml_clk_opt_search 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 73 Temporary fml var - Optimise clk search. Use clk nets instead of names.   59
16825 0
16826 0 27 25 fml_cc_include_sva_script 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
16827 0
16828 0 28 19 fml_cc_overabstract 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 165 Causes CC checkes to perform to use an over-abstracted model. Default is off
Overabstraction only preserves a connected result. An unconnected result may be spurious 59
16829 0
16830 0 29 22 fml_cc_composite_trace 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 242 By default composite trace for connectivity results is off in the CC app tasks.
Setting this variable to true will allow composite trace to be enabled,
but may impact build and trace generation performance for large designs. Default is false. 59
16831 0
16832 0 30 21 fml_cc_witness_gen_on 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 50 Enable witness trace generation for CC properties. 59
16833 0
16834 0 31 21 fml_cc_vacuity_gen_on 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 58 Enable instrumentation of vacuity goals for CC properties. 59
16835 0
16836 0 32 29 fml_cc_structural_prop_verify 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 127 Enable structural verification - For properties that can be verified by structural engine, they need not go in functional phase 59
16837 0
16838 0 33 27 fml_cc_extraction_del_fpdir 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 65 Delete current fpID directory when generate_cc -run is performed. 59
16839 0
16840 0 34 18 cc_ignore_lpa_type 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 67 Ignore lpa_type for all the functional add_cc and load_cc commands. 59
16841 0
16842 0 35 19 cc_extraction_rerun 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 48 Rerun cc extraction with higher structural limit 59
16843 0
16844 0 36 28 cc_extraction_mux_sel_to_out 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 49 Extract connections from mux select to mux output 59
16845 0
16846 0 37 15 cc_reduce_reset 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 109 When enabled, if only combinational connections are present in the setup, create reduced reset.xml for CC App 59
16847 0
16848 0 38 26 fml_conflict_debug_minimal 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 63 Report small (close to minimal) set of conflicting constraints. 59
16849 0
16850 0 39 24 fml_conflict_debug_reset 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 93 Report list of register names  whose reset state which contribute to conflicting constraints. 59
16851 0
16852 0 40 25 fml_deadend_debug_minimal 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 63 Report small (close to minimal) of constraints causing deadend. 59
16853 0
16854 0 41 23 fml_deadend_debug_reset 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 64 Report list of register names  which participate in the deadend. 59
16855 0
16856 0 42 15 fml_icm_explore 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 16 Enable ICM flow. 59
16857 0
16858 0 43 19 fml_bounds_guidance 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 28 Enable bounds guidance flow. 59
16859 0
16860 0 44 28 fml_dfgbuild_cleanup_onerror 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 51 Remove dfg files if dfg build fails (default true). 59
16861 0
16862 0 45 26 fml_dfgbuild_disable_reuse 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 60 Disable reusing the dfg from the previous vp (old behavior). 59
16863 0
16864 0 46 29 fml_dfgbuild_phaseabstraction 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 37 Enable phase abstraction in dfgbuild. 59
16865 0
16866 0 47 25 fml_dfgbuild_use_symlinks 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 75 Use symbolic links rather than copying dfg files for reuse (default false). 59
16867 0
16868 0 48 26 fml_enable_vhdl_bus_checks 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 30 Enables bus check AEP for VHDL 59
16869 0
16870 0 49 17 fml_cov_fast_mode 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 28 Enables FAST mode in VC-FCA. 59
16871 0
16872 0 50 23 fml_enable_assume_proof 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 49 Enables proofs as assumption for subsequent flow. 59
16873 0
16874 0 51 29 fml_cov_ignore_undriven_goals 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 32 Ignores undriven coverage goals. 59
16875 0
16876 0 52 28 fml_cov_underline_cond_exprs 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 74 Underlines the actual condition in the condition coverage goal expression. 59
16877 0
16878 0 53 27 fml_cov_llk_coverage_enable 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 39 When false runs livelock/deadlock only. 59
16879 0
16880 0 54 23 fml_cov_llk_on_register 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 51 When true, it runs only on registers, not on wires. 59
16881 0
16882 0 55 24 fml_enable_verbose_depth 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 51 Enables verbose bounded proof reporting at runtime. 59
16883 0
16884 0 56 15 fml_defer_trace 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 47 Defers trace conversion until CEX is requested. 59
16885 0
16886 0 57 14 fml_falsify_on 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 77 The next call to check_fv will generate (or not) falsifications of assertions 59
16887 0
16888 0 58 14 fml_formal_log 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
16889 0
16890 0 59 23 fml_incremental_summary 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 68 Internal variable to switch between regular and incremental summary. 59
16891 0
16892 0 60 25 fml_incr_expanded_summary 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 72 Internal variable to allow for an expanded incremental summary (global). 59
16893 0
16894 0 61 12 fml_no_trace 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 27 Turns off trace generation. 59
16895 0
16896 0 62 21 fml_trace_compression 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 15 Compress trace. 59
16897 0
16898 0 63 22 fml_seqaig_compression 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 16 Compress seqAig. 59
16899 0
16900 0 64 20 fml_show_worker_stat 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 55 When true, show worker statistics as and when required. 59
16901 0
16902 0 65 17 fml_show_job_stat 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 39 When true, show running job statistics. 59
16903 0
16904 0 66 18 fml_save_load_stat 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 70 When true, save load stats for host whenever there is a worker update. 59
16905 0
16906 0 67 18 fml_show_orch_stat 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 39 When true, show orchestration messages. 59
16907 0
16908 0 68 19 fml_show_orch_level 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 34 Show orchestration level messages. 59
16909 0
16910 0 69 27 fml_enable_perf_diag_alerts 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 46 When true, show performance diagnostic alerts. 59
16911 0
16912 0 70 16 fml_run_rma_only 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 103 Execute rma (rf1,rp1,replay orchestration) only 2nd run on-wards. Normal orchestration will not be run. 59
16913 0
16914 0 71 12 fml_rma_auto 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 81 Some settings will be automatically configured from Tanglewood e.g. extended mode 59
16915 0
16916 0 72 12 fml_rma_done 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 42 When true, print message when RMA is done. 59
16917 0
16918 0 73 15 fml_is_rma_done 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 79 Check whether RMA run is completed or not. When true, completed; otherwise not. 59
16919 0
16920 0 74 18 fml_dac_structural 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 42  Only perform structural isomorphism check 59
16921 0
16922 0 75 26 fml_dac_lockstep_traversal 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 59  Use lock step traversal for isomorphism or multi-traversal 59
16923 0
16924 0 76 22 fml_rma_denali_phase_2 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 31  Enable Denali Phase 2 analysis 59
16925 0
16926 0 77 15 fml_debug_twmgr 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 31 Print TanglewoodMgr debug logs. 59
16927 0
16928 0 78 22 fml_protect_trace_data 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 69 Do not over-write Verification Problem directory if trace data valid. 59
16929 0
16930 0 79 15 fml_quiet_trace 0 0 0 0 0 1 -1 -1 0  0  0  -1 -1 93 Generated counter-examples will do extra analysis to minimize unneeded transitions on inputs. 59
16931 0
16932 0 80 28 fml_reset_post_save_checking 0 1 0 0 0 0 -1 -1 0  0  0  -1 -1 92 Enable checking of commands that may impact the initial state if issued post sim_save_reset. 59
16933 0
16934 0 81 24 fml_reset_property_check 0 1 0 0 0 0 -1 -1 0  0  0  -1 -1 171 Enables property checking during reset state generation (sim_run).
Checks properties in the default COV, FPV, and AEP apps.
The value is applied globally across all tasks. 59
16935 0
16936 0 82 22 fml_reset_check_toggle 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 73 Enables property checking during reset on toggle goals. Default is false. 59
16937 0
16938 0 83 27 fml_reset_check_active_task 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 61 Only check goals in the active task for reset property check. 59
16939 0
16940 0 84 25 fml_reset_auto_generation 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 55 Allow auto generation of the initial state at check_fv. 59
16941 0
16942 0 85 31 fml_reset_check_funky_operators 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 66 Allow checking of funky operators at the initial state at sim_run. 59
16943 0
16944 0 86 25 fml_reset_check_huge_nets 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 60 Allow checking of huge nets at the initial state at sim_run. 59
16945 0
16946 0 87 33 fml_reset_read_fsdb_use_slow_find 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 60 Enables findAllNets flow in the sim_set_state -fsdb command. 59
16947 0
16948 0 88 40 fml_reset_read_fsdb_skip_mda_value_check 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 151 Enables skipping of finding the value for rest of mda indexes if value is not found for the first index in the fsdb in the sim_set_state -fsdb command. 59
16949 0
16950 0 89 21 fml_reset_find_driver 0 1 0 0 0 0 -1 -1 0  0  0  -1 -1 74 On create_reset replace the specified net with its (undriven) driving net. 59
16951 0
16952 0 90 43 fml_reset_treat_genblock_separate_hierarchy 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 48 Treats the generate block as separate hierarchy. 59
16953 0
16954 0 91 14 fml_vacuity_on 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 44 Enables vacuity checking for SVA assertions. -1 59
16955 0
16956 0 93 23 fml_unique_enable_check 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 69 Optimisation to create goals for only unique enable expressions in CC 59
16957 0
16958 0 94 20 fml_weak_inout_drive 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 65 Controls whether or not inouts are driven weakly in formal model. 59
16959 0
16960 0 95 14 fml_witness_on 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 52 Enables witness trace generation for SVA assertions. 59
16961 0
16962 0 96 18 fml_rma_ext16_bist 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 61 Compare the status of the properties in the base and RMA run. 59
16963 0
16964 0 97 15 fml_rma_default 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 88 Enable rma by default for FPV and FRV app if ultra license or elite license is provided. 59
16965 0
16966 0 98 30 fml_caching_start_from_scratch 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 65 Wipe out what has been recorded then start learning from scratch. 59
16967 0
16968 0 99 22 fml_caching_reuse_only 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 73 Enable check_fv to re-use the cached results retrieved from cache server. 59
16969 0
16970 0 100 21 fml_caching_save_only 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 50 Enable check_fv to accumulate old and new helpers. 59
16971 0
16972 0 101 21 fml_caching_save_only 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 53 Enable check_fv to store the results to cache server. 59
16973 0
16974 0 102 21 fml_caching_save_prov 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 60 Enable check_fv to store the proven results to cache server. 59
16975 0
16976 0 103 21 fml_caching_save_fals 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 63 Enable check_fv to store the falsified results to cache server. 59
16977 0
16978 0 104 23 fml_caching_ml_platform 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 41 Enable caching to use ML platform servers 59
16979 0
16980 0 105 14 fml_caching_s3 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 45 Enable caching to use any external S3 service 59
16981 0
16982 0 106 25 fml_caching_dir_overwrite 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 53 Enable overwriting of specified dir during learn mode 59
16983 0
16984 0 107 22 fml_caching_task_aware 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 41 Enable caching to use ML platform servers 59
16985 0
16986 0 108 24 fml_effort_switch_enable 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 40 Enable effort switching in orchestration 59
16987 0
16988 0 109 16 seq_map_counters 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 93 Map abstract counters across spec and impl to behave consistently with respect to each other. 59
16989 0
16990 0 110 16 seq_use_regequal 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 33 Use register mappings in backend. 59
16991 0
16992 0 111 18 seq_use_regclasses 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 57 Use advanced mappings instead of only registers mappings. 59
16993 0
16994 0 112 23 seq_use_new_prefix_flow 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 49 Use new prefix searching flow in seqmap/sequnmap. 59
16995 0
16996 0 113 27 seq_split_struct_array_port 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 62 Split struct or array of struct port into individual elements. 59
16997 0
16998 0 114 30 seq_split_multi_dim_array_port 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 108 Split higher dimensions of multi-dimensional primary output or blackbox input port into individual elements. 59
16999 0
17000 0 115 26 seq_split_struct_array_reg 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 66 Split struct or array of struct register into individual elements. 59
17001 0
17002 0 116 29 seq_split_multi_dim_array_reg 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 90 Split higher dimensions of multi-dimensional non struct register into individual elements. 59
17003 0
17004 0 117 23 seq_add_unloaded_assert 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 69 Create assertions on unloaded nets in the default 'map_by_name' flow. 59
17005 0
17006 0 118 22 seq_use_prop_sig_cache 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 127 Enable caching of both valid and invalid signals during property creation in the map_by_name/seq_assert/seq_assume flow in SEQ. 59
17007 0
17008 0 119 27 fv_use_valid_prop_sig_cache 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 72 Enable caching of valid signals looked up during property creation flow. 59
17009 0
17010 0 120 29 fv_use_invalid_prop_sig_cache 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 74 Enable caching of invalid signals looked up during property creation flow. 59
17011 0
17012 0 121 22 fv_infer_syn_read_port 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 91 Enable inferring of synchronous read port on memory inferred by compile memory abstraction. 59
17013 0
17014 0 122 17 seq_compress_logs 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 25 Compress all backend logs 59
17015 0
17016 0 123 24 seq_disable_grid_monitor 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 36 Disable the grid monitoring feature. 59
17017 0
17018 0 124 20 fml_disable_cc_check 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 41 Disable the conflicting constraint check. 59
17019 0
17020 0 125 23 fv_enable_reduced_reset 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 30 Enable creating reduced reset. 59
17021 0
17022 0 126 19 seq_use_interactive 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 59 Use specialized interactive engines for better performance. 59
17023 0
17024 0 127 17 seq_bh_all_proofs 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 31 Use bug hunting for all proofs. 59
17025 0
17026 0 128 23 seq_exclude_patch_trace 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 41 Do not use patched trace for bug hunting. 59
17027 0
17028 0 129 15 seq_use_dynamic 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 51 Use specialized dynamic orc for better performance. 59
17029 0
17030 0 130 20 fml_verbose_grid_log 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 72 Reduces verbosity of grid logs to save disk utilization during check_fv. 59
17031 0
17032 0 131 21 fml_compress_grid_log 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 72 Reduces verbosity of grid logs to save disk utilization during check_fv. 59
17033 0
17034 0 132 23 seq_orch_prune_failures 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 15 Prune failures. 59
17035 0
17036 0 133 14 seq_map_uninit 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
17037 0
17038 0 134 30 seq_run_engines_with_decompose 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
17039 0
17040 0 135 19 seq_map_uninit_curr 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
17041 0
17042 0 136 15 seq_prop_resets 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
17043 0
17044 0 137 16 seq_prop_latches 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
17045 0
17046 0 138 17 seq_use_fullnames 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 52 Use full names instead of internal names for signals 59
17047 0
17048 0 139 18 seq_hide_encrypted 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 43 hide constraints on encypted design objects 59
17049 0
17050 0 140 27 seq_aware_complexity_report 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 44 To enable the cache for SEQ aware complexity 59
17051 0
17052 0 141 20 seq_map_by_name_done 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 58 The flag will be set to true once map_by_name retruns true 59
17053 0
17054 0 142 21 seq_dump_internal_cex 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 47 Dump counter examples for internal equivalences 59
17055 0
17056 0 143 20 seq_no_debug_logfile 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 38 Do not dump debug log file for backend 59
17057 0
17058 0 144 17 seq_send_job_msgs 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 25 Send jobs update messages 59
17059 0
17060 0 145 17 seq_reuse_helpers 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 55 Reuse helpers between different iterations of decompose 59
17061 0
17062 0 146 31 seq_decompose_rewrite_waterfall 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 40 Use waterfall flow for decompose rewrite 59
17063 0
17064 0 147 20 seq_use_fast_rewrite 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 25 Use fast rewrites for SEQ 59
17065 0
17066 0 148 21 seq_use_decompose_sim 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 45 Use simulation while creating decompose model 59
17067 0
17068 0 149 31 seq_use_decompose_partial_words 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 42 Use partial word rewrites during decompose 59
17069 0
17070 0 150 25 seq_use_decompose_explore 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 41 Explore more during decompose to find CEX 59
17071 0
17072 0 151 15 seq_use_new_orc 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 37 Use next generation SEQ orchestration 59
17073 0
17074 0 152 19 seq_use_abstraction 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 36 Use abstraction in SEQ orchestration 59
17075 0
17076 0 153 23 seq_use_mem_abstraction 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 43 Use memory abstraction in SEQ orchestration 59
17077 0
17078 0 154 24 seq_use_mult_abstraction 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 47 Use multiplier abstraction in SEQ orchestration 59
17079 0
17080 0 155 23 seq_use_add_abstraction 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 42 Use adder abstraction in SEQ orchestration 59
17081 0
17082 0 156 23 seq_use_sub_abstraction 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 47 Use subtractor abstraction in SEQ orchestration 59
17083 0
17084 0 157 23 seq_use_div_abstraction 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 44 Use divider abstraction in SEQ orchestration 59
17085 0
17086 0 158 23 seq_use_mod_abstraction 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 44 Use modulus abstraction in SEQ orchestration 59
17087 0
17088 0 159 27 seq_use_counter_abstraction 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 44 Use counter abstraction in SEQ orchestration 59
17089 0
17090 0 160 20 seq_use_dfg_rewrites 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 37 Use DFG rewrites in SEQ orchestration 59
17091 0
17092 0 161 21 seq_use_semantic_absr 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 59 Use semantic refinement of abstraction in SEQ orchestration 59
17093 0
17094 0 162 19 seq_use_abs_filters 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 60 Use pre-defined filters for abstraction in SEQ orchestration 59
17095 0
17096 0 163 22 seq_use_dp_abs_filters 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 69 Use pre-defined filters for datapath abstraction in SEQ orchestration 59
17097 0
17098 0 164 13 seq_use_order 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 45 Use specialized ordering in SEQ orchestration 59
17099 0
17100 0 165 20 seq_use_sanity_check 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 37 Use sanity check in SEQ orchestration 59
17101 0
17102 0 166 28 seq_use_bg_for_critical_jobs 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 33 Use backup grid for critical jobs 59
17103 0
17104 0 167 21 seq_sanitize_grid_opt 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 31 Sanitize the grid option string 59
17105 0
17106 0 168 17 seq_assume_proven 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 28 Use proven goals for helpers 59
17107 0
17108 0 169 16 seq_reduce_goals 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 29 Reduce goals for optimization 59
17109 0
17110 0 170 16 seq_bh_gen_trace 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 43 Generate CEX traces for bughunting actively 59
17111 0
17112 0 171 23 seq_reduce_equivalences 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 30 Remove constraint equivalences 59
17113 0
17114 0 172 19 seq_global_chain_db 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 35 Dump global database for bughunting 59
17115 0
17116 0 173 21 seq_enable_coi_status 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 65 Enable the coi_status and coi_depth attributes for SEQ assertions 59
17117 0
17118 0 174 18 fsv_use_structural 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 29 Use structural checks for fsv 59
17119 0
17120 0 175 17 fsv_use_casesplit 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 32 Use case split technique for fsv 59
17121 0
17122 0 176 27 fsv_use_nox_reset_reduction 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 31 Use nox reset reduction for fsv 59
17123 0
17124 0 177 20 fsv_use_fast_rewrite 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 25 Use fast rewrites for FSV 59
17125 0
17126 0 178 19 fsv_composite_trace 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 35 Dispaly composite cex trace for FSV 59
17127 0
17128 0 179 27 fsv_stopat_const_clkrst_coi 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 110 Stop at the signals in the clock and reset COI analysis provided the signals are constants in the formal model 59
17129 0
17130 0 180 30 fsv_disable_mark_in_clkrst_coi 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 65 Disable the MARK properties if the signals are in clock/reset COI 59
17131 0
17132 0 181 25 fsv_disable_mark_if_const 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 55 Disable the MARK properties if the signals are constant 59
17133 0
17134 0 182 17 fsv_use_dual_mode 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 36 Use the dual mode for security check 59
17135 0
17136 0 183 26 fsv_compute_rootcause_auto 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 59 Compute the rootcause of falsified properties automatically 59
17137 0
17138 0 184 28 fusa_use_nox_reset_reduction 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 32 Use nox reset reduction for fuSa 59
17139 0
17140 0 185 21 fusa_use_one_nox_prop 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 67 Use only one NOX_RESET property for all registers. (Internal Only). 59
17141 0
17142 0 186 23 fusa_structural_obs_det 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 61 Do COI analysis w.r.t. both observation and detection points. 59
17143 0
17144 0 187 34 fusa_disable_new_external_statuses 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 67 Do not use the newly introduced external statuses and status names. 59
17145 0
17146 0 188 33 fusa_disable_new_inconcl_statuses 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 71 Do not use the newly introduced inconclusive statuses and status names. 59
17147 0
17148 0 189 22 fusa_enable_collapsing 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 26 Enables collapsing in FuSa 59
17149 0
17150 0 190 19 fusa_use_structural 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 30 Use structural checks for FuSa 59
17151 0
17152 0 191 22 fusa_control_gen_trace 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 45 Generate trace for FuSa controllability check 59
17153 0
17154 0 192 18 fusa_use_casesplit 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 33 Use case split technique for FuSa 59
17155 0
17156 0 193 21 fusa_skip_fault_prune 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 51 Enables skipping of fault pruning in fault compiler 59
17157 0
17158 0 194 25 fusa_ignore_clk_rst_fault 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 47 Ignores fault on clock and reset signal in FuSa 59
17159 0
17160 0 195 16 fusa_use_new_orc 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 38 Use next generation FuSa orchestration 59
17161 0
17162 0 196 21 fusa_use_fast_rewrite 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 26 Use fast rewrites for FuSa 59
17163 0
17164 0 197 27 fusa_enable_composite_trace 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 59 Enables composite trace (prefixed with reset trace) in FuSa 59
17165 0
17166 0 198 25 fusa_prepend_worklib_name 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 98 Prepend work library to faults and observation/detection points when top design is from a library. 59
17167 0
17168 0 199 32 fusa_constraints_using_fv_assume 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 75 Add constraints in FDB using fvassume instead of set_constant in VC-Formal. 59
17169 0
17170 0 200 27 fusa_enable_fdb_constraints 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 36 Enable ZOIX constraints in VCF-FuSa. 59
17171 0
17172 0 201 22 seq_check_simple_proof 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 54 Use specialized engine to check if the proof is simple 59
17173 0
17174 0 202 25 fml_use_phoenix_e_engines 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 36 Use Phoenix technology for e engines 59
17175 0
17176 0 203 25 fml_use_phoenix_b_engines 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 36 Use Phoenix technology for b engines 59
17177 0
17178 0 204 20 seq_update_save_info 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
17179 0
17180 0 205 25 seq_memory_efficient_flow 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
17181 0
17182 0 206 31 seq_map_ignore_undriven_nonload 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
17183 0
17184 0 207 33 seq_ignore_undriven_internal_port 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
17185 0
17186 0 208 24 seq_map_extended_mapping 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
17187 0
17188 0 209 20 seq_map_instrumented 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 31 Maps instrumented SVA registers 59
17189 0
17190 0 210 30 seq_enable_regequal_refinement 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
17191 0
17192 0 211 20 fml_auto_cleanup_run 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 51 Clean up run after it finishes. Improves disk usage 59
17193 0
17194 0 212 19 fml_cleanup_on_exit 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 88 Cleans up files (those are not needed in next runs) when tool exits. Improves disk usage 59
17195 0
17196 0 213 26 fml_multi_automata_support 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 46 Enables multi-automata support (default true). 59
17197 0
17198 0 214 28 fml_allow_initial_properties 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 37 Allow initial block property support. 59
17199 0
17200 0 215 26 fml_script_vacuity_support 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 63 Enable vacuity generation for script properties (default true). 59
17201 0
17202 0 216 26 fml_display_sva_expression 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 33 Display sva expression in report. 59
17203 0
17204 0 217 29 fml_init_sample_function_regs 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 41 Initialize sample function register to 0. 59
17205 0
17206 0 218 26 fml_write_sva_multi_module 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
17207 0
17208 0 219 23 fml_write_sva_bind_each 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
17209 0
17210 0 220 23 fv_write_sva_user_logic 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 98 Write the logic asociated with user create logic using fvassign/fvlatch/fvregister (default true). 59
17211 0
17212 0 221 15 fml_cc_autobbox 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 200 Enable Fully automatic blackboxing flow (default true). Constraints (fvassume) may be or may not be considered in this flow. If user needs to consider all the constraints, please switch off this flow. 59
17213 0
17214 0 222 20 fml_cc_autobbox_func 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 247 Enable Fully automatic blackboxing flow (default false) without structural checking (only functional). Constraints (fvassume) may be or may not be considered in this flow. If user needs to consider all the constraints, please switch off this flow. 59
17215 0
17216 0 223 22 fml_cc_check_ctrl_path 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 47 Checks full reset and clk logic in control path 59
17217 0
17218 0 224 20 fml_cc_stop_at_latch 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 28 Stop at latch based on depth 59
17219 0
17220 0 225 22 fml_cc_model_reduction 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
17221 0
17222 0 226 25 fml_cc_model_reduction_bb 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
17223 0
17224 0 227 26 fml_cc_model_reduction_opt 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
17225 0
17226 0 228 31 fml_cc_model_reduction_optimise 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 27 Optimise CC model reduction 59
17227 0
17228 0 229 16 fml_orc_blocking 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
17229 0
17230 0 230 20 fml_auto_abstraction 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 70 Enable automatic abstraction for design (set prior to loading design). 59
17231 0
17232 0 231 25 fml_override_abstractions 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
17233 0
17234 0 232 31 fml_cov_enable_unconst_analysis 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 67 Enables identifying unreachables even under unconstrained analysis. 59
17235 0
17236 0 233 27 fml_use_vhdl_generate_style 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
17237 0
17238 0 234 22 fml_enable_fsm_support 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
17239 0
17240 0 235 27 fml_cov_tgl_undriven_as_unr 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 129 Used to classify undriven toggle signals as uncoverable.
By default, undriven toggle signals are reported as covered by the tool. 59
17241 0
17242 0 236 27 fml_cov_tgl_x_driven_as_unr 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 129 Used to classify X driven toggle signals as uncoverable.
By default, X driven toggle signals are reported as covered by the tool. 59
17243 0
17244 0 237 19 fml_fta_read_waiver 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 29 Enables reading waiver in FTA 59
17245 0
17246 0 238 20 fml_fta_heavy_effort 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
17247 0
17248 0 239 13 fml_fta_debug 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 18 Enable debug mode. 59
17249 0
17250 0 240 19 fml_fta_lw_new_fpid 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 64 Forcefully create new fpId directory for FTA light-weight stage. 59
17251 0
17252 0 241 15 fml_fta_use_inv 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 35 Use invariant in heavy weight step. 59
17253 0
17254 0 242 15 fml_fast_sanity 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 46 To enable faster sanity processing step of FTA 59
17255 0
17256 0 243 35 fml_overconstraint_bounded_analysis 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
17257 0
17258 0 244 35 fml_cov_line_cont_assign_as_covered 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
17259 0
17260 0 245 21 fml_svac_script_debug 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
17261 0
17262 0 246 17 fml_navigator_xml 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
17263 0
17264 0 247 26 fml_navigator_check_status 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 42 New check status for testing gui interface 59
17265 0
17266 0 248 29 fml_navigator_parallel_checks 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 32 Allow parallel navigator checks. 59
17267 0
17268 0 249 29 fml_navigator_allow_auto_save 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 64 Allow auto checkpointing while in the navigator. Off by default. 59
17269 0
17270 0 250 30 fml_navigator_conflict_warning 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 104 Print constraint conflicts warning for extending properties or different input scenarios (default true). 59
17271 0
17272 0 251 24 fml_navigator_allow_save 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 90 Hidden variable to allow support of save session while in a navigator task (default true). 59
17273 0
17274 0 252 26 fml_navigator_allow_fvtask 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 99 Hidden variable to allow support of switching to/from navigator tasks using fvtask (default false). 59
17275 0
17276 0 253 23 fml_promote_reset_goals 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 43 Promote reset goals when creating new task. 59
17277 0
17278 0 254 28 fml_perform_fault_activation 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
17279 0
17280 0 255 29 fml_perform_fault_propagation 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
17281 0
17282 0 256 17 fml_fta_enable_pa 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
17283 0
17284 0 257 17 fml_fta_enable_om 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
17285 0
17286 0 258 23 fml_enable_resume_depth 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
17287 0
17288 0 259 17 fml_enable_resume 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 75 Allow checking to resume from where the prior check stopped, when possible. 59
17289 0
17290 0 260 22 fml_fpv_enable_gui_cov 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
17291 0
17292 0 261 35 fml_cov_skip_support_set_extraction 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
17293 0
17294 0 262 21 dashboard_auto_submit 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 39 Automatically submit data to Dashboard. 59
17295 0
17296 0 263 23 fml_broadcast_task_data 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 69 Broadcast task and app data for checking commands on finish (hidden). 59
17297 0
17298 0 264 32 fml_switch_composite_merge_order 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 83 For composite traces, treat the formal fsdb as master and merge reset fsdb into it. 59
17299 0
17300 0 265 27 fml_inject_input_port_fault 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 41 Enable injection of faults at input port. 59
17301 0
17302 0 266 27 fml_inject_stuck_at_x_fault 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 36 Enable injection of StuckAtX faults. 59
17303 0
17304 0 267 28 fml_inject_synch_reset_fault 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 55 Enable injection of faults at synchronous reset blocks. 59
17305 0
17306 0 268 28 fml_add_sync_reset_attribute 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 92 Add simon attribute on synchronous reset signals. Must be specified prior to design compile. 59
17307 0
17308 0 269 25 fml_enable_initial_blocks 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 102 Enable support of initial blocks in rtl compile for formal. Must be specified prior to design compile. 59
17309 0
17310 0 270 18 fml_enable_ndmerge 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 79 Enable support of ndmerge in formal. Must be specified prior to design compile. 59
17311 0
17312 0 271 29 fml_enable_noskipsimmemmodels 0 1 0 0 1 1 -1 -1 0  0  0  -1 -1 109 Enable support of simon option -noSkipSimMemModels in formal. Must be specified prior to read_file/elaborate. 59
17313 0
17314 0 272 30 fml_enable_contfeedbacktolatch 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 94 Enable simon option -contFeedBackToLatch in formal. Must be specified prior to design compile. 59
17315 0
17316 0 273 25 fca_enable_feedback_latch 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 111 Enable simon option -contFeedBackToLatch in formal for coverage app. Must be specified prior to design compile. 59
17317 0
17318 0 274 19 fml_track_loc_reset 0 1 0 0 0 0 -1 -1 0  0  0  -1 -1 40 Track source locations for reset blocks. 59
17319 0
17320 0 275 24 fml_track_loc_reset_cond 0 1 0 0 0 0 -1 -1 0  0  0  -1 -1 44 Track source locations for reset conditions. 59
17321 0
17322 0 276 26 fml_track_loc_const_select 0 1 0 0 0 0 -1 -1 0  0  0  -1 -1 44 Track source locations for constant selects. 59
17323 0
17324 0 277 33 fml_import_fvdisable_covmode_task 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 63 Enables importing disabled coverage goals from parent COV task. 59
17325 0
17326 0 278 22 fml_frv_enable_appmode 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 38 Enables FRV app mode. Default is true. 59
17327 0
17328 0 279 22 fml_adaptive_licensing 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 60 Use adaptive licensing scheme (possible performance impact). 59
17329 0
17330 0 280 25 fml_cc_exact_struct_check 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 79 Enable structural check between src-dest based on exact path delay value/range. 59
17331 0
17332 0 281 23 fml_cc_struct_check_opt 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 154 Enable optimised structural checkDon't do word-level structural verification for same src-dest againDon't do structural verification for iso type lpccprop 59
17333 0
17334 0 282 23 fml_qual_fault_in_fcore 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 48 Enables FTA analysis only inside the formal core 59
17335 0
17336 0 283 19 fml_fta_high_effort 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
17337 0
17338 0 284 21 fml_fta_incr_run_mode 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
17339 0
17340 0 285 20 fml_fta_light_to_seq 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
17341 0
17342 0 286 26 fml_formal_core_on_the_fly 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 73 Enable formal core generation during check_fv for a subset of properties. 59
17343 0
17344 0 287 29 fml_formal_core_otf_all_goals 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 56 Enable formal core generation all goals or only asserts. 59
17345 0
17346 0 288 27 fml_formal_core_incremental 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 52 Enable incremental (bounded) formal core generation. 59
17347 0
17348 0 289 24 fml_formal_core_liveness 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 53 Enable formal core generation on liveness properties. 59
17349 0
17350 0 290 35 fml_formal_core_reduced_constraints 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 70 Enables reduced constraints computation during formal core generation. 59
17351 0
17352 0 291 26 formal_core_cov_functional 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 43 Enable new coverage flow from formal core.  59
17353 0
17354 0 292 16 fml_core_cov_unr 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 72 Show new coverage flow(functional analysis) from formal core as default. 59
17355 0
17356 0 293 22 fml_enable_fsv_appmode 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 38 Enables FSV app mode. Default is true. 59
17357 0
17358 0 294 10 fusa_debug 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 23 show FuSa debug output. 59
17359 0
17360 0 295 21 fusa_no_debug_logfile 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 38 Do not dump debug log file for backend 59
17361 0
17362 0 296 22 fml_enable_fxp_appmode 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 38 Enables FXP app mode. Default is true. 59
17363 0
17364 0 297 23 fml_enable_fusa_appmode 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 40 Enables FUSA app mode. Default is false. 59
17365 0
17366 0 298 28 fml_analyze_propagation_path 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 60 Enables the propagation path analysis for FSV and FXPs' cex. 59
17367 0
17368 0 299 22 fml_enable_dpv_appmode 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 39 Enables DPV app mode. Default is false. 59
17369 0
17370 0 300 21 fml_nox_reset_visible 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 94 Allow the NOX_RESET type properties to show in the reports. Default is false. (Internal Only). 59
17371 0
17372 0 301 20 fml_use_one_nox_prop 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 67 Use only one NOX_RESET property for all registers. (Internal Only). 59
17373 0
17374 0 302 23 fml_fxp_generate_called 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 92 A flag showing whether fxp_generate has been called since the last check_fv (Internal Only). 59
17375 0
17376 0 303 29 fml_fxp_nox_reset_star_issued 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 67 A flag indicating whether fxp_assume -nox -reset * has been issued. 59
17377 0
17378 0 304 28 fml_fxp_enable_auto_generate 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 103 A enabling flag for executing fxp_generate -auto in check_fv if fxp_generate has not been issued before 59
17379 0
17380 0 305 24 fxp_no_duplicate_asserts 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 95 Do not generate duplicated asserts in FXP for signals or part_selects which have been asserted. 59
17381 0
17382 0 306 20 fxp_use_fast_rewrite 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 25 Use fast rewrites for FXP 59
17383 0
17384 0 307 29 fxp_nox_reset_hidden_register 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 37 Create nox_reset for hidden_registers 59
17385 0
17386 0 308 26 fxp_compute_rootcause_auto 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 59 Compute the rootcause of falsified properties automatically 59
17387 0
17388 0 309 12 fml_lp_aware 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 36 Enable LP aware connectivity checks. 59
17389 0
17390 0 310 15 fml_lp_instr_on 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 124 Enable isolation and retention instrumentation with read_upf. Precondition: fml_lp_aware (LP aware connectivity) is enabled. 59
17391 0
17392 0 311 22 fml_lp_constraint_auto 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 100 When fml_lp_aware is enabled in the CC app, automatically generate the LP constraints with read_upf. 59
17393 0
17394 0 312 33 fml_cov_enable_strict_elfile_mode 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 54 Enables strict mode dumping of coverage exclusion file 59
17395 0
17396 0 313 17 fml_x_in_waveform 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 57 Additional option given to dfgsim to show X's in waveform 59
17397 0
17398 0 314 26 fml_enable_bbox_after_elab 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 48 Enable setting blackbox after reading in designs 59
17399 0
17400 0 315 17 fml_gen_rand_seed 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 88 Bug hunting effort mode will use machine date/time information to generate random seeds. 59
17401 0
17402 0 316 32 fml_delete_prop_density_cov_task 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 0  59
17403 0
17404 0 317 31 fml_enable_prop_density_cov_map 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 56 Enables mapping of property density to coverage database 59
17405 0
17406 0 318 28 fml_tautology_goal_as_proven 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 84 Enables marking goals which are tautology by design, as proven trivially by the tool 59
17407 0
17408 0 319 20 fml_cov_exclude_bbox 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 48 Excludes blackbox while saving coverage database 59
17409 0
17410 0 320 30 fml_stop_on_vacuous_constraint 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 41 Stop check if vacuous constraint is found 59
17411 0
17412 0 321 30 fml_stop_on_vacuous_constraint 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 62 Stop check if an unreachable witness for a constraint is found 59
17413 0
17414 0 322 25 fml_prop_result_timestamp 0 1 0 0 0 0 -1 -1 0  0  0  -1 -1 60 Include a timestamp in PROP_I_RESULT messages from check_fv. 59
17415 0
17416 0 323 24 fml_prop_info_use_msgmgr 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 135 Use MsgMgr for PROP_I_RESULT messages from check_fv.
Provides full message filtering and recording capabilities, at some overhead cost. 59
17417 0
17418 0 324 32 fml_struct_check_info_use_msgmgr 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 140 Use MsgMgr for STRUCT_CHECK_RESULT messages from load_cc.
Provides full message filtering and recording capabilities, at some overhead cost. 59
17419 0
17420 0 325 37 fml_enable_covers_in_prop_density_cov 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 59 Enables coverage mapping for SV covers for property density 59
17421 0
17422 0 326 17 fml_coi_reduction 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 103 Controls whether formal model is built only for cone-of-influence of properties, including constraints. 59
17423 0
17424 0 327 31 fml_coi_reduction_no_constraint 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 52 Exclude constraint in coi reduction. For debug only. 59
17425 0
17426 0 328 25 fml_merge_equiv_registers 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 92 Merge registers equivalent after reset during the model build. Disabled for SEQ/FXP/FSV/FUSA 59
17427 0
17428 0 329 32 fml_disconnect_multidriven_input 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 83 Disconnect undriven input ports that drive a multiply driven net. Default is false. 59
17429 0
17430 0 330 28 fml_allow_imm_assert_in_func 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 69 Enable the compiling of the immediate assertion in functions or tasks 59
17431 0
17432 0 331 31 fml_enable_utrans_failure_cache 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 40 Enable the cache for svac utrans failure 59
17433 0
17434 0 332 22 fml_svac_rewrite_clock 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 33 Enable the clock rewrite for svac 59
17435 0
17436 0 333 26 fml_svac_rewrite_dis_iff_x 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 48 Enable rewrite of disable iff condition for svac 59
17437 0
17438 0 334 22 fml_svac_bypass_simple 0 1 0 0 1 1 -1 -1 0  0  0  -1 -1 257 By default properties with clocks are compiled using the sva compiler.
  Setting this to true allows simple properties clocked on the posedge of clock to be instrumented directly.
  This allows compatibility with behavior in earlier releases. (default=true) 59
17439 0
17440 0 335 23 fml_fta_inject_priority 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 131 Gives precedence to the inject_fault switch specified with read_file and helps to override the certitude_config.cer file with that. 59
17441 0
17442 0 336 28 fml_cov_tgl_instr_on_the_fly 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 44 Instrument toggle coverage goals on the fly. 59
17443 0
17444 0 337 27 fml_fvdelete_always_save_db 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 77 Save the property database to disk after fvdelete, even without an active GUI 59
17445 0
17446 0 338 30 fml_disable_extend_quiet_trace 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 40 Disable quiet trace for extended traces. 59
17447 0
17448 0 339 24 fml_print_learn_lic_msgs 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
17449 0
17450 0 340 25 fml_cov_enable_branch_cov 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 47 Enable branch coverage when -cov all is passed. 59
17451 0
17452 0 341 28 fml_cov_exclude_missing_else 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 41 Exclude Missing_Else from Branch Coverage 59
17453 0
17454 0 342 29 fml_cov_enable_enum_in_struct 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 26 Enable Enums within struct 59
17455 0
17456 0 343 22 fml_cov_improved_fcore 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 49 Exclude StopNet parameer to improve FCORE Results 59
17457 0
17458 0 344 17 fml_cov_legacy_el 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 35 Enable Legacy Exclusion Saving Flow 59
17459 0
17460 0 345 22 fml_add_fsm_cov_to_fpv 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 42 Adding fsm Coverage Properties to FPV Task 59
17461 0
17462 0 346 21 fml_signoff_dashboard 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 41 Sets to true with compute_signoff command 59
17463 0
17464 0 347 19 cov_exclude_assumes 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 42 Excludes assumes in the coverage database. 59
17465 0
17466 0 348 22 cov_exclude_bb_signals 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 48 Automatically exclude blackbox signals in covdb. 59
17467 0
17468 0 349 21 fml_sss_enable_simple 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
17469 0
17470 0 350 33 fml_inject_deadassign_combo_fault 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 53 Enable injection of DeadAssign faults in combo block. 59
17471 0
17472 0 351 25 fml_send_propdb_on_update 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 82 Enable sending propDB changes as part of update stream in new Verdi property flow. 59
17473 0
17474 0 352 13 fml_pdc_trace 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 39 Enable tracing of PDC Output to stdout. 59
17475 0
17476 0 353 24 fml_pdc_overflow_to_file 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 59 Allow writing PDC overflow data to file rather than stream. 59
17477 0
17478 0 354 28 fml_enable_internal_net_aeps 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 57 Enable AEPs on internal nets, such as coverage registers. 59
17479 0
17480 0 355 32 fml_cov_tgl_signal_legacy_lookup 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 60 Enable the legacy lookup method for coverage toggle signals. 59
17481 0
17482 0 356 20 fml_fta_enable_cover 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 36 Honors cover properties in FTA flow. 59
17483 0
17484 0 357 28 fml_cov_tgl_handle_xinit_val 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 113 Enable a delay of 1 clock cycle while monitoring tgl coverage of sequentials with an 'x' value after reset state. 59
17485 0
17486 0 358 29 fml_fta_cover_sequential_flow 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 36 Honors cover properties in FTA flow. 59
17487 0
17488 0 359 29 fml_fca_enable_bad_code_check 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 151 Allow property filterting using "reason==simplication" which lists trivially uncoverable line and condition goals (found through simple logic rewrite). 59
17489 0
17490 0 360 18 fml_seq_x_func_map 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 40 Enable functional mapping for Xs in SEQ. 59
17491 0
17492 0 361 28 fml_seq_no_invalidate_result 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 32 Do not invalidate result in SEQ. 59
17493 0
17494 0 362 18 fml_grid_job_array 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 35 Enable job array in set_grid_usage. 59
17495 0
17496 0 363 28 fml_grid_navigator_job_array 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 49 Enable job array in set_grid_usage for navigator. 59
17497 0
17498 0 364 9 fml_cloud 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 26 Enable Cloud mode for grid 59
17499 0
17500 0 365 20 seq_latch_sequential 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 42 Insert latches for flip flops and latches. 59
17501 0
17502 0 366 26 fml_cov_par_block_analysis 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 72 Enables extraction and analysis of parent blocks for coverage debug flow 59
17503 0
17504 0 367 22 fca_fcore_after_branch 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 71 Enables extraction and analysis of after branch for coverage debug flow 59
17505 0
17506 0 368 20 fml_cov_signoff_flow 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 72 Set to true in coverage based signoff analysis like OA/BA or Formal core -1 59
17507 0
17508 0 370 26 fml_defer_property_compile 0 1 0 0 0 0 -1 -1 0  0  0  -1 -1 89 Defer compilation of incremental properties until sim/formal model build (default false). 59
17509 0
17510 0 371 27 fml_fta_par_app_high_effort 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 51 Enable high effort level for parent app run of FTA. 59
17511 0
17512 0 372 27 fml_cov_exclude_reset_block 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 46 Excludes reset block from coverage computation 59
17513 0
17514 0 373 22 fml_show_loop_analysis 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 62 Show combinational loop analysis during formal model creation. 59
17515 0
17516 0 374 15 fml_fdc_verbose 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 61 Show instrumented signals in combinational loop design check. 59
17517 0
17518 0 375 24 fml_treat_gclk_as_sysclk 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 54 Treat $global_clock as a system clock (default false). 59
17519 0
17520 0 376 20 fml_lp_aware_allapps 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 32 Allow fml_lp_aware for all apps. 59
17521 0
17522 0 377 25 fml_fta_improved_activate 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 53 Enable new activation flow of FTA for faster analysis 59
17523 0
17524 0 378 15 fml_cov_map_new 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 38 Enable coverage mapping of all signals 59
17525 0
17526 0 379 26 fml_check_raw_signal_write 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 81 Check if snipped or constant (write) signals are read after write signals in RTL. 59
17527 0
17528 0 380 21 fml_ignore_raw_signal 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 95 Ignore snip_driver or set_constant signals that are defined as read after write signals in RTL. 59
17529 0
17530 0 381 26 fml_allow_clocking_changes 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 87 Allow changing clocking after clock generation, and task based clock generator support. 59
17531 0
17532 0 382 29 fml_container_instrumentation 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 62 Instrument all properties and objects into a single container. 59
17533 0
17534 0 383 26 fv_enable_instr_name_cache 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 46 Use name cache for instrumentation name check. 59
17535 0
17536 0 384 35 fml_suppress_zero_depth_aep_failure 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 29 Suppress depth 0 AEP failures 59
17537 0
17538 0 385 17 fml_witness_relax 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 100 Relaxed requirements for the witness, to be used when a regular witness is infinite (default false). 59
17539 0
17540 0 386 21 fml_svac_tech_mapping 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 71 Enable tech mapping of (some) properties to automatons (default false). 59
17541 0
17542 0 387 26 fml_apply_reset_at_powerup 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 41 Apply reset to flops with Lp aware formal 59
17543 0
17544 0 388 17 fml_aep_new_instr 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 41 Enables improved instrumentation for AEP. 59
17545 0
17546 0 389 24 fml_cov_tgl_ignore_reset 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 79 Causes the application to ignore reset signals during toggle coverage analysis. 59
17547 0
17548 0 390 26 fml_cov_cg_consider_weight 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 184 Consider the weigth specification of coverpoint/cross while extracting goals.
No goals would be extracted for a coverpoint/cross having weight = 0, during covergroup coverage analysis. 59
17549 0
17550 0 391 17 fml_cov_x_support 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 44 Enables X-semantic support in Coverage flow. 59
17551 0
17552 0 392 20 fta_use_fast_rewrite 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 25 Use fast rewrites for FTA 59
17553 0
17554 0 393 21 fml_fta_fast_activate 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 34 Enable fast activation flow of FTA 59
17555 0
17556 0 394 19 fml_use_fast_cc_cov 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 41 Use the new high performance cc cov flow. 59
17557 0
17558 0 395 20 fta_infer_cov_status 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 102 Infers the coverage status of a line which has no fault injected  from the status of the parent block. 59
17559 0
17560 0 396 23 fml_x_detect_quiet_fast 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 53 Do quiet and fast x detection (enforced for cov app). 59
17561 0
17562 0 397 25 fml_x_detect_add_01_rails 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 50 Add extra 0/1 rails for more accurate x-detection. 59
17563 0
17564 0 398 28 fml_fta_enable_vacuity_check 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 27 Enable vacuity check in FTA 59
17565 0
17566 0 399 12 fml_svac_cse 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 83 Experimental: Perform Common Subexpression Elimination optimization (default true). 59
17567 0
17568 0 400 21 fml_svac_liveness_opt 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 69 Experimental: Perform Liveness automaton optimization (default true). 59
17569 0
17570 0 401 31 fml_svac_ignore_numstates_limit 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 78 Ignore the limit on number of generated states for a property (default false). 59
17571 0
17572 0 402 37 fml_svac_rewrite_async_reset_liveness 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 78 Do Clock-Rewrite for liveness property with asynchronous reset (default true). 59
17573 0
17574 0 403 28 fml_svac_enable_det_liveness 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 69 Enable generation of deterministic liveness automaton (default true). 59
17575 0
17576 0 404 30 fv_svac_funcprop_oldstyle_name 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 80 Use old naming style for property in function that includes line number in name. 59
17577 0
17578 0 405 22 fusa_enable_new_status 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 30 Enables new sff status in FuSa 59
17579 0
17580 0 406 24 fml_cov_tgl_fast_rewrite 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 56 Enables fast rewrite for toggle metric in coverage flow. 59
17581 0
17582 0 407 24 fml_lpf_reset_at_powerup 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 65 To reset sequential elements at power up in low power aware flow. 59
17583 0
17584 0 408 31 fml_new_cc_cov_enable_modelling 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 84 Enable the new modelling of the signals in the enable expression for compute_cc_cov. 59
17585 0
17586 0 409 23 fml_fta_enable_db_write 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 41 Enables FTA flow to write to certitudeDB. 59
17587 0
17588 0 410 22 fml_fvassume_constants 0 0 0 0 0 1 -1 -1 0  0  0  -1 -1 265 Build simple constant assumptions into the formal model.
  For performance, simple constant assumptions (e.g., fvassume -expr {signal == 0}) are built directly
  into the model. Set this to false to force such assumptions to be handled as normal solver constraints. 59
17589 0
17590 0 411 34 fml_enable_delay_property_checking 0 1 0 0 0 0 -1 -1 0  0  0  -1 -1 182 Enable the fml_delay_property_checking feature. The feature must be enabled at the point when
properties are read/created in order for fml_delay_property_checking to have any effect. 59
17591 0
17592 0 412 26 fml_inject_freeinput_fault 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 37 Enable injection of FreeInput faults. 59
17593 0
17594 0 413 26 fml_connectivity_cons_prop 1 0 0 0 0 1 -1 -1 0  0  0  -1 -1 71 Enable the constant propagation in the scope-wise connectivity analysis 59
17595 0
17596 0 414 22 fml_connectivity_snips 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 56 Enable the snips in the scope-wise connectivity analysis 59
17597 0
17598 0 415 30 fml_cov_cg_enable_per_instance 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 107 Enable the coverage option 'per_instance', even if this is not set explicitly in the covergroup definition. 59
17599 0
17600 0 416 24 fml_cov_overwrite_waiver 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 70 When true, disables automatic loading of waiver file in sign off flow. 59
17601 0
17602 0 417 18 fml_enable_fsm_ssd 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 44 When true, it will enable the fsm_ssd checks 59
17603 0
17604 0 418 26 fml_rfc_cc_full_complexity 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 103 Enables full complexity report for CC properties without considering src and enable as the stop points. 59
17605 0
17606 0 419 27 fml_cov_ignore_case_default 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 39 Ignores case default for line coverage. 59
17607 0
17608 0 420 36 fml_frv_enable_array_vendorextension 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 82 Enables support for the 'array' vendor extension in FRV app mode. Default is true. 59
17609 0
17610 0 421 35 fml_fvlp_powerdown_corrupt_seq_clks 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 33 Use clocks to corrupt flip flops. 59
17611 0
17612 0 422 36 fml_fvlp_powerdown_disable_seq_reset 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 54 Disable reset of sequential element during power down. 59
17613 0
17614 0 423 40 fml_fvlp_powerdown_corrupt_all_seq_elems 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 56 Corrupt all flip flops (otherwise, only boundary flops). 59
17615 0
17616 0 424 34 fml_fvlp_powerdown_corrupt_all_spa 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 69 Corrupt input pins with set_port_attributes (will disregard assumes). 59
17617 0
17618 0 425 37 fml_fvlp_debug_friendly_internal_nets 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 87 Use debug friendly internal net names (can cause massive slowdowns with large designs). 59
17619 0
17620 0 426 34 fml_fvlp_all_visible_internal_nets 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 48 Make all internal nets user visbile (for nWave). 59
17621 0
17622 0 427 29 fml_fvlp_ignore_string_params 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 82 Ignore string parameters for the bind_checker to reduce number of module variants. 59
17623 0
17624 0 428 25 fml_fvlp_qlpac_nlp_compat 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 69 Make the instance hierarchical name compatible between QLPAC and NLP. 59
17625 0
17626 0 429 19 fml_fvlp_all_pgpins 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 46 Use extra checks to dump all pg pins in nWave. 59
17627 0
17628 0 430 22 fml_fvlp_cc_post_instr 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 50 Go back to old flow where fvlp_add_cc is required. 59
17629 0
17630 0 431 31 fml_enable_post_fvlp_instrument 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 101 Postpone (cause skipping) of the instrumentation of isolation and retention policies during read_upf. 59
17631 0
17632 0 432 20 fml_fta_cov_new_flow 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 25 Enables new FTA COV flow. 59
17633 0
17634 0 433 36 fml_cov_exclusion_crossfeed_new_flow 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 67 Enables new VCS flow to handle the block when first line is assert. 59
17635 0
17636 0 434 22 fml_fta_enable_cluster 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 28 Enables FTA clustring model. 59
17637 0
17638 0 435 36 fml_enable_prop_density_cov_bittravs 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 58 Enables bit level traversal for property density coverage. 59
17639 0
17640 0 436 35 fml_enable_formal_core_cov_bittravs 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 53 Enables bit level traversal for formal core coverage. 59
17641 0
17642 0 437 28 fml_cov_cg_enable_zcov_debug 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 47 Enables debug messages from the Zcov component. 59
17643 0
17644 0 438 26 enable_const_prop_thru_seq 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 56 Enables the constant propagation through the sequentials 59
17645 0
17646 0 439 33 fml_enable_seqaig_based_signature 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 57 Compute signature of the formal model based on the seqAig 59
17647 0
17648 0 440 31 fml_abstract_arithop_with_const 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 65 Allow abstraction on arithmetic operators with constant operands. 59
17649 0
17650 0 441 26 fml_enable_signoff_bounded 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 35 Enables signoff on bounded results. 59
17651 0
17652 0 442 31 fml_enable_prop_density_for_frv 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 42 Enables property density for FRV app mode. 59
17653 0
17654 0 443 28 fml_lpcc_try_robust_get_info 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 120 For LP CC, try the legacy low power information extractor if the structural check fails to extract required information. 59
17655 0
17656 0 444 19 fml_aep_unique_name 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 40 Enables creation of unique names for AEP 59
17657 0
17658 0 445 27 fml_incremental_bind_bypass 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 147 Bypass adding all previous bind instances to bind_checker compiles. This will limit Verdi to showing only the last incremental bind. Default=false. 59
17659 0
17660 0 446 33 fml_incremental_bind_disable_copy 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 82 Disable copying from an existing hierscope for incremental binding. Default=false. 59
17661 0
17662 0 447 26 fml_incremental_bind_ports 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 96 Add port signals to VCS/Simon incremental module binds using bind_checker command. Default=true. 59
17663 0
17664 0 448 23 fml_bbox_clock_analysis 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 45 Enable the clock COI analysis for blackboxing 59
17665 0
17666 0 449 23 fml_bbox_reset_analysis 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 45 Enable the reset COI analysis for blackboxing 59
17667 0
17668 0 450 27 fml_bbox_use_const_internal 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 87 Use the set_constant delcared over a signal that is inside an instance to be blackboxed 59
17669 0
17670 0 451 17 fml_fta_inst_qual 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 50 Enables instance based fault qualification for FTA 59
17671 0
17672 0 452 27 fml_fta_move_unneeded_files 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 79 Move all unnecessary files of FTA to session log directory <session_name>/logs  59
17673 0
17674 0 453 24 fml_fta_constraint_check 0 1 0 0 0 0 -1 -1 0  0  0  -1 -1 71 Enable identification of constraints which are in the COI of the faults 59
17675 0
17676 0 454 25 seq_mapping_legacy_report 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 59 Enable legacy format report of report_seq_mappings command. 59
17677 0
17678 0 455 30 seq_skip_trivial_mem_abs_props 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 79 Enable skipping the trivially proven properties for compile memory abstractions 59
17679 0
17680 0 456 25 seq_pcfv_isomorphic_check 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 60 Do isomorphic check for clock tree properties in PC-FV flow. 59
17681 0
17682 0 457 26 fml_ignore_latch_retention 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 28 Ignore latches for retention 59
17683 0
17684 0 458 29 fml_enable_ret_generic_output 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 53 Enable UPF_GENERIC_OUTPUT (bitwise) for bind_checker. 59
17685 0
17686 0 459 28 fml_cov_cg_enable_new_naming 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 55 Enables new style naming for SV CG coverage properties. 59
17687 0
17688 0 460 19 fml_auto_clock_mode 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 35 Enable automatic clock inferencing. 59
17689 0
17690 0 461 19 fml_auto_reset_mode 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 35 Enable automatic reset inferencing. 59
17691 0
17692 0 462 33 fml_enable_sign_and_pack_in_types 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 57 Enable signedness and packing information in array types. 59
17693 0
17694 0 463 26 fml_enable_mos_transistors 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 55 Enable accurate handling of nmos/pmos/cmos transistors. 59
17695 0
17696 0 464 25 fml_enable_drive_strength 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 49 Enable drive strength support in formal modeling. 59
17697 0
17698 0 465 37 fml_enable_toplevel_inout_assumptions 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 75 Enable top-level/bbox inout assumptions that avoid multi-driven situations. 59
17699 0
17700 0 466 34 fml_enable_stability_constraint_ps 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 80 Enable support of env stability constraints for bit/part selects (default true). 59
17701 0
17702 0 467 32 fml_formal_stability_constraints 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 111 Enable support of formal stability constraints vs treating as environment stability constraints (default true). 59
17703 0
17704 0 468 22 fv_direct_env_equality 1 0 0 1 0 0 -1 -1 0  0  0  -1 -1 100 Beta 2022.06. Enable instrumentation of environment equality directly into the nldm (default false). 59
17705 0
17706 0 469 17 fml_fta_seq_debug 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 26 Enable FTA SEQ debug mode. 59
17707 0
17708 0 470 18 fml_fta_qual_setup 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 54 Enable user constraints automatically in FTA SEQ mode. 59
17709 0
17710 0 471 20 seq_use_new_rfc_flow 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 47 Enable new flow report of report_fv_complexity. 59
17711 0
17712 0 472 22 fml_signoff_auto_merge 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 102 Enable the auto merge flow in compute signoff where databases of effort levels are merged accordingly. 59
17713 0
17714 0 473 19 fusa_enable_pruning 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 23 Enables pruning in FuSa 59
17715 0
17716 0 474 34 seq_use_legacy_abstraction_mapping 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 42 Enable legacy flow of abstraction mapping. 59
17717 0
17718 0 475 19 fsv_enable_cond_tgl 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 53 Enable the toggle check for the condition expressions 59
17719 0
17720 0 476 19 fxp_enable_cond_tgl 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 53 Enable the toggle check for the condition expressions 59
17721 0
17722 0 477 19 fml_cov_vacuity_unr 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 30 Enable Vacuity unreachability. 59
17723 0
17724 0 478 21 fml_struct_array_free 0 1 0 0 0 0 -1 -1 0  0  0  -1 -1 138 Treat the struct array operator output as a free variable. By default the presence of a struct array operator will be treated as an error. 59
17725 0
17726 0 479 19 fsv_seq_prop_naming 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 44 Follow the property naming convention of SEQ 59
17727 0
17728 0 480 19 fxp_seq_prop_naming 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 44 Follow the property naming convention of SEQ 59
17729 0
17730 0 481 20 fusa_seq_prop_naming 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 44 Follow the property naming convention of SEQ 59
17731 0
17732 0 482 24 fusa_save_ignored_status 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 57 Add NA status when saving the faults which are not found. 59
17733 0
17734 0 483 20 fusa_legacy_sff_flow 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 36 Use fdb under the hood for sff flow. 59
17735 0
17736 0 484 25 fusa_orch_smart_with_seed 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 44 Use the seed approach in the FuSa smart orch 59
17737 0
17738 0 485 28 fml_lp_query_no_bit_blasting 0 1 0 0 0 0 -1 -1 0  0  0  -1 -1 68 To convert bit-blasted signals to word-level for retention elements. 59
17739 0
17740 0 486 32 fml_signoff_high_effort_fta_only 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 69 To only run FTA analysis when running high effort in compute_signoff. 59
17741 0
17742 0 487 34 fml_aep_trivial_continuous_xassign 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 64 To disable creation of trivial continuous AEPs of type x_assign. 59
17743 0
17744 0 488 26 fml_aep_enable_waiver_flow 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 30 To enable waiver flow for AEP. 59
17745 0
17746 0 489 22 seq_use_meta_reasoning 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 42 Use meta reasoning for result propagation. 59
17747 0
17748 0 490 19 seq_dcp_exclude_vwc 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 68 During decompose exclude the vacuity, witness, and cover properties. 59
17749 0
17750 0 491 20 seq_sm_b_timeout_inf 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 63 Make single b3 call infinite timeout in SEQ smart orchestration 59
17751 0
17752 0 492 16 seq_patch_use_mp 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 34 Use workers to patch traces in SEQ 59
17753 0
17754 0 493 19 seq_use_cpu_timeout 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 48 Use cpu time for timeout instead of elapsed time 59
17755 0
17756 0 494 17 fml_cov_hier_both 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 107 To consider -cm_hier file both from input coverage database and that specified with fml_cov_alt_hier_file . 59
17757 0
17758 0 495 39 fml_linearized_counter_jmp_within_range 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 77 Jumps in linearized counter abstraction mode to be within current range only. 59
17759 0
17760 0 496 30 fml_lp_buffer_behav_model_link 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 74 Link in behavioral model for 1 input 1 output cells that have no function. 59
17761 0
17762 0 497 29 fml_enable_coi_deadcode_check 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 47 Enables deadcode check in COI coverage analysis 59
17763 0
17764 0 498 20 fml_enable_lw_coi_oc 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 39 Enables light weight OC in COI analysis 59
17765 0
17766 0 499 31 fml_lpcc_enable_check_wo_policy 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 199 Allow connectivity checks with lpa_type=LPA_CLAMP0_EN/LPA_CLAMP1_EN/LPA_LATCH_EN without any ISO policy association. Isolation sense value is to be interpreted from attributes on the ISO/ELS libcell. 59
17767 0
17768 0 500 31 fml_lpcc_adjust_sense_wo_policy 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 180 For connectivity checks with lpa_type=LPA_CLAMP0_EN/LPA_CLAMP1_EN/LPA_LATCH_EN, adjust the  isolation sense value based on any negations appearing before the ISO/ELS libcell input. 59
17769 0
17770 0 501 34 fml_enable_fcore_cov_across_metric 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 54 Enables mapping of formal core coverage across metrics 59
17771 0
17772 0 502 29 fml_enable_fcore_cov_function 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 56 Enables mapping of formal core coverage in function body 59
17773 0
17774 0 503 26 fml_aep_waiver_flow_legacy 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 33 To enable aep legacy waiver flow. 59
17775 0
17776 0 504 25 fml_aep_waiver_flow_relax 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 32 To enable aep relax waiver flow. 59
17777 0
17778 0 505 23 fusa_multi_failure_mode 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 29 Enables multiple failure mode 59
17779 0
17780 0 506 29 fusa_process_transient_faults 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 38 Retrieve and process transient faults. 59
17781 0
17782 0 507 38 fml_rfc_disable_mem_detection_in_child 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 45 To disable memory detection in child modules. 59
17783 0
17784 0 508 26 fml_rfc_report_reset_state 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 78 To control reporting of reset state for objects in complexity report on verdi. 59
17785 0
17786 0 509 36 fml_rfc_enable_new_counter_detection 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 71 To enable detection and reporting of new counters in complexity report. 59
17787 0
17788 0 510 24 fml_cov_tgl_legacy_instr 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 77 Enables legacy mode of toggle coverage instrumentation for complex data types 59
17789 0
17790 0 511 28 fml_cc_cov_strip_escape_char 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 63 Enables the stripping of escape characters from property names. 59
17791 0
17792 0 512 20 fml_auto_scaling_abs 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 62 Enables abstraction of complex operators in auto scaling flow. 59
17793 0
17794 0 513 26 fml_auto_scaling_reduction 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 45 Enables model reduction in auto scaling flow. 59
17795 0
17796 0 514 18 fml_auto_scale_abs 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 60 Enables abstraction of complex operators in auto scale flow. 59
17797 0
17798 0 515 24 fml_auto_scale_reduction 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 43 Enables model reduction in auto scale flow. 59
17799 0
17800 0 516 28 fml_auto_scaling_tgl_rewrite 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 67 Enables toggle coverage instrumentation rewrite in auto scale flow. 59
17801 0
17802 0 517 31 fml_auto_scale_disable_parallel 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 48 Disables parallel processing in auto scale flow. 59
17803 0
17804 0 518 33 fml_report_fv_complexity_trav_opt 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 40 Enables specific traversal optimization. 59
17805 0
17806 0 519 20 fml_fta_limit_to_cov 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 64 Enabled faults only in lines where coverage properties are there 59
17807 0
17808 0 520 16 fml_cov_coi_flow 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 28 Enabled in COI coverage flow 59
17809 0
17810 0 521 21 fta_disable_clk_fault 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 29 Disables fault in clock logic 59
17811 0
17812 0 522 20 fta_seq_dbg_sub_inst 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 79 Enables generating checkers for doing observability analysisi at sub instances. 59
17813 0
17814 0 523 30 fusa_enable_clk_rst_structural 0 0 0 0 1 1 -1 -1 0  0  0  -1 -1 53 Enable FuSa structural analysis for clocks and resets 59
17815 0
17816 0 524 27 fml_aep_use_trailing_genblk 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 77 To enable use of trailing generate block name in the names of AEP properties. 59
17817 0
17818 0 525 34 fml_aep_enable_new_fsmcheck_naming 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 63 To enable extraction of FSM Checks with the new bind mechanism. 59
17819 0
17820 0 526 35 fml_aep_enable_unionlock_with_delay 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 87 To enable extraction of FSM Checks for Unionlock with delay in assumption by one cycle. 59
17821 0
17822 0 527 26 fml_cov_clear_reset_result 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 48 Clears reset property check results in COV flows 59
17823 0
17824 0 528 19 fml_cov_opt_replace 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 45 Replaces cov opt from vcs opt to vcs elab opt 59
17825 0
17826 0 529 20 fml_fta_skip_cm_hier 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 41 Skip considering cm_hier in FTA_SEQ flow. 59
17827 0
17828 0 530 32 fusa_multiple_fault_types_signal 0 1 0 0 1 1 -1 -1 0  0  0  -1 -1 73 Enable creating faults on same signal name when fault class is different. 59
17829 0
17830 0 531 28 fvlp_enable_lib_match_report 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 47 Generate the library match report for lib cell. 59
17831 0
17832 0 532 26 fvlp_enable_pst_constraint 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 28 Generate the pst constraint. 59
17833 0
17834 0 533 22 fvlp_check_combo_logic 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 58 Check the combinational logic for LPA_BASIC property path. 59
17835 0
17836 0 534 23 fml_report_profile_data 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 150 Report profiling information (CPU time, wall time, and peak memory) at specific steps.
false: Profiling turned off (default).
true: Profiling enabled. 59
17837 0
17838 0 535 21 fml_disable_nospecify 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 30 Disables the +nospecify switch 59
17839 0
17840 0 536 28 fvlp_enable_vacuity_creation 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 46 Enable the vacuity creation for LPCC property. 59
17841 0
17842 0 537 28 fvlp_enable_witness_creation 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 46 Enable the witness creation for LPCC property. 59
17843 0
17844 0 538 16 seq_use_apxtbdgt 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 33 Enable approximate budget for SEQ 59
17845 0
17846 0 539 19 seq_use_start_depth 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 51 Use established safe-depth for subsequent bmc calls 59
17847 0
17848 0 540 16 seq_bh_randomize 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 46 Randomize bughunting options in each iteration 59
17849 0
17850 0 541 20 seq_rotate_b_solvers 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 40 Rotate solvers in bmc timeout iterations 59
17851 0
17852 0 542 31 seq_grid_multi_constant_workers 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 50 Use constant number of workers in multi-grid setup 59
17853 0
17854 0 543 21 fml_fta_incr_activate 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 73 Activation analysis will be done even if FTA properties remain unchanged. 59
17855 0
17856 0 544 32 fta_check_fc_all_props_generated 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 67 Checks if formal core has been generated for all proven properties. 59
17857 0
17858 0 545 27 fml_fta_assume_without_expr 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 47 Supports modified fvassumes without expression. 59
17859 0
17860 0 546 17 fml_enable_svaext 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 33 Enables the -assert svaext switch 59
17861 0
17862 0 547 30 signoff_smart_detect_overwrite 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 146 Enable the feature that automatically detects if there have been any changes in the design to decide whether to re-use signoff analysis databases. 59
17863 0
17864 0 548 24 fml_cov_tgl_escaped_name 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 51 Instrument toggle coverage goals for escaped names. 59
17865 0
17866 0 549 27 fml_caching_save_on_the_fly 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 25 Save RMA Data on the fly. 59
17867 0
17868 0 550 31 fml_aep_enable_arith_oflow_1bit 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 72 To enable extraction of arith_oflow AEP properties for 1 bit LHS signal. 59
17869 0
17870 0 551 25 fvlp_disable_net_creation 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 44 Disable the net creation for pst constraint. 59
17871 0
17872 0 552 19 fml_proof_architect 0 1 0 0 0 0 -1 -1 0  0  0  -1 -1 23 Enable Proof Architect. 59
17873 0
17874 0 553 28 fusa_enable_error_no_clk_rst 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 60 Enable checking for the presence of clock and reset signals. 59
17875 0
17876 0 554 39 fusa_disable_bbox_fault_missing_warning 1 0 0 0 1 1 -1 -1 0  0  0  -1 -1 66 Disable printing a warning when fault is not found within the net. 59
17877 0
17878 0 555 14 fta_auto_scale 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 31 Enable auto scale flow for FTA. 59
17879 0
17880 0 556 14 fca_auto_scale 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 31 Enable auto scale flow for FCA. 59
17881 0
17882 0 557 22 seq_compute_debug_auto 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 50 Compute the Rootcause path of falsified properties 59
17883 0
17884 0 558 22 seq_use_abs_safe_depth 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 80 Use abstraction reported safe depth as start depth in iterative abstraction flow 59
17885 0
17886 0 559 23 fv_property_check_clock 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 121 Enable/disable a check that will warn if the clock of clocked properties is dependent on a non-clock input or free signal 59
17887 0
17888 0 560 25 fml_cov_tgl_unconn_as_unr 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 59 Used to classify unconnected toggle signals as uncoverable. 59
17889 0
17890 0 561 12 fta_fcore_na 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 55 Force formal core qualification on non_activated fauts. 59
17891 0
17892 0 562 25 fvlp_disable_xmr_creation 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 44 Disable the xmr creation for pst assign net. 59
17893 0
17894 0 563 19 fv_auto_sva_compile 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 57 Automatically add the -sva option to read_file/elaborate. 59
17895 0
17896 0 564 26 fml_bug_hunting_visualizer 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 39 Enables bug-hunting visualizer for FPV. 59
17897 0
17898 0 565 12 seq_rca_path 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 67 Compute the debug information of falsified properties automatically 59
17899 0
17900 0 566 19 seq_use_dev_engines 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 32 Enable engines under development 59
17901 0
17902 0 567 22 seq_force_e1_incrmode2 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 36 Force increment mode 2 for e1 engine 59
17903 0
17904 0 568 17 fv_enable_vcf_nxg 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 33 Enable command consistency mode.
 59
17905 0
17906 0 569 18 fca_save_user_test 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 42 Saves User test name in coverage database. 59
17907 0
17908 0 570 22 fusa_enable_primitives 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 59 Enables handling of primitive names in SFF/FDB in VCF-FuSa. 59
17909 0
17910 0 571 14 flp_pst_in_pnm 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 35 Dump power state tables in the PNM. 59
17911 0
17912 0 572 21 fca_auto_scale_export 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 76 Enables exporting of auto scale results of FCA from children to parent task. 59
17913 0
17914 0 573 14 fta_nxg_waiver 1 1 0 0 1 1 -1 -1 0  0  0  -1 -1 47 Enables next generation waiver support for FTA. 152 0 59
17915 1
17916 1 0 17 fml_cov_gen_trace 0 0 0 0 0 0 -1 -1 7 default 7 default 14 default on off -1 -1 412 Configures automatic trace generation for covered coverage goals when check_fv is run in FCA App (COV appmode) where a large number of targets can exist. In most FCA App flows like unreachability analysis, the "default" setting disables trace generation for performance considerations. Use the "on" and "off" settings explicitly to enable or disable trace generation for every covered coverage goal respectively. 59
17917 1
17918 1 1 26 fml_cov_llk_abstract_depth 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
17919 1
17920 1 2 25 fml_cov_llk_abstract_size 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
17921 1
17922 1 3 26 fml_cov_llk_base_abs_depth 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
17923 1
17924 1 4 25 fml_cov_llk_base_abs_size 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
17925 1
17926 1 5 22 fml_cov_llk_max_groups 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
17927 1
17928 1 6 21 fml_cov_llk_max_seeds 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
17929 1
17930 1 7 22 fml_cov_llk_max_states 1 0 0 0 0 0 -1 -1 2 20 2 20 0  -1 -1 49 Set maximum number of states in a livelock group. 59
17931 1
17932 1 8 22 fml_cov_llk_max_traces 1 0 0 0 0 0 -1 -1 1 1 1 1 0  -1 -1 51 Set maximum number of traces for livelock/deadlock. 59
17933 1
17934 1 9 24 fml_cov_llk_trace_enable 1 0 0 0 0 0 -1 -1 9 unlimited 9 unlimited 29 off low medium high unlimited -1 -1 33 Enables livelock/deadlock traces. 59
17935 1
17936 1 10 22 fml_cov_llk_trace_mode 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 29 Livelock/deadlock trace mode. 59
17937 1
17938 1 11 24 fml_cov_llk_reorder_mode 1 0 0 0 0 0 -1 -1 1 1 1 1 0  -1 -1 34 Livelock/deadlock reordering mode. 59
17939 1
17940 1 12 16 fml_cov_llk_mode 1 0 0 0 0 0 -1 -1 8 combined 8 combined 26 bug_hunting proof combined -1 -1 23 Livelock/deadlock mode. 59
17941 1
17942 1 13 14 fml_dump_aiger 1 0 0 0 0 0 -1 -1 4 null 4 null 0  -1 -1 0  59
17943 1
17944 1 14 19 fml_formal_strategy 1 0 0 0 0 0 -1 -1 8 balanced 8 balanced 33 balanced proof_mode bounded_proof -1 -1 0  59
17945 1
17946 1 15 15 fml_bh_save_dir 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
17947 1
17948 1 16 22 fml_cdpl_ipv6_override 1 1 0 0 0 0 -1 -1 7 default 7 default 17 default ipv4 ipv6 -1 -1 120 Controls CDPL usage of IPv4 vs IPv6.
Default use is set according to the vc_static_shell "-use_ipv6" commandline option. 59
17949 1
17950 1 17 13 fml_grid_type 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
17951 1
17952 1 18 16 fml_grid_control 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
17953 1
17954 1 19 12 fml_grid_dir 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
17955 1
17956 1 20 20 fml_grid_config_file 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
17957 1
17958 1 21 25 fml_grid_prefetch_timeout 0 0 0 0 0 0 -1 -1 2 1H 2 1H 0  -1 -1 107 Timeout for the number of workers to prefetch. Units in seconds(S), minutes(M) or hours(H) (e.g. 37M, 12H). 59
17959 1
17960 1 22 20 fml_backup_grid_type 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
17961 1
17962 1 23 23 fml_backup_grid_control 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
17963 1
17964 1 24 19 fml_backup_grid_dir 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
17965 1
17966 1 25 27 fml_backup_grid_config_file 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
17967 1
17968 1 26 23 fml_navigator_grid_type 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
17969 1
17970 1 27 26 fml_navigator_grid_control 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
17971 1
17972 1 28 22 fml_navigator_grid_dir 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
17973 1
17974 1 29 30 fml_navigator_grid_config_file 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
17975 1
17976 1 30 16 fml_cloud_config 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 36 Path to the cloud configuration file 59
17977 1
17978 1 31 19 fml_cur_worker_stat 1 0 0 0 0 0 -1 -1 2 NA 2 NA 0  -1 -1 0  59
17979 1
17980 1 32 11 fml_max_mem 0 0 0 0 0 0 -1 -1 3 8GB 3 8GB 0  -1 -1 109 Limit formal engines to approximately the specified virtual memory usage.
Units are GB or MB (12GB, 12000MB). 59
17981 1
17982 1 33 14 fml_bg_max_mem 1 0 0 0 0 0 -1 -1 3 8GB 3 8GB 0  -1 -1 128 Limit formal engines to approximately the specified virtual memory usage in the backup grid.
Units are GB or MB (12GB, 12000MB). 59
17983 1
17984 1 34 12 fml_max_time 0 0 0 0 0 0 -1 -1 3 12H 3 12H 0  -1 -1 129 Limit check_fv call to specified time. Negative time means no limit.
Units in seconds(S), minutes(M) or hours(H) (e.g. 37M, 12H). 59
17985 1
17986 1 35 23 fml_property_time_limit 0 0 0 0 0 0 -1 -1 2 -1 2 -1 0  -1 -1 142 Limit check_fv call per property to specified time. Negative time means no limit.
Units in seconds(S), minutes(M) or hours(H) (e.g. 37M, 12H). 59
17987 1
17988 1 36 17 debug_cc_max_time 0 0 0 0 0 0 -1 -1 2 1M 2 1M 0  -1 -1 129 Limit debug_cc call to specified time. Negative time means no limit.
Units in seconds(S), minutes(M) or hours(H) (e.g. 37M, 12H). 59
17989 1
17990 1 37 23 fml_progress_time_limit 0 0 0 0 0 0 -1 -1 3 -1H 3 -1H 0  -1 -1 142 Limit check_fv call to specified unproductive time. Negative time means no limit.
Units in seconds(S), minutes(M) or hours(H) (e.g. 37M, 12H). 59
17991 1
17992 1 38 14 fml_coi_method 0 0 0 0 0 0 -1 -1 20 scheduled_properties 20 scheduled_properties 35 scheduled_properties all_properties -1 -1 50 Limit check_fv to run all or scheduled properties. 59
17993 1
17994 1 39 14 fml_orc_tactic 0 0 0 0 0 0 -1 -1 10 prop_check 10 prop_check 0  -1 -1 62 The check_fv call will use the specified orchestration tactic. 59
17995 1
17996 1 40 15 fml_effort_data 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 62 The check_fv call will use the specified orchestration tactic. 59
17997 1
17998 1 41 22 fml_dynamic_orc_tactic 1 0 0 0 0 0 -1 -1 7 default 7 default 0  -1 -1 51 Variable to control dynamic orchestration features. 59
17999 1
18000 1 42 27 fml_navigator_display_msgid 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 85 Display the specified message id while in the Navigator as a pop-up when encountered. 59
18001 1
18002 1 43 26 fml_navigator_ignore_msgid 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 84 Ignore the specified message id while in a Navigator task (does not show in pop-up). 59
18003 1
18004 1 44 20 fml_quiet_trace_mode 1 0 0 0 0 0 -1 -1 7 default 7 default 0  -1 -1 55 Which quiet-trace algorithm to use.  default or unroll. 59
18005 1
18006 1 45 25 fml_prop_result_verbosity 0 1 0 0 0 0 -1 -1 7 changed 7 changed 22 none converged changed -1 -1 97 Verbosity for check_fv PROP_I_RESULT messages: None, property convergences, or all status changes 59
18007 1
18008 1 46 9 seq_map_x 1 0 0 0 0 0 -1 -1 4 none 4 none 28 none zero one bestmatch safe -1 -1 38 Internal Var to track is map X enabled 59
18009 1
18010 1 47 14 seq_map_x_curr 1 0 0 0 0 0 -1 -1 4 none 4 none 28 none zero one bestmatch safe -1 -1 38 Internal Var to track is map X enabled 59
18011 1
18012 1 48 9 seq_map_u 1 0 0 0 0 0 -1 -1 4 none 4 none 28 none zero one bestmatch safe -1 -1 45 Internal Var to track is map undriven enabled 59
18013 1
18014 1 49 14 seq_map_u_curr 1 0 0 0 0 0 -1 -1 4 none 4 none 28 none zero one bestmatch safe -1 -1 45 Internal Var to track is map undriven enabled 59
18015 1
18016 1 50 28 seq_custom_solve_script_file 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 48 Provides a file name with custom recipe for SEQ. 59
18017 1
18018 1 51 16 seq_flow_version 1 0 0 0 0 0 -1 -1 2 v3 2 v3 11 v1 v2 v3 v4 -1 -1 46 Controls the version of the SEQ orchestration. 59
18019 1
18020 1 52 16 seq_grid_options 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 30 Provides grid options for SEQ. 59
18021 1
18022 1 53 18 seq_grid_copy_logs 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 22 Copy logs from workers 59
18023 1
18024 1 54 15 seq_sim_options 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 45 Provides options to simulation in SEQ recipe. 59
18025 1
18026 1 55 18 seq_solver_options 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 42 Provides options to solvers in SEQ recipe. 59
18027 1
18028 1 56 25 seq_decompose_save_prefix 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
18029 1
18030 1 57 23 seq_decompose_save_path 1 0 0 0 0 0 -1 -1 1 . 1 . 0  -1 -1 0  59
18031 1
18032 1 58 12 seq_prop_app 1 0 0 0 0 0 -1 -1 2 fv 2 fv 6 fv seq -1 -1 0  59
18033 1
18034 1 59 13 seq_flow_type 1 0 0 0 0 0 -1 -1 5 split 5 split 18 normal split phase -1 -1 0  59
18035 1
18036 1 60 15 seq_prev_recipe 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 0  59
18037 1
18038 1 61 17 dashboard_project 1 1 0 0 0 0 -1 -1 10 defaultPrj 10 defaultPrj 0  -1 -1 37 The project name for Formal Dashboard 59
18039 1
18040 1 62 15 dashboard_block 1 1 0 0 0 0 -1 -1 10 defaultBlk 10 defaultBlk 0  -1 -1 35 The block name for Formal Dashboard 59
18041 1
18042 1 63 16 dashboard_design 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 36 The design name for Formal Dashboard 59
18043 1
18044 1 64 16 fsv_flow_version 1 0 0 0 0 0 -1 -1 2 v3 2 v3 8 v1 v2 v3 -1 -1 46 Controls the version of the FSV orchestration. 59
18045 1
18046 1 65 16 fxp_flow_version 1 0 0 0 0 0 -1 -1 2 v3 2 v3 8 v1 v2 v3 -1 -1 46 Controls the version of the FXP orchestration. 59
18047 1
18048 1 66 17 fusa_flow_version 1 0 0 0 0 0 -1 -1 2 v3 2 v3 8 v1 v2 v3 -1 -1 47 Controls the version of the FuSa orchestration. 59
18049 1
18050 1 67 13 fusa_run_mode 0 0 0 0 0 0 -1 -1 10 structural 10 structural 33 structural control observe detect -1 -1 34 Determines the FuSa checking mode. 59
18051 1
18052 1 68 21 fusa_structural_point 1 0 0 0 0 0 -1 -1 7 observe 7 observe 25 observe detect structural -1 -1 40 Controls the way Fusa Structural is run. 59
18053 1
18054 1 69 10 fml_effort 0 0 0 0 0 0 -1 -1 7 default 7 default 68 default easy high bounded bug_hunting no_decompose_expensive userorc -1 -1 44 Specifies formal orchestration effort level. 59
18055 1
18056 1 70 12 fml_orc_eval 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 41 Debug command for FV backend to evaluate. 59
18057 1
18058 1 71 27 fml_export_eprediction_data 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 39 Location to save profiling information. 59
18059 1
18060 1 72 23 fml_cc_structural_check 0 0 0 0 0 0 -1 -1 4 path 4 path 14 path none full -1 -1 285 Control the structural check in connectivity checks.
   none - switch off the structural traversal.
   full - structural traversal for enable-destination path as well as the source-destination path.
   path - this is default. It will check for the source-destination path connectivity. 59
18061 1
18062 1 73 19 fml_cc_check_prefix 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 66 Control the check name in connectivity checks by adding a prefix.
 59
18063 1
18064 1 74 14 fml_old_server 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 50 the name of yoda server for caching and dashboard. 59
18065 1
18066 1 75 21 fml_caching_s3_bucket 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 46 Configure the S3 bucket to be used for caching 59
18067 1
18068 1 76 21 fml_caching_extra_key 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 35 the extra key for database storage. 59
18069 1
18070 1 77 22 fml_caching_local_save 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 25 directory for local save. 59
18071 1
18072 1 78 23 fml_caching_local_reuse 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 26 directory for local reuse. 59
18073 1
18074 1 79 20 fml_effort_switch_to 1 0 0 0 0 0 -1 -1 0  0  25 bughunting high discovery -1 -1 58 To which effort level to switch from current effort level. 59
18075 1
18076 1 80 26 fml_lp_constraint_strategy 1 0 0 0 0 0 -1 -1 7 disable 7 disable 14 enable disable -1 -1 72 LP constraints will try to neutralize the isolation and retention cells. 59
18077 1
18078 1 81 24 fml_hier_instance_prefix 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 38 instance path name w.r.t. root module. 59
18079 1
18080 1 82 29 fml_impl_hier_instance_prefix 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 45 instance path name w.r.t. root module (impl). 59
18081 1
18082 1 83 23 seq_map_array_delimiter 1 0 0 0 0 0 -1 -1 3 []_ 3 []_ 0  -1 -1 15 array delimiter 59
18083 1
18084 1 84 23 seq_map_file_auto_regex 1 0 0 0 0 0 -1 -1 25 \[([a-zA-Z]+[^][]*)\] .\1 25 \[([a-zA-Z]+[^][]*)\] .\1 0  -1 -1 40 automatic renaming rule for mapping file 59
18085 1
18086 1 85 22 fml_max_time_per_fault 0 0 0 0 0 0 -1 -1 3 12H 3 12H 0  -1 -1 164 Limit time of exploration of each fault in high effort to specified time. Negative time means no limit.
Units in seconds(S), minutes(M) or hours(H) (e.g. 37M, 12H). 59
18087 1
18088 1 86 20 fml_fta_flow_version 1 0 0 0 0 0 -1 -1 2 v3 2 v3 0  -1 -1 32 FTA flow version - v1, v2 and v3 59
18089 1
18090 1 87 17 fml_fta_run_state 1 0 0 0 0 0 -1 -1 3 all 3 all 13 lw all LW ALL -1 -1 36 Controls the states to be run in FTA 59
18091 1
18092 1 88 26 fml_fta_lightweight_recipe 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 31 Lightweight recipe for FTA flow 59
18093 1
18094 1 89 24 fml_trace_explore_glopts 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 50 Internal. Pass options for Galil in trace explore. 59
18095 1
18096 1 90 30 fml_cov_exclude_unr_from_score 1 0 0 0 0 0 -1 -1 7 default 7 default 0  -1 -1 58 Excludes unreachable coverage goals from score computation 59
18097 1
18098 1 91 31 fml_cov_score_computation_scope 1 0 0 0 0 0 -1 -1 7 default 7 default 0  -1 -1 41 Sets scope for coverage score computation 59
18099 1
18100 1 92 34 fml_fta_enable_const_prop_activate 1 0 0 0 0 0 -1 -1 7 default 7 default 0  -1 -1 76 Enables constant propagation during structural analysis for fault activation 59
18101 1
18102 1 93 16 fpv_flow_version 1 0 0 0 0 0 -1 -1 2 v6 2 v6 17 v1 v2 v3 v4 v5 v6 -1 -1 46 Controls the version of the FPV orchestration. 59
18103 1
18104 1 94 19 fpv_bh_flow_version 1 0 0 0 0 0 -1 -1 2 v2 2 v2 5 v1 v2 -1 -1 58 Controls the version of the FPV bug-hunting orchestration. 59
18105 1
18106 1 95 12 fml_orc_mode 1 0 0 0 0 0 -1 -1 7 default 7 default 18 aggressive default -1 -1 47 Controls the strategy of the FPV orchestration. 59
18107 1
18108 1 96 16 frv_flow_version 1 0 0 0 0 0 -1 -1 2 v3 2 v3 11 v2 v3 v4 v5 -1 -1 46 Controls the version of the FRV orchestration. 59
18109 1
18110 1 97 15 cc_flow_version 1 0 0 0 0 0 -1 -1 2 v3 2 v3 8 v2 v3 v4 -1 -1 45 Controls the version of the CC orchestration. 59
18111 1
18112 1 98 16 fca_flow_version 1 0 0 0 0 0 -1 -1 2 v3 2 v3 8 v1 v2 v3 -1 -1 46 Controls the version of the FCA orchestration. 59
18113 1
18114 1 99 21 fusa_fca_flow_version 1 0 0 0 0 0 -1 -1 2 v3 2 v3 8 v1 v2 v3 -1 -1 76 Controls the version of FCA orchestration used in FUSA controllability flow. 59
18115 1
18116 1 100 24 formal_core_flow_version 1 0 0 0 0 0 -1 -1 2 v2 2 v2 8 v1 v2 v3 -1 -1 54 Controls the version of the formal core orchestration. 59
18117 1
18118 1 101 23 fml_lpf_power_signalset 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 61 <Power Domain Name>,<Power Down Signal> colon separated list. 59
18119 1
18120 1 102 21 fml_cov_alt_hier_file 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 148 Supplies tool with an alternate path for the hier_file to be procesed when fml_cov_override_db_opt is false and simulation hier file is inaccesible. 59
18121 1
18122 1 103 16 fml_license_mode 0 1 0 0 0 0 -1 -1 9 fml_elite 6 fml_fv 35 fml_fv fml_ultra fml_base fml_elite -1 -1 20 Formal license mode. 59
18123 1
18124 1 104 27 fml_incr_bind_simon_options 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 95 Allow passing a simon option file during incremental bind in add_sva_property and bind_checker. 59
18125 1
18126 1 105 15 seq_latch_scope 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 42 Seq latch scope for latch instrumentation. 59
18127 1
18128 1 106 28 fml_property_extension_clock 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 159 Clock override to be used for property extension (default is property clock). This must be a user specified clock signal created with the create_clock command. 59
18129 1
18130 1 107 23 fml_lp_query_prefix_top 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 80 String to be prefixed before the top in the output of lp related query commands. 59
18131 1
18132 1 108 24 fml_lp_query_replace_top 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 65 String to replace top in the output of lp related query commands. 59
18133 1
18134 1 109 14 fml_enable_abs 0 0 0 0 0 0 -1 -1 7 default 7 default 0  -1 -1 30 Enables automatic abstraction. 59
18135 1
18136 1 110 33 fml_delay_property_checking_clock 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 113 Clock to be used with fml_delay_property_checking. If unspecified, the formal reference clock is used by default. 59
18137 1
18138 1 111 25 fml_cond_proven_status_on 0 0 0 0 0 0 -1 -1 3 off 3 off 19 off vacuity witness -1 -1 240 Enables 'conditionally proven' property status.
'off' - disabled
'vacuity' - 'non_vacuous' vacuity status is required for 'proven' overall property status
'witness' - 'covered' witness status is required for 'proven' overall property status 59
18139 1
18140 1 112 28 fml_cc_proven_vacuity_status 0 0 0 0 0 0 -1 -1 12 inconclusive 12 inconclusive 38 inconclusive nonvacuous condnonvacuous -1 -1 67 Allows user to configure proven vacuity status on abstracted model. 59
18141 1
18142 1 113 27 fml_parent_signoff_fpv_task 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 64 Sets the parent FPV task from where compute_signoff was invoked. 59
18143 1
18144 1 114 22 fusa_no_progress_limit 0 0 0 0 0 0 -1 -1 2 -1 2 -1 0  -1 -1 155 Skip fault if there is no progress for the specified time limit. Negative time means no limit.
Units in seconds(S), minutes(M) or hours(H) (e.g. 37M, 12H). 59
18145 1
18146 1 115 21 seq_no_progress_limit 0 0 0 0 0 0 -1 -1 2 -1 2 -1 0  -1 -1 155 Skip proof if there is no progress for the specified time limit. Negative time means no limit.
Units in seconds(S), minutes(M) or hours(H) (e.g. 37M, 12H). 59
18147 1
18148 1 116 24 fusa_default_post_recipe 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 55 A post sub-recipe to try after original default recipe. 59
18149 1
18150 1 117 20 seq_use_bit_rewrites 1 0 0 0 0 0 -1 -1 4 none 4 none 25 none def med heavy expert -1 -1 34 Type of bit rewrites to use in SEQ 59
18151 1
18152 1 118 20 seq_ubh_bit_rewrites 1 0 0 0 0 0 -1 -1 4 none 4 none 25 none def med heavy expert -1 -1 38 Type of rewrites to use for UBH in SEQ 59
18153 1
18154 1 119 15 seq_base_solver 1 0 0 0 0 0 -1 -1 4 orig 4 orig 45 orig heavy bughunter okm_7 okm_7u expert ext2 -1 -1 25 Base solver to use in SEQ 59
18155 1
18156 1 120 19 seq_ubh_base_solver 1 0 0 0 0 0 -1 -1 5 heavy 5 heavy 45 orig heavy bughunter okm_7 okm_7u expert ext2 -1 -1 33 Base solver to use for UBH in SEQ 59
18157 1
18158 1 121 12 seq_ubh_mode 1 0 0 0 0 0 -1 -1 4 high 4 high 20 none low high oracle -1 -1 38 Upfront bug hunting mode to use in SEQ 59
18159 1
18160 1 122 15 seq_ubh_timeout 1 0 0 0 0 0 -1 -1 2 1H 2 1H 0  -1 -1 100 Time limit for SEQ upfront bug hunting.
Units in seconds(S), minutes(M) or hours(H) (e.g. 37M, 12H). 59
18161 1
18162 1 123 22 seq_ubh_approx_timeout 1 0 0 0 0 0 -1 -1 3 17M 3 17M 0  -1 -1 117 Approx Time limit per cycle for SEQ upfront bug hunting.
Units in seconds(S), minutes(M) or hours(H) (e.g. 37M, 12H). 59
18163 1
18164 1 124 14 seq_bh_options 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 42 Options for bug hunting engines in SEQ App 59
18165 1
18166 1 125 17 seq_cg_ref_prefix 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 41 Set the reference prefix for clock gating 59
18167 1
18168 1 126 15 seq_bh_hit_type 1 0 0 0 0 0 -1 -1 7 longest 7 longest 14 longest random -1 -1 41 Bughunting counter example trace hit type 59
18169 1
18170 1 127 22 fml_fta_alt_config_dir 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 107 Specify alternate directory path from where to pick up certitude_config.cer, certitude_hdl_files.cer files. 59
18171 1
18172 1 128 12 fusa_fcc_opt 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 76 Specify options to be passed with Fault Campaign Compiler for SFF based flow 59
18173 1
18174 1 129 29 fml_cov_signoff_analysis_type 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 115 Sets the current analysis type so that the appropriate anotations can be saved in the respective coverage database. 59
18175 1
18176 1 130 18 fml_lw_coi_oc_time 1 0 0 0 0 0 -1 -1 2 5M 2 5M 0  -1 -1 153 Limit deadcode analysis during COI analysis to specified time. Negative time means no limit.
Units in seconds(S), minutes(M) or hours(H) (e.g. 37M, 12H). 59
18177 1
18178 1 131 26 fml_cov_auto_scaling_level 1 0 0 0 0 0 -1 -1 7 default 7 default 0  -1 -1 80 Enables automatic scaling up of COV app. Supported levels are low, default, high 59
18179 1
18180 1 132 19 fta_max_proven_time 1 0 0 0 0 0 -1 -1 3 12H 3 12H 0  -1 -1 119 Limit time of exploration of proven FPV properties in FTA.
Units in seconds(S), minutes(M) or hours(H) (e.g. 37M, 12H). 59
18181 1
18182 1 133 20 fta_max_inconcl_time 1 0 0 0 0 0 -1 -1 3 24H 3 24H 0  -1 -1 125 Limit time of exploration of inconclusive FPV properties in FTA.
Units in seconds(S), minutes(M) or hours(H) (e.g. 37M, 12H). 59
18183 1
18184 1 134 16 fta_seq_dbg_inst 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 80 Instance(s) to be used for generating checkers for doing observability analysis. 59
18185 1
18186 1 135 24 fusa_engine_timeout_list 1 0 0 0 0 0 -1 -1 12 300 900 1800 12 300 900 1800 0  -1 -1 66 Specify the timeout list for the FuSa engines in the flow mode v3. 59
18187 1
18188 1 136 14 fv_waivers_dir 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 34 Keeping backup of all waiver files 59
18189 1
18190 1 137 22 fvorc_s6_time_per_call 1 0 0 0 0 0 -1 -1 4 120S 4 120S 0  -1 -1 131 Limit userorc s6 call to specified time. Negative time means no limit.
Units in seconds(S), minutes(M) or hours(H) (e.g. 37M, 12H). 59
18191 1
18192 1 138 24 fvorc_s6_length_per_call 1 0 0 0 0 0 -1 -1 2 10 2 10 0  -1 -1 55 Call userorc s6 on traces greater than specified length 59
18193 1
18194 1 139 18 fvorc_effort_order 1 0 0 0 0 0 -1 -1 3 seq 3 seq 0  -1 -1 54 Order of execution of userorc and the specified effort 59
18195 1
18196 1 140 26 fvorc_include_effort_level 1 0 0 0 0 0 -1 -1 5 false 5 false 0  -1 -1 35 Include effort level to the userorc 59
18197 1
18198 1 141 26 fml_enable_auto_concurrent 0 1 0 0 0 0 -1 -1 0  0  0  -1 -1 393 If turned on, automatically convert immediate properties of the usage specified to concurrent properties based on the reference clock.
Options are 'default', 'all' or a space-separated list of 'assert', 'assume', and/or 'cover' such as 'assume cover'. 'default' is 'assert cover'.
Applied globally when the formal model is built.
See 'fvedit -concurrent' and 'fvedit -immediate_to_concurrent'. 59
18199 1
18200 1 142 18 fusa_save_fdb_incr 1 1 0 0 0 0 -1 -1 2 1H 2 1H 0  -1 -1 145 Saves results incrementally in FDB when Formal analysis is ongoing.
Units in minutes(M) or hours(H) (e.g. 10M, 12H). Minimum value should be 10M. 59
18201 1
18202 1 143 18 fca_incr_excl_time 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 81 Controls the timestamp to call save exclusion functionality in incremental mode.  59
18203 1
18204 1 144 15 fml_signoff_dir 1 0 0 0 0 0 -1 -1 14 vcf_signoff_db 14 vcf_signoff_db 0  -1 -1 59 Stores the value of the signoff_db option to signoff_check. 59
18205 1
18206 1 145 20 fta_auto_scale_level 1 0 0 0 0 0 -1 -1 7 default 7 default 12 default high -1 -1 38 Specifies FTA auto_scale effort level. 59
18207 1
18208 1 146 20 fca_on_the_fly_model 1 0 0 0 0 0 -1 -1 2 v1 2 v1 0  -1 -1 37 FCA on the fly model version - v1, v2 59
18209 1
18210 1 147 20 fta_fault_effort_low 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 47 FTA fault set to be instrumented in low effort. 59
18211 1
18212 1 148 20 fta_fault_effort_med 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 50 FTA fault set to be instrumented in medium effort. 59
18213 1
18214 1 149 21 fta_fault_effort_high 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 48 FTA fault set to be instrumented in high effort. 59
18215 1
18216 1 150 17 fv_debug_save_dir 1 1 0 0 0 0 -1 -1 0  0  0  -1 -1 38 directory to save orc_perf_debug data. 59
18217 1
18218 1 151 18 seq_e6_base_solver 1 0 0 0 0 0 -1 -1 5 heavy 5 heavy 45 orig heavy bughunter okm_7 okm_7u expert ext2 -1 -1 25 Base solver for e6 engine 187 0 59
18219 2
18220 2 0 24 fml_conflict_check_depth 0 0 0 0 0 0 2 2 0  0  0  -1 -1 53 Check for conflicting constraints upto a given depth. 59
18221 2
18222 2 1 30 fml_cc_separate_inout_handling 1 0 0 0 0 0 2 2 0  0  0  0 2 181 0 - old flow with 1 CC graph for all src/dest signals1 - separate CC graphs for each inout src/dest signal + 1 for others2 - 1 CC graph for all inout src/dest signals + 1 for others 59
18223 2
18224 2 2 29 fml_cc_snip_source_and_enable 1 0 0 0 0 0 1 1 0  0  0  0 2 106 0 - old flow with NO snipping1 - Snip source for each property2 - Snip source and enable for each property 59
18225 2
18226 2 3 27 fml_multi_path_flow_version 1 0 0 0 0 0 0 0 0  0  0  0 1 53 0 - old flow using nldm1 - New flow using boost graph 59
18227 2
18228 2 4 28 fml_skip_lower_depth_msg_ext 1 0 0 0 0 0 3 3 0  0  0  0 3 183 When 1, do not send BMC_DEPTH messages to tw client if any higher depth message already sent. When 2, combine proven, falsified and solvetime messages at the end. When 3, both enabled 59
18229 2
18230 2 5 32 fml_progress_db_reduce_msg_level 1 0 0 0 0 0 0 0 0  0  0  0 15 531 Control which messages to store in progress reporting DB. It is treated as a bit-vector.  Value 0 (all bits 0) - allow all messages Bit 1 set - disallow all messages.  Bit 2 set - disallow job related messages. report_fml_jobs will not work Bit 3 set - disallow engine related messages. report_fml_engines will not work. Successful engine will not be tracked in propDB/GUI. Depth vs time graphs wont be available. Bit 4 set - disallow host related messages. report_fml_hosts will not work. Grid worker graphs will not be available. 59
18231 2
18232 2 6 23 fml_deadend_check_depth 0 0 0 0 0 0 50 50 0  0  0  -1 -1 86 Control the max depth for a deadend, that is, do not report deadends of longer length. 59
18233 2
18234 2 7 24 fml_jobs_alert_threshold 0 0 0 0 0 0 30 30 0  0  0  0 100 52 Threshold to control printing of job alert messages. 59
18235 2
18236 2 8 28 fml_jobs_alert_init_num_jobs 1 0 0 0 0 0 8 8 0  0  0  1 2147483647 73 Number of completed jobs at which we start checking for alert situations. 59
18237 2
18238 2 9 19 fml_cc_autobbox_log 0 0 0 0 0 0 0 0 0  0  0  0 3 388 Auto Black Box logging level0 - No Debug Logs1 - Module level log. cc_modules.txt and cc_bbox_modules.txt are dumped2 - Module and instance level log. cc_modules.txt, cc_bbox_modules.txt,cc_instances.txt and cc_bbox_instancees.txt are dumped3 - Module, instance and signal level log. cc_modules.txt, cc_bbox_modules.txt,cc_instances.txt, cc_bbox_instances.txt and cc_signal.txt are dumped 59
18239 2
18240 2 10 28 fml_cc_extraction_batch_size 1 0 0 0 0 0 0 0 0  0  0  0 2147483647 346 Break sources and destinations in groups to extract connections incrementallyControl the number of source destination pairs to run at once0 - Run all connection extractions at once'n' - Split connection extraction in groups of n source X total destination pairs in case of collections or instances and n 1 X 1 source destination pairs for signals 59
18241 2
18242 2 11 19 fml_bughunting_mode 1 0 0 0 0 0 0 0 0  0  0  0 10 60 The handle to control different modes of bug hunting effort. 59
18243 2
18244 2 12 19 fml_bh_display_path 1 0 0 0 0 0 0 0 0  0  0  0 1 35 Display path in bug hunting reports 59
18245 2
18246 2 13 20 fml_bh_display_phase 1 0 0 0 0 0 20 20 0  0  0  -1 2147483647 74 Display selected hits whose phase is greater than equal to specified phase 59
18247 2
18248 2 14 11 fml_he_mode 1 0 0 0 0 0 0 0 0  0  0  0 100 53 The handle to control different modes of high effort. 59
18249 2
18250 2 15 21 worker_script_version 1 0 0 0 0 0 0 0 0  0  0  0 2 39 Version of script that invokes workers. 59
18251 2
18252 2 16 12 gridmem_mode 1 0 0 0 0 0 1 1 0  0  0  0 100 63 Control orchestration of multiple grids with increasing memory. 59
18253 2
18254 2 17 12 fml_vwr_mode 1 0 0 0 0 0 -1 -1 0  0  0  -1 31 76 The handle to specify which vacuity and witness inference rules are enabled. 59
18255 2
18256 2 18 17 fml_learn_verbose 1 0 0 0 0 0 0 0 0  0  0  0 10 65 Controls the verbocity of messages during check_fv in learn mode. 59
18257 2
18258 2 19 23 fml_caching_inv_handler 1 0 0 0 0 0 1 1 0  0  0  0 1 78 Different modes of invariant handling in RMA. Possible values 0, 1. Default 0. 59
18259 2
18260 2 20 19 fml_upfront_timeout 1 0 0 0 0 0 1 1 0  0  0  -1 10000 57 The timeout to use to wait for workers when a run starts. 59
18261 2
18262 2 21 12 fml_apt_mode 1 0 0 0 0 0 0 0 0  0  0  0 2147483647 61 Set apt mode to select backend heuristic (0-2^31). Default 0. 59
18263 2
18264 2 22 12 fml_oct_mode 1 0 0 0 0 0 1977 1977 0  0  0  0 2047 84 Set oct mode to select backend heuristic with octopus solver (0-2047). Default 1977. 59
18265 2
18266 2 23 13 fml_oct_point 1 0 0 0 0 0 9 9 0  0  0  1 30 64 Set oct point to select the range of oct-mode (1-30). Default 9. 59
18267 2
18268 2 24 20 fml_worker_threshold 1 0 0 0 0 0 1 1 0  0  0  -1 10000 64 Minimum number of workers to activate many-worker orchestration. 59
18269 2
18270 2 25 27 fml_worker_cpuload_warn_pct 0 0 0 0 0 0 120 120 0  0  0  0 1000 103 Generate a warning if load per core percentage on any worker hosts exceed the given value. Default: 120 59
18271 2
18272 2 26 26 fml_worker_memory_warn_pct 0 0 0 0 0 0 98 98 0  0  0  0 1000 100 Generate a warning if used memory percentage on any worker hosts exceed the given value. Default: 98 59
18273 2
18274 2 27 24 fml_num_worker_rand_seed 1 0 0 0 0 0 0 0 0  0  0  -1 -1 68 The number of workers to use random seed in bug hunting effort mode. 59
18275 2
18276 2 28 27 fml_deadend_check_maxcycles 0 0 0 0 0 0 500 500 0  0  0  -1 -1 67 Control the total number of cycles for which deadend engine is run. 59
18277 2
18278 2 29 30 fml_deadend_check_max_deadends 0 0 0 0 0 0 20 20 0  0  0  -1 -1 37 Max number of deadends to search for. 59
18279 2
18280 2 30 29 fml_formal_core_verbose_level 0 0 0 0 0 0 1 1 0  0  0  0 2 45 Print messages as formal core gets generated. 59
18281 2
18282 2 31 21 fml_icm_explore_depth 1 0 0 0 0 0 1 1 0  0  0  1 -1 25 Control the depth for ICM 59
18283 2
18284 2 32 13 fml_max_trace 0 0 0 0 0 0 1 1 0  0  0  -1 -1 98 The number of unique counter-examples will be limited to this number for each falsified assertion. 59
18285 2
18286 2 33 11 fml_min_unk 0 0 0 0 0 0 0 0 0  0  0  -1 -1 77 The call check_fv will terminate after this amount of unknowns being reached. 59
18287 2
18288 2 34 19 fml_max_proof_depth 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 40 Set the specified maximum bounded depth. 59
18289 2
18290 2 35 27 fml_tw_delay_exit_countdown 1 0 0 0 0 0 -1 -1 0  0  0  0 2147483647 113 Maximum delay allowed to merge invariant from last proven job before exiting TW backend. (1 countdown == 0.1 sec) 59
18291 2
18292 2 36 23 fml_learn_nfs_wait_time 1 0 0 0 0 0 10 10 0  0  0  -1 -1 50 Set NFS wait time for files related to learn mode. 59
18293 2
18294 2 37 19 fml_invalidate_mode 1 0 0 0 0 0 0 0 0  0  0  0 1 0  59
18295 2
18296 2 38 13 seq_bmc_depth 0 0 0 0 0 0 100 100 0  0  0  2 100000 47 Provides the upper bound for BMC in SEQ recipe. 59
18297 2
18298 2 39 19 seq_root_cause_size 0 0 0 0 0 0 6 6 0  0  0  0 100 50 Provides the max size of the SEQ root cause groups 59
18299 2
18300 2 40 22 seq_timeout_multiplier 1 0 0 0 0 0 1 1 0  0  0  1 -1 63 This value is used to increase the timeout for each engine call 59
18301 2
18302 2 41 18 seq_conflict_limit 1 0 0 0 0 0 150000 150000 0  0  0  -1 -1 54 Provides a deterministic conflict limit for SEQ recipe 59
18303 2
18304 2 42 19 seq_decompose_depth 1 0 0 0 0 0 6 6 0  0  0  0 100000 60 Provides a upper bound BMC for decompose step in SEQ recipe. 59
18305 2
18306 2 43 20 seq_decompose_effort 1 0 0 0 0 0 2 2 0  0  0  2 10 58 Provides an effort level for decompose step in SEQ recipe. 59
18307 2
18308 2 44 18 seq_resource_limit 1 0 0 0 0 0 3600 3600 0  0  0  -1 -1 55 Provides a deterministic resource limit for SEQ recipe. 59
18309 2
18310 2 45 16 seq_sim_maxcycle 1 0 0 0 0 0 300 300 0  0  0  -1 -1 70 Provides an upper bound to number of simulation cycles for SEQ recipe. 59
18311 2
18312 2 46 15 seq_trim_effort 1 0 0 0 0 0 2 2 0  0  0  2 10 40 Provides an effort level for SEQ recipe. 59
18313 2
18314 2 47 30 seq_decompose_refine_threshold 1 0 0 0 0 0 0 0 0  0  0  0 -1 55 Minimum number of splits to induce an eager refinement. 59
18315 2
18316 2 48 16 seq_dynamic_rate 1 0 0 0 0 0 1 1 0  0  0  1 -1 89 The ratio of inconlusive goals to requested workers to control the dynamic orchestration. 59
18317 2
18318 2 49 14 seq_mem_abs_bw 1 0 0 0 0 0 512 512 0  0  0  0 -1 54 Provides the starting bitwidth for memory abstraction. 59
18319 2
18320 2 50 15 seq_mult_abs_bw 1 0 0 0 0 0 8 8 0  0  0  0 -1 58 Provides the starting bitwidth for multiplier abstraction. 59
18321 2
18322 2 51 14 seq_add_abs_bw 1 0 0 0 0 0 8 8 0  0  0  0 -1 53 Provides the starting bitwidth for adder abstraction. 59
18323 2
18324 2 52 14 seq_sub_abs_bw 1 0 0 0 0 0 8 8 0  0  0  0 -1 58 Provides the starting bitwidth for subtractor abstraction. 59
18325 2
18326 2 53 14 seq_div_abs_bw 1 0 0 0 0 0 8 8 0  0  0  0 -1 55 Provides the starting bitwidth for divider abstraction. 59
18327 2
18328 2 54 14 seq_mod_abs_bw 1 0 0 0 0 0 8 8 0  0  0  0 -1 55 Provides the starting bitwidth for modulus abstraction. 59
18329 2
18330 2 55 18 seq_counter_abs_bw 1 0 0 0 0 0 8 8 0  0  0  0 -1 55 Provides the starting bitwidth for counter abstraction. 59
18331 2
18332 2 56 27 seq_decompose_explore_depth 1 0 0 0 0 0 8 8 0  0  0  0 100000 49 The depth to explore during decompose to find CEX 59
18333 2
18334 2 57 24 seq_grid_idle_time_limit 0 0 0 0 0 0 14400 14400 0  0  0  0 -1 50 Provides the idle time limit for each grid worker. 59
18335 2
18336 2 58 28 seq_map_command_config_flags 1 0 0 0 0 0 0 0 0  0  0  0 2147483647 57 Used to mark the changes of SEQ command and configuration 59
18337 2
18338 2 59 24 seq_save_proofs_interval 1 0 0 0 0 0 300 300 0  0  0  0 -1 43 Interval in seconds between two save proofs 59
18339 2
18340 2 60 25 seq_send_monitor_interval 1 0 0 0 0 0 5 5 0  0  0  0 -1 44 Interval in seconds between two host updates 59
18341 2
18342 2 61 24 seq_send_maxmem_interval 1 0 0 0 0 0 120 120 0  0  0  0 -1 50 Interval in seconds between two max memory updates 59
18343 2
18344 2 62 24 seq_decompose_time_limit 1 0 0 0 0 0 0 0 0  0  0  0 -1 44 Approximate time limit for Decompose for SEQ 59
18345 2
18346 2 63 17 seq_verbose_level 0 0 0 0 0 0 2 2 0  0  0  0 2 43 Verbosity level for check_fv in SEQ/FXP app 59
18347 2
18348 2 64 15 seq_debug_level 1 0 0 0 0 0 0 0 0  0  0  0 2 42 Debug level for check_fv in SEQ based Apps 59
18349 2
18350 2 65 17 fsv_verbose_level 0 0 0 0 0 0 2 2 0  0  0  0 2 39 Verbosity level for check_fv in FSV app 59
18351 2
18352 2 66 21 fsv_max_num_casesplit 0 0 0 0 0 0 10 10 0  0  0  0 100 33 Max number of parallel casesplits 59
18353 2
18354 2 67 21 fsv_bbox_conn_version 0 0 0 0 0 0 1 1 0  0  0  1 2 65 Controls the version of the connectivity analysis of fsv_blackbox 59
18355 2
18356 2 68 21 fsv_bbox_impl_version 0 0 0 0 0 0 1 1 0  0  0  1 2 67 Controls the version of the implementation of the secure blackboxes 59
18357 2
18358 2 69 14 fsv_bb_version 1 0 0 0 0 0 1 1 0  0  0  1 2 68 Controls the version of the formal modeling of the secure blackboxes 59
18359 2
18360 2 70 17 fca_incr_excl_pct 1 1 0 0 0 0 0 0 0  0  0  1 100 118 Controls the percentage value for coverage goals completion to call save exclusion functionality in incremental mode.  59
18361 2
18362 2 71 18 fusa_verbose_level 0 0 0 0 0 0 2 2 0  0  0  0 2 40 Verbosity level for check_fv in FuSa app 59
18363 2
18364 2 72 22 fusa_max_num_casesplit 0 0 0 0 0 0 10 10 0  0  0  0 100 33 Max number of parallel casesplits 59
18365 2
18366 2 73 25 fml_exit_percentage_limit 0 0 0 0 0 0 100 100 0  0  0  0 100 66 Terminate check_fv after hitting specified percentage convergence. 59
18367 2
18368 2 74 23 seq_no_progress_timeout 1 0 0 0 0 0 10800 10800 0  0  0  300 -1 115 Automatically refine when there is no progress for the given timeout and less than the specified inconclusive goals 59
18369 2
18370 2 75 25 seq_no_progress_max_goals 1 0 0 0 0 0 0 0 0  0  0  0 -1 115 Automatically refine when there is no progress for the given timeout and less than the specified inconclusive goals 59
18371 2
18372 2 76 21 seq_bughunt_rand_seed 1 0 0 0 0 0 123456 123456 0  0  0  0 -1 28 Random seed for bughunt flow 59
18373 2
18374 2 77 18 seq_minimize_trace 1 0 0 0 0 0 1 1 0  0  0  0 3 58 Minimize CEX traces (none, plain, ternary, ternaryComplex) 59
18375 2
18376 2 78 19 fml_stop_on_failure 0 0 0 0 0 0 0 0 0  0  0  0 -1 62 The number of failures after which check_fv should be stopped. 59
18377 2
18378 2 79 26 fml_cov_fast_active_effort 0 0 0 0 0 0 1 1 0  0  0  1 3 54 Used to specify the active phase effort for FAST mode. 59
18379 2
18380 2 80 23 fml_cov_fast_eot_effort 0 0 0 0 0 0 1 1 0  0  0  1 3 51 Used to specify the EOT phase effort for FAST mode. 59
18381 2
18382 2 81 16 fml_cov_fast_mst 0 0 0 0 0 0 0 0 0  0  0  0 100000 49 Used to pass minimum span of trace for FAST mode. 59
18383 2
18384 2 82 27 fml_max_worker_per_property 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 70 Specify max worker used per property. Use -1 to set unlimited workers. 59
18385 2
18386 2 83 24 fml_worker_stat_interval 1 1 0 0 0 0 3600 3600 0  0  0  0 2147483647 78 Controls the frequency of worker related alerts being printed during check_fv. 59
18387 2
18388 2 84 21 fml_job_stat_interval 1 0 0 0 0 0 300 300 0  0  0  0 2147483647 76 Controls the frequency of showing the statistics of the job that is running. 59
18389 2
18390 2 85 18 fv_debug_save_incr 1 1 0 0 0 0 3600 3600 0  0  0  0 2147483647 64 Controls the frequency of orc_perf_debug alerts during check_fv. 59
18391 2
18392 2 86 24 fml_num_engine_instances 1 0 0 0 0 0 0 0 0  0  0  0 -1 63 Specify number of single goal engine instances active in a run. 59
18393 2
18394 2 87 28 fml_cc_model_reduction_level 1 0 0 0 0 0 1 1 0  0  0  0 1 0  59
18395 2
18396 2 88 25 fml_cc_overabstract_level 1 0 0 0 0 0 4 4 0  0  0  0 4 67 Controls the level of abstraction when fml_cc_overabstract is true. 59
18397 2
18398 2 89 22 fml_cc_bb_struct_check 1 0 0 0 0 0 2 2 0  0  0  0 2 124  0 - Disable bit level structural check.  1 - Enable bit level structural check.  2 - Optimized bit level structural check.  59
18399 2
18400 2 90 23 fml_cc_structural_limit 1 0 0 0 0 0 0 0 0  0  0  -1 2147483647 87 Limit the number of connections extracted during structural phase of generate_cc/gen_cc 59
18401 2
18402 2 91 22 fml_cc_optimized_graph 1 0 0 0 0 0 2 2 0  0  0  0 3 69 Choose which optimized CC Graph Traversal Algorithm will be activated 59
18403 2
18404 2 92 23 fml_cc_max_invalid_path 1 0 0 0 0 0 1000 1000 0  0  0  1 2147483647 82 How many paths containing inout node are allowed to have invalid enable expression 59
18405 2
18406 2 93 17 fml_x_detect_mode 0 0 0 0 0 0 0 0 0  0  0  0 2 109 Specify x-detection mode: 0 for no detection, 1 for all x's excluding inputs, and 2 for all including inputs. 59
18407 2
18408 2 94 17 fml_caching_delta 1 0 0 0 0 0 1800 1800 0  0  0  0 2147483647 37 Runtime delta to update cache server. 59
18409 2
18410 2 95 19 fv_save_rma_db_incr 1 0 0 0 0 0 3600 3600 0  0  0  0 2147483647 31 Runtime delta to save Proof DB. 59
18411 2
18412 2 96 22 fml_caching_save_limit 1 0 0 0 0 0 0 0 0  0  0  0 2147483647 79 Minimum convergence time(in seconds) below which trace files will not be saved. 59
18413 2
18414 2 97 17 fml_rma_auto_type 1 0 0 0 0 0 3 3 0  0  0  0 3 212 Type of RMA auto promotion. 0 (auto-promotion disabled), 1 (disable single-goal unproductive tasks), 2 (disable multi-goal unproductive tasks), 3 (disable both single and multi-goal unproductive tasks). Default 3 59
18415 2
18416 2 98 33 fml_rma_accumulate_historic_trace 1 0 0 0 0 0 0 0 0  0  0  0 2147483647 125 How many historic traces to be stored per property in RMA accumulation v2. Default 0. Means only latest trace will be stored. 59
18417 2
18418 2 99 35 fml_rma_accumulate_trcrank_strategy 1 0 0 0 0 0 1 1 0  0  0  1 1 88 Different strategies for calculating rank(importance) of a trace in RMA accumulation v2. 59
18419 2
18420 2 100 28 fml_enable_replay_in_caching 1 0 0 0 0 0 17 17 0  0  0  0 2147483647 50 Run replay as part of caching/learn orchestration. 59
18421 2
18422 2 101 25 fml_caching_replay_effort 1 0 0 0 0 0 0 0 0  0  0  -1 100 88 Percentage of workers to replay traces in multi-worker orchestration. -1 means disabled. 59
18423 2
18424 2 102 27 fml_caching_replay_capacity 1 0 0 0 0 0 200 200 0  0  0  1 2147483647 69 Maximum number of cex files that can be processed by a single worker. 59
18425 2
18426 2 103 35 fml_caching_trace_batch_replay_size 1 0 0 0 0 0 10 10 0  0  0  0 2147483647 90 The initial batch size for trace replay. A value of 0 will disable trace replay in batches 59
18427 2
18428 2 104 26 fml_isunknown_support_mode 1 0 0 0 0 0 0 0 0  0  0  0 2 143 Treatment for unsupported properties with $isunknown: 0 for drop, 1 for attempt to prove, 2 for attempt to prove and allow false negatives too. 59
18429 2
18430 2 105 32 fml_cc_model_reduction_coi_level 1 0 0 0 0 0 0 0 0  0  0  0 2 0  59
18431 2
18432 2 106 24 fml_cc_debug_show_timing 1 0 0 0 0 0 0 0 0  0  0  0 3 220 Prints time taken logs in different phases for debugging purposes0 - Default, No time related logs1 - Show structural phase timing logs2 - Show functional phase timing logs3 - Show structural+functional phase timing logs 59
18433 2
18434 2 107 26 fml_cc_autobbox_trav_level 1 0 0 0 0 0 3 3 0  0  0  0 3 491 0 - Group based on src and enable. Stop at src, enable. 1 - Disable grouping. One traversal till PI or sequential element.  Works only when no sequential connections are present.2 - Disable grouping. One traversal till PI or sequential element.  Snip end points to get a reduced formal model. Works only when no sequential connections are present.3 - Default flow - For combinational - disable grouping. One traversal till PI or sequential element. For sequential - group based on max depth. 59
18435 2
18436 2 108 25 fml_cc_autobbox_opt_level 1 0 0 0 0 0 2 2 0  0  0  0 2 203 0 - Model reduction traversal does not stop at constants1 - Stop model reduction traversal at constants only for control logic2 - Default Flow - Stop model reduction travsersal at constants for full flow 59
18437 2
18438 2 109 22 fml_gen_cc_max_warning 1 0 0 0 0 0 10000 10000 0  0  0  0 -1 88 Limit the number of warnings reported by report_fv -report_type warning for gen_cc flow. 59
18439 2
18440 2 110 19 fml_fta_lw_no_trace 1 0 0 0 0 0 0 0 0  0  0  0 1 92 Disable (0) or enable (1) functionality preventing trace generation in FTA lightweight state 59
18441 2
18442 2 111 13 fml_fta_depth 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 47 Set the specified depth for doing FTA analysis. 59
18443 2
18444 2 112 30 fml_fta_lw_max_time_percentage 1 0 0 0 0 0 10 10 0  0  0  1 100 56 How much percentage of max time will be given to LW step 59
18445 2
18446 2 113 29 fml_fta_lw_time_percentage_v3 1 0 0 0 0 0 50 50 0  0  0  1 100 68 How much percentage of max time will be given to LW step for v3 flow 59
18447 2
18448 2 114 37 fml_fta_lw_percentage_inconclusive_v3 1 0 0 0 0 0 10 10 0  0  0  1 100 95 How much percentage of max time will be given to LW step incase inconclusive goals are included 59
18449 2
18450 2 115 27 fml_trace_extend_time_limit 0 0 0 0 0 0 30 30 0  0  0  10 -1 111 Specify time limit (seconds) for extending trace on view_trace command.
Default 30 seconds, minimum 10 seconds. 59
18451 2
18452 2 116 27 fml_trace_reeval_time_limit 0 0 0 0 0 0 30 30 0  0  0  10 -1 114 Specify time limit (seconds) for reevaluating trace on view_trace command.
Default 30 seconds, minimum 10 seconds. 59
18453 2
18454 2 117 17 fml_max_pdc_bytes 1 1 0 0 0 0 7500000 7500000 0  0  0  1000 9900000 199 Specify maximum number of bytes for the property data communication stream. This is for internal use.
Default 7.5 MB (7500000 bytes), minimum is 1000 bytes (for testing) and maximum is 9900000 bytes. 59
18455 2
18456 2 118 23 fml_max_pdc_line_length 1 1 0 0 0 0 95000000 95000000 0  0  0  10 1073741824 187 Specify maximum length of lines in the property data communication stream. This is for internal use.
Default 95 MB (95000000 bytes), minimum is 10 bytes (for testing) and maximum is 1 GB. 59
18457 2
18458 2 119 23 seq_rst_cnt_uninit_spec 1 0 0 0 0 0 2 2 0  0  0  0 3 69 Specify the reset constraint type for uninitialized registers in Spec 59
18459 2
18460 2 120 27 seq_align_mismatch_bitwidth 1 0 0 0 0 0 0 0 0  0  0  0 4 57 Align bits for mismatched bitwidth between Spec and Impl. 59
18461 2
18462 2 121 17 fml_cc_new_recipe 1 0 0 0 0 0 2 2 0  0  0  1 10 35 Control different CC Orchestration. 59
18463 2
18464 2 122 16 seq_rst_cnt_impl 1 0 0 0 0 0 2 2 0  0  0  0 3 69 Specify the reset constraint type for uninitialized registers in Impl 59
18465 2
18466 2 123 27 fml_fcore_on_the_fly_status 1 0 0 0 0 0 0 0 0  0  0  0 3 38 Formal core on-the-fly on goal status. 59
18467 2
18468 2 124 20 seq_x_map_parameter1 1 0 0 0 0 0 1 1 0  0  0  0 1000 44 Algorithm parameter for SEQ X functional map 59
18469 2
18470 2 125 20 seq_x_map_parameter2 1 0 0 0 0 0 2 2 0  0  0  1 100 44 Algorithm parameter for SEQ X functional map 59
18471 2
18472 2 126 23 fml_bounded_resp_absmod 1 1 0 0 0 0 0 0 0  0  0  0 10000 76 Set the threshold for activating the repetition string bounded optimization. 59
18473 2
18474 2 127 18 fml_counter_absmod 1 1 0 0 0 0 40 40 0  0  0  0 10000 76 Set the threshold for activating the repetition string counter optimization. 59
18475 2
18476 2 128 17 fml_svac_encoding 1 1 0 0 0 0 0 0 0  0  0  0 1 120 Experimental: Choose internal automaton encoding, 0 chooses regular, 1 chooses next_owe encoding using invariant method. 59
18477 2
18478 2 129 32 fml_waveform_input_delay_percent 0 0 0 0 0 0 0 0 0  0  0  0 99 86 Delay input transitions in trace waveforms, as a percentage of the system clock period 59
18479 2
18480 2 130 21 fml_clock_reset_debug 1 0 0 0 0 0 0 0 0  0  0  0 3 53 Enable the debug message for clock/reset COI analysis 59
18481 2
18482 2 131 29 fml_property_extension_cycles 0 0 0 0 0 0 0 0 0  0  0  0 99 247 Extend property checking, N cycles for non-converged concurrent safety (non-liveness) properties. (Default 0, no extension). This will apply at the next check_fv for the scheduled properties. Cycles extended are based on the clock of the property. 59
18483 2
18484 2 132 27 fml_delay_property_checking 0 0 0 0 0 0 0 0 0  0  0  0 1000 84 Delay property checking for assertions and covers by the specified number of cycles. 59
18485 2
18486 2 133 25 fml_quiet_trace_max_depth 1 0 0 0 0 0 99 99 0  0  0  0 -1 122 Disable quiet trace for traces with a depth greater than specified. Depth is based on reference clock cycles (default 99). 59
18487 2
18488 2 134 16 fml_perf_monitor 1 1 0 0 0 0 0 0 0  0  0  0 2 92 Monitor specific process (e.g. trace generation) performance. 0 - off, 1 - stream, 2 - bmark 59
18489 2
18490 2 135 14 nldfgsim_debug 1 0 0 0 0 0 0 0 0  0  0  0 5 14 Debug NldfgSim 59
18491 2
18492 2 136 19 fml_cov_max_targets 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 121 The handle to control maximum threshold number of coverage targets. Default value of -1 implies that no threshold is set. 59
18493 2
18494 2 137 30 fml_cond_proven_status_on_enum 1 0 0 0 0 0 0 0 0  0  0  0 2 68 Internal attribute that mirrors fml_cond_proven_status_on as an enum 59
18495 2
18496 2 138 20 seq_sampling_percent 1 0 0 0 0 0 0 0 0  0  0  0 -1 70 Percentage of properties to be used for sampling (0 means no sampling) 59
18497 2
18498 2 139 12 fml_dump_dfg 1 0 0 0 0 0 0 0 0  0  0  0 2 45 Dump the dot files for those intermediate dfg 59
18499 2
18500 2 140 16 fml_bbox_verbose 0 0 0 0 0 0 0 0 0  0  0  0 2 31 Verbosity level for blackboxing 59
18501 2
18502 2 141 15 seq_ubh_percent 1 0 0 0 0 0 30 30 0  0  0  0 -1 63 Percentage of workers to be used for upfront bug hunting in SEQ 59
18503 2
18504 2 142 21 seq_ubh_num_internals 1 0 0 0 0 0 4 4 0  0  0  0 -1 68 Minimum number of inconclusive internal miters to trigger UBH in SEQ 59
18505 2
18506 2 143 14 seq_bh_timeout 1 0 0 0 0 0 7200 7200 0  0  0  0 -1 38 Timeout for bug hunting engines in SEQ 59
18507 2
18508 2 144 21 seq_sm_b_timeout_mult 1 0 0 0 0 0 2 2 0  0  0  0 -1 59 Timeout multiplier for b engines in SEQ Smart orchestration 59
18509 2
18510 2 145 24 seq_sm_sampling_strategy 1 0 0 0 0 0 1 1 0  0  0  1 256 45 Sampling strategy for SEQ Smart orchestration 59
18511 2
18512 2 146 22 fml_lpcc_max_alt_paths 0 0 0 0 0 0 0 0 0  0  0  0 10 89 Maximum number of alternative paths to consider for LPCC in case of malformed properties. 59
18513 2
18514 2 147 19 seq_bh_jobs_percent 1 0 0 0 0 0 2 2 0  0  0  0 -1 55 Percentage of workers to be used for bug hunting in SEQ 59
18515 2
18516 2 148 14 seq_bh_max_cex 1 0 0 0 0 0 20 20 0  0  0  0 -1 54 Maximum number of non-open CEXs for bug hunting in SEQ 59
18517 2
18518 2 149 22 seq_orc_engine_bitmask 1 0 0 0 0 0 0 0 0  0  0  0 -1 57 A bitmask to enable certain features of the orchestration 59
18519 2
18520 2 150 19 fml_lw_coi_oc_depth 1 0 0 0 0 0 -1 -1 0  0  0  -1 -1 79 Set the specified maximum bounded depth for deadcode check during COI analysis. 59
18521 2
18522 2 151 21 fml_grid_prefetch_pct 1 0 0 0 0 0 0 0 0  0  0  0 100 50 How much percentage of workers will be prefetched. 59
18523 2
18524 2 152 21 fml_grid_prefetch_pct 1 0 0 0 0 0 0 0 0  0  0  0 100 50 How much percentage of workers will be prefetched. 59
18525 2
18526 2 153 28 fml_grid_backup_prefetch_pct 1 0 0 0 0 0 0 0 0  0  0  0 100 69 How much percentage of workers will be prefetched in the backup grid. 59
18527 2
18528 2 154 15 fml_debug_level 1 0 0 0 0 0 0 0 0  0  0  0 2 45 Dump information into log file for dubugging. 59
18529 2
18530 2 155 13 fta_proven_lw 1 0 0 0 0 0 90 90 0  0  0  1 100 82 How much percentage of max time will be given to LW step for proven FPV properties 59
18531 2
18532 2 156 14 fta_inconcl_lw 1 0 0 0 0 0 10 10 0  0  0  1 100 88 How much percentage of max time will be given to LW step for inconclusive FPV properties 59
18533 2
18534 2 157 28 fml_report_fv_complexity_opt 1 0 0 0 0 0 0 0 0  0  0  0 4 28 Enables optimized traversal. 59
18535 2
18536 2 158 24 fml_auto_scale_task_goal 0 0 0 0 0 0 -1 -1 0  0  0  -1 -1 152 The handle to control maximum number of coverage targets per task when auto scale flow is enabled. Default value of -1 implies that no threshold is set. 59
18537 2
18538 2 159 33 fml_sva_assume_to_constants_level 0 0 0 0 0 0 0 0 0  0  0  0 2 376 Consider constant sva assumes as simple constants in the formal model for performance optimization 0 - Old Flow, no optimization - assumptions are handled as normal solver constraints 1 - Perform safety analysis - If all design activity is in the same edge, only then consider this optimization 2 - Bypass safety analysis, assume all constant assumes are intended as constants 59
18539 2
18540 2 160 15 fca_debug_level 1 1 0 0 0 0 0 0 0  0  0  0 5 114 Dump debug related information of Coverage handling on VCS side and the verbosity can be controlled through level. 59
18541 2
18542 2 161 15 fta_debug_level 1 1 0 0 0 0 0 0 0  0  0  0 5 88 Dump debug related information of FTA and the verbosity can be controlled through level. 59
18543 2
18544 2 162 19 signoff_debug_level 1 1 0 0 0 0 0 0 0  0  0  0 5 97 Dump debug related information of Signoff flow and the verbosity can be controlled through level. 59
18545 2
18546 2 163 25 fml_auto_scale_task_count 0 0 0 0 0 0 8 8 0  0  0  8 16 79 The handle to control number of parallel tasks when auto scale flow is enabled. 59
18547 2
18548 2 164 24 fml_auto_scale_line_task 1 0 0 0 0 0 1 1 0  0  0  1 16 112 The handle to control number of parallel tasks for running line coverage metric when auto scale flow is enabled. 59
18549 2
18550 2 165 24 fml_auto_scale_cond_task 1 0 0 0 0 0 1 1 0  0  0  1 16 112 The handle to control number of parallel tasks for running cond coverage metric when auto scale flow is enabled. 59
18551 2
18552 2 166 26 fml_auto_scale_branch_task 1 0 0 0 0 0 1 1 0  0  0  1 16 114 The handle to control number of parallel tasks for running branch coverage metric when auto scale flow is enabled. 59
18553 2
18554 2 167 23 fml_auto_scale_fsm_task 1 0 0 0 0 0 1 1 0  0  0  1 16 111 The handle to control number of parallel tasks for running fsm coverage metric when auto scale flow is enabled. 59
18555 2
18556 2 168 23 fml_auto_scale_tgl_task 1 0 0 0 0 0 1 1 0  0  0  1 16 111 The handle to control number of parallel tasks for running tgl coverage metric when auto scale flow is enabled. 59
18557 2
18558 2 169 22 fml_auto_scale_cg_task 1 0 0 0 0 0 1 1 0  0  0  1 16 110 The handle to control number of parallel tasks for running cg coverage metric when auto scale flow is enabled. 59
18559 2
18560 2 170 27 fml_session_memory_warn_pct 0 1 0 0 0 0 0 0 0  0  0  0 100 86 Warning threshold of memory usage percentage on local machine
Default is 0% (Inactive) 59
18561 2
18562 2 171 32 fusa_generate_progress_step_size 1 0 0 0 0 0 5 5 0  0  0  0 100 90 Print progress status of fusa_generate after hitting each specified percentage completion. 59
18563 2
18564 2 172 20 seq_grid_debug_level 1 0 0 0 0 0 0 0 0  0  0  0 2 39 Enabling grid debug information for SEQ 59
18565 2
18566 2 173 20 seq_sm_apxtbdgt_mult 1 0 0 0 0 0 1 1 0  0  0  1 128 64 The multiplier for approximate budget in SEQ Smart orchestration 59
18567 2
18568 2 174 16 seq_bh_use_ones8 1 0 0 0 0 0 0 0 0  0  0  0 3 32 Use ones8 in bug-hunting for SEQ 59
18569 2
18570 2 175 25 seq_bh_ones8_jobs_percent 1 0 0 0 0 0 5 5 0  0  0  0 -1 34 ones8 worker allocation percentage 59
18571 2
18572 2 176 16 fsv_bh_use_ones8 1 0 0 0 0 0 1 1 0  0  0  0 3 32 Use ones8 in bug-hunting for FSV 59
18573 2
18574 2 177 16 fxp_bh_use_ones8 1 0 0 0 0 0 1 1 0  0  0  0 3 32 Use ones8 in bug-hunting for FXP 59
18575 2
18576 2 178 24 seq_optimize_constraints 1 0 0 0 0 0 0 0 0  0  0  0 2 195 Optimize the constraints by propagation- 
0 - no optimization 
1 - only optimize immediate constraints
2 - immidification of clocked-constraints followed by optimization of immediate constraints. 59
18577 2
18578 2 179 19 seq_mg_dyn_interval 1 0 0 0 0 0 3600 3600 0  0  0  60 -1 121 Timestamp upper bound from launch of a multi-goal engine to monitor progress;
works in tandem with seq_mg_no_progress_to. 59
18579 2
18580 2 180 21 seq_mg_no_progress_to 1 0 0 0 0 0 -1 -1 0  0  0  10 -1 114 Timestamp window to start monitoring progress until seq_mg_dyn_interval;
works in tandem with seq_mg_dyn_interval. 59
18581 2
18582 2 181 18 seq_e1_helper_mode 1 0 0 0 0 0 1 1 0  0  0  0 3 29 E1 engine helper harvest mode 59
18583 2
18584 2 182 29 fusa_save_fdb_incr_percentage 1 1 0 0 0 0 0 0 0  0  0  0 100 90 Saves results incrementally in FDB when specified percentage of formal analysis completed. 59
18585 2
18586 2 183 25 fta_auto_scale_task_count 1 0 0 0 0 0 8 8 0  0  0  1 16 83 The handle to control number of parallel FTA tasks when auto scale flow is enabled. 59
18587 2
18588 2 184 24 fml_auto_scale_threshold 1 0 0 0 0 0 100 100 0  0  0  -1 -1 54 Set the threshold limit for lines dumped in hier file. 59
18589 2
18590 2 185 35 seq_guidance_max_abstract_registers 1 0 0 0 0 0 30 30 0  0  0  0 2147483647 81 Maximum number of registers that can be abstracted with the seq_guidance command. 59
18591 2
18592 2 186 26 seq_bot_multi_jobs_percent 1 0 0 0 0 0 20 20 0  0  0  0 100 61 Percentage of workers used for multigoal jobs in bottom proof 1760957895 0.00000000000000000e+00 0 0 0 0 0 0 0 10 34 238 34 2132 34 3961 34 5790 34 7619 34 9448 34 11277 34 13106 34 14935 34 16764 10 34 238 34 2132 34 3961 34 5790 34 7619 34 9448 34 11277 34 13106 34 14935 34 16764 0 1 0 0 34 238 0 0 1 0 0 0 0 5 fpId0 0 0 1 0 0 0 0 0 0 1 1 0 0 1 0 66 1 0
18593 0 0 0 71 0 22 chk._SVAC_10_ended_reg 4 1'b0 24 chk._SVAC_10_ended_reg_0 4 1'b0 24 chk._SVAC_10_ended_reg_1 4 1'b0 19 chk._SVAC_10_states 7 4'b0000 21 chk._SVAC_10_states_0 7 4'b0000 22 chk._SVAC_11_ended_reg 4 1'b0 24 chk._SVAC_11_ended_reg_0 4 1'b0 24 chk._SVAC_11_ended_reg_1 4 1'b0 19 chk._SVAC_11_states 7 4'b0000 21 chk._SVAC_11_states_0 7 4'b0000 22 chk._SVAC_12_ended_reg 4 1'b0 24 chk._SVAC_12_ended_reg_0 4 1'b0 22 chk._SVAC_13_ended_reg 4 1'b0 24 chk._SVAC_13_ended_reg_0 4 1'b0 22 chk._SVAC_14_ended_reg 4 1'b0 24 chk._SVAC_14_ended_reg_0 4 1'b0 22 chk._SVAC_15_ended_reg 4 1'b0 24 chk._SVAC_15_ended_reg_0 4 1'b0 22 chk._SVAC_16_ended_reg 4 1'b0 24 chk._SVAC_16_ended_reg_0 4 1'b0 24 chk._SVAC_16_ended_reg_1 4 1'b0 19 chk._SVAC_16_states 4 1'b0 21 chk._SVAC_16_states_0 4 1'b0 22 chk._SVAC_17_ended_reg 4 1'b0 24 chk._SVAC_17_ended_reg_0 4 1'b0 24 chk._SVAC_17_ended_reg_1 4 1'b0 19 chk._SVAC_17_states 4 1'b0 21 chk._SVAC_17_states_0 4 1'b0 22 chk._SVAC_18_ended_reg 4 1'b0 22 chk._SVAC_19_ended_reg 4 1'b0 19 chk._SVAC_19_states 6 3'b000 22 chk._SVAC_20_ended_reg 4 1'b0 19 chk._SVAC_20_states 4 1'b0 22 chk._SVAC_21_ended_reg 4 1'b0 19 chk._SVAC_21_states 5 2'b00 22 chk._SVAC_22_ended_reg 4 1'b0 22 chk._SVAC_23_ended_reg 4 1'b0 22 chk._SVAC_24_ended_reg 4 1'b0 22 chk._SVAC_25_ended_reg 4 1'b0 21 chk._SVAC_2_ended_reg 4 1'b0 23 chk._SVAC_2_ended_reg_0 4 1'b0 21 chk._SVAC_3_ended_reg 4 1'b0 23 chk._SVAC_3_ended_reg_0 4 1'b0 21 chk._SVAC_4_ended_reg 4 1'b0 23 chk._SVAC_4_ended_reg_0 4 1'b0 23 chk._SVAC_4_ended_reg_1 4 1'b0 21 chk._SVAC_5_ended_reg 4 1'b0 23 chk._SVAC_5_ended_reg_0 4 1'b0 23 chk._SVAC_5_ended_reg_1 4 1'b0 21 chk._SVAC_6_ended_reg 4 1'b0 23 chk._SVAC_6_ended_reg_0 4 1'b0 23 chk._SVAC_6_ended_reg_1 4 1'b0 18 chk._SVAC_6_states 6 3'b000 20 chk._SVAC_6_states_0 8 5'b00000 21 chk._SVAC_7_ended_reg 4 1'b0 23 chk._SVAC_7_ended_reg_0 4 1'b0 23 chk._SVAC_7_ended_reg_1 4 1'b0 18 chk._SVAC_7_states 6 3'b000 20 chk._SVAC_7_states_0 8 5'b00000 21 chk._SVAC_8_ended_reg 4 1'b0 23 chk._SVAC_8_ended_reg_0 4 1'b0 23 chk._SVAC_8_ended_reg_1 4 1'b0 18 chk._SVAC_8_states 5 2'b00 20 chk._SVAC_8_states_0 5 2'b00 21 chk._SVAC_9_ended_reg 4 1'b0 23 chk._SVAC_9_ended_reg_0 4 1'b0 23 chk._SVAC_9_ended_reg_1 4 1'b0 24 first._SVAC_26_ended_reg 4 1'b0 26 first._SVAC_26_ended_reg_0 4 1'b0 22 main._SVAC_1_ended_reg 4 1'b0 24 main._SVAC_1_ended_reg_0 4 1'b0 0 0 0 0 0 0 0 67 1 0
18594 0 0 1 -1 0 0 2 0 0 0 47 _BMCA_CONNECT_MODULE____VC_FCA_TMP_INTERNAL_CLK 68 1 0
18595 47 _BMCA_CONNECT_MODULE____VC_FCA_TMP_INTERNAL_CLK 0 0 0 0 0 -1 0 0 0 0 11 _BM_CLKGEN_ 68
18596 11 _BM_CLKGEN_ 0 1 0 0 0 -1 0 0 0 0 0 1 0 0  0 0 0 0 0 0 0 0 0 1 0 0 0 1 0 76 1 0
18597 0 0 1 0 50 1 100 0 0 1 0 0 0 3 clk 79 1 0
18598 100 1.000000000e+02 6 CSR0_2 1 1 0 48 0 0  1 1 0 0 0 0 68 18596 49
18599 1 0 0 0 0 3 clk -1 0 1 0 0  1 1 79
18600 50 0.000000000e+00 0  0 0 0 0 0  1 0 0 0 0 0 -1 49
18601 1 0 0 0 0 22 _BM_CLKGEN_._SYSCLOCK_ -1 0 1 0 0  1 1 79 18598 68 18596 11 _BM_CLKGEN_ 10 _SYSCLOCK_ 1 1 1 0 1 0 81 1 0
18602 0 0 0 0 14 0 0 0 1 0 0 4 1 4 1 2 1 1 4 1 3 0 1 1 1 4 0 1 1 1 5 1 1 4 1 6 1 1 4 1 7 1 1 4 1 8 1 1 4 1 9 0 1 1 1 10 2048 1 4 1 11 2048 1 4 1 12 0 1 1 1 13 0 1 1 1 14 0 1 1 1 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 94 1 0
18603 -1 0
18604 7 0 19 CANT_SOLVE_ALL_GOAL 27 CANT_SOLVE_ALL_GOAL_EOT_BOT 24 FML_I_NAVIGATOR_NO_TRACE 27 FML_TASK_USERORC_NOT_COPIED 14 NO_TRACE_FOUND 26 SPECIFIED_MAXTIME_EXCEEDED 25 TRACE_W_IN_ENCRYPT_REGION
18605 0 0 0  -1 2 0 0 0 0 0 14 0 0 0 0 0 1 1 100 1 0
18606 1 1 1 1 1 2 100
18607 1 2 1 1 2 1 100
18608 1 1 1 1 2 3 100
18609 1 1 1 1 2 4 100
18610 1 2 1 1 2 5 100
18611 1 1 1 1 2 6 100
18612 1 2 1 1 2 12 100
18613 1 1 1 1 3 7 100
18614 1 2 1 1 3 8 100
18615 1 2 1 1 3 9 100
18616 1 2 1 1 3 10 100
18617 1 2 1 1 3 11 100
18618 1 2 1 1 3 13 100
18619 1 2 1 1 1 0 -1 1 1
18620 0 0 0 0
18621 18 0 34 .internal/formal/fpId0/trace_0.xml 35 .internal/formal/fpId0/trace_10.xml 35 .internal/formal/fpId0/trace_11.xml 35 .internal/formal/fpId0/trace_12.xml 35 .internal/formal/fpId0/trace_13.xml 35 .internal/formal/fpId0/trace_16.xml 35 .internal/formal/fpId0/trace_18.xml 35 .internal/formal/fpId0/trace_22.xml 35 .internal/formal/fpId0/trace_23.xml 35 .internal/formal/fpId0/trace_24.xml 35 .internal/formal/fpId0/trace_25.xml 35 .internal/formal/fpId0/trace_26.xml 35 .internal/formal/fpId0/trace_27.xml 35 .internal/formal/fpId0/trace_28.xml 35 .internal/formal/fpId0/trace_30.xml 35 .internal/formal/fpId0/trace_31.xml 34 .internal/formal/fpId0/trace_6.xml 34 .internal/formal/fpId0/trace_8.xml
18622 0 0 0 0 0 1 0
18623 0 0 1 4 0 18 ../sva/traffic.sva 1 11 sva_checker 2 32 ../design/vlog_street_ctrl_fsm.v 3 20 vlog_street_ctrl_fsm 0 1 0 3 rq1 0 0 27 0 0 0 11 constant_26 8
18624 9
18625
18626 26 -1 10 0 0 14
18627 16 38F9885F4AF91FE6 0 -1 -1 0  -1 -1 0 0 2 1 -1 4294967295 4294967295 0 -1 -1 -1 -1 1 0 0 1 0 0 0 0 0 0  0  0  1 14
18628 16 38F9885F4AF91FE6 0 -1 -1 0  -1 -1 1 0 2 1 -1 4294967295 4294967295 0 -1 -1 -1 -1 1 0 0 1 0 0 0 0 0 0  0  0  2 14
18629 16 38F9885F4AF91FE6 0 -1 -1 0  -1 -1 2 0 2 1 -1 4294967295 4294967295 0 -1 -1 -1 -1 1 0 0 1 0 0 0 0 0 0  0  0  3 14
18630 16 38F9885F4AF91FE6 0 -1 -1 0  -1 -1 3 0 2 1 -1 4294967295 4294967295 0 -1 -1 -1 -1 1 0 0 1 0 0 0 0 0 0  0  0  4 14
18631 16 38F9885F4AF91FE6 0 -1 -1 0  -1 -1 4 0 2 1 -1 4294967295 4294967295 0 -1 -1 -1 -1 1 0 0 1 0 0 0 0 0 0  0  0  5 14
18632 16 38F9885F4AF91FE6 0 -1 -1 0  -1 -1 5 0 2 1 -1 4294967295 4294967295 0 -1 -1 -1 -1 1 0 0 1 0 0 0 0 0 0  0  0  6 14
18633 16 38F9885F4AF91FE6 0 -1 -1 0  -1 -1 6 0 2 1 -1 4294967295 4294967295 0 -1 -1 -1 -1 1 0 0 1 0 0 0 0 0 0  0  0  7 14
18634 16 38F9885F4AF91FE6 0 -1 -1 0  -1 -1 7 0 2 1 -1 4294967295 4294967295 0 -1 -1 -1 -1 1 0 0 1 0 0 0 0 0 0  0  0  8 14
18635 16 38F9885F4AF91FE6 0 -1 -1 0  -1 -1 8 0 2 1 -1 4294967295 4294967295 0 -1 -1 -1 -1 1 0 0 1 0 0 0 0 0 0  0  0  9 14
18636 16 38F9885F4AF91FE6 0 -1 -1 0  -1 -1 9 0 2 1 -1 4294967295 4294967295 0 -1 -1 -1 -1 1 0 0 1 0 0 0 0 0 0  0  0  0 0 0 0 10 0 0 1 -1 1 1 -1 2 1 -1 3 1 -1 4 1 -1 5 1 -1 6 1 -1 7 1 -1 8 1 -1 9 1 -1 0 1 0 11 constant_26 2 10 4294967295 4294967295 0 21
18637 1 1 16 513EB34988F09896 1 -1 -1 0  0 1 6 rst==0 0  0  0  6 rst==0 0  0  0 0 0 16 38F9885F4AF91FE6 0 -1 -1 0  16 38F9885F4AF91FE6 0 -1 -1 0  -1 0  0 0 0 0 0 0 0  16 38F9885F4AF91FE6 0 -1 -1 0  16 38F9885F4AF91FE6 0 -1 -1 0  16 38F9885F4AF91FE6 0 -1 -1 0  16 38F9885F4AF91FE6 0 -1 -1 0  16 38F9885F4AF91FE6 0 -1 -1 0  16 38F9885F4AF91FE6 0 -1 -1 0  16 38F9885F4AF91FE6 0 -1 -1 0  0 0 1 0 1 -1 -1 -1 -1 0 0 41 traffic.chk.assert_green_no_waiting_first 8 48 40 traffic.chk.assert_green_no_waiting_main 8 27 31 traffic.chk.assert_gyr_oh_first 8 6 30 traffic.chk.assert_gyr_oh_main 8 0 34 traffic.chk.assert_hazard_in_first 8 56 33 traffic.chk.assert_hazard_in_main 8 40 38 traffic.chk.assert_honor_waiting_first 8 70 37 traffic.chk.assert_honor_waiting_main 8 12 32 traffic.chk.assert_no_both_green 8 34 33 traffic.chk.assert_no_both_yellow 8 64 45 traffic.chk.assert_signal_sequencing_on_first 8 142 44 traffic.chk.assert_signal_sequencing_on_main 8 79 33 traffic.chk.assert_state_oh_first 8 199 32 traffic.chk.assert_state_oh_main 8 212 43 traffic.chk.assume_continuous_waiting_first 8 94 42 traffic.chk.assume_continuous_waiting_main 8 150 24 traffic.chk.cov_both_red 8 87 41 traffic.chk.cov_green_first_for_one_cycle 8 192 40 traffic.chk.cov_green_main_for_one_cycle 8 231 43 traffic.chk.cov_green_with_waiting_on_first 8 224 42 traffic.chk.cov_green_with_waiting_on_main 8 205 46 traffic.chk.cov_green_without_waiting_on_first 8 136 45 traffic.chk.cov_green_without_waiting_on_main 8 129 52 traffic.chk.cov_waiting_on_both_streets_for_max_wait 8 185 26 traffic.first.oh_state_out 8 21 25 traffic.main.oh_state_out 8 218 0 0 27 0 0 0 0 8 48 1 8 27 2 8 6 3 8 0 4 8 56 5 8 40 6 8 70 7 8 12 8 8 34 9 8 64 10 8 142 11 8 79 12 8 199 13 8 212 14 8 94 15 8 150 16 8 87 17 8 192 18 8 231 19 8 224 20 8 205 21 8 136 22 8 129 23 8 185 24 8 218 25 8 21 26 8 18624 27 0 0 0 0 0 0 0 10 0 0 0 0 112 1 0
18638 0 0 0 1 0 0 1 112
18639 0 1 0 1 2 112
18640 0 1 0 2 3 112
18641 0 1 0 3 4 112
18642 0 1 0 4 5 112
18643 0 1 0 5 6 112
18644 0 1 0 6 7 112
18645 0 1 0 7 8 112
18646 0 1 0 8 9 112
18647 0 1 0 9 0 0 0 0 1 0
18648 0 0 0 7 0 117 20 Monet::BanffAepCheck 1 0
18649 0 0 2147483647 1 1 0 1 1 1 0 0 0 0 117
18650 2147483647 1 1 1 1 1 1 0 0 117
18651 2147483647 1 1 2 1 1 1 0 0 117
18652 2147483647 1 1 3 1 1 1 0 0 117
18653 2147483647 1 1 4 1 1 1 0 0 120 25 Monet::BanffCombLoopCheck 1 0
18654 0 0 2147483647 1 0 5 0 1 1 1 0 0 0 0 123 27 Monet::BanffCombLoopResults 1 0
18655 0 0 0 3 0 0 0 0 126 28 Monet::BanffMultiDriverCheck 1 0
18656 2147483647 1 0 6 0 1 1 1 0 0 127 30 Monet::BanffMultiDriverResults 1 0
18657 0 3 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 7 0000000 0 0 0 0 0 0 0 0 0 0 0 0 1 0
18658 3 0 37 sim_forceCMDSEPrstCMDSEP-applyCMDSEP1 37 sim_forceCMDSEPrstCMDSEP-applyCMDSEP1 37 sim_forceCMDSEPrstCMDSEP-applyCMDSEP1 2 0 1 100 1 0 0 120 48 0 48 1 1 0 1 0 0 0 0 1 0 11 0 1 0 0 0  0
18659 1 0 10 rstCMDSEP1 0 0 0 1 0 53 /h/d3/v/sh5704ch-s/ICP-Verification/FPV/run/vcst_rtdb 1 303 1.27359340190887451e+01 1.83661360740661621e+01 9 reset.xml 0 1 0 0  0 0 1 0 0 0 0 0 0 0 0 0 1 0 0 0 50039 0 0 0 0 1 0 0 0 22 .internal/formal/fpId0 0 1 0 22 .internal/formal/fpId0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34 0 0 0 0 0 0 0 0 1 0 2 0 0 1 0 0 0 2 0 1 1 0 1 1 0 2 0 2 1 0 1 1 0 2 0 3 2 0 1 2 1 0 2 0 4 2 0 1 2 1 0 2 0 5 2 0 1 2 1 0 2 0 6 1 0 2 1 0 2 0 7 1 0 2 1 0 2 0 8 1 0 2 1 0 2 0 9 1 0 0 3 0 2 0 3 2000 4 10000 10 1 0 2 0 0 11 3 0 0 1 2 1 0 2 0 12 1 0 2 1 0 2 0 13 1 0 1 1 0 2 0 14 3 0 0 1 2 1 0 2 0 15 1 0 2 1 0 2 0 16 1 0 2 0 0 17 3 0 0 1 2 1 0 2 0 18 3 0 0 1 2 1 0 2 0 19 1 0 1 1 0 2 0 20 1 0 1 1 0 2 0 21 3 0 0 1 2 0 0 22 3 0 0 1 2 2 0 0 0 1 0 23 1 0 2 0 0 24 1 0 2 0 0 25 1 0 0 2 0 5 1 6 5 26 1 0 0 2 0 5 1 6 5 27 1 0 0 2 0 5 1 6 5 28 1 0 0 2 0 5 1 6 5 29 1 0 0 2 0 5 1 6 5 30 1 0 0 1 0 2 0 31 1 0 0 2 0 2 30 5 5 32 1 0 0 4 0 5 70 6 30 7 50 8 120 33 1 0 0 4 0 5 70 6 30 7 50 8 120 0 0 0 0
18660 4 0 20 LCA_FEATURES_ENABLED 10 SM_BB_LIST 10 SM_UM_LIST 7 SM_URMI 0 0 0 0 1025721412
