#ifndef __COLUMN_STENCIL_HPP__
#define __COLUMN_STENCIL_HPP__

#include <sycl/sycl.hpp>
#include <sycl/ext/intel/fpga_extensions.hpp>

#include "data_bundle.hpp"
#include "shift_reg.hpp"

// Included from DirectProgramming/C++SYCL_FPGA/include/
#include "constexpr_math.hpp"
#include "unrolled_loop.hpp"

using namespace sycl;

//
// Generic 1D column (i.e. vertical) stencil.
//
// TEMPLATE PARAMETERS
// InType:            The input pixel type. This is read in by the row stencil
//                    through a SYCL pipe. The pipe should be hold
//                    'parallel_cols' elements of this type using the
//                    'DataBundle' type (DataBundle<InType, parallel_cols>).
// OutType:           The output pixel type. The same logic as the InType above.
//                    The data written to the output type is
//                    DataBundle<OutType, parallel_cols>
// IndexT:            The datatype used for indexing. This type should have
//                    enough bits to count up to the number or rows and columns.
// InPipe:            The input pipe to stream in 'parallel_cols' 'InT' values.
// OutPipe:           The output pipe to stream out 'parallel_cols' 'OutT'
//                    values.
// filter_size:       The filter size (i.e., the number of pixels to convolve).
// max_cols:          The maximum number of columns in the image. The runtime
//                    argument 'cols' chooses the actual number of columns, and
//                    it must be less than or equal to 'max_cols'. Changing
//                    'max_cols' changes the area necessary for the IP, since
//                    it sets the size of the FIFOs for the line stores.
// parallel_cols:     The number of columns to compute in parallel.
// StencilFunction:   The stencil callback functor, provided by the user, which
//                    is called for every pixel to perform the actual
//                    convolution. The function definition should be as follows:
//
//    OutT MyStencilFunction(int, int, ShiftReg<InT, filter_size>,
//                           FunctionArgTypes...)
//
//                    The user can provide extra arguments to the callback by
//                    using the FunctionArgTypes parameter pack.
// FunctionArgTypes:  The user-provided type parameter pack of the arguments to
//                    pass to the callback function.
//
//
// FUNCTION ARGUMENTS
// rows:            The number of rows in the image.
// cols:            The number of columns in the image.
//                  computed by the IP is rows*cols.
// zero_val:        The 'zero' value for the stencil. This is used to pad
//                  the columns of the image.
// func:            The user-defined functor. This is a callback that is called
//                  to perform the 1D convolution.
// stencil_args...: The parameter pack of arguments to be passed to the
//                  user-defined callback functor.
//
template <typename InType, typename OutType, typename IndexT, typename InPipe,
          typename OutPipe, unsigned filter_size, unsigned max_cols,
          unsigned parallel_cols, typename StencilFunction,
          typename... FunctionArgTypes>
void ColumnStencil(IndexT rows, IndexT cols, const InType zero_val,
                   StencilFunction func, FunctionArgTypes... stencil_args) {
  // types coming into and out of the kernel from pipes, respectively
  using InPipeT = fpga_tools::DataBundle<InType, parallel_cols>;
  using OutPipeT = fpga_tools::DataBundle<OutType, parallel_cols>;

  // constexpr
  constexpr int kPaddingPixels = filter_size / 2;
  constexpr int kShiftRegCols = 1 + parallel_cols - 1;
  constexpr int kShiftRegRows = filter_size;
  constexpr int kLineBufferFIFODepth =
      (max_cols / parallel_cols) + /*filter_size*/ 1;
  constexpr int kNumLineBuffers = filter_size - 1;
  constexpr IndexT kColThreshLow = kPaddingPixels;
  constexpr IndexT kRowThreshLow = kPaddingPixels;
  constexpr IndexT kRowOutputThreshLow = 2 * kPaddingPixels;

  // static asserts to validate template arguments
  static_assert(filter_size > 1);
  static_assert(max_cols > parallel_cols);
  static_assert(parallel_cols > 0);
  static_assert(fpga_tools::IsPow2(parallel_cols));
  static_assert(std::is_invocable_r_v<OutType, StencilFunction, int, int,
                                      fpga_tools::ShiftReg<InType, filter_size>,
                                      FunctionArgTypes...>);

  // constants
  const IndexT row_thresh_high = kPaddingPixels + rows;
  const IndexT padded_rows = rows + 2 * kRowThreshLow;
  const IndexT fifo_wrap =
      (cols + /*filter_size*/ 1 - 1 + (parallel_cols - 1 /*round up*/)) /
      parallel_cols;
  const IndexT col_loop_bound = (cols / parallel_cols);

  // the 2D shift register to store the 'kShiftRegCols' columns of size
  // 'kShiftRegRows'
  fpga_tools::ShiftReg2d<InType, kShiftRegRows, kShiftRegCols> shifty_2d;

  // the line buffer fifo
  [[intel::fpga_memory]]
  InPipeT line_buffer_FIFO[kLineBufferFIFODepth][kNumLineBuffers];

  InPipeT last_new_pixels(zero_val);

  IndexT fifo_idx = 0;  // track top of FIFO

  // the main processing loop for the image
  // NOTE: speculated iterations here will cause a bubble, but
  // small number relative padded_rows * col_loop_bound and the
  // increase in Fmax justifies it.
  [[intel::loop_coalesce(2), intel::initiation_interval(1),
    intel::ivdep(line_buffer_FIFO)]]
  for (IndexT row = 0; row < padded_rows; row++) {
    [[intel::initiation_interval(1), intel::ivdep(line_buffer_FIFO)]]
    for (IndexT col_loop = 0; col_loop < col_loop_bound; col_loop++) {
      // the base column index for this iteration
      IndexT col = col_loop * parallel_cols;

      // read in values if it is time to start reading
      // (row >= kRowThreshLow) and if there are still more to read
      // (row < row_thresh_high)
      InPipeT new_pixels(zero_val);
      if ((row >= kRowThreshLow) && (row < row_thresh_high)) {
        new_pixels = InPipe::read();
      }

      InPipeT input_val(last_new_pixels);
      constexpr auto kInputShiftVals =
          fpga_tools::Min(kColThreshLow, (IndexT)parallel_cols);
      input_val.template ShiftMultiVals<kInputShiftVals, parallel_cols>(
          new_pixels);

      [[intel::fpga_register]]
      InPipeT pixel_column[filter_size];

      // load from FIFO to shift register
      //
      //                   ┌───────────
      // ┌───┬───┬───┐ ┌───┤ FIFO
      // │   ◄─  ◄─  ◄─┘   └───────────
      // ├───┼───┼───┤     ┌───────────
      // │   ◄─  ◄─  ◄─────┤ FIFO
      // ├───┼───┼───┤     └───────────
      // │   ◄─  ◄─  ◄─────────────────Input
      // └───┴───┴───┘

      // The attribute [[intel::ivdep(array)]] cannot penetrate lambdas, so we 
      // use #pragma unroll instead of fpga_tools::UnrolledLoop(). 
#pragma unroll
      for(size_t stencil_row = 0; stencil_row < filter_size; ++stencil_row){
        if (stencil_row != (filter_size - 1)) {
          pixel_column[stencil_row] = line_buffer_FIFO[fifo_idx][stencil_row];
        } else {
          pixel_column[stencil_row] = input_val;
        }
      }
      shifty_2d.template ShiftCols<parallel_cols>(pixel_column);

      // Continue processing through FIFOs
      //      ┌─────────────┐
      //      │ FIFO        ◄───┐
      //      └─────────────┘   │
      //    ┌───────────────────┘
      //    │ ┌─────────────┐
      //    └─┤ FIFO        ◄───┐
      //      └─────────────┘   │
      //                        └─Input

      // The attribute [[intel::ivdep(array)]] cannot penetrate lambdas, so we 
      // use #pragma unroll instead of fpga_tools::UnrolledLoop(). 
#pragma unroll
      for(size_t fifo_row = 0; fifo_row < filter_size - 1; ++fifo_row){
        if (fifo_row != (filter_size - 2)) {
          line_buffer_FIFO[fifo_idx][fifo_row] = pixel_column[fifo_row + 1];
        } else {
          line_buffer_FIFO[fifo_idx][(filter_size - 2)] = input_val;
        }
      }

      // Perform the convolution on the 1D window
      OutPipeT out_data((OutType)0);
#pragma unroll
      for (size_t stencil_idx = 0; stencil_idx < parallel_cols; ++stencil_idx) {
        fpga_tools::ShiftReg<InType, kShiftRegRows> shifty_copy;

        int col_local = col + stencil_idx;

#pragma unroll
        for (size_t stencil_row = 0; stencil_row < filter_size; ++stencil_row) {
          shifty_copy[stencil_row] = shifty_2d[stencil_row][stencil_idx];
        }

        // pass a copy of the line buffer's register window.
        out_data[stencil_idx] = func((row - kRowOutputThreshLow), col_local,
                                      shifty_copy, stencil_args...);
      }

      // write the output data if it is in range (i.e., it is a real pixel
      // and not part of the padding)
      if (row >= kRowOutputThreshLow) {
        OutPipe::write(out_data);
      }

      // increment the fifo read/write index
      if (fifo_idx == (fifo_wrap - 1)) {
        fifo_idx = 0;
      } else {
        fifo_idx++;
      }
      last_new_pixels = new_pixels;
    }
  }
}

#endif /* __COLUMN_STENCIL_HPP__ */
