[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/YosysRiscv/slpp_unit/surelog.log.

[INF:CM0020] Separate compilation-unit mode is on.

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/YosysRiscv/shifter64.v:22:1: No timescale set for "shifter64".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/YosysRiscv/shifter64.v:76:1: No timescale set for "shifter64_datapath".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/YosysRiscv/smartbextdep.v:18:1: No timescale set for "smartbextdep".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/YosysRiscv/smartbextdep.v:51:1: No timescale set for "smartbextdep_direct".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/YosysRiscv/smartbextdep.v:97:1: No timescale set for "smartbextdep_lrotcz".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/YosysRiscv/smartbextdep.v:108:1: No timescale set for "smartbextdep_decoder".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/YosysRiscv/smartbextdep.v:160:1: No timescale set for "smartbextdep_bfly_fwd".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/YosysRiscv/smartbextdep.v:194:1: No timescale set for "smartbextdep_bfly_bwd".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/YosysRiscv/smartbextdep.v:228:1: No timescale set for "smartbextdep_pps32".

[INF:CP0300] Compilation...

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysRiscv/shifter64.v:22:1: Compile module "work@shifter64".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysRiscv/shifter64.v:76:1: Compile module "work@shifter64_datapath".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysRiscv/smartbextdep.v:18:1: Compile module "work@smartbextdep".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysRiscv/smartbextdep.v:194:1: Compile module "work@smartbextdep_bfly_bwd".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysRiscv/smartbextdep.v:160:1: Compile module "work@smartbextdep_bfly_fwd".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysRiscv/smartbextdep.v:108:1: Compile module "work@smartbextdep_decoder".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysRiscv/smartbextdep.v:51:1: Compile module "work@smartbextdep_direct".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysRiscv/smartbextdep.v:97:1: Compile module "work@smartbextdep_lrotcz".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysRiscv/smartbextdep.v:228:1: Compile module "work@smartbextdep_pps32".

[INF:CP0302] Compile class "work@mailbox".

[INF:CP0302] Compile class "work@process".

[INF:CP0302] Compile class "work@semaphore".

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/YosysRiscv/shifter64.v:24:16: Implicit port type (wire) for "X".

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/YosysRiscv/shifter64.v:78:16: Implicit port type (wire) for "X".

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/YosysRiscv/smartbextdep.v:197:16: Implicit port type (wire) for "dout".

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/YosysRiscv/smartbextdep.v:163:16: Implicit port type (wire) for "dout".

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/YosysRiscv/smartbextdep.v:112:16: Implicit port type (wire) for "s1",
there are 4 more instances of this message.

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/YosysRiscv/smartbextdep.v:55:16: Implicit port type (wire) for "dout_result".

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/YosysRiscv/smartbextdep.v:102:17: Implicit port type (wire) for "dout".

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/YosysRiscv/smartbextdep.v:230:18: Implicit port type (wire) for "dout".

[INF:EL0526] Design Elaboration...

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysRiscv/smartbextdep.v:123:34: Compile generate block "work@smartbextdep.smartbextdep_direct_inst.decoder.stage1[0]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysRiscv/smartbextdep.v:123:34: Compile generate block "work@smartbextdep.smartbextdep_direct_inst.decoder.stage1[1]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysRiscv/smartbextdep.v:123:34: Compile generate block "work@smartbextdep.smartbextdep_direct_inst.decoder.stage1[2]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysRiscv/smartbextdep.v:123:34: Compile generate block "work@smartbextdep.smartbextdep_direct_inst.decoder.stage1[3]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysRiscv/smartbextdep.v:123:34: Compile generate block "work@smartbextdep.smartbextdep_direct_inst.decoder.stage1[4]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysRiscv/smartbextdep.v:123:34: Compile generate block "work@smartbextdep.smartbextdep_direct_inst.decoder.stage1[5]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysRiscv/smartbextdep.v:123:34: Compile generate block "work@smartbextdep.smartbextdep_direct_inst.decoder.stage1[6]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysRiscv/smartbextdep.v:123:34: Compile generate block "work@smartbextdep.smartbextdep_direct_inst.decoder.stage1[7]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysRiscv/smartbextdep.v:123:34: Compile generate block "work@smartbextdep.smartbextdep_direct_inst.decoder.stage1[8]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysRiscv/smartbextdep.v:123:34: Compile generate block "work@smartbextdep.smartbextdep_direct_inst.decoder.stage1[9]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysRiscv/smartbextdep.v:123:34: Compile generate block "work@smartbextdep.smartbextdep_direct_inst.decoder.stage1[10]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysRiscv/smartbextdep.v:123:34: Compile generate block "work@smartbextdep.smartbextdep_direct_inst.decoder.stage1[11]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysRiscv/smartbextdep.v:123:34: Compile generate block "work@smartbextdep.smartbextdep_direct_inst.decoder.stage1[12]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysRiscv/smartbextdep.v:123:34: Compile generate block "work@smartbextdep.smartbextdep_direct_inst.decoder.stage1[13]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysRiscv/smartbextdep.v:123:34: Compile generate block "work@smartbextdep.smartbextdep_direct_inst.decoder.stage1[14]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysRiscv/smartbextdep.v:123:34: Compile generate block "work@smartbextdep.smartbextdep_direct_inst.decoder.stage1[15]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysRiscv/smartbextdep.v:130:34: Compile generate block "work@smartbextdep.smartbextdep_direct_inst.decoder.stage2[0]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysRiscv/smartbextdep.v:130:34: Compile generate block "work@smartbextdep.smartbextdep_direct_inst.decoder.stage2[1]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysRiscv/smartbextdep.v:130:34: Compile generate block "work@smartbextdep.smartbextdep_direct_inst.decoder.stage2[2]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysRiscv/smartbextdep.v:130:34: Compile generate block "work@smartbextdep.smartbextdep_direct_inst.decoder.stage2[3]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysRiscv/smartbextdep.v:130:34: Compile generate block "work@smartbextdep.smartbextdep_direct_inst.decoder.stage2[4]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysRiscv/smartbextdep.v:130:34: Compile generate block "work@smartbextdep.smartbextdep_direct_inst.decoder.stage2[5]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysRiscv/smartbextdep.v:130:34: Compile generate block "work@smartbextdep.smartbextdep_direct_inst.decoder.stage2[6]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysRiscv/smartbextdep.v:130:34: Compile generate block "work@smartbextdep.smartbextdep_direct_inst.decoder.stage2[7]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysRiscv/smartbextdep.v:137:34: Compile generate block "work@smartbextdep.smartbextdep_direct_inst.decoder.stage4[0]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysRiscv/smartbextdep.v:137:34: Compile generate block "work@smartbextdep.smartbextdep_direct_inst.decoder.stage4[1]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysRiscv/smartbextdep.v:137:34: Compile generate block "work@smartbextdep.smartbextdep_direct_inst.decoder.stage4[2]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysRiscv/smartbextdep.v:137:34: Compile generate block "work@smartbextdep.smartbextdep_direct_inst.decoder.stage4[3]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysRiscv/smartbextdep.v:144:35: Compile generate block "work@smartbextdep.smartbextdep_direct_inst.decoder.stage8[0]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysRiscv/smartbextdep.v:144:35: Compile generate block "work@smartbextdep.smartbextdep_direct_inst.decoder.stage8[1]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysRiscv/smartbextdep.v:151:35: Compile generate block "work@smartbextdep.smartbextdep_direct_inst.decoder.stage16[0]".

[NTE:EL0503] ${SURELOG_DIR}/third_party/tests/YosysRiscv/shifter64.v:22:1: Top level module "work@shifter64".

[NTE:EL0503] ${SURELOG_DIR}/third_party/tests/YosysRiscv/smartbextdep.v:18:1: Top level module "work@smartbextdep".

[NTE:EL0504] Multiple top level modules in design.

[NTE:EL0508] Nb Top level modules: 2.

[NTE:EL0509] Max instance depth: 5.

[NTE:EL0510] Nb instances: 39.

[NTE:EL0511] Nb leaf instances: 31.

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
always                                                 5
assign_stmt                                           10
assignment                                            52
begin                                                  9
bit_select                                           115
case_item                                              3
case_stmt                                              1
class_defn                                             8
class_typespec                                         4
class_var                                              3
constant                                            3604
cont_assign                                          272
design                                                 1
enum_const                                             5
enum_typespec                                          1
enum_var                                               1
event_control                                          5
for_stmt                                              10
func_call                                             89
function                                              11
gen_region                                             1
gen_scope                                             62
gen_scope_array                                       62
if_stmt                                               27
indexed_part_select                                  188
int_typespec                                          40
int_var                                                4
integer_typespec                                       8
integer_var                                            4
io_decl                                               14
logic_net                                            499
logic_typespec                                       507
logic_var                                              6
module_inst                                          179
operation                                           1302
package                                                2
param_assign                                         210
parameter                                            241
part_select                                           74
port                                                 251
range                                                692
ref_module                                            37
ref_obj                                              775
ref_typespec                                        1004
ref_var                                               10
task                                                   9
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/YosysRiscv/slpp_unit/surelog.uhdm ...

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 9
[   NOTE] : 15
