[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of SN74LVC1G132DCKR production of TEXAS INSTRUMENTS from the text:A\nBY\nProduct\nFolder\nOrder\nNow\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, useinsafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.SN74LVC1G132\nSCES546D –FEBRUARY 2004 –REVISED JUNE 2017\nSN74LVC1G132 Single 2-Input NAND GateWithSchmitt-Trigger Inputs\n11Features\n1•Latch-Up Performance Exceeds 100mAPer\nJESD 78,Class II\n•ESD Protection Exceeds JESD 22\n–2000-V Human-Body Model (A114-A)\n–200-V Machine Model (A115-A)\n–1000-V Charged-Device Model (C101)\n•Available inTexas Instruments\nNanoStar ™andNanoFree ™Packages\n•Supports 5-VVCCOperation\n•Inputs Accept Voltages to5.5V\n•Max tpdof5.3nsat3.3V\n•Low Power Consumption, 10-µAMaximum ICC\n•±24-mA Output Drive at3.3V\n•IoffSupports Partial-Power-Down Mode Operation\n2Applications\n•AVReceiver\n•Audio Dock: Portable\n•Blu-Ray Player andHome Theater\n•Embedded PC\n•MP3 Player/Recorder (Portable Audio)\n•Personal Digital Assistant (PDA)\n•Power: Telecom/Server AC/DC Supply: Single\nController: Analog andDigital\n•Solid State Drive (SSD): Client andEnterprise\n•TV:LCD/Digital andHigh-Definition (HDTV)\n•Tablet: Enterprise\n•Video Analytics: Server\n•Wireless Headset, Keyboard, andMouse3Description\nThe SN74LVC1G132 device contains one 2-input\nNAND gate with Schmitt-trigger inputs designed for\n1.65-V to5.5-V VCCoperation and performs the\nBoolean function Y=A×BorY=A+Binpositive\nlogic.\nBecause ofSchmitt action, thisdevice has different\ninput threshold levels forpositive-going (VT+)and\nnegative-going (VT–)signals.\nThis device canbetriggered from theslowest ofinput\nramps andstillgive clean jitter-free output signals.\nThis device isfully specified forpartial-power-down\napplications using Ioff.The Ioffcircuitry disables the\noutputs, preventing damaging current backflow\nthrough thedevice when itispowered down.\nNanoStar ™and NanoFree ™package technology is\namajor breakthrough inICpackaging concepts,\nusing thedieasthepackage.\nDevice Information (1)\nORDER NUMBER PACKAGE BODY SIZE\nSN74LVC1G132DBV SOT-23 (5) 2.90 mm×1.60 mm\nSN74LVC1G132DCK SC70 (5) 2.00 mm×1.25 mm\n(1)Forallavailable packages, see theorderable addendum at\ntheendofthedata sheet.\nLogic Diagram (Positive Logic)\n2SN74LVC1G132\nSCES546D –FEBRUARY 2004 –REVISED JUNE 2017 www.ti.com\nProduct Folder Links: SN74LVC1G132Submit Documentation Feedback Copyright ©2004 –2017, Texas Instruments IncorporatedTable ofContents\n1Features .................................................................. 1\n2Applications ........................................................... 1\n3Description ............................................................. 1\n4Revision History ..................................................... 2\n5PinConfiguration andFunctions ......................... 3\n6Specifications ......................................................... 3\n6.1 Absolute Maximum Ratings ..................................... 3\n6.2 ESD Ratings .............................................................. 4\n6.3 Recommended Operating Conditions ....................... 4\n6.4 Thermal Information .................................................. 4\n6.5 Electrical Characteristics ........................................... 5\n6.6 Switching Characteristics: –40°Cto+85°C,CL=15\npF............................................................................... 5\n6.7 Switching Characteristics: –40°Cto+85°C............... 6\n6.8 Switching Characteristics: –40°Cto+125 °C............. 66.9 Operating Characteristics .......................................... 6\n7Parameter Measurement Information .................. 7\n8Detailed Description .............................................. 9\n8.1 Functional Block Diagram ......................................... 9\n8.2 Device Functional Modes .......................................... 9\n9Device andDocumentation Support .................. 10\n9.1 Documentation Support .......................................... 10\n9.2 Receiving Notification ofDocumentation Updates ..10\n9.3 Community Resources ............................................ 10\n9.4 Trademarks ............................................................. 10\n9.5 Electrostatic Discharge Caution .............................. 10\n9.6 Glossary .................................................................. 10\n10Mechanical, Packaging, andOrderable\nInformation ........................................................... 11\n4Revision History\nNOTE: Page numbers forprevious revisions may differ from page numbers inthecurrent version.\nChanges from Revision C(December 2013) toRevision D Page\n•Added Applications ,Device Information table, PinConfiguration andFunctions section, ESD Ratings table, Thermal\nInformation table, Feature Description section, Device Functional Modes ,Device andDocumentation Support\nsection, andMechanical, Packaging, andOrderable Information section.............................................................................. 1\n•Deleted YEP, YZP packages throughout data sheet ............................................................................................................. 1\nChanges from Revision B(September 2006) toRevision C Page\n•Updated document tonew TIdata sheet format. ................................................................................................................... 1\n•Removed Ordering Information table ..................................................................................................................................... 1\n•Updated operating temperature range. .................................................................................................................................. 4\n•Added ESD warning. ............................................................................................................................................................ 10\n5 1 VCC A\n2 B\n3 4 GND Y\n2 B\n3 4 GNDVCC 5 A\nY1\n3SN74LVC1G132\nwww.ti.com SCES546D –FEBRUARY 2004 –REVISED JUNE 2017\nProduct Folder Links: SN74LVC1G132Submit Documentation Feedback Copyright ©2004 –2017, Texas Instruments Incorporated5PinConfiguration andFunctions\nDBV Package\n5-Pin SOT-23\nTopViewDCK Package\n5-Pin SC70\nTopView\nSee mechanical drawings fordimensions.\nPinFunctions\nPIN\nI/O DESCRIPTION\nNAME DBV, DCK\nA 1 I Alogic input\nB 2 I Blogic input\nGND 3 — Ground\nVCC 5 — Positive supply\nY 4 O YNAND logic output\n(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly, andfunctional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended Operating\nConditions isnotimplied. Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.\n(2) Theinput andoutput negative-voltage ratings may beexceeded iftheinput andoutput current ratings areobserved.\n(3) Thevalue ofVCCisprovided intheRecommended Operating Conditions table.6Specifications\n6.1 Absolute Maximum Ratings\nover operating free-air temperature range (unless otherwise noted)(1)\nMIN MAX UNIT\nVCC Supply voltage –0.5 6.5 V\nVI Input voltage(2)–0.5 6.5 V\nVO Voltage range applied toanyoutput inthehigh-impedance orpower-off state(2)–0.5 6.5 V\nVO Voltage range applied toanyoutput inthehigh orlowstate(2)(3)–0.5 VCC+0.5 V\nIIK Input clamp current VI<0 –50 mA\nIOK Output clamp current VO<0 –50 mA\nIO Continuous output current ±50 mA\nContinuous current through VCCorGND ±100 mA\nTstg Storage temperature –65 150 °C\n4SN74LVC1G132\nSCES546D –FEBRUARY 2004 –REVISED JUNE 2017 www.ti.com\nProduct Folder Links: SN74LVC1G132Submit Documentation Feedback Copyright ©2004 –2017, Texas Instruments Incorporated(1) JEDEC document JEP155 states that500-V HBM allows safe manufacturing with astandard ESD control process.\n(2) JEDEC document JEP157 states that250-V CDM allows safe manufacturing with astandard ESD control process.6.2 ESD Ratings\nVALUE UNIT\nV(ESD) Electrostatic dischargeHuman-body model (HBM), perANSI/ESDA/JEDEC JS-001(1)2000\nV Charged-device model (CDM), perJEDEC specification JESD22-C101(2)1000\nMachine Model (A115-A) 200\n(1) Allunused inputs ofthedevice must beheld atVCCorGND toensure proper device operation. SeeImplications ofSlow orFloating\nCMOS Inputs ,SCBA004.6.3 Recommended Operating Conditions\nMIN MAX UNIT\nVCC Supply voltageOperating 1.65 5.5\nV\nData retention only 1.5\nVI Input voltage 0 5.5 V\nVO Output voltage 0 VCC V\nIOH High-level output currentVCC=1.65 V –4\nmAVCC=2.3V –8\nVCC=3V–16\n–24\nVCC=4.5V –32\nIOL Low-level output currentVCC=1.65 V 4\nmAVCC=2.3V 8\nVCC=3V16\n24\nVCC=4.5V 32\nTA Operating free-air temperature –40 125 °C\n(1) Formore information about traditional andnew thermal metrics, seetheSemiconductor andICPackage Thermal Metrics application\nreport.6.4 Thermal Information\nTHERMAL METRIC(1)SN74LVC1G132\nUNIT DBV (SOT-23) DCK (SC70)\n5PINS 5PINS\nRθJA Junction-to-ambient thermal resistance 206 252 °C/W\n5SN74LVC1G132\nwww.ti.com SCES546D –FEBRUARY 2004 –REVISED JUNE 2017\nProduct Folder Links: SN74LVC1G132Submit Documentation Feedback Copyright ©2004 –2017, Texas Instruments Incorporated(1) Alltypical values areatVCC=3.3V,TA=25°C.6.5 Electrical Characteristics\nover recommended operating free-air temperature range (unless otherwise noted)\nPARAMETER TEST CONDITIONS VCC–40°Cto+85°C –40°Cto+125 °C\nUNIT\nMIN TYP(1)MAX MIN TYP(1)MAX\nVT+\nPositive-going\ninput threshold\nvoltage1.65 V 0.79 1.16 0.79 1.16\nV2.3V 1.11 1.56 1.11 1.56\n3V 1.5 1.87 1.5 1.87\n4.5V 2.16 2.74 2.16 2.74\n5.5V 2.61 3.33 2.61 3.33\nVT–\nNegative-going\ninput threshold\nvoltage1.65 V 0.39 0.62 0.39 0.62\nV2.3V 0.58 0.87 0.58 0.87\n3V 0.84 1.14 0.84 1.16\n4.5V 1.41 1.79 1.41 1.84\n5.5V 1.87 2.29 1.87 2.33\nΔVT\nHysteresis\n(VT+–VT–)1.65 V 0.37 0.62 0.37 0.62\nV2.3V 0.48 0.77 0.48 0.77\n3V 0.56 0.87 0.54 0.87\n4.5V 0.71 1.04 0.66 1.04\n5.5V 0.71 1.11 0.67 1.11\nVOHIOH=–100µA 1.65 Vto5.5V VCC–0.1 VCC–0.1\nVIOH=–4mA 1.65 V 1.2 1.2\nIOH=–8mA 2.3V 1.9 1.9\nIOH=–16mA\n3V2.4 2.4\nIOH=–24mA 2.3 2.3\nIOH=–32mA 4.5V 3.8 3.8\nVOLIOL=100µA 1.65 Vto5.5V 0.1 0.1\nVIOL=4mA 1.65 V 0.45 0.45\nIOL=8mA 2.3V 0.3 0.3\nIOL=16mA\n3V0.4 0.4\nIOL=24mA 0.55 0.55\nIOL=32mA 4.5V 0.55 0.55\nII AorBinputs VI=5.5VorGND 1.65 Vto5.5V ±1 ±1 µA\nIoff VIorVO=5.5V 0 ±10 ±10 µA\nICC VI=VCCorGND, IO=0 1.65 Vto5.5V 10 10 µA\nΔICCOne input atVCC–0.6V,\nOther inputs atVCCorGND3Vto5.5V 500 500 µA\nCi VI=VCCorGND 3.3V 3.5 pF\n6.6 Switching Characteristics: –40°Cto+85°C,CL=15pF\nover recommended operating free-air temperature range, CL=15pF(unless otherwise noted) (see Figure 1)\nPARAMETERFROM\n(INPUT)TO\n(OUTPUT)–40°Cto+85°C\nUNITVCC=1.8V\n±0.15 VVCC=2.5V\n±0.2VVCC=3.3V\n±0.3VVCC=5V\n±0.5V\nMIN MAX MIN MAX MIN MAX MIN MAX\ntpd AorB Y 4 16 2.5 7 2 5.3 1.5 4.4 ns\n6SN74LVC1G132\nSCES546D –FEBRUARY 2004 –REVISED JUNE 2017 www.ti.com\nProduct Folder Links: SN74LVC1G132Submit Documentation Feedback Copyright ©2004 –2017, Texas Instruments Incorporated6.7 Switching Characteristics: –40°Cto+85°C\nover recommended operating free-air temperature range, CL=30pFor50pF(unless otherwise noted) (see Figure 2)\nPARAMETERFROM\n(INPUT)TO\n(OUTPUT)–40°Cto+85°C\nUNITVCC=1.8V\n±0.15 VVCC=2.5V\n±0.2VVCC=3.3V\n±0.3VVCC=5V\n±0.5V\nMIN MAX MIN MAX MIN MAX MIN MAX\ntpd AorB Y 4 16 3 7.5 2 6 2 5 ns\n6.8 Switching Characteristics: –40°Cto+125 °C\nover recommended operating free-air temperature range, CL=30pFor50pF(unless otherwise noted) (see Figure 2)\nPARAMETERFROM\n(INPUT)TO\n(OUTPUT)–40°Cto+125 °C\nUNITVCC=1.8V\n±0.15 VVCC=2.5V\n±0.2VVCC=3.3V\n±0.3VVCC=5V\n±0.5V\nMIN MAX MIN MAX MIN MAX MIN MAX\ntpd AorB Y 4 16.5 3 8 2 6.5 2 5.5 ns\n6.9 Operating Characteristics\nTA=25°C\nPARAMETERTEST\nCONDITIONSVCC=1.8V VCC=2.5V VCC=3.3V VCC=5V\nUNIT\nTYP TYP TYP TYP\nCpd Power dissipation capacitance f=10MHz 17 18 18 20 pF\nth tsuFrom□Output\nUnder□Test\nC\n(see□Note A)L\nLOAD□CIRCUITS1VLOAD\nOpen\nGNDRL\nData□InputTiming□Input\n0□V\n0□V 0□VtW\nInput\n0□VInput\nOutput\nWaveform□1\nS1□at□V\n(see□Note□B)LOAD\nOutput\nWaveform□2\nS1□at□GND\n(see□Note□B)VOL\nVOH0□V\n/c1870□VOutput\nOutputt /tPLH PHL OpenTEST S1\nOutput\nControlVM\nVM VMVM\nVM1.8□V 0.15□V /c177\n2.5□V 0.2□V /c177\n3.3□V 0.3□V /c177\n5□V 0.5□V/c1771□M/c87\n1□M/c87\n1□M/c87\n1□M/c87VCC RL\n2□× VCC\n2□× VCC\n6□V\n2□× VCCVLOAD CL\n15□pF\n15□pF\n15□pF\n15□pF0.15□V\n0.15□V\n0.3□V\n0.3□VV/c68\n3□VVI\nVCC/2\nVCC/2\n1.5□V\nVCC/2VM\n/c1632□ns\n/c1632□ns\n/c1632.5□ns\n/c1632.5□nsINPUTSRL\nt /tr f\nVCC\nVCC\nVCCVLOAD t /tPLZ PZL\nGND t /tPHZ PZH\nVOLTAGE□WAVEFORMS\nENABLE AND□DISABLE□TIMES\nLOW- AND□HIGH-LEVEL ENABLINGVOLTAGE□WAVEFORMS\nPROPAGATION□DELAY TIMES\nINVERTING AND□NONINVERTING□OUTPUTS\nNOTES: A. C includes□probe□and□jig□capacitance.\nB. Waveform□1□is□for□an□output□with□internal□conditions□such□that□the□output□is□low,□except□when□disabled□by□the□output□control.\nWaveform□2□is□for□an□output□with□internal□conditions□such□that□the□output□is□high,□except□when□disabled□by□the□output□control.\nC. All□input□pulses□are□supplied□by□generators□having□the□following□characteristics:□PRR 10□MHz,□Z =□50 .\nD. The□outputs□are□measured□one□at□a□time,□with□one□transition□per□measurement.\nE. t and□t are□the□same□as□t .\nF. t and□t are□the□same□as□t .\nG. t and□t are□the□same□as□t .\nH. All□parameters□and□waveforms□are□not□applicable□to□all□devices.L\nO\nPLZ PHZ dis\nPZL PZH en\nPLH PHL pd/c163 /c87VOLTAGE□WAVEFORMS\nPULSE□DURATIONVOLTAGE□WAVEFORMS\nSETUP AND□HOLD□TIMESVI\nVI\nVI\nVM\nVMV /2LOADtPZL tPLZ\ntPHZ tPZH\nV – VOH /c68V +□VOL /c68VM\nVM VMVM\nVOL\nVOHVI\nVI\nVOH\nVOLVM\nVMVM\nVMtPLH tPHL\ntPLH tPHL\n7SN74LVC1G132\nwww.ti.com SCES546D –FEBRUARY 2004 –REVISED JUNE 2017\nProduct Folder Links: SN74LVC1G132Submit Documentation Feedback Copyright ©2004 –2017, Texas Instruments Incorporated7Parameter Measurement Information\nFigure 1.Load Circuit andVoltage Waveforms\nth tsuFrom□Output\nUnder□Test\nC\n(see□Note A)L\nLOAD□CIRCUITS1VLOAD\nOpen\nGNDRL\nData□InputTiming□Input\n0□V\n0□V 0□VtW\nInput\n0□VInput\nOutput\nWaveform□1\nS1□at□V\n(see□Note□B)LOAD\nOutput\nWaveform□2\nS1□at□GND\n(see□Note□B)VOL\nVOH0□V\n/c1870□VOutput\nOutputTEST S1\nt /tPLH PHL Open\nOutput\nControlVM\nVM VMVM\nVM1.8□V 0.15□V /c177\n2.5□V 0.2□V /c177\n3.3□V 0.3□V /c177\n5□V 0.5□V/c1771□k/c87\n500 /c87\n500 /c87\n500 /c87VCC RL\n2□× VCC\n2□× VCC\n6□V\n2□× VCCVLOAD CL\n30□pF\n30□pF\n50□pF\n50□pF0.15□V\n0.15□V\n0.3□V\n0.3□VV/c68\n3□VVI\nVCC/2\nVCC/2\n1.5□V\nVCC/2VM\n/c1632□ns\n/c1632□ns\n/c1632.5□ns\n/c1632.5□nsINPUTSRL\nt /tr f\nVCC\nVCC\nVCCVLOAD t /tPLZ PZL\nGND t /tPHZ PZH\nVOLTAGE□WAVEFORMS\nENABLE AND□DISABLE□TIMES\nLOW- AND□HIGH-LEVEL ENABLINGVOLTAGE□WAVEFORMS\nPROPAGATION□DELAY TIMES\nINVERTING AND□NONINVERTING□OUTPUTS\nNOTES: A. C includes□probe□and□jig□capacitance.\nB. Waveform□1□is□for□an□output□with□internal□conditions□such□that□the□output□is□low,□except□when□disabled□by□the□output□control.\nWaveform□2□is□for□an□output□with□internal□conditions□such□that□the□output□is□high,□except□when□disabled□by□the□output□control.\nC. All□input□pulses□are□supplied□by□generators□having□the□following□characteristics:□PRR 10□MHz,□Z =□50 .\nD. The□outputs□are□measured□one□at□a□time,□with□one□transition□per□measurement.\nE. t and□t are□the□same□as□t .\nF. t and□t are□the□same□as□t .\nG. t and□t are□the□same□as□t .\nH. All□parameters□and□waveforms□are□not□applicable□to□all□devices.L\nO\nPLZ PHZ dis\nPZL PZH en\nPLH PHL pd/c163 /c87VOLTAGE□WAVEFORMS\nPULSE□DURATIONVOLTAGE□WAVEFORMS\nSETUP AND□HOLD□TIMESVI\nVI\nVI\nVM\nVMV /2LOADtPZL tPLZ\ntPHZ tPZH\nV – VOH /c68V +□VOL /c68VM\nVM VMVM\nVOL\nVOHVI\nVI\nVOH\nVOLVM\nVMVM\nVMtPLH tPHL\ntPLH tPHL\n8SN74LVC1G132\nSCES546D –FEBRUARY 2004 –REVISED JUNE 2017 www.ti.com\nProduct Folder Links: SN74LVC1G132Submit Documentation Feedback Copyright ©2004 –2017, Texas Instruments IncorporatedParameter Measurement Information (continued)\nFigure 2.Load Circuit andVoltage Waveforms\nA\nBY\n9SN74LVC1G132\nwww.ti.com SCES546D –FEBRUARY 2004 –REVISED JUNE 2017\nProduct Folder Links: SN74LVC1G132Submit Documentation Feedback Copyright ©2004 –2017, Texas Instruments Incorporated8Detailed Description\n8.1 Functional Block Diagram\nFigure 3.Logic Diagram (Positive Logic)\n8.2 Device Functional Modes\nTable 1liststhefunctional modes oftheSN74LVC1G132.\nTable 1.Function Table\nINPUTS OUTPUT\nY A B\nL L H\nL H H\nH L H\nH H L\n10SN74LVC1G132\nSCES546D –FEBRUARY 2004 –REVISED JUNE 2017 www.ti.com\nProduct Folder Links: SN74LVC1G132Submit Documentation Feedback Copyright ©2004 –2017, Texas Instruments Incorporated9Device andDocumentation Support\n9.1 Documentation Support\n9.1.1 Related Documentation\nForrelated documentation seethefollowing:\nImplications ofSlow orFloating CMOS Inputs ,SCBA004\n9.2 Receiving Notification ofDocumentation Updates\nToreceive notification ofdocumentation updates, navigate tothedevice product folder onti.com. Intheupper\nright corner, click onAlert metoregister and receive aweekly digest ofany product information that has\nchanged. Forchange details, review therevision history included inanyrevised document.\n9.3 Community Resources\nThe following links connect toTIcommunity resources. Linked contents areprovided "AS IS"bytherespective\ncontributors. They donotconstitute TIspecifications anddonotnecessarily reflect TI\'sviews; seeTI\'sTerms of\nUse.\nTIE2E™Online Community TI\'s Engineer-to-Engineer (E2E) Community. Created tofoster collaboration\namong engineers. Ate2e.ti.com, youcanaskquestions, share knowledge, explore ideas andhelp\nsolve problems with fellow engineers.\nDesign Support TI\'s Design Support Quickly findhelpful E2E forums along with design support tools and\ncontact information fortechnical support.\n9.4 Trademarks\nNanoStar, NanoFree, E2E aretrademarks ofTexas Instruments.\nAllother trademarks aretheproperty oftheir respective owners.\n9.5 Electrostatic Discharge Caution\nThese devices have limited built-in ESD protection. The leads should beshorted together orthedevice placed inconductive foam\nduring storage orhandling toprevent electrostatic damage totheMOS gates.\n9.6 Glossary\nSLYZ022 —TIGlossary .\nThis glossary listsandexplains terms, acronyms, anddefinitions.\n11SN74LVC1G132\nwww.ti.com SCES546D –FEBRUARY 2004 –REVISED JUNE 2017\nProduct Folder Links: SN74LVC1G132Submit Documentation Feedback Copyright ©2004 –2017, Texas Instruments Incorporated10Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice and revision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 1PACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\n74LVC1G132DCKRG4 ACTIVE SC70 DCK 53000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 D5R\n74LVC1G132DCKTG4 ACTIVE SC70 DCK 5250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 D5R\nSN74LVC1G132DBVR ACTIVE SOT-23 DBV 53000RoHS & Green NIPDAU | SN Level-1-260C-UNLIM -40 to 125 (C3BJ, C3BR)\nSN74LVC1G132DBVT ACTIVE SOT-23 DBV 5250RoHS & Green NIPDAU | SN Level-1-260C-UNLIM -40 to 125 (C3BJ, C3BR)\nSN74LVC1G132DCKR ACTIVE SC70 DCK 53000RoHS & Green NIPDAU | SN Level-1-260C-UNLIM -40 to 125 (D55, D5J, D5R)\nSN74LVC1G132DCKT ACTIVE SC70 DCK 5250RoHS & Green NIPDAU | SN Level-1-260C-UNLIM -40 to 125 (D55, D5J, D5R)\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 2 \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \nTAPE AND REEL INFORMATION\n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\n74LVC1G132DCKRG4 SC70 DCK 53000 180.0 8.42.472.31.254.08.0 Q3\n74LVC1G132DCKTG4 SC70 DCK 5250 180.0 8.42.472.31.254.08.0 Q3\nSN74LVC1G132DBVR SOT-23 DBV 53000 180.0 8.43.233.171.374.08.0 Q3\nSN74LVC1G132DBVR SOT-23 DBV 53000 178.0 9.03.33.21.44.08.0 Q3\nSN74LVC1G132DBVT SOT-23 DBV 5250 178.0 9.03.33.21.44.08.0 Q3\nSN74LVC1G132DBVT SOT-23 DBV 5250 180.0 8.43.233.171.374.08.0 Q3\nSN74LVC1G132DCKR SC70 DCK 53000 180.0 8.42.472.31.254.08.0 Q3\nSN74LVC1G132DCKR SC70 DCK 53000 178.0 9.22.42.41.224.08.0 Q3\nSN74LVC1G132DCKR SC70 DCK 53000 178.0 9.02.42.51.24.08.0 Q3\nSN74LVC1G132DCKT SC70 DCK 5250 180.0 8.42.472.31.254.08.0 Q3\nSN74LVC1G132DCKT SC70 DCK 5250 178.0 9.02.42.51.24.08.0 Q3\nPACKAGE MATERIALS INFORMATION\nwww.ti.com 9-Jan-2019\nPack Materials-Page 1\n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\n74LVC1G132DCKRG4 SC70 DCK 53000 183.0 183.0 20.0\n74LVC1G132DCKTG4 SC70 DCK 5250 183.0 183.0 20.0\nSN74LVC1G132DBVR SOT-23 DBV 53000 202.0 201.0 28.0\nSN74LVC1G132DBVR SOT-23 DBV 53000 180.0 180.0 18.0\nSN74LVC1G132DBVT SOT-23 DBV 5250 180.0 180.0 18.0\nSN74LVC1G132DBVT SOT-23 DBV 5250 202.0 201.0 28.0\nSN74LVC1G132DCKR SC70 DCK 53000 202.0 201.0 28.0\nSN74LVC1G132DCKR SC70 DCK 53000 180.0 180.0 18.0\nSN74LVC1G132DCKR SC70 DCK 53000 180.0 180.0 18.0\nSN74LVC1G132DCKT SC70 DCK 5250 202.0 201.0 28.0\nSN74LVC1G132DCKT SC70 DCK 5250 180.0 180.0 18.0\nPACKAGE MATERIALS INFORMATION\nwww.ti.com 9-Jan-2019\nPack Materials-Page 2\nwww.ti.comPACKAGE OUTLINE\nC\n0.22\n0.08 TYP0.253.02.6\n2X 0.95\n1.91.450.90\n0.150.00 TYP5X 0.50.3\n0.60.3 TYP 8\n0 TYP1.9A\n3.052.75B1.751.45\n(1.1)SOT-23 - 1.45 mm max height DBV0005A\nSMALL OUTLINE TRANSISTOR\n4214839/F   06/2021\nNOTES:  1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M.2. This drawing is subject to change without notice.3. Refernce JEDEC MO-178.4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not    exceed 0.25 mm per side.0.2 C A B1\n345\n2INDEX AREAPIN 1\nGAGE PLANE\nSEATING PLANE0.1 CSCALE  4.000\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.07 MAX\nARROUND0.07 MINARROUND5X (1.1)\n5X (0.6)\n(2.6)(1.9)\n2X (0.95)\n(R0.05) TYP\n4214839/F   06/2021SOT-23 - 1.45 mm max height DBV0005A\nSMALL OUTLINE TRANSISTOR\nNOTES: (continued) 5. Publication IPC-7351 may have alternate designs. 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site. SYMM\nLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE:15XPKG\n1\n3 45\n2\nSOLDER MASKOPENINGMETAL UNDERSOLDER MASK\nSOLDER MASK\nDEFINEDEXPOSED METALMETALSOLDER MASKOPENING\nNON SOLDER MASK\nDEFINED\n(PREFERRED)\nSOLDER MASK DETAILSEXPOSED METAL\nwww.ti.comEXAMPLE STENCIL DESIGN\n(2.6)(1.9)\n2X(0.95)5X (1.1)\n5X (0.6)\n(R0.05) TYPSOT-23 - 1.45 mm max height DBV0005A\nSMALL OUTLINE TRANSISTOR\n4214839/F   06/2021\nNOTES: (continued)\n 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate     design recommendations. 8. Board assembly site may have different recommendations for stencil design. SOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\nSCALE:15XSYMMPKG\n1\n3 45\n2\n\n\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE\nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS”\nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY\nIMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD\nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate\nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable\nstandards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you\npermission to use these resources only for development of an application that uses the TI products described in the resource. Other\nreproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party\nintellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages,\ncosts, losses, and liabilities arising out of your use of these resources.\nTI’s products are provided subject to TI’s Terms of Sale ( https:www.ti.com/legal/termsofsale.html ) or other applicable terms available either\non ti.com  or provided in conjunction with such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s\napplicable warranties or warranty disclaimers for TI products. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 2021, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: SN74LVC1G132DCKR

#### Key Characteristics and Specifications:
- **Voltage Ratings:**
  - Supply Voltage (VCC): 1.65V to 5.5V (data retention only: 1.5V)
  - Input Voltage: 0V to 5.5V
  - Output Voltage: 0V to VCC

- **Current Ratings:**
  - Continuous Output Current: ±50 mA
  - Input Clamp Current: -50 mA
  - Continuous Current through VCC or GND: ±100 mA

- **Power Consumption:**
  - Maximum ICC: 10 µA

- **Operating Temperature Range:**
  - -40°C to +125°C

- **Package Type:**
  - SC70 (5 pins)

- **Special Features:**
  - Schmitt-trigger inputs for clean output signals from slow input transitions.
  - Ioff supports partial-power-down mode operation.
  - ESD protection exceeds JESD 22 standards (2000V HBM, 200V MM, 1000V CDM).
  - Latch-up performance exceeds 100 mA per JESD 78, Class II.

- **Moisture Sensitive Level (MSL):**
  - Level 1, according to JEDEC J-STD-020E.

#### Description:
The **SN74LVC1G132** is a single 2-input NAND gate with Schmitt-trigger inputs designed for operation in the voltage range of 1.65V to 5.5V. It performs the Boolean function Y = A × B or Y = A + B in positive logic. The Schmitt-trigger feature provides different input threshold levels for positive-going and negative-going signals, allowing it to handle slow input transitions effectively while producing clean, jitter-free output signals. The device is fully specified for partial-power-down applications, ensuring that outputs are disabled to prevent damaging current backflow when powered down.

#### Typical Applications:
The SN74LVC1G132 is commonly used in various applications, including:
- **Consumer Electronics:** Such as AV receivers, Blu-ray players, home theaters, and portable audio devices (e.g., MP3 players).
- **Computing Devices:** Including embedded PCs and solid-state drives (SSDs) for both client and enterprise applications.
- **Telecommunications:** Power management in telecom and server AC/DC supplies.
- **Consumer Devices:** Tablets, personal digital assistants (PDAs), and wireless peripherals (headsets, keyboards, mice).
- **Video Analytics:** Server applications for processing video data.

This component is ideal for applications requiring low power consumption, high-speed operation, and robust performance in a compact package.