[{"DBLP title": "Application and realization of gateways between conventional automotive and IP/ethernet-based networks.", "DBLP authors": ["Helge Zinner", "Josef N\u00f6bauer", "Thomas Gallner", "Jochen Seitz", "Thomas Waas"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024726", "OA papers": [{"PaperId": "https://openalex.org/W2140880242", "PaperTitle": "Application and realization of gateways between conventional automotive and IP/ethernet-based networks", "Year": 2011, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"Continental (Germany)": 3.0, "Technische Universit\u00e4t Ilmenau": 1.0, "Regensburg University of Applied Sciences": 1.0}, "Authors": ["Helge Zinner", "Josef Noebauer", "Thomas Gallner", "Jochen Seitz", "Thomas Waas"]}]}, {"DBLP title": "Challenges in a future IP/ethernet-based in-car network for real-time applications.", "DBLP authors": ["Hyung-Taek Lim", "Lars V\u00f6lker", "Daniel Herrscher"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024727", "OA papers": [{"PaperId": "https://openalex.org/W2119014093", "PaperTitle": "Challenges in a future IP/ethernet-based in-car network for real-time applications", "Year": 2011, "CitationCount": 78, "EstimatedCitation": 78, "Affiliations": {"BMW (Germany)": 1.0, "BMW Group (Germany)": 2.0}, "Authors": ["Hyung-Taek Lim", "Lars V\u00f6lker", "Daniel Herrscher"]}]}, {"DBLP title": "Rigorous model-based design & verification flow for in-vehicle software.", "DBLP authors": ["S. Ramesh", "Ambar A. Gadkari"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024728", "OA papers": [{"PaperId": "https://openalex.org/W2153284512", "PaperTitle": "Rigorous model-based design & verification flow for in-vehicle software", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"General Motors (India)": 2.0}, "Authors": ["K. P. Ramesh", "Abhijit Gadkari"]}]}, {"DBLP title": "MNFTL: an efficient flash translation layer for MLC NAND flash memory storage systems.", "DBLP authors": ["Zhiwei Qin", "Yi Wang", "Duo Liu", "Zili Shao", "Yong Guan"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024730", "OA papers": [{"PaperId": "https://openalex.org/W2109831069", "PaperTitle": "MNFTL", "Year": 2011, "CitationCount": 94, "EstimatedCitation": 94, "Affiliations": {"Hong Kong Polytechnic University": 4.0, "College of Comp. & Info. Mgmt., Captial Normal Univ., Beijing, China": 1.0}, "Authors": ["Zhiwei Qin", "Yi Wang", "Duo Liu", "Zili Shao", "Yong Liang Guan"]}]}, {"DBLP title": "Plugging versus logging: a new approach to write buffer management for solid-state disks.", "DBLP authors": ["Li-Pin Chang", "You-Chiuan Su"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024731", "OA papers": [{"PaperId": "https://openalex.org/W2125682113", "PaperTitle": "Plugging versus logging", "Year": 2011, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"National Yang Ming Chiao Tung University": 2.0}, "Authors": ["Li-Pin Chang", "You-Chiuan Su"]}]}, {"DBLP title": "A version-based strategy for reliability enhancement of flash file systems.", "DBLP authors": ["Pei-Han Hsu", "Yuan-Hao Chang", "Po-Chun Huang", "Tei-Wei Kuo", "David Hung-Chang Du"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024732", "OA papers": [{"PaperId": "https://openalex.org/W2133208915", "PaperTitle": "A version-based strategy for reliability enhancement of flash file systems", "Year": 2011, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"National Taiwan University": 3.0, "National Taipei University of Technology": 1.0, "University of Minnesota": 1.0}, "Authors": ["Pei-Han Hsu", "Yuan-Hao Chang", "Po-Chun Huang", "Tei-Wei Kuo", "David H. C. Du"]}]}, {"DBLP title": "Understanding the impact of power loss on flash memory.", "DBLP authors": ["Hung-Wei Tseng", "Laura M. Grupp", "Steven Swanson"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024733", "OA papers": [{"PaperId": "https://openalex.org/W2135188155", "PaperTitle": "Understanding the impact of power loss on flash memory", "Year": 2011, "CitationCount": 52, "EstimatedCitation": 52, "Affiliations": {"The Department of Computer Science and Engineering, University of California, SanDiego, USA": 3.0}, "Authors": ["Hung-Wei Tseng", "Laura M. Grupp", "Steven M. Swanson"]}]}, {"DBLP title": "Deriving a near-optimal power management policy using model-free reinforcement learning and Bayesian classification.", "DBLP authors": ["Yanzhi Wang", "Qing Xie", "Ahmed Chiheb Ammari", "Massoud Pedram"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024735", "OA papers": [{"PaperId": "https://openalex.org/W2124086785", "PaperTitle": "Deriving a near-optimal power management policy using model-free reinforcement learning and Bayesian classification", "Year": 2011, "CitationCount": 50, "EstimatedCitation": 50, "Affiliations": {"University of Southern California": 3.0, "National Institute of Applied Science and Technology": 1.0}, "Authors": ["Yanzhi Wang", "Qing Xie", "Ahmed Chiheb Ammari", "Massoud Pedram"]}]}, {"DBLP title": "PowerDepot: integrating IP-based power modeling with ESL power analysis for multi-core SoC designs.", "DBLP authors": ["Chen-Wei Hsu", "Jia-Lu Liao", "Shan-Chien Fang", "Chia-Chien Weng", "Shi-Yu Huang", "Wen-Tsan Hsieh", "Jen-Chieh Yeh"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024736", "OA papers": [{"PaperId": "https://openalex.org/W2131756830", "PaperTitle": "PowerDepot", "Year": 2011, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"National Tsing Hua University": 4.0, "TinnoTek Inc., Hsinchu, Taiwan": 1.0, "Industrial Technology Research Institute": 2.0}, "Authors": ["Chen-Wei Hsu", "Jia-Lu Liao", "Shan-Chien Fang", "Chia-Chien Weng", "Shi-Yu Huang", "Wen-Tsan Hsieh", "Jen-Chieh Yeh"]}]}, {"DBLP title": "Dynamic voltage scaling of OLED displays.", "DBLP authors": ["Donghwa Shin", "Younghyun Kim", "Naehyuck Chang", "Massoud Pedram"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024737", "OA papers": [{"PaperId": "https://openalex.org/W2154486703", "PaperTitle": "Dynamic voltage scaling of OLED displays", "Year": 2011, "CitationCount": 77, "EstimatedCitation": 77, "Affiliations": {", Seoul National University, , , , Korea": 3.0, "University of Southern California": 1.0}, "Authors": ["Donghwa Shin", "Younghyun Kim", "Naehyuck Chang", "Massoud Pedram"]}]}, {"DBLP title": "Power management of hybrid DRAM/PRAM-based main memory.", "DBLP authors": ["Hyunsun Park", "Sungjoo Yoo", "Sunggu Lee"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024738", "OA papers": [{"PaperId": "https://openalex.org/W2163083688", "PaperTitle": "Power management of hybrid DRAM/PRAM-based main memory", "Year": 2011, "CitationCount": 72, "EstimatedCitation": 72, "Affiliations": {"Korea Post": 1.5, "Pohang University of Science and Technology": 1.5}, "Authors": ["Hyunsun Park", "Sungjoo Yoo", "Sunggu Lee"]}]}, {"DBLP title": "To DFM or not to DFM?", "DBLP authors": ["Wing Chiu Tam", "R. D. (Shawn) Blanton"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024740", "OA papers": [{"PaperId": "https://openalex.org/W2147068791", "PaperTitle": "To DFM or not to DFM?", "Year": 2011, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"Carnegie Mellon University": 2.0}, "Authors": ["Wing Chiu Tam", "Shawn Blanton"]}]}, {"DBLP title": "Self-aligned double patterning decomposition for overlay minimization and hot spot detection.", "DBLP authors": ["Hongbo Zhang", "Yuelin Du", "Martin D. F. Wong", "Rasit Onur Topaloglu"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024741", "OA papers": [{"PaperId": "https://openalex.org/W2107458461", "PaperTitle": "Self-aligned double patterning decomposition for overlay minimization and hot spot detection", "Year": 2011, "CitationCount": 39, "EstimatedCitation": 39, "Affiliations": {"University of Illinois Urbana-Champaign": 3.0, "GlobalFoundries (United States)": 1.0}, "Authors": ["Hongbo Zhang", "Yuelin Du", "Martin C.S. Wong", "Rasit O. Topaloglu"]}]}, {"DBLP title": "Statistical characterization of standard cells using design of experiments with response surface modeling.", "DBLP authors": ["Miguel Miranda", "Philippe Roussel", "Lucas Brusamarello", "Gilson I. Wirth"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024742", "OA papers": [{"PaperId": "https://openalex.org/W2152252940", "PaperTitle": "Statistical characterization of standard cells using design of experiments with response surface modeling", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Imec": 2.0, "imec, Belgium and Univ. Federal Rio Grande do Sul, Brazil": 1.0, "Federal University of Rio Grande do Sul": 1.0}, "Authors": ["Miguel A. Miranda", "Philippe Roussel", "Lucas Brusamarello", "Gilson Wirth"]}]}, {"DBLP title": "Physical synthesis onto a layout fabric with regular diffusion and polysilicon geometries.", "DBLP authors": ["Nikolai Ryzhenko", "Steven M. Burns"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024743", "OA papers": [{"PaperId": "https://openalex.org/W2137061498", "PaperTitle": "Physical synthesis onto a layout fabric with regular diffusion and polysilicon geometries", "Year": 2011, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"[Strategic CAD Laboratories, Intel Corporation, Moscow, Russia]": 1.0, "Intel (United States)": 1.0}, "Authors": ["Nikolai Ryzhenko", "Steven M. Burns"]}]}, {"DBLP title": "Dimetrodon: processor-level preventive thermal management via idle cycle injection.", "DBLP authors": ["Peter Bailis", "Vijay Janapa Reddi", "Sanjay Gandhi", "David M. Brooks", "Margo I. Seltzer"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024745", "OA papers": [{"PaperId": "https://openalex.org/W2153114155", "PaperTitle": "Dimetrodon", "Year": 2011, "CitationCount": 42, "EstimatedCitation": 42, "Affiliations": {"Harvard University Press": 5.0}, "Authors": ["Peter Bailis", "Vijay Janapa Reddi", "Sanjay Gandhi", "David J. Brooks", "Margo Seltzer"]}]}, {"DBLP title": "Dynamic thermal management for multimedia applications using machine learning.", "DBLP authors": ["Yang Ge", "Qinru Qiu"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024746", "OA papers": [{"PaperId": "https://openalex.org/W2119372557", "PaperTitle": "Dynamic thermal management for multimedia applications using machine learning", "Year": 2011, "CitationCount": 36, "EstimatedCitation": 36, "Affiliations": {"Binghamton University": 2.0}, "Authors": ["Yang Ge", "Qinru Qiu"]}]}, {"DBLP title": "Improved post-silicon power modeling using AC lock-in techniques.", "DBLP authors": ["Abdullah Nazma Nowroz", "Gary L. Woods", "Sherief Reda"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024747", "OA papers": [{"PaperId": "https://openalex.org/W1999232629", "PaperTitle": "Improved post-silicon power modeling using AC lock-in techniques", "Year": 2011, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Brown University": 1.0, "Providence College": 1.0, "Rice University": 1.0}, "Authors": ["Abdullah Nazma Nowroz", "Gary M. Woods", "Sherief Reda"]}]}, {"DBLP title": "Thermal signature: a simple yet accurate thermal index for floorplan optimization.", "DBLP authors": ["Jaeha Kung", "Inhak Han", "Sachin S. Sapatnekar", "Youngsoo Shin"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024748", "OA papers": [{"PaperId": "https://openalex.org/W2115579541", "PaperTitle": "Thermal signature", "Year": 2011, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"Korea Advanced Institute of Science and Technology": 3.0, "University of Minnesota": 1.0}, "Authors": ["Jaeha Kung", "Inhak Han", "Sachin S. Sapatnekar", "Youngsoo Shin"]}]}, {"DBLP title": "Modeling adaptive streaming applications with parameterized polyhedral process networks.", "DBLP authors": ["Jiali Teddy Zhai", "Hristo Nikolov", "Todor P. Stefanov"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024752", "OA papers": [{"PaperId": "https://openalex.org/W2118271916", "PaperTitle": "Modeling adaptive streaming applications with parameterized polyhedral process networks", "Year": 2011, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Leiden University": 3.0}, "Authors": ["Jiali Zhai", "Hristo N. Nikolov", "Todor Stefanov"]}]}, {"DBLP title": "Compilation of stream programs onto scratchpad memory based embedded multicore processors through retiming.", "DBLP authors": ["Weijia Che", "Karam S. Chatha"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024753", "OA papers": [{"PaperId": "https://openalex.org/W2170808459", "PaperTitle": "Compilation of stream programs onto scratchpad memory based embedded multicore processors through retiming", "Year": 2011, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"Arizona State University": 2.0}, "Authors": ["Weijia Che", "Karam S. Chatha"]}]}, {"DBLP title": "CuMAPz: a tool to analyze memory access patterns in CUDA.", "DBLP authors": ["Yooseong Kim", "Aviral Shrivastava"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024754", "OA papers": [{"PaperId": "https://openalex.org/W2153667821", "PaperTitle": "CuMAPz", "Year": 2011, "CitationCount": 47, "EstimatedCitation": 47, "Affiliations": {"Arizona State University": 2.0}, "Authors": ["Yooseong Kim", "Aviral Shrivastava"]}]}, {"DBLP title": "SEAL: soft error aware low power scheduling by Monte Carlo state space under the influence of stochastic spatial and temporal dependencies.", "DBLP authors": ["Nabeel Iqbal", "Muhammad Adnan Siddique", "J\u00f6rg Henkel"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024755", "OA papers": [{"PaperId": "https://openalex.org/W2162140899", "PaperTitle": "SEAL", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Karlsruhe Institute of Technology": 3.0}, "Authors": ["Nabeel Iqbal", "Muhammad Hussnain Siddique", "Jorg Henkel"]}]}, {"DBLP title": "Simultaneous functional and timing ECO.", "DBLP authors": ["Hua-Yu Chang", "Iris Hui-Ru Jiang", "Yao-Wen Chang"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024757", "OA papers": [{"PaperId": "https://openalex.org/W2116479833", "PaperTitle": "Simultaneous functional and timing ECO", "Year": 2011, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"National Taiwan University": 2.0, "National Yang Ming Chiao Tung University": 1.0}, "Authors": ["Hua-Yu Chang", "Iris Hui-Ru Jiang", "Yao-Wen Chang"]}]}, {"DBLP title": "Interpolation-based incremental ECO synthesis for multi-error logic rectification.", "DBLP authors": ["Kai-Fu Tang", "Chi-An Wu", "Po-Kai Huang", "Chung-Yang (Ric) Huang"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024758", "OA papers": [{"PaperId": "https://openalex.org/W2148392148", "PaperTitle": "Interpolation-based incremental ECO synthesis for multi-error logic rectification", "Year": 2011, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"National Taiwan University": 4.0}, "Authors": ["Kai-Fu Tang", "Chi-An Wu", "Po-Kai Huang", "Chung-Yang (Ric) Huang"]}]}, {"DBLP title": "Optimal multi-domain clock skew scheduling.", "DBLP authors": ["Li Li", "Yinghai Lu", "Hai Zhou"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024759", "OA papers": [{"PaperId": "https://openalex.org/W2149116320", "PaperTitle": "Optimal multi-domain clock skew scheduling", "Year": 2011, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Northwestern University": 3.0}, "Authors": ["Li Li", "Yinghai Lu", "Hai Zhou"]}]}, {"DBLP title": "Re-synthesis for cost-efficient circuit-level timing speculation.", "DBLP authors": ["Yuxi Liu", "Feng Yuan", "Qiang Xu"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024760", "OA papers": [{"PaperId": "https://openalex.org/W2124429975", "PaperTitle": "Re-synthesis for cost-efficient circuit-level timing speculation", "Year": 2011, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"Chinese University of Hong Kong": 3.0}, "Authors": ["Yu-xi Liu", "Feng Yuan", "Qiang Xu"]}]}, {"DBLP title": "An exact algorithm for the construction of rectilinear Steiner minimum trees among complex obstacles.", "DBLP authors": ["Tao Huang", "Evangeline F. Y. Young"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024762", "OA papers": [{"PaperId": "https://openalex.org/W2105217707", "PaperTitle": "An exact algorithm for the construction of rectilinear Steiner minimum trees among complex obstacles", "Year": 2011, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"Chinese University of Hong Kong": 2.0}, "Authors": ["Tao Huang", "Evangeline F. Y. Young"]}]}, {"DBLP title": "Gridless pin access in detailed routing.", "DBLP authors": ["Tim Nieberg"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024763", "OA papers": [{"PaperId": "https://openalex.org/W2163105316", "PaperTitle": "Gridless pin access in detailed routing", "Year": 2011, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"University of Bonn": 1.0}, "Authors": ["Tim Nieberg"]}]}, {"DBLP title": "An optimal algorithm for layer assignment of bus escape routing on PCBs.", "DBLP authors": ["Qiang Ma", "Evangeline F. Y. Young", "Martin D. F. Wong"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024764", "OA papers": [{"PaperId": "https://openalex.org/W2143764757", "PaperTitle": "An optimal algorithm for layer assignment of bus escape routing on PCBs", "Year": 2011, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"University of Illinois Urbana-Champaign": 2.0, "Chinese University of Hong Kong": 1.0}, "Authors": ["Qiang Ma", "Evangeline F. Y. Young", "Martin C.S. Wong"]}]}, {"DBLP title": "A distributed algorithm for layout geometry operations.", "DBLP authors": ["Kai-Ti Hsu", "Subarna Sinha", "Yu-Chuan Pi", "Charles C. Chiang", "Tsung-Yi Ho"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024765", "OA papers": [{"PaperId": "https://openalex.org/W2127457705", "PaperTitle": "A distributed algorithm for layout geometry operations", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"National Cheng Kung University": 3.0, "Synopsys (United States)": 2.0}, "Authors": ["Kai-Ti Hsu", "Subarna Sinha", "Yu-Chuan Pi", "Charles C. Chiang", "Tsung-Yi Ho"]}]}, {"DBLP title": "TSV stress-aware full-chip mechanical reliability analysis and optimization for 3D IC.", "DBLP authors": ["Moongon Jung", "Joydeep Mitra", "David Z. Pan", "Sung Kyu Lim"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024767", "OA papers": [{"PaperId": "https://openalex.org/W2124955733", "PaperTitle": "TSV stress-aware full-chip mechanical reliability analysis and optimization for 3D IC", "Year": 2011, "CitationCount": 75, "EstimatedCitation": 75, "Affiliations": {"Georgia Institute of Technology": 2.0, "The University of Texas at Austin": 2.0}, "Authors": ["Moongon Jung", "Joydeep Mitra", "David Z. Pan", "Sung Kyu Lim"]}]}, {"DBLP title": "Hybrid modeling of non-stationary process variations.", "DBLP authors": ["Eva L. Dyer", "Mehrdad Majzoobi", "Farinaz Koushanfar"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024768", "OA papers": [{"PaperId": "https://openalex.org/W2171334868", "PaperTitle": "Hybrid modeling of non-stationary process variations", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Rice University": 3.0}, "Authors": ["Eva L. Dyer", "Mehrdad Majzoobi", "Farinaz Koushanfar"]}]}, {"DBLP title": "Efficient SRAM failure rate prediction via Gibbs sampling.", "DBLP authors": ["Changdao Dong", "Xin Li"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024769", "OA papers": [{"PaperId": "https://openalex.org/W2169189905", "PaperTitle": "Efficient SRAM failure rate prediction via Gibbs sampling", "Year": 2011, "CitationCount": 37, "EstimatedCitation": 37, "Affiliations": {"Carnegie Mellon University": 2.0}, "Authors": ["Changdao Dong", "Xin Li"]}]}, {"DBLP title": "Direct matrix solution of linear complexity for surface integral-equation based impedance extraction of high bandwidth interconnects.", "DBLP authors": ["Wenwen Chai", "Dan Jiao"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024770", "OA papers": [{"PaperId": "https://openalex.org/W2163219666", "PaperTitle": "Direct matrix solution of linear complexity for surface integral-equation based impedance extraction of high bandwidth interconnects", "Year": 2011, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Purdue University Northwest": 2.0}, "Authors": ["Wenwen Chai", "Dan Jiao"]}]}, {"DBLP title": "3D integration for energy efficient system design.", "DBLP authors": ["Shekhar Borkar"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024774", "OA papers": [{"PaperId": "https://openalex.org/W2142850400", "PaperTitle": "3D integration for energy efficient system design", "Year": 2011, "CitationCount": 69, "EstimatedCitation": 69, "Affiliations": {"Intel (United States)": 1.0}, "Authors": ["Shekhar Borkar"]}]}, {"DBLP title": "Applications driving 3D integration and corresponding manufacturing challenges.", "DBLP authors": ["Rasit Onur Topaloglu"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024775", "OA papers": [{"PaperId": "https://openalex.org/W2103839710", "PaperTitle": "Applications driving 3D integration and corresponding manufacturing challenges", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"GlobalFoundries (United States)": 1.0}, "Authors": ["Rasit O. Topaloglu"]}]}, {"DBLP title": "Test-case generation for embedded simulink via formal concept analysis.", "DBLP authors": ["Nannan He", "Philipp R\u00fcmmer", "Daniel Kroening"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024777", "OA papers": [{"PaperId": "https://openalex.org/W2158475682", "PaperTitle": "Test-case generation for embedded simulink via formal concept analysis", "Year": 2011, "CitationCount": 43, "EstimatedCitation": 43, "Affiliations": {"University of Oxford": 2.0, "Uppsala University": 1.0}, "Authors": ["Nannan He", "Philipp R\u00fcmmer", "Daniel Kroening"]}]}, {"DBLP title": "A first step towards automatic application of power analysis countermeasures.", "DBLP authors": ["Ali Galip Bayrak", "Francesco Regazzoni", "Philip Brisk", "Fran\u00e7ois-Xavier Standaert", "Paolo Ienne"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024778", "OA papers": [{"PaperId": "https://openalex.org/W2117290716", "PaperTitle": "A first step towards automatic application of power analysis countermeasures", "Year": 2011, "CitationCount": 77, "EstimatedCitation": 77, "Affiliations": {"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne": 2.0, "Universit\u00e9 Catholique de Louvain": 2.0, "University of California, Riverside": 1.0}, "Authors": ["Ali Galip Bayrak", "Francesco Regazzoni", "Philip Brisk", "Fran\u00e7ois-Xavier Standaert", "Paolo Ienne"]}]}, {"DBLP title": "TPM-SIM: a framework for performance evaluation of trusted platform modules.", "DBLP authors": ["Jared Schmitz", "Jason Loew", "Jesse Elwell", "Dmitry Ponomarev", "Nael B. Abu-Ghazaleh"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024779", "OA papers": [{"PaperId": "https://openalex.org/W2163671636", "PaperTitle": "TPM-SIM", "Year": 2011, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Binghamton University": 5.0}, "Authors": ["Jared Schmitz", "Jason Loew", "Jesse Elwell", "Dmitry Ponomarev", "Nael Abu-Ghazaleh"]}]}, {"DBLP title": "Differential public physically unclonable functions: architecture and applications.", "DBLP authors": ["Miodrag Potkonjak", "Saro Meguerdichian", "Ani Nahapetian", "Sheng Wei"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024780", "OA papers": [{"PaperId": "https://openalex.org/W2119373203", "PaperTitle": "Differential public physically unclonable functions", "Year": 2011, "CitationCount": 50, "EstimatedCitation": 50, "Affiliations": {"University of California, Los Angeles": 4.0}, "Authors": ["Miodrag Potkonjak", "Saro Meguerdichian", "Ani Nahapetian", "Qingyi Wei"]}]}, {"DBLP title": "Integrated circuit security techniques using variable supply voltage.", "DBLP authors": ["Sheng Wei", "Miodrag Potkonjak"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024781", "OA papers": [{"PaperId": "https://openalex.org/W2168185822", "PaperTitle": "Integrated circuit security techniques using variable supply voltage", "Year": 2011, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"University of California, Los Angeles": 2.0}, "Authors": ["Qingyi Wei", "Miodrag Potkonjak"]}]}, {"DBLP title": "Information flow isolation in I2C and USB.", "DBLP authors": ["Jason Oberg", "Wei Hu", "Ali Irturk", "Mohit Tiwari", "Timothy Sherwood", "Ryan Kastner"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024782", "OA papers": [{"PaperId": "https://openalex.org/W2164232960", "PaperTitle": "Information flow isolation in I2C and USB", "Year": 2011, "CitationCount": 45, "EstimatedCitation": 45, "Affiliations": {"University of California, San Diego": 3.0, "Xi'an Polytechnic University": 1.0, "University of California, Santa Barbara": 2.0}, "Authors": ["Jason Oberg", "Wei Hu", "Ali Irturk", "Mohit Tiwari", "Timothy Sherwood", "Ryan Kastner"]}]}, {"DBLP title": "Programming challenges & solutions for multi-processor SoCs: an industrial perspective.", "DBLP authors": ["Pierre G. Paulin"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024785", "OA papers": [{"PaperId": "https://openalex.org/W2127992663", "PaperTitle": "Programming challenges &amp; solutions for multi-processor SoCs", "Year": 2011, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"STMicroelectronics Inc., 16 Fitzgerald Road, Ottawa, Canada, K2H 8R6": 1.0}, "Authors": ["Pierre Paulin"]}]}, {"DBLP title": "Thermal-aware system analysis and software synthesis for embedded multi-processors.", "DBLP authors": ["Lothar Thiele", "Lars Schor", "Hoeseok Yang", "Iuliana Bacivarov"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024786", "OA papers": [{"PaperId": "https://openalex.org/W2103492651", "PaperTitle": "Thermal-aware system analysis and software synthesis for embedded multi-processors", "Year": 2011, "CitationCount": 33, "EstimatedCitation": 33, "Affiliations": {"ETH Zurich": 4.0}, "Authors": ["Lothar Thiele", "Lars Schor", "Hoeseok Yang", "Iuliana Bacivarov"]}]}, {"DBLP title": "Temporal isolation on multiprocessing architectures.", "DBLP authors": ["Dai N. Bui", "Edward A. Lee", "Isaac Liu", "Hiren D. Patel", "Jan Reineke"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024787", "OA papers": [{"PaperId": "https://openalex.org/W2146486934", "PaperTitle": "Temporal isolation on multiprocessing architectures", "Year": 2011, "CitationCount": 43, "EstimatedCitation": 43, "Affiliations": {"University of California, Berkeley": 4.0, "University of Waterloo": 1.0}, "Authors": ["Dai Bui", "Edward A. Lee", "Isaac Desheng Liu", "Hiren D. Patel", "Jan Reineke"]}]}, {"DBLP title": "MUSTARD: a coupled, stochastic/deterministic, discrete/continuous technique for predicting the impact of random telegraph noise on SRAMs and DRAMs.", "DBLP authors": ["Aadithya V. Karthik", "Sriramkumar Venugopalan", "Alper Demir", "Jaijeet S. Roychowdhury"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024796", "OA papers": [{"PaperId": "https://openalex.org/W2157063749", "PaperTitle": "MUSTARD", "Year": 2011, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"University of California, Berkeley": 3.0, "Ko\u00e7 University": 1.0}, "Authors": ["Karthik V. Aadithya", "Sriramkumar Venogopalan", "Alper Demir", "Jaijeet Roychowdhury"]}]}, {"DBLP title": "Fast non-monte-carlo transient noise analysis for high-precision analog/RF circuits by stochastic orthogonal polynomials.", "DBLP authors": ["Fang Gong", "Hao Yu", "Lei He"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024797", "OA papers": [{"PaperId": "https://openalex.org/W2107001724", "PaperTitle": "Fast non-monte-carlo transient noise analysis for high-precision analog/RF circuits by stochastic orthogonal polynomials", "Year": 2011, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of California, Los Angeles": 2.0, "Nanyang Technological University": 1.0}, "Authors": ["Fang Gong", "Hao Yu", "Lei He"]}]}, {"DBLP title": "Automatic stability checking for large linear analog integrated circuits.", "DBLP authors": ["Parijat Mukherjee", "G. Peter Fang", "Rod Burt", "Peng Li"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024798", "OA papers": [{"PaperId": "https://openalex.org/W2129754466", "PaperTitle": "Automatic stability checking for large linear analog integrated circuits", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Texas A&M University": 2.0, "Texas Instruments (United States)": 2.0}, "Authors": ["Parijat Mukherjee", "Gu Fang", "Rodney T. Burt", "Peng Li"]}]}, {"DBLP title": "Performance bound analysis of analog circuits considering process variations.", "DBLP authors": ["Zhigang Hao", "Sheldon X.-D. Tan", "Ruijing Shen", "Guoyong Shi"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024799", "OA papers": [{"PaperId": "https://openalex.org/W2143802986", "PaperTitle": "Performance bound analysis of analog circuits considering process variations", "Year": 2011, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Shanghai Jiao Tong University": 1.5, "University of California, Riverside": 2.5}, "Authors": ["Zhigang Hao", "Sheldon X.-D. Tan", "Ruijing Shen", "Guoyong Shi"]}]}, {"DBLP title": "Rethinking memory redundancy: optimal bit cell repair for maximum-information storage.", "DBLP authors": ["Xin Li"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024800", "OA papers": [{"PaperId": "https://openalex.org/W2114642855", "PaperTitle": "Rethinking memory redundancy", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Carnegie Mellon University": 1.0}, "Authors": ["Xin Li"]}]}, {"DBLP title": "Programmable analog device array (PANDA): a platform for transistor-level analog reconfigurability.", "DBLP authors": ["Rui Zheng", "Jounghyuk Suh", "Cheng Xu", "Nagib Hakim", "Bertan Bakkaloglu", "Yu Cao"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024801", "OA papers": [{"PaperId": "https://openalex.org/W2139410061", "PaperTitle": "Programmable analog device array (PANDA)", "Year": 2011, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Arizona State University": 5.0, "Intel (United States)": 1.0}, "Authors": ["Rui Zheng", "Jounghyuk Suh", "Cheng Xu", "Nagib Hakim", "Bertan Bakkaloglu", "Yu Cao"]}]}, {"DBLP title": "Complexity and the challenges of securing SoCs.", "DBLP authors": ["Paul Kocher"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024803", "OA papers": [{"PaperId": "https://openalex.org/W2145325044", "PaperTitle": "Complexity and the challenges of securing SoCs", "Year": 2011, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Cryptography Research, Inc., 575 Market St., 11th Floor, San Francisco, CA 94105, USA": 1.0}, "Authors": ["Paul H. Kocher"]}]}, {"DBLP title": "The state-of-the-art in semiconductor reverse engineering.", "DBLP authors": ["Randy Torrance", "Dick James"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024805", "OA papers": [{"PaperId": "https://openalex.org/W2140904634", "PaperTitle": "The state-of-the-art in semiconductor reverse engineering", "Year": 2011, "CitationCount": 209, "EstimatedCitation": 209, "Affiliations": {"Chipworks (Canada)": 2.0}, "Authors": ["Randy Torrance", "Dick James"]}]}, {"DBLP title": "A high-parallelism distributed scheduling mechanism for multi-core instruction-set simulation.", "DBLP authors": ["Meng-Huan Wu", "Peng-Chih Wang", "Cheng-Yang Fu", "Ren-Song Tsay"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024807", "OA papers": [{"PaperId": "https://openalex.org/W2146158753", "PaperTitle": "A high-parallelism distributed scheduling mechanism for multi-core instruction-set simulation", "Year": 2011, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"National Tsing Hua University": 4.0}, "Authors": ["Meng-Huan Wu", "Peng-Chih Wang", "Cheng-Yang Fu", "Ren-Song Tsay"]}]}, {"DBLP title": "Simulation environment configuration for parallel simulation of multicore embedded systems.", "DBLP authors": ["Dukyoung Yun", "Jinwoo Kim", "Sungchan Kim", "Soonhoi Ha"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024808", "OA papers": [{"PaperId": "https://openalex.org/W2147310258", "PaperTitle": "Simulation environment configuration for parallel simulation of multicore embedded systems", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Seoul National University": 3.0, "Jeonbuk National University": 1.0}, "Authors": ["Dukyoung Yun", "Jinwoo Kim", "Sungchan Kim", "Soonhoi Ha"]}]}, {"DBLP title": "Transaction level statistical analysis for efficient micro-architectural power and performance studies.", "DBLP authors": ["Eman Copty", "Gila Kamhi", "Sasha Novakovsky"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024809", "OA papers": [{"PaperId": "https://openalex.org/W2114132519", "PaperTitle": "Transaction level statistical analysis for efficient micro-architectural power and performance studies", "Year": 2011, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Israel Electric (Israel)": 1.5, "Intel (Israel)": 1.5}, "Authors": ["Eman Copty", "Gila Kamhi", "Stanislaus Novakovsky"]}]}, {"DBLP title": "Extracting behavior and dynamically generated hierarchy from SystemC models.", "DBLP authors": ["Harry Broeders", "Ren\u00e9 van Leuken"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024810", "OA papers": [{"PaperId": "https://openalex.org/W2137605233", "PaperTitle": "Extracting behavior and dynamically generated hierarchy from SystemC models", "Year": 2011, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Delft University of Technology": 2.0}, "Authors": ["Harry Broeders", "Rene van Leuken"]}]}, {"DBLP title": "Throughput maximization for periodic real-time systems under the maximal temperature constraint.", "DBLP authors": ["Huang Huang", "Gang Quan", "Jeffrey Fan", "Meikang Qiu"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024811", "OA papers": [{"PaperId": "https://openalex.org/W2165916579", "PaperTitle": "Throughput maximization for periodic real-time systems under the maximal temperature constraint", "Year": 2011, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"Florida International University": 3.0, "University of Kentucky": 1.0}, "Authors": ["Huang Huang", "Gang Quan", "Jeffrey Fan", "Meikang Qiu"]}]}, {"DBLP title": "Performance optimization of error detection based on speculative reconfiguration.", "DBLP authors": ["Adrian Alin Lifa", "Petru Eles", "Zebo Peng"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024812", "OA papers": [{"PaperId": "https://openalex.org/W2168359956", "PaperTitle": "Performance optimization of error detection based on speculative reconfiguration", "Year": 2011, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Link\u00f6ping University": 3.0}, "Authors": ["Adrian Lifa", "Petru Eles", "Zebo Peng"]}]}, {"DBLP title": "On the quantification of sustainability and extensibility of FlexRay schedules.", "DBLP authors": ["Reinhard Schneider", "Dip Goswami", "Samarjit Chakraborty", "Unmesh D. Bordoloi", "Petru Eles", "Zebo Peng"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024814", "OA papers": [{"PaperId": "https://openalex.org/W2130873944", "PaperTitle": "On the quantification of sustainability and extensibility of FlexRay schedules", "Year": 2011, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Technical University of Munich": 3.0, "Link\u00f6ping University": 3.0}, "Authors": ["Reinhard Schneider", "Dip Goswami", "Samarjit Chakraborty", "Unmesh D. Bordoloi", "Petru Eles", "Zebo Peng"]}]}, {"DBLP title": "Generalized reliability-oriented energy management for real-time embedded applications.", "DBLP authors": ["Baoxian Zhao", "Hakan Aydin", "Dakai Zhu"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024815", "OA papers": [{"PaperId": "https://openalex.org/W2127739920", "PaperTitle": "Generalized reliability-oriented energy management for real-time embedded applications", "Year": 2011, "CitationCount": 42, "EstimatedCitation": 42, "Affiliations": {"George Mason University": 2.0, "The University of Texas at San Antonio": 1.0}, "Authors": ["Baoxian Zhao", "Hakan Aydin", "Dakai Zhu"]}]}, {"DBLP title": "Customer-aware task allocation and scheduling for multi-mode MPSoCs.", "DBLP authors": ["Lin Huang", "Rong Ye", "Qiang Xu"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024816", "OA papers": [{"PaperId": "https://openalex.org/W2103625367", "PaperTitle": "Customer-aware task allocation and scheduling for multi-mode MPSoCs", "Year": 2011, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Chinese University of Hong Kong": 2.0, "Shenzhen Institutes of Advanced Technology": 1.0}, "Authors": ["L. Q. Huang", "Rong Ye", "Qiang Xu"]}]}, {"DBLP title": "Symbolic system synthesis in the presence of stringent real-time constraints.", "DBLP authors": ["Felix Reimann", "Martin Lukasiewycz", "Michael Gla\u00df", "Christian Haubelt", "J\u00fcrgen Teich"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024817", "OA papers": [{"PaperId": "https://openalex.org/W2164242542", "PaperTitle": "Symbolic system synthesis in the presence of stringent real-time constraints", "Year": 2011, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"University of Erlangen-Nuremberg": 4.0, "Technical University of Munich": 1.0}, "Authors": ["Felix Reimann", "Martin Lukasiewycz", "Michael J. Glass", "Christian Haubelt", "J\u00fcrgen Teich"]}]}, {"DBLP title": "Supervised design space exploration by compositional approximation of Pareto sets.", "DBLP authors": ["Hung-Yi Liu", "Ilias Diakonikolas", "Michele Petracca", "Luca P. Carloni"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024818", "OA papers": [{"PaperId": "https://openalex.org/W2138255262", "PaperTitle": "Supervised design space exploration by compositional approximation of Pareto sets", "Year": 2011, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Columbia University": 3.0, "University of California, Berkeley": 1.0}, "Authors": ["Hung-Yi Liu", "Ilias Diakonikolas", "Michele Petracca", "Luca P. Carloni"]}]}, {"DBLP title": "Power-aware variable partitioning for DSPs with hybrid PRAM and DRAM main memory.", "DBLP authors": ["Tiantian Liu", "Yingchao Zhao", "Chun Jason Xue", "Minming Li"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024819", "OA papers": [{"PaperId": "https://openalex.org/W2163545127", "PaperTitle": "Power-aware variable partitioning for DSPs with hybrid PRAM and DRAM main memory", "Year": 2011, "CitationCount": 59, "EstimatedCitation": 59, "Affiliations": {"City University of Hong Kong": 4.0}, "Authors": ["Tiantian Liu", "Yingchao Zhao", "Chun Jason Xue", "Minming Li"]}]}, {"DBLP title": "TAB-BackSpace: unlimited-length trace buffers with zero additional on-chip overhead.", "DBLP authors": ["Flavio M. de Paula", "Amir Nahir", "Ziv Nevo", "Avigail Orni", "Alan J. Hu"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024821", "OA papers": [{"PaperId": "https://openalex.org/W2108870314", "PaperTitle": "TAB-BackSpace", "Year": 2011, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"University of British Columbia": 2.0, "IBM Research - Haifa": 3.0}, "Authors": ["Fl\u00e1vio Jota de Paula", "Amir Nahir", "Ziv Nevo", "Avigail Orni", "Alan J. Hu"]}]}, {"DBLP title": "Testability driven statistical path selection.", "DBLP authors": ["Jaeyong Chung", "Jinjun Xiong", "Vladimir Zolotov", "Jacob A. Abraham"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024822", "OA papers": [{"PaperId": "https://openalex.org/W2123051093", "PaperTitle": "Testability driven statistical path selection", "Year": 2011, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"The University of Texas at Austin": 2.0, "IBM (United States)": 2.0}, "Authors": ["Jaeyong Chung", "Jinjun Xiong", "Vladimir Zolotov", "Jacob A. Abraham"]}]}, {"DBLP title": "Diagnosing scan clock delay faults through statistical timing pruning.", "DBLP authors": ["Mingjing Chen", "Alex Orailoglu"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024823", "OA papers": [{"PaperId": "https://openalex.org/W2164994924", "PaperTitle": "Diagnosing scan clock delay faults through statistical timing pruning", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of California, San Diego": 2.0}, "Authors": ["Mingjing Chen", "Alex Orailoglu"]}]}, {"DBLP title": "Diagnosis of transition fault clusters.", "DBLP authors": ["Irith Pomeranz"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024824", "OA papers": [{"PaperId": "https://openalex.org/W2171006637", "PaperTitle": "Diagnosis of transition fault clusters", "Year": 2011, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Purdue Univ., W. LAfayette, IN": 1.0}, "Authors": ["Irith Pomeranz"]}]}, {"DBLP title": "Leakage-aware redundancy for reliable sub-threshold memories.", "DBLP authors": ["Seokjoong Kim", "Matthew R. Guthaus"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024826", "OA papers": [{"PaperId": "https://openalex.org/W2132597470", "PaperTitle": "Leakage-aware redundancy for reliable sub-threshold memories", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of California, Santa Cruz": 2.0}, "Authors": ["Seokjoong Kim", "Matthew R. Guthaus"]}]}, {"DBLP title": "A 40 nm inverse-narrow-width-effect-aware sub-threshold standard cell library.", "DBLP authors": ["Jun Zhou", "Senthil Jayapal", "Ben Busze", "Li Huang", "Jan Stuyt"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024827", "OA papers": [{"PaperId": "https://openalex.org/W2127681166", "PaperTitle": "A 40 nm inverse-narrow-width-effect-aware sub-threshold standard cell library", "Year": 2011, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"Institute of Microelectronics": 1.0, "Intel (Malaysia)": 1.0, "Imec the Netherlands": 3.0}, "Authors": ["Jun Zhou", "Senthil Jayapal", "Ben Busze", "Li Huang", "Jan Stuyt"]}]}, {"DBLP title": "Layout aware line-edge roughness modeling and poly optimization for leakage minimization.", "DBLP authors": ["Yongchan Ban", "Jae-Seok Yang"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024828", "OA papers": [{"PaperId": "https://openalex.org/W2158595189", "PaperTitle": "Layout aware line-edge roughness modeling and poly optimization for leakage minimization", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"The University of Texas at Austin": 2.0}, "Authors": ["Yongchan Ban", "Jaeseok Yang"]}]}, {"DBLP title": "Post sign-off leakage power optimization.", "DBLP authors": ["Hamed Abrishami", "Jinan Lou", "Jeff Qin", "\u00fcrgen Fr\u00f6\u00dfl", "Massoud Pedram"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024829", "OA papers": [{"PaperId": "https://openalex.org/W2167416732", "PaperTitle": "Post sign-off leakage power optimization", "Year": 2011, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of Southern California": 2.0, "Google (United States)": 1.0, "Synopsys (United States)": 2.0}, "Authors": ["Hamed Abrishami", "Jinan Lou", "Jeff Qin", "Juergen Froessl", "Massoud Pedram"]}]}, {"DBLP title": "New sub-20nm transistors: why and how.", "DBLP authors": ["Chenming Hu"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024832", "OA papers": [{"PaperId": "https://openalex.org/W2145263015", "PaperTitle": "New sub-20nm transistors", "Year": 2011, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of California, Berkeley": 1.0}, "Authors": ["Chenming Hu"]}]}, {"DBLP title": "Circuit design challenges at the 14nm technology node.", "DBLP authors": ["James D. Warnock"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024833", "OA papers": [{"PaperId": "https://openalex.org/W2155028245", "PaperTitle": "Circuit design challenges at the 14nm technology node", "Year": 2011, "CitationCount": 35, "EstimatedCitation": 35, "Affiliations": {"IBM (United States)": 1.0}, "Authors": ["James N. Warnock"]}]}, {"DBLP title": "Cool shapers: shaping real-time tasks for improved thermal guarantees.", "DBLP authors": ["Pratyush Kumar", "Lothar Thiele"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024835", "OA papers": [{"PaperId": "https://openalex.org/W2142693111", "PaperTitle": "Cool shapers", "Year": 2011, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"ETH Zurich": 2.0}, "Authors": ["Pratyush Kumar", "Lothar Thiele"]}]}, {"DBLP title": "ChronOS Linux: a best-effort real-time multiprocessor Linux kernel.", "DBLP authors": ["Matthew Dellinger", "Piyush Garyali", "Binoy Ravindran"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024836", "OA papers": [{"PaperId": "https://openalex.org/W2169815249", "PaperTitle": "ChronOS Linux", "Year": 2011, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"Virginia Tech": 3.0}, "Authors": ["Matthew Dellinger", "Piyush Garyali", "Binoy Ravindran"]}]}, {"DBLP title": "Efficient WCRT analysis of synchronous programs using reachability.", "DBLP authors": ["Matthew M. Y. Kuo", "Roopak Sinha", "Partha S. Roop"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024837", "OA papers": [{"PaperId": "https://openalex.org/W2163151857", "PaperTitle": "Efficient WCRT analysis of synchronous programs using reachability", "Year": 2011, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"University of Auckland": 3.0}, "Authors": ["Matthew M. Y. Kuo", "Roopak Sinha", "Partha S. Roop"]}]}, {"DBLP title": "Fast and accurate source-level simulation of software timing considering complex code optimizations.", "DBLP authors": ["Stefan Stattelmann", "Oliver Bringmann", "Wolfgang Rosenstiel"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024838", "OA papers": [{"PaperId": "https://openalex.org/W2125416724", "PaperTitle": "Fast and accurate source-level simulation of software timing considering complex code optimizations", "Year": 2011, "CitationCount": 57, "EstimatedCitation": 57, "Affiliations": {"Research Center for Information Technology": 3.0}, "Authors": ["Stefan Stattelmann", "Oliver Bringmann", "Wolfgang Rosenstiel"]}]}, {"DBLP title": "Abstraction-based performance verification of NoCs.", "DBLP authors": ["Daniel E. Holcomb", "Bryan A. Brady", "Sanjit A. Seshia"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024840", "OA papers": [{"PaperId": "https://openalex.org/W2148682450", "PaperTitle": "Abstraction-based performance verification of NoCs", "Year": 2011, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Berkeley College": 1.5, "University of California, Berkeley": 1.5}, "Authors": ["Daniel Holcomb", "Bryan Brady", "Sanjit A. Seshia"]}]}, {"DBLP title": "Global convergence analysis of mixed-signal systems.", "DBLP authors": ["Sangho Youn", "Jaeha Kim", "Mark Horowitz"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024841", "OA papers": [{"PaperId": "https://openalex.org/W2105706039", "PaperTitle": "Global convergence analysis of mixed-signal systems", "Year": 2011, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Seoul National University": 2.0, "Stanford University": 1.0}, "Authors": ["Sangho Youn", "Jaeha Kim", "Mark Horowitz"]}]}, {"DBLP title": "Litmus tests for comparing memory consistency models: how long do they need to be?", "DBLP authors": ["Sela Mador-Haim", "Rajeev Alur", "Milo M. K. Martin"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024842", "OA papers": [{"PaperId": "https://openalex.org/W2161970779", "PaperTitle": "Litmus tests for comparing memory consistency models", "Year": 2011, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"UNIVERSITY OF PENNSYLVANIA, USA.": 3.0}, "Authors": ["Sela Mador-Haim", "Rajeev Alur", "Milo M. K. Martin"]}]}, {"DBLP title": "Formal hardware/software co-verification by interval property checking with abstraction.", "DBLP authors": ["Minh D. Nguyen", "Markus Wedler", "Dominik Stoffel", "Wolfgang Kunz"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024843", "OA papers": [{"PaperId": "https://openalex.org/W2100196127", "PaperTitle": "Formal hardware/software co-verification by interval property checking with abstraction", "Year": 2011, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"University of Kaiserslautern": 4.0}, "Authors": ["Minh Tho Nguyen", "Markus Wedler", "Dominik Stoffel", "Wolfgang G. Kunz"]}]}, {"DBLP title": "Distributed Resonant clOCK grid Synthesis (ROCKS).", "DBLP authors": ["Xuchu Hu", "Matthew R. Guthaus"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024845", "OA papers": [{"PaperId": "https://openalex.org/W2162991614", "PaperTitle": "Distributed Resonant clOCK grid Synthesis (ROCKS)", "Year": 2011, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"University of California, Santa Cruz": 2.0}, "Authors": ["Xuchu Hu", "Matthew R. Guthaus"]}]}, {"DBLP title": "WaveMin: a fine-grained clock buffer polarity assignment combined with buffer sizing.", "DBLP authors": ["Deokjin Joo", "Taewhan Kim"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024846", "OA papers": [{"PaperId": "https://openalex.org/W2143476110", "PaperTitle": "WaveMin", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Seoul National University": 2.0}, "Authors": ["Deokjin Joo", "Taewhan Kim"]}]}, {"DBLP title": "Common-centroid capacitor placement considering systematic and random mismatches in analog integrated circuits.", "DBLP authors": ["Cheng-Wu Lin", "Jai-Ming Lin", "Yen-Chih Chiu", "Chun-Po Huang", "Soon-Jyh Chang"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024847", "OA papers": [{"PaperId": "https://openalex.org/W2163310585", "PaperTitle": "Common-centroid capacitor placement considering systematic and random mismatches in analog integrated circuits", "Year": 2011, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"National Cheng Kung University": 5.0}, "Authors": ["Cheng-Wu Lin", "Jingyu Lin", "Yen-Chih Chiu", "Chun-Po Huang", "Soon-Jyh Chang"]}]}, {"DBLP title": "Characterizing within-die and die-to-die delay variations introduced by process variations and SOI history effect.", "DBLP authors": ["Jim Aarestad", "Charles Lamech", "Jim Plusquellic", "Dhruva Acharyya", "Kanak Agarwal"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024848", "OA papers": [{"PaperId": "https://openalex.org/W2115244272", "PaperTitle": "Characterizing within-die and die-to-die delay variations introduced by process variations and SOI history effect", "Year": 2011, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"University of New Mexico": 3.0, "Verigy Inc., Cupertino, CA, USA": 1.0, "IBM Research - Austin": 1.0}, "Authors": ["Jim Aarestad", "Charles Lamech", "Jim Plusquellic", "Dhruva Acharyya", "Kanak B. Agarwal"]}]}, {"DBLP title": "A stabilized discrete empirical interpolation method for model reduction of electrical, thermal, and microelectromechanical systems.", "DBLP authors": ["Amit Hochman", "Bradley N. Bond", "Jacob K. White"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024850", "OA papers": [{"PaperId": "https://openalex.org/W2160970574", "PaperTitle": "A stabilized discrete empirical interpolation method for model reduction of electrical, thermal, and microelectromechanical systems", "Year": 2011, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"Massachusetts Institute of Technology": 2.0, "Sandia National Laboratories": 1.0}, "Authors": ["Amit Hochman", "Bradley N. Bond", "Jacob K. White"]}]}, {"DBLP title": "A novel framework for passive macro-modeling.", "DBLP authors": ["Zuochang Ye", "Yang Li", "Mingzhi Gao", "Zhiping Yu"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024851", "OA papers": [{"PaperId": "https://openalex.org/W2135064190", "PaperTitle": "A novel framework for passive macro-modeling", "Year": 2011, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Tsinghua University": 4.0}, "Authors": ["Zuochang Ye", "Yan Li", "Mingzhi Gao", "Zhiping Yu"]}]}, {"DBLP title": "A highly scalable parallel boundary element method for capacitance extraction.", "DBLP authors": ["Yu-Chung Hsiao", "Luca Daniel"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024852", "OA papers": [{"PaperId": "https://openalex.org/W2114293677", "PaperTitle": "A highly scalable parallel boundary element method for capacitance extraction", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Massachusetts Institute of Technology": 2.0}, "Authors": ["Yu-Chung Hsiao", "Daniel K. Sodickson"]}]}, {"DBLP title": "Fast multipole method on GPU: tackling 3-D capacitance extraction on massively parallel SIMD platforms.", "DBLP authors": ["Xueqian Zhao", "Zhuo Feng"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024853", "OA papers": [{"PaperId": "https://openalex.org/W2167815357", "PaperTitle": "Fast multipole method on GPU", "Year": 2011, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"Michigan Technological University": 2.0}, "Authors": ["Xueqian Zhao", "Zhuo Feng"]}]}, {"DBLP title": "Transaction based pre-to-post silicon validation.", "DBLP authors": ["Eli Singerman", "Yael Abarbanel", "Sean Baartmans"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024855", "OA papers": [{"PaperId": "https://openalex.org/W2143505582", "PaperTitle": "Transaction based pre-to-post silicon validation", "Year": 2011, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"Intel (United States)": 3.0}, "Authors": ["Eli Singerman", "Yael Abarbanel", "Sean T. Baartmans"]}]}, {"DBLP title": "Leveraging pre-silicon verification resources for the post-silicon validation of the IBM POWER7 processor.", "DBLP authors": ["Allon Adir", "Amir Nahir", "Gil Shurek", "Avi Ziv", "Charles Meissner", "John Schumann"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024856", "OA papers": [{"PaperId": "https://openalex.org/W2130393241", "PaperTitle": "Leveraging pre-silicon verification resources for the post-silicon validation of the IBM POWER7 processor", "Year": 2011, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"IBM Research - Haifa": 4.0, "IBM Research - Austin": 2.0}, "Authors": ["Allon Adir", "Amir Nahir", "Gil Shurek", "Avi Ziv", "Charles R. Meissner", "John H. Schumann"]}]}, {"DBLP title": "A method to leverage pre-silicon collateral and analysis for post-silicon testing and validation.", "DBLP authors": ["Gary Miller", "Bandana Bhattarai", "Yu-Chin Hsu", "Jay Dutt", "Xi Chen", "George Bakewell"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024857", "OA papers": [{"PaperId": "https://openalex.org/W2168931391", "PaperTitle": "A method to leverage pre-silicon collateral and analysis for post-silicon testing and validation", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Freescale Semicond., Inc., Austin, TX, USA#TAB#": 2.0, "SpringSoft, Inc., San Jose, CA, USA": 4.0}, "Authors": ["Gary L. Miller", "Bandana Bhattarai", "Yu-Chin Hsu", "Jay Dutt", "Xi Chen", "George Bakewell"]}]}, {"DBLP title": "Energy-efficient MIMO detection using unequal error protection for embedded joint decoding system.", "DBLP authors": ["Yoon Seok Yang", "Pankaj Bhagawat", "Gwan Choi"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024859", "OA papers": [{"PaperId": "https://openalex.org/W2099851996", "PaperTitle": "Energy-efficient MIMO detection using unequal error protection for embedded joint decoding system", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Texas A&M University": 3.0}, "Authors": ["Yoon Jung Yang", "Pankaj Bhagawat", "Gwan Choi"]}]}, {"DBLP title": "An algorithm-architecture co-design framework for gridding reconstruction using FPGAs.", "DBLP authors": ["Srinidhi Kestur", "Kevin M. Irick", "Sungho Park", "Ahmed Al-Maashri", "Vijaykrishnan Narayanan", "Chaitali Chakrabarti"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024860", "OA papers": [{"PaperId": "https://openalex.org/W2112967290", "PaperTitle": "An algorithm-architecture co-design framework for gridding reconstruction using FPGAs", "Year": 2011, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Pennsylvania State University": 5.0, "Arizona State University": 1.0}, "Authors": ["Srinidhi Kestur", "Kevin M. Irick", "Sungho Park", "Ahmed Al Maashri", "Vijaykrishnan Narayanan", "Chaitaili Chakrabarti"]}]}, {"DBLP title": "A low-energy computation platform for data-driven biomedical monitoring algorithms.", "DBLP authors": ["Mohammed Shoaib", "Niraj K. Jha", "Naveen Verma"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024861", "OA papers": [{"PaperId": "https://openalex.org/W2155246454", "PaperTitle": "A low-energy computation platform for data-driven biomedical monitoring algorithms", "Year": 2011, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Princeton University": 3.0}, "Authors": ["Mohammed Shoaib", "Niraj K. Jha", "Naveen Verma"]}]}, {"DBLP title": "Accuracy of ethernet AVB time synchronization under varying temperature conditions for automotive networks.", "DBLP authors": ["Andreas Kern", "Helge Zinner", "Thilo Streichert", "Josef N\u00f6bauer", "J\u00fcrgen Teich"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024862", "OA papers": [{"PaperId": "https://openalex.org/W2111171406", "PaperTitle": "Accuracy of ethernet AVB time synchronization under varying temperature conditions for automotive networks", "Year": 2011, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Daimler (Germany)": 2.0, "Continental (Germany)": 1.0, "Siemens (Germany)": 1.0, "University of Erlangen-Nuremberg": 1.0}, "Authors": ["Andreas Kern", "Helge Zinner", "Thilo Streichert", "Josef N\u00f6bauer", "J\u00fcrgen Teich"]}]}, {"DBLP title": "Dynamic effort scaling: managing the quality-efficiency tradeoff.", "DBLP authors": ["Vinay K. Chippa", "Anand Raghunathan", "Kaushik Roy", "Srimat T. Chakradhar"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024863", "OA papers": [{"PaperId": "https://openalex.org/W2134090756", "PaperTitle": "Dynamic effort scaling", "Year": 2011, "CitationCount": 51, "EstimatedCitation": 51, "Affiliations": {"School of Electrical and Computer Engineering, Purdue University, USA#TAB#": 3.0, "Systems Architecture Department, NEC Laboratories America, USA": 1.0}, "Authors": ["Vinay K. Chippa", "Anand Raghunathan", "Kaushik Roy", "Srimat Chakradhar"]}]}, {"DBLP title": "Emulation based high-accuracy throughput estimation for high-speed connectivities: case study of USB2.0.", "DBLP authors": ["Byungchul Hong", "Chulho Shin", "Daehyup Ko"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024864", "OA papers": [{"PaperId": "https://openalex.org/W2132845740", "PaperTitle": "Emulation based high-accuracy throughput estimation for high-speed connectivities", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"LG Corporation (South Korea)": 3.0}, "Authors": ["Byung-Chul Hong", "Chul-Ho Shin", "Daehyup Ko"]}]}, {"DBLP title": "Implicit permutation enumeration networks and binary decision diagrams reordering.", "DBLP authors": ["Stergios Stergiou"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024866", "OA papers": [{"PaperId": "https://openalex.org/W2143447458", "PaperTitle": "Implicit permutation enumeration networks and binary decision diagrams reordering", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Fujitsu (United States)": 1.0}, "Authors": ["Stergios Stergiou"]}]}, {"DBLP title": "Using SAT-based Craig interpolation to enlarge clock gating functions.", "DBLP authors": ["Ting-Hao Lin", "Chung-Yang (Ric) Huang"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024867", "OA papers": [{"PaperId": "https://openalex.org/W2134798834", "PaperTitle": "Using SAT-based Craig interpolation to enlarge clock gating functions", "Year": 2011, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"National Taiwan University": 2.0}, "Authors": ["Ting-Hao Lin", "Chung-Yang (Ric) Huang"]}]}, {"DBLP title": "Power reduction via separate synthesis and physical libraries.", "DBLP authors": ["Mohammad Rahman", "Ryan Afonso", "Hiran Tennakoon", "Carl Sechen"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024868", "OA papers": [{"PaperId": "https://openalex.org/W2116271167", "PaperTitle": "Power reduction via separate synthesis and physical libraries", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"The University of Texas at Dallas": 4.0}, "Authors": ["Mohammad Mafizur Rahman", "Ryan Afonso", "Hiran Tennakoon", "Carl Sechen"]}]}, {"DBLP title": "Are logic synthesis tools robust?", "DBLP authors": ["Alberto Puggelli", "Tobias Welp", "Andreas Kuehlmann", "Alberto L. Sangiovanni-Vincentelli"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024869", "OA papers": [{"PaperId": "https://openalex.org/W2141454466", "PaperTitle": "Are logic synthesis tools robust?", "Year": 2011, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of California, Berkeley": 4.0}, "Authors": ["Alberto Puggelli", "Tobias Welp", "Andreas Kuehlmann", "Alberto Sangiovanni-Vincentelli"]}]}, {"DBLP title": "Layout effects in fine grain 3D integrated regular microprocessor blocks.", "DBLP authors": ["Vivek S. Nandakumar", "Malgorzata Marek-Sadowska"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024871", "OA papers": [{"PaperId": "https://openalex.org/W2132694526", "PaperTitle": "Layout effects in fine grain 3D integrated regular microprocessor blocks", "Year": 2011, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of California, Santa Barbara": 2.0}, "Authors": ["Vivek Nandakumar", "Malgorzata Marek-Sadowska"]}]}, {"DBLP title": "Fault-tolerant 3D clock network.", "DBLP authors": ["Chiao-Ling Lung", "Yu-Shih Su", "Shih-Hsiu Huang", "Yiyu Shi", "Shih-Chieh Chang"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024872", "OA papers": [{"PaperId": "https://openalex.org/W2097323443", "PaperTitle": "Fault-tolerant 3D clock network", "Year": 2011, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"National Tsing Hua University": 2.5, "Industrial Technology Research Institute": 1.5, "Missouri University of Science and Technology": 1.0}, "Authors": ["Chiao-Ling Lung", "Yu-Shih Su", "Shih-Hsiu Huang", "Yiyu Shi", "Shih-Chieh Chang"]}]}, {"DBLP title": "An integrated algorithm for 3D-IC TSV assignment.", "DBLP authors": ["Xiaodong Liu", "Yifan Zhang", "Gary K. Yeap", "Xuan Zeng"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024873", "OA papers": [{"PaperId": "https://openalex.org/W2165812496", "PaperTitle": "An integrated algorithm for 3D-IC TSV assignment", "Year": 2011, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Shanghai Fudan Microelectronics (China)": 1.0, "Fudan University": 1.0, "Syngenta (China)": 1.0, "Synopsys (United States)": 1.0}, "Authors": ["Xiaodong Liu", "Yifan Zhang", "Gary K. Yeap", "Xuan Zeng"]}]}, {"DBLP title": "Non-uniform micro-channel design for stacked 3D-ICs.", "DBLP authors": ["Bing Shi", "Ankur Srivastava", "Peng Wang"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024874", "OA papers": [{"PaperId": "https://openalex.org/W2117236903", "PaperTitle": "Non-uniform micro-channel design for stacked 3D-ICs", "Year": 2011, "CitationCount": 35, "EstimatedCitation": 35, "Affiliations": {"University of Maryland, College Park": 3.0}, "Authors": ["Bing Shi", "Ankur Srivastava", "Peng Wang"]}]}, {"DBLP title": "TSV-aware analytical placement for 3D IC designs.", "DBLP authors": ["Meng-Kai Hsu", "Yao-Wen Chang", "Valeriy Balabanov"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024875", "OA papers": [{"PaperId": "https://openalex.org/W2117278010", "PaperTitle": "TSV-aware analytical placement for 3D IC designs", "Year": 2011, "CitationCount": 74, "EstimatedCitation": 74, "Affiliations": {"National Taiwan University": 3.0}, "Authors": ["Meng-Kai Hsu", "Yao-Wen Chang", "Valeriy Balabanov"]}]}, {"DBLP title": "Thermal-aware cell and through-silicon-via co-placement for 3D ICs.", "DBLP authors": ["Jason Cong", "Guojie Luo", "Yiyu Shi"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024876", "OA papers": [{"PaperId": "https://openalex.org/W2129782853", "PaperTitle": "Thermal-aware cell and through-silicon-via co-placement for 3D ICs", "Year": 2011, "CitationCount": 52, "EstimatedCitation": 52, "Affiliations": {"California NanoSystems Institute": 0.5, "University of California, Los Angeles": 1.5, "Missouri University of Science and Technology": 1.0}, "Authors": ["Jason Cong", "Guojie Luo", "Yiyu Shi"]}]}, {"DBLP title": "Efficient incremental analysis of on-chip power grid via sparse approximation.", "DBLP authors": ["Pei Sun", "Xin Li", "Ming Yuan Ting"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024878", "OA papers": [{"PaperId": "https://openalex.org/W2118061875", "PaperTitle": "Efficient incremental analysis of on-chip power grid via sparse approximation", "Year": 2011, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Carnegie Mellon University": 2.0, "Mentor Graphics Corporation, 46871 Bayside Parkway, Fremont, CA 94538, USA": 1.0}, "Authors": ["Pei Sun", "Xin Li", "Ming-Yuan Ting"]}]}, {"DBLP title": "Power grid verification using node and branch dominance.", "DBLP authors": ["Nahi H. Abdul Ghani", "Farid N. Najm"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024879", "OA papers": [{"PaperId": "https://openalex.org/W2110796071", "PaperTitle": "Power grid verification using node and branch dominance", "Year": 2011, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"University of Toronto": 2.0}, "Authors": ["Nahi H. Abdul Ghani", "Farid N. Najm"]}]}, {"DBLP title": "Power grid correction using sensitivity analysis under an RC model.", "DBLP authors": ["Pamela Al Haddad", "Farid N. Najm"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024880", "OA papers": [{"PaperId": "https://openalex.org/W2141651709", "PaperTitle": "Power grid correction using sensitivity analysis under an RC model", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Toronto": 2.0}, "Authors": ["Pamela Al Haddad", "Farid N. Najm"]}]}, {"DBLP title": "Design sensitivity of single event transients in scaled logic circuits.", "DBLP authors": ["Jyothi Velamala", "Robert LiVolsi", "Myra Torres", "Yu Cao"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024881", "OA papers": [{"PaperId": "https://openalex.org/W2158359146", "PaperTitle": "Design sensitivity of single event transients in scaled logic circuits", "Year": 2011, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Arizona State University": 2.0, "Impact Technology Development (United States)": 2.0}, "Authors": ["Jyothi Velamala", "Robert LiVolsi", "Myra Torres", "Yu Cao"]}]}, {"DBLP title": "Designing ad-hoc scrubbing sequences to improve memory reliability against soft errors.", "DBLP authors": ["Pedro Reviriego", "Juan Antonio Maestro", "Sanghyeon Baeg"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024882", "OA papers": [{"PaperId": "https://openalex.org/W2115081761", "PaperTitle": "Designing ad-hoc scrubbing sequences to improve memory reliability against soft errors", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Nebrija University": 2.0, "Hanyang University": 1.0}, "Authors": ["Pedro Reviriego", "Juan Antonio Maestro", "Sanghyeon Baeg"]}]}, {"DBLP title": "In-field aging measurement and calibration for power-performance optimization.", "DBLP authors": ["Shuo Wang", "Mohammad Tehranipoor", "LeRoy Winemberg"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024883", "OA papers": [{"PaperId": "https://openalex.org/W2154319697", "PaperTitle": "In-field aging measurement and calibration for power-performance optimization", "Year": 2011, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"University of Connecticut": 2.0, "Freescale Semiconductor (USA)": 1.0}, "Authors": ["Shuo Wang", "Mohammad Tehranipoor", "LeRoy Winemberg"]}]}, {"DBLP title": "Single-molecule electronic detection using nanoscale field-effect devices.", "DBLP authors": ["Sebastian Sorgenfrei", "Kenneth L. Shepard"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024885", "OA papers": [{"PaperId": "https://openalex.org/W2139272644", "PaperTitle": "Single-molecule electronic detection using nanoscale field-effect devices", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"BioElectronics (United States)": 1.0, "Columbia University": 1.0}, "Authors": ["Sebastian Sorgenfrei", "Kenneth L. Shepard"]}]}, {"DBLP title": "CMOS compatible nanowires for biosensing.", "DBLP authors": ["Eric Stern", "David A. Routenberg", "Aleksandar Vacic", "Nitin K. Rajan", "Jason M. Criscione", "Jason Park", "Tarek M. Fahmy", "Mark A. Reed"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024886", "OA papers": [{"PaperId": "https://openalex.org/W2126632661", "PaperTitle": "CMOS compatible nanowires for biosensing", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Yale University": 8.0}, "Authors": ["Eric J. Stern", "David A. Routenberg", "Aleksandar Vacic", "Nitin K. Rajan", "Jason M. Criscione", "Jason Y. Park", "Tarek M. Fahmy", "Mark Reed"]}]}, {"DBLP title": "Heterogeneous integration of carbon nanotubes and graphene microassemblies for environmental and breath sensing.", "DBLP authors": ["Sameer R. Sonkusale", "Mehmet Remzi Dokmeci"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024887", "OA papers": [{"PaperId": "https://openalex.org/W2133005588", "PaperTitle": "Heterogeneous integration of carbon nanotubes and graphene microassemblies for environmental and breath sensing", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Tufts University": 1.0, "Northeastern University": 1.0}, "Authors": ["Sameer Sonkusale", "Mehmet R. Dokmeci"]}]}, {"DBLP title": "An energy-efficient heterogeneous CMP based on hybrid TFET-CMOS cores.", "DBLP authors": ["Vinay Saripalli", "Asit K. Mishra", "Suman Datta", "Vijaykrishnan Narayanan"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024889", "OA papers": [{"PaperId": "https://openalex.org/W2127491699", "PaperTitle": "An energy-efficient heterogeneous CMP based on hybrid TFET-CMOS cores", "Year": 2011, "CitationCount": 58, "EstimatedCitation": 58, "Affiliations": {"Pennsylvania State University": 4.0}, "Authors": ["Vinay Saripalli", "Asit K. Mishra", "Suman Datta", "Vijaykrishnan Narayanan"]}]}, {"DBLP title": "Device modeling and system simulation of nanophotonic on-chip networks for reliability, power and performance.", "DBLP authors": ["Zheng Li", "Moustafa Mohamed", "Xi Chen", "Alan Rolf Mickelson", "Li Shang"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024890", "OA papers": [{"PaperId": "https://openalex.org/W2123583259", "PaperTitle": "Device modeling and system simulation of nanophotonic on-chip networks for reliability, power and performance", "Year": 2011, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"University of Colorado Boulder": 5.0}, "Authors": ["Zheng Li", "Moustafa Mohamed", "Xi Chen", "Alan R. Mickelson", "Li Shang"]}]}, {"DBLP title": "Progressive network-flow based power-aware broadcast addressing for pin-constrained digital microfluidic biochips.", "DBLP authors": ["Tsung-Wei Huang", "Hong-Yan Su", "Tsung-Yi Ho"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024891", "OA papers": [{"PaperId": "https://openalex.org/W2156417758", "PaperTitle": "Progressive network-flow based power-aware broadcast addressing for pin-constrained digital microfluidic biochips", "Year": 2011, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"National Cheng Kung University": 3.0}, "Authors": ["Tsung-Wei Huang", "Hong-Yan Su", "Tsung-Yi Ho"]}]}, {"DBLP title": "Design of robust metabolic pathways.", "DBLP authors": ["Renato Umeton", "Giovanni Stracquadanio", "Anilkumar Sorathiya", "Pietro Li\u00f2", "Alessio Papini", "Giuseppe Nicosia"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024892", "OA papers": [{"PaperId": "https://openalex.org/W2106412306", "PaperTitle": "Design of robust metabolic pathways", "Year": 2011, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"IIT@MIT": 1.0, "Johns Hopkins University": 1.0, "University of Cambridge": 2.0, "University of Florence": 1.0, "University of Catania": 1.0}, "Authors": ["Renato Umeton", "Giovanni Stracquadanio", "Anilkumar Sorathiya", "Alessio Papini", "Pietro Li\u00f2", "Giuseppe Nicosia"]}]}, {"DBLP title": "Reliability analysis and improvement for multi-level non-volatile memories with soft information.", "DBLP authors": ["Shih-Liang Chen", "Bo-Ru Ke", "Jian-Nan Chen", "Chih-Tsun Huang"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024894", "OA papers": [{"PaperId": "https://openalex.org/W2106747875", "PaperTitle": "Reliability analysis and improvement for multi-level non-volatile memories with soft information", "Year": 2011, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"National Tsing Hua University": 4.0}, "Authors": ["Shih-Liang Chen", "Bo-Ru Ke", "Jian-Nan Chen", "Chih-Tsun Huang"]}]}, {"DBLP title": "Image quality aware metrics for performance specification of ADC array in 3D CMOS imagers.", "DBLP authors": ["Hsiu-Ming Chang", "Kwang-Ting (Tim) Cheng"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024895", "OA papers": [{"PaperId": "https://openalex.org/W2171000501", "PaperTitle": "Image quality aware metrics for performance specification of ADC array in 3D CMOS imagers", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of California, Santa Barbara": 2.0}, "Authors": ["Hsiu-Ming Chang", "Kwang-Ting Cheng"]}]}, {"DBLP title": "High effective-resolution built-in jitter characterization with quantization noise shaping.", "DBLP authors": ["Leyi Yin", "Yongtae Kim", "Peng Li"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024896", "OA papers": [{"PaperId": "https://openalex.org/W2102375904", "PaperTitle": "High effective-resolution built-in jitter characterization with quantization noise shaping", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Texas A&M University": 3.0}, "Authors": ["Lingshu Yin", "Yong-Tae Kim", "Peng Li"]}]}, {"DBLP title": "A low-cost wireless interface with no external antenna and crystal oscillator for cm-range contactless testing.", "DBLP authors": ["Chin-Fu Li", "Chi-Ying Lee", "Chen-Hsing Wang", "Shu-Lin Chang", "Li-Ming Denq", "Chun-Chuan Chi", "Hsuan-Jung Hsu", "Ming-Yi Chu", "Jing-Jia Liou", "Shi-Yu Huang", "Po-Chiun Huang", "Hsi-Pin Ma", "Jenn-Chyou Bor", "Cheng-Wen Wu", "Ching-Cheng Tien", "Chi-Hu Wang", "Yung-Sheng Kuo", "Chih-Tsun Huang", "Tien-Yu Chang"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024897", "OA papers": [{"PaperId": "https://openalex.org/W2125674426", "PaperTitle": "A low-cost wireless interface with no external antenna and crystal oscillator for cm-range contactless testing", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Dept. Elec. Eng., NTHU, Hsinchu, Taiwan 30013": 14.0, "Dept. Elec. Eng. CHU, Hsinchu, Taiwan 30012": 3.0, "Dept. Comp. Sci., NTHU, Hsinchu, Taiwan 30012": 2.0}, "Authors": ["Chin-Fu Li", "Chi-Ying Lee", "Chen-Hsing Wang", "Shu-Lin Chang", "Li-Ming Denq", "Chun-Chieh Chi", "Hsuan-Jung Hsu", "Ming-Yi Chu", "Jing-Jia Liou", "Shi-Yu Huang", "Po-Chiun Huang", "Hsi-Pin Ma", "Jenn-Chiou Bor", "Cheng-Wen Wu", "Ching-Cheng Tien", "Chi-Hu Wang", "Yung-Sheng Kuo", "Chih-Tsun Huang", "Tien-Yu Chang"]}]}, {"DBLP title": "A fast approach for static timing analysis covering all PVT corners.", "DBLP authors": ["Sari Onaissi", "Feroze Taraporevala", "Jinfeng Liu", "Farid N. Najm"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024899", "OA papers": [{"PaperId": "https://openalex.org/W2169671942", "PaperTitle": "A fast approach for static timing analysis covering all PVT corners", "Year": 2011, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"University of Toronto": 2.0, "Synopsys (United States)": 2.0}, "Authors": ["Sari Onaissi", "Feroze P. Taraporevala", "Jinfeng Liu", "Farid N. Najm"]}]}, {"DBLP title": "Full-chip TSV-to-TSV coupling analysis and optimization in 3D IC.", "DBLP authors": ["Chang Liu", "Taigon Song", "Jonghyun Cho", "Joohee Kim", "Joungho Kim", "Sung Kyu Lim"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024900", "OA papers": [{"PaperId": "https://openalex.org/W2133279383", "PaperTitle": "Full-chip TSV-to-TSV coupling analysis and optimization in 3D IC", "Year": 2011, "CitationCount": 79, "EstimatedCitation": 79, "Affiliations": {"Georgia Institute of Technology": 3.0, "Korea Advanced Institute of Science and Technology": 3.0}, "Authors": ["Chang Liu", "Taigon Song", "Jonghyun Cho", "Joo Hee Kim", "Joungho Kim", "Sung Kyu Lim"]}]}, {"DBLP title": "Flexible 2D layout decomposition framework for spacer-type double pattering lithography.", "DBLP authors": ["Yongchan Ban", "Kevin Lucas", "David Z. Pan"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024901", "OA papers": [{"PaperId": "https://openalex.org/W2126301723", "PaperTitle": "Flexible 2D layout decomposition framework for spacer-type double pattering lithography", "Year": 2011, "CitationCount": 39, "EstimatedCitation": 39, "Affiliations": {"The University of Texas at Austin": 3.0}, "Authors": ["Yongchan Ban", "Kevin Lucas", "David Z. Pan"]}]}, {"DBLP title": "AENEID: a generic lithography-friendly detailed router based on post-RET data learning and hotspot detection.", "DBLP authors": ["Duo Ding", "Jhih-Rong Gao", "Kun Yuan", "David Z. Pan"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024902", "OA papers": [{"PaperId": "https://openalex.org/W2157910601", "PaperTitle": "AENEID", "Year": 2011, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"The University of Texas at Austin": 4.0}, "Authors": ["Duo Ding", "Jhih-Rong Gao", "Kun Yuan", "David Z. Pan"]}]}, {"DBLP title": "A fast solver for nonlocal electrostatic theory in biomolecular science and engineering.", "DBLP authors": ["Jaydeep P. Bardhan", "Andreas Hildebrandt"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024904", "OA papers": [{"PaperId": "https://openalex.org/W2151221412", "PaperTitle": "A fast solver for nonlocal electrostatic theory in biomolecular science and engineering", "Year": 2011, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Rush University Medical Center": 1.0, "Johannes Gutenberg University Mainz": 1.0}, "Authors": ["Jaydeep P. Bardhan", "Andreas Hildebrandt"]}]}, {"DBLP title": "Biochemical oscillator sensitivity analysis in the presence of conservation constraints.", "DBLP authors": ["Jared E. Toettcher", "Anya Castillo", "Bruce Tidor", "Jacob White"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024905", "OA papers": [{"PaperId": "https://openalex.org/W2096310758", "PaperTitle": "Biochemical oscillator sensitivity analysis in the presence of conservation constraints", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of California, San Francisco": 1.0, "Massachusetts Institute of Technology": 3.0}, "Authors": ["Jared E. Toettcher", "Anya Castillo", "Bruce Tidor", "Jacob K. White"]}]}, {"DBLP title": "In silico synchronization of cellular populations through expression data deconvolution.", "DBLP authors": ["Marisa C. Eisenberg", "Joshua N. Ash", "Dan Siegal-Gaskins"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024906", "OA papers": [{"PaperId": "https://openalex.org/W3100386877", "PaperTitle": "In silicosynchronization of cellular populations through expression data deconvolution", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"The Ohio State University": 3.0}, "Authors": ["Marisa C. Eisenberg", "Joshua N. Ash", "Dan Siegal-Gaskins"]}]}, {"DBLP title": "MO-pack: many-objective clustering for FPGA CAD.", "DBLP authors": ["Senthilkumar Thoravi Rajavel", "Ali Akoglu"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024908", "OA papers": [{"PaperId": "https://openalex.org/W2137454730", "PaperTitle": "MO-pack", "Year": 2011, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"University of Arizona": 2.0}, "Authors": ["Senthilkumar Thoravi Rajavel", "Ali Akoglu"]}]}, {"DBLP title": "Enforcing architectural contracts in high-level synthesis.", "DBLP authors": ["Nikhil A. Patil", "Ankit Bansal", "Derek Chiou"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024909", "OA papers": [{"PaperId": "https://openalex.org/W2114251442", "PaperTitle": "Enforcing architectural contracts in high-level synthesis", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"The University of Texas at Austin": 3.0}, "Authors": ["Nikhil P. Patil", "Ankit Bansal", "Derek Chiou"]}]}, {"DBLP title": "Shared reconfigurable fabric for multi-core customization.", "DBLP authors": ["Liang Chen", "Tulika Mitra"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024910", "OA papers": [{"PaperId": "https://openalex.org/W2106922178", "PaperTitle": "Shared reconfigurable fabric for multi-core customization", "Year": 2011, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"National University of Singapore": 2.0}, "Authors": ["Liang Chen", "Tulika Mitra"]}]}, {"DBLP title": "Synchronous sequential computation with molecular reactions.", "DBLP authors": ["Hua Jiang", "Marc D. Riedel", "Keshab K. Parhi"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024911", "OA papers": [{"PaperId": "https://openalex.org/W2142364125", "PaperTitle": "Synchronous sequential computation with molecular reactions", "Year": 2011, "CitationCount": 39, "EstimatedCitation": 39, "Affiliations": {"University of Minnesota": 3.0}, "Authors": ["Hua Jiang", "Marc D. Riedel", "Keshab K. Parhi"]}]}, {"DBLP title": "Facing the challenge of new design features: an effective verification approach.", "DBLP authors": ["Wisam Kadry", "Ronny Morad", "Alex Goryachev", "Eli Almog", "Christopher A. Krygowski"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024913", "OA papers": [{"PaperId": "https://openalex.org/W2169851548", "PaperTitle": "Facing the challenge of new design features", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"IBM Research - Haifa": 4.0, "[IBM Systems and Technology Group, Poughkeepsie, NY, USA]": 1.0}, "Authors": ["Wisam Kadry", "Ronny Morad", "Alex Goryachev", "Eli Almog", "Christopher A. Krygowski"]}]}, {"DBLP title": "Learning microarchitectural behaviors to improve stimuli generation quality.", "DBLP authors": ["Yoav Katz", "Michal Rimon", "Avi Ziv", "Gai Shaked"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024914", "OA papers": [{"PaperId": "https://openalex.org/W2117874980", "PaperTitle": "Learning microarchitectural behaviors to improve stimuli generation quality", "Year": 2011, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"IBM Research - Haifa": 3.0, "Technion \u2013 Israel Institute of Technology": 1.0}, "Authors": ["Yoav Katz", "Michal Rimon", "Avi Ziv", "Gai Shaked"]}]}, {"DBLP title": "Robust partitioning for hardware-accelerated functional verification.", "DBLP authors": ["Michael D. Moffitt", "M\u00e1ty\u00e1s A. Sustik", "Paul G. Villarrubia"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024915", "OA papers": [{"PaperId": "https://openalex.org/W2133767982", "PaperTitle": "Robust partitioning for hardware-accelerated functional verification", "Year": 2011, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"IBM (United States)": 3.0}, "Authors": ["Michael D. Moffitt", "M\u00e1ty\u00e1s A. Sustik", "Paul G. Villarrubia"]}]}, {"DBLP title": "Threadmill: a post-silicon exerciser for multi-threaded processors.", "DBLP authors": ["Allon Adir", "Maxim Golubev", "Shimon Landa", "Amir Nahir", "Gil Shurek", "Vitali Sokhin", "Avi Ziv"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024916", "OA papers": [{"PaperId": "https://openalex.org/W2143849045", "PaperTitle": "Threadmill", "Year": 2011, "CitationCount": 33, "EstimatedCitation": 33, "Affiliations": {"IBM Research - Haifa": 7.0}, "Authors": ["Allon Adir", "Maxim Golubev", "Shimon Landa", "Amir Nahir", "Gil Shurek", "Vitali Sokhin", "Avi Ziv"]}]}, {"DBLP title": "CACTI-FinFET: an integrated delay and power modeling framework for FinFET-based caches under process variations.", "DBLP authors": ["Chun-Yi Lee", "Niraj K. Jha"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024918", "OA papers": [{"PaperId": "https://openalex.org/W2119643695", "PaperTitle": "CACTI-FinFET", "Year": 2011, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"Princeton University": 2.0}, "Authors": ["Chun-Yi Lee", "Niraj K. Jha"]}]}, {"DBLP title": "A case for NEMS-based functional-unit power gating of low-power embedded microprocessors.", "DBLP authors": ["Michael B. Henry", "Meeta Srivastav", "Leyla Nazhandali"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024919", "OA papers": [{"PaperId": "https://openalex.org/W2146924161", "PaperTitle": "A case for NEMS-based functional-unit power gating of low-power embedded microprocessors", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Virginia Tech Services": 3.0}, "Authors": ["Michael R. Henry", "Meeta Srivastav", "Leyla Nazhandali"]}]}, {"DBLP title": "Automated mapping for reconfigurable single-electron transistor arrays.", "DBLP authors": ["Yung-Chih Chen", "Soumya Eachempati", "Chun-Yao Wang", "Suman Datta", "Yuan Xie", "Vijaykrishnan Narayanan"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024920", "OA papers": [{"PaperId": "https://openalex.org/W2159022075", "PaperTitle": "Automated mapping for reconfigurable single-electron transistor arrays", "Year": 2011, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"National Tsing Hua University": 2.0, "Intel (United States)": 1.0, "Pennsylvania State University": 3.0}, "Authors": ["Yung-Chih Chen", "Soumya Eachempati", "Chun-Yao Wang", "Suman Datta", "Yuan Xie", "Vijaykrishnan Narayanan"]}]}, {"DBLP title": "Universal logic modules based on double-gate carbon nanotube transistors.", "DBLP authors": ["Andrew Zukoski", "Xuebei Yang", "Kartik Mohanram"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024921", "OA papers": [{"PaperId": "https://openalex.org/W2139822290", "PaperTitle": "Universal logic modules based on double-gate carbon nanotube transistors", "Year": 2011, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"Rice University": 3.0}, "Authors": ["Andrew Zukoski", "Xuebei Yang", "Kartik Mohanram"]}]}, {"DBLP title": "Virtualization of heterogeneous machines hardware description in a synthesizable object-oriented language.", "DBLP authors": ["Joshua S. Auerbach", "David F. Bacon", "Perry Cheng", "Rodric M. Rabbah", "Sunil Shukla"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024923", "OA papers": [{"PaperId": "https://openalex.org/W2103811814", "PaperTitle": "Virtualization of heterogeneous machines hardware description in a synthesizable object-oriented language", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"IBM research": 5.0}, "Authors": ["Joshua D. Auerbach", "David Bacon", "Perry Cheng", "Rodric Rabbah", "Sunil Kumar Shukla"]}]}, {"DBLP title": "Process-level virtualization for runtime adaptation of embedded software.", "DBLP authors": ["Kim M. Hazelwood"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024924", "OA papers": [{"PaperId": "https://openalex.org/W2149198363", "PaperTitle": "Process-level virtualization for runtime adaptation of embedded software", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Virginia": 1.0}, "Authors": ["Kim Hazelwood"]}]}, {"DBLP title": "Virtualizing embedded systems: why bother?", "DBLP authors": ["Gernot Heiser"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024925", "OA papers": [{"PaperId": "https://openalex.org/W2112657771", "PaperTitle": "Virtualizing embedded systems", "Year": 2011, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"Data61": 0.5, "UNSW Sydney": 0.5}, "Authors": ["Gernot Heiser"]}]}, {"DBLP title": "Virtualizing real-time embedded systems with Java.", "DBLP authors": ["Jan Vitek"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024926", "OA papers": [{"PaperId": "https://openalex.org/W2154326968", "PaperTitle": "Virtualizing real-time embedded systems with Java", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Computer Science Dept., Purdue University, USA": 1.0}, "Authors": ["Jan Vitek"]}]}, {"DBLP title": "DRAIN: distributed recovery architecture for inaccessible nodes in multi-core chips.", "DBLP authors": ["Andrew DeOrio", "Konstantinos Aisopos", "Valeria Bertacco", "Li-Shiuan Peh"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024928", "OA papers": [{"PaperId": "https://openalex.org/W2126679074", "PaperTitle": "DRAIN", "Year": 2011, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"University of Michigan\u2013Ann Arbor": 2.0, "Massachusetts Institute of Technology": 1.5, "Princeton University": 0.5}, "Authors": ["Andrew DeOrio", "Kostantinos Aisopos", "Valeria Bertacco", "Li-Shiuan Peh"]}]}, {"DBLP title": "A fault-tolerant NoC scheme using bidirectional channel.", "DBLP authors": ["Wen-Chung Tsai", "Deng-Yuan Zheng", "Sao-Jie Chen", "Yu Hen Hu"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024929", "OA papers": [{"PaperId": "https://openalex.org/W2149637086", "PaperTitle": "A fault-tolerant NoC scheme using bidirectional channel", "Year": 2011, "CitationCount": 63, "EstimatedCitation": 63, "Affiliations": {"National Taiwan University": 3.0, "University of Wisconsin\u2013Madison": 1.0}, "Authors": ["Wen-Chung Tsai", "Deng-Yuan Zheng", "Sao-Jie Chen", "Yu Hu"]}]}, {"DBLP title": "Process variation-aware routing in NoC based multicores.", "DBLP authors": ["Akbar Sharifi", "Mahmut T. Kandemir"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024930", "OA papers": [{"PaperId": "https://openalex.org/W2114868962", "PaperTitle": "Process variation-aware routing in NoC based multicores", "Year": 2011, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Pennsylvania State University": 2.0}, "Authors": ["Akbar Sharifi", "Mahmut Kandemir"]}]}, {"DBLP title": "Enabling system-level modeling of variation-induced faults in networks-on-chips.", "DBLP authors": ["Konstantinos Aisopos", "Chia-Hsin Owen Chen", "Li-Shiuan Peh"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024931", "OA papers": [{"PaperId": "https://openalex.org/W2103575641", "PaperTitle": "Enabling system-level modeling of variation-induced faults in networks-on-chips", "Year": 2011, "CitationCount": 33, "EstimatedCitation": 33, "Affiliations": {"Massachusetts Institute of Technology": 2.5, "Princeton University": 0.5}, "Authors": ["Konstantinos Aisopos", "Chung-Hwan Chen", "Li-Shiuan Peh"]}]}, {"DBLP title": "FlexiBuffer: reducing leakage power in on-chip network routers.", "DBLP authors": ["Gwangsun Kim", "John Kim", "Sungjoo Yoo"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024932", "OA papers": [{"PaperId": "https://openalex.org/W2157047157", "PaperTitle": "FlexiBuffer", "Year": 2011, "CitationCount": 46, "EstimatedCitation": 46, "Affiliations": {"Korea Advanced Institute of Science and Technology": 2.0, "Pohang University of Science and Technology": 1.0}, "Authors": ["Gwangsun Kim", "John Kim", "Sungjoo Yoo"]}]}, {"DBLP title": "Capacity optimized NoC for multi-mode SoC.", "DBLP authors": ["Isask'har Walter", "Erez Kantor", "Israel Cidon", "Shay Kutten"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024933", "OA papers": [{"PaperId": "https://openalex.org/W2120604478", "PaperTitle": "Capacity optimized NoC for multi-mode SoC", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Technion \u2013 Israel Institute of Technology": 4.0}, "Authors": ["Isask'har Walter", "Erez Kantor", "Israel Cidon", "Shay Kutten"]}]}, {"DBLP title": "Dynamic cache reconfiguration and partitioning for energy optimization in real-time multi-core systems.", "DBLP authors": ["Weixun Wang", "Prabhat Mishra", "Sanjay Ranka"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024935", "OA papers": [{"PaperId": "https://openalex.org/W2123700830", "PaperTitle": "Dynamic cache reconfiguration and partitioning for energy optimization in real-time multi-core systems", "Year": 2011, "CitationCount": 62, "EstimatedCitation": 62, "Affiliations": {"University of Florida": 3.0}, "Authors": ["Weixun Wang", "Prabhat Mishra", "Sanjay Ranka"]}]}, {"DBLP title": "A helper thread based dynamic cache partitioning scheme for multithreaded applications.", "DBLP authors": ["Mahmut T. Kandemir", "Taylan Yemliha", "Emre Kultursay"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024936", "OA papers": [{"PaperId": "https://openalex.org/W2160206528", "PaperTitle": "A helper thread based dynamic cache partitioning scheme for multithreaded applications", "Year": 2011, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Pennsylvania State University": 2.0, "Syracuse University": 1.0}, "Authors": ["Mahmut Kandemir", "Taylan Yemliha", "Emre Kultursay"]}]}, {"DBLP title": "A reuse-aware prefetching scheme for scratchpad memory.", "DBLP authors": ["Jason Cong", "Hui Huang", "Chunyue Liu", "Yi Zou"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024937", "OA papers": [{"PaperId": "https://openalex.org/W2160545443", "PaperTitle": "A reuse-aware prefetching scheme for scratchpad memory", "Year": 2011, "CitationCount": 34, "EstimatedCitation": 34, "Affiliations": {"University of California, Los Angeles": 4.0}, "Authors": ["Jason Cong", "Zhenhui Kang", "Chunyue Liu", "Yi Zou"]}]}, {"DBLP title": "Buffer-integrated-Cache: a cost-effective SRAM architecture for handheld and embedded platforms.", "DBLP authors": ["Carlos Flores Fajardo", "Zhen Fang", "Ravi R. Iyer", "German Fabila Garcia", "Seung Eun Lee", "Li Zhao"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024938", "OA papers": [{"PaperId": "https://openalex.org/W2098361319", "PaperTitle": "Buffer-integrated-Cache", "Year": 2011, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"Intel (United States)": 5.0, "Seoul National University of Science and Technology": 1.0}, "Authors": ["Carlos Fajardo", "Zhen Fang", "Ravi Iyer", "German Garcia", "Seung Hwan Lee", "Hailong Li"]}]}, {"DBLP title": "Wear rate leveling: lifetime enhancement of PRAM with endurance variation.", "DBLP authors": ["Jianbo Dong", "Lei Zhang", "Yinhe Han", "Ying Wang", "Xiaowei Li"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024939", "OA papers": [{"PaperId": "https://openalex.org/W2101810455", "PaperTitle": "Wear rate leveling", "Year": 2011, "CitationCount": 51, "EstimatedCitation": 51, "Affiliations": {"Institute of Computing Technology": 5.0}, "Authors": ["Jianbo Dong", "Lei Zhang", "Yinhe Han", "Ying Wang", "Xiaowei Li"]}]}, {"DBLP title": "Matching cache access behavior and bit error pattern for high performance low Vcc L1 cache.", "DBLP authors": ["Young-Geun Choi", "Sungjoo Yoo", "Sunggu Lee", "Jung Ho Ahn"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024940", "OA papers": [{"PaperId": "https://openalex.org/W2140786796", "PaperTitle": "Matching cache access behavior and bit error pattern for high performance low Vcc L1 cache", "Year": 2011, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Korea Post": 1.5, "Pohang University of Science and Technology": 1.5, "Seoul National University of Science and Technology": 1.0}, "Authors": ["Younggeun Choi", "Sungjoo Yoo", "Sunggu Lee", "Jung Yong Ahn"]}]}, {"DBLP title": "A closed-form expression for estimating minimum operating voltage (VDDmin) of CMOS logic gates.", "DBLP authors": ["Hiroshi Fuketa", "Satoshi Iida", "Tadashi Yasufuku", "Makoto Takamiya", "Masahiro Nomura", "Hirofumi Shinohara", "Takayasu Sakurai"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024942", "OA papers": [{"PaperId": "https://openalex.org/W2152510163", "PaperTitle": "A closed-form expression for estimating minimum operating voltage (V <sub>DDmin</sub> ) of CMOS logic gates", "Year": 2011, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"The University of Tokyo": 5.0, "Semiconductor Technology Academic Research Center (STARC), Japan": 2.0}, "Authors": ["Hiroshi Fuketa", "Satoshi Iida", "Tadashi Yasufuku", "Makoto Takamiya", "M. A. Nomura", "Hirofumi Shinohara", "Takayasu Sakurai"]}]}, {"DBLP title": "Pipeline strategy for improving optimal energy efficiency in ultra-low voltage design.", "DBLP authors": ["Mingoo Seok", "Dongsuk Jeon", "Chaitali Chakrabarti", "David T. Blaauw", "Dennis Sylvester"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024943", "OA papers": [{"PaperId": "https://openalex.org/W2166222777", "PaperTitle": "Pipeline strategy for improving optimal energy efficiency in ultra-low voltage design", "Year": 2011, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"University of Michigan\u2013Ann Arbor": 4.0, "Arizona State University": 1.0}, "Authors": ["Mingoo Seok", "Dongsuk Jeon", "Chaitali Chakrabarti", "David Blaauw", "Dennis Sylvester"]}]}, {"DBLP title": "Fast algorithms for IR voltage drop analysis exploiting locality.", "DBLP authors": ["Sel\u00e7uk K\u00f6se", "Eby G. Friedman"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024944", "OA papers": [{"PaperId": "https://openalex.org/W2096235237", "PaperTitle": "Fast algorithms for <i>IR</i> voltage drop analysis exploiting locality", "Year": 2011, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"University of Rochester": 2.0}, "Authors": ["Selcuk Kose", "Eby G. Friedman"]}]}, {"DBLP title": "Decoupling for power gating: sources of power noise and design strategies.", "DBLP authors": ["Tong Xu", "Peng Li", "Boyuan Yan"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024945", "OA papers": [{"PaperId": "https://openalex.org/W2102478522", "PaperTitle": "Decoupling for power gating", "Year": 2011, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"Texas A&M University": 3.0}, "Authors": ["Tong Xu", "Peng Li", "Boyuan Yan"]}]}, {"DBLP title": "Error-resilient low-power DSP via path-delay shaping.", "DBLP authors": ["Paul N. Whatmough", "Shidhartha Das", "David M. Bull", "Izzat Darwazeh"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024946", "OA papers": [{"PaperId": "https://openalex.org/W2134698135", "PaperTitle": "Error-resilient low-power DSP via path-delay shaping", "Year": 2011, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"ARM (United Kingdom)": 2.5, "University College London": 1.5}, "Authors": ["Paul N. Whatmough", "Shidhartha Das", "David Bull", "Izzat Darwazeh"]}]}, {"DBLP title": "Power-gated MOS current mode logic (PG-MCML): a power aware DPA-resistant standard cell library.", "DBLP authors": ["Alessandro Cevrero", "Francesco Regazzoni", "Micheal Schwander", "St\u00e9phane Badel", "Paolo Ienne", "Yusuf Leblebici"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024947", "OA papers": [{"PaperId": "https://openalex.org/W2131614885", "PaperTitle": "Power-gated MOS current mode logic (PG-MCML)", "Year": 2011, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne": 5.0, "Universit\u00e9 Catholique de Louvain": 1.0}, "Authors": ["Alessandro Cevrero", "Francesco Regazzoni", "Micheal Schwander", "St\u00e9phane Badel", "Paolo Ienne", "Yusuf Leblebici"]}]}, {"DBLP title": "EFFEX: an embedded processor for computer vision based feature extraction.", "DBLP authors": ["Jason Clemons", "Andrew Jones", "Robert Perricone", "Silvio Savarese", "Todd M. Austin"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024949", "OA papers": [{"PaperId": "https://openalex.org/W2136964839", "PaperTitle": "EFFEX", "Year": 2011, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"University of Michigan\u2013Ann Arbor": 5.0}, "Authors": ["Jason Clemons", "Andrew M. Jones", "Robert Perricone", "Silvio Savarese", "Todd Austin"]}]}, {"DBLP title": "Run-time adaptive energy-aware motion and disparity estimation in multiview video coding.", "DBLP authors": ["Bruno Zatt", "Muhammad Shafique", "Felipe Sampaio", "Luciano Volcan Agostini", "Sergio Bampi", "J\u00f6rg Henkel"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024950", "OA papers": [{"PaperId": "https://openalex.org/W2119899410", "PaperTitle": "Run-time adaptive energy-aware motion and disparity estimation in multiview video coding", "Year": 2011, "CitationCount": 49, "EstimatedCitation": 49, "Affiliations": {"Federal University of Rio Grande do Sul": 2.0, "Karlsruhe Institute of Technology": 2.5, "Universidade Federal de Pelotas": 1.5}, "Authors": ["Bruno Zatt", "Muhammad Shafique", "Felipe Sampaio", "Luciano Agostini", "Sergio Bampi", "Jorg Henkel"]}]}, {"DBLP title": "Low-power adaptive pipelined MPSoCs for multimedia: an H.264 video encoder case study.", "DBLP authors": ["Haris Javaid", "Muhammad Shafique", "Sri Parameswaran", "J\u00f6rg Henkel"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024951", "OA papers": [{"PaperId": "https://openalex.org/W2117938626", "PaperTitle": "Low-power adaptive pipelined MPSoCs for multimedia", "Year": 2011, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"UNSW Sydney": 2.0, "Karlsruhe Institute of Technology": 2.0}, "Authors": ["Haris Javaid", "Muhammad Shafique", "Sri Parameswaran", "Jorg Henkel"]}]}, {"DBLP title": "RJOP: a customized Java processor for reactive embedded systems.", "DBLP authors": ["Muhammad Nadeem", "Morteza Biglari-Abhari", "Zoran Salcic"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024952", "OA papers": [{"PaperId": "https://openalex.org/W2138409379", "PaperTitle": "RJOP", "Year": 2011, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"University of Auckland": 3.0}, "Authors": ["Muhammad Nadeem", "Morteza Biglari-Abhari", "Zoran Salcic"]}]}, {"DBLP title": "Hermes: an integrated CPU/GPU microarchitecture for IP routing.", "DBLP authors": ["Yuhao Zhu", "Yangdong Deng", "Yubei Chen"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024953", "OA papers": [{"PaperId": "https://openalex.org/W2165867001", "PaperTitle": "Hermes", "Year": 2011, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"The University of Texas at Austin": 1.0, "Tsinghua University": 2.0}, "Authors": ["Yuhao Zhu", "Yangdong Deng", "Yubei Chen"]}]}, {"DBLP title": "MARSS: a full system simulator for multicore x86 CPUs.", "DBLP authors": ["Avadh Patel", "Furat Afram", "Shunfei Chen", "Kanad Ghose"], "year": 2011, "doi": "https://doi.org/10.1145/2024724.2024954", "OA papers": [{"PaperId": "https://openalex.org/W2138146350", "PaperTitle": "MARSS", "Year": 2011, "CitationCount": 302, "EstimatedCitation": 302, "Affiliations": {"Binghamton University": 4.0}, "Authors": ["Avadh Patel", "Furat Afram", "Shunfei Chen", "Kanad Ghose"]}]}]