# WorkLoad Optimize SOC (WLOS) Baseline

## Simulation for matrix multiplication
Run iverilog simulation
```sh
cd ~/caravel-soc_fpga-lab/lab-wlos_baseline/testbench/counter_la_mm
source run_clean
source run_sim
```

## Simulation for FIR
Run iverilog simulation
```sh
cd ~/caravel-soc_fpga-lab/lab-wlos_baseline/testbench/counter_la_fir
source run_clean
source run_sim
```

## Simulation for qsort
Run iverilog simulation
```sh
cd ~/caravel-soc_fpga-lab/lab-wlos_baseline/testbench/counter_la_qs
source run_clean
source run_sim
```
