Release 12.4 - xst M.81d (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: ece453_top_level.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ece453_top_level.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ece453_top_level"
Output Format                      : NGC
Target Device                      : xc3s1500-4-fg676

---- Source Options
Top Module Name                    : ece453_top_level
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "src/shift_reg.v" in library work
Compiling verilog file "src/reg_file.v" in library work
Module <shift_reg> compiled
Compiling verilog file "src/ece453_master_module.v" in library work
Module <reg_file> compiled
Compiling verilog file "src/ece453_top_level.v" in library work
Module <ece453_master_module> compiled
Module <ece453_top_level> compiled
No errors in compilation
Analysis of file <"ece453_top_level.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <ece453_top_level> in library <work>.

Analyzing hierarchy for module <ece453_master_module> in library <work>.

Analyzing hierarchy for module <shift_reg> in library <work>.

Analyzing hierarchy for module <reg_file> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <ece453_top_level>.
Module <ece453_top_level> is correct for synthesis.
 
Analyzing module <ece453_master_module> in library <work>.
Module <ece453_master_module> is correct for synthesis.
 
Analyzing module <shift_reg> in library <work>.
Module <shift_reg> is correct for synthesis.
 
Analyzing module <reg_file> in library <work>.
WARNING:Xst:905 - "src/reg_file.v" line 24: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <addr>
Module <reg_file> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <shift_reg>.
    Related source file is "src/shift_reg.v".
    Found 1-bit register for signal <out>.
    Found 1-bit xor2 for signal <out$xor0000> created at line 13.
    Found 3-bit register for signal <shift_reg>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <shift_reg> synthesized.


Synthesizing Unit <reg_file>.
    Related source file is "src/reg_file.v".
    Using one-hot encoding for signal <select>.
    Found 32-bit register for signal <dout>.
    Found 16-bit up counter for signal <read_count>.
    Found 192-bit register for signal <RF>.
    Found 16-bit up counter for signal <write_count>.
    Summary:
	inferred   2 Counter(s).
	inferred 224 D-type flip-flop(s).
Unit <reg_file> synthesized.


Synthesizing Unit <ece453_master_module>.
    Related source file is "src/ece453_master_module.v".
WARNING:Xst:647 - Input <SPI_MISO> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2563 - Inout <PIO<58>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <PIO<63>> is never assigned. Tied to value Z.
WARNING:Xst:1305 - Output <VD_NRESET> is never assigned. Tied to value 0.
WARNING:Xst:2563 - Inout <PIO<64>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <PIO<59>> is never assigned. Tied to value Z.
WARNING:Xst:1305 - Output <ACC_PORT_PIN<42:24>> is never assigned. Tied to value 0000000000000000000.
WARNING:Xst:1305 - Output <ACC_PORT_PIN<16>> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <CPLD_RS1_B> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <PIO_DIR0> is never assigned. Tied to value 0.
WARNING:Xst:2563 - Inout <PIO<65>> is never assigned. Tied to value Z.
WARNING:Xst:647 - Input <ARM_CS5_B> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2563 - Inout <PIO<66>> is never assigned. Tied to value Z.
WARNING:Xst:1305 - Output <PIO_DIR8> is never assigned. Tied to value 0.
WARNING:Xst:2563 - Inout <PS2_MOUSE_CLK> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <PIO<67>> is never assigned. Tied to value Z.
WARNING:Xst:1305 - Output <LCD_DATA> is never assigned. Tied to value 0000.
WARNING:Xst:2563 - Inout <VE_FIELD_VSYNC> is never assigned. Tied to value Z.
WARNING:Xst:1305 - Output <LCD_E> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <VD_HS> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SPI_SS> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <DIP_SW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VE_VSO> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <FLASH_ADDR> is never assigned. Tied to value 00000000000000000000000.
WARNING:Xst:647 - Input <VD_SFL> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RS232_RTS> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <PS2_ENABLED> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <AC97_SYNC> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <CPLD_WS1_B> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <RS232_CTS> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <VE_DATA> is never assigned. Tied to value 00000000.
WARNING:Xst:647 - Input <CPLD_NFIO4> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CPLD_NFIO5> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FPGA_CLK_BANK_0> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FPGA_CLK_BANK_1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2563 - Inout <VE_BLANK> is never assigned. Tied to value Z.
WARNING:Xst:1305 - Output <VGA_PIX_CLK> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <FPGA_CLK_BANK_5> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <FLASH_NWE> is never assigned. Tied to value 0.
WARNING:Xst:2563 - Inout <VE_HSYNC> is never assigned. Tied to value Z.
WARNING:Xst:1305 - Output <VE_SCRESET_RTC> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <AC97_ID_0> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <AC97_BIT_CLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VD_LLC> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <AC97_ID_1> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <FLASH_NWP> is never assigned. Tied to value 0.
WARNING:Xst:2563 - Inout <FLASH_DATA<10>> is never assigned. Tied to value Z.
WARNING:Xst:647 - Input <ARM_CS0_B> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VD_VS_FIELD> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2563 - Inout <PS2_KEYB_DATA> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <FLASH_DATA<11>> is never assigned. Tied to value Z.
WARNING:Xst:647 - Input <ARM_OE_B> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <LCD_RS> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <LCD_BACK> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <ARM_RESET_OUT> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2563 - Inout <FLASH_DATA<12>> is never assigned. Tied to value Z.
WARNING:Xst:1305 - Output <LCD_RW> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <VGA_BLANK> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <FPGA_CLK2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2563 - Inout <FLASH_DATA<13>> is never assigned. Tied to value Z.
WARNING:Xst:647 - Input <FPGA_CLK3> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VE_CLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <VGA_HSYNC> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <PIO_IN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2563 - Inout <FLASH_DATA<14>> is never assigned. Tied to value Z.
WARNING:Xst:1305 - Output <VGA_PSAVE> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <VD_DATA_DEC> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2563 - Inout <FLASH_DATA<15>> is never assigned. Tied to value Z.
WARNING:Xst:647 - Input <ARM_CS1_B> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VE_CLAMP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <PIO_DIR16> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <RS232_RX> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <PIO_DIR24> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <AC97_RESET_N> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <VE_CSO_HSO> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VE_TTXREQ> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <PIO_DIR32> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <PIO_DIR40> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <AC97_SDATA_IN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <RS232_TX> is never assigned. Tied to value 0.
WARNING:Xst:2563 - Inout <PS2_MOUSE_DATA> is never assigned. Tied to value Z.
WARNING:Xst:1305 - Output <VD_NPWRDWN> is never assigned. Tied to value 0.
WARNING:Xst:2563 - Inout <FLASH_DATA<0>> is never assigned. Tied to value Z.
WARNING:Xst:647 - Input <ARM_CS2_B> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <FLASH_NRESET> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <PIO_OE_B0> is never assigned. Tied to value 0.
WARNING:Xst:2563 - Inout <FLASH_DATA<1>> is never assigned. Tied to value Z.
WARNING:Xst:1305 - Output <SPI_SCK> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <VGA_B> is never assigned. Tied to value 00000000.
WARNING:Xst:2563 - Inout <FLASH_DATA<2>> is never assigned. Tied to value Z.
WARNING:Xst:1305 - Output <PIO_OE_B8> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <VGA_G> is never assigned. Tied to value 00000000.
WARNING:Xst:1305 - Output <VE_RESET> is never assigned. Tied to value 0.
WARNING:Xst:2563 - Inout <FLASH_DATA<3>> is never assigned. Tied to value Z.
WARNING:Xst:1305 - Output <SPI_MOSI> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <PIO_OE_B16> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <ARM_RW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <PIO_OE_B24> is never assigned. Tied to value 0.
WARNING:Xst:2563 - Inout <FLASH_DATA<4>> is never assigned. Tied to value Z.
WARNING:Xst:1305 - Output <PIO_OE_B32> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <VGA_R> is never assigned. Tied to value 00000000.
WARNING:Xst:2563 - Inout <FLASH_DATA<5>> is never assigned. Tied to value Z.
WARNING:Xst:1305 - Output <AC97_SDATA_OUT> is never assigned. Tied to value 0.
WARNING:Xst:2563 - Inout <PIO<50>> is never assigned. Tied to value Z.
WARNING:Xst:1305 - Output <PIO_OE_B40> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <ARM_CS3_B> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <FLASH_NBYTE> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <FLASH_NRYBY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <FLASH_NCE> is never assigned. Tied to value 0.
WARNING:Xst:2563 - Inout <FLASH_DATA<6>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <PIO<51>> is never assigned. Tied to value Z.
WARNING:Xst:1305 - Output <VGA_VSYNC> is never assigned. Tied to value 0.
WARNING:Xst:2563 - Inout <FLASH_DATA<7>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <PIO<52>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <FLASH_DATA<8>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <PIO<53>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <PIO<48>> is never assigned. Tied to value Z.
WARNING:Xst:1305 - Output <VE_PAL_NTSC> is never assigned. Tied to value 0.
WARNING:Xst:2563 - Inout <FLASH_DATA<9>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <PIO<54>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <PIO<49>> is never assigned. Tied to value Z.
WARNING:Xst:1305 - Output <ARM_IRQ> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <PIO_OUT> is never assigned. Tied to value 000000000000000000000000000000000000000000000000.
WARNING:Xst:2563 - Inout <I2C_SDA> is never assigned. Tied to value Z.
WARNING:Xst:647 - Input <VD_INTRQ> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <FLASH_NOE_E> is never assigned. Tied to value 0.
WARNING:Xst:2563 - Inout <PIO<55>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <PIO<60>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <PS2_KEYB_CLK> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <I2C_SCL> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <PIO<61>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <PIO<56>> is never assigned. Tied to value Z.
WARNING:Xst:647 - Input <SYS_CLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <VE_TTX> is never assigned. Tied to value 0.
WARNING:Xst:2563 - Inout <PIO<62>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <PIO<57>> is never assigned. Tied to value Z.
WARNING:Xst:1305 - Output <LED> is never assigned. Tied to value 00000000.
WARNING:Xst:1305 - Output <VGA_SYNC> is never assigned. Tied to value 0.
    Found 1-bit tristate buffer for signal <PS2_MOUSE_CLK>.
    Found 1-bit tristate buffer for signal <VE_FIELD_VSYNC>.
    Found 1-bit tristate buffer for signal <VE_BLANK>.
    Found 1-bit tristate buffer for signal <VE_HSYNC>.
    Found 32-bit tristate buffer for signal <ARM_D>.
    Found 1-bit tristate buffer for signal <PS2_KEYB_DATA>.
    Found 1-bit tristate buffer for signal <PS2_MOUSE_DATA>.
    Found 1-bit tristate buffer for signal <I2C_SDA>.
    Found 1-bit tristate buffer for signal <PS2_KEYB_CLK>.
    Found 1-bit tristate buffer for signal <I2C_SCL>.
    Found 1-bit tristate buffer for signal <FLASH_DATA<15>>.
    Found 1-bit tristate buffer for signal <FLASH_DATA<14>>.
    Found 1-bit tristate buffer for signal <FLASH_DATA<13>>.
    Found 1-bit tristate buffer for signal <FLASH_DATA<12>>.
    Found 1-bit tristate buffer for signal <FLASH_DATA<11>>.
    Found 1-bit tristate buffer for signal <FLASH_DATA<10>>.
    Found 1-bit tristate buffer for signal <FLASH_DATA<9>>.
    Found 1-bit tristate buffer for signal <FLASH_DATA<8>>.
    Found 1-bit tristate buffer for signal <FLASH_DATA<7>>.
    Found 1-bit tristate buffer for signal <FLASH_DATA<6>>.
    Found 1-bit tristate buffer for signal <FLASH_DATA<5>>.
    Found 1-bit tristate buffer for signal <FLASH_DATA<4>>.
    Found 1-bit tristate buffer for signal <FLASH_DATA<3>>.
    Found 1-bit tristate buffer for signal <FLASH_DATA<2>>.
    Found 1-bit tristate buffer for signal <FLASH_DATA<1>>.
    Found 1-bit tristate buffer for signal <FLASH_DATA<0>>.
    Found 1-bit tristate buffer for signal <PIO<67>>.
    Found 1-bit tristate buffer for signal <PIO<66>>.
    Found 1-bit tristate buffer for signal <PIO<65>>.
    Found 1-bit tristate buffer for signal <PIO<64>>.
    Found 1-bit tristate buffer for signal <PIO<63>>.
    Found 1-bit tristate buffer for signal <PIO<62>>.
    Found 1-bit tristate buffer for signal <PIO<61>>.
    Found 1-bit tristate buffer for signal <PIO<60>>.
    Found 1-bit tristate buffer for signal <PIO<59>>.
    Found 1-bit tristate buffer for signal <PIO<58>>.
    Found 1-bit tristate buffer for signal <PIO<57>>.
    Found 1-bit tristate buffer for signal <PIO<56>>.
    Found 1-bit tristate buffer for signal <PIO<55>>.
    Found 1-bit tristate buffer for signal <PIO<54>>.
    Found 1-bit tristate buffer for signal <PIO<53>>.
    Found 1-bit tristate buffer for signal <PIO<52>>.
    Found 1-bit tristate buffer for signal <PIO<51>>.
    Found 1-bit tristate buffer for signal <PIO<50>>.
    Found 1-bit tristate buffer for signal <PIO<49>>.
    Found 1-bit tristate buffer for signal <PIO<48>>.
    Summary:
	inferred  77 Tristate(s).
Unit <ece453_master_module> synthesized.


Synthesizing Unit <ece453_top_level>.
    Related source file is "src/ece453_top_level.v".
    Found 48-bit tristate buffer for signal <MZA_PIO<47:0>>.
    Summary:
	inferred  48 Tristate(s).
Unit <ece453_top_level> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 2
 16-bit up counter                                     : 2
# Registers                                            : 259
 1-bit register                                        : 252
 32-bit register                                       : 7
# Tristates                                            : 94
 1-bit tristate buffer                                 : 93
 32-bit tristate buffer                                : 1
# Xors                                                 : 63
 1-bit xor2                                            : 63

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 2
 16-bit up counter                                     : 2
# Registers                                            : 476
 Flip-Flops                                            : 476
# Xors                                                 : 63
 1-bit xor2                                            : 63

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ece453_top_level> ...

Optimizing unit <reg_file> ...
WARNING:Xst:2677 - Node <RF_0_0> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <RF_0_1> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <RF_0_2> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <RF_0_3> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <RF_0_4> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <RF_0_5> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <RF_0_6> of sequential type is unconnected in block <reg_file>.
WARNING:Xst:2677 - Node <RF_0_7> of sequential type is unconnected in block <reg_file>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ece453_top_level, actual ratio is 2.

Final Macro Processing ...

Processing Unit <ece453_top_level> :
	Found 2-bit shift register for signal <MASTER/sr_rs/shift_reg_1>.
	Found 2-bit shift register for signal <MASTER/sr_ws/shift_reg_1>.
	Found 2-bit shift register for signal <MASTER/sr_as/shift_reg_1>.
	Found 2-bit shift register for signal <MASTER/ARM_A_GEN[0].sr/shift_reg_1>.
	Found 2-bit shift register for signal <MASTER/ARM_A_GEN[1].sr/shift_reg_1>.
	Found 2-bit shift register for signal <MASTER/ARM_A_GEN[2].sr/shift_reg_1>.
	Found 2-bit shift register for signal <MASTER/ARM_A_GEN[3].sr/shift_reg_1>.
	Found 2-bit shift register for signal <MASTER/ARM_A_GEN[4].sr/shift_reg_1>.
	Found 2-bit shift register for signal <MASTER/ARM_A_GEN[5].sr/shift_reg_1>.
	Found 2-bit shift register for signal <MASTER/ARM_A_GEN[6].sr/shift_reg_1>.
	Found 2-bit shift register for signal <MASTER/ARM_A_GEN[7].sr/shift_reg_1>.
	Found 2-bit shift register for signal <MASTER/ARM_A_GEN[8].sr/shift_reg_1>.
	Found 2-bit shift register for signal <MASTER/ARM_A_GEN[9].sr/shift_reg_1>.
	Found 2-bit shift register for signal <MASTER/ARM_A_GEN[10].sr/shift_reg_1>.
	Found 2-bit shift register for signal <MASTER/ARM_A_GEN[11].sr/shift_reg_1>.
	Found 2-bit shift register for signal <MASTER/ARM_A_GEN[12].sr/shift_reg_1>.
	Found 2-bit shift register for signal <MASTER/ARM_A_GEN[13].sr/shift_reg_1>.
	Found 2-bit shift register for signal <MASTER/ARM_A_GEN[14].sr/shift_reg_1>.
	Found 2-bit shift register for signal <MASTER/ARM_A_GEN[15].sr/shift_reg_1>.
	Found 2-bit shift register for signal <MASTER/ARM_A_GEN[16].sr/shift_reg_1>.
	Found 2-bit shift register for signal <MASTER/ARM_A_GEN[17].sr/shift_reg_1>.
	Found 2-bit shift register for signal <MASTER/ARM_A_GEN[18].sr/shift_reg_1>.
	Found 2-bit shift register for signal <MASTER/ARM_A_GEN[19].sr/shift_reg_1>.
	Found 2-bit shift register for signal <MASTER/ARM_A_GEN[20].sr/shift_reg_1>.
	Found 2-bit shift register for signal <MASTER/ARM_A_GEN[21].sr/shift_reg_1>.
	Found 2-bit shift register for signal <MASTER/ARM_A_GEN[22].sr/shift_reg_1>.
	Found 2-bit shift register for signal <MASTER/ARM_A_GEN[23].sr/shift_reg_1>.
	Found 2-bit shift register for signal <MASTER/ARM_D_GEN[0].sr/shift_reg_1>.
	Found 2-bit shift register for signal <MASTER/ARM_D_GEN[1].sr/shift_reg_1>.
	Found 2-bit shift register for signal <MASTER/ARM_D_GEN[2].sr/shift_reg_1>.
	Found 2-bit shift register for signal <MASTER/ARM_D_GEN[3].sr/shift_reg_1>.
	Found 2-bit shift register for signal <MASTER/ARM_D_GEN[4].sr/shift_reg_1>.
	Found 2-bit shift register for signal <MASTER/ARM_D_GEN[5].sr/shift_reg_1>.
	Found 2-bit shift register for signal <MASTER/ARM_D_GEN[6].sr/shift_reg_1>.
	Found 2-bit shift register for signal <MASTER/ARM_D_GEN[7].sr/shift_reg_1>.
	Found 2-bit shift register for signal <MASTER/ARM_D_GEN[8].sr/shift_reg_1>.
	Found 2-bit shift register for signal <MASTER/ARM_D_GEN[9].sr/shift_reg_1>.
	Found 2-bit shift register for signal <MASTER/ARM_D_GEN[10].sr/shift_reg_1>.
	Found 2-bit shift register for signal <MASTER/ARM_D_GEN[11].sr/shift_reg_1>.
	Found 2-bit shift register for signal <MASTER/ARM_D_GEN[12].sr/shift_reg_1>.
	Found 2-bit shift register for signal <MASTER/ARM_D_GEN[13].sr/shift_reg_1>.
	Found 2-bit shift register for signal <MASTER/ARM_D_GEN[14].sr/shift_reg_1>.
	Found 2-bit shift register for signal <MASTER/ARM_D_GEN[15].sr/shift_reg_1>.
	Found 2-bit shift register for signal <MASTER/ARM_D_GEN[16].sr/shift_reg_1>.
	Found 2-bit shift register for signal <MASTER/ARM_D_GEN[17].sr/shift_reg_1>.
	Found 2-bit shift register for signal <MASTER/ARM_D_GEN[18].sr/shift_reg_1>.
	Found 2-bit shift register for signal <MASTER/ARM_D_GEN[19].sr/shift_reg_1>.
	Found 2-bit shift register for signal <MASTER/ARM_D_GEN[20].sr/shift_reg_1>.
	Found 2-bit shift register for signal <MASTER/ARM_D_GEN[21].sr/shift_reg_1>.
	Found 2-bit shift register for signal <MASTER/ARM_D_GEN[22].sr/shift_reg_1>.
	Found 2-bit shift register for signal <MASTER/ARM_D_GEN[23].sr/shift_reg_1>.
	Found 2-bit shift register for signal <MASTER/ARM_D_GEN[24].sr/shift_reg_1>.
	Found 2-bit shift register for signal <MASTER/ARM_D_GEN[25].sr/shift_reg_1>.
	Found 2-bit shift register for signal <MASTER/ARM_D_GEN[26].sr/shift_reg_1>.
	Found 2-bit shift register for signal <MASTER/ARM_D_GEN[27].sr/shift_reg_1>.
	Found 2-bit shift register for signal <MASTER/ARM_D_GEN[28].sr/shift_reg_1>.
	Found 2-bit shift register for signal <MASTER/ARM_D_GEN[29].sr/shift_reg_1>.
	Found 2-bit shift register for signal <MASTER/ARM_D_GEN[30].sr/shift_reg_1>.
	Found 2-bit shift register for signal <MASTER/ARM_D_GEN[31].sr/shift_reg_1>.
	Found 2-bit shift register for signal <MASTER/ARM_BE_B_GEN[0].sr/shift_reg_1>.
	Found 2-bit shift register for signal <MASTER/ARM_BE_B_GEN[1].sr/shift_reg_1>.
	Found 2-bit shift register for signal <MASTER/ARM_BE_B_GEN[2].sr/shift_reg_1>.
	Found 2-bit shift register for signal <MASTER/ARM_BE_B_GEN[3].sr/shift_reg_1>.
Unit <ece453_top_level> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 374
 Flip-Flops                                            : 374
# Shift Registers                                      : 63
 2-bit shift register                                  : 63

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : ece453_top_level.ngr
Top Level Output File Name         : ece453_top_level
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 362

Cell Usage :
# BELS                             : 1218
#      GND                         : 1
#      INV                         : 5
#      LUT1                        : 30
#      LUT2                        : 81
#      LUT2_L                      : 3
#      LUT3                        : 217
#      LUT3_D                      : 32
#      LUT3_L                      : 20
#      LUT4                        : 487
#      LUT4_D                      : 17
#      LUT4_L                      : 216
#      MUXCY                       : 34
#      MUXF5                       : 42
#      VCC                         : 1
#      XORCY                       : 32
# FlipFlops/Latches                : 437
#      FD                          : 126
#      FDCE                        : 64
#      FDE                         : 247
# Shift Registers                  : 63
#      SRL16                       : 63
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 306
#      IBUF                        : 33
#      IOBUF                       : 32
#      OBUF                        : 148
#      OBUFT                       : 93
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1500fg676-4 

 Number of Slices:                      619  out of  13312     4%  
 Number of Slice Flip Flops:            437  out of  26624     1%  
 Number of 4 input LUTs:               1171  out of  26624     4%  
    Number used as logic:              1108
    Number used as Shift registers:      63
 Number of IOs:                         362
 Number of bonded IOBs:                 307  out of    487    63%  
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+--------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                | Load  |
-----------------------------------+--------------------------------------+-------+
FPGA_CLK1                          | BUFGP                                | 468   |
MASTER/sr_ws/out                   | NONE(MASTER/myRegFile/write_count_15)| 16    |
MASTER/sr_rs/out                   | NONE(MASTER/myRegFile/read_count_15) | 16    |
-----------------------------------+--------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------------------------------+------------------------------+-------+
Control Signal                                             | Buffer(FF name)              | Load  |
-----------------------------------------------------------+------------------------------+-------+
MASTER/myRegFile/rst_inv(MASTER/myRegFile/rst_inv1_INV_0:O)| NONE(MASTER/myRegFile/dout_0)| 64    |
-----------------------------------------------------------+------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 10.606ns (Maximum Frequency: 94.290MHz)
   Minimum input arrival time before clock: 7.190ns
   Maximum output required time after clock: 7.165ns
   Maximum combinational path delay: 10.328ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'FPGA_CLK1'
  Clock period: 10.606ns (frequency: 94.290MHz)
  Total number of paths / destination ports: 25827 / 684
-------------------------------------------------------------------------
Delay:               10.606ns (Levels of Logic = 8)
  Source:            MASTER/ARM_A_GEN[15].sr/out (FF)
  Destination:       MASTER/myRegFile/RF_0_15 (FF)
  Source Clock:      FPGA_CLK1 rising
  Destination Clock: FPGA_CLK1 rising

  Data Path: MASTER/ARM_A_GEN[15].sr/out to MASTER/myRegFile/RF_0_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.720   1.140  MASTER/ARM_A_GEN[15].sr/out (MASTER/ARM_A_GEN[15].sr/out)
     LUT4:I0->O            1   0.551   0.000  MASTER/myRegFile/select_and0000_wg_lut<1> (MASTER/myRegFile/select_and0000_wg_lut<1>)
     MUXCY:S->O            1   0.500   0.000  MASTER/myRegFile/select_and0000_wg_cy<1> (MASTER/myRegFile/select_and0000_wg_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  MASTER/myRegFile/select_and0000_wg_cy<2> (MASTER/myRegFile/select_and0000_wg_cy<2>)
     MUXCY:CI->O           4   0.303   0.985  MASTER/myRegFile/select_and0000_wg_cy<3> (MASTER/myRegFile/select_and0000_wg_cy<3>)
     LUT3:I2->O            7   0.551   1.092  MASTER/myRegFile/select_and0000_wg_cy<5>1_1 (MASTER/myRegFile/select_and0000_wg_cy<5>1)
     LUT4_D:I3->O         56   0.551   2.017  MASTER/myRegFile/select<0>2 (MASTER/myRegFile/select<0>)
     LUT4:I3->O            1   0.551   0.827  MASTER/myRegFile/RF_0_mux0000<10>41_SW10 (N224)
     LUT4:I3->O            1   0.551   0.000  MASTER/myRegFile/RF_0_mux0000<10>1 (MASTER/myRegFile/RF_0_mux0000<10>)
     FDE:D                     0.203          MASTER/myRegFile/RF_0_10
    ----------------------------------------
    Total                     10.606ns (4.545ns logic, 6.061ns route)
                                       (42.9% logic, 57.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'MASTER/sr_ws/out'
  Clock period: 4.926ns (frequency: 203.005MHz)
  Total number of paths / destination ports: 136 / 16
-------------------------------------------------------------------------
Delay:               4.926ns (Levels of Logic = 16)
  Source:            MASTER/myRegFile/write_count_1 (FF)
  Destination:       MASTER/myRegFile/write_count_15 (FF)
  Source Clock:      MASTER/sr_ws/out rising
  Destination Clock: MASTER/sr_ws/out rising

  Data Path: MASTER/myRegFile/write_count_1 to MASTER/myRegFile/write_count_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.720   1.216  MASTER/myRegFile/write_count_1 (MASTER/myRegFile/write_count_1)
     LUT1:I0->O            1   0.551   0.000  MASTER/myRegFile/Mcount_write_count_cy<1>_rt (MASTER/myRegFile/Mcount_write_count_cy<1>_rt)
     MUXCY:S->O            1   0.500   0.000  MASTER/myRegFile/Mcount_write_count_cy<1> (MASTER/myRegFile/Mcount_write_count_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  MASTER/myRegFile/Mcount_write_count_cy<2> (MASTER/myRegFile/Mcount_write_count_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  MASTER/myRegFile/Mcount_write_count_cy<3> (MASTER/myRegFile/Mcount_write_count_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  MASTER/myRegFile/Mcount_write_count_cy<4> (MASTER/myRegFile/Mcount_write_count_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  MASTER/myRegFile/Mcount_write_count_cy<5> (MASTER/myRegFile/Mcount_write_count_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  MASTER/myRegFile/Mcount_write_count_cy<6> (MASTER/myRegFile/Mcount_write_count_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  MASTER/myRegFile/Mcount_write_count_cy<7> (MASTER/myRegFile/Mcount_write_count_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  MASTER/myRegFile/Mcount_write_count_cy<8> (MASTER/myRegFile/Mcount_write_count_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  MASTER/myRegFile/Mcount_write_count_cy<9> (MASTER/myRegFile/Mcount_write_count_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  MASTER/myRegFile/Mcount_write_count_cy<10> (MASTER/myRegFile/Mcount_write_count_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  MASTER/myRegFile/Mcount_write_count_cy<11> (MASTER/myRegFile/Mcount_write_count_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  MASTER/myRegFile/Mcount_write_count_cy<12> (MASTER/myRegFile/Mcount_write_count_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  MASTER/myRegFile/Mcount_write_count_cy<13> (MASTER/myRegFile/Mcount_write_count_cy<13>)
     MUXCY:CI->O           0   0.064   0.000  MASTER/myRegFile/Mcount_write_count_cy<14> (MASTER/myRegFile/Mcount_write_count_cy<14>)
     XORCY:CI->O           1   0.904   0.000  MASTER/myRegFile/Mcount_write_count_xor<15> (MASTER/myRegFile/Result<15>1)
     FDCE:D                    0.203          MASTER/myRegFile/write_count_15
    ----------------------------------------
    Total                      4.926ns (3.710ns logic, 1.216ns route)
                                       (75.3% logic, 24.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'MASTER/sr_rs/out'
  Clock period: 4.956ns (frequency: 201.776MHz)
  Total number of paths / destination ports: 136 / 16
-------------------------------------------------------------------------
Delay:               4.956ns (Levels of Logic = 16)
  Source:            MASTER/myRegFile/read_count_1 (FF)
  Destination:       MASTER/myRegFile/read_count_15 (FF)
  Source Clock:      MASTER/sr_rs/out falling
  Destination Clock: MASTER/sr_rs/out falling

  Data Path: MASTER/myRegFile/read_count_1 to MASTER/myRegFile/read_count_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.720   1.246  MASTER/myRegFile/read_count_1 (MASTER/myRegFile/read_count_1)
     LUT1:I0->O            1   0.551   0.000  MASTER/myRegFile/Mcount_read_count_cy<1>_rt (MASTER/myRegFile/Mcount_read_count_cy<1>_rt)
     MUXCY:S->O            1   0.500   0.000  MASTER/myRegFile/Mcount_read_count_cy<1> (MASTER/myRegFile/Mcount_read_count_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  MASTER/myRegFile/Mcount_read_count_cy<2> (MASTER/myRegFile/Mcount_read_count_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  MASTER/myRegFile/Mcount_read_count_cy<3> (MASTER/myRegFile/Mcount_read_count_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  MASTER/myRegFile/Mcount_read_count_cy<4> (MASTER/myRegFile/Mcount_read_count_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  MASTER/myRegFile/Mcount_read_count_cy<5> (MASTER/myRegFile/Mcount_read_count_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  MASTER/myRegFile/Mcount_read_count_cy<6> (MASTER/myRegFile/Mcount_read_count_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  MASTER/myRegFile/Mcount_read_count_cy<7> (MASTER/myRegFile/Mcount_read_count_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  MASTER/myRegFile/Mcount_read_count_cy<8> (MASTER/myRegFile/Mcount_read_count_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  MASTER/myRegFile/Mcount_read_count_cy<9> (MASTER/myRegFile/Mcount_read_count_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  MASTER/myRegFile/Mcount_read_count_cy<10> (MASTER/myRegFile/Mcount_read_count_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  MASTER/myRegFile/Mcount_read_count_cy<11> (MASTER/myRegFile/Mcount_read_count_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  MASTER/myRegFile/Mcount_read_count_cy<12> (MASTER/myRegFile/Mcount_read_count_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  MASTER/myRegFile/Mcount_read_count_cy<13> (MASTER/myRegFile/Mcount_read_count_cy<13>)
     MUXCY:CI->O           0   0.064   0.000  MASTER/myRegFile/Mcount_read_count_cy<14> (MASTER/myRegFile/Mcount_read_count_cy<14>)
     XORCY:CI->O           1   0.904   0.000  MASTER/myRegFile/Mcount_read_count_xor<15> (MASTER/myRegFile/Result<15>)
     FDCE:D                    0.203          MASTER/myRegFile/read_count_15
    ----------------------------------------
    Total                      4.956ns (3.710ns logic, 1.246ns route)
                                       (74.9% logic, 25.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'FPGA_CLK1'
  Total number of paths / destination ports: 247 / 247
-------------------------------------------------------------------------
Offset:              7.190ns (Levels of Logic = 3)
  Source:            SYS_RST_N (PAD)
  Destination:       MASTER/myRegFile/RF_5_31 (FF)
  Destination Clock: FPGA_CLK1 rising

  Data Path: SYS_RST_N to MASTER/myRegFile/RF_5_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.821   1.072  SYS_RST_N_IBUF (SYS_RST_N_IBUF)
     LUT2:I1->O            1   0.551   0.869  MASTER/myRegFile/RF_0_and0000_SW0 (N01)
     LUT4:I2->O          184   0.551   2.724  MASTER/myRegFile/RF_0_and0000 (MASTER/myRegFile/RF_0_and0000)
     FDE:CE                    0.602          MASTER/myRegFile/RF_1_0
    ----------------------------------------
    Total                      7.190ns (2.525ns logic, 4.665ns route)
                                       (35.1% logic, 64.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'FPGA_CLK1'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              7.165ns (Levels of Logic = 1)
  Source:            MASTER/myRegFile/dout_31 (FF)
  Destination:       MZB_D<31> (PAD)
  Source Clock:      FPGA_CLK1 rising

  Data Path: MASTER/myRegFile/dout_31 to MZB_D<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.720   0.801  MASTER/myRegFile/dout_31 (MASTER/myRegFile/dout_31)
     IOBUF:I->IO               5.644          MZB_D_31_IOBUF (MZB_D<31>)
    ----------------------------------------
    Total                      7.165ns (6.364ns logic, 0.801ns route)
                                       (88.8% logic, 11.2% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 78 / 46
-------------------------------------------------------------------------
Delay:               10.328ns (Levels of Logic = 3)
  Source:            MZB_CPLD_AS (PAD)
  Destination:       MZB_D<31> (PAD)

  Data Path: MZB_CPLD_AS to MZB_D<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.821   1.216  MZB_CPLD_AS_IBUF (MZB_CPLD_AS_IBUF)
     LUT2:I0->O           32   0.551   1.853  MASTER/ARM_D_and0000_inv1 (MASTER/ARM_D_and0000_inv)
     IOBUF:T->IO               5.887          MZB_D_31_IOBUF (MZB_D<31>)
    ----------------------------------------
    Total                     10.328ns (7.259ns logic, 3.069ns route)
                                       (70.3% logic, 29.7% route)

=========================================================================


Total REAL time to Xst completion: 16.00 secs
Total CPU time to Xst completion: 15.21 secs
 
--> 

Total memory usage is 261904 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  148 (   0 filtered)
Number of infos    :    1 (   0 filtered)

