{
  "module_name": "pinctrl-imx93.c",
  "hash_id": "5a02c818362b9d1a49b8deac9f65c29c97a1c846cf6c1f8492ce66be48b6ac78",
  "original_prompt": "Ingested from linux-6.6.14/drivers/pinctrl/freescale/pinctrl-imx93.c",
  "human_readable_source": "\n \n\n#include <linux/err.h>\n#include <linux/init.h>\n#include <linux/io.h>\n#include <linux/mod_devicetable.h>\n#include <linux/module.h>\n#include <linux/pinctrl/pinctrl.h>\n#include <linux/platform_device.h>\n\n#include \"pinctrl-imx.h\"\n\nenum imx93_pads {\n\tIMX93_IOMUXC_DAP_TDI = 0,\n\tIMX93_IOMUXC_DAP_TMS_SWDIO = 1,\n\tIMX93_IOMUXC_DAP_TCLK_SWCLK = 2,\n\tIMX93_IOMUXC_DAP_TDO_TRACESWO = 3,\n\tIMX93_IOMUXC_GPIO_IO00 = 4,\n\tIMX93_IOMUXC_GPIO_IO01 = 5,\n\tIMX93_IOMUXC_GPIO_IO02 = 6,\n\tIMX93_IOMUXC_GPIO_IO03 = 7,\n\tIMX93_IOMUXC_GPIO_IO04 = 8,\n\tIMX93_IOMUXC_GPIO_IO05 = 9,\n\tIMX93_IOMUXC_GPIO_IO06 = 10,\n\tIMX93_IOMUXC_GPIO_IO07 = 11,\n\tIMX93_IOMUXC_GPIO_IO08 = 12,\n\tIMX93_IOMUXC_GPIO_IO09 = 13,\n\tIMX93_IOMUXC_GPIO_IO10 = 14,\n\tIMX93_IOMUXC_GPIO_IO11 = 15,\n\tIMX93_IOMUXC_GPIO_IO12 = 16,\n\tIMX93_IOMUXC_GPIO_IO13 = 17,\n\tIMX93_IOMUXC_GPIO_IO14 = 18,\n\tIMX93_IOMUXC_GPIO_IO15 = 19,\n\tIMX93_IOMUXC_GPIO_IO16 = 20,\n\tIMX93_IOMUXC_GPIO_IO17 = 21,\n\tIMX93_IOMUXC_GPIO_IO18 = 22,\n\tIMX93_IOMUXC_GPIO_IO19 = 23,\n\tIMX93_IOMUXC_GPIO_IO20 = 24,\n\tIMX93_IOMUXC_GPIO_IO21 = 25,\n\tIMX93_IOMUXC_GPIO_IO22 = 26,\n\tIMX93_IOMUXC_GPIO_IO23 = 27,\n\tIMX93_IOMUXC_GPIO_IO24 = 28,\n\tIMX93_IOMUXC_GPIO_IO25 = 29,\n\tIMX93_IOMUXC_GPIO_IO26 = 30,\n\tIMX93_IOMUXC_GPIO_IO27 = 31,\n\tIMX93_IOMUXC_GPIO_IO28 = 32,\n\tIMX93_IOMUXC_GPIO_IO29 = 33,\n\tIMX93_IOMUXC_CCM_CLKO1 = 34,\n\tIMX93_IOMUXC_CCM_CLKO2 = 35,\n\tIMX93_IOMUXC_CCM_CLKO3 = 36,\n\tIMX93_IOMUXC_CCM_CLKO4 = 37,\n\tIMX93_IOMUXC_ENET1_MDC = 38,\n\tIMX93_IOMUXC_ENET1_MDIO = 39,\n\tIMX93_IOMUXC_ENET1_TD3 = 40,\n\tIMX93_IOMUXC_ENET1_TD2 = 41,\n\tIMX93_IOMUXC_ENET1_TD1 = 42,\n\tIMX93_IOMUXC_ENET1_TD0 = 43,\n\tIMX93_IOMUXC_ENET1_TX_CTL = 44,\n\tIMX93_IOMUXC_ENET1_TXC = 45,\n\tIMX93_IOMUXC_ENET1_RX_CTL = 46,\n\tIMX93_IOMUXC_ENET1_RXC = 47,\n\tIMX93_IOMUXC_ENET1_RD0 = 48,\n\tIMX93_IOMUXC_ENET1_RD1 = 49,\n\tIMX93_IOMUXC_ENET1_RD2 = 50,\n\tIMX93_IOMUXC_ENET1_RD3 = 51,\n\tIMX93_IOMUXC_ENET2_MDC = 52,\n\tIMX93_IOMUXC_ENET2_MDIO = 53,\n\tIMX93_IOMUXC_ENET2_TD3 = 54,\n\tIMX93_IOMUXC_ENET2_TD2 = 55,\n\tIMX93_IOMUXC_ENET2_TD1 = 56,\n\tIMX93_IOMUXC_ENET2_TD0 = 57,\n\tIMX93_IOMUXC_ENET2_TX_CTL = 58,\n\tIMX93_IOMUXC_ENET2_TXC = 59,\n\tIMX93_IOMUXC_ENET2_RX_CTL = 60,\n\tIMX93_IOMUXC_ENET2_RXC = 61,\n\tIMX93_IOMUXC_ENET2_RD0 = 62,\n\tIMX93_IOMUXC_ENET2_RD1 = 63,\n\tIMX93_IOMUXC_ENET2_RD2 = 64,\n\tIMX93_IOMUXC_ENET2_RD3 = 65,\n\tIMX93_IOMUXC_SD1_CLK = 66,\n\tIMX93_IOMUXC_SD1_CMD = 67,\n\tIMX93_IOMUXC_SD1_DATA0 = 68,\n\tIMX93_IOMUXC_SD1_DATA1 = 69,\n\tIMX93_IOMUXC_SD1_DATA2 = 70,\n\tIMX93_IOMUXC_SD1_DATA3 = 71,\n\tIMX93_IOMUXC_SD1_DATA4 = 72,\n\tIMX93_IOMUXC_SD1_DATA5 = 73,\n\tIMX93_IOMUXC_SD1_DATA6 = 74,\n\tIMX93_IOMUXC_SD1_DATA7 = 75,\n\tIMX93_IOMUXC_SD1_STROBE = 76,\n\tIMX93_IOMUXC_SD2_VSELECT = 77,\n\tIMX93_IOMUXC_SD3_CLK = 78,\n\tIMX93_IOMUXC_SD3_CMD = 79,\n\tIMX93_IOMUXC_SD3_DATA0 = 80,\n\tIMX93_IOMUXC_SD3_DATA1 = 81,\n\tIMX93_IOMUXC_SD3_DATA2 = 82,\n\tIMX93_IOMUXC_SD3_DATA3 = 83,\n\tIMX93_IOMUXC_SD2_CD_B = 84,\n\tIMX93_IOMUXC_SD2_CLK = 85,\n\tIMX93_IOMUXC_SD2_CMD = 86,\n\tIMX93_IOMUXC_SD2_DATA0 = 87,\n\tIMX93_IOMUXC_SD2_DATA1 = 88,\n\tIMX93_IOMUXC_SD2_DATA2 = 89,\n\tIMX93_IOMUXC_SD2_DATA3 = 90,\n\tIMX93_IOMUXC_SD2_RESET_B = 91,\n\tIMX93_IOMUXC_I2C1_SCL = 92,\n\tIMX93_IOMUXC_I2C1_SDA = 93,\n\tIMX93_IOMUXC_I2C2_SCL = 94,\n\tIMX93_IOMUXC_I2C2_SDA = 95,\n\tIMX93_IOMUXC_UART1_RXD = 96,\n\tIMX93_IOMUXC_UART1_TXD = 97,\n\tIMX93_IOMUXC_UART2_RXD = 98,\n\tIMX93_IOMUXC_UART2_TXD = 99,\n\tIMX93_IOMUXC_PDM_CLK = 100,\n\tIMX93_IOMUXC_PDM_BIT_STREAM0 = 101,\n\tIMX93_IOMUXC_PDM_BIT_STREAM1 = 102,\n\tIMX93_IOMUXC_SAI1_TXFS = 103,\n\tIMX93_IOMUXC_SAI1_TXC = 104,\n\tIMX93_IOMUXC_SAI1_TXD0 = 105,\n\tIMX93_IOMUXC_SAI1_RXD0 = 106,\n\tIMX93_IOMUXC_WDOG_ANY  = 107,\n};\n\n \nstatic const struct pinctrl_pin_desc imx93_pinctrl_pads[] = {\n\tIMX_PINCTRL_PIN(IMX93_IOMUXC_DAP_TDI),\n\tIMX_PINCTRL_PIN(IMX93_IOMUXC_DAP_TMS_SWDIO),\n\tIMX_PINCTRL_PIN(IMX93_IOMUXC_DAP_TCLK_SWCLK),\n\tIMX_PINCTRL_PIN(IMX93_IOMUXC_DAP_TDO_TRACESWO),\n\tIMX_PINCTRL_PIN(IMX93_IOMUXC_GPIO_IO00),\n\tIMX_PINCTRL_PIN(IMX93_IOMUXC_GPIO_IO01),\n\tIMX_PINCTRL_PIN(IMX93_IOMUXC_GPIO_IO02),\n\tIMX_PINCTRL_PIN(IMX93_IOMUXC_GPIO_IO03),\n\tIMX_PINCTRL_PIN(IMX93_IOMUXC_GPIO_IO04),\n\tIMX_PINCTRL_PIN(IMX93_IOMUXC_GPIO_IO05),\n\tIMX_PINCTRL_PIN(IMX93_IOMUXC_GPIO_IO06),\n\tIMX_PINCTRL_PIN(IMX93_IOMUXC_GPIO_IO07),\n\tIMX_PINCTRL_PIN(IMX93_IOMUXC_GPIO_IO08),\n\tIMX_PINCTRL_PIN(IMX93_IOMUXC_GPIO_IO09),\n\tIMX_PINCTRL_PIN(IMX93_IOMUXC_GPIO_IO10),\n\tIMX_PINCTRL_PIN(IMX93_IOMUXC_GPIO_IO11),\n\tIMX_PINCTRL_PIN(IMX93_IOMUXC_GPIO_IO12),\n\tIMX_PINCTRL_PIN(IMX93_IOMUXC_GPIO_IO13),\n\tIMX_PINCTRL_PIN(IMX93_IOMUXC_GPIO_IO14),\n\tIMX_PINCTRL_PIN(IMX93_IOMUXC_GPIO_IO15),\n\tIMX_PINCTRL_PIN(IMX93_IOMUXC_GPIO_IO16),\n\tIMX_PINCTRL_PIN(IMX93_IOMUXC_GPIO_IO17),\n\tIMX_PINCTRL_PIN(IMX93_IOMUXC_GPIO_IO18),\n\tIMX_PINCTRL_PIN(IMX93_IOMUXC_GPIO_IO19),\n\tIMX_PINCTRL_PIN(IMX93_IOMUXC_GPIO_IO20),\n\tIMX_PINCTRL_PIN(IMX93_IOMUXC_GPIO_IO21),\n\tIMX_PINCTRL_PIN(IMX93_IOMUXC_GPIO_IO22),\n\tIMX_PINCTRL_PIN(IMX93_IOMUXC_GPIO_IO23),\n\tIMX_PINCTRL_PIN(IMX93_IOMUXC_GPIO_IO24),\n\tIMX_PINCTRL_PIN(IMX93_IOMUXC_GPIO_IO25),\n\tIMX_PINCTRL_PIN(IMX93_IOMUXC_GPIO_IO26),\n\tIMX_PINCTRL_PIN(IMX93_IOMUXC_GPIO_IO27),\n\tIMX_PINCTRL_PIN(IMX93_IOMUXC_GPIO_IO28),\n\tIMX_PINCTRL_PIN(IMX93_IOMUXC_GPIO_IO29),\n\tIMX_PINCTRL_PIN(IMX93_IOMUXC_CCM_CLKO1),\n\tIMX_PINCTRL_PIN(IMX93_IOMUXC_CCM_CLKO2),\n\tIMX_PINCTRL_PIN(IMX93_IOMUXC_CCM_CLKO3),\n\tIMX_PINCTRL_PIN(IMX93_IOMUXC_CCM_CLKO4),\n\tIMX_PINCTRL_PIN(IMX93_IOMUXC_ENET1_MDC),\n\tIMX_PINCTRL_PIN(IMX93_IOMUXC_ENET1_MDIO),\n\tIMX_PINCTRL_PIN(IMX93_IOMUXC_ENET1_TD3),\n\tIMX_PINCTRL_PIN(IMX93_IOMUXC_ENET1_TD2),\n\tIMX_PINCTRL_PIN(IMX93_IOMUXC_ENET1_TD1),\n\tIMX_PINCTRL_PIN(IMX93_IOMUXC_ENET1_TD0),\n\tIMX_PINCTRL_PIN(IMX93_IOMUXC_ENET1_TX_CTL),\n\tIMX_PINCTRL_PIN(IMX93_IOMUXC_ENET1_TXC),\n\tIMX_PINCTRL_PIN(IMX93_IOMUXC_ENET1_RX_CTL),\n\tIMX_PINCTRL_PIN(IMX93_IOMUXC_ENET1_RXC),\n\tIMX_PINCTRL_PIN(IMX93_IOMUXC_ENET1_RD0),\n\tIMX_PINCTRL_PIN(IMX93_IOMUXC_ENET1_RD1),\n\tIMX_PINCTRL_PIN(IMX93_IOMUXC_ENET1_RD2),\n\tIMX_PINCTRL_PIN(IMX93_IOMUXC_ENET1_RD3),\n\tIMX_PINCTRL_PIN(IMX93_IOMUXC_ENET2_MDC),\n\tIMX_PINCTRL_PIN(IMX93_IOMUXC_ENET2_MDIO),\n\tIMX_PINCTRL_PIN(IMX93_IOMUXC_ENET2_TD3),\n\tIMX_PINCTRL_PIN(IMX93_IOMUXC_ENET2_TD2),\n\tIMX_PINCTRL_PIN(IMX93_IOMUXC_ENET2_TD1),\n\tIMX_PINCTRL_PIN(IMX93_IOMUXC_ENET2_TD0),\n\tIMX_PINCTRL_PIN(IMX93_IOMUXC_ENET2_TX_CTL),\n\tIMX_PINCTRL_PIN(IMX93_IOMUXC_ENET2_TXC),\n\tIMX_PINCTRL_PIN(IMX93_IOMUXC_ENET2_RX_CTL),\n\tIMX_PINCTRL_PIN(IMX93_IOMUXC_ENET2_RXC),\n\tIMX_PINCTRL_PIN(IMX93_IOMUXC_ENET2_RD0),\n\tIMX_PINCTRL_PIN(IMX93_IOMUXC_ENET2_RD1),\n\tIMX_PINCTRL_PIN(IMX93_IOMUXC_ENET2_RD2),\n\tIMX_PINCTRL_PIN(IMX93_IOMUXC_ENET2_RD3),\n\tIMX_PINCTRL_PIN(IMX93_IOMUXC_SD1_CLK),\n\tIMX_PINCTRL_PIN(IMX93_IOMUXC_SD1_CMD),\n\tIMX_PINCTRL_PIN(IMX93_IOMUXC_SD1_DATA0),\n\tIMX_PINCTRL_PIN(IMX93_IOMUXC_SD1_DATA1),\n\tIMX_PINCTRL_PIN(IMX93_IOMUXC_SD1_DATA2),\n\tIMX_PINCTRL_PIN(IMX93_IOMUXC_SD1_DATA3),\n\tIMX_PINCTRL_PIN(IMX93_IOMUXC_SD1_DATA4),\n\tIMX_PINCTRL_PIN(IMX93_IOMUXC_SD1_DATA5),\n\tIMX_PINCTRL_PIN(IMX93_IOMUXC_SD1_DATA6),\n\tIMX_PINCTRL_PIN(IMX93_IOMUXC_SD1_DATA7),\n\tIMX_PINCTRL_PIN(IMX93_IOMUXC_SD1_STROBE),\n\tIMX_PINCTRL_PIN(IMX93_IOMUXC_SD2_VSELECT),\n\tIMX_PINCTRL_PIN(IMX93_IOMUXC_SD3_CLK),\n\tIMX_PINCTRL_PIN(IMX93_IOMUXC_SD3_CMD),\n\tIMX_PINCTRL_PIN(IMX93_IOMUXC_SD3_DATA0),\n\tIMX_PINCTRL_PIN(IMX93_IOMUXC_SD3_DATA1),\n\tIMX_PINCTRL_PIN(IMX93_IOMUXC_SD3_DATA2),\n\tIMX_PINCTRL_PIN(IMX93_IOMUXC_SD3_DATA3),\n\tIMX_PINCTRL_PIN(IMX93_IOMUXC_SD2_CD_B),\n\tIMX_PINCTRL_PIN(IMX93_IOMUXC_SD2_CLK),\n\tIMX_PINCTRL_PIN(IMX93_IOMUXC_SD2_CMD),\n\tIMX_PINCTRL_PIN(IMX93_IOMUXC_SD2_DATA0),\n\tIMX_PINCTRL_PIN(IMX93_IOMUXC_SD2_DATA1),\n\tIMX_PINCTRL_PIN(IMX93_IOMUXC_SD2_DATA2),\n\tIMX_PINCTRL_PIN(IMX93_IOMUXC_SD2_DATA3),\n\tIMX_PINCTRL_PIN(IMX93_IOMUXC_SD2_RESET_B),\n\tIMX_PINCTRL_PIN(IMX93_IOMUXC_I2C1_SCL),\n\tIMX_PINCTRL_PIN(IMX93_IOMUXC_I2C1_SDA),\n\tIMX_PINCTRL_PIN(IMX93_IOMUXC_I2C2_SCL),\n\tIMX_PINCTRL_PIN(IMX93_IOMUXC_I2C2_SDA),\n\tIMX_PINCTRL_PIN(IMX93_IOMUXC_UART1_RXD),\n\tIMX_PINCTRL_PIN(IMX93_IOMUXC_UART1_TXD),\n\tIMX_PINCTRL_PIN(IMX93_IOMUXC_UART2_RXD),\n\tIMX_PINCTRL_PIN(IMX93_IOMUXC_UART2_TXD),\n\tIMX_PINCTRL_PIN(IMX93_IOMUXC_PDM_CLK),\n\tIMX_PINCTRL_PIN(IMX93_IOMUXC_PDM_BIT_STREAM0),\n\tIMX_PINCTRL_PIN(IMX93_IOMUXC_PDM_BIT_STREAM1),\n\tIMX_PINCTRL_PIN(IMX93_IOMUXC_SAI1_TXFS),\n\tIMX_PINCTRL_PIN(IMX93_IOMUXC_SAI1_TXC),\n\tIMX_PINCTRL_PIN(IMX93_IOMUXC_SAI1_TXD0),\n\tIMX_PINCTRL_PIN(IMX93_IOMUXC_SAI1_RXD0),\n\tIMX_PINCTRL_PIN(IMX93_IOMUXC_WDOG_ANY),\n};\n\nstatic const struct imx_pinctrl_soc_info imx93_pinctrl_info = {\n\t.pins = imx93_pinctrl_pads,\n\t.npins = ARRAY_SIZE(imx93_pinctrl_pads),\n\t.flags = ZERO_OFFSET_VALID,\n\t.gpr_compatible = \"fsl,imx93-iomuxc-gpr\",\n};\n\nstatic const struct of_device_id imx93_pinctrl_of_match[] = {\n\t{ .compatible = \"fsl,imx93-iomuxc\", },\n\t{   }\n};\nMODULE_DEVICE_TABLE(of, imx93_pinctrl_of_match);\n\nstatic int imx93_pinctrl_probe(struct platform_device *pdev)\n{\n\treturn imx_pinctrl_probe(pdev, &imx93_pinctrl_info);\n}\n\nstatic struct platform_driver imx93_pinctrl_driver = {\n\t.driver = {\n\t\t.name = \"imx93-pinctrl\",\n\t\t.of_match_table = imx93_pinctrl_of_match,\n\t\t.suppress_bind_attrs = true,\n\t},\n\t.probe = imx93_pinctrl_probe,\n};\n\nstatic int __init imx93_pinctrl_init(void)\n{\n\treturn platform_driver_register(&imx93_pinctrl_driver);\n}\narch_initcall(imx93_pinctrl_init);\n\nMODULE_AUTHOR(\"Bai Ping <ping.bai@nxp.com>\");\nMODULE_DESCRIPTION(\"NXP i.MX93 pinctrl driver\");\nMODULE_LICENSE(\"GPL v2\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}