<module name="DMPAC0_PAR_PAR_SDE_S_VBUSP_MEM_MMRRAM_VBUSP_MMR_RAM" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="DMPAC_SDE_CS_HIST_RAM_y" acronym="DMPAC_SDE_CS_HIST_RAM_y" offset="0x0" width="32" description="cs_hist_ram diagnostic read only port, vbusp will stall until RAM is available for read Offset = 00140000h + (y * 4h); where y = 0h to 7Fh">
    <bitfield id="RSVD" width="11" begin="31" end="21" resetval="0x0" description="Always read as 0.Writes have no effect." range="" rwaccess="R"/>
    <bitfield id="DATA" width="21" begin="20" end="0" resetval="0x0" description="Data read from RAM" range="" rwaccess="R"/>
  </register>
  <register id="DMPAC_SDE_SRB_S0_RAM_y" acronym="DMPAC_SDE_SRB_S0_RAM_y" offset="0x400" width="32" description="srb_s0_ram diagnostic read only port, vbusp will stall until RAM is available for read Offset = 00140400h + (y * 4h); where y = 0h to FFh">
    <bitfield id="RSVD" width="8" begin="31" end="24" resetval="0x0" description="Always read as 0.Writes have no effect." range="" rwaccess="R"/>
    <bitfield id="DATA" width="24" begin="23" end="0" resetval="0x0" description="Data read from RAM" range="" rwaccess="R"/>
  </register>
  <register id="DMPAC_SDE_SRB_S1_RAM_y" acronym="DMPAC_SDE_SRB_S1_RAM_y" offset="0x800" width="32" description="srb_s1_ram diagnostic read only port, vbusp will stall until RAM is available for read Offset = 00140800h + (y * 4h); where y = 0h to FFh">
    <bitfield id="RSVD" width="8" begin="31" end="24" resetval="0x0" description="Always read as 0.Writes have no effect." range="" rwaccess="R"/>
    <bitfield id="DATA" width="24" begin="23" end="0" resetval="0x0" description="Data read from RAM" range="" rwaccess="R"/>
  </register>
  <register id="DMPAC_SDE_SRB_L0_RAM_Y" acronym="DMPAC_SDE_SRB_L0_RAM_Y" offset="0x1000" width="32" description="srb_l0_ram diagnostic read only port, vbusp will stall until RAM is available for read Offset = 00141000h + (y * 4h); where y = 0h to 1FFh">
    <bitfield id="RSVD" width="8" begin="31" end="24" resetval="0x0" description="Always read as 0.Writes have no effect." range="" rwaccess="R"/>
    <bitfield id="DATA" width="24" begin="23" end="0" resetval="0x0" description="Data read from RAM" range="" rwaccess="R"/>
  </register>
  <register id="DMPAC_SDE_SRB_L1_RAM_Y" acronym="DMPAC_SDE_SRB_L1_RAM_Y" offset="0x1800" width="32" description="srb_l1_ram diagnostic read only port, vbusp will stall until RAM is available for read Offset = 00141800h + (y * 4h); where y = 0h to 1FFh">
    <bitfield id="RSVD" width="8" begin="31" end="24" resetval="0x0" description="Always read as 0.Writes have no effect." range="" rwaccess="R"/>
    <bitfield id="DATA" width="24" begin="23" end="0" resetval="0x0" description="Data read from RAM" range="" rwaccess="R"/>
  </register>
  <register id="DMPAC_SDE_SRB_L2_RAM_Y" acronym="DMPAC_SDE_SRB_L2_RAM_Y" offset="0x2000" width="32" description="srb_l2_ram diagnostic read only port, vbusp will stall until RAM is available for read Offset = 00142000h + (y * 4h); where y = 0h to 1FFh">
    <bitfield id="RSVD" width="8" begin="31" end="24" resetval="0x0" description="Always read as 0.Writes have no effect." range="" rwaccess="R"/>
    <bitfield id="DATA" width="24" begin="23" end="0" resetval="0x0" description="Data read from RAM" range="" rwaccess="R"/>
  </register>
  <register id="DMPAC_SDE_SRB_L3_RAM_Y" acronym="DMPAC_SDE_SRB_L3_RAM_Y" offset="0x2800" width="32" description="srb_l3_ram diagnostic read only port, vbusp will stall until RAM is available for read Offset = 00142800h + (y * 4h); where y = 0h to 1FFh">
    <bitfield id="RSVD" width="8" begin="31" end="24" resetval="0x0" description="Always read as 0.Writes have no effect." range="" rwaccess="R"/>
    <bitfield id="DATA" width="24" begin="23" end="0" resetval="0x0" description="Data read from RAM" range="" rwaccess="R"/>
  </register>
  <register id="DMPAC_SDE_SRB_L4_RAM_Y" acronym="DMPAC_SDE_SRB_L4_RAM_Y" offset="0x3000" width="32" description="srb_l4_ram diagnostic read only port, vbusp will stall until RAM is available for read Offset = 00143000h + (y * 4h); where y = 0h to 1FFh">
    <bitfield id="RSVD" width="8" begin="31" end="24" resetval="0x0" description="Always read as 0.Writes have no effect." range="" rwaccess="R"/>
    <bitfield id="DATA" width="24" begin="23" end="0" resetval="0x0" description="Data read from RAM" range="" rwaccess="R"/>
  </register>
  <register id="DMPAC_SDE_SRB_L5_RAM_Y" acronym="DMPAC_SDE_SRB_L5_RAM_Y" offset="0x3800" width="32" description="srb_l5_ram diagnostic read only port, vbusp will stall until RAM is available for read Offset = 00143800h + (y * 4h); where y = 0h to 1FFh">
    <bitfield id="RSVD" width="8" begin="31" end="24" resetval="0x0" description="Always read as 0.Writes have no effect." range="" rwaccess="R"/>
    <bitfield id="DATA" width="24" begin="23" end="0" resetval="0x0" description="Data read from RAM" range="" rwaccess="R"/>
  </register>
  <register id="DMPAC_SDE_SRB_L6_RAM_Y" acronym="DMPAC_SDE_SRB_L6_RAM_Y" offset="0x4000" width="32" description="srb_l6_ram diagnostic read only port, vbusp will stall until RAM is available for read Offset = 00144000h + (y * 4h); where y = 0h to 1FFh">
    <bitfield id="RSVD" width="8" begin="31" end="24" resetval="0x0" description="Always read as 0.Writes have no effect." range="" rwaccess="R"/>
    <bitfield id="DATA" width="24" begin="23" end="0" resetval="0x0" description="Data read from RAM" range="" rwaccess="R"/>
  </register>
  <register id="DMPAC_SDE_DRCG_FAST_LR_RAM_Y" acronym="DMPAC_SDE_DRCG_FAST_LR_RAM_Y" offset="0x6000" width="32" description="drcg_fast_lr_ram diagnostic read only port, vbusp will stall until RAM is available for read Offset = 00146000h + (y * 4h); where y = 0h to 5FFh">
    <bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Data read from RAM.RAM is wider than 32bit vbus. MMR reads are byte addresses into RAM where RAM Width is extended/zero padded to next pwr2." range="" rwaccess="R"/>
  </register>
  <register id="DMPAC_SDE_LCC_OP0_RAM_y" acronym="DMPAC_SDE_LCC_OP0_RAM_y" offset="0x8000" width="32" description="lcc_op0_ram diagnostic read only port, vbusp will stall until RAM is available for read Offset = 00148000h + (y * 4h); where y = 0h to 9FFh">
    <bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Data read from RAM.RAM is wider than 32bit vbus. MMR reads are byte addresses into RAM where RAM Width is extended/zero padded to next pwr2." range="" rwaccess="R"/>
  </register>
  <register id="DMPAC_SDE_LCC_OP1_RAM_y" acronym="DMPAC_SDE_LCC_OP1_RAM_y" offset="0xC000" width="32" description="lcc_op1_ram diagnostic read only port, vbusp will stall until RAM is available for read Offset = 0014C000h + (y * 4h); where y = 0h to 9FFh">
    <bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Data read from RAM.RAM is wider than 32bit vbus. MMR reads are byte addresses into RAM where RAM Width is extended/zero padded to next pwr2." range="" rwaccess="R"/>
  </register>
  <register id="DMPAC_SDE_LCC_OP2_RAM_y" acronym="DMPAC_SDE_LCC_OP2_RAM_y" offset="0x10000" width="32" description="lcc_op2_ram diagnostic read only port, vbusp will stall until RAM is available for read Offset = 00150000h + (y * 4h); where y = 0h to 9FFh">
    <bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Data read from RAM.RAM is wider than 32bit vbus. MMR reads are byte addresses into RAM where RAM Width is extended/zero padded to next pwr2." range="" rwaccess="R"/>
  </register>
  <register id="DMPAC_SDE_LCC_OP3_RAM_y" acronym="DMPAC_SDE_LCC_OP3_RAM_y" offset="0x14000" width="32" description="lcc_op3_ram diagnostic read only port, vbusp will stall until RAM is available for read Offset = 00154000h + (y * 4h); where y = 0h to 9FFh">
    <bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Data read from RAM.RAM is wider than 32bit vbus. MMR reads are byte addresses into RAM where RAM Width is extended/zero padded to next pwr2." range="" rwaccess="R"/>
  </register>
  <register id="DMPAC_SDE_LCC_OP4_RAM_y" acronym="DMPAC_SDE_LCC_OP4_RAM_y" offset="0x18000" width="32" description="lcc_op4_ram diagnostic read only port, vbusp will stall until RAM is available for read Offset = 00158000h + (y * 4h); where y = 0h to 9FFh">
    <bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Data read from RAM.RAM is wider than 32bit vbus. MMR reads are byte addresses into RAM where RAM Width is extended/zero padded to next pwr2." range="" rwaccess="R"/>
  </register>
  <register id="DMPAC_SDE_DRCG_DISP_RAM_y" acronym="DMPAC_SDE_DRCG_DISP_RAM_y" offset="0x1C000" width="32" description="drcg_disp_ram diagnostic read only port, vbusp will stall until RAM is available for read Offset = 0015C000h + (y * 4h); where y = 0h to BFFh">
    <bitfield id="RSVD" width="12" begin="31" end="20" resetval="0x0" description="Always read as 0.Writes have no effect." range="" rwaccess="R"/>
    <bitfield id="DATA" width="20" begin="19" end="0" resetval="0x0" description="Data read from RAM" range="" rwaccess="R"/>
  </register>
  <register id="DMPAC_SDE_MF_LINE_RAM_Y" acronym="DMPAC_SDE_MF_LINE_RAM_Y" offset="0x20000" width="32" description="mf_line_ram diagnostic read only port, vbusp will stall until RAM is available for read Offset = 00160000h + (y * 4h); where y = 0h to FFFh">
    <bitfield id="RSVD" width="2" begin="31" end="30" resetval="0x0" description="Always read as 0.Writes have no effect." range="" rwaccess="R"/>
    <bitfield id="DATA" width="30" begin="29" end="0" resetval="0x0" description="Data read from RAM" range="" rwaccess="R"/>
  </register>
  <register id="DMPAC_SDE_SCA_BRC_RAM_y" acronym="DMPAC_SDE_SCA_BRC_RAM_y" offset="0x28000" width="32" description="sca_brc_ram diagnostic read only port, vbusp will stall until RAM is available for read Offset = 00168000h + (y * 4h); where y = 0h to 1FFFh">
    <bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Data read from RAM.RAM is wider than 32bit vbus. MMR reads are byte addresses into RAM where RAM Width is extended/zero padded to next pwr2." range="" rwaccess="R"/>
  </register>
  <register id="DMPAC_SDE_SCA_BPCC_RAM_y" acronym="DMPAC_SDE_SCA_BPCC_RAM_y" offset="0x30000" width="32" description="sca_bpcc_ram diagnostic read only port, vbusp will stall until RAM is available for read Offset = 00170000h + (y * 4h); where y = 0h to 27FFh">
    <bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Data read from RAM.RAM is wider than 32bit vbus. MMR reads are byte addresses into RAM where RAM Width is extended/zero padded to next pwr2." range="" rwaccess="R"/>
  </register>
</module>
