// Seed: 1480767919
module module_0 ();
endmodule
module module_1 (
    input supply0 id_0,
    output tri0 id_1,
    output tri1 id_2,
    output wor id_3,
    input tri0 id_4,
    input supply1 id_5,
    input tri id_6,
    output tri0 id_7,
    input wand id_8,
    input wire id_9,
    input wire id_10
);
  wire id_12;
  wire id_13;
  assign id_7 = id_4;
  module_0();
  assign (strong1, supply0) id_7 = 1'd0;
endmodule
module module_2 (
    output supply1 id_0,
    input supply0 id_1,
    output tri0 id_2,
    input tri1 id_3,
    input wor id_4,
    input wand id_5
);
  module_0();
endmodule
