ARM ISA2+po+dsb.st+ctrlisb
"PodWW Rfe DSB.STdRW Rfe DpCtrlIsbdR Fre"
Cycle=Rfe DSB.STdRW Rfe DpCtrlIsbdR Fre PodWW
Prefetch=0:x=F,0:y=W,1:y=F,1:z=W,2:z=F,2:x=T
Com=Rf Rf Fr
Orig=PodWW Rfe DSB.STdRW Rfe DpCtrlIsbdR Fre
{
%x0=x; %y0=y;
%y1=y; %z1=z;
%z2=z; %x2=x;
}
 P0           | P1           | P2           ;
 MOV R0,#1    | LDR R0,[%y1] | LDR R0,[%z2] ;
 STR R0,[%x0] | DSB ST       | CMP R0,R0    ;
 MOV R1,#1    | MOV R1,#1    | BNE LC00     ;
 STR R1,[%y0] | STR R1,[%z1] | LC00:        ;
              |              | ISB          ;
              |              | LDR R1,[%x2] ;
exists
(1:R0=1 /\ 2:R0=1 /\ 2:R1=0)
