Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (lin64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Thu Oct 29 12:54:28 2015
| Host         : debian running 64-bit Progress Linux 3+ (cairon-backports)
| Command      : report_control_sets -verbose -file led_test_system_wrapper_control_sets_placed.rpt
| Design       : led_test_system_wrapper
| Device       : xc7z020
----------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    32 |
| Minimum Number of register sites lost to control set restrictions |    84 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             112 |           32 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             216 |           75 |
| Yes          | No                    | No                     |             270 |           64 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              54 |           24 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                      Clock Signal                      |                                                                             Enable Signal                                                                             |                                                                        Set/Reset Signal                                                                        | Slice Load Count | Bel Load Count |
+--------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  led_test_system_i/processing_system7_0/inst/FCLK_CLK0 | led_test_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                 |                                                                                                                                                                |                1 |              2 |
|  led_test_system_i/processing_system7_0/inst/FCLK_CLK0 | led_test_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4]        | led_test_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7] |                1 |              4 |
|  led_test_system_i/processing_system7_0/inst/FCLK_CLK0 | led_test_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[0]_0[0]   |                                                                                                                                                                |                1 |              4 |
|  led_test_system_i/processing_system7_0/inst/FCLK_CLK0 | led_test_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0][0]   |                                                                                                                                                                |                2 |              4 |
|  led_test_system_i/processing_system7_0/inst/FCLK_CLK0 | led_test_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                    |                                                                                                                                                                |                3 |              4 |
|  led_test_system_i/processing_system7_0/inst/FCLK_CLK0 | led_test_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[4]_0      |                                                                                                                                                                |                1 |              4 |
|  led_test_system_i/processing_system7_0/inst/FCLK_CLK0 | led_test_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[4]_0      | led_test_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7] |                1 |              4 |
|  led_test_system_i/processing_system7_0/inst/FCLK_CLK0 | led_test_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0]      |                                                                                                                                                                |                1 |              4 |
|  led_test_system_i/processing_system7_0/inst/FCLK_CLK0 | led_test_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4]        |                                                                                                                                                                |                1 |              4 |
|  led_test_system_i/processing_system7_0/inst/FCLK_CLK0 | led_test_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                    |                                                                                                                                                                |                2 |              4 |
|  led_test_system_i/processing_system7_0/inst/FCLK_CLK0 | led_test_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap_reg[0][0]   |                                                                                                                                                                |                1 |              4 |
|  led_test_system_i/processing_system7_0/inst/FCLK_CLK0 | led_test_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[0][0]     |                                                                                                                                                                |                1 |              4 |
|  led_test_system_i/processing_system7_0/inst/FCLK_CLK0 | led_test_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr_reg[0]      |                                                                                                                                                                |                1 |              4 |
|  led_test_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                       | led_test_system_i/rst_processing_system7_0_100M/U0/EXT_LPF/lpf_int                                                                                             |                2 |              4 |
|  led_test_system_i/processing_system7_0/inst/FCLK_CLK0 | led_test_system_i/rst_processing_system7_0_100M/U0/SEQ/seq_cnt_en                                                                                                     | led_test_system_i/rst_processing_system7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                       |                1 |              6 |
|  led_test_system_i/processing_system7_0/inst/FCLK_CLK0 | led_test_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                          | led_test_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]               |                2 |              8 |
|  led_test_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                       | led_test_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/SR[0]                          |                4 |              8 |
|  led_test_system_i/processing_system7_0/inst/FCLK_CLK0 | led_test_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                              |                                                                                                                                                                |                4 |             13 |
|  led_test_system_i/processing_system7_0/inst/FCLK_CLK0 | led_test_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                   |                                                                                                                                                                |                3 |             14 |
|  led_test_system_i/processing_system7_0/inst/FCLK_CLK0 | led_test_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                 |                                                                                                                                                                |                3 |             14 |
|  led_test_system_i/processing_system7_0/inst/FCLK_CLK0 | led_test_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]      |                                                                                                                                                                |                4 |             20 |
|  led_test_system_i/processing_system7_0/inst/FCLK_CLK0 | led_test_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[0]_0                  |                                                                                                                                                                |                5 |             27 |
|  led_test_system_i/processing_system7_0/inst/FCLK_CLK0 | led_test_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]_0[0] |                                                                                                                                                                |                4 |             27 |
|  led_test_system_i/processing_system7_0/inst/FCLK_CLK0 | led_test_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[0]_0                  |                                                                                                                                                                |                8 |             27 |
|  led_test_system_i/processing_system7_0/inst/FCLK_CLK0 | led_test_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0][0]   |                                                                                                                                                                |                6 |             27 |
|  led_test_system_i/processing_system7_0/inst/FCLK_CLK0 | led_test_system_i/S00_AXI_0/U0/S00_AXI_v1_0_S00_AXI_inst/axi_rdata[31]_i_1_n_0                                                                                        | led_test_system_i/S00_AXI_0/U0/S00_AXI_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                   |               19 |             32 |
|  led_test_system_i/processing_system7_0/inst/FCLK_CLK0 | led_test_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                 |                                                                                                                                                                |               10 |             34 |
|  led_test_system_i/processing_system7_0/inst/FCLK_CLK0 | led_test_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                 |                                                                                                                                                                |               10 |             47 |
|  led_test_system_i/processing_system7_0/inst/FCLK_CLK0 | led_test_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                   |                                                                                                                                                                |               11 |             47 |
|  led_test_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                       | led_test_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                     |               15 |             69 |
|  led_test_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                       |                                                                                                                                                                |               33 |            113 |
|  led_test_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                       | led_test_system_i/S00_AXI_0/U0/S00_AXI_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                   |               54 |            135 |
+--------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


