// Seed: 1492702134
module module_0 (
    input wire id_0
);
  assign id_2[1] = id_0;
endmodule
module module_1 (
    output logic id_0,
    input tri1 id_1,
    output supply1 id_2
    , id_7,
    input tri0 id_3,
    output supply0 id_4,
    input tri id_5
);
  id_8 :
  assert property (@(1'h0) id_7) begin : LABEL_0
    id_0 = 1 ^ id_8;
  end
  module_0 modCall_1 (id_1);
  assign modCall_1.id_0 = 0;
  wire id_9;
  wire id_10, id_11, id_12;
  initial id_0 <= id_8;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_4 = id_2;
  wire id_5;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  inout wire id_16;
  output wire id_15;
  output wire id_14;
  output wire id_13;
  inout wire id_12;
  input wire id_11;
  input wire id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  module_2 modCall_1 (
      id_6,
      id_11,
      id_15,
      id_5
  );
  assign id_13 = id_7;
  wire id_17, id_18;
  xor primCall (id_5, id_11, id_3, id_10, id_8, id_4, id_12, id_16, id_2, id_7);
endmodule
