# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../nexys4_ddr_accel_spi.srcs/sim_1/new/accel_spi_top_tb.vhd" \

# Do not sort compile order
nosort
