\babel@toc {english}{}\relax 
\contentsline {chapter}{\numberline {1}Introduction}{1}{chapter.1}%
\contentsline {section}{\numberline {1.1}Motivation and Problem Statement}{3}{section.1.1}%
\contentsline {subsection}{\numberline {1.1.1}Inefficiency of Synchronous Sampling}{3}{subsection.1.1.1}%
\contentsline {subsection}{\numberline {1.1.2}Architectural Problem: Flash ADCs}{3}{subsection.1.1.2}%
\contentsline {subsection}{\numberline {1.1.3}Device Limitation: The Mismatch Problem}{3}{subsection.1.1.3}%
\contentsline {section}{\numberline {1.2}Objectives and Contribution}{4}{section.1.2}%
\contentsline {subsection}{\numberline {1.2.1}Specific Objectives}{4}{subsection.1.2.1}%
\contentsline {chapter}{\numberline {2}Literature Review}{6}{chapter.2}%
\contentsline {section}{\numberline {2.1}Fundamentals of Analog-to-Digital Conversion}{6}{section.2.1}%
\contentsline {subsection}{\numberline {2.1.1}The Data Conversion Process}{6}{subsection.2.1.1}%
\contentsline {subsubsection}{\numberline {2.1.1.1}Ideal Data Conversion}{6}{subsubsection.2.1.1.1}%
\contentsline {subsubsection}{\numberline {2.1.1.2}The Sampling Operation}{6}{subsubsection.2.1.1.2}%
\contentsline {subsubsection}{\numberline {2.1.1.3}The Quantization Operation}{7}{subsubsection.2.1.1.3}%
\contentsline {subsubsection}{\numberline {2.1.1.4}Coding}{7}{subsubsection.2.1.1.4}%
\contentsline {subsection}{\numberline {2.1.2}Performance Metrics}{7}{subsection.2.1.2}%
\contentsline {subsubsection}{\numberline {2.1.2.1}Resolution and Sampling Rate}{7}{subsubsection.2.1.2.1}%
\contentsline {subsubsection}{\numberline {2.1.2.2}Signal-to-Noise-Distortion Ratio (SNDR)}{7}{subsubsection.2.1.2.2}%
\contentsline {subsubsection}{\numberline {2.1.2.3}Differential and Integral Non-Linearity (DNL and INL)}{8}{subsubsection.2.1.2.3}%
\contentsline {subsubsection}{\numberline {2.1.2.4}Offset and Gain Error}{8}{subsubsection.2.1.2.4}%
\contentsline {subsubsection}{\numberline {2.1.2.5}Bit Error Rate (BER)}{9}{subsubsection.2.1.2.5}%
\contentsline {subsection}{\numberline {2.1.3}State-of-the-Art Comparative Analysis}{9}{subsection.2.1.3}%
\contentsline {section}{\numberline {2.2}Synchronous Architectures}{11}{section.2.2}%
\contentsline {subsection}{\numberline {2.2.1}Synchronous Flash ADC}{11}{subsection.2.2.1}%
\contentsline {subsection}{\numberline {2.2.2}The Power Bottleneck}{11}{subsection.2.2.2}%
\contentsline {subsection}{\numberline {2.2.3}SAR (Successive Approximation Register)}{11}{subsection.2.2.3}%
\contentsline {subsection}{\numberline {2.2.4}Pipeline}{12}{subsection.2.2.4}%
\contentsline {paragraph}{}{12}{section*.15}%
\contentsline {paragraph}{}{12}{section*.16}%
\contentsline {paragraph}{}{12}{section*.17}%
\contentsline {subsection}{\numberline {2.2.5}Sigma-Delta ($\Sigma \Delta $)}{13}{subsection.2.2.5}%
\contentsline {subsection}{\numberline {2.2.6}Dual-slope}{13}{subsection.2.2.6}%
\contentsline {section}{\numberline {2.3}Asynchronous Architectures}{13}{section.2.3}%
\contentsline {subsection}{\numberline {2.3.1}Level-Crossing Sampling (LCS)}{14}{subsection.2.3.1}%
\contentsline {subsection}{\numberline {2.3.2}Asynchronous Flash ADC}{14}{subsection.2.3.2}%
\contentsline {section}{\numberline {2.4}Calibration and Trimming Techniques}{14}{section.2.4}%
\contentsline {subsection}{\numberline {2.4.1}The Component Mismatch Problem}{15}{subsection.2.4.1}%
\contentsline {subsection}{\numberline {2.4.2}Calibration Classifications}{15}{subsection.2.4.2}%
\contentsline {subsection}{\numberline {2.4.3}Resistive Trimming Techniques}{15}{subsection.2.4.3}%
\contentsline {subsubsection}{\numberline {2.4.3.1}Internal Resistive Loading}{15}{subsubsection.2.4.3.1}%
\contentsline {subsubsection}{\numberline {2.4.3.2}Resistive Reference Ladder Trimming}{16}{subsubsection.2.4.3.2}%
\contentsline {paragraph}{}{16}{section*.20}%
\contentsline {paragraph}{}{16}{section*.21}%
\contentsline {paragraph}{}{16}{figure.caption.23}%
\contentsline {paragraph}{}{17}{section*.24}%
\contentsline {paragraph}{}{17}{section*.25}%
\contentsline {paragraph}{}{17}{section*.26}%
\contentsline {subsection}{\numberline {2.4.4}Advantages of Resistive Trimming for Asynchronous ADCs}{17}{subsection.2.4.4}%
\contentsline {section}{\numberline {2.5}Related Works}{17}{section.2.5}%
\contentsline {section}{\numberline {2.6}Asynchronous vs. Synchronous}{17}{section.2.6}%
\contentsline {subsection}{\numberline {2.6.1}Advantage}{17}{subsection.2.6.1}%
\contentsline {subsection}{\numberline {2.6.2}Comparative Evaluation}{18}{subsection.2.6.2}%
\contentsline {chapter}{\numberline {3}Future Work Planning, Methodologies and Tools}{20}{chapter.3}%
\contentsline {section}{\numberline {3.1}Work Plan}{20}{section.3.1}%
\contentsline {section}{\numberline {3.2}Methodologies and Tools}{21}{section.3.2}%
\contentsline {chapter}{\numberline {4}Conclusions}{23}{chapter.4}%
