Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sun May 12 15:55:39 2024
| Host         : DESKTOP-LBE2VK7 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file led_animation_control_sets_placed.rpt
| Design       : led_animation
| Device       : xc7a50t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    11 |
|    Minimum number of control sets                        |    11 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    22 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    11 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     7 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              55 |           19 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             185 |           49 |
| Yes          | No                    | No                     |              74 |           10 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------+--------------------------+---------------------------------------------------------+------------------+----------------+--------------+
|              Clock Signal             |       Enable Signal      |                     Set/Reset Signal                    | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------------+--------------------------+---------------------------------------------------------+------------------+----------------+--------------+
|  display_driver/clk_div/divided_clock |                          | display_driver/display_number[2]                        |                4 |              8 |         2.00 |
|  clk_led_OBUF_BUFG                    | display[1][7]_i_1_n_0    |                                                         |                2 |             10 |         5.00 |
|  display_driver/clk_div/divided_clock |                          |                                                         |                3 |             11 |         3.67 |
|  clk_IBUF_BUFG                        |                          |                                                         |                5 |             12 |         2.40 |
|  clk_IBUF_BUFG                        |                          | display_driver/clk_div/divided_clock0_carry__1_n_3      |                5 |             17 |         3.40 |
|  clk_IBUF_BUFG                        |                          | freq_dn_debounce/btn_clock_cycles_counter[0]_i_1__1_n_0 |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG                        |                          | freq_up_debounce/btn_clock_cycles_counter[0]_i_1__0_n_0 |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG                        |                          | dir_debounce/btn_clock_cycles_counter[0]_i_1_n_0        |                8 |             32 |         4.00 |
|  clk_led_OBUF_BUFG                    |                          |                                                         |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG                        |                          | clk_div/divided_clock0_carry__6_n_0                     |               16 |             64 |         4.00 |
|  clk_IBUF_BUFG                        | clock_period[63]_i_1_n_0 |                                                         |                8 |             64 |         8.00 |
+---------------------------------------+--------------------------+---------------------------------------------------------+------------------+----------------+--------------+


