# -------------------------------------------------------------------------- #
#
# Copyright (C) 2020  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and any partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details, at
# https://fpgasoftware.intel.com/eula.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
# Date created = 14:57:17  December 14, 2022
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		test2_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone V"
set_global_assignment -name DEVICE 5CSEBA6U23I7
set_global_assignment -name TOP_LEVEL_ENTITY top
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 20.1.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "14:57:17  DECEMBER 14, 2022"
set_global_assignment -name LAST_QUARTUS_VERSION "20.1.0 Lite Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP "-40"
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 100
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 256
set_global_assignment -name VERILOG_FILE top.v
set_location_assignment PIN_V11 -to clk
set_global_assignment -name VERILOG_FILE stepper_zatvaranje.v
set_global_assignment -name VERILOG_FILE stepper_traka.v
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name VERILOG_FILE pumpa.v
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_global_assignment -name VERILOG_CONSTANT_LOOP_LIMIT 5000
set_location_assignment PIN_AC24 -to motor_zatvaranje1[0]
set_location_assignment PIN_AD26 -to motor_zatvaranje1[1]
set_location_assignment PIN_AF28 -to motor_zatvaranje1[2]
set_location_assignment PIN_AF27 -to motor_zatvaranje1[3]
set_location_assignment PIN_AH18 -to motor_zatvaranje2[0]
set_location_assignment PIN_AF20 -to motor_zatvaranje2[1]
set_location_assignment PIN_AE20 -to motor_zatvaranje2[2]
set_location_assignment PIN_AE17 -to motor_zatvaranje2[3]
set_location_assignment PIN_AH26 -to motor_traka1[0]
set_location_assignment PIN_AF25 -to motor_traka1[1]
set_location_assignment PIN_AF23 -to motor_traka1[2]
set_location_assignment PIN_AH22 -to motor_traka1[3]
set_location_assignment PIN_AG21 -to motor_traka2[0]
set_location_assignment PIN_AA20 -to motor_traka2[1]
set_location_assignment PIN_AE22 -to motor_traka2[2]
set_location_assignment PIN_AF21 -to motor_traka2[3]
set_location_assignment PIN_AE19 -to pumpa_switch
set_location_assignment PIN_E8 -to ir_zatvaranje
set_location_assignment PIN_D11 -to ir_pumpa
set_location_assignment PIN_AG15 -to dioda_punjenje
set_global_assignment -name SOURCE_FILE db/test2.cmp.rdb
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top