{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 218 06/27/2010 SJ Full Version " "Info: Version 10.0 Build 218 06/27/2010 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 14 14:22:13 2011 " "Info: Processing started: Mon Nov 14 14:22:13 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SDRAM_CONTROL -c SDRAM_CONTROL " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SDRAM_CONTROL -c SDRAM_CONTROL" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/sdram_wr_fifo.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file sdram_control/sdram_wr_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_WR_FIFO " "Info: Found entity 1: Sdram_WR_FIFO" {  } { { "Sdram_Control/Sdram_WR_FIFO.v" "" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/Sdram_Control/Sdram_WR_FIFO.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/sdram_rd_fifo.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file sdram_control/sdram_rd_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_RD_FIFO " "Info: Found entity 1: Sdram_RD_FIFO" {  } { { "Sdram_Control/Sdram_RD_FIFO.v" "" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/Sdram_Control/Sdram_RD_FIFO.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/sdram_pll.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file sdram_control/sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_PLL " "Info: Found entity 1: Sdram_PLL" {  } { { "Sdram_Control/Sdram_PLL.v" "" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/Sdram_Control/Sdram_PLL.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/sdram_control.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file sdram_control/sdram_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_Control " "Info: Found entity 1: Sdram_Control" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/Sdram_Control/Sdram_Control.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/control_interface.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file sdram_control/control_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_interface " "Info: Found entity 1: control_interface" {  } { { "Sdram_Control/control_interface.v" "" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/Sdram_Control/control_interface.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/command.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file sdram_control/command.v" { { "Info" "ISGN_ENTITY_NAME" "1 command " "Info: Found entity 1: command" {  } { { "Sdram_Control/command.v" "" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/Sdram_Control/command.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7_lut.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file seg7_lut.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT " "Info: Found entity 1: SEG7_LUT" {  } { { "SEG7_LUT.v" "" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/SEG7_LUT.v" 36 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "SDRAM_CONTROL SDRAM_CONTROL.v(26) " "Warning (10238): Verilog Module Declaration warning at SDRAM_CONTROL.v(26): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"SDRAM_CONTROL\"" {  } { { "SDRAM_CONTROL.v" "" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/SDRAM_CONTROL.v" 26 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file sdram_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDRAM_CONTROL " "Info: Found entity 1: SDRAM_CONTROL" {  } { { "SDRAM_CONTROL.v" "" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/SDRAM_CONTROL.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_27.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file pll_27.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_27 " "Info: Found entity 1: pll_27" {  } { { "pll_27.v" "" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/pll_27.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLK Sdram_Control.v(126) " "Warning (10236): Verilog HDL Implicit Net warning at Sdram_Control.v(126): created implicit net for \"CLK\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/Sdram_Control/Sdram_Control.v" 126 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "write SDRAM_CONTROL.v(76) " "Warning (10236): Verilog HDL Implicit Net warning at SDRAM_CONTROL.v(76): created implicit net for \"write\"" {  } { { "SDRAM_CONTROL.v" "" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/SDRAM_CONTROL.v" 76 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "SDRAM_CONTROL " "Info: Elaborating entity \"SDRAM_CONTROL\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SDRAM_CONTROL.v(98) " "Warning (10230): Verilog HDL assignment warning at SDRAM_CONTROL.v(98): truncated value with size 32 to match size of target (8)" {  } { { "SDRAM_CONTROL.v" "" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/SDRAM_CONTROL.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_DQM\[3..2\] SDRAM_CONTROL.v(56) " "Warning (10034): Output port \"DRAM_DQM\[3..2\]\" at SDRAM_CONTROL.v(56) has no driver" {  } { { "SDRAM_CONTROL.v" "" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/SDRAM_CONTROL.v" 56 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_27 pll_27:pll_27_inst " "Info: Elaborating entity \"pll_27\" for hierarchy \"pll_27:pll_27_inst\"" {  } { { "SDRAM_CONTROL.v" "pll_27_inst" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/SDRAM_CONTROL.v" 82 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll_27:pll_27_inst\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"pll_27:pll_27_inst\|altpll:altpll_component\"" {  } { { "pll_27.v" "altpll_component" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/pll_27.v" 90 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_27:pll_27_inst\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"pll_27:pll_27_inst\|altpll:altpll_component\"" {  } { { "pll_27.v" "" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/pll_27.v" 90 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_27:pll_27_inst\|altpll:altpll_component " "Info: Instantiated megafunction \"pll_27:pll_27_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 50 " "Info: Parameter \"clk0_divide_by\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info: Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 27 " "Info: Parameter \"clk0_multiply_by\" = \"27\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info: Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info: Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Info: Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_27 " "Info: Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_27\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info: Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info: Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Info: Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info: Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info: Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info: Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info: Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Info: Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info: Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info: Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info: Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Info: Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info: Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Info: Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Info: Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Info: Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Info: Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info: Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info: Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info: Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Info: Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info: Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info: Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info: Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info: Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info: Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info: Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Info: Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Info: Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Info: Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Info: Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info: Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info: Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info: Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info: Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info: Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info: Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info: Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info: Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info: Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info: Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info: Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "pll_27.v" "" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/pll_27.v" 90 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_Control Sdram_Control:u1 " "Info: Elaborating entity \"Sdram_Control\" for hierarchy \"Sdram_Control:u1\"" {  } { { "SDRAM_CONTROL.v" "u1" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/SDRAM_CONTROL.v" 138 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Sdram_Control.v(260) " "Warning (10230): Verilog HDL assignment warning at Sdram_Control.v(260): truncated value with size 32 to match size of target (10)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/Sdram_Control/Sdram_Control.v" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_PLL Sdram_Control:u1\|Sdram_PLL:u_sdram_pll " "Info: Elaborating entity \"Sdram_PLL\" for hierarchy \"Sdram_Control:u1\|Sdram_PLL:u_sdram_pll\"" {  } { { "Sdram_Control/Sdram_Control.v" "u_sdram_pll" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/Sdram_Control/Sdram_Control.v" 128 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll Sdram_Control:u1\|Sdram_PLL:u_sdram_pll\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"Sdram_Control:u1\|Sdram_PLL:u_sdram_pll\|altpll:altpll_component\"" {  } { { "Sdram_Control/Sdram_PLL.v" "altpll_component" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/Sdram_Control/Sdram_PLL.v" 94 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Sdram_Control:u1\|Sdram_PLL:u_sdram_pll\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"Sdram_Control:u1\|Sdram_PLL:u_sdram_pll\|altpll:altpll_component\"" {  } { { "Sdram_Control/Sdram_PLL.v" "" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/Sdram_Control/Sdram_PLL.v" 94 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sdram_Control:u1\|Sdram_PLL:u_sdram_pll\|altpll:altpll_component " "Info: Instantiated megafunction \"Sdram_Control:u1\|Sdram_PLL:u_sdram_pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Info: Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 27 " "Info: Parameter \"clk0_divide_by\" = \"27\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info: Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 100 " "Info: Parameter \"clk0_multiply_by\" = \"100\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info: Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 27 " "Info: Parameter \"clk1_divide_by\" = \"27\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Info: Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 100 " "Info: Parameter \"clk1_multiply_by\" = \"100\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -3000 " "Info: Parameter \"clk1_phase_shift\" = \"-3000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info: Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 37037 " "Info: Parameter \"inclk0_input_frequency\" = \"37037\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Info: Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=Sdram_PLL " "Info: Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=Sdram_PLL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info: Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Info: Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info: Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Info: Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info: Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info: Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info: Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info: Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Info: Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info: Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info: Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info: Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Info: Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info: Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Info: Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Info: Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Info: Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Info: Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info: Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info: Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info: Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Info: Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info: Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info: Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info: Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info: Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info: Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info: Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Info: Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Info: Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Info: Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Info: Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info: Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info: Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info: Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info: Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info: Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info: Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info: Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info: Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info: Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info: Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info: Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Info: Parameter \"width_clock\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Sdram_Control/Sdram_PLL.v" "" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/Sdram_Control/Sdram_PLL.v" 94 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sdram_pll_altpll.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sdram_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_PLL_altpll " "Info: Found entity 1: Sdram_PLL_altpll" {  } { { "db/sdram_pll_altpll.v" "" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/db/sdram_pll_altpll.v" 29 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_PLL_altpll Sdram_Control:u1\|Sdram_PLL:u_sdram_pll\|altpll:altpll_component\|Sdram_PLL_altpll:auto_generated " "Info: Elaborating entity \"Sdram_PLL_altpll\" for hierarchy \"Sdram_Control:u1\|Sdram_PLL:u_sdram_pll\|altpll:altpll_component\|Sdram_PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altpll.tdf" 891 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_interface Sdram_Control:u1\|control_interface:u_control " "Info: Elaborating entity \"control_interface\" for hierarchy \"Sdram_Control:u1\|control_interface:u_control\"" {  } { { "Sdram_Control/Sdram_Control.v" "u_control" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/Sdram_Control/Sdram_Control.v" 147 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(120) " "Warning (10230): Verilog HDL assignment warning at control_interface.v(120): truncated value with size 32 to match size of target (16)" {  } { { "Sdram_Control/control_interface.v" "" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/Sdram_Control/control_interface.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(125) " "Warning (10230): Verilog HDL assignment warning at control_interface.v(125): truncated value with size 32 to match size of target (16)" {  } { { "Sdram_Control/control_interface.v" "" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/Sdram_Control/control_interface.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(150) " "Warning (10230): Verilog HDL assignment warning at control_interface.v(150): truncated value with size 32 to match size of target (16)" {  } { { "Sdram_Control/control_interface.v" "" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/Sdram_Control/control_interface.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "command Sdram_Control:u1\|command:u_command " "Info: Elaborating entity \"command\" for hierarchy \"Sdram_Control:u1\|command:u_command\"" {  } { { "Sdram_Control/Sdram_Control.v" "u_command" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/Sdram_Control/Sdram_Control.v" 172 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe_shift command.v(237) " "Warning (10240): Verilog HDL Always Construct warning at command.v(237): inferring latch(es) for variable \"oe_shift\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control/command.v" "" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/Sdram_Control/command.v" 237 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe1 command.v(237) " "Warning (10240): Verilog HDL Always Construct warning at command.v(237): inferring latch(es) for variable \"oe1\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control/command.v" "" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/Sdram_Control/command.v" 237 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe2 command.v(237) " "Warning (10240): Verilog HDL Always Construct warning at command.v(237): inferring latch(es) for variable \"oe2\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control/command.v" "" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/Sdram_Control/command.v" 237 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_WR_FIFO Sdram_Control:u1\|Sdram_WR_FIFO:u_write_fifo " "Info: Elaborating entity \"Sdram_WR_FIFO\" for hierarchy \"Sdram_Control:u1\|Sdram_WR_FIFO:u_write_fifo\"" {  } { { "Sdram_Control/Sdram_Control.v" "u_write_fifo" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/Sdram_Control/Sdram_Control.v" 183 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo Sdram_Control:u1\|Sdram_WR_FIFO:u_write_fifo\|dcfifo:dcfifo_component " "Info: Elaborating entity \"dcfifo\" for hierarchy \"Sdram_Control:u1\|Sdram_WR_FIFO:u_write_fifo\|dcfifo:dcfifo_component\"" {  } { { "Sdram_Control/Sdram_WR_FIFO.v" "dcfifo_component" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/Sdram_Control/Sdram_WR_FIFO.v" 83 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Sdram_Control:u1\|Sdram_WR_FIFO:u_write_fifo\|dcfifo:dcfifo_component " "Info: Elaborated megafunction instantiation \"Sdram_Control:u1\|Sdram_WR_FIFO:u_write_fifo\|dcfifo:dcfifo_component\"" {  } { { "Sdram_Control/Sdram_WR_FIFO.v" "" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/Sdram_Control/Sdram_WR_FIFO.v" 83 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sdram_Control:u1\|Sdram_WR_FIFO:u_write_fifo\|dcfifo:dcfifo_component " "Info: Instantiated megafunction \"Sdram_Control:u1\|Sdram_WR_FIFO:u_write_fifo\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Info: Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M9K " "Info: Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M9K\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Info: Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Info: Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Info: Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Info: Parameter \"lpm_width\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Info: Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Info: Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Info: Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Info: Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info: Parameter \"use_eab\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Info: Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Info: Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Sdram_Control/Sdram_WR_FIFO.v" "" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/Sdram_Control/Sdram_WR_FIFO.v" 83 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_qjp1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dcfifo_qjp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_qjp1 " "Info: Found entity 1: dcfifo_qjp1" {  } { { "db/dcfifo_qjp1.tdf" "" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/db/dcfifo_qjp1.tdf" 42 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_qjp1 Sdram_Control:u1\|Sdram_WR_FIFO:u_write_fifo\|dcfifo:dcfifo_component\|dcfifo_qjp1:auto_generated " "Info: Elaborating entity \"dcfifo_qjp1\" for hierarchy \"Sdram_Control:u1\|Sdram_WR_FIFO:u_write_fifo\|dcfifo:dcfifo_component\|dcfifo_qjp1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera/10.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_6ib.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_gray2bin_6ib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_6ib " "Info: Found entity 1: a_gray2bin_6ib" {  } { { "db/a_gray2bin_6ib.tdf" "" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/db/a_gray2bin_6ib.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_6ib Sdram_Control:u1\|Sdram_WR_FIFO:u_write_fifo\|dcfifo:dcfifo_component\|dcfifo_qjp1:auto_generated\|a_gray2bin_6ib:rdptr_g_gray2bin " "Info: Elaborating entity \"a_gray2bin_6ib\" for hierarchy \"Sdram_Control:u1\|Sdram_WR_FIFO:u_write_fifo\|dcfifo:dcfifo_component\|dcfifo_qjp1:auto_generated\|a_gray2bin_6ib:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_qjp1.tdf" "rdptr_g_gray2bin" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/db/dcfifo_qjp1.tdf" 54 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_577.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_577.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_577 " "Info: Found entity 1: a_graycounter_577" {  } { { "db/a_graycounter_577.tdf" "" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/db/a_graycounter_577.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_577 Sdram_Control:u1\|Sdram_WR_FIFO:u_write_fifo\|dcfifo:dcfifo_component\|dcfifo_qjp1:auto_generated\|a_graycounter_577:rdptr_g1p " "Info: Elaborating entity \"a_graycounter_577\" for hierarchy \"Sdram_Control:u1\|Sdram_WR_FIFO:u_write_fifo\|dcfifo:dcfifo_component\|dcfifo_qjp1:auto_generated\|a_graycounter_577:rdptr_g1p\"" {  } { { "db/dcfifo_qjp1.tdf" "rdptr_g1p" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/db/dcfifo_qjp1.tdf" 56 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_1lc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_1lc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_1lc " "Info: Found entity 1: a_graycounter_1lc" {  } { { "db/a_graycounter_1lc.tdf" "" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/db/a_graycounter_1lc.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_1lc Sdram_Control:u1\|Sdram_WR_FIFO:u_write_fifo\|dcfifo:dcfifo_component\|dcfifo_qjp1:auto_generated\|a_graycounter_1lc:wrptr_g1p " "Info: Elaborating entity \"a_graycounter_1lc\" for hierarchy \"Sdram_Control:u1\|Sdram_WR_FIFO:u_write_fifo\|dcfifo:dcfifo_component\|dcfifo_qjp1:auto_generated\|a_graycounter_1lc:wrptr_g1p\"" {  } { { "db/dcfifo_qjp1.tdf" "wrptr_g1p" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/db/dcfifo_qjp1.tdf" 57 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_0lc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_0lc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_0lc " "Info: Found entity 1: a_graycounter_0lc" {  } { { "db/a_graycounter_0lc.tdf" "" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/db/a_graycounter_0lc.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_0lc Sdram_Control:u1\|Sdram_WR_FIFO:u_write_fifo\|dcfifo:dcfifo_component\|dcfifo_qjp1:auto_generated\|a_graycounter_0lc:wrptr_gp " "Info: Elaborating entity \"a_graycounter_0lc\" for hierarchy \"Sdram_Control:u1\|Sdram_WR_FIFO:u_write_fifo\|dcfifo:dcfifo_component\|dcfifo_qjp1:auto_generated\|a_graycounter_0lc:wrptr_gp\"" {  } { { "db/dcfifo_qjp1.tdf" "wrptr_gp" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/db/dcfifo_qjp1.tdf" 58 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bt81.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_bt81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bt81 " "Info: Found entity 1: altsyncram_bt81" {  } { { "db/altsyncram_bt81.tdf" "" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/db/altsyncram_bt81.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bt81 Sdram_Control:u1\|Sdram_WR_FIFO:u_write_fifo\|dcfifo:dcfifo_component\|dcfifo_qjp1:auto_generated\|altsyncram_bt81:fifo_ram " "Info: Elaborating entity \"altsyncram_bt81\" for hierarchy \"Sdram_Control:u1\|Sdram_WR_FIFO:u_write_fifo\|dcfifo:dcfifo_component\|dcfifo_qjp1:auto_generated\|altsyncram_bt81:fifo_ram\"" {  } { { "db/dcfifo_qjp1.tdf" "fifo_ram" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/db/dcfifo_qjp1.tdf" 59 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_oe9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_oe9 " "Info: Found entity 1: dffpipe_oe9" {  } { { "db/dffpipe_oe9.tdf" "" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/db/dffpipe_oe9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_oe9 Sdram_Control:u1\|Sdram_WR_FIFO:u_write_fifo\|dcfifo:dcfifo_component\|dcfifo_qjp1:auto_generated\|dffpipe_oe9:rs_brp " "Info: Elaborating entity \"dffpipe_oe9\" for hierarchy \"Sdram_Control:u1\|Sdram_WR_FIFO:u_write_fifo\|dcfifo:dcfifo_component\|dcfifo_qjp1:auto_generated\|dffpipe_oe9:rs_brp\"" {  } { { "db/dcfifo_qjp1.tdf" "rs_brp" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/db/dcfifo_qjp1.tdf" 62 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_qld.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_qld.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_qld " "Info: Found entity 1: alt_synch_pipe_qld" {  } { { "db/alt_synch_pipe_qld.tdf" "" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/db/alt_synch_pipe_qld.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_qld Sdram_Control:u1\|Sdram_WR_FIFO:u_write_fifo\|dcfifo:dcfifo_component\|dcfifo_qjp1:auto_generated\|alt_synch_pipe_qld:rs_dgwp " "Info: Elaborating entity \"alt_synch_pipe_qld\" for hierarchy \"Sdram_Control:u1\|Sdram_WR_FIFO:u_write_fifo\|dcfifo:dcfifo_component\|dcfifo_qjp1:auto_generated\|alt_synch_pipe_qld:rs_dgwp\"" {  } { { "db/dcfifo_qjp1.tdf" "rs_dgwp" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/db/dcfifo_qjp1.tdf" 64 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_pe9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_pe9 " "Info: Found entity 1: dffpipe_pe9" {  } { { "db/dffpipe_pe9.tdf" "" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/db/dffpipe_pe9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_pe9 Sdram_Control:u1\|Sdram_WR_FIFO:u_write_fifo\|dcfifo:dcfifo_component\|dcfifo_qjp1:auto_generated\|alt_synch_pipe_qld:rs_dgwp\|dffpipe_pe9:dffpipe16 " "Info: Elaborating entity \"dffpipe_pe9\" for hierarchy \"Sdram_Control:u1\|Sdram_WR_FIFO:u_write_fifo\|dcfifo:dcfifo_component\|dcfifo_qjp1:auto_generated\|alt_synch_pipe_qld:rs_dgwp\|dffpipe_pe9:dffpipe16\"" {  } { { "db/alt_synch_pipe_qld.tdf" "dffpipe16" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/db/alt_synch_pipe_qld.tdf" 34 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_rld.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_rld.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_rld " "Info: Found entity 1: alt_synch_pipe_rld" {  } { { "db/alt_synch_pipe_rld.tdf" "" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/db/alt_synch_pipe_rld.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_rld Sdram_Control:u1\|Sdram_WR_FIFO:u_write_fifo\|dcfifo:dcfifo_component\|dcfifo_qjp1:auto_generated\|alt_synch_pipe_rld:ws_dgrp " "Info: Elaborating entity \"alt_synch_pipe_rld\" for hierarchy \"Sdram_Control:u1\|Sdram_WR_FIFO:u_write_fifo\|dcfifo:dcfifo_component\|dcfifo_qjp1:auto_generated\|alt_synch_pipe_rld:ws_dgrp\"" {  } { { "db/dcfifo_qjp1.tdf" "ws_dgrp" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/db/dcfifo_qjp1.tdf" 65 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_qe9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_qe9 " "Info: Found entity 1: dffpipe_qe9" {  } { { "db/dffpipe_qe9.tdf" "" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/db/dffpipe_qe9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_qe9 Sdram_Control:u1\|Sdram_WR_FIFO:u_write_fifo\|dcfifo:dcfifo_component\|dcfifo_qjp1:auto_generated\|alt_synch_pipe_rld:ws_dgrp\|dffpipe_qe9:dffpipe19 " "Info: Elaborating entity \"dffpipe_qe9\" for hierarchy \"Sdram_Control:u1\|Sdram_WR_FIFO:u_write_fifo\|dcfifo:dcfifo_component\|dcfifo_qjp1:auto_generated\|alt_synch_pipe_rld:ws_dgrp\|dffpipe_qe9:dffpipe19\"" {  } { { "db/alt_synch_pipe_rld.tdf" "dffpipe19" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/db/alt_synch_pipe_rld.tdf" 34 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_n76.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_n76.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_n76 " "Info: Found entity 1: cmpr_n76" {  } { { "db/cmpr_n76.tdf" "" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/db/cmpr_n76.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_n76 Sdram_Control:u1\|Sdram_WR_FIFO:u_write_fifo\|dcfifo:dcfifo_component\|dcfifo_qjp1:auto_generated\|cmpr_n76:rdempty_eq_comp " "Info: Elaborating entity \"cmpr_n76\" for hierarchy \"Sdram_Control:u1\|Sdram_WR_FIFO:u_write_fifo\|dcfifo:dcfifo_component\|dcfifo_qjp1:auto_generated\|cmpr_n76:rdempty_eq_comp\"" {  } { { "db/dcfifo_qjp1.tdf" "rdempty_eq_comp" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/db/dcfifo_qjp1.tdf" 69 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_RD_FIFO Sdram_Control:u1\|Sdram_RD_FIFO:u_read_fifo " "Info: Elaborating entity \"Sdram_RD_FIFO\" for hierarchy \"Sdram_Control:u1\|Sdram_RD_FIFO:u_read_fifo\"" {  } { { "Sdram_Control/Sdram_Control.v" "u_read_fifo" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/Sdram_Control/Sdram_Control.v" 194 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo Sdram_Control:u1\|Sdram_RD_FIFO:u_read_fifo\|dcfifo:dcfifo_component " "Info: Elaborating entity \"dcfifo\" for hierarchy \"Sdram_Control:u1\|Sdram_RD_FIFO:u_read_fifo\|dcfifo:dcfifo_component\"" {  } { { "Sdram_Control/Sdram_RD_FIFO.v" "dcfifo_component" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/Sdram_Control/Sdram_RD_FIFO.v" 83 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Sdram_Control:u1\|Sdram_RD_FIFO:u_read_fifo\|dcfifo:dcfifo_component " "Info: Elaborated megafunction instantiation \"Sdram_Control:u1\|Sdram_RD_FIFO:u_read_fifo\|dcfifo:dcfifo_component\"" {  } { { "Sdram_Control/Sdram_RD_FIFO.v" "" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/Sdram_Control/Sdram_RD_FIFO.v" 83 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sdram_Control:u1\|Sdram_RD_FIFO:u_read_fifo\|dcfifo:dcfifo_component " "Info: Instantiated megafunction \"Sdram_Control:u1\|Sdram_RD_FIFO:u_read_fifo\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Info: Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M9K " "Info: Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M9K\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Info: Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Info: Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Info: Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Info: Parameter \"lpm_width\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Info: Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Info: Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Info: Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Info: Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info: Parameter \"use_eab\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Info: Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Info: Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Sdram_Control/Sdram_RD_FIFO.v" "" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/Sdram_Control/Sdram_RD_FIFO.v" 83 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_dkp1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dcfifo_dkp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_dkp1 " "Info: Found entity 1: dcfifo_dkp1" {  } { { "db/dcfifo_dkp1.tdf" "" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/db/dcfifo_dkp1.tdf" 42 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_dkp1 Sdram_Control:u1\|Sdram_RD_FIFO:u_read_fifo\|dcfifo:dcfifo_component\|dcfifo_dkp1:auto_generated " "Info: Elaborating entity \"dcfifo_dkp1\" for hierarchy \"Sdram_Control:u1\|Sdram_RD_FIFO:u_read_fifo\|dcfifo:dcfifo_component\|dcfifo_dkp1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera/10.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_sld.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_sld.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_sld " "Info: Found entity 1: alt_synch_pipe_sld" {  } { { "db/alt_synch_pipe_sld.tdf" "" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/db/alt_synch_pipe_sld.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_sld Sdram_Control:u1\|Sdram_RD_FIFO:u_read_fifo\|dcfifo:dcfifo_component\|dcfifo_dkp1:auto_generated\|alt_synch_pipe_sld:rs_dgwp " "Info: Elaborating entity \"alt_synch_pipe_sld\" for hierarchy \"Sdram_Control:u1\|Sdram_RD_FIFO:u_read_fifo\|dcfifo:dcfifo_component\|dcfifo_dkp1:auto_generated\|alt_synch_pipe_sld:rs_dgwp\"" {  } { { "db/dcfifo_dkp1.tdf" "rs_dgwp" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/db/dcfifo_dkp1.tdf" 62 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_re9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_re9 " "Info: Found entity 1: dffpipe_re9" {  } { { "db/dffpipe_re9.tdf" "" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/db/dffpipe_re9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_re9 Sdram_Control:u1\|Sdram_RD_FIFO:u_read_fifo\|dcfifo:dcfifo_component\|dcfifo_dkp1:auto_generated\|alt_synch_pipe_sld:rs_dgwp\|dffpipe_re9:dffpipe5 " "Info: Elaborating entity \"dffpipe_re9\" for hierarchy \"Sdram_Control:u1\|Sdram_RD_FIFO:u_read_fifo\|dcfifo:dcfifo_component\|dcfifo_dkp1:auto_generated\|alt_synch_pipe_sld:rs_dgwp\|dffpipe_re9:dffpipe5\"" {  } { { "db/alt_synch_pipe_sld.tdf" "dffpipe5" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/db/alt_synch_pipe_sld.tdf" 34 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_tld.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_tld.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_tld " "Info: Found entity 1: alt_synch_pipe_tld" {  } { { "db/alt_synch_pipe_tld.tdf" "" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/db/alt_synch_pipe_tld.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_tld Sdram_Control:u1\|Sdram_RD_FIFO:u_read_fifo\|dcfifo:dcfifo_component\|dcfifo_dkp1:auto_generated\|alt_synch_pipe_tld:ws_dgrp " "Info: Elaborating entity \"alt_synch_pipe_tld\" for hierarchy \"Sdram_Control:u1\|Sdram_RD_FIFO:u_read_fifo\|dcfifo:dcfifo_component\|dcfifo_dkp1:auto_generated\|alt_synch_pipe_tld:ws_dgrp\"" {  } { { "db/dcfifo_dkp1.tdf" "ws_dgrp" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/db/dcfifo_dkp1.tdf" 65 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_se9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_se9 " "Info: Found entity 1: dffpipe_se9" {  } { { "db/dffpipe_se9.tdf" "" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/db/dffpipe_se9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_se9 Sdram_Control:u1\|Sdram_RD_FIFO:u_read_fifo\|dcfifo:dcfifo_component\|dcfifo_dkp1:auto_generated\|alt_synch_pipe_tld:ws_dgrp\|dffpipe_se9:dffpipe8 " "Info: Elaborating entity \"dffpipe_se9\" for hierarchy \"Sdram_Control:u1\|Sdram_RD_FIFO:u_read_fifo\|dcfifo:dcfifo_component\|dcfifo_dkp1:auto_generated\|alt_synch_pipe_tld:ws_dgrp\|dffpipe_se9:dffpipe8\"" {  } { { "db/alt_synch_pipe_tld.tdf" "dffpipe8" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/db/alt_synch_pipe_tld.tdf" 34 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_LUT SEG7_LUT:u2 " "Info: Elaborating entity \"SEG7_LUT\" for hierarchy \"SEG7_LUT:u2\"" {  } { { "SDRAM_CONTROL.v" "u2" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/SDRAM_CONTROL.v" 140 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sn34.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_sn34.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sn34 " "Info: Found entity 1: altsyncram_sn34" {  } { { "db/altsyncram_sn34.tdf" "" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/db/altsyncram_sn34.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_rsc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_rsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_rsc " "Info: Found entity 1: mux_rsc" {  } { { "db/mux_rsc.tdf" "" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/db/mux_rsc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Info: Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/db/decode_dvf.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kgi.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_kgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kgi " "Info: Found entity 1: cntr_kgi" {  } { { "db/cntr_kgi.tdf" "" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/db/cntr_kgi.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_sgc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_sgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_sgc " "Info: Found entity 1: cmpr_sgc" {  } { { "db/cmpr_sgc.tdf" "" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/db/cmpr_sgc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_g9j.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_g9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_g9j " "Info: Found entity 1: cntr_g9j" {  } { { "db/cntr_g9j.tdf" "" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/db/cntr_g9j.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fgi.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_fgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fgi " "Info: Found entity 1: cntr_fgi" {  } { { "db/cntr_fgi.tdf" "" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/db/cntr_fgi.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Info: Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Info: Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/db/cntr_23j.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Info: Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Info: Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" { { "Info" "ISGN_AE_CONNECT_TO_PORT" "DRAM_CAS_N acq_trigger_in\[0\] " "Info: Source node \"DRAM_CAS_N\" connects to port \"acq_trigger_in\[0\]\"" {  } { { "SDRAM_CONTROL.v" "DRAM_CAS_N" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/SDRAM_CONTROL.v" 51 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "DRAM_CAS_N acq_data_in\[0\] " "Info: Source node \"DRAM_CAS_N\" connects to port \"acq_data_in\[0\]\"" {  } { { "SDRAM_CONTROL.v" "DRAM_CAS_N" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/SDRAM_CONTROL.v" 51 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "DRAM_CLK acq_clk " "Info: Source node \"DRAM_CLK\" connects to port \"acq_clk\"" {  } { { "SDRAM_CONTROL.v" "DRAM_CLK" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/SDRAM_CONTROL.v" 53 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "DRAM_DQ\[0\] acq_trigger_in\[1\] " "Info: Source node \"DRAM_DQ\[0\]\" connects to port \"acq_trigger_in\[1\]\"" {  } { { "SDRAM_CONTROL.v" "DRAM_DQ\[0\]" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/SDRAM_CONTROL.v" 55 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "DRAM_DQ\[0\] acq_data_in\[1\] " "Info: Source node \"DRAM_DQ\[0\]\" connects to port \"acq_data_in\[1\]\"" {  } { { "SDRAM_CONTROL.v" "DRAM_DQ\[0\]" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/SDRAM_CONTROL.v" 55 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "DRAM_DQ\[10\] acq_trigger_in\[2\] " "Info: Source node \"DRAM_DQ\[10\]\" connects to port \"acq_trigger_in\[2\]\"" {  } { { "SDRAM_CONTROL.v" "DRAM_DQ\[10\]" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/SDRAM_CONTROL.v" 55 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "DRAM_DQ\[10\] acq_data_in\[2\] " "Info: Source node \"DRAM_DQ\[10\]\" connects to port \"acq_data_in\[2\]\"" {  } { { "SDRAM_CONTROL.v" "DRAM_DQ\[10\]" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/SDRAM_CONTROL.v" 55 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "DRAM_DQ\[11\] acq_trigger_in\[3\] " "Info: Source node \"DRAM_DQ\[11\]\" connects to port \"acq_trigger_in\[3\]\"" {  } { { "SDRAM_CONTROL.v" "DRAM_DQ\[11\]" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/SDRAM_CONTROL.v" 55 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "DRAM_DQ\[11\] acq_data_in\[3\] " "Info: Source node \"DRAM_DQ\[11\]\" connects to port \"acq_data_in\[3\]\"" {  } { { "SDRAM_CONTROL.v" "DRAM_DQ\[11\]" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/SDRAM_CONTROL.v" 55 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "DRAM_DQ\[12\] acq_trigger_in\[4\] " "Info: Source node \"DRAM_DQ\[12\]\" connects to port \"acq_trigger_in\[4\]\"" {  } { { "SDRAM_CONTROL.v" "DRAM_DQ\[12\]" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/SDRAM_CONTROL.v" 55 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "DRAM_DQ\[12\] acq_data_in\[4\] " "Info: Source node \"DRAM_DQ\[12\]\" connects to port \"acq_data_in\[4\]\"" {  } { { "SDRAM_CONTROL.v" "DRAM_DQ\[12\]" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/SDRAM_CONTROL.v" 55 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "DRAM_DQ\[13\] acq_trigger_in\[5\] " "Info: Source node \"DRAM_DQ\[13\]\" connects to port \"acq_trigger_in\[5\]\"" {  } { { "SDRAM_CONTROL.v" "DRAM_DQ\[13\]" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/SDRAM_CONTROL.v" 55 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "DRAM_DQ\[13\] acq_data_in\[5\] " "Info: Source node \"DRAM_DQ\[13\]\" connects to port \"acq_data_in\[5\]\"" {  } { { "SDRAM_CONTROL.v" "DRAM_DQ\[13\]" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/SDRAM_CONTROL.v" 55 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "DRAM_DQ\[14\] acq_trigger_in\[6\] " "Info: Source node \"DRAM_DQ\[14\]\" connects to port \"acq_trigger_in\[6\]\"" {  } { { "SDRAM_CONTROL.v" "DRAM_DQ\[14\]" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/SDRAM_CONTROL.v" 55 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "DRAM_DQ\[14\] acq_data_in\[6\] " "Info: Source node \"DRAM_DQ\[14\]\" connects to port \"acq_data_in\[6\]\"" {  } { { "SDRAM_CONTROL.v" "DRAM_DQ\[14\]" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/SDRAM_CONTROL.v" 55 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "DRAM_DQ\[15\] acq_trigger_in\[7\] " "Info: Source node \"DRAM_DQ\[15\]\" connects to port \"acq_trigger_in\[7\]\"" {  } { { "SDRAM_CONTROL.v" "DRAM_DQ\[15\]" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/SDRAM_CONTROL.v" 55 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "DRAM_DQ\[15\] acq_data_in\[7\] " "Info: Source node \"DRAM_DQ\[15\]\" connects to port \"acq_data_in\[7\]\"" {  } { { "SDRAM_CONTROL.v" "DRAM_DQ\[15\]" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/SDRAM_CONTROL.v" 55 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "DRAM_DQ\[16\] acq_trigger_in\[8\] " "Info: Source node \"DRAM_DQ\[16\]\" connects to port \"acq_trigger_in\[8\]\"" {  } { { "SDRAM_CONTROL.v" "DRAM_DQ\[16\]" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/SDRAM_CONTROL.v" 55 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "DRAM_DQ\[16\] acq_data_in\[8\] " "Info: Source node \"DRAM_DQ\[16\]\" connects to port \"acq_data_in\[8\]\"" {  } { { "SDRAM_CONTROL.v" "DRAM_DQ\[16\]" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/SDRAM_CONTROL.v" 55 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "DRAM_DQ\[17\] acq_trigger_in\[9\] " "Info: Source node \"DRAM_DQ\[17\]\" connects to port \"acq_trigger_in\[9\]\"" {  } { { "SDRAM_CONTROL.v" "DRAM_DQ\[17\]" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/SDRAM_CONTROL.v" 55 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "DRAM_DQ\[17\] acq_data_in\[9\] " "Info: Source node \"DRAM_DQ\[17\]\" connects to port \"acq_data_in\[9\]\"" {  } { { "SDRAM_CONTROL.v" "DRAM_DQ\[17\]" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/SDRAM_CONTROL.v" 55 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "DRAM_DQ\[18\] acq_trigger_in\[10\] " "Info: Source node \"DRAM_DQ\[18\]\" connects to port \"acq_trigger_in\[10\]\"" {  } { { "SDRAM_CONTROL.v" "DRAM_DQ\[18\]" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/SDRAM_CONTROL.v" 55 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "DRAM_DQ\[18\] acq_data_in\[10\] " "Info: Source node \"DRAM_DQ\[18\]\" connects to port \"acq_data_in\[10\]\"" {  } { { "SDRAM_CONTROL.v" "DRAM_DQ\[18\]" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/SDRAM_CONTROL.v" 55 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "DRAM_DQ\[19\] acq_trigger_in\[11\] " "Info: Source node \"DRAM_DQ\[19\]\" connects to port \"acq_trigger_in\[11\]\"" {  } { { "SDRAM_CONTROL.v" "DRAM_DQ\[19\]" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/SDRAM_CONTROL.v" 55 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "DRAM_DQ\[19\] acq_data_in\[11\] " "Info: Source node \"DRAM_DQ\[19\]\" connects to port \"acq_data_in\[11\]\"" {  } { { "SDRAM_CONTROL.v" "DRAM_DQ\[19\]" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/SDRAM_CONTROL.v" 55 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "DRAM_DQ\[1\] acq_trigger_in\[12\] " "Info: Source node \"DRAM_DQ\[1\]\" connects to port \"acq_trigger_in\[12\]\"" {  } { { "SDRAM_CONTROL.v" "DRAM_DQ\[1\]" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/SDRAM_CONTROL.v" 55 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "DRAM_DQ\[1\] acq_data_in\[12\] " "Info: Source node \"DRAM_DQ\[1\]\" connects to port \"acq_data_in\[12\]\"" {  } { { "SDRAM_CONTROL.v" "DRAM_DQ\[1\]" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/SDRAM_CONTROL.v" 55 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "DRAM_DQ\[20\] acq_trigger_in\[13\] " "Info: Source node \"DRAM_DQ\[20\]\" connects to port \"acq_trigger_in\[13\]\"" {  } { { "SDRAM_CONTROL.v" "DRAM_DQ\[20\]" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/SDRAM_CONTROL.v" 55 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "DRAM_DQ\[20\] acq_data_in\[13\] " "Info: Source node \"DRAM_DQ\[20\]\" connects to port \"acq_data_in\[13\]\"" {  } { { "SDRAM_CONTROL.v" "DRAM_DQ\[20\]" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/SDRAM_CONTROL.v" 55 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "DRAM_DQ\[21\] acq_trigger_in\[14\] " "Info: Source node \"DRAM_DQ\[21\]\" connects to port \"acq_trigger_in\[14\]\"" {  } { { "SDRAM_CONTROL.v" "DRAM_DQ\[21\]" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/SDRAM_CONTROL.v" 55 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "DRAM_DQ\[21\] acq_data_in\[14\] " "Info: Source node \"DRAM_DQ\[21\]\" connects to port \"acq_data_in\[14\]\"" {  } { { "SDRAM_CONTROL.v" "DRAM_DQ\[21\]" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/SDRAM_CONTROL.v" 55 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "DRAM_DQ\[22\] acq_trigger_in\[15\] " "Info: Source node \"DRAM_DQ\[22\]\" connects to port \"acq_trigger_in\[15\]\"" {  } { { "SDRAM_CONTROL.v" "DRAM_DQ\[22\]" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/SDRAM_CONTROL.v" 55 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "DRAM_DQ\[22\] acq_data_in\[15\] " "Info: Source node \"DRAM_DQ\[22\]\" connects to port \"acq_data_in\[15\]\"" {  } { { "SDRAM_CONTROL.v" "DRAM_DQ\[22\]" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/SDRAM_CONTROL.v" 55 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "DRAM_DQ\[23\] acq_trigger_in\[16\] " "Info: Source node \"DRAM_DQ\[23\]\" connects to port \"acq_trigger_in\[16\]\"" {  } { { "SDRAM_CONTROL.v" "DRAM_DQ\[23\]" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/SDRAM_CONTROL.v" 55 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "DRAM_DQ\[23\] acq_data_in\[16\] " "Info: Source node \"DRAM_DQ\[23\]\" connects to port \"acq_data_in\[16\]\"" {  } { { "SDRAM_CONTROL.v" "DRAM_DQ\[23\]" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/SDRAM_CONTROL.v" 55 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "DRAM_DQ\[24\] acq_trigger_in\[17\] " "Info: Source node \"DRAM_DQ\[24\]\" connects to port \"acq_trigger_in\[17\]\"" {  } { { "SDRAM_CONTROL.v" "DRAM_DQ\[24\]" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/SDRAM_CONTROL.v" 55 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "DRAM_DQ\[24\] acq_data_in\[17\] " "Info: Source node \"DRAM_DQ\[24\]\" connects to port \"acq_data_in\[17\]\"" {  } { { "SDRAM_CONTROL.v" "DRAM_DQ\[24\]" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/SDRAM_CONTROL.v" 55 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "DRAM_DQ\[25\] acq_trigger_in\[18\] " "Info: Source node \"DRAM_DQ\[25\]\" connects to port \"acq_trigger_in\[18\]\"" {  } { { "SDRAM_CONTROL.v" "DRAM_DQ\[25\]" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/SDRAM_CONTROL.v" 55 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "DRAM_DQ\[25\] acq_data_in\[18\] " "Info: Source node \"DRAM_DQ\[25\]\" connects to port \"acq_data_in\[18\]\"" {  } { { "SDRAM_CONTROL.v" "DRAM_DQ\[25\]" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/SDRAM_CONTROL.v" 55 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "DRAM_DQ\[26\] acq_trigger_in\[19\] " "Info: Source node \"DRAM_DQ\[26\]\" connects to port \"acq_trigger_in\[19\]\"" {  } { { "SDRAM_CONTROL.v" "DRAM_DQ\[26\]" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/SDRAM_CONTROL.v" 55 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "DRAM_DQ\[26\] acq_data_in\[19\] " "Info: Source node \"DRAM_DQ\[26\]\" connects to port \"acq_data_in\[19\]\"" {  } { { "SDRAM_CONTROL.v" "DRAM_DQ\[26\]" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/SDRAM_CONTROL.v" 55 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "DRAM_DQ\[27\] acq_trigger_in\[20\] " "Info: Source node \"DRAM_DQ\[27\]\" connects to port \"acq_trigger_in\[20\]\"" {  } { { "SDRAM_CONTROL.v" "DRAM_DQ\[27\]" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/SDRAM_CONTROL.v" 55 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "DRAM_DQ\[27\] acq_data_in\[20\] " "Info: Source node \"DRAM_DQ\[27\]\" connects to port \"acq_data_in\[20\]\"" {  } { { "SDRAM_CONTROL.v" "DRAM_DQ\[27\]" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/SDRAM_CONTROL.v" 55 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "DRAM_DQ\[28\] acq_trigger_in\[21\] " "Info: Source node \"DRAM_DQ\[28\]\" connects to port \"acq_trigger_in\[21\]\"" {  } { { "SDRAM_CONTROL.v" "DRAM_DQ\[28\]" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/SDRAM_CONTROL.v" 55 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "DRAM_DQ\[28\] acq_data_in\[21\] " "Info: Source node \"DRAM_DQ\[28\]\" connects to port \"acq_data_in\[21\]\"" {  } { { "SDRAM_CONTROL.v" "DRAM_DQ\[28\]" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/SDRAM_CONTROL.v" 55 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "DRAM_DQ\[29\] acq_trigger_in\[22\] " "Info: Source node \"DRAM_DQ\[29\]\" connects to port \"acq_trigger_in\[22\]\"" {  } { { "SDRAM_CONTROL.v" "DRAM_DQ\[29\]" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/SDRAM_CONTROL.v" 55 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "DRAM_DQ\[29\] acq_data_in\[22\] " "Info: Source node \"DRAM_DQ\[29\]\" connects to port \"acq_data_in\[22\]\"" {  } { { "SDRAM_CONTROL.v" "DRAM_DQ\[29\]" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/SDRAM_CONTROL.v" 55 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "DRAM_DQ\[2\] acq_trigger_in\[23\] " "Info: Source node \"DRAM_DQ\[2\]\" connects to port \"acq_trigger_in\[23\]\"" {  } { { "SDRAM_CONTROL.v" "DRAM_DQ\[2\]" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/SDRAM_CONTROL.v" 55 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "DRAM_DQ\[2\] acq_data_in\[23\] " "Info: Source node \"DRAM_DQ\[2\]\" connects to port \"acq_data_in\[23\]\"" {  } { { "SDRAM_CONTROL.v" "DRAM_DQ\[2\]" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/SDRAM_CONTROL.v" 55 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "DRAM_DQ\[30\] acq_trigger_in\[24\] " "Info: Source node \"DRAM_DQ\[30\]\" connects to port \"acq_trigger_in\[24\]\"" {  } { { "SDRAM_CONTROL.v" "DRAM_DQ\[30\]" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/SDRAM_CONTROL.v" 55 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "DRAM_DQ\[30\] acq_data_in\[24\] " "Info: Source node \"DRAM_DQ\[30\]\" connects to port \"acq_data_in\[24\]\"" {  } { { "SDRAM_CONTROL.v" "DRAM_DQ\[30\]" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/SDRAM_CONTROL.v" 55 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "DRAM_DQ\[31\] acq_trigger_in\[25\] " "Info: Source node \"DRAM_DQ\[31\]\" connects to port \"acq_trigger_in\[25\]\"" {  } { { "SDRAM_CONTROL.v" "DRAM_DQ\[31\]" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/SDRAM_CONTROL.v" 55 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "DRAM_DQ\[31\] acq_data_in\[25\] " "Info: Source node \"DRAM_DQ\[31\]\" connects to port \"acq_data_in\[25\]\"" {  } { { "SDRAM_CONTROL.v" "DRAM_DQ\[31\]" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/SDRAM_CONTROL.v" 55 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "DRAM_DQ\[3\] acq_trigger_in\[26\] " "Info: Source node \"DRAM_DQ\[3\]\" connects to port \"acq_trigger_in\[26\]\"" {  } { { "SDRAM_CONTROL.v" "DRAM_DQ\[3\]" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/SDRAM_CONTROL.v" 55 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "DRAM_DQ\[3\] acq_data_in\[26\] " "Info: Source node \"DRAM_DQ\[3\]\" connects to port \"acq_data_in\[26\]\"" {  } { { "SDRAM_CONTROL.v" "DRAM_DQ\[3\]" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/SDRAM_CONTROL.v" 55 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "DRAM_DQ\[4\] acq_trigger_in\[27\] " "Info: Source node \"DRAM_DQ\[4\]\" connects to port \"acq_trigger_in\[27\]\"" {  } { { "SDRAM_CONTROL.v" "DRAM_DQ\[4\]" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/SDRAM_CONTROL.v" 55 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "DRAM_DQ\[4\] acq_data_in\[27\] " "Info: Source node \"DRAM_DQ\[4\]\" connects to port \"acq_data_in\[27\]\"" {  } { { "SDRAM_CONTROL.v" "DRAM_DQ\[4\]" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/SDRAM_CONTROL.v" 55 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "DRAM_DQ\[5\] acq_trigger_in\[28\] " "Info: Source node \"DRAM_DQ\[5\]\" connects to port \"acq_trigger_in\[28\]\"" {  } { { "SDRAM_CONTROL.v" "DRAM_DQ\[5\]" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/SDRAM_CONTROL.v" 55 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "DRAM_DQ\[5\] acq_data_in\[28\] " "Info: Source node \"DRAM_DQ\[5\]\" connects to port \"acq_data_in\[28\]\"" {  } { { "SDRAM_CONTROL.v" "DRAM_DQ\[5\]" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/SDRAM_CONTROL.v" 55 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "DRAM_DQ\[6\] acq_trigger_in\[29\] " "Info: Source node \"DRAM_DQ\[6\]\" connects to port \"acq_trigger_in\[29\]\"" {  } { { "SDRAM_CONTROL.v" "DRAM_DQ\[6\]" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/SDRAM_CONTROL.v" 55 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "DRAM_DQ\[6\] acq_data_in\[29\] " "Info: Source node \"DRAM_DQ\[6\]\" connects to port \"acq_data_in\[29\]\"" {  } { { "SDRAM_CONTROL.v" "DRAM_DQ\[6\]" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/SDRAM_CONTROL.v" 55 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "DRAM_DQ\[7\] acq_trigger_in\[30\] " "Info: Source node \"DRAM_DQ\[7\]\" connects to port \"acq_trigger_in\[30\]\"" {  } { { "SDRAM_CONTROL.v" "DRAM_DQ\[7\]" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/SDRAM_CONTROL.v" 55 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "DRAM_DQ\[7\] acq_data_in\[30\] " "Info: Source node \"DRAM_DQ\[7\]\" connects to port \"acq_data_in\[30\]\"" {  } { { "SDRAM_CONTROL.v" "DRAM_DQ\[7\]" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/SDRAM_CONTROL.v" 55 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "DRAM_DQ\[8\] acq_trigger_in\[31\] " "Info: Source node \"DRAM_DQ\[8\]\" connects to port \"acq_trigger_in\[31\]\"" {  } { { "SDRAM_CONTROL.v" "DRAM_DQ\[8\]" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/SDRAM_CONTROL.v" 55 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "DRAM_DQ\[8\] acq_data_in\[31\] " "Info: Source node \"DRAM_DQ\[8\]\" connects to port \"acq_data_in\[31\]\"" {  } { { "SDRAM_CONTROL.v" "DRAM_DQ\[8\]" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/SDRAM_CONTROL.v" 55 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "DRAM_DQ\[9\] acq_trigger_in\[32\] " "Info: Source node \"DRAM_DQ\[9\]\" connects to port \"acq_trigger_in\[32\]\"" {  } { { "SDRAM_CONTROL.v" "DRAM_DQ\[9\]" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/SDRAM_CONTROL.v" 55 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "DRAM_DQ\[9\] acq_data_in\[32\] " "Info: Source node \"DRAM_DQ\[9\]\" connects to port \"acq_data_in\[32\]\"" {  } { { "SDRAM_CONTROL.v" "DRAM_DQ\[9\]" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/SDRAM_CONTROL.v" 55 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "DRAM_RAS_N acq_trigger_in\[33\] " "Info: Source node \"DRAM_RAS_N\" connects to port \"acq_trigger_in\[33\]\"" {  } { { "SDRAM_CONTROL.v" "DRAM_RAS_N" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/SDRAM_CONTROL.v" 57 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "DRAM_RAS_N acq_data_in\[33\] " "Info: Source node \"DRAM_RAS_N\" connects to port \"acq_data_in\[33\]\"" {  } { { "SDRAM_CONTROL.v" "DRAM_RAS_N" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/SDRAM_CONTROL.v" 57 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "DRAM_WE_N acq_trigger_in\[34\] " "Info: Source node \"DRAM_WE_N\" connects to port \"acq_trigger_in\[34\]\"" {  } { { "SDRAM_CONTROL.v" "DRAM_WE_N" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/SDRAM_CONTROL.v" 58 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "DRAM_WE_N acq_data_in\[34\] " "Info: Source node \"DRAM_WE_N\" connects to port \"acq_data_in\[34\]\"" {  } { { "SDRAM_CONTROL.v" "DRAM_WE_N" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/SDRAM_CONTROL.v" 58 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Sdram_Control:u1\|mRD acq_trigger_in\[35\] " "Info: Source node \"Sdram_Control:u1\|mRD\" connects to port \"acq_trigger_in\[35\]\"" {  } { { "Sdram_Control/Sdram_Control.v" "mRD" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/Sdram_Control/Sdram_Control.v" 77 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Sdram_Control:u1\|mRD acq_data_in\[35\] " "Info: Source node \"Sdram_Control:u1\|mRD\" connects to port \"acq_data_in\[35\]\"" {  } { { "Sdram_Control/Sdram_Control.v" "mRD" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/Sdram_Control/Sdram_Control.v" 77 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Sdram_Control:u1\|mWR acq_trigger_in\[36\] " "Info: Source node \"Sdram_Control:u1\|mWR\" connects to port \"acq_trigger_in\[36\]\"" {  } { { "Sdram_Control/Sdram_Control.v" "mWR" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/Sdram_Control/Sdram_Control.v" 76 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Sdram_Control:u1\|mWR acq_data_in\[36\] " "Info: Source node \"Sdram_Control:u1\|mWR\" connects to port \"acq_data_in\[36\]\"" {  } { { "Sdram_Control/Sdram_Control.v" "mWR" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/Sdram_Control/Sdram_Control.v" 76 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_MISSING_HIER_NAME" "dual_port:f0 " "Warning: Hierarchy name \"dual_port:f0\" does not exist.  It is associated with user assignments." {  } {  } 0 0 "Hierarchy name \"%1!s!\" does not exist.  It is associated with user assignments." 0 0 "" 0 -1}
{ "Warning" "WSGN_MISSING_HIER_NAME" "dual_port:f0\|altsyncram:altsyncram_component " "Warning: Hierarchy name \"dual_port:f0\|altsyncram:altsyncram_component\" does not exist.  It is associated with user assignments." {  } {  } 0 0 "Hierarchy name \"%1!s!\" does not exist.  It is associated with user assignments." 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "Warning: 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "Warning: The following bidir pins have no drivers" { { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[16\] " "Warning: Bidir \"DRAM_DQ\[16\]\" has no driver" {  } { { "SDRAM_CONTROL.v" "" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/SDRAM_CONTROL.v" 55 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[17\] " "Warning: Bidir \"DRAM_DQ\[17\]\" has no driver" {  } { { "SDRAM_CONTROL.v" "" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/SDRAM_CONTROL.v" 55 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[18\] " "Warning: Bidir \"DRAM_DQ\[18\]\" has no driver" {  } { { "SDRAM_CONTROL.v" "" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/SDRAM_CONTROL.v" 55 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[19\] " "Warning: Bidir \"DRAM_DQ\[19\]\" has no driver" {  } { { "SDRAM_CONTROL.v" "" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/SDRAM_CONTROL.v" 55 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[20\] " "Warning: Bidir \"DRAM_DQ\[20\]\" has no driver" {  } { { "SDRAM_CONTROL.v" "" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/SDRAM_CONTROL.v" 55 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[21\] " "Warning: Bidir \"DRAM_DQ\[21\]\" has no driver" {  } { { "SDRAM_CONTROL.v" "" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/SDRAM_CONTROL.v" 55 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[22\] " "Warning: Bidir \"DRAM_DQ\[22\]\" has no driver" {  } { { "SDRAM_CONTROL.v" "" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/SDRAM_CONTROL.v" 55 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[23\] " "Warning: Bidir \"DRAM_DQ\[23\]\" has no driver" {  } { { "SDRAM_CONTROL.v" "" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/SDRAM_CONTROL.v" 55 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[24\] " "Warning: Bidir \"DRAM_DQ\[24\]\" has no driver" {  } { { "SDRAM_CONTROL.v" "" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/SDRAM_CONTROL.v" 55 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[25\] " "Warning: Bidir \"DRAM_DQ\[25\]\" has no driver" {  } { { "SDRAM_CONTROL.v" "" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/SDRAM_CONTROL.v" 55 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[26\] " "Warning: Bidir \"DRAM_DQ\[26\]\" has no driver" {  } { { "SDRAM_CONTROL.v" "" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/SDRAM_CONTROL.v" 55 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[27\] " "Warning: Bidir \"DRAM_DQ\[27\]\" has no driver" {  } { { "SDRAM_CONTROL.v" "" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/SDRAM_CONTROL.v" 55 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[28\] " "Warning: Bidir \"DRAM_DQ\[28\]\" has no driver" {  } { { "SDRAM_CONTROL.v" "" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/SDRAM_CONTROL.v" 55 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[29\] " "Warning: Bidir \"DRAM_DQ\[29\]\" has no driver" {  } { { "SDRAM_CONTROL.v" "" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/SDRAM_CONTROL.v" 55 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[30\] " "Warning: Bidir \"DRAM_DQ\[30\]\" has no driver" {  } { { "SDRAM_CONTROL.v" "" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/SDRAM_CONTROL.v" 55 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[31\] " "Warning: Bidir \"DRAM_DQ\[31\]\" has no driver" {  } { { "SDRAM_CONTROL.v" "" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/SDRAM_CONTROL.v" 55 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1}  } {  } 0 0 "The following bidir pins have no drivers" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "sld_hub.vhd" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } } { "SDRAM_CONTROL.v" "" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/SDRAM_CONTROL.v" 95 -1 0 } } { "db/a_graycounter_577.tdf" "" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/db/a_graycounter_577.tdf" 32 2 0 } } { "db/a_graycounter_577.tdf" "" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/db/a_graycounter_577.tdf" 45 2 0 } } { "db/a_graycounter_0lc.tdf" "" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/db/a_graycounter_0lc.tdf" 37 2 0 } } { "sld_buffer_manager.vhd" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 350 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Warning (13410): Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "SDRAM_CONTROL.v" "" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/SDRAM_CONTROL.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_CKE VCC " "Warning (13410): Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "SDRAM_CONTROL.v" "" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/SDRAM_CONTROL.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_DQM\[2\] GND " "Warning (13410): Pin \"DRAM_DQM\[2\]\" is stuck at GND" {  } { { "SDRAM_CONTROL.v" "" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/SDRAM_CONTROL.v" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_DQM\[3\] GND " "Warning (13410): Pin \"DRAM_DQM\[3\]\" is stuck at GND" {  } { { "SDRAM_CONTROL.v" "" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/SDRAM_CONTROL.v" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 4 " "Info: 4 registers lost all their fanouts during netlist optimizations. The first 4 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control:u1\|Sdram_RD_FIFO:u_read_fifo\|dcfifo:dcfifo_component\|dcfifo_dkp1:auto_generated\|dffpipe_oe9:ws_bwp\|dffe15a\[9\] " "Info: Register \"Sdram_Control:u1\|Sdram_RD_FIFO:u_read_fifo\|dcfifo:dcfifo_component\|dcfifo_dkp1:auto_generated\|dffpipe_oe9:ws_bwp\|dffe15a\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control:u1\|Sdram_RD_FIFO:u_read_fifo\|dcfifo:dcfifo_component\|dcfifo_dkp1:auto_generated\|dffpipe_oe9:ws_brp\|dffe15a\[9\] " "Info: Register \"Sdram_Control:u1\|Sdram_RD_FIFO:u_read_fifo\|dcfifo:dcfifo_component\|dcfifo_dkp1:auto_generated\|dffpipe_oe9:ws_brp\|dffe15a\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control:u1\|Sdram_WR_FIFO:u_write_fifo\|dcfifo:dcfifo_component\|dcfifo_qjp1:auto_generated\|dffpipe_oe9:rs_bwp\|dffe15a\[9\] " "Info: Register \"Sdram_Control:u1\|Sdram_WR_FIFO:u_write_fifo\|dcfifo:dcfifo_component\|dcfifo_qjp1:auto_generated\|dffpipe_oe9:rs_bwp\|dffe15a\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control:u1\|Sdram_WR_FIFO:u_write_fifo\|dcfifo:dcfifo_component\|dcfifo_qjp1:auto_generated\|dffpipe_oe9:rs_brp\|dffe15a\[9\] " "Info: Register \"Sdram_Control:u1\|Sdram_WR_FIFO:u_write_fifo\|dcfifo:dcfifo_component\|dcfifo_qjp1:auto_generated\|dffpipe_oe9:rs_brp\|dffe15a\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Warning: Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "Warning (15610): No output dependent on input pin \"KEY\[3\]\"" {  } { { "SDRAM_CONTROL.v" "" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL/SDRAM_CONTROL.v" 40 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1753 " "Info: Implemented 1753 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Info: Implemented 8 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "54 " "Info: Implemented 54 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "32 " "Info: Implemented 32 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "1587 " "Info: Implemented 1587 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "69 " "Info: Implemented 69 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Info: Implemented 2 PLLs" {  } {  } 0 0 "Implemented %1!d! PLLs" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE2_115_TV " "Warning: Ignored assignments for entity \"DE2_115_TV\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity DE2_115_TV -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity DE2_115_TV -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE2_115_TV -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE2_115_TV -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE2_115_TV -section_id Top " "Warning: Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE2_115_TV -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE2_115_TV -section_id Top " "Warning: Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE2_115_TV -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE2_115_TV -section_id Top " "Warning: Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE2_115_TV -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE2_115_TV -section_id Top " "Warning: Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE2_115_TV -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE2_115_TV -section_id Top " "Warning: Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE2_115_TV -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE2_115_TV -section_id Top " "Warning: Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE2_115_TV -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE2_115_TV -section_id Top " "Warning: Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE2_115_TV -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE2_115_TV -section_id Top " "Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE2_115_TV -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE2_115_TV -section_id Top " "Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE2_115_TV -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -entity DE2_115_TV -section_id Top " "Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -entity DE2_115_TV -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE2_115_TV -section_id Top " "Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE2_115_TV -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE2_115_TV -section_id Top " "Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE2_115_TV -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE2_115_TV -section_id Top " "Warning: Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE2_115_TV -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 55 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 55 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "266 " "Info: Peak virtual memory: 266 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 14 14:22:25 2011 " "Info: Processing ended: Mon Nov 14 14:22:25 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Info: Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Info: Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
