
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003578                       # Number of seconds simulated
sim_ticks                                  3577839567                       # Number of ticks simulated
final_tick                               533149183821                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  69338                       # Simulator instruction rate (inst/s)
host_op_rate                                    87753                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 122418                       # Simulator tick rate (ticks/s)
host_mem_usage                               16896044                       # Number of bytes of host memory used
host_seconds                                 29226.52                       # Real time elapsed on the host
sim_insts                                  2026521340                       # Number of instructions simulated
sim_ops                                    2564701489                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5760                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       171904                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        38528                       # Number of bytes read from this memory
system.physmem.bytes_read::total               221184                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5760                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           10752                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        90240                       # Number of bytes written to this memory
system.physmem.bytes_written::total             90240                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           45                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1343                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          301                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1728                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             705                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  705                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1609910                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     48046872                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1395255                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     10768510                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                61820547                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1609910                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1395255                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3005165                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          25221925                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               25221925                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          25221925                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1609910                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     48046872                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1395255                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     10768510                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               87042472                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  12                       # Number of system calls
system.switch_cpus0.numCycles                 8579952                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3083903                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2532261                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       206209                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1274471                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1195098                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          300401                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8853                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3318358                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              16781624                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3083903                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1495499                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3592966                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1037290                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        705298                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1632829                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        91921                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8444589                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.437546                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.321287                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4851623     57.45%     57.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          352943      4.18%     61.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          336811      3.99%     65.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          315431      3.74%     69.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          261539      3.10%     72.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          187297      2.22%     74.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          136301      1.61%     76.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          210382      2.49%     78.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1792262     21.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8444589                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.359431                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.955911                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3473642                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       671658                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3433735                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        41449                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        824102                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       495766                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         3885                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      19942179                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        10501                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        824102                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3653767                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         322519                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        69420                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3288150                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       286628                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19350735                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           36                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        155493                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        81464                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     26830051                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     90150533                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     90150533                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16795125                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10034881                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3580                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1854                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           698459                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1896638                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1016143                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        23658                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       413051                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18040050                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3468                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14604901                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        23098                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5709924                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     17455659                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          214                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8444589                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.729498                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.841768                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2965531     35.12%     35.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1713503     20.29%     55.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1352165     16.01%     71.42% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       817038      9.68%     81.10% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       834655      9.88%     90.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       380017      4.50%     95.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       244521      2.90%     98.38% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        67149      0.80%     99.17% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        70010      0.83%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8444589                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          63918     58.54%     58.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     58.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     58.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     58.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     58.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     58.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     58.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     58.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     58.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     58.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     58.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     58.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     58.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     58.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     58.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     58.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     58.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     58.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     58.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     58.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     58.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     58.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     58.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     58.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     58.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     58.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     58.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     58.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         20557     18.83%     77.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        24717     22.64%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12008341     82.22%     82.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200505      1.37%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1594      0.01%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1545860     10.58%     94.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       848601      5.81%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14604901                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.702212                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             109192                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007476                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     37786678                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     23753664                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14232619                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14714093                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        45957                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       664276                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          409                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          227                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       234172                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           73                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        824102                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         234613                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        13744                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18043519                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        82154                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1896638                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1016143                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1846                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          9353                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         1471                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          227                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       122662                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       115536                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       238198                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14363452                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1466835                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       241446                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2301505                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2018037                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            834670                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.674071                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14243528                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14232619                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9199511                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         24892879                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.658823                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.369564                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239191                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5805151                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3254                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       205308                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7620487                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.606090                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.117787                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3031025     39.77%     39.77% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2049218     26.89%     66.67% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       850284     11.16%     77.82% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       431091      5.66%     83.48% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       449311      5.90%     89.38% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       226593      2.97%     92.35% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       154254      2.02%     94.37% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        89289      1.17%     95.55% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       339422      4.45%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7620487                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239191                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2014331                       # Number of memory references committed
system.switch_cpus0.commit.loads              1232360                       # Number of loads committed
system.switch_cpus0.commit.membars               1618                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1757708                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11009334                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240449                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       339422                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25325251                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           36913350                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3944                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 135363                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239191                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.857995                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.857995                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.165508                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.165508                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        64932198                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19473460                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18719452                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3248                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  14                       # Number of system calls
system.switch_cpus1.numCycles                 8579952                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3195854                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2602312                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       215968                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1317581                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1248072                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          338057                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9596                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3351365                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17427384                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3195854                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1586129                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3866829                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1109245                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        440282                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.MiscStallCycles            3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles           26                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1642377                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        88251                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8549790                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.521753                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.326750                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4682961     54.77%     54.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          400052      4.68%     59.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          399966      4.68%     64.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          497836      5.82%     69.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          156359      1.83%     71.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          194901      2.28%     74.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          162466      1.90%     75.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          149766      1.75%     77.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1905483     22.29%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8549790                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.372479                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.031175                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3514472                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       412529                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3697379                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        34400                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        891003                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       542167                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          299                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20786682                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1766                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        891003                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3673524                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          49206                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       179342                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3570616                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       186092                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      20070824                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           18                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        115497                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        50140                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     28170570                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     93519612                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     93519612                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17530771                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10639769                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3731                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1989                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           508403                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1860764                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       963678                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         8794                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       343402                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          18872858                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3742                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         15211808                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        31066                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6271770                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     18939217                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          184                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8549790                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.779203                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.907562                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      3002513     35.12%     35.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1774924     20.76%     55.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1214761     14.21%     70.09% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       835382      9.77%     79.86% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       816913      9.55%     89.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       399221      4.67%     94.08% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       375323      4.39%     98.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        60503      0.71%     99.18% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        70250      0.82%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8549790                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          96453     75.89%     75.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     75.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     75.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     75.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     75.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     75.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     75.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     75.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     75.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     75.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     75.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     75.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     75.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     75.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     75.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     75.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     75.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     75.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     75.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     75.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     75.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     75.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     75.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     75.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     75.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     75.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     75.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     75.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         16042     12.62%     88.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        14601     11.49%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12716316     83.60%     83.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       190393      1.25%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1739      0.01%     84.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1506520      9.90%     94.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       796840      5.24%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      15211808                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.772948                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             127096                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008355                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     39131566                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     25148503                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14788894                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15338904                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        18625                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       716505                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           37                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          134                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       237239                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        891003                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          26097                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         4422                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     18876604                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        40878                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1860764                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       963678                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1968                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          3455                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           11                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          134                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       130296                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       121866                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       252162                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14950653                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1406435                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       261153                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2178160                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2136354                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            771725                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.742510                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14805824                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14788894                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9605329                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         27103747                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.723657                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354391                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10197368                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12570250                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6306383                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3558                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       217572                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7658787                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.641285                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.163798                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2985808     38.99%     38.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2104204     27.47%     66.46% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       854919     11.16%     77.62% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       464741      6.07%     83.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       410023      5.35%     89.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       167727      2.19%     91.23% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       188721      2.46%     93.70% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       110220      1.44%     95.14% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       372424      4.86%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7658787                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10197368                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12570250                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1870698                       # Number of memory references committed
system.switch_cpus1.commit.loads              1144259                       # Number of loads committed
system.switch_cpus1.commit.membars               1768                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1824178                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11315703                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       259798                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       372424                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            26162814                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           38645077                       # The number of ROB writes
system.switch_cpus1.timesIdled                   1927                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                  30162                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10197368                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12570250                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10197368                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.841389                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.841389                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.188511                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.188511                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        67109092                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20554526                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19193908                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3552                       # number of misc regfile writes
system.l20.replacements                          1388                       # number of replacements
system.l20.tagsinuse                     16382.971594                       # Cycle average of tags in use
system.l20.total_refs                          725370                       # Total number of references to valid blocks.
system.l20.sampled_refs                         17772                       # Sample count of references to valid blocks.
system.l20.avg_refs                         40.815327                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          411.300166                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    40.940182                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   665.103406                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data         15265.627840                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.025104                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.002499                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.040595                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.931740                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999937                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         9010                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   9011                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            2273                       # number of Writeback hits
system.l20.Writeback_hits::total                 2273                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data           48                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   48                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         9058                       # number of demand (read+write) hits
system.l20.demand_hits::total                    9059                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         9058                       # number of overall hits
system.l20.overall_hits::total                   9059                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           45                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         1343                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 1388                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           45                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         1343                       # number of demand (read+write) misses
system.l20.demand_misses::total                  1388                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           45                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         1343                       # number of overall misses
system.l20.overall_misses::total                 1388                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      6314386                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    124018088                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      130332474                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      6314386                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    124018088                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       130332474                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      6314386                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    124018088                       # number of overall miss cycles
system.l20.overall_miss_latency::total      130332474                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           46                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        10353                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              10399                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         2273                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             2273                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           48                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               48                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           46                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        10401                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               10447                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           46                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        10401                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              10447                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.978261                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.129721                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.133474                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.978261                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.129122                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.132861                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.978261                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.129122                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.132861                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 140319.688889                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 92344.071482                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 93899.476945                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 140319.688889                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 92344.071482                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 93899.476945                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 140319.688889                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 92344.071482                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 93899.476945                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 458                       # number of writebacks
system.l20.writebacks::total                      458                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           45                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         1343                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            1388                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           45                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         1343                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             1388                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           45                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         1343                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            1388                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      5979250                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    114038654                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    120017904                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      5979250                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    114038654                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    120017904                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      5979250                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    114038654                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    120017904                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.978261                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.129721                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.133474                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.978261                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.129122                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.132861                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.978261                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.129122                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.132861                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 132872.222222                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 84913.368578                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 86468.230548                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 132872.222222                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 84913.368578                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 86468.230548                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 132872.222222                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 84913.368578                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 86468.230548                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                           340                       # number of replacements
system.l21.tagsinuse                     16382.538948                       # Cycle average of tags in use
system.l21.total_refs                          366929                       # Total number of references to valid blocks.
system.l21.sampled_refs                         16721                       # Sample count of references to valid blocks.
system.l21.avg_refs                         21.944202                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks         1346.491827                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    37.127843                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   159.375305                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst            19.975663                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         14819.568311                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.082183                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.002266                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.009727                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.001219                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.904515                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999911                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         3665                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   3666                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            1141                       # number of Writeback hits
system.l21.Writeback_hits::total                 1141                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           39                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   39                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         3704                       # number of demand (read+write) hits
system.l21.demand_hits::total                    3705                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         3704                       # number of overall hits
system.l21.overall_hits::total                   3705                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           39                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data          301                       # number of ReadReq misses
system.l21.ReadReq_misses::total                  340                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           39                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data          301                       # number of demand (read+write) misses
system.l21.demand_misses::total                   340                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           39                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data          301                       # number of overall misses
system.l21.overall_misses::total                  340                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      7292009                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data     27892892                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total       35184901                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      7292009                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data     27892892                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total        35184901                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      7292009                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data     27892892                       # number of overall miss cycles
system.l21.overall_miss_latency::total       35184901                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           40                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         3966                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               4006                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         1141                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             1141                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           39                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               39                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           40                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         4005                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                4045                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           40                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         4005                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               4045                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.975000                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.075895                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.084873                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.975000                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.075156                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.084054                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.975000                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.075156                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.084054                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 186974.589744                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 92667.415282                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 103485.002941                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 186974.589744                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 92667.415282                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 103485.002941                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 186974.589744                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 92667.415282                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 103485.002941                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 247                       # number of writebacks
system.l21.writebacks::total                      247                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           39                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data          301                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total             340                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           39                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data          301                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total              340                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           39                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data          301                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total             340                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      6995658                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data     25552710                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total     32548368                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      6995658                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data     25552710                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total     32548368                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      6995658                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data     25552710                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total     32548368                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.975000                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.075895                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.084873                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.975000                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.075156                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.084054                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.975000                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.075156                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.084054                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 179375.846154                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 84892.724252                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 95730.494118                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 179375.846154                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 84892.724252                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 95730.494118                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 179375.846154                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 84892.724252                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 95730.494118                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     5                       # number of replacements
system.cpu0.icache.tagsinuse               578.979766                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001641453                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   587                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1706373.855196                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    41.879457                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   537.100309                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.067115                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.860738                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.927852                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1632759                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1632759                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1632759                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1632759                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1632759                       # number of overall hits
system.cpu0.icache.overall_hits::total        1632759                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           70                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           70                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           70                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            70                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           70                       # number of overall misses
system.cpu0.icache.overall_misses::total           70                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      9917944                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      9917944                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      9917944                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      9917944                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      9917944                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      9917944                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1632829                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1632829                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1632829                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1632829                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1632829                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1632829                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000043                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000043                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000043                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000043                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000043                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000043                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 141684.914286                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 141684.914286                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 141684.914286                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 141684.914286                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 141684.914286                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 141684.914286                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           24                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           24                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           24                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           24                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           24                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           24                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           46                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           46                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           46                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           46                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           46                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           46                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      6640681                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      6640681                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      6640681                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      6640681                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      6640681                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      6640681                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 144362.630435                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 144362.630435                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 144362.630435                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 144362.630435                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 144362.630435                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 144362.630435                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 10401                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174375877                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10657                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              16362.567045                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.199410                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.800590                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.899216                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.100784                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1131110                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1131110                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       778481                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        778481                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1756                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1756                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1624                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1624                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1909591                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1909591                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1909591                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1909591                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        36147                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        36147                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          164                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          164                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        36311                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         36311                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        36311                       # number of overall misses
system.cpu0.dcache.overall_misses::total        36311                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1195227132                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1195227132                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      4749813                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      4749813                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1199976945                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1199976945                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1199976945                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1199976945                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1167257                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1167257                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1756                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1756                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1624                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1624                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1945902                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1945902                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1945902                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1945902                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.030967                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.030967                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000211                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000211                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018660                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018660                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018660                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018660                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 33065.735248                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 33065.735248                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 28962.274390                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 28962.274390                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 33047.201812                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 33047.201812                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 33047.201812                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 33047.201812                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         2273                       # number of writebacks
system.cpu0.dcache.writebacks::total             2273                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        25794                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        25794                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          116                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          116                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        25910                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        25910                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        25910                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        25910                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        10353                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        10353                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           48                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           48                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        10401                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        10401                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        10401                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        10401                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    213316032                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    213316032                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       902314                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       902314                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    214218346                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    214218346                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    214218346                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    214218346                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008870                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008870                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000062                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000062                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005345                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005345                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005345                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005345                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 20604.272385                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 20604.272385                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 18798.208333                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 18798.208333                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 20595.937506                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 20595.937506                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 20595.937506                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 20595.937506                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               506.117134                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1007975070                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   508                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1984202.893701                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    38.117134                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          468                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.061085                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.750000                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.811085                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1642322                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1642322                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1642322                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1642322                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1642322                       # number of overall hits
system.cpu1.icache.overall_hits::total        1642322                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           55                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           55                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           55                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            55                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           55                       # number of overall misses
system.cpu1.icache.overall_misses::total           55                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      8950319                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      8950319                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      8950319                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      8950319                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      8950319                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      8950319                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1642377                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1642377                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1642377                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1642377                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1642377                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1642377                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000033                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000033                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000033                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000033                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000033                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000033                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 162733.072727                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 162733.072727                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 162733.072727                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 162733.072727                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 162733.072727                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 162733.072727                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           15                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           15                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           15                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           40                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           40                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           40                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      7460221                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      7460221                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      7460221                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      7460221                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      7460221                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      7460221                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000024                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000024                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000024                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000024                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 186505.525000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 186505.525000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 186505.525000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 186505.525000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 186505.525000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 186505.525000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  4005                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               148902537                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  4261                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              34945.444027                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   222.993825                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    33.006175                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.871070                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.128930                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1102513                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1102513                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       722602                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        722602                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1907                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1907                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1776                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1776                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1825115                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1825115                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1825115                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1825115                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         7756                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         7756                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          168                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          168                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         7924                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          7924                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         7924                       # number of overall misses
system.cpu1.dcache.overall_misses::total         7924                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    210263271                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    210263271                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      5764838                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      5764838                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    216028109                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    216028109                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    216028109                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    216028109                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1110269                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1110269                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       722770                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       722770                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1907                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1907                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1776                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1776                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1833039                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1833039                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1833039                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1833039                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.006986                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006986                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000232                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000232                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.004323                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.004323                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.004323                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.004323                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 27109.756447                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 27109.756447                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 34314.511905                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 34314.511905                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 27262.507446                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 27262.507446                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 27262.507446                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 27262.507446                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1141                       # number of writebacks
system.cpu1.dcache.writebacks::total             1141                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         3790                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         3790                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          129                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          129                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         3919                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         3919                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         3919                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         3919                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         3966                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         3966                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           39                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           39                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         4005                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         4005                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         4005                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         4005                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     62746667                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     62746667                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       947120                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       947120                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     63693787                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     63693787                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     63693787                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     63693787                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003572                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003572                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000054                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000054                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002185                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002185                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002185                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002185                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 15821.146495                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 15821.146495                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 24285.128205                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 24285.128205                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 15903.567291                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 15903.567291                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 15903.567291                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 15903.567291                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
