

================================================================
== Vitis HLS Report for 'AXIBursts2PixelStream_Pipeline_bytes2pixels'
================================================================
* Date:           Mon Nov  4 21:37:22 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Filter2DKernel
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.417 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   | min |  max  |   Type  |
    +---------+---------+----------+----------+-----+-------+---------+
    |        2|    65538|  6.666 ns|  0.218 ms|    2|  65538|       no|
    +---------+---------+----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+----------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- bytes2pixels  |        0|    65536|        33|         32|         32|  0 ~ 2048|       yes|
        +----------------+---------+---------+----------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 32, depth = 33


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 33
* Pipeline : 1
  Pipeline-0 : II = 32, D = 33, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.20>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%x = alloca i32 1"   --->   Operation 36 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%cmp34_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp34_i"   --->   Operation 37 'read' 'cmp34_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln33_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %sext_ln33"   --->   Operation 38 'read' 'sext_ln33_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%cmp34_1_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp34_1_i"   --->   Operation 39 'read' 'cmp34_1_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%cmp34_2_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp34_2_i"   --->   Operation 40 'read' 'cmp34_2_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%cmp34_3_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp34_3_i"   --->   Operation 41 'read' 'cmp34_3_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%cmp34_4_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp34_4_i"   --->   Operation 42 'read' 'cmp34_4_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%cmp34_5_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp34_5_i"   --->   Operation 43 'read' 'cmp34_5_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%cmp34_6_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp34_6_i"   --->   Operation 44 'read' 'cmp34_6_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%cmp34_7_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp34_7_i"   --->   Operation 45 'read' 'cmp34_7_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%cmp34_8_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp34_8_i"   --->   Operation 46 'read' 'cmp34_8_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%cmp34_9_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp34_9_i"   --->   Operation 47 'read' 'cmp34_9_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%cmp34_10_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp34_10_i"   --->   Operation 48 'read' 'cmp34_10_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%cmp34_11_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp34_11_i"   --->   Operation 49 'read' 'cmp34_11_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%cmp34_12_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp34_12_i"   --->   Operation 50 'read' 'cmp34_12_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%cmp34_13_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp34_13_i"   --->   Operation 51 'read' 'cmp34_13_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%cmp34_14_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp34_14_i"   --->   Operation 52 'read' 'cmp34_14_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%cmp34_15_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp34_15_i"   --->   Operation 53 'read' 'cmp34_15_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%cmp34_16_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp34_16_i"   --->   Operation 54 'read' 'cmp34_16_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%cmp34_17_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp34_17_i"   --->   Operation 55 'read' 'cmp34_17_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%cmp34_18_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp34_18_i"   --->   Operation 56 'read' 'cmp34_18_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%cmp34_19_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp34_19_i"   --->   Operation 57 'read' 'cmp34_19_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%cmp34_20_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp34_20_i"   --->   Operation 58 'read' 'cmp34_20_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%cmp34_21_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp34_21_i"   --->   Operation 59 'read' 'cmp34_21_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%cmp34_22_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp34_22_i"   --->   Operation 60 'read' 'cmp34_22_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%cmp34_23_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp34_23_i"   --->   Operation 61 'read' 'cmp34_23_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%cmp34_24_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp34_24_i"   --->   Operation 62 'read' 'cmp34_24_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%cmp34_25_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp34_25_i"   --->   Operation 63 'read' 'cmp34_25_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%cmp34_26_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp34_26_i"   --->   Operation 64 'read' 'cmp34_26_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%cmp34_27_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp34_27_i"   --->   Operation 65 'read' 'cmp34_27_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%cmp34_28_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp34_28_i"   --->   Operation 66 'read' 'cmp34_28_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%cmp34_29_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp34_29_i"   --->   Operation 67 'read' 'cmp34_29_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%cmp34_30_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp34_30_i"   --->   Operation 68 'read' 'cmp34_30_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%icmp_ln28_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %icmp_ln28"   --->   Operation 69 'read' 'icmp_ln28_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%loopWidth_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %loopWidth"   --->   Operation 70 'read' 'loopWidth_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln33_cast = sext i12 %sext_ln33_read"   --->   Operation 71 'sext' 'sext_ln33_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %src_pixels, void @empty_6, i32 0, i32 0, void @empty_21, i32 0, i32 0, void @empty_21, void @empty_21, void @empty_21, i32 0, i32 0, i32 0, i32 0, void @empty_21, void @empty_21, i32 4294967295, i32 0"   --->   Operation 72 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.38ns)   --->   "%store_ln0 = store i12 0, i12 %x"   --->   Operation 73 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body26.i"   --->   Operation 74 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%x_2 = load i12 %x" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:45->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 75 'load' 'x_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.62ns)   --->   "%icmp_ln45 = icmp_eq  i12 %x_2, i12 %loopWidth_read" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:45->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 76 'icmp' 'icmp_ln45' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 2048, i64 0"   --->   Operation 77 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.74ns)   --->   "%add_ln45 = add i12 %x_2, i12 1" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:45->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 78 'add' 'add_ln45' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln45 = br i1 %icmp_ln45, void %for.body26.split.i, void %for.inc41.loopexit.i.exitStub" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:45->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 79 'br' 'br_ln45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln45 = zext i12 %x_2" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:45->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 80 'zext' 'zext_ln45' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln45_1 = zext i12 %x_2" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:45->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 81 'zext' 'zext_ln45_1' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%buff_V_addr = getelementptr i256 %buff_V, i64 0, i64 %zext_ln45" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:48->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 82 'getelementptr' 'buff_V_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 83 [2/2] (1.20ns)   --->   "%t = load i6 %buff_V_addr" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:48->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 83 'load' 't' <Predicate = (!icmp_ln45)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 60> <RAM>
ST_1 : Operation 84 [1/1] (0.62ns)   --->   "%cmp32_i = icmp_slt  i13 %zext_ln45_1, i13 %sext_ln33_cast" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:45->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 84 'icmp' 'cmp32_i' <Predicate = (!icmp_ln45)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.12ns)   --->   "%or_ln52 = or i1 %cmp32_i, i1 %cmp34_i_read" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 85 'or' 'or_ln52' <Predicate = (!icmp_ln45)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %or_ln52, void %for.inc35.i, void %if.then.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 86 'br' 'br_ln52' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.12ns)   --->   "%or_ln52_1 = or i1 %cmp32_i, i1 %cmp34_1_i_read" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 87 'or' 'or_ln52_1' <Predicate = (!icmp_ln45)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %or_ln52_1, void %for.inc35.1.i, void %if.then.1.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 88 'br' 'br_ln52' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.12ns)   --->   "%or_ln52_2 = or i1 %cmp32_i, i1 %cmp34_2_i_read" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 89 'or' 'or_ln52_2' <Predicate = (!icmp_ln45)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %or_ln52_2, void %for.inc35.2.i, void %if.then.2.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 90 'br' 'br_ln52' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.12ns)   --->   "%or_ln52_3 = or i1 %cmp32_i, i1 %cmp34_3_i_read" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 91 'or' 'or_ln52_3' <Predicate = (!icmp_ln45)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %or_ln52_3, void %for.inc35.3.i, void %if.then.3.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 92 'br' 'br_ln52' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.12ns)   --->   "%or_ln52_4 = or i1 %cmp32_i, i1 %cmp34_4_i_read" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 93 'or' 'or_ln52_4' <Predicate = (!icmp_ln45)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %or_ln52_4, void %for.inc35.4.i, void %if.then.4.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 94 'br' 'br_ln52' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.12ns)   --->   "%or_ln52_5 = or i1 %cmp32_i, i1 %cmp34_5_i_read" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 95 'or' 'or_ln52_5' <Predicate = (!icmp_ln45)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %or_ln52_5, void %for.inc35.5.i, void %if.then.5.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 96 'br' 'br_ln52' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.12ns)   --->   "%or_ln52_6 = or i1 %cmp32_i, i1 %cmp34_6_i_read" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 97 'or' 'or_ln52_6' <Predicate = (!icmp_ln45)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %or_ln52_6, void %for.inc35.6.i, void %if.then.6.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 98 'br' 'br_ln52' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.12ns)   --->   "%or_ln52_7 = or i1 %cmp32_i, i1 %cmp34_7_i_read" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 99 'or' 'or_ln52_7' <Predicate = (!icmp_ln45)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %or_ln52_7, void %for.inc35.7.i, void %if.then.7.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 100 'br' 'br_ln52' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.12ns)   --->   "%or_ln52_8 = or i1 %cmp32_i, i1 %cmp34_8_i_read" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 101 'or' 'or_ln52_8' <Predicate = (!icmp_ln45)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %or_ln52_8, void %for.inc35.8.i, void %if.then.8.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 102 'br' 'br_ln52' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.12ns)   --->   "%or_ln52_9 = or i1 %cmp32_i, i1 %cmp34_9_i_read" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 103 'or' 'or_ln52_9' <Predicate = (!icmp_ln45)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %or_ln52_9, void %for.inc35.9.i, void %if.then.9.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 104 'br' 'br_ln52' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.12ns)   --->   "%or_ln52_10 = or i1 %cmp32_i, i1 %cmp34_10_i_read" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 105 'or' 'or_ln52_10' <Predicate = (!icmp_ln45)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %or_ln52_10, void %for.inc35.10.i, void %if.then.10.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 106 'br' 'br_ln52' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.12ns)   --->   "%or_ln52_11 = or i1 %cmp32_i, i1 %cmp34_11_i_read" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 107 'or' 'or_ln52_11' <Predicate = (!icmp_ln45)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %or_ln52_11, void %for.inc35.11.i, void %if.then.11.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 108 'br' 'br_ln52' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.12ns)   --->   "%or_ln52_12 = or i1 %cmp32_i, i1 %cmp34_12_i_read" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 109 'or' 'or_ln52_12' <Predicate = (!icmp_ln45)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %or_ln52_12, void %for.inc35.12.i, void %if.then.12.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 110 'br' 'br_ln52' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.12ns)   --->   "%or_ln52_13 = or i1 %cmp32_i, i1 %cmp34_13_i_read" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 111 'or' 'or_ln52_13' <Predicate = (!icmp_ln45)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %or_ln52_13, void %for.inc35.13.i, void %if.then.13.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 112 'br' 'br_ln52' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.12ns)   --->   "%or_ln52_14 = or i1 %cmp32_i, i1 %cmp34_14_i_read" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 113 'or' 'or_ln52_14' <Predicate = (!icmp_ln45)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %or_ln52_14, void %for.inc35.14.i, void %if.then.14.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 114 'br' 'br_ln52' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.12ns)   --->   "%or_ln52_15 = or i1 %cmp32_i, i1 %cmp34_15_i_read" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 115 'or' 'or_ln52_15' <Predicate = (!icmp_ln45)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %or_ln52_15, void %for.inc35.15.i, void %if.then.15.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 116 'br' 'br_ln52' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.12ns)   --->   "%or_ln52_16 = or i1 %cmp32_i, i1 %cmp34_16_i_read" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 117 'or' 'or_ln52_16' <Predicate = (!icmp_ln45)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %or_ln52_16, void %for.inc35.16.i, void %if.then.16.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 118 'br' 'br_ln52' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.12ns)   --->   "%or_ln52_17 = or i1 %cmp32_i, i1 %cmp34_17_i_read" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 119 'or' 'or_ln52_17' <Predicate = (!icmp_ln45)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %or_ln52_17, void %for.inc35.17.i, void %if.then.17.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 120 'br' 'br_ln52' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.12ns)   --->   "%or_ln52_18 = or i1 %cmp32_i, i1 %cmp34_18_i_read" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 121 'or' 'or_ln52_18' <Predicate = (!icmp_ln45)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %or_ln52_18, void %for.inc35.18.i, void %if.then.18.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 122 'br' 'br_ln52' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.12ns)   --->   "%or_ln52_19 = or i1 %cmp32_i, i1 %cmp34_19_i_read" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 123 'or' 'or_ln52_19' <Predicate = (!icmp_ln45)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %or_ln52_19, void %for.inc35.19.i, void %if.then.19.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 124 'br' 'br_ln52' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.12ns)   --->   "%or_ln52_20 = or i1 %cmp32_i, i1 %cmp34_20_i_read" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 125 'or' 'or_ln52_20' <Predicate = (!icmp_ln45)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %or_ln52_20, void %for.inc35.20.i, void %if.then.20.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 126 'br' 'br_ln52' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.12ns)   --->   "%or_ln52_21 = or i1 %cmp32_i, i1 %cmp34_21_i_read" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 127 'or' 'or_ln52_21' <Predicate = (!icmp_ln45)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %or_ln52_21, void %for.inc35.21.i, void %if.then.21.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 128 'br' 'br_ln52' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.12ns)   --->   "%or_ln52_22 = or i1 %cmp32_i, i1 %cmp34_22_i_read" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 129 'or' 'or_ln52_22' <Predicate = (!icmp_ln45)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %or_ln52_22, void %for.inc35.22.i, void %if.then.22.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 130 'br' 'br_ln52' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.12ns)   --->   "%or_ln52_23 = or i1 %cmp32_i, i1 %cmp34_23_i_read" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 131 'or' 'or_ln52_23' <Predicate = (!icmp_ln45)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %or_ln52_23, void %for.inc35.23.i, void %if.then.23.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 132 'br' 'br_ln52' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.12ns)   --->   "%or_ln52_24 = or i1 %cmp32_i, i1 %cmp34_24_i_read" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 133 'or' 'or_ln52_24' <Predicate = (!icmp_ln45)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %or_ln52_24, void %for.inc35.24.i, void %if.then.24.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 134 'br' 'br_ln52' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.12ns)   --->   "%or_ln52_25 = or i1 %cmp32_i, i1 %cmp34_25_i_read" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 135 'or' 'or_ln52_25' <Predicate = (!icmp_ln45)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %or_ln52_25, void %for.inc35.25.i, void %if.then.25.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 136 'br' 'br_ln52' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.12ns)   --->   "%or_ln52_26 = or i1 %cmp32_i, i1 %cmp34_26_i_read" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 137 'or' 'or_ln52_26' <Predicate = (!icmp_ln45)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %or_ln52_26, void %for.inc35.26.i, void %if.then.26.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 138 'br' 'br_ln52' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.12ns)   --->   "%or_ln52_27 = or i1 %cmp32_i, i1 %cmp34_27_i_read" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 139 'or' 'or_ln52_27' <Predicate = (!icmp_ln45)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %or_ln52_27, void %for.inc35.27.i, void %if.then.27.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 140 'br' 'br_ln52' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.12ns)   --->   "%or_ln52_28 = or i1 %cmp32_i, i1 %cmp34_28_i_read" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 141 'or' 'or_ln52_28' <Predicate = (!icmp_ln45)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %or_ln52_28, void %for.inc35.28.i, void %if.then.28.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 142 'br' 'br_ln52' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.12ns)   --->   "%or_ln52_29 = or i1 %cmp32_i, i1 %cmp34_29_i_read" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 143 'or' 'or_ln52_29' <Predicate = (!icmp_ln45)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %or_ln52_29, void %for.inc35.29.i, void %if.then.29.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 144 'br' 'br_ln52' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.12ns)   --->   "%or_ln52_30 = or i1 %cmp32_i, i1 %cmp34_30_i_read" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 145 'or' 'or_ln52_30' <Predicate = (!icmp_ln45)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %or_ln52_30, void %for.inc35.30.i, void %if.then.30.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 146 'br' 'br_ln52' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.12ns)   --->   "%or_ln52_31 = or i1 %cmp32_i, i1 %icmp_ln28_read" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 147 'or' 'or_ln52_31' <Predicate = (!icmp_ln45)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %or_ln52_31, void %for.inc35.31.i, void %if.then.31.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 148 'br' 'br_ln52' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.38ns)   --->   "%store_ln45 = store i12 %add_ln45, i12 %x" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:45->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 149 'store' 'store_ln45' <Predicate = (!icmp_ln45)> <Delay = 0.38>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%br_ln45 = br void %for.body26.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:45->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 150 'br' 'br_ln45' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 250 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 250 'ret' 'ret_ln0' <Predicate = (icmp_ln45)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.41>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%specpipeline_ln47 = specpipeline void @_ssdm_op_SpecPipeline, i32 32, i32 0, i32 0, i32 0, void @empty_21" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:47->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 151 'specpipeline' 'specpipeline_ln47' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%specloopname_ln45 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:45->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 152 'specloopname' 'specloopname_ln45' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 153 [1/2] (1.20ns)   --->   "%t = load i6 %buff_V_addr" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:48->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 153 'load' 't' <Predicate = (!icmp_ln45)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 60> <RAM>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "%pixel = trunc i256 %t"   --->   Operation 154 'trunc' 'pixel' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 155 [1/1] (1.21ns)   --->   "%write_ln52 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %src_pixels, i8 %pixel" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 155 'write' 'write_ln52' <Predicate = (!icmp_ln45 & or_ln52)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 64> <FIFO>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "%br_ln52 = br void %for.inc35.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 156 'br' 'br_ln52' <Predicate = (!icmp_ln45 & or_ln52)> <Delay = 0.00>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "%pixel_67 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %t, i32 8, i32 15"   --->   Operation 157 'partselect' 'pixel_67' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 158 [1/1] (0.00ns)   --->   "%pixel_68 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %t, i32 16, i32 23"   --->   Operation 158 'partselect' 'pixel_68' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "%pixel_69 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %t, i32 24, i32 31"   --->   Operation 159 'partselect' 'pixel_69' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%pixel_70 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %t, i32 32, i32 39"   --->   Operation 160 'partselect' 'pixel_70' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%pixel_71 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %t, i32 40, i32 47"   --->   Operation 161 'partselect' 'pixel_71' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%pixel_72 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %t, i32 48, i32 55"   --->   Operation 162 'partselect' 'pixel_72' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "%pixel_73 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %t, i32 56, i32 63"   --->   Operation 163 'partselect' 'pixel_73' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 164 [1/1] (0.00ns)   --->   "%pixel_74 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %t, i32 64, i32 71"   --->   Operation 164 'partselect' 'pixel_74' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%pixel_75 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %t, i32 72, i32 79"   --->   Operation 165 'partselect' 'pixel_75' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 166 [1/1] (0.00ns)   --->   "%pixel_76 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %t, i32 80, i32 87"   --->   Operation 166 'partselect' 'pixel_76' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "%pixel_77 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %t, i32 88, i32 95"   --->   Operation 167 'partselect' 'pixel_77' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 168 [1/1] (0.00ns)   --->   "%pixel_78 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %t, i32 96, i32 103"   --->   Operation 168 'partselect' 'pixel_78' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 169 [1/1] (0.00ns)   --->   "%pixel_79 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %t, i32 104, i32 111"   --->   Operation 169 'partselect' 'pixel_79' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 170 [1/1] (0.00ns)   --->   "%pixel_80 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %t, i32 112, i32 119"   --->   Operation 170 'partselect' 'pixel_80' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 171 [1/1] (0.00ns)   --->   "%pixel_81 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %t, i32 120, i32 127"   --->   Operation 171 'partselect' 'pixel_81' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 172 [1/1] (0.00ns)   --->   "%pixel_82 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %t, i32 128, i32 135"   --->   Operation 172 'partselect' 'pixel_82' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 173 [1/1] (0.00ns)   --->   "%pixel_83 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %t, i32 136, i32 143"   --->   Operation 173 'partselect' 'pixel_83' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 174 [1/1] (0.00ns)   --->   "%pixel_84 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %t, i32 144, i32 151"   --->   Operation 174 'partselect' 'pixel_84' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 175 [1/1] (0.00ns)   --->   "%pixel_85 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %t, i32 152, i32 159"   --->   Operation 175 'partselect' 'pixel_85' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 176 [1/1] (0.00ns)   --->   "%pixel_86 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %t, i32 160, i32 167"   --->   Operation 176 'partselect' 'pixel_86' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 177 [1/1] (0.00ns)   --->   "%pixel_87 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %t, i32 168, i32 175"   --->   Operation 177 'partselect' 'pixel_87' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 178 [1/1] (0.00ns)   --->   "%pixel_88 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %t, i32 176, i32 183"   --->   Operation 178 'partselect' 'pixel_88' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 179 [1/1] (0.00ns)   --->   "%pixel_89 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %t, i32 184, i32 191"   --->   Operation 179 'partselect' 'pixel_89' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 180 [1/1] (0.00ns)   --->   "%pixel_90 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %t, i32 192, i32 199"   --->   Operation 180 'partselect' 'pixel_90' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 181 [1/1] (0.00ns)   --->   "%pixel_91 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %t, i32 200, i32 207"   --->   Operation 181 'partselect' 'pixel_91' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 182 [1/1] (0.00ns)   --->   "%pixel_92 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %t, i32 208, i32 215"   --->   Operation 182 'partselect' 'pixel_92' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 183 [1/1] (0.00ns)   --->   "%pixel_93 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %t, i32 216, i32 223"   --->   Operation 183 'partselect' 'pixel_93' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 184 [1/1] (0.00ns)   --->   "%pixel_94 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %t, i32 224, i32 231"   --->   Operation 184 'partselect' 'pixel_94' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 185 [1/1] (0.00ns)   --->   "%pixel_95 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %t, i32 232, i32 239"   --->   Operation 185 'partselect' 'pixel_95' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 186 [1/1] (0.00ns)   --->   "%pixel_96 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %t, i32 240, i32 247"   --->   Operation 186 'partselect' 'pixel_96' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 187 [1/1] (0.00ns)   --->   "%pixel_97 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %t, i32 248, i32 255"   --->   Operation 187 'partselect' 'pixel_97' <Predicate = (!icmp_ln45)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.21>
ST_3 : Operation 188 [1/1] (1.21ns)   --->   "%write_ln52 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %src_pixels, i8 %pixel_67" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 188 'write' 'write_ln52' <Predicate = (!icmp_ln45 & or_ln52_1)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 64> <FIFO>
ST_3 : Operation 189 [1/1] (0.00ns)   --->   "%br_ln52 = br void %for.inc35.1.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 189 'br' 'br_ln52' <Predicate = (!icmp_ln45 & or_ln52_1)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.21>
ST_4 : Operation 190 [1/1] (1.21ns)   --->   "%write_ln52 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %src_pixels, i8 %pixel_68" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 190 'write' 'write_ln52' <Predicate = (!icmp_ln45 & or_ln52_2)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 64> <FIFO>
ST_4 : Operation 191 [1/1] (0.00ns)   --->   "%br_ln52 = br void %for.inc35.2.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 191 'br' 'br_ln52' <Predicate = (!icmp_ln45 & or_ln52_2)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.21>
ST_5 : Operation 192 [1/1] (1.21ns)   --->   "%write_ln52 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %src_pixels, i8 %pixel_69" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 192 'write' 'write_ln52' <Predicate = (!icmp_ln45 & or_ln52_3)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 64> <FIFO>
ST_5 : Operation 193 [1/1] (0.00ns)   --->   "%br_ln52 = br void %for.inc35.3.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 193 'br' 'br_ln52' <Predicate = (!icmp_ln45 & or_ln52_3)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 1.21>
ST_6 : Operation 194 [1/1] (1.21ns)   --->   "%write_ln52 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %src_pixels, i8 %pixel_70" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 194 'write' 'write_ln52' <Predicate = (!icmp_ln45 & or_ln52_4)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 64> <FIFO>
ST_6 : Operation 195 [1/1] (0.00ns)   --->   "%br_ln52 = br void %for.inc35.4.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 195 'br' 'br_ln52' <Predicate = (!icmp_ln45 & or_ln52_4)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 1.21>
ST_7 : Operation 196 [1/1] (1.21ns)   --->   "%write_ln52 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %src_pixels, i8 %pixel_71" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 196 'write' 'write_ln52' <Predicate = (!icmp_ln45 & or_ln52_5)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 64> <FIFO>
ST_7 : Operation 197 [1/1] (0.00ns)   --->   "%br_ln52 = br void %for.inc35.5.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 197 'br' 'br_ln52' <Predicate = (!icmp_ln45 & or_ln52_5)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 1.21>
ST_8 : Operation 198 [1/1] (1.21ns)   --->   "%write_ln52 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %src_pixels, i8 %pixel_72" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 198 'write' 'write_ln52' <Predicate = (!icmp_ln45 & or_ln52_6)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 64> <FIFO>
ST_8 : Operation 199 [1/1] (0.00ns)   --->   "%br_ln52 = br void %for.inc35.6.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 199 'br' 'br_ln52' <Predicate = (!icmp_ln45 & or_ln52_6)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 1.21>
ST_9 : Operation 200 [1/1] (1.21ns)   --->   "%write_ln52 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %src_pixels, i8 %pixel_73" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 200 'write' 'write_ln52' <Predicate = (!icmp_ln45 & or_ln52_7)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 64> <FIFO>
ST_9 : Operation 201 [1/1] (0.00ns)   --->   "%br_ln52 = br void %for.inc35.7.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 201 'br' 'br_ln52' <Predicate = (!icmp_ln45 & or_ln52_7)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 1.21>
ST_10 : Operation 202 [1/1] (1.21ns)   --->   "%write_ln52 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %src_pixels, i8 %pixel_74" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 202 'write' 'write_ln52' <Predicate = (!icmp_ln45 & or_ln52_8)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 64> <FIFO>
ST_10 : Operation 203 [1/1] (0.00ns)   --->   "%br_ln52 = br void %for.inc35.8.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 203 'br' 'br_ln52' <Predicate = (!icmp_ln45 & or_ln52_8)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 1.21>
ST_11 : Operation 204 [1/1] (1.21ns)   --->   "%write_ln52 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %src_pixels, i8 %pixel_75" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 204 'write' 'write_ln52' <Predicate = (!icmp_ln45 & or_ln52_9)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 64> <FIFO>
ST_11 : Operation 205 [1/1] (0.00ns)   --->   "%br_ln52 = br void %for.inc35.9.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 205 'br' 'br_ln52' <Predicate = (!icmp_ln45 & or_ln52_9)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 1.21>
ST_12 : Operation 206 [1/1] (1.21ns)   --->   "%write_ln52 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %src_pixels, i8 %pixel_76" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 206 'write' 'write_ln52' <Predicate = (!icmp_ln45 & or_ln52_10)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 64> <FIFO>
ST_12 : Operation 207 [1/1] (0.00ns)   --->   "%br_ln52 = br void %for.inc35.10.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 207 'br' 'br_ln52' <Predicate = (!icmp_ln45 & or_ln52_10)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 1.21>
ST_13 : Operation 208 [1/1] (1.21ns)   --->   "%write_ln52 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %src_pixels, i8 %pixel_77" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 208 'write' 'write_ln52' <Predicate = (!icmp_ln45 & or_ln52_11)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 64> <FIFO>
ST_13 : Operation 209 [1/1] (0.00ns)   --->   "%br_ln52 = br void %for.inc35.11.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 209 'br' 'br_ln52' <Predicate = (!icmp_ln45 & or_ln52_11)> <Delay = 0.00>

State 14 <SV = 13> <Delay = 1.21>
ST_14 : Operation 210 [1/1] (1.21ns)   --->   "%write_ln52 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %src_pixels, i8 %pixel_78" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 210 'write' 'write_ln52' <Predicate = (!icmp_ln45 & or_ln52_12)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 64> <FIFO>
ST_14 : Operation 211 [1/1] (0.00ns)   --->   "%br_ln52 = br void %for.inc35.12.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 211 'br' 'br_ln52' <Predicate = (!icmp_ln45 & or_ln52_12)> <Delay = 0.00>

State 15 <SV = 14> <Delay = 1.21>
ST_15 : Operation 212 [1/1] (1.21ns)   --->   "%write_ln52 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %src_pixels, i8 %pixel_79" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 212 'write' 'write_ln52' <Predicate = (!icmp_ln45 & or_ln52_13)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 64> <FIFO>
ST_15 : Operation 213 [1/1] (0.00ns)   --->   "%br_ln52 = br void %for.inc35.13.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 213 'br' 'br_ln52' <Predicate = (!icmp_ln45 & or_ln52_13)> <Delay = 0.00>

State 16 <SV = 15> <Delay = 1.21>
ST_16 : Operation 214 [1/1] (1.21ns)   --->   "%write_ln52 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %src_pixels, i8 %pixel_80" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 214 'write' 'write_ln52' <Predicate = (!icmp_ln45 & or_ln52_14)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 64> <FIFO>
ST_16 : Operation 215 [1/1] (0.00ns)   --->   "%br_ln52 = br void %for.inc35.14.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 215 'br' 'br_ln52' <Predicate = (!icmp_ln45 & or_ln52_14)> <Delay = 0.00>

State 17 <SV = 16> <Delay = 1.21>
ST_17 : Operation 216 [1/1] (1.21ns)   --->   "%write_ln52 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %src_pixels, i8 %pixel_81" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 216 'write' 'write_ln52' <Predicate = (!icmp_ln45 & or_ln52_15)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 64> <FIFO>
ST_17 : Operation 217 [1/1] (0.00ns)   --->   "%br_ln52 = br void %for.inc35.15.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 217 'br' 'br_ln52' <Predicate = (!icmp_ln45 & or_ln52_15)> <Delay = 0.00>

State 18 <SV = 17> <Delay = 1.21>
ST_18 : Operation 218 [1/1] (1.21ns)   --->   "%write_ln52 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %src_pixels, i8 %pixel_82" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 218 'write' 'write_ln52' <Predicate = (!icmp_ln45 & or_ln52_16)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 64> <FIFO>
ST_18 : Operation 219 [1/1] (0.00ns)   --->   "%br_ln52 = br void %for.inc35.16.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 219 'br' 'br_ln52' <Predicate = (!icmp_ln45 & or_ln52_16)> <Delay = 0.00>

State 19 <SV = 18> <Delay = 1.21>
ST_19 : Operation 220 [1/1] (1.21ns)   --->   "%write_ln52 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %src_pixels, i8 %pixel_83" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 220 'write' 'write_ln52' <Predicate = (!icmp_ln45 & or_ln52_17)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 64> <FIFO>
ST_19 : Operation 221 [1/1] (0.00ns)   --->   "%br_ln52 = br void %for.inc35.17.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 221 'br' 'br_ln52' <Predicate = (!icmp_ln45 & or_ln52_17)> <Delay = 0.00>

State 20 <SV = 19> <Delay = 1.21>
ST_20 : Operation 222 [1/1] (1.21ns)   --->   "%write_ln52 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %src_pixels, i8 %pixel_84" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 222 'write' 'write_ln52' <Predicate = (!icmp_ln45 & or_ln52_18)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 64> <FIFO>
ST_20 : Operation 223 [1/1] (0.00ns)   --->   "%br_ln52 = br void %for.inc35.18.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 223 'br' 'br_ln52' <Predicate = (!icmp_ln45 & or_ln52_18)> <Delay = 0.00>

State 21 <SV = 20> <Delay = 1.21>
ST_21 : Operation 224 [1/1] (1.21ns)   --->   "%write_ln52 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %src_pixels, i8 %pixel_85" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 224 'write' 'write_ln52' <Predicate = (!icmp_ln45 & or_ln52_19)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 64> <FIFO>
ST_21 : Operation 225 [1/1] (0.00ns)   --->   "%br_ln52 = br void %for.inc35.19.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 225 'br' 'br_ln52' <Predicate = (!icmp_ln45 & or_ln52_19)> <Delay = 0.00>

State 22 <SV = 21> <Delay = 1.21>
ST_22 : Operation 226 [1/1] (1.21ns)   --->   "%write_ln52 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %src_pixels, i8 %pixel_86" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 226 'write' 'write_ln52' <Predicate = (!icmp_ln45 & or_ln52_20)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 64> <FIFO>
ST_22 : Operation 227 [1/1] (0.00ns)   --->   "%br_ln52 = br void %for.inc35.20.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 227 'br' 'br_ln52' <Predicate = (!icmp_ln45 & or_ln52_20)> <Delay = 0.00>

State 23 <SV = 22> <Delay = 1.21>
ST_23 : Operation 228 [1/1] (1.21ns)   --->   "%write_ln52 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %src_pixels, i8 %pixel_87" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 228 'write' 'write_ln52' <Predicate = (!icmp_ln45 & or_ln52_21)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 64> <FIFO>
ST_23 : Operation 229 [1/1] (0.00ns)   --->   "%br_ln52 = br void %for.inc35.21.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 229 'br' 'br_ln52' <Predicate = (!icmp_ln45 & or_ln52_21)> <Delay = 0.00>

State 24 <SV = 23> <Delay = 1.21>
ST_24 : Operation 230 [1/1] (1.21ns)   --->   "%write_ln52 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %src_pixels, i8 %pixel_88" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 230 'write' 'write_ln52' <Predicate = (!icmp_ln45 & or_ln52_22)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 64> <FIFO>
ST_24 : Operation 231 [1/1] (0.00ns)   --->   "%br_ln52 = br void %for.inc35.22.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 231 'br' 'br_ln52' <Predicate = (!icmp_ln45 & or_ln52_22)> <Delay = 0.00>

State 25 <SV = 24> <Delay = 1.21>
ST_25 : Operation 232 [1/1] (1.21ns)   --->   "%write_ln52 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %src_pixels, i8 %pixel_89" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 232 'write' 'write_ln52' <Predicate = (!icmp_ln45 & or_ln52_23)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 64> <FIFO>
ST_25 : Operation 233 [1/1] (0.00ns)   --->   "%br_ln52 = br void %for.inc35.23.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 233 'br' 'br_ln52' <Predicate = (!icmp_ln45 & or_ln52_23)> <Delay = 0.00>

State 26 <SV = 25> <Delay = 1.21>
ST_26 : Operation 234 [1/1] (1.21ns)   --->   "%write_ln52 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %src_pixels, i8 %pixel_90" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 234 'write' 'write_ln52' <Predicate = (!icmp_ln45 & or_ln52_24)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 64> <FIFO>
ST_26 : Operation 235 [1/1] (0.00ns)   --->   "%br_ln52 = br void %for.inc35.24.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 235 'br' 'br_ln52' <Predicate = (!icmp_ln45 & or_ln52_24)> <Delay = 0.00>

State 27 <SV = 26> <Delay = 1.21>
ST_27 : Operation 236 [1/1] (1.21ns)   --->   "%write_ln52 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %src_pixels, i8 %pixel_91" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 236 'write' 'write_ln52' <Predicate = (!icmp_ln45 & or_ln52_25)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 64> <FIFO>
ST_27 : Operation 237 [1/1] (0.00ns)   --->   "%br_ln52 = br void %for.inc35.25.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 237 'br' 'br_ln52' <Predicate = (!icmp_ln45 & or_ln52_25)> <Delay = 0.00>

State 28 <SV = 27> <Delay = 1.21>
ST_28 : Operation 238 [1/1] (1.21ns)   --->   "%write_ln52 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %src_pixels, i8 %pixel_92" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 238 'write' 'write_ln52' <Predicate = (!icmp_ln45 & or_ln52_26)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 64> <FIFO>
ST_28 : Operation 239 [1/1] (0.00ns)   --->   "%br_ln52 = br void %for.inc35.26.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 239 'br' 'br_ln52' <Predicate = (!icmp_ln45 & or_ln52_26)> <Delay = 0.00>

State 29 <SV = 28> <Delay = 1.21>
ST_29 : Operation 240 [1/1] (1.21ns)   --->   "%write_ln52 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %src_pixels, i8 %pixel_93" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 240 'write' 'write_ln52' <Predicate = (!icmp_ln45 & or_ln52_27)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 64> <FIFO>
ST_29 : Operation 241 [1/1] (0.00ns)   --->   "%br_ln52 = br void %for.inc35.27.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 241 'br' 'br_ln52' <Predicate = (!icmp_ln45 & or_ln52_27)> <Delay = 0.00>

State 30 <SV = 29> <Delay = 1.21>
ST_30 : Operation 242 [1/1] (1.21ns)   --->   "%write_ln52 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %src_pixels, i8 %pixel_94" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 242 'write' 'write_ln52' <Predicate = (!icmp_ln45 & or_ln52_28)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 64> <FIFO>
ST_30 : Operation 243 [1/1] (0.00ns)   --->   "%br_ln52 = br void %for.inc35.28.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 243 'br' 'br_ln52' <Predicate = (!icmp_ln45 & or_ln52_28)> <Delay = 0.00>

State 31 <SV = 30> <Delay = 1.21>
ST_31 : Operation 244 [1/1] (1.21ns)   --->   "%write_ln52 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %src_pixels, i8 %pixel_95" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 244 'write' 'write_ln52' <Predicate = (!icmp_ln45 & or_ln52_29)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 64> <FIFO>
ST_31 : Operation 245 [1/1] (0.00ns)   --->   "%br_ln52 = br void %for.inc35.29.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 245 'br' 'br_ln52' <Predicate = (!icmp_ln45 & or_ln52_29)> <Delay = 0.00>

State 32 <SV = 31> <Delay = 1.21>
ST_32 : Operation 246 [1/1] (1.21ns)   --->   "%write_ln52 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %src_pixels, i8 %pixel_96" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 246 'write' 'write_ln52' <Predicate = (!icmp_ln45 & or_ln52_30)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 64> <FIFO>
ST_32 : Operation 247 [1/1] (0.00ns)   --->   "%br_ln52 = br void %for.inc35.30.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 247 'br' 'br_ln52' <Predicate = (!icmp_ln45 & or_ln52_30)> <Delay = 0.00>

State 33 <SV = 32> <Delay = 1.21>
ST_33 : Operation 248 [1/1] (1.21ns)   --->   "%write_ln52 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %src_pixels, i8 %pixel_97" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 248 'write' 'write_ln52' <Predicate = (or_ln52_31)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 64> <FIFO>
ST_33 : Operation 249 [1/1] (0.00ns)   --->   "%br_ln52 = br void %for.inc35.31.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 249 'br' 'br_ln52' <Predicate = (or_ln52_31)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 1.2ns
The critical path consists of the following:
	'alloca' operation ('x') [37]  (0 ns)
	'load' operation ('x', /home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:45->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90) on local variable 'x' [77]  (0 ns)
	'getelementptr' operation ('buff_V_addr', /home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:48->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90) [87]  (0 ns)
	'load' operation ('bytes.V', /home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:48->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90) on array 'buff_V' [88]  (1.2 ns)

 <State 2>: 2.42ns
The critical path consists of the following:
	'load' operation ('bytes.V', /home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:48->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90) on array 'buff_V' [88]  (1.2 ns)
	fifo write operation ('write_ln52', /home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90) on port 'src_pixels' (/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90) [94]  (1.22 ns)

 <State 3>: 1.22ns
The critical path consists of the following:
	fifo write operation ('write_ln52', /home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90) on port 'src_pixels' (/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90) [101]  (1.22 ns)

 <State 4>: 1.22ns
The critical path consists of the following:
	fifo write operation ('write_ln52', /home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90) on port 'src_pixels' (/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90) [108]  (1.22 ns)

 <State 5>: 1.22ns
The critical path consists of the following:
	fifo write operation ('write_ln52', /home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90) on port 'src_pixels' (/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90) [115]  (1.22 ns)

 <State 6>: 1.22ns
The critical path consists of the following:
	fifo write operation ('write_ln52', /home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90) on port 'src_pixels' (/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90) [122]  (1.22 ns)

 <State 7>: 1.22ns
The critical path consists of the following:
	fifo write operation ('write_ln52', /home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90) on port 'src_pixels' (/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90) [129]  (1.22 ns)

 <State 8>: 1.22ns
The critical path consists of the following:
	fifo write operation ('write_ln52', /home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90) on port 'src_pixels' (/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90) [136]  (1.22 ns)

 <State 9>: 1.22ns
The critical path consists of the following:
	fifo write operation ('write_ln52', /home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90) on port 'src_pixels' (/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90) [143]  (1.22 ns)

 <State 10>: 1.22ns
The critical path consists of the following:
	fifo write operation ('write_ln52', /home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90) on port 'src_pixels' (/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90) [150]  (1.22 ns)

 <State 11>: 1.22ns
The critical path consists of the following:
	fifo write operation ('write_ln52', /home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90) on port 'src_pixels' (/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90) [157]  (1.22 ns)

 <State 12>: 1.22ns
The critical path consists of the following:
	fifo write operation ('write_ln52', /home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90) on port 'src_pixels' (/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90) [164]  (1.22 ns)

 <State 13>: 1.22ns
The critical path consists of the following:
	fifo write operation ('write_ln52', /home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90) on port 'src_pixels' (/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90) [171]  (1.22 ns)

 <State 14>: 1.22ns
The critical path consists of the following:
	fifo write operation ('write_ln52', /home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90) on port 'src_pixels' (/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90) [178]  (1.22 ns)

 <State 15>: 1.22ns
The critical path consists of the following:
	fifo write operation ('write_ln52', /home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90) on port 'src_pixels' (/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90) [185]  (1.22 ns)

 <State 16>: 1.22ns
The critical path consists of the following:
	fifo write operation ('write_ln52', /home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90) on port 'src_pixels' (/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90) [192]  (1.22 ns)

 <State 17>: 1.22ns
The critical path consists of the following:
	fifo write operation ('write_ln52', /home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90) on port 'src_pixels' (/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90) [199]  (1.22 ns)

 <State 18>: 1.22ns
The critical path consists of the following:
	fifo write operation ('write_ln52', /home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90) on port 'src_pixels' (/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90) [206]  (1.22 ns)

 <State 19>: 1.22ns
The critical path consists of the following:
	fifo write operation ('write_ln52', /home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90) on port 'src_pixels' (/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90) [213]  (1.22 ns)

 <State 20>: 1.22ns
The critical path consists of the following:
	fifo write operation ('write_ln52', /home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90) on port 'src_pixels' (/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90) [220]  (1.22 ns)

 <State 21>: 1.22ns
The critical path consists of the following:
	fifo write operation ('write_ln52', /home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90) on port 'src_pixels' (/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90) [227]  (1.22 ns)

 <State 22>: 1.22ns
The critical path consists of the following:
	fifo write operation ('write_ln52', /home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90) on port 'src_pixels' (/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90) [234]  (1.22 ns)

 <State 23>: 1.22ns
The critical path consists of the following:
	fifo write operation ('write_ln52', /home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90) on port 'src_pixels' (/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90) [241]  (1.22 ns)

 <State 24>: 1.22ns
The critical path consists of the following:
	fifo write operation ('write_ln52', /home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90) on port 'src_pixels' (/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90) [248]  (1.22 ns)

 <State 25>: 1.22ns
The critical path consists of the following:
	fifo write operation ('write_ln52', /home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90) on port 'src_pixels' (/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90) [255]  (1.22 ns)

 <State 26>: 1.22ns
The critical path consists of the following:
	fifo write operation ('write_ln52', /home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90) on port 'src_pixels' (/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90) [262]  (1.22 ns)

 <State 27>: 1.22ns
The critical path consists of the following:
	fifo write operation ('write_ln52', /home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90) on port 'src_pixels' (/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90) [269]  (1.22 ns)

 <State 28>: 1.22ns
The critical path consists of the following:
	fifo write operation ('write_ln52', /home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90) on port 'src_pixels' (/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90) [276]  (1.22 ns)

 <State 29>: 1.22ns
The critical path consists of the following:
	fifo write operation ('write_ln52', /home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90) on port 'src_pixels' (/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90) [283]  (1.22 ns)

 <State 30>: 1.22ns
The critical path consists of the following:
	fifo write operation ('write_ln52', /home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90) on port 'src_pixels' (/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90) [290]  (1.22 ns)

 <State 31>: 1.22ns
The critical path consists of the following:
	fifo write operation ('write_ln52', /home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90) on port 'src_pixels' (/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90) [297]  (1.22 ns)

 <State 32>: 1.22ns
The critical path consists of the following:
	fifo write operation ('write_ln52', /home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90) on port 'src_pixels' (/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90) [304]  (1.22 ns)

 <State 33>: 1.22ns
The critical path consists of the following:
	fifo write operation ('write_ln52', /home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90) on port 'src_pixels' (/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:52->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90) [311]  (1.22 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
