 
****************************************
Report : timing
        -path full_clock
        -delay min
        -physical
        -derate
        -input_pins
        -nets
        -max_paths 1
        -transition_time
        -crosstalk_delta
        -capacitance
Design : img2_jtag_tap_wrap
Scenario(s): norm.tt0p8v85c.typical_CCworst norm.ffgnp0p88vm40c.rcbest_CCbest norm.ssgnp0p72v125c.rcworst_CCworst
Version: P-2019.03-SP4
Date   : Tue Nov 19 17:45:54 2024
****************************************

 * Some/all delay information is back-annotated.
Wire Load Model Mode: Inactive.

  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_datf_si[0]
            (output port clocked by clock)
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: FEEDTHROUGH
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                    0.000      0.000                                            
  clock network delay (ideal)                                                                0.000      0.000                                            
  input external delay                                                                       0.500      0.500 r                                          
  tdi (in)                                                    0.008                0.927     0.004      0.504 r    (61.56,13.63)                         
  tdi (net)                      6        0.005                                    0.930     0.000      0.504 r    [0.00,0.00]                           
  U415/I (BUFFD3BWP16P90CPD)                        0.000     0.008     0.000      0.930     0.000 *    0.504 r    (59.11,16.08)                         0.80
  U415/Z (BUFFD3BWP16P90CPD)                                  0.124                0.927     0.079      0.583 r    (59.37,16.08)                         0.80
  dbg_datf_si[0] (net)           1        0.100                                    0.930     0.000      0.583 r    [0.00,0.10]                           
  dbg_datf_si[0] (out)                              0.000     0.124     0.000      0.930     0.007 *    0.589 r    (61.56,16.03)                         
  data arrival time                                                                                     0.589                                            

  clock clock (rise edge)                                                                    0.000      0.000                                            
  clock network delay (ideal)                                                                0.000      0.000                                            
  clock uncertainty                                                                          0.048      0.048                                            
  output external delay                                                                     -0.500     -0.452                                            
  data required time                                                                                   -0.452                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                   -0.452                                            
  data arrival time                                                                                    -0.589                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                           1.041                                            


  Startpoint: dbg_rstatn[0]
              (input port clocked by clock)
  Endpoint: i_img2_jtag_attn_dbg_rstatn_r0_reg_0_
            (rising edge-triggered flip-flop clocked by clock)
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                   0.000      0.000                                            
  clock network delay (ideal)                                                                               0.000      0.000                                            
  input external delay                                                                                      0.500      0.500 f                                          
  dbg_rstatn[0] (in)                                                         0.005                0.927     0.001      0.501 f    (61.56,15.31)                         
  dbg_rstatn[0] (net)                           1        0.001                                    0.930     0.000      0.501 f    [0.00,0.00]                           
  i_img2_jtag_attn_dbg_rstatn_r0_reg_0_/D (DFCNQD1BWP16P90CPD)     0.000     0.005     0.000      0.930     0.000 *    0.501 f    (59.09,19.85)                         0.80
  data arrival time                                                                                                    0.501                                            

  clock clock (rise edge)                                                                                   0.000      0.000                                            
  clock network delay (ideal)                                                                               0.000      0.000                                            
  clock uncertainty                                                                                         0.048      0.048                                            
  i_img2_jtag_attn_dbg_rstatn_r0_reg_0_/CP (DFCNQD1BWP16P90CPD)                                             0.000      0.048 r                                          
  library hold time                                                                                         0.022      0.070                                            
  data required time                                                                                                   0.070                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   0.070                                            
  data arrival time                                                                                                   -0.501                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                          0.431                                            


  Startpoint: i_img2_jtag_tap_i_img2_jtag_tap_controller_data_out_reg_3_
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: dbg_dat_cp[0]
            (output port clocked by clock)
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                   0.000      0.000                                            
  clock network delay (ideal)                                                                               0.000      0.000                                            
  i_img2_jtag_tap_i_img2_jtag_tap_controller_data_out_reg_3_/CP (DFCNQD1BWP16P90CPD)
                                                                   0.000     0.040     0.000      0.930     0.000      0.000 r    (51.51, 9.68)          i              0.80
  i_img2_jtag_tap_i_img2_jtag_tap_controller_data_out_reg_3_/Q (DFCNQD1BWP16P90CPD)
                                                                             0.014                0.927     0.068      0.068 f    (51.26, 9.64)                         0.80
  instruct_type[3] (net)                        4        0.003                                    0.930     0.000      0.068 f    [0.00,0.00]                           
  U251/I (INVD1BWP16P90CPD)                                        0.000     0.014     0.000      0.930     0.000 *    0.068 f    (51.25, 8.54)                         0.80
  U251/ZN (INVD1BWP16P90CPD)                                                 0.019                0.927     0.016      0.083 r    (51.33, 8.54)                         0.80
  n136 (net)                                    6        0.004                                    0.930     0.000      0.083 r    [0.00,0.00]                           
  U485/A2 (ND2D1BWP16P90CPD)                                       0.000     0.019     0.000      0.930     0.000 *    0.084 r    (52.45,11.51)                         0.80
  U485/ZN (ND2D1BWP16P90CPD)                                                 0.025                0.927     0.021      0.105 f    (52.55,11.48)                         0.80
  n214 (net)                                    3        0.003                                    0.930     0.000      0.105 f    [0.00,0.00]                           
  U270/A2 (OR2D2BWP16P90CPD)                                       0.000     0.025     0.000      0.930     0.000 *    0.105 f    (60.93, 9.36)                         0.80
  U270/Z (OR2D2BWP16P90CPD)                                                  0.007                0.927     0.022      0.127 f    (61.13, 9.36)                         0.80
  n479 (net)                                    1        0.001                                    0.930     0.000      0.127 f    [0.00,0.00]                           
  U255/I (INVD1BWP16P90CPDULVT)                                    0.000     0.007     0.000      0.930     0.000 *    0.127 f    (60.38,11.95)                         0.80
  U255/ZN (INVD1BWP16P90CPDULVT)                                             0.241                0.927     0.127      0.254 r    (60.45,11.96)                         0.80
  dbg_dat_cp[0] (net)                           1        0.100                                    0.930     0.000      0.254 r    [0.00,0.10]                           
  dbg_dat_cp[0] (out)                                              0.000     0.241     0.000      0.930     0.006 *    0.260 r    (61.56,11.71)                         
  data arrival time                                                                                                    0.260                                            

  clock clock (rise edge)                                                                                   0.000      0.000                                            
  clock network delay (ideal)                                                                               0.000      0.000                                            
  clock uncertainty                                                                                         0.048      0.048                                            
  output external delay                                                                                    -0.500     -0.452                                            
  data required time                                                                                                  -0.452                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  -0.452                                            
  data arrival time                                                                                                   -0.260                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                          0.712                                            


  Startpoint: i_img2_jtag_attn_dbg_rstatn_r0_reg_0_
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_attn_dbg_rstatn_r1_reg_0_
            (rising edge-triggered flip-flop clocked by clock)
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: clock
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                   0.000      0.000                                            
  clock network delay (ideal)                                                                               0.000      0.000                                            
  i_img2_jtag_attn_dbg_rstatn_r0_reg_0_/CP (DFCNQD1BWP16P90CPD)    0.000     0.040     0.000      0.930     0.000      0.000 r    (60.76,19.89)          i              0.80
  i_img2_jtag_attn_dbg_rstatn_r0_reg_0_/Q (DFCNQD1BWP16P90CPD)               0.007                0.927     0.063      0.063 f    (60.51,19.85)                         0.80
  i_img2_jtag_attn_dbg_rstatn_r0_0_ (net)       1        0.001                                    0.930     0.000      0.063 f    [0.00,0.00]                           
  i_img2_jtag_attn_dbg_rstatn_r1_reg_0_/D (DFCNQD1BWP16P90CPD)     0.000     0.007     0.000      0.930     0.000 *    0.063 f    (57.04,19.85)                         0.80
  data arrival time                                                                                                    0.063                                            

  clock clock (rise edge)                                                                                   0.000      0.000                                            
  clock network delay (ideal)                                                                               0.000      0.000                                            
  clock uncertainty                                                                                         0.048      0.048                                            
  i_img2_jtag_attn_dbg_rstatn_r1_reg_0_/CP (DFCNQD1BWP16P90CPD)                                             0.000      0.048 r                                          
  library hold time                                                                                         0.022      0.070                                            
  data required time                                                                                                   0.070                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   0.070                                            
  data arrival time                                                                                                   -0.063                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                    -0.007                                            


  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_datf_si[0]
            (output port clocked by clock)
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: FEEDTHROUGH
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                    0.000      0.000                                            
  clock network delay (ideal)                                                                0.000      0.000                                            
  input external delay                                                                       0.500      0.500 f                                          
  tdi (in)                                                    0.006                0.912     0.003      0.503 f    (61.56,13.63)                         
  tdi (net)                      6        0.005                                    0.930     0.000      0.503 f    [0.00,0.00]                           
  U415/I (BUFFD3BWP16P90CPD)                        0.000     0.006     0.000      0.930     0.000 *    0.503 f    (59.11,16.08)                         0.88
  U415/Z (BUFFD3BWP16P90CPD)                                  0.094                0.912     0.061      0.564 f    (59.37,16.08)                         0.88
  dbg_datf_si[0] (net)           1        0.100                                    0.930     0.000      0.564 f    [0.00,0.10]                           
  dbg_datf_si[0] (out)                              0.000     0.094     0.000      0.930     0.002 *    0.566 f    (61.56,16.03)                         
  data arrival time                                                                                     0.566                                            

  clock clock (rise edge)                                                                    0.000      0.000                                            
  clock network delay (ideal)                                                                0.000      0.000                                            
  clock uncertainty                                                                          0.043      0.043                                            
  output external delay                                                                     -0.500     -0.457                                            
  data required time                                                                                   -0.457                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                   -0.457                                            
  data arrival time                                                                                    -0.566                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                           1.023                                            


  Startpoint: dbg_rstatn[0]
              (input port clocked by clock)
  Endpoint: i_img2_jtag_attn_dbg_rstatn_r0_reg_0_
            (rising edge-triggered flip-flop clocked by clock)
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                   0.000      0.000                                            
  clock network delay (ideal)                                                                               0.000      0.000                                            
  input external delay                                                                                      0.500      0.500 f                                          
  dbg_rstatn[0] (in)                                                         0.004                0.912     0.001      0.501 f    (61.56,15.31)                         
  dbg_rstatn[0] (net)                           1        0.001                                    0.930     0.000      0.501 f    [0.00,0.00]                           
  i_img2_jtag_attn_dbg_rstatn_r0_reg_0_/D (DFCNQD1BWP16P90CPD)     0.000     0.004     0.000      0.930     0.000 *    0.501 f    (59.09,19.85)                         0.88
  data arrival time                                                                                                    0.501                                            

  clock clock (rise edge)                                                                                   0.000      0.000                                            
  clock network delay (ideal)                                                                               0.000      0.000                                            
  clock uncertainty                                                                                         0.043      0.043                                            
  i_img2_jtag_attn_dbg_rstatn_r0_reg_0_/CP (DFCNQD1BWP16P90CPD)                                             0.000      0.043 r                                          
  library hold time                                                                                         0.020      0.063                                            
  data required time                                                                                                   0.063                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   0.063                                            
  data arrival time                                                                                                   -0.501                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                          0.438                                            


  Startpoint: i_img2_jtag_tap_i_img2_jtag_tap_controller_data_out_reg_3_
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: dbg_dat_cp[0]
            (output port clocked by clock)
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                   0.000      0.000                                            
  clock network delay (ideal)                                                                               0.000      0.000                                            
  i_img2_jtag_tap_i_img2_jtag_tap_controller_data_out_reg_3_/CP (DFCNQD1BWP16P90CPD)
                                                                   0.000     0.060     0.000      0.930     0.000      0.000 r    (51.51, 9.68)          i              0.88
  i_img2_jtag_tap_i_img2_jtag_tap_controller_data_out_reg_3_/Q (DFCNQD1BWP16P90CPD)
                                                                             0.012                0.912     0.051      0.051 r    (51.26, 9.64)                         0.88
  instruct_type[3] (net)                        4        0.003                                    0.930     0.000      0.051 r    [0.00,0.00]                           
  U251/I (INVD1BWP16P90CPD)                                        0.000     0.012     0.000      0.930     0.000 *    0.051 r    (51.25, 8.54)                         0.88
  U251/ZN (INVD1BWP16P90CPD)                                                 0.015                0.912     0.013      0.063 f    (51.33, 8.54)                         0.88
  n136 (net)                                    6        0.004                                    0.930     0.000      0.063 f    [0.00,0.00]                           
  U485/A2 (ND2D1BWP16P90CPD)                                       0.000     0.015     0.000      0.930     0.000 *    0.063 f    (52.45,11.51)                         0.88
  U485/ZN (ND2D1BWP16P90CPD)                                                 0.012                0.912     0.013      0.076 r    (52.55,11.48)                         0.88
  n214 (net)                                    3        0.003                                    0.930     0.000      0.076 r    [0.00,0.00]                           
  U270/A2 (OR2D2BWP16P90CPD)                                       0.000     0.012     0.000      0.930     0.000 *    0.076 r    (60.93, 9.36)                         0.88
  U270/Z (OR2D2BWP16P90CPD)                                                  0.004                0.912     0.013      0.089 r    (61.13, 9.36)                         0.88
  n479 (net)                                    1        0.001                                    0.930     0.000      0.089 r    [0.00,0.00]                           
  U255/I (INVD1BWP16P90CPDULVT)                                    0.000     0.004     0.000      0.930     0.000 *    0.089 r    (60.38,11.95)                         0.88
  U255/ZN (INVD1BWP16P90CPDULVT)                                             0.193                0.912     0.105      0.194 f    (60.45,11.96)                         0.88
  dbg_dat_cp[0] (net)                           1        0.100                                    0.930     0.000      0.194 f    [0.00,0.10]                           
  dbg_dat_cp[0] (out)                                              0.000     0.193     0.000      0.930     0.002 *    0.197 f    (61.56,11.71)                         
  data arrival time                                                                                                    0.197                                            

  clock clock (rise edge)                                                                                   0.000      0.000                                            
  clock network delay (ideal)                                                                               0.000      0.000                                            
  clock uncertainty                                                                                         0.043      0.043                                            
  output external delay                                                                                    -0.500     -0.457                                            
  data required time                                                                                                  -0.457                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  -0.457                                            
  data arrival time                                                                                                   -0.197                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                          0.654                                            


  Startpoint: i_img2_jtag_attn_dbg_rstatn_r0_reg_0_
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_attn_dbg_rstatn_r1_reg_0_
            (rising edge-triggered flip-flop clocked by clock)
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: clock
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                   0.000      0.000                                            
  clock network delay (ideal)                                                                               0.000      0.000                                            
  i_img2_jtag_attn_dbg_rstatn_r0_reg_0_/CP (DFCNQD1BWP16P90CPD)    0.000     0.060     0.000      0.930     0.000      0.000 r    (60.76,19.89)          i              0.88
  i_img2_jtag_attn_dbg_rstatn_r0_reg_0_/Q (DFCNQD1BWP16P90CPD)               0.005                0.912     0.049      0.049 f    (60.51,19.85)                         0.88
  i_img2_jtag_attn_dbg_rstatn_r0_0_ (net)       1        0.001                                    0.930     0.000      0.049 f    [0.00,0.00]                           
  i_img2_jtag_attn_dbg_rstatn_r1_reg_0_/D (DFCNQD1BWP16P90CPD)     0.000     0.005     0.000      0.930     0.000 *    0.049 f    (57.04,19.85)                         0.88
  data arrival time                                                                                                    0.049                                            

  clock clock (rise edge)                                                                                   0.000      0.000                                            
  clock network delay (ideal)                                                                               0.000      0.000                                            
  clock uncertainty                                                                                         0.043      0.043                                            
  i_img2_jtag_attn_dbg_rstatn_r1_reg_0_/CP (DFCNQD1BWP16P90CPD)                                             0.000      0.043 r                                          
  library hold time                                                                                         0.020      0.063                                            
  data required time                                                                                                   0.063                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   0.063                                            
  data arrival time                                                                                                   -0.049                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                    -0.014                                            


  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_datf_si[0]
            (output port clocked by clock)
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: FEEDTHROUGH
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                    0.000      0.000                                            
  clock network delay (ideal)                                                                0.000      0.000                                            
  input external delay                                                                       0.500      0.500 r                                          
  tdi (in)                                                    0.012                0.942     0.005      0.505 r    (61.56,13.63)                         
  tdi (net)                      6        0.005                                    0.930     0.000      0.505 r    [0.00,0.00]                           
  U415/I (BUFFD3BWP16P90CPD)                        0.000     0.012     0.000      0.930     0.000 *    0.506 r    (59.11,16.08)                         0.72
  U415/Z (BUFFD3BWP16P90CPD)                                  0.169                0.942     0.110      0.616 r    (59.37,16.08)                         0.72
  dbg_datf_si[0] (net)           1        0.100                                    0.930     0.000      0.616 r    [0.00,0.10]                           
  dbg_datf_si[0] (out)                              0.000     0.169     0.000      0.930     0.012 *    0.628 r    (61.56,16.03)                         
  data arrival time                                                                                     0.628                                            

  clock clock (rise edge)                                                                    0.000      0.000                                            
  clock network delay (ideal)                                                                0.000      0.000                                            
  clock uncertainty                                                                          0.053      0.053                                            
  output external delay                                                                     -0.500     -0.447                                            
  data required time                                                                                   -0.447                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                   -0.447                                            
  data arrival time                                                                                    -0.628                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                           1.075                                            


  Startpoint: dbg_rstatn[0]
              (input port clocked by clock)
  Endpoint: i_img2_jtag_attn_dbg_rstatn_r0_reg_0_
            (rising edge-triggered flip-flop clocked by clock)
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                   0.000      0.000                                            
  clock network delay (ideal)                                                                               0.000      0.000                                            
  input external delay                                                                                      0.500      0.500 f                                          
  dbg_rstatn[0] (in)                                                         0.008                0.942     0.002      0.502 f    (61.56,15.31)                         
  dbg_rstatn[0] (net)                           1        0.001                                    0.930     0.000      0.502 f    [0.00,0.00]                           
  i_img2_jtag_attn_dbg_rstatn_r0_reg_0_/D (DFCNQD1BWP16P90CPD)     0.000     0.008     0.000      0.930     0.000 *    0.502 f    (59.09,19.85)                         0.72
  data arrival time                                                                                                    0.502                                            

  clock clock (rise edge)                                                                                   0.000      0.000                                            
  clock network delay (ideal)                                                                               0.000      0.000                                            
  clock uncertainty                                                                                         0.053      0.053                                            
  i_img2_jtag_attn_dbg_rstatn_r0_reg_0_/CP (DFCNQD1BWP16P90CPD)                                             0.000      0.053 r                                          
  library hold time                                                                                         0.046      0.099                                            
  data required time                                                                                                   0.099                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   0.099                                            
  data arrival time                                                                                                   -0.502                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                          0.403                                            


  Startpoint: i_img2_jtag_tap_i_img2_jtag_tap_controller_data_out_reg_3_
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: dbg_dat_cp[0]
            (output port clocked by clock)
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                   0.000      0.000                                            
  clock network delay (ideal)                                                                               0.000      0.000                                            
  i_img2_jtag_tap_i_img2_jtag_tap_controller_data_out_reg_3_/CP (DFCNQD1BWP16P90CPD)
                                                                   0.000     0.070     0.000      0.930     0.000      0.000 r    (51.51, 9.68)          i              0.72
  i_img2_jtag_tap_i_img2_jtag_tap_controller_data_out_reg_3_/Q (DFCNQD1BWP16P90CPD)
                                                                             0.019                0.942     0.111      0.111 f    (51.26, 9.64)                         0.72
  instruct_type[3] (net)                        4        0.003                                    0.930     0.000      0.111 f    [0.00,0.00]                           
  U251/I (INVD1BWP16P90CPD)                                        0.000     0.019     0.000      0.930     0.000 *    0.112 f    (51.25, 8.54)                         0.72
  U251/ZN (INVD1BWP16P90CPD)                                                 0.026                0.942     0.023      0.134 r    (51.33, 8.54)                         0.72
  n136 (net)                                    6        0.004                                    0.930     0.000      0.134 r    [0.00,0.00]                           
  U485/A2 (ND2D1BWP16P90CPD)                                       0.000     0.026     0.000      0.930     0.000 *    0.135 r    (52.45,11.51)                         0.72
  U485/ZN (ND2D1BWP16P90CPD)                                                 0.036                0.942     0.033      0.167 f    (52.55,11.48)                         0.72
  n214 (net)                                    3        0.003                                    0.930     0.000      0.167 f    [0.00,0.00]                           
  U270/A2 (OR2D2BWP16P90CPD)                                       0.000     0.036     0.000      0.930     0.000 *    0.168 f    (60.93, 9.36)                         0.72
  U270/Z (OR2D2BWP16P90CPD)                                                  0.010                0.942     0.034      0.201 f    (61.13, 9.36)                         0.72
  n479 (net)                                    1        0.001                                    0.930     0.000      0.201 f    [0.00,0.00]                           
  U255/I (INVD1BWP16P90CPDULVT)                                    0.000     0.010     0.000      0.930     0.000 *    0.202 f    (60.38,11.95)                         0.72
  U255/ZN (INVD1BWP16P90CPDULVT)                                             0.295                0.942     0.157      0.359 r    (60.45,11.96)                         0.72
  dbg_dat_cp[0] (net)                           1        0.100                                    0.930     0.000      0.359 r    [0.00,0.10]                           
  dbg_dat_cp[0] (out)                                              0.000     0.295     0.000      0.930     0.012 *    0.371 r    (61.56,11.71)                         
  data arrival time                                                                                                    0.371                                            

  clock clock (rise edge)                                                                                   0.000      0.000                                            
  clock network delay (ideal)                                                                               0.000      0.000                                            
  clock uncertainty                                                                                         0.053      0.053                                            
  output external delay                                                                                    -0.500     -0.447                                            
  data required time                                                                                                  -0.447                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  -0.447                                            
  data arrival time                                                                                                   -0.371                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                          0.818                                            


  Startpoint: i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_2_
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_tap_i_img2_jtag_tap_controller_data_out_reg_3_
            (rising edge-triggered flip-flop clocked by clock)
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: clock
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                   0.000      0.000                                            
  clock network delay (ideal)                                                                               0.000      0.000                                            
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_2_/CP (DFCNQD4BWP16P90CPDULVT)
                                                                   0.000     0.070     0.000      0.930     0.000      0.000 r    (44.45,14.43)          i              0.72
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_2_/Q (DFCNQD4BWP16P90CPDULVT)
                                                                             0.015                0.942     0.059      0.059 f    (44.02,14.43)                         0.72
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate[2] (net)
                                               15        0.012                                    0.930     0.000      0.059 f    [0.00,0.01]                           
  U498/A1 (ND2D1BWP16P90CPD)                                       0.000     0.015     0.000      0.930     0.001 *    0.059 f    (48.23,13.09)                         0.72
  U498/ZN (ND2D1BWP16P90CPD)                                                 0.018                0.942     0.017      0.076 r    (48.19,13.01)                         0.72
  n230 (net)                                    4        0.003                                    0.930     0.000      0.076 r    [0.00,0.00]                           
  U505/A2 (OAI22D1BWP16P90CPD)                                     0.000     0.018     0.000      0.930     0.000 *    0.076 r    (47.96,10.06)                         0.72
  U505/ZN (OAI22D1BWP16P90CPD)                                               0.011                0.942     0.015      0.091 f    (48.05, 9.99)                         0.72
  n123 (net)                                    1        0.001                                    0.930     0.000      0.091 f    [0.00,0.00]                           
  i_img2_jtag_tap_i_img2_jtag_tap_controller_data_out_reg_3_/D (DFCNQD1BWP16P90CPD)
                                                                   0.000     0.011     0.000      0.930     0.000 *    0.091 f    (49.83, 9.65)                         0.72
  data arrival time                                                                                                    0.091                                            

  clock clock (rise edge)                                                                                   0.000      0.000                                            
  clock network delay (ideal)                                                                               0.000      0.000                                            
  clock uncertainty                                                                                         0.053      0.053                                            
  i_img2_jtag_tap_i_img2_jtag_tap_controller_data_out_reg_3_/CP (DFCNQD1BWP16P90CPD)                        0.000      0.053 r                                          
  library hold time                                                                                         0.045      0.098                                            
  data required time                                                                                                   0.098                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   0.098                                            
  data arrival time                                                                                                   -0.091                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                    -0.007                                            


1
