Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: A:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 426c048d471e4d1a970cc02b54aa0724 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot barrelShift_8_behav xil_defaultlib.barrelShift_8 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture arch_simple of entity xil_defaultlib.barrelshift_8
Built simulation snapshot barrelShift_8_behav
