// Seed: 2521916439
module module_0 ();
  assign id_1#(.id_1(1 * 1)) = 1;
  assign id_1 = 1;
  wire id_2;
  assign id_2 = id_1;
  wand id_3;
  assign id_2 = id_3;
  reg id_4;
  reg id_5;
  for (genvar id_6 = 1'd0; 1 - id_5; id_4 = id_3 <-> 1) begin
    initial begin
      id_5 <= id_4;
      id_6 <= #1{1'h0, 1};
    end
  end
  wire id_7, id_8;
endmodule
module module_1 (
    input tri1 id_0,
    input tri id_1,
    input supply0 id_2,
    input uwire id_3,
    output wire id_4,
    output logic id_5,
    input wand id_6,
    input logic id_7,
    input wire id_8
);
  initial begin
    id_5 <= id_7;
    if (1) begin : id_10
      force id_4.id_7 = 1;
    end else begin
      id_5 <= #1'd0;
    end
  end
  nor (id_4, id_6, id_7, id_8);
  module_0();
endmodule
