  **** HLS Build v2024.2 5238294
INFO: [HLS 200-2005] Using work_dir D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'syn.file=bnn.cpp' from D:/ecen529/finalProject/vitis/bnn_hls/hls_config.cfg(8)
INFO: [HLS 200-10] Adding design file 'D:/ecen529/finalProject/vitis/bnn_hls/bnn.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=weights.h' from D:/ecen529/finalProject/vitis/bnn_hls/hls_config.cfg(9)
INFO: [HLS 200-10] Adding design file 'D:/ecen529/finalProject/vitis/bnn_hls/weights.h' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=weights.cpp' from D:/ecen529/finalProject/vitis/bnn_hls/hls_config.cfg(10)
INFO: [HLS 200-10] Adding design file 'D:/ecen529/finalProject/vitis/bnn_hls/weights.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=bnn_tb.cpp' from D:/ecen529/finalProject/vitis/bnn_hls/hls_config.cfg(11)
INFO: [HLS 200-10] Adding test bench file 'D:/ecen529/finalProject/vitis/bnn_hls/bnn_tb.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=feedforward' from D:/ecen529/finalProject/vitis/bnn_hls/hls_config.cfg(7)
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from D:/ecen529/finalProject/vitis/bnn_hls/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'part=xc7z020clg400-1' from D:/ecen529/finalProject/vitis/bnn_hls/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from D:/ecen529/finalProject/vitis/bnn_hls/hls_config.cfg(5)
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
   Compiling ../../../../bnn_tb.cpp in debug mode
   Generating csim.exe
In file included from ../../../../bnn_tb.cpp:7:
In file included from C:/Xilinx/Vitis/2024.2/include/ap_axi_sdata.h:15:
In file included from C:/Xilinx/Vitis/2024.2/include/ap_int.h:10:
In file included from C:/Xilinx/Vitis/2024.2/include/etc/ap_common.h:658:
In file included from C:/Xilinx/Vitis/2024.2/include/etc/ap_private.h:68:
In file included from C:/Xilinx/Vitis/2024.2/include/hls_half.h:26:
In file included from C:/Xilinx/Vitis/2024.2/include/etc/hls_half_fpo.h:19:
In file included from C:/Xilinx/Vitis/2024.2/include/hls_fpo.h:140:
In file included from C:/Xilinx/Vitis/2024.2/include/floating_point_v7_1_bitacc_cmodel.h:150:
C:/Xilinx/Vitis/2024.2/include/gmp.h:58:9: warning: '__GMP_LIBGMP_DLL' macro redefined [-Wmacro-redefined]
#define __GMP_LIBGMP_DLL  0
        ^
C:/Xilinx/Vitis/2024.2/include/floating_point_v7_1_bitacc_cmodel.h:142:9: note: previous definition is here
#define __GMP_LIBGMP_DLL 1
        ^
1 warning generated.
Sending input image #0
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 253 0 
Sample 0: Predicted = 0, Label = 5
WARNING [HLS SIM]: hls::stream 'hls::stream<hls::axis<ap_int<32>, 2ull, 5ull, 8ull, (unsigned char)56, false>, 0>1' contains leftover data, which may result in RTL simulation hanging.
Sending input image #1
0 0 0 0 0 0 0 0 0 0 0 0 253 253 0 252 0 
Sample 1: Predicted = 0, Label = 0
WARNING [HLS SIM]: hls::stream 'hls::stream<hls::axis<ap_int<32>, 2ull, 5ull, 8ull, (unsigned char)56, false>, 0>3' contains leftover data, which may result in RTL simulation hanging.
Sending input image #2
0 0 0 0 0 0 0 0 0 0 0 126 254 0 0 0 0 
Sample 2: Predicted = 0, Label = 4
WARNING [HLS SIM]: hls::stream 'hls::stream<hls::axis<ap_int<32>, 2ull, 5ull, 8ull, (unsigned char)56, false>, 0>5' contains leftover data, which may result in RTL simulation hanging.
Sending input image #3
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 140 0 
Sample 3: Predicted = 0, Label = 1
WARNING [HLS SIM]: hls::stream 'hls::stream<hls::axis<ap_int<32>, 2ull, 5ull, 8ull, (unsigned char)56, false>, 0>7' contains leftover data, which may result in RTL simulation hanging.
Sending input image #4
0 0 0 0 0 0 0 0 0 0 0 0 21 252 0 0 0 
Sample 4: Predicted = 0, Label = 9
WARNING [HLS SIM]: hls::stream 'hls::stream<hls::axis<ap_int<32>, 2ull, 5ull, 8ull, (unsigned char)56, false>, 0>9' contains leftover data, which may result in RTL simulation hanging.
Sending input image #5
0 0 0 0 0 0 0 0 0 0 0 0 60 0 49 36 0 
Sample 5: Predicted = 0, Label = 2
WARNING [HLS SIM]: hls::stream 'hls::stream<hls::axis<ap_int<32>, 2ull, 5ull, 8ull, (unsigned char)56, false>, 0>11' contains leftover data, which may result in RTL simulation hanging.
Sending input image #6
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
Sample 6: Predicted = 0, Label = 1
WARNING [HLS SIM]: hls::stream 'hls::stream<hls::axis<ap_int<32>, 2ull, 5ull, 8ull, (unsigned char)56, false>, 0>13' contains leftover data, which may result in RTL simulation hanging.
Sending input image #7
0 0 0 0 0 0 0 0 0 0 0 0 252 45 0 134 0 
Sample 7: Predicted = 0, Label = 3
WARNING [HLS SIM]: hls::stream 'hls::stream<hls::axis<ap_int<32>, 2ull, 5ull, 8ull, (unsigned char)56, false>, 0>15' contains leftover data, which may result in RTL simulation hanging.
Sending input image #8
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
Sample 8: Predicted = 0, Label = 1
WARNING [HLS SIM]: hls::stream 'hls::stream<hls::axis<ap_int<32>, 2ull, 5ull, 8ull, (unsigned char)56, false>, 0>17' contains leftover data, which may result in RTL simulation hanging.
Sending input image #9
0 0 0 0 0 0 0 0 0 0 0 0 253 96 0 251 0 
Sample 9: Predicted = 0, Label = 4
WARNING [HLS SIM]: hls::stream 'hls::stream<hls::axis<ap_int<32>, 2ull, 5ull, 8ull, (unsigned char)56, false>, 0>19' contains leftover data, which may result in RTL simulation hanging.
Accuracy: 1 / 10
INFO [HLS SIM]: The maximum depth reached by any hls::stream() instance in the design is 784
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 3 seconds. Total elapsed time: 12.764 seconds; peak allocated memory: 620.469 MB.
INFO: [vitis-run 60-791] Total elapsed time: 0h 0m 19s
