

================================================================
== Vivado HLS Report for 'array_RAM'
================================================================
* Date:           Sat Nov  6 13:44:32 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        proj_array_RAM
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k325t-ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     2.296|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   13|   13|   13|   13|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+-----+-----+----------+-----------+-----------+------+----------+
        |            |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+-----+-----+----------+-----------+-----------+------+----------+
        |- For_Loop  |   12|   12|         3|          -|          -|     4|    no    |
        +------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|      21|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|      30|    -|
|Register         |        -|      -|      13|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|      13|      51|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      890|    840|  407600|  203800|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |i_fu_85_p2          |     +    |      0|  0|  12|           3|           1|
    |icmp_ln97_fu_79_p2  |   icmp   |      0|  0|   9|           3|           4|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      0|  0|  21|           6|           5|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |ap_NS_fsm   |  21|          5|    1|          5|
    |i_0_reg_68  |   9|          2|    3|          6|
    +------------+----+-----------+-----+-----------+
    |Total       |  30|          7|    4|         11|
    +------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+---+----+-----+-----------+
    |        Name       | FF| LUT| Bits| Const Bits|
    +-------------------+---+----+-----+-----------+
    |ap_CS_fsm          |  4|   0|    4|          0|
    |i_0_reg_68         |  3|   0|    3|          0|
    |i_reg_104          |  3|   0|    3|          0|
    |zext_ln98_reg_109  |  3|   0|   64|         61|
    +-------------------+---+----+-----+-----------+
    |Total              | 13|   0|   74|         61|
    +-------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |   array_RAM  | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |   array_RAM  | return value |
|ap_start      |  in |    1| ap_ctrl_hs |   array_RAM  | return value |
|ap_done       | out |    1| ap_ctrl_hs |   array_RAM  | return value |
|ap_idle       | out |    1| ap_ctrl_hs |   array_RAM  | return value |
|ap_ready      | out |    1| ap_ctrl_hs |   array_RAM  | return value |
|d_o_address0  | out |    2|  ap_memory |      d_o     |     array    |
|d_o_ce0       | out |    1|  ap_memory |      d_o     |     array    |
|d_o_we0       | out |    1|  ap_memory |      d_o     |     array    |
|d_o_d0        | out |   32|  ap_memory |      d_o     |     array    |
|d_i_address0  | out |    2|  ap_memory |      d_i     |     array    |
|d_i_ce0       | out |    1|  ap_memory |      d_i     |     array    |
|d_i_q0        |  in |   32|  ap_memory |      d_i     |     array    |
|idx_address0  | out |    2|  ap_memory |      idx     |     array    |
|idx_ce0       | out |    1|  ap_memory |      idx     |     array    |
|idx_q0        |  in |   32|  ap_memory |      idx     |     array    |
+--------------+-----+-----+------------+--------------+--------------+

