Reading OpenROAD database at '/workspace/peripheral-example/openlane/user_project/runs/RUN_2025-10-27_21-57-28/43-openroad-resizertimingpostgrt/user_project.odb'…
Reading library file at '/nc/apps/pdk/ciel/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading library file at '/workspace/peripheral-example/ip/CF_SRAM_1024x32/lib/CF_SRAM_1024x32_wb_wrapper.lib'…
Reading macro library file at '/workspace/peripheral-example/ip/CF_SRAM_1024x32/lib/CF_SRAM_1024x32_wb_wrapper.lib'…
[WARNING STA-1140] /workspace/peripheral-example/ip/CF_SRAM_1024x32/lib/CF_SRAM_1024x32_wb_wrapper.lib line 1, library CF_SRAM_1024x32_wb_wrapper already exists.
Reading design constraints file at '/workspace/peripheral-example/openlane/user_project/signoff.sdc'…
[INFO]: Creating clock {clk} for port wb_clk_i with period: 25
[INFO]: Setting clock uncertainity to: 0.25
[INFO]: Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO]: Setting maximum transition to: 0.75
[INFO]: Setting maximum fanout to: 10
[INFO]: Setting timing derate to: 0 %
[INFO]: Setting clock latency range: 4.65 : 5.57
[INFO]: Setting clock transition: 0.61
[WARNING STA-0366] port 'la_data_in[*]' not found.
[WARNING STA-0366] port 'la_oenb[*]' not found.
[WARNING STA-0366] port 'la_data_in[*]' not found.
[WARNING STA-0366] port 'la_oenb[*]' not found.
[WARNING STA-0366] port 'io_in[*]' not found.
[WARNING STA-0366] port 'la_data_in[*]' not found.
[WARNING STA-0366] port 'la_oenb[*]' not found.
[WARNING STA-0366] port 'io_in[*]' not found.
[WARNING STA-0366] port 'la_oenb[*]' not found.
[WARNING STA-0366] port 'la_data_in[*]' not found.
[WARNING STA-0366] port 'la_data_out[*]' not found.
[WARNING STA-0366] port 'la_data_out[*]' not found.
[INFO ORD-0030] Using 64 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     442
Number of vias:       28
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   user_project
Die area:                 ( 0 0 ) ( 737445 748165 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     15149
Number of terminals:      114
Number of snets:          4
Number of nets:           5095

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 361.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete licon.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] licon shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 199760.
[INFO DRT-0033] mcon shape region query size = 0.
[INFO DRT-0033] met1 shape region query size = 40703.
[INFO DRT-0033] via shape region query size = 5020.
[INFO DRT-0033] met2 shape region query size = 3386.
[INFO DRT-0033] via2 shape region query size = 4016.
[INFO DRT-0033] met3 shape region query size = 3045.
[INFO DRT-0033] via3 shape region query size = 4016.
[INFO DRT-0033] met4 shape region query size = 1070.
[INFO DRT-0033] via4 shape region query size = 0.
[INFO DRT-0033] met5 shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0078]   Complete 1460 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 354 unique inst patterns.
[INFO DRT-0084]   Complete 4020 groups.
#scanned instances     = 15149
#unique  instances     = 361
#stdCellGenAp          = 10081
#stdCellValidPlanarAp  = 85
#stdCellValidViaAp     = 7887
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 16650
#instTermValidViaApCnt = 0
#macroGenAp            = 642
#macroValidPlanarAp    = 636
#macroValidViaAp       = 636
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:01:04, elapsed time = 00:00:08, memory = 194.92 (MB), peak = 194.92 (MB)

[INFO DRT-0157] Number of guides:     44153

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 106 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 108 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete licon.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete licon (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] licon guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 14988.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 11940.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 6277.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 414.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 158.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 21423 vertical wires in 3 frboxes and 12354 horizontal wires in 3 frboxes.
[INFO DRT-0186] Done with 1861 vertical wires in 3 frboxes and 4187 horizontal wires in 3 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:07, elapsed time = 00:00:01, memory = 278.92 (MB), peak = 278.92 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 278.92 (MB), peak = 278.92 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 278.92 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:01, memory = 655.78 (MB).
    Completing 30% with 551 violations.
    elapsed time = 00:00:05, memory = 529.29 (MB).
    Completing 40% with 551 violations.
    elapsed time = 00:00:05, memory = 716.29 (MB).
    Completing 50% with 551 violations.
    elapsed time = 00:00:10, memory = 799.25 (MB).
    Completing 60% with 1242 violations.
    elapsed time = 00:00:10, memory = 806.75 (MB).
    Completing 70% with 1242 violations.
    elapsed time = 00:00:10, memory = 900.25 (MB).
    Completing 80% with 1756 violations.
    elapsed time = 00:00:15, memory = 912.25 (MB).
    Completing 90% with 1756 violations.
    elapsed time = 00:00:15, memory = 983.75 (MB).
    Completing 100% with 2425 violations.
    elapsed time = 00:00:19, memory = 1005.09 (MB).
[INFO DRT-0199]   Number of violations = 2980.
Viol/Layer         li1   mcon   met1    via   met2
Cut Spacing          0      1      0      0      0
Metal Spacing       48      0    446      0    100
Min Hole             0      0      1      0      0
NS Metal             1      0      0      0      0
Recheck              0      0    414      0    141
Short                0      1   1683      4    140
[INFO DRT-0267] cpu time = 00:01:47, elapsed time = 00:00:20, memory = 1347.09 (MB), peak = 1347.09 (MB)
Total wire length = 216654 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 102125 um.
Total wire length on LAYER met2 = 86218 um.
Total wire length on LAYER met3 = 16362 um.
Total wire length on LAYER met4 = 11948 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 43353.
Up-via summary (total 43353):

------------------------
 FR_MASTERSLICE        0
            li1    20527
           met1    21777
           met2      733
           met3      316
           met4        0
------------------------
                   43353


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 2980 violations.
    elapsed time = 00:00:00, memory = 1347.09 (MB).
    Completing 20% with 2980 violations.
    elapsed time = 00:00:00, memory = 1458.09 (MB).
    Completing 30% with 2787 violations.
    elapsed time = 00:00:04, memory = 1471.59 (MB).
    Completing 40% with 2787 violations.
    elapsed time = 00:00:04, memory = 1552.09 (MB).
    Completing 50% with 2787 violations.
    elapsed time = 00:00:09, memory = 1543.19 (MB).
    Completing 60% with 2408 violations.
    elapsed time = 00:00:09, memory = 1544.19 (MB).
    Completing 70% with 2408 violations.
    elapsed time = 00:00:09, memory = 1599.69 (MB).
    Completing 80% with 1723 violations.
    elapsed time = 00:00:14, memory = 1615.19 (MB).
    Completing 90% with 1723 violations.
    elapsed time = 00:00:14, memory = 1637.69 (MB).
    Completing 100% with 1374 violations.
    elapsed time = 00:00:18, memory = 1690.69 (MB).
[INFO DRT-0199]   Number of violations = 1374.
Viol/Layer        mcon   met1   met2   met3
Cut Spacing          5      0      0      0
Metal Spacing        0    220     56      2
Short                0   1055     36      0
[INFO DRT-0267] cpu time = 00:01:40, elapsed time = 00:00:19, memory = 1693.69 (MB), peak = 1693.69 (MB)
Total wire length = 215103 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 101111 um.
Total wire length on LAYER met2 = 85613 um.
Total wire length on LAYER met3 = 16528 um.
Total wire length on LAYER met4 = 11850 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 42989.
Up-via summary (total 42989):

------------------------
 FR_MASTERSLICE        0
            li1    20523
           met1    21400
           met2      761
           met3      305
           met4        0
------------------------
                   42989


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 1374 violations.
    elapsed time = 00:00:00, memory = 1693.69 (MB).
    Completing 20% with 1374 violations.
    elapsed time = 00:00:00, memory = 1693.69 (MB).
    Completing 30% with 1397 violations.
    elapsed time = 00:00:03, memory = 1793.19 (MB).
    Completing 40% with 1397 violations.
    elapsed time = 00:00:03, memory = 1793.19 (MB).
    Completing 50% with 1397 violations.
    elapsed time = 00:00:07, memory = 1852.19 (MB).
    Completing 60% with 1374 violations.
    elapsed time = 00:00:07, memory = 1852.19 (MB).
    Completing 70% with 1374 violations.
    elapsed time = 00:00:07, memory = 1852.19 (MB).
    Completing 80% with 1389 violations.
    elapsed time = 00:00:11, memory = 1990.56 (MB).
    Completing 90% with 1389 violations.
    elapsed time = 00:00:11, memory = 1990.56 (MB).
    Completing 100% with 1375 violations.
    elapsed time = 00:00:16, memory = 2088.56 (MB).
[INFO DRT-0199]   Number of violations = 1375.
Viol/Layer        mcon   met1   met2   met3
Cut Spacing          3      0      0      0
Metal Spacing        0    225     43      1
Short                0   1062     41      0
[INFO DRT-0267] cpu time = 00:01:35, elapsed time = 00:00:17, memory = 2088.56 (MB), peak = 2088.56 (MB)
Total wire length = 214770 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 100898 um.
Total wire length on LAYER met2 = 85417 um.
Total wire length on LAYER met3 = 16580 um.
Total wire length on LAYER met4 = 11873 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 42746.
Up-via summary (total 42746):

------------------------
 FR_MASTERSLICE        0
            li1    20523
           met1    21166
           met2      751
           met3      306
           met4        0
------------------------
                   42746


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 1375 violations.
    elapsed time = 00:00:00, memory = 2088.56 (MB).
    Completing 20% with 1375 violations.
    elapsed time = 00:00:00, memory = 2177.56 (MB).
    Completing 30% with 1109 violations.
    elapsed time = 00:00:04, memory = 2216.95 (MB).
    Completing 40% with 1109 violations.
    elapsed time = 00:00:04, memory = 2216.95 (MB).
    Completing 50% with 1109 violations.
    elapsed time = 00:00:14, memory = 2299.44 (MB).
    Completing 60% with 685 violations.
    elapsed time = 00:00:14, memory = 2299.44 (MB).
    Completing 70% with 685 violations.
    elapsed time = 00:00:14, memory = 2299.44 (MB).
    Completing 80% with 486 violations.
    elapsed time = 00:00:16, memory = 2495.94 (MB).
    Completing 90% with 486 violations.
    elapsed time = 00:00:16, memory = 2495.94 (MB).
    Completing 100% with 100 violations.
    elapsed time = 00:00:21, memory = 2575.94 (MB).
[INFO DRT-0199]   Number of violations = 100.
Viol/Layer        met1   met2
Metal Spacing       36      3
Short               59      2
[INFO DRT-0267] cpu time = 00:01:14, elapsed time = 00:00:21, memory = 2560.90 (MB), peak = 2575.94 (MB)
Total wire length = 214292 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 95901 um.
Total wire length on LAYER met2 = 85431 um.
Total wire length on LAYER met3 = 20903 um.
Total wire length on LAYER met4 = 12056 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 43542.
Up-via summary (total 43542):

------------------------
 FR_MASTERSLICE        0
            li1    20523
           met1    21403
           met2     1295
           met3      321
           met4        0
------------------------
                   43542


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 100 violations.
    elapsed time = 00:00:00, memory = 2560.90 (MB).
    Completing 20% with 100 violations.
    elapsed time = 00:00:00, memory = 2560.90 (MB).
    Completing 30% with 96 violations.
    elapsed time = 00:00:00, memory = 2560.90 (MB).
    Completing 40% with 96 violations.
    elapsed time = 00:00:00, memory = 2560.90 (MB).
    Completing 50% with 96 violations.
    elapsed time = 00:00:00, memory = 2594.40 (MB).
    Completing 60% with 83 violations.
    elapsed time = 00:00:01, memory = 2594.40 (MB).
    Completing 70% with 83 violations.
    elapsed time = 00:00:01, memory = 2594.40 (MB).
    Completing 80% with 15 violations.
    elapsed time = 00:00:01, memory = 2594.40 (MB).
    Completing 90% with 15 violations.
    elapsed time = 00:00:01, memory = 2594.40 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:02, memory = 2594.40 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:16, elapsed time = 00:00:02, memory = 2594.40 (MB), peak = 2594.40 (MB)
Total wire length = 214252 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 95680 um.
Total wire length on LAYER met2 = 85424 um.
Total wire length on LAYER met3 = 21094 um.
Total wire length on LAYER met4 = 12052 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 43592.
Up-via summary (total 43592):

------------------------
 FR_MASTERSLICE        0
            li1    20523
           met1    21417
           met2     1331
           met3      321
           met4        0
------------------------
                   43592


[INFO DRT-0198] Complete detail routing.
Total wire length = 214252 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 95680 um.
Total wire length on LAYER met2 = 85424 um.
Total wire length on LAYER met3 = 21094 um.
Total wire length on LAYER met4 = 12052 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 43592.
Up-via summary (total 43592):

------------------------
 FR_MASTERSLICE        0
            li1    20523
           met1    21417
           met2     1331
           met3      321
           met4        0
------------------------
                   43592


[INFO DRT-0267] cpu time = 00:06:34, elapsed time = 00:01:20, memory = 2594.40 (MB), peak = 2594.40 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
sram_inst matched with sram_inst
Updating metrics…
Cell type report:                       Count       Area
  Macro                                     1  165300.00
  Fill cell                               872    3273.14
  Tap cell                               4884    6110.86
  Antenna cell                           4337   10852.91
  Buffer                                    2       7.51
  Clock buffer                             88    1218.67
  Timing Repair Buffer                   1062    9659.26
  Inverter                                557    2090.76
  Clock inverter                           60     818.28
  Sequential cell                         755   17752.03
  Multi-Input combinational cell         2531   22450.28
  Total                                 15149  239533.70
Writing OpenROAD database to '/workspace/peripheral-example/openlane/user_project/runs/RUN_2025-10-27_21-57-28/45-openroad-detailedrouting/user_project.odb'…
Writing netlist to '/workspace/peripheral-example/openlane/user_project/runs/RUN_2025-10-27_21-57-28/45-openroad-detailedrouting/user_project.nl.v'…
Writing powered netlist to '/workspace/peripheral-example/openlane/user_project/runs/RUN_2025-10-27_21-57-28/45-openroad-detailedrouting/user_project.pnl.v'…
Writing layout to '/workspace/peripheral-example/openlane/user_project/runs/RUN_2025-10-27_21-57-28/45-openroad-detailedrouting/user_project.def'…
Writing timing constraints to '/workspace/peripheral-example/openlane/user_project/runs/RUN_2025-10-27_21-57-28/45-openroad-detailedrouting/user_project.sdc'…
