ls . | grep -v Makefile | grep -v execution-script.txt | xargs rm -rf
\
	/usr/local/bin/verilator \
		'--cc' \
		'--exe' \
		'--build' \
		'-j' \
		'0' \
		'-o' \
		'../simulation' \
		'--top-module' \
		'svsimTestbench' \
		'--Mdir' \
		'verilated-sources' \
		'--assert' \
		'+incdir+/Users/wonjun/chisel-template/build/chiselsim/GCDSpec/Gcd-should-calculate-proper-greatest-common-denominator/primary-sources' \
		'-CFLAGS' \
		'-std=c++14 -I/Users/wonjun/chisel-template/build/chiselsim/GCDSpec/Gcd-should-calculate-proper-greatest-common-denominator/workdir-verilator -DSVSIM_ENABLE_VERILATOR_SUPPORT' \
		'+define+ASSERT_VERBOSE_COND=!svsimTestbench.reset' \
		'+define+PRINTF_COND=!svsimTestbench.reset' \
		'+define+STOP_COND=!svsimTestbench.reset' \
		'+define+RANDOMIZE_REG_INIT' \
		'+define+RANDOMIZE_MEM_INIT' \
		'+define+RANDOMIZE_DELAY=1' \
		'+define+RANDOM=$urandom' \
		'../primary-sources/DecoupledGcd.sv' '../primary-sources/verification/assume/layers-DecoupledGcd-Verification-Assume.sv' '../primary-sources/verification/assert/layers-DecoupledGcd-Verification-Assert.sv' '../primary-sources/verification/layers-DecoupledGcd-Verification.sv' '../primary-sources/verification/cover/layers-DecoupledGcd-Verification-Cover.sv' 'testbench.sv' '../generated-sources/c-dpi-bridge.cpp' '../generated-sources/simulation-driver.cpp'
c++  -I.  -MMD -I/usr/local/Cellar/verilator/5.038/share/verilator/include -I/usr/local/Cellar/verilator/5.038/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fbracket-depth=4096 -fcf-protection=none -Xclang -fno-pch-timestamp -Qunused-arguments -Wno-bool-operation -Wno-c++11-narrowing -Wno-constant-logical-operand -Wno-non-pod-varargs -Wno-parentheses-equality -Wno-shadow -Wno-sign-compare -Wno-tautological-bitwise-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -std=c++14 -I/Users/wonjun/chisel-template/build/chiselsim/GCDSpec/Gcd-should-calculate-proper-greatest-common-denominator/workdir-verilator -DSVSIM_ENABLE_VERILATOR_SUPPORT  -std=gnu++17 -Os  -c -o c-dpi-bridge.o c-dpi-bridge.cpp
c++  -I.  -MMD -I/usr/local/Cellar/verilator/5.038/share/verilator/include -I/usr/local/Cellar/verilator/5.038/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fbracket-depth=4096 -fcf-protection=none -Xclang -fno-pch-timestamp -Qunused-arguments -Wno-bool-operation -Wno-c++11-narrowing -Wno-constant-logical-operand -Wno-non-pod-varargs -Wno-parentheses-equality -Wno-shadow -Wno-sign-compare -Wno-tautological-bitwise-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -std=c++14 -I/Users/wonjun/chisel-template/build/chiselsim/GCDSpec/Gcd-should-calculate-proper-greatest-common-denominator/workdir-verilator -DSVSIM_ENABLE_VERILATOR_SUPPORT  -std=gnu++17 -Os  -c -o simulation-driver.o simulation-driver.cpp
c++ -Os  -I.  -MMD -I/usr/local/Cellar/verilator/5.038/share/verilator/include -I/usr/local/Cellar/verilator/5.038/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fbracket-depth=4096 -fcf-protection=none -Xclang -fno-pch-timestamp -Qunused-arguments -Wno-bool-operation -Wno-c++11-narrowing -Wno-constant-logical-operand -Wno-non-pod-varargs -Wno-parentheses-equality -Wno-shadow -Wno-sign-compare -Wno-tautological-bitwise-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -std=c++14 -I/Users/wonjun/chisel-template/build/chiselsim/GCDSpec/Gcd-should-calculate-proper-greatest-common-denominator/workdir-verilator -DSVSIM_ENABLE_VERILATOR_SUPPORT  -std=gnu++17 -c -o verilated.o /usr/local/Cellar/verilator/5.038/share/verilator/include/verilated.cpp
c++ -Os  -I.  -MMD -I/usr/local/Cellar/verilator/5.038/share/verilator/include -I/usr/local/Cellar/verilator/5.038/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fbracket-depth=4096 -fcf-protection=none -Xclang -fno-pch-timestamp -Qunused-arguments -Wno-bool-operation -Wno-c++11-narrowing -Wno-constant-logical-operand -Wno-non-pod-varargs -Wno-parentheses-equality -Wno-shadow -Wno-sign-compare -Wno-tautological-bitwise-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -std=c++14 -I/Users/wonjun/chisel-template/build/chiselsim/GCDSpec/Gcd-should-calculate-proper-greatest-common-denominator/workdir-verilator -DSVSIM_ENABLE_VERILATOR_SUPPORT  -std=gnu++17 -c -o verilated_dpi.o /usr/local/Cellar/verilator/5.038/share/verilator/include/verilated_dpi.cpp
c++ -Os  -I.  -MMD -I/usr/local/Cellar/verilator/5.038/share/verilator/include -I/usr/local/Cellar/verilator/5.038/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fbracket-depth=4096 -fcf-protection=none -Xclang -fno-pch-timestamp -Qunused-arguments -Wno-bool-operation -Wno-c++11-narrowing -Wno-constant-logical-operand -Wno-non-pod-varargs -Wno-parentheses-equality -Wno-shadow -Wno-sign-compare -Wno-tautological-bitwise-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -std=c++14 -I/Users/wonjun/chisel-template/build/chiselsim/GCDSpec/Gcd-should-calculate-proper-greatest-common-denominator/workdir-verilator -DSVSIM_ENABLE_VERILATOR_SUPPORT  -std=gnu++17 -c -o verilated_threads.o /usr/local/Cellar/verilator/5.038/share/verilator/include/verilated_threads.cpp
python3 /usr/local/Cellar/verilator/5.038/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VsvsimTestbench.cpp VsvsimTestbench__Dpi_Export__0.cpp VsvsimTestbench___024root__DepSet_h06920d97__0.cpp VsvsimTestbench___024root__DepSet_h1687f531__0.cpp VsvsimTestbench__Dpi.cpp VsvsimTestbench___024root__Slow.cpp VsvsimTestbench___024root__DepSet_h06920d97__0__Slow.cpp VsvsimTestbench___024root__DepSet_h1687f531__0__Slow.cpp VsvsimTestbench__Syms.cpp > VsvsimTestbench__ALL.cpp
echo "" > VsvsimTestbench__ALL.verilator_deplist.tmp
c++ -Os  -I.  -MMD -I/usr/local/Cellar/verilator/5.038/share/verilator/include -I/usr/local/Cellar/verilator/5.038/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fbracket-depth=4096 -fcf-protection=none -Xclang -fno-pch-timestamp -Qunused-arguments -Wno-bool-operation -Wno-c++11-narrowing -Wno-constant-logical-operand -Wno-non-pod-varargs -Wno-parentheses-equality -Wno-shadow -Wno-sign-compare -Wno-tautological-bitwise-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -std=c++14 -I/Users/wonjun/chisel-template/build/chiselsim/GCDSpec/Gcd-should-calculate-proper-greatest-common-denominator/workdir-verilator -DSVSIM_ENABLE_VERILATOR_SUPPORT  -std=gnu++17 -c -o VsvsimTestbench__ALL.o VsvsimTestbench__ALL.cpp
c++  -Wl,-U,__Z15vl_time_stamp64v,-U,__Z13sc_time_stampv   c-dpi-bridge.o simulation-driver.o verilated.o verilated_dpi.o verilated_threads.o VsvsimTestbench__ALL.a    -pthread -lpthread   -o ../simulation
rm VsvsimTestbench__ALL.verilator_deplist.tmp
- V e r i l a t i o n   R e p o r t: Verilator 5.038 2025-07-08 rev UNKNOWN.REV
- Verilator: Built from 0.129 MB sources in 3 modules, into 0.115 MB in 9 C++ files needing 0.000 MB
- Verilator: Walltime 5.549 s (elab=0.006, cvt=0.016, bld=5.502); cpu 0.037 s on 12 threads
