#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Oct  8 15:18:14 2023
# Process ID: 16532
# Current directory: D:/SMD/FPGA/LAB/pnsequence
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5664 D:\SMD\FPGA\LAB\pnsequence\pnsequence.xpr
# Log file: D:/SMD/FPGA/LAB/pnsequence/vivado.log
# Journal file: D:/SMD/FPGA/LAB/pnsequence\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/SMD/FPGA/LAB/pnsequence/pnsequence.xpr
INFO: [Project 1-313] Project file moved from 'D:/SMD/FPGA/pnsequence' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/VERILOG/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:46 ; elapsed = 00:00:35 . Memory (MB): peak = 901.020 ; gain = 240.621
update_compile_order -fileset sources_1
close_project
create_project sequence D:/SMD/FPGA/sequence -part xc7vx485tffg1157-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/VERILOG/Vivado/2019.2/data/ip'.
create_project: Time (s): cpu = 00:00:45 ; elapsed = 00:00:39 . Memory (MB): peak = 947.449 ; gain = 10.281
file mkdir D:/SMD/FPGA/sequence/sequence.srcs/sources_1/new
close [ open D:/SMD/FPGA/sequence/sequence.srcs/sources_1/new/sequence_detector.v w ]
add_files D:/SMD/FPGA/sequence/sequence.srcs/sources_1/new/sequence_detector.v
update_compile_order -fileset sources_1
file mkdir D:/SMD/FPGA/sequence/sequence.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/SMD/FPGA/sequence/sequence.srcs/sim_1/new/tb.v w ]
add_files -fileset sim_1 D:/SMD/FPGA/sequence/sequence.srcs/sim_1/new/tb.v
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/SMD/FPGA/sequence/sequence.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sequence_detector' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/SMD/FPGA/sequence/sequence.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sequence_detector_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/sequence/sequence.srcs/sources_1/new/sequence_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sequence_detector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/sequence/sequence.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 972.727 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/SMD/FPGA/sequence/sequence.sim/sim_1/behav/xsim'
"xelab -wto 83b47a2ef8074e5bb6c8dd57fb3bc77d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sequence_detector_behav xil_defaultlib.sequence_detector xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/VERILOG/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 83b47a2ef8074e5bb6c8dd57fb3bc77d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sequence_detector_behav xil_defaultlib.sequence_detector xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sequence_detector
Compiling module xil_defaultlib.glbl
Built simulation snapshot sequence_detector_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/SMD/FPGA/sequence/sequence.sim/sim_1/behav/xsim/xsim.dir/sequence_detector_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 110.230 ; gain = 17.949
INFO: [Common 17-206] Exiting Webtalk at Sun Oct  8 15:54:36 2023...
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:28 . Memory (MB): peak = 972.727 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '28' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/SMD/FPGA/sequence/sequence.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sequence_detector_behav -key {Behavioral:sim_1:Functional:sequence_detector} -tclbatch {sequence_detector.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
