#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001579377e310 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v00000157937be850_0 .net "PC", 31 0, v00000157937b7d50_0;  1 drivers
v00000157937bcc30_0 .var "clk", 0 0;
v00000157937be3f0_0 .net "clkout", 0 0, L_0000015793847480;  1 drivers
v00000157937be030_0 .net "cycles_consumed", 31 0, v00000157937b99a0_0;  1 drivers
v00000157937be5d0_0 .var "rst", 0 0;
S_0000015793723160 .scope module, "cpu" "processor" 2 31, 3 4 0, S_000001579377e310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_0000015793798c80 .param/l "RType" 0 4 2, C4<000000>;
P_0000015793798cb8 .param/l "add" 0 4 5, C4<100000>;
P_0000015793798cf0 .param/l "addi" 0 4 8, C4<001000>;
P_0000015793798d28 .param/l "addu" 0 4 5, C4<100001>;
P_0000015793798d60 .param/l "and_" 0 4 5, C4<100100>;
P_0000015793798d98 .param/l "andi" 0 4 8, C4<001100>;
P_0000015793798dd0 .param/l "beq" 0 4 10, C4<000100>;
P_0000015793798e08 .param/l "bne" 0 4 10, C4<000101>;
P_0000015793798e40 .param/l "handler_addr" 0 3 7, C4<00000000000000000000001111101000>;
P_0000015793798e78 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000015793798eb0 .param/l "j" 0 4 12, C4<000010>;
P_0000015793798ee8 .param/l "jal" 0 4 12, C4<000011>;
P_0000015793798f20 .param/l "jr" 0 4 6, C4<001000>;
P_0000015793798f58 .param/l "lw" 0 4 8, C4<100011>;
P_0000015793798f90 .param/l "nor_" 0 4 5, C4<100111>;
P_0000015793798fc8 .param/l "or_" 0 4 5, C4<100101>;
P_0000015793799000 .param/l "ori" 0 4 8, C4<001101>;
P_0000015793799038 .param/l "sgt" 0 4 6, C4<101011>;
P_0000015793799070 .param/l "sll" 0 4 6, C4<000000>;
P_00000157937990a8 .param/l "slt" 0 4 5, C4<101010>;
P_00000157937990e0 .param/l "slti" 0 4 8, C4<101010>;
P_0000015793799118 .param/l "srl" 0 4 6, C4<000010>;
P_0000015793799150 .param/l "sub" 0 4 5, C4<100010>;
P_0000015793799188 .param/l "subu" 0 4 5, C4<100011>;
P_00000157937991c0 .param/l "sw" 0 4 8, C4<101011>;
P_00000157937991f8 .param/l "xor_" 0 4 5, C4<100110>;
P_0000015793799230 .param/l "xori" 0 4 8, C4<001110>;
L_0000015793765040 .functor NOT 1, v00000157937be5d0_0, C4<0>, C4<0>, C4<0>;
L_0000015793847330 .functor NOT 1, v00000157937be5d0_0, C4<0>, C4<0>, C4<0>;
L_0000015793847250 .functor NOT 1, v00000157937be5d0_0, C4<0>, C4<0>, C4<0>;
L_0000015793847870 .functor NOT 1, v00000157937be5d0_0, C4<0>, C4<0>, C4<0>;
L_00000157938475d0 .functor NOT 1, v00000157937be5d0_0, C4<0>, C4<0>, C4<0>;
L_0000015793847790 .functor NOT 1, v00000157937be5d0_0, C4<0>, C4<0>, C4<0>;
L_0000015793847b10 .functor NOT 1, v00000157937be5d0_0, C4<0>, C4<0>, C4<0>;
L_0000015793846d10 .functor NOT 1, v00000157937be5d0_0, C4<0>, C4<0>, C4<0>;
L_0000015793847480 .functor OR 1, v00000157937bcc30_0, v00000157937838a0_0, C4<0>, C4<0>;
L_0000015793846ed0 .functor OR 1, L_00000157937bdbd0, L_00000157937bceb0, C4<0>, C4<0>;
L_0000015793847aa0 .functor AND 1, L_00000157937bea30, L_00000157937bd770, C4<1>, C4<1>;
L_0000015793847640 .functor NOT 1, v00000157937be5d0_0, C4<0>, C4<0>, C4<0>;
L_0000015793846f40 .functor OR 1, L_00000157938597a0, L_0000015793858120, C4<0>, C4<0>;
L_00000157938478e0 .functor OR 1, L_0000015793846f40, L_0000015793859020, C4<0>, C4<0>;
L_00000157938479c0 .functor OR 1, L_00000157938593e0, L_0000015793859480, C4<0>, C4<0>;
L_0000015793847b80 .functor AND 1, L_0000015793857e00, L_00000157938479c0, C4<1>, C4<1>;
L_0000015793847100 .functor OR 1, L_0000015793859840, L_00000157938588a0, C4<0>, C4<0>;
L_0000015793847950 .functor AND 1, L_0000015793859660, L_0000015793847100, C4<1>, C4<1>;
L_0000015793846d80 .functor NOT 1, L_0000015793847480, C4<0>, C4<0>, C4<0>;
v00000157937b8890_0 .net "ALUOp", 3 0, v0000015793784020_0;  1 drivers
v00000157937b7350_0 .net "ALUResult", 31 0, v00000157937b6240_0;  1 drivers
v00000157937b8ed0_0 .net "ALUSrc", 0 0, v0000015793784520_0;  1 drivers
v00000157937b8c50_0 .net "ALUin2", 31 0, L_0000015793858580;  1 drivers
v00000157937b8070_0 .net "MemReadEn", 0 0, v0000015793783080_0;  1 drivers
v00000157937b7490_0 .net "MemWriteEn", 0 0, v0000015793784660_0;  1 drivers
v00000157937b8a70_0 .net "MemtoReg", 0 0, v0000015793784700_0;  1 drivers
v00000157937b8930_0 .net "PC", 31 0, v00000157937b7d50_0;  alias, 1 drivers
v00000157937b8610_0 .net "PCPlus1", 31 0, L_00000157937bcd70;  1 drivers
v00000157937b86b0_0 .net "PCsrc", 1 0, v00000157937b5340_0;  1 drivers
v00000157937b7fd0_0 .net "RegDst", 0 0, v0000015793782ea0_0;  1 drivers
v00000157937b8cf0_0 .net "RegWriteEn", 0 0, v0000015793784840_0;  1 drivers
v00000157937b75d0_0 .net "WriteRegister", 4 0, L_0000015793858bc0;  1 drivers
v00000157937b9150_0 .net *"_ivl_0", 0 0, L_0000015793765040;  1 drivers
L_00000157937fec90 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000157937b89d0_0 .net/2u *"_ivl_10", 4 0, L_00000157937fec90;  1 drivers
L_00000157937ff080 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000157937b8430_0 .net *"_ivl_101", 15 0, L_00000157937ff080;  1 drivers
v00000157937b7e90_0 .net *"_ivl_102", 31 0, L_00000157937be990;  1 drivers
L_00000157937ff0c8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000157937b8f70_0 .net *"_ivl_105", 25 0, L_00000157937ff0c8;  1 drivers
L_00000157937ff110 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000157937b7ad0_0 .net/2u *"_ivl_106", 31 0, L_00000157937ff110;  1 drivers
v00000157937b8110_0 .net *"_ivl_108", 0 0, L_00000157937bea30;  1 drivers
L_00000157937ff158 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v00000157937b9010_0 .net/2u *"_ivl_110", 5 0, L_00000157937ff158;  1 drivers
v00000157937b77b0_0 .net *"_ivl_112", 0 0, L_00000157937bd770;  1 drivers
v00000157937b7850_0 .net *"_ivl_115", 0 0, L_0000015793847aa0;  1 drivers
v00000157937b7f30_0 .net *"_ivl_116", 47 0, L_00000157937bcff0;  1 drivers
L_00000157937ff1a0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000157937b78f0_0 .net *"_ivl_119", 15 0, L_00000157937ff1a0;  1 drivers
L_00000157937fecd8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000157937b8570_0 .net/2u *"_ivl_12", 5 0, L_00000157937fecd8;  1 drivers
v00000157937b7530_0 .net *"_ivl_120", 47 0, L_00000157937bd130;  1 drivers
L_00000157937ff1e8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000157937b7670_0 .net *"_ivl_123", 15 0, L_00000157937ff1e8;  1 drivers
v00000157937b81b0_0 .net *"_ivl_125", 0 0, L_00000157937bd270;  1 drivers
v00000157937b8b10_0 .net *"_ivl_126", 31 0, L_00000157937bd310;  1 drivers
v00000157937b91f0_0 .net *"_ivl_128", 47 0, L_00000157937bd450;  1 drivers
v00000157937b7a30_0 .net *"_ivl_130", 47 0, L_00000157937bd590;  1 drivers
v00000157937b8250_0 .net *"_ivl_132", 47 0, L_00000157937bd8b0;  1 drivers
v00000157937b82f0_0 .net *"_ivl_134", 47 0, L_00000157937bd950;  1 drivers
L_00000157937ff230 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000157937b8390_0 .net/2u *"_ivl_138", 1 0, L_00000157937ff230;  1 drivers
v00000157937b84d0_0 .net *"_ivl_14", 0 0, L_00000157937be490;  1 drivers
v00000157937b73f0_0 .net *"_ivl_140", 0 0, L_00000157937bda90;  1 drivers
L_00000157937ff278 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000157937b7cb0_0 .net/2u *"_ivl_142", 1 0, L_00000157937ff278;  1 drivers
v00000157937b8750_0 .net *"_ivl_144", 0 0, L_00000157937bdc70;  1 drivers
L_00000157937ff2c0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v00000157937b87f0_0 .net/2u *"_ivl_146", 1 0, L_00000157937ff2c0;  1 drivers
v00000157937b7b70_0 .net *"_ivl_148", 0 0, L_0000015793858f80;  1 drivers
L_00000157937ff308 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v00000157937b7710_0 .net/2u *"_ivl_150", 31 0, L_00000157937ff308;  1 drivers
L_00000157937ff350 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v00000157937b7990_0 .net/2u *"_ivl_152", 31 0, L_00000157937ff350;  1 drivers
v00000157937b7c10_0 .net *"_ivl_154", 31 0, L_0000015793858b20;  1 drivers
v00000157937b7df0_0 .net *"_ivl_156", 31 0, L_0000015793858080;  1 drivers
L_00000157937fed20 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v00000157937f97b0_0 .net/2u *"_ivl_16", 4 0, L_00000157937fed20;  1 drivers
v00000157937fa1b0_0 .net *"_ivl_160", 0 0, L_0000015793847640;  1 drivers
L_00000157937ff3e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000157937f9170_0 .net/2u *"_ivl_162", 31 0, L_00000157937ff3e0;  1 drivers
L_00000157937ff4b8 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v00000157937f98f0_0 .net/2u *"_ivl_166", 5 0, L_00000157937ff4b8;  1 drivers
v00000157937f9f30_0 .net *"_ivl_168", 0 0, L_00000157938597a0;  1 drivers
L_00000157937ff500 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v00000157937f9ad0_0 .net/2u *"_ivl_170", 5 0, L_00000157937ff500;  1 drivers
v00000157937fa2f0_0 .net *"_ivl_172", 0 0, L_0000015793858120;  1 drivers
v00000157937f9990_0 .net *"_ivl_175", 0 0, L_0000015793846f40;  1 drivers
L_00000157937ff548 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v00000157937fa110_0 .net/2u *"_ivl_176", 5 0, L_00000157937ff548;  1 drivers
v00000157937fa6b0_0 .net *"_ivl_178", 0 0, L_0000015793859020;  1 drivers
v00000157937f9490_0 .net *"_ivl_181", 0 0, L_00000157938478e0;  1 drivers
L_00000157937ff590 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000157937f9530_0 .net/2u *"_ivl_182", 15 0, L_00000157937ff590;  1 drivers
v00000157937f9d50_0 .net *"_ivl_184", 31 0, L_0000015793859700;  1 drivers
v00000157937fa750_0 .net *"_ivl_187", 0 0, L_0000015793859a20;  1 drivers
v00000157937f9850_0 .net *"_ivl_188", 15 0, L_00000157938581c0;  1 drivers
v00000157937fa4d0_0 .net *"_ivl_19", 4 0, L_00000157937bdd10;  1 drivers
v00000157937f8c70_0 .net *"_ivl_190", 31 0, L_0000015793859340;  1 drivers
v00000157937f95d0_0 .net *"_ivl_194", 31 0, L_0000015793859200;  1 drivers
L_00000157937ff5d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000157937fa250_0 .net *"_ivl_197", 25 0, L_00000157937ff5d8;  1 drivers
L_00000157937ff620 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000157937f8ef0_0 .net/2u *"_ivl_198", 31 0, L_00000157937ff620;  1 drivers
L_00000157937fec48 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000157937fa070_0 .net/2u *"_ivl_2", 5 0, L_00000157937fec48;  1 drivers
v00000157937f9210_0 .net *"_ivl_20", 4 0, L_00000157937bddb0;  1 drivers
v00000157937f9b70_0 .net *"_ivl_200", 0 0, L_0000015793857e00;  1 drivers
L_00000157937ff668 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000157937f92b0_0 .net/2u *"_ivl_202", 5 0, L_00000157937ff668;  1 drivers
v00000157937f9df0_0 .net *"_ivl_204", 0 0, L_00000157938593e0;  1 drivers
L_00000157937ff6b0 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000157937fa390_0 .net/2u *"_ivl_206", 5 0, L_00000157937ff6b0;  1 drivers
v00000157937f9a30_0 .net *"_ivl_208", 0 0, L_0000015793859480;  1 drivers
v00000157937f9670_0 .net *"_ivl_211", 0 0, L_00000157938479c0;  1 drivers
v00000157937f8d10_0 .net *"_ivl_213", 0 0, L_0000015793847b80;  1 drivers
L_00000157937ff6f8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000157937f9fd0_0 .net/2u *"_ivl_214", 5 0, L_00000157937ff6f8;  1 drivers
v00000157937f8db0_0 .net *"_ivl_216", 0 0, L_0000015793858940;  1 drivers
L_00000157937ff740 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000157937fa430_0 .net/2u *"_ivl_218", 31 0, L_00000157937ff740;  1 drivers
v00000157937f9350_0 .net *"_ivl_220", 31 0, L_00000157938589e0;  1 drivers
v00000157937f9c10_0 .net *"_ivl_224", 31 0, L_0000015793859520;  1 drivers
L_00000157937ff788 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000157937fa570_0 .net *"_ivl_227", 25 0, L_00000157937ff788;  1 drivers
L_00000157937ff7d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000157937faa70_0 .net/2u *"_ivl_228", 31 0, L_00000157937ff7d0;  1 drivers
v00000157937f9710_0 .net *"_ivl_230", 0 0, L_0000015793859660;  1 drivers
L_00000157937ff818 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000157937f93f0_0 .net/2u *"_ivl_232", 5 0, L_00000157937ff818;  1 drivers
v00000157937fa7f0_0 .net *"_ivl_234", 0 0, L_0000015793859840;  1 drivers
L_00000157937ff860 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000157937f9cb0_0 .net/2u *"_ivl_236", 5 0, L_00000157937ff860;  1 drivers
v00000157937f9e90_0 .net *"_ivl_238", 0 0, L_00000157938588a0;  1 drivers
v00000157937fa930_0 .net *"_ivl_24", 0 0, L_0000015793847250;  1 drivers
v00000157937fa890_0 .net *"_ivl_241", 0 0, L_0000015793847100;  1 drivers
v00000157937fa610_0 .net *"_ivl_243", 0 0, L_0000015793847950;  1 drivers
L_00000157937ff8a8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000157937fa9d0_0 .net/2u *"_ivl_244", 5 0, L_00000157937ff8a8;  1 drivers
v00000157937fab10_0 .net *"_ivl_246", 0 0, L_0000015793857ea0;  1 drivers
v00000157937f8e50_0 .net *"_ivl_248", 31 0, L_0000015793859ac0;  1 drivers
L_00000157937fed68 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000157937f8f90_0 .net/2u *"_ivl_26", 4 0, L_00000157937fed68;  1 drivers
v00000157937f9030_0 .net *"_ivl_29", 4 0, L_00000157937bd6d0;  1 drivers
v00000157937f90d0_0 .net *"_ivl_32", 0 0, L_0000015793847870;  1 drivers
L_00000157937fedb0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000157937ba940_0 .net/2u *"_ivl_34", 4 0, L_00000157937fedb0;  1 drivers
v00000157937babc0_0 .net *"_ivl_37", 4 0, L_00000157937bcf50;  1 drivers
v00000157937ba300_0 .net *"_ivl_40", 0 0, L_00000157938475d0;  1 drivers
L_00000157937fedf8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000157937ba1c0_0 .net/2u *"_ivl_42", 15 0, L_00000157937fedf8;  1 drivers
v00000157937b9860_0 .net *"_ivl_45", 15 0, L_00000157937bce10;  1 drivers
v00000157937bac60_0 .net *"_ivl_48", 0 0, L_0000015793847790;  1 drivers
v00000157937b9b80_0 .net *"_ivl_5", 5 0, L_00000157937bd630;  1 drivers
L_00000157937fee40 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000157937b9e00_0 .net/2u *"_ivl_50", 36 0, L_00000157937fee40;  1 drivers
L_00000157937fee88 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000157937ba3a0_0 .net/2u *"_ivl_52", 31 0, L_00000157937fee88;  1 drivers
v00000157937ba6c0_0 .net *"_ivl_55", 4 0, L_00000157937bccd0;  1 drivers
v00000157937ba620_0 .net *"_ivl_56", 36 0, L_00000157937be670;  1 drivers
v00000157937baf80_0 .net *"_ivl_58", 36 0, L_00000157937be710;  1 drivers
v00000157937b95e0_0 .net *"_ivl_62", 0 0, L_0000015793847b10;  1 drivers
L_00000157937feed0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000157937bab20_0 .net/2u *"_ivl_64", 5 0, L_00000157937feed0;  1 drivers
v00000157937ba260_0 .net *"_ivl_67", 5 0, L_00000157937bdef0;  1 drivers
v00000157937bae40_0 .net *"_ivl_70", 0 0, L_0000015793846d10;  1 drivers
L_00000157937fef18 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000157937b9c20_0 .net/2u *"_ivl_72", 57 0, L_00000157937fef18;  1 drivers
L_00000157937fef60 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000157937b9cc0_0 .net/2u *"_ivl_74", 31 0, L_00000157937fef60;  1 drivers
v00000157937b9400_0 .net *"_ivl_77", 25 0, L_00000157937bdf90;  1 drivers
v00000157937bada0_0 .net *"_ivl_78", 57 0, L_00000157937be170;  1 drivers
v00000157937ba760_0 .net *"_ivl_8", 0 0, L_0000015793847330;  1 drivers
v00000157937bad00_0 .net *"_ivl_80", 57 0, L_00000157937bde50;  1 drivers
L_00000157937fefa8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000157937b9d60_0 .net/2u *"_ivl_84", 31 0, L_00000157937fefa8;  1 drivers
L_00000157937feff0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000157937ba800_0 .net/2u *"_ivl_88", 5 0, L_00000157937feff0;  1 drivers
v00000157937b9ea0_0 .net *"_ivl_90", 0 0, L_00000157937bdbd0;  1 drivers
L_00000157937ff038 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000157937ba8a0_0 .net/2u *"_ivl_92", 5 0, L_00000157937ff038;  1 drivers
v00000157937b9900_0 .net *"_ivl_94", 0 0, L_00000157937bceb0;  1 drivers
v00000157937b9680_0 .net *"_ivl_97", 0 0, L_0000015793846ed0;  1 drivers
v00000157937baee0_0 .net *"_ivl_98", 47 0, L_00000157937be8f0;  1 drivers
v00000157937bb020_0 .net "adderResult", 31 0, L_00000157937bd9f0;  1 drivers
v00000157937b9720_0 .net "address", 31 0, L_00000157937be210;  1 drivers
v00000157937b97c0_0 .net "clk", 0 0, L_0000015793847480;  alias, 1 drivers
v00000157937b99a0_0 .var "cycles_consumed", 31 0;
o00000157937c1048 .functor BUFZ 1, C4<z>; HiZ drive
v00000157937bb160_0 .net "excep_flag", 0 0, o00000157937c1048;  0 drivers
v00000157937baa80_0 .net "extImm", 31 0, L_0000015793858260;  1 drivers
v00000157937ba580_0 .net "funct", 5 0, L_00000157937be7b0;  1 drivers
v00000157937b9f40_0 .net "hlt", 0 0, v00000157937838a0_0;  1 drivers
v00000157937bb0c0_0 .net "imm", 15 0, L_00000157937be530;  1 drivers
v00000157937ba440_0 .net "immediate", 31 0, L_0000015793858d00;  1 drivers
v00000157937b9fe0_0 .net "input_clk", 0 0, v00000157937bcc30_0;  1 drivers
v00000157937b9a40_0 .net "instruction", 31 0, L_0000015793858800;  1 drivers
v00000157937b9ae0_0 .net "memoryReadData", 31 0, v00000157937b5de0_0;  1 drivers
v00000157937ba9e0_0 .net "nextPC", 31 0, L_0000015793859980;  1 drivers
v00000157937bb200_0 .net "opcode", 5 0, L_00000157937bd4f0;  1 drivers
v00000157937ba4e0_0 .net "rd", 4 0, L_00000157937bd3b0;  1 drivers
v00000157937ba120_0 .net "readData1", 31 0, L_0000015793847410;  1 drivers
v00000157937b9360_0 .net "readData1_w", 31 0, L_0000015793858a80;  1 drivers
v00000157937ba080_0 .net "readData2", 31 0, L_0000015793847800;  1 drivers
v00000157937b94a0_0 .net "rs", 4 0, L_00000157937bd090;  1 drivers
v00000157937b9540_0 .net "rst", 0 0, v00000157937be5d0_0;  1 drivers
v00000157937bd1d0_0 .net "rt", 4 0, L_00000157937bdb30;  1 drivers
v00000157937be350_0 .net "shamt", 31 0, L_00000157937bcb90;  1 drivers
v00000157937be2b0_0 .net "wire_instruction", 31 0, L_0000015793847090;  1 drivers
v00000157937bd810_0 .net "writeData", 31 0, L_0000015793858300;  1 drivers
v00000157937be0d0_0 .net "zero", 0 0, L_0000015793858620;  1 drivers
L_00000157937bd630 .part L_0000015793858800, 26, 6;
L_00000157937bd4f0 .functor MUXZ 6, L_00000157937bd630, L_00000157937fec48, L_0000015793765040, C4<>;
L_00000157937be490 .cmp/eq 6, L_00000157937bd4f0, L_00000157937fecd8;
L_00000157937bdd10 .part L_0000015793858800, 11, 5;
L_00000157937bddb0 .functor MUXZ 5, L_00000157937bdd10, L_00000157937fed20, L_00000157937be490, C4<>;
L_00000157937bd3b0 .functor MUXZ 5, L_00000157937bddb0, L_00000157937fec90, L_0000015793847330, C4<>;
L_00000157937bd6d0 .part L_0000015793858800, 21, 5;
L_00000157937bd090 .functor MUXZ 5, L_00000157937bd6d0, L_00000157937fed68, L_0000015793847250, C4<>;
L_00000157937bcf50 .part L_0000015793858800, 16, 5;
L_00000157937bdb30 .functor MUXZ 5, L_00000157937bcf50, L_00000157937fedb0, L_0000015793847870, C4<>;
L_00000157937bce10 .part L_0000015793858800, 0, 16;
L_00000157937be530 .functor MUXZ 16, L_00000157937bce10, L_00000157937fedf8, L_00000157938475d0, C4<>;
L_00000157937bccd0 .part L_0000015793858800, 6, 5;
L_00000157937be670 .concat [ 5 32 0 0], L_00000157937bccd0, L_00000157937fee88;
L_00000157937be710 .functor MUXZ 37, L_00000157937be670, L_00000157937fee40, L_0000015793847790, C4<>;
L_00000157937bcb90 .part L_00000157937be710, 0, 32;
L_00000157937bdef0 .part L_0000015793858800, 0, 6;
L_00000157937be7b0 .functor MUXZ 6, L_00000157937bdef0, L_00000157937feed0, L_0000015793847b10, C4<>;
L_00000157937bdf90 .part L_0000015793858800, 0, 26;
L_00000157937be170 .concat [ 26 32 0 0], L_00000157937bdf90, L_00000157937fef60;
L_00000157937bde50 .functor MUXZ 58, L_00000157937be170, L_00000157937fef18, L_0000015793846d10, C4<>;
L_00000157937be210 .part L_00000157937bde50, 0, 32;
L_00000157937bcd70 .arith/sum 32, v00000157937b7d50_0, L_00000157937fefa8;
L_00000157937bdbd0 .cmp/eq 6, L_00000157937bd4f0, L_00000157937feff0;
L_00000157937bceb0 .cmp/eq 6, L_00000157937bd4f0, L_00000157937ff038;
L_00000157937be8f0 .concat [ 32 16 0 0], L_00000157937be210, L_00000157937ff080;
L_00000157937be990 .concat [ 6 26 0 0], L_00000157937bd4f0, L_00000157937ff0c8;
L_00000157937bea30 .cmp/eq 32, L_00000157937be990, L_00000157937ff110;
L_00000157937bd770 .cmp/eq 6, L_00000157937be7b0, L_00000157937ff158;
L_00000157937bcff0 .concat [ 32 16 0 0], L_0000015793847410, L_00000157937ff1a0;
L_00000157937bd130 .concat [ 32 16 0 0], v00000157937b7d50_0, L_00000157937ff1e8;
L_00000157937bd270 .part L_00000157937be530, 15, 1;
LS_00000157937bd310_0_0 .concat [ 1 1 1 1], L_00000157937bd270, L_00000157937bd270, L_00000157937bd270, L_00000157937bd270;
LS_00000157937bd310_0_4 .concat [ 1 1 1 1], L_00000157937bd270, L_00000157937bd270, L_00000157937bd270, L_00000157937bd270;
LS_00000157937bd310_0_8 .concat [ 1 1 1 1], L_00000157937bd270, L_00000157937bd270, L_00000157937bd270, L_00000157937bd270;
LS_00000157937bd310_0_12 .concat [ 1 1 1 1], L_00000157937bd270, L_00000157937bd270, L_00000157937bd270, L_00000157937bd270;
LS_00000157937bd310_0_16 .concat [ 1 1 1 1], L_00000157937bd270, L_00000157937bd270, L_00000157937bd270, L_00000157937bd270;
LS_00000157937bd310_0_20 .concat [ 1 1 1 1], L_00000157937bd270, L_00000157937bd270, L_00000157937bd270, L_00000157937bd270;
LS_00000157937bd310_0_24 .concat [ 1 1 1 1], L_00000157937bd270, L_00000157937bd270, L_00000157937bd270, L_00000157937bd270;
LS_00000157937bd310_0_28 .concat [ 1 1 1 1], L_00000157937bd270, L_00000157937bd270, L_00000157937bd270, L_00000157937bd270;
LS_00000157937bd310_1_0 .concat [ 4 4 4 4], LS_00000157937bd310_0_0, LS_00000157937bd310_0_4, LS_00000157937bd310_0_8, LS_00000157937bd310_0_12;
LS_00000157937bd310_1_4 .concat [ 4 4 4 4], LS_00000157937bd310_0_16, LS_00000157937bd310_0_20, LS_00000157937bd310_0_24, LS_00000157937bd310_0_28;
L_00000157937bd310 .concat [ 16 16 0 0], LS_00000157937bd310_1_0, LS_00000157937bd310_1_4;
L_00000157937bd450 .concat [ 16 32 0 0], L_00000157937be530, L_00000157937bd310;
L_00000157937bd590 .arith/sum 48, L_00000157937bd130, L_00000157937bd450;
L_00000157937bd8b0 .functor MUXZ 48, L_00000157937bd590, L_00000157937bcff0, L_0000015793847aa0, C4<>;
L_00000157937bd950 .functor MUXZ 48, L_00000157937bd8b0, L_00000157937be8f0, L_0000015793846ed0, C4<>;
L_00000157937bd9f0 .part L_00000157937bd950, 0, 32;
L_00000157937bda90 .cmp/eq 2, v00000157937b5340_0, L_00000157937ff230;
L_00000157937bdc70 .cmp/eq 2, v00000157937b5340_0, L_00000157937ff278;
L_0000015793858f80 .cmp/eq 2, v00000157937b5340_0, L_00000157937ff2c0;
L_0000015793858b20 .functor MUXZ 32, L_00000157937ff350, L_00000157937ff308, L_0000015793858f80, C4<>;
L_0000015793858080 .functor MUXZ 32, L_0000015793858b20, L_00000157937bd9f0, L_00000157937bdc70, C4<>;
L_0000015793859980 .functor MUXZ 32, L_0000015793858080, L_00000157937bcd70, L_00000157937bda90, C4<>;
L_0000015793858800 .functor MUXZ 32, L_0000015793847090, L_00000157937ff3e0, L_0000015793847640, C4<>;
L_00000157938597a0 .cmp/eq 6, L_00000157937bd4f0, L_00000157937ff4b8;
L_0000015793858120 .cmp/eq 6, L_00000157937bd4f0, L_00000157937ff500;
L_0000015793859020 .cmp/eq 6, L_00000157937bd4f0, L_00000157937ff548;
L_0000015793859700 .concat [ 16 16 0 0], L_00000157937be530, L_00000157937ff590;
L_0000015793859a20 .part L_00000157937be530, 15, 1;
LS_00000157938581c0_0_0 .concat [ 1 1 1 1], L_0000015793859a20, L_0000015793859a20, L_0000015793859a20, L_0000015793859a20;
LS_00000157938581c0_0_4 .concat [ 1 1 1 1], L_0000015793859a20, L_0000015793859a20, L_0000015793859a20, L_0000015793859a20;
LS_00000157938581c0_0_8 .concat [ 1 1 1 1], L_0000015793859a20, L_0000015793859a20, L_0000015793859a20, L_0000015793859a20;
LS_00000157938581c0_0_12 .concat [ 1 1 1 1], L_0000015793859a20, L_0000015793859a20, L_0000015793859a20, L_0000015793859a20;
L_00000157938581c0 .concat [ 4 4 4 4], LS_00000157938581c0_0_0, LS_00000157938581c0_0_4, LS_00000157938581c0_0_8, LS_00000157938581c0_0_12;
L_0000015793859340 .concat [ 16 16 0 0], L_00000157937be530, L_00000157938581c0;
L_0000015793858260 .functor MUXZ 32, L_0000015793859340, L_0000015793859700, L_00000157938478e0, C4<>;
L_0000015793859200 .concat [ 6 26 0 0], L_00000157937bd4f0, L_00000157937ff5d8;
L_0000015793857e00 .cmp/eq 32, L_0000015793859200, L_00000157937ff620;
L_00000157938593e0 .cmp/eq 6, L_00000157937be7b0, L_00000157937ff668;
L_0000015793859480 .cmp/eq 6, L_00000157937be7b0, L_00000157937ff6b0;
L_0000015793858940 .cmp/eq 6, L_00000157937bd4f0, L_00000157937ff6f8;
L_00000157938589e0 .functor MUXZ 32, L_0000015793858260, L_00000157937ff740, L_0000015793858940, C4<>;
L_0000015793858d00 .functor MUXZ 32, L_00000157938589e0, L_00000157937bcb90, L_0000015793847b80, C4<>;
L_0000015793859520 .concat [ 6 26 0 0], L_00000157937bd4f0, L_00000157937ff788;
L_0000015793859660 .cmp/eq 32, L_0000015793859520, L_00000157937ff7d0;
L_0000015793859840 .cmp/eq 6, L_00000157937be7b0, L_00000157937ff818;
L_00000157938588a0 .cmp/eq 6, L_00000157937be7b0, L_00000157937ff860;
L_0000015793857ea0 .cmp/eq 6, L_00000157937bd4f0, L_00000157937ff8a8;
L_0000015793859ac0 .functor MUXZ 32, L_0000015793847410, v00000157937b7d50_0, L_0000015793857ea0, C4<>;
L_0000015793858a80 .functor MUXZ 32, L_0000015793859ac0, L_0000015793847800, L_0000015793847950, C4<>;
S_00000157937232f0 .scope module, "ALUMux" "mux2x1" 3 86, 5 1 0, S_0000015793723160;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001579378d140 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000015793846fb0 .functor NOT 1, v0000015793784520_0, C4<0>, C4<0>, C4<0>;
v0000015793784160_0 .net *"_ivl_0", 0 0, L_0000015793846fb0;  1 drivers
v0000015793784480_0 .net "in1", 31 0, L_0000015793847800;  alias, 1 drivers
v0000015793783bc0_0 .net "in2", 31 0, L_0000015793858d00;  alias, 1 drivers
v0000015793782fe0_0 .net "out", 31 0, L_0000015793858580;  alias, 1 drivers
v0000015793783c60_0 .net "s", 0 0, v0000015793784520_0;  alias, 1 drivers
L_0000015793858580 .functor MUXZ 32, L_0000015793858d00, L_0000015793847800, L_0000015793846fb0, C4<>;
S_00000157936d29c0 .scope module, "CU" "controlUnit" 3 71, 6 1 0, S_0000015793723160;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_00000157937f0090 .param/l "RType" 0 4 2, C4<000000>;
P_00000157937f00c8 .param/l "add" 0 4 5, C4<100000>;
P_00000157937f0100 .param/l "addi" 0 4 8, C4<001000>;
P_00000157937f0138 .param/l "addu" 0 4 5, C4<100001>;
P_00000157937f0170 .param/l "and_" 0 4 5, C4<100100>;
P_00000157937f01a8 .param/l "andi" 0 4 8, C4<001100>;
P_00000157937f01e0 .param/l "beq" 0 4 10, C4<000100>;
P_00000157937f0218 .param/l "bne" 0 4 10, C4<000101>;
P_00000157937f0250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000157937f0288 .param/l "j" 0 4 12, C4<000010>;
P_00000157937f02c0 .param/l "jal" 0 4 12, C4<000011>;
P_00000157937f02f8 .param/l "jr" 0 4 6, C4<001000>;
P_00000157937f0330 .param/l "lw" 0 4 8, C4<100011>;
P_00000157937f0368 .param/l "nor_" 0 4 5, C4<100111>;
P_00000157937f03a0 .param/l "or_" 0 4 5, C4<100101>;
P_00000157937f03d8 .param/l "ori" 0 4 8, C4<001101>;
P_00000157937f0410 .param/l "sgt" 0 4 6, C4<101011>;
P_00000157937f0448 .param/l "sll" 0 4 6, C4<000000>;
P_00000157937f0480 .param/l "slt" 0 4 5, C4<101010>;
P_00000157937f04b8 .param/l "slti" 0 4 8, C4<101010>;
P_00000157937f04f0 .param/l "srl" 0 4 6, C4<000010>;
P_00000157937f0528 .param/l "sub" 0 4 5, C4<100010>;
P_00000157937f0560 .param/l "subu" 0 4 5, C4<100011>;
P_00000157937f0598 .param/l "sw" 0 4 8, C4<101011>;
P_00000157937f05d0 .param/l "xor_" 0 4 5, C4<100110>;
P_00000157937f0608 .param/l "xori" 0 4 8, C4<001110>;
v0000015793784020_0 .var "ALUOp", 3 0;
v0000015793784520_0 .var "ALUSrc", 0 0;
v0000015793783080_0 .var "MemReadEn", 0 0;
v0000015793784660_0 .var "MemWriteEn", 0 0;
v0000015793784700_0 .var "MemtoReg", 0 0;
v0000015793782ea0_0 .var "RegDst", 0 0;
v0000015793784840_0 .var "RegWriteEn", 0 0;
v0000015793783da0_0 .net "funct", 5 0, L_00000157937be7b0;  alias, 1 drivers
v00000157937838a0_0 .var "hlt", 0 0;
v00000157937847a0_0 .net "opcode", 5 0, L_00000157937bd4f0;  alias, 1 drivers
v0000015793783940_0 .net "rst", 0 0, v00000157937be5d0_0;  alias, 1 drivers
E_000001579378d900 .event anyedge, v0000015793783940_0, v00000157937847a0_0, v0000015793783da0_0;
S_00000157936d2b50 .scope module, "InstMem" "IM" 3 67, 7 1 0, S_0000015793723160;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_000001579378ce80 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_0000015793847090 .functor BUFZ 32, L_00000157938595c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000015793782f40_0 .net "Data_Out", 31 0, L_0000015793847090;  alias, 1 drivers
v00000157937848e0 .array "InstMem", 0 1023, 31 0;
v00000157937839e0_0 .net *"_ivl_0", 31 0, L_00000157938595c0;  1 drivers
v0000015793783e40_0 .net *"_ivl_3", 9 0, L_00000157938590c0;  1 drivers
v0000015793783ee0_0 .net *"_ivl_4", 11 0, L_0000015793858ee0;  1 drivers
L_00000157937ff398 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000015793763020_0 .net *"_ivl_7", 1 0, L_00000157937ff398;  1 drivers
v00000157937637a0_0 .net "addr", 31 0, v00000157937b7d50_0;  alias, 1 drivers
v00000157937b70a0_0 .var/i "i", 31 0;
L_00000157938595c0 .array/port v00000157937848e0, L_0000015793858ee0;
L_00000157938590c0 .part v00000157937b7d50_0, 0, 10;
L_0000015793858ee0 .concat [ 10 2 0 0], L_00000157938590c0, L_00000157937ff398;
S_000001579373a480 .scope module, "RF" "registerFile" 3 77, 8 1 0, S_0000015793723160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_0000015793847410 .functor BUFZ 32, L_00000157938592a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000015793847800 .functor BUFZ 32, L_0000015793858c60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000157937b69c0_0 .net *"_ivl_0", 31 0, L_00000157938592a0;  1 drivers
v00000157937b5700_0 .net *"_ivl_10", 6 0, L_00000157938598e0;  1 drivers
L_00000157937ff470 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000157937b6a60_0 .net *"_ivl_13", 1 0, L_00000157937ff470;  1 drivers
v00000157937b7140_0 .net *"_ivl_2", 6 0, L_00000157938584e0;  1 drivers
L_00000157937ff428 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000157937b6d80_0 .net *"_ivl_5", 1 0, L_00000157937ff428;  1 drivers
v00000157937b6420_0 .net *"_ivl_8", 31 0, L_0000015793858c60;  1 drivers
v00000157937b6c40_0 .net "clk", 0 0, L_0000015793847480;  alias, 1 drivers
v00000157937b5520_0 .var/i "i", 31 0;
v00000157937b7000_0 .net "readData1", 31 0, L_0000015793847410;  alias, 1 drivers
v00000157937b5660_0 .net "readData2", 31 0, L_0000015793847800;  alias, 1 drivers
v00000157937b58e0_0 .net "readRegister1", 4 0, L_00000157937bd090;  alias, 1 drivers
v00000157937b6560_0 .net "readRegister2", 4 0, L_00000157937bdb30;  alias, 1 drivers
v00000157937b6e20 .array "registers", 31 0, 31 0;
v00000157937b57a0_0 .net "rst", 0 0, v00000157937be5d0_0;  alias, 1 drivers
v00000157937b64c0_0 .net "we", 0 0, v0000015793784840_0;  alias, 1 drivers
v00000157937b5fc0_0 .net "writeData", 31 0, L_0000015793858300;  alias, 1 drivers
v00000157937b6ba0_0 .net "writeRegister", 4 0, L_0000015793858bc0;  alias, 1 drivers
E_000001579378d2c0/0 .event negedge, v0000015793783940_0;
E_000001579378d2c0/1 .event posedge, v00000157937b6c40_0;
E_000001579378d2c0 .event/or E_000001579378d2c0/0, E_000001579378d2c0/1;
L_00000157938592a0 .array/port v00000157937b6e20, L_00000157938584e0;
L_00000157938584e0 .concat [ 5 2 0 0], L_00000157937bd090, L_00000157937ff428;
L_0000015793858c60 .array/port v00000157937b6e20, L_00000157938598e0;
L_00000157938598e0 .concat [ 5 2 0 0], L_00000157937bdb30, L_00000157937ff470;
S_000001579373a610 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_000001579373a480;
 .timescale 0 0;
v00000157937b55c0_0 .var/i "i", 31 0;
S_0000015793721810 .scope module, "RFMux" "mux2x1" 3 75, 5 1 0, S_0000015793723160;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000001579378d780 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_00000157938471e0 .functor NOT 1, v0000015793782ea0_0, C4<0>, C4<0>, C4<0>;
v00000157937b6060_0 .net *"_ivl_0", 0 0, L_00000157938471e0;  1 drivers
v00000157937b6ce0_0 .net "in1", 4 0, L_00000157937bdb30;  alias, 1 drivers
v00000157937b6100_0 .net "in2", 4 0, L_00000157937bd3b0;  alias, 1 drivers
v00000157937b5840_0 .net "out", 4 0, L_0000015793858bc0;  alias, 1 drivers
v00000157937b66a0_0 .net "s", 0 0, v0000015793782ea0_0;  alias, 1 drivers
L_0000015793858bc0 .functor MUXZ 5, L_00000157937bd3b0, L_00000157937bdb30, L_00000157938471e0, C4<>;
S_00000157937219a0 .scope module, "WBMux" "mux2x1" 3 97, 5 1 0, S_0000015793723160;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001579378d800 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_00000157938476b0 .functor NOT 1, v0000015793784700_0, C4<0>, C4<0>, C4<0>;
v00000157937b6ec0_0 .net *"_ivl_0", 0 0, L_00000157938476b0;  1 drivers
v00000157937b5980_0 .net "in1", 31 0, v00000157937b6240_0;  alias, 1 drivers
v00000157937b6f60_0 .net "in2", 31 0, v00000157937b5de0_0;  alias, 1 drivers
v00000157937b71e0_0 .net "out", 31 0, L_0000015793858300;  alias, 1 drivers
v00000157937b6600_0 .net "s", 0 0, v0000015793784700_0;  alias, 1 drivers
L_0000015793858300 .functor MUXZ 32, v00000157937b5de0_0, v00000157937b6240_0, L_00000157938476b0, C4<>;
S_000001579370b9a0 .scope module, "alu" "ALU" 3 91, 9 1 0, S_0000015793723160;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000001579370bb30 .param/l "ADD" 0 9 12, C4<0000>;
P_000001579370bb68 .param/l "AND" 0 9 12, C4<0010>;
P_000001579370bba0 .param/l "NOR" 0 9 12, C4<0101>;
P_000001579370bbd8 .param/l "OR" 0 9 12, C4<0011>;
P_000001579370bc10 .param/l "SGT" 0 9 12, C4<0111>;
P_000001579370bc48 .param/l "SLL" 0 9 12, C4<1000>;
P_000001579370bc80 .param/l "SLT" 0 9 12, C4<0110>;
P_000001579370bcb8 .param/l "SRL" 0 9 12, C4<1001>;
P_000001579370bcf0 .param/l "SUB" 0 9 12, C4<0001>;
P_000001579370bd28 .param/l "XOR" 0 9 12, C4<0100>;
P_000001579370bd60 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000001579370bd98 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_00000157937ff8f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000157937b5e80_0 .net/2u *"_ivl_0", 31 0, L_00000157937ff8f0;  1 drivers
v00000157937b6380_0 .net "opSel", 3 0, v0000015793784020_0;  alias, 1 drivers
v00000157937b61a0_0 .net "operand1", 31 0, L_0000015793858a80;  alias, 1 drivers
v00000157937b5480_0 .net "operand2", 31 0, L_0000015793858580;  alias, 1 drivers
v00000157937b6240_0 .var "result", 31 0;
v00000157937b6740_0 .net "zero", 0 0, L_0000015793858620;  alias, 1 drivers
E_000001579378da40 .event anyedge, v0000015793784020_0, v00000157937b61a0_0, v0000015793782fe0_0;
L_0000015793858620 .cmp/eq 32, v00000157937b6240_0, L_00000157937ff8f0;
S_0000015793753dd0 .scope module, "branchcontroller" "BranchController" 3 47, 10 1 0, S_0000015793723160;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /INPUT 1 "excep_flag";
    .port_info 6 /OUTPUT 2 "PCsrc";
P_00000157937f0650 .param/l "RType" 0 4 2, C4<000000>;
P_00000157937f0688 .param/l "add" 0 4 5, C4<100000>;
P_00000157937f06c0 .param/l "addi" 0 4 8, C4<001000>;
P_00000157937f06f8 .param/l "addu" 0 4 5, C4<100001>;
P_00000157937f0730 .param/l "and_" 0 4 5, C4<100100>;
P_00000157937f0768 .param/l "andi" 0 4 8, C4<001100>;
P_00000157937f07a0 .param/l "beq" 0 4 10, C4<000100>;
P_00000157937f07d8 .param/l "bne" 0 4 10, C4<000101>;
P_00000157937f0810 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000157937f0848 .param/l "j" 0 4 12, C4<000010>;
P_00000157937f0880 .param/l "jal" 0 4 12, C4<000011>;
P_00000157937f08b8 .param/l "jr" 0 4 6, C4<001000>;
P_00000157937f08f0 .param/l "lw" 0 4 8, C4<100011>;
P_00000157937f0928 .param/l "nor_" 0 4 5, C4<100111>;
P_00000157937f0960 .param/l "or_" 0 4 5, C4<100101>;
P_00000157937f0998 .param/l "ori" 0 4 8, C4<001101>;
P_00000157937f09d0 .param/l "sgt" 0 4 6, C4<101011>;
P_00000157937f0a08 .param/l "sll" 0 4 6, C4<000000>;
P_00000157937f0a40 .param/l "slt" 0 4 5, C4<101010>;
P_00000157937f0a78 .param/l "slti" 0 4 8, C4<101010>;
P_00000157937f0ab0 .param/l "srl" 0 4 6, C4<000010>;
P_00000157937f0ae8 .param/l "sub" 0 4 5, C4<100010>;
P_00000157937f0b20 .param/l "subu" 0 4 5, C4<100011>;
P_00000157937f0b58 .param/l "sw" 0 4 8, C4<101011>;
P_00000157937f0b90 .param/l "xor_" 0 4 5, C4<100110>;
P_00000157937f0bc8 .param/l "xori" 0 4 8, C4<001110>;
v00000157937b5340_0 .var "PCsrc", 1 0;
v00000157937b5a20_0 .net "excep_flag", 0 0, o00000157937c1048;  alias, 0 drivers
v00000157937b67e0_0 .net "funct", 5 0, L_00000157937be7b0;  alias, 1 drivers
v00000157937b5f20_0 .net "opcode", 5 0, L_00000157937bd4f0;  alias, 1 drivers
v00000157937b53e0_0 .net "operand1", 31 0, L_0000015793847410;  alias, 1 drivers
v00000157937b5ac0_0 .net "operand2", 31 0, L_0000015793858580;  alias, 1 drivers
v00000157937b5b60_0 .net "rst", 0 0, v00000157937be5d0_0;  alias, 1 drivers
E_000001579378d300/0 .event anyedge, v0000015793783940_0, v00000157937b5a20_0, v00000157937847a0_0, v00000157937b7000_0;
E_000001579378d300/1 .event anyedge, v0000015793782fe0_0, v0000015793783da0_0;
E_000001579378d300 .event/or E_000001579378d300/0, E_000001579378d300/1;
S_0000015793753f60 .scope module, "dataMem" "DM" 3 95, 11 1 0, S_0000015793723160;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v00000157937b62e0 .array "DataMem", 0 1023, 31 0;
v00000157937b6880_0 .net "address", 31 0, v00000157937b6240_0;  alias, 1 drivers
v00000157937b5c00_0 .net "clock", 0 0, L_0000015793846d80;  1 drivers
v00000157937b5ca0_0 .net "data", 31 0, L_0000015793847800;  alias, 1 drivers
v00000157937b5d40_0 .var/i "i", 31 0;
v00000157937b5de0_0 .var "q", 31 0;
v00000157937b6920_0 .net "rden", 0 0, v0000015793783080_0;  alias, 1 drivers
v00000157937b8bb0_0 .net "wren", 0 0, v0000015793784660_0;  alias, 1 drivers
E_000001579378d340 .event posedge, v00000157937b5c00_0;
S_0000015793706ac0 .scope module, "pc" "programCounter" 3 64, 12 1 0, S_0000015793723160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000001579378d880 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v00000157937b8d90_0 .net "PCin", 31 0, L_0000015793859980;  alias, 1 drivers
v00000157937b7d50_0 .var "PCout", 31 0;
v00000157937b90b0_0 .net "clk", 0 0, L_0000015793847480;  alias, 1 drivers
v00000157937b8e30_0 .net "rst", 0 0, v00000157937be5d0_0;  alias, 1 drivers
    .scope S_0000015793753dd0;
T_0 ;
    %wait E_000001579378d300;
    %load/vec4 v00000157937b5b60_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000157937b5340_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000157937b5a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000157937b5340_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v00000157937b5f20_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.10, 4;
    %load/vec4 v00000157937b53e0_0;
    %load/vec4 v00000157937b5ac0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.10;
    %flag_set/vec4 8;
    %jmp/1 T_0.9, 8;
    %load/vec4 v00000157937b5f20_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.11, 4;
    %load/vec4 v00000157937b53e0_0;
    %load/vec4 v00000157937b5ac0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.11;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.9;
    %jmp/1 T_0.8, 8;
    %load/vec4 v00000157937b5f20_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.8;
    %jmp/1 T_0.7, 8;
    %load/vec4 v00000157937b5f20_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.7;
    %jmp/1 T_0.6, 8;
    %load/vec4 v00000157937b5f20_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.12, 4;
    %load/vec4 v00000157937b67e0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.12;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.6;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000157937b5340_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000157937b5340_0, 0;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000015793706ac0;
T_1 ;
    %wait E_000001579378d2c0;
    %load/vec4 v00000157937b8e30_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000157937b7d50_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000157937b8d90_0;
    %assign/vec4 v00000157937b7d50_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000157936d2b50;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000157937b70a0_0, 0, 32;
T_2.0 ;
    %load/vec4 v00000157937b70a0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000157937b70a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000157937848e0, 0, 4;
    %load/vec4 v00000157937b70a0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000157937b70a0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 536936458, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000157937848e0, 0, 4;
    %pushi/vec4 872546315, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000157937848e0, 0, 4;
    %pushi/vec4 939720716, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000157937848e0, 0, 4;
    %pushi/vec4 2236448, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000157937848e0, 0, 4;
    %pushi/vec4 8595490, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000157937848e0, 0, 4;
    %pushi/vec4 2306084, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000157937848e0, 0, 4;
    %pushi/vec4 4405285, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000157937848e0, 0, 4;
    %pushi/vec4 4407335, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000157937848e0, 0, 4;
    %pushi/vec4 2246694, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000157937848e0, 0, 4;
    %pushi/vec4 2248746, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000157937848e0, 0, 4;
    %pushi/vec4 6379563, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000157937848e0, 0, 4;
    %pushi/vec4 90240, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000157937848e0, 0, 4;
    %pushi/vec4 157762, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000157937848e0, 0, 4;
    %pushi/vec4 2349727744, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000157937848e0, 0, 4;
    %pushi/vec4 2885943296, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000157937848e0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000157937848e0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000157937848e0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000157937848e0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000157937848e0, 0, 4;
    %end;
    .thread T_2;
    .scope S_00000157936d29c0;
T_3 ;
    %wait E_000001579378d900;
    %load/vec4 v0000015793783940_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v00000157937838a0_0, 0;
    %split/vec4 4;
    %assign/vec4 v0000015793784020_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000015793784520_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000015793784840_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000015793784660_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000015793784700_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000015793783080_0, 0;
    %assign/vec4 v0000015793782ea0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v00000157937838a0_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v0000015793784020_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0000015793784520_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000015793784840_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000015793784660_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000015793784700_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000015793783080_0, 0, 1;
    %store/vec4 v0000015793782ea0_0, 0, 1;
    %load/vec4 v00000157937847a0_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000157937838a0_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000015793782ea0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000015793784840_0, 0;
    %load/vec4 v0000015793783da0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000015793784020_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000015793784020_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000015793784020_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000015793784020_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000015793784020_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000015793784020_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000015793784020_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000015793784020_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000015793784020_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000015793784020_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000015793784520_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000015793784020_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000015793784520_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000015793784020_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000015793784020_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000015793784840_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000015793782ea0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000015793784520_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000015793784840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000015793782ea0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000015793784520_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000015793784020_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000015793784840_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000015793784520_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000015793784020_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000015793784840_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000015793784520_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000015793784020_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000015793784840_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000015793784520_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000015793784020_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000015793784840_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000015793784520_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000015793783080_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000015793784840_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000015793784520_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000015793784700_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000015793784660_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000015793784520_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000015793784020_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000015793784020_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001579373a480;
T_4 ;
    %wait E_000001579378d2c0;
    %fork t_1, S_000001579373a610;
    %jmp t_0;
    .scope S_000001579373a610;
t_1 ;
    %load/vec4 v00000157937b57a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000157937b55c0_0, 0, 32;
T_4.2 ;
    %load/vec4 v00000157937b55c0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000157937b55c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000157937b6e20, 0, 4;
    %load/vec4 v00000157937b55c0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000157937b55c0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000157937b64c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v00000157937b5fc0_0;
    %load/vec4 v00000157937b6ba0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000157937b6e20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000157937b6e20, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000001579373a480;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000001579373a480;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000157937b5520_0, 0, 32;
T_5.0 ;
    %load/vec4 v00000157937b5520_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v00000157937b5520_0;
    %ix/getv/s 4, v00000157937b5520_0;
    %load/vec4a v00000157937b6e20, 4;
    %ix/getv/s 4, v00000157937b5520_0;
    %load/vec4a v00000157937b6e20, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v00000157937b5520_0;
    %addi 1, 0, 32;
    %store/vec4 v00000157937b5520_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000001579370b9a0;
T_6 ;
    %wait E_000001579378da40;
    %load/vec4 v00000157937b6380_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000157937b6240_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v00000157937b61a0_0;
    %load/vec4 v00000157937b5480_0;
    %add;
    %assign/vec4 v00000157937b6240_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v00000157937b61a0_0;
    %load/vec4 v00000157937b5480_0;
    %sub;
    %assign/vec4 v00000157937b6240_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v00000157937b61a0_0;
    %load/vec4 v00000157937b5480_0;
    %and;
    %assign/vec4 v00000157937b6240_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v00000157937b61a0_0;
    %load/vec4 v00000157937b5480_0;
    %or;
    %assign/vec4 v00000157937b6240_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v00000157937b61a0_0;
    %load/vec4 v00000157937b5480_0;
    %xor;
    %assign/vec4 v00000157937b6240_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v00000157937b61a0_0;
    %load/vec4 v00000157937b5480_0;
    %or;
    %inv;
    %assign/vec4 v00000157937b6240_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v00000157937b61a0_0;
    %load/vec4 v00000157937b5480_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v00000157937b6240_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v00000157937b5480_0;
    %load/vec4 v00000157937b61a0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v00000157937b6240_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v00000157937b61a0_0;
    %ix/getv 4, v00000157937b5480_0;
    %shiftl 4;
    %assign/vec4 v00000157937b6240_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v00000157937b61a0_0;
    %ix/getv 4, v00000157937b5480_0;
    %shiftr 4;
    %assign/vec4 v00000157937b6240_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000015793753f60;
T_7 ;
    %wait E_000001579378d340;
    %load/vec4 v00000157937b6920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v00000157937b6880_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v00000157937b62e0, 4;
    %assign/vec4 v00000157937b5de0_0, 0;
T_7.0 ;
    %load/vec4 v00000157937b8bb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v00000157937b5ca0_0;
    %ix/getv 3, v00000157937b6880_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000157937b62e0, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000015793753f60;
T_8 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000157937b62e0, 0, 4;
    %end;
    .thread T_8;
    .scope S_0000015793753f60;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 41 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000157937b5d40_0, 0, 32;
T_9.0 ;
    %load/vec4 v00000157937b5d40_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v00000157937b5d40_0;
    %load/vec4a v00000157937b62e0, 4;
    %vpi_call 11 43 "$display", "Mem[%d] = %d", &PV<v00000157937b5d40_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v00000157937b5d40_0;
    %addi 1, 0, 32;
    %store/vec4 v00000157937b5d40_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0000015793723160;
T_10 ;
    %wait E_000001579378d2c0;
    %load/vec4 v00000157937b9540_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000157937b99a0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v00000157937b99a0_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000157937b99a0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001579377e310;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000157937bcc30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000157937be5d0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000001579377e310;
T_12 ;
    %delay 1, 0;
    %load/vec4 v00000157937bcc30_0;
    %inv;
    %assign/vec4 v00000157937bcc30_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000001579377e310;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./DataManipulation/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000157937be5d0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000157937be5d0_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v00000157937be030_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//processor.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
