
CORE/core_cm4.h,29141
#define __CORE_CM4_H_GENERIC47,2181
#define __CM4_CMSIS_VERSION_MAIN 71,3055
#define __CM4_CMSIS_VERSION_SUB 72,3172
#define __CM4_CMSIS_VERSION 73,3289
#define __CORTEX_M 76,3481
  #define __ASM 80,3630
  #define __INLINE 81,3747
  #define __STATIC_INLINE 82,3864
  #define __ASM 85,3940
  #define __INLINE 86,4057
  #define __STATIC_INLINE 87,4211
  #define __ASM 90,4285
  #define __STATIC_INLINE 91,4402
  #define __ASM 94,4474
  #define __INLINE 95,4591
  #define __STATIC_INLINE 96,4708
  #define __ASM 99,4783
  #define __INLINE 100,4900
  #define __STATIC_INLINE 101,5017
      #define __FPU_USED 110,5323
      #define __FPU_USED 113,5472
    #define __FPU_USED 116,5527
      #define __FPU_USED 122,5659
      #define __FPU_USED 125,5808
    #define __FPU_USED 128,5863
      #define __FPU_USED 134,6003
      #define __FPU_USED 137,6152
    #define __FPU_USED 140,6207
      #define __FPU_USED 146,6363
      #define __FPU_USED 149,6512
    #define __FPU_USED 152,6567
      #define __FPU_USED 158,6701
      #define __FPU_USED 161,6848
    #define __FPU_USED 164,6903
#define __CORE_CM4_H_DEPENDANT178,7439
    #define __CM4_REV 183,7575
    #define __FPU_PRESENT 188,7732
    #define __MPU_PRESENT 193,7890
    #define __NVIC_PRIO_BITS 198,8051
    #define __Vendor_SysTickConfig 203,8221
  #define   __I 217,8704
  #define   __I 219,8809
#define     __O 221,8915
#define     __IO 222,9013
    uint32_t _reserved0:_reserved0256,9994
    uint32_t _reserved0:_reserved0258,10099
    uint32_t GE:GE259,10197
    uint32_t _reserved1:_reserved1260,10295
    uint32_t Q:Q262,10401
    uint32_t V:V263,10499
    uint32_t C:C264,10597
    uint32_t Z:Z265,10695
    uint32_t N:N266,10793
  } b;267,10891
  uint32_t w;268,10989
} APSR_Type;269,11087
    uint32_t ISR:ISR278,11223
    uint32_t _reserved0:_reserved0279,11321
  } b;280,11419
  uint32_t w;281,11517
} IPSR_Type;282,11615
    uint32_t ISR:ISR291,11758
    uint32_t _reserved0:_reserved0293,11882
    uint32_t _reserved0:_reserved0295,11987
    uint32_t GE:GE296,12085
    uint32_t _reserved1:_reserved1297,12183
    uint32_t T:T299,12289
    uint32_t IT:IT300,12387
    uint32_t Q:Q301,12485
    uint32_t V:V302,12583
    uint32_t C:C303,12681
    uint32_t Z:Z304,12779
    uint32_t N:N305,12877
  } b;306,12975
  uint32_t w;307,13073
} xPSR_Type;308,13171
    uint32_t nPRIV:nPRIV317,13294
    uint32_t SPSEL:SPSEL318,13392
    uint32_t FPCA:FPCA319,13490
    uint32_t _reserved0:_reserved0320,13588
  } b;321,13686
  uint32_t w;322,13784
} CONTROL_Type;323,13882
  __IO uint32_t ISER[ISER338,14229
       uint32_t RESERVED0[RESERVED0339,14340
  __IO uint32_t ICER[ICER340,14372
       uint32_t RSERVED1[RSERVED1341,14483
  __IO uint32_t ISPR[ISPR342,14514
       uint32_t RESERVED2[RESERVED2343,14625
  __IO uint32_t ICPR[ICPR344,14657
       uint32_t RESERVED3[RESERVED3345,14768
  __IO uint32_t IABR[IABR346,14800
       uint32_t RESERVED4[RESERVED4347,14911
  __IO uint8_t  IP[IP348,14943
       uint32_t RESERVED5[RESERVED5349,15054
  __O  uint32_t STIR;350,15087
}  NVIC_Type;351,15198
#define NVIC_STIR_INTID_Pos 354,15272
#define NVIC_STIR_INTID_Msk 355,15395
  __I  uint32_t CPUID;370,15824
  __IO uint32_t ICSR;371,15949
  __IO uint32_t VTOR;372,16074
  __IO uint32_t AIRCR;373,16199
  __IO uint32_t SCR;374,16324
  __IO uint32_t CCR;375,16449
  __IO uint8_t  SHP[SHP376,16574
  __IO uint32_t SHCSR;377,16699
  __IO uint32_t CFSR;378,16824
  __IO uint32_t HFSR;379,16949
  __IO uint32_t DFSR;380,17074
  __IO uint32_t MMFAR;381,17199
  __IO uint32_t BFAR;382,17324
  __IO uint32_t AFSR;383,17449
  __I  uint32_t PFR[PFR384,17574
  __I  uint32_t DFR;385,17699
  __I  uint32_t ADR;386,17824
  __I  uint32_t MMFR[MMFR387,17949
  __I  uint32_t ISAR[ISAR388,18074
       uint32_t RESERVED0[RESERVED0389,18199
  __IO uint32_t CPACR;390,18230
} SCB_Type;391,18355
#define SCB_CPUID_IMPLEMENTER_Pos 394,18408
#define SCB_CPUID_IMPLEMENTER_Msk 395,18539
#define SCB_CPUID_VARIANT_Pos 397,18668
#define SCB_CPUID_VARIANT_Msk 398,18795
#define SCB_CPUID_ARCHITECTURE_Pos 400,18920
#define SCB_CPUID_ARCHITECTURE_Msk 401,19052
#define SCB_CPUID_PARTNO_Pos 403,19182
#define SCB_CPUID_PARTNO_Msk 404,19308
#define SCB_CPUID_REVISION_Pos 406,19432
#define SCB_CPUID_REVISION_Msk 407,19560
#define SCB_ICSR_NMIPENDSET_Pos 410,19742
#define SCB_ICSR_NMIPENDSET_Msk 411,19871
#define SCB_ICSR_PENDSVSET_Pos 413,19998
#define SCB_ICSR_PENDSVSET_Msk 414,20126
#define SCB_ICSR_PENDSVCLR_Pos 416,20252
#define SCB_ICSR_PENDSVCLR_Msk 417,20380
#define SCB_ICSR_PENDSTSET_Pos 419,20506
#define SCB_ICSR_PENDSTSET_Msk 420,20634
#define SCB_ICSR_PENDSTCLR_Pos 422,20760
#define SCB_ICSR_PENDSTCLR_Msk 423,20888
#define SCB_ICSR_ISRPREEMPT_Pos 425,21014
#define SCB_ICSR_ISRPREEMPT_Msk 426,21143
#define SCB_ICSR_ISRPENDING_Pos 428,21270
#define SCB_ICSR_ISRPENDING_Msk 429,21399
#define SCB_ICSR_VECTPENDING_Pos 431,21526
#define SCB_ICSR_VECTPENDING_Msk 432,21656
#define SCB_ICSR_RETTOBASE_Pos 434,21784
#define SCB_ICSR_RETTOBASE_Msk 435,21912
#define SCB_ICSR_VECTACTIVE_Pos 437,22038
#define SCB_ICSR_VECTACTIVE_Msk 438,22167
#define SCB_VTOR_TBLOFF_Pos 441,22346
#define SCB_VTOR_TBLOFF_Msk 442,22471
#define SCB_AIRCR_VECTKEY_Pos 445,22666
#define SCB_AIRCR_VECTKEY_Msk 446,22793
#define SCB_AIRCR_VECTKEYSTAT_Pos 448,22918
#define SCB_AIRCR_VECTKEYSTAT_Msk 449,23049
#define SCB_AIRCR_ENDIANESS_Pos 451,23178
#define SCB_AIRCR_ENDIANESS_Msk 452,23307
#define SCB_AIRCR_PRIGROUP_Pos 454,23434
#define SCB_AIRCR_PRIGROUP_Msk 455,23562
#define SCB_AIRCR_SYSRESETREQ_Pos 457,23688
#define SCB_AIRCR_SYSRESETREQ_Msk 458,23819
#define SCB_AIRCR_VECTCLRACTIVE_Pos 460,23948
#define SCB_AIRCR_VECTCLRACTIVE_Msk 461,24081
#define SCB_AIRCR_VECTRESET_Pos 463,24212
#define SCB_AIRCR_VECTRESET_Msk 464,24341
#define SCB_SCR_SEVONPEND_Pos 467,24515
#define SCB_SCR_SEVONPEND_Msk 468,24642
#define SCB_SCR_SLEEPDEEP_Pos 470,24767
#define SCB_SCR_SLEEPDEEP_Msk 471,24894
#define SCB_SCR_SLEEPONEXIT_Pos 473,25019
#define SCB_SCR_SLEEPONEXIT_Msk 474,25148
#define SCB_CCR_STKALIGN_Pos 477,25329
#define SCB_CCR_STKALIGN_Msk 478,25455
#define SCB_CCR_BFHFNMIGN_Pos 480,25579
#define SCB_CCR_BFHFNMIGN_Msk 481,25706
#define SCB_CCR_DIV_0_TRP_Pos 483,25831
#define SCB_CCR_DIV_0_TRP_Msk 484,25958
#define SCB_CCR_UNALIGN_TRP_Pos 486,26083
#define SCB_CCR_UNALIGN_TRP_Msk 487,26212
#define SCB_CCR_USERSETMPEND_Pos 489,26339
#define SCB_CCR_USERSETMPEND_Msk 490,26469
#define SCB_CCR_NONBASETHRDENA_Pos 492,26597
#define SCB_CCR_NONBASETHRDENA_Msk 493,26729
#define SCB_SHCSR_USGFAULTENA_Pos 496,26924
#define SCB_SHCSR_USGFAULTENA_Msk 497,27055
#define SCB_SHCSR_BUSFAULTENA_Pos 499,27184
#define SCB_SHCSR_BUSFAULTENA_Msk 500,27315
#define SCB_SHCSR_MEMFAULTENA_Pos 502,27444
#define SCB_SHCSR_MEMFAULTENA_Msk 503,27575
#define SCB_SHCSR_SVCALLPENDED_Pos 505,27704
#define SCB_SHCSR_SVCALLPENDED_Msk 506,27836
#define SCB_SHCSR_BUSFAULTPENDED_Pos 508,27966
#define SCB_SHCSR_BUSFAULTPENDED_Msk 509,28100
#define SCB_SHCSR_MEMFAULTPENDED_Pos 511,28232
#define SCB_SHCSR_MEMFAULTPENDED_Msk 512,28366
#define SCB_SHCSR_USGFAULTPENDED_Pos 514,28498
#define SCB_SHCSR_USGFAULTPENDED_Msk 515,28632
#define SCB_SHCSR_SYSTICKACT_Pos 517,28764
#define SCB_SHCSR_SYSTICKACT_Msk 518,28894
#define SCB_SHCSR_PENDSVACT_Pos 520,29022
#define SCB_SHCSR_PENDSVACT_Msk 521,29151
#define SCB_SHCSR_MONITORACT_Pos 523,29278
#define SCB_SHCSR_MONITORACT_Msk 524,29408
#define SCB_SHCSR_SVCALLACT_Pos 526,29536
#define SCB_SHCSR_SVCALLACT_Msk 527,29665
#define SCB_SHCSR_USGFAULTACT_Pos 529,29792
#define SCB_SHCSR_USGFAULTACT_Msk 530,29923
#define SCB_SHCSR_BUSFAULTACT_Pos 532,30052
#define SCB_SHCSR_BUSFAULTACT_Msk 533,30183
#define SCB_SHCSR_MEMFAULTACT_Pos 535,30312
#define SCB_SHCSR_MEMFAULTACT_Msk 536,30443
#define SCB_CFSR_USGFAULTSR_Pos 539,30631
#define SCB_CFSR_USGFAULTSR_Msk 540,30777
#define SCB_CFSR_BUSFAULTSR_Pos 542,30921
#define SCB_CFSR_BUSFAULTSR_Msk 543,31065
#define SCB_CFSR_MEMFAULTSR_Pos 545,31207
#define SCB_CFSR_MEMFAULTSR_Msk 546,31361
#define SCB_HFSR_DEBUGEVT_Pos 549,31564
#define SCB_HFSR_DEBUGEVT_Msk 550,31691
#define SCB_HFSR_FORCED_Pos 552,31816
#define SCB_HFSR_FORCED_Msk 553,31941
#define SCB_HFSR_VECTTBL_Pos 555,32064
#define SCB_HFSR_VECTTBL_Msk 556,32190
#define SCB_DFSR_EXTERNAL_Pos 559,32365
#define SCB_DFSR_EXTERNAL_Msk 560,32492
#define SCB_DFSR_VCATCH_Pos 562,32617
#define SCB_DFSR_VCATCH_Msk 563,32742
#define SCB_DFSR_DWTTRAP_Pos 565,32865
#define SCB_DFSR_DWTTRAP_Msk 566,32991
#define SCB_DFSR_BKPT_Pos 568,33115
#define SCB_DFSR_BKPT_Msk 569,33238
#define SCB_DFSR_HALTED_Pos 571,33359
#define SCB_DFSR_HALTED_Msk 572,33484
       uint32_t RESERVED0[RESERVED0587,33956
  __I  uint32_t ICTR;588,33987
  __IO uint32_t ACTLR;589,34098
} SCnSCB_Type;590,34209
#define SCnSCB_ICTR_INTLINESNUM_Pos 593,34281
#define SCnSCB_ICTR_INTLINESNUM_Msk 594,34404
#define SCnSCB_ACTLR_DISOOFP_Pos 597,34571
#define SCnSCB_ACTLR_DISOOFP_Msk 598,34691
#define SCnSCB_ACTLR_DISFPCA_Pos 600,34809
#define SCnSCB_ACTLR_DISFPCA_Msk 601,34929
#define SCnSCB_ACTLR_DISFOLD_Pos 603,35047
#define SCnSCB_ACTLR_DISFOLD_Msk 604,35167
#define SCnSCB_ACTLR_DISDEFWBUF_Pos 606,35285
#define SCnSCB_ACTLR_DISDEFWBUF_Msk 607,35408
#define SCnSCB_ACTLR_DISMCYCINT_Pos 609,35529
#define SCnSCB_ACTLR_DISMCYCINT_Msk 610,35652
  __IO uint32_t CTRL;625,36079
  __IO uint32_t LOAD;626,36186
  __IO uint32_t VAL;627,36293
  __I  uint32_t CALIB;628,36400
} SysTick_Type;629,36507
#define SysTick_CTRL_COUNTFLAG_Pos 632,36579
#define SysTick_CTRL_COUNTFLAG_Msk 633,36711
#define SysTick_CTRL_CLKSOURCE_Pos 635,36841
#define SysTick_CTRL_CLKSOURCE_Msk 636,36973
#define SysTick_CTRL_TICKINT_Pos 638,37103
#define SysTick_CTRL_TICKINT_Msk 639,37233
#define SysTick_CTRL_ENABLE_Pos 641,37361
#define SysTick_CTRL_ENABLE_Msk 642,37490
#define SysTick_LOAD_RELOAD_Pos 645,37660
#define SysTick_LOAD_RELOAD_Msk 646,37789
#define SysTick_VAL_CURRENT_Pos 649,37960
#define SysTick_VAL_CURRENT_Msk 650,38089
#define SysTick_CALIB_NOREF_Pos 653,38264
#define SysTick_CALIB_NOREF_Msk 654,38393
#define SysTick_CALIB_SKEW_Pos 656,38520
#define SysTick_CALIB_SKEW_Msk 657,38648
#define SysTick_CALIB_TENMS_Pos 659,38774
#define SysTick_CALIB_TENMS_Msk 660,38903
    __O  uint8_t    u8;677,39398
    __O  uint16_t   u16;678,39511
    __O  uint32_t   u32;679,39624
  }  PORT 680,39737
       uint32_t RESERVED0[RESERVED0681,39850
  __IO uint32_t TER;682,39883
       uint32_t RESERVED1[RESERVED1683,39996
  __IO uint32_t TPR;684,40028
       uint32_t RESERVED2[RESERVED2685,40141
  __IO uint32_t TCR;686,40173
       uint32_t RESERVED3[RESERVED3687,40286
  __O  uint32_t IWR;688,40318
  __I  uint32_t IRR;689,40431
  __IO uint32_t IMCR;690,40544
       uint32_t RESERVED4[RESERVED4691,40657
  __O  uint32_t LAR;692,40689
  __I  uint32_t LSR;693,40802
       uint32_t RESERVED5[RESERVED5694,40915
  __I  uint32_t PID4;695,40946
  __I  uint32_t PID5;696,41059
  __I  uint32_t PID6;697,41172
  __I  uint32_t PID7;698,41285
  __I  uint32_t PID0;699,41398
  __I  uint32_t PID1;700,41511
  __I  uint32_t PID2;701,41624
  __I  uint32_t PID3;702,41737
  __I  uint32_t CID0;703,41850
  __I  uint32_t CID1;704,41963
  __I  uint32_t CID2;705,42076
  __I  uint32_t CID3;706,42189
} ITM_Type;707,42302
#define ITM_TPR_PRIVMASK_Pos 710,42365
#define ITM_TPR_PRIVMASK_Msk 711,42491
#define ITM_TCR_BUSY_Pos 714,42661
#define ITM_TCR_BUSY_Msk 715,42783
#define ITM_TCR_TraceBusID_Pos 717,42903
#define ITM_TCR_TraceBusID_Msk 718,43026
#define ITM_TCR_GTSFREQ_Pos 720,43147
#define ITM_TCR_GTSFREQ_Msk 721,43291
#define ITM_TCR_TSPrescale_Pos 723,43433
#define ITM_TCR_TSPrescale_Msk 724,43561
#define ITM_TCR_SWOENA_Pos 726,43687
#define ITM_TCR_SWOENA_Msk 727,43811
#define ITM_TCR_DWTENA_Pos 729,43933
#define ITM_TCR_DWTENA_Msk 730,44057
#define ITM_TCR_SYNCENA_Pos 732,44179
#define ITM_TCR_SYNCENA_Msk 733,44304
#define ITM_TCR_TSENA_Pos 735,44427
#define ITM_TCR_TSENA_Msk 736,44550
#define ITM_TCR_ITMENA_Pos 738,44671
#define ITM_TCR_ITMENA_Msk 739,44803
#define ITM_IWR_ATVALIDM_Pos 742,44983
#define ITM_IWR_ATVALIDM_Msk 743,45109
#define ITM_IRR_ATREADYM_Pos 746,45282
#define ITM_IRR_ATREADYM_Msk 747,45408
#define ITM_IMCR_INTEGRATION_Pos 750,45589
#define ITM_IMCR_INTEGRATION_Msk 751,45719
#define ITM_LSR_ByteAcc_Pos 754,45891
#define ITM_LSR_ByteAcc_Msk 755,46016
#define ITM_LSR_Access_Pos 757,46139
#define ITM_LSR_Access_Msk 758,46263
#define ITM_LSR_Present_Pos 760,46385
#define ITM_LSR_Present_Msk 761,46510
  __IO uint32_t CTRL;776,46965
  __IO uint32_t CYCCNT;777,47078
  __IO uint32_t CPICNT;778,47191
  __IO uint32_t EXCCNT;779,47304
  __IO uint32_t SLEEPCNT;780,47417
  __IO uint32_t LSUCNT;781,47530
  __IO uint32_t FOLDCNT;782,47643
  __I  uint32_t PCSR;783,47756
  __IO uint32_t COMP0;784,47869
  __IO uint32_t MASK0;785,47982
  __IO uint32_t FUNCTION0;786,48095
       uint32_t RESERVED0[RESERVED0787,48208
  __IO uint32_t COMP1;788,48239
  __IO uint32_t MASK1;789,48352
  __IO uint32_t FUNCTION1;790,48465
       uint32_t RESERVED1[RESERVED1791,48578
  __IO uint32_t COMP2;792,48609
  __IO uint32_t MASK2;793,48722
  __IO uint32_t FUNCTION2;794,48835
       uint32_t RESERVED2[RESERVED2795,48948
  __IO uint32_t COMP3;796,48979
  __IO uint32_t MASK3;797,49092
  __IO uint32_t FUNCTION3;798,49205
} DWT_Type;799,49318
#define DWT_CTRL_NUMCOMP_Pos 802,49373
#define DWT_CTRL_NUMCOMP_Msk 803,49496
#define DWT_CTRL_NOTRCPKT_Pos 805,49617
#define DWT_CTRL_NOTRCPKT_Msk 806,49741
#define DWT_CTRL_NOEXTTRIG_Pos 808,49863
#define DWT_CTRL_NOEXTTRIG_Msk 809,49988
#define DWT_CTRL_NOCYCCNT_Pos 811,50111
#define DWT_CTRL_NOCYCCNT_Msk 812,50235
#define DWT_CTRL_NOPRFCNT_Pos 814,50357
#define DWT_CTRL_NOPRFCNT_Msk 815,50481
#define DWT_CTRL_CYCEVTENA_Pos 817,50603
#define DWT_CTRL_CYCEVTENA_Msk 818,50728
#define DWT_CTRL_FOLDEVTENA_Pos 820,50851
#define DWT_CTRL_FOLDEVTENA_Msk 821,50977
#define DWT_CTRL_LSUEVTENA_Pos 823,51101
#define DWT_CTRL_LSUEVTENA_Msk 824,51226
#define DWT_CTRL_SLEEPEVTENA_Pos 826,51349
#define DWT_CTRL_SLEEPEVTENA_Msk 827,51476
#define DWT_CTRL_EXCEVTENA_Pos 829,51601
#define DWT_CTRL_EXCEVTENA_Msk 830,51726
#define DWT_CTRL_CPIEVTENA_Pos 832,51849
#define DWT_CTRL_CPIEVTENA_Msk 833,51974
#define DWT_CTRL_EXCTRCENA_Pos 835,52097
#define DWT_CTRL_EXCTRCENA_Msk 836,52222
#define DWT_CTRL_PCSAMPLENA_Pos 838,52345
#define DWT_CTRL_PCSAMPLENA_Msk 839,52471
#define DWT_CTRL_SYNCTAP_Pos 841,52595
#define DWT_CTRL_SYNCTAP_Msk 842,52718
#define DWT_CTRL_CYCTAP_Pos 844,52839
#define DWT_CTRL_CYCTAP_Msk 845,52961
#define DWT_CTRL_POSTINIT_Pos 847,53081
#define DWT_CTRL_POSTINIT_Msk 848,53205
#define DWT_CTRL_POSTPRESET_Pos 850,53327
#define DWT_CTRL_POSTPRESET_Msk 851,53453
#define DWT_CTRL_CYCCNTENA_Pos 853,53577
#define DWT_CTRL_CYCCNTENA_Msk 854,53702
#define DWT_CPICNT_CPICNT_Pos 857,53867
#define DWT_CPICNT_CPICNT_Msk 858,53991
#define DWT_EXCCNT_EXCCNT_Pos 861,54170
#define DWT_EXCCNT_EXCCNT_Msk 862,54294
#define DWT_SLEEPCNT_SLEEPCNT_Pos 865,54460
#define DWT_SLEEPCNT_SLEEPCNT_Msk 866,54588
#define DWT_LSUCNT_LSUCNT_Pos 869,54756
#define DWT_LSUCNT_LSUCNT_Msk 870,54880
#define DWT_FOLDCNT_FOLDCNT_Pos 873,55059
#define DWT_FOLDCNT_FOLDCNT_Msk 874,55185
#define DWT_MASK_MASK_Pos 877,55357
#define DWT_MASK_MASK_Msk 878,55477
#define DWT_FUNCTION_MATCHED_Pos 881,55647
#define DWT_FUNCTION_MATCHED_Msk 882,55774
#define DWT_FUNCTION_DATAVADDR1_Pos 884,55899
#define DWT_FUNCTION_DATAVADDR1_Msk 885,56029
#define DWT_FUNCTION_DATAVADDR0_Pos 887,56157
#define DWT_FUNCTION_DATAVADDR0_Msk 888,56287
#define DWT_FUNCTION_DATAVSIZE_Pos 890,56415
#define DWT_FUNCTION_DATAVSIZE_Msk 891,56544
#define DWT_FUNCTION_LNK1ENA_Pos 893,56671
#define DWT_FUNCTION_LNK1ENA_Msk 894,56798
#define DWT_FUNCTION_DATAVMATCH_Pos 896,56923
#define DWT_FUNCTION_DATAVMATCH_Msk 897,57053
#define DWT_FUNCTION_CYCMATCH_Pos 899,57181
#define DWT_FUNCTION_CYCMATCH_Msk 900,57309
#define DWT_FUNCTION_EMITRANGE_Pos 902,57435
#define DWT_FUNCTION_EMITRANGE_Msk 903,57564
#define DWT_FUNCTION_FUNCTION_Pos 905,57691
#define DWT_FUNCTION_FUNCTION_Msk 906,57819
  __IO uint32_t SSPSR;921,58262
  __IO uint32_t CSPSR;922,58375
       uint32_t RESERVED0[RESERVED0923,58482
  __IO uint32_t ACPR;924,58513
       uint32_t RESERVED1[RESERVED1925,58622
  __IO uint32_t SPPR;926,58654
       uint32_t RESERVED2[RESERVED2927,58756
  __I  uint32_t FFSR;928,58789
  __IO uint32_t FFCR;929,58896
  __I  uint32_t FSCR;930,59004
       uint32_t RESERVED3[RESERVED3931,59118
  __I  uint32_t TRIGGER;932,59151
  __I  uint32_t FIFO0;933,59230
  __I  uint32_t ITATBCTR2;934,59322
       uint32_t RESERVED4[RESERVED4935,59403
  __I  uint32_t ITATBCTR0;936,59434
  __I  uint32_t FIFO1;937,59515
  __IO uint32_t ITCTRL;938,59607
       uint32_t RESERVED5[RESERVED5939,59703
  __IO uint32_t CLAIMSET;940,59735
  __IO uint32_t CLAIMCLR;941,59820
       uint32_t RESERVED7[RESERVED7942,59907
  __I  uint32_t DEVID;943,59938
  __I  uint32_t DEVTYPE;944,60020
} TPI_Type;945,60104
#define TPI_ACPR_PRESCALER_Pos 948,60180
#define TPI_ACPR_PRESCALER_Msk 949,60305
#define TPI_SPPR_TXMODE_Pos 952,60482
#define TPI_SPPR_TXMODE_Msk 953,60604
#define TPI_FFSR_FtNonStop_Pos 956,60783
#define TPI_FFSR_FtNonStop_Msk 957,60908
#define TPI_FFSR_TCPresent_Pos 959,61031
#define TPI_FFSR_TCPresent_Msk 960,61156
#define TPI_FFSR_FtStopped_Pos 962,61279
#define TPI_FFSR_FtStopped_Msk 963,61404
#define TPI_FFSR_FlInProg_Pos 965,61527
#define TPI_FFSR_FlInProg_Msk 966,61651
#define TPI_FFCR_TrigIn_Pos 969,61833
#define TPI_FFCR_TrigIn_Msk 970,61955
#define TPI_FFCR_EnFCont_Pos 972,62075
#define TPI_FFCR_EnFCont_Msk 973,62198
#define TPI_TRIGGER_TRIGGER_Pos 976,62359
#define TPI_TRIGGER_TRIGGER_Msk 977,62485
#define TPI_FIFO0_ITM_ATVALID_Pos 980,62670
#define TPI_FIFO0_ITM_ATVALID_Msk 981,62798
#define TPI_FIFO0_ITM_bytecount_Pos 983,62924
#define TPI_FIFO0_ITM_bytecount_Msk 984,63054
#define TPI_FIFO0_ETM_ATVALID_Pos 986,63182
#define TPI_FIFO0_ETM_ATVALID_Msk 987,63310
#define TPI_FIFO0_ETM_bytecount_Pos 989,63436
#define TPI_FIFO0_ETM_bytecount_Msk 990,63566
#define TPI_FIFO0_ETM2_Pos 992,63694
#define TPI_FIFO0_ETM2_Msk 993,63815
#define TPI_FIFO0_ETM1_Pos 995,63934
#define TPI_FIFO0_ETM1_Msk 996,64055
#define TPI_FIFO0_ETM0_Pos 998,64174
#define TPI_FIFO0_ETM0_Msk 999,64295
#define TPI_ITATBCTR2_ATREADY_Pos 1002,64456
#define TPI_ITATBCTR2_ATREADY_Msk 1003,64584
#define TPI_FIFO1_ITM_ATVALID_Pos 1006,64771
#define TPI_FIFO1_ITM_ATVALID_Msk 1007,64899
#define TPI_FIFO1_ITM_bytecount_Pos 1009,65025
#define TPI_FIFO1_ITM_bytecount_Msk 1010,65155
#define TPI_FIFO1_ETM_ATVALID_Pos 1012,65283
#define TPI_FIFO1_ETM_ATVALID_Msk 1013,65411
#define TPI_FIFO1_ETM_bytecount_Pos 1015,65537
#define TPI_FIFO1_ETM_bytecount_Msk 1016,65667
#define TPI_FIFO1_ITM2_Pos 1018,65795
#define TPI_FIFO1_ITM2_Msk 1019,65916
#define TPI_FIFO1_ITM1_Pos 1021,66035
#define TPI_FIFO1_ITM1_Msk 1022,66156
#define TPI_FIFO1_ITM0_Pos 1024,66275
#define TPI_FIFO1_ITM0_Msk 1025,66396
#define TPI_ITATBCTR0_ATREADY_Pos 1028,66557
#define TPI_ITATBCTR0_ATREADY_Msk 1029,66685
#define TPI_ITCTRL_Mode_Pos 1032,66868
#define TPI_ITCTRL_Mode_Msk 1033,66990
#define TPI_DEVID_NRZVALID_Pos 1036,67148
#define TPI_DEVID_NRZVALID_Msk 1037,67273
#define TPI_DEVID_MANCVALID_Pos 1039,67396
#define TPI_DEVID_MANCVALID_Msk 1040,67522
#define TPI_DEVID_PTINVALID_Pos 1042,67646
#define TPI_DEVID_PTINVALID_Msk 1043,67772
#define TPI_DEVID_MinBufSz_Pos 1045,67896
#define TPI_DEVID_MinBufSz_Msk 1046,68021
#define TPI_DEVID_AsynClkIn_Pos 1048,68144
#define TPI_DEVID_AsynClkIn_Msk 1049,68270
#define TPI_DEVID_NrTraceInput_Pos 1051,68394
#define TPI_DEVID_NrTraceInput_Msk 1052,68523
#define TPI_DEVTYPE_SubType_Pos 1055,68690
#define TPI_DEVTYPE_SubType_Msk 1056,68816
#define TPI_DEVTYPE_MajorType_Pos 1058,68940
#define TPI_DEVTYPE_MajorType_Msk 1059,69068
  __I  uint32_t TYPE;1075,69534
  __IO uint32_t CTRL;1076,69652
  __IO uint32_t RNR;1077,69770
  __IO uint32_t RBAR;1078,69888
  __IO uint32_t RASR;1079,70006
  __IO uint32_t RBAR_A1;1080,70124
  __IO uint32_t RASR_A1;1081,70242
  __IO uint32_t RBAR_A2;1082,70360
  __IO uint32_t RASR_A2;1083,70478
  __IO uint32_t RBAR_A3;1084,70596
  __IO uint32_t RASR_A3;1085,70714
} MPU_Type;1086,70832
#define MPU_TYPE_IREGION_Pos 1089,70872
#define MPU_TYPE_IREGION_Msk 1090,70998
#define MPU_TYPE_DREGION_Pos 1092,71122
#define MPU_TYPE_DREGION_Msk 1093,71248
#define MPU_TYPE_SEPARATE_Pos 1095,71372
#define MPU_TYPE_SEPARATE_Msk 1096,71499
#define MPU_CTRL_PRIVDEFENA_Pos 1099,71652
#define MPU_CTRL_PRIVDEFENA_Msk 1100,71781
#define MPU_CTRL_HFNMIENA_Pos 1102,71908
#define MPU_CTRL_HFNMIENA_Msk 1103,72035
#define MPU_CTRL_ENABLE_Pos 1105,72160
#define MPU_CTRL_ENABLE_Msk 1106,72285
#define MPU_RNR_REGION_Pos 1109,72442
#define MPU_RNR_REGION_Msk 1110,72566
#define MPU_RBAR_ADDR_Pos 1113,72728
#define MPU_RBAR_ADDR_Msk 1114,72851
#define MPU_RBAR_VALID_Pos 1116,72972
#define MPU_RBAR_VALID_Msk 1117,73096
#define MPU_RBAR_REGION_Pos 1119,73218
#define MPU_RBAR_REGION_Msk 1120,73343
#define MPU_RASR_ATTRS_Pos 1123,73512
#define MPU_RASR_ATTRS_Msk 1124,73657
#define MPU_RASR_XN_Pos 1126,73800
#define MPU_RASR_XN_Msk 1127,73927
#define MPU_RASR_AP_Pos 1129,74052
#define MPU_RASR_AP_Msk 1130,74179
#define MPU_RASR_TEX_Pos 1132,74304
#define MPU_RASR_TEX_Msk 1133,74432
#define MPU_RASR_S_Pos 1135,74558
#define MPU_RASR_S_Msk 1136,74684
#define MPU_RASR_C_Pos 1138,74808
#define MPU_RASR_C_Msk 1139,74934
#define MPU_RASR_B_Pos 1141,75058
#define MPU_RASR_B_Msk 1142,75184
#define MPU_RASR_SRD_Pos 1144,75308
#define MPU_RASR_SRD_Msk 1145,75445
#define MPU_RASR_SIZE_Pos 1147,75580
#define MPU_RASR_SIZE_Msk 1148,75716
#define MPU_RASR_ENABLE_Pos 1150,75850
#define MPU_RASR_ENABLE_Msk 1151,75986
       uint32_t RESERVED0[RESERVED01168,76462
  __IO uint32_t FPCCR;1169,76493
  __IO uint32_t FPCAR;1170,76618
  __IO uint32_t FPDSCR;1171,76743
  __I  uint32_t MVFR0;1172,76868
  __I  uint32_t MVFR1;1173,76993
} FPU_Type;1174,77118
#define FPU_FPCCR_ASPEN_Pos 1177,77180
#define FPU_FPCCR_ASPEN_Msk 1178,77305
#define FPU_FPCCR_LSPEN_Pos 1180,77428
#define FPU_FPCCR_LSPEN_Msk 1181,77549
#define FPU_FPCCR_MONRDY_Pos 1183,77672
#define FPU_FPCCR_MONRDY_Msk 1184,77794
#define FPU_FPCCR_BFRDY_Pos 1186,77918
#define FPU_FPCCR_BFRDY_Msk 1187,78039
#define FPU_FPCCR_MMRDY_Pos 1189,78162
#define FPU_FPCCR_MMRDY_Msk 1190,78283
#define FPU_FPCCR_HFRDY_Pos 1192,78406
#define FPU_FPCCR_HFRDY_Msk 1193,78527
#define FPU_FPCCR_THREAD_Pos 1195,78650
#define FPU_FPCCR_THREAD_Msk 1196,78784
#define FPU_FPCCR_USER_Pos 1198,78923
#define FPU_FPCCR_USER_Msk 1199,79058
#define FPU_FPCCR_LSPACT_Pos 1201,79191
#define FPU_FPCCR_LSPACT_Msk 1202,79341
#define FPU_FPCAR_ADDRESS_Pos 1205,79536
#define FPU_FPCAR_ADDRESS_Msk 1206,79663
#define FPU_FPDSCR_AHP_Pos 1209,79842
#define FPU_FPDSCR_AHP_Msk 1210,79966
#define FPU_FPDSCR_DN_Pos 1212,80088
#define FPU_FPDSCR_DN_Msk 1213,80211
#define FPU_FPDSCR_FZ_Pos 1215,80332
#define FPU_FPDSCR_FZ_Msk 1216,80455
#define FPU_FPDSCR_RMode_Pos 1218,80576
#define FPU_FPDSCR_RMode_Msk 1219,80702
#define FPU_MVFR0_FP_rounding_modes_Pos 1222,80865
#define FPU_MVFR0_FP_rounding_modes_Msk 1223,81003
#define FPU_MVFR0_Short_vectors_Pos 1225,81139
#define FPU_MVFR0_Short_vectors_Msk 1226,81273
#define FPU_MVFR0_Square_root_Pos 1228,81405
#define FPU_MVFR0_Square_root_Msk 1229,81537
#define FPU_MVFR0_Divide_Pos 1231,81667
#define FPU_MVFR0_Divide_Msk 1232,81794
#define FPU_MVFR0_FP_excep_trapping_Pos 1234,81919
#define FPU_MVFR0_FP_excep_trapping_Msk 1235,82061
#define FPU_MVFR0_Double_precision_Pos 1237,82201
#define FPU_MVFR0_Double_precision_Msk 1238,82338
#define FPU_MVFR0_Single_precision_Pos 1240,82473
#define FPU_MVFR0_Single_precision_Msk 1241,82610
#define FPU_MVFR0_A_SIMD_registers_Pos 1243,82745
#define FPU_MVFR0_A_SIMD_registers_Msk 1244,82882
#define FPU_MVFR1_FP_fused_MAC_Pos 1247,83056
#define FPU_MVFR1_FP_fused_MAC_Msk 1248,83189
#define FPU_MVFR1_FP_HPFP_Pos 1250,83320
#define FPU_MVFR1_FP_HPFP_Msk 1251,83448
#define FPU_MVFR1_D_NaN_mode_Pos 1253,83574
#define FPU_MVFR1_D_NaN_mode_Msk 1254,83705
#define FPU_MVFR1_FtZ_mode_Pos 1256,83834
#define FPU_MVFR1_FtZ_mode_Msk 1257,83963
  __IO uint32_t DHCSR;1273,84414
  __O  uint32_t DCRSR;1274,84530
  __IO uint32_t DCRDR;1275,84646
  __IO uint32_t DEMCR;1276,84762
} CoreDebug_Type;1277,84878
#define CoreDebug_DHCSR_DBGKEY_Pos 1280,84948
#define CoreDebug_DHCSR_DBGKEY_Msk 1281,85080
#define CoreDebug_DHCSR_S_RESET_ST_Pos 1283,85210
#define CoreDebug_DHCSR_S_RESET_ST_Msk 1284,85346
#define CoreDebug_DHCSR_S_RETIRE_ST_Pos 1286,85480
#define CoreDebug_DHCSR_S_RETIRE_ST_Msk 1287,85617
#define CoreDebug_DHCSR_S_LOCKUP_Pos 1289,85752
#define CoreDebug_DHCSR_S_LOCKUP_Msk 1290,85886
#define CoreDebug_DHCSR_S_SLEEP_Pos 1292,86018
#define CoreDebug_DHCSR_S_SLEEP_Msk 1293,86151
#define CoreDebug_DHCSR_S_HALT_Pos 1295,86282
#define CoreDebug_DHCSR_S_HALT_Msk 1296,86414
#define CoreDebug_DHCSR_S_REGRDY_Pos 1298,86544
#define CoreDebug_DHCSR_S_REGRDY_Msk 1299,86678
#define CoreDebug_DHCSR_C_SNAPSTALL_Pos 1301,86810
#define CoreDebug_DHCSR_C_SNAPSTALL_Msk 1302,86947
#define CoreDebug_DHCSR_C_MASKINTS_Pos 1304,87082
#define CoreDebug_DHCSR_C_MASKINTS_Msk 1305,87218
#define CoreDebug_DHCSR_C_STEP_Pos 1307,87352
#define CoreDebug_DHCSR_C_STEP_Msk 1308,87484
#define CoreDebug_DHCSR_C_HALT_Pos 1310,87614
#define CoreDebug_DHCSR_C_HALT_Msk 1311,87746
#define CoreDebug_DHCSR_C_DEBUGEN_Pos 1313,87876
#define CoreDebug_DHCSR_C_DEBUGEN_Msk 1314,88011
#define CoreDebug_DCRSR_REGWnR_Pos 1317,88189
#define CoreDebug_DCRSR_REGWnR_Msk 1318,88321
#define CoreDebug_DCRSR_REGSEL_Pos 1320,88451
#define CoreDebug_DCRSR_REGSEL_Msk 1321,88583
#define CoreDebug_DEMCR_TRCENA_Pos 1324,88765
#define CoreDebug_DEMCR_TRCENA_Msk 1325,88897
#define CoreDebug_DEMCR_MON_REQ_Pos 1327,89027
#define CoreDebug_DEMCR_MON_REQ_Msk 1328,89160
#define CoreDebug_DEMCR_MON_STEP_Pos 1330,89291
#define CoreDebug_DEMCR_MON_STEP_Msk 1331,89425
#define CoreDebug_DEMCR_MON_PEND_Pos 1333,89557
#define CoreDebug_DEMCR_MON_PEND_Msk 1334,89691
#define CoreDebug_DEMCR_MON_EN_Pos 1336,89823
#define CoreDebug_DEMCR_MON_EN_Msk 1337,89955
#define CoreDebug_DEMCR_VC_HARDERR_Pos 1339,90085
#define CoreDebug_DEMCR_VC_HARDERR_Msk 1340,90221
#define CoreDebug_DEMCR_VC_INTERR_Pos 1342,90355
#define CoreDebug_DEMCR_VC_INTERR_Msk 1343,90490
#define CoreDebug_DEMCR_VC_BUSERR_Pos 1345,90623
#define CoreDebug_DEMCR_VC_BUSERR_Msk 1346,90758
#define CoreDebug_DEMCR_VC_STATERR_Pos 1348,90891
#define CoreDebug_DEMCR_VC_STATERR_Msk 1349,91027
#define CoreDebug_DEMCR_VC_CHKERR_Pos 1351,91161
#define CoreDebug_DEMCR_VC_CHKERR_Msk 1352,91296
#define CoreDebug_DEMCR_VC_NOCPERR_Pos 1354,91429
#define CoreDebug_DEMCR_VC_NOCPERR_Msk 1355,91565
#define CoreDebug_DEMCR_VC_MMERR_Pos 1357,91699
#define CoreDebug_DEMCR_VC_MMERR_Msk 1358,91833
#define CoreDebug_DEMCR_VC_CORERESET_Pos 1360,91965
#define CoreDebug_DEMCR_VC_CORERESET_Msk 1361,92103
#define SCS_BASE 1373,92502
#define ITM_BASE 1374,92616
#define DWT_BASE 1375,92730
#define TPI_BASE 1376,92844
#define CoreDebug_BASE 1377,92958
#define SysTick_BASE 1378,93072
#define NVIC_BASE 1379,93186
#define SCB_BASE 1380,93300
#define SCnSCB 1382,93416
#define SCB 1383,93530
#define SysTick 1384,93644
#define NVIC 1385,93758
#define ITM 1386,93872
#define DWT 1387,93986
#define TPI 1388,94100
#define CoreDebug 1389,94214
  #define MPU_BASE 1392,94356
  #define MPU 1393,94470
  #define FPU_BASE 1397,94620
  #define FPU 1398,94734
__STATIC_INLINE void NVIC_SetPriorityGrouping(1435,96071
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(1455,97027
__STATIC_INLINE void NVIC_EnableIRQ(1467,97425
__STATIC_INLINE void NVIC_DisableIRQ(1480,97939
__STATIC_INLINE uint32_t NVIC_GetPendingIRQ(1496,98431
__STATIC_INLINE void NVIC_SetPendingIRQ(1508,98816
__STATIC_INLINE void NVIC_ClearPendingIRQ(1520,99180
__STATIC_INLINE uint32_t NVIC_GetActive(1535,99641
__STATIC_INLINE void NVIC_SetPriority(1550,100094
__STATIC_INLINE uint32_t NVIC_GetPriority(1570,100948
__STATIC_INLINE uint32_t NVIC_EncodePriority 1592,101988
__STATIC_INLINE void NVIC_DecodePriority 1620,103356
__STATIC_INLINE void NVIC_SystemReset(1638,104187
__STATIC_INLINE uint32_t SysTick_Config(1677,105868
#define                 ITM_RXBUFFER_EMPTY 1704,107098
__STATIC_INLINE uint32_t ITM_SendChar 1717,107628
__STATIC_INLINE int32_t ITM_ReceiveChar 1736,108180
__STATIC_INLINE int32_t ITM_CheckChar 1755,108723

CORE/core_cm4_simd.h,6142
#define __CORE_CM4_SIMD_H43,2039
#define __SADD8 61,2692
#define __QADD8 62,2743
#define __SHADD8 63,2794
#define __UADD8 64,2846
#define __UQADD8 65,2897
#define __UHADD8 66,2949
#define __SSUB8 67,3001
#define __QSUB8 68,3052
#define __SHSUB8 69,3103
#define __USUB8 70,3155
#define __UQSUB8 71,3206
#define __UHSUB8 72,3258
#define __SADD16 73,3310
#define __QADD16 74,3362
#define __SHADD16 75,3414
#define __UADD16 76,3467
#define __UQADD16 77,3519
#define __UHADD16 78,3572
#define __SSUB16 79,3625
#define __QSUB16 80,3677
#define __SHSUB16 81,3729
#define __USUB16 82,3782
#define __UQSUB16 83,3834
#define __UHSUB16 84,3887
#define __SASX 85,3940
#define __QASX 86,3990
#define __SHASX 87,4040
#define __UASX 88,4091
#define __UQASX 89,4141
#define __UHASX 90,4192
#define __SSAX 91,4243
#define __QSAX 92,4293
#define __SHSAX 93,4343
#define __USAX 94,4394
#define __UQSAX 95,4444
#define __UHSAX 96,4495
#define __USAD8 97,4546
#define __USADA8 98,4597
#define __SSAT16 99,4649
#define __USAT16 100,4701
#define __UXTB16 101,4753
#define __UXTAB16 102,4805
#define __SXTB16 103,4858
#define __SXTAB16 104,4910
#define __SMUAD 105,4963
#define __SMUADX 106,5014
#define __SMLAD 107,5066
#define __SMLADX 108,5117
#define __SMLALD 109,5169
#define __SMLALDX 110,5221
#define __SMUSD 111,5274
#define __SMUSDX 112,5325
#define __SMLSD 113,5377
#define __SMLSDX 114,5428
#define __SMLSLD 115,5480
#define __SMLSLDX 116,5532
#define __SEL 117,5585
#define __QADD 118,5634
#define __QSUB 119,5684
#define __PKHBT(121,5736
#define __PKHTB(124,5930
#define __SMMLA(127,6124
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SADD8(158,7260
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QADD8(166,7486
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SHADD8(174,7712
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UADD8(182,7940
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UQADD8(190,8166
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UHADD8(198,8394
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SSUB8(207,8624
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QSUB8(215,8850
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SHSUB8(223,9076
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __USUB8(231,9304
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UQSUB8(239,9530
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UHSUB8(247,9758
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SADD16(256,9988
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QADD16(264,10216
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SHADD16(272,10444
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UADD16(280,10674
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UQADD16(288,10902
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UHADD16(296,11132
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SSUB16(304,11362
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QSUB16(312,11590
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SHSUB16(320,11818
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __USUB16(328,12048
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UQSUB16(336,12276
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UHSUB16(344,12506
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SASX(352,12736
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QASX(360,12960
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SHASX(368,13184
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UASX(376,13410
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UQASX(384,13634
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UHASX(392,13860
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SSAX(400,14086
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QSAX(408,14310
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SHSAX(416,14534
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __USAX(424,14760
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UQSAX(432,14984
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UHSAX(440,15210
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __USAD8(448,15436
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __USADA8(456,15662
#define __SSAT16(464,15919
#define __USAT16(471,16116
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UXTB16(478,16313
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UXTAB16(486,16511
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SXTB16(494,16741
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SXTAB16(502,16939
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMUAD 510,17169
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMUADX 518,17397
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMLAD 526,17626
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMLADX 534,17882
#define __SMLALD(542,18140
#define __SMLALDX(549,18540
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMUSD 556,18942
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMUSDX 564,19170
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMLSD 572,19399
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMLSDX 580,19655
#define __SMLSLD(588,19913
#define __SMLSLDX(595,20293
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SEL 602,20675
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QADD(610,20899
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QSUB(618,21123
#define __PKHBT(626,21347
#define __PKHTB(633,21587
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMMLA 643,21941

CORE/core_cmFunc.h,2608
#define __CORE_CMFUNC_H39,2005
__STATIC_INLINE uint32_t __get_CONTROL(64,2730
__STATIC_INLINE void __set_CONTROL(77,3040
__STATIC_INLINE uint32_t __get_IPSR(90,3339
__STATIC_INLINE uint32_t __get_APSR(103,3617
__STATIC_INLINE uint32_t __get_xPSR(116,3895
__STATIC_INLINE uint32_t __get_PSP(129,4200
__STATIC_INLINE void __set_PSP(142,4548
__STATIC_INLINE uint32_t __get_MSP(155,4891
__STATIC_INLINE void __set_MSP(168,5227
__STATIC_INLINE uint32_t __get_PRIMASK(181,5588
__STATIC_INLINE void __set_PRIMASK(194,5886
#define __enable_fault_irq 208,6228
#define __disable_fault_irq 216,6444
__STATIC_INLINE uint32_t  __get_BASEPRI(225,6677
__STATIC_INLINE void __set_BASEPRI(238,6989
__STATIC_INLINE uint32_t __get_FAULTMASK(251,7312
__STATIC_INLINE void __set_FAULTMASK(264,7622
__STATIC_INLINE uint32_t __get_FPSCR(281,8066
__STATIC_INLINE void __set_FPSCR(298,8468
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(329,9287
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(340,9582
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_CONTROL(352,9872
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_CONTROL(367,10229
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_IPSR(379,10544
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_APSR(394,10874
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_xPSR(409,11204
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PSP(424,11561
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PSP(439,11951
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_MSP(451,12291
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_MSP(466,12671
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(478,13032
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PRIMASK(493,13377
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_fault_irq(506,13733
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_fault_irq(517,14027
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_BASEPRI(529,14338
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(544,14700
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_FAULTMASK(556,15026
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_FAULTMASK(571,15381
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_FPSCR(587,15823
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_FPSCR(609,16384

CORE/core_cmInstr.h,2494
#define __CORE_CMINSTR_H39,2007
#define __NOP 60,2607
#define __WFI 68,2814
#define __WFE 76,3043
#define __SEV 83,3212
#define __ISB(92,3530
#define __DSB(100,3789
#define __DMB(108,4041
#define __REV 118,4296
__attribute__((section(".rev16_text"))) __STATIC_INLINE __ASM uint32_t __REV16(129,4585
__attribute__((section(".revsh_text"))) __STATIC_INLINE __ASM int32_t __REVSH(144,4997
#define __ROR 160,5463
#define __BKPT(171,5891
#define __RBIT 183,6191
#define __LDREXB(193,6456
#define __LDREXH(203,6739
#define __LDREXW(213,7022
#define __STREXB(225,7380
#define __STREXH(237,7733
#define __STREXW(249,8086
#define __CLREX 257,8274
#define __SSAT 268,8561
#define __USAT 279,8852
#define __CLZ 289,9135
#define __CMSIS_GCC_OUT_REG(314,9895
#define __CMSIS_GCC_USE_REG(315,9936
#define __CMSIS_GCC_OUT_REG(317,9983
#define __CMSIS_GCC_USE_REG(318,10024
__attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(325,10197
__attribute__( ( always_inline ) ) __STATIC_INLINE void __WFI(336,10457
__attribute__( ( always_inline ) ) __STATIC_INLINE void __WFE(347,10739
__attribute__( ( always_inline ) ) __STATIC_INLINE void __SEV(357,10961
__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(369,11332
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(380,11639
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(391,11939
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __REV(404,12242
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __REV16(424,12794
__attribute__( ( always_inline ) ) __STATIC_INLINE int32_t __REVSH(440,13276
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __ROR(461,13957
#define __BKPT(475,14484
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(487,14795
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __LDREXB(503,15209
__attribute__( ( always_inline ) ) __STATIC_INLINE uint16_t __LDREXH(526,15952
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __LDREXW(549,16697
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __STREXB(567,17198
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __STREXH(585,17734
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __STREXW(603,18272
__attribute__( ( always_inline ) ) __STATIC_INLINE void __CLREX(617,18644
#define __SSAT(631,18999
#define __USAT(647,19431
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(662,19855

FWLIB/inc/misc.h,954
#define __MISC_H31,1326
  uint8_t NVIC_IRQChannel;56,1760
  uint8_t NVIC_IRQChannelPreemptionPriority;61,2178
  uint8_t NVIC_IRQChannelSubPriority;66,2630
  FunctionalState NVIC_IRQChannelCmd;71,3079
} NVIC_InitTypeDef;74,3386
#define NVIC_VectTab_RAM 86,3604
#define NVIC_VectTab_FLASH 87,3665
#define IS_NVIC_VECTTAB(88,3726
#define NVIC_LP_SEVONPEND 98,3943
#define NVIC_LP_SLEEPDEEP 99,3997
#define NVIC_LP_SLEEPONEXIT 100,4051
#define IS_NVIC_LP(101,4105
#define NVIC_PriorityGroup_0 112,4361
#define NVIC_PriorityGroup_1 114,4541
#define NVIC_PriorityGroup_2 116,4721
#define NVIC_PriorityGroup_3 118,4901
#define NVIC_PriorityGroup_4 120,5081
#define IS_NVIC_PRIORITY_GROUP(123,5263
#define IS_NVIC_PREEMPTION_PRIORITY(129,5656
#define IS_NVIC_SUB_PRIORITY(131,5726
#define IS_NVIC_OFFSET(133,5789
#define SysTick_CLKSource_HCLK_Div8 143,5927
#define SysTick_CLKSource_HCLK 144,5990
#define IS_SYSTICK_CLK_SOURCE(145,6053

FWLIB/inc/stm32f4xx_adc.h,7438
#define __STM32F4xx_ADC_H31,1297
  uint32_t ADC_Resolution;55,1739
  FunctionalState ADC_ScanConvMode;57,1968
  FunctionalState ADC_ContinuousConvMode;61,2313
  uint32_t ADC_ExternalTrigConvEdge;64,2585
  uint32_t ADC_ExternalTrigConv;68,2954
  uint32_t ADC_DataAlign;72,3336
  uint8_t  ADC_NbrOfConversion;75,3597
}ADC_InitTypeDef;ADC_InitTypeDef79,3937
  uint32_t ADC_Mode;86,4046
  uint32_t ADC_Prescaler;89,4355
  uint32_t ADC_DMAAccessMode;92,4639
  uint32_t ADC_TwoSamplingDelay;96,4979
}ADC_CommonInitTypeDef;ADC_CommonInitTypeDef100,5253
#define IS_ADC_ALL_PERIPH(108,5419
#define ADC_Mode_Independent 115,5646
#define ADC_DualMode_RegSimult_InjecSimult 116,5728
#define ADC_DualMode_RegSimult_AlterTrig 117,5803
#define ADC_DualMode_InjecSimult 118,5878
#define ADC_DualMode_RegSimult 119,5953
#define ADC_DualMode_Interl 120,6028
#define ADC_DualMode_AlterTrig 121,6103
#define ADC_TripleMode_RegSimult_InjecSimult 122,6178
#define ADC_TripleMode_RegSimult_AlterTrig 123,6253
#define ADC_TripleMode_InjecSimult 124,6328
#define ADC_TripleMode_RegSimult 125,6403
#define ADC_TripleMode_Interl 126,6478
#define ADC_TripleMode_AlterTrig 127,6553
#define IS_ADC_MODE(128,6628
#define ADC_Prescaler_Div2 149,7629
#define ADC_Prescaler_Div4 150,7704
#define ADC_Prescaler_Div6 151,7779
#define ADC_Prescaler_Div8 152,7854
#define IS_ADC_PRESCALER(153,7929
#define ADC_DMAAccessMode_Disabled 165,8341
#define ADC_DMAAccessMode_1 166,8433
#define ADC_DMAAccessMode_2 167,8573
#define ADC_DMAAccessMode_3 168,8717
#define IS_ADC_DMA_ACCESS_MODE(169,8857
#define ADC_TwoSamplingDelay_5Cycles 182,9294
#define ADC_TwoSamplingDelay_6Cycles 183,9369
#define ADC_TwoSamplingDelay_7Cycles 184,9444
#define ADC_TwoSamplingDelay_8Cycles 185,9519
#define ADC_TwoSamplingDelay_9Cycles 186,9594
#define ADC_TwoSamplingDelay_10Cycles 187,9669
#define ADC_TwoSamplingDelay_11Cycles 188,9744
#define ADC_TwoSamplingDelay_12Cycles 189,9819
#define ADC_TwoSamplingDelay_13Cycles 190,9894
#define ADC_TwoSamplingDelay_14Cycles 191,9969
#define ADC_TwoSamplingDelay_15Cycles 192,10044
#define ADC_TwoSamplingDelay_16Cycles 193,10119
#define ADC_TwoSamplingDelay_17Cycles 194,10194
#define ADC_TwoSamplingDelay_18Cycles 195,10269
#define ADC_TwoSamplingDelay_19Cycles 196,10344
#define ADC_TwoSamplingDelay_20Cycles 197,10419
#define IS_ADC_SAMPLING_DELAY(198,10494
#define ADC_Resolution_12b 223,11986
#define ADC_Resolution_10b 224,12061
#define ADC_Resolution_8b 225,12136
#define ADC_Resolution_6b 226,12211
#define IS_ADC_RESOLUTION(227,12286
#define ADC_ExternalTrigConvEdge_None 240,12761
#define ADC_ExternalTrigConvEdge_Rising 241,12832
#define ADC_ExternalTrigConvEdge_Falling 242,12903
#define ADC_ExternalTrigConvEdge_RisingFalling 243,12974
#define IS_ADC_EXT_TRIG_EDGE(244,13045
#define ADC_ExternalTrigConv_T1_CC1 256,13486
#define ADC_ExternalTrigConv_T1_CC2 257,13561
#define ADC_ExternalTrigConv_T1_CC3 258,13636
#define ADC_ExternalTrigConv_T2_CC2 259,13711
#define ADC_ExternalTrigConv_T2_CC3 260,13786
#define ADC_ExternalTrigConv_T2_CC4 261,13861
#define ADC_ExternalTrigConv_T2_TRGO 262,13936
#define ADC_ExternalTrigConv_T3_CC1 263,14011
#define ADC_ExternalTrigConv_T3_TRGO 264,14086
#define ADC_ExternalTrigConv_T4_CC4 265,14161
#define ADC_ExternalTrigConv_T5_CC1 266,14236
#define ADC_ExternalTrigConv_T5_CC2 267,14311
#define ADC_ExternalTrigConv_T5_CC3 268,14386
#define ADC_ExternalTrigConv_T8_CC1 269,14461
#define ADC_ExternalTrigConv_T8_TRGO 270,14536
#define ADC_ExternalTrigConv_Ext_IT11 271,14611
#define IS_ADC_EXT_TRIG(272,14686
#define ADC_DataAlign_Right 296,16085
#define ADC_DataAlign_Left 297,16160
#define IS_ADC_DATA_ALIGN(298,16235
#define ADC_Channel_0 308,16444
#define ADC_Channel_1 309,16513
#define ADC_Channel_2 310,16582
#define ADC_Channel_3 311,16651
#define ADC_Channel_4 312,16720
#define ADC_Channel_5 313,16789
#define ADC_Channel_6 314,16858
#define ADC_Channel_7 315,16927
#define ADC_Channel_8 316,16996
#define ADC_Channel_9 317,17065
#define ADC_Channel_10 318,17134
#define ADC_Channel_11 319,17203
#define ADC_Channel_12 320,17272
#define ADC_Channel_13 321,17341
#define ADC_Channel_14 322,17410
#define ADC_Channel_15 323,17479
#define ADC_Channel_16 324,17548
#define ADC_Channel_17 325,17617
#define ADC_Channel_18 326,17686
#define ADC_Channel_TempSensor 329,17787
#define ADC_Channel_TempSensor 333,18007
#define ADC_Channel_Vrefint 336,18167
#define ADC_Channel_Vbat 337,18246
#define IS_ADC_CHANNEL(339,18327
#define ADC_SampleTime_3Cycles 366,19698
#define ADC_SampleTime_15Cycles 367,19765
#define ADC_SampleTime_28Cycles 368,19832
#define ADC_SampleTime_56Cycles 369,19899
#define ADC_SampleTime_84Cycles 370,19966
#define ADC_SampleTime_112Cycles 371,20033
#define ADC_SampleTime_144Cycles 372,20100
#define ADC_SampleTime_480Cycles 373,20167
#define IS_ADC_SAMPLE_TIME(374,20234
#define ADC_ExternalTrigInjecConvEdge_None 390,20954
#define ADC_ExternalTrigInjecConvEdge_Rising 391,21030
#define ADC_ExternalTrigInjecConvEdge_Falling 392,21106
#define ADC_ExternalTrigInjecConvEdge_RisingFalling 393,21182
#define IS_ADC_EXT_INJEC_TRIG_EDGE(394,21258
#define ADC_ExternalTrigInjecConv_T1_CC4 407,21811
#define ADC_ExternalTrigInjecConv_T1_TRGO 408,21887
#define ADC_ExternalTrigInjecConv_T2_CC1 409,21963
#define ADC_ExternalTrigInjecConv_T2_TRGO 410,22039
#define ADC_ExternalTrigInjecConv_T3_CC2 411,22115
#define ADC_ExternalTrigInjecConv_T3_CC4 412,22191
#define ADC_ExternalTrigInjecConv_T4_CC1 413,22267
#define ADC_ExternalTrigInjecConv_T4_CC2 414,22343
#define ADC_ExternalTrigInjecConv_T4_CC3 415,22419
#define ADC_ExternalTrigInjecConv_T4_TRGO 416,22495
#define ADC_ExternalTrigInjecConv_T5_CC4 417,22571
#define ADC_ExternalTrigInjecConv_T5_TRGO 418,22647
#define ADC_ExternalTrigInjecConv_T8_CC2 419,22723
#define ADC_ExternalTrigInjecConv_T8_CC3 420,22799
#define ADC_ExternalTrigInjecConv_T8_CC4 421,22875
#define ADC_ExternalTrigInjecConv_Ext_IT15 422,22951
#define IS_ADC_EXT_INJEC_TRIG(423,23027
#define ADC_InjectedChannel_1 447,24619
#define ADC_InjectedChannel_2 448,24688
#define ADC_InjectedChannel_3 449,24757
#define ADC_InjectedChannel_4 450,24826
#define IS_ADC_INJECTED_CHANNEL(451,24895
#define ADC_AnalogWatchdog_SingleRegEnable 463,25316
#define ADC_AnalogWatchdog_SingleInjecEnable 464,25391
#define ADC_AnalogWatchdog_SingleRegOrInjecEnable 465,25466
#define ADC_AnalogWatchdog_AllRegEnable 466,25541
#define ADC_AnalogWatchdog_AllInjecEnable 467,25616
#define ADC_AnalogWatchdog_AllRegAllInjecEnable 468,25691
#define ADC_AnalogWatchdog_None 469,25766
#define IS_ADC_ANALOG_WATCHDOG(470,25841
#define ADC_IT_EOC 485,26610
#define ADC_IT_AWD 486,26683
#define ADC_IT_JEOC 487,26756
#define ADC_IT_OVR 488,26829
#define IS_ADC_IT(489,26902
#define ADC_FLAG_AWD 499,27123
#define ADC_FLAG_EOC 500,27191
#define ADC_FLAG_JEOC 501,27259
#define ADC_FLAG_JSTRT 502,27327
#define ADC_FLAG_STRT 503,27395
#define ADC_FLAG_OVR 504,27463
#define IS_ADC_CLEAR_FLAG(506,27538
#define IS_ADC_GET_FLAG(507,27631
#define IS_ADC_THRESHOLD(521,28076
#define IS_ADC_OFFSET(530,28211
#define IS_ADC_INJECTED_LENGTH(539,28337
#define IS_ADC_INJECTED_RANK(548,28491
#define IS_ADC_REGULAR_LENGTH(557,28638
#define IS_ADC_REGULAR_RANK(566,28791
#define IS_ADC_REGULAR_DISC_NUMBER(575,28957

FWLIB/inc/stm32f4xx_can.h,5895
#define __STM32F4xx_CAN_H31,1297
#define IS_CAN_ALL_PERIPH(50,1660
  uint16_t CAN_Prescaler;58,1852
  uint8_t CAN_Mode;61,1994
  uint8_t CAN_SJW;64,2158
  uint8_t CAN_BS1;69,2501
  uint8_t CAN_BS2;73,2736
  FunctionalState CAN_TTCM;76,2937
  FunctionalState CAN_ABOM;79,3123
  FunctionalState CAN_AWUM;82,3305
  FunctionalState CAN_NART;85,3482
  FunctionalState CAN_RFLM;88,3669
  FunctionalState CAN_TXFP;91,3847
} CAN_InitTypeDef;93,4021
  uint16_t CAN_FilterIdHigh;100,4124
  uint16_t CAN_FilterIdLow;104,4438
  uint16_t CAN_FilterMaskIdHigh;108,4753
  uint16_t CAN_FilterMaskIdLow;113,5152
  uint16_t CAN_FilterFIFOAssignment;118,5552
  uint8_t CAN_FilterNumber;121,5769
  uint8_t CAN_FilterMode;123,5889
  uint8_t CAN_FilterScale;126,6083
  FunctionalState CAN_FilterActivation;129,6261
} CAN_FilterInitTypeDef;131,6442
  uint32_t StdId;138,6552
  uint32_t ExtId;141,6692
  uint8_t IDE;144,6837
  uint8_t RTR;148,7052
  uint8_t DLC;152,7274
  uint8_t Data[Data156,7461
} CanTxMsg;158,7578
  uint32_t StdId;165,7675
  uint32_t ExtId;168,7815
  uint8_t IDE;171,7960
  uint8_t RTR;175,8172
  uint8_t DLC;179,8377
  uint8_t Data[Data182,8534
  uint8_t FMI;185,8650
} CanRxMsg;188,8862
#define CAN_InitStatus_Failed 200,9062
#define CAN_InitStatus_Success 201,9156
#define CANINITFAILED 205,9272
#define CANINITOK 206,9320
#define CAN_Mode_Normal 215,9441
#define CAN_Mode_LoopBack 216,9515
#define CAN_Mode_Silent 217,9591
#define CAN_Mode_Silent_LoopBack 218,9665
#define IS_CAN_MODE(220,9764
#define CAN_OperatingMode_Initialization 233,10094
#define CAN_OperatingMode_Normal 234,10181
#define CAN_OperatingMode_Sleep 235,10260
#define IS_CAN_OPERATING_MODE(238,10342
#define CAN_ModeStatus_Failed 250,10650
#define CAN_ModeStatus_Success 251,10761
#define CAN_SJW_1tq 259,10960
#define CAN_SJW_2tq 260,11037
#define CAN_SJW_3tq 261,11114
#define CAN_SJW_4tq 262,11191
#define IS_CAN_SJW(264,11270
#define CAN_BS1_1tq 273,11510
#define CAN_BS1_2tq 274,11587
#define CAN_BS1_3tq 275,11664
#define CAN_BS1_4tq 276,11741
#define CAN_BS1_5tq 277,11818
#define CAN_BS1_6tq 278,11895
#define CAN_BS1_7tq 279,11972
#define CAN_BS1_8tq 280,12049
#define CAN_BS1_9tq 281,12126
#define CAN_BS1_10tq 282,12203
#define CAN_BS1_11tq 283,12281
#define CAN_BS1_12tq 284,12359
#define CAN_BS1_13tq 285,12437
#define CAN_BS1_14tq 286,12515
#define CAN_BS1_15tq 287,12593
#define CAN_BS1_16tq 288,12671
#define IS_CAN_BS1(290,12751
#define CAN_BS2_1tq 298,12885
#define CAN_BS2_2tq 299,12962
#define CAN_BS2_3tq 300,13039
#define CAN_BS2_4tq 301,13116
#define CAN_BS2_5tq 302,13193
#define CAN_BS2_6tq 303,13270
#define CAN_BS2_7tq 304,13347
#define CAN_BS2_8tq 305,13424
#define IS_CAN_BS2(307,13503
#define IS_CAN_PRESCALER(315,13622
#define IS_CAN_FILTER_NUMBER(323,13774
#define CAN_FilterMode_IdMask 331,13896
#define CAN_FilterMode_IdList 332,13979
#define IS_CAN_FILTER_MODE(334,14064
#define CAN_FilterScale_16bit 343,14276
#define CAN_FilterScale_32bit 344,14356
#define IS_CAN_FILTER_SCALE(346,14437
#define CAN_Filter_FIFO0 355,14653
#define CAN_Filter_FIFO1 356,14754
#define IS_CAN_FILTER_FIFO(357,14855
#define CAN_FilterFIFO0 361,15011
#define CAN_FilterFIFO1 362,15054
#define IS_CAN_BANKNUMBER(370,15184
#define IS_CAN_TRANSMITMAILBOX(378,15327
#define IS_CAN_STDID(379,15415
#define IS_CAN_EXTID(380,15477
#define IS_CAN_DLC(381,15544
#define CAN_Id_Standard 389,15673
#define CAN_Id_Extended 390,15754
#define IS_CAN_IDTYPE(391,15835
#define CAN_ID_STD 395,15989
#define CAN_ID_EXT 396,16041
#define CAN_RTR_Data 404,16165
#define CAN_RTR_Remote 405,16245
#define IS_CAN_RTR(406,16327
#define CAN_RTR_DATA 409,16431
#define CAN_RTR_REMOTE 410,16479
#define CAN_TxStatus_Failed 418,16594
#define CAN_TxStatus_Ok 419,16678
#define CAN_TxStatus_Pending 420,16766
#define CAN_TxStatus_NoMailBox 421,16852
#define CANTXFAILED 424,17037
#define CANTXOK 425,17095
#define CANTXPENDING 426,17149
#define CAN_NO_MB 427,17208
#define CAN_FIFO0 435,17354
#define CAN_FIFO1 436,17440
#define IS_CAN_FIFO(438,17528
#define CAN_Sleep_Failed 446,17675
#define CAN_Sleep_Ok 447,17762
#define CANSLEEPFAILED 450,17868
#define CANSLEEPOK 451,17911
#define CAN_WakeUp_Failed 459,18023
#define CAN_WakeUp_Ok 460,18114
#define CANWAKEUPFAILED 463,18222
#define CANWAKEUPOK 464,18275
#define CAN_ErrorCode_NoErr 473,18461
#define	CAN_ErrorCode_StuffErr 474,18534
#define	CAN_ErrorCode_FormErr 475,18610
#define	CAN_ErrorCode_ACKErr 476,18685
#define	CAN_ErrorCode_BitRecessiveErr 477,18770
#define	CAN_ErrorCode_BitDominantErr 478,18854
#define	CAN_ErrorCode_CRCErr 479,18937
#define	CAN_ErrorCode_SoftwareSetErr 480,19012
#define CAN_FLAG_RQCP0 494,19412
#define CAN_FLAG_RQCP1 495,19501
#define CAN_FLAG_RQCP2 496,19590
#define CAN_FLAG_FMP0 499,19702
#define CAN_FLAG_FF0 500,19797
#define CAN_FLAG_FOV0 501,19892
#define CAN_FLAG_FMP1 502,19987
#define CAN_FLAG_FF1 503,20082
#define CAN_FLAG_FOV1 504,20177
#define CAN_FLAG_WKU 507,20302
#define CAN_FLAG_SLAK 508,20382
#define CAN_FLAG_EWG 513,20633
#define CAN_FLAG_EPV 514,20721
#define CAN_FLAG_BOF 515,20809
#define CAN_FLAG_LEC 516,20897
#define IS_CAN_GET_FLAG(518,20987
#define IS_CAN_CLEAR_FLAG(527,21700
#define CAN_IT_TME 540,22232
#define CAN_IT_FMP0 543,22360
#define CAN_IT_FF0 544,22460
#define CAN_IT_FOV0 545,22549
#define CAN_IT_FMP1 546,22641
#define CAN_IT_FF1 547,22741
#define CAN_IT_FOV1 548,22830
#define CAN_IT_WKU 551,22957
#define CAN_IT_SLK 552,23042
#define CAN_IT_EWG 555,23163
#define CAN_IT_EPV 556,23254
#define CAN_IT_BOF 557,23345
#define CAN_IT_LEC 558,23430
#define CAN_IT_ERR 559,23523
#define CAN_IT_RQCP0 562,23674
#define CAN_IT_RQCP1 563,23709
#define CAN_IT_RQCP2 564,23744
#define IS_CAN_IT(567,23783
#define IS_CAN_CLEAR_IT(575,24354

FWLIB/inc/stm32f4xx_crc.h,34
#define __STM32F4xx_CRC_H31,1297

FWLIB/inc/stm32f4xx_cryp.h,2878
#define __STM32F4xx_CRYP_H31,1324
  uint32_t CRYP_AlgoDir;55,1769
  uint32_t CRYP_AlgoMode;57,1922
  uint32_t CRYP_DataType;60,2178
  uint32_t CRYP_KeySize;62,2351
}CRYP_InitTypeDef;CRYP_InitTypeDef65,2581
  uint32_t CRYP_Key0Left;72,2684
  uint32_t CRYP_Key0Right;73,2732
  uint32_t CRYP_Key1Left;74,2780
  uint32_t CRYP_Key1Right;75,2828
  uint32_t CRYP_Key2Left;76,2876
  uint32_t CRYP_Key2Right;77,2924
  uint32_t CRYP_Key3Left;78,2972
  uint32_t CRYP_Key3Right;79,3020
}CRYP_KeyInitTypeDef;CRYP_KeyInitTypeDef80,3068
  uint32_t CRYP_IV0Left;86,3193
  uint32_t CRYP_IV0Right;87,3248
  uint32_t CRYP_IV1Left;88,3303
  uint32_t CRYP_IV1Right;89,3358
}CRYP_IVInitTypeDef;CRYP_IVInitTypeDef90,3413
  uint32_t CR_CurrentConfig;98,3560
  uint32_t CRYP_IV0LR;100,3604
  uint32_t CRYP_IV0RR;101,3628
  uint32_t CRYP_IV1LR;102,3652
  uint32_t CRYP_IV1RR;103,3676
  uint32_t CRYP_K0LR;105,3715
  uint32_t CRYP_K0RR;106,3738
  uint32_t CRYP_K1LR;107,3761
  uint32_t CRYP_K1RR;108,3784
  uint32_t CRYP_K2LR;109,3807
  uint32_t CRYP_K2RR;110,3830
  uint32_t CRYP_K3LR;111,3853
  uint32_t CRYP_K3RR;112,3876
  uint32_t CRYP_CSGCMCCMR[CRYP_CSGCMCCMR113,3899
  uint32_t CRYP_CSGCMR[CRYP_CSGCMR114,3930
}CRYP_Context;CRYP_Context115,3958
#define CRYP_AlgoDir_Encrypt 127,4172
#define CRYP_AlgoDir_Decrypt 128,4226
#define IS_CRYP_ALGODIR(129,4280
#define CRYP_AlgoMode_TDES_ECB 141,4525
#define CRYP_AlgoMode_TDES_CBC 142,4583
#define CRYP_AlgoMode_DES_ECB 145,4662
#define CRYP_AlgoMode_DES_CBC 146,4720
#define CRYP_AlgoMode_AES_ECB 149,4799
#define CRYP_AlgoMode_AES_CBC 150,4857
#define CRYP_AlgoMode_AES_CTR 151,4915
#define CRYP_AlgoMode_AES_Key 152,4973
#define CRYP_AlgoMode_AES_GCM 153,5031
#define CRYP_AlgoMode_AES_CCM 154,5089
#define IS_CRYP_ALGOMODE(156,5149
#define CRYP_Phase_Init 175,6067
#define CRYP_Phase_Header 176,6125
#define CRYP_Phase_Payload 177,6180
#define CRYP_Phase_Final 178,6235
#define IS_CRYP_PHASE(180,6290
#define CRYP_DataType_32b 192,6625
#define CRYP_DataType_16b 193,6679
#define CRYP_DataType_8b 194,6733
#define CRYP_DataType_1b 195,6787
#define IS_CRYP_DATATYPE(196,6841
#define CRYP_KeySize_128b 207,7254
#define CRYP_KeySize_192b 208,7308
#define CRYP_KeySize_256b 209,7362
#define IS_CRYP_KEYSIZE(210,7416
#define CRYP_FLAG_BUSY 220,7702
#define CRYP_FLAG_IFEM 224,8033
#define CRYP_FLAG_IFNF 225,8110
#define CRYP_FLAG_INRIS 226,8193
#define CRYP_FLAG_OFNE 227,8275
#define CRYP_FLAG_OFFU 229,8433
#define CRYP_FLAG_OUTRIS 230,8513
#define IS_CRYP_GET_FLAG(233,8674
#define CRYP_IT_INI 247,9210
#define CRYP_IT_OUTI 248,9287
#define IS_CRYP_CONFIG_IT(249,9365
#define IS_CRYP_GET_IT(250,9449
#define MODE_ENCRYPT 259,9624
#define MODE_DECRYPT 260,9674
#define CRYP_DMAReq_DataIN 269,9804
#define CRYP_DMAReq_DataOUT 270,9860
#define IS_CRYP_DMAREQ(271,9916

FWLIB/inc/stm32f4xx_dac.h,2469
#define __STM32F4xx_DAC_H31,1297
  uint32_t DAC_Trigger;56,1736
  uint32_t DAC_WaveGeneration;59,1964
  uint32_t DAC_LFSRUnmask_TriangleAmplitude;63,2288
  uint32_t DAC_OutputBuffer;67,2634
}DAC_InitTypeDef;DAC_InitTypeDef69,2867
#define DAC_Trigger_None 81,3080
#define DAC_Trigger_T2_TRGO 83,3328
#define DAC_Trigger_T4_TRGO 84,3469
#define DAC_Trigger_T5_TRGO 85,3610
#define DAC_Trigger_T6_TRGO 86,3751
#define DAC_Trigger_T7_TRGO 87,3892
#define DAC_Trigger_T8_TRGO 88,4033
#define DAC_Trigger_Ext_IT9 90,4247
#define DAC_Trigger_Software 91,4395
#define IS_DAC_TRIGGER(93,4527
#define DAC_WaveGeneration_None 111,5262
#define DAC_WaveGeneration_Noise 112,5329
#define DAC_WaveGeneration_Triangle 113,5396
#define IS_DAC_GENERATE_WAVE(114,5463
#define DAC_LFSRUnmask_Bit0 125,5783
#define DAC_LFSRUnmask_Bits1_0 126,5913
#define DAC_LFSRUnmask_Bits2_0 127,6047
#define DAC_LFSRUnmask_Bits3_0 128,6181
#define DAC_LFSRUnmask_Bits4_0 129,6315
#define DAC_LFSRUnmask_Bits5_0 130,6449
#define DAC_LFSRUnmask_Bits6_0 131,6583
#define DAC_LFSRUnmask_Bits7_0 132,6717
#define DAC_LFSRUnmask_Bits8_0 133,6851
#define DAC_LFSRUnmask_Bits9_0 134,6985
#define DAC_LFSRUnmask_Bits10_0 135,7119
#define DAC_LFSRUnmask_Bits11_0 136,7254
#define DAC_TriangleAmplitude_1 137,7389
#define DAC_TriangleAmplitude_3 138,7499
#define DAC_TriangleAmplitude_7 139,7609
#define DAC_TriangleAmplitude_15 140,7719
#define DAC_TriangleAmplitude_31 141,7830
#define DAC_TriangleAmplitude_63 142,7941
#define DAC_TriangleAmplitude_127 143,8052
#define DAC_TriangleAmplitude_255 144,8164
#define DAC_TriangleAmplitude_511 145,8276
#define DAC_TriangleAmplitude_1023 146,8388
#define DAC_TriangleAmplitude_2047 147,8501
#define DAC_TriangleAmplitude_4095 148,8614
#define IS_DAC_LFSR_UNMASK_TRIANGLE_AMPLITUDE(150,8729
#define DAC_OutputBuffer_Enable 182,11129
#define DAC_OutputBuffer_Disable 183,11196
#define IS_DAC_OUTPUT_BUFFER_STATE(184,11263
#define DAC_Channel_1 194,11507
#define DAC_Channel_2 195,11574
#define IS_DAC_CHANNEL(196,11641
#define DAC_Align_12b_R 206,11846
#define DAC_Align_12b_L 207,11913
#define DAC_Align_8b_R 208,11980
#define IS_DAC_ALIGN(209,12047
#define DAC_Wave_Noise 220,12307
#define DAC_Wave_Triangle 221,12374
#define IS_DAC_WAVE(222,12441
#define IS_DAC_DATA(232,12622
#define DAC_IT_DMAUDR 240,12751
#define IS_DAC_IT(241,12820
#define DAC_FLAG_DMAUDR 251,12950
#define IS_DAC_FLAG(252,13019

FWLIB/inc/stm32f4xx_dbgmcu.h,1017
#define __STM32F4xx_DBGMCU_H30,1291
#define DBGMCU_SLEEP 53,1799
#define DBGMCU_STOP 54,1860
#define DBGMCU_STANDBY 55,1921
#define IS_DBGMCU_PERIPH(56,1982
#define DBGMCU_TIM2_STOP 58,2076
#define DBGMCU_TIM3_STOP 59,2137
#define DBGMCU_TIM4_STOP 60,2198
#define DBGMCU_TIM5_STOP 61,2259
#define DBGMCU_TIM6_STOP 62,2320
#define DBGMCU_TIM7_STOP 63,2381
#define DBGMCU_TIM12_STOP 64,2442
#define DBGMCU_TIM13_STOP 65,2503
#define DBGMCU_TIM14_STOP 66,2564
#define DBGMCU_RTC_STOP 67,2625
#define DBGMCU_WWDG_STOP 68,2686
#define DBGMCU_IWDG_STOP 69,2747
#define DBGMCU_I2C1_SMBUS_TIMEOUT 70,2808
#define DBGMCU_I2C2_SMBUS_TIMEOUT 71,2869
#define DBGMCU_I2C3_SMBUS_TIMEOUT 72,2930
#define DBGMCU_CAN1_STOP 73,2991
#define DBGMCU_CAN2_STOP 74,3052
#define IS_DBGMCU_APB1PERIPH(75,3113
#define DBGMCU_TIM1_STOP 77,3211
#define DBGMCU_TIM8_STOP 78,3272
#define DBGMCU_TIM9_STOP 79,3333
#define DBGMCU_TIM10_STOP 80,3394
#define DBGMCU_TIM11_STOP 81,3455
#define IS_DBGMCU_APB2PERIPH(82,3516

FWLIB/inc/stm32f4xx_dcmi.h,2465
#define __STM32F4xx_DCMI_H30,1285
  uint16_t DCMI_CaptureMode;53,1728
  uint16_t DCMI_SynchroMode;56,1921
  uint16_t DCMI_PCKPolarity;59,2128
  uint16_t DCMI_VSPolarity;62,2326
  uint16_t DCMI_HSPolarity;65,2531
  uint16_t DCMI_CaptureRate;68,2738
  uint16_t DCMI_ExtendedDataMode;71,2938
} DCMI_InitTypeDef;73,3142
  uint16_t DCMI_VerticalStartLine;80,3249
  uint16_t DCMI_HorizontalOffsetCount;83,3481
  uint16_t DCMI_VerticalLineCount;86,3705
  uint16_t DCMI_CaptureCount;89,3926
} DCMI_CROPInitTypeDef;92,4215
  uint8_t DCMI_FrameStartCode;99,4351
  uint8_t DCMI_LineStartCode;100,4440
  uint8_t DCMI_LineEndCode;101,4528
  uint8_t DCMI_FrameEndCode;102,4614
} DCMI_CodesInitTypeDef;103,4701
#define DCMI_CaptureMode_Continuous 114,4917
#define DCMI_CaptureMode_SnapShot 116,5140
#define IS_DCMI_CAPTURE_MODE(118,5381
#define DCMI_SynchroMode_Hardware 128,5617
#define DCMI_SynchroMode_Embedded 130,5851
#define IS_DCMI_SYNCHRO(132,6086
#define DCMI_PCKPolarity_Falling 142,6305
#define DCMI_PCKPolarity_Rising 143,6404
#define IS_DCMI_PCKPOLARITY(144,6502
#define DCMI_VSPolarity_Low 154,6742
#define DCMI_VSPolarity_High 155,6838
#define IS_DCMI_VSPOLARITY(156,6935
#define DCMI_HSPolarity_Low 166,7165
#define DCMI_HSPolarity_High 167,7263
#define IS_DCMI_HSPOLARITY(168,7362
#define DCMI_CaptureRate_All_Frame 178,7590
#define DCMI_CaptureRate_1of2_Frame 179,7681
#define DCMI_CaptureRate_1of4_Frame 180,7779
#define IS_DCMI_CAPTURE_RATE(181,7877
#define DCMI_ExtendedDataMode_8b 192,8196
#define DCMI_ExtendedDataMode_10b 193,8312
#define DCMI_ExtendedDataMode_12b 194,8429
#define DCMI_ExtendedDataMode_14b 195,8546
#define IS_DCMI_EXTENDED_DATA(196,8663
#define DCMI_IT_FRAME 208,9054
#define DCMI_IT_OVF 209,9099
#define DCMI_IT_ERR 210,9144
#define DCMI_IT_VSYNC 211,9189
#define DCMI_IT_LINE 212,9234
#define IS_DCMI_CONFIG_IT(213,9279
#define IS_DCMI_GET_IT(214,9370
#define DCMI_FLAG_HSYNC 230,9763
#define DCMI_FLAG_VSYNC 231,9811
#define DCMI_FLAG_FNE 232,9859
#define DCMI_FLAG_FRAMERI 236,9955
#define DCMI_FLAG_OVFRI 237,10004
#define DCMI_FLAG_ERRRI 238,10053
#define DCMI_FLAG_VSYNCRI 239,10102
#define DCMI_FLAG_LINERI 240,10151
#define DCMI_FLAG_FRAMEMI 244,10248
#define DCMI_FLAG_OVFMI 245,10297
#define DCMI_FLAG_ERRMI 246,10346
#define DCMI_FLAG_VSYNCMI 247,10395
#define DCMI_FLAG_LINEMI 248,10444
#define IS_DCMI_GET_FLAG(249,10493
#define IS_DCMI_CLEAR_FLAG(263,11389

FWLIB/inc/stm32f4xx_dma.h,6496
#define __STM32F4xx_DMA_H31,1300
  uint32_t DMA_Channel;56,1739
  uint32_t DMA_PeripheralBaseAddr;59,1931
  uint32_t DMA_Memory0BaseAddr;61,2033
  uint32_t DMA_DIR;65,2295
  uint32_t DMA_BufferSize;69,2611
  uint32_t DMA_PeripheralInc;73,2947
  uint32_t DMA_MemoryInc;76,3184
  uint32_t DMA_PeripheralDataSize;79,3413
  uint32_t DMA_MemoryDataSize;82,3600
  uint32_t DMA_Mode;85,3779
  uint32_t DMA_Priority;90,4188
  uint32_t DMA_FIFOMode;93,4386
  uint32_t DMA_FIFOThreshold;98,4835
  uint32_t DMA_MemoryBurst;101,5021
  uint32_t DMA_PeripheralBurst;106,5490
}DMA_InitTypeDef;DMA_InitTypeDef110,5966
#define IS_DMA_ALL_PERIPH(118,6125
#define IS_DMA_ALL_CONTROLLER(135,7211
#define DMA_Channel_0 141,7396
#define DMA_Channel_1 142,7462
#define DMA_Channel_2 143,7528
#define DMA_Channel_3 144,7594
#define DMA_Channel_4 145,7660
#define DMA_Channel_5 146,7726
#define DMA_Channel_6 147,7792
#define DMA_Channel_7 148,7858
#define IS_DMA_CHANNEL(150,7926
#define DMA_DIR_PeripheralToMemory 166,8549
#define DMA_DIR_MemoryToPeripheral 167,8615
#define DMA_DIR_MemoryToMemory 168,8682
#define IS_DMA_DIRECTION(170,8750
#define IS_DMA_BUFFER_SIZE(181,9082
#define DMA_PeripheralInc_Enable 190,9243
#define DMA_PeripheralInc_Disable 191,9309
#define IS_DMA_PERIPHERAL_INC_STATE(193,9377
#define DMA_MemoryInc_Enable 203,9633
#define DMA_MemoryInc_Disable 204,9699
#define IS_DMA_MEMORY_INC_STATE(206,9767
#define DMA_PeripheralDataSize_Byte 216,10004
#define DMA_PeripheralDataSize_HalfWord 217,10071
#define DMA_PeripheralDataSize_Word 218,10138
#define IS_DMA_PERIPHERAL_DATA_SIZE(220,10206
#define DMA_MemoryDataSize_Byte 231,10550
#define DMA_MemoryDataSize_HalfWord 232,10617
#define DMA_MemoryDataSize_Word 233,10684
#define IS_DMA_MEMORY_DATA_SIZE(235,10752
#define DMA_Mode_Normal 246,11077
#define DMA_Mode_Circular 247,11144
#define IS_DMA_MODE(249,11212
#define DMA_Priority_Low 259,11408
#define DMA_Priority_Medium 260,11474
#define DMA_Priority_High 261,11541
#define DMA_Priority_VeryHigh 262,11607
#define IS_DMA_PRIORITY(264,11675
#define DMA_FIFOMode_Disable 276,12058
#define DMA_FIFOMode_Enable 277,12125
#define IS_DMA_FIFO_MODE_STATE(279,12193
#define DMA_FIFOThreshold_1QuarterFull 289,12428
#define DMA_FIFOThreshold_HalfFull 290,12494
#define DMA_FIFOThreshold_3QuartersFull 291,12561
#define DMA_FIFOThreshold_Full 292,12627
#define IS_DMA_FIFO_THRESHOLD(294,12695
#define DMA_MemoryBurst_Single 306,13143
#define DMA_MemoryBurst_INC4 307,13209
#define DMA_MemoryBurst_INC8 308,13277
#define DMA_MemoryBurst_INC16 309,13343
#define IS_DMA_MEMORY_BURST(311,13411
#define DMA_PeripheralBurst_Single 323,13792
#define DMA_PeripheralBurst_INC4 324,13858
#define DMA_PeripheralBurst_INC8 325,13926
#define DMA_PeripheralBurst_INC16 326,13992
#define IS_DMA_PERIPHERAL_BURST(328,14060
#define DMA_FIFOStatus_Less1QuarterFull 340,14473
#define DMA_FIFOStatus_1QuarterFull 341,14544
#define DMA_FIFOStatus_HalfFull 342,14615
#define DMA_FIFOStatus_3QuartersFull 343,14687
#define DMA_FIFOStatus_Empty 344,14758
#define DMA_FIFOStatus_Full 345,14829
#define IS_DMA_FIFO_STATUS(347,14902
#define DMA_FLAG_FEIF0 360,15494
#define DMA_FLAG_DMEIF0 361,15560
#define DMA_FLAG_TEIF0 362,15626
#define DMA_FLAG_HTIF0 363,15692
#define DMA_FLAG_TCIF0 364,15758
#define DMA_FLAG_FEIF1 365,15824
#define DMA_FLAG_DMEIF1 366,15890
#define DMA_FLAG_TEIF1 367,15956
#define DMA_FLAG_HTIF1 368,16022
#define DMA_FLAG_TCIF1 369,16088
#define DMA_FLAG_FEIF2 370,16154
#define DMA_FLAG_DMEIF2 371,16220
#define DMA_FLAG_TEIF2 372,16286
#define DMA_FLAG_HTIF2 373,16352
#define DMA_FLAG_TCIF2 374,16418
#define DMA_FLAG_FEIF3 375,16484
#define DMA_FLAG_DMEIF3 376,16550
#define DMA_FLAG_TEIF3 377,16616
#define DMA_FLAG_HTIF3 378,16682
#define DMA_FLAG_TCIF3 379,16748
#define DMA_FLAG_FEIF4 380,16814
#define DMA_FLAG_DMEIF4 381,16880
#define DMA_FLAG_TEIF4 382,16946
#define DMA_FLAG_HTIF4 383,17012
#define DMA_FLAG_TCIF4 384,17078
#define DMA_FLAG_FEIF5 385,17144
#define DMA_FLAG_DMEIF5 386,17210
#define DMA_FLAG_TEIF5 387,17276
#define DMA_FLAG_HTIF5 388,17342
#define DMA_FLAG_TCIF5 389,17408
#define DMA_FLAG_FEIF6 390,17474
#define DMA_FLAG_DMEIF6 391,17540
#define DMA_FLAG_TEIF6 392,17606
#define DMA_FLAG_HTIF6 393,17672
#define DMA_FLAG_TCIF6 394,17738
#define DMA_FLAG_FEIF7 395,17804
#define DMA_FLAG_DMEIF7 396,17870
#define DMA_FLAG_TEIF7 397,17936
#define DMA_FLAG_HTIF7 398,18002
#define DMA_FLAG_TCIF7 399,18068
#define IS_DMA_CLEAR_FLAG(401,18136
#define IS_DMA_GET_FLAG(404,18334
#define DMA_IT_TC 432,20337
#define DMA_IT_HT 433,20403
#define DMA_IT_TE 434,20469
#define DMA_IT_DME 435,20535
#define DMA_IT_FE 436,20601
#define IS_DMA_CONFIG_IT(438,20669
#define DMA_IT_FEIF0 447,20831
#define DMA_IT_DMEIF0 448,20897
#define DMA_IT_TEIF0 449,20963
#define DMA_IT_HTIF0 450,21029
#define DMA_IT_TCIF0 451,21095
#define DMA_IT_FEIF1 452,21161
#define DMA_IT_DMEIF1 453,21227
#define DMA_IT_TEIF1 454,21293
#define DMA_IT_HTIF1 455,21359
#define DMA_IT_TCIF1 456,21425
#define DMA_IT_FEIF2 457,21491
#define DMA_IT_DMEIF2 458,21557
#define DMA_IT_TEIF2 459,21623
#define DMA_IT_HTIF2 460,21689
#define DMA_IT_TCIF2 461,21755
#define DMA_IT_FEIF3 462,21821
#define DMA_IT_DMEIF3 463,21887
#define DMA_IT_TEIF3 464,21953
#define DMA_IT_HTIF3 465,22019
#define DMA_IT_TCIF3 466,22085
#define DMA_IT_FEIF4 467,22151
#define DMA_IT_DMEIF4 468,22217
#define DMA_IT_TEIF4 469,22283
#define DMA_IT_HTIF4 470,22349
#define DMA_IT_TCIF4 471,22415
#define DMA_IT_FEIF5 472,22481
#define DMA_IT_DMEIF5 473,22547
#define DMA_IT_TEIF5 474,22613
#define DMA_IT_HTIF5 475,22679
#define DMA_IT_TCIF5 476,22745
#define DMA_IT_FEIF6 477,22811
#define DMA_IT_DMEIF6 478,22877
#define DMA_IT_TEIF6 479,22943
#define DMA_IT_HTIF6 480,23009
#define DMA_IT_TCIF6 481,23075
#define DMA_IT_FEIF7 482,23141
#define DMA_IT_DMEIF7 483,23207
#define DMA_IT_TEIF7 484,23273
#define DMA_IT_HTIF7 485,23339
#define DMA_IT_TCIF7 486,23405
#define IS_DMA_CLEAR_IT(488,23473
#define IS_DMA_GET_IT(492,23687
#define DMA_PINCOS_Psize 520,25429
#define DMA_PINCOS_WordAligned 521,25495
#define IS_DMA_PINCOS_SIZE(523,25563
#define DMA_FlowCtrl_Memory 533,25790
#define DMA_FlowCtrl_Peripheral 534,25856
#define IS_DMA_FLOW_CTRL(536,25924
#define DMA_Memory_0 546,26150
#define DMA_Memory_1 547,26216
#define IS_DMA_CURRENT_MEM(549,26284

FWLIB/inc/stm32f4xx_dma2d.h,3887
#define __STM32F4xx_DMA2D_H31,1303
  uint32_t DMA2D_Mode;56,1752
  uint32_t DMA2D_CMode;59,1951
  uint32_t DMA2D_OutputBlue;62,2162
  uint32_t DMA2D_OutputGreen;70,2864
  uint32_t DMA2D_OutputRed;78,3579
  uint32_t DMA2D_OutputAlpha;86,4282
  uint32_t DMA2D_OutputMemoryAdd;92,4783
  uint32_t DMA2D_OutputOffset;95,4984
  uint32_t DMA2D_NumberOfLine;98,5174
  uint32_t DMA2D_PixelPerLine;101,5404
} DMA2D_InitTypeDef;103,5627
  uint32_t DMA2D_FGMA;109,5674
  uint32_t DMA2D_FGO;112,5894
  uint32_t DMA2D_FGCM;115,6096
  uint32_t DMA2D_FG_CLUT_CM;118,6303
  uint32_t DMA2D_FG_CLUT_SIZE;121,6532
  uint32_t DMA2D_FGPFC_ALPHA_MODE;124,6733
  uint32_t DMA2D_FGPFC_ALPHA_VALUE;127,6951
  uint32_t DMA2D_FGC_BLUE;130,7138
  uint32_t DMA2D_FGC_GREEN;133,7324
  uint32_t DMA2D_FGC_RED;136,7511
  uint32_t DMA2D_FGCMAR;139,7708
} DMA2D_FG_InitTypeDef;141,7926
  uint32_t DMA2D_BGMA;146,7974
  uint32_t DMA2D_BGO;149,8194
  uint32_t DMA2D_BGCM;152,8396
  uint32_t DMA2D_BG_CLUT_CM;155,8603
  uint32_t DMA2D_BG_CLUT_SIZE;158,8832
  uint32_t DMA2D_BGPFC_ALPHA_MODE;161,9033
  uint32_t DMA2D_BGPFC_ALPHA_VALUE;164,9251
  uint32_t DMA2D_BGC_BLUE;167,9438
  uint32_t DMA2D_BGC_GREEN;170,9624
  uint32_t DMA2D_BGC_RED;173,9811
  uint32_t DMA2D_BGCMAR;176,10008
} DMA2D_BG_InitTypeDef;178,10226
#define DMA2D_M2M 193,10444
#define DMA2D_M2M_PFC 194,10513
#define DMA2D_M2M_BLEND 195,10582
#define DMA2D_R2M 196,10651
#define IS_DMA2D_MODE(198,10722
#define DMA2D_ARGB8888 209,10961
#define DMA2D_RGB888 210,11030
#define DMA2D_RGB565 211,11099
#define DMA2D_ARGB1555 212,11168
#define DMA2D_ARGB4444 213,11237
#define IS_DMA2D_CMODE(215,11308
#define DMA2D_Output_Color 227,11665
#define IS_DMA2D_OGREEN(229,11734
#define IS_DMA2D_ORED(230,11800
#define IS_DMA2D_OBLUE(231,11864
#define IS_DMA2D_OALPHA(232,11929
#define DMA2D_OUTPUT_OFFSET 241,12070
#define IS_DMA2D_OUTPUT_OFFSET(243,12129
#define DMA2D_pixel 254,12275
#define DMA2D_Line 255,12328
#define IS_DMA2D_LINE(257,12383
#define IS_DMA2D_PIXEL(258,12436
#define OFFSET 268,12561
#define IS_DMA2D_FGO(270,12616
#define IS_DMA2D_BGO(272,12664
#define CM_ARGB8888 283,12780
#define CM_RGB888 284,12831
#define CM_RGB565 285,12882
#define CM_ARGB1555 286,12933
#define CM_ARGB4444 287,12984
#define CM_L8 288,13035
#define CM_AL44 289,13086
#define CM_AL88 290,13137
#define CM_L4 291,13188
#define CM_A8 292,13239
#define CM_A4 293,13290
#define IS_DMA2D_FGCM(295,13343
#define IS_DMA2D_BGCM(302,13794
#define CLUT_CM_ARGB8888 317,14314
#define CLUT_CM_RGB888 318,14370
#define IS_DMA2D_FG_CLUT_CM(320,14428
#define IS_DMA2D_BG_CLUT_CM(322,14544
#define COLOR_VALUE 332,14733
#define IS_DMA2D_FG_CLUT_SIZE(334,14791
#define IS_DMA2D_FG_ALPHA_VALUE(336,14870
#define IS_DMA2D_FGC_BLUE(337,14953
#define IS_DMA2D_FGC_GREEN(338,15018
#define IS_DMA2D_FGC_RED(339,15086
#define IS_DMA2D_BG_CLUT_SIZE(341,15150
#define IS_DMA2D_BG_ALPHA_VALUE(343,15229
#define IS_DMA2D_BGC_BLUE(344,15312
#define IS_DMA2D_BGC_GREEN(345,15377
#define IS_DMA2D_BGC_RED(346,15445
#define NO_MODIF_ALPHA_VALUE 356,15574
#define REPLACE_ALPHA_VALUE 357,15633
#define COMBINE_ALPHA_VALUE 358,15692
#define IS_DMA2D_FG_ALPHA_MODE(360,15753
#define IS_DMA2D_BG_ALPHA_MODE(364,16033
#define DMA2D_IT_CE 376,16383
#define DMA2D_IT_CTC 377,16439
#define DMA2D_IT_CAE 378,16496
#define DMA2D_IT_TW 379,16553
#define DMA2D_IT_TC 380,16609
#define DMA2D_IT_TE 381,16665
#define IS_DMA2D_IT(383,16723
#define DMA2D_FLAG_CE 395,17025
#define DMA2D_FLAG_CTC 396,17084
#define DMA2D_FLAG_CAE 397,17144
#define DMA2D_FLAG_TW 398,17204
#define DMA2D_FLAG_TC 399,17263
#define DMA2D_FLAG_TE 400,17322
#define IS_DMA2D_GET_FLAG(403,17385
#define DEADTIME 416,17742
#define IS_DMA2D_DEAD_TIME(418,17804
#define LINE_WATERMARK 421,17873
#define IS_DMA2D_LineWatermark(423,17923

FWLIB/inc/stm32f4xx_exti.h,1294
#define __STM32F4xx_EXTI_H31,1299
  EXTI_Mode_Interrupt 56,1732
  EXTI_Mode_Event 57,1763
}EXTIMode_TypeDef;EXTIMode_TypeDef58,1789
#define IS_EXTI_MODE(60,1811
  EXTI_Trigger_Rising 68,1977
  EXTI_Trigger_Falling 69,2008
  EXTI_Trigger_Rising_Falling 70,2042
}EXTITrigger_TypeDef;EXTITrigger_TypeDef71,2080
#define IS_EXTI_TRIGGER(73,2105
  uint32_t EXTI_Line;82,2414
  EXTIMode_TypeDef EXTI_Mode;85,2621
  EXTITrigger_TypeDef EXTI_Trigger;88,2804
  FunctionalState EXTI_LineCmd;91,3012
}EXTI_InitTypeDef;EXTI_InitTypeDef93,3206
#define EXTI_Line0 105,3410
#define EXTI_Line1 106,3494
#define EXTI_Line2 107,3578
#define EXTI_Line3 108,3662
#define EXTI_Line4 109,3746
#define EXTI_Line5 110,3830
#define EXTI_Line6 111,3914
#define EXTI_Line7 112,3998
#define EXTI_Line8 113,4082
#define EXTI_Line9 114,4166
#define EXTI_Line10 115,4250
#define EXTI_Line11 116,4335
#define EXTI_Line12 117,4420
#define EXTI_Line13 118,4505
#define EXTI_Line14 119,4590
#define EXTI_Line15 120,4675
#define EXTI_Line16 121,4760
#define EXTI_Line17 122,4873
#define EXTI_Line18 123,4991
#define EXTI_Line19 124,5166
#define EXTI_Line20 125,5290
#define EXTI_Line21 126,5436
#define EXTI_Line22 127,5618
#define IS_EXTI_LINE(129,5828
#define IS_GET_EXTI_LINE(131,5932

FWLIB/inc/stm32f4xx_flash.h,5731
#define __STM32F4xx_FLASH_H31,1303
  FLASH_BUSY 54,1727
  FLASH_ERROR_RD,55,1746
  FLASH_ERROR_PGS,56,1765
  FLASH_ERROR_PGP,57,1785
  FLASH_ERROR_PGA,58,1805
  FLASH_ERROR_WRP,59,1825
  FLASH_ERROR_PROGRAM,60,1845
  FLASH_ERROR_OPERATION,61,1869
  FLASH_COMPLETE62,1895
}FLASH_Status;FLASH_Status63,1913
#define FLASH_Latency_0 74,2118
#define FLASH_Latency_1 75,2215
#define FLASH_Latency_2 76,2312
#define FLASH_Latency_3 77,2409
#define FLASH_Latency_4 78,2506
#define FLASH_Latency_5 79,2603
#define FLASH_Latency_6 80,2700
#define FLASH_Latency_7 81,2797
#define FLASH_Latency_8 82,2894
#define FLASH_Latency_9 83,2991
#define FLASH_Latency_10 84,3088
#define FLASH_Latency_11 85,3185
#define FLASH_Latency_12 86,3282
#define FLASH_Latency_13 87,3379
#define FLASH_Latency_14 88,3476
#define FLASH_Latency_15 89,3573
#define IS_FLASH_LATENCY(92,3674
#define VoltageRange_1 115,4911
#define VoltageRange_2 116,5004
#define VoltageRange_3 117,5096
#define VoltageRange_4 118,5188
#define IS_VOLTAGERANGE(120,5297
#define FLASH_Sector_0 131,5618
#define FLASH_Sector_1 132,5691
#define FLASH_Sector_2 133,5764
#define FLASH_Sector_3 134,5837
#define FLASH_Sector_4 135,5910
#define FLASH_Sector_5 136,5983
#define FLASH_Sector_6 137,6056
#define FLASH_Sector_7 138,6129
#define FLASH_Sector_8 139,6202
#define FLASH_Sector_9 140,6275
#define FLASH_Sector_10 141,6348
#define FLASH_Sector_11 142,6421
#define FLASH_Sector_12 143,6494
#define FLASH_Sector_13 144,6567
#define FLASH_Sector_14 145,6640
#define FLASH_Sector_15 146,6713
#define FLASH_Sector_16 147,6786
#define FLASH_Sector_17 148,6859
#define FLASH_Sector_18 149,6932
#define FLASH_Sector_19 150,7005
#define FLASH_Sector_20 151,7078
#define FLASH_Sector_21 152,7151
#define FLASH_Sector_22 153,7224
#define FLASH_Sector_23 154,7297
#define IS_FLASH_SECTOR(156,7372
#define IS_FLASH_ADDRESS(170,8666
#define IS_FLASH_ADDRESS(175,8941
#define IS_FLASH_ADDRESS(180,9191
#define IS_FLASH_ADDRESS(185,9437
#define OB_WRP_Sector_0 196,9739
#define OB_WRP_Sector_1 197,9833
#define OB_WRP_Sector_2 198,9927
#define OB_WRP_Sector_3 199,10021
#define OB_WRP_Sector_4 200,10115
#define OB_WRP_Sector_5 201,10209
#define OB_WRP_Sector_6 202,10303
#define OB_WRP_Sector_7 203,10397
#define OB_WRP_Sector_8 204,10491
#define OB_WRP_Sector_9 205,10585
#define OB_WRP_Sector_10 206,10679
#define OB_WRP_Sector_11 207,10773
#define OB_WRP_Sector_12 208,10867
#define OB_WRP_Sector_13 209,10961
#define OB_WRP_Sector_14 210,11055
#define OB_WRP_Sector_15 211,11149
#define OB_WRP_Sector_16 212,11243
#define OB_WRP_Sector_17 213,11337
#define OB_WRP_Sector_18 214,11431
#define OB_WRP_Sector_19 215,11525
#define OB_WRP_Sector_20 216,11619
#define OB_WRP_Sector_21 217,11713
#define OB_WRP_Sector_22 218,11807
#define OB_WRP_Sector_23 219,11901
#define OB_WRP_Sector_All 220,11995
#define IS_OB_WRP(222,12091
#define OB_PcROP_Disable 230,12274
#define OB_PcROP_Enable 231,12391
#define IS_OB_PCROP_SELECT(232,12508
#define OB_PCROP_Sector_0 240,12696
#define OB_PCROP_Sector_1 241,12802
#define OB_PCROP_Sector_2 242,12908
#define OB_PCROP_Sector_3 243,13014
#define OB_PCROP_Sector_4 244,13120
#define OB_PCROP_Sector_5 245,13226
#define OB_PCROP_Sector_6 246,13332
#define OB_PCROP_Sector_7 247,13438
#define OB_PCROP_Sector_8 248,13544
#define OB_PCROP_Sector_9 249,13650
#define OB_PCROP_Sector_10 250,13756
#define OB_PCROP_Sector_11 251,13862
#define OB_PCROP_Sector_12 252,13968
#define OB_PCROP_Sector_13 253,14074
#define OB_PCROP_Sector_14 254,14180
#define OB_PCROP_Sector_15 255,14286
#define OB_PCROP_Sector_16 256,14392
#define OB_PCROP_Sector_17 257,14498
#define OB_PCROP_Sector_18 258,14604
#define OB_PCROP_Sector_19 259,14710
#define OB_PCROP_Sector_20 260,14816
#define OB_PCROP_Sector_21 261,14922
#define OB_PCROP_Sector_22 262,15028
#define OB_PCROP_Sector_23 263,15134
#define OB_PCROP_Sector_All 264,15240
#define IS_OB_PCROP(266,15348
#define OB_RDP_Level_0 274,15542
#define OB_RDP_Level_1 275,15584
#define IS_OB_RDP(278,15828
#define OB_IWDG_SW 288,16087
#define OB_IWDG_HW 289,16175
#define IS_OB_IWDG_SOURCE(290,16263
#define OB_STOP_NoRST 298,16435
#define OB_STOP_RST 299,16540
#define IS_OB_STOP_SOURCE(300,16642
#define OB_STDBY_NoRST 309,16821
#define OB_STDBY_RST 310,16929
#define IS_OB_STDBY_SOURCE(311,17034
#define OB_BOR_LEVEL3 319,17208
#define OB_BOR_LEVEL2 320,17307
#define OB_BOR_LEVEL1 321,17406
#define OB_BOR_OFF 322,17505
#define IS_OB_BOR(323,17604
#define OB_Dual_BootEnabled 332,17842
#define OB_Dual_BootDisabled 333,17947
#define IS_OB_BOOT(334,18052
#define FLASH_IT_EOP 342,18217
#define FLASH_IT_ERR 343,18329
#define IS_FLASH_IT(344,18424
#define FLASH_FLAG_EOP 352,18586
#define FLASH_FLAG_OPERR 353,18700
#define FLASH_FLAG_WRPERR 354,18814
#define FLASH_FLAG_PGAERR 355,18928
#define FLASH_FLAG_PGPERR 356,19042
#define FLASH_FLAG_PGSERR 357,19156
#define FLASH_FLAG_RDERR 358,19270
#define FLASH_FLAG_BSY 359,19384
#define IS_FLASH_CLEAR_FLAG(360,19499
#define IS_FLASH_GET_FLAG(361,19610
#define FLASH_PSIZE_BYTE 372,20096
#define FLASH_PSIZE_HALF_WORD 373,20155
#define FLASH_PSIZE_WORD 374,20214
#define FLASH_PSIZE_DOUBLE_WORD 375,20273
#define CR_PSIZE_MASK 376,20332
#define RDP_KEY 384,20455
#define FLASH_KEY1 385,20508
#define FLASH_KEY2 386,20565
#define FLASH_OPT_KEY1 387,20622
#define FLASH_OPT_KEY2 388,20679
#define ACR_BYTE0_ADDRESS 396,20832
#define OPTCR_BYTE0_ADDRESS 400,20969
#define OPTCR_BYTE1_ADDRESS 404,21106
#define OPTCR_BYTE2_ADDRESS 408,21244
#define OPTCR_BYTE3_ADDRESS 412,21382
#define OPTCR1_BYTE2_ADDRESS 417,21521

FWLIB/inc/stm32f4xx_flash_ramfunc.h,128
#define __STM32F4xx_FLASH_RAMFUNC_H31,1263
#define __RAM_FUNC 63,2222
#define __RAM_FUNC 70,2403
#define __RAM_FUNC 78,2621

FWLIB/inc/stm32f4xx_fmc.h,9932
#define __STM32F4xx_FMC_H31,1297
  uint32_t FMC_AddressSetupTime;55,1745
  uint32_t FMC_AddressHoldTime;60,2139
  uint32_t FMC_DataSetupTime;65,2531
  uint32_t FMC_BusTurnAroundDuration;70,2946
  uint32_t FMC_CLKDivision;75,3335
  uint32_t FMC_DataLatency;79,3691
  uint32_t FMC_AccessMode;87,4381
}FMC_NORSRAMTimingInitTypeDef;FMC_NORSRAMTimingInitTypeDef89,4570
  uint32_t FMC_Bank;96,4687
  uint32_t FMC_DataAddressMux;99,4886
  uint32_t FMC_MemoryType;103,5177
  uint32_t FMC_MemoryDataWidth;107,5445
  uint32_t FMC_BurstAccessMode;110,5640
  uint32_t FMC_WaitSignalPolarity;114,5983
  uint32_t FMC_WrapMode;118,6273
  uint32_t FMC_WaitSignalActive;122,6582
  uint32_t FMC_WriteOperation;127,6982
  uint32_t FMC_WaitSignal;130,7204
  uint32_t FMC_ExtendedMode;134,7499
  uint32_t FMC_AsynchronousWait;137,7686
  uint32_t FMC_WriteBurst;141,7989
  uint32_t FMC_ContinousClock;144,8181
  FMC_NORSRAMTimingInitTypeDef* FMC_ReadWriteTimingStruct;150,8599
  FMC_NORSRAMTimingInitTypeDef* FMC_WriteTimingStruct;152,8748
}FMC_NORSRAMInitTypeDef;FMC_NORSRAMInitTypeDef153,8886
  uint32_t FMC_SetupTime;160,9006
  uint32_t FMC_WaitSetupTime;166,9461
  uint32_t FMC_HoldSetupTime;172,9902
  uint32_t FMC_HiZSetupTime;179,10431
}FMC_NAND_PCCARDTimingInitTypeDef;FMC_NAND_PCCARDTimingInitTypeDef184,10894
  uint32_t FMC_Bank;191,11011
  uint32_t FMC_Waitfeature;194,11197
  uint32_t FMC_MemoryDataWidth;197,11401
  uint32_t FMC_ECC;200,11589
  uint32_t FMC_ECCPageSize;203,11762
  uint32_t FMC_TCLRSetupTime;206,11948
  uint32_t FMC_TARSetupTime;210,12206
  FMC_NAND_PCCARDTimingInitTypeDef*  FMC_CommonSpaceTimingStruct;214,12465
  FMC_NAND_PCCARDTimingInitTypeDef*  FMC_AttributeSpaceTimingStruct;216,12569
}FMC_NANDInitTypeDef;FMC_NANDInitTypeDef217,12674
  uint32_t FMC_Waitfeature;225,12782
  uint32_t FMC_TCLRSetupTime;228,12976
  uint32_t FMC_TARSetupTime;232,13228
  FMC_NAND_PCCARDTimingInitTypeDef*  FMC_CommonSpaceTimingStruct;237,13485
  FMC_NAND_PCCARDTimingInitTypeDef*  FMC_AttributeSpaceTimingStruct;239,13586
  FMC_NAND_PCCARDTimingInitTypeDef*  FMC_IOSpaceTimingStruct;241,13697
}FMC_PCCARDInitTypeDef;FMC_PCCARDInitTypeDef242,13790
  uint32_t FMC_LoadToActiveDelay;250,13903
  uint32_t FMC_ExitSelfRefreshDelay;254,14216
  uint32_t FMC_SelfRefreshTime;258,14532
  uint32_t FMC_RowCycleDelay;262,14839
  uint32_t FMC_WriteRecoveryTime;267,15277
  uint32_t FMC_RPDelay;270,15530
  uint32_t FMC_RCDDelay;274,15864
}FMC_SDRAMTimingInitTypeDef;FMC_SDRAMTimingInitTypeDef278,16202
  uint32_t FMC_CommandMode;287,16321
  uint32_t FMC_CommandTarget;290,16564
  uint32_t FMC_AutoRefreshNumber;293,16820
  uint32_t FMC_ModeRegisterDefinition;297,17244
}FMC_SDRAMCommandTypeDef;FMC_SDRAMCommandTypeDef299,17336
  uint32_t FMC_Bank;307,17447
  uint32_t FMC_ColumnBitsNumber;310,17644
  uint32_t FMC_RowBitsNumber;313,17890
  uint32_t FMC_SDMemoryDataWidth;316,18134
  uint32_t FMC_InternalBankNumber;319,18371
  uint32_t FMC_CASLatency;322,18611
  uint32_t FMC_WriteProtection;325,18869
  uint32_t FMC_SDClockPeriod;328,19121
  uint32_t FMC_ReadBurst;332,19477
  uint32_t FMC_ReadPipeDelay;336,19847
  FMC_SDRAMTimingInitTypeDef* FMC_SDRAMTimingStruct;339,20103
}FMC_SDRAMInitTypeDef;FMC_SDRAMInitTypeDef341,20258
#define FMC_Bank1_NORSRAM1 353,20472
#define FMC_Bank1_NORSRAM2 354,20544
#define FMC_Bank1_NORSRAM3 355,20616
#define FMC_Bank1_NORSRAM4 356,20688
#define IS_FMC_NORSRAM_BANK(358,20762
#define FMC_Bank2_NAND 369,21113
#define FMC_Bank3_NAND 370,21185
#define IS_FMC_NAND_BANK(372,21259
#define FMC_Bank4_PCCARD 381,21456
#define FMC_Bank1_SDRAM 389,21650
#define FMC_Bank2_SDRAM 390,21717
#define IS_FMC_SDRAM_BANK(392,21786
#define FMC_DataAddressMux_Disable 408,22125
#define FMC_DataAddressMux_Enable 409,22199
#define IS_FMC_MUX(411,22275
#define FMC_MemoryType_SRAM 421,22477
#define FMC_MemoryType_PSRAM 422,22549
#define FMC_MemoryType_NOR 423,22621
#define IS_FMC_MEMORY(425,22695
#define FMC_NORSRAM_MemoryDataWidth_8b 436,22979
#define FMC_NORSRAM_MemoryDataWidth_16b 437,23059
#define FMC_NORSRAM_MemoryDataWidth_32b 438,23139
#define IS_FMC_NORSRAM_MEMORY_WIDTH(440,23221
#define FMC_BurstAccessMode_Disable 451,23577
#define FMC_BurstAccessMode_Enable 452,23650
#define IS_FMC_BURSTMODE(454,23724
#define FMC_AsynchronousWait_Disable 463,23956
#define FMC_AsynchronousWait_Enable 464,24028
#define IS_FMC_ASYNWAIT(466,24102
#define FMC_WaitSignalPolarity_Low 475,24334
#define FMC_WaitSignalPolarity_High 476,24406
#define IS_FMC_WAIT_POLARITY(478,24480
#define FMC_WrapMode_Disable 487,24721
#define FMC_WrapMode_Enable 488,24793
#define IS_FMC_WRAP_MODE(490,24868
#define FMC_WaitSignalActive_BeforeWaitState 499,25073
#define FMC_WaitSignalActive_DuringWaitState 500,25145
#define IS_FMC_WAIT_SIGNAL_ACTIVE(502,25220
#define FMC_WriteOperation_Disable 511,25488
#define FMC_WriteOperation_Enable 512,25567
#define IS_FMC_WRITE_OPERATION(514,25648
#define FMC_WaitSignal_Disable 523,25922
#define FMC_WaitSignal_Enable 524,25994
#define IS_FMC_WAITE_SIGNAL(526,26069
#define FMC_ExtendedMode_Disable 535,26294
#define FMC_ExtendedMode_Enable 536,26366
#define IS_FMC_EXTENDED_MODE(538,26440
#define FMC_WriteBurst_Disable 548,26664
#define FMC_WriteBurst_Enable 549,26736
#define IS_FMC_WRITE_BURST(551,26811
#define FMC_CClock_SyncOnly 561,27036
#define FMC_CClock_SyncAsync 562,27108
#define IS_FMC_CONTINOUS_CLOCK(564,27183
#define IS_FMC_ADDRESS_SETUP_TIME(573,27416
#define IS_FMC_ADDRESS_HOLD_TIME(581,27545
#define IS_FMC_DATASETUP_TIME(589,27689
#define IS_FMC_TURNAROUND_TIME(597,27840
#define IS_FMC_CLK_DIV(605,27961
#define IS_FMC_DATA_LATENCY(613,28089
#define FMC_AccessMode_A 621,28212
#define FMC_AccessMode_B 622,28284
#define FMC_AccessMode_C 623,28357
#define FMC_AccessMode_D 624,28429
#define IS_FMC_ACCESS_MODE(626,28503
#define FMC_Waitfeature_Disable 645,28929
#define FMC_Waitfeature_Enable 646,29001
#define IS_FMC_WAIT_FEATURE(648,29075
#define FMC_NAND_MemoryDataWidth_8b 657,29308
#define FMC_NAND_MemoryDataWidth_16b 658,29380
#define IS_FMC_NAND_MEMORY_WIDTH(660,29454
#define FMC_ECC_Disable 669,29686
#define FMC_ECC_Enable 670,29758
#define IS_FMC_ECC_STATE(672,29832
#define FMC_ECCPageSize_256Bytes 681,30033
#define FMC_ECCPageSize_512Bytes 682,30105
#define FMC_ECCPageSize_1024Bytes 683,30177
#define FMC_ECCPageSize_2048Bytes 684,30249
#define FMC_ECCPageSize_4096Bytes 685,30321
#define FMC_ECCPageSize_8192Bytes 686,30393
#define IS_FMC_ECCPAGE_SIZE(688,30467
#define IS_FMC_TCLR_TIME(701,31014
#define IS_FMC_TAR_TIME(709,31132
#define IS_FMC_SETUP_TIME(717,31245
#define IS_FMC_WAIT_TIME(725,31365
#define IS_FMC_HOLD_TIME(733,31484
#define IS_FMC_HIZ_TIME(741,31602
#define FMC_ColumnBits_Number_8b 758,31811
#define FMC_ColumnBits_Number_9b 759,31878
#define FMC_ColumnBits_Number_10b 760,31945
#define FMC_ColumnBits_Number_11b 761,32012
#define IS_FMC_COLUMNBITS_NUMBER(763,32081
#define FMC_RowBits_Number_11b 775,32503
#define FMC_RowBits_Number_12b 776,32570
#define FMC_RowBits_Number_13b 777,32637
#define IS_FMC_ROWBITS_NUMBER(779,32706
#define FMC_SDMemory_Width_8b 790,33009
#define FMC_SDMemory_Width_16b 791,33078
#define FMC_SDMemory_Width_32b 792,33147
#define IS_FMC_SDMEMORY_WIDTH(794,33218
#define FMC_InternalBank_Number_2 805,33532
#define FMC_InternalBank_Number_4 806,33599
#define IS_FMC_INTERNALBANK_NUMBER(808,33668
#define FMC_CAS_Latency_1 819,33922
#define FMC_CAS_Latency_2 820,33989
#define FMC_CAS_Latency_3 821,34056
#define IS_FMC_CAS_LATENCY(823,34125
#define FMC_Write_Protection_Disable 834,34424
#define FMC_Write_Protection_Enable 835,34491
#define IS_FMC_WRITE_PROTECTION(837,34560
#define FMC_SDClock_Disable 848,34808
#define FMC_SDClock_Period_2 849,34875
#define FMC_SDClock_Period_3 850,34942
#define IS_FMC_SDCLOCK_PERIOD(852,35011
#define FMC_Read_Burst_Disable 863,35316
#define FMC_Read_Burst_Enable 864,35383
#define IS_FMC_READ_BURST(866,35452
#define FMC_ReadPipe_Delay_0 876,35674
#define FMC_ReadPipe_Delay_1 877,35741
#define FMC_ReadPipe_Delay_2 878,35808
#define IS_FMC_READPIPE_DELAY(880,35877
#define IS_FMC_LOADTOACTIVE_DELAY(891,36184
#define IS_FMC_EXITSELFREFRESH_DELAY(899,36339
#define IS_FMC_SELFREFRESH_TIME(907,36498
#define IS_FMC_ROWCYCLE_DELAY(915,36643
#define IS_FMC_WRITE_RECOVERY_TIME(923,36796
#define IS_FMC_RP_DELAY(931,36947
#define IS_FMC_RCD_DELAY(939,37084
#define FMC_Command_Mode_normal 948,37225
#define FMC_Command_Mode_CLK_Enabled 949,37292
#define FMC_Command_Mode_PALL 950,37359
#define FMC_Command_Mode_AutoRefresh 951,37426
#define FMC_Command_Mode_LoadMode 952,37493
#define FMC_Command_Mode_Selfrefresh 953,37560
#define FMC_Command_Mode_PowerDown 954,37627
#define IS_FMC_COMMAND_MODE(956,37696
#define FMC_Command_Target_bank2 971,38377
#define FMC_Command_Target_bank1 972,38444
#define FMC_Command_Target_bank1_2 973,38511
#define IS_FMC_COMMAND_TARGET(975,38580
#define IS_FMC_AUTOREFRESH_NUMBER(986,38912
#define IS_FMC_MODE_REGISTER(995,39072
#define FMC_NormalMode_Status 1005,39204
#define FMC_SelfRefreshMode_Status 1006,39278
#define FMC_PowerDownMode_Status 1007,39347
#define IS_FMC_MODE_STATUS(1009,39418
#define FMC_IT_RisingEdge 1025,39769
#define FMC_IT_Level 1026,39841
#define FMC_IT_FallingEdge 1027,39913
#define FMC_IT_Refresh 1028,39985
#define IS_FMC_IT(1030,40059
#define IS_FMC_GET_IT(1031,40154
#define IS_FMC_IT_BANK(1036,40424
#define FMC_FLAG_RisingEdge 1048,40832
#define FMC_FLAG_Level 1049,40904
#define FMC_FLAG_FallingEdge 1050,40976
#define FMC_FLAG_FEMPT 1051,41048
#define FMC_FLAG_Refresh 1052,41120
#define FMC_FLAG_Busy 1053,41181
#define IS_FMC_GET_FLAG(1055,41246
#define IS_FMC_GETFLAG_BANK(1062,41682
#define IS_FMC_CLEAR_FLAG(1069,42159
#define IS_FMC_REFRESH_COUNT(1079,42340

FWLIB/inc/stm32f4xx_fsmc.h,5836
#define __STM32F4xx_FSMC_H31,1300
  uint32_t FSMC_AddressSetupTime;55,1748
  uint32_t FSMC_AddressHoldTime;60,2144
  uint32_t FSMC_DataSetupTime;65,2538
  uint32_t FSMC_BusTurnAroundDuration;70,2955
  uint32_t FSMC_CLKDivision;75,3346
  uint32_t FSMC_DataLatency;79,3704
  uint32_t FSMC_AccessMode;87,4396
}FSMC_NORSRAMTimingInitTypeDef;FSMC_NORSRAMTimingInitTypeDef89,4587
  uint32_t FSMC_Bank;96,4706
  uint32_t FSMC_DataAddressMux;99,4907
  uint32_t FSMC_MemoryType;103,5201
  uint32_t FSMC_MemoryDataWidth;107,5471
  uint32_t FSMC_BurstAccessMode;110,5660
  uint32_t FSMC_AsynchronousWait;114,5965
  uint32_t FSMC_WaitSignalPolarity;118,6310
  uint32_t FSMC_WrapMode;122,6602
  uint32_t FSMC_WaitSignalActive;126,6913
  uint32_t FSMC_WriteOperation;131,7315
  uint32_t FSMC_WaitSignal;134,7540
  uint32_t FSMC_ExtendedMode;138,7837
  uint32_t FSMC_WriteBurst;141,8024
  FSMC_NORSRAMTimingInitTypeDef* FSMC_ReadWriteTimingStruct;144,8218
  FSMC_NORSRAMTimingInitTypeDef* FSMC_WriteTimingStruct;146,8369
}FSMC_NORSRAMInitTypeDef;FSMC_NORSRAMInitTypeDef147,8509
  uint32_t FSMC_SetupTime;154,8631
  uint32_t FSMC_WaitSetupTime;160,9088
  uint32_t FSMC_HoldSetupTime;166,9534
  uint32_t FSMC_HiZSetupTime;173,10068
}FSMC_NAND_PCCARDTimingInitTypeDef;FSMC_NAND_PCCARDTimingInitTypeDef178,10537
  uint32_t FSMC_Bank;185,10656
  uint32_t FSMC_Waitfeature;188,10844
  uint32_t FSMC_MemoryDataWidth;191,11050
  uint32_t FSMC_ECC;194,11235
  uint32_t FSMC_ECCPageSize;197,11410
  uint32_t FSMC_TCLRSetupTime;200,11598
  uint32_t FSMC_TARSetupTime;204,11858
  FSMC_NAND_PCCARDTimingInitTypeDef*  FSMC_CommonSpaceTimingStruct;208,12121
  FSMC_NAND_PCCARDTimingInitTypeDef*  FSMC_AttributeSpaceTimingStruct;210,12228
}FSMC_NANDInitTypeDef;FSMC_NANDInitTypeDef211,12336
  uint32_t FSMC_Waitfeature;219,12446
  uint32_t FSMC_TCLRSetupTime;222,12642
  uint32_t FSMC_TARSetupTime;226,12896
  FSMC_NAND_PCCARDTimingInitTypeDef*  FSMC_CommonSpaceTimingStruct;231,13157
  FSMC_NAND_PCCARDTimingInitTypeDef*  FSMC_AttributeSpaceTimingStruct;233,13261
  FSMC_NAND_PCCARDTimingInitTypeDef*  FSMC_IOSpaceTimingStruct;235,13375
}FSMC_PCCARDInitTypeDef;FSMC_PCCARDInitTypeDef236,13471
#define FSMC_Bank1_NORSRAM1 247,13686
#define FSMC_Bank1_NORSRAM2 248,13759
#define FSMC_Bank1_NORSRAM3 249,13832
#define FSMC_Bank1_NORSRAM4 250,13905
#define FSMC_Bank2_NAND 258,14046
#define FSMC_Bank3_NAND 259,14119
#define FSMC_Bank4_PCCARD 267,14264
#define IS_FSMC_NORSRAM_BANK(272,14358
#define IS_FSMC_NAND_BANK(277,14652
#define IS_FSMC_GETFLAG_BANK(280,14784
#define IS_FSMC_IT_BANK(284,14994
#define FSMC_DataAddressMux_Disable 296,15313
#define FSMC_DataAddressMux_Enable 297,15388
#define IS_FSMC_MUX(298,15463
#define FSMC_MemoryType_SRAM 308,15670
#define FSMC_MemoryType_PSRAM 309,15743
#define FSMC_MemoryType_NOR 310,15816
#define IS_FSMC_MEMORY(311,15889
#define FSMC_MemoryDataWidth_8b 322,16172
#define FSMC_MemoryDataWidth_16b 323,16245
#define IS_FSMC_MEMORY_WIDTH(324,16318
#define FSMC_BurstAccessMode_Disable 334,16551
#define FSMC_BurstAccessMode_Enable 335,16625
#define IS_FSMC_BURSTMODE(336,16698
#define FSMC_AsynchronousWait_Disable 345,16934
#define FSMC_AsynchronousWait_Enable 346,17007
#define IS_FSMC_ASYNWAIT(347,17080
#define FSMC_WaitSignalPolarity_Low 356,17316
#define FSMC_WaitSignalPolarity_High 357,17389
#define IS_FSMC_WAIT_POLARITY(358,17462
#define FSMC_WrapMode_Disable 367,17707
#define FSMC_WrapMode_Enable 368,17780
#define IS_FSMC_WRAP_MODE(369,17854
#define FSMC_WaitSignalActive_BeforeWaitState 378,18063
#define FSMC_WaitSignalActive_DuringWaitState 379,18136
#define IS_FSMC_WAIT_SIGNAL_ACTIVE(380,18210
#define FSMC_WriteOperation_Disable 389,18482
#define FSMC_WriteOperation_Enable 390,18562
#define IS_FSMC_WRITE_OPERATION(391,18642
#define FSMC_WaitSignal_Disable 400,18920
#define FSMC_WaitSignal_Enable 401,18993
#define IS_FSMC_WAITE_SIGNAL(402,19067
#define FSMC_ExtendedMode_Disable 411,19296
#define FSMC_ExtendedMode_Enable 412,19369
#define IS_FSMC_EXTENDED_MODE(414,19444
#define FSMC_WriteBurst_Disable 424,19672
#define FSMC_WriteBurst_Enable 425,19745
#define IS_FSMC_WRITE_BURST(426,19819
#define IS_FSMC_ADDRESS_SETUP_TIME(435,20047
#define IS_FSMC_ADDRESS_HOLD_TIME(443,20179
#define IS_FSMC_DATASETUP_TIME(451,20308
#define IS_FSMC_TURNAROUND_TIME(459,20462
#define IS_FSMC_CLK_DIV(467,20586
#define IS_FSMC_DATA_LATENCY(475,20700
#define FSMC_AccessMode_A 483,20826
#define FSMC_AccessMode_B 484,20899
#define FSMC_AccessMode_C 485,20973
#define FSMC_AccessMode_D 486,21046
#define IS_FSMC_ACCESS_MODE(487,21119
#define FSMC_Waitfeature_Disable 506,21551
#define FSMC_Waitfeature_Enable 507,21624
#define IS_FSMC_WAIT_FEATURE(508,21697
#define FSMC_ECC_Disable 518,21924
#define FSMC_ECC_Enable 519,21997
#define IS_FSMC_ECC_STATE(520,22070
#define FSMC_ECCPageSize_256Bytes 529,22275
#define FSMC_ECCPageSize_512Bytes 530,22348
#define FSMC_ECCPageSize_1024Bytes 531,22421
#define FSMC_ECCPageSize_2048Bytes 532,22494
#define FSMC_ECCPageSize_4096Bytes 533,22567
#define FSMC_ECCPageSize_8192Bytes 534,22640
#define IS_FSMC_ECCPAGE_SIZE(535,22713
#define IS_FSMC_TCLR_TIME(548,23265
#define IS_FSMC_TAR_TIME(556,23386
#define IS_FSMC_SETUP_TIME(564,23502
#define IS_FSMC_WAIT_TIME(572,23625
#define IS_FSMC_HOLD_TIME(580,23747
#define IS_FSMC_HIZ_TIME(588,23868
#define FSMC_IT_RisingEdge 596,23991
#define FSMC_IT_Level 597,24064
#define FSMC_IT_FallingEdge 598,24137
#define IS_FSMC_IT(599,24210
#define IS_FSMC_GET_IT(600,24306
#define FSMC_FLAG_RisingEdge 610,24550
#define FSMC_FLAG_Level 611,24623
#define FSMC_FLAG_FallingEdge 612,24696
#define FSMC_FLAG_FEMPT 613,24769
#define IS_FSMC_GET_FLAG(614,24842
#define IS_FSMC_CLEAR_FLAG(619,25115

FWLIB/inc/stm32f4xx_gpio.h,4444
#define __STM32F4xx_GPIO_H31,1301
#define IS_GPIO_ALL_PERIPH(50,1667
  GPIO_Mode_IN 67,2430
  GPIO_Mode_OUT 68,2480
  GPIO_Mode_AF 69,2531
  GPIO_Mode_AN 70,2594
}GPIOMode_TypeDef;GPIOMode_TypeDef71,2645
#define IS_GPIO_MODE(72,2665
  GPIO_OType_PP 80,2913
  GPIO_OType_OD 81,2938
}GPIOOType_TypeDef;GPIOOType_TypeDef82,2962
#define IS_GPIO_OTYPE(83,2983
  GPIO_Low_Speed 91,3164
  GPIO_Medium_Speed 92,3215
  GPIO_Fast_Speed 93,3266
  GPIO_High_Speed 94,3317
}GPIOSpeed_TypeDef;GPIOSpeed_TypeDef95,3368
#define  GPIO_Speed_2MHz 98,3420
#define  GPIO_Speed_25MHz 99,3468
#define  GPIO_Speed_50MHz 100,3516
#define  GPIO_Speed_100MHz 101,3562
#define IS_GPIO_SPEED(103,3613
  GPIO_PuPd_NOPULL 111,3899
  GPIO_PuPd_UP 112,3927
  GPIO_PuPd_DOWN 113,3955
}GPIOPuPd_TypeDef;GPIOPuPd_TypeDef114,3982
#define IS_GPIO_PUPD(115,4002
  Bit_RESET 123,4236
  Bit_SET124,4254
}BitAction;BitAction125,4265
#define IS_GPIO_BIT_ACTION(126,4278
  uint32_t GPIO_Pin;134,4448
  GPIOMode_TypeDef GPIO_Mode;137,4632
  GPIOSpeed_TypeDef GPIO_Speed;140,4824
  GPIOOType_TypeDef GPIO_OType;143,5008
  GPIOPuPd_TypeDef GPIO_PuPd;146,5208
}GPIO_InitTypeDef;GPIO_InitTypeDef148,5411
#define GPIO_Pin_0 159,5621
#define GPIO_Pin_1 160,5698
#define GPIO_Pin_2 161,5775
#define GPIO_Pin_3 162,5852
#define GPIO_Pin_4 163,5929
#define GPIO_Pin_5 164,6006
#define GPIO_Pin_6 165,6083
#define GPIO_Pin_7 166,6160
#define GPIO_Pin_8 167,6237
#define GPIO_Pin_9 168,6314
#define GPIO_Pin_10 169,6391
#define GPIO_Pin_11 170,6469
#define GPIO_Pin_12 171,6547
#define GPIO_Pin_13 172,6625
#define GPIO_Pin_14 173,6703
#define GPIO_Pin_15 174,6781
#define GPIO_Pin_All 175,6859
#define GPIO_PIN_MASK 177,6941
#define IS_GPIO_PIN(178,7031
#define IS_GET_GPIO_PIN(179,7112
#define GPIO_PinSource0 203,8114
#define GPIO_PinSource1 204,8166
#define GPIO_PinSource2 205,8218
#define GPIO_PinSource3 206,8270
#define GPIO_PinSource4 207,8322
#define GPIO_PinSource5 208,8374
#define GPIO_PinSource6 209,8426
#define GPIO_PinSource7 210,8478
#define GPIO_PinSource8 211,8530
#define GPIO_PinSource9 212,8582
#define GPIO_PinSource10 213,8634
#define GPIO_PinSource11 214,8686
#define GPIO_PinSource12 215,8738
#define GPIO_PinSource13 216,8790
#define GPIO_PinSource14 217,8842
#define GPIO_PinSource15 218,8894
#define IS_GPIO_PIN_SOURCE(220,8948
#define GPIO_AF_RTC_50Hz 246,10335
#define GPIO_AF_MCO 247,10425
#define GPIO_AF_TAMPER 248,10526
#define GPIO_AF_SWJ 249,10638
#define GPIO_AF_TRACE 250,10738
#define GPIO_AF_TIM1 255,10871
#define GPIO_AF_TIM2 256,10957
#define GPIO_AF_TIM3 261,11089
#define GPIO_AF_TIM4 262,11175
#define GPIO_AF_TIM5 263,11261
#define GPIO_AF_TIM8 268,11393
#define GPIO_AF_TIM9 269,11479
#define GPIO_AF_TIM10 270,11565
#define GPIO_AF_TIM11 271,11652
#define GPIO_AF_I2C1 276,11785
#define GPIO_AF_I2C2 277,11871
#define GPIO_AF_I2C3 278,11957
#define GPIO_AF_SPI1 283,12089
#define GPIO_AF_SPI2 284,12180
#define GPIO_AF5_SPI3 285,12271
#define GPIO_AF_SPI4 286,12393
#define GPIO_AF_SPI5 287,12484
#define GPIO_AF_SPI6 288,12575
#define GPIO_AF_SPI3 293,12712
#define GPIO_AF6_SPI2 294,12803
#define GPIO_AF6_SPI4 295,12920
#define GPIO_AF6_SPI5 296,13037
#define GPIO_AF_SAI1 297,13154
#define GPIO_AF_USART1 302,13291
#define GPIO_AF_USART2 303,13381
#define GPIO_AF_USART3 304,13471
#define GPIO_AF7_SPI3 305,13561
#define GPIO_AF_I2S3ext 310,13708
#define GPIO_AF_UART4 315,13795
#define GPIO_AF_UART5 316,13883
#define GPIO_AF_USART6 317,13971
#define GPIO_AF_UART7 318,14059
#define GPIO_AF_UART8 319,14147
#define GPIO_AF_CAN1 324,14280
#define GPIO_AF_CAN2 325,14367
#define GPIO_AF_TIM12 326,14454
#define GPIO_AF_TIM13 327,14541
#define GPIO_AF_TIM14 328,14628
#define GPIO_AF9_I2C2 330,14717
#define GPIO_AF9_I2C3 331,14846
#define GPIO_AF_OTG_FS 336,15022
#define GPIO_AF_OTG_HS 337,15110
#define GPIO_AF_ETH 342,15245
#define GPIO_AF_FSMC 348,15414
#define GPIO_AF_FMC 352,15613
#define GPIO_AF_OTG_HS_FS 355,15773
#define GPIO_AF_SDIO 356,15881
#define GPIO_AF_DCMI 361,16036
#define GPIO_AF_LTDC 367,16170
#define GPIO_AF_EVENTOUT 372,16306
#define IS_GPIO_AF(375,16428
#define IS_GPIO_AF(396,18115
#define IS_GPIO_AF(413,19435
#define IS_GPIO_AF(417,19611
#define GPIO_Mode_AIN 449,21721
#define GPIO_AF_OTG1_FS 451,21769
#define GPIO_AF_OTG2_HS 452,21817
#define GPIO_AF_OTG2_FS 453,21865

FWLIB/inc/stm32f4xx_hash.h,1463
#define __STM32F4xx_HASH_H31,1300
  uint32_t HASH_AlgoSelection;55,1743
  uint32_t HASH_AlgoMode;57,1910
  uint32_t HASH_DataType;59,2070
  uint32_t HASH_HMACKeyType;62,2290
}HASH_InitTypeDef;HASH_InitTypeDef64,2476
  uint32_t Data[Data71,2593
} HASH_MsgDigest;75,2922
  uint32_t HASH_IMR;82,3034
  uint32_t HASH_STR;83,3057
  uint32_t HASH_CR;84,3085
  uint32_t HASH_CSR[HASH_CSR85,3111
}HASH_Context;HASH_Context86,3144
#define HASH_AlgoSelection_SHA1 97,3353
#define HASH_AlgoSelection_SHA224 98,3442
#define HASH_AlgoSelection_SHA256 99,3531
#define HASH_AlgoSelection_MD5 100,3620
#define IS_HASH_ALGOSELECTION(102,3711
#define HASH_AlgoMode_HASH 113,4180
#define HASH_AlgoMode_HMAC 114,4266
#define IS_HASH_ALGOMODE(116,4353
#define HASH_DataType_32b 125,4572
#define HASH_DataType_16b 126,4680
#define HASH_DataType_8b 127,4788
#define HASH_DataType_1b 128,4896
#define IS_HASH_DATATYPE(130,5006
#define HASH_HMACKeyType_ShortKey 141,5393
#define HASH_HMACKeyType_LongKey 142,5488
#define IS_HASH_HMAC_KEYTYPE(144,5585
#define IS_HASH_VALIDBITSNUMBER(153,5856
#define HASH_IT_DINI 162,6006
#define HASH_IT_DCI 163,6121
#define IS_HASH_IT(165,6238
#define IS_HASH_GET_IT(166,6334
#define HASH_FLAG_DINIS 175,6498
#define HASH_FLAG_DCIS 176,6641
#define HASH_FLAG_DMAS 177,6784
#define HASH_FLAG_BUSY 178,6927
#define HASH_FLAG_DINNE 179,7070
#define IS_HASH_GET_FLAG(181,7215
#define IS_HASH_CLEAR_FLAG(187,7544

FWLIB/inc/stm32f4xx_i2c.h,4126
#define __STM32F4xx_I2C_H31,1300
  uint32_t I2C_ClockSpeed;56,1741
  uint16_t I2C_Mode;59,1917
  uint16_t I2C_DutyCycle;62,2077
  uint16_t I2C_OwnAddress1;65,2272
  uint16_t I2C_Ack;68,2450
  uint16_t I2C_AcknowledgedAddress;71,2638
}I2C_InitTypeDef;I2C_InitTypeDef73,2842
#define IS_I2C_ALL_PERIPH(82,3003
#define IS_I2C_DIGITAL_FILTER(90,3231
#define I2C_Mode_I2C 100,3361
#define I2C_Mode_SMBusDevice 101,3421
#define I2C_Mode_SMBusHost 102,3483
#define IS_I2C_MODE(103,3543
#define I2C_DutyCycle_16_9 114,3808
#define I2C_DutyCycle_2 115,3908
#define IS_I2C_DUTY_CYCLE(116,4005
#define I2C_Ack_Enable 126,4215
#define I2C_Ack_Disable 127,4275
#define IS_I2C_ACK_STATE(128,4335
#define  I2C_Direction_Transmitter 138,4542
#define  I2C_Direction_Receiver 139,4599
#define IS_I2C_DIRECTION(140,4656
#define I2C_AcknowledgedAddress_7bit 150,4899
#define I2C_AcknowledgedAddress_10bit 151,4959
#define IS_I2C_ACKNOWLEDGE_ADDRESS(152,5019
#define I2C_Register_CR1 162,5274
#define I2C_Register_CR2 163,5331
#define I2C_Register_OAR1 164,5388
#define I2C_Register_OAR2 165,5445
#define I2C_Register_DR 166,5502
#define I2C_Register_SR1 167,5559
#define I2C_Register_SR2 168,5616
#define I2C_Register_CCR 169,5673
#define I2C_Register_TRISE 170,5730
#define IS_I2C_REGISTER(171,5787
#define I2C_NACKPosition_Next 188,6523
#define I2C_NACKPosition_Current 189,6583
#define IS_I2C_NACK_POSITION(190,6643
#define I2C_SMBusAlert_Low 200,6892
#define I2C_SMBusAlert_High 201,6952
#define IS_I2C_SMBUS_ALERT(202,7012
#define I2C_PECPosition_Next 212,7225
#define I2C_PECPosition_Current 213,7285
#define IS_I2C_PEC_POSITION(214,7345
#define I2C_IT_BUF 224,7588
#define I2C_IT_EVT 225,7648
#define I2C_IT_ERR 226,7708
#define IS_I2C_CONFIG_IT(227,7768
#define I2C_IT_SMBALERT 236,7934
#define I2C_IT_TIMEOUT 237,7998
#define I2C_IT_PECERR 238,8062
#define I2C_IT_OVR 239,8126
#define I2C_IT_AF 240,8190
#define I2C_IT_ARLO 241,8254
#define I2C_IT_BERR 242,8318
#define I2C_IT_TXE 243,8382
#define I2C_IT_RXNE 244,8446
#define I2C_IT_STOPF 245,8510
#define I2C_IT_ADD10 246,8574
#define I2C_IT_BTF 247,8638
#define I2C_IT_ADDR 248,8702
#define I2C_IT_SB 249,8766
#define IS_I2C_CLEAR_IT(251,8832
#define IS_I2C_GET_IT(253,8929
#define I2C_FLAG_DUALF 272,9611
#define I2C_FLAG_SMBHOST 273,9675
#define I2C_FLAG_SMBDEFAULT 274,9739
#define I2C_FLAG_GENCALL 275,9803
#define I2C_FLAG_TRA 276,9867
#define I2C_FLAG_BUSY 277,9931
#define I2C_FLAG_MSL 278,9995
#define I2C_FLAG_SMBALERT 284,10109
#define I2C_FLAG_TIMEOUT 285,10173
#define I2C_FLAG_PECERR 286,10237
#define I2C_FLAG_OVR 287,10301
#define I2C_FLAG_AF 288,10365
#define I2C_FLAG_ARLO 289,10429
#define I2C_FLAG_BERR 290,10493
#define I2C_FLAG_TXE 291,10557
#define I2C_FLAG_RXNE 292,10621
#define I2C_FLAG_STOPF 293,10685
#define I2C_FLAG_ADD10 294,10749
#define I2C_FLAG_BTF 295,10813
#define I2C_FLAG_ADDR 296,10877
#define I2C_FLAG_SB 297,10941
#define IS_I2C_CLEAR_FLAG(299,11007
#define IS_I2C_GET_FLAG(301,11112
#define  I2C_EVENT_MASTER_MODE_SELECT 335,12745
#define  I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED 363,14132
#define  I2C_EVENT_MASTER_RECEIVER_MODE_SELECTED 364,14257
#define  I2C_EVENT_MASTER_MODE_ADDRESS10 366,14385
#define  I2C_EVENT_MASTER_BYTE_RECEIVED 399,16010
#define I2C_EVENT_MASTER_BYTE_TRANSMITTING 403,16197
#define  I2C_EVENT_MASTER_BYTE_TRANSMITTED 405,16327
#define  I2C_EVENT_SLAVE_RECEIVER_ADDRESS_MATCHED 442,18205
#define  I2C_EVENT_SLAVE_TRANSMITTER_ADDRESS_MATCHED 443,18314
#define  I2C_EVENT_SLAVE_RECEIVER_SECONDADDRESS_MATCHED 446,18487
#define  I2C_EVENT_SLAVE_TRANSMITTER_SECONDADDRESS_MATCHED 447,18598
#define  I2C_EVENT_SLAVE_GENERALCALLADDRESS_MATCHED 450,18774
#define  I2C_EVENT_SLAVE_BYTE_RECEIVED 481,20391
#define  I2C_EVENT_SLAVE_STOP_DETECTED 483,20515
#define  I2C_EVENT_SLAVE_BYTE_TRANSMITTED 487,20684
#define  I2C_EVENT_SLAVE_BYTE_TRANSMITTING 488,20803
#define  I2C_EVENT_SLAVE_ACK_FAILURE 490,20932
#define IS_I2C_EVENT(498,21260
#define IS_I2C_OWN_ADDRESS1(526,23082
#define IS_I2C_CLOCK_SPEED(535,23212

FWLIB/inc/stm32f4xx_iwdg.h,560
#define __STM32F4xx_IWDG_H31,1300
#define IWDG_WriteAccess_Enable 58,1850
#define IWDG_WriteAccess_Disable 59,1906
#define IS_IWDG_WRITE_ACCESS(60,1962
#define IWDG_Prescaler_4 69,2189
#define IWDG_Prescaler_8 70,2242
#define IWDG_Prescaler_16 71,2295
#define IWDG_Prescaler_32 72,2348
#define IWDG_Prescaler_64 73,2401
#define IWDG_Prescaler_128 74,2454
#define IWDG_Prescaler_256 75,2507
#define IS_IWDG_PRESCALER(76,2560
#define IWDG_FLAG_PVU 90,3171
#define IWDG_FLAG_RVU 91,3227
#define IS_IWDG_FLAG(92,3283
#define IS_IWDG_RELOAD(93,3368

FWLIB/inc/stm32f4xx_ltdc.h,4826
#define __STM32F4xx_LTDC_H31,1300
  uint32_t LTDC_HSPolarity;56,1746
  uint32_t LTDC_VSPolarity;59,1959
  uint32_t LTDC_DEPolarity;62,2170
  uint32_t LTDC_PCPolarity;65,2371
  uint32_t LTDC_HorizontalSync;68,2572
  uint32_t LTDC_VerticalSync;71,2784
  uint32_t LTDC_AccumulatedHBP;74,2994
  uint32_t LTDC_AccumulatedVBP;77,3216
  uint32_t LTDC_AccumulatedActiveW;80,3446
  uint32_t LTDC_AccumulatedActiveH;83,3654
  uint32_t LTDC_TotalWidth;86,3862
  uint32_t LTDC_TotalHeigh;89,4061
  uint32_t LTDC_BackgroundRedValue;92,4272
  uint32_t LTDC_BackgroundGreenValue;95,4459
   uint32_t LTDC_BackgroundBlueValue;98,4649
} LTDC_InitTypeDef;100,4835
  uint32_t LTDC_HorizontalStart;108,4938
  uint32_t LTDC_HorizontalStop;111,5151
  uint32_t LTDC_VerticalStart;114,5355
  uint32_t LTDC_VerticalStop;117,5554
  uint32_t LTDC_PixelFormat;120,5757
  uint32_t LTDC_ConstantAlpha;123,5951
  uint32_t LTDC_DefaultColorBlue;126,6149
  uint32_t LTDC_DefaultColorGreen;129,6334
  uint32_t LTDC_DefaultColorRed;132,6532
  uint32_t LTDC_DefaultColorAlpha;135,6716
  uint32_t LTDC_BlendingFactor_1;138,6902
  uint32_t LTDC_BlendingFactor_2;141,7102
  uint32_t LTDC_CFBStartAdress;144,7314
  uint32_t LTDC_CFBLineLength;146,7411
  uint32_t LTDC_CFBPitch;149,7613
  uint32_t LTDC_CFBLineNumber;152,7866
} LTDC_Layer_InitTypeDef;154,8063
  uint32_t LTDC_POSX;162,8175
  uint32_t LTDC_POSY;163,8250
} LTDC_PosTypeDef;164,8325
  uint32_t LTDC_BlueWidth;168,8366
  uint32_t LTDC_GreenWidth;169,8436
  uint32_t LTDC_RedWidth;170,8507
} LTDC_RGBTypeDef;171,8576
  uint32_t LTDC_ColorKeyBlue;175,8617
  uint32_t LTDC_ColorKeyGreen;178,8805
  uint32_t LTDC_ColorKeyRed;181,9006
} LTDC_ColorKeying_InitTypeDef;183,9191
  uint32_t LTDC_CLUTAdress;187,9245
  uint32_t LTDC_BlueValue;190,9424
  uint32_t LTDC_GreenValue;193,9651
  uint32_t LTDC_RedValue;196,9830
} LTDC_CLUT_InitTypeDef;198,10004
#define LTDC_HorizontalSYNC 210,10215
#define LTDC_VerticalSYNC 211,10281
#define IS_LTDC_HSYNC(213,10349
#define IS_LTDC_VSYNC(214,10412
#define IS_LTDC_AHBP(215,10473
#define IS_LTDC_AVBP(216,10534
#define IS_LTDC_AAW(217,10592
#define IS_LTDC_AAH(218,10651
#define IS_LTDC_TOTALW(219,10706
#define IS_LTDC_TOTALH(220,10772
#define LTDC_HSPolarity_AL 229,10907
#define LTDC_HSPolarity_AH 230,11038
#define IS_LTDC_HSPOL(232,11172
#define LTDC_VSPolarity_AL 242,11377
#define LTDC_VSPolarity_AH 243,11506
#define IS_LTDC_VSPOL(245,11638
#define LTDC_DEPolarity_AL 255,11843
#define LTDC_DEPolarity_AH 256,11960
#define IS_LTDC_DEPOL(258,12080
#define LTDC_PCPolarity_IPC 268,12283
#define LTDC_PCPolarity_IIPC 269,12391
#define IS_LTDC_PCPOL(271,12510
#define LTDC_IMReload 281,12712
#define LTDC_VBReload 282,12821
#define IS_LTDC_RELOAD(284,12938
#define LTDC_Back_Color 295,13139
#define IS_LTDC_BackBlueValue(297,13207
#define IS_LTDC_BackGreenValue(298,13277
#define IS_LTDC_BackRedValue(299,13348
#define LTDC_POS_CY 309,13493
#define LTDC_POS_CX 310,13552
#define IS_LTDC_GET_POS(312,13613
#define IS_LTDC_LIPOS(323,13747
#define LTDC_CD_VDES 333,13876
#define LTDC_CD_HDES 334,13933
#define LTDC_CD_VSYNC 335,13990
#define LTDC_CD_HSYNC 336,14049
#define IS_LTDC_GET_CD(339,14112
#define LTDC_IT_LI 351,14380
#define LTDC_IT_FU 352,14434
#define LTDC_IT_TERR 353,14489
#define LTDC_IT_RR 354,14546
#define IS_LTDC_IT(356,14603
#define LTDC_FLAG_LI 366,14758
#define LTDC_FLAG_FU 367,14813
#define LTDC_FLAG_TERR 368,14869
#define LTDC_FLAG_RR 369,14927
#define IS_LTDC_FLAG(372,14987
#define LTDC_Pixelformat_ARGB8888 382,15238
#define LTDC_Pixelformat_RGB888 383,15313
#define LTDC_Pixelformat_RGB565 384,15388
#define LTDC_Pixelformat_ARGB1555 385,15463
#define LTDC_Pixelformat_ARGB4444 386,15538
#define LTDC_Pixelformat_L8 387,15613
#define LTDC_Pixelformat_AL44 388,15688
#define LTDC_Pixelformat_AL88 389,15763
#define IS_LTDC_Pixelformat(391,15840
#define LTDC_BlendingFactor1_CA 404,16424
#define LTDC_BlendingFactor1_PAxCA 405,16502
#define IS_LTDC_BlendingFactor1(407,16582
#define LTDC_BlendingFactor2_CA 417,16815
#define LTDC_BlendingFactor2_PAxCA 418,16893
#define IS_LTDC_BlendingFactor2(420,16973
#define LTDC_STOPPosition 432,17212
#define LTDC_STARTPosition 433,17278
#define LTDC_DefaultColorConfig 435,17346
#define LTDC_ColorFrameBuffer 436,17412
#define LTDC_LineNumber 437,17478
#define IS_LTDC_HCONFIGST(439,17546
#define IS_LTDC_HCONFIGSP(440,17620
#define IS_LTDC_VCONFIGST(441,17693
#define IS_LTDC_VCONFIGSP(442,17768
#define IS_LTDC_DEFAULTCOLOR(444,17843
#define IS_LTDC_CFBP(446,17933
#define IS_LTDC_CFBLL(447,17995
#define IS_LTDC_CFBLNBR(449,18062
#define LTDC_colorkeyingConfig 461,18219
#define IS_LTDC_CKEYING(463,18287
#define LTDC_CLUTWR 474,18442
#define IS_LTDC_CLUTWR(476,18510

FWLIB/inc/stm32f4xx_pwr.h,1313
#define __STM32F4xx_PWR_H31,1298
#define PWR_PVDLevel_0 58,1854
#define PWR_PVDLevel_1 59,1911
#define PWR_PVDLevel_2 60,1968
#define PWR_PVDLevel_3 61,2025
#define PWR_PVDLevel_4 62,2082
#define PWR_PVDLevel_5 63,2139
#define PWR_PVDLevel_6 64,2196
#define PWR_PVDLevel_7 65,2253
#define IS_PWR_PVD_LEVEL(67,2312
#define PWR_MainRegulator_ON 79,2785
#define PWR_LowPowerRegulator_ON 80,2861
#define PWR_Regulator_ON 83,2953
#define PWR_Regulator_LowPower 84,3027
#define IS_PWR_REGULATOR(86,3107
#define PWR_MainRegulator_UnderDrive_ON 96,3361
#define PWR_LowPowerRegulator_UnderDrive_ON 97,3429
#define IS_PWR_REGULATOR_UNDERDRIVE(99,3527
#define PWR_STOPEntry_WFI 109,3806
#define PWR_STOPEntry_WFE 110,3863
#define IS_PWR_STOP_ENTRY(111,3920
#define PWR_Regulator_Voltage_Scale1 119,4100
#define PWR_Regulator_Voltage_Scale2 120,4164
#define PWR_Regulator_Voltage_Scale3 121,4228
#define IS_PWR_REGULATOR_VOLTAGE(122,4292
#define PWR_FLAG_WU 132,4627
#define PWR_FLAG_SB 133,4680
#define PWR_FLAG_PVDO 134,4733
#define PWR_FLAG_BRR 135,4787
#define PWR_FLAG_VOSRDY 136,4840
#define PWR_FLAG_ODRDY 137,4896
#define PWR_FLAG_ODSWRDY 138,4951
#define PWR_FLAG_UDRDY 139,5008
#define PWR_FLAG_REGRDY 142,5093
#define IS_PWR_GET_FLAG(144,5168
#define IS_PWR_CLEAR_FLAG(150,5538

FWLIB/inc/stm32f4xx_rcc.h,9287
#define __STM32F4xx_RCC_H30,1284
  uint32_t SYSCLK_Frequency;50,1665
  uint32_t HCLK_Frequency;51,1743
  uint32_t PCLK1_Frequency;52,1821
  uint32_t PCLK2_Frequency;53,1899
}RCC_ClocksTypeDef;RCC_ClocksTypeDef54,1977
#define RCC_HSE_OFF 65,2192
#define RCC_HSE_ON 66,2250
#define RCC_HSE_Bypass 67,2308
#define IS_RCC_HSE(68,2366
#define RCC_LSE_LOWPOWER_MODE 77,2577
#define RCC_LSE_HIGHDRIVE_MODE 78,2634
#define IS_RCC_LSE_MODE(79,2691
#define RCC_PLLSource_HSI 88,2922
#define RCC_PLLSource_HSE 89,2987
#define IS_RCC_PLL_SOURCE(90,3052
#define IS_RCC_PLLM_VALUE(92,3194
#define IS_RCC_PLLN_VALUE(93,3244
#define IS_RCC_PLLP_VALUE(94,3317
#define IS_RCC_PLLQ_VALUE(95,3422
#define IS_RCC_PLLI2SN_VALUE(97,3495
#define IS_RCC_PLLI2SR_VALUE(98,3571
#define IS_RCC_PLLI2SM_VALUE(99,3645
#define IS_RCC_PLLI2SQ_VALUE(101,3702
#define IS_RCC_PLLSAIN_VALUE(102,3775
#define IS_RCC_PLLSAIQ_VALUE(103,3851
#define IS_RCC_PLLSAIR_VALUE(104,3924
#define IS_RCC_PLLSAI_DIVQ_VALUE(106,4000
#define IS_RCC_PLLI2S_DIVQ_VALUE(107,4077
#define RCC_PLLSAIDivR_Div2 109,4156
#define RCC_PLLSAIDivR_Div4 110,4223
#define RCC_PLLSAIDivR_Div8 111,4290
#define RCC_PLLSAIDivR_Div16 112,4357
#define IS_RCC_PLLSAI_DIVR_VALUE(113,4424
#define RCC_SYSCLKSource_HSI 125,4818
#define RCC_SYSCLKSource_HSE 126,4883
#define RCC_SYSCLKSource_PLLCLK 127,4948
#define IS_RCC_SYSCLK_SOURCE(128,5013
#define RCC_SYSCLK_Div1 138,5323
#define RCC_SYSCLK_Div2 139,5388
#define RCC_SYSCLK_Div4 140,5453
#define RCC_SYSCLK_Div8 141,5518
#define RCC_SYSCLK_Div16 142,5583
#define RCC_SYSCLK_Div64 143,5648
#define RCC_SYSCLK_Div128 144,5713
#define RCC_SYSCLK_Div256 145,5778
#define RCC_SYSCLK_Div512 146,5843
#define IS_RCC_HCLK(147,5908
#define RCC_HCLK_Div1 159,6421
#define RCC_HCLK_Div2 160,6486
#define RCC_HCLK_Div4 161,6551
#define RCC_HCLK_Div8 162,6616
#define RCC_HCLK_Div16 163,6681
#define IS_RCC_PCLK(164,6746
#define RCC_IT_LSIRDY 174,7053
#define RCC_IT_LSERDY 175,7111
#define RCC_IT_HSIRDY 176,7169
#define RCC_IT_HSERDY 177,7227
#define RCC_IT_PLLRDY 178,7285
#define RCC_IT_PLLI2SRDY 179,7343
#define RCC_IT_PLLSAIRDY 180,7402
#define RCC_IT_CSS 181,7460
#define IS_RCC_IT(183,7520
#define IS_RCC_GET_IT(184,7596
#define IS_RCC_CLEAR_IT(188,7931
#define RCC_LSE_OFF 197,8052
#define RCC_LSE_ON 198,8110
#define RCC_LSE_Bypass 199,8168
#define IS_RCC_LSE(200,8226
#define RCC_RTCCLKSource_LSE 209,8432
#define RCC_RTCCLKSource_LSI 210,8497
#define RCC_RTCCLKSource_HSE_Div2 211,8562
#define RCC_RTCCLKSource_HSE_Div3 212,8627
#define RCC_RTCCLKSource_HSE_Div4 213,8692
#define RCC_RTCCLKSource_HSE_Div5 214,8757
#define RCC_RTCCLKSource_HSE_Div6 215,8822
#define RCC_RTCCLKSource_HSE_Div7 216,8887
#define RCC_RTCCLKSource_HSE_Div8 217,8952
#define RCC_RTCCLKSource_HSE_Div9 218,9017
#define RCC_RTCCLKSource_HSE_Div10 219,9082
#define RCC_RTCCLKSource_HSE_Div11 220,9147
#define RCC_RTCCLKSource_HSE_Div12 221,9212
#define RCC_RTCCLKSource_HSE_Div13 222,9277
#define RCC_RTCCLKSource_HSE_Div14 223,9342
#define RCC_RTCCLKSource_HSE_Div15 224,9407
#define RCC_RTCCLKSource_HSE_Div16 225,9472
#define RCC_RTCCLKSource_HSE_Div17 226,9537
#define RCC_RTCCLKSource_HSE_Div18 227,9602
#define RCC_RTCCLKSource_HSE_Div19 228,9667
#define RCC_RTCCLKSource_HSE_Div20 229,9732
#define RCC_RTCCLKSource_HSE_Div21 230,9797
#define RCC_RTCCLKSource_HSE_Div22 231,9862
#define RCC_RTCCLKSource_HSE_Div23 232,9927
#define RCC_RTCCLKSource_HSE_Div24 233,9992
#define RCC_RTCCLKSource_HSE_Div25 234,10057
#define RCC_RTCCLKSource_HSE_Div26 235,10122
#define RCC_RTCCLKSource_HSE_Div27 236,10187
#define RCC_RTCCLKSource_HSE_Div28 237,10252
#define RCC_RTCCLKSource_HSE_Div29 238,10317
#define RCC_RTCCLKSource_HSE_Div30 239,10382
#define RCC_RTCCLKSource_HSE_Div31 240,10447
#define IS_RCC_RTCCLK_SOURCE(241,10512
#define RCC_I2S2CLKSource_PLLI2S 280,13282
#define RCC_I2S2CLKSource_Ext 281,13344
#define IS_RCC_I2SCLK_SOURCE(283,13408
#define RCC_SAIACLKSource_PLLSAI 291,13637
#define RCC_SAIACLKSource_PLLI2S 292,13706
#define RCC_SAIACLKSource_Ext 293,13775
#define IS_RCC_SAIACLK_SOURCE(295,13846
#define RCC_SAIBCLKSource_PLLSAI 305,14168
#define RCC_SAIBCLKSource_PLLI2S 306,14237
#define RCC_SAIBCLKSource_Ext 307,14306
#define IS_RCC_SAIBCLK_SOURCE(309,14377
#define RCC_TIMPrescDesactivated 319,14699
#define RCC_TIMPrescActivated 320,14761
#define IS_RCC_TIMCLK_PRESCALER(322,14825
#define RCC_AHB1Periph_GPIOA 330,15018
#define RCC_AHB1Periph_GPIOB 331,15083
#define RCC_AHB1Periph_GPIOC 332,15148
#define RCC_AHB1Periph_GPIOD 333,15213
#define RCC_AHB1Periph_GPIOE 334,15278
#define RCC_AHB1Periph_GPIOF 335,15343
#define RCC_AHB1Periph_GPIOG 336,15408
#define RCC_AHB1Periph_GPIOH 337,15473
#define RCC_AHB1Periph_GPIOI 338,15538
#define RCC_AHB1Periph_GPIOJ 339,15604
#define RCC_AHB1Periph_GPIOK 340,15669
#define RCC_AHB1Periph_CRC 341,15734
#define RCC_AHB1Periph_FLITF 342,15799
#define RCC_AHB1Periph_SRAM1 343,15864
#define RCC_AHB1Periph_SRAM2 344,15929
#define RCC_AHB1Periph_BKPSRAM 345,15994
#define RCC_AHB1Periph_SRAM3 346,16059
#define RCC_AHB1Periph_CCMDATARAMEN 347,16124
#define RCC_AHB1Periph_DMA1 348,16189
#define RCC_AHB1Periph_DMA2 349,16254
#define RCC_AHB1Periph_DMA2D 350,16319
#define RCC_AHB1Periph_ETH_MAC 351,16384
#define RCC_AHB1Periph_ETH_MAC_Tx 352,16449
#define RCC_AHB1Periph_ETH_MAC_Rx 353,16514
#define RCC_AHB1Periph_ETH_MAC_PTP 354,16579
#define RCC_AHB1Periph_OTG_HS 355,16644
#define RCC_AHB1Periph_OTG_HS_ULPI 356,16709
#define IS_RCC_AHB1_CLOCK_PERIPH(358,16776
#define IS_RCC_AHB1_RESET_PERIPH(359,16876
#define IS_RCC_AHB1_LPMODE_PERIPH(360,16976
#define RCC_AHB2Periph_DCMI 369,17156
#define RCC_AHB2Periph_CRYP 370,17221
#define RCC_AHB2Periph_HASH 371,17286
#define RCC_AHB2Periph_RNG 372,17351
#define RCC_AHB2Periph_OTG_FS 373,17416
#define IS_RCC_AHB2_PERIPH(374,17481
#define RCC_AHB3Periph_FSMC 383,17681
#define RCC_AHB3Periph_FMC 387,17840
#define IS_RCC_AHB3_PERIPH(390,17958
#define RCC_APB1Periph_TIM2 398,18128
#define RCC_APB1Periph_TIM3 399,18193
#define RCC_APB1Periph_TIM4 400,18258
#define RCC_APB1Periph_TIM5 401,18323
#define RCC_APB1Periph_TIM6 402,18388
#define RCC_APB1Periph_TIM7 403,18453
#define RCC_APB1Periph_TIM12 404,18518
#define RCC_APB1Periph_TIM13 405,18583
#define RCC_APB1Periph_TIM14 406,18648
#define RCC_APB1Periph_WWDG 407,18713
#define RCC_APB1Periph_SPI2 408,18778
#define RCC_APB1Periph_SPI3 409,18843
#define RCC_APB1Periph_USART2 410,18908
#define RCC_APB1Periph_USART3 411,18973
#define RCC_APB1Periph_UART4 412,19038
#define RCC_APB1Periph_UART5 413,19103
#define RCC_APB1Periph_I2C1 414,19168
#define RCC_APB1Periph_I2C2 415,19233
#define RCC_APB1Periph_I2C3 416,19298
#define RCC_APB1Periph_CAN1 417,19363
#define RCC_APB1Periph_CAN2 418,19428
#define RCC_APB1Periph_PWR 419,19493
#define RCC_APB1Periph_DAC 420,19558
#define RCC_APB1Periph_UART7 421,19623
#define RCC_APB1Periph_UART8 422,19688
#define IS_RCC_APB1_PERIPH(423,19753
#define RCC_APB2Periph_TIM1 431,19923
#define RCC_APB2Periph_TIM8 432,19988
#define RCC_APB2Periph_USART1 433,20053
#define RCC_APB2Periph_USART6 434,20118
#define RCC_APB2Periph_ADC 435,20183
#define RCC_APB2Periph_ADC1 436,20248
#define RCC_APB2Periph_ADC2 437,20313
#define RCC_APB2Periph_ADC3 438,20378
#define RCC_APB2Periph_SDIO 439,20443
#define RCC_APB2Periph_SPI1 440,20508
#define RCC_APB2Periph_SPI4 441,20573
#define RCC_APB2Periph_SYSCFG 442,20638
#define RCC_APB2Periph_TIM9 443,20703
#define RCC_APB2Periph_TIM10 444,20768
#define RCC_APB2Periph_TIM11 445,20833
#define RCC_APB2Periph_SPI5 446,20898
#define RCC_APB2Periph_SPI6 447,20963
#define RCC_APB2Periph_SAI1 448,21028
#define RCC_APB2Periph_LTDC 449,21093
#define IS_RCC_APB2_PERIPH(451,21160
#define IS_RCC_APB2_RESET_PERIPH(452,21254
#define RCC_MCO1Source_HSI 461,21441
#define RCC_MCO1Source_LSE 462,21506
#define RCC_MCO1Source_HSE 463,21571
#define RCC_MCO1Source_PLLCLK 464,21636
#define RCC_MCO1Div_1 465,21701
#define RCC_MCO1Div_2 466,21766
#define RCC_MCO1Div_3 467,21831
#define RCC_MCO1Div_4 468,21896
#define RCC_MCO1Div_5 469,21961
#define IS_RCC_MCO1SOURCE(470,22026
#define IS_RCC_MCO1DIV(473,22282
#define RCC_MCO2Source_SYSCLK 483,22600
#define RCC_MCO2Source_PLLI2SCLK 484,22665
#define RCC_MCO2Source_HSE 485,22730
#define RCC_MCO2Source_PLLCLK 486,22795
#define RCC_MCO2Div_1 487,22860
#define RCC_MCO2Div_2 488,22925
#define RCC_MCO2Div_3 489,22990
#define RCC_MCO2Div_4 490,23055
#define RCC_MCO2Div_5 491,23120
#define IS_RCC_MCO2SOURCE(492,23185
#define IS_RCC_MCO2DIV(495,23449
#define RCC_FLAG_HSIRDY 505,23773
#define RCC_FLAG_HSERDY 506,23831
#define RCC_FLAG_PLLRDY 507,23889
#define RCC_FLAG_PLLI2SRDY 508,23947
#define RCC_FLAG_PLLSAIRDY 509,24005
#define RCC_FLAG_LSERDY 510,24063
#define RCC_FLAG_LSIRDY 511,24121
#define RCC_FLAG_BORRST 512,24179
#define RCC_FLAG_PINRST 513,24237
#define RCC_FLAG_PORRST 514,24295
#define RCC_FLAG_SFTRST 515,24353
#define RCC_FLAG_IWDGRST 516,24411
#define RCC_FLAG_WWDGRST 517,24469
#define RCC_FLAG_LPWRRST 518,24527
#define IS_RCC_FLAG(520,24587
#define IS_RCC_CALIBRATION_VALUE(528,25246

FWLIB/inc/stm32f4xx_rng.h,309
#define __STM32F4xx_RNG_H31,1322
#define RNG_FLAG_DRDY 58,1878
#define RNG_FLAG_CECS 59,1952
#define RNG_FLAG_SECS 60,2042
#define IS_RNG_GET_FLAG(62,2133
#define IS_RNG_CLEAR_FLAG(65,2342
#define RNG_IT_CEI 74,2565
#define RNG_IT_SEI 75,2648
#define IS_RNG_IT(77,2732
#define IS_RNG_GET_IT(78,2808

FWLIB/inc/stm32f4xx_rtc.h,8639
#define __STM32F4xx_RTC_H31,1297
  uint32_t RTC_HourFormat;55,1739
  uint32_t RTC_AsynchPrediv;58,1897
  uint32_t RTC_SynchPrediv;61,2072
}RTC_InitTypeDef;RTC_InitTypeDef63,2244
  uint8_t RTC_Hours;70,2341
  uint8_t RTC_Minutes;75,2625
  uint8_t RTC_Seconds;78,2776
  uint8_t RTC_H12;81,2925
}RTC_TimeTypeDef;RTC_TimeTypeDef83,3073
  uint8_t RTC_WeekDay;90,3171
  uint8_t RTC_Month;93,3326
  uint8_t RTC_Date;96,3496
  uint8_t RTC_Year;99,3639
}RTC_DateTypeDef;RTC_DateTypeDef101,3783
  RTC_TimeTypeDef RTC_AlarmTime;108,3881
  uint32_t RTC_AlarmMask;110,3967
  uint32_t RTC_AlarmDateWeekDaySel;113,4148
  uint8_t RTC_AlarmDateWeekDay;116,4354
}RTC_AlarmTypeDef;RTC_AlarmTypeDef121,4775
#define RTC_HourFormat_24 133,4986
#define RTC_HourFormat_12 134,5049
#define IS_RTC_HOUR_FORMAT(135,5112
#define IS_RTC_ASYNCH_PREDIV(144,5345
#define IS_RTC_SYNCH_PREDIV(154,5489
#define IS_RTC_HOUR12(163,5626
#define IS_RTC_HOUR24(164,5699
#define IS_RTC_MINUTES(165,5754
#define IS_RTC_SECONDS(166,5812
#define RTC_H12_AM 175,5947
#define RTC_H12_PM 176,6003
#define IS_RTC_H12(177,6059
#define IS_RTC_YEAR(186,6211
#define RTC_Month_January 197,6377
#define RTC_Month_February 198,6433
#define RTC_Month_March 199,6489
#define RTC_Month_April 200,6545
#define RTC_Month_May 201,6601
#define RTC_Month_June 202,6657
#define RTC_Month_July 203,6713
#define RTC_Month_August 204,6769
#define RTC_Month_September 205,6825
#define RTC_Month_October 206,6881
#define RTC_Month_November 207,6937
#define RTC_Month_December 208,6993
#define IS_RTC_MONTH(209,7049
#define IS_RTC_DATE(210,7125
#define RTC_Weekday_Monday 220,7282
#define RTC_Weekday_Tuesday 221,7338
#define RTC_Weekday_Wednesday 222,7394
#define RTC_Weekday_Thursday 223,7450
#define RTC_Weekday_Friday 224,7506
#define RTC_Weekday_Saturday 225,7562
#define RTC_Weekday_Sunday 226,7618
#define IS_RTC_WEEKDAY(227,7674
#define IS_RTC_ALARM_DATE_WEEKDAY_DATE(242,8265
#define IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(243,8344
#define RTC_AlarmDateWeekDaySel_Date 259,9082
#define RTC_AlarmDateWeekDaySel_WeekDay 260,9148
#define IS_RTC_ALARM_DATE_WEEKDAY_SEL(262,9216
#define RTC_AlarmMask_None 273,9478
#define RTC_AlarmMask_DateWeekDay 274,9544
#define RTC_AlarmMask_Hours 275,9610
#define RTC_AlarmMask_Minutes 276,9676
#define RTC_AlarmMask_Seconds 277,9742
#define RTC_AlarmMask_All 278,9808
#define IS_ALARM_MASK(279,9874
#define RTC_Alarm_A 288,10025
#define RTC_Alarm_B 289,10091
#define IS_RTC_ALARM(290,10157
#define IS_RTC_CMD_ALARM(291,10245
#define RTC_AlarmSubSecondMask_All 300,10435
#define RTC_AlarmSubSecondMask_SS14_1 303,10736
#define RTC_AlarmSubSecondMask_SS14_2 305,10953
#define RTC_AlarmSubSecondMask_SS14_3 307,11172
#define RTC_AlarmSubSecondMask_SS14_4 309,11391
#define RTC_AlarmSubSecondMask_SS14_5 311,11610
#define RTC_AlarmSubSecondMask_SS14_6 313,11829
#define RTC_AlarmSubSecondMask_SS14_7 315,12048
#define RTC_AlarmSubSecondMask_SS14_8 317,12267
#define RTC_AlarmSubSecondMask_SS14_9 319,12486
#define RTC_AlarmSubSecondMask_SS14_10 321,12705
#define RTC_AlarmSubSecondMask_SS14_11 323,12925
#define RTC_AlarmSubSecondMask_SS14_12 325,13146
#define RTC_AlarmSubSecondMask_SS14_13 327,13366
#define RTC_AlarmSubSecondMask_SS14 329,13587
#define RTC_AlarmSubSecondMask_None 331,13803
#define IS_RTC_ALARM_SUB_SECOND_MASK(333,14007
#define IS_RTC_ALARM_SUB_SECOND_VALUE(357,15586
#define RTC_WakeUpClock_RTCCLK_Div16 366,15740
#define RTC_WakeUpClock_RTCCLK_Div8 367,15808
#define RTC_WakeUpClock_RTCCLK_Div4 368,15876
#define RTC_WakeUpClock_RTCCLK_Div2 369,15944
#define RTC_WakeUpClock_CK_SPRE_16bits 370,16012
#define RTC_WakeUpClock_CK_SPRE_17bits 371,16080
#define IS_RTC_WAKEUP_CLOCK(372,16148
#define IS_RTC_WAKEUP_COUNTER(378,16649
#define RTC_TimeStampEdge_Rising 386,16798
#define RTC_TimeStampEdge_Falling 387,16864
#define IS_RTC_TIMESTAMP_EDGE(388,16930
#define RTC_Output_Disable 397,17173
#define RTC_Output_AlarmA 398,17236
#define RTC_Output_AlarmB 399,17299
#define RTC_Output_WakeUp 400,17362
#define IS_RTC_OUTPUT(402,17428
#define RTC_OutputPolarity_High 414,17788
#define RTC_OutputPolarity_Low 415,17854
#define IS_RTC_OUTPUT_POL(416,17920
#define RTC_CalibSign_Positive 426,18152
#define RTC_CalibSign_Negative 427,18219
#define IS_RTC_CALIB_SIGN(428,18285
#define IS_RTC_CALIB_VALUE(430,18429
#define RTC_CalibOutput_512Hz 439,18576
#define RTC_CalibOutput_1Hz 440,18642
#define IS_RTC_CALIB_OUTPUT(441,18707
#define RTC_SmoothCalibPeriod_32sec 450,18950
#define RTC_SmoothCalibPeriod_16sec 452,19166
#define RTC_SmoothCalibPeriod_8sec 454,19382
#define IS_RTC_SMOOTH_CALIB_PERIOD(456,19597
#define RTC_SmoothCalibPlusPulses_Set 467,20008
#define RTC_SmoothCalibPlusPulses_Reset 470,20335
#define IS_RTC_SMOOTH_CALIB_PLUS(472,20555
#define  IS_RTC_SMOOTH_CALIB_MINUS(482,20827
#define RTC_DayLightSaving_SUB1H 491,20979
#define RTC_DayLightSaving_ADD1H 492,21038
#define IS_RTC_DAYLIGHT_SAVING(493,21097
#define RTC_StoreOperation_Reset 496,21257
#define RTC_StoreOperation_Set 497,21321
#define IS_RTC_STORE_OPERATION(498,21385
#define RTC_TamperTrigger_RisingEdge 507,21645
#define RTC_TamperTrigger_FallingEdge 508,21717
#define RTC_TamperTrigger_LowLevel 509,21789
#define RTC_TamperTrigger_HighLevel 510,21861
#define IS_RTC_TAMPER_TRIGGER(511,21933
#define RTC_TamperFilter_Disable 523,22373
#define RTC_TamperFilter_2Sample 525,22468
#define RTC_TamperFilter_4Sample 527,22663
#define RTC_TamperFilter_8Sample 529,22858
#define IS_RTC_TAMPER_FILTER(531,23053
#define RTC_TamperSamplingFreq_RTCCLK_Div32768 542,23478
#define RTC_TamperSamplingFreq_RTCCLK_Div16384 544,23707
#define RTC_TamperSamplingFreq_RTCCLK_Div8192 546,23938
#define RTC_TamperSamplingFreq_RTCCLK_Div4096 548,24167
#define RTC_TamperSamplingFreq_RTCCLK_Div2048 550,24396
#define RTC_TamperSamplingFreq_RTCCLK_Div1024 552,24625
#define RTC_TamperSamplingFreq_RTCCLK_Div512 554,24854
#define RTC_TamperSamplingFreq_RTCCLK_Div256 556,25083
#define IS_RTC_TAMPER_SAMPLING_FREQ(558,25312
#define RTC_TamperPrechargeDuration_1RTCCLK 574,26194
#define RTC_TamperPrechargeDuration_2RTCCLK 576,26412
#define RTC_TamperPrechargeDuration_4RTCCLK 578,26631
#define RTC_TamperPrechargeDuration_8RTCCLK 580,26850
#define IS_RTC_TAMPER_PRECHARGE_DURATION(583,27071
#define RTC_Tamper_1 594,27587
#define IS_RTC_TAMPER(595,27645
#define RTC_TamperPin_PC13 604,27784
#define RTC_TamperPin_PI8 605,27851
#define IS_RTC_TAMPER_PIN(606,27918
#define RTC_TimeStampPin_PC13 615,28130
#define RTC_TimeStampPin_PI8 616,28197
#define IS_RTC_TIMESTAMP_PIN(617,28264
#define RTC_OutputType_OpenDrain 626,28486
#define RTC_OutputType_PushPull 627,28553
#define IS_RTC_OUTPUT_TYPE(628,28620
#define RTC_ShiftAdd1S_Reset 638,28862
#define RTC_ShiftAdd1S_Set 639,28920
#define IS_RTC_SHIFT_ADD1S(640,28978
#define IS_RTC_SHIFT_SUBFS(649,29205
#define RTC_BKP_DR0 659,29346
#define RTC_BKP_DR1 660,29412
#define RTC_BKP_DR2 661,29478
#define RTC_BKP_DR3 662,29544
#define RTC_BKP_DR4 663,29610
#define RTC_BKP_DR5 664,29676
#define RTC_BKP_DR6 665,29742
#define RTC_BKP_DR7 666,29808
#define RTC_BKP_DR8 667,29874
#define RTC_BKP_DR9 668,29940
#define RTC_BKP_DR10 669,30006
#define RTC_BKP_DR11 670,30072
#define RTC_BKP_DR12 671,30138
#define RTC_BKP_DR13 672,30204
#define RTC_BKP_DR14 673,30270
#define RTC_BKP_DR15 674,30336
#define RTC_BKP_DR16 675,30402
#define RTC_BKP_DR17 676,30468
#define RTC_BKP_DR18 677,30534
#define RTC_BKP_DR19 678,30600
#define IS_RTC_BKP(679,30666
#define RTC_Format_BIN 706,32204
#define RTC_Format_BCD 707,32271
#define IS_RTC_FORMAT(708,32338
#define RTC_FLAG_RECALPF 717,32509
#define RTC_FLAG_TAMP1F 718,32575
#define RTC_FLAG_TSOVF 719,32641
#define RTC_FLAG_TSF 720,32707
#define RTC_FLAG_WUTF 721,32773
#define RTC_FLAG_ALRBF 722,32839
#define RTC_FLAG_ALRAF 723,32905
#define RTC_FLAG_INITF 724,32971
#define RTC_FLAG_RSF 725,33037
#define RTC_FLAG_INITS 726,33103
#define RTC_FLAG_SHPF 727,33169
#define RTC_FLAG_WUTWF 728,33235
#define RTC_FLAG_ALRBWF 729,33301
#define RTC_FLAG_ALRAWF 730,33367
#define IS_RTC_GET_FLAG(731,33433
#define IS_RTC_CLEAR_FLAG(738,34057
#define RTC_IT_TS 746,34246
#define RTC_IT_WUT 747,34312
#define RTC_IT_ALRB 748,34378
#define RTC_IT_ALRA 749,34444
#define RTC_IT_TAMP 750,34510
#define RTC_IT_TAMP1 751,34623
#define IS_RTC_CONFIG_IT(753,34691
#define IS_RTC_GET_IT(754,34793
#define IS_RTC_CLEAR_IT(757,35002
#define RTC_DigitalCalibConfig 766,35169
#define RTC_DigitalCalibCmd 767,35224

FWLIB/inc/stm32f4xx_sai.h,5437
#define __STM32F4xx_SAI_H31,1300
  uint32_t SAI_AudioMode;56,1748
  uint32_t SAI_Protocol;59,1926
  uint32_t SAI_DataSize;62,2107
  uint32_t SAI_FirstBit;66,2403
  uint32_t SAI_ClockStrobing;70,2739
  uint32_t SAI_Synchro;73,2948
  uint32_t SAI_OUTDRIV;76,3138
  uint32_t SAI_NoDivider;81,3529
  uint32_t SAI_MasterDivider;84,3732
  uint32_t SAI_FIFOThreshold;88,4080
}SAI_InitTypeDef;SAI_InitTypeDef90,4358
  uint32_t SAI_FrameLength;99,4471
  uint32_t SAI_ActiveFrameLength;107,5273
  uint32_t SAI_FSDefinition;113,5788
  uint32_t SAI_FSPolarity;117,6101
  uint32_t SAI_FSOffset;121,6410
}SAI_FrameInitTypeDef;SAI_FrameInitTypeDef125,6715
  uint32_t SAI_FirstBitOffset;133,6832
  uint32_t SAI_SlotSize;137,7148
  uint32_t SAI_SlotNumber;141,7434
  uint32_t SAI_SlotActive;145,7736
}SAI_SlotInitTypeDef;SAI_SlotInitTypeDef148,8058
#define IS_SAI_PERIPH(156,8221
#define IS_SAI_BLOCK_PERIPH(158,8273
#define SAI_Mode_MasterTx 165,8458
#define SAI_Mode_MasterRx 166,8522
#define SAI_Mode_SlaveTx 167,8588
#define SAI_Mode_SlaveRx 168,8652
#define IS_SAI_BLOCK_MODE(169,8716
#define SAI_Free_Protocol 181,9059
#define SAI_SPDIF_Protocol 182,9125
#define SAI_AC97_Protocol 183,9198
#define IS_SAI_BLOCK_PROTOCOL(184,9271
#define SAI_DataSize_8b 195,9585
#define SAI_DataSize_10b 196,9651
#define SAI_DataSize_16b 197,9717
#define SAI_DataSize_20b 198,9783
#define SAI_DataSize_24b 199,9849
#define SAI_DataSize_32b 200,9915
#define IS_SAI_BLOCK_DATASIZE(201,9981
#define SAI_FirstBit_MSB 215,10542
#define SAI_FirstBit_LSB 216,10608
#define IS_SAI_BLOCK_FIRST_BIT(217,10681
#define SAI_ClockStrobing_FallingEdge 227,10897
#define SAI_ClockStrobing_RisingEdge 228,10963
#define IS_SAI_BLOCK_CLOCK_STROBING(229,11033
#define SAI_Asynchronous 239,11293
#define SAI_Synchronous 240,11360
#define IS_SAI_BLOCK_SYNCHRO(241,11434
#define SAI_OutputDrive_Disabled 251,11660
#define SAI_OutputDrive_Enabled 252,11726
#define IS_SAI_BLOCK_OUTPUT_DRIVE(253,11798
#define SAI_MasterDivider_Enabled 265,12043
#define SAI_MasterDivider_Disabled 266,12109
#define IS_SAI_BLOCK_NODIVIDER(267,12179
#define IS_SAI_BLOCK_MASTER_DIVIDER(277,12440
#define IS_SAI_BLOCK_FRAME_LENGTH(286,12582
#define IS_SAI_BLOCK_ACTIVE_FRAME(295,12750
#define SAI_FS_StartFrame 305,12911
#define I2S_FS_ChannelIdentification 306,12977
#define IS_SAI_BLOCK_FS_DEFINITION(307,13048
#define SAI_FS_ActiveLow 317,13310
#define SAI_FS_ActiveHigh 318,13376
#define IS_SAI_BLOCK_FS_POLARITY(319,13446
#define SAI_FS_FirstBit 329,13696
#define SAI_FS_BeforeFirstBit 330,13762
#define IS_SAI_BLOCK_FS_OFFSET(331,13833
#define IS_SAI_BLOCK_FIRSTBIT_OFFSET(340,14070
#define SAI_SlotSize_DataSize 349,14207
#define SAI_SlotSize_16b 350,14275
#define SAI_SlotSize_32b 351,14350
#define IS_SAI_BLOCK_SLOT_SIZE(352,14425
#define IS_SAI_BLOCK_SLOT_NUMBER(363,14724
#define SAI_Slot_NotActive 372,14880
#define SAI_SlotActive_0 373,14943
#define SAI_SlotActive_1 374,15006
#define SAI_SlotActive_2 375,15067
#define SAI_SlotActive_3 376,15128
#define SAI_SlotActive_4 377,15189
#define SAI_SlotActive_5 378,15250
#define SAI_SlotActive_6 379,15311
#define SAI_SlotActive_7 380,15372
#define SAI_SlotActive_8 381,15433
#define SAI_SlotActive_9 382,15494
#define SAI_SlotActive_10 383,15555
#define SAI_SlotActive_11 384,15616
#define SAI_SlotActive_12 385,15677
#define SAI_SlotActive_13 386,15738
#define SAI_SlotActive_14 387,15799
#define SAI_SlotActive_15 388,15860
#define SAI_SlotActive_ALL 389,15921
#define IS_SAI_SLOT_ACTIVE(391,15984
#define SAI_MonoMode 401,16110
#define SAI_StreoMode 402,16179
#define IS_SAI_BLOCK_MONO_STREO_MODE(403,16245
#define SAI_Output_NotReleased 413,16467
#define SAI_Output_Released 414,16535
#define IS_SAI_BLOCK_TRISTATE_MANAGEMENT(415,16606
#define SAI_Threshold_FIFOEmpty 425,16858
#define SAI_FIFOThreshold_1QuarterFull 426,16924
#define SAI_FIFOThreshold_HalfFull 427,16990
#define SAI_FIFOThreshold_3QuartersFull 428,17057
#define SAI_FIFOThreshold_Full 429,17123
#define IS_SAI_BLOCK_FIFO_THRESHOLD(430,17189
#define SAI_NoCompanding 443,17773
#define SAI_ULaw_1CPL_Companding 444,17839
#define SAI_ALaw_1CPL_Companding 445,17905
#define SAI_ULaw_2CPL_Companding 446,17971
#define SAI_ALaw_2CPL_Companding 447,18037
#define IS_SAI_BLOCK_COMPANDING_MODE(448,18103
#define SAI_ZeroValue 461,18619
#define SAI_LastSentValue 462,18685
#define IS_SAI_BLOCK_MUTE_VALUE(463,18757
#define IS_SAI_BLOCK_MUTE_COUNTER(473,18996
#define SAI_IT_OVRUDR 483,19145
#define SAI_IT_MUTEDET 484,19218
#define SAI_IT_WCKCFG 485,19292
#define SAI_IT_FREQ 486,19365
#define SAI_IT_CNRDY 487,19436
#define SAI_IT_AFSDET 488,19508
#define SAI_IT_LFSDET 489,19581
#define IS_SAI_BLOCK_CONFIG_IT(491,19656
#define SAI_FLAG_OVRUDR 506,20200
#define SAI_FLAG_MUTEDET 507,20270
#define SAI_FLAG_WCKCFG 508,20341
#define SAI_FLAG_FREQ 509,20411
#define SAI_FLAG_CNRDY 510,20479
#define SAI_FLAG_AFSDET 511,20548
#define SAI_FLAG_LFSDET 512,20618
#define IS_SAI_BLOCK_GET_FLAG(514,20690
#define IS_SAI_BLOCK_CLEAR_FLAG(522,21220
#define SAI_FIFOStatus_Empty 536,21814
#define SAI_FIFOStatus_Less1QuarterFull 537,21880
#define SAI_FIFOStatus_1QuarterFull 538,21946
#define SAI_FIFOStatus_HalfFull 539,22012
#define SAI_FIFOStatus_3QuartersFull 540,22079
#define SAI_FIFOStatus_Full 541,22145
#define IS_SAI_BLOCK_FIFO_STATUS(543,22213

FWLIB/inc/stm32f4xx_sdio.h,5152
#define __STM32F4xx_SDIO_H31,1299
  uint32_t SDIO_ClockEdge;52,1683
  uint32_t SDIO_ClockBypass;55,1895
  uint32_t SDIO_ClockPowerSave;59,2160
  uint32_t SDIO_BusWide;63,2438
  uint32_t SDIO_HardwareFlowControl;66,2613
  uint8_t SDIO_ClockDiv;69,2844
} SDIO_InitTypeDef;72,3087
  uint32_t SDIO_Argument;76,3129
  uint32_t SDIO_CmdIndex;81,3479
  uint32_t SDIO_Response;83,3579
  uint32_t SDIO_Wait;86,3741
  uint32_t SDIO_CPSM;89,3950
} SDIO_CmdInitTypeDef;92,4187
  uint32_t SDIO_DataTimeOut;96,4232
  uint32_t SDIO_DataLength;98,4336
  uint32_t SDIO_DataBlockSize;100,4434
  uint32_t SDIO_TransferDir;103,4625
  uint32_t SDIO_TransferMode;107,4887
  uint32_t SDIO_DPSM;110,5086
} SDIO_DataInitTypeDef;113,5335
#define SDIO_ClockEdge_Rising 126,5551
#define SDIO_ClockEdge_Falling 127,5619
#define IS_SDIO_CLOCK_EDGE(128,5687
#define SDIO_ClockBypass_Disable 138,5903
#define SDIO_ClockBypass_Enable 139,5972
#define IS_SDIO_CLOCK_BYPASS(140,6045
#define SDIO_ClockPowerSave_Disable 150,6281
#define SDIO_ClockPowerSave_Enable 151,6349
#define IS_SDIO_CLOCK_POWER_SAVE(152,6418
#define SDIO_BusWide_1b 162,6652
#define SDIO_BusWide_4b 163,6720
#define SDIO_BusWide_8b 164,6788
#define IS_SDIO_BUS_WIDE(165,6856
#define SDIO_HardwareFlowControl_Disable 176,7097
#define SDIO_HardwareFlowControl_Enable 177,7165
#define IS_SDIO_HARDWARE_FLOW_CONTROL(178,7233
#define SDIO_PowerState_OFF 188,7502
#define SDIO_PowerState_ON 189,7570
#define IS_SDIO_POWER_STATE(190,7638
#define SDIO_IT_CCRCFAIL 200,7822
#define SDIO_IT_DCRCFAIL 201,7890
#define SDIO_IT_CTIMEOUT 202,7958
#define SDIO_IT_DTIMEOUT 203,8026
#define SDIO_IT_TXUNDERR 204,8094
#define SDIO_IT_RXOVERR 205,8162
#define SDIO_IT_CMDREND 206,8230
#define SDIO_IT_CMDSENT 207,8298
#define SDIO_IT_DATAEND 208,8366
#define SDIO_IT_STBITERR 209,8434
#define SDIO_IT_DBCKEND 210,8502
#define SDIO_IT_CMDACT 211,8570
#define SDIO_IT_TXACT 212,8638
#define SDIO_IT_RXACT 213,8706
#define SDIO_IT_TXFIFOHE 214,8774
#define SDIO_IT_RXFIFOHF 215,8842
#define SDIO_IT_TXFIFOF 216,8910
#define SDIO_IT_RXFIFOF 217,8978
#define SDIO_IT_TXFIFOE 218,9046
#define SDIO_IT_RXFIFOE 219,9114
#define SDIO_IT_TXDAVL 220,9182
#define SDIO_IT_RXDAVL 221,9250
#define SDIO_IT_SDIOIT 222,9318
#define SDIO_IT_CEATAEND 223,9386
#define IS_SDIO_IT(224,9454
#define IS_SDIO_CMD_INDEX(233,9620
#define SDIO_Response_No 242,9753
#define SDIO_Response_Short 243,9821
#define SDIO_Response_Long 244,9889
#define IS_SDIO_RESPONSE(245,9957
#define SDIO_Wait_No 256,10261
#define SDIO_Wait_IT 257,10370
#define SDIO_Wait_Pend 258,10474
#define IS_SDIO_WAIT(259,10576
#define SDIO_CPSM_Disable 269,10788
#define SDIO_CPSM_Enable 270,10857
#define IS_SDIO_CPSM(271,10926
#define SDIO_RESP1 280,11095
#define SDIO_RESP2 281,11163
#define SDIO_RESP3 282,11231
#define SDIO_RESP4 283,11299
#define IS_SDIO_RESP(284,11367
#define IS_SDIO_DATA_LENGTH(294,11599
#define SDIO_DataBlockSize_1b 303,11735
#define SDIO_DataBlockSize_2b 304,11803
#define SDIO_DataBlockSize_4b 305,11871
#define SDIO_DataBlockSize_8b 306,11939
#define SDIO_DataBlockSize_16b 307,12007
#define SDIO_DataBlockSize_32b 308,12075
#define SDIO_DataBlockSize_64b 309,12143
#define SDIO_DataBlockSize_128b 310,12211
#define SDIO_DataBlockSize_256b 311,12279
#define SDIO_DataBlockSize_512b 312,12347
#define SDIO_DataBlockSize_1024b 313,12415
#define SDIO_DataBlockSize_2048b 314,12483
#define SDIO_DataBlockSize_4096b 315,12551
#define SDIO_DataBlockSize_8192b 316,12619
#define SDIO_DataBlockSize_16384b 317,12687
#define IS_SDIO_BLOCK_SIZE(318,12755
#define SDIO_TransferDir_ToCard 341,13964
#define SDIO_TransferDir_ToSDIO 342,14032
#define IS_SDIO_TRANSFER_DIR(343,14100
#define SDIO_TransferMode_Block 353,14320
#define SDIO_TransferMode_Stream 354,14388
#define IS_SDIO_TRANSFER_MODE(355,14456
#define SDIO_DPSM_Disable 365,14680
#define SDIO_DPSM_Enable 366,14749
#define IS_SDIO_DPSM(367,14818
#define SDIO_FLAG_CCRCFAIL 376,14974
#define SDIO_FLAG_DCRCFAIL 377,15042
#define SDIO_FLAG_CTIMEOUT 378,15110
#define SDIO_FLAG_DTIMEOUT 379,15178
#define SDIO_FLAG_TXUNDERR 380,15246
#define SDIO_FLAG_RXOVERR 381,15314
#define SDIO_FLAG_CMDREND 382,15382
#define SDIO_FLAG_CMDSENT 383,15450
#define SDIO_FLAG_DATAEND 384,15518
#define SDIO_FLAG_STBITERR 385,15586
#define SDIO_FLAG_DBCKEND 386,15654
#define SDIO_FLAG_CMDACT 387,15722
#define SDIO_FLAG_TXACT 388,15790
#define SDIO_FLAG_RXACT 389,15858
#define SDIO_FLAG_TXFIFOHE 390,15926
#define SDIO_FLAG_RXFIFOHF 391,15994
#define SDIO_FLAG_TXFIFOF 392,16062
#define SDIO_FLAG_RXFIFOF 393,16130
#define SDIO_FLAG_TXFIFOE 394,16198
#define SDIO_FLAG_RXFIFOE 395,16266
#define SDIO_FLAG_TXDAVL 396,16334
#define SDIO_FLAG_RXDAVL 397,16402
#define SDIO_FLAG_SDIOIT 398,16470
#define SDIO_FLAG_CEATAEND 399,16538
#define IS_SDIO_FLAG(400,16606
#define IS_SDIO_CLEAR_FLAG(425,18165
#define IS_SDIO_GET_IT(427,18275
#define IS_SDIO_CLEAR_IT(452,19738
#define SDIO_ReadWaitMode_DATA2 462,19913
#define SDIO_ReadWaitMode_CLK 463,19981
#define IS_SDIO_READWAIT_MODE(464,20049

FWLIB/inc/stm32f4xx_spi.h,5105
#define __STM32F4xx_SPI_H31,1301
  uint16_t SPI_Direction;56,1743
  uint16_t SPI_Mode;59,1950
  uint16_t SPI_DataSize;62,2120
  uint16_t SPI_CPOL;65,2290
  uint16_t SPI_CPHA;68,2477
  uint16_t SPI_NSS;71,2673
  uint16_t SPI_BaudRatePrescaler;75,2971
  uint16_t SPI_FirstBit;81,3466
  uint16_t SPI_CRCPolynomial;84,3678
}SPI_InitTypeDef;SPI_InitTypeDef85,3778
  uint16_t I2S_Mode;94,3879
  uint16_t I2S_Standard;97,4035
  uint16_t I2S_DataFormat;100,4216
  uint16_t I2S_MCLKOutput;103,4398
  uint32_t I2S_AudioFreq;106,4584
  uint16_t I2S_CPOL;109,4777
}I2S_InitTypeDef;I2S_InitTypeDef111,4950
#define IS_SPI_ALL_PERIPH(119,5109
#define IS_SPI_ALL_PERIPH_EXT(126,5467
#define IS_SPI_23_PERIPH(135,6001
#define IS_SPI_23_PERIPH_EXT(138,6119
#define IS_I2S_EXT_PERIPH(143,6385
#define SPI_Direction_2Lines_FullDuplex 151,6566
#define SPI_Direction_2Lines_RxOnly 152,6626
#define SPI_Direction_1Line_Rx 153,6686
#define SPI_Direction_1Line_Tx 154,6746
#define IS_SPI_DIRECTION_MODE(155,6806
#define SPI_Mode_Master 167,7190
#define SPI_Mode_Slave 168,7250
#define IS_SPI_MODE(169,7310
#define SPI_DataSize_16b 179,7494
#define SPI_DataSize_8b 180,7554
#define IS_SPI_DATASIZE(181,7614
#define SPI_CPOL_Low 191,7830
#define SPI_CPOL_High 192,7890
#define IS_SPI_CPOL(193,7950
#define SPI_CPHA_1Edge 203,8132
#define SPI_CPHA_2Edge 204,8192
#define IS_SPI_CPHA(205,8252
#define SPI_NSS_Soft 215,8449
#define SPI_NSS_Hard 216,8509
#define IS_SPI_NSS(217,8569
#define SPI_BaudRatePrescaler_2 227,8752
#define SPI_BaudRatePrescaler_4 228,8812
#define SPI_BaudRatePrescaler_8 229,8872
#define SPI_BaudRatePrescaler_16 230,8932
#define SPI_BaudRatePrescaler_32 231,8992
#define SPI_BaudRatePrescaler_64 232,9052
#define SPI_BaudRatePrescaler_128 233,9112
#define SPI_BaudRatePrescaler_256 234,9172
#define IS_SPI_BAUDRATE_PRESCALER(235,9232
#define SPI_FirstBit_MSB 251,10058
#define SPI_FirstBit_LSB 252,10118
#define IS_SPI_FIRST_BIT(253,10178
#define I2S_Mode_SlaveTx 263,10370
#define I2S_Mode_SlaveRx 264,10430
#define I2S_Mode_MasterTx 265,10490
#define I2S_Mode_MasterRx 266,10550
#define IS_I2S_MODE(267,10610
#define I2S_Standard_Phillips 280,10929
#define I2S_Standard_MSB 281,10989
#define I2S_Standard_LSB 282,11049
#define I2S_Standard_PCMShort 283,11109
#define I2S_Standard_PCMLong 284,11169
#define IS_I2S_STANDARD(285,11229
#define I2S_DataFormat_16b 298,11684
#define I2S_DataFormat_16bextended 299,11744
#define I2S_DataFormat_24b 300,11804
#define I2S_DataFormat_32b 301,11864
#define IS_I2S_DATA_FORMAT(302,11924
#define I2S_MCLKOutput_Enable 314,12301
#define I2S_MCLKOutput_Disable 315,12361
#define IS_I2S_MCLK_OUTPUT(316,12421
#define I2S_AudioFreq_192k 326,12651
#define I2S_AudioFreq_96k 327,12712
#define I2S_AudioFreq_48k 328,12772
#define I2S_AudioFreq_44k 329,12832
#define I2S_AudioFreq_32k 330,12892
#define I2S_AudioFreq_22k 331,12952
#define I2S_AudioFreq_16k 332,13012
#define I2S_AudioFreq_11k 333,13072
#define I2S_AudioFreq_8k 334,13132
#define I2S_AudioFreq_Default 335,13191
#define IS_I2S_AUDIO_FREQ(337,13249
#define I2S_CPOL_Low 348,13546
#define I2S_CPOL_High 349,13606
#define IS_I2S_CPOL(350,13666
#define SPI_I2S_DMAReq_Tx 360,13862
#define SPI_I2S_DMAReq_Rx 361,13922
#define IS_SPI_I2S_DMAREQ(362,13982
#define SPI_NSSInternalSoft_Set 371,14171
#define SPI_NSSInternalSoft_Reset 372,14231
#define IS_SPI_NSS_INTERNAL(373,14291
#define SPI_CRC_Tx 383,14537
#define SPI_CRC_Rx 384,14594
#define IS_SPI_CRC(385,14651
#define SPI_Direction_Rx 394,14809
#define SPI_Direction_Tx 395,14869
#define IS_SPI_DIRECTION(396,14929
#define SPI_I2S_IT_TXE 406,15162
#define SPI_I2S_IT_RXNE 407,15219
#define SPI_I2S_IT_ERR 408,15276
#define I2S_IT_UDR 409,15333
#define SPI_I2S_IT_TIFRFE 410,15390
#define IS_SPI_I2S_CONFIG_IT(412,15449
#define SPI_I2S_IT_OVR 416,15643
#define SPI_IT_MODF 417,15700
#define SPI_IT_CRCERR 418,15757
#define IS_SPI_I2S_CLEAR_IT(420,15816
#define IS_SPI_I2S_GET_IT(422,15877
#define SPI_I2S_FLAG_RXNE 434,16278
#define SPI_I2S_FLAG_TXE 435,16338
#define I2S_FLAG_CHSIDE 436,16398
#define I2S_FLAG_UDR 437,16458
#define SPI_FLAG_CRCERR 438,16518
#define SPI_FLAG_MODF 439,16578
#define SPI_I2S_FLAG_OVR 440,16638
#define SPI_I2S_FLAG_BSY 441,16698
#define SPI_I2S_FLAG_TIFRFE 442,16758
#define IS_SPI_I2S_CLEAR_FLAG(444,16820
#define IS_SPI_I2S_GET_FLAG(445,16887
#define IS_SPI_CRC_POLYNOMIAL(458,17427
#define SPI_DMAReq_Tx 467,17560
#define SPI_DMAReq_Rx 468,17616
#define SPI_IT_TXE 469,17672
#define SPI_IT_RXNE 470,17725
#define SPI_IT_ERR 471,17779
#define SPI_IT_OVR 472,17832
#define SPI_FLAG_RXNE 473,17885
#define SPI_FLAG_TXE 474,17941
#define SPI_FLAG_OVR 475,17996
#define SPI_FLAG_BSY 476,18051
#define SPI_DeInit 477,18106
#define SPI_ITConfig 478,18159
#define SPI_DMACmd 479,18214
#define SPI_SendData 480,18267
#define SPI_ReceiveData 481,18322
#define SPI_GetFlagStatus 482,18380
#define SPI_ClearFlag 483,18440
#define SPI_GetITStatus 484,18496
#define SPI_ClearITPendingBit 485,18554

FWLIB/inc/stm32f4xx_syscfg.h,1621
#define __STM32F4xx_SYSCFG_H31,1306
#define EXTI_PortSourceGPIOA 58,1875
#define EXTI_PortSourceGPIOB 59,1927
#define EXTI_PortSourceGPIOC 60,1979
#define EXTI_PortSourceGPIOD 61,2031
#define EXTI_PortSourceGPIOE 62,2083
#define EXTI_PortSourceGPIOF 63,2135
#define EXTI_PortSourceGPIOG 64,2187
#define EXTI_PortSourceGPIOH 65,2239
#define EXTI_PortSourceGPIOI 66,2291
#define EXTI_PortSourceGPIOJ 67,2343
#define EXTI_PortSourceGPIOK 68,2395
#define IS_EXTI_PORT_SOURCE(70,2449
#define EXTI_PinSource0 90,3513
#define EXTI_PinSource1 91,3565
#define EXTI_PinSource2 92,3617
#define EXTI_PinSource3 93,3669
#define EXTI_PinSource4 94,3721
#define EXTI_PinSource5 95,3773
#define EXTI_PinSource6 96,3825
#define EXTI_PinSource7 97,3877
#define EXTI_PinSource8 98,3929
#define EXTI_PinSource9 99,3981
#define EXTI_PinSource10 100,4033
#define EXTI_PinSource11 101,4085
#define EXTI_PinSource12 102,4137
#define EXTI_PinSource13 103,4189
#define EXTI_PinSource14 104,4241
#define EXTI_PinSource15 105,4293
#define IS_EXTI_PIN_SOURCE(106,4345
#define SYSCFG_MemoryRemap_Flash 130,5687
#define SYSCFG_MemoryRemap_SystemFlash 131,5743
#define SYSCFG_MemoryRemap_SRAM 132,5799
#define SYSCFG_MemoryRemap_SDRAM 133,5855
#define SYSCFG_MemoryRemap_FSMC 136,5943
#define SYSCFG_MemoryRemap_FMC 140,6091
#define IS_SYSCFG_MEMORY_REMAP_CONFING(144,6233
#define IS_SYSCFG_MEMORY_REMAP_CONFING(151,6693
#define IS_SYSCFG_MEMORY_REMAP_CONFING(157,7076
#define SYSCFG_ETH_MediaInterface_MII 172,7782
#define SYSCFG_ETH_MediaInterface_RMII 173,7847
#define IS_SYSCFG_ETH_MEDIA_INTERFACE(175,7914

FWLIB/inc/stm32f4xx_tim.h,11294
#define __STM32F4xx_TIM_H31,1297
  uint16_t TIM_Prescaler;57,1827
  uint16_t TIM_CounterMode;60,2029
  uint32_t TIM_Period;63,2197
  uint16_t TIM_ClockDivision;67,2486
  uint8_t TIM_RepetitionCounter;70,2661
} TIM_TimeBaseInitTypeDef;78,3413
  uint16_t TIM_OCMode;86,3537
  uint16_t TIM_OutputState;89,3709
  uint16_t TIM_OutputNState;92,3889
  uint32_t TIM_Pulse;96,4175
  uint16_t TIM_OCPolarity;99,4384
  uint16_t TIM_OCNPolarity;102,4558
  uint16_t TIM_OCIdleState;106,4838
  uint16_t TIM_OCNIdleState;110,5135
} TIM_OCInitTypeDef;113,5432
  uint16_t TIM_Channel;122,5550
  uint16_t TIM_ICPolarity;125,5702
  uint16_t TIM_ICSelection;128,5889
  uint16_t TIM_ICPrescaler;131,6051
  uint16_t TIM_ICFilter;134,6231
} TIM_ICInitTypeDef;136,6391
  uint16_t TIM_OSSRState;146,6555
  uint16_t TIM_OSSIState;149,6776
  uint16_t TIM_LOCKLevel;152,6990
  uint16_t TIM_DeadTime;155,7164
  uint16_t TIM_Break;159,7428
  uint16_t TIM_BreakPolarity;162,7638
  uint16_t TIM_AutomaticOutput;165,7822
} TIM_BDTRInitTypeDef;167,8034
#define IS_TIM_ALL_PERIPH(175,8199
#define IS_TIM_LIST1_PERIPH(190,9176
#define IS_TIM_LIST2_PERIPH(204,10025
#define IS_TIM_LIST3_PERIPH(213,10570
#define IS_TIM_LIST4_PERIPH(220,10966
#define IS_TIM_LIST5_PERIPH(223,11150
#define IS_TIM_LIST6_PERIPH(232,11708
#define TIM_OCMode_Timing 240,11941
#define TIM_OCMode_Active 241,12004
#define TIM_OCMode_Inactive 242,12067
#define TIM_OCMode_Toggle 243,12130
#define TIM_OCMode_PWM1 244,12193
#define TIM_OCMode_PWM2 245,12256
#define IS_TIM_OC_MODE(246,12319
#define IS_TIM_OCM(252,12708
#define TIM_OPMode_Single 268,13283
#define TIM_OPMode_Repetitive 269,13346
#define IS_TIM_OPM_MODE(270,13409
#define TIM_Channel_1 280,13609
#define TIM_Channel_2 281,13672
#define TIM_Channel_3 282,13735
#define TIM_Channel_4 283,13798
#define IS_TIM_CHANNEL(285,13896
#define IS_TIM_PWMI_CHANNEL(290,14199
#define IS_TIM_COMPLEMENTARY_CHANNEL(292,14341
#define TIM_CKD_DIV1 303,14660
#define TIM_CKD_DIV2 304,14723
#define TIM_CKD_DIV4 305,14786
#define IS_TIM_CKD_DIV(306,14849
#define TIM_CounterMode_Up 317,15092
#define TIM_CounterMode_Down 318,15155
#define TIM_CounterMode_CenterAligned1 319,15218
#define TIM_CounterMode_CenterAligned2 320,15281
#define TIM_CounterMode_CenterAligned3 321,15344
#define IS_TIM_COUNTER_MODE(322,15407
#define TIM_OCPolarity_High 335,15884
#define TIM_OCPolarity_Low 336,15947
#define IS_TIM_OC_POLARITY(337,16010
#define TIM_OCNPolarity_High 347,16250
#define TIM_OCNPolarity_Low 348,16313
#define IS_TIM_OCN_POLARITY(349,16376
#define TIM_OutputState_Disable 359,16613
#define TIM_OutputState_Enable 360,16676
#define IS_TIM_OUTPUT_STATE(361,16739
#define TIM_OutputNState_Disable 371,16972
#define TIM_OutputNState_Enable 372,17035
#define IS_TIM_OUTPUTN_STATE(373,17098
#define TIM_CCx_Enable 383,17334
#define TIM_CCx_Disable 384,17398
#define IS_TIM_CCX(385,17462
#define TIM_CCxN_Enable 395,17654
#define TIM_CCxN_Disable 396,17718
#define IS_TIM_CCXN(397,17782
#define TIM_Break_Enable 407,17986
#define TIM_Break_Disable 408,18049
#define IS_TIM_BREAK_STATE(409,18112
#define TIM_BreakPolarity_Low 419,18324
#define TIM_BreakPolarity_High 420,18387
#define IS_TIM_BREAK_POLARITY(421,18450
#define TIM_AutomaticOutput_Enable 431,18693
#define TIM_AutomaticOutput_Disable 432,18756
#define IS_TIM_AUTOMATIC_OUTPUT_STATE(433,18819
#define TIM_LOCKLevel_OFF 443,19068
#define TIM_LOCKLevel_1 444,19131
#define TIM_LOCKLevel_2 445,19194
#define TIM_LOCKLevel_3 446,19257
#define IS_TIM_LOCK_LEVEL(447,19320
#define TIM_OSSIState_Enable 459,19697
#define TIM_OSSIState_Disable 460,19760
#define IS_TIM_OSSI_STATE(461,19823
#define TIM_OSSRState_Enable 471,20068
#define TIM_OSSRState_Disable 472,20131
#define IS_TIM_OSSR_STATE(473,20194
#define TIM_OCIdleState_Set 483,20423
#define TIM_OCIdleState_Reset 484,20486
#define IS_TIM_OCIDLE_STATE(485,20549
#define TIM_OCNIdleState_Set 495,20783
#define TIM_OCNIdleState_Reset 496,20846
#define IS_TIM_OCNIDLE_STATE(497,20909
#define  TIM_ICPolarity_Rising 507,21142
#define  TIM_ICPolarity_Falling 508,21205
#define  TIM_ICPolarity_BothEdge 509,21268
#define IS_TIM_IC_POLARITY(510,21331
#define TIM_ICSelection_DirectTI 521,21657
#define TIM_ICSelection_IndirectTI 523,21886
#define TIM_ICSelection_TRC 525,22115
#define IS_TIM_IC_SELECTION(526,22245
#define TIM_ICPSC_DIV1 537,22584
#define TIM_ICPSC_DIV2 538,22725
#define TIM_ICPSC_DIV4 539,22835
#define TIM_ICPSC_DIV8 540,22945
#define IS_TIM_IC_PRESCALER(541,23055
#define TIM_IT_Update 553,23439
#define TIM_IT_CC1 554,23502
#define TIM_IT_CC2 555,23565
#define TIM_IT_CC3 556,23628
#define TIM_IT_CC4 557,23691
#define TIM_IT_COM 558,23754
#define TIM_IT_Trigger 559,23817
#define TIM_IT_Break 560,23880
#define IS_TIM_IT(561,23943
#define IS_TIM_GET_IT(563,24028
#define TIM_DMABase_CR1 579,24540
#define TIM_DMABase_CR2 580,24603
#define TIM_DMABase_SMCR 581,24666
#define TIM_DMABase_DIER 582,24729
#define TIM_DMABase_SR 583,24792
#define TIM_DMABase_EGR 584,24855
#define TIM_DMABase_CCMR1 585,24918
#define TIM_DMABase_CCMR2 586,24981
#define TIM_DMABase_CCER 587,25044
#define TIM_DMABase_CNT 588,25107
#define TIM_DMABase_PSC 589,25170
#define TIM_DMABase_ARR 590,25233
#define TIM_DMABase_RCR 591,25296
#define TIM_DMABase_CCR1 592,25359
#define TIM_DMABase_CCR2 593,25422
#define TIM_DMABase_CCR3 594,25485
#define TIM_DMABase_CCR4 595,25548
#define TIM_DMABase_BDTR 596,25611
#define TIM_DMABase_DCR 597,25674
#define TIM_DMABase_OR 598,25737
#define IS_TIM_DMA_BASE(599,25800
#define TIM_DMABurstLength_1Transfer 627,27202
#define TIM_DMABurstLength_2Transfers 628,27269
#define TIM_DMABurstLength_3Transfers 629,27336
#define TIM_DMABurstLength_4Transfers 630,27403
#define TIM_DMABurstLength_5Transfers 631,27470
#define TIM_DMABurstLength_6Transfers 632,27537
#define TIM_DMABurstLength_7Transfers 633,27604
#define TIM_DMABurstLength_8Transfers 634,27671
#define TIM_DMABurstLength_9Transfers 635,27738
#define TIM_DMABurstLength_10Transfers 636,27805
#define TIM_DMABurstLength_11Transfers 637,27872
#define TIM_DMABurstLength_12Transfers 638,27939
#define TIM_DMABurstLength_13Transfers 639,28006
#define TIM_DMABurstLength_14Transfers 640,28073
#define TIM_DMABurstLength_15Transfers 641,28140
#define TIM_DMABurstLength_16Transfers 642,28207
#define TIM_DMABurstLength_17Transfers 643,28274
#define TIM_DMABurstLength_18Transfers 644,28341
#define IS_TIM_DMA_LENGTH(645,28408
#define TIM_DMA_Update 671,30012
#define TIM_DMA_CC1 672,30075
#define TIM_DMA_CC2 673,30138
#define TIM_DMA_CC3 674,30201
#define TIM_DMA_CC4 675,30264
#define TIM_DMA_COM 676,30327
#define TIM_DMA_Trigger 677,30390
#define IS_TIM_DMA_SOURCE(678,30453
#define TIM_ExtTRGPSC_OFF 688,30643
#define TIM_ExtTRGPSC_DIV2 689,30706
#define TIM_ExtTRGPSC_DIV4 690,30769
#define TIM_ExtTRGPSC_DIV8 691,30832
#define IS_TIM_EXT_PRESCALER(692,30895
#define TIM_TS_ITR0 704,31307
#define TIM_TS_ITR1 705,31370
#define TIM_TS_ITR2 706,31433
#define TIM_TS_ITR3 707,31496
#define TIM_TS_TI1F_ED 708,31559
#define TIM_TS_TI1FP1 709,31622
#define TIM_TS_TI2FP2 710,31685
#define TIM_TS_ETRF 711,31748
#define IS_TIM_TRIGGER_SELECTION(712,31811
#define IS_TIM_INTERNAL_TRIGGER_SELECTION(720,32454
#define TIM_TIxExternalCLK1Source_TI1 732,32890
#define TIM_TIxExternalCLK1Source_TI2 733,32953
#define TIM_TIxExternalCLK1Source_TI1ED 734,33016
#define TIM_ExtTRGPolarity_Inverted 743,33164
#define TIM_ExtTRGPolarity_NonInverted 744,33227
#define IS_TIM_EXT_POLARITY(745,33290
#define TIM_PSCReloadMode_Update 755,33546
#define TIM_PSCReloadMode_Immediate 756,33609
#define IS_TIM_PRESCALER_RELOAD(757,33672
#define TIM_ForcedAction_Active 767,33915
#define TIM_ForcedAction_InActive 768,33978
#define IS_TIM_FORCED_ACTION(769,34041
#define TIM_EncoderMode_TI1 779,34274
#define TIM_EncoderMode_TI2 780,34337
#define TIM_EncoderMode_TI12 781,34400
#define IS_TIM_ENCODER_MODE(782,34463
#define TIM_EventSource_Update 794,34752
#define TIM_EventSource_CC1 795,34815
#define TIM_EventSource_CC2 796,34878
#define TIM_EventSource_CC3 797,34941
#define TIM_EventSource_CC4 798,35004
#define TIM_EventSource_COM 799,35067
#define TIM_EventSource_Trigger 800,35130
#define TIM_EventSource_Break 801,35193
#define IS_TIM_EVENT_SOURCE(802,35256
#define TIM_UpdateSource_Global 812,35479
#define TIM_UpdateSource_Regular 815,35822
#define IS_TIM_UPDATE_SOURCE(816,35941
#define TIM_OCPreload_Enable 826,36189
#define TIM_OCPreload_Disable 827,36252
#define IS_TIM_OCPRELOAD_STATE(828,36315
#define TIM_OCFast_Enable 838,36554
#define TIM_OCFast_Disable 839,36617
#define IS_TIM_OCFAST_STATE(840,36680
#define TIM_OCClear_Enable 851,36947
#define TIM_OCClear_Disable 852,37010
#define IS_TIM_OCCLEAR_STATE(853,37073
#define TIM_TRGOSource_Reset 863,37300
#define TIM_TRGOSource_Enable 864,37363
#define TIM_TRGOSource_Update 865,37426
#define TIM_TRGOSource_OC1 866,37489
#define TIM_TRGOSource_OC1Ref 867,37552
#define TIM_TRGOSource_OC2Ref 868,37615
#define TIM_TRGOSource_OC3Ref 869,37678
#define TIM_TRGOSource_OC4Ref 870,37741
#define IS_TIM_TRGO_SOURCE(871,37804
#define TIM_SlaveMode_Reset 887,38489
#define TIM_SlaveMode_Gated 888,38552
#define TIM_SlaveMode_Trigger 889,38615
#define TIM_SlaveMode_External1 890,38678
#define IS_TIM_SLAVE_MODE(891,38741
#define TIM_MasterSlaveMode_Enable 903,39103
#define TIM_MasterSlaveMode_Disable 904,39166
#define IS_TIM_MSM_STATE(905,39229
#define TIM2_TIM8_TRGO 914,39446
#define TIM2_ETH_PTP 915,39509
#define TIM2_USBFS_SOF 916,39572
#define TIM2_USBHS_SOF 917,39635
#define TIM5_GPIO 919,39700
#define TIM5_LSI 920,39763
#define TIM5_LSE 921,39826
#define TIM5_RTC 922,39889
#define TIM11_GPIO 924,39954
#define TIM11_HSE 925,40017
#define IS_TIM_REMAP(927,40082
#define TIM_FLAG_Update 945,40810
#define TIM_FLAG_CC1 946,40873
#define TIM_FLAG_CC2 947,40936
#define TIM_FLAG_CC3 948,40999
#define TIM_FLAG_CC4 949,41062
#define TIM_FLAG_COM 950,41125
#define TIM_FLAG_Trigger 951,41188
#define TIM_FLAG_Break 952,41251
#define TIM_FLAG_CC1OF 953,41314
#define TIM_FLAG_CC2OF 954,41377
#define TIM_FLAG_CC3OF 955,41440
#define TIM_FLAG_CC4OF 956,41503
#define IS_TIM_GET_FLAG(957,41566
#define IS_TIM_IC_FILTER(978,42409
#define IS_TIM_EXT_FILTER(987,42548
#define TIM_DMABurstLength_1Byte 996,42672
#define TIM_DMABurstLength_2Bytes 997,42745
#define TIM_DMABurstLength_3Bytes 998,42819
#define TIM_DMABurstLength_4Bytes 999,42893
#define TIM_DMABurstLength_5Bytes 1000,42967
#define TIM_DMABurstLength_6Bytes 1001,43041
#define TIM_DMABurstLength_7Bytes 1002,43115
#define TIM_DMABurstLength_8Bytes 1003,43189
#define TIM_DMABurstLength_9Bytes 1004,43263
#define TIM_DMABurstLength_10Bytes 1005,43337
#define TIM_DMABurstLength_11Bytes 1006,43412
#define TIM_DMABurstLength_12Bytes 1007,43487
#define TIM_DMABurstLength_13Bytes 1008,43562
#define TIM_DMABurstLength_14Bytes 1009,43637
#define TIM_DMABurstLength_15Bytes 1010,43712
#define TIM_DMABurstLength_16Bytes 1011,43787
#define TIM_DMABurstLength_17Bytes 1012,43862
#define TIM_DMABurstLength_18Bytes 1013,43937

FWLIB/inc/stm32f4xx_usart.h,3260
#define __STM32F4xx_USART_H31,1310
  uint32_t USART_BaudRate;56,1762
  uint16_t USART_WordLength;62,2355
  uint16_t USART_StopBits;65,2574
  uint16_t USART_Parity;68,2768
  uint16_t USART_Mode;75,3346
  uint16_t USART_HardwareFlowControl;78,3558
} USART_InitTypeDef;81,3831
  uint16_t USART_Clock;90,3946
  uint16_t USART_CPOL;93,4123
  uint16_t USART_CPHA;96,4299
  uint16_t USART_LastBit;99,4489
} USART_ClockInitTypeDef;102,4782
#define IS_USART_ALL_PERIPH(110,4954
#define IS_USART_1236_PERIPH(119,5463
#define USART_WordLength_8b 128,5774
#define USART_WordLength_9b 129,5839
#define IS_USART_WORD_LENGTH(131,5942
#define USART_StopBits_1 141,6167
#define USART_StopBits_0_5 142,6232
#define USART_StopBits_2 143,6297
#define USART_StopBits_1_5 144,6362
#define IS_USART_STOPBITS(145,6427
#define USART_Parity_No 157,6801
#define USART_Parity_Even 158,6866
#define USART_Parity_Odd 159,6931
#define IS_USART_PARITY(160,6997
#define USART_Mode_Rx 171,7271
#define USART_Mode_Tx 172,7336
#define IS_USART_MODE(173,7401
#define USART_HardwareFlowControl_None 181,7581
#define USART_HardwareFlowControl_RTS 182,7646
#define USART_HardwareFlowControl_CTS 183,7711
#define USART_HardwareFlowControl_RTS_CTS 184,7776
#define IS_USART_HARDWARE_FLOW_CONTROL(185,7841
#define USART_Clock_Disable 197,8285
#define USART_Clock_Enable 198,8350
#define IS_USART_CLOCK(199,8415
#define USART_CPOL_Low 209,8627
#define USART_CPOL_High 210,8692
#define IS_USART_CPOL(211,8757
#define USART_CPHA_1Edge 221,8919
#define USART_CPHA_2Edge 222,8984
#define IS_USART_CPHA(223,9049
#define USART_LastBit_Disable 233,9210
#define USART_LastBit_Enable 234,9275
#define IS_USART_LASTBIT(235,9340
#define USART_IT_PE 245,9574
#define USART_IT_TXE 246,9639
#define USART_IT_TC 247,9704
#define USART_IT_RXNE 248,9769
#define USART_IT_ORE_RX 249,9834
#define USART_IT_IDLE 250,9961
#define USART_IT_LBD 251,10026
#define USART_IT_CTS 252,10091
#define USART_IT_ERR 253,10156
#define USART_IT_ORE_ER 254,10221
#define USART_IT_NE 255,10345
#define USART_IT_FE 256,10410
#define USART_IT_ORE 261,10520
#define IS_USART_CONFIG_IT(266,10619
#define IS_USART_GET_IT(270,10963
#define IS_USART_CLEAR_IT(276,11467
#define USART_DMAReq_Tx 286,11707
#define USART_DMAReq_Rx 287,11772
#define IS_USART_DMAREQ(288,11837
#define USART_WakeUp_IdleLine 298,12020
#define USART_WakeUp_AddressMark 299,12085
#define IS_USART_WAKEUP(300,12150
#define USART_LINBreakDetectLength_10b 310,12387
#define USART_LINBreakDetectLength_11b 311,12451
#define IS_USART_LIN_BREAK_DETECT_LENGTH(312,12515
#define USART_IrDAMode_LowPower 323,12803
#define USART_IrDAMode_Normal 324,12868
#define IS_USART_IRDA_MODE(325,12933
#define USART_FLAG_CTS 335,13145
#define USART_FLAG_LBD 336,13210
#define USART_FLAG_TXE 337,13275
#define USART_FLAG_TC 338,13340
#define USART_FLAG_RXNE 339,13405
#define USART_FLAG_IDLE 340,13470
#define USART_FLAG_ORE 341,13535
#define USART_FLAG_NE 342,13600
#define USART_FLAG_FE 343,13665
#define USART_FLAG_PE 344,13730
#define IS_USART_FLAG(345,13795
#define IS_USART_CLEAR_FLAG(351,14281
#define IS_USART_BAUDRATE(353,14388
#define IS_USART_ADDRESS(354,14470
#define IS_USART_DATA(355,14524

FWLIB/inc/stm32f4xx_wwdg.h,277
#define __STM32F4xx_WWDG_H31,1299
#define WWDG_Prescaler_1 59,1854
#define WWDG_Prescaler_2 60,1906
#define WWDG_Prescaler_4 61,1958
#define WWDG_Prescaler_8 62,2010
#define IS_WWDG_PRESCALER(63,2062
#define IS_WWDG_WINDOW_VALUE(67,2370
#define IS_WWDG_COUNTER(68,2425

FWLIB/src/misc.c,212
#define AIRCR_VECTKEY_MASK 89,5286
void NVIC_PriorityGroupConfig(118,6786
void NVIC_Init(136,7528
void NVIC_SetVectorTable(180,9443
void NVIC_SystemLPConfig(199,10229
void SysTick_CLKSourceConfig(223,10966

FWLIB/src/stm32f4xx_adc.c,2229
#define CR1_DISCNUM_RESET 122,5450
#define CR1_AWDCH_RESET 125,5532
#define CR1_AWDMode_RESET 128,5639
#define CR1_CLEAR_MASK 131,5727
#define CR2_EXTEN_RESET 134,5809
#define CR2_JEXTEN_RESET 137,5894
#define CR2_JEXTSEL_RESET 140,5980
#define CR2_CLEAR_MASK 143,6067
#define SQR3_SQ_SET 146,6147
#define SQR2_SQ_SET 147,6207
#define SQR1_SQ_SET 148,6267
#define SQR1_L_RESET 151,6347
#define JSQR_JSQ_SET 154,6429
#define JSQR_JL_SET 157,6509
#define JSQR_JL_RESET 158,6568
#define SMPR1_SMP_SET 161,6650
#define SMPR2_SMP_SET 162,6710
#define JDR_OFFSET 165,6804
#define CDR_ADDRESS 168,6895
#define CR_CLEAR_MASK 171,6987
void ADC_DeInit(213,8814
void ADC_Init(235,9834
void ADC_StructInit(310,13179
void ADC_CommonInit(341,14325
void ADC_CommonStructInit(377,15894
void ADC_Cmd(399,16716
void ADC_AnalogWatchdogCmd(455,19289
void ADC_AnalogWatchdogThresholdsConfig(484,20253
void ADC_AnalogWatchdogSingleChannelConfig(525,22156
void ADC_TempSensorVrefintCmd(589,24712
void ADC_VBATCmd(615,25542
void ADC_RegularChannelConfig(715,30436
void ADC_SoftwareStartConv(835,33799
FlagStatus ADC_GetSoftwareStartConvStatus(849,34273
void ADC_EOCOnEachRegularChannelCmd(879,35057
void ADC_ContinuousModeCmd(904,35885
void ADC_DiscModeChannelCountConfig(930,36700
void ADC_DiscModeCmd(962,37678
uint16_t ADC_GetConversionValue(985,38353
uint32_t ADC_GetMultiModeConversionValue(1006,39287
void ADC_DMACmd(1052,41493
void ADC_DMARequestAfterLastTransferCmd(1076,42257
void ADC_MultiModeDMARequestAfterLastTransferCmd(1103,43345
void ADC_InjectedChannelConfig(1190,47548
void ADC_InjectedSequencerLengthConfig(1253,49936
void ADC_SetInjectedOffset(1288,51242
void ADC_ExternalTrigInjectedConvConfig(1326,53632
void ADC_ExternalTrigInjectedConvEdgeConfig(1360,55131
void ADC_SoftwareStartInjectedConv(1381,55929
FlagStatus ADC_GetSoftwareStartInjectedConvCmdStatus(1394,56419
void ADC_AutoInjectedConvCmd(1423,57265
void ADC_InjectedDiscModeCmd(1449,58146
uint16_t ADC_GetInjectedConversionValue(1477,59233
void ADC_ITConfig(1584,63760
FlagStatus ADC_GetFlagStatus(1621,65112
void ADC_ClearFlag(1656,66319
ITStatus ADC_GetITStatus(1677,67212
void ADC_ClearITPendingBit(1718,68523

FWLIB/src/stm32f4xx_can.c,1319
#define MCR_DBF 99,4350
#define TMIDxR_TXRQ 102,4466
#define FMR_FINIT 105,4588
#define INAK_TIMEOUT 108,4692
#define SLAK_TIMEOUT 110,4771
#define CAN_FLAGS_TSR 113,4852
#define CAN_FLAGS_RF1R 115,4933
#define CAN_FLAGS_RF0R 117,5014
#define CAN_FLAGS_MSR 119,5094
#define CAN_FLAGS_ESR 121,5174
#define CAN_TXMAILBOX_0 124,5255
#define CAN_TXMAILBOX_1 125,5298
#define CAN_TXMAILBOX_2 126,5341
#define CAN_MODE_MASK 128,5387
void CAN_DeInit(166,7127
uint8_t CAN_Init(196,8164
void CAN_FilterInit(333,11977
void CAN_StructInit(424,15613
void CAN_SlaveStartBank(467,16886
void CAN_DBGFreeze(492,17759
void CAN_TTComModeCmd(522,18716
uint8_t CAN_Transmit(576,20557
uint8_t CAN_TransmitStatus(648,23339
void CAN_CancelTransmit(702,25037
void CAN_Receive(749,26502
void CAN_FIFORelease(798,28454
uint8_t CAN_MessagePending(821,29122
uint8_t CAN_OperatingModeRequest(871,30604
uint8_t CAN_Sleep(952,32768
uint8_t CAN_WakeUp(977,33514
uint8_t CAN_GetLastErrorCode(1039,35648
uint8_t CAN_GetReceiveErrorCounter(1064,36572
uint8_t CAN_GetLSBTransmitErrorCounter(1084,37117
void CAN_ITConfig(1289,46917
FlagStatus CAN_GetFlagStatus(1329,48567
void CAN_ClearFlag(1429,51429
ITStatus CAN_GetITStatus(1489,53610
void CAN_ClearITPendingBit(1593,57253
static ITStatus CheckITStatus(1671,59675

FWLIB/src/stm32f4xx_crc.c,189
void CRC_ResetDR(56,2027
uint32_t CRC_CalcCRC(67,2273
uint32_t CRC_CalcBlockCRC(80,2621
uint32_t CRC_GetCRC(96,2934
void CRC_SetIDRegister(106,3162
uint8_t CRC_GetIDRegister(116,3388

FWLIB/src/stm32f4xx_cryp.c,676
#define FLAG_MASK 178,8089
#define MAX_TIMEOUT 179,8128
void CRYP_DeInit(219,9902
void CRYP_Init(235,10422
void CRYP_StructInit(274,11926
void CRYP_KeyInit(296,12701
void CRYP_KeyStructInit(315,13429
void CRYP_IVInit(333,14184
void CRYP_IVStructInit(347,14695
void CRYP_PhaseConfig(366,15464
void CRYP_FIFOFlush(391,16126
void CRYP_Cmd(403,16444
void CRYP_DataIn(446,17746
uint32_t CRYP_DataOut(456,17954
ErrorStatus CRYP_SaveContext(497,19613
void CRYP_RestoreContext(602,23948
void CRYP_DMACmd(681,27338
void CRYP_ITConfig(799,32090
ITStatus CRYP_GetITStatus(827,33039
FunctionalState CRYP_GetCmdStatus(853,33658
FlagStatus CRYP_GetFlagStatus(883,34627

FWLIB/src/stm32f4xx_cryp_aes.c,213
#define AESBUSY_TIMEOUT 68,2698
ErrorStatus CRYP_AES_ECB(106,4196
ErrorStatus CRYP_AES_CBC(294,10408
ErrorStatus CRYP_AES_CTR(496,17211
ErrorStatus CRYP_AES_GCM(670,23525
ErrorStatus CRYP_AES_CCM(1135,39364

FWLIB/src/stm32f4xx_cryp_des.c,102
#define DESBUSY_TIMEOUT 62,2274
ErrorStatus CRYP_DES_ECB(99,3704
ErrorStatus CRYP_DES_CBC(200,6853

FWLIB/src/stm32f4xx_cryp_tdes.c,106
#define TDESBUSY_TIMEOUT 62,2312
ErrorStatus CRYP_TDES_ECB(100,3749
ErrorStatus CRYP_TDES_CBC(208,7275

FWLIB/src/stm32f4xx_dac.c,808
#define CR_CLEAR_MASK 147,6112
#define DUAL_SWTRIG_SET 150,6211
#define DUAL_SWTRIG_RESET 151,6270
#define DHR12R1_OFFSET 154,6360
#define DHR12R2_OFFSET 155,6419
#define DHR12RD_OFFSET 156,6478
#define DOR_OFFSET 159,6566
void DAC_DeInit(187,7572
void DAC_Init(206,8322
void DAC_StructInit(242,9984
void DAC_Cmd(266,11109
void DAC_SoftwareTriggerCmd(294,12015
void DAC_DualSoftwareTriggerCmd(318,12807
void DAC_WaveGenerationCmd(349,13935
void DAC_SetChannel1Data(378,15036
void DAC_SetChannel2Data(403,15951
void DAC_SetDualChannelData(431,17107
uint16_t DAC_GetDataOutputValue(465,18141
void DAC_DMACmd(510,19760
void DAC_ITConfig(558,21485
FlagStatus DAC_GetFlagStatus(590,22704
void DAC_ClearFlag(625,23928
ITStatus DAC_GetITStatus(648,24934
void DAC_ClearITPendingBit(688,26355

FWLIB/src/stm32f4xx_dbgmcu.c,209
#define IDCODE_DEVID_MASK 42,1565
uint32_t DBGMCU_GetREVID(58,2129
uint32_t DBGMCU_GetDEVID(68,2307
void DBGMCU_Config(84,3012
void DBGMCU_APB1PeriphConfig(123,5108
void DBGMCU_APB2PeriphConfig(152,6306

FWLIB/src/stm32f4xx_dcmi.c,484
void DCMI_DeInit(126,5301
void DCMI_Init(143,5750
void DCMI_StructInit(185,7609
void DCMI_CROPConfig(205,8596
void DCMI_CROPCmd(223,9369
void DCMI_SetEmbeddedSynchroCodes(246,9976
void DCMI_JPEGCmd(261,10683
void DCMI_Cmd(299,11613
void DCMI_CaptureCmd(322,12178
uint32_t DCMI_ReadData(344,12652
void DCMI_ITConfig(377,13833
FlagStatus DCMI_GetFlagStatus(414,15335
void DCMI_ClearFlag(461,16622
ITStatus DCMI_GetITStatus(483,17459
void DCMI_ClearITPendingBit(515,18412

FWLIB/src/stm32f4xx_dma.c,1150
#define TRANSFER_IT_ENABLE_MASK 140,7666
#define DMA_Stream0_IT_MASK 143,7822
#define DMA_Stream1_IT_MASK 147,8045
#define DMA_Stream2_IT_MASK 148,8115
#define DMA_Stream3_IT_MASK 149,8186
#define DMA_Stream4_IT_MASK 150,8257
#define DMA_Stream5_IT_MASK 151,8345
#define DMA_Stream6_IT_MASK 152,8433
#define DMA_Stream7_IT_MASK 153,8521
#define TRANSFER_IT_MASK 154,8609
#define HIGH_ISR_MASK 155,8663
#define RESERVED_MASK 156,8717
void DMA_DeInit(196,10430
void DMA_Init(319,14262
void DMA_StructInit(403,18278
void DMA_Cmd(478,21469
void DMA_PeriphIncOffsetSizeConfig(514,22961
void DMA_FlowControllerConfig(550,24459
void DMA_SetCurrDataCounter(632,28193
uint16_t DMA_GetCurrDataCounter(647,28783
void DMA_DoubleBufferModeConfig(730,32634
void DMA_DoubleBufferModeCmd(761,33746
void DMA_MemoryTargetConfig(802,35488
uint32_t DMA_GetCurrentMemoryTarget(828,36356
FunctionalState DMA_GetCmdStatus(943,41600
uint32_t DMA_GetFIFOStatus(977,42862
FlagStatus DMA_GetFlagStatus(1004,43944
void DMA_ClearFlag(1071,45853
void DMA_ITConfig(1118,47454
ITStatus DMA_GetITStatus(1170,49389
void DMA_ClearITPendingBit(1252,51915

FWLIB/src/stm32f4xx_dma2d.c,721
#define CR_MASK 77,3014
#define PFCCR_MASK 78,3095
#define DEAD_MASK 79,3181
void DMA2D_DeInit(111,4175
void DMA2D_Init(128,4787
void DMA2D_StructInit(217,7944
void DMA2D_StartTransfer(248,8877
void DMA2D_AbortTransfer(260,9097
void DMA2D_Suspend(273,9422
void DMA2D_FGConfig(298,10181
void DMA2D_FG_StructInit(350,12508
void DMA2D_BGConfig(395,14147
void DMA2D_BG_StructInit(448,16478
void DMA2D_FGStart(491,17957
void DMA2D_BGStart(515,18544
void DMA2D_DeadTimeConfig(538,19109
void DMA2D_LineWatermarkConfig(565,19794
void DMA2D_ITConfig(632,22622
FlagStatus DMA2D_GetFlagStatus(663,23683
void DMA2D_ClearFlag(697,24760
ITStatus DMA2D_GetITStatus(718,25654
void DMA2D_ClearITPendingBit(758,26751

FWLIB/src/stm32f4xx_exti.c,298
#define EXTI_LINENONE 81,3406
void EXTI_DeInit(109,4413
void EXTI_Init(125,4882
void EXTI_StructInit(181,6567
void EXTI_GenerateSWInterrupt(196,7129
FlagStatus EXTI_GetFlagStatus(226,7993
void EXTI_ClearFlag(249,8544
ITStatus EXTI_GetITStatus(263,8960
void EXTI_ClearITPendingBit(287,9504

FWLIB/src/stm32f4xx_flash.c,1597
#define SECTOR_MASK 85,3592
void FLASH_SetLatency(277,16678
void FLASH_PrefetchBufferCmd(292,17150
void FLASH_InstructionCacheCmd(314,17684
void FLASH_DataCacheCmd(335,18155
void FLASH_InstructionCacheReset(356,18601
void FLASH_DataCacheReset(367,18846
void FLASH_Unlock(414,20697
void FLASH_Lock(429,20996
FLASH_Status FLASH_EraseSector(469,22989
FLASH_Status FLASH_EraseAllSectors(537,25533
FLASH_Status FLASH_EraseAllBank1Sectors(618,28625
FLASH_Status FLASH_EraseAllBank2Sectors(685,31106
FLASH_Status FLASH_ProgramDoubleWord(742,32910
FLASH_Status FLASH_ProgramWord(785,34456
FLASH_Status FLASH_ProgramHalfWord(827,35989
FLASH_Status FLASH_ProgramByte(869,37517
void FLASH_OB_Unlock(968,41447
void FLASH_OB_Lock(983,41792
void FLASH_OB_WRPConfig(1006,42866
void FLASH_OB_WRP1Config(1048,44408
void FLASH_OB_PCROPSelectionConfig(1098,46701
void FLASH_OB_PCROPConfig(1128,47964
void FLASH_OB_PCROP1Config(1165,49131
void FLASH_OB_RDPConfig(1201,50156
void FLASH_OB_UserConfig(1233,51351
void FLASH_OB_BootConfig(1274,52931
void FLASH_OB_BORConfig(1295,53693
FLASH_Status FLASH_OB_Launch(1312,54203
uint8_t FLASH_OB_GetUser(1331,54713
uint16_t FLASH_OB_GetWRP(1342,54987
uint16_t FLASH_OB_GetWRP1(1356,55386
uint16_t FLASH_OB_GetPCROP(1370,55832
uint16_t FLASH_OB_GetPCROP1(1384,56259
FlagStatus FLASH_OB_GetRDP(1397,56661
uint8_t FLASH_OB_GetBOR(1421,57308
void FLASH_ITConfig(1450,58275
FlagStatus FLASH_GetFlagStatus(1482,59562
void FLASH_ClearFlag(1513,60726
FLASH_Status FLASH_GetStatus(1528,61169
FLASH_Status FLASH_WaitForLastOperation(1578,62367

FWLIB/src/stm32f4xx_flash_ramfunc.c,90
__RAM_FUNC FLASH_FlashInterfaceCmd(105,4237
__RAM_FUNC FLASH_FlashSleepModeCmd(128,4973

FWLIB/src/stm32f4xx_fmc.c,1402
const FMC_NORSRAMTimingInitTypeDef FMC_DefaultTimingStruct 49,1875
#define BCR_MBKEN_SET 59,2711
#define BCR_MBKEN_RESET 60,2770
#define BCR_FACCEN_SET 61,2829
#define PCR_PBKEN_SET 64,2911
#define PCR_PBKEN_RESET 65,2970
#define PCR_ECCEN_SET 66,3029
#define PCR_ECCEN_RESET 67,3088
#define PCR_MEMORYTYPE_NAND 68,3147
#define SDCR_WriteProtection_RESET 71,3246
#define SDCMR_CTB1_RESET 74,3329
#define SDCMR_CTB2_RESET 75,3388
#define SDCMR_CTB1_2_RESET 76,3447
void FMC_NORSRAMDeInit(136,6049
void FMC_NORSRAMInit(163,6910
void FMC_NORSRAMStructInit(263,13063
void FMC_NORSRAMCmd(296,14995
void FMC_NANDDeInit(369,17712
void FMC_NANDInit(400,18677
void FMC_NANDStructInit(465,22151
void FMC_NANDCmd(494,23716
void FMC_NANDECCCmd(534,24865
uint32_t FMC_GetECC(573,25963
void FMC_PCCARDDeInit(637,28086
void FMC_PCCARDInit(654,28690
void FMC_PCCARDStructInit(706,32364
void FMC_PCCARDCmd(732,33796
void FMC_SDRAMDeInit(804,36486
void FMC_SDRAMInit(824,37179
void FMC_SDRAMStructInit(914,41946
void FMC_SDRAMCmdConfig(944,43510
uint32_t FMC_GetModeStatus(970,44594
void FMC_SetRefreshCount(996,45192
void FMC_SetAutoRefresh_Number(1010,45552
void FMC_SDRAMWriteProtectionConfig(1026,46121
void FMC_ITConfig(1078,48032
FlagStatus FMC_GetFlagStatus(1155,50681
void FMC_ClearFlag(1211,52295
ITStatus FMC_GetITStatus(1254,53793
void FMC_ClearITPendingBit(1326,55863

FWLIB/src/stm32f4xx_fsmc.c,972
const FSMC_NORSRAMTimingInitTypeDef FSMC_DefaultTimingStruct 48,1830
#define BCR_MBKEN_SET 60,2775
#define BCR_MBKEN_RESET 61,2830
#define BCR_FACCEN_SET 62,2885
#define PCR_PBKEN_SET 65,2964
#define PCR_PBKEN_RESET 66,3019
#define PCR_ECCEN_SET 67,3074
#define PCR_ECCEN_RESET 68,3129
#define PCR_MEMORYTYPE_NAND 69,3184
void FSMC_NORSRAMDeInit(129,5808
void FSMC_NORSRAMInit(156,6692
void FSMC_NORSRAMStructInit(238,12198
void FSMC_NORSRAMCmd(269,14110
void FSMC_NANDDeInit(342,16860
void FSMC_NANDInit(373,17847
void FSMC_NANDStructInit(438,21432
void FSMC_NANDCmd(467,23052
void FSMC_NANDECCCmd(507,24221
uint32_t FSMC_GetECC(546,25337
void FSMC_PCCARDDeInit(610,27480
void FSMC_PCCARDInit(627,28096
void FSMC_PCCARDStructInit(679,31879
void FSMC_PCCARDCmd(705,33373
void FSMC_ITConfig(752,35100
FlagStatus FSMC_GetFlagStatus(812,37035
void FSMC_ClearFlag(862,38455
ITStatus FSMC_GetITStatus(897,39697
void FSMC_ClearITPendingBit(948,41202

FWLIB/src/stm32f4xx_gpio.c,463
void GPIO_DeInit(127,5737
void GPIO_Init(202,8245
void GPIO_StructInit(254,10293
void GPIO_PinLockConfig(277,11470
uint8_t GPIO_ReadInputDataBit(323,12881
uint16_t GPIO_ReadInputData(349,13731
uint8_t GPIO_ReadOutputDataBit(366,14468
uint16_t GPIO_ReadOutputData(392,15323
void GPIO_SetBits(412,16265
void GPIO_ResetBits(433,17251
void GPIO_WriteBit(455,18275
void GPIO_Write(480,19157
void GPIO_ToggleBits(496,19792
void GPIO_PinAFConfig(579,24391

FWLIB/src/stm32f4xx_hash.c,601
void HASH_DeInit(171,7469
void HASH_Init(191,8362
void HASH_StructInit(225,9785
void HASH_Reset(249,10680
void HASH_SetLastWordValidBitsNbr(291,12422
void HASH_DataIn(306,12847
uint8_t HASH_GetInFIFOWordsNbr(317,13123
void HASH_GetDigest(335,13832
void HASH_StartDigest(353,14443
void HASH_SaveContext(396,16065
void HASH_RestoreContext(418,16758
void HASH_AutoStartDigest(465,18261
void HASH_DMACmd(489,18992
void HASH_ITConfig(581,22706
FlagStatus HASH_GetFlagStatus(610,23715
void HASH_ClearFlag(651,24762
ITStatus HASH_GetITStatus(667,25372
void HASH_ClearITPendingBit(701,26244

FWLIB/src/stm32f4xx_hash_md5.c,94
#define MD5BUSY_TIMEOUT 60,2231
ErrorStatus HASH_MD5(93,3407
ErrorStatus HMAC_MD5(168,5703

FWLIB/src/stm32f4xx_hash_sha1.c,97
#define SHA1BUSY_TIMEOUT 60,2237
ErrorStatus HASH_SHA1(93,3419
ErrorStatus HMAC_SHA1(169,5815

FWLIB/src/stm32f4xx_i2c.c,1295
#define CR1_CLEAR_MASK 107,4933
#define FLAG_MASK 108,5012
#define ITEN_MASK 109,5085
void I2C_DeInit(137,6156
void I2C_Init(180,7564
void I2C_StructInit(289,11757
void I2C_Cmd(313,12752
void I2C_AnalogFilterCmd(342,13694
void I2C_DigitalFilterConfig(371,14665
void I2C_GenerateSTART(399,15525
void I2C_GenerateSTOP(423,16244
void I2C_Send7bitAddress(451,17217
void I2C_AcknowledgeConfig(478,18084
void I2C_OwnAddress2Config(501,18722
void I2C_DualAddressCmd(528,19508
void I2C_GeneralCallCmd(552,20226
void I2C_SoftwareResetCmd(578,21052
void I2C_StretchClockCmd(602,21760
void I2C_FastModeDutyCycleConfig(628,22650
void I2C_NACKPositionConfig(666,24355
void I2C_SMBusAlertConfig(694,25336
void I2C_ARPCmd(718,26038
void I2C_SendData(756,27041
uint8_t I2C_ReceiveData(769,27452
void I2C_TransmitPEC(800,28319
void I2C_PECPositionConfig(831,29453
void I2C_CalculatePEC(855,30227
uint8_t I2C_GetPEC(877,30842
void I2C_DMACmd(910,31822
void I2C_DMALastTransferCmd(934,32543
uint16_t I2C_ReadRegister(1072,39149
void I2C_ITConfig(1099,40121
ErrorStatus I2C_CheckEvent(1158,42794
uint32_t I2C_GetLastEvent(1206,44170
FlagStatus I2C_GetFlagStatus(1261,46658
void I2C_ClearFlag(1338,49540
ITStatus I2C_GetITStatus(1372,51218
void I2C_ClearITPendingBit(1432,53869

FWLIB/src/stm32f4xx_iwdg.c,263
#define KR_KEY_RELOAD 100,4528
#define KR_KEY_ENABLE 101,4573
void IWDG_WriteAccessCmd(132,5895
void IWDG_SetPrescaler(152,6729
void IWDG_SetReload(165,7085
void IWDG_ReloadCounter(178,7420
void IWDG_Enable(204,8007
FlagStatus IWDG_GetFlagStatus(233,8841

FWLIB/src/stm32f4xx_ltdc.c,1055
#define GCR_MASK 95,4478
void LTDC_DeInit(129,5591
void LTDC_Init(146,6192
void LTDC_StructInit(211,9232
void LTDC_Cmd(238,11265
void LTDC_DitherCmd(262,11802
LTDC_RGBTypeDef LTDC_GetRGBWidth(286,12364
void LTDC_RGBStructInit(306,12968
void LTDC_LIPConfig(320,13331
void LTDC_ReloadConfig(338,13878
void LTDC_LayerInit(359,14618
void LTDC_LayerStructInit(437,18453
void LTDC_LayerCmd(486,20367
LTDC_PosTypeDef LTDC_GetPosStatus(511,20981
void LTDC_PosStructInit(530,21514
FlagStatus LTDC_GetCDStatus(547,22190
void LTDC_ColorKeyingConfig(574,22879
void LTDC_ColorKeyingStructInit(613,24378
void LTDC_CLUTCmd(631,25014
void LTDC_CLUTInit(660,25849
void LTDC_CLUTStructInit(687,26920
void LTDC_LayerPosition(707,27711
void LTDC_LayerAlpha(768,29618
void LTDC_LayerAddress(783,30183
void LTDC_LayerSize(799,30764
void LTDC_LayerPixelFormat(861,32620
void LTDC_ITConfig(975,36261
FlagStatus LTDC_GetFlagStatus(1001,37054
void LTDC_ClearFlag(1029,37803
ITStatus LTDC_GetITStatus(1048,38517
void LTDC_ClearITPendingBit(1086,39416

FWLIB/src/stm32f4xx_pwr.c,1438
#define PWR_OFFSET 53,2070
#define CR_OFFSET 58,2196
#define DBP_BitNumber 59,2250
#define CR_DBP_BB 60,2289
#define PVDE_BitNumber 63,2421
#define CR_PVDE_BB 64,2460
#define FPDS_BitNumber 67,2593
#define CR_FPDS_BB 68,2632
#define PMODE_BitNumber 71,2766
#define CR_PMODE_BB 72,2806
#define ODEN_BitNumber 75,2941
#define CR_ODEN_BB 76,2980
#define ODSWEN_BitNumber 79,3115
#define CR_ODSWEN_BB 80,3154
#define MRLVDS_BitNumber 83,3291
#define CR_MRLVDS_BB 84,3330
#define LPLVDS_BitNumber 87,3467
#define CR_LPLVDS_BB 88,3506
#define CSR_OFFSET 93,3670
#define EWUP_BitNumber 94,3724
#define CSR_EWUP_BB 95,3763
#define BRE_BitNumber 98,3896
#define CSR_BRE_BB 99,3935
#define CR_DS_MASK 104,4133
#define CR_PLS_MASK 105,4190
#define CR_VOS_MASK 106,4247
void PWR_DeInit(142,5677
void PWR_BackupAccessCmd(157,6243
void PWR_PVDLevelConfig(205,8023
void PWR_PVDCmd(230,8609
void PWR_WakeUpPinCmd(264,9662
void PWR_BackupRegulatorCmd(361,15060
void PWR_MainRegulatorModeConfig(383,16253
void PWR_OverDriveCmd(418,17559
void PWR_OverDriveSWCmd(436,18133
void PWR_UnderDriveCmd(463,19288
void PWR_MainRegulatorLowVoltageCmd(489,19995
void PWR_LowRegulatorLowVoltageCmd(513,20624
void PWR_FlashPowerDownCmd(555,21941
void PWR_EnterSTOPMode(701,29242
void PWR_EnterUnderDriveSTOPMode(765,31919
void PWR_EnterSTANDBYMode(814,33554
FlagStatus PWR_GetFlagStatus(874,36282
void PWR_ClearFlag(902,37003

FWLIB/src/stm32f4xx_rcc.c,3149
#define RCC_OFFSET 73,3489
#define CR_OFFSET 76,3614
#define HSION_BitNumber 77,3669
#define CR_HSION_BB 78,3709
#define CSSON_BitNumber 80,3843
#define CR_CSSON_BB 81,3883
#define PLLON_BitNumber 83,4017
#define CR_PLLON_BB 84,4057
#define PLLI2SON_BitNumber 86,4194
#define CR_PLLI2SON_BB 87,4234
#define PLLSAION_BitNumber 90,4376
#define CR_PLLSAION_BB 91,4416
#define CFGR_OFFSET 95,4584
#define I2SSRC_BitNumber 96,4639
#define CFGR_I2SSRC_BB 97,4679
#define BDCR_OFFSET 101,4846
#define RTCEN_BitNumber 102,4901
#define BDCR_RTCEN_BB 103,4941
#define BDRST_BitNumber 105,5077
#define BDCR_BDRST_BB 106,5117
#define CSR_OFFSET 110,5282
#define LSION_BitNumber 111,5337
#define CSR_LSION_BB 112,5377
#define DCKCFGR_OFFSET 116,5546
#define TIMPRE_BitNumber 117,5601
#define DCKCFGR_TIMPRE_BB 118,5641
#define CFGR_MCO2_RESET_MASK 121,5850
#define CFGR_MCO1_RESET_MASK 122,5908
#define FLAG_MASK 125,5989
#define CR_BYTE3_ADDRESS 128,6095
#define CIR_BYTE2_ADDRESS 131,6208
#define CIR_BYTE3_ADDRESS 134,6336
#define BDCR_ADDRESS 137,6444
static __I uint8_t APBAHBPrescTable[APBAHBPrescTable141,6673
void RCC_DeInit(213,10144
void RCC_HSEConfig(263,12190
ErrorStatus RCC_WaitForHSEStartUp(287,13194
void RCC_AdjustHSICalibrationValue(318,14132
void RCC_HSICmd(354,15671
void RCC_LSEConfig(379,16876
void RCC_LSICmd(419,18218
void RCC_PLLConfig(462,20375
void RCC_PLLCmd(485,21400
void RCC_PLLI2SConfig(515,22662
void RCC_PLLI2SConfig(552,24288
void RCC_PLLI2SConfig(588,25890
void RCC_PLLI2SCmd(606,26528
void RCC_PLLSAIConfig(635,27726
void RCC_PLLSAICmd(653,28358
void RCC_ClockSecuritySystemCmd(671,29162
void RCC_MCO1Config(696,30443
void RCC_MCO2Config(734,32039
void RCC_SYSCLKConfig(929,45347
uint8_t RCC_GetSYSCLKSource(957,46104
void RCC_HCLKConfig(982,47303
void RCC_PCLK1Config(1014,48233
void RCC_PCLK2Config(1045,49156
void RCC_GetClocksFreq(1097,51420
void RCC_RTCCLKConfig(1222,56487
void RCC_RTCCLKCmd(1254,57467
void RCC_BackupResetCmd(1271,58077
void RCC_I2SCLKConfig(1288,58801
void RCC_SAIPLLI2SClkDivConfig(1309,59511
void RCC_SAIPLLSAIClkDivConfig(1341,60429
void RCC_SAIBlockACLKConfig(1377,61781
void RCC_SAIBlockBCLKConfig(1413,63139
void RCC_LTDCCLKDivConfig(1446,64097
void RCC_TIMCLKPresConfig(1483,65492
void RCC_AHB1PeriphClockCmd(1526,67862
void RCC_AHB2PeriphClockCmd(1558,69065
void RCC_AHB3PeriphClockCmd(1586,70053
void RCC_APB1PeriphClockCmd(1638,72373
void RCC_APB2PeriphClockCmd(1683,74365
void RCC_AHB1PeriphResetCmd(1725,76162
void RCC_AHB2PeriphResetCmd(1754,77156
void RCC_AHB3PeriphResetCmd(1779,77935
void RCC_APB1PeriphResetCmd(1828,80045
void RCC_APB2PeriphResetCmd(1869,81828
void RCC_AHB1PeriphClockLPModeCmd(1918,84355
void RCC_AHB2PeriphClockLPModeCmd(1950,85677
void RCC_AHB3PeriphClockLPModeCmd(1978,86776
void RCC_APB1PeriphClockLPModeCmd(2030,89192
void RCC_APB2PeriphClockLPModeCmd(2075,91282
void RCC_LSEModeConfig(2099,92076
void RCC_ITConfig(2145,93602
FlagStatus RCC_GetFlagStatus(2182,95249
void RCC_ClearFlag(2227,96345
ITStatus RCC_GetITStatus(2247,97259
void RCC_ClearITPendingBit(2281,98391

FWLIB/src/stm32f4xx_rng.c,260
void RNG_DeInit(99,3840
void RNG_Cmd(114,4248
uint32_t RNG_GetRandomNumber(176,6652
void RNG_ITConfig(267,10538
FlagStatus RNG_GetFlagStatus(293,11284
void RNG_ClearFlag(326,12285
ITStatus RNG_GetITStatus(342,12900
void RNG_ClearITPendingBit(372,13683

FWLIB/src/stm32f4xx_rtc.c,2513
#define RTC_TR_RESERVED_MASK 300,16233
#define RTC_DR_RESERVED_MASK 301,16289
#define RTC_INIT_MASK 302,16346
#define RTC_RSF_MASK 303,16404
#define RTC_FLAGS_MASK 304,16460
#define INITMODE_TIMEOUT 310,16932
#define SYNCHRO_TIMEOUT 311,16990
#define RECALPF_TIMEOUT 312,17048
#define SHPF_TIMEOUT 313,17106
ErrorStatus RTC_DeInit(375,20143
ErrorStatus RTC_Init(457,22562
void RTC_StructInit(503,23860
void RTC_WriteProtectionCmd(525,24706
ErrorStatus RTC_EnterInitMode(552,25465
void RTC_ExitInitMode(597,26640
ErrorStatus RTC_WaitForSynchro(619,27676
ErrorStatus RTC_RefClockCmd(662,28810
void RTC_BypassShadowCmd(710,29993
ErrorStatus RTC_SetTime(765,31674
void RTC_TimeStructInit(868,34666
void RTC_GetTime(887,35393
uint32_t RTC_GetSubSecond(920,36720
ErrorStatus RTC_SetDate(945,37616
void RTC_DateStructInit(1036,40294
void RTC_GetDate(1055,41040
void RTC_SetAlarm(1115,43457
void RTC_AlarmStructInit(1226,47697
void RTC_GetAlarm(1256,49048
ErrorStatus RTC_AlarmCmd(1310,51615
void RTC_AlarmSubSecondConfig(1404,56023
uint32_t RTC_GetAlarmSubSecond(1445,57289
void RTC_WakeUpClockConfig(1494,58988
void RTC_SetWakeUpCounter(1521,59850
uint32_t RTC_GetWakeUpCounter(1542,60403
ErrorStatus RTC_WakeUpCmd(1554,60723
void RTC_DayLightSavingConfig(1631,63004
uint32_t RTC_GetStoreOperation(1658,63851
void RTC_OutputConfig(1697,65401
ErrorStatus RTC_CoarseCalibConfig(1751,67343
ErrorStatus RTC_CoarseCalibCmd(1792,68480
void RTC_CalibOutputCmd(1838,69550
void RTC_CalibOutputConfig(1870,70483
ErrorStatus RTC_SmoothCalibConfig(1906,72038
void RTC_TimeStampCmd(1982,74636
void RTC_GetTimeStamp(2026,76132
uint32_t RTC_GetTimeStampSubSecond(2070,78303
void RTC_TamperTriggerConfig(2105,79594
void RTC_TamperCmd(2131,80416
void RTC_TamperFilterConfig(2162,81557
void RTC_TamperSamplingFreqConfig(2196,83512
void RTC_TamperPinsPrechargeDuration(2219,84626
void RTC_TimeStampOnTamperDetectionCmd(2239,85367
void RTC_TamperPullUpCmd(2262,86009
void RTC_WriteBackupRegister(2303,87259
uint32_t RTC_ReadBackupRegister(2324,87881
void RTC_TamperPinSelection(2363,89134
void RTC_TimeStampPinSelection(2380,89747
void RTC_OutputTypeConfig(2399,90501
ErrorStatus RTC_SynchroShiftConfig(2437,91918
void RTC_ITConfig(2557,96486
FlagStatus RTC_GetFlagStatus(2605,98453
void RTC_ClearFlag(2641,99514
ITStatus RTC_GetITStatus(2661,100358
void RTC_ClearITPendingBit(2701,101641
static uint8_t RTC_ByteToBcd2(2724,102226
static uint8_t RTC_Bcd2ToByte(2742,102560

FWLIB/src/stm32f4xx_sai.c,938
#define CR1_CLEAR_MASK 142,7314
#define FRCR_CLEAR_MASK 143,7372
#define SLOTR_CLEAR_MASK 144,7430
void SAI_DeInit(182,9052
void SAI_Init(205,9974
void SAI_FrameInit(272,13394
void SAI_SlotInit(320,15817
void SAI_StructInit(359,17566
void SAI_FrameStructInit(390,18937
void SAI_SlotStructInit(411,19824
void SAI_Cmd(432,20657
void SAI_MonoModeConfig(461,21645
void SAI_TRIStateConfig(484,22654
void SAI_CompandingModeConfig(512,23986
void SAI_MuteModeCmd(536,25050
void SAI_MuteValueConfig(567,26244
void SAI_MuteFrameCounterConfig(589,27023
void SAI_FlushFIFO(612,27864
uint32_t SAI_ReceiveData(654,29239
void SAI_SendData(670,29696
void SAI_DMACmd(702,30665
void SAI_ITConfig(846,37694
FlagStatus SAI_GetFlagStatus(879,39049
void SAI_ClearFlag(922,40688
ITStatus SAI_GetITStatus(947,41949
void SAI_ClearITPendingBit(994,43777
FunctionalState SAI_GetCmdStatus(1016,44709
uint32_t SAI_GetFIFOStatus(1049,45947

FWLIB/src/stm32f4xx_sdio.c,2043
#define SDIO_OFFSET 172,7204
#define CLKCR_OFFSET 176,7336
#define CLKEN_BitNumber 177,7392
#define CLKCR_CLKEN_BB 178,7432
#define CMD_OFFSET 182,7604
#define SDIOSUSPEND_BitNumber 183,7660
#define CMD_SDIOSUSPEND_BB 184,7700
#define ENCMDCOMPL_BitNumber 187,7848
#define CMD_ENCMDCOMPL_BB 188,7888
#define NIEN_BitNumber 191,8029
#define CMD_NIEN_BB 192,8069
#define ATACMD_BitNumber 195,8206
#define CMD_ATACMD_BB 196,8246
#define DCTRL_OFFSET 200,8413
#define DMAEN_BitNumber 201,8469
#define DCTRL_DMAEN_BB 202,8509
#define RWSTART_BitNumber 205,8650
#define DCTRL_RWSTART_BB 206,8690
#define RWSTOP_BitNumber 209,8832
#define DCTRL_RWSTOP_BB 210,8872
#define RWMOD_BitNumber 213,9012
#define DCTRL_RWMOD_BB 214,9052
#define SDIOEN_BitNumber 217,9192
#define DCTRL_SDIOEN_BB 218,9232
#define CLKCR_CLEAR_MASK 223,9474
#define PWR_PWRCTRL_MASK 227,9590
#define DCTRL_CLEAR_MASK 231,9707
#define CMD_CLEAR_MASK 235,9824
#define SDIO_RESP_ADDR 238,9918
void SDIO_DeInit(266,10916
void SDIO_Init(279,11365
void SDIO_StructInit(317,13025
void SDIO_ClockCmd(334,13694
void SDIO_SetPowerState(350,14210
uint32_t SDIO_GetPowerState(367,14690
void SDIO_SendCommand(399,15695
void SDIO_CmdStructInit(435,17188
uint8_t SDIO_GetCommandResponse(450,17749
uint32_t SDIO_GetResponse(465,18314
void SDIO_DataConfig(503,19422
void SDIO_DataStructInit(544,21220
uint32_t SDIO_GetDataCounter(560,21875
uint32_t SDIO_ReadData(570,22046
void SDIO_WriteData(580,22227
uint32_t SDIO_GetFIFOCount(590,22446
void SDIO_StartSDIOReadWait(619,23234
void SDIO_StopSDIOReadWait(633,23650
void SDIO_SetSDIOReadWaitMode(649,24224
void SDIO_SetSDIOOperation(663,24648
void SDIO_SendSDIOSuspendCmd(677,25080
void SDIO_CommandCompletionCmd(709,25992
void SDIO_CEATAITCmd(723,26397
void SDIO_SendCEATACmd(737,26807
void SDIO_DMACmd(769,27702
void SDIO_ITConfig(827,30679
FlagStatus SDIO_GetFlagStatus(875,33058
void SDIO_ClearFlag(912,34613
ITStatus SDIO_GetITStatus(951,37023
void SDIO_ClearITPendingBit(987,38632

FWLIB/src/stm32f4xx_spi.c,1059
#define CR1_CLEAR_MASK 175,8355
#define I2SCFGR_CLEAR_MASK 176,8409
#define PLLCFGR_PPLR_MASK 179,8487
#define PLLCFGR_PPLN_MASK 180,8545
#define SPI_CR2_FRF 182,8605
#define SPI_SR_TIFRFE 183,8659
void SPI_I2S_DeInit(224,10476
void SPI_Init(284,12386
void I2S_Init(348,15691
void SPI_StructInit(487,20680
void I2S_StructInit(515,21872
void SPI_Cmd(544,22909
void I2S_Cmd(569,23668
void SPI_DataSizeConfig(596,24571
void SPI_BiDirectionalLineConfig(616,25397
void SPI_NSSInternalSoftwareConfig(642,26282
void SPI_SSOutputCmd(666,27067
void SPI_TIModeCmd(697,28120
void I2S_FullDuplexConfig(734,29593
uint16_t SPI_I2S_ReceiveData(808,32385
void SPI_I2S_SendData(824,32902
void SPI_CalculateCRC(914,37121
void SPI_TransmitCRC(936,37719
uint16_t SPI_GetCRC(954,38399
uint16_t SPI_GetCRCPolynomial(979,39062
void SPI_I2S_DMACmd(1016,40391
void SPI_I2S_ITConfig(1124,45451
FlagStatus SPI_I2S_GetFlagStatus(1168,47068
void SPI_I2S_ClearFlag(1209,48683
ITStatus SPI_I2S_GetITStatus(1234,49886
void SPI_I2S_ClearITPendingBit(1289,51942

FWLIB/src/stm32f4xx_syscfg.c,619
#define SYSCFG_OFFSET 65,2665
#define MEMRMP_OFFSET 68,2803
#define UFB_MODE_BitNumber 69,2853
#define UFB_MODE_BB 70,2904
#define PMC_OFFSET 75,3087
#define MII_RMII_SEL_BitNumber 76,3146
#define PMC_MII_RMII_SEL_BB 77,3198
#define CMPCR_OFFSET 81,3376
#define CMP_PD_BitNumber 82,3435
#define CMPCR_CMP_PD_BB 83,3487
void SYSCFG_DeInit(100,4153
void SYSCFG_MemoryRemapConfig(118,5233
void SYSCFG_MemorySwappingBank(139,6147
void SYSCFG_EXTILineConfig(162,7137
void SYSCFG_ETH_MediaInterfaceConfig(183,8020
void SYSCFG_CompensationCellCmd(200,8771
FlagStatus SYSCFG_GetCompensationCellStatus(213,9169

FWLIB/src/stm32f4xx_tim.c,3474
#define SMCR_ETR_MASK 135,5927
#define CCMR_OFFSET 136,5975
#define CCER_CCE_SET 137,6022
#define	CCER_CCNE_SET 138,6071
#define CCMR_OC13M_MASK 139,6119
#define CCMR_OC24M_MASK 140,6166
void TIM_DeInit(200,8776
void TIM_TimeBaseInit(288,11606
void TIM_TimeBaseStructInit(340,13267
void TIM_PrescalerConfig(360,14204
void TIM_CounterModeConfig(383,15229
void TIM_SetCounter(409,15919
void TIM_SetAutoreload(424,16348
uint32_t TIM_GetCounter(438,16727
uint16_t TIM_GetPrescaler(452,17080
void TIM_UpdateDisableConfig(468,17538
void TIM_UpdateRequestConfig(497,18563
void TIM_ARRPreloadConfig(522,19291
void TIM_SelectOnePulseMode(549,20052
void TIM_SetClockDivision(572,20820
void TIM_Cmd(592,21412
void TIM_OC1Init(673,24553
void TIM_OC2Init(754,27477
void TIM_OC3Init(835,30534
void TIM_OC4Init(915,33570
void TIM_OCStructInit(978,35663
void TIM_SelectOCxM(1014,37355
void TIM_SetCompare1(1060,38720
void TIM_SetCompare2(1076,39205
void TIM_SetCompare3(1091,39669
void TIM_SetCompare4(1106,40133
void TIM_ForcedOC1Config(1124,40858
void TIM_ForcedOC2Config(1153,41864
void TIM_ForcedOC3Config(1181,42866
void TIM_ForcedOC4Config(1210,43853
void TIM_OC1PreloadConfig(1238,44777
void TIM_OC2PreloadConfig(1268,45720
void TIM_OC3PreloadConfig(1297,46659
void TIM_OC4PreloadConfig(1326,47581
void TIM_OC1FastConfig(1355,48564
void TIM_OC2FastConfig(1386,49557
void TIM_OC3FastConfig(1416,50548
void TIM_OC4FastConfig(1446,51522
void TIM_ClearOC1Ref(1476,52516
void TIM_ClearOC2Ref(1506,53477
void TIM_ClearOC3Ref(1535,54434
void TIM_ClearOC4Ref(1564,55374
void TIM_OC1PolarityConfig(1593,56299
void TIM_OC1NPolarityConfig(1620,57148
void TIM_OC2PolarityConfig(1647,58031
void TIM_OC2NPolarityConfig(1674,58897
void TIM_OC3PolarityConfig(1701,59777
void TIM_OC3NPolarityConfig(1728,60641
void TIM_OC4PolarityConfig(1755,61524
void TIM_CCxCmd(1786,62617
void TIM_CCxNCmd(1816,63660
void TIM_ICInit(1900,67132
void TIM_ICStructInit(1956,69354
void TIM_PWMIConfig(1975,70183
uint32_t TIM_GetCapture1(2032,72272
uint32_t TIM_GetCapture2(2047,72677
uint32_t TIM_GetCapture3(2061,73061
uint32_t TIM_GetCapture4(2075,73446
void TIM_SetIC1Prescaler(2095,74218
void TIM_SetIC2Prescaler(2120,75150
void TIM_SetIC3Prescaler(2144,76078
void TIM_SetIC4Prescaler(2168,76989
void TIM_BDTRConfig(2221,79086
void TIM_BDTRStructInit(2246,80405
void TIM_CtrlPWMOutputs(2265,81230
void TIM_SelectCOM(2290,81919
void TIM_CCPreloadControl(2315,82620
void TIM_ITConfig(2372,84907
void TIM_GenerateEvent(2410,86434
FlagStatus TIM_GetFlagStatus(2443,87952
void TIM_ClearFlag(2485,89534
ITStatus TIM_GetITStatus(2513,90778
void TIM_ClearITPendingBit(2554,92274
void TIM_DMAConfig(2591,93653
void TIM_DMACmd(2618,94919
void TIM_SelectCCDMA(2644,95702
void TIM_InternalClockConfig(2683,96662
void TIM_ITRxExternalClockConfig(2704,97453
void TIM_TIxExternalClockConfig(2734,98755
void TIM_ETRClockMode1Config(2774,100554
void TIM_ETRClockMode2Config(2821,102483
void TIM_SelectInputTrigger(2892,105700
void TIM_SelectOutputTrigger(2935,107512
void TIM_SelectSlaveMode(2959,108665
void TIM_SelectMasterSlaveMode(2982,109547
void TIM_ETRConfig(3012,110905
void TIM_EncoderInterfaceConfig(3070,113247
void TIM_SelectHallSensor(3122,114947
void TIM_RemapConfig(3173,117032
static void TI1_Config(3204,118289
static void TI2_Config(3245,120077
static void TI3_Config(3287,121902
static void TI4_Config(3328,123711

FWLIB/src/stm32f4xx_usart.c,1142
#define CR1_CLEAR_MASK 108,4600
#define CR2_CLOCK_CLEAR_MASK 113,4894
#define CR3_CLEAR_MASK 117,5122
#define IT_MASK 120,5236
void USART_DeInit(187,8345
void USART_Init(246,10212
void USART_StructInit(359,14327
void USART_ClockInit(379,15321
void USART_ClockStructInit(410,16781
void USART_Cmd(427,17479
void USART_SetPrescaler(453,18312
void USART_OverSampling8Cmd(474,19090
void USART_OneBitMethodCmd(500,19978
void USART_SendData(557,22020
uint16_t USART_ReceiveData(573,22509
void USART_SetAddress(625,24576
void USART_ReceiverWakeUpCmd(645,25262
void USART_WakeUpConfig(672,26257
void USART_LINBreakDetectLengthConfig(741,29133
void USART_LINCmd(759,29815
void USART_SendBreak(783,30511
void USART_HalfDuplexCmd(836,32425
void USART_SetGuardTime(920,35853
void USART_SmartCardCmd(939,36503
void USART_SmartCardNACKCmd(964,37312
void USART_IrDAConfig(1035,40307
void USART_IrDACmd(1053,40924
void USART_DMACmd(1099,42433
void USART_ITConfig(1231,48802
FlagStatus USART_GetFlagStatus(1295,50993
void USART_ClearFlag(1344,52968
ITStatus USART_GetITStatus(1378,54586
void USART_ClearITPendingBit(1452,57258

FWLIB/src/stm32f4xx_wwdg.c,462
#define WWDG_OFFSET 100,4636
#define CFR_OFFSET 102,4726
#define EWI_BitNumber 103,4774
#define CFR_EWI_BB 104,4806
#define CFR_WDGTB_MASK 108,5001
#define CFR_W_MASK 109,5051
#define BIT_MASK 110,5101
void WWDG_DeInit(138,6126
void WWDG_SetPrescaler(154,6727
void WWDG_SetWindowValue(173,7316
void WWDG_EnableIT(196,7901
void WWDG_SetCounter(208,8231
void WWDG_Enable(239,9184
FlagStatus WWDG_GetFlagStatus(266,9947
void WWDG_ClearFlag(286,10260

USER/main.c,17
int main(25,582

USER/main.h,22
#define __MAIN_H3,20

USER/oled.c,385
u8 OLED_GRAM[OLED_GRAM5,62
void OLED_Refresh_Gram(8,109
void OLED_WR_Byte(20,516
void OLED_Display_On(43,989
void OLED_Display_Off(50,1178
void OLED_Clear(57,1413
void OLED_DrawPoint(67,1607
void OLED_Fill(80,1923
void OLED_ShowChar(94,2241
u32 mypow(123,2933
void OLED_ShowNum(135,3167
void OLED_ShowString(158,3613
void OLED_ShowFloat(171,3921
void OLED_Init(202,4597

USER/oled.h,195
#define _OLED_H_2,18
#define LCD_SCL(23,623
#define LCD_SDA(24,759
#define LCD_RST(25,893
#define LCD_DC(26,1032
#define LCD_CS(27,1183
#define OLED_CMD 32,1342
#define OLED_DATA 33,1374

USER/speed.c,107
void speed_init(4,24
int read_speed(80,3503
void TIM4_IRQHandler(92,3887
void TIM3_IRQHandler(101,4059

USER/speed.h,68
#define __SPEED_H	8,174
#define RIGHT 12,223
#define LEFT 13,240

USER/stm32f4xx.h,258647
#define __STM32F4xx_H54,2372
  #define STM32F40_41xxx89,4301
  #define STM32F427_437xx94,4437
  #define HSE_VALUE 123,5603
  #define HSE_STARTUP_TIMEOUT 132,5883
  #define HSI_VALUE 136,6042
#define __STM32F4XX_STDPERIPH_VERSION_MAIN 142,6246
#define __STM32F4XX_STDPERIPH_VERSION_SUB1 143,6328
#define __STM32F4XX_STDPERIPH_VERSION_SUB2 144,6410
#define __STM32F4XX_STDPERIPH_VERSION_RC 145,6492
#define __STM32F4XX_STDPERIPH_VERSION 146,6579
#define __CM4_REV 162,7151
#define __MPU_PRESENT 163,7248
#define __NVIC_PRIO_BITS 164,7345
#define __Vendor_SysTickConfig 165,7442
#define __FPU_PRESENT 166,7539
typedef enum IRQn172,7782
  NonMaskableInt_IRQn 175,7919
  MemoryManagement_IRQn 176,8034
  BusFault_IRQn 177,8149
  UsageFault_IRQn 178,8264
  SVCall_IRQn 179,8379
  DebugMonitor_IRQn 180,8494
  PendSV_IRQn 181,8609
  SysTick_IRQn 182,8724
  WWDG_IRQn 184,8954
  PVD_IRQn 185,9069
  TAMP_STAMP_IRQn 186,9184
  RTC_WKUP_IRQn 187,9299
  FLASH_IRQn 188,9414
  RCC_IRQn 189,9529
  EXTI0_IRQn 190,9644
  EXTI1_IRQn 191,9759
  EXTI2_IRQn 192,9874
  EXTI3_IRQn 193,9989
  EXTI4_IRQn 194,10104
  DMA1_Stream0_IRQn 195,10219
  DMA1_Stream1_IRQn 196,10334
  DMA1_Stream2_IRQn 197,10449
  DMA1_Stream3_IRQn 198,10564
  DMA1_Stream4_IRQn 199,10679
  DMA1_Stream5_IRQn 200,10794
  DMA1_Stream6_IRQn 201,10909
  ADC_IRQn 202,11024
  CAN1_TX_IRQn 205,11171
  CAN1_RX0_IRQn 206,11286
  CAN1_RX1_IRQn 207,11401
  CAN1_SCE_IRQn 208,11516
  EXTI9_5_IRQn 209,11631
  TIM1_BRK_TIM9_IRQn 210,11746
  TIM1_UP_TIM10_IRQn 211,11861
  TIM1_TRG_COM_TIM11_IRQn 212,11976
  TIM1_CC_IRQn 213,12091
  TIM2_IRQn 214,12206
  TIM3_IRQn 215,12321
  TIM4_IRQn 216,12436
  I2C1_EV_IRQn 217,12551
  I2C1_ER_IRQn 218,12666
  I2C2_EV_IRQn 219,12781
  I2C2_ER_IRQn 220,12896
  SPI1_IRQn 221,13011
  SPI2_IRQn 222,13126
  USART1_IRQn 223,13241
  USART2_IRQn 224,13356
  USART3_IRQn 225,13471
  EXTI15_10_IRQn 226,13586
  RTC_Alarm_IRQn 227,13701
  OTG_FS_WKUP_IRQn 228,13816
  TIM8_BRK_TIM12_IRQn 229,13931
  TIM8_UP_TIM13_IRQn 230,14046
  TIM8_TRG_COM_TIM14_IRQn 231,14161
  TIM8_CC_IRQn 232,14276
  DMA1_Stream7_IRQn 233,14391
  FSMC_IRQn 234,14506
  SDIO_IRQn 235,14621
  TIM5_IRQn 236,14736
  SPI3_IRQn 237,14851
  UART4_IRQn 238,14966
  UART5_IRQn 239,15081
  TIM6_DAC_IRQn 240,15196
  TIM7_IRQn 241,15311
  DMA2_Stream0_IRQn 242,15426
  DMA2_Stream1_IRQn 243,15541
  DMA2_Stream2_IRQn 244,15656
  DMA2_Stream3_IRQn 245,15771
  DMA2_Stream4_IRQn 246,15886
  ETH_IRQn 247,16001
  ETH_WKUP_IRQn 248,16116
  CAN2_TX_IRQn 249,16231
  CAN2_RX0_IRQn 250,16346
  CAN2_RX1_IRQn 251,16461
  CAN2_SCE_IRQn 252,16576
  OTG_FS_IRQn 253,16691
  DMA2_Stream5_IRQn 254,16806
  DMA2_Stream6_IRQn 255,16921
  DMA2_Stream7_IRQn 256,17036
  USART6_IRQn 257,17151
  I2C3_EV_IRQn 258,17266
  I2C3_ER_IRQn 259,17381
  OTG_HS_EP1_OUT_IRQn 260,17496
  OTG_HS_EP1_IN_IRQn 261,17611
  OTG_HS_WKUP_IRQn 262,17726
  OTG_HS_IRQn 263,17841
  DCMI_IRQn 264,17956
  CRYP_IRQn 265,18071
  HASH_RNG_IRQn 266,18186
  FPU_IRQn 267,18301
  CAN1_TX_IRQn 271,18478
  CAN1_RX0_IRQn 272,18593
  CAN1_RX1_IRQn 273,18708
  CAN1_SCE_IRQn 274,18823
  EXTI9_5_IRQn 275,18938
  TIM1_BRK_TIM9_IRQn 276,19053
  TIM1_UP_TIM10_IRQn 277,19168
  TIM1_TRG_COM_TIM11_IRQn 278,19283
  TIM1_CC_IRQn 279,19398
  TIM2_IRQn 280,19513
  TIM3_IRQn 281,19628
  TIM4_IRQn 282,19743
  I2C1_EV_IRQn 283,19858
  I2C1_ER_IRQn 284,19973
  I2C2_EV_IRQn 285,20088
  I2C2_ER_IRQn 286,20203
  SPI1_IRQn 287,20320
  SPI2_IRQn 288,20435
  USART1_IRQn 289,20550
  USART2_IRQn 290,20665
  USART3_IRQn 291,20780
  EXTI15_10_IRQn 292,20895
  RTC_Alarm_IRQn 293,21010
  OTG_FS_WKUP_IRQn 294,21125
  TIM8_BRK_TIM12_IRQn 295,21244
  TIM8_UP_TIM13_IRQn 296,21359
  TIM8_TRG_COM_TIM14_IRQn 297,21474
  TIM8_CC_IRQn 298,21589
  DMA1_Stream7_IRQn 299,21704
  FMC_IRQn 300,21819
  SDIO_IRQn 301,21934
  TIM5_IRQn 302,22049
  SPI3_IRQn 303,22164
  UART4_IRQn 304,22279
  UART5_IRQn 305,22394
  TIM6_DAC_IRQn 306,22509
  TIM7_IRQn 307,22624
  DMA2_Stream0_IRQn 308,22739
  DMA2_Stream1_IRQn 309,22854
  DMA2_Stream2_IRQn 310,22969
  DMA2_Stream3_IRQn 311,23084
  DMA2_Stream4_IRQn 312,23199
  ETH_IRQn 313,23314
  ETH_WKUP_IRQn 314,23429
  CAN2_TX_IRQn 315,23544
  CAN2_RX0_IRQn 316,23659
  CAN2_RX1_IRQn 317,23774
  CAN2_SCE_IRQn 318,23889
  OTG_FS_IRQn 319,24004
  DMA2_Stream5_IRQn 320,24119
  DMA2_Stream6_IRQn 321,24234
  DMA2_Stream7_IRQn 322,24349
  USART6_IRQn 323,24464
  I2C3_EV_IRQn 324,24579
  I2C3_ER_IRQn 325,24694
  OTG_HS_EP1_OUT_IRQn 326,24809
  OTG_HS_EP1_IN_IRQn 327,24924
  OTG_HS_WKUP_IRQn 328,25039
  OTG_HS_IRQn 329,25154
  DCMI_IRQn 330,25269
  CRYP_IRQn 331,25384
  HASH_RNG_IRQn 332,25499
  FPU_IRQn 333,25614
  UART7_IRQn 334,25729
  UART8_IRQn 335,25844
  SPI4_IRQn 336,25959
  SPI5_IRQn 337,26074
  SPI6_IRQn 338,26189
  SAI1_IRQn 339,26304
  DMA2D_IRQn 340,26419
  CAN1_TX_IRQn 344,26604
  CAN1_RX0_IRQn 345,26719
  CAN1_RX1_IRQn 346,26834
  CAN1_SCE_IRQn 347,26949
  EXTI9_5_IRQn 348,27064
  TIM1_BRK_TIM9_IRQn 349,27179
  TIM1_UP_TIM10_IRQn 350,27294
  TIM1_TRG_COM_TIM11_IRQn 351,27409
  TIM1_CC_IRQn 352,27524
  TIM2_IRQn 353,27639
  TIM3_IRQn 354,27754
  TIM4_IRQn 355,27869
  I2C1_EV_IRQn 356,27984
  I2C1_ER_IRQn 357,28099
  I2C2_EV_IRQn 358,28214
  I2C2_ER_IRQn 359,28329
  SPI1_IRQn 360,28446
  SPI2_IRQn 361,28561
  USART1_IRQn 362,28676
  USART2_IRQn 363,28791
  USART3_IRQn 364,28906
  EXTI15_10_IRQn 365,29021
  RTC_Alarm_IRQn 366,29136
  OTG_FS_WKUP_IRQn 367,29251
  TIM8_BRK_TIM12_IRQn 368,29370
  TIM8_UP_TIM13_IRQn 369,29485
  TIM8_TRG_COM_TIM14_IRQn 370,29600
  TIM8_CC_IRQn 371,29715
  DMA1_Stream7_IRQn 372,29830
  FMC_IRQn 373,29945
  SDIO_IRQn 374,30060
  TIM5_IRQn 375,30175
  SPI3_IRQn 376,30290
  UART4_IRQn 377,30405
  UART5_IRQn 378,30520
  TIM6_DAC_IRQn 379,30635
  TIM7_IRQn 380,30750
  DMA2_Stream0_IRQn 381,30865
  DMA2_Stream1_IRQn 382,30980
  DMA2_Stream2_IRQn 383,31095
  DMA2_Stream3_IRQn 384,31210
  DMA2_Stream4_IRQn 385,31325
  ETH_IRQn 386,31440
  ETH_WKUP_IRQn 387,31555
  CAN2_TX_IRQn 388,31670
  CAN2_RX0_IRQn 389,31785
  CAN2_RX1_IRQn 390,31900
  CAN2_SCE_IRQn 391,32015
  OTG_FS_IRQn 392,32130
  DMA2_Stream5_IRQn 393,32245
  DMA2_Stream6_IRQn 394,32360
  DMA2_Stream7_IRQn 395,32475
  USART6_IRQn 396,32590
  I2C3_EV_IRQn 397,32705
  I2C3_ER_IRQn 398,32820
  OTG_HS_EP1_OUT_IRQn 399,32935
  OTG_HS_EP1_IN_IRQn 400,33050
  OTG_HS_WKUP_IRQn 401,33165
  OTG_HS_IRQn 402,33280
  DCMI_IRQn 403,33395
  CRYP_IRQn 404,33510
  HASH_RNG_IRQn 405,33625
  FPU_IRQn 406,33740
  UART7_IRQn 407,33855
  UART8_IRQn 408,33970
  SPI4_IRQn 409,34085
  SPI5_IRQn 410,34200
  SPI6_IRQn 411,34315
  SAI1_IRQn 412,34430
  LTDC_IRQn 413,34545
  LTDC_ER_IRQn 414,34660
  DMA2D_IRQn 415,34775
  EXTI9_5_IRQn 419,34977
  TIM1_BRK_TIM9_IRQn 420,35092
  TIM1_UP_TIM10_IRQn 421,35207
  TIM1_TRG_COM_TIM11_IRQn 422,35322
  TIM1_CC_IRQn 423,35437
  TIM2_IRQn 424,35552
  TIM3_IRQn 425,35667
  TIM4_IRQn 426,35782
  I2C1_EV_IRQn 427,35897
  I2C1_ER_IRQn 428,36012
  I2C2_EV_IRQn 429,36127
  I2C2_ER_IRQn 430,36242
  SPI1_IRQn 431,36357
  SPI2_IRQn 432,36472
  USART1_IRQn 433,36587
  USART2_IRQn 434,36702
  EXTI15_10_IRQn 435,36817
  RTC_Alarm_IRQn 436,36932
  OTG_FS_WKUP_IRQn 437,37047
  DMA1_Stream7_IRQn 438,37162
  SDIO_IRQn 439,37277
  TIM5_IRQn 440,37392
  SPI3_IRQn 441,37507
  DMA2_Stream0_IRQn 442,37622
  DMA2_Stream1_IRQn 443,37737
  DMA2_Stream2_IRQn 444,37852
  DMA2_Stream3_IRQn 445,37967
  DMA2_Stream4_IRQn 446,38082
  OTG_FS_IRQn 447,38197
  DMA2_Stream5_IRQn 448,38312
  DMA2_Stream6_IRQn 449,38427
  DMA2_Stream7_IRQn 450,38542
  USART6_IRQn 451,38657
  I2C3_EV_IRQn 452,38772
  I2C3_ER_IRQn 453,38887
  FPU_IRQn 454,39002
  SPI4_IRQn 456,39144
  SPI4_IRQn 459,39312
  SPI5_IRQn 460,39427
} IRQn_Type;464,39611
typedef int32_t  s32;478,39921
typedef int16_t s16;479,39944
typedef int8_t  s8;480,39966
typedef const int32_t sc32;482,39989
typedef const int16_t sc16;483,40037
typedef const int8_t sc8;484,40085
typedef __IO int32_t  vs32;486,40134
typedef __IO int16_t  vs16;487,40163
typedef __IO int8_t   vs8;488,40192
typedef __I int32_t vsc32;490,40222
typedef __I int16_t vsc16;491,40269
typedef __I int8_t vsc8;492,40316
typedef uint32_t  u32;494,40364
typedef uint16_t u16;495,40388
typedef uint8_t  u8;496,40411
typedef const uint32_t uc32;498,40435
typedef const uint16_t uc16;499,40484
typedef const uint8_t uc8;500,40533
typedef __IO uint32_t  vu32;502,40583
typedef __IO uint16_t vu16;503,40613
typedef __IO uint8_t  vu8;504,40642
typedef __I uint32_t vuc32;506,40672
typedef __I uint16_t vuc16;507,40720
typedef __I uint8_t vuc8;508,40768
typedef enum {RESET RESET510,40817
typedef enum {RESET = 0, SET 510,40817
typedef enum {RESET = 0, SET = !RESET} FlagStatus, ITStatus;510,40817
typedef enum {DISABLE DISABLE512,40881
typedef enum {DISABLE = 0, ENABLE 512,40881
typedef enum {DISABLE = 0, ENABLE = !DISABLE} FunctionalState;512,40881
#define IS_FUNCTIONAL_STATE(513,40945
typedef enum {ERROR ERROR515,41029
typedef enum {ERROR = 0, SUCCESS 515,41029
typedef enum {ERROR = 0, SUCCESS = !ERROR} ErrorStatus;515,41029
  __IO uint32_t SR;531,41252
  __IO uint32_t CR1;532,41351
  __IO uint32_t CR2;533,41456
  __IO uint32_t SMPR1;534,41555
  __IO uint32_t SMPR2;535,41654
  __IO uint32_t JOFR1;536,41753
  __IO uint32_t JOFR2;537,41852
  __IO uint32_t JOFR3;538,41951
  __IO uint32_t JOFR4;539,42050
  __IO uint32_t HTR;540,42149
  __IO uint32_t LTR;541,42248
  __IO uint32_t SQR1;542,42347
  __IO uint32_t SQR2;543,42446
  __IO uint32_t SQR3;544,42545
  __IO uint32_t JSQR;545,42644
  __IO uint32_t JDR1;546,42742
  __IO uint32_t JDR2;547,42841
  __IO uint32_t JDR3;548,42940
  __IO uint32_t JDR4;549,43039
  __IO uint32_t DR;550,43138
} ADC_TypeDef;551,43237
  __IO uint32_t CSR;555,43274
  __IO uint32_t CCR;556,43394
  __IO uint32_t CDR;557,43514
} ADC_Common_TypeDef;559,43706
  __IO uint32_t TIR;568,43813
  __IO uint32_t TDTR;569,43879
  __IO uint32_t TDLR;570,43966
  __IO uint32_t TDHR;571,44027
} CAN_TxMailBox_TypeDef;572,44089
  __IO uint32_t RIR;580,44201
  __IO uint32_t RDTR;581,44277
  __IO uint32_t RDLR;582,44377
  __IO uint32_t RDHR;583,44451
} CAN_FIFOMailBox_TypeDef;584,44526
  __IO uint32_t FR1;592,44643
  __IO uint32_t FR2;593,44700
} CAN_FilterRegister_TypeDef;594,44757
  __IO uint32_t              MCR;602,44862
  __IO uint32_t              MSR;603,44988
  __IO uint32_t              TSR;604,45114
  __IO uint32_t              RF0R;605,45240
  __IO uint32_t              RF1R;606,45366
  __IO uint32_t              IER;607,45492
  __IO uint32_t              ESR;608,45618
  __IO uint32_t              BTR;609,45744
  uint32_t                   RESERVED0[RESERVED0610,45870
  CAN_TxMailBox_TypeDef      sTxMailBox[sTxMailBox611,45996
  CAN_FIFOMailBox_TypeDef    sFIFOMailBox[sFIFOMailBox612,46122
  uint32_t                   RESERVED1[RESERVED1613,46248
  __IO uint32_t              FMR;614,46374
  __IO uint32_t              FM1R;615,46500
  uint32_t                   RESERVED2;616,46626
  __IO uint32_t              FS1R;617,46752
  uint32_t                   RESERVED3;618,46878
  __IO uint32_t              FFA1R;619,47004
  uint32_t                   RESERVED4;620,47130
  __IO uint32_t              FA1R;621,47256
  uint32_t                   RESERVED5[RESERVED5622,47382
  CAN_FilterRegister_TypeDef sFilterRegister[sFilterRegister623,47509
} CAN_TypeDef;624,47635
  __IO uint32_t DR;632,47720
  __IO uint8_t  IDR;633,47809
  uint8_t       RESERVED0;634,47898
  uint16_t      RESERVED1;635,47987
  __IO uint32_t CR;636,48076
} CRC_TypeDef;637,48165
  __IO uint32_t CR;645,48256
  __IO uint32_t SWTRIGR;646,48369
  __IO uint32_t DHR12R1;647,48482
  __IO uint32_t DHR12L1;648,48595
  __IO uint32_t DHR8R1;649,48708
  __IO uint32_t DHR12R2;650,48821
  __IO uint32_t DHR12L2;651,48934
  __IO uint32_t DHR8R2;652,49047
  __IO uint32_t DHR12RD;653,49160
  __IO uint32_t DHR12LD;654,49273
  __IO uint32_t DHR8RD;655,49386
  __IO uint32_t DOR1;656,49499
  __IO uint32_t DOR2;657,49612
  __IO uint32_t SR;658,49725
} DAC_TypeDef;659,49838
  __IO uint32_t IDCODE;667,49911
  __IO uint32_t CR;668,50000
  __IO uint32_t APB1FZ;669,50089
  __IO uint32_t APB2FZ;670,50178
}DBGMCU_TypeDef;DBGMCU_TypeDef671,50267
  __IO uint32_t CR;679,50337
  __IO uint32_t SR;680,50440
  __IO uint32_t RISR;681,50543
  __IO uint32_t IER;682,50646
  __IO uint32_t MISR;683,50749
  __IO uint32_t ICR;684,50852
  __IO uint32_t ESCR;685,50955
  __IO uint32_t ESUR;686,51058
  __IO uint32_t CWSTRTR;687,51161
  __IO uint32_t CWSIZER;688,51264
  __IO uint32_t DR;689,51367
} DCMI_TypeDef;690,51470
  __IO uint32_t CR;698,51549
  __IO uint32_t NDTR;699,51623
  __IO uint32_t PAR;700,51697
  __IO uint32_t M0AR;701,51771
  __IO uint32_t M1AR;702,51845
  __IO uint32_t FCR;703,51919
} DMA_Stream_TypeDef;704,51993
  __IO uint32_t LISR;708,52037
  __IO uint32_t HISR;709,52131
  __IO uint32_t LIFCR;710,52225
  __IO uint32_t HIFCR;711,52319
} DMA_TypeDef;712,52413
  __IO uint32_t CR;720,52494
  __IO uint32_t ISR;721,52603
  __IO uint32_t IFCR;722,52712
  __IO uint32_t FGMAR;723,52821
  __IO uint32_t FGOR;724,52930
  __IO uint32_t BGMAR;725,53039
  __IO uint32_t BGOR;726,53148
  __IO uint32_t FGPFCCR;727,53257
  __IO uint32_t FGCOLR;728,53366
  __IO uint32_t BGPFCCR;729,53475
  __IO uint32_t BGCOLR;730,53584
  __IO uint32_t FGCMAR;731,53693
  __IO uint32_t BGCMAR;732,53802
  __IO uint32_t OPFCCR;733,53911
  __IO uint32_t OCOLR;734,54020
  __IO uint32_t OMAR;735,54129
  __IO uint32_t OOR;736,54238
  __IO uint32_t NLR;737,54347
  __IO uint32_t LWR;738,54456
  __IO uint32_t AMTCR;739,54565
  uint32_t      RESERVED[RESERVED740,54674
  __IO uint32_t FGCLUT[FGCLUT741,54735
  __IO uint32_t BGCLUT[BGCLUT742,54846
} DMA2D_TypeDef;743,54957
  __IO uint32_t MACCR;751,55035
  __IO uint32_t MACFFR;752,55059
  __IO uint32_t MACHTHR;753,55084
  __IO uint32_t MACHTLR;754,55110
  __IO uint32_t MACMIIAR;755,55136
  __IO uint32_t MACMIIDR;756,55163
  __IO uint32_t MACFCR;757,55190
  __IO uint32_t MACVLANTR;758,55215
  uint32_t      RESERVED0[RESERVED0759,55266
  __IO uint32_t MACRWUFFR;760,55297
  __IO uint32_t MACPMTCSR;761,55348
  uint32_t      RESERVED1[RESERVED1762,55376
  __IO uint32_t MACSR;763,55407
  __IO uint32_t MACIMR;764,55458
  __IO uint32_t MACA0HR;765,55483
  __IO uint32_t MACA0LR;766,55509
  __IO uint32_t MACA1HR;767,55535
  __IO uint32_t MACA1LR;768,55561
  __IO uint32_t MACA2HR;769,55587
  __IO uint32_t MACA2LR;770,55613
  __IO uint32_t MACA3HR;771,55639
  __IO uint32_t MACA3LR;772,55665
  uint32_t      RESERVED2[RESERVED2773,55716
  __IO uint32_t MMCCR;774,55748
  __IO uint32_t MMCRIR;775,55799
  __IO uint32_t MMCTIR;776,55824
  __IO uint32_t MMCRIMR;777,55849
  __IO uint32_t MMCTIMR;778,55875
  uint32_t      RESERVED3[RESERVED3779,55926
  __IO uint32_t MMCTGFSCCR;780,55958
  __IO uint32_t MMCTGFMSCCR;781,56009
  uint32_t      RESERVED4[RESERVED4782,56039
  __IO uint32_t MMCTGFCR;783,56070
  uint32_t      RESERVED5[RESERVED5784,56097
  __IO uint32_t MMCRFCECR;785,56129
  __IO uint32_t MMCRFAECR;786,56157
  uint32_t      RESERVED6[RESERVED6787,56185
  __IO uint32_t MMCRGUFCR;788,56217
  uint32_t      RESERVED7[RESERVED7789,56245
  __IO uint32_t PTPTSCR;790,56278
  __IO uint32_t PTPSSIR;791,56304
  __IO uint32_t PTPTSHR;792,56330
  __IO uint32_t PTPTSLR;793,56356
  __IO uint32_t PTPTSHUR;794,56382
  __IO uint32_t PTPTSLUR;795,56409
  __IO uint32_t PTPTSAR;796,56436
  __IO uint32_t PTPTTHR;797,56462
  __IO uint32_t PTPTTLR;798,56488
  __IO uint32_t RESERVED8;799,56514
  __IO uint32_t PTPTSSR;800,56542
  uint32_t      RESERVED9[RESERVED9801,56568
  __IO uint32_t DMABMR;802,56601
  __IO uint32_t DMATPDR;803,56626
  __IO uint32_t DMARPDR;804,56652
  __IO uint32_t DMARDLAR;805,56678
  __IO uint32_t DMATDLAR;806,56705
  __IO uint32_t DMASR;807,56732
  __IO uint32_t DMAOMR;808,56756
  __IO uint32_t DMAIER;809,56781
  __IO uint32_t DMAMFBOCR;810,56806
  __IO uint32_t DMARSWTR;811,56834
  uint32_t      RESERVED10[RESERVED10812,56861
  __IO uint32_t DMACHTDR;813,56893
  __IO uint32_t DMACHRDR;814,56920
  __IO uint32_t DMACHTBAR;815,56947
  __IO uint32_t DMACHRBAR;816,56975
} ETH_TypeDef;817,57003
  __IO uint32_t IMR;825,57102
  __IO uint32_t EMR;826,57197
  __IO uint32_t RTSR;827,57292
  __IO uint32_t FTSR;828,57387
  __IO uint32_t SWIER;829,57482
  __IO uint32_t PR;830,57577
} EXTI_TypeDef;831,57672
  __IO uint32_t ACR;839,57752
  __IO uint32_t KEYR;840,57841
  __IO uint32_t OPTKEYR;841,57930
  __IO uint32_t SR;842,58019
  __IO uint32_t CR;843,58108
  __IO uint32_t OPTCR;844,58197
  __IO uint32_t OPTCR1;845,58286
} FLASH_TypeDef;846,58375
  __IO uint32_t BTCR[BTCR855,58504
} FSMC_Bank1_TypeDef;856,58650
  __IO uint32_t BWTR[BWTR864,58764
} FSMC_Bank1E_TypeDef;865,58863
  __IO uint32_t PCR2;873,58976
  __IO uint32_t SR2;874,59087
  __IO uint32_t PMEM2;875,59198
  __IO uint32_t PATT2;876,59309
  uint32_t      RESERVED0;877,59420
  __IO uint32_t ECCR2;878,59531
} FSMC_Bank2_TypeDef;879,59642
  __IO uint32_t PCR3;887,59754
  __IO uint32_t SR3;888,59865
  __IO uint32_t PMEM3;889,59976
  __IO uint32_t PATT3;890,60087
  uint32_t      RESERVED0;891,60198
  __IO uint32_t ECCR3;892,60309
} FSMC_Bank3_TypeDef;893,60420
  __IO uint32_t PCR4;901,60532
  __IO uint32_t SR4;902,60641
  __IO uint32_t PMEM4;903,60750
  __IO uint32_t PATT4;904,60859
  __IO uint32_t PIO4;905,60968
} FSMC_Bank4_TypeDef;906,61077
  __IO uint32_t BTCR[BTCR916,61264
} FMC_Bank1_TypeDef;917,61410
  __IO uint32_t BWTR[BWTR925,61516
} FMC_Bank1E_TypeDef;926,61615
  __IO uint32_t PCR2;934,61720
  __IO uint32_t SR2;935,61831
  __IO uint32_t PMEM2;936,61942
  __IO uint32_t PATT2;937,62053
  uint32_t      RESERVED0;938,62164
  __IO uint32_t ECCR2;939,62275
} FMC_Bank2_TypeDef;940,62386
  __IO uint32_t PCR3;948,62490
  __IO uint32_t SR3;949,62601
  __IO uint32_t PMEM3;950,62712
  __IO uint32_t PATT3;951,62823
  uint32_t      RESERVED0;952,62934
  __IO uint32_t ECCR3;953,63045
} FMC_Bank3_TypeDef;954,63156
  __IO uint32_t PCR4;962,63260
  __IO uint32_t SR4;963,63369
  __IO uint32_t PMEM4;964,63478
  __IO uint32_t PATT4;965,63587
  __IO uint32_t PIO4;966,63696
} FMC_Bank4_TypeDef;967,63805
  __IO uint32_t SDCR[SDCR975,63912
  __IO uint32_t SDTR[SDTR976,64013
  __IO uint32_t SDCMR;977,64114
  __IO uint32_t SDRTR;978,64207
  __IO uint32_t SDSR;979,64300
} FMC_Bank5_6_TypeDef;980,64393
  __IO uint32_t MODER;989,64535
  __IO uint32_t OTYPER;990,64635
  __IO uint32_t OSPEEDR;991,64735
  __IO uint32_t PUPDR;992,64835
  __IO uint32_t IDR;993,64935
  __IO uint32_t ODR;994,65035
  __IO uint16_t BSRRL;995,65135
  __IO uint16_t BSRRH;996,65235
  __IO uint32_t LCKR;997,65335
  __IO uint32_t AFR[AFR998,65435
} GPIO_TypeDef;999,65535
  __IO uint32_t MEMRMP;1007,65633
  __IO uint32_t PMC;1008,65749
  __IO uint32_t EXTICR[EXTICR1009,65865
  uint32_t      RESERVED[RESERVED1010,65981
  __IO uint32_t CMPCR;1011,66098
} SYSCFG_TypeDef;1012,66214
  __IO uint16_t CR1;1020,66315
  uint16_t      RESERVED0;1021,66401
  __IO uint16_t CR2;1022,66487
  uint16_t      RESERVED1;1023,66573
  __IO uint16_t OAR1;1024,66659
  uint16_t      RESERVED2;1025,66745
  __IO uint16_t OAR2;1026,66831
  uint16_t      RESERVED3;1027,66917
  __IO uint16_t DR;1028,67003
  uint16_t      RESERVED4;1029,67089
  __IO uint16_t SR1;1030,67175
  uint16_t      RESERVED5;1031,67261
  __IO uint16_t SR2;1032,67347
  uint16_t      RESERVED6;1033,67433
  __IO uint16_t CCR;1034,67519
  uint16_t      RESERVED7;1035,67605
  __IO uint16_t TRISE;1036,67691
  uint16_t      RESERVED8;1037,67777
  __IO uint16_t FLTR;1038,67863
  uint16_t      RESERVED9;1039,67949
} I2C_TypeDef;1040,68035
  __IO uint32_t KR;1048,68119
  __IO uint32_t PR;1049,68196
  __IO uint32_t RLR;1050,68273
  __IO uint32_t SR;1051,68350
} IWDG_TypeDef;1052,68427
  uint32_t      RESERVED0[RESERVED01060,68520
  __IO uint32_t SSCR;1061,68580
  __IO uint32_t BPCR;1062,68694
  __IO uint32_t AWCR;1063,68808
  __IO uint32_t TWCR;1064,68922
  __IO uint32_t GCR;1065,69036
  uint32_t      RESERVED1[RESERVED11066,69150
  __IO uint32_t SRCR;1067,69210
  uint32_t      RESERVED2[RESERVED21068,69324
  __IO uint32_t BCCR;1069,69379
  uint32_t      RESERVED3[RESERVED31070,69493
  __IO uint32_t IER;1071,69548
  __IO uint32_t ISR;1072,69662
  __IO uint32_t ICR;1073,69776
  __IO uint32_t LIPCR;1074,69890
  __IO uint32_t CPSR;1075,70004
  __IO uint32_t CDSR;1076,70118
} LTDC_TypeDef;1077,70238
  __IO uint32_t CR;1085,70343
  __IO uint32_t WHPCR;1086,70466
  __IO uint32_t WVPCR;1087,70589
  __IO uint32_t CKCR;1088,70712
  __IO uint32_t PFCR;1089,70835
  __IO uint32_t CACR;1090,70958
  __IO uint32_t DCCR;1091,71081
  __IO uint32_t BFCR;1092,71204
  uint32_t      RESERVED0[RESERVED01093,71327
  __IO uint32_t CFBAR;1094,71376
  __IO uint32_t CFBLR;1095,71499
  __IO uint32_t CFBLNR;1096,71622
  uint32_t      RESERVED1[RESERVED11097,71745
  __IO uint32_t CLUTWR;1098,71794
} LTDC_Layer_TypeDef;1100,71921
  __IO uint32_t CR;1108,72005
  __IO uint32_t CSR;1109,72092
} PWR_TypeDef;1110,72179
  __IO uint32_t CR;1118,72266
  __IO uint32_t PLLCFGR;1119,72388
  __IO uint32_t CFGR;1120,72510
  __IO uint32_t CIR;1121,72632
  __IO uint32_t AHB1RSTR;1122,72754
  __IO uint32_t AHB2RSTR;1123,72876
  __IO uint32_t AHB3RSTR;1124,72998
  uint32_t      RESERVED0;1125,73120
  __IO uint32_t APB1RSTR;1126,73242
  __IO uint32_t APB2RSTR;1127,73364
  uint32_t      RESERVED1[RESERVED11128,73486
  __IO uint32_t AHB1ENR;1129,73608
  __IO uint32_t AHB2ENR;1130,73730
  __IO uint32_t AHB3ENR;1131,73852
  uint32_t      RESERVED2;1132,73974
  __IO uint32_t APB1ENR;1133,74096
  __IO uint32_t APB2ENR;1134,74218
  uint32_t      RESERVED3[RESERVED31135,74340
  __IO uint32_t AHB1LPENR;1136,74462
  __IO uint32_t AHB2LPENR;1137,74584
  __IO uint32_t AHB3LPENR;1138,74706
  uint32_t      RESERVED4;1139,74828
  __IO uint32_t APB1LPENR;1140,74950
  __IO uint32_t APB2LPENR;1141,75072
  uint32_t      RESERVED5[RESERVED51142,75194
  __IO uint32_t BDCR;1143,75316
  __IO uint32_t CSR;1144,75438
  uint32_t      RESERVED6[RESERVED61145,75560
  __IO uint32_t SSCGR;1146,75682
  __IO uint32_t PLLI2SCFGR;1147,75804
  __IO uint32_t PLLSAICFGR;1148,75926
  __IO uint32_t DCKCFGR;1149,76048
} RCC_TypeDef;1151,76172
  __IO uint32_t TR;1159,76251
  __IO uint32_t DR;1160,76364
  __IO uint32_t CR;1161,76477
  __IO uint32_t ISR;1162,76590
  __IO uint32_t PRER;1163,76703
  __IO uint32_t WUTR;1164,76816
  __IO uint32_t CALIBR;1165,76929
  __IO uint32_t ALRMAR;1166,77042
  __IO uint32_t ALRMBR;1167,77155
  __IO uint32_t WPR;1168,77268
  __IO uint32_t SSR;1169,77381
  __IO uint32_t SHIFTR;1170,77494
  __IO uint32_t TSTR;1171,77607
  __IO uint32_t TSDR;1172,77720
  __IO uint32_t TSSSR;1173,77833
  __IO uint32_t CALR;1174,77946
  __IO uint32_t TAFCR;1175,78059
  __IO uint32_t ALRMASSR;1176,78172
  __IO uint32_t ALRMBSSR;1177,78285
  uint32_t RESERVED7;1178,78398
  __IO uint32_t BKP0R;1179,78511
  __IO uint32_t BKP1R;1180,78624
  __IO uint32_t BKP2R;1181,78737
  __IO uint32_t BKP3R;1182,78850
  __IO uint32_t BKP4R;1183,78963
  __IO uint32_t BKP5R;1184,79076
  __IO uint32_t BKP6R;1185,79189
  __IO uint32_t BKP7R;1186,79302
  __IO uint32_t BKP8R;1187,79415
  __IO uint32_t BKP9R;1188,79528
  __IO uint32_t BKP10R;1189,79641
  __IO uint32_t BKP11R;1190,79754
  __IO uint32_t BKP12R;1191,79867
  __IO uint32_t BKP13R;1192,79980
  __IO uint32_t BKP14R;1193,80093
  __IO uint32_t BKP15R;1194,80206
  __IO uint32_t BKP16R;1195,80319
  __IO uint32_t BKP17R;1196,80432
  __IO uint32_t BKP18R;1197,80545
  __IO uint32_t BKP19R;1198,80658
} RTC_TypeDef;1199,80771
  __IO uint32_t GCR;1208,80861
} SAI_TypeDef;1209,80959
  __IO uint32_t CR1;1213,80996
  __IO uint32_t CR2;1214,81094
  __IO uint32_t FRCR;1215,81192
  __IO uint32_t SLOTR;1216,81290
  __IO uint32_t IMR;1217,81388
  __IO uint32_t SR;1218,81486
  __IO uint32_t CLRFR;1219,81584
  __IO uint32_t DR;1220,81682
} SAI_Block_TypeDef;1221,81780
  __IO uint32_t POWER;1229,81867
  __IO uint32_t CLKCR;1230,81961
  __IO uint32_t ARG;1231,82055
  __IO uint32_t CMD;1232,82149
  __I uint32_t  RESPCMD;1233,82243
  __I uint32_t  RESP1;1234,82337
  __I uint32_t  RESP2;1235,82431
  __I uint32_t  RESP3;1236,82525
  __I uint32_t  RESP4;1237,82619
  __IO uint32_t DTIMER;1238,82713
  __IO uint32_t DLEN;1239,82807
  __IO uint32_t DCTRL;1240,82901
  __I uint32_t  DCOUNT;1241,82995
  __I uint32_t  STA;1242,83089
  __IO uint32_t ICR;1243,83183
  __IO uint32_t MASK;1244,83277
  uint32_t      RESERVED0[RESERVED01245,83371
  __I uint32_t  FIFOCNT;1246,83465
  uint32_t      RESERVED1[RESERVED11247,83559
  __IO uint32_t FIFO;1248,83653
} SDIO_TypeDef;1249,83747
  __IO uint16_t CR1;1257,83839
  uint16_t      RESERVED0;1258,83949
  __IO uint16_t CR2;1259,84059
  uint16_t      RESERVED1;1260,84169
  __IO uint16_t SR;1261,84279
  uint16_t      RESERVED2;1262,84389
  __IO uint16_t DR;1263,84499
  uint16_t      RESERVED3;1264,84609
  __IO uint16_t CRCPR;1265,84719
  uint16_t      RESERVED4;1266,84829
  __IO uint16_t RXCRCR;1267,84939
  uint16_t      RESERVED5;1268,85049
  __IO uint16_t TXCRCR;1269,85159
  uint16_t      RESERVED6;1270,85269
  __IO uint16_t I2SCFGR;1271,85379
  uint16_t      RESERVED7;1272,85489
  __IO uint16_t I2SPR;1273,85599
  uint16_t      RESERVED8;1274,85709
} SPI_TypeDef;1275,85819
  __IO uint16_t CR1;1283,85886
  uint16_t      RESERVED0;1284,85982
  __IO uint16_t CR2;1285,86078
  uint16_t      RESERVED1;1286,86174
  __IO uint16_t SMCR;1287,86270
  uint16_t      RESERVED2;1288,86366
  __IO uint16_t DIER;1289,86462
  uint16_t      RESERVED3;1290,86558
  __IO uint16_t SR;1291,86654
  uint16_t      RESERVED4;1292,86750
  __IO uint16_t EGR;1293,86846
  uint16_t      RESERVED5;1294,86942
  __IO uint16_t CCMR1;1295,87038
  uint16_t      RESERVED6;1296,87134
  __IO uint16_t CCMR2;1297,87230
  uint16_t      RESERVED7;1298,87326
  __IO uint16_t CCER;1299,87422
  uint16_t      RESERVED8;1300,87518
  __IO uint32_t CNT;1301,87614
  __IO uint16_t PSC;1302,87710
  uint16_t      RESERVED9;1303,87806
  __IO uint32_t ARR;1304,87902
  __IO uint16_t RCR;1305,87998
  uint16_t      RESERVED10;1306,88094
  __IO uint32_t CCR1;1307,88190
  __IO uint32_t CCR2;1308,88286
  __IO uint32_t CCR3;1309,88382
  __IO uint32_t CCR4;1310,88478
  __IO uint16_t BDTR;1311,88574
  uint16_t      RESERVED11;1312,88670
  __IO uint16_t DCR;1313,88766
  uint16_t      RESERVED12;1314,88862
  __IO uint16_t DMAR;1315,88958
  uint16_t      RESERVED13;1316,89054
  __IO uint16_t OR;1317,89150
  uint16_t      RESERVED14;1318,89246
} TIM_TypeDef;1319,89342
  __IO uint16_t SR;1327,89462
  uint16_t      RESERVED0;1328,89561
  __IO uint16_t DR;1329,89660
  uint16_t      RESERVED1;1330,89759
  __IO uint16_t BRR;1331,89858
  uint16_t      RESERVED2;1332,89957
  __IO uint16_t CR1;1333,90056
  uint16_t      RESERVED3;1334,90155
  __IO uint16_t CR2;1335,90254
  uint16_t      RESERVED4;1336,90353
  __IO uint16_t CR3;1337,90452
  uint16_t      RESERVED5;1338,90551
  __IO uint16_t GTPR;1339,90650
  uint16_t      RESERVED6;1340,90749
} USART_TypeDef;1341,90848
  __IO uint32_t CR;1349,90929
  __IO uint32_t CFR;1350,91010
  __IO uint32_t SR;1351,91091
} WWDG_TypeDef;1352,91172
  __IO uint32_t CR;1360,91253
  __IO uint32_t SR;1361,91369
  __IO uint32_t DR;1362,91485
  __IO uint32_t DOUT;1363,91601
  __IO uint32_t DMACR;1364,91717
  __IO uint32_t IMSCR;1365,91833
  __IO uint32_t RISR;1366,91949
  __IO uint32_t MISR;1367,92065
  __IO uint32_t K0LR;1368,92181
  __IO uint32_t K0RR;1369,92297
  __IO uint32_t K1LR;1370,92413
  __IO uint32_t K1RR;1371,92529
  __IO uint32_t K2LR;1372,92645
  __IO uint32_t K2RR;1373,92761
  __IO uint32_t K3LR;1374,92877
  __IO uint32_t K3RR;1375,92993
  __IO uint32_t IV0LR;1376,93109
  __IO uint32_t IV0RR;1377,93225
  __IO uint32_t IV1LR;1378,93341
  __IO uint32_t IV1RR;1379,93457
  __IO uint32_t CSGCMCCM0R;1380,93573
  __IO uint32_t CSGCMCCM1R;1381,93689
  __IO uint32_t CSGCMCCM2R;1382,93805
  __IO uint32_t CSGCMCCM3R;1383,93921
  __IO uint32_t CSGCMCCM4R;1384,94037
  __IO uint32_t CSGCMCCM5R;1385,94153
  __IO uint32_t CSGCMCCM6R;1386,94269
  __IO uint32_t CSGCMCCM7R;1387,94385
  __IO uint32_t CSGCM0R;1388,94501
  __IO uint32_t CSGCM1R;1389,94617
  __IO uint32_t CSGCM2R;1390,94733
  __IO uint32_t CSGCM3R;1391,94849
  __IO uint32_t CSGCM4R;1392,94965
  __IO uint32_t CSGCM5R;1393,95081
  __IO uint32_t CSGCM6R;1394,95197
  __IO uint32_t CSGCM7R;1395,95313
} CRYP_TypeDef;1396,95429
  __IO uint32_t CR;1404,95501
  __IO uint32_t DIN;1405,95604
  __IO uint32_t STR;1406,95707
  __IO uint32_t HR[HR1407,95810
  __IO uint32_t IMR;1408,95913
  __IO uint32_t SR;1409,96016
       uint32_t RESERVED[RESERVED1410,96119
  __IO uint32_t CSR[CSR1411,96222
} HASH_TypeDef;1412,96325
  __IO uint32_t HR[HR1420,96404
} HASH_DIGEST_TypeDef;1421,96501
  __IO uint32_t CR;1429,96579
  __IO uint32_t SR;1430,96652
  __IO uint32_t DR;1431,96725
} RNG_TypeDef;1432,96798
#define FLASH_BASE 1441,96892
#define CCMDATARAM_BASE 1442,97029
#define SRAM1_BASE 1443,97166
#define SRAM2_BASE 1444,97303
#define SRAM3_BASE 1445,97440
#define PERIPH_BASE 1446,97577
#define BKPSRAM_BASE 1447,97714
#define FSMC_R_BASE 1450,97883
#define FMC_R_BASE 1454,98111
#define CCMDATARAM_BB_BASE 1457,98300
#define SRAM1_BB_BASE 1458,98440
#define SRAM2_BB_BASE 1459,98580
#define SRAM3_BB_BASE 1460,98720
#define PERIPH_BB_BASE 1461,98860
#define BKPSRAM_BB_BASE 1462,99000
#define SRAM_BASE 1465,99164
#define SRAM_BB_BASE 1466,99206
#define APB1PERIPH_BASE 1470,99286
#define APB2PERIPH_BASE 1471,99329
#define AHB1PERIPH_BASE 1472,99387
#define AHB2PERIPH_BASE 1473,99445
#define TIM2_BASE 1476,99531
#define TIM3_BASE 1477,99589
#define TIM4_BASE 1478,99647
#define TIM5_BASE 1479,99705
#define TIM6_BASE 1480,99763
#define TIM7_BASE 1481,99821
#define TIM12_BASE 1482,99879
#define TIM13_BASE 1483,99937
#define TIM14_BASE 1484,99995
#define RTC_BASE 1485,100053
#define WWDG_BASE 1486,100111
#define IWDG_BASE 1487,100169
#define I2S2ext_BASE 1488,100227
#define SPI2_BASE 1489,100285
#define SPI3_BASE 1490,100343
#define I2S3ext_BASE 1491,100401
#define USART2_BASE 1492,100459
#define USART3_BASE 1493,100517
#define UART4_BASE 1494,100575
#define UART5_BASE 1495,100633
#define I2C1_BASE 1496,100691
#define I2C2_BASE 1497,100749
#define I2C3_BASE 1498,100807
#define CAN1_BASE 1499,100865
#define CAN2_BASE 1500,100923
#define PWR_BASE 1501,100981
#define DAC_BASE 1502,101039
#define UART7_BASE 1503,101097
#define UART8_BASE 1504,101155
#define TIM1_BASE 1507,101241
#define TIM8_BASE 1508,101299
#define USART1_BASE 1509,101357
#define USART6_BASE 1510,101415
#define ADC1_BASE 1511,101473
#define ADC2_BASE 1512,101531
#define ADC3_BASE 1513,101589
#define ADC_BASE 1514,101647
#define SDIO_BASE 1515,101705
#define SPI1_BASE 1516,101763
#define SPI4_BASE 1517,101821
#define SYSCFG_BASE 1518,101879
#define EXTI_BASE 1519,101937
#define TIM9_BASE 1520,101995
#define TIM10_BASE 1521,102053
#define TIM11_BASE 1522,102111
#define SPI5_BASE 1523,102169
#define SPI6_BASE 1524,102227
#define SAI1_BASE 1525,102285
#define SAI1_Block_A_BASE 1526,102343
#define SAI1_Block_B_BASE 1527,102394
#define LTDC_BASE 1528,102445
#define LTDC_Layer1_BASE 1529,102503
#define LTDC_Layer2_BASE 1530,102553
#define GPIOA_BASE 1533,102633
#define GPIOB_BASE 1534,102691
#define GPIOC_BASE 1535,102749
#define GPIOD_BASE 1536,102807
#define GPIOE_BASE 1537,102865
#define GPIOF_BASE 1538,102923
#define GPIOG_BASE 1539,102981
#define GPIOH_BASE 1540,103039
#define GPIOI_BASE 1541,103097
#define GPIOJ_BASE 1542,103155
#define GPIOK_BASE 1543,103213
#define CRC_BASE 1544,103271
#define RCC_BASE 1545,103329
#define FLASH_R_BASE 1546,103387
#define DMA1_BASE 1547,103445
#define DMA1_Stream0_BASE 1548,103503
#define DMA1_Stream1_BASE 1549,103554
#define DMA1_Stream2_BASE 1550,103605
#define DMA1_Stream3_BASE 1551,103656
#define DMA1_Stream4_BASE 1552,103707
#define DMA1_Stream5_BASE 1553,103758
#define DMA1_Stream6_BASE 1554,103809
#define DMA1_Stream7_BASE 1555,103860
#define DMA2_BASE 1556,103911
#define DMA2_Stream0_BASE 1557,103969
#define DMA2_Stream1_BASE 1558,104020
#define DMA2_Stream2_BASE 1559,104071
#define DMA2_Stream3_BASE 1560,104122
#define DMA2_Stream4_BASE 1561,104173
#define DMA2_Stream5_BASE 1562,104224
#define DMA2_Stream6_BASE 1563,104275
#define DMA2_Stream7_BASE 1564,104326
#define ETH_BASE 1565,104377
#define ETH_MAC_BASE 1566,104435
#define ETH_MMC_BASE 1567,104477
#define ETH_PTP_BASE 1568,104528
#define ETH_DMA_BASE 1569,104579
#define DMA2D_BASE 1570,104630
#define DCMI_BASE 1573,104716
#define CRYP_BASE 1574,104775
#define HASH_BASE 1575,104834
#define HASH_DIGEST_BASE 1576,104893
#define RNG_BASE 1577,104952
#define FSMC_Bank1_R_BASE 1581,105086
#define FSMC_Bank1E_R_BASE 1582,105140
#define FSMC_Bank2_R_BASE 1583,105194
#define FSMC_Bank3_R_BASE 1584,105248
#define FSMC_Bank4_R_BASE 1585,105302
#define FMC_Bank1_R_BASE 1590,105489
#define FMC_Bank1E_R_BASE 1591,105542
#define FMC_Bank2_R_BASE 1592,105595
#define FMC_Bank3_R_BASE 1593,105648
#define FMC_Bank4_R_BASE 1594,105701
#define FMC_Bank5_6_R_BASE 1595,105754
#define DBGMCU_BASE 1599,105899
#define TIM2 1608,106035
#define TIM3 1609,106092
#define TIM4 1610,106149
#define TIM5 1611,106206
#define TIM6 1612,106263
#define TIM7 1613,106320
#define TIM12 1614,106377
#define TIM13 1615,106435
#define TIM14 1616,106493
#define RTC 1617,106551
#define WWDG 1618,106607
#define IWDG 1619,106665
#define I2S2ext 1620,106723
#define SPI2 1621,106783
#define SPI3 1622,106840
#define I2S3ext 1623,106897
#define USART2 1624,106957
#define USART3 1625,107018
#define UART4 1626,107079
#define UART5 1627,107139
#define I2C1 1628,107199
#define I2C2 1629,107256
#define I2C3 1630,107313
#define CAN1 1631,107370
#define CAN2 1632,107427
#define PWR 1633,107484
#define DAC 1634,107540
#define UART7 1635,107596
#define UART8 1636,107656
#define TIM1 1637,107716
#define TIM8 1638,107773
#define USART1 1639,107830
#define USART6 1640,107891
#define ADC 1641,107952
#define ADC1 1642,108015
#define ADC2 1643,108072
#define ADC3 1644,108129
#define SDIO 1645,108186
#define SPI1 1646,108244
#define SPI4 1647,108302
#define SYSCFG 1648,108359
#define EXTI 1649,108421
#define TIM9 1650,108479
#define TIM10 1651,108536
#define TIM11 1652,108594
#define SPI5 1653,108652
#define SPI6 1654,108709
#define SAI1 1655,108766
#define SAI1_Block_A 1656,108823
#define SAI1_Block_B 1657,108893
#define LTDC 1658,108963
#define LTDC_Layer1 1659,109020
#define LTDC_Layer2 1660,109090
#define GPIOA 1661,109160
#define GPIOB 1662,109219
#define GPIOC 1663,109278
#define GPIOD 1664,109337
#define GPIOE 1665,109396
#define GPIOF 1666,109455
#define GPIOG 1667,109514
#define GPIOH 1668,109573
#define GPIOI 1669,109632
#define GPIOJ 1670,109691
#define GPIOK 1671,109750
#define CRC 1672,109809
#define RCC 1673,109865
#define FLASH 1674,109921
#define DMA1 1675,109983
#define DMA1_Stream0 1676,110040
#define DMA1_Stream1 1677,110112
#define DMA1_Stream2 1678,110184
#define DMA1_Stream3 1679,110256
#define DMA1_Stream4 1680,110328
#define DMA1_Stream5 1681,110400
#define DMA1_Stream6 1682,110472
#define DMA1_Stream7 1683,110544
#define DMA2 1684,110616
#define DMA2_Stream0 1685,110673
#define DMA2_Stream1 1686,110745
#define DMA2_Stream2 1687,110817
#define DMA2_Stream3 1688,110889
#define DMA2_Stream4 1689,110961
#define DMA2_Stream5 1690,111033
#define DMA2_Stream6 1691,111105
#define DMA2_Stream7 1692,111177
#define ETH 1693,111249
#define DMA2D 1694,111307
#define DCMI 1695,111366
#define CRYP 1696,111424
#define HASH 1697,111482
#define HASH_DIGEST 1698,111540
#define RNG 1699,111612
#define FSMC_Bank1 1702,111700
#define FSMC_Bank1E 1703,111772
#define FSMC_Bank2 1704,111846
#define FSMC_Bank3 1705,111918
#define FSMC_Bank4 1706,111990
#define FMC_Bank1 1710,112153
#define FMC_Bank1E 1711,112223
#define FMC_Bank2 1712,112295
#define FMC_Bank3 1713,112365
#define FMC_Bank4 1714,112435
#define FMC_Bank5_6 1715,112505
#define DBGMCU 1718,112631
#define  ADC_SR_AWD 1742,113586
#define  ADC_SR_EOC 1743,113704
#define  ADC_SR_JEOC 1744,113822
#define  ADC_SR_JSTRT 1745,113940
#define  ADC_SR_STRT 1746,114058
#define  ADC_SR_OVR 1747,114176
#define  ADC_CR1_AWDCH 1750,114378
#define  ADC_CR1_AWDCH_0 1751,114515
#define  ADC_CR1_AWDCH_1 1752,114604
#define  ADC_CR1_AWDCH_2 1753,114693
#define  ADC_CR1_AWDCH_3 1754,114782
#define  ADC_CR1_AWDCH_4 1755,114871
#define  ADC_CR1_EOCIE 1756,114960
#define  ADC_CR1_AWDIE 1757,115097
#define  ADC_CR1_JEOCIE 1758,115234
#define  ADC_CR1_SCAN 1759,115371
#define  ADC_CR1_AWDSGL 1760,115508
#define  ADC_CR1_JAUTO 1761,115645
#define  ADC_CR1_DISCEN 1762,115782
#define  ADC_CR1_JDISCEN 1763,115919
#define  ADC_CR1_DISCNUM 1764,116056
#define  ADC_CR1_DISCNUM_0 1765,116193
#define  ADC_CR1_DISCNUM_1 1766,116282
#define  ADC_CR1_DISCNUM_2 1767,116371
#define  ADC_CR1_JAWDEN 1768,116460
#define  ADC_CR1_AWDEN 1769,116597
#define  ADC_CR1_RES 1770,116734
#define  ADC_CR1_RES_0 1771,116871
#define  ADC_CR1_RES_1 1772,116960
#define  ADC_CR1_OVRIE 1773,117049
#define  ADC_CR2_ADON 1776,117273
#define  ADC_CR2_CONT 1777,117391
#define  ADC_CR2_DMA 1778,117509
#define  ADC_CR2_DDS 1779,117627
#define  ADC_CR2_EOCS 1780,117745
#define  ADC_CR2_ALIGN 1781,117863
#define  ADC_CR2_JEXTSEL 1782,117981
#define  ADC_CR2_JEXTSEL_0 1783,118125
#define  ADC_CR2_JEXTSEL_1 1784,118214
#define  ADC_CR2_JEXTSEL_2 1785,118303
#define  ADC_CR2_JEXTSEL_3 1786,118392
#define  ADC_CR2_JEXTEN 1787,118481
#define  ADC_CR2_JEXTEN_0 1788,118639
#define  ADC_CR2_JEXTEN_1 1789,118728
#define  ADC_CR2_JSWSTART 1790,118817
#define  ADC_CR2_EXTSEL 1791,118938
#define  ADC_CR2_EXTSEL_0 1792,119080
#define  ADC_CR2_EXTSEL_1 1793,119169
#define  ADC_CR2_EXTSEL_2 1794,119258
#define  ADC_CR2_EXTSEL_3 1795,119347
#define  ADC_CR2_EXTEN 1796,119436
#define  ADC_CR2_EXTEN_0 1797,119592
#define  ADC_CR2_EXTEN_1 1798,119681
#define  ADC_CR2_SWSTART 1799,119770
#define  ADC_SMPR1_SMP10 1802,119974
#define  ADC_SMPR1_SMP10_0 1803,120108
#define  ADC_SMPR1_SMP10_1 1804,120197
#define  ADC_SMPR1_SMP10_2 1805,120286
#define  ADC_SMPR1_SMP11 1806,120375
#define  ADC_SMPR1_SMP11_0 1807,120509
#define  ADC_SMPR1_SMP11_1 1808,120598
#define  ADC_SMPR1_SMP11_2 1809,120687
#define  ADC_SMPR1_SMP12 1810,120776
#define  ADC_SMPR1_SMP12_0 1811,120910
#define  ADC_SMPR1_SMP12_1 1812,120999
#define  ADC_SMPR1_SMP12_2 1813,121088
#define  ADC_SMPR1_SMP13 1814,121177
#define  ADC_SMPR1_SMP13_0 1815,121311
#define  ADC_SMPR1_SMP13_1 1816,121400
#define  ADC_SMPR1_SMP13_2 1817,121489
#define  ADC_SMPR1_SMP14 1818,121578
#define  ADC_SMPR1_SMP14_0 1819,121712
#define  ADC_SMPR1_SMP14_1 1820,121801
#define  ADC_SMPR1_SMP14_2 1821,121890
#define  ADC_SMPR1_SMP15 1822,121979
#define  ADC_SMPR1_SMP15_0 1823,122113
#define  ADC_SMPR1_SMP15_1 1824,122202
#define  ADC_SMPR1_SMP15_2 1825,122291
#define  ADC_SMPR1_SMP16 1826,122380
#define  ADC_SMPR1_SMP16_0 1827,122514
#define  ADC_SMPR1_SMP16_1 1828,122603
#define  ADC_SMPR1_SMP16_2 1829,122692
#define  ADC_SMPR1_SMP17 1830,122781
#define  ADC_SMPR1_SMP17_0 1831,122915
#define  ADC_SMPR1_SMP17_1 1832,123004
#define  ADC_SMPR1_SMP17_2 1833,123093
#define  ADC_SMPR1_SMP18 1834,123182
#define  ADC_SMPR1_SMP18_0 1835,123316
#define  ADC_SMPR1_SMP18_1 1836,123405
#define  ADC_SMPR1_SMP18_2 1837,123494
#define  ADC_SMPR2_SMP0 1840,123667
#define  ADC_SMPR2_SMP0_0 1841,123799
#define  ADC_SMPR2_SMP0_1 1842,123888
#define  ADC_SMPR2_SMP0_2 1843,123977
#define  ADC_SMPR2_SMP1 1844,124066
#define  ADC_SMPR2_SMP1_0 1845,124198
#define  ADC_SMPR2_SMP1_1 1846,124287
#define  ADC_SMPR2_SMP1_2 1847,124376
#define  ADC_SMPR2_SMP2 1848,124465
#define  ADC_SMPR2_SMP2_0 1849,124597
#define  ADC_SMPR2_SMP2_1 1850,124686
#define  ADC_SMPR2_SMP2_2 1851,124775
#define  ADC_SMPR2_SMP3 1852,124864
#define  ADC_SMPR2_SMP3_0 1853,124996
#define  ADC_SMPR2_SMP3_1 1854,125085
#define  ADC_SMPR2_SMP3_2 1855,125174
#define  ADC_SMPR2_SMP4 1856,125263
#define  ADC_SMPR2_SMP4_0 1857,125395
#define  ADC_SMPR2_SMP4_1 1858,125484
#define  ADC_SMPR2_SMP4_2 1859,125573
#define  ADC_SMPR2_SMP5 1860,125662
#define  ADC_SMPR2_SMP5_0 1861,125794
#define  ADC_SMPR2_SMP5_1 1862,125883
#define  ADC_SMPR2_SMP5_2 1863,125972
#define  ADC_SMPR2_SMP6 1864,126061
#define  ADC_SMPR2_SMP6_0 1865,126193
#define  ADC_SMPR2_SMP6_1 1866,126282
#define  ADC_SMPR2_SMP6_2 1867,126371
#define  ADC_SMPR2_SMP7 1868,126460
#define  ADC_SMPR2_SMP7_0 1869,126592
#define  ADC_SMPR2_SMP7_1 1870,126681
#define  ADC_SMPR2_SMP7_2 1871,126770
#define  ADC_SMPR2_SMP8 1872,126859
#define  ADC_SMPR2_SMP8_0 1873,126991
#define  ADC_SMPR2_SMP8_1 1874,127080
#define  ADC_SMPR2_SMP8_2 1875,127169
#define  ADC_SMPR2_SMP9 1876,127258
#define  ADC_SMPR2_SMP9_0 1877,127390
#define  ADC_SMPR2_SMP9_1 1878,127479
#define  ADC_SMPR2_SMP9_2 1879,127568
#define  ADC_JOFR1_JOFFSET1 1882,127741
#define  ADC_JOFR2_JOFFSET2 1885,127943
#define  ADC_JOFR3_JOFFSET3 1888,128145
#define  ADC_JOFR4_JOFFSET4 1891,128347
#define  ADC_HTR_HT 1894,128549
#define  ADC_LTR_LT 1897,128747
#define  ADC_SQR1_SQ13 1900,128944
#define  ADC_SQR1_SQ13_0 1901,129080
#define  ADC_SQR1_SQ13_1 1902,129169
#define  ADC_SQR1_SQ13_2 1903,129258
#define  ADC_SQR1_SQ13_3 1904,129347
#define  ADC_SQR1_SQ13_4 1905,129436
#define  ADC_SQR1_SQ14 1906,129525
#define  ADC_SQR1_SQ14_0 1907,129661
#define  ADC_SQR1_SQ14_1 1908,129750
#define  ADC_SQR1_SQ14_2 1909,129839
#define  ADC_SQR1_SQ14_3 1910,129928
#define  ADC_SQR1_SQ14_4 1911,130017
#define  ADC_SQR1_SQ15 1912,130106
#define  ADC_SQR1_SQ15_0 1913,130242
#define  ADC_SQR1_SQ15_1 1914,130331
#define  ADC_SQR1_SQ15_2 1915,130420
#define  ADC_SQR1_SQ15_3 1916,130509
#define  ADC_SQR1_SQ15_4 1917,130598
#define  ADC_SQR1_SQ16 1918,130687
#define  ADC_SQR1_SQ16_0 1919,130823
#define  ADC_SQR1_SQ16_1 1920,130912
#define  ADC_SQR1_SQ16_2 1921,131001
#define  ADC_SQR1_SQ16_3 1922,131090
#define  ADC_SQR1_SQ16_4 1923,131179
#define  ADC_SQR1_L 1924,131268
#define  ADC_SQR1_L_0 1925,131397
#define  ADC_SQR1_L_1 1926,131486
#define  ADC_SQR1_L_2 1927,131575
#define  ADC_SQR1_L_3 1928,131664
#define  ADC_SQR2_SQ7 1931,131837
#define  ADC_SQR2_SQ7_0 1932,131971
#define  ADC_SQR2_SQ7_1 1933,132060
#define  ADC_SQR2_SQ7_2 1934,132149
#define  ADC_SQR2_SQ7_3 1935,132238
#define  ADC_SQR2_SQ7_4 1936,132327
#define  ADC_SQR2_SQ8 1937,132416
#define  ADC_SQR2_SQ8_0 1938,132550
#define  ADC_SQR2_SQ8_1 1939,132639
#define  ADC_SQR2_SQ8_2 1940,132728
#define  ADC_SQR2_SQ8_3 1941,132817
#define  ADC_SQR2_SQ8_4 1942,132906
#define  ADC_SQR2_SQ9 1943,132995
#define  ADC_SQR2_SQ9_0 1944,133129
#define  ADC_SQR2_SQ9_1 1945,133218
#define  ADC_SQR2_SQ9_2 1946,133307
#define  ADC_SQR2_SQ9_3 1947,133396
#define  ADC_SQR2_SQ9_4 1948,133485
#define  ADC_SQR2_SQ10 1949,133574
#define  ADC_SQR2_SQ10_0 1950,133710
#define  ADC_SQR2_SQ10_1 1951,133799
#define  ADC_SQR2_SQ10_2 1952,133888
#define  ADC_SQR2_SQ10_3 1953,133977
#define  ADC_SQR2_SQ10_4 1954,134066
#define  ADC_SQR2_SQ11 1955,134155
#define  ADC_SQR2_SQ11_0 1956,134291
#define  ADC_SQR2_SQ11_1 1957,134380
#define  ADC_SQR2_SQ11_2 1958,134469
#define  ADC_SQR2_SQ11_3 1959,134558
#define  ADC_SQR2_SQ11_4 1960,134647
#define  ADC_SQR2_SQ12 1961,134736
#define  ADC_SQR2_SQ12_0 1962,134872
#define  ADC_SQR2_SQ12_1 1963,134961
#define  ADC_SQR2_SQ12_2 1964,135050
#define  ADC_SQR2_SQ12_3 1965,135139
#define  ADC_SQR2_SQ12_4 1966,135228
#define  ADC_SQR3_SQ1 1969,135401
#define  ADC_SQR3_SQ1_0 1970,135535
#define  ADC_SQR3_SQ1_1 1971,135624
#define  ADC_SQR3_SQ1_2 1972,135713
#define  ADC_SQR3_SQ1_3 1973,135802
#define  ADC_SQR3_SQ1_4 1974,135891
#define  ADC_SQR3_SQ2 1975,135980
#define  ADC_SQR3_SQ2_0 1976,136114
#define  ADC_SQR3_SQ2_1 1977,136203
#define  ADC_SQR3_SQ2_2 1978,136292
#define  ADC_SQR3_SQ2_3 1979,136381
#define  ADC_SQR3_SQ2_4 1980,136470
#define  ADC_SQR3_SQ3 1981,136559
#define  ADC_SQR3_SQ3_0 1982,136693
#define  ADC_SQR3_SQ3_1 1983,136782
#define  ADC_SQR3_SQ3_2 1984,136871
#define  ADC_SQR3_SQ3_3 1985,136960
#define  ADC_SQR3_SQ3_4 1986,137049
#define  ADC_SQR3_SQ4 1987,137138
#define  ADC_SQR3_SQ4_0 1988,137272
#define  ADC_SQR3_SQ4_1 1989,137361
#define  ADC_SQR3_SQ4_2 1990,137450
#define  ADC_SQR3_SQ4_3 1991,137539
#define  ADC_SQR3_SQ4_4 1992,137628
#define  ADC_SQR3_SQ5 1993,137717
#define  ADC_SQR3_SQ5_0 1994,137851
#define  ADC_SQR3_SQ5_1 1995,137940
#define  ADC_SQR3_SQ5_2 1996,138029
#define  ADC_SQR3_SQ5_3 1997,138118
#define  ADC_SQR3_SQ5_4 1998,138207
#define  ADC_SQR3_SQ6 1999,138296
#define  ADC_SQR3_SQ6_0 2000,138430
#define  ADC_SQR3_SQ6_1 2001,138519
#define  ADC_SQR3_SQ6_2 2002,138608
#define  ADC_SQR3_SQ6_3 2003,138697
#define  ADC_SQR3_SQ6_4 2004,138786
#define  ADC_JSQR_JSQ1 2007,138959
#define  ADC_JSQR_JSQ1_0 2008,139097
#define  ADC_JSQR_JSQ1_1 2009,139186
#define  ADC_JSQR_JSQ1_2 2010,139275
#define  ADC_JSQR_JSQ1_3 2011,139364
#define  ADC_JSQR_JSQ1_4 2012,139453
#define  ADC_JSQR_JSQ2 2013,139542
#define  ADC_JSQR_JSQ2_0 2014,139678
#define  ADC_JSQR_JSQ2_1 2015,139767
#define  ADC_JSQR_JSQ2_2 2016,139856
#define  ADC_JSQR_JSQ2_3 2017,139945
#define  ADC_JSQR_JSQ2_4 2018,140034
#define  ADC_JSQR_JSQ3 2019,140123
#define  ADC_JSQR_JSQ3_0 2020,140259
#define  ADC_JSQR_JSQ3_1 2021,140348
#define  ADC_JSQR_JSQ3_2 2022,140437
#define  ADC_JSQR_JSQ3_3 2023,140526
#define  ADC_JSQR_JSQ3_4 2024,140615
#define  ADC_JSQR_JSQ4 2025,140704
#define  ADC_JSQR_JSQ4_0 2026,140840
#define  ADC_JSQR_JSQ4_1 2027,140929
#define  ADC_JSQR_JSQ4_2 2028,141018
#define  ADC_JSQR_JSQ4_3 2029,141107
#define  ADC_JSQR_JSQ4_4 2030,141196
#define  ADC_JSQR_JL 2031,141285
#define  ADC_JSQR_JL_0 2032,141408
#define  ADC_JSQR_JL_1 2033,141497
#define  ADC_JDR1_JDATA 2036,141670
#define  ADC_JDR2_JDATA 2039,141851
#define  ADC_JDR3_JDATA 2042,142032
#define  ADC_JDR4_JDATA 2045,142213
#define  ADC_DR_DATA 2048,142394
#define  ADC_DR_ADC2DATA 2049,142490
#define  ADC_CSR_AWD1 2052,142667
#define  ADC_CSR_EOC1 2053,142776
#define  ADC_CSR_JEOC1 2054,142882
#define  ADC_CSR_JSTRT1 2055,143005
#define  ADC_CSR_STRT1 2056,143121
#define  ADC_CSR_DOVR1 2057,143236
#define  ADC_CSR_AWD2 2058,143342
#define  ADC_CSR_EOC2 2059,143451
#define  ADC_CSR_JEOC2 2060,143557
#define  ADC_CSR_JSTRT2 2061,143680
#define  ADC_CSR_STRT2 2062,143796
#define  ADC_CSR_DOVR2 2063,143911
#define  ADC_CSR_AWD3 2064,144017
#define  ADC_CSR_EOC3 2065,144126
#define  ADC_CSR_JEOC3 2066,144232
#define  ADC_CSR_JSTRT3 2067,144355
#define  ADC_CSR_STRT3 2068,144471
#define  ADC_CSR_DOVR3 2069,144586
#define  ADC_CCR_MULTI 2072,144776
#define  ADC_CCR_MULTI_0 2073,144904
#define  ADC_CCR_MULTI_1 2074,144993
#define  ADC_CCR_MULTI_2 2075,145082
#define  ADC_CCR_MULTI_3 2076,145171
#define  ADC_CCR_MULTI_4 2077,145260
#define  ADC_CCR_DELAY 2078,145349
#define  ADC_CCR_DELAY_0 2079,145484
#define  ADC_CCR_DELAY_1 2080,145573
#define  ADC_CCR_DELAY_2 2081,145662
#define  ADC_CCR_DELAY_3 2082,145751
#define  ADC_CCR_DDS 2083,145840
#define  ADC_CCR_DMA 2084,145962
#define  ADC_CCR_DMA_0 2085,146103
#define  ADC_CCR_DMA_1 2086,146192
#define  ADC_CCR_ADCPRE 2087,146281
#define  ADC_CCR_ADCPRE_0 2088,146399
#define  ADC_CCR_ADCPRE_1 2089,146488
#define  ADC_CCR_VBATE 2090,146577
#define  ADC_CCR_TSVREFE 2091,146672
#define  ADC_CDR_DATA1 2094,146877
#define  ADC_CDR_DATA2 2095,147002
#define  CAN_MCR_INRQ 2104,147662
#define  CAN_MCR_SLEEP 2105,147768
#define  CAN_MCR_TXFP 2106,147870
#define  CAN_MCR_RFLM 2107,147976
#define  CAN_MCR_NART 2108,148084
#define  CAN_MCR_AWUM 2109,148195
#define  CAN_MCR_ABOM 2110,148300
#define  CAN_MCR_TTCM 2111,148412
#define  CAN_MCR_RESET 2112,148529
#define  CAN_MSR_INAK 2115,148724
#define  CAN_MSR_SLAK 2116,148834
#define  CAN_MSR_ERRI 2117,148935
#define  CAN_MSR_WKUI 2118,149034
#define  CAN_MSR_SLAKI 2119,149134
#define  CAN_MSR_TXM 2120,149245
#define  CAN_MSR_RXM 2121,149342
#define  CAN_MSR_SAMP 2122,149438
#define  CAN_MSR_RX 2123,149539
#define  CAN_TSR_RQCP0 2126,149720
#define  CAN_TSR_TXOK0 2127,149830
#define  CAN_TSR_ALST0 2128,149941
#define  CAN_TSR_TERR0 2129,150054
#define  CAN_TSR_ABRQ0 2130,150168
#define  CAN_TSR_RQCP1 2131,150278
#define  CAN_TSR_TXOK1 2132,150388
#define  CAN_TSR_ALST1 2133,150499
#define  CAN_TSR_TERR1 2134,150612
#define  CAN_TSR_ABRQ1 2135,150726
#define  CAN_TSR_RQCP2 2136,150837
#define  CAN_TSR_TXOK2 2137,150947
#define  CAN_TSR_ALST2 2138,151059
#define  CAN_TSR_TERR2 2139,151173
#define  CAN_TSR_ABRQ2 2140,151288
#define  CAN_TSR_CODE 2141,151399
#define  CAN_TSR_TME 2143,151497
#define  CAN_TSR_TME0 2144,151594
#define  CAN_TSR_TME1 2145,151702
#define  CAN_TSR_TME2 2146,151810
#define  CAN_TSR_LOW 2148,151920
#define  CAN_TSR_LOW0 2149,152017
#define  CAN_TSR_LOW1 2150,152135
#define  CAN_TSR_LOW2 2151,152253
#define  CAN_RF0R_FMP0 2154,152455
#define  CAN_RF0R_FULL0 2155,152561
#define  CAN_RF0R_FOVR0 2156,152656
#define  CAN_RF0R_RFOM0 2157,152754
#define  CAN_RF1R_FMP1 2160,152951
#define  CAN_RF1R_FULL1 2161,153057
#define  CAN_RF1R_FOVR1 2162,153152
#define  CAN_RF1R_RFOM1 2163,153250
#define  CAN_IER_TMEIE 2166,153447
#define  CAN_IER_FMPIE0 2167,153570
#define  CAN_IER_FFIE0 2168,153691
#define  CAN_IER_FOVIE0 2169,153801
#define  CAN_IER_FMPIE1 2170,153914
#define  CAN_IER_FFIE1 2171,154035
#define  CAN_IER_FOVIE1 2172,154145
#define  CAN_IER_EWGIE 2173,154258
#define  CAN_IER_EPVIE 2174,154372
#define  CAN_IER_BOFIE 2175,154486
#define  CAN_IER_LECIE 2176,154594
#define  CAN_IER_ERRIE 2177,154710
#define  CAN_IER_WKUIE 2178,154816
#define  CAN_IER_SLKIE 2179,154923
#define  CAN_ESR_EWGF 2182,155113
#define  CAN_ESR_EPVF 2183,155215
#define  CAN_ESR_BOFF 2184,155317
#define  CAN_ESR_LEC 2186,155415
#define  CAN_ESR_LEC_0 2187,155530
#define  CAN_ESR_LEC_1 2188,155619
#define  CAN_ESR_LEC_2 2189,155708
#define  CAN_ESR_TEC 2191,155799
#define  CAN_ESR_REC 2192,155941
#define  CAN_BTR_BRP 2195,156130
#define  CAN_BTR_TS1 2196,156233
#define  CAN_BTR_TS2 2197,156331
#define  CAN_BTR_SJW 2198,156429
#define  CAN_BTR_LBKM 2199,156541
#define  CAN_BTR_SILM 2200,156647
#define  CAN_TI0R_TXRQ 2204,156852
#define  CAN_TI0R_RTR 2205,156960
#define  CAN_TI0R_IDE 2206,157071
#define  CAN_TI0R_EXID 2207,157175
#define  CAN_TI0R_STID 2208,157278
#define  CAN_TDT0R_DLC 2211,157488
#define  CAN_TDT0R_TGT 2212,157588
#define  CAN_TDT0R_TIME 2213,157692
#define  CAN_TDL0R_DATA0 2216,157878
#define  CAN_TDL0R_DATA1 2217,157973
#define  CAN_TDL0R_DATA2 2218,158068
#define  CAN_TDL0R_DATA3 2219,158163
#define  CAN_TDH0R_DATA4 2222,158342
#define  CAN_TDH0R_DATA5 2223,158437
#define  CAN_TDH0R_DATA6 2224,158532
#define  CAN_TDH0R_DATA7 2225,158627
#define  CAN_TI1R_TXRQ 2228,158806
#define  CAN_TI1R_RTR 2229,158914
#define  CAN_TI1R_IDE 2230,159025
#define  CAN_TI1R_EXID 2231,159129
#define  CAN_TI1R_STID 2232,159232
#define  CAN_TDT1R_DLC 2235,159442
#define  CAN_TDT1R_TGT 2236,159542
#define  CAN_TDT1R_TIME 2237,159646
#define  CAN_TDL1R_DATA0 2240,159832
#define  CAN_TDL1R_DATA1 2241,159927
#define  CAN_TDL1R_DATA2 2242,160022
#define  CAN_TDL1R_DATA3 2243,160117
#define  CAN_TDH1R_DATA4 2246,160296
#define  CAN_TDH1R_DATA5 2247,160391
#define  CAN_TDH1R_DATA6 2248,160486
#define  CAN_TDH1R_DATA7 2249,160581
#define  CAN_TI2R_TXRQ 2252,160760
#define  CAN_TI2R_RTR 2253,160868
#define  CAN_TI2R_IDE 2254,160979
#define  CAN_TI2R_EXID 2255,161083
#define  CAN_TI2R_STID 2256,161186
#define  CAN_TDT2R_DLC 2259,161398
#define  CAN_TDT2R_TGT 2260,161498
#define  CAN_TDT2R_TIME 2261,161602
#define  CAN_TDL2R_DATA0 2264,161788
#define  CAN_TDL2R_DATA1 2265,161883
#define  CAN_TDL2R_DATA2 2266,161978
#define  CAN_TDL2R_DATA3 2267,162073
#define  CAN_TDH2R_DATA4 2270,162252
#define  CAN_TDH2R_DATA5 2271,162347
#define  CAN_TDH2R_DATA6 2272,162442
#define  CAN_TDH2R_DATA7 2273,162537
#define  CAN_RI0R_RTR 2276,162716
#define  CAN_RI0R_IDE 2277,162827
#define  CAN_RI0R_EXID 2278,162931
#define  CAN_RI0R_STID 2279,163034
#define  CAN_RDT0R_DLC 2282,163244
#define  CAN_RDT0R_FMI 2283,163344
#define  CAN_RDT0R_TIME 2284,163446
#define  CAN_RDL0R_DATA0 2287,163632
#define  CAN_RDL0R_DATA1 2288,163727
#define  CAN_RDL0R_DATA2 2289,163822
#define  CAN_RDL0R_DATA3 2290,163917
#define  CAN_RDH0R_DATA4 2293,164096
#define  CAN_RDH0R_DATA5 2294,164191
#define  CAN_RDH0R_DATA6 2295,164286
#define  CAN_RDH0R_DATA7 2296,164381
#define  CAN_RI1R_RTR 2299,164560
#define  CAN_RI1R_IDE 2300,164671
#define  CAN_RI1R_EXID 2301,164775
#define  CAN_RI1R_STID 2302,164878
#define  CAN_RDT1R_DLC 2305,165088
#define  CAN_RDT1R_FMI 2306,165188
#define  CAN_RDT1R_TIME 2307,165290
#define  CAN_RDL1R_DATA0 2310,165476
#define  CAN_RDL1R_DATA1 2311,165571
#define  CAN_RDL1R_DATA2 2312,165666
#define  CAN_RDL1R_DATA3 2313,165761
#define  CAN_RDH1R_DATA4 2316,165940
#define  CAN_RDH1R_DATA5 2317,166035
#define  CAN_RDH1R_DATA6 2318,166130
#define  CAN_RDH1R_DATA7 2319,166225
#define  CAN_FMR_FINIT 2323,166433
#define  CAN_FM1R_FBM 2326,166617
#define  CAN_FM1R_FBM0 2327,166712
#define  CAN_FM1R_FBM1 2328,166818
#define  CAN_FM1R_FBM2 2329,166924
#define  CAN_FM1R_FBM3 2330,167030
#define  CAN_FM1R_FBM4 2331,167136
#define  CAN_FM1R_FBM5 2332,167242
#define  CAN_FM1R_FBM6 2333,167348
#define  CAN_FM1R_FBM7 2334,167454
#define  CAN_FM1R_FBM8 2335,167560
#define  CAN_FM1R_FBM9 2336,167666
#define  CAN_FM1R_FBM10 2337,167772
#define  CAN_FM1R_FBM11 2338,167879
#define  CAN_FM1R_FBM12 2339,167986
#define  CAN_FM1R_FBM13 2340,168093
#define  CAN_FS1R_FSC 2343,168284
#define  CAN_FS1R_FSC0 2344,168394
#define  CAN_FS1R_FSC1 2345,168510
#define  CAN_FS1R_FSC2 2346,168626
#define  CAN_FS1R_FSC3 2347,168742
#define  CAN_FS1R_FSC4 2348,168858
#define  CAN_FS1R_FSC5 2349,168974
#define  CAN_FS1R_FSC6 2350,169090
#define  CAN_FS1R_FSC7 2351,169206
#define  CAN_FS1R_FSC8 2352,169322
#define  CAN_FS1R_FSC9 2353,169438
#define  CAN_FS1R_FSC10 2354,169554
#define  CAN_FS1R_FSC11 2355,169671
#define  CAN_FS1R_FSC12 2356,169788
#define  CAN_FS1R_FSC13 2357,169905
#define  CAN_FFA1R_FFA 2360,170106
#define  CAN_FFA1R_FFA0 2361,170212
#define  CAN_FFA1R_FFA1 2362,170331
#define  CAN_FFA1R_FFA2 2363,170450
#define  CAN_FFA1R_FFA3 2364,170569
#define  CAN_FFA1R_FFA4 2365,170688
#define  CAN_FFA1R_FFA5 2366,170807
#define  CAN_FFA1R_FFA6 2367,170926
#define  CAN_FFA1R_FFA7 2368,171045
#define  CAN_FFA1R_FFA8 2369,171164
#define  CAN_FFA1R_FFA9 2370,171283
#define  CAN_FFA1R_FFA10 2371,171402
#define  CAN_FFA1R_FFA11 2372,171522
#define  CAN_FFA1R_FFA12 2373,171642
#define  CAN_FFA1R_FFA13 2374,171762
#define  CAN_FA1R_FACT 2377,171966
#define  CAN_FA1R_FACT0 2378,172063
#define  CAN_FA1R_FACT1 2379,172162
#define  CAN_FA1R_FACT2 2380,172261
#define  CAN_FA1R_FACT3 2381,172360
#define  CAN_FA1R_FACT4 2382,172459
#define  CAN_FA1R_FACT5 2383,172558
#define  CAN_FA1R_FACT6 2384,172657
#define  CAN_FA1R_FACT7 2385,172756
#define  CAN_FA1R_FACT8 2386,172855
#define  CAN_FA1R_FACT9 2387,172954
#define  CAN_FA1R_FACT10 2388,173053
#define  CAN_FA1R_FACT11 2389,173153
#define  CAN_FA1R_FACT12 2390,173253
#define  CAN_FA1R_FACT13 2391,173353
#define  CAN_F0R1_FB0 2394,173537
#define  CAN_F0R1_FB1 2395,173633
#define  CAN_F0R1_FB2 2396,173729
#define  CAN_F0R1_FB3 2397,173825
#define  CAN_F0R1_FB4 2398,173921
#define  CAN_F0R1_FB5 2399,174017
#define  CAN_F0R1_FB6 2400,174113
#define  CAN_F0R1_FB7 2401,174209
#define  CAN_F0R1_FB8 2402,174305
#define  CAN_F0R1_FB9 2403,174401
#define  CAN_F0R1_FB10 2404,174497
#define  CAN_F0R1_FB11 2405,174594
#define  CAN_F0R1_FB12 2406,174691
#define  CAN_F0R1_FB13 2407,174788
#define  CAN_F0R1_FB14 2408,174885
#define  CAN_F0R1_FB15 2409,174982
#define  CAN_F0R1_FB16 2410,175079
#define  CAN_F0R1_FB17 2411,175176
#define  CAN_F0R1_FB18 2412,175273
#define  CAN_F0R1_FB19 2413,175370
#define  CAN_F0R1_FB20 2414,175467
#define  CAN_F0R1_FB21 2415,175564
#define  CAN_F0R1_FB22 2416,175661
#define  CAN_F0R1_FB23 2417,175758
#define  CAN_F0R1_FB24 2418,175855
#define  CAN_F0R1_FB25 2419,175952
#define  CAN_F0R1_FB26 2420,176049
#define  CAN_F0R1_FB27 2421,176146
#define  CAN_F0R1_FB28 2422,176243
#define  CAN_F0R1_FB29 2423,176340
#define  CAN_F0R1_FB30 2424,176437
#define  CAN_F0R1_FB31 2425,176534
#define  CAN_F1R1_FB0 2428,176715
#define  CAN_F1R1_FB1 2429,176811
#define  CAN_F1R1_FB2 2430,176907
#define  CAN_F1R1_FB3 2431,177003
#define  CAN_F1R1_FB4 2432,177099
#define  CAN_F1R1_FB5 2433,177195
#define  CAN_F1R1_FB6 2434,177291
#define  CAN_F1R1_FB7 2435,177387
#define  CAN_F1R1_FB8 2436,177483
#define  CAN_F1R1_FB9 2437,177579
#define  CAN_F1R1_FB10 2438,177675
#define  CAN_F1R1_FB11 2439,177772
#define  CAN_F1R1_FB12 2440,177869
#define  CAN_F1R1_FB13 2441,177966
#define  CAN_F1R1_FB14 2442,178063
#define  CAN_F1R1_FB15 2443,178160
#define  CAN_F1R1_FB16 2444,178257
#define  CAN_F1R1_FB17 2445,178354
#define  CAN_F1R1_FB18 2446,178451
#define  CAN_F1R1_FB19 2447,178548
#define  CAN_F1R1_FB20 2448,178645
#define  CAN_F1R1_FB21 2449,178742
#define  CAN_F1R1_FB22 2450,178839
#define  CAN_F1R1_FB23 2451,178936
#define  CAN_F1R1_FB24 2452,179033
#define  CAN_F1R1_FB25 2453,179130
#define  CAN_F1R1_FB26 2454,179227
#define  CAN_F1R1_FB27 2455,179324
#define  CAN_F1R1_FB28 2456,179421
#define  CAN_F1R1_FB29 2457,179518
#define  CAN_F1R1_FB30 2458,179615
#define  CAN_F1R1_FB31 2459,179712
#define  CAN_F2R1_FB0 2462,179893
#define  CAN_F2R1_FB1 2463,179989
#define  CAN_F2R1_FB2 2464,180085
#define  CAN_F2R1_FB3 2465,180181
#define  CAN_F2R1_FB4 2466,180277
#define  CAN_F2R1_FB5 2467,180373
#define  CAN_F2R1_FB6 2468,180469
#define  CAN_F2R1_FB7 2469,180565
#define  CAN_F2R1_FB8 2470,180661
#define  CAN_F2R1_FB9 2471,180757
#define  CAN_F2R1_FB10 2472,180853
#define  CAN_F2R1_FB11 2473,180950
#define  CAN_F2R1_FB12 2474,181047
#define  CAN_F2R1_FB13 2475,181144
#define  CAN_F2R1_FB14 2476,181241
#define  CAN_F2R1_FB15 2477,181338
#define  CAN_F2R1_FB16 2478,181435
#define  CAN_F2R1_FB17 2479,181532
#define  CAN_F2R1_FB18 2480,181629
#define  CAN_F2R1_FB19 2481,181726
#define  CAN_F2R1_FB20 2482,181823
#define  CAN_F2R1_FB21 2483,181920
#define  CAN_F2R1_FB22 2484,182017
#define  CAN_F2R1_FB23 2485,182114
#define  CAN_F2R1_FB24 2486,182211
#define  CAN_F2R1_FB25 2487,182308
#define  CAN_F2R1_FB26 2488,182405
#define  CAN_F2R1_FB27 2489,182502
#define  CAN_F2R1_FB28 2490,182599
#define  CAN_F2R1_FB29 2491,182696
#define  CAN_F2R1_FB30 2492,182793
#define  CAN_F2R1_FB31 2493,182890
#define  CAN_F3R1_FB0 2496,183071
#define  CAN_F3R1_FB1 2497,183167
#define  CAN_F3R1_FB2 2498,183263
#define  CAN_F3R1_FB3 2499,183359
#define  CAN_F3R1_FB4 2500,183455
#define  CAN_F3R1_FB5 2501,183551
#define  CAN_F3R1_FB6 2502,183647
#define  CAN_F3R1_FB7 2503,183743
#define  CAN_F3R1_FB8 2504,183839
#define  CAN_F3R1_FB9 2505,183935
#define  CAN_F3R1_FB10 2506,184031
#define  CAN_F3R1_FB11 2507,184128
#define  CAN_F3R1_FB12 2508,184225
#define  CAN_F3R1_FB13 2509,184322
#define  CAN_F3R1_FB14 2510,184419
#define  CAN_F3R1_FB15 2511,184516
#define  CAN_F3R1_FB16 2512,184613
#define  CAN_F3R1_FB17 2513,184710
#define  CAN_F3R1_FB18 2514,184807
#define  CAN_F3R1_FB19 2515,184904
#define  CAN_F3R1_FB20 2516,185001
#define  CAN_F3R1_FB21 2517,185098
#define  CAN_F3R1_FB22 2518,185195
#define  CAN_F3R1_FB23 2519,185292
#define  CAN_F3R1_FB24 2520,185389
#define  CAN_F3R1_FB25 2521,185486
#define  CAN_F3R1_FB26 2522,185583
#define  CAN_F3R1_FB27 2523,185680
#define  CAN_F3R1_FB28 2524,185777
#define  CAN_F3R1_FB29 2525,185874
#define  CAN_F3R1_FB30 2526,185971
#define  CAN_F3R1_FB31 2527,186068
#define  CAN_F4R1_FB0 2530,186249
#define  CAN_F4R1_FB1 2531,186345
#define  CAN_F4R1_FB2 2532,186441
#define  CAN_F4R1_FB3 2533,186537
#define  CAN_F4R1_FB4 2534,186633
#define  CAN_F4R1_FB5 2535,186729
#define  CAN_F4R1_FB6 2536,186825
#define  CAN_F4R1_FB7 2537,186921
#define  CAN_F4R1_FB8 2538,187017
#define  CAN_F4R1_FB9 2539,187113
#define  CAN_F4R1_FB10 2540,187209
#define  CAN_F4R1_FB11 2541,187306
#define  CAN_F4R1_FB12 2542,187403
#define  CAN_F4R1_FB13 2543,187500
#define  CAN_F4R1_FB14 2544,187597
#define  CAN_F4R1_FB15 2545,187694
#define  CAN_F4R1_FB16 2546,187791
#define  CAN_F4R1_FB17 2547,187888
#define  CAN_F4R1_FB18 2548,187985
#define  CAN_F4R1_FB19 2549,188082
#define  CAN_F4R1_FB20 2550,188179
#define  CAN_F4R1_FB21 2551,188276
#define  CAN_F4R1_FB22 2552,188373
#define  CAN_F4R1_FB23 2553,188470
#define  CAN_F4R1_FB24 2554,188567
#define  CAN_F4R1_FB25 2555,188664
#define  CAN_F4R1_FB26 2556,188761
#define  CAN_F4R1_FB27 2557,188858
#define  CAN_F4R1_FB28 2558,188955
#define  CAN_F4R1_FB29 2559,189052
#define  CAN_F4R1_FB30 2560,189149
#define  CAN_F4R1_FB31 2561,189246
#define  CAN_F5R1_FB0 2564,189427
#define  CAN_F5R1_FB1 2565,189523
#define  CAN_F5R1_FB2 2566,189619
#define  CAN_F5R1_FB3 2567,189715
#define  CAN_F5R1_FB4 2568,189811
#define  CAN_F5R1_FB5 2569,189907
#define  CAN_F5R1_FB6 2570,190003
#define  CAN_F5R1_FB7 2571,190099
#define  CAN_F5R1_FB8 2572,190195
#define  CAN_F5R1_FB9 2573,190291
#define  CAN_F5R1_FB10 2574,190387
#define  CAN_F5R1_FB11 2575,190484
#define  CAN_F5R1_FB12 2576,190581
#define  CAN_F5R1_FB13 2577,190678
#define  CAN_F5R1_FB14 2578,190775
#define  CAN_F5R1_FB15 2579,190872
#define  CAN_F5R1_FB16 2580,190969
#define  CAN_F5R1_FB17 2581,191066
#define  CAN_F5R1_FB18 2582,191163
#define  CAN_F5R1_FB19 2583,191260
#define  CAN_F5R1_FB20 2584,191357
#define  CAN_F5R1_FB21 2585,191454
#define  CAN_F5R1_FB22 2586,191551
#define  CAN_F5R1_FB23 2587,191648
#define  CAN_F5R1_FB24 2588,191745
#define  CAN_F5R1_FB25 2589,191842
#define  CAN_F5R1_FB26 2590,191939
#define  CAN_F5R1_FB27 2591,192036
#define  CAN_F5R1_FB28 2592,192133
#define  CAN_F5R1_FB29 2593,192230
#define  CAN_F5R1_FB30 2594,192327
#define  CAN_F5R1_FB31 2595,192424
#define  CAN_F6R1_FB0 2598,192605
#define  CAN_F6R1_FB1 2599,192701
#define  CAN_F6R1_FB2 2600,192797
#define  CAN_F6R1_FB3 2601,192893
#define  CAN_F6R1_FB4 2602,192989
#define  CAN_F6R1_FB5 2603,193085
#define  CAN_F6R1_FB6 2604,193181
#define  CAN_F6R1_FB7 2605,193277
#define  CAN_F6R1_FB8 2606,193373
#define  CAN_F6R1_FB9 2607,193469
#define  CAN_F6R1_FB10 2608,193565
#define  CAN_F6R1_FB11 2609,193662
#define  CAN_F6R1_FB12 2610,193759
#define  CAN_F6R1_FB13 2611,193856
#define  CAN_F6R1_FB14 2612,193953
#define  CAN_F6R1_FB15 2613,194050
#define  CAN_F6R1_FB16 2614,194147
#define  CAN_F6R1_FB17 2615,194244
#define  CAN_F6R1_FB18 2616,194341
#define  CAN_F6R1_FB19 2617,194438
#define  CAN_F6R1_FB20 2618,194535
#define  CAN_F6R1_FB21 2619,194632
#define  CAN_F6R1_FB22 2620,194729
#define  CAN_F6R1_FB23 2621,194826
#define  CAN_F6R1_FB24 2622,194923
#define  CAN_F6R1_FB25 2623,195020
#define  CAN_F6R1_FB26 2624,195117
#define  CAN_F6R1_FB27 2625,195214
#define  CAN_F6R1_FB28 2626,195311
#define  CAN_F6R1_FB29 2627,195408
#define  CAN_F6R1_FB30 2628,195505
#define  CAN_F6R1_FB31 2629,195602
#define  CAN_F7R1_FB0 2632,195783
#define  CAN_F7R1_FB1 2633,195879
#define  CAN_F7R1_FB2 2634,195975
#define  CAN_F7R1_FB3 2635,196071
#define  CAN_F7R1_FB4 2636,196167
#define  CAN_F7R1_FB5 2637,196263
#define  CAN_F7R1_FB6 2638,196359
#define  CAN_F7R1_FB7 2639,196455
#define  CAN_F7R1_FB8 2640,196551
#define  CAN_F7R1_FB9 2641,196647
#define  CAN_F7R1_FB10 2642,196743
#define  CAN_F7R1_FB11 2643,196840
#define  CAN_F7R1_FB12 2644,196937
#define  CAN_F7R1_FB13 2645,197034
#define  CAN_F7R1_FB14 2646,197131
#define  CAN_F7R1_FB15 2647,197228
#define  CAN_F7R1_FB16 2648,197325
#define  CAN_F7R1_FB17 2649,197422
#define  CAN_F7R1_FB18 2650,197519
#define  CAN_F7R1_FB19 2651,197616
#define  CAN_F7R1_FB20 2652,197713
#define  CAN_F7R1_FB21 2653,197810
#define  CAN_F7R1_FB22 2654,197907
#define  CAN_F7R1_FB23 2655,198004
#define  CAN_F7R1_FB24 2656,198101
#define  CAN_F7R1_FB25 2657,198198
#define  CAN_F7R1_FB26 2658,198295
#define  CAN_F7R1_FB27 2659,198392
#define  CAN_F7R1_FB28 2660,198489
#define  CAN_F7R1_FB29 2661,198586
#define  CAN_F7R1_FB30 2662,198683
#define  CAN_F7R1_FB31 2663,198780
#define  CAN_F8R1_FB0 2666,198961
#define  CAN_F8R1_FB1 2667,199057
#define  CAN_F8R1_FB2 2668,199153
#define  CAN_F8R1_FB3 2669,199249
#define  CAN_F8R1_FB4 2670,199345
#define  CAN_F8R1_FB5 2671,199441
#define  CAN_F8R1_FB6 2672,199537
#define  CAN_F8R1_FB7 2673,199633
#define  CAN_F8R1_FB8 2674,199729
#define  CAN_F8R1_FB9 2675,199825
#define  CAN_F8R1_FB10 2676,199921
#define  CAN_F8R1_FB11 2677,200018
#define  CAN_F8R1_FB12 2678,200115
#define  CAN_F8R1_FB13 2679,200212
#define  CAN_F8R1_FB14 2680,200309
#define  CAN_F8R1_FB15 2681,200406
#define  CAN_F8R1_FB16 2682,200503
#define  CAN_F8R1_FB17 2683,200600
#define  CAN_F8R1_FB18 2684,200697
#define  CAN_F8R1_FB19 2685,200794
#define  CAN_F8R1_FB20 2686,200891
#define  CAN_F8R1_FB21 2687,200988
#define  CAN_F8R1_FB22 2688,201085
#define  CAN_F8R1_FB23 2689,201182
#define  CAN_F8R1_FB24 2690,201279
#define  CAN_F8R1_FB25 2691,201376
#define  CAN_F8R1_FB26 2692,201473
#define  CAN_F8R1_FB27 2693,201570
#define  CAN_F8R1_FB28 2694,201667
#define  CAN_F8R1_FB29 2695,201764
#define  CAN_F8R1_FB30 2696,201861
#define  CAN_F8R1_FB31 2697,201958
#define  CAN_F9R1_FB0 2700,202139
#define  CAN_F9R1_FB1 2701,202235
#define  CAN_F9R1_FB2 2702,202331
#define  CAN_F9R1_FB3 2703,202427
#define  CAN_F9R1_FB4 2704,202523
#define  CAN_F9R1_FB5 2705,202619
#define  CAN_F9R1_FB6 2706,202715
#define  CAN_F9R1_FB7 2707,202811
#define  CAN_F9R1_FB8 2708,202907
#define  CAN_F9R1_FB9 2709,203003
#define  CAN_F9R1_FB10 2710,203099
#define  CAN_F9R1_FB11 2711,203196
#define  CAN_F9R1_FB12 2712,203293
#define  CAN_F9R1_FB13 2713,203390
#define  CAN_F9R1_FB14 2714,203487
#define  CAN_F9R1_FB15 2715,203584
#define  CAN_F9R1_FB16 2716,203681
#define  CAN_F9R1_FB17 2717,203778
#define  CAN_F9R1_FB18 2718,203875
#define  CAN_F9R1_FB19 2719,203972
#define  CAN_F9R1_FB20 2720,204069
#define  CAN_F9R1_FB21 2721,204166
#define  CAN_F9R1_FB22 2722,204263
#define  CAN_F9R1_FB23 2723,204360
#define  CAN_F9R1_FB24 2724,204457
#define  CAN_F9R1_FB25 2725,204554
#define  CAN_F9R1_FB26 2726,204651
#define  CAN_F9R1_FB27 2727,204748
#define  CAN_F9R1_FB28 2728,204845
#define  CAN_F9R1_FB29 2729,204942
#define  CAN_F9R1_FB30 2730,205039
#define  CAN_F9R1_FB31 2731,205136
#define  CAN_F10R1_FB0 2734,205317
#define  CAN_F10R1_FB1 2735,205413
#define  CAN_F10R1_FB2 2736,205509
#define  CAN_F10R1_FB3 2737,205605
#define  CAN_F10R1_FB4 2738,205701
#define  CAN_F10R1_FB5 2739,205797
#define  CAN_F10R1_FB6 2740,205893
#define  CAN_F10R1_FB7 2741,205989
#define  CAN_F10R1_FB8 2742,206085
#define  CAN_F10R1_FB9 2743,206181
#define  CAN_F10R1_FB10 2744,206277
#define  CAN_F10R1_FB11 2745,206374
#define  CAN_F10R1_FB12 2746,206471
#define  CAN_F10R1_FB13 2747,206568
#define  CAN_F10R1_FB14 2748,206665
#define  CAN_F10R1_FB15 2749,206762
#define  CAN_F10R1_FB16 2750,206859
#define  CAN_F10R1_FB17 2751,206956
#define  CAN_F10R1_FB18 2752,207053
#define  CAN_F10R1_FB19 2753,207150
#define  CAN_F10R1_FB20 2754,207247
#define  CAN_F10R1_FB21 2755,207344
#define  CAN_F10R1_FB22 2756,207441
#define  CAN_F10R1_FB23 2757,207538
#define  CAN_F10R1_FB24 2758,207635
#define  CAN_F10R1_FB25 2759,207732
#define  CAN_F10R1_FB26 2760,207829
#define  CAN_F10R1_FB27 2761,207926
#define  CAN_F10R1_FB28 2762,208023
#define  CAN_F10R1_FB29 2763,208120
#define  CAN_F10R1_FB30 2764,208217
#define  CAN_F10R1_FB31 2765,208314
#define  CAN_F11R1_FB0 2768,208495
#define  CAN_F11R1_FB1 2769,208591
#define  CAN_F11R1_FB2 2770,208687
#define  CAN_F11R1_FB3 2771,208783
#define  CAN_F11R1_FB4 2772,208879
#define  CAN_F11R1_FB5 2773,208975
#define  CAN_F11R1_FB6 2774,209071
#define  CAN_F11R1_FB7 2775,209167
#define  CAN_F11R1_FB8 2776,209263
#define  CAN_F11R1_FB9 2777,209359
#define  CAN_F11R1_FB10 2778,209455
#define  CAN_F11R1_FB11 2779,209552
#define  CAN_F11R1_FB12 2780,209649
#define  CAN_F11R1_FB13 2781,209746
#define  CAN_F11R1_FB14 2782,209843
#define  CAN_F11R1_FB15 2783,209940
#define  CAN_F11R1_FB16 2784,210037
#define  CAN_F11R1_FB17 2785,210134
#define  CAN_F11R1_FB18 2786,210231
#define  CAN_F11R1_FB19 2787,210328
#define  CAN_F11R1_FB20 2788,210425
#define  CAN_F11R1_FB21 2789,210522
#define  CAN_F11R1_FB22 2790,210619
#define  CAN_F11R1_FB23 2791,210716
#define  CAN_F11R1_FB24 2792,210813
#define  CAN_F11R1_FB25 2793,210910
#define  CAN_F11R1_FB26 2794,211007
#define  CAN_F11R1_FB27 2795,211104
#define  CAN_F11R1_FB28 2796,211201
#define  CAN_F11R1_FB29 2797,211298
#define  CAN_F11R1_FB30 2798,211395
#define  CAN_F11R1_FB31 2799,211492
#define  CAN_F12R1_FB0 2802,211673
#define  CAN_F12R1_FB1 2803,211769
#define  CAN_F12R1_FB2 2804,211865
#define  CAN_F12R1_FB3 2805,211961
#define  CAN_F12R1_FB4 2806,212057
#define  CAN_F12R1_FB5 2807,212153
#define  CAN_F12R1_FB6 2808,212249
#define  CAN_F12R1_FB7 2809,212345
#define  CAN_F12R1_FB8 2810,212441
#define  CAN_F12R1_FB9 2811,212537
#define  CAN_F12R1_FB10 2812,212633
#define  CAN_F12R1_FB11 2813,212730
#define  CAN_F12R1_FB12 2814,212827
#define  CAN_F12R1_FB13 2815,212924
#define  CAN_F12R1_FB14 2816,213021
#define  CAN_F12R1_FB15 2817,213118
#define  CAN_F12R1_FB16 2818,213215
#define  CAN_F12R1_FB17 2819,213312
#define  CAN_F12R1_FB18 2820,213409
#define  CAN_F12R1_FB19 2821,213506
#define  CAN_F12R1_FB20 2822,213603
#define  CAN_F12R1_FB21 2823,213700
#define  CAN_F12R1_FB22 2824,213797
#define  CAN_F12R1_FB23 2825,213894
#define  CAN_F12R1_FB24 2826,213991
#define  CAN_F12R1_FB25 2827,214088
#define  CAN_F12R1_FB26 2828,214185
#define  CAN_F12R1_FB27 2829,214282
#define  CAN_F12R1_FB28 2830,214379
#define  CAN_F12R1_FB29 2831,214476
#define  CAN_F12R1_FB30 2832,214573
#define  CAN_F12R1_FB31 2833,214670
#define  CAN_F13R1_FB0 2836,214851
#define  CAN_F13R1_FB1 2837,214947
#define  CAN_F13R1_FB2 2838,215043
#define  CAN_F13R1_FB3 2839,215139
#define  CAN_F13R1_FB4 2840,215235
#define  CAN_F13R1_FB5 2841,215331
#define  CAN_F13R1_FB6 2842,215427
#define  CAN_F13R1_FB7 2843,215523
#define  CAN_F13R1_FB8 2844,215619
#define  CAN_F13R1_FB9 2845,215715
#define  CAN_F13R1_FB10 2846,215811
#define  CAN_F13R1_FB11 2847,215908
#define  CAN_F13R1_FB12 2848,216005
#define  CAN_F13R1_FB13 2849,216102
#define  CAN_F13R1_FB14 2850,216199
#define  CAN_F13R1_FB15 2851,216296
#define  CAN_F13R1_FB16 2852,216393
#define  CAN_F13R1_FB17 2853,216490
#define  CAN_F13R1_FB18 2854,216587
#define  CAN_F13R1_FB19 2855,216684
#define  CAN_F13R1_FB20 2856,216781
#define  CAN_F13R1_FB21 2857,216878
#define  CAN_F13R1_FB22 2858,216975
#define  CAN_F13R1_FB23 2859,217072
#define  CAN_F13R1_FB24 2860,217169
#define  CAN_F13R1_FB25 2861,217266
#define  CAN_F13R1_FB26 2862,217363
#define  CAN_F13R1_FB27 2863,217460
#define  CAN_F13R1_FB28 2864,217557
#define  CAN_F13R1_FB29 2865,217654
#define  CAN_F13R1_FB30 2866,217751
#define  CAN_F13R1_FB31 2867,217848
#define  CAN_F0R2_FB0 2870,218029
#define  CAN_F0R2_FB1 2871,218125
#define  CAN_F0R2_FB2 2872,218221
#define  CAN_F0R2_FB3 2873,218317
#define  CAN_F0R2_FB4 2874,218413
#define  CAN_F0R2_FB5 2875,218509
#define  CAN_F0R2_FB6 2876,218605
#define  CAN_F0R2_FB7 2877,218701
#define  CAN_F0R2_FB8 2878,218797
#define  CAN_F0R2_FB9 2879,218893
#define  CAN_F0R2_FB10 2880,218989
#define  CAN_F0R2_FB11 2881,219086
#define  CAN_F0R2_FB12 2882,219183
#define  CAN_F0R2_FB13 2883,219280
#define  CAN_F0R2_FB14 2884,219377
#define  CAN_F0R2_FB15 2885,219474
#define  CAN_F0R2_FB16 2886,219571
#define  CAN_F0R2_FB17 2887,219668
#define  CAN_F0R2_FB18 2888,219765
#define  CAN_F0R2_FB19 2889,219862
#define  CAN_F0R2_FB20 2890,219959
#define  CAN_F0R2_FB21 2891,220056
#define  CAN_F0R2_FB22 2892,220153
#define  CAN_F0R2_FB23 2893,220250
#define  CAN_F0R2_FB24 2894,220347
#define  CAN_F0R2_FB25 2895,220444
#define  CAN_F0R2_FB26 2896,220541
#define  CAN_F0R2_FB27 2897,220638
#define  CAN_F0R2_FB28 2898,220735
#define  CAN_F0R2_FB29 2899,220832
#define  CAN_F0R2_FB30 2900,220929
#define  CAN_F0R2_FB31 2901,221026
#define  CAN_F1R2_FB0 2904,221207
#define  CAN_F1R2_FB1 2905,221303
#define  CAN_F1R2_FB2 2906,221399
#define  CAN_F1R2_FB3 2907,221495
#define  CAN_F1R2_FB4 2908,221591
#define  CAN_F1R2_FB5 2909,221687
#define  CAN_F1R2_FB6 2910,221783
#define  CAN_F1R2_FB7 2911,221879
#define  CAN_F1R2_FB8 2912,221975
#define  CAN_F1R2_FB9 2913,222071
#define  CAN_F1R2_FB10 2914,222167
#define  CAN_F1R2_FB11 2915,222264
#define  CAN_F1R2_FB12 2916,222361
#define  CAN_F1R2_FB13 2917,222458
#define  CAN_F1R2_FB14 2918,222555
#define  CAN_F1R2_FB15 2919,222652
#define  CAN_F1R2_FB16 2920,222749
#define  CAN_F1R2_FB17 2921,222846
#define  CAN_F1R2_FB18 2922,222943
#define  CAN_F1R2_FB19 2923,223040
#define  CAN_F1R2_FB20 2924,223137
#define  CAN_F1R2_FB21 2925,223234
#define  CAN_F1R2_FB22 2926,223331
#define  CAN_F1R2_FB23 2927,223428
#define  CAN_F1R2_FB24 2928,223525
#define  CAN_F1R2_FB25 2929,223622
#define  CAN_F1R2_FB26 2930,223719
#define  CAN_F1R2_FB27 2931,223816
#define  CAN_F1R2_FB28 2932,223913
#define  CAN_F1R2_FB29 2933,224010
#define  CAN_F1R2_FB30 2934,224107
#define  CAN_F1R2_FB31 2935,224204
#define  CAN_F2R2_FB0 2938,224385
#define  CAN_F2R2_FB1 2939,224481
#define  CAN_F2R2_FB2 2940,224577
#define  CAN_F2R2_FB3 2941,224673
#define  CAN_F2R2_FB4 2942,224769
#define  CAN_F2R2_FB5 2943,224865
#define  CAN_F2R2_FB6 2944,224961
#define  CAN_F2R2_FB7 2945,225057
#define  CAN_F2R2_FB8 2946,225153
#define  CAN_F2R2_FB9 2947,225249
#define  CAN_F2R2_FB10 2948,225345
#define  CAN_F2R2_FB11 2949,225442
#define  CAN_F2R2_FB12 2950,225539
#define  CAN_F2R2_FB13 2951,225636
#define  CAN_F2R2_FB14 2952,225733
#define  CAN_F2R2_FB15 2953,225830
#define  CAN_F2R2_FB16 2954,225927
#define  CAN_F2R2_FB17 2955,226024
#define  CAN_F2R2_FB18 2956,226121
#define  CAN_F2R2_FB19 2957,226218
#define  CAN_F2R2_FB20 2958,226315
#define  CAN_F2R2_FB21 2959,226412
#define  CAN_F2R2_FB22 2960,226509
#define  CAN_F2R2_FB23 2961,226606
#define  CAN_F2R2_FB24 2962,226703
#define  CAN_F2R2_FB25 2963,226800
#define  CAN_F2R2_FB26 2964,226897
#define  CAN_F2R2_FB27 2965,226994
#define  CAN_F2R2_FB28 2966,227091
#define  CAN_F2R2_FB29 2967,227188
#define  CAN_F2R2_FB30 2968,227285
#define  CAN_F2R2_FB31 2969,227382
#define  CAN_F3R2_FB0 2972,227563
#define  CAN_F3R2_FB1 2973,227659
#define  CAN_F3R2_FB2 2974,227755
#define  CAN_F3R2_FB3 2975,227851
#define  CAN_F3R2_FB4 2976,227947
#define  CAN_F3R2_FB5 2977,228043
#define  CAN_F3R2_FB6 2978,228139
#define  CAN_F3R2_FB7 2979,228235
#define  CAN_F3R2_FB8 2980,228331
#define  CAN_F3R2_FB9 2981,228427
#define  CAN_F3R2_FB10 2982,228523
#define  CAN_F3R2_FB11 2983,228620
#define  CAN_F3R2_FB12 2984,228717
#define  CAN_F3R2_FB13 2985,228814
#define  CAN_F3R2_FB14 2986,228911
#define  CAN_F3R2_FB15 2987,229008
#define  CAN_F3R2_FB16 2988,229105
#define  CAN_F3R2_FB17 2989,229202
#define  CAN_F3R2_FB18 2990,229299
#define  CAN_F3R2_FB19 2991,229396
#define  CAN_F3R2_FB20 2992,229493
#define  CAN_F3R2_FB21 2993,229590
#define  CAN_F3R2_FB22 2994,229687
#define  CAN_F3R2_FB23 2995,229784
#define  CAN_F3R2_FB24 2996,229881
#define  CAN_F3R2_FB25 2997,229978
#define  CAN_F3R2_FB26 2998,230075
#define  CAN_F3R2_FB27 2999,230172
#define  CAN_F3R2_FB28 3000,230269
#define  CAN_F3R2_FB29 3001,230366
#define  CAN_F3R2_FB30 3002,230463
#define  CAN_F3R2_FB31 3003,230560
#define  CAN_F4R2_FB0 3006,230741
#define  CAN_F4R2_FB1 3007,230837
#define  CAN_F4R2_FB2 3008,230933
#define  CAN_F4R2_FB3 3009,231029
#define  CAN_F4R2_FB4 3010,231125
#define  CAN_F4R2_FB5 3011,231221
#define  CAN_F4R2_FB6 3012,231317
#define  CAN_F4R2_FB7 3013,231413
#define  CAN_F4R2_FB8 3014,231509
#define  CAN_F4R2_FB9 3015,231605
#define  CAN_F4R2_FB10 3016,231701
#define  CAN_F4R2_FB11 3017,231798
#define  CAN_F4R2_FB12 3018,231895
#define  CAN_F4R2_FB13 3019,231992
#define  CAN_F4R2_FB14 3020,232089
#define  CAN_F4R2_FB15 3021,232186
#define  CAN_F4R2_FB16 3022,232283
#define  CAN_F4R2_FB17 3023,232380
#define  CAN_F4R2_FB18 3024,232477
#define  CAN_F4R2_FB19 3025,232574
#define  CAN_F4R2_FB20 3026,232671
#define  CAN_F4R2_FB21 3027,232768
#define  CAN_F4R2_FB22 3028,232865
#define  CAN_F4R2_FB23 3029,232962
#define  CAN_F4R2_FB24 3030,233059
#define  CAN_F4R2_FB25 3031,233156
#define  CAN_F4R2_FB26 3032,233253
#define  CAN_F4R2_FB27 3033,233350
#define  CAN_F4R2_FB28 3034,233447
#define  CAN_F4R2_FB29 3035,233544
#define  CAN_F4R2_FB30 3036,233641
#define  CAN_F4R2_FB31 3037,233738
#define  CAN_F5R2_FB0 3040,233919
#define  CAN_F5R2_FB1 3041,234015
#define  CAN_F5R2_FB2 3042,234111
#define  CAN_F5R2_FB3 3043,234207
#define  CAN_F5R2_FB4 3044,234303
#define  CAN_F5R2_FB5 3045,234399
#define  CAN_F5R2_FB6 3046,234495
#define  CAN_F5R2_FB7 3047,234591
#define  CAN_F5R2_FB8 3048,234687
#define  CAN_F5R2_FB9 3049,234783
#define  CAN_F5R2_FB10 3050,234879
#define  CAN_F5R2_FB11 3051,234976
#define  CAN_F5R2_FB12 3052,235073
#define  CAN_F5R2_FB13 3053,235170
#define  CAN_F5R2_FB14 3054,235267
#define  CAN_F5R2_FB15 3055,235364
#define  CAN_F5R2_FB16 3056,235461
#define  CAN_F5R2_FB17 3057,235558
#define  CAN_F5R2_FB18 3058,235655
#define  CAN_F5R2_FB19 3059,235752
#define  CAN_F5R2_FB20 3060,235849
#define  CAN_F5R2_FB21 3061,235946
#define  CAN_F5R2_FB22 3062,236043
#define  CAN_F5R2_FB23 3063,236140
#define  CAN_F5R2_FB24 3064,236237
#define  CAN_F5R2_FB25 3065,236334
#define  CAN_F5R2_FB26 3066,236431
#define  CAN_F5R2_FB27 3067,236528
#define  CAN_F5R2_FB28 3068,236625
#define  CAN_F5R2_FB29 3069,236722
#define  CAN_F5R2_FB30 3070,236819
#define  CAN_F5R2_FB31 3071,236916
#define  CAN_F6R2_FB0 3074,237097
#define  CAN_F6R2_FB1 3075,237193
#define  CAN_F6R2_FB2 3076,237289
#define  CAN_F6R2_FB3 3077,237385
#define  CAN_F6R2_FB4 3078,237481
#define  CAN_F6R2_FB5 3079,237577
#define  CAN_F6R2_FB6 3080,237673
#define  CAN_F6R2_FB7 3081,237769
#define  CAN_F6R2_FB8 3082,237865
#define  CAN_F6R2_FB9 3083,237961
#define  CAN_F6R2_FB10 3084,238057
#define  CAN_F6R2_FB11 3085,238154
#define  CAN_F6R2_FB12 3086,238251
#define  CAN_F6R2_FB13 3087,238348
#define  CAN_F6R2_FB14 3088,238445
#define  CAN_F6R2_FB15 3089,238542
#define  CAN_F6R2_FB16 3090,238639
#define  CAN_F6R2_FB17 3091,238736
#define  CAN_F6R2_FB18 3092,238833
#define  CAN_F6R2_FB19 3093,238930
#define  CAN_F6R2_FB20 3094,239027
#define  CAN_F6R2_FB21 3095,239124
#define  CAN_F6R2_FB22 3096,239221
#define  CAN_F6R2_FB23 3097,239318
#define  CAN_F6R2_FB24 3098,239415
#define  CAN_F6R2_FB25 3099,239512
#define  CAN_F6R2_FB26 3100,239609
#define  CAN_F6R2_FB27 3101,239706
#define  CAN_F6R2_FB28 3102,239803
#define  CAN_F6R2_FB29 3103,239900
#define  CAN_F6R2_FB30 3104,239997
#define  CAN_F6R2_FB31 3105,240094
#define  CAN_F7R2_FB0 3108,240275
#define  CAN_F7R2_FB1 3109,240371
#define  CAN_F7R2_FB2 3110,240467
#define  CAN_F7R2_FB3 3111,240563
#define  CAN_F7R2_FB4 3112,240659
#define  CAN_F7R2_FB5 3113,240755
#define  CAN_F7R2_FB6 3114,240851
#define  CAN_F7R2_FB7 3115,240947
#define  CAN_F7R2_FB8 3116,241043
#define  CAN_F7R2_FB9 3117,241139
#define  CAN_F7R2_FB10 3118,241235
#define  CAN_F7R2_FB11 3119,241332
#define  CAN_F7R2_FB12 3120,241429
#define  CAN_F7R2_FB13 3121,241526
#define  CAN_F7R2_FB14 3122,241623
#define  CAN_F7R2_FB15 3123,241720
#define  CAN_F7R2_FB16 3124,241817
#define  CAN_F7R2_FB17 3125,241914
#define  CAN_F7R2_FB18 3126,242011
#define  CAN_F7R2_FB19 3127,242108
#define  CAN_F7R2_FB20 3128,242205
#define  CAN_F7R2_FB21 3129,242302
#define  CAN_F7R2_FB22 3130,242399
#define  CAN_F7R2_FB23 3131,242496
#define  CAN_F7R2_FB24 3132,242593
#define  CAN_F7R2_FB25 3133,242690
#define  CAN_F7R2_FB26 3134,242787
#define  CAN_F7R2_FB27 3135,242884
#define  CAN_F7R2_FB28 3136,242981
#define  CAN_F7R2_FB29 3137,243078
#define  CAN_F7R2_FB30 3138,243175
#define  CAN_F7R2_FB31 3139,243272
#define  CAN_F8R2_FB0 3142,243453
#define  CAN_F8R2_FB1 3143,243549
#define  CAN_F8R2_FB2 3144,243645
#define  CAN_F8R2_FB3 3145,243741
#define  CAN_F8R2_FB4 3146,243837
#define  CAN_F8R2_FB5 3147,243933
#define  CAN_F8R2_FB6 3148,244029
#define  CAN_F8R2_FB7 3149,244125
#define  CAN_F8R2_FB8 3150,244221
#define  CAN_F8R2_FB9 3151,244317
#define  CAN_F8R2_FB10 3152,244413
#define  CAN_F8R2_FB11 3153,244510
#define  CAN_F8R2_FB12 3154,244607
#define  CAN_F8R2_FB13 3155,244704
#define  CAN_F8R2_FB14 3156,244801
#define  CAN_F8R2_FB15 3157,244898
#define  CAN_F8R2_FB16 3158,244995
#define  CAN_F8R2_FB17 3159,245092
#define  CAN_F8R2_FB18 3160,245189
#define  CAN_F8R2_FB19 3161,245286
#define  CAN_F8R2_FB20 3162,245383
#define  CAN_F8R2_FB21 3163,245480
#define  CAN_F8R2_FB22 3164,245577
#define  CAN_F8R2_FB23 3165,245674
#define  CAN_F8R2_FB24 3166,245771
#define  CAN_F8R2_FB25 3167,245868
#define  CAN_F8R2_FB26 3168,245965
#define  CAN_F8R2_FB27 3169,246062
#define  CAN_F8R2_FB28 3170,246159
#define  CAN_F8R2_FB29 3171,246256
#define  CAN_F8R2_FB30 3172,246353
#define  CAN_F8R2_FB31 3173,246450
#define  CAN_F9R2_FB0 3176,246631
#define  CAN_F9R2_FB1 3177,246727
#define  CAN_F9R2_FB2 3178,246823
#define  CAN_F9R2_FB3 3179,246919
#define  CAN_F9R2_FB4 3180,247015
#define  CAN_F9R2_FB5 3181,247111
#define  CAN_F9R2_FB6 3182,247207
#define  CAN_F9R2_FB7 3183,247303
#define  CAN_F9R2_FB8 3184,247399
#define  CAN_F9R2_FB9 3185,247495
#define  CAN_F9R2_FB10 3186,247591
#define  CAN_F9R2_FB11 3187,247688
#define  CAN_F9R2_FB12 3188,247785
#define  CAN_F9R2_FB13 3189,247882
#define  CAN_F9R2_FB14 3190,247979
#define  CAN_F9R2_FB15 3191,248076
#define  CAN_F9R2_FB16 3192,248173
#define  CAN_F9R2_FB17 3193,248270
#define  CAN_F9R2_FB18 3194,248367
#define  CAN_F9R2_FB19 3195,248464
#define  CAN_F9R2_FB20 3196,248561
#define  CAN_F9R2_FB21 3197,248658
#define  CAN_F9R2_FB22 3198,248755
#define  CAN_F9R2_FB23 3199,248852
#define  CAN_F9R2_FB24 3200,248949
#define  CAN_F9R2_FB25 3201,249046
#define  CAN_F9R2_FB26 3202,249143
#define  CAN_F9R2_FB27 3203,249240
#define  CAN_F9R2_FB28 3204,249337
#define  CAN_F9R2_FB29 3205,249434
#define  CAN_F9R2_FB30 3206,249531
#define  CAN_F9R2_FB31 3207,249628
#define  CAN_F10R2_FB0 3210,249809
#define  CAN_F10R2_FB1 3211,249905
#define  CAN_F10R2_FB2 3212,250001
#define  CAN_F10R2_FB3 3213,250097
#define  CAN_F10R2_FB4 3214,250193
#define  CAN_F10R2_FB5 3215,250289
#define  CAN_F10R2_FB6 3216,250385
#define  CAN_F10R2_FB7 3217,250481
#define  CAN_F10R2_FB8 3218,250577
#define  CAN_F10R2_FB9 3219,250673
#define  CAN_F10R2_FB10 3220,250769
#define  CAN_F10R2_FB11 3221,250866
#define  CAN_F10R2_FB12 3222,250963
#define  CAN_F10R2_FB13 3223,251060
#define  CAN_F10R2_FB14 3224,251157
#define  CAN_F10R2_FB15 3225,251254
#define  CAN_F10R2_FB16 3226,251351
#define  CAN_F10R2_FB17 3227,251448
#define  CAN_F10R2_FB18 3228,251545
#define  CAN_F10R2_FB19 3229,251642
#define  CAN_F10R2_FB20 3230,251739
#define  CAN_F10R2_FB21 3231,251836
#define  CAN_F10R2_FB22 3232,251933
#define  CAN_F10R2_FB23 3233,252030
#define  CAN_F10R2_FB24 3234,252127
#define  CAN_F10R2_FB25 3235,252224
#define  CAN_F10R2_FB26 3236,252321
#define  CAN_F10R2_FB27 3237,252418
#define  CAN_F10R2_FB28 3238,252515
#define  CAN_F10R2_FB29 3239,252612
#define  CAN_F10R2_FB30 3240,252709
#define  CAN_F10R2_FB31 3241,252806
#define  CAN_F11R2_FB0 3244,252987
#define  CAN_F11R2_FB1 3245,253083
#define  CAN_F11R2_FB2 3246,253179
#define  CAN_F11R2_FB3 3247,253275
#define  CAN_F11R2_FB4 3248,253371
#define  CAN_F11R2_FB5 3249,253467
#define  CAN_F11R2_FB6 3250,253563
#define  CAN_F11R2_FB7 3251,253659
#define  CAN_F11R2_FB8 3252,253755
#define  CAN_F11R2_FB9 3253,253851
#define  CAN_F11R2_FB10 3254,253947
#define  CAN_F11R2_FB11 3255,254044
#define  CAN_F11R2_FB12 3256,254141
#define  CAN_F11R2_FB13 3257,254238
#define  CAN_F11R2_FB14 3258,254335
#define  CAN_F11R2_FB15 3259,254432
#define  CAN_F11R2_FB16 3260,254529
#define  CAN_F11R2_FB17 3261,254626
#define  CAN_F11R2_FB18 3262,254723
#define  CAN_F11R2_FB19 3263,254820
#define  CAN_F11R2_FB20 3264,254917
#define  CAN_F11R2_FB21 3265,255014
#define  CAN_F11R2_FB22 3266,255111
#define  CAN_F11R2_FB23 3267,255208
#define  CAN_F11R2_FB24 3268,255305
#define  CAN_F11R2_FB25 3269,255402
#define  CAN_F11R2_FB26 3270,255499
#define  CAN_F11R2_FB27 3271,255596
#define  CAN_F11R2_FB28 3272,255693
#define  CAN_F11R2_FB29 3273,255790
#define  CAN_F11R2_FB30 3274,255887
#define  CAN_F11R2_FB31 3275,255984
#define  CAN_F12R2_FB0 3278,256165
#define  CAN_F12R2_FB1 3279,256261
#define  CAN_F12R2_FB2 3280,256357
#define  CAN_F12R2_FB3 3281,256453
#define  CAN_F12R2_FB4 3282,256549
#define  CAN_F12R2_FB5 3283,256645
#define  CAN_F12R2_FB6 3284,256741
#define  CAN_F12R2_FB7 3285,256837
#define  CAN_F12R2_FB8 3286,256933
#define  CAN_F12R2_FB9 3287,257029
#define  CAN_F12R2_FB10 3288,257125
#define  CAN_F12R2_FB11 3289,257222
#define  CAN_F12R2_FB12 3290,257319
#define  CAN_F12R2_FB13 3291,257416
#define  CAN_F12R2_FB14 3292,257513
#define  CAN_F12R2_FB15 3293,257610
#define  CAN_F12R2_FB16 3294,257707
#define  CAN_F12R2_FB17 3295,257804
#define  CAN_F12R2_FB18 3296,257901
#define  CAN_F12R2_FB19 3297,257998
#define  CAN_F12R2_FB20 3298,258095
#define  CAN_F12R2_FB21 3299,258192
#define  CAN_F12R2_FB22 3300,258289
#define  CAN_F12R2_FB23 3301,258386
#define  CAN_F12R2_FB24 3302,258483
#define  CAN_F12R2_FB25 3303,258580
#define  CAN_F12R2_FB26 3304,258677
#define  CAN_F12R2_FB27 3305,258774
#define  CAN_F12R2_FB28 3306,258871
#define  CAN_F12R2_FB29 3307,258968
#define  CAN_F12R2_FB30 3308,259065
#define  CAN_F12R2_FB31 3309,259162
#define  CAN_F13R2_FB0 3312,259343
#define  CAN_F13R2_FB1 3313,259439
#define  CAN_F13R2_FB2 3314,259535
#define  CAN_F13R2_FB3 3315,259631
#define  CAN_F13R2_FB4 3316,259727
#define  CAN_F13R2_FB5 3317,259823
#define  CAN_F13R2_FB6 3318,259919
#define  CAN_F13R2_FB7 3319,260015
#define  CAN_F13R2_FB8 3320,260111
#define  CAN_F13R2_FB9 3321,260207
#define  CAN_F13R2_FB10 3322,260303
#define  CAN_F13R2_FB11 3323,260400
#define  CAN_F13R2_FB12 3324,260497
#define  CAN_F13R2_FB13 3325,260594
#define  CAN_F13R2_FB14 3326,260691
#define  CAN_F13R2_FB15 3327,260788
#define  CAN_F13R2_FB16 3328,260885
#define  CAN_F13R2_FB17 3329,260982
#define  CAN_F13R2_FB18 3330,261079
#define  CAN_F13R2_FB19 3331,261176
#define  CAN_F13R2_FB20 3332,261273
#define  CAN_F13R2_FB21 3333,261370
#define  CAN_F13R2_FB22 3334,261467
#define  CAN_F13R2_FB23 3335,261564
#define  CAN_F13R2_FB24 3336,261661
#define  CAN_F13R2_FB25 3337,261758
#define  CAN_F13R2_FB26 3338,261855
#define  CAN_F13R2_FB27 3339,261952
#define  CAN_F13R2_FB28 3340,262049
#define  CAN_F13R2_FB29 3341,262146
#define  CAN_F13R2_FB30 3342,262243
#define  CAN_F13R2_FB31 3343,262340
#define  CRC_DR_DR 3351,262931
#define  CRC_IDR_IDR 3355,263113
#define  CRC_CR_RESET 3359,263317
#define CRYP_CR_ALGODIR 3367,263898
#define CRYP_CR_ALGOMODE 3369,263969
#define CRYP_CR_ALGOMODE_0 3370,264038
#define CRYP_CR_ALGOMODE_1 3371,264107
#define CRYP_CR_ALGOMODE_2 3372,264176
#define CRYP_CR_ALGOMODE_TDES_ECB 3373,264245
#define CRYP_CR_ALGOMODE_TDES_CBC 3374,264314
#define CRYP_CR_ALGOMODE_DES_ECB 3375,264383
#define CRYP_CR_ALGOMODE_DES_CBC 3376,264452
#define CRYP_CR_ALGOMODE_AES_ECB 3377,264521
#define CRYP_CR_ALGOMODE_AES_CBC 3378,264590
#define CRYP_CR_ALGOMODE_AES_CTR 3379,264659
#define CRYP_CR_ALGOMODE_AES_KEY 3380,264728
#define CRYP_CR_DATATYPE 3382,264799
#define CRYP_CR_DATATYPE_0 3383,264868
#define CRYP_CR_DATATYPE_1 3384,264937
#define CRYP_CR_KEYSIZE 3385,265006
#define CRYP_CR_KEYSIZE_0 3386,265075
#define CRYP_CR_KEYSIZE_1 3387,265144
#define CRYP_CR_FFLUSH 3388,265213
#define CRYP_CR_CRYPEN 3389,265282
#define CRYP_CR_GCM_CCMPH 3391,265353
#define CRYP_CR_GCM_CCMPH_0 3392,265422
#define CRYP_CR_GCM_CCMPH_1 3393,265491
#define CRYP_CR_ALGOMODE_3 3394,265560
#define CRYP_SR_IFEM 3397,265714
#define CRYP_SR_IFNF 3398,265783
#define CRYP_SR_OFNE 3399,265852
#define CRYP_SR_OFFU 3400,265921
#define CRYP_SR_BUSY 3401,265990
#define CRYP_DMACR_DIEN 3403,266141
#define CRYP_DMACR_DOEN 3404,266210
#define CRYP_IMSCR_INIM 3406,266361
#define CRYP_IMSCR_OUTIM 3407,266430
#define CRYP_RISR_OUTRIS 3409,266581
#define CRYP_RISR_INRIS 3410,266650
#define CRYP_MISR_INMIS 3412,266801
#define CRYP_MISR_OUTMIS 3413,266870
#define  DAC_CR_EN1 3421,267433
#define  DAC_CR_BOFF1 3422,267536
#define  DAC_CR_TEN1 3423,267654
#define  DAC_CR_TSEL1 3425,267767
#define  DAC_CR_TSEL1_0 3426,267894
#define  DAC_CR_TSEL1_1 3427,267983
#define  DAC_CR_TSEL1_2 3428,268072
#define  DAC_CR_WAVE1 3430,268163
#define  DAC_CR_WAVE1_0 3431,268310
#define  DAC_CR_WAVE1_1 3432,268399
#define  DAC_CR_MAMP1 3434,268490
#define  DAC_CR_MAMP1_0 3435,268623
#define  DAC_CR_MAMP1_1 3436,268712
#define  DAC_CR_MAMP1_2 3437,268801
#define  DAC_CR_MAMP1_3 3438,268890
#define  DAC_CR_DMAEN1 3440,268981
#define  DAC_CR_EN2 3441,269088
#define  DAC_CR_BOFF2 3442,269191
#define  DAC_CR_TEN2 3443,269309
#define  DAC_CR_TSEL2 3445,269422
#define  DAC_CR_TSEL2_0 3446,269549
#define  DAC_CR_TSEL2_1 3447,269638
#define  DAC_CR_TSEL2_2 3448,269727
#define  DAC_CR_WAVE2 3450,269818
#define  DAC_CR_WAVE2_0 3451,269965
#define  DAC_CR_WAVE2_1 3452,270054
#define  DAC_CR_MAMP2 3454,270145
#define  DAC_CR_MAMP2_0 3455,270278
#define  DAC_CR_MAMP2_1 3456,270367
#define  DAC_CR_MAMP2_2 3457,270456
#define  DAC_CR_MAMP2_3 3458,270545
#define  DAC_CR_DMAEN2 3460,270636
#define  DAC_SWTRIGR_SWTRIG1 3463,270828
#define  DAC_SWTRIGR_SWTRIG2 3464,270941
#define  DAC_DHR12R1_DACC1DHR 3467,271138
#define  DAC_DHR12L1_DACC1DHR 3470,271344
#define  DAC_DHR8R1_DACC1DHR 3473,271549
#define  DAC_DHR12R2_DACC2DHR 3476,271754
#define  DAC_DHR12L2_DACC2DHR 3479,271960
#define  DAC_DHR8R2_DACC2DHR 3482,272165
#define  DAC_DHR12RD_DACC1DHR 3485,272370
#define  DAC_DHR12RD_DACC2DHR 3486,272492
#define  DAC_DHR12LD_DACC1DHR 3489,272698
#define  DAC_DHR12LD_DACC2DHR 3490,272819
#define  DAC_DHR8RD_DACC1DHR 3493,273024
#define  DAC_DHR8RD_DACC2DHR 3494,273145
#define  DAC_DOR1_DACC1DOR 3497,273350
#define  DAC_DOR2_DACC2DOR 3500,273542
#define  DAC_SR_DMAUDR1 3503,273734
#define  DAC_SR_DMAUDR2 3504,273848
#define DCMI_CR_CAPTURE 3518,274868
#define DCMI_CR_CM 3519,274937
#define DCMI_CR_CROP 3520,275006
#define DCMI_CR_JPEG 3521,275075
#define DCMI_CR_ESS 3522,275144
#define DCMI_CR_PCKPOL 3523,275213
#define DCMI_CR_HSPOL 3524,275282
#define DCMI_CR_VSPOL 3525,275351
#define DCMI_CR_FCRC_0 3526,275420
#define DCMI_CR_FCRC_1 3527,275489
#define DCMI_CR_EDM_0 3528,275558
#define DCMI_CR_EDM_1 3529,275627
#define DCMI_CR_CRE 3530,275696
#define DCMI_CR_ENABLE 3531,275765
#define DCMI_SR_HSYNC 3534,275918
#define DCMI_SR_VSYNC 3535,275987
#define DCMI_SR_FNE 3536,276056
#define DCMI_RISR_FRAME_RIS 3539,276209
#define DCMI_RISR_OVF_RIS 3540,276278
#define DCMI_RISR_ERR_RIS 3541,276347
#define DCMI_RISR_VSYNC_RIS 3542,276416
#define DCMI_RISR_LINE_RIS 3543,276485
#define DCMI_IER_FRAME_IE 3546,276638
#define DCMI_IER_OVF_IE 3547,276707
#define DCMI_IER_ERR_IE 3548,276776
#define DCMI_IER_VSYNC_IE 3549,276845
#define DCMI_IER_LINE_IE 3550,276914
#define DCMI_MISR_FRAME_MIS 3553,277067
#define DCMI_MISR_OVF_MIS 3554,277136
#define DCMI_MISR_ERR_MIS 3555,277205
#define DCMI_MISR_VSYNC_MIS 3556,277274
#define DCMI_MISR_LINE_MIS 3557,277343
#define DCMI_ICR_FRAME_ISC 3560,277496
#define DCMI_ICR_OVF_ISC 3561,277565
#define DCMI_ICR_ERR_ISC 3562,277634
#define DCMI_ICR_VSYNC_ISC 3563,277703
#define DCMI_ICR_LINE_ISC 3564,277772
#define DMA_SxCR_CHSEL 3572,278336
#define DMA_SxCR_CHSEL_0 3573,278405
#define DMA_SxCR_CHSEL_1 3574,278474
#define DMA_SxCR_CHSEL_2 3575,278543
#define DMA_SxCR_MBURST 3576,278613
#define DMA_SxCR_MBURST_0 3577,278682
#define DMA_SxCR_MBURST_1 3578,278751
#define DMA_SxCR_PBURST 3579,278820
#define DMA_SxCR_PBURST_0 3580,278889
#define DMA_SxCR_PBURST_1 3581,278958
#define DMA_SxCR_ACK 3582,279027
#define DMA_SxCR_CT 3583,279096
#define DMA_SxCR_DBM 3584,279167
#define DMA_SxCR_PL 3585,279236
#define DMA_SxCR_PL_0 3586,279305
#define DMA_SxCR_PL_1 3587,279374
#define DMA_SxCR_PINCOS 3588,279443
#define DMA_SxCR_MSIZE 3589,279512
#define DMA_SxCR_MSIZE_0 3590,279581
#define DMA_SxCR_MSIZE_1 3591,279650
#define DMA_SxCR_PSIZE 3592,279719
#define DMA_SxCR_PSIZE_0 3593,279788
#define DMA_SxCR_PSIZE_1 3594,279857
#define DMA_SxCR_MINC 3595,279926
#define DMA_SxCR_PINC 3596,279995
#define DMA_SxCR_CIRC 3597,280064
#define DMA_SxCR_DIR 3598,280133
#define DMA_SxCR_DIR_0 3599,280202
#define DMA_SxCR_DIR_1 3600,280271
#define DMA_SxCR_PFCTRL 3601,280340
#define DMA_SxCR_TCIE 3602,280409
#define DMA_SxCR_HTIE 3603,280478
#define DMA_SxCR_TEIE 3604,280547
#define DMA_SxCR_DMEIE 3605,280616
#define DMA_SxCR_EN 3606,280685
#define DMA_SxNDT 3609,280838
#define DMA_SxNDT_0 3610,280907
#define DMA_SxNDT_1 3611,280976
#define DMA_SxNDT_2 3612,281045
#define DMA_SxNDT_3 3613,281114
#define DMA_SxNDT_4 3614,281183
#define DMA_SxNDT_5 3615,281252
#define DMA_SxNDT_6 3616,281321
#define DMA_SxNDT_7 3617,281390
#define DMA_SxNDT_8 3618,281459
#define DMA_SxNDT_9 3619,281528
#define DMA_SxNDT_10 3620,281597
#define DMA_SxNDT_11 3621,281666
#define DMA_SxNDT_12 3622,281735
#define DMA_SxNDT_13 3623,281804
#define DMA_SxNDT_14 3624,281873
#define DMA_SxNDT_15 3625,281942
#define DMA_SxFCR_FEIE 3628,282096
#define DMA_SxFCR_FS 3629,282165
#define DMA_SxFCR_FS_0 3630,282234
#define DMA_SxFCR_FS_1 3631,282303
#define DMA_SxFCR_FS_2 3632,282372
#define DMA_SxFCR_DMDIS 3633,282441
#define DMA_SxFCR_FTH 3634,282510
#define DMA_SxFCR_FTH_0 3635,282579
#define DMA_SxFCR_FTH_1 3636,282648
#define DMA_LISR_TCIF3 3639,282802
#define DMA_LISR_HTIF3 3640,282871
#define DMA_LISR_TEIF3 3641,282940
#define DMA_LISR_DMEIF3 3642,283009
#define DMA_LISR_FEIF3 3643,283078
#define DMA_LISR_TCIF2 3644,283147
#define DMA_LISR_HTIF2 3645,283216
#define DMA_LISR_TEIF2 3646,283285
#define DMA_LISR_DMEIF2 3647,283354
#define DMA_LISR_FEIF2 3648,283423
#define DMA_LISR_TCIF1 3649,283492
#define DMA_LISR_HTIF1 3650,283561
#define DMA_LISR_TEIF1 3651,283630
#define DMA_LISR_DMEIF1 3652,283699
#define DMA_LISR_FEIF1 3653,283768
#define DMA_LISR_TCIF0 3654,283837
#define DMA_LISR_HTIF0 3655,283906
#define DMA_LISR_TEIF0 3656,283975
#define DMA_LISR_DMEIF0 3657,284044
#define DMA_LISR_FEIF0 3658,284113
#define DMA_HISR_TCIF7 3661,284267
#define DMA_HISR_HTIF7 3662,284336
#define DMA_HISR_TEIF7 3663,284405
#define DMA_HISR_DMEIF7 3664,284474
#define DMA_HISR_FEIF7 3665,284543
#define DMA_HISR_TCIF6 3666,284612
#define DMA_HISR_HTIF6 3667,284681
#define DMA_HISR_TEIF6 3668,284750
#define DMA_HISR_DMEIF6 3669,284819
#define DMA_HISR_FEIF6 3670,284888
#define DMA_HISR_TCIF5 3671,284957
#define DMA_HISR_HTIF5 3672,285026
#define DMA_HISR_TEIF5 3673,285095
#define DMA_HISR_DMEIF5 3674,285164
#define DMA_HISR_FEIF5 3675,285233
#define DMA_HISR_TCIF4 3676,285302
#define DMA_HISR_HTIF4 3677,285371
#define DMA_HISR_TEIF4 3678,285440
#define DMA_HISR_DMEIF4 3679,285509
#define DMA_HISR_FEIF4 3680,285578
#define DMA_LIFCR_CTCIF3 3683,285732
#define DMA_LIFCR_CHTIF3 3684,285801
#define DMA_LIFCR_CTEIF3 3685,285870
#define DMA_LIFCR_CDMEIF3 3686,285939
#define DMA_LIFCR_CFEIF3 3687,286008
#define DMA_LIFCR_CTCIF2 3688,286077
#define DMA_LIFCR_CHTIF2 3689,286146
#define DMA_LIFCR_CTEIF2 3690,286215
#define DMA_LIFCR_CDMEIF2 3691,286284
#define DMA_LIFCR_CFEIF2 3692,286353
#define DMA_LIFCR_CTCIF1 3693,286422
#define DMA_LIFCR_CHTIF1 3694,286491
#define DMA_LIFCR_CTEIF1 3695,286560
#define DMA_LIFCR_CDMEIF1 3696,286629
#define DMA_LIFCR_CFEIF1 3697,286698
#define DMA_LIFCR_CTCIF0 3698,286767
#define DMA_LIFCR_CHTIF0 3699,286836
#define DMA_LIFCR_CTEIF0 3700,286905
#define DMA_LIFCR_CDMEIF0 3701,286974
#define DMA_LIFCR_CFEIF0 3702,287043
#define DMA_HIFCR_CTCIF7 3705,287198
#define DMA_HIFCR_CHTIF7 3706,287267
#define DMA_HIFCR_CTEIF7 3707,287336
#define DMA_HIFCR_CDMEIF7 3708,287405
#define DMA_HIFCR_CFEIF7 3709,287474
#define DMA_HIFCR_CTCIF6 3710,287543
#define DMA_HIFCR_CHTIF6 3711,287612
#define DMA_HIFCR_CTEIF6 3712,287681
#define DMA_HIFCR_CDMEIF6 3713,287750
#define DMA_HIFCR_CFEIF6 3714,287819
#define DMA_HIFCR_CTCIF5 3715,287888
#define DMA_HIFCR_CHTIF5 3716,287957
#define DMA_HIFCR_CTEIF5 3717,288026
#define DMA_HIFCR_CDMEIF5 3718,288095
#define DMA_HIFCR_CFEIF5 3719,288164
#define DMA_HIFCR_CTCIF4 3720,288233
#define DMA_HIFCR_CHTIF4 3721,288302
#define DMA_HIFCR_CTEIF4 3722,288371
#define DMA_HIFCR_CDMEIF4 3723,288440
#define DMA_HIFCR_CFEIF4 3724,288509
#define DMA2D_CR_START 3734,289076
#define DMA2D_CR_SUSP 3735,289180
#define DMA2D_CR_ABORT 3736,289286
#define DMA2D_CR_TEIE 3737,289390
#define DMA2D_CR_TCIE 3738,289511
#define DMA2D_CR_TWIE 3739,289635
#define DMA2D_CR_CAEIE 3740,289760
#define DMA2D_CR_CTCIE 3741,289884
#define DMA2D_CR_CEIE 3742,290013
#define DMA2D_CR_MODE 3743,290139
#define DMA2D_ISR_TEIF 3747,290325
#define DMA2D_ISR_TCIF 3748,290444
#define DMA2D_ISR_TWIF 3749,290566
#define DMA2D_ISR_CAEIF 3750,290689
#define DMA2D_ISR_CTCIF 3751,290811
#define DMA2D_ISR_CEIF 3752,290938
#define DMA2D_IFSR_CTEIF 3756,291148
#define DMA2D_IFSR_CTCIF 3757,291274
#define DMA2D_IFSR_CTWIF 3758,291403
#define DMA2D_IFSR_CCAEIF 3759,291533
#define DMA2D_IFSR_CCTCIF 3760,291662
#define DMA2D_IFSR_CCEIF 3761,291796
#define DMA2D_FGMAR_MA 3765,292013
#define DMA2D_FGOR_LO 3769,292203
#define DMA2D_BGMAR_MA 3773,292390
#define DMA2D_BGOR_LO 3777,292580
#define DMA2D_FGPFCCR_CM 3781,292767
#define DMA2D_FGPFCCR_CCM 3782,292867
#define DMA2D_FGPFCCR_START 3783,292972
#define DMA2D_FGPFCCR_CS 3784,293067
#define DMA2D_FGPFCCR_AM 3785,293166
#define DMA2D_FGPFCCR_ALPHA 3786,293266
#define DMA2D_FGCOLR_BLUE 3790,293453
#define DMA2D_FGCOLR_GREEN 3791,293553
#define DMA2D_FGCOLR_RED 3792,293654
#define DMA2D_BGPFCCR_CM 3796,293842
#define DMA2D_BGPFCCR_CCM 3797,293942
#define DMA2D_BGPFCCR_START 3798,294047
#define DMA2D_BGPFCCR_CS 3799,294142
#define DMA2D_BGPFCCR_AM 3800,294241
#define DMA2D_BGPFCCR_ALPHA 3801,294341
#define DMA2D_BGCOLR_BLUE 3805,294528
#define DMA2D_BGCOLR_GREEN 3806,294628
#define DMA2D_BGCOLR_RED 3807,294729
#define DMA2D_FGCMAR_MA 3811,294914
#define DMA2D_BGCMAR_MA 3815,295104
#define DMA2D_OPFCCR_CM 3819,295294
#define DMA2D_OCOLR_BLUE_1 3825,295511
#define DMA2D_OCOLR_GREEN_1 3826,295611
#define DMA2D_OCOLR_RED_1 3827,295713
#define DMA2D_OCOLR_ALPHA_1 3828,295812
#define DMA2D_OCOLR_BLUE_2 3831,295943
#define DMA2D_OCOLR_GREEN_2 3832,296043
#define DMA2D_OCOLR_RED_2 3833,296145
#define DMA2D_OCOLR_BLUE_3 3836,296268
#define DMA2D_OCOLR_GREEN_3 3837,296368
#define DMA2D_OCOLR_RED_3 3838,296470
#define DMA2D_OCOLR_ALPHA_3 3839,296569
#define DMA2D_OCOLR_BLUE_4 3842,296702
#define DMA2D_OCOLR_GREEN_4 3843,296802
#define DMA2D_OCOLR_RED_4 3844,296904
#define DMA2D_OCOLR_ALPHA_4 3845,297003
#define DMA2D_OMAR_MA 3849,297198
#define DMA2D_OOR_LO 3853,297388
#define DMA2D_NLR_NL 3857,297575
#define DMA2D_NLR_PL 3858,297680
#define DMA2D_LWR_LW 3862,297871
#define DMA2D_AMTCR_EN 3866,298061
#define DMA2D_AMTCR_DT 3867,298157
#define  EXTI_IMR_MR0 3882,298993
#define  EXTI_IMR_MR1 3883,299102
#define  EXTI_IMR_MR2 3884,299211
#define  EXTI_IMR_MR3 3885,299320
#define  EXTI_IMR_MR4 3886,299429
#define  EXTI_IMR_MR5 3887,299538
#define  EXTI_IMR_MR6 3888,299647
#define  EXTI_IMR_MR7 3889,299756
#define  EXTI_IMR_MR8 3890,299865
#define  EXTI_IMR_MR9 3891,299974
#define  EXTI_IMR_MR10 3892,300083
#define  EXTI_IMR_MR11 3893,300193
#define  EXTI_IMR_MR12 3894,300303
#define  EXTI_IMR_MR13 3895,300413
#define  EXTI_IMR_MR14 3896,300523
#define  EXTI_IMR_MR15 3897,300633
#define  EXTI_IMR_MR16 3898,300743
#define  EXTI_IMR_MR17 3899,300853
#define  EXTI_IMR_MR18 3900,300963
#define  EXTI_IMR_MR19 3901,301073
#define  EXTI_EMR_MR0 3904,301267
#define  EXTI_EMR_MR1 3905,301372
#define  EXTI_EMR_MR2 3906,301477
#define  EXTI_EMR_MR3 3907,301582
#define  EXTI_EMR_MR4 3908,301687
#define  EXTI_EMR_MR5 3909,301792
#define  EXTI_EMR_MR6 3910,301897
#define  EXTI_EMR_MR7 3911,302002
#define  EXTI_EMR_MR8 3912,302107
#define  EXTI_EMR_MR9 3913,302212
#define  EXTI_EMR_MR10 3914,302317
#define  EXTI_EMR_MR11 3915,302423
#define  EXTI_EMR_MR12 3916,302529
#define  EXTI_EMR_MR13 3917,302635
#define  EXTI_EMR_MR14 3918,302741
#define  EXTI_EMR_MR15 3919,302847
#define  EXTI_EMR_MR16 3920,302953
#define  EXTI_EMR_MR17 3921,303059
#define  EXTI_EMR_MR18 3922,303165
#define  EXTI_EMR_MR19 3923,303271
#define  EXTI_RTSR_TR0 3926,303461
#define  EXTI_RTSR_TR1 3927,303594
#define  EXTI_RTSR_TR2 3928,303727
#define  EXTI_RTSR_TR3 3929,303860
#define  EXTI_RTSR_TR4 3930,303993
#define  EXTI_RTSR_TR5 3931,304126
#define  EXTI_RTSR_TR6 3932,304259
#define  EXTI_RTSR_TR7 3933,304392
#define  EXTI_RTSR_TR8 3934,304525
#define  EXTI_RTSR_TR9 3935,304658
#define  EXTI_RTSR_TR10 3936,304791
#define  EXTI_RTSR_TR11 3937,304925
#define  EXTI_RTSR_TR12 3938,305059
#define  EXTI_RTSR_TR13 3939,305193
#define  EXTI_RTSR_TR14 3940,305327
#define  EXTI_RTSR_TR15 3941,305461
#define  EXTI_RTSR_TR16 3942,305595
#define  EXTI_RTSR_TR17 3943,305729
#define  EXTI_RTSR_TR18 3944,305863
#define  EXTI_RTSR_TR19 3945,305997
#define  EXTI_FTSR_TR0 3948,306215
#define  EXTI_FTSR_TR1 3949,306349
#define  EXTI_FTSR_TR2 3950,306483
#define  EXTI_FTSR_TR3 3951,306617
#define  EXTI_FTSR_TR4 3952,306751
#define  EXTI_FTSR_TR5 3953,306885
#define  EXTI_FTSR_TR6 3954,307019
#define  EXTI_FTSR_TR7 3955,307153
#define  EXTI_FTSR_TR8 3956,307287
#define  EXTI_FTSR_TR9 3957,307421
#define  EXTI_FTSR_TR10 3958,307555
#define  EXTI_FTSR_TR11 3959,307690
#define  EXTI_FTSR_TR12 3960,307825
#define  EXTI_FTSR_TR13 3961,307960
#define  EXTI_FTSR_TR14 3962,308095
#define  EXTI_FTSR_TR15 3963,308230
#define  EXTI_FTSR_TR16 3964,308365
#define  EXTI_FTSR_TR17 3965,308500
#define  EXTI_FTSR_TR18 3966,308635
#define  EXTI_FTSR_TR19 3967,308770
#define  EXTI_SWIER_SWIER0 3970,308989
#define  EXTI_SWIER_SWIER1 3971,309102
#define  EXTI_SWIER_SWIER2 3972,309215
#define  EXTI_SWIER_SWIER3 3973,309328
#define  EXTI_SWIER_SWIER4 3974,309441
#define  EXTI_SWIER_SWIER5 3975,309554
#define  EXTI_SWIER_SWIER6 3976,309667
#define  EXTI_SWIER_SWIER7 3977,309780
#define  EXTI_SWIER_SWIER8 3978,309893
#define  EXTI_SWIER_SWIER9 3979,310006
#define  EXTI_SWIER_SWIER10 3980,310119
#define  EXTI_SWIER_SWIER11 3981,310233
#define  EXTI_SWIER_SWIER12 3982,310347
#define  EXTI_SWIER_SWIER13 3983,310461
#define  EXTI_SWIER_SWIER14 3984,310575
#define  EXTI_SWIER_SWIER15 3985,310689
#define  EXTI_SWIER_SWIER16 3986,310803
#define  EXTI_SWIER_SWIER17 3987,310917
#define  EXTI_SWIER_SWIER18 3988,311031
#define  EXTI_SWIER_SWIER19 3989,311145
#define  EXTI_PR_PR0 3992,311343
#define  EXTI_PR_PR1 3993,311450
#define  EXTI_PR_PR2 3994,311557
#define  EXTI_PR_PR3 3995,311664
#define  EXTI_PR_PR4 3996,311771
#define  EXTI_PR_PR5 3997,311878
#define  EXTI_PR_PR6 3998,311985
#define  EXTI_PR_PR7 3999,312092
#define  EXTI_PR_PR8 4000,312199
#define  EXTI_PR_PR9 4001,312306
#define  EXTI_PR_PR10 4002,312413
#define  EXTI_PR_PR11 4003,312521
#define  EXTI_PR_PR12 4004,312629
#define  EXTI_PR_PR13 4005,312737
#define  EXTI_PR_PR14 4006,312845
#define  EXTI_PR_PR15 4007,312953
#define  EXTI_PR_PR16 4008,313061
#define  EXTI_PR_PR17 4009,313169
#define  EXTI_PR_PR18 4010,313277
#define  EXTI_PR_PR19 4011,313385
#define FLASH_ACR_LATENCY 4019,313987
#define FLASH_ACR_LATENCY_0WS 4020,314056
#define FLASH_ACR_LATENCY_1WS 4021,314125
#define FLASH_ACR_LATENCY_2WS 4022,314194
#define FLASH_ACR_LATENCY_3WS 4023,314263
#define FLASH_ACR_LATENCY_4WS 4024,314332
#define FLASH_ACR_LATENCY_5WS 4025,314401
#define FLASH_ACR_LATENCY_6WS 4026,314470
#define FLASH_ACR_LATENCY_7WS 4027,314539
#define FLASH_ACR_LATENCY_8WS 4028,314608
#define FLASH_ACR_LATENCY_9WS 4029,314677
#define FLASH_ACR_LATENCY_10WS 4030,314746
#define FLASH_ACR_LATENCY_11WS 4031,314815
#define FLASH_ACR_LATENCY_12WS 4032,314884
#define FLASH_ACR_LATENCY_13WS 4033,314953
#define FLASH_ACR_LATENCY_14WS 4034,315022
#define FLASH_ACR_LATENCY_15WS 4035,315091
#define FLASH_ACR_PRFTEN 4037,315162
#define FLASH_ACR_ICEN 4038,315231
#define FLASH_ACR_DCEN 4039,315300
#define FLASH_ACR_ICRST 4040,315369
#define FLASH_ACR_DCRST 4041,315438
#define FLASH_ACR_BYTE0_ADDRESS 4042,315507
#define FLASH_ACR_BYTE2_ADDRESS 4043,315576
#define FLASH_SR_EOP 4046,315729
#define FLASH_SR_SOP 4047,315798
#define FLASH_SR_WRPERR 4048,315867
#define FLASH_SR_PGAERR 4049,315936
#define FLASH_SR_PGPERR 4050,316005
#define FLASH_SR_PGSERR 4051,316074
#define FLASH_SR_BSY 4052,316143
#define FLASH_CR_PG 4055,316296
#define FLASH_CR_SER 4056,316365
#define FLASH_CR_MER 4057,316434
#define FLASH_CR_MER1 4058,316503
#define FLASH_CR_SNB 4059,316562
#define FLASH_CR_SNB_0 4060,316631
#define FLASH_CR_SNB_1 4061,316700
#define FLASH_CR_SNB_2 4062,316769
#define FLASH_CR_SNB_3 4063,316838
#define FLASH_CR_SNB_4 4064,316907
#define FLASH_CR_PSIZE 4065,316976
#define FLASH_CR_PSIZE_0 4066,317045
#define FLASH_CR_PSIZE_1 4067,317114
#define FLASH_CR_MER2 4068,317183
#define FLASH_CR_STRT 4069,317252
#define FLASH_CR_EOPIE 4070,317321
#define FLASH_CR_LOCK 4071,317390
#define FLASH_OPTCR_OPTLOCK 4074,317543
#define FLASH_OPTCR_OPTSTRT 4075,317611
#define FLASH_OPTCR_BOR_LEV_0 4076,317679
#define FLASH_OPTCR_BOR_LEV_1 4077,317747
#define FLASH_OPTCR_BOR_LEV 4078,317815
#define FLASH_OPTCR_BFB2 4079,317883
#define FLASH_OPTCR_WDG_SW 4081,317953
#define FLASH_OPTCR_nRST_STOP 4082,318021
#define FLASH_OPTCR_nRST_STDBY 4083,318089
#define FLASH_OPTCR_RDP 4084,318157
#define FLASH_OPTCR_RDP_0 4085,318225
#define FLASH_OPTCR_RDP_1 4086,318293
#define FLASH_OPTCR_RDP_2 4087,318361
#define FLASH_OPTCR_RDP_3 4088,318429
#define FLASH_OPTCR_RDP_4 4089,318497
#define FLASH_OPTCR_RDP_5 4090,318565
#define FLASH_OPTCR_RDP_6 4091,318633
#define FLASH_OPTCR_RDP_7 4092,318701
#define FLASH_OPTCR_nWRP 4093,318769
#define FLASH_OPTCR_nWRP_0 4094,318837
#define FLASH_OPTCR_nWRP_1 4095,318905
#define FLASH_OPTCR_nWRP_2 4096,318973
#define FLASH_OPTCR_nWRP_3 4097,319041
#define FLASH_OPTCR_nWRP_4 4098,319109
#define FLASH_OPTCR_nWRP_5 4099,319177
#define FLASH_OPTCR_nWRP_6 4100,319245
#define FLASH_OPTCR_nWRP_7 4101,319313
#define FLASH_OPTCR_nWRP_8 4102,319381
#define FLASH_OPTCR_nWRP_9 4103,319449
#define FLASH_OPTCR_nWRP_10 4104,319517
#define FLASH_OPTCR_nWRP_11 4105,319585
#define FLASH_OPTCR_DB1M 4107,319655
#define FLASH_OPTCR_SPRMOD 4108,319724
#define FLASH_OPTCR1_nWRP 4111,319922
#define FLASH_OPTCR1_nWRP_0 4112,319991
#define FLASH_OPTCR1_nWRP_1 4113,320060
#define FLASH_OPTCR1_nWRP_2 4114,320129
#define FLASH_OPTCR1_nWRP_3 4115,320198
#define FLASH_OPTCR1_nWRP_4 4116,320267
#define FLASH_OPTCR1_nWRP_5 4117,320336
#define FLASH_OPTCR1_nWRP_6 4118,320405
#define FLASH_OPTCR1_nWRP_7 4119,320474
#define FLASH_OPTCR1_nWRP_8 4120,320543
#define FLASH_OPTCR1_nWRP_9 4121,320612
#define FLASH_OPTCR1_nWRP_10 4122,320681
#define FLASH_OPTCR1_nWRP_11 4123,320750
#define  FSMC_BCR1_MBKEN 4132,321343
#define  FSMC_BCR1_MUXEN 4133,321465
#define  FSMC_BCR1_MTYP 4135,321589
#define  FSMC_BCR1_MTYP_0 4136,321711
#define  FSMC_BCR1_MTYP_1 4137,321800
#define  FSMC_BCR1_MWID 4139,321891
#define  FSMC_BCR1_MWID_0 4140,322013
#define  FSMC_BCR1_MWID_1 4141,322102
#define  FSMC_BCR1_FACCEN 4143,322193
#define  FSMC_BCR1_BURSTEN 4144,322315
#define  FSMC_BCR1_WAITPOL 4145,322437
#define  FSMC_BCR1_WRAPMOD 4146,322559
#define  FSMC_BCR1_WAITCFG 4147,322681
#define  FSMC_BCR1_WREN 4148,322803
#define  FSMC_BCR1_WAITEN 4149,322925
#define  FSMC_BCR1_EXTMOD 4150,323047
#define  FSMC_BCR1_ASYNCWAIT 4151,323169
#define  FSMC_BCR1_CBURSTRW 4152,323291
#define  FSMC_BCR2_MBKEN 4155,323497
#define  FSMC_BCR2_MUXEN 4156,323618
#define  FSMC_BCR2_MTYP 4158,323742
#define  FSMC_BCR2_MTYP_0 4159,323864
#define  FSMC_BCR2_MTYP_1 4160,323953
#define  FSMC_BCR2_MWID 4162,324044
#define  FSMC_BCR2_MWID_0 4163,324166
#define  FSMC_BCR2_MWID_1 4164,324255
#define  FSMC_BCR2_FACCEN 4166,324346
#define  FSMC_BCR2_BURSTEN 4167,324468
#define  FSMC_BCR2_WAITPOL 4168,324590
#define  FSMC_BCR2_WRAPMOD 4169,324712
#define  FSMC_BCR2_WAITCFG 4170,324834
#define  FSMC_BCR2_WREN 4171,324956
#define  FSMC_BCR2_WAITEN 4172,325078
#define  FSMC_BCR2_EXTMOD 4173,325200
#define  FSMC_BCR2_ASYNCWAIT 4174,325322
#define  FSMC_BCR2_CBURSTRW 4175,325444
#define  FSMC_BCR3_MBKEN 4178,325650
#define  FSMC_BCR3_MUXEN 4179,325772
#define  FSMC_BCR3_MTYP 4181,325896
#define  FSMC_BCR3_MTYP_0 4182,326018
#define  FSMC_BCR3_MTYP_1 4183,326107
#define  FSMC_BCR3_MWID 4185,326198
#define  FSMC_BCR3_MWID_0 4186,326320
#define  FSMC_BCR3_MWID_1 4187,326409
#define  FSMC_BCR3_FACCEN 4189,326500
#define  FSMC_BCR3_BURSTEN 4190,326622
#define  FSMC_BCR3_WAITPOL 4191,326744
#define  FSMC_BCR3_WRAPMOD 4192,326866
#define  FSMC_BCR3_WAITCFG 4193,326988
#define  FSMC_BCR3_WREN 4194,327110
#define  FSMC_BCR3_WAITEN 4195,327232
#define  FSMC_BCR3_EXTMOD 4196,327354
#define  FSMC_BCR3_ASYNCWAIT 4197,327476
#define  FSMC_BCR3_CBURSTRW 4198,327598
#define  FSMC_BCR4_MBKEN 4201,327804
#define  FSMC_BCR4_MUXEN 4202,327910
#define  FSMC_BCR4_MTYP 4204,328034
#define  FSMC_BCR4_MTYP_0 4205,328156
#define  FSMC_BCR4_MTYP_1 4206,328245
#define  FSMC_BCR4_MWID 4208,328336
#define  FSMC_BCR4_MWID_0 4209,328458
#define  FSMC_BCR4_MWID_1 4210,328547
#define  FSMC_BCR4_FACCEN 4212,328638
#define  FSMC_BCR4_BURSTEN 4213,328760
#define  FSMC_BCR4_WAITPOL 4214,328882
#define  FSMC_BCR4_WRAPMOD 4215,329004
#define  FSMC_BCR4_WAITCFG 4216,329126
#define  FSMC_BCR4_WREN 4217,329248
#define  FSMC_BCR4_WAITEN 4218,329370
#define  FSMC_BCR4_EXTMOD 4219,329492
#define  FSMC_BCR4_ASYNCWAIT 4220,329614
#define  FSMC_BCR4_CBURSTRW 4221,329736
#define  FSMC_BTR1_ADDSET 4224,329941
#define  FSMC_BTR1_ADDSET_0 4225,330072
#define  FSMC_BTR1_ADDSET_1 4226,330161
#define  FSMC_BTR1_ADDSET_2 4227,330250
#define  FSMC_BTR1_ADDSET_3 4228,330339
#define  FSMC_BTR1_ADDHLD 4230,330430
#define  FSMC_BTR1_ADDHLD_0 4231,330560
#define  FSMC_BTR1_ADDHLD_1 4232,330649
#define  FSMC_BTR1_ADDHLD_2 4233,330738
#define  FSMC_BTR1_ADDHLD_3 4234,330827
#define  FSMC_BTR1_DATAST 4236,330918
#define  FSMC_BTR1_DATAST_0 4237,331041
#define  FSMC_BTR1_DATAST_1 4238,331130
#define  FSMC_BTR1_DATAST_2 4239,331219
#define  FSMC_BTR1_DATAST_3 4240,331308
#define  FSMC_BTR1_BUSTURN 4242,331399
#define  FSMC_BTR1_BUSTURN_0 4243,331532
#define  FSMC_BTR1_BUSTURN_1 4244,331621
#define  FSMC_BTR1_BUSTURN_2 4245,331710
#define  FSMC_BTR1_BUSTURN_3 4246,331799
#define  FSMC_BTR1_CLKDIV 4248,331890
#define  FSMC_BTR1_CLKDIV_0 4249,332011
#define  FSMC_BTR1_CLKDIV_1 4250,332100
#define  FSMC_BTR1_CLKDIV_2 4251,332189
#define  FSMC_BTR1_CLKDIV_3 4252,332278
#define  FSMC_BTR1_DATLAT 4254,332369
#define  FSMC_BTR1_DATLAT_0 4255,332483
#define  FSMC_BTR1_DATLAT_1 4256,332572
#define  FSMC_BTR1_DATLAT_2 4257,332661
#define  FSMC_BTR1_DATLAT_3 4258,332750
#define  FSMC_BTR1_ACCMOD 4260,332841
#define  FSMC_BTR1_ACCMOD_0 4261,332955
#define  FSMC_BTR1_ACCMOD_1 4262,333044
#define  FSMC_BTR2_ADDSET 4265,333217
#define  FSMC_BTR2_ADDSET_0 4266,333348
#define  FSMC_BTR2_ADDSET_1 4267,333437
#define  FSMC_BTR2_ADDSET_2 4268,333526
#define  FSMC_BTR2_ADDSET_3 4269,333615
#define  FSMC_BTR2_ADDHLD 4271,333706
#define  FSMC_BTR2_ADDHLD_0 4272,333836
#define  FSMC_BTR2_ADDHLD_1 4273,333925
#define  FSMC_BTR2_ADDHLD_2 4274,334014
#define  FSMC_BTR2_ADDHLD_3 4275,334103
#define  FSMC_BTR2_DATAST 4277,334194
#define  FSMC_BTR2_DATAST_0 4278,334317
#define  FSMC_BTR2_DATAST_1 4279,334406
#define  FSMC_BTR2_DATAST_2 4280,334495
#define  FSMC_BTR2_DATAST_3 4281,334584
#define  FSMC_BTR2_BUSTURN 4283,334675
#define  FSMC_BTR2_BUSTURN_0 4284,334808
#define  FSMC_BTR2_BUSTURN_1 4285,334897
#define  FSMC_BTR2_BUSTURN_2 4286,334986
#define  FSMC_BTR2_BUSTURN_3 4287,335075
#define  FSMC_BTR2_CLKDIV 4289,335166
#define  FSMC_BTR2_CLKDIV_0 4290,335287
#define  FSMC_BTR2_CLKDIV_1 4291,335376
#define  FSMC_BTR2_CLKDIV_2 4292,335465
#define  FSMC_BTR2_CLKDIV_3 4293,335554
#define  FSMC_BTR2_DATLAT 4295,335645
#define  FSMC_BTR2_DATLAT_0 4296,335759
#define  FSMC_BTR2_DATLAT_1 4297,335848
#define  FSMC_BTR2_DATLAT_2 4298,335937
#define  FSMC_BTR2_DATLAT_3 4299,336026
#define  FSMC_BTR2_ACCMOD 4301,336117
#define  FSMC_BTR2_ACCMOD_0 4302,336231
#define  FSMC_BTR2_ACCMOD_1 4303,336320
#define  FSMC_BTR3_ADDSET 4306,336494
#define  FSMC_BTR3_ADDSET_0 4307,336625
#define  FSMC_BTR3_ADDSET_1 4308,336714
#define  FSMC_BTR3_ADDSET_2 4309,336803
#define  FSMC_BTR3_ADDSET_3 4310,336892
#define  FSMC_BTR3_ADDHLD 4312,336983
#define  FSMC_BTR3_ADDHLD_0 4313,337113
#define  FSMC_BTR3_ADDHLD_1 4314,337202
#define  FSMC_BTR3_ADDHLD_2 4315,337291
#define  FSMC_BTR3_ADDHLD_3 4316,337380
#define  FSMC_BTR3_DATAST 4318,337471
#define  FSMC_BTR3_DATAST_0 4319,337594
#define  FSMC_BTR3_DATAST_1 4320,337683
#define  FSMC_BTR3_DATAST_2 4321,337772
#define  FSMC_BTR3_DATAST_3 4322,337861
#define  FSMC_BTR3_BUSTURN 4324,337952
#define  FSMC_BTR3_BUSTURN_0 4325,338085
#define  FSMC_BTR3_BUSTURN_1 4326,338174
#define  FSMC_BTR3_BUSTURN_2 4327,338263
#define  FSMC_BTR3_BUSTURN_3 4328,338352
#define  FSMC_BTR3_CLKDIV 4330,338443
#define  FSMC_BTR3_CLKDIV_0 4331,338564
#define  FSMC_BTR3_CLKDIV_1 4332,338653
#define  FSMC_BTR3_CLKDIV_2 4333,338742
#define  FSMC_BTR3_CLKDIV_3 4334,338831
#define  FSMC_BTR3_DATLAT 4336,338922
#define  FSMC_BTR3_DATLAT_0 4337,339036
#define  FSMC_BTR3_DATLAT_1 4338,339125
#define  FSMC_BTR3_DATLAT_2 4339,339214
#define  FSMC_BTR3_DATLAT_3 4340,339303
#define  FSMC_BTR3_ACCMOD 4342,339394
#define  FSMC_BTR3_ACCMOD_0 4343,339508
#define  FSMC_BTR3_ACCMOD_1 4344,339597
#define  FSMC_BTR4_ADDSET 4347,339770
#define  FSMC_BTR4_ADDSET_0 4348,339901
#define  FSMC_BTR4_ADDSET_1 4349,339990
#define  FSMC_BTR4_ADDSET_2 4350,340079
#define  FSMC_BTR4_ADDSET_3 4351,340168
#define  FSMC_BTR4_ADDHLD 4353,340259
#define  FSMC_BTR4_ADDHLD_0 4354,340389
#define  FSMC_BTR4_ADDHLD_1 4355,340478
#define  FSMC_BTR4_ADDHLD_2 4356,340567
#define  FSMC_BTR4_ADDHLD_3 4357,340656
#define  FSMC_BTR4_DATAST 4359,340747
#define  FSMC_BTR4_DATAST_0 4360,340870
#define  FSMC_BTR4_DATAST_1 4361,340959
#define  FSMC_BTR4_DATAST_2 4362,341048
#define  FSMC_BTR4_DATAST_3 4363,341137
#define  FSMC_BTR4_BUSTURN 4365,341228
#define  FSMC_BTR4_BUSTURN_0 4366,341361
#define  FSMC_BTR4_BUSTURN_1 4367,341450
#define  FSMC_BTR4_BUSTURN_2 4368,341539
#define  FSMC_BTR4_BUSTURN_3 4369,341628
#define  FSMC_BTR4_CLKDIV 4371,341719
#define  FSMC_BTR4_CLKDIV_0 4372,341840
#define  FSMC_BTR4_CLKDIV_1 4373,341929
#define  FSMC_BTR4_CLKDIV_2 4374,342018
#define  FSMC_BTR4_CLKDIV_3 4375,342107
#define  FSMC_BTR4_DATLAT 4377,342198
#define  FSMC_BTR4_DATLAT_0 4378,342312
#define  FSMC_BTR4_DATLAT_1 4379,342401
#define  FSMC_BTR4_DATLAT_2 4380,342490
#define  FSMC_BTR4_DATLAT_3 4381,342579
#define  FSMC_BTR4_ACCMOD 4383,342670
#define  FSMC_BTR4_ACCMOD_0 4384,342784
#define  FSMC_BTR4_ACCMOD_1 4385,342873
#define  FSMC_BWTR1_ADDSET 4388,343046
#define  FSMC_BWTR1_ADDSET_0 4389,343177
#define  FSMC_BWTR1_ADDSET_1 4390,343266
#define  FSMC_BWTR1_ADDSET_2 4391,343355
#define  FSMC_BWTR1_ADDSET_3 4392,343444
#define  FSMC_BWTR1_ADDHLD 4394,343535
#define  FSMC_BWTR1_ADDHLD_0 4395,343665
#define  FSMC_BWTR1_ADDHLD_1 4396,343754
#define  FSMC_BWTR1_ADDHLD_2 4397,343843
#define  FSMC_BWTR1_ADDHLD_3 4398,343932
#define  FSMC_BWTR1_DATAST 4400,344023
#define  FSMC_BWTR1_DATAST_0 4401,344146
#define  FSMC_BWTR1_DATAST_1 4402,344235
#define  FSMC_BWTR1_DATAST_2 4403,344324
#define  FSMC_BWTR1_DATAST_3 4404,344413
#define  FSMC_BWTR1_CLKDIV 4406,344504
#define  FSMC_BWTR1_CLKDIV_0 4407,344625
#define  FSMC_BWTR1_CLKDIV_1 4408,344714
#define  FSMC_BWTR1_CLKDIV_2 4409,344803
#define  FSMC_BWTR1_CLKDIV_3 4410,344892
#define  FSMC_BWTR1_DATLAT 4412,344983
#define  FSMC_BWTR1_DATLAT_0 4413,345097
#define  FSMC_BWTR1_DATLAT_1 4414,345186
#define  FSMC_BWTR1_DATLAT_2 4415,345275
#define  FSMC_BWTR1_DATLAT_3 4416,345364
#define  FSMC_BWTR1_ACCMOD 4418,345455
#define  FSMC_BWTR1_ACCMOD_0 4419,345569
#define  FSMC_BWTR1_ACCMOD_1 4420,345658
#define  FSMC_BWTR2_ADDSET 4423,345831
#define  FSMC_BWTR2_ADDSET_0 4424,345962
#define  FSMC_BWTR2_ADDSET_1 4425,346051
#define  FSMC_BWTR2_ADDSET_2 4426,346140
#define  FSMC_BWTR2_ADDSET_3 4427,346229
#define  FSMC_BWTR2_ADDHLD 4429,346320
#define  FSMC_BWTR2_ADDHLD_0 4430,346450
#define  FSMC_BWTR2_ADDHLD_1 4431,346539
#define  FSMC_BWTR2_ADDHLD_2 4432,346628
#define  FSMC_BWTR2_ADDHLD_3 4433,346717
#define  FSMC_BWTR2_DATAST 4435,346808
#define  FSMC_BWTR2_DATAST_0 4436,346931
#define  FSMC_BWTR2_DATAST_1 4437,347020
#define  FSMC_BWTR2_DATAST_2 4438,347109
#define  FSMC_BWTR2_DATAST_3 4439,347198
#define  FSMC_BWTR2_CLKDIV 4441,347289
#define  FSMC_BWTR2_CLKDIV_0 4442,347410
#define  FSMC_BWTR2_CLKDIV_1 4443,347499
#define  FSMC_BWTR2_CLKDIV_2 4444,347587
#define  FSMC_BWTR2_CLKDIV_3 4445,347676
#define  FSMC_BWTR2_DATLAT 4447,347767
#define  FSMC_BWTR2_DATLAT_0 4448,347881
#define  FSMC_BWTR2_DATLAT_1 4449,347970
#define  FSMC_BWTR2_DATLAT_2 4450,348059
#define  FSMC_BWTR2_DATLAT_3 4451,348148
#define  FSMC_BWTR2_ACCMOD 4453,348239
#define  FSMC_BWTR2_ACCMOD_0 4454,348353
#define  FSMC_BWTR2_ACCMOD_1 4455,348442
#define  FSMC_BWTR3_ADDSET 4458,348615
#define  FSMC_BWTR3_ADDSET_0 4459,348746
#define  FSMC_BWTR3_ADDSET_1 4460,348835
#define  FSMC_BWTR3_ADDSET_2 4461,348924
#define  FSMC_BWTR3_ADDSET_3 4462,349013
#define  FSMC_BWTR3_ADDHLD 4464,349104
#define  FSMC_BWTR3_ADDHLD_0 4465,349234
#define  FSMC_BWTR3_ADDHLD_1 4466,349323
#define  FSMC_BWTR3_ADDHLD_2 4467,349412
#define  FSMC_BWTR3_ADDHLD_3 4468,349501
#define  FSMC_BWTR3_DATAST 4470,349592
#define  FSMC_BWTR3_DATAST_0 4471,349715
#define  FSMC_BWTR3_DATAST_1 4472,349804
#define  FSMC_BWTR3_DATAST_2 4473,349893
#define  FSMC_BWTR3_DATAST_3 4474,349982
#define  FSMC_BWTR3_CLKDIV 4476,350073
#define  FSMC_BWTR3_CLKDIV_0 4477,350194
#define  FSMC_BWTR3_CLKDIV_1 4478,350283
#define  FSMC_BWTR3_CLKDIV_2 4479,350372
#define  FSMC_BWTR3_CLKDIV_3 4480,350461
#define  FSMC_BWTR3_DATLAT 4482,350552
#define  FSMC_BWTR3_DATLAT_0 4483,350666
#define  FSMC_BWTR3_DATLAT_1 4484,350755
#define  FSMC_BWTR3_DATLAT_2 4485,350844
#define  FSMC_BWTR3_DATLAT_3 4486,350933
#define  FSMC_BWTR3_ACCMOD 4488,351024
#define  FSMC_BWTR3_ACCMOD_0 4489,351138
#define  FSMC_BWTR3_ACCMOD_1 4490,351227
#define  FSMC_BWTR4_ADDSET 4493,351400
#define  FSMC_BWTR4_ADDSET_0 4494,351531
#define  FSMC_BWTR4_ADDSET_1 4495,351620
#define  FSMC_BWTR4_ADDSET_2 4496,351709
#define  FSMC_BWTR4_ADDSET_3 4497,351798
#define  FSMC_BWTR4_ADDHLD 4499,351889
#define  FSMC_BWTR4_ADDHLD_0 4500,352019
#define  FSMC_BWTR4_ADDHLD_1 4501,352108
#define  FSMC_BWTR4_ADDHLD_2 4502,352197
#define  FSMC_BWTR4_ADDHLD_3 4503,352286
#define  FSMC_BWTR4_DATAST 4505,352377
#define  FSMC_BWTR4_DATAST_0 4506,352500
#define  FSMC_BWTR4_DATAST_1 4507,352589
#define  FSMC_BWTR4_DATAST_2 4508,352678
#define  FSMC_BWTR4_DATAST_3 4509,352767
#define  FSMC_BWTR4_CLKDIV 4511,352858
#define  FSMC_BWTR4_CLKDIV_0 4512,352979
#define  FSMC_BWTR4_CLKDIV_1 4513,353068
#define  FSMC_BWTR4_CLKDIV_2 4514,353157
#define  FSMC_BWTR4_CLKDIV_3 4515,353246
#define  FSMC_BWTR4_DATLAT 4517,353337
#define  FSMC_BWTR4_DATLAT_0 4518,353451
#define  FSMC_BWTR4_DATLAT_1 4519,353540
#define  FSMC_BWTR4_DATLAT_2 4520,353629
#define  FSMC_BWTR4_DATLAT_3 4521,353718
#define  FSMC_BWTR4_ACCMOD 4523,353809
#define  FSMC_BWTR4_ACCMOD_0 4524,353923
#define  FSMC_BWTR4_ACCMOD_1 4525,354012
#define  FSMC_PCR2_PWAITEN 4528,354185
#define  FSMC_PCR2_PBKEN 4529,354292
#define  FSMC_PCR2_PTYP 4530,354417
#define  FSMC_PCR2_PWID 4532,354514
#define  FSMC_PCR2_PWID_0 4533,354639
#define  FSMC_PCR2_PWID_1 4534,354728
#define  FSMC_PCR2_ECCEN 4536,354819
#define  FSMC_PCR2_TCLR 4538,354937
#define  FSMC_PCR2_TCLR_0 4539,355053
#define  FSMC_PCR2_TCLR_1 4540,355142
#define  FSMC_PCR2_TCLR_2 4541,355231
#define  FSMC_PCR2_TCLR_3 4542,355320
#define  FSMC_PCR2_TAR 4544,355411
#define  FSMC_PCR2_TAR_0 4545,355526
#define  FSMC_PCR2_TAR_1 4546,355615
#define  FSMC_PCR2_TAR_2 4547,355704
#define  FSMC_PCR2_TAR_3 4548,355793
#define  FSMC_PCR2_ECCPS 4550,355884
#define  FSMC_PCR2_ECCPS_0 4551,355999
#define  FSMC_PCR2_ECCPS_1 4552,356088
#define  FSMC_PCR2_ECCPS_2 4553,356177
#define  FSMC_PCR3_PWAITEN 4556,356350
#define  FSMC_PCR3_PBKEN 4557,356457
#define  FSMC_PCR3_PTYP 4558,356582
#define  FSMC_PCR3_PWID 4560,356679
#define  FSMC_PCR3_PWID_0 4561,356804
#define  FSMC_PCR3_PWID_1 4562,356893
#define  FSMC_PCR3_ECCEN 4564,356984
#define  FSMC_PCR3_TCLR 4566,357102
#define  FSMC_PCR3_TCLR_0 4567,357218
#define  FSMC_PCR3_TCLR_1 4568,357307
#define  FSMC_PCR3_TCLR_2 4569,357396
#define  FSMC_PCR3_TCLR_3 4570,357485
#define  FSMC_PCR3_TAR 4572,357576
#define  FSMC_PCR3_TAR_0 4573,357691
#define  FSMC_PCR3_TAR_1 4574,357780
#define  FSMC_PCR3_TAR_2 4575,357869
#define  FSMC_PCR3_TAR_3 4576,357958
#define  FSMC_PCR3_ECCPS 4578,358049
#define  FSMC_PCR3_ECCPS_0 4579,358164
#define  FSMC_PCR3_ECCPS_1 4580,358253
#define  FSMC_PCR3_ECCPS_2 4581,358342
#define  FSMC_PCR4_PWAITEN 4584,358515
#define  FSMC_PCR4_PBKEN 4585,358622
#define  FSMC_PCR4_PTYP 4586,358747
#define  FSMC_PCR4_PWID 4588,358844
#define  FSMC_PCR4_PWID_0 4589,358969
#define  FSMC_PCR4_PWID_1 4590,359058
#define  FSMC_PCR4_ECCEN 4592,359149
#define  FSMC_PCR4_TCLR 4594,359267
#define  FSMC_PCR4_TCLR_0 4595,359383
#define  FSMC_PCR4_TCLR_1 4596,359472
#define  FSMC_PCR4_TCLR_2 4597,359561
#define  FSMC_PCR4_TCLR_3 4598,359650
#define  FSMC_PCR4_TAR 4600,359741
#define  FSMC_PCR4_TAR_0 4601,359856
#define  FSMC_PCR4_TAR_1 4602,359945
#define  FSMC_PCR4_TAR_2 4603,360034
#define  FSMC_PCR4_TAR_3 4604,360123
#define  FSMC_PCR4_ECCPS 4606,360214
#define  FSMC_PCR4_ECCPS_0 4607,360329
#define  FSMC_PCR4_ECCPS_1 4608,360418
#define  FSMC_PCR4_ECCPS_2 4609,360507
#define  FSMC_SR2_IRS 4612,360680
#define  FSMC_SR2_ILS 4613,360807
#define  FSMC_SR2_IFS 4614,360934
#define  FSMC_SR2_IREN 4615,361061
#define  FSMC_SR2_ILEN 4616,361188
#define  FSMC_SR2_IFEN 4617,361315
#define  FSMC_SR2_FEMPT 4618,361442
#define  FSMC_SR3_IRS 4621,361620
#define  FSMC_SR3_ILS 4622,361747
#define  FSMC_SR3_IFS 4623,361874
#define  FSMC_SR3_IREN 4624,362001
#define  FSMC_SR3_ILEN 4625,362128
#define  FSMC_SR3_IFEN 4626,362255
#define  FSMC_SR3_FEMPT 4627,362382
#define  FSMC_SR4_IRS 4630,362560
#define  FSMC_SR4_ILS 4631,362688
#define  FSMC_SR4_IFS 4632,362816
#define  FSMC_SR4_IREN 4633,362944
#define  FSMC_SR4_ILEN 4634,363072
#define  FSMC_SR4_IFEN 4635,363200
#define  FSMC_SR4_FEMPT 4636,363328
#define  FSMC_PMEM2_MEMSET2 4639,363506
#define  FSMC_PMEM2_MEMSET2_0 4640,363636
#define  FSMC_PMEM2_MEMSET2_1 4641,363725
#define  FSMC_PMEM2_MEMSET2_2 4642,363814
#define  FSMC_PMEM2_MEMSET2_3 4643,363903
#define  FSMC_PMEM2_MEMSET2_4 4644,363992
#define  FSMC_PMEM2_MEMSET2_5 4645,364081
#define  FSMC_PMEM2_MEMSET2_6 4646,364170
#define  FSMC_PMEM2_MEMSET2_7 4647,364259
#define  FSMC_PMEM2_MEMWAIT2 4649,364350
#define  FSMC_PMEM2_MEMWAIT2_0 4650,364480
#define  FSMC_PMEM2_MEMWAIT2_1 4651,364569
#define  FSMC_PMEM2_MEMWAIT2_2 4652,364658
#define  FSMC_PMEM2_MEMWAIT2_3 4653,364747
#define  FSMC_PMEM2_MEMWAIT2_4 4654,364836
#define  FSMC_PMEM2_MEMWAIT2_5 4655,364925
#define  FSMC_PMEM2_MEMWAIT2_6 4656,365014
#define  FSMC_PMEM2_MEMWAIT2_7 4657,365103
#define  FSMC_PMEM2_MEMHOLD2 4659,365194
#define  FSMC_PMEM2_MEMHOLD2_0 4660,365324
#define  FSMC_PMEM2_MEMHOLD2_1 4661,365413
#define  FSMC_PMEM2_MEMHOLD2_2 4662,365502
#define  FSMC_PMEM2_MEMHOLD2_3 4663,365591
#define  FSMC_PMEM2_MEMHOLD2_4 4664,365680
#define  FSMC_PMEM2_MEMHOLD2_5 4665,365769
#define  FSMC_PMEM2_MEMHOLD2_6 4666,365858
#define  FSMC_PMEM2_MEMHOLD2_7 4667,365947
#define  FSMC_PMEM2_MEMHIZ2 4669,366038
#define  FSMC_PMEM2_MEMHIZ2_0 4670,366174
#define  FSMC_PMEM2_MEMHIZ2_1 4671,366263
#define  FSMC_PMEM2_MEMHIZ2_2 4672,366352
#define  FSMC_PMEM2_MEMHIZ2_3 4673,366441
#define  FSMC_PMEM2_MEMHIZ2_4 4674,366530
#define  FSMC_PMEM2_MEMHIZ2_5 4675,366619
#define  FSMC_PMEM2_MEMHIZ2_6 4676,366708
#define  FSMC_PMEM2_MEMHIZ2_7 4677,366797
#define  FSMC_PMEM3_MEMSET3 4680,366970
#define  FSMC_PMEM3_MEMSET3_0 4681,367100
#define  FSMC_PMEM3_MEMSET3_1 4682,367189
#define  FSMC_PMEM3_MEMSET3_2 4683,367278
#define  FSMC_PMEM3_MEMSET3_3 4684,367367
#define  FSMC_PMEM3_MEMSET3_4 4685,367456
#define  FSMC_PMEM3_MEMSET3_5 4686,367545
#define  FSMC_PMEM3_MEMSET3_6 4687,367634
#define  FSMC_PMEM3_MEMSET3_7 4688,367723
#define  FSMC_PMEM3_MEMWAIT3 4690,367814
#define  FSMC_PMEM3_MEMWAIT3_0 4691,367944
#define  FSMC_PMEM3_MEMWAIT3_1 4692,368033
#define  FSMC_PMEM3_MEMWAIT3_2 4693,368122
#define  FSMC_PMEM3_MEMWAIT3_3 4694,368211
#define  FSMC_PMEM3_MEMWAIT3_4 4695,368300
#define  FSMC_PMEM3_MEMWAIT3_5 4696,368389
#define  FSMC_PMEM3_MEMWAIT3_6 4697,368478
#define  FSMC_PMEM3_MEMWAIT3_7 4698,368567
#define  FSMC_PMEM3_MEMHOLD3 4700,368658
#define  FSMC_PMEM3_MEMHOLD3_0 4701,368788
#define  FSMC_PMEM3_MEMHOLD3_1 4702,368877
#define  FSMC_PMEM3_MEMHOLD3_2 4703,368966
#define  FSMC_PMEM3_MEMHOLD3_3 4704,369055
#define  FSMC_PMEM3_MEMHOLD3_4 4705,369144
#define  FSMC_PMEM3_MEMHOLD3_5 4706,369233
#define  FSMC_PMEM3_MEMHOLD3_6 4707,369322
#define  FSMC_PMEM3_MEMHOLD3_7 4708,369411
#define  FSMC_PMEM3_MEMHIZ3 4710,369502
#define  FSMC_PMEM3_MEMHIZ3_0 4711,369638
#define  FSMC_PMEM3_MEMHIZ3_1 4712,369727
#define  FSMC_PMEM3_MEMHIZ3_2 4713,369816
#define  FSMC_PMEM3_MEMHIZ3_3 4714,369905
#define  FSMC_PMEM3_MEMHIZ3_4 4715,369994
#define  FSMC_PMEM3_MEMHIZ3_5 4716,370083
#define  FSMC_PMEM3_MEMHIZ3_6 4717,370172
#define  FSMC_PMEM3_MEMHIZ3_7 4718,370261
#define  FSMC_PMEM4_MEMSET4 4721,370434
#define  FSMC_PMEM4_MEMSET4_0 4722,370564
#define  FSMC_PMEM4_MEMSET4_1 4723,370653
#define  FSMC_PMEM4_MEMSET4_2 4724,370742
#define  FSMC_PMEM4_MEMSET4_3 4725,370831
#define  FSMC_PMEM4_MEMSET4_4 4726,370920
#define  FSMC_PMEM4_MEMSET4_5 4727,371009
#define  FSMC_PMEM4_MEMSET4_6 4728,371098
#define  FSMC_PMEM4_MEMSET4_7 4729,371187
#define  FSMC_PMEM4_MEMWAIT4 4731,371278
#define  FSMC_PMEM4_MEMWAIT4_0 4732,371408
#define  FSMC_PMEM4_MEMWAIT4_1 4733,371497
#define  FSMC_PMEM4_MEMWAIT4_2 4734,371586
#define  FSMC_PMEM4_MEMWAIT4_3 4735,371675
#define  FSMC_PMEM4_MEMWAIT4_4 4736,371764
#define  FSMC_PMEM4_MEMWAIT4_5 4737,371853
#define  FSMC_PMEM4_MEMWAIT4_6 4738,371942
#define  FSMC_PMEM4_MEMWAIT4_7 4739,372031
#define  FSMC_PMEM4_MEMHOLD4 4741,372122
#define  FSMC_PMEM4_MEMHOLD4_0 4742,372252
#define  FSMC_PMEM4_MEMHOLD4_1 4743,372341
#define  FSMC_PMEM4_MEMHOLD4_2 4744,372430
#define  FSMC_PMEM4_MEMHOLD4_3 4745,372519
#define  FSMC_PMEM4_MEMHOLD4_4 4746,372608
#define  FSMC_PMEM4_MEMHOLD4_5 4747,372697
#define  FSMC_PMEM4_MEMHOLD4_6 4748,372786
#define  FSMC_PMEM4_MEMHOLD4_7 4749,372875
#define  FSMC_PMEM4_MEMHIZ4 4751,372966
#define  FSMC_PMEM4_MEMHIZ4_0 4752,373102
#define  FSMC_PMEM4_MEMHIZ4_1 4753,373191
#define  FSMC_PMEM4_MEMHIZ4_2 4754,373280
#define  FSMC_PMEM4_MEMHIZ4_3 4755,373369
#define  FSMC_PMEM4_MEMHIZ4_4 4756,373458
#define  FSMC_PMEM4_MEMHIZ4_5 4757,373547
#define  FSMC_PMEM4_MEMHIZ4_6 4758,373636
#define  FSMC_PMEM4_MEMHIZ4_7 4759,373725
#define  FSMC_PATT2_ATTSET2 4762,373898
#define  FSMC_PATT2_ATTSET2_0 4763,374031
#define  FSMC_PATT2_ATTSET2_1 4764,374120
#define  FSMC_PATT2_ATTSET2_2 4765,374209
#define  FSMC_PATT2_ATTSET2_3 4766,374298
#define  FSMC_PATT2_ATTSET2_4 4767,374387
#define  FSMC_PATT2_ATTSET2_5 4768,374476
#define  FSMC_PATT2_ATTSET2_6 4769,374565
#define  FSMC_PATT2_ATTSET2_7 4770,374654
#define  FSMC_PATT2_ATTWAIT2 4772,374745
#define  FSMC_PATT2_ATTWAIT2_0 4773,374878
#define  FSMC_PATT2_ATTWAIT2_1 4774,374967
#define  FSMC_PATT2_ATTWAIT2_2 4775,375056
#define  FSMC_PATT2_ATTWAIT2_3 4776,375145
#define  FSMC_PATT2_ATTWAIT2_4 4777,375234
#define  FSMC_PATT2_ATTWAIT2_5 4778,375323
#define  FSMC_PATT2_ATTWAIT2_6 4779,375412
#define  FSMC_PATT2_ATTWAIT2_7 4780,375501
#define  FSMC_PATT2_ATTHOLD2 4782,375592
#define  FSMC_PATT2_ATTHOLD2_0 4783,375725
#define  FSMC_PATT2_ATTHOLD2_1 4784,375814
#define  FSMC_PATT2_ATTHOLD2_2 4785,375903
#define  FSMC_PATT2_ATTHOLD2_3 4786,375992
#define  FSMC_PATT2_ATTHOLD2_4 4787,376081
#define  FSMC_PATT2_ATTHOLD2_5 4788,376170
#define  FSMC_PATT2_ATTHOLD2_6 4789,376259
#define  FSMC_PATT2_ATTHOLD2_7 4790,376348
#define  FSMC_PATT2_ATTHIZ2 4792,376439
#define  FSMC_PATT2_ATTHIZ2_0 4793,376578
#define  FSMC_PATT2_ATTHIZ2_1 4794,376667
#define  FSMC_PATT2_ATTHIZ2_2 4795,376756
#define  FSMC_PATT2_ATTHIZ2_3 4796,376845
#define  FSMC_PATT2_ATTHIZ2_4 4797,376934
#define  FSMC_PATT2_ATTHIZ2_5 4798,377023
#define  FSMC_PATT2_ATTHIZ2_6 4799,377112
#define  FSMC_PATT2_ATTHIZ2_7 4800,377201
#define  FSMC_PATT3_ATTSET3 4803,377374
#define  FSMC_PATT3_ATTSET3_0 4804,377507
#define  FSMC_PATT3_ATTSET3_1 4805,377596
#define  FSMC_PATT3_ATTSET3_2 4806,377685
#define  FSMC_PATT3_ATTSET3_3 4807,377774
#define  FSMC_PATT3_ATTSET3_4 4808,377863
#define  FSMC_PATT3_ATTSET3_5 4809,377952
#define  FSMC_PATT3_ATTSET3_6 4810,378041
#define  FSMC_PATT3_ATTSET3_7 4811,378130
#define  FSMC_PATT3_ATTWAIT3 4813,378221
#define  FSMC_PATT3_ATTWAIT3_0 4814,378354
#define  FSMC_PATT3_ATTWAIT3_1 4815,378443
#define  FSMC_PATT3_ATTWAIT3_2 4816,378532
#define  FSMC_PATT3_ATTWAIT3_3 4817,378621
#define  FSMC_PATT3_ATTWAIT3_4 4818,378710
#define  FSMC_PATT3_ATTWAIT3_5 4819,378799
#define  FSMC_PATT3_ATTWAIT3_6 4820,378888
#define  FSMC_PATT3_ATTWAIT3_7 4821,378977
#define  FSMC_PATT3_ATTHOLD3 4823,379068
#define  FSMC_PATT3_ATTHOLD3_0 4824,379201
#define  FSMC_PATT3_ATTHOLD3_1 4825,379290
#define  FSMC_PATT3_ATTHOLD3_2 4826,379379
#define  FSMC_PATT3_ATTHOLD3_3 4827,379468
#define  FSMC_PATT3_ATTHOLD3_4 4828,379557
#define  FSMC_PATT3_ATTHOLD3_5 4829,379646
#define  FSMC_PATT3_ATTHOLD3_6 4830,379735
#define  FSMC_PATT3_ATTHOLD3_7 4831,379824
#define  FSMC_PATT3_ATTHIZ3 4833,379915
#define  FSMC_PATT3_ATTHIZ3_0 4834,380054
#define  FSMC_PATT3_ATTHIZ3_1 4835,380143
#define  FSMC_PATT3_ATTHIZ3_2 4836,380232
#define  FSMC_PATT3_ATTHIZ3_3 4837,380321
#define  FSMC_PATT3_ATTHIZ3_4 4838,380410
#define  FSMC_PATT3_ATTHIZ3_5 4839,380499
#define  FSMC_PATT3_ATTHIZ3_6 4840,380588
#define  FSMC_PATT3_ATTHIZ3_7 4841,380677
#define  FSMC_PATT4_ATTSET4 4844,380850
#define  FSMC_PATT4_ATTSET4_0 4845,380983
#define  FSMC_PATT4_ATTSET4_1 4846,381072
#define  FSMC_PATT4_ATTSET4_2 4847,381161
#define  FSMC_PATT4_ATTSET4_3 4848,381250
#define  FSMC_PATT4_ATTSET4_4 4849,381339
#define  FSMC_PATT4_ATTSET4_5 4850,381428
#define  FSMC_PATT4_ATTSET4_6 4851,381517
#define  FSMC_PATT4_ATTSET4_7 4852,381606
#define  FSMC_PATT4_ATTWAIT4 4854,381697
#define  FSMC_PATT4_ATTWAIT4_0 4855,381830
#define  FSMC_PATT4_ATTWAIT4_1 4856,381919
#define  FSMC_PATT4_ATTWAIT4_2 4857,382008
#define  FSMC_PATT4_ATTWAIT4_3 4858,382097
#define  FSMC_PATT4_ATTWAIT4_4 4859,382186
#define  FSMC_PATT4_ATTWAIT4_5 4860,382275
#define  FSMC_PATT4_ATTWAIT4_6 4861,382364
#define  FSMC_PATT4_ATTWAIT4_7 4862,382453
#define  FSMC_PATT4_ATTHOLD4 4864,382544
#define  FSMC_PATT4_ATTHOLD4_0 4865,382677
#define  FSMC_PATT4_ATTHOLD4_1 4866,382766
#define  FSMC_PATT4_ATTHOLD4_2 4867,382855
#define  FSMC_PATT4_ATTHOLD4_3 4868,382944
#define  FSMC_PATT4_ATTHOLD4_4 4869,383033
#define  FSMC_PATT4_ATTHOLD4_5 4870,383122
#define  FSMC_PATT4_ATTHOLD4_6 4871,383211
#define  FSMC_PATT4_ATTHOLD4_7 4872,383300
#define  FSMC_PATT4_ATTHIZ4 4874,383391
#define  FSMC_PATT4_ATTHIZ4_0 4875,383530
#define  FSMC_PATT4_ATTHIZ4_1 4876,383619
#define  FSMC_PATT4_ATTHIZ4_2 4877,383708
#define  FSMC_PATT4_ATTHIZ4_3 4878,383797
#define  FSMC_PATT4_ATTHIZ4_4 4879,383886
#define  FSMC_PATT4_ATTHIZ4_5 4880,383975
#define  FSMC_PATT4_ATTHIZ4_6 4881,384064
#define  FSMC_PATT4_ATTHIZ4_7 4882,384153
#define  FSMC_PIO4_IOSET4 4885,384326
#define  FSMC_PIO4_IOSET4_0 4886,384445
#define  FSMC_PIO4_IOSET4_1 4887,384534
#define  FSMC_PIO4_IOSET4_2 4888,384623
#define  FSMC_PIO4_IOSET4_3 4889,384712
#define  FSMC_PIO4_IOSET4_4 4890,384801
#define  FSMC_PIO4_IOSET4_5 4891,384890
#define  FSMC_PIO4_IOSET4_6 4892,384979
#define  FSMC_PIO4_IOSET4_7 4893,385068
#define  FSMC_PIO4_IOWAIT4 4895,385159
#define  FSMC_PIO4_IOWAIT4_0 4896,385278
#define  FSMC_PIO4_IOWAIT4_1 4897,385367
#define  FSMC_PIO4_IOWAIT4_2 4898,385456
#define  FSMC_PIO4_IOWAIT4_3 4899,385545
#define  FSMC_PIO4_IOWAIT4_4 4900,385634
#define  FSMC_PIO4_IOWAIT4_5 4901,385723
#define  FSMC_PIO4_IOWAIT4_6 4902,385812
#define  FSMC_PIO4_IOWAIT4_7 4903,385901
#define  FSMC_PIO4_IOHOLD4 4905,385992
#define  FSMC_PIO4_IOHOLD4_0 4906,386111
#define  FSMC_PIO4_IOHOLD4_1 4907,386200
#define  FSMC_PIO4_IOHOLD4_2 4908,386289
#define  FSMC_PIO4_IOHOLD4_3 4909,386378
#define  FSMC_PIO4_IOHOLD4_4 4910,386467
#define  FSMC_PIO4_IOHOLD4_5 4911,386556
#define  FSMC_PIO4_IOHOLD4_6 4912,386645
#define  FSMC_PIO4_IOHOLD4_7 4913,386734
#define  FSMC_PIO4_IOHIZ4 4915,386825
#define  FSMC_PIO4_IOHIZ4_0 4916,386950
#define  FSMC_PIO4_IOHIZ4_1 4917,387039
#define  FSMC_PIO4_IOHIZ4_2 4918,387128
#define  FSMC_PIO4_IOHIZ4_3 4919,387217
#define  FSMC_PIO4_IOHIZ4_4 4920,387306
#define  FSMC_PIO4_IOHIZ4_5 4921,387395
#define  FSMC_PIO4_IOHIZ4_6 4922,387484
#define  FSMC_PIO4_IOHIZ4_7 4923,387573
#define  FSMC_ECCR2_ECC2 4926,387746
#define  FSMC_ECCR3_ECC3 4929,387924
#define  FMC_BCR1_MBKEN 4939,388600
#define  FMC_BCR1_MUXEN 4940,388721
#define  FMC_BCR1_MTYP 4942,388844
#define  FMC_BCR1_MTYP_0 4943,388965
#define  FMC_BCR1_MTYP_1 4944,389053
#define  FMC_BCR1_MWID 4946,389143
#define  FMC_BCR1_MWID_0 4947,389264
#define  FMC_BCR1_MWID_1 4948,389352
#define  FMC_BCR1_FACCEN 4950,389442
#define  FMC_BCR1_BURSTEN 4951,389551
#define  FMC_BCR1_WAITPOL 4952,389660
#define  FMC_BCR1_WRAPMOD 4953,389769
#define  FMC_BCR1_WAITCFG 4954,389878
#define  FMC_BCR1_WREN 4955,389987
#define  FMC_BCR1_WAITEN 4956,390096
#define  FMC_BCR1_EXTMOD 4957,390205
#define  FMC_BCR1_ASYNCWAIT 4958,390314
#define  FMC_BCR1_CBURSTRW 4959,390423
#define  FMC_BCR1_CCLKEN 4960,390532
#define  FMC_BCR2_MBKEN 4963,390724
#define  FMC_BCR2_MUXEN 4964,390845
#define  FMC_BCR2_MTYP 4966,390968
#define  FMC_BCR2_MTYP_0 4967,391089
#define  FMC_BCR2_MTYP_1 4968,391177
#define  FMC_BCR2_MWID 4970,391267
#define  FMC_BCR2_MWID_0 4971,391388
#define  FMC_BCR2_MWID_1 4972,391476
#define  FMC_BCR2_FACCEN 4974,391566
#define  FMC_BCR2_BURSTEN 4975,391675
#define  FMC_BCR2_WAITPOL 4976,391784
#define  FMC_BCR2_WRAPMOD 4977,391893
#define  FMC_BCR2_WAITCFG 4978,392002
#define  FMC_BCR2_WREN 4979,392111
#define  FMC_BCR2_WAITEN 4980,392220
#define  FMC_BCR2_EXTMOD 4981,392329
#define  FMC_BCR2_ASYNCWAIT 4982,392438
#define  FMC_BCR2_CBURSTRW 4983,392547
#define  FMC_BCR3_MBKEN 4986,392739
#define  FMC_BCR3_MUXEN 4987,392860
#define  FMC_BCR3_MTYP 4989,392983
#define  FMC_BCR3_MTYP_0 4990,393104
#define  FMC_BCR3_MTYP_1 4991,393192
#define  FMC_BCR3_MWID 4993,393282
#define  FMC_BCR3_MWID_0 4994,393403
#define  FMC_BCR3_MWID_1 4995,393491
#define  FMC_BCR3_FACCEN 4997,393581
#define  FMC_BCR3_BURSTEN 4998,393690
#define  FMC_BCR3_WAITPOL 4999,393799
#define  FMC_BCR3_WRAPMOD 5000,393908
#define  FMC_BCR3_WAITCFG 5001,394017
#define  FMC_BCR3_WREN 5002,394126
#define  FMC_BCR3_WAITEN 5003,394235
#define  FMC_BCR3_EXTMOD 5004,394344
#define  FMC_BCR3_ASYNCWAIT 5005,394453
#define  FMC_BCR3_CBURSTRW 5006,394562
#define  FMC_BCR4_MBKEN 5009,394754
#define  FMC_BCR4_MUXEN 5010,394875
#define  FMC_BCR4_MTYP 5012,394998
#define  FMC_BCR4_MTYP_0 5013,395119
#define  FMC_BCR4_MTYP_1 5014,395207
#define  FMC_BCR4_MWID 5016,395297
#define  FMC_BCR4_MWID_0 5017,395418
#define  FMC_BCR4_MWID_1 5018,395506
#define  FMC_BCR4_FACCEN 5020,395596
#define  FMC_BCR4_BURSTEN 5021,395705
#define  FMC_BCR4_WAITPOL 5022,395814
#define  FMC_BCR4_WRAPMOD 5023,395923
#define  FMC_BCR4_WAITCFG 5024,396032
#define  FMC_BCR4_WREN 5025,396141
#define  FMC_BCR4_WAITEN 5026,396250
#define  FMC_BCR4_EXTMOD 5027,396359
#define  FMC_BCR4_ASYNCWAIT 5028,396468
#define  FMC_BCR4_CBURSTRW 5029,396577
#define  FMC_BTR1_ADDSET 5032,396768
#define  FMC_BTR1_ADDSET_0 5033,396898
#define  FMC_BTR1_ADDSET_1 5034,396986
#define  FMC_BTR1_ADDSET_2 5035,397074
#define  FMC_BTR1_ADDSET_3 5036,397162
#define  FMC_BTR1_ADDHLD 5038,397252
#define  FMC_BTR1_ADDHLD_0 5039,397382
#define  FMC_BTR1_ADDHLD_1 5040,397470
#define  FMC_BTR1_ADDHLD_2 5041,397558
#define  FMC_BTR1_ADDHLD_3 5042,397646
#define  FMC_BTR1_DATAST 5044,397736
#define  FMC_BTR1_DATAST_0 5045,397858
#define  FMC_BTR1_DATAST_1 5046,397946
#define  FMC_BTR1_DATAST_2 5047,398034
#define  FMC_BTR1_DATAST_3 5048,398122
#define  FMC_BTR1_DATAST_4 5049,398210
#define  FMC_BTR1_DATAST_5 5050,398298
#define  FMC_BTR1_DATAST_6 5051,398386
#define  FMC_BTR1_DATAST_7 5052,398474
#define  FMC_BTR1_BUSTURN 5054,398564
#define  FMC_BTR1_BUSTURN_0 5055,398696
#define  FMC_BTR1_BUSTURN_1 5056,398784
#define  FMC_BTR1_BUSTURN_2 5057,398872
#define  FMC_BTR1_BUSTURN_3 5058,398960
#define  FMC_BTR1_CLKDIV 5060,399050
#define  FMC_BTR1_CLKDIV_0 5061,399170
#define  FMC_BTR1_CLKDIV_1 5062,399258
#define  FMC_BTR1_CLKDIV_2 5063,399346
#define  FMC_BTR1_CLKDIV_3 5064,399434
#define  FMC_BTR1_DATLAT 5066,399524
#define  FMC_BTR1_DATLAT_0 5067,399637
#define  FMC_BTR1_DATLAT_1 5068,399725
#define  FMC_BTR1_DATLAT_2 5069,399813
#define  FMC_BTR1_DATLAT_3 5070,399901
#define  FMC_BTR1_ACCMOD 5072,399991
#define  FMC_BTR1_ACCMOD_0 5073,400104
#define  FMC_BTR1_ACCMOD_1 5074,400192
#define  FMC_BTR2_ADDSET 5077,400363
#define  FMC_BTR2_ADDSET_0 5078,400493
#define  FMC_BTR2_ADDSET_1 5079,400581
#define  FMC_BTR2_ADDSET_2 5080,400669
#define  FMC_BTR2_ADDSET_3 5081,400757
#define  FMC_BTR2_ADDHLD 5083,400847
#define  FMC_BTR2_ADDHLD_0 5084,400976
#define  FMC_BTR2_ADDHLD_1 5085,401064
#define  FMC_BTR2_ADDHLD_2 5086,401152
#define  FMC_BTR2_ADDHLD_3 5087,401240
#define  FMC_BTR2_DATAST 5089,401330
#define  FMC_BTR2_DATAST_0 5090,401452
#define  FMC_BTR2_DATAST_1 5091,401540
#define  FMC_BTR2_DATAST_2 5092,401628
#define  FMC_BTR2_DATAST_3 5093,401716
#define  FMC_BTR2_DATAST_4 5094,401804
#define  FMC_BTR2_DATAST_5 5095,401892
#define  FMC_BTR2_DATAST_6 5096,401980
#define  FMC_BTR2_DATAST_7 5097,402068
#define  FMC_BTR2_BUSTURN 5099,402158
#define  FMC_BTR2_BUSTURN_0 5100,402290
#define  FMC_BTR2_BUSTURN_1 5101,402378
#define  FMC_BTR2_BUSTURN_2 5102,402466
#define  FMC_BTR2_BUSTURN_3 5103,402554
#define  FMC_BTR2_CLKDIV 5105,402644
#define  FMC_BTR2_CLKDIV_0 5106,402764
#define  FMC_BTR2_CLKDIV_1 5107,402852
#define  FMC_BTR2_CLKDIV_2 5108,402940
#define  FMC_BTR2_CLKDIV_3 5109,403028
#define  FMC_BTR2_DATLAT 5111,403118
#define  FMC_BTR2_DATLAT_0 5112,403231
#define  FMC_BTR2_DATLAT_1 5113,403319
#define  FMC_BTR2_DATLAT_2 5114,403407
#define  FMC_BTR2_DATLAT_3 5115,403495
#define  FMC_BTR2_ACCMOD 5117,403585
#define  FMC_BTR2_ACCMOD_0 5118,403698
#define  FMC_BTR2_ACCMOD_1 5119,403786
#define  FMC_BTR3_ADDSET 5122,403958
#define  FMC_BTR3_ADDSET_0 5123,404088
#define  FMC_BTR3_ADDSET_1 5124,404176
#define  FMC_BTR3_ADDSET_2 5125,404264
#define  FMC_BTR3_ADDSET_3 5126,404352
#define  FMC_BTR3_ADDHLD 5128,404442
#define  FMC_BTR3_ADDHLD_0 5129,404571
#define  FMC_BTR3_ADDHLD_1 5130,404659
#define  FMC_BTR3_ADDHLD_2 5131,404747
#define  FMC_BTR3_ADDHLD_3 5132,404835
#define  FMC_BTR3_DATAST 5134,404925
#define  FMC_BTR3_DATAST_0 5135,405047
#define  FMC_BTR3_DATAST_1 5136,405135
#define  FMC_BTR3_DATAST_2 5137,405223
#define  FMC_BTR3_DATAST_3 5138,405311
#define  FMC_BTR3_DATAST_4 5139,405399
#define  FMC_BTR3_DATAST_5 5140,405487
#define  FMC_BTR3_DATAST_6 5141,405575
#define  FMC_BTR3_DATAST_7 5142,405663
#define  FMC_BTR3_BUSTURN 5144,405753
#define  FMC_BTR3_BUSTURN_0 5145,405885
#define  FMC_BTR3_BUSTURN_1 5146,405973
#define  FMC_BTR3_BUSTURN_2 5147,406061
#define  FMC_BTR3_BUSTURN_3 5148,406149
#define  FMC_BTR3_CLKDIV 5150,406239
#define  FMC_BTR3_CLKDIV_0 5151,406359
#define  FMC_BTR3_CLKDIV_1 5152,406447
#define  FMC_BTR3_CLKDIV_2 5153,406535
#define  FMC_BTR3_CLKDIV_3 5154,406623
#define  FMC_BTR3_DATLAT 5156,406713
#define  FMC_BTR3_DATLAT_0 5157,406826
#define  FMC_BTR3_DATLAT_1 5158,406914
#define  FMC_BTR3_DATLAT_2 5159,407002
#define  FMC_BTR3_DATLAT_3 5160,407090
#define  FMC_BTR3_ACCMOD 5162,407180
#define  FMC_BTR3_ACCMOD_0 5163,407293
#define  FMC_BTR3_ACCMOD_1 5164,407381
#define  FMC_BTR4_ADDSET 5167,407552
#define  FMC_BTR4_ADDSET_0 5168,407682
#define  FMC_BTR4_ADDSET_1 5169,407770
#define  FMC_BTR4_ADDSET_2 5170,407858
#define  FMC_BTR4_ADDSET_3 5171,407946
#define  FMC_BTR4_ADDHLD 5173,408036
#define  FMC_BTR4_ADDHLD_0 5174,408165
#define  FMC_BTR4_ADDHLD_1 5175,408253
#define  FMC_BTR4_ADDHLD_2 5176,408341
#define  FMC_BTR4_ADDHLD_3 5177,408429
#define  FMC_BTR4_DATAST 5179,408519
#define  FMC_BTR4_DATAST_0 5180,408641
#define  FMC_BTR4_DATAST_1 5181,408729
#define  FMC_BTR4_DATAST_2 5182,408817
#define  FMC_BTR4_DATAST_3 5183,408905
#define  FMC_BTR4_DATAST_4 5184,408993
#define  FMC_BTR4_DATAST_5 5185,409081
#define  FMC_BTR4_DATAST_6 5186,409169
#define  FMC_BTR4_DATAST_7 5187,409257
#define  FMC_BTR4_BUSTURN 5189,409347
#define  FMC_BTR4_BUSTURN_0 5190,409479
#define  FMC_BTR4_BUSTURN_1 5191,409567
#define  FMC_BTR4_BUSTURN_2 5192,409655
#define  FMC_BTR4_BUSTURN_3 5193,409743
#define  FMC_BTR4_CLKDIV 5195,409833
#define  FMC_BTR4_CLKDIV_0 5196,409953
#define  FMC_BTR4_CLKDIV_1 5197,410041
#define  FMC_BTR4_CLKDIV_2 5198,410129
#define  FMC_BTR4_CLKDIV_3 5199,410217
#define  FMC_BTR4_DATLAT 5201,410307
#define  FMC_BTR4_DATLAT_0 5202,410420
#define  FMC_BTR4_DATLAT_1 5203,410508
#define  FMC_BTR4_DATLAT_2 5204,410596
#define  FMC_BTR4_DATLAT_3 5205,410684
#define  FMC_BTR4_ACCMOD 5207,410774
#define  FMC_BTR4_ACCMOD_0 5208,410887
#define  FMC_BTR4_ACCMOD_1 5209,410975
#define  FMC_BWTR1_ADDSET 5212,411146
#define  FMC_BWTR1_ADDSET_0 5213,411276
#define  FMC_BWTR1_ADDSET_1 5214,411364
#define  FMC_BWTR1_ADDSET_2 5215,411452
#define  FMC_BWTR1_ADDSET_3 5216,411540
#define  FMC_BWTR1_ADDHLD 5218,411630
#define  FMC_BWTR1_ADDHLD_0 5219,411759
#define  FMC_BWTR1_ADDHLD_1 5220,411847
#define  FMC_BWTR1_ADDHLD_2 5221,411935
#define  FMC_BWTR1_ADDHLD_3 5222,412023
#define  FMC_BWTR1_DATAST 5224,412113
#define  FMC_BWTR1_DATAST_0 5225,412235
#define  FMC_BWTR1_DATAST_1 5226,412323
#define  FMC_BWTR1_DATAST_2 5227,412411
#define  FMC_BWTR1_DATAST_3 5228,412499
#define  FMC_BWTR1_DATAST_4 5229,412587
#define  FMC_BWTR1_DATAST_5 5230,412675
#define  FMC_BWTR1_DATAST_6 5231,412763
#define  FMC_BWTR1_DATAST_7 5232,412851
#define  FMC_BWTR1_CLKDIV 5234,412941
#define  FMC_BWTR1_CLKDIV_0 5235,413061
#define  FMC_BWTR1_CLKDIV_1 5236,413149
#define  FMC_BWTR1_CLKDIV_2 5237,413237
#define  FMC_BWTR1_CLKDIV_3 5238,413325
#define  FMC_BWTR1_DATLAT 5240,413415
#define  FMC_BWTR1_DATLAT_0 5241,413528
#define  FMC_BWTR1_DATLAT_1 5242,413616
#define  FMC_BWTR1_DATLAT_2 5243,413704
#define  FMC_BWTR1_DATLAT_3 5244,413792
#define  FMC_BWTR1_ACCMOD 5246,413882
#define  FMC_BWTR1_ACCMOD_0 5247,413995
#define  FMC_BWTR1_ACCMOD_1 5248,414083
#define  FMC_BWTR2_ADDSET 5251,414254
#define  FMC_BWTR2_ADDSET_0 5252,414384
#define  FMC_BWTR2_ADDSET_1 5253,414472
#define  FMC_BWTR2_ADDSET_2 5254,414560
#define  FMC_BWTR2_ADDSET_3 5255,414648
#define  FMC_BWTR2_ADDHLD 5257,414738
#define  FMC_BWTR2_ADDHLD_0 5258,414867
#define  FMC_BWTR2_ADDHLD_1 5259,414955
#define  FMC_BWTR2_ADDHLD_2 5260,415043
#define  FMC_BWTR2_ADDHLD_3 5261,415131
#define  FMC_BWTR2_DATAST 5263,415221
#define  FMC_BWTR2_DATAST_0 5264,415343
#define  FMC_BWTR2_DATAST_1 5265,415431
#define  FMC_BWTR2_DATAST_2 5266,415519
#define  FMC_BWTR2_DATAST_3 5267,415607
#define  FMC_BWTR2_DATAST_4 5268,415695
#define  FMC_BWTR2_DATAST_5 5269,415783
#define  FMC_BWTR2_DATAST_6 5270,415871
#define  FMC_BWTR2_DATAST_7 5271,415959
#define  FMC_BWTR2_CLKDIV 5273,416049
#define  FMC_BWTR2_CLKDIV_0 5274,416169
#define  FMC_BWTR2_CLKDIV_1 5275,416257
#define  FMC_BWTR2_CLKDIV_2 5276,416344
#define  FMC_BWTR2_CLKDIV_3 5277,416432
#define  FMC_BWTR2_DATLAT 5279,416522
#define  FMC_BWTR2_DATLAT_0 5280,416635
#define  FMC_BWTR2_DATLAT_1 5281,416723
#define  FMC_BWTR2_DATLAT_2 5282,416811
#define  FMC_BWTR2_DATLAT_3 5283,416899
#define  FMC_BWTR2_ACCMOD 5285,416989
#define  FMC_BWTR2_ACCMOD_0 5286,417102
#define  FMC_BWTR2_ACCMOD_1 5287,417190
#define  FMC_BWTR3_ADDSET 5290,417361
#define  FMC_BWTR3_ADDSET_0 5291,417491
#define  FMC_BWTR3_ADDSET_1 5292,417579
#define  FMC_BWTR3_ADDSET_2 5293,417667
#define  FMC_BWTR3_ADDSET_3 5294,417755
#define  FMC_BWTR3_ADDHLD 5296,417845
#define  FMC_BWTR3_ADDHLD_0 5297,417974
#define  FMC_BWTR3_ADDHLD_1 5298,418062
#define  FMC_BWTR3_ADDHLD_2 5299,418150
#define  FMC_BWTR3_ADDHLD_3 5300,418238
#define  FMC_BWTR3_DATAST 5302,418328
#define  FMC_BWTR3_DATAST_0 5303,418450
#define  FMC_BWTR3_DATAST_1 5304,418538
#define  FMC_BWTR3_DATAST_2 5305,418626
#define  FMC_BWTR3_DATAST_3 5306,418714
#define  FMC_BWTR3_DATAST_4 5307,418802
#define  FMC_BWTR3_DATAST_5 5308,418890
#define  FMC_BWTR3_DATAST_6 5309,418978
#define  FMC_BWTR3_DATAST_7 5310,419066
#define  FMC_BWTR3_CLKDIV 5312,419156
#define  FMC_BWTR3_CLKDIV_0 5313,419276
#define  FMC_BWTR3_CLKDIV_1 5314,419364
#define  FMC_BWTR3_CLKDIV_2 5315,419452
#define  FMC_BWTR3_CLKDIV_3 5316,419540
#define  FMC_BWTR3_DATLAT 5318,419630
#define  FMC_BWTR3_DATLAT_0 5319,419743
#define  FMC_BWTR3_DATLAT_1 5320,419831
#define  FMC_BWTR3_DATLAT_2 5321,419919
#define  FMC_BWTR3_DATLAT_3 5322,420007
#define  FMC_BWTR3_ACCMOD 5324,420097
#define  FMC_BWTR3_ACCMOD_0 5325,420210
#define  FMC_BWTR3_ACCMOD_1 5326,420298
#define  FMC_BWTR4_ADDSET 5329,420469
#define  FMC_BWTR4_ADDSET_0 5330,420599
#define  FMC_BWTR4_ADDSET_1 5331,420687
#define  FMC_BWTR4_ADDSET_2 5332,420775
#define  FMC_BWTR4_ADDSET_3 5333,420863
#define  FMC_BWTR4_ADDHLD 5335,420953
#define  FMC_BWTR4_ADDHLD_0 5336,421082
#define  FMC_BWTR4_ADDHLD_1 5337,421170
#define  FMC_BWTR4_ADDHLD_2 5338,421258
#define  FMC_BWTR4_ADDHLD_3 5339,421346
#define  FMC_BWTR4_DATAST 5341,421436
#define  FMC_BWTR4_DATAST_0 5342,421558
#define  FMC_BWTR4_DATAST_1 5343,421646
#define  FMC_BWTR4_DATAST_2 5344,421734
#define  FMC_BWTR4_DATAST_3 5345,421822
#define  FMC_BWTR4_DATAST_4 5346,421910
#define  FMC_BWTR4_DATAST_5 5347,421998
#define  FMC_BWTR4_DATAST_6 5348,422086
#define  FMC_BWTR4_DATAST_7 5349,422174
#define  FMC_BWTR4_CLKDIV 5351,422264
#define  FMC_BWTR4_CLKDIV_0 5352,422384
#define  FMC_BWTR4_CLKDIV_1 5353,422472
#define  FMC_BWTR4_CLKDIV_2 5354,422560
#define  FMC_BWTR4_CLKDIV_3 5355,422648
#define  FMC_BWTR4_DATLAT 5357,422738
#define  FMC_BWTR4_DATLAT_0 5358,422851
#define  FMC_BWTR4_DATLAT_1 5359,422939
#define  FMC_BWTR4_DATLAT_2 5360,423027
#define  FMC_BWTR4_DATLAT_3 5361,423115
#define  FMC_BWTR4_ACCMOD 5363,423205
#define  FMC_BWTR4_ACCMOD_0 5364,423318
#define  FMC_BWTR4_ACCMOD_1 5365,423406
#define  FMC_PCR2_PWAITEN 5368,423577
#define  FMC_PCR2_PBKEN 5369,423701
#define  FMC_PCR2_PTYP 5370,423825
#define  FMC_PCR2_PWID 5372,423951
#define  FMC_PCR2_PWID_0 5373,424075
#define  FMC_PCR2_PWID_1 5374,424163
#define  FMC_PCR2_ECCEN 5376,424253
#define  FMC_PCR2_TCLR 5378,424379
#define  FMC_PCR2_TCLR_0 5379,424503
#define  FMC_PCR2_TCLR_1 5380,424591
#define  FMC_PCR2_TCLR_2 5381,424679
#define  FMC_PCR2_TCLR_3 5382,424767
#define  FMC_PCR2_TAR 5384,424857
#define  FMC_PCR2_TAR_0 5385,424981
#define  FMC_PCR2_TAR_1 5386,425069
#define  FMC_PCR2_TAR_2 5387,425157
#define  FMC_PCR2_TAR_3 5388,425245
#define  FMC_PCR2_ECCPS 5390,425335
#define  FMC_PCR2_ECCPS_0 5391,425459
#define  FMC_PCR2_ECCPS_1 5392,425547
#define  FMC_PCR2_ECCPS_2 5393,425635
#define  FMC_PCR3_PWAITEN 5396,425806
#define  FMC_PCR3_PBKEN 5397,425930
#define  FMC_PCR3_PTYP 5398,426054
#define  FMC_PCR3_PWID 5400,426180
#define  FMC_PCR3_PWID_0 5401,426304
#define  FMC_PCR3_PWID_1 5402,426392
#define  FMC_PCR3_ECCEN 5404,426482
#define  FMC_PCR3_TCLR 5406,426608
#define  FMC_PCR3_TCLR_0 5407,426732
#define  FMC_PCR3_TCLR_1 5408,426820
#define  FMC_PCR3_TCLR_2 5409,426908
#define  FMC_PCR3_TCLR_3 5410,426996
#define  FMC_PCR3_TAR 5412,427086
#define  FMC_PCR3_TAR_0 5413,427210
#define  FMC_PCR3_TAR_1 5414,427298
#define  FMC_PCR3_TAR_2 5415,427386
#define  FMC_PCR3_TAR_3 5416,427474
#define  FMC_PCR3_ECCPS 5418,427564
#define  FMC_PCR3_ECCPS_0 5419,427688
#define  FMC_PCR3_ECCPS_1 5420,427776
#define  FMC_PCR3_ECCPS_2 5421,427864
#define  FMC_PCR4_PWAITEN 5424,428035
#define  FMC_PCR4_PBKEN 5425,428159
#define  FMC_PCR4_PTYP 5426,428283
#define  FMC_PCR4_PWID 5428,428409
#define  FMC_PCR4_PWID_0 5429,428533
#define  FMC_PCR4_PWID_1 5430,428621
#define  FMC_PCR4_ECCEN 5432,428711
#define  FMC_PCR4_TCLR 5434,428837
#define  FMC_PCR4_TCLR_0 5435,428961
#define  FMC_PCR4_TCLR_1 5436,429049
#define  FMC_PCR4_TCLR_2 5437,429137
#define  FMC_PCR4_TCLR_3 5438,429225
#define  FMC_PCR4_TAR 5440,429315
#define  FMC_PCR4_TAR_0 5441,429439
#define  FMC_PCR4_TAR_1 5442,429527
#define  FMC_PCR4_TAR_2 5443,429615
#define  FMC_PCR4_TAR_3 5444,429703
#define  FMC_PCR4_ECCPS 5446,429793
#define  FMC_PCR4_ECCPS_0 5447,429917
#define  FMC_PCR4_ECCPS_1 5448,430005
#define  FMC_PCR4_ECCPS_2 5449,430093
#define  FMC_SR2_IRS 5452,430264
#define  FMC_SR2_ILS 5453,430390
#define  FMC_SR2_IFS 5454,430516
#define  FMC_SR2_IREN 5455,430642
#define  FMC_SR2_ILEN 5456,430768
#define  FMC_SR2_IFEN 5457,430894
#define  FMC_SR2_FEMPT 5458,431020
#define  FMC_SR3_IRS 5461,431229
#define  FMC_SR3_ILS 5462,431355
#define  FMC_SR3_IFS 5463,431481
#define  FMC_SR3_IREN 5464,431607
#define  FMC_SR3_ILEN 5465,431733
#define  FMC_SR3_IFEN 5466,431859
#define  FMC_SR3_FEMPT 5467,431985
#define  FMC_SR4_IRS 5470,432194
#define  FMC_SR4_ILS 5471,432320
#define  FMC_SR4_IFS 5472,432446
#define  FMC_SR4_IREN 5473,432572
#define  FMC_SR4_ILEN 5474,432698
#define  FMC_SR4_IFEN 5475,432824
#define  FMC_SR4_FEMPT 5476,432950
#define  FMC_PMEM2_MEMSET2 5479,433159
#define  FMC_PMEM2_MEMSET2_0 5480,433288
#define  FMC_PMEM2_MEMSET2_1 5481,433376
#define  FMC_PMEM2_MEMSET2_2 5482,433464
#define  FMC_PMEM2_MEMSET2_3 5483,433552
#define  FMC_PMEM2_MEMSET2_4 5484,433640
#define  FMC_PMEM2_MEMSET2_5 5485,433728
#define  FMC_PMEM2_MEMSET2_6 5486,433816
#define  FMC_PMEM2_MEMSET2_7 5487,433904
#define  FMC_PMEM2_MEMWAIT2 5489,433994
#define  FMC_PMEM2_MEMWAIT2_0 5490,434123
#define  FMC_PMEM2_MEMWAIT2_1 5491,434211
#define  FMC_PMEM2_MEMWAIT2_2 5492,434299
#define  FMC_PMEM2_MEMWAIT2_3 5493,434387
#define  FMC_PMEM2_MEMWAIT2_4 5494,434475
#define  FMC_PMEM2_MEMWAIT2_5 5495,434563
#define  FMC_PMEM2_MEMWAIT2_6 5496,434651
#define  FMC_PMEM2_MEMWAIT2_7 5497,434739
#define  FMC_PMEM2_MEMHOLD2 5499,434829
#define  FMC_PMEM2_MEMHOLD2_0 5500,434958
#define  FMC_PMEM2_MEMHOLD2_1 5501,435046
#define  FMC_PMEM2_MEMHOLD2_2 5502,435134
#define  FMC_PMEM2_MEMHOLD2_3 5503,435222
#define  FMC_PMEM2_MEMHOLD2_4 5504,435310
#define  FMC_PMEM2_MEMHOLD2_5 5505,435398
#define  FMC_PMEM2_MEMHOLD2_6 5506,435486
#define  FMC_PMEM2_MEMHOLD2_7 5507,435574
#define  FMC_PMEM2_MEMHIZ2 5509,435664
#define  FMC_PMEM2_MEMHIZ2_0 5510,435799
#define  FMC_PMEM2_MEMHIZ2_1 5511,435887
#define  FMC_PMEM2_MEMHIZ2_2 5512,435975
#define  FMC_PMEM2_MEMHIZ2_3 5513,436063
#define  FMC_PMEM2_MEMHIZ2_4 5514,436151
#define  FMC_PMEM2_MEMHIZ2_5 5515,436239
#define  FMC_PMEM2_MEMHIZ2_6 5516,436327
#define  FMC_PMEM2_MEMHIZ2_7 5517,436415
#define  FMC_PMEM3_MEMSET3 5520,436586
#define  FMC_PMEM3_MEMSET3_0 5521,436715
#define  FMC_PMEM3_MEMSET3_1 5522,436803
#define  FMC_PMEM3_MEMSET3_2 5523,436891
#define  FMC_PMEM3_MEMSET3_3 5524,436979
#define  FMC_PMEM3_MEMSET3_4 5525,437067
#define  FMC_PMEM3_MEMSET3_5 5526,437155
#define  FMC_PMEM3_MEMSET3_6 5527,437243
#define  FMC_PMEM3_MEMSET3_7 5528,437331
#define  FMC_PMEM3_MEMWAIT3 5530,437421
#define  FMC_PMEM3_MEMWAIT3_0 5531,437550
#define  FMC_PMEM3_MEMWAIT3_1 5532,437638
#define  FMC_PMEM3_MEMWAIT3_2 5533,437726
#define  FMC_PMEM3_MEMWAIT3_3 5534,437814
#define  FMC_PMEM3_MEMWAIT3_4 5535,437902
#define  FMC_PMEM3_MEMWAIT3_5 5536,437990
#define  FMC_PMEM3_MEMWAIT3_6 5537,438078
#define  FMC_PMEM3_MEMWAIT3_7 5538,438166
#define  FMC_PMEM3_MEMHOLD3 5540,438256
#define  FMC_PMEM3_MEMHOLD3_0 5541,438385
#define  FMC_PMEM3_MEMHOLD3_1 5542,438473
#define  FMC_PMEM3_MEMHOLD3_2 5543,438561
#define  FMC_PMEM3_MEMHOLD3_3 5544,438649
#define  FMC_PMEM3_MEMHOLD3_4 5545,438737
#define  FMC_PMEM3_MEMHOLD3_5 5546,438825
#define  FMC_PMEM3_MEMHOLD3_6 5547,438913
#define  FMC_PMEM3_MEMHOLD3_7 5548,439001
#define  FMC_PMEM3_MEMHIZ3 5550,439091
#define  FMC_PMEM3_MEMHIZ3_0 5551,439226
#define  FMC_PMEM3_MEMHIZ3_1 5552,439314
#define  FMC_PMEM3_MEMHIZ3_2 5553,439402
#define  FMC_PMEM3_MEMHIZ3_3 5554,439490
#define  FMC_PMEM3_MEMHIZ3_4 5555,439578
#define  FMC_PMEM3_MEMHIZ3_5 5556,439666
#define  FMC_PMEM3_MEMHIZ3_6 5557,439754
#define  FMC_PMEM3_MEMHIZ3_7 5558,439842
#define  FMC_PMEM4_MEMSET4 5561,440013
#define  FMC_PMEM4_MEMSET4_0 5562,440142
#define  FMC_PMEM4_MEMSET4_1 5563,440230
#define  FMC_PMEM4_MEMSET4_2 5564,440318
#define  FMC_PMEM4_MEMSET4_3 5565,440406
#define  FMC_PMEM4_MEMSET4_4 5566,440494
#define  FMC_PMEM4_MEMSET4_5 5567,440582
#define  FMC_PMEM4_MEMSET4_6 5568,440670
#define  FMC_PMEM4_MEMSET4_7 5569,440758
#define  FMC_PMEM4_MEMWAIT4 5571,440848
#define  FMC_PMEM4_MEMWAIT4_0 5572,440977
#define  FMC_PMEM4_MEMWAIT4_1 5573,441065
#define  FMC_PMEM4_MEMWAIT4_2 5574,441153
#define  FMC_PMEM4_MEMWAIT4_3 5575,441241
#define  FMC_PMEM4_MEMWAIT4_4 5576,441329
#define  FMC_PMEM4_MEMWAIT4_5 5577,441417
#define  FMC_PMEM4_MEMWAIT4_6 5578,441505
#define  FMC_PMEM4_MEMWAIT4_7 5579,441593
#define  FMC_PMEM4_MEMHOLD4 5581,441683
#define  FMC_PMEM4_MEMHOLD4_0 5582,441812
#define  FMC_PMEM4_MEMHOLD4_1 5583,441900
#define  FMC_PMEM4_MEMHOLD4_2 5584,441988
#define  FMC_PMEM4_MEMHOLD4_3 5585,442076
#define  FMC_PMEM4_MEMHOLD4_4 5586,442164
#define  FMC_PMEM4_MEMHOLD4_5 5587,442252
#define  FMC_PMEM4_MEMHOLD4_6 5588,442340
#define  FMC_PMEM4_MEMHOLD4_7 5589,442428
#define  FMC_PMEM4_MEMHIZ4 5591,442518
#define  FMC_PMEM4_MEMHIZ4_0 5592,442653
#define  FMC_PMEM4_MEMHIZ4_1 5593,442741
#define  FMC_PMEM4_MEMHIZ4_2 5594,442829
#define  FMC_PMEM4_MEMHIZ4_3 5595,442917
#define  FMC_PMEM4_MEMHIZ4_4 5596,443005
#define  FMC_PMEM4_MEMHIZ4_5 5597,443093
#define  FMC_PMEM4_MEMHIZ4_6 5598,443181
#define  FMC_PMEM4_MEMHIZ4_7 5599,443269
#define  FMC_PATT2_ATTSET2 5602,443440
#define  FMC_PATT2_ATTSET2_0 5603,443572
#define  FMC_PATT2_ATTSET2_1 5604,443660
#define  FMC_PATT2_ATTSET2_2 5605,443748
#define  FMC_PATT2_ATTSET2_3 5606,443836
#define  FMC_PATT2_ATTSET2_4 5607,443924
#define  FMC_PATT2_ATTSET2_5 5608,444012
#define  FMC_PATT2_ATTSET2_6 5609,444100
#define  FMC_PATT2_ATTSET2_7 5610,444188
#define  FMC_PATT2_ATTWAIT2 5612,444278
#define  FMC_PATT2_ATTWAIT2_0 5613,444410
#define  FMC_PATT2_ATTWAIT2_1 5614,444498
#define  FMC_PATT2_ATTWAIT2_2 5615,444586
#define  FMC_PATT2_ATTWAIT2_3 5616,444674
#define  FMC_PATT2_ATTWAIT2_4 5617,444762
#define  FMC_PATT2_ATTWAIT2_5 5618,444850
#define  FMC_PATT2_ATTWAIT2_6 5619,444938
#define  FMC_PATT2_ATTWAIT2_7 5620,445026
#define  FMC_PATT2_ATTHOLD2 5622,445116
#define  FMC_PATT2_ATTHOLD2_0 5623,445248
#define  FMC_PATT2_ATTHOLD2_1 5624,445336
#define  FMC_PATT2_ATTHOLD2_2 5625,445424
#define  FMC_PATT2_ATTHOLD2_3 5626,445512
#define  FMC_PATT2_ATTHOLD2_4 5627,445600
#define  FMC_PATT2_ATTHOLD2_5 5628,445688
#define  FMC_PATT2_ATTHOLD2_6 5629,445776
#define  FMC_PATT2_ATTHOLD2_7 5630,445864
#define  FMC_PATT2_ATTHIZ2 5632,445954
#define  FMC_PATT2_ATTHIZ2_0 5633,446092
#define  FMC_PATT2_ATTHIZ2_1 5634,446180
#define  FMC_PATT2_ATTHIZ2_2 5635,446268
#define  FMC_PATT2_ATTHIZ2_3 5636,446356
#define  FMC_PATT2_ATTHIZ2_4 5637,446444
#define  FMC_PATT2_ATTHIZ2_5 5638,446532
#define  FMC_PATT2_ATTHIZ2_6 5639,446620
#define  FMC_PATT2_ATTHIZ2_7 5640,446708
#define  FMC_PATT3_ATTSET3 5643,446879
#define  FMC_PATT3_ATTSET3_0 5644,447011
#define  FMC_PATT3_ATTSET3_1 5645,447099
#define  FMC_PATT3_ATTSET3_2 5646,447187
#define  FMC_PATT3_ATTSET3_3 5647,447275
#define  FMC_PATT3_ATTSET3_4 5648,447363
#define  FMC_PATT3_ATTSET3_5 5649,447451
#define  FMC_PATT3_ATTSET3_6 5650,447539
#define  FMC_PATT3_ATTSET3_7 5651,447627
#define  FMC_PATT3_ATTWAIT3 5653,447717
#define  FMC_PATT3_ATTWAIT3_0 5654,447849
#define  FMC_PATT3_ATTWAIT3_1 5655,447937
#define  FMC_PATT3_ATTWAIT3_2 5656,448025
#define  FMC_PATT3_ATTWAIT3_3 5657,448113
#define  FMC_PATT3_ATTWAIT3_4 5658,448201
#define  FMC_PATT3_ATTWAIT3_5 5659,448289
#define  FMC_PATT3_ATTWAIT3_6 5660,448377
#define  FMC_PATT3_ATTWAIT3_7 5661,448465
#define  FMC_PATT3_ATTHOLD3 5663,448555
#define  FMC_PATT3_ATTHOLD3_0 5664,448687
#define  FMC_PATT3_ATTHOLD3_1 5665,448775
#define  FMC_PATT3_ATTHOLD3_2 5666,448863
#define  FMC_PATT3_ATTHOLD3_3 5667,448951
#define  FMC_PATT3_ATTHOLD3_4 5668,449039
#define  FMC_PATT3_ATTHOLD3_5 5669,449127
#define  FMC_PATT3_ATTHOLD3_6 5670,449215
#define  FMC_PATT3_ATTHOLD3_7 5671,449303
#define  FMC_PATT3_ATTHIZ3 5673,449393
#define  FMC_PATT3_ATTHIZ3_0 5674,449531
#define  FMC_PATT3_ATTHIZ3_1 5675,449619
#define  FMC_PATT3_ATTHIZ3_2 5676,449707
#define  FMC_PATT3_ATTHIZ3_3 5677,449795
#define  FMC_PATT3_ATTHIZ3_4 5678,449883
#define  FMC_PATT3_ATTHIZ3_5 5679,449971
#define  FMC_PATT3_ATTHIZ3_6 5680,450059
#define  FMC_PATT3_ATTHIZ3_7 5681,450147
#define  FMC_PATT4_ATTSET4 5684,450318
#define  FMC_PATT4_ATTSET4_0 5685,450450
#define  FMC_PATT4_ATTSET4_1 5686,450538
#define  FMC_PATT4_ATTSET4_2 5687,450626
#define  FMC_PATT4_ATTSET4_3 5688,450714
#define  FMC_PATT4_ATTSET4_4 5689,450802
#define  FMC_PATT4_ATTSET4_5 5690,450890
#define  FMC_PATT4_ATTSET4_6 5691,450978
#define  FMC_PATT4_ATTSET4_7 5692,451066
#define  FMC_PATT4_ATTWAIT4 5694,451156
#define  FMC_PATT4_ATTWAIT4_0 5695,451288
#define  FMC_PATT4_ATTWAIT4_1 5696,451376
#define  FMC_PATT4_ATTWAIT4_2 5697,451464
#define  FMC_PATT4_ATTWAIT4_3 5698,451552
#define  FMC_PATT4_ATTWAIT4_4 5699,451640
#define  FMC_PATT4_ATTWAIT4_5 5700,451728
#define  FMC_PATT4_ATTWAIT4_6 5701,451816
#define  FMC_PATT4_ATTWAIT4_7 5702,451904
#define  FMC_PATT4_ATTHOLD4 5704,451994
#define  FMC_PATT4_ATTHOLD4_0 5705,452126
#define  FMC_PATT4_ATTHOLD4_1 5706,452214
#define  FMC_PATT4_ATTHOLD4_2 5707,452302
#define  FMC_PATT4_ATTHOLD4_3 5708,452390
#define  FMC_PATT4_ATTHOLD4_4 5709,452478
#define  FMC_PATT4_ATTHOLD4_5 5710,452566
#define  FMC_PATT4_ATTHOLD4_6 5711,452654
#define  FMC_PATT4_ATTHOLD4_7 5712,452742
#define  FMC_PATT4_ATTHIZ4 5714,452832
#define  FMC_PATT4_ATTHIZ4_0 5715,452970
#define  FMC_PATT4_ATTHIZ4_1 5716,453058
#define  FMC_PATT4_ATTHIZ4_2 5717,453146
#define  FMC_PATT4_ATTHIZ4_3 5718,453234
#define  FMC_PATT4_ATTHIZ4_4 5719,453322
#define  FMC_PATT4_ATTHIZ4_5 5720,453410
#define  FMC_PATT4_ATTHIZ4_6 5721,453498
#define  FMC_PATT4_ATTHIZ4_7 5722,453586
#define  FMC_PIO4_IOSET4 5725,453757
#define  FMC_PIO4_IOSET4_0 5726,453875
#define  FMC_PIO4_IOSET4_1 5727,453963
#define  FMC_PIO4_IOSET4_2 5728,454051
#define  FMC_PIO4_IOSET4_3 5729,454139
#define  FMC_PIO4_IOSET4_4 5730,454227
#define  FMC_PIO4_IOSET4_5 5731,454315
#define  FMC_PIO4_IOSET4_6 5732,454403
#define  FMC_PIO4_IOSET4_7 5733,454491
#define  FMC_PIO4_IOWAIT4 5735,454581
#define  FMC_PIO4_IOWAIT4_0 5736,454699
#define  FMC_PIO4_IOWAIT4_1 5737,454787
#define  FMC_PIO4_IOWAIT4_2 5738,454875
#define  FMC_PIO4_IOWAIT4_3 5739,454963
#define  FMC_PIO4_IOWAIT4_4 5740,455051
#define  FMC_PIO4_IOWAIT4_5 5741,455139
#define  FMC_PIO4_IOWAIT4_6 5742,455227
#define  FMC_PIO4_IOWAIT4_7 5743,455315
#define  FMC_PIO4_IOHOLD4 5745,455405
#define  FMC_PIO4_IOHOLD4_0 5746,455523
#define  FMC_PIO4_IOHOLD4_1 5747,455611
#define  FMC_PIO4_IOHOLD4_2 5748,455699
#define  FMC_PIO4_IOHOLD4_3 5749,455787
#define  FMC_PIO4_IOHOLD4_4 5750,455875
#define  FMC_PIO4_IOHOLD4_5 5751,455963
#define  FMC_PIO4_IOHOLD4_6 5752,456051
#define  FMC_PIO4_IOHOLD4_7 5753,456139
#define  FMC_PIO4_IOHIZ4 5755,456229
#define  FMC_PIO4_IOHIZ4_0 5756,456353
#define  FMC_PIO4_IOHIZ4_1 5757,456441
#define  FMC_PIO4_IOHIZ4_2 5758,456529
#define  FMC_PIO4_IOHIZ4_3 5759,456617
#define  FMC_PIO4_IOHIZ4_4 5760,456705
#define  FMC_PIO4_IOHIZ4_5 5761,456793
#define  FMC_PIO4_IOHIZ4_6 5762,456881
#define  FMC_PIO4_IOHIZ4_7 5763,456969
#define  FMC_ECCR2_ECC2 5766,457140
#define  FMC_ECCR3_ECC3 5769,457316
#define  FMC_SDCR1_NC 5772,457492
#define  FMC_SDCR1_NC_0 5773,457611
#define  FMC_SDCR1_NC_1 5774,457699
#define  FMC_SDCR1_NR 5776,457789
#define  FMC_SDCR1_NR_0 5777,457905
#define  FMC_SDCR1_NR_1 5778,457993
#define  FMC_SDCR1_MWID 5780,458083
#define  FMC_SDCR1_MWID_0 5781,458199
#define  FMC_SDCR1_MWID_1 5782,458287
#define  FMC_SDCR1_NB 5784,458377
#define  FMC_SDCR1_CAS 5786,458485
#define  FMC_SDCR1_CAS_0 5787,458595
#define  FMC_SDCR1_CAS_1 5788,458683
#define  FMC_SDCR1_WP 5790,458773
#define  FMC_SDCR1_SDCLK 5792,458874
#define  FMC_SDCR1_SDCLK_0 5793,458982
#define  FMC_SDCR1_SDCLK_1 5794,459070
#define  FMC_SDCR1_RBURST 5796,459160
#define  FMC_SDCR1_RPIPE 5798,459255
#define  FMC_SDCR1_RPIPE_0 5799,459354
#define  FMC_SDCR1_RPIPE_1 5800,459442
#define  FMC_SDCR2_NC 5803,459613
#define  FMC_SDCR2_NC_0 5804,459732
#define  FMC_SDCR2_NC_1 5805,459820
#define  FMC_SDCR2_NR 5807,459910
#define  FMC_SDCR2_NR_0 5808,460026
#define  FMC_SDCR2_NR_1 5809,460114
#define  FMC_SDCR2_MWID 5811,460204
#define  FMC_SDCR2_MWID_0 5812,460320
#define  FMC_SDCR2_MWID_1 5813,460408
#define  FMC_SDCR2_NB 5815,460498
#define  FMC_SDCR2_CAS 5817,460606
#define  FMC_SDCR2_CAS_0 5818,460716
#define  FMC_SDCR2_CAS_1 5819,460804
#define  FMC_SDCR2_WP 5821,460894
#define  FMC_SDCR2_SDCLK 5823,460995
#define  FMC_SDCR2_SDCLK_0 5824,461116
#define  FMC_SDCR2_SDCLK_1 5825,461204
#define  FMC_SDCR2_RBURST 5827,461294
#define  FMC_SDCR2_RPIPE 5829,461389
#define  FMC_SDCR2_RPIPE_0 5830,461493
#define  FMC_SDCR2_RPIPE_1 5831,461581
#define  FMC_SDTR1_TMRD 5834,461752
#define  FMC_SDTR1_TMRD_0 5835,461880
#define  FMC_SDTR1_TMRD_1 5836,461968
#define  FMC_SDTR1_TMRD_2 5837,462056
#define  FMC_SDTR1_TMRD_3 5838,462144
#define  FMC_SDTR1_TXSR 5840,462278
#define  FMC_SDTR1_TXSR_0 5841,462395
#define  FMC_SDTR1_TXSR_1 5842,462483
#define  FMC_SDTR1_TXSR_2 5843,462571
#define  FMC_SDTR1_TXSR_3 5844,462659
#define  FMC_SDTR1_TRAS 5846,462749
#define  FMC_SDTR1_TRAS_0 5847,462866
#define  FMC_SDTR1_TRAS_1 5848,462954
#define  FMC_SDTR1_TRAS_2 5849,463042
#define  FMC_SDTR1_TRAS_3 5850,463130
#define  FMC_SDTR1_TRC 5852,463220
#define  FMC_SDTR1_TRC_0 5853,463334
#define  FMC_SDTR1_TRC_1 5854,463422
#define  FMC_SDTR1_TRC_2 5855,463510
#define  FMC_SDTR1_TWR 5857,463600
#define  FMC_SDTR1_TWR_0 5858,463719
#define  FMC_SDTR1_TWR_1 5859,463807
#define  FMC_SDTR1_TWR_2 5860,463895
#define  FMC_SDTR1_TRP 5862,463985
#define  FMC_SDTR1_TRP_0 5863,464103
#define  FMC_SDTR1_TRP_1 5864,464191
#define  FMC_SDTR1_TRP_2 5865,464279
#define  FMC_SDTR1_TRCD 5867,464369
#define  FMC_SDTR1_TRCD_0 5868,464487
#define  FMC_SDTR1_TRCD_1 5869,464575
#define  FMC_SDTR1_TRCD_2 5870,464663
#define  FMC_SDTR2_TMRD 5873,464834
#define  FMC_SDTR2_TMRD_0 5874,464962
#define  FMC_SDTR2_TMRD_1 5875,465050
#define  FMC_SDTR2_TMRD_2 5876,465138
#define  FMC_SDTR2_TMRD_3 5877,465226
#define  FMC_SDTR2_TXSR 5879,465360
#define  FMC_SDTR2_TXSR_0 5880,465477
#define  FMC_SDTR2_TXSR_1 5881,465565
#define  FMC_SDTR2_TXSR_2 5882,465653
#define  FMC_SDTR2_TXSR_3 5883,465741
#define  FMC_SDTR2_TRAS 5885,465831
#define  FMC_SDTR2_TRAS_0 5886,465948
#define  FMC_SDTR2_TRAS_1 5887,466036
#define  FMC_SDTR2_TRAS_2 5888,466124
#define  FMC_SDTR2_TRAS_3 5889,466212
#define  FMC_SDTR2_TRC 5891,466302
#define  FMC_SDTR2_TRC_0 5892,466416
#define  FMC_SDTR2_TRC_1 5893,466504
#define  FMC_SDTR2_TRC_2 5894,466592
#define  FMC_SDTR2_TWR 5896,466682
#define  FMC_SDTR2_TWR_0 5897,466801
#define  FMC_SDTR2_TWR_1 5898,466889
#define  FMC_SDTR2_TWR_2 5899,466977
#define  FMC_SDTR2_TRP 5901,467067
#define  FMC_SDTR2_TRP_0 5902,467185
#define  FMC_SDTR2_TRP_1 5903,467273
#define  FMC_SDTR2_TRP_2 5904,467361
#define  FMC_SDTR2_TRCD 5906,467451
#define  FMC_SDTR2_TRCD_0 5907,467569
#define  FMC_SDTR2_TRCD_1 5908,467657
#define  FMC_SDTR2_TRCD_2 5909,467745
#define  FMC_SDCMR_MODE 5912,467916
#define  FMC_SDCMR_MODE_0 5913,468028
#define  FMC_SDCMR_MODE_1 5914,468116
#define  FMC_SDCMR_MODE_2 5915,468204
#define  FMC_SDCMR_CTB2 5917,468338
#define  FMC_SDCMR_CTB1 5919,468439
#define  FMC_SDCMR_NRFS 5921,468540
#define  FMC_SDCMR_NRFS_0 5922,468662
#define  FMC_SDCMR_NRFS_1 5923,468750
#define  FMC_SDCMR_NRFS_2 5924,468838
#define  FMC_SDCMR_NRFS_3 5925,468926
#define  FMC_SDCMR_MRD 5927,469016
#define  FMC_SDRTR_CRE 5930,469223
#define  FMC_SDRTR_COUNT 5932,469332
#define  FMC_SDRTR_REIE 5934,469455
#define  FMC_SDSR_RE 5937,469639
#define  FMC_SDSR_MODES1 5939,469742
#define  FMC_SDSR_MODES1_0 5940,469865
#define  FMC_SDSR_MODES1_1 5941,469953
#define  FMC_SDSR_MODES2 5943,470043
#define  FMC_SDSR_MODES2_0 5944,470166
#define  FMC_SDSR_MODES2_1 5945,470254
#define  FMC_SDSR_BUSY 5947,470344
#define GPIO_MODER_MODER0 5957,470984
#define GPIO_MODER_MODER0_0 5958,471053
#define GPIO_MODER_MODER0_1 5959,471122
#define GPIO_MODER_MODER1 5961,471193
#define GPIO_MODER_MODER1_0 5962,471262
#define GPIO_MODER_MODER1_1 5963,471331
#define GPIO_MODER_MODER2 5965,471402
#define GPIO_MODER_MODER2_0 5966,471471
#define GPIO_MODER_MODER2_1 5967,471540
#define GPIO_MODER_MODER3 5969,471611
#define GPIO_MODER_MODER3_0 5970,471680
#define GPIO_MODER_MODER3_1 5971,471749
#define GPIO_MODER_MODER4 5973,471820
#define GPIO_MODER_MODER4_0 5974,471889
#define GPIO_MODER_MODER4_1 5975,471958
#define GPIO_MODER_MODER5 5977,472029
#define GPIO_MODER_MODER5_0 5978,472098
#define GPIO_MODER_MODER5_1 5979,472167
#define GPIO_MODER_MODER6 5981,472238
#define GPIO_MODER_MODER6_0 5982,472307
#define GPIO_MODER_MODER6_1 5983,472376
#define GPIO_MODER_MODER7 5985,472447
#define GPIO_MODER_MODER7_0 5986,472516
#define GPIO_MODER_MODER7_1 5987,472585
#define GPIO_MODER_MODER8 5989,472656
#define GPIO_MODER_MODER8_0 5990,472725
#define GPIO_MODER_MODER8_1 5991,472794
#define GPIO_MODER_MODER9 5993,472865
#define GPIO_MODER_MODER9_0 5994,472934
#define GPIO_MODER_MODER9_1 5995,473003
#define GPIO_MODER_MODER10 5997,473074
#define GPIO_MODER_MODER10_0 5998,473143
#define GPIO_MODER_MODER10_1 5999,473212
#define GPIO_MODER_MODER11 6001,473283
#define GPIO_MODER_MODER11_0 6002,473352
#define GPIO_MODER_MODER11_1 6003,473421
#define GPIO_MODER_MODER12 6005,473492
#define GPIO_MODER_MODER12_0 6006,473561
#define GPIO_MODER_MODER12_1 6007,473630
#define GPIO_MODER_MODER13 6009,473701
#define GPIO_MODER_MODER13_0 6010,473770
#define GPIO_MODER_MODER13_1 6011,473839
#define GPIO_MODER_MODER14 6013,473910
#define GPIO_MODER_MODER14_0 6014,473979
#define GPIO_MODER_MODER14_1 6015,474048
#define GPIO_MODER_MODER15 6017,474119
#define GPIO_MODER_MODER15_0 6018,474188
#define GPIO_MODER_MODER15_1 6019,474257
#define GPIO_OTYPER_OT_0 6022,474410
#define GPIO_OTYPER_OT_1 6023,474479
#define GPIO_OTYPER_OT_2 6024,474548
#define GPIO_OTYPER_OT_3 6025,474617
#define GPIO_OTYPER_OT_4 6026,474686
#define GPIO_OTYPER_OT_5 6027,474755
#define GPIO_OTYPER_OT_6 6028,474824
#define GPIO_OTYPER_OT_7 6029,474893
#define GPIO_OTYPER_OT_8 6030,474962
#define GPIO_OTYPER_OT_9 6031,475031
#define GPIO_OTYPER_OT_10 6032,475100
#define GPIO_OTYPER_OT_11 6033,475169
#define GPIO_OTYPER_OT_12 6034,475238
#define GPIO_OTYPER_OT_13 6035,475307
#define GPIO_OTYPER_OT_14 6036,475376
#define GPIO_OTYPER_OT_15 6037,475445
#define GPIO_OSPEEDER_OSPEEDR0 6040,475598
#define GPIO_OSPEEDER_OSPEEDR0_0 6041,475667
#define GPIO_OSPEEDER_OSPEEDR0_1 6042,475736
#define GPIO_OSPEEDER_OSPEEDR1 6044,475807
#define GPIO_OSPEEDER_OSPEEDR1_0 6045,475876
#define GPIO_OSPEEDER_OSPEEDR1_1 6046,475945
#define GPIO_OSPEEDER_OSPEEDR2 6048,476016
#define GPIO_OSPEEDER_OSPEEDR2_0 6049,476085
#define GPIO_OSPEEDER_OSPEEDR2_1 6050,476154
#define GPIO_OSPEEDER_OSPEEDR3 6052,476225
#define GPIO_OSPEEDER_OSPEEDR3_0 6053,476294
#define GPIO_OSPEEDER_OSPEEDR3_1 6054,476363
#define GPIO_OSPEEDER_OSPEEDR4 6056,476434
#define GPIO_OSPEEDER_OSPEEDR4_0 6057,476503
#define GPIO_OSPEEDER_OSPEEDR4_1 6058,476572
#define GPIO_OSPEEDER_OSPEEDR5 6060,476643
#define GPIO_OSPEEDER_OSPEEDR5_0 6061,476712
#define GPIO_OSPEEDER_OSPEEDR5_1 6062,476781
#define GPIO_OSPEEDER_OSPEEDR6 6064,476852
#define GPIO_OSPEEDER_OSPEEDR6_0 6065,476921
#define GPIO_OSPEEDER_OSPEEDR6_1 6066,476990
#define GPIO_OSPEEDER_OSPEEDR7 6068,477061
#define GPIO_OSPEEDER_OSPEEDR7_0 6069,477130
#define GPIO_OSPEEDER_OSPEEDR7_1 6070,477199
#define GPIO_OSPEEDER_OSPEEDR8 6072,477270
#define GPIO_OSPEEDER_OSPEEDR8_0 6073,477339
#define GPIO_OSPEEDER_OSPEEDR8_1 6074,477408
#define GPIO_OSPEEDER_OSPEEDR9 6076,477479
#define GPIO_OSPEEDER_OSPEEDR9_0 6077,477548
#define GPIO_OSPEEDER_OSPEEDR9_1 6078,477617
#define GPIO_OSPEEDER_OSPEEDR10 6080,477688
#define GPIO_OSPEEDER_OSPEEDR10_0 6081,477757
#define GPIO_OSPEEDER_OSPEEDR10_1 6082,477826
#define GPIO_OSPEEDER_OSPEEDR11 6084,477897
#define GPIO_OSPEEDER_OSPEEDR11_0 6085,477966
#define GPIO_OSPEEDER_OSPEEDR11_1 6086,478035
#define GPIO_OSPEEDER_OSPEEDR12 6088,478106
#define GPIO_OSPEEDER_OSPEEDR12_0 6089,478175
#define GPIO_OSPEEDER_OSPEEDR12_1 6090,478244
#define GPIO_OSPEEDER_OSPEEDR13 6092,478315
#define GPIO_OSPEEDER_OSPEEDR13_0 6093,478384
#define GPIO_OSPEEDER_OSPEEDR13_1 6094,478453
#define GPIO_OSPEEDER_OSPEEDR14 6096,478524
#define GPIO_OSPEEDER_OSPEEDR14_0 6097,478593
#define GPIO_OSPEEDER_OSPEEDR14_1 6098,478662
#define GPIO_OSPEEDER_OSPEEDR15 6100,478733
#define GPIO_OSPEEDER_OSPEEDR15_0 6101,478802
#define GPIO_OSPEEDER_OSPEEDR15_1 6102,478871
#define GPIO_PUPDR_PUPDR0 6105,479024
#define GPIO_PUPDR_PUPDR0_0 6106,479093
#define GPIO_PUPDR_PUPDR0_1 6107,479162
#define GPIO_PUPDR_PUPDR1 6109,479233
#define GPIO_PUPDR_PUPDR1_0 6110,479302
#define GPIO_PUPDR_PUPDR1_1 6111,479371
#define GPIO_PUPDR_PUPDR2 6113,479442
#define GPIO_PUPDR_PUPDR2_0 6114,479511
#define GPIO_PUPDR_PUPDR2_1 6115,479580
#define GPIO_PUPDR_PUPDR3 6117,479651
#define GPIO_PUPDR_PUPDR3_0 6118,479720
#define GPIO_PUPDR_PUPDR3_1 6119,479789
#define GPIO_PUPDR_PUPDR4 6121,479860
#define GPIO_PUPDR_PUPDR4_0 6122,479929
#define GPIO_PUPDR_PUPDR4_1 6123,479998
#define GPIO_PUPDR_PUPDR5 6125,480069
#define GPIO_PUPDR_PUPDR5_0 6126,480138
#define GPIO_PUPDR_PUPDR5_1 6127,480207
#define GPIO_PUPDR_PUPDR6 6129,480278
#define GPIO_PUPDR_PUPDR6_0 6130,480347
#define GPIO_PUPDR_PUPDR6_1 6131,480416
#define GPIO_PUPDR_PUPDR7 6133,480487
#define GPIO_PUPDR_PUPDR7_0 6134,480556
#define GPIO_PUPDR_PUPDR7_1 6135,480625
#define GPIO_PUPDR_PUPDR8 6137,480696
#define GPIO_PUPDR_PUPDR8_0 6138,480765
#define GPIO_PUPDR_PUPDR8_1 6139,480834
#define GPIO_PUPDR_PUPDR9 6141,480905
#define GPIO_PUPDR_PUPDR9_0 6142,480974
#define GPIO_PUPDR_PUPDR9_1 6143,481043
#define GPIO_PUPDR_PUPDR10 6145,481114
#define GPIO_PUPDR_PUPDR10_0 6146,481183
#define GPIO_PUPDR_PUPDR10_1 6147,481252
#define GPIO_PUPDR_PUPDR11 6149,481323
#define GPIO_PUPDR_PUPDR11_0 6150,481392
#define GPIO_PUPDR_PUPDR11_1 6151,481461
#define GPIO_PUPDR_PUPDR12 6153,481532
#define GPIO_PUPDR_PUPDR12_0 6154,481601
#define GPIO_PUPDR_PUPDR12_1 6155,481670
#define GPIO_PUPDR_PUPDR13 6157,481741
#define GPIO_PUPDR_PUPDR13_0 6158,481810
#define GPIO_PUPDR_PUPDR13_1 6159,481879
#define GPIO_PUPDR_PUPDR14 6161,481950
#define GPIO_PUPDR_PUPDR14_0 6162,482019
#define GPIO_PUPDR_PUPDR14_1 6163,482088
#define GPIO_PUPDR_PUPDR15 6165,482159
#define GPIO_PUPDR_PUPDR15_0 6166,482228
#define GPIO_PUPDR_PUPDR15_1 6167,482297
#define GPIO_IDR_IDR_0 6170,482450
#define GPIO_IDR_IDR_1 6171,482519
#define GPIO_IDR_IDR_2 6172,482588
#define GPIO_IDR_IDR_3 6173,482657
#define GPIO_IDR_IDR_4 6174,482726
#define GPIO_IDR_IDR_5 6175,482795
#define GPIO_IDR_IDR_6 6176,482864
#define GPIO_IDR_IDR_7 6177,482933
#define GPIO_IDR_IDR_8 6178,483002
#define GPIO_IDR_IDR_9 6179,483071
#define GPIO_IDR_IDR_10 6180,483140
#define GPIO_IDR_IDR_11 6181,483209
#define GPIO_IDR_IDR_12 6182,483278
#define GPIO_IDR_IDR_13 6183,483347
#define GPIO_IDR_IDR_14 6184,483416
#define GPIO_IDR_IDR_15 6185,483485
#define GPIO_OTYPER_IDR_0 6187,483630
#define GPIO_OTYPER_IDR_1 6188,483691
#define GPIO_OTYPER_IDR_2 6189,483752
#define GPIO_OTYPER_IDR_3 6190,483813
#define GPIO_OTYPER_IDR_4 6191,483874
#define GPIO_OTYPER_IDR_5 6192,483935
#define GPIO_OTYPER_IDR_6 6193,483996
#define GPIO_OTYPER_IDR_7 6194,484057
#define GPIO_OTYPER_IDR_8 6195,484118
#define GPIO_OTYPER_IDR_9 6196,484179
#define GPIO_OTYPER_IDR_10 6197,484240
#define GPIO_OTYPER_IDR_11 6198,484302
#define GPIO_OTYPER_IDR_12 6199,484364
#define GPIO_OTYPER_IDR_13 6200,484426
#define GPIO_OTYPER_IDR_14 6201,484488
#define GPIO_OTYPER_IDR_15 6202,484550
#define GPIO_ODR_ODR_0 6205,484696
#define GPIO_ODR_ODR_1 6206,484765
#define GPIO_ODR_ODR_2 6207,484834
#define GPIO_ODR_ODR_3 6208,484903
#define GPIO_ODR_ODR_4 6209,484972
#define GPIO_ODR_ODR_5 6210,485041
#define GPIO_ODR_ODR_6 6211,485110
#define GPIO_ODR_ODR_7 6212,485179
#define GPIO_ODR_ODR_8 6213,485248
#define GPIO_ODR_ODR_9 6214,485317
#define GPIO_ODR_ODR_10 6215,485386
#define GPIO_ODR_ODR_11 6216,485455
#define GPIO_ODR_ODR_12 6217,485524
#define GPIO_ODR_ODR_13 6218,485593
#define GPIO_ODR_ODR_14 6219,485662
#define GPIO_ODR_ODR_15 6220,485731
#define GPIO_OTYPER_ODR_0 6222,485876
#define GPIO_OTYPER_ODR_1 6223,485937
#define GPIO_OTYPER_ODR_2 6224,485998
#define GPIO_OTYPER_ODR_3 6225,486059
#define GPIO_OTYPER_ODR_4 6226,486120
#define GPIO_OTYPER_ODR_5 6227,486181
#define GPIO_OTYPER_ODR_6 6228,486242
#define GPIO_OTYPER_ODR_7 6229,486303
#define GPIO_OTYPER_ODR_8 6230,486364
#define GPIO_OTYPER_ODR_9 6231,486425
#define GPIO_OTYPER_ODR_10 6232,486486
#define GPIO_OTYPER_ODR_11 6233,486548
#define GPIO_OTYPER_ODR_12 6234,486610
#define GPIO_OTYPER_ODR_13 6235,486672
#define GPIO_OTYPER_ODR_14 6236,486734
#define GPIO_OTYPER_ODR_15 6237,486796
#define GPIO_BSRR_BS_0 6240,486942
#define GPIO_BSRR_BS_1 6241,487011
#define GPIO_BSRR_BS_2 6242,487080
#define GPIO_BSRR_BS_3 6243,487149
#define GPIO_BSRR_BS_4 6244,487218
#define GPIO_BSRR_BS_5 6245,487287
#define GPIO_BSRR_BS_6 6246,487356
#define GPIO_BSRR_BS_7 6247,487425
#define GPIO_BSRR_BS_8 6248,487494
#define GPIO_BSRR_BS_9 6249,487563
#define GPIO_BSRR_BS_10 6250,487632
#define GPIO_BSRR_BS_11 6251,487701
#define GPIO_BSRR_BS_12 6252,487770
#define GPIO_BSRR_BS_13 6253,487839
#define GPIO_BSRR_BS_14 6254,487908
#define GPIO_BSRR_BS_15 6255,487977
#define GPIO_BSRR_BR_0 6256,488046
#define GPIO_BSRR_BR_1 6257,488115
#define GPIO_BSRR_BR_2 6258,488184
#define GPIO_BSRR_BR_3 6259,488253
#define GPIO_BSRR_BR_4 6260,488322
#define GPIO_BSRR_BR_5 6261,488391
#define GPIO_BSRR_BR_6 6262,488460
#define GPIO_BSRR_BR_7 6263,488529
#define GPIO_BSRR_BR_8 6264,488598
#define GPIO_BSRR_BR_9 6265,488667
#define GPIO_BSRR_BR_10 6266,488736
#define GPIO_BSRR_BR_11 6267,488805
#define GPIO_BSRR_BR_12 6268,488874
#define GPIO_BSRR_BR_13 6269,488943
#define GPIO_BSRR_BR_14 6270,489012
#define GPIO_BSRR_BR_15 6271,489081
#define HASH_CR_INIT 6279,489644
#define HASH_CR_DMAE 6280,489713
#define HASH_CR_DATATYPE 6281,489782
#define HASH_CR_DATATYPE_0 6282,489851
#define HASH_CR_DATATYPE_1 6283,489920
#define HASH_CR_MODE 6284,489989
#define HASH_CR_ALGO 6285,490058
#define HASH_CR_ALGO_0 6286,490127
#define HASH_CR_ALGO_1 6287,490196
#define HASH_CR_NBW 6288,490265
#define HASH_CR_NBW_0 6289,490334
#define HASH_CR_NBW_1 6290,490403
#define HASH_CR_NBW_2 6291,490472
#define HASH_CR_NBW_3 6292,490541
#define HASH_CR_DINNE 6293,490610
#define HASH_CR_MDMAT 6294,490679
#define HASH_CR_LKEY 6295,490748
#define HASH_STR_NBW 6298,490901
#define HASH_STR_NBW_0 6299,490970
#define HASH_STR_NBW_1 6300,491039
#define HASH_STR_NBW_2 6301,491108
#define HASH_STR_NBW_3 6302,491177
#define HASH_STR_NBW_4 6303,491246
#define HASH_STR_DCAL 6304,491315
#define HASH_IMR_DINIM 6307,491468
#define HASH_IMR_DCIM 6308,491537
#define HASH_SR_DINIS 6311,491690
#define HASH_SR_DCIS 6312,491759
#define HASH_SR_DMAS 6313,491828
#define HASH_SR_BUSY 6314,491897
#define  I2C_CR1_PE 6322,492460
#define  I2C_CR1_SMBUS 6323,492589
#define  I2C_CR1_SMBTYPE 6324,492718
#define  I2C_CR1_ENARP 6325,492847
#define  I2C_CR1_ENPEC 6326,492976
#define  I2C_CR1_ENGC 6327,493105
#define  I2C_CR1_NOSTRETCH 6328,493234
#define  I2C_CR1_START 6329,493363
#define  I2C_CR1_STOP 6330,493492
#define  I2C_CR1_ACK 6331,493621
#define  I2C_CR1_POS 6332,493750
#define  I2C_CR1_PEC 6333,493879
#define  I2C_CR1_ALERT 6334,494008
#define  I2C_CR1_SWRST 6335,494137
#define  I2C_CR2_FREQ 6338,494350
#define  I2C_CR2_FREQ_0 6339,494479
#define  I2C_CR2_FREQ_1 6340,494568
#define  I2C_CR2_FREQ_2 6341,494657
#define  I2C_CR2_FREQ_3 6342,494746
#define  I2C_CR2_FREQ_4 6343,494835
#define  I2C_CR2_FREQ_5 6344,494924
#define  I2C_CR2_ITERREN 6346,495015
#define  I2C_CR2_ITEVTEN 6347,495122
#define  I2C_CR2_ITBUFEN 6348,495229
#define  I2C_CR2_DMAEN 6349,495336
#define  I2C_CR2_LAST 6350,495443
#define  I2C_OAR1_ADD1_7 6353,495634
#define  I2C_OAR1_ADD8_9 6354,495735
#define  I2C_OAR1_ADD0 6356,495838
#define  I2C_OAR1_ADD1 6357,495927
#define  I2C_OAR1_ADD2 6358,496016
#define  I2C_OAR1_ADD3 6359,496105
#define  I2C_OAR1_ADD4 6360,496194
#define  I2C_OAR1_ADD5 6361,496283
#define  I2C_OAR1_ADD6 6362,496372
#define  I2C_OAR1_ADD7 6363,496461
#define  I2C_OAR1_ADD8 6364,496550
#define  I2C_OAR1_ADD9 6365,496639
#define  I2C_OAR1_ADDMODE 6367,496730
#define  I2C_OAR2_ENDUAL 6370,496926
#define  I2C_OAR2_ADD2 6371,497037
#define  I2C_DR_DR 6374,497232
#define  I2C_SR1_SB 6377,497427
#define  I2C_SR1_ADDR 6378,497558
#define  I2C_SR1_BTF 6379,497689
#define  I2C_SR1_ADD10 6380,497820
#define  I2C_SR1_STOPF 6381,497951
#define  I2C_SR1_RXNE 6382,498082
#define  I2C_SR1_TXE 6383,498213
#define  I2C_SR1_BERR 6384,498344
#define  I2C_SR1_ARLO 6385,498475
#define  I2C_SR1_AF 6386,498606
#define  I2C_SR1_OVR 6387,498737
#define  I2C_SR1_PECERR 6388,498868
#define  I2C_SR1_TIMEOUT 6389,498999
#define  I2C_SR1_SMBALERT 6390,499130
#define  I2C_SR2_MSL 6393,499345
#define  I2C_SR2_BUSY 6394,499470
#define  I2C_SR2_TRA 6395,499595
#define  I2C_SR2_GENCALL 6396,499720
#define  I2C_SR2_SMBDEFAULT 6397,499845
#define  I2C_SR2_SMBHOST 6398,499970
#define  I2C_SR2_DUALF 6399,500095
#define  I2C_SR2_PEC 6400,500220
#define  I2C_CCR_CCR 6403,500429
#define  I2C_CCR_DUTY 6404,500571
#define  I2C_CCR_FS 6405,500713
#define  I2C_TRISE_TRISE 6408,500939
#define  I2C_FLTR_DNF 6411,501159
#define  I2C_FLTR_ANOFF 6412,501263
#define  IWDG_KR_KEY 6420,501864
#define  IWDG_PR_PR 6423,502067
#define  IWDG_PR_PR_0 6424,502186
#define  IWDG_PR_PR_1 6425,502275
#define  IWDG_PR_PR_2 6426,502364
#define  IWDG_RLR_RL 6429,502537
#define  IWDG_SR_PVU 6432,502741
#define  IWDG_SR_RVU 6433,502861
#define LTDC_SSCR_VSH 6443,503479
#define LTDC_SSCR_HSW 6444,503600
#define LTDC_BPCR_AVBP 6448,503808
#define LTDC_BPCR_AHBP 6449,503929
#define LTDC_AWCR_AAH 6453,504138
#define LTDC_AWCR_AAW 6454,504252
#define LTDC_TWCR_TOTALH 6458,504452
#define LTDC_TWCR_TOTALW 6459,504553
#define LTDC_GCR_LTDCEN 6463,504740
#define LTDC_GCR_DBW 6464,504859
#define LTDC_GCR_DGW 6465,504966
#define LTDC_GCR_DRW 6466,505074
#define LTDC_GCR_DTEN 6467,505180
#define LTDC_GCR_PCPOL 6468,505283
#define LTDC_GCR_DEPOL 6469,505393
#define LTDC_GCR_VSPOL 6470,505503
#define LTDC_GCR_HSPOL 6471,505626
#define LTDC_SRCR_IMR 6475,505837
#define LTDC_SRCR_VBR 6476,505943
#define LTDC_BCCR_BCBLUE 6480,506143
#define LTDC_BCCR_BCGREEN 6481,506254
#define LTDC_BCCR_BCRED 6482,506366
#define LTDC_IER_LIE 6486,506562
#define LTDC_IER_FUIE 6487,506673
#define LTDC_IER_TERRIE 6488,506793
#define LTDC_IER_RRIE 6489,506914
#define LTDC_ISR_LIF 6493,507122
#define LTDC_ISR_FUIF 6494,507231
#define LTDC_ISR_TERRIF 6495,507349
#define LTDC_ISR_RRIF 6496,507468
#define LTDC_ICR_CLIF 6500,507674
#define LTDC_ICR_CFUIF 6501,507794
#define LTDC_ICR_CTERRIF 6502,507923
#define LTDC_ICR_CRRIF 6503,508053
#define LTDC_LIPCR_LIPOS 6507,508266
#define LTDC_CPSR_CYPOS 6511,508465
#define LTDC_CPSR_CXPOS 6512,508573
#define LTDC_CDSR_VDES 6516,508767
#define LTDC_CDSR_HDES 6517,508884
#define LTDC_CDSR_VSYNCS 6518,509003
#define LTDC_CDSR_HSYNCS 6519,509124
#define LTDC_LxCR_LEN 6523,509333
#define LTDC_LxCR_COLKEN 6524,509435
#define LTDC_LxCR_CLUTEN 6525,509544
#define LTDC_LxWHPCR_WHSTPOS 6529,509745
#define LTDC_LxWHPCR_WHSPPOS 6530,509867
#define LTDC_LxWVPCR_WVSTPOS 6534,510074
#define LTDC_LxWVPCR_WVSPPOS 6535,510194
#define LTDC_LxCKCR_CKBLUE 6539,510399
#define LTDC_LxCKCR_CKGREEN 6540,510509
#define LTDC_LxCKCR_CKRED 6541,510620
#define LTDC_LxPFCR_PF 6545,510815
#define LTDC_LxCACR_CONSTA 6549,511003
#define LTDC_LxDCCR_DCBLUE 6553,511193
#define LTDC_LxDCCR_DCGREEN 6554,511301
#define LTDC_LxDCCR_DCRED 6555,511410
#define LTDC_LxDCCR_DCALPHA 6556,511517
#define LTDC_LxBFCR_BF2 6560,511744
#define LTDC_LxBFCR_BF1 6561,511851
#define LTDC_LxCFBAR_CFBADD 6565,512044
#define LTDC_LxCFBLR_CFBLL 6569,512252
#define LTDC_LxCFBLR_CFBP 6570,512372
#define LTDC_LxCFBLNR_CFBLNBR 6574,512581
#define LTDC_LxCLUTWR_BLUE 6578,512781
#define LTDC_LxCLUTWR_GREEN 6579,512881
#define LTDC_LxCLUTWR_RED 6580,512982
#define LTDC_LxCLUTWR_CLUTADD 6581,513081
#define  PWR_CR_LPDS 6589,513677
#define  PWR_CR_PDDS 6590,513794
#define  PWR_CR_CWUF 6591,513911
#define  PWR_CR_CSBF 6592,514028
#define  PWR_CR_PVDE 6593,514145
#define  PWR_CR_PLS 6595,514264
#define  PWR_CR_PLS_0 6596,514381
#define  PWR_CR_PLS_1 6597,514468
#define  PWR_CR_PLS_2 6598,514555
#define  PWR_CR_PLS_LEV0 6601,514677
#define  PWR_CR_PLS_LEV1 6602,514770
#define  PWR_CR_PLS_LEV2 6603,514863
#define  PWR_CR_PLS_LEV3 6604,514956
#define  PWR_CR_PLS_LEV4 6605,515049
#define  PWR_CR_PLS_LEV5 6606,515142
#define  PWR_CR_PLS_LEV6 6607,515235
#define  PWR_CR_PLS_LEV7 6608,515328
#define  PWR_CR_DBP 6610,515423
#define  PWR_CR_FPDS 6611,515563
#define  PWR_CR_LPUDS 6612,515703
#define  PWR_CR_MRUDS 6613,515843
#define  PWR_CR_LPLVDS 6614,515983
#define  PWR_CR_MRLVDS 6615,516123
#define  PWR_CR_ADCDC1 6617,516265
#define  PWR_CR_VOS 6619,516388
#define  PWR_CR_VOS_0 6620,516528
#define  PWR_CR_VOS_1 6621,516615
#define  PWR_CR_ODEN 6623,516704
#define  PWR_CR_ODSWEN 6624,516821
#define  PWR_CR_UDEN 6625,516938
#define  PWR_CR_UDEN_0 6626,517055
#define  PWR_CR_UDEN_1 6627,517172
#define  PWR_CR_FMSSR 6629,517291
#define  PWR_CR_FISSR 6630,517409
#define  PWR_CR_PMODE 6633,517551
#define  PWR_CSR_WUF 6636,517692
#define  PWR_CSR_SBF 6637,517822
#define  PWR_CSR_PVDO 6638,517952
#define  PWR_CSR_BRR 6639,518082
#define  PWR_CSR_EWUP 6640,518212
#define  PWR_CSR_BRE 6641,518342
#define  PWR_CSR_VOSRDY 6642,518472
#define  PWR_CSR_ODRDY 6643,518602
#define  PWR_CSR_ODSWRDY 6644,518732
#define  PWR_CSR_UDSWRDY 6645,518862
#define  PWR_CSR_REGRDY 6648,519015
#define  RCC_CR_HSION 6656,519570
#define  RCC_CR_HSIRDY 6657,519639
#define  RCC_CR_HSITRIM 6659,519710
#define  RCC_CR_HSITRIM_0 6660,519779
#define  RCC_CR_HSITRIM_1 6661,519860
#define  RCC_CR_HSITRIM_2 6662,519941
#define  RCC_CR_HSITRIM_3 6663,520022
#define  RCC_CR_HSITRIM_4 6664,520103
#define  RCC_CR_HSICAL 6666,520186
#define  RCC_CR_HSICAL_0 6667,520255
#define  RCC_CR_HSICAL_1 6668,520336
#define  RCC_CR_HSICAL_2 6669,520417
#define  RCC_CR_HSICAL_3 6670,520498
#define  RCC_CR_HSICAL_4 6671,520579
#define  RCC_CR_HSICAL_5 6672,520660
#define  RCC_CR_HSICAL_6 6673,520741
#define  RCC_CR_HSICAL_7 6674,520822
#define  RCC_CR_HSEON 6676,520905
#define  RCC_CR_HSERDY 6677,520974
#define  RCC_CR_HSEBYP 6678,521043
#define  RCC_CR_CSSON 6679,521112
#define  RCC_CR_PLLON 6680,521181
#define  RCC_CR_PLLRDY 6681,521250
#define  RCC_CR_PLLI2SON 6682,521319
#define  RCC_CR_PLLI2SRDY 6683,521388
#define  RCC_CR_PLLSAION 6684,521457
#define  RCC_CR_PLLSAIRDY 6685,521526
#define  RCC_PLLCFGR_PLLM 6688,521679
#define  RCC_PLLCFGR_PLLM_0 6689,521748
#define  RCC_PLLCFGR_PLLM_1 6690,521817
#define  RCC_PLLCFGR_PLLM_2 6691,521886
#define  RCC_PLLCFGR_PLLM_3 6692,521955
#define  RCC_PLLCFGR_PLLM_4 6693,522024
#define  RCC_PLLCFGR_PLLM_5 6694,522093
#define  RCC_PLLCFGR_PLLN 6696,522164
#define  RCC_PLLCFGR_PLLN_0 6697,522234
#define  RCC_PLLCFGR_PLLN_1 6698,522304
#define  RCC_PLLCFGR_PLLN_2 6699,522374
#define  RCC_PLLCFGR_PLLN_3 6700,522444
#define  RCC_PLLCFGR_PLLN_4 6701,522514
#define  RCC_PLLCFGR_PLLN_5 6702,522584
#define  RCC_PLLCFGR_PLLN_6 6703,522654
#define  RCC_PLLCFGR_PLLN_7 6704,522724
#define  RCC_PLLCFGR_PLLN_8 6705,522794
#define  RCC_PLLCFGR_PLLP 6707,522866
#define  RCC_PLLCFGR_PLLP_0 6708,522935
#define  RCC_PLLCFGR_PLLP_1 6709,523004
#define  RCC_PLLCFGR_PLLSRC 6711,523075
#define  RCC_PLLCFGR_PLLSRC_HSE 6712,523144
#define  RCC_PLLCFGR_PLLSRC_HSI 6713,523213
#define  RCC_PLLCFGR_PLLQ 6715,523284
#define  RCC_PLLCFGR_PLLQ_0 6716,523353
#define  RCC_PLLCFGR_PLLQ_1 6717,523422
#define  RCC_PLLCFGR_PLLQ_2 6718,523491
#define  RCC_PLLCFGR_PLLQ_3 6719,523560
#define  RCC_CFGR_SW 6723,523739
#define  RCC_CFGR_SW_0 6724,523858
#define  RCC_CFGR_SW_1 6725,523948
#define  RCC_CFGR_SW_HSI 6727,524040
#define  RCC_CFGR_SW_HSE 6728,524153
#define  RCC_CFGR_SW_PLL 6729,524266
#define  RCC_CFGR_SWS 6732,524408
#define  RCC_CFGR_SWS_0 6733,524535
#define  RCC_CFGR_SWS_1 6734,524625
#define  RCC_CFGR_SWS_HSI 6736,524717
#define  RCC_CFGR_SWS_HSE 6737,524837
#define  RCC_CFGR_SWS_PLL 6738,524957
#define  RCC_CFGR_HPRE 6741,525096
#define  RCC_CFGR_HPRE_0 6742,525211
#define  RCC_CFGR_HPRE_1 6743,525301
#define  RCC_CFGR_HPRE_2 6744,525391
#define  RCC_CFGR_HPRE_3 6745,525481
#define  RCC_CFGR_HPRE_DIV1 6747,525573
#define  RCC_CFGR_HPRE_DIV2 6748,525676
#define  RCC_CFGR_HPRE_DIV4 6749,525780
#define  RCC_CFGR_HPRE_DIV8 6750,525884
#define  RCC_CFGR_HPRE_DIV16 6751,525988
#define  RCC_CFGR_HPRE_DIV64 6752,526093
#define  RCC_CFGR_HPRE_DIV128 6753,526198
#define  RCC_CFGR_HPRE_DIV256 6754,526304
#define  RCC_CFGR_HPRE_DIV512 6755,526410
#define  RCC_CFGR_PPRE1 6758,526547
#define  RCC_CFGR_PPRE1_0 6759,526663
#define  RCC_CFGR_PPRE1_1 6760,526753
#define  RCC_CFGR_PPRE1_2 6761,526843
#define  RCC_CFGR_PPRE1_DIV1 6763,526935
#define  RCC_CFGR_PPRE1_DIV2 6764,527036
#define  RCC_CFGR_PPRE1_DIV4 6765,527138
#define  RCC_CFGR_PPRE1_DIV8 6766,527240
#define  RCC_CFGR_PPRE1_DIV16 6767,527342
#define  RCC_CFGR_PPRE2 6770,527476
#define  RCC_CFGR_PPRE2_0 6771,527592
#define  RCC_CFGR_PPRE2_1 6772,527682
#define  RCC_CFGR_PPRE2_2 6773,527772
#define  RCC_CFGR_PPRE2_DIV1 6775,527864
#define  RCC_CFGR_PPRE2_DIV2 6776,527965
#define  RCC_CFGR_PPRE2_DIV4 6777,528067
#define  RCC_CFGR_PPRE2_DIV8 6778,528169
#define  RCC_CFGR_PPRE2_DIV16 6779,528271
#define  RCC_CFGR_RTCPRE 6782,528406
#define  RCC_CFGR_RTCPRE_0 6783,528475
#define  RCC_CFGR_RTCPRE_1 6784,528544
#define  RCC_CFGR_RTCPRE_2 6785,528613
#define  RCC_CFGR_RTCPRE_3 6786,528682
#define  RCC_CFGR_RTCPRE_4 6787,528751
#define  RCC_CFGR_MCO1 6790,528850
#define  RCC_CFGR_MCO1_0 6791,528919
#define  RCC_CFGR_MCO1_1 6792,528988
#define  RCC_CFGR_I2SSRC 6794,529059
#define  RCC_CFGR_MCO1PRE 6796,529130
#define  RCC_CFGR_MCO1PRE_0 6797,529199
#define  RCC_CFGR_MCO1PRE_1 6798,529268
#define  RCC_CFGR_MCO1PRE_2 6799,529337
#define  RCC_CFGR_MCO2PRE 6801,529408
#define  RCC_CFGR_MCO2PRE_0 6802,529477
#define  RCC_CFGR_MCO2PRE_1 6803,529546
#define  RCC_CFGR_MCO2PRE_2 6804,529615
#define  RCC_CFGR_MCO2 6806,529686
#define  RCC_CFGR_MCO2_0 6807,529755
#define  RCC_CFGR_MCO2_1 6808,529824
#define  RCC_CIR_LSIRDYF 6811,529977
#define  RCC_CIR_LSERDYF 6812,530046
#define  RCC_CIR_HSIRDYF 6813,530115
#define  RCC_CIR_HSERDYF 6814,530184
#define  RCC_CIR_PLLRDYF 6815,530253
#define  RCC_CIR_PLLI2SRDYF 6816,530322
#define  RCC_CIR_PLLSAIRDYF 6817,530391
#define  RCC_CIR_CSSF 6818,530460
#define  RCC_CIR_LSIRDYIE 6819,530529
#define  RCC_CIR_LSERDYIE 6820,530598
#define  RCC_CIR_HSIRDYIE 6821,530667
#define  RCC_CIR_HSERDYIE 6822,530736
#define  RCC_CIR_PLLRDYIE 6823,530805
#define  RCC_CIR_PLLI2SRDYIE 6824,530874
#define  RCC_CIR_PLLSAIRDYIE 6825,530943
#define  RCC_CIR_LSIRDYC 6826,531012
#define  RCC_CIR_LSERDYC 6827,531081
#define  RCC_CIR_HSIRDYC 6828,531150
#define  RCC_CIR_HSERDYC 6829,531219
#define  RCC_CIR_PLLRDYC 6830,531288
#define  RCC_CIR_PLLI2SRDYC 6831,531357
#define  RCC_CIR_PLLSAIRDYC 6832,531426
#define  RCC_CIR_CSSC 6833,531495
#define  RCC_AHB1RSTR_GPIOARST 6836,531648
#define  RCC_AHB1RSTR_GPIOBRST 6837,531717
#define  RCC_AHB1RSTR_GPIOCRST 6838,531786
#define  RCC_AHB1RSTR_GPIODRST 6839,531855
#define  RCC_AHB1RSTR_GPIOERST 6840,531924
#define  RCC_AHB1RSTR_GPIOFRST 6841,531993
#define  RCC_AHB1RSTR_GPIOGRST 6842,532062
#define  RCC_AHB1RSTR_GPIOHRST 6843,532131
#define  RCC_AHB1RSTR_GPIOIRST 6844,532200
#define  RCC_AHB1RSTR_GPIOJRST 6845,532269
#define  RCC_AHB1RSTR_GPIOKRST 6846,532338
#define  RCC_AHB1RSTR_CRCRST 6847,532407
#define  RCC_AHB1RSTR_DMA1RST 6848,532476
#define  RCC_AHB1RSTR_DMA2RST 6849,532545
#define  RCC_AHB1RSTR_DMA2DRST 6850,532614
#define  RCC_AHB1RSTR_ETHMACRST 6851,532683
#define  RCC_AHB1RSTR_OTGHRST 6852,532752
#define  RCC_AHB2RSTR_DCMIRST 6855,532905
#define  RCC_AHB2RSTR_CRYPRST 6856,532974
#define  RCC_AHB2RSTR_HASHRST 6857,533043
 #define  RCC_AHB2RSTR_HSAHRST 6859,533150
#define  RCC_AHB2RSTR_RNGRST 6860,533218
#define  RCC_AHB2RSTR_OTGFSRST 6861,533287
#define  RCC_AHB3RSTR_FSMCRST 6865,533469
#define  RCC_AHB3RSTR_FMCRST 6869,533629
#define  RCC_APB1RSTR_TIM2RST 6872,533829
#define  RCC_APB1RSTR_TIM3RST 6873,533898
#define  RCC_APB1RSTR_TIM4RST 6874,533967
#define  RCC_APB1RSTR_TIM5RST 6875,534036
#define  RCC_APB1RSTR_TIM6RST 6876,534105
#define  RCC_APB1RSTR_TIM7RST 6877,534174
#define  RCC_APB1RSTR_TIM12RST 6878,534243
#define  RCC_APB1RSTR_TIM13RST 6879,534312
#define  RCC_APB1RSTR_TIM14RST 6880,534381
#define  RCC_APB1RSTR_WWDGRST 6881,534450
#define  RCC_APB1RSTR_SPI2RST 6882,534519
#define  RCC_APB1RSTR_SPI3RST 6883,534588
#define  RCC_APB1RSTR_USART2RST 6884,534657
#define  RCC_APB1RSTR_USART3RST 6885,534726
#define  RCC_APB1RSTR_UART4RST 6886,534795
#define  RCC_APB1RSTR_UART5RST 6887,534864
#define  RCC_APB1RSTR_I2C1RST 6888,534933
#define  RCC_APB1RSTR_I2C2RST 6889,535002
#define  RCC_APB1RSTR_I2C3RST 6890,535071
#define  RCC_APB1RSTR_CAN1RST 6891,535140
#define  RCC_APB1RSTR_CAN2RST 6892,535209
#define  RCC_APB1RSTR_PWRRST 6893,535278
#define  RCC_APB1RSTR_DACRST 6894,535347
#define  RCC_APB1RSTR_UART7RST 6895,535416
#define  RCC_APB1RSTR_UART8RST 6896,535485
#define  RCC_APB2RSTR_TIM1RST 6899,535638
#define  RCC_APB2RSTR_TIM8RST 6900,535707
#define  RCC_APB2RSTR_USART1RST 6901,535776
#define  RCC_APB2RSTR_USART6RST 6902,535845
#define  RCC_APB2RSTR_ADCRST 6903,535914
#define  RCC_APB2RSTR_SDIORST 6904,535983
#define  RCC_APB2RSTR_SPI1RST 6905,536052
#define  RCC_APB2RSTR_SPI4RST 6906,536121
#define  RCC_APB2RSTR_SYSCFGRST 6907,536190
#define  RCC_APB2RSTR_TIM9RST 6908,536259
#define  RCC_APB2RSTR_TIM10RST 6909,536328
#define  RCC_APB2RSTR_TIM11RST 6910,536397
#define  RCC_APB2RSTR_SPI5RST 6911,536466
#define  RCC_APB2RSTR_SPI6RST 6912,536535
#define  RCC_APB2RSTR_SAI1RST 6913,536604
#define  RCC_APB2RSTR_LTDCRST 6914,536673
#define  RCC_APB2RSTR_SPI1 6917,536809
#define  RCC_AHB1ENR_GPIOAEN 6920,536960
#define  RCC_AHB1ENR_GPIOBEN 6921,537029
#define  RCC_AHB1ENR_GPIOCEN 6922,537098
#define  RCC_AHB1ENR_GPIODEN 6923,537167
#define  RCC_AHB1ENR_GPIOEEN 6924,537236
#define  RCC_AHB1ENR_GPIOFEN 6925,537305
#define  RCC_AHB1ENR_GPIOGEN 6926,537374
#define  RCC_AHB1ENR_GPIOHEN 6927,537443
#define  RCC_AHB1ENR_GPIOIEN 6928,537512
#define  RCC_AHB1ENR_GPIOJEN 6929,537581
#define  RCC_AHB1ENR_GPIOKEN 6930,537650
#define  RCC_AHB1ENR_CRCEN 6931,537719
#define  RCC_AHB1ENR_BKPSRAMEN 6932,537788
#define  RCC_AHB1ENR_CCMDATARAMEN 6933,537857
#define  RCC_AHB1ENR_DMA1EN 6934,537926
#define  RCC_AHB1ENR_DMA2EN 6935,537995
#define  RCC_AHB1ENR_DMA2DEN 6936,538064
#define  RCC_AHB1ENR_ETHMACEN 6937,538133
#define  RCC_AHB1ENR_ETHMACTXEN 6938,538202
#define  RCC_AHB1ENR_ETHMACRXEN 6939,538271
#define  RCC_AHB1ENR_ETHMACPTPEN 6940,538340
#define  RCC_AHB1ENR_OTGHSEN 6941,538409
#define  RCC_AHB1ENR_OTGHSULPIEN 6942,538478
#define  RCC_AHB2ENR_DCMIEN 6945,538631
#define  RCC_AHB2ENR_CRYPEN 6946,538700
#define  RCC_AHB2ENR_HASHEN 6947,538769
#define  RCC_AHB2ENR_RNGEN 6948,538838
#define  RCC_AHB2ENR_OTGFSEN 6949,538907
#define  RCC_AHB3ENR_FSMCEN 6954,539091
#define  RCC_AHB3ENR_FMCEN 6958,539251
#define  RCC_APB1ENR_TIM2EN 6962,539453
#define  RCC_APB1ENR_TIM3EN 6963,539522
#define  RCC_APB1ENR_TIM4EN 6964,539591
#define  RCC_APB1ENR_TIM5EN 6965,539660
#define  RCC_APB1ENR_TIM6EN 6966,539729
#define  RCC_APB1ENR_TIM7EN 6967,539798
#define  RCC_APB1ENR_TIM12EN 6968,539867
#define  RCC_APB1ENR_TIM13EN 6969,539936
#define  RCC_APB1ENR_TIM14EN 6970,540005
#define  RCC_APB1ENR_WWDGEN 6971,540074
#define  RCC_APB1ENR_SPI2EN 6972,540143
#define  RCC_APB1ENR_SPI3EN 6973,540212
#define  RCC_APB1ENR_USART2EN 6974,540281
#define  RCC_APB1ENR_USART3EN 6975,540350
#define  RCC_APB1ENR_UART4EN 6976,540419
#define  RCC_APB1ENR_UART5EN 6977,540488
#define  RCC_APB1ENR_I2C1EN 6978,540557
#define  RCC_APB1ENR_I2C2EN 6979,540626
#define  RCC_APB1ENR_I2C3EN 6980,540695
#define  RCC_APB1ENR_CAN1EN 6981,540764
#define  RCC_APB1ENR_CAN2EN 6982,540833
#define  RCC_APB1ENR_PWREN 6983,540902
#define  RCC_APB1ENR_DACEN 6984,540971
#define  RCC_APB1ENR_UART7EN 6985,541040
#define  RCC_APB1ENR_UART8EN 6986,541109
#define  RCC_APB2ENR_TIM1EN 6989,541262
#define  RCC_APB2ENR_TIM8EN 6990,541331
#define  RCC_APB2ENR_USART1EN 6991,541400
#define  RCC_APB2ENR_USART6EN 6992,541469
#define  RCC_APB2ENR_ADC1EN 6993,541538
#define  RCC_APB2ENR_ADC2EN 6994,541607
#define  RCC_APB2ENR_ADC3EN 6995,541676
#define  RCC_APB2ENR_SDIOEN 6996,541745
#define  RCC_APB2ENR_SPI1EN 6997,541814
#define  RCC_APB2ENR_SPI4EN 6998,541883
#define  RCC_APB2ENR_SYSCFGEN 6999,541952
#define  RCC_APB2ENR_TIM9EN 7000,542021
#define  RCC_APB2ENR_TIM10EN 7001,542090
#define  RCC_APB2ENR_TIM11EN 7002,542159
#define  RCC_APB2ENR_SPI5EN 7003,542228
#define  RCC_APB2ENR_SPI6EN 7004,542297
#define  RCC_APB2ENR_SAI1EN 7005,542366
#define  RCC_APB2ENR_LTDCEN 7006,542435
#define  RCC_AHB1LPENR_GPIOALPEN 7009,542588
#define  RCC_AHB1LPENR_GPIOBLPEN 7010,542657
#define  RCC_AHB1LPENR_GPIOCLPEN 7011,542726
#define  RCC_AHB1LPENR_GPIODLPEN 7012,542795
#define  RCC_AHB1LPENR_GPIOELPEN 7013,542864
#define  RCC_AHB1LPENR_GPIOFLPEN 7014,542933
#define  RCC_AHB1LPENR_GPIOGLPEN 7015,543002
#define  RCC_AHB1LPENR_GPIOHLPEN 7016,543071
#define  RCC_AHB1LPENR_GPIOILPEN 7017,543140
#define  RCC_AHB1LPENR_GPIOJLPEN 7018,543209
#define  RCC_AHB1LPENR_GPIOKLPEN 7019,543278
#define  RCC_AHB1LPENR_CRCLPEN 7020,543347
#define  RCC_AHB1LPENR_FLITFLPEN 7021,543416
#define  RCC_AHB1LPENR_SRAM1LPEN 7022,543485
#define  RCC_AHB1LPENR_SRAM2LPEN 7023,543554
#define  RCC_AHB1LPENR_BKPSRAMLPEN 7024,543623
#define  RCC_AHB1LPENR_SRAM3LPEN 7025,543692
#define  RCC_AHB1LPENR_DMA1LPEN 7026,543761
#define  RCC_AHB1LPENR_DMA2LPEN 7027,543830
#define  RCC_AHB1LPENR_DMA2DLPEN 7028,543899
#define  RCC_AHB1LPENR_ETHMACLPEN 7029,543968
#define  RCC_AHB1LPENR_ETHMACTXLPEN 7030,544037
#define  RCC_AHB1LPENR_ETHMACRXLPEN 7031,544106
#define  RCC_AHB1LPENR_ETHMACPTPLPEN 7032,544175
#define  RCC_AHB1LPENR_OTGHSLPEN 7033,544244
#define  RCC_AHB1LPENR_OTGHSULPILPEN 7034,544313
#define  RCC_AHB2LPENR_DCMILPEN 7037,544466
#define  RCC_AHB2LPENR_CRYPLPEN 7038,544535
#define  RCC_AHB2LPENR_HASHLPEN 7039,544604
#define  RCC_AHB2LPENR_RNGLPEN 7040,544673
#define  RCC_AHB2LPENR_OTGFSLPEN 7041,544742
#define  RCC_AHB3LPENR_FSMCLPEN 7045,544924
#define  RCC_AHB3LPENR_FMCLPEN 7049,545084
#define  RCC_APB1LPENR_TIM2LPEN 7053,545286
#define  RCC_APB1LPENR_TIM3LPEN 7054,545355
#define  RCC_APB1LPENR_TIM4LPEN 7055,545424
#define  RCC_APB1LPENR_TIM5LPEN 7056,545493
#define  RCC_APB1LPENR_TIM6LPEN 7057,545562
#define  RCC_APB1LPENR_TIM7LPEN 7058,545631
#define  RCC_APB1LPENR_TIM12LPEN 7059,545700
#define  RCC_APB1LPENR_TIM13LPEN 7060,545769
#define  RCC_APB1LPENR_TIM14LPEN 7061,545838
#define  RCC_APB1LPENR_WWDGLPEN 7062,545907
#define  RCC_APB1LPENR_SPI2LPEN 7063,545976
#define  RCC_APB1LPENR_SPI3LPEN 7064,546045
#define  RCC_APB1LPENR_USART2LPEN 7065,546114
#define  RCC_APB1LPENR_USART3LPEN 7066,546183
#define  RCC_APB1LPENR_UART4LPEN 7067,546252
#define  RCC_APB1LPENR_UART5LPEN 7068,546321
#define  RCC_APB1LPENR_I2C1LPEN 7069,546390
#define  RCC_APB1LPENR_I2C2LPEN 7070,546459
#define  RCC_APB1LPENR_I2C3LPEN 7071,546528
#define  RCC_APB1LPENR_CAN1LPEN 7072,546597
#define  RCC_APB1LPENR_CAN2LPEN 7073,546666
#define  RCC_APB1LPENR_PWRLPEN 7074,546735
#define  RCC_APB1LPENR_DACLPEN 7075,546804
#define  RCC_APB1LPENR_UART7LPEN 7076,546873
#define  RCC_APB1LPENR_UART8LPEN 7077,546942
#define  RCC_APB2LPENR_TIM1LPEN 7080,547095
#define  RCC_APB2LPENR_TIM8LPEN 7081,547164
#define  RCC_APB2LPENR_USART1LPEN 7082,547233
#define  RCC_APB2LPENR_USART6LPEN 7083,547302
#define  RCC_APB2LPENR_ADC1LPEN 7084,547371
#define  RCC_APB2LPENR_ADC2PEN 7085,547440
#define  RCC_APB2LPENR_ADC3LPEN 7086,547509
#define  RCC_APB2LPENR_SDIOLPEN 7087,547578
#define  RCC_APB2LPENR_SPI1LPEN 7088,547647
#define  RCC_APB2LPENR_SPI4LPEN 7089,547716
#define  RCC_APB2LPENR_SYSCFGLPEN 7090,547785
#define  RCC_APB2LPENR_TIM9LPEN 7091,547854
#define  RCC_APB2LPENR_TIM10LPEN 7092,547923
#define  RCC_APB2LPENR_TIM11LPEN 7093,547992
#define  RCC_APB2LPENR_SPI5LPEN 7094,548061
#define  RCC_APB2LPENR_SPI6LPEN 7095,548130
#define  RCC_APB2LPENR_SAI1LPEN 7096,548199
#define  RCC_APB2LPENR_LTDCLPEN 7097,548268
#define  RCC_BDCR_LSEON 7100,548421
#define  RCC_BDCR_LSERDY 7101,548490
#define  RCC_BDCR_LSEBYP 7102,548559
#define  RCC_BDCR_LSEMOD 7103,548628
#define  RCC_BDCR_RTCSEL 7105,548699
#define  RCC_BDCR_RTCSEL_0 7106,548767
#define  RCC_BDCR_RTCSEL_1 7107,548835
#define  RCC_BDCR_RTCEN 7109,548905
#define  RCC_BDCR_BDRST 7110,548974
#define  RCC_CSR_LSION 7113,549127
#define  RCC_CSR_LSIRDY 7114,549196
#define  RCC_CSR_RMVF 7115,549265
#define  RCC_CSR_BORRSTF 7116,549334
#define  RCC_CSR_PADRSTF 7117,549403
#define  RCC_CSR_PORRSTF 7118,549472
#define  RCC_CSR_SFTRSTF 7119,549541
#define  RCC_CSR_WDGRSTF 7120,549610
#define  RCC_CSR_WWDGRSTF 7121,549679
#define  RCC_CSR_LPWRRSTF 7122,549748
#define  RCC_SSCGR_MODPER 7125,549901
#define  RCC_SSCGR_INCSTEP 7126,549970
#define  RCC_SSCGR_SPREADSEL 7127,550039
#define  RCC_SSCGR_SSCGEN 7128,550108
#define  RCC_PLLI2SCFGR_PLLI2SM 7131,550261
#define  RCC_PLLI2SCFGR_PLLI2SM_0 7132,550330
#define  RCC_PLLI2SCFGR_PLLI2SM_1 7133,550399
#define  RCC_PLLI2SCFGR_PLLI2SM_2 7134,550468
#define  RCC_PLLI2SCFGR_PLLI2SM_3 7135,550537
#define  RCC_PLLI2SCFGR_PLLI2SM_4 7136,550606
#define  RCC_PLLI2SCFGR_PLLI2SM_5 7137,550675
#define  RCC_PLLI2SCFGR_PLLI2SN 7140,550828
#define  RCC_PLLI2SCFGR_PLLI2SQ 7141,550897
#define  RCC_PLLI2SCFGR_PLLI2SR 7142,550966
#define  RCC_PLLSAICFGR_PLLI2SN 7145,551119
#define  RCC_PLLSAICFGR_PLLI2SQ 7146,551188
#define  RCC_PLLSAICFGR_PLLI2SR 7147,551257
#define  RCC_DCKCFGR_PLLI2SDIVQ 7150,551410
#define  RCC_DCKCFGR_PLLSAIDIVQ 7151,551479
#define  RCC_DCKCFGR_PLLSAIDIVR 7152,551548
#define  RCC_DCKCFGR_SAI1ASRC 7153,551617
#define  RCC_DCKCFGR_SAI1BSRC 7154,551686
#define  RCC_DCKCFGR_TIMPRE 7155,551755
#define RNG_CR_RNGEN 7164,552320
#define RNG_CR_IE 7165,552389
#define RNG_SR_DRDY 7168,552542
#define RNG_SR_CECS 7169,552611
#define RNG_SR_SECS 7170,552680
#define RNG_SR_CEIS 7171,552749
#define RNG_SR_SEIS 7172,552818
#define RTC_TR_PM 7180,553381
#define RTC_TR_HT 7181,553450
#define RTC_TR_HT_0 7182,553519
#define RTC_TR_HT_1 7183,553588
#define RTC_TR_HU 7184,553657
#define RTC_TR_HU_0 7185,553726
#define RTC_TR_HU_1 7186,553795
#define RTC_TR_HU_2 7187,553864
#define RTC_TR_HU_3 7188,553933
#define RTC_TR_MNT 7189,554002
#define RTC_TR_MNT_0 7190,554071
#define RTC_TR_MNT_1 7191,554140
#define RTC_TR_MNT_2 7192,554209
#define RTC_TR_MNU 7193,554278
#define RTC_TR_MNU_0 7194,554347
#define RTC_TR_MNU_1 7195,554416
#define RTC_TR_MNU_2 7196,554485
#define RTC_TR_MNU_3 7197,554554
#define RTC_TR_ST 7198,554623
#define RTC_TR_ST_0 7199,554692
#define RTC_TR_ST_1 7200,554761
#define RTC_TR_ST_2 7201,554830
#define RTC_TR_SU 7202,554899
#define RTC_TR_SU_0 7203,554968
#define RTC_TR_SU_1 7204,555037
#define RTC_TR_SU_2 7205,555106
#define RTC_TR_SU_3 7206,555175
#define RTC_DR_YT 7209,555328
#define RTC_DR_YT_0 7210,555397
#define RTC_DR_YT_1 7211,555466
#define RTC_DR_YT_2 7212,555535
#define RTC_DR_YT_3 7213,555604
#define RTC_DR_YU 7214,555673
#define RTC_DR_YU_0 7215,555742
#define RTC_DR_YU_1 7216,555811
#define RTC_DR_YU_2 7217,555880
#define RTC_DR_YU_3 7218,555949
#define RTC_DR_WDU 7219,556018
#define RTC_DR_WDU_0 7220,556087
#define RTC_DR_WDU_1 7221,556156
#define RTC_DR_WDU_2 7222,556225
#define RTC_DR_MT 7223,556294
#define RTC_DR_MU 7224,556363
#define RTC_DR_MU_0 7225,556432
#define RTC_DR_MU_1 7226,556501
#define RTC_DR_MU_2 7227,556570
#define RTC_DR_MU_3 7228,556639
#define RTC_DR_DT 7229,556708
#define RTC_DR_DT_0 7230,556777
#define RTC_DR_DT_1 7231,556846
#define RTC_DR_DU 7232,556915
#define RTC_DR_DU_0 7233,556984
#define RTC_DR_DU_1 7234,557053
#define RTC_DR_DU_2 7235,557122
#define RTC_DR_DU_3 7236,557191
#define RTC_CR_COE 7239,557344
#define RTC_CR_OSEL 7240,557413
#define RTC_CR_OSEL_0 7241,557482
#define RTC_CR_OSEL_1 7242,557551
#define RTC_CR_POL 7243,557620
#define RTC_CR_COSEL 7244,557689
#define RTC_CR_BCK 7245,557758
#define RTC_CR_SUB1H 7246,557827
#define RTC_CR_ADD1H 7247,557896
#define RTC_CR_TSIE 7248,557965
#define RTC_CR_WUTIE 7249,558034
#define RTC_CR_ALRBIE 7250,558103
#define RTC_CR_ALRAIE 7251,558172
#define RTC_CR_TSE 7252,558241
#define RTC_CR_WUTE 7253,558310
#define RTC_CR_ALRBE 7254,558379
#define RTC_CR_ALRAE 7255,558448
#define RTC_CR_DCE 7256,558517
#define RTC_CR_FMT 7257,558586
#define RTC_CR_BYPSHAD 7258,558655
#define RTC_CR_REFCKON 7259,558724
#define RTC_CR_TSEDGE 7260,558793
#define RTC_CR_WUCKSEL 7261,558862
#define RTC_CR_WUCKSEL_0 7262,558931
#define RTC_CR_WUCKSEL_1 7263,559000
#define RTC_CR_WUCKSEL_2 7264,559069
#define RTC_ISR_RECALPF 7267,559222
#define RTC_ISR_TAMP1F 7268,559291
#define RTC_ISR_TSOVF 7269,559360
#define RTC_ISR_TSF 7270,559429
#define RTC_ISR_WUTF 7271,559498
#define RTC_ISR_ALRBF 7272,559567
#define RTC_ISR_ALRAF 7273,559636
#define RTC_ISR_INIT 7274,559705
#define RTC_ISR_INITF 7275,559774
#define RTC_ISR_RSF 7276,559843
#define RTC_ISR_INITS 7277,559912
#define RTC_ISR_SHPF 7278,559981
#define RTC_ISR_WUTWF 7279,560050
#define RTC_ISR_ALRBWF 7280,560119
#define RTC_ISR_ALRAWF 7281,560188
#define RTC_PRER_PREDIV_A 7284,560341
#define RTC_PRER_PREDIV_S 7285,560410
#define RTC_WUTR_WUT 7288,560563
#define RTC_CALIBR_DCS 7291,560716
#define RTC_CALIBR_DC 7292,560785
#define RTC_ALRMAR_MSK4 7295,560938
#define RTC_ALRMAR_WDSEL 7296,561007
#define RTC_ALRMAR_DT 7297,561076
#define RTC_ALRMAR_DT_0 7298,561145
#define RTC_ALRMAR_DT_1 7299,561214
#define RTC_ALRMAR_DU 7300,561283
#define RTC_ALRMAR_DU_0 7301,561352
#define RTC_ALRMAR_DU_1 7302,561421
#define RTC_ALRMAR_DU_2 7303,561490
#define RTC_ALRMAR_DU_3 7304,561559
#define RTC_ALRMAR_MSK3 7305,561628
#define RTC_ALRMAR_PM 7306,561697
#define RTC_ALRMAR_HT 7307,561766
#define RTC_ALRMAR_HT_0 7308,561835
#define RTC_ALRMAR_HT_1 7309,561904
#define RTC_ALRMAR_HU 7310,561973
#define RTC_ALRMAR_HU_0 7311,562042
#define RTC_ALRMAR_HU_1 7312,562111
#define RTC_ALRMAR_HU_2 7313,562180
#define RTC_ALRMAR_HU_3 7314,562249
#define RTC_ALRMAR_MSK2 7315,562318
#define RTC_ALRMAR_MNT 7316,562387
#define RTC_ALRMAR_MNT_0 7317,562456
#define RTC_ALRMAR_MNT_1 7318,562525
#define RTC_ALRMAR_MNT_2 7319,562594
#define RTC_ALRMAR_MNU 7320,562663
#define RTC_ALRMAR_MNU_0 7321,562732
#define RTC_ALRMAR_MNU_1 7322,562801
#define RTC_ALRMAR_MNU_2 7323,562870
#define RTC_ALRMAR_MNU_3 7324,562939
#define RTC_ALRMAR_MSK1 7325,563008
#define RTC_ALRMAR_ST 7326,563077
#define RTC_ALRMAR_ST_0 7327,563146
#define RTC_ALRMAR_ST_1 7328,563215
#define RTC_ALRMAR_ST_2 7329,563284
#define RTC_ALRMAR_SU 7330,563353
#define RTC_ALRMAR_SU_0 7331,563422
#define RTC_ALRMAR_SU_1 7332,563491
#define RTC_ALRMAR_SU_2 7333,563560
#define RTC_ALRMAR_SU_3 7334,563629
#define RTC_ALRMBR_MSK4 7337,563782
#define RTC_ALRMBR_WDSEL 7338,563851
#define RTC_ALRMBR_DT 7339,563920
#define RTC_ALRMBR_DT_0 7340,563989
#define RTC_ALRMBR_DT_1 7341,564058
#define RTC_ALRMBR_DU 7342,564127
#define RTC_ALRMBR_DU_0 7343,564196
#define RTC_ALRMBR_DU_1 7344,564265
#define RTC_ALRMBR_DU_2 7345,564334
#define RTC_ALRMBR_DU_3 7346,564403
#define RTC_ALRMBR_MSK3 7347,564472
#define RTC_ALRMBR_PM 7348,564541
#define RTC_ALRMBR_HT 7349,564610
#define RTC_ALRMBR_HT_0 7350,564679
#define RTC_ALRMBR_HT_1 7351,564748
#define RTC_ALRMBR_HU 7352,564817
#define RTC_ALRMBR_HU_0 7353,564886
#define RTC_ALRMBR_HU_1 7354,564955
#define RTC_ALRMBR_HU_2 7355,565024
#define RTC_ALRMBR_HU_3 7356,565093
#define RTC_ALRMBR_MSK2 7357,565162
#define RTC_ALRMBR_MNT 7358,565231
#define RTC_ALRMBR_MNT_0 7359,565300
#define RTC_ALRMBR_MNT_1 7360,565369
#define RTC_ALRMBR_MNT_2 7361,565438
#define RTC_ALRMBR_MNU 7362,565507
#define RTC_ALRMBR_MNU_0 7363,565576
#define RTC_ALRMBR_MNU_1 7364,565645
#define RTC_ALRMBR_MNU_2 7365,565714
#define RTC_ALRMBR_MNU_3 7366,565783
#define RTC_ALRMBR_MSK1 7367,565852
#define RTC_ALRMBR_ST 7368,565921
#define RTC_ALRMBR_ST_0 7369,565990
#define RTC_ALRMBR_ST_1 7370,566059
#define RTC_ALRMBR_ST_2 7371,566128
#define RTC_ALRMBR_SU 7372,566197
#define RTC_ALRMBR_SU_0 7373,566266
#define RTC_ALRMBR_SU_1 7374,566335
#define RTC_ALRMBR_SU_2 7375,566404
#define RTC_ALRMBR_SU_3 7376,566473
#define RTC_WPR_KEY 7379,566626
#define RTC_SSR_SS 7382,566779
#define RTC_SHIFTR_SUBFS 7385,566932
#define RTC_SHIFTR_ADD1S 7386,567001
#define RTC_TSTR_PM 7389,567154
#define RTC_TSTR_HT 7390,567223
#define RTC_TSTR_HT_0 7391,567292
#define RTC_TSTR_HT_1 7392,567361
#define RTC_TSTR_HU 7393,567430
#define RTC_TSTR_HU_0 7394,567499
#define RTC_TSTR_HU_1 7395,567568
#define RTC_TSTR_HU_2 7396,567637
#define RTC_TSTR_HU_3 7397,567706
#define RTC_TSTR_MNT 7398,567775
#define RTC_TSTR_MNT_0 7399,567844
#define RTC_TSTR_MNT_1 7400,567913
#define RTC_TSTR_MNT_2 7401,567982
#define RTC_TSTR_MNU 7402,568051
#define RTC_TSTR_MNU_0 7403,568120
#define RTC_TSTR_MNU_1 7404,568189
#define RTC_TSTR_MNU_2 7405,568258
#define RTC_TSTR_MNU_3 7406,568327
#define RTC_TSTR_ST 7407,568396
#define RTC_TSTR_ST_0 7408,568465
#define RTC_TSTR_ST_1 7409,568534
#define RTC_TSTR_ST_2 7410,568603
#define RTC_TSTR_SU 7411,568672
#define RTC_TSTR_SU_0 7412,568741
#define RTC_TSTR_SU_1 7413,568810
#define RTC_TSTR_SU_2 7414,568879
#define RTC_TSTR_SU_3 7415,568948
#define RTC_TSDR_WDU 7418,569101
#define RTC_TSDR_WDU_0 7419,569170
#define RTC_TSDR_WDU_1 7420,569239
#define RTC_TSDR_WDU_2 7421,569308
#define RTC_TSDR_MT 7422,569377
#define RTC_TSDR_MU 7423,569446
#define RTC_TSDR_MU_0 7424,569515
#define RTC_TSDR_MU_1 7425,569584
#define RTC_TSDR_MU_2 7426,569653
#define RTC_TSDR_MU_3 7427,569722
#define RTC_TSDR_DT 7428,569791
#define RTC_TSDR_DT_0 7429,569860
#define RTC_TSDR_DT_1 7430,569929
#define RTC_TSDR_DU 7431,569998
#define RTC_TSDR_DU_0 7432,570067
#define RTC_TSDR_DU_1 7433,570136
#define RTC_TSDR_DU_2 7434,570205
#define RTC_TSDR_DU_3 7435,570274
#define RTC_TSSSR_SS 7438,570427
#define RTC_CALR_CALP 7441,570579
#define RTC_CALR_CALW8 7442,570648
#define RTC_CALR_CALW16 7443,570717
#define RTC_CALR_CALM 7444,570786
#define RTC_CALR_CALM_0 7445,570855
#define RTC_CALR_CALM_1 7446,570924
#define RTC_CALR_CALM_2 7447,570993
#define RTC_CALR_CALM_3 7448,571062
#define RTC_CALR_CALM_4 7449,571131
#define RTC_CALR_CALM_5 7450,571200
#define RTC_CALR_CALM_6 7451,571269
#define RTC_CALR_CALM_7 7452,571338
#define RTC_CALR_CALM_8 7453,571407
#define RTC_TAFCR_ALARMOUTTYPE 7456,571560
#define RTC_TAFCR_TSINSEL 7457,571629
#define RTC_TAFCR_TAMPINSEL 7458,571698
#define RTC_TAFCR_TAMPPUDIS 7459,571767
#define RTC_TAFCR_TAMPPRCH 7460,571836
#define RTC_TAFCR_TAMPPRCH_0 7461,571905
#define RTC_TAFCR_TAMPPRCH_1 7462,571974
#define RTC_TAFCR_TAMPFLT 7463,572043
#define RTC_TAFCR_TAMPFLT_0 7464,572112
#define RTC_TAFCR_TAMPFLT_1 7465,572181
#define RTC_TAFCR_TAMPFREQ 7466,572250
#define RTC_TAFCR_TAMPFREQ_0 7467,572319
#define RTC_TAFCR_TAMPFREQ_1 7468,572388
#define RTC_TAFCR_TAMPFREQ_2 7469,572457
#define RTC_TAFCR_TAMPTS 7470,572526
#define RTC_TAFCR_TAMPIE 7471,572595
#define RTC_TAFCR_TAMP1TRG 7472,572664
#define RTC_TAFCR_TAMP1E 7473,572733
#define RTC_ALRMASSR_MASKSS 7476,572886
#define RTC_ALRMASSR_MASKSS_0 7477,572955
#define RTC_ALRMASSR_MASKSS_1 7478,573024
#define RTC_ALRMASSR_MASKSS_2 7479,573093
#define RTC_ALRMASSR_MASKSS_3 7480,573162
#define RTC_ALRMASSR_SS 7481,573231
#define RTC_ALRMBSSR_MASKSS 7484,573384
#define RTC_ALRMBSSR_MASKSS_0 7485,573453
#define RTC_ALRMBSSR_MASKSS_1 7486,573522
#define RTC_ALRMBSSR_MASKSS_2 7487,573591
#define RTC_ALRMBSSR_MASKSS_3 7488,573660
#define RTC_ALRMBSSR_SS 7489,573729
#define RTC_BKP0R 7492,573882
#define RTC_BKP1R 7495,574035
#define RTC_BKP2R 7498,574188
#define RTC_BKP3R 7501,574341
#define RTC_BKP4R 7504,574494
#define RTC_BKP5R 7507,574647
#define RTC_BKP6R 7510,574800
#define RTC_BKP7R 7513,574953
#define RTC_BKP8R 7516,575106
#define RTC_BKP9R 7519,575259
#define RTC_BKP10R 7522,575412
#define RTC_BKP11R 7525,575565
#define RTC_BKP12R 7528,575718
#define RTC_BKP13R 7531,575871
#define RTC_BKP14R 7534,576024
#define RTC_BKP15R 7537,576177
#define RTC_BKP16R 7540,576330
#define RTC_BKP17R 7543,576483
#define RTC_BKP18R 7546,576636
#define RTC_BKP19R 7549,576789
#define  SAI_GCR_SYNCIN 7557,577352
#define  SAI_GCR_SYNCIN_0 7558,577475
#define  SAI_GCR_SYNCIN_1 7559,577560
#define  SAI_GCR_SYNCOUT 7561,577647
#define  SAI_GCR_SYNCOUT_0 7562,577770
#define  SAI_GCR_SYNCOUT_1 7563,577855
#define  SAI_xCR1_MODE 7566,578024
#define  SAI_xCR1_MODE_0 7567,578148
#define  SAI_xCR1_MODE_1 7568,578234
#define  SAI_xCR1_PRTCFG 7570,578322
#define  SAI_xCR1_PRTCFG_0 7571,578446
#define  SAI_xCR1_PRTCFG_1 7572,578532
#define  SAI_xCR1_DS 7574,578620
#define  SAI_xCR1_DS_0 7575,578725
#define  SAI_xCR1_DS_1 7576,578811
#define  SAI_xCR1_DS_2 7577,578897
#define  SAI_xCR1_LSBFIRST 7579,578985
#define  SAI_xCR1_CKSTR 7580,579090
#define  SAI_xCR1_SYNCEN 7582,579197
#define  SAI_xCR1_SYNCEN_0 7583,579313
#define  SAI_xCR1_SYNCEN_1 7584,579399
#define  SAI_xCR1_MONO 7586,579487
#define  SAI_xCR1_OUTDRIV 7587,579594
#define  SAI_xCR1_SAIEN 7588,579701
#define  SAI_xCR1_DMAEN 7589,579808
#define  SAI_xCR1_NODIV 7590,579915
#define  SAI_xCR1_MCKDIV 7592,580024
#define  SAI_xCR1_MCKDIV_0 7593,580140
#define  SAI_xCR1_MCKDIV_1 7594,580227
#define  SAI_xCR1_MCKDIV_2 7595,580314
#define  SAI_xCR1_MCKDIV_3 7596,580401
#define  SAI_xCR2_FTH 7599,580572
#define  SAI_xCR2_FTH_0 7600,580678
#define  SAI_xCR2_FTH_1 7601,580764
#define  SAI_xCR2_FFLUSH 7603,580852
#define  SAI_xCR2_TRIS 7604,580965
#define  SAI_xCR2_MUTE 7605,581078
#define  SAI_xCR2_MUTEVAL 7606,581191
#define  SAI_xCR2_MUTECNT 7608,581306
#define  SAI_xCR2_MUTECNT_0 7609,581414
#define  SAI_xCR2_MUTECNT_1 7610,581500
#define  SAI_xCR2_MUTECNT_2 7611,581586
#define  SAI_xCR2_MUTECNT_3 7612,581672
#define  SAI_xCR2_MUTECNT_4 7613,581758
#define  SAI_xCR2_MUTECNT_5 7614,581844
#define  SAI_xCR2_CPL 7616,581932
#define  SAI_xCR2_COMP 7618,582042
#define  SAI_xCR2_COMP_0 7619,582150
#define  SAI_xCR2_COMP_1 7620,582236
#define  SAI_xFRCR_FRL 7623,582406
#define  SAI_xFRCR_FRL_0 7624,582510
#define  SAI_xFRCR_FRL_1 7625,582596
#define  SAI_xFRCR_FRL_2 7626,582682
#define  SAI_xFRCR_FRL_3 7627,582768
#define  SAI_xFRCR_FRL_4 7628,582854
#define  SAI_xFRCR_FRL_5 7629,582940
#define  SAI_xFRCR_FRL_6 7630,583026
#define  SAI_xFRCR_FRL_7 7631,583112
#define  SAI_xFRCR_FSALL 7633,583200
#define  SAI_xFRCR_FSALL_0 7634,583334
#define  SAI_xFRCR_FSALL_1 7635,583420
#define  SAI_xFRCR_FSALL_2 7636,583506
#define  SAI_xFRCR_FSALL_3 7637,583592
#define  SAI_xFRCR_FSALL_4 7638,583678
#define  SAI_xFRCR_FSALL_5 7639,583764
#define  SAI_xFRCR_FSALL_6 7640,583850
#define  SAI_xFRCR_FSDEF 7642,583938
#define  SAI_xFRCR_FSPO 7643,584052
#define  SAI_xFRCR_FSOFF 7644,584166
#define  SAI_xSLOTR_FBOFF 7647,584365
#define  SAI_xSLOTR_FBOFF_0 7648,584473
#define  SAI_xSLOTR_FBOFF_1 7649,584559
#define  SAI_xSLOTR_FBOFF_2 7650,584645
#define  SAI_xSLOTR_FBOFF_3 7651,584731
#define  SAI_xSLOTR_FBOFF_4 7652,584817
#define  SAI_xSLOTR_SLOTSZ 7654,584942
#define  SAI_xSLOTR_SLOTSZ_0 7655,585047
#define  SAI_xSLOTR_SLOTSZ_1 7656,585133
#define  SAI_xSLOTR_NBSLOT 7658,585221
#define  SAI_xSLOTR_NBSLOT_0 7659,585346
#define  SAI_xSLOTR_NBSLOT_1 7660,585432
#define  SAI_xSLOTR_NBSLOT_2 7661,585518
#define  SAI_xSLOTR_NBSLOT_3 7662,585604
#define  SAI_xSLOTR_SLOTEN 7664,585692
#define  SAI_xIMR_OVRUDRIE 7667,585884
#define  SAI_xIMR_MUTEDETIE 7668,586027
#define  SAI_xIMR_WCKCFGIE 7669,586170
#define  SAI_xIMR_FREQIE 7670,586313
#define  SAI_xIMR_CNRDYIE 7671,586456
#define  SAI_xIMR_AFSDETIE 7672,586599
#define  SAI_xIMR_LFSDETIE 7673,586742
#define  SAI_xSR_OVRUDR 7676,586969
#define  SAI_xSR_MUTEDET 7677,587097
#define  SAI_xSR_WCKCFG 7678,587225
#define  SAI_xSR_FREQ 7679,587353
#define  SAI_xSR_CNRDY 7680,587481
#define  SAI_xSR_AFSDET 7681,587609
#define  SAI_xSR_LFSDET 7682,587737
#define  SAI_xSR_FLVL 7684,587867
#define  SAI_xSR_FLVL_0 7685,587995
#define  SAI_xSR_FLVL_1 7686,588082
#define  SAI_xSR_FLVL_2 7687,588169
#define  SAI_xCLRFR_COVRUDR 7690,588340
#define  SAI_xCLRFR_CMUTEDET 7691,588473
#define  SAI_xCLRFR_CWCKCFG 7692,588606
#define  SAI_xCLRFR_CFREQ 7693,588739
#define  SAI_xCLRFR_CCNRDY 7694,588872
#define  SAI_xCLRFR_CAFSDET 7695,589005
#define  SAI_xCLRFR_CLFSDET 7696,589138
#define  SAI_xDR_DATA 7699,589352
#define  SDIO_POWER_PWRCTRL 7707,589920
#define  SDIO_POWER_PWRCTRL_0 7708,590049
#define  SDIO_POWER_PWRCTRL_1 7709,590138
#define  SDIO_CLKCR_CLKDIV 7712,590311
#define  SDIO_CLKCR_CLKEN 7713,590426
#define  SDIO_CLKCR_PWRSAV 7714,590541
#define  SDIO_CLKCR_BYPASS 7715,590656
#define  SDIO_CLKCR_WIDBUS 7717,590773
#define  SDIO_CLKCR_WIDBUS_0 7718,590900
#define  SDIO_CLKCR_WIDBUS_1 7719,590989
#define  SDIO_CLKCR_NEGEDGE 7721,591080
#define  SDIO_CLKCR_HWFC_EN 7722,591195
#define  SDIO_ARG_CMDARG 7725,591394
#define  SDIO_CMD_CMDINDEX 7728,591582
#define  SDIO_CMD_WAITRESP 7730,591711
#define  SDIO_CMD_WAITRESP_0 7731,591838
#define  SDIO_CMD_WAITRESP_1 7732,591928
#define  SDIO_CMD_WAITINT 7734,592020
#define  SDIO_CMD_WAITPEND 7735,592166
#define  SDIO_CMD_CPSMEN 7736,592312
#define  SDIO_CMD_SDIOSUSPEND 7737,592458
#define  SDIO_CMD_ENCMDCOMPL 7738,592604
#define  SDIO_CMD_NIEN 7739,592750
#define  SDIO_CMD_CEATACMD 7740,592854
#define  SDIO_RESPCMD_RESPCMD 7743,593042
#define  SDIO_RESP0_CARDSTATUS0 7746,593232
#define  SDIO_RESP1_CARDSTATUS1 7749,593411
#define  SDIO_RESP2_CARDSTATUS2 7752,593590
#define  SDIO_RESP3_CARDSTATUS3 7755,593769
#define  SDIO_RESP4_CARDSTATUS4 7758,593948
#define  SDIO_DTIMER_DATATIME 7761,594127
#define  SDIO_DLEN_DATALENGTH 7764,594315
#define  SDIO_DCTRL_DTEN 7767,594503
#define  SDIO_DCTRL_DTDIR 7768,594620
#define  SDIO_DCTRL_DTMODE 7769,594737
#define  SDIO_DCTRL_DMAEN 7770,594854
#define  SDIO_DCTRL_DBLOCKSIZE 7772,594973
#define  SDIO_DCTRL_DBLOCKSIZE_0 7773,595095
#define  SDIO_DCTRL_DBLOCKSIZE_1 7774,595184
#define  SDIO_DCTRL_DBLOCKSIZE_2 7775,595273
#define  SDIO_DCTRL_DBLOCKSIZE_3 7776,595362
#define  SDIO_DCTRL_RWSTART 7778,595453
#define  SDIO_DCTRL_RWSTOP 7779,595560
#define  SDIO_DCTRL_RWMOD 7780,595667
#define  SDIO_DCTRL_SDIOEN 7781,595774
#define  SDIO_DCOUNT_DATACOUNT 7784,595965
#define  SDIO_STA_CCRCFAIL 7787,596149
#define  SDIO_STA_DCRCFAIL 7788,596278
#define  SDIO_STA_CTIMEOUT 7789,596407
#define  SDIO_STA_DTIMEOUT 7790,596536
#define  SDIO_STA_TXUNDERR 7791,596665
#define  SDIO_STA_RXOVERR 7792,596794
#define  SDIO_STA_CMDREND 7793,596923
#define  SDIO_STA_CMDSENT 7794,597052
#define  SDIO_STA_DATAEND 7795,597181
#define  SDIO_STA_STBITERR 7796,597310
#define  SDIO_STA_DBCKEND 7797,597453
#define  SDIO_STA_CMDACT 7798,597582
#define  SDIO_STA_TXACT 7799,597711
#define  SDIO_STA_RXACT 7800,597840
#define  SDIO_STA_TXFIFOHE 7801,597969
#define  SDIO_STA_RXFIFOHF 7802,598124
#define  SDIO_STA_TXFIFOF 7803,598270
#define  SDIO_STA_RXFIFOF 7804,598399
#define  SDIO_STA_TXFIFOE 7805,598528
#define  SDIO_STA_RXFIFOE 7806,598657
#define  SDIO_STA_TXDAVL 7807,598786
#define  SDIO_STA_RXDAVL 7808,598915
#define  SDIO_STA_SDIOIT 7809,599044
#define  SDIO_STA_CEATAEND 7810,599173
#define  SDIO_ICR_CCRCFAILC 7813,599392
#define  SDIO_ICR_DCRCFAILC 7814,599499
#define  SDIO_ICR_CTIMEOUTC 7815,599606
#define  SDIO_ICR_DTIMEOUTC 7816,599713
#define  SDIO_ICR_TXUNDERRC 7817,599820
#define  SDIO_ICR_RXOVERRC 7818,599927
#define  SDIO_ICR_CMDRENDC 7819,600034
#define  SDIO_ICR_CMDSENTC 7820,600141
#define  SDIO_ICR_DATAENDC 7821,600248
#define  SDIO_ICR_STBITERRC 7822,600355
#define  SDIO_ICR_DBCKENDC 7823,600462
#define  SDIO_ICR_SDIOITC 7824,600569
#define  SDIO_ICR_CEATAENDC 7825,600676
#define  SDIO_MASK_CCRCFAILIE 7828,600867
#define  SDIO_MASK_DCRCFAILIE 7829,600993
#define  SDIO_MASK_CTIMEOUTIE 7830,601119
#define  SDIO_MASK_DTIMEOUTIE 7831,601245
#define  SDIO_MASK_TXUNDERRIE 7832,601371
#define  SDIO_MASK_RXOVERRIE 7833,601497
#define  SDIO_MASK_CMDRENDIE 7834,601623
#define  SDIO_MASK_CMDSENTIE 7835,601749
#define  SDIO_MASK_DATAENDIE 7836,601875
#define  SDIO_MASK_STBITERRIE 7837,602001
#define  SDIO_MASK_DBCKENDIE 7838,602127
#define  SDIO_MASK_CMDACTIE 7839,602253
#define  SDIO_MASK_TXACTIE 7840,602379
#define  SDIO_MASK_RXACTIE 7841,602505
#define  SDIO_MASK_TXFIFOHEIE 7842,602631
#define  SDIO_MASK_RXFIFOHFIE 7843,602757
#define  SDIO_MASK_TXFIFOFIE 7844,602883
#define  SDIO_MASK_RXFIFOFIE 7845,603009
#define  SDIO_MASK_TXFIFOEIE 7846,603135
#define  SDIO_MASK_RXFIFOEIE 7847,603261
#define  SDIO_MASK_TXDAVLIE 7848,603387
#define  SDIO_MASK_RXDAVLIE 7849,603513
#define  SDIO_MASK_SDIOITIE 7850,603639
#define  SDIO_MASK_CEATAENDIE 7851,603768
#define  SDIO_FIFOCNT_FIFOCOUNT 7854,603994
#define  SDIO_FIFO_FIFODATA 7857,604226
#define  SPI_CR1_CPHA 7865,604834
#define  SPI_CR1_CPOL 7866,604934
#define  SPI_CR1_MSTR 7867,605034
#define  SPI_CR1_BR 7869,605136
#define  SPI_CR1_BR_0 7870,605252
#define  SPI_CR1_BR_1 7871,605341
#define  SPI_CR1_BR_2 7872,605430
#define  SPI_CR1_SPE 7874,605521
#define  SPI_CR1_LSBFIRST 7875,605640
#define  SPI_CR1_SSI 7876,605759
#define  SPI_CR1_SSM 7877,605878
#define  SPI_CR1_RXONLY 7878,605997
#define  SPI_CR1_DFF 7879,606116
#define  SPI_CR1_CRCNEXT 7880,606235
#define  SPI_CR1_CRCEN 7881,606354
#define  SPI_CR1_BIDIOE 7882,606473
#define  SPI_CR1_BIDIMODE 7883,606592
#define  SPI_CR2_RXDMAEN 7886,606795
#define  SPI_CR2_TXDMAEN 7887,606915
#define  SPI_CR2_SSOE 7888,607035
#define  SPI_CR2_ERRIE 7889,607155
#define  SPI_CR2_RXNEIE 7890,607275
#define  SPI_CR2_TXEIE 7891,607395
#define  SPI_SR_RXNE 7894,607599
#define  SPI_SR_TXE 7895,607707
#define  SPI_SR_CHSIDE 7896,607815
#define  SPI_SR_UDR 7897,607923
#define  SPI_SR_CRCERR 7898,608031
#define  SPI_SR_MODF 7899,608139
#define  SPI_SR_OVR 7900,608247
#define  SPI_SR_BSY 7901,608355
#define  SPI_DR_DR 7904,608547
#define  SPI_CRCPR_CRCPOLY 7907,608738
#define  SPI_RXCRCR_RXCRC 7910,608929
#define  SPI_TXCRCR_TXCRC 7913,609120
#define  SPI_I2SCFGR_CHLEN 7916,609311
#define  SPI_I2SCFGR_DATLEN 7918,609446
#define  SPI_I2SCFGR_DATLEN_0 7919,609579
#define  SPI_I2SCFGR_DATLEN_1 7920,609668
#define  SPI_I2SCFGR_CKPOL 7922,609759
#define  SPI_I2SCFGR_I2SSTD 7924,609886
#define  SPI_I2SCFGR_I2SSTD_0 7925,610011
#define  SPI_I2SCFGR_I2SSTD_1 7926,610100
#define  SPI_I2SCFGR_PCMSYNC 7928,610191
#define  SPI_I2SCFGR_I2SCFG 7930,610318
#define  SPI_I2SCFGR_I2SCFG_0 7931,610443
#define  SPI_I2SCFGR_I2SCFG_1 7932,610532
#define  SPI_I2SCFGR_I2SE 7934,610623
#define  SPI_I2SCFGR_I2SMOD 7935,610725
#define  SPI_I2SPR_I2SDIV 7938,610911
#define  SPI_I2SPR_ODD 7939,611023
#define  SPI_I2SPR_MCKOE 7940,611135
#define SYSCFG_MEMRMP_MEM_MODE 7948,611743
#define SYSCFG_MEMRMP_MEM_MODE_0 7949,611842
#define SYSCFG_MEMRMP_MEM_MODE_1 7950,611919
#define SYSCFG_MEMRMP_MEM_MODE_2 7951,611996
#define SYSCFG_MEMRMP_FB_MODE 7953,612075
#define SYSCFG_MEMRMP_SWP_FMC 7955,612170
#define SYSCFG_MEMRMP_SWP_FMC_0 7956,612266
#define SYSCFG_MEMRMP_SWP_FMC_1 7957,612343
#define SYSCFG_PMC_ADCxDC2 7961,612506
#define SYSCFG_PMC_ADC1DC2 7962,612618
#define SYSCFG_PMC_ADC2DC2 7963,612730
#define SYSCFG_PMC_ADC3DC2 7964,612842
#define SYSCFG_PMC_MII_RMII_SEL 7966,612956
#define SYSCFG_PMC_MII_RMII 7968,613130
#define SYSCFG_EXTICR1_EXTI0 7971,613279
#define SYSCFG_EXTICR1_EXTI1 7972,613367
#define SYSCFG_EXTICR1_EXTI2 7973,613455
#define SYSCFG_EXTICR1_EXTI3 7974,613543
#define SYSCFG_EXTICR1_EXTI0_PA 7978,613680
#define SYSCFG_EXTICR1_EXTI0_PB 7979,613757
#define SYSCFG_EXTICR1_EXTI0_PC 7980,613834
#define SYSCFG_EXTICR1_EXTI0_PD 7981,613911
#define SYSCFG_EXTICR1_EXTI0_PE 7982,613988
#define SYSCFG_EXTICR1_EXTI0_PF 7983,614065
#define SYSCFG_EXTICR1_EXTI0_PG 7984,614142
#define SYSCFG_EXTICR1_EXTI0_PH 7985,614219
#define SYSCFG_EXTICR1_EXTI0_PI 7986,614296
#define SYSCFG_EXTICR1_EXTI0_PJ 7987,614373
#define SYSCFG_EXTICR1_EXTI0_PK 7988,614450
#define SYSCFG_EXTICR1_EXTI1_PA 7993,614578
#define SYSCFG_EXTICR1_EXTI1_PB 7994,614655
#define SYSCFG_EXTICR1_EXTI1_PC 7995,614732
#define SYSCFG_EXTICR1_EXTI1_PD 7996,614809
#define SYSCFG_EXTICR1_EXTI1_PE 7997,614886
#define SYSCFG_EXTICR1_EXTI1_PF 7998,614963
#define SYSCFG_EXTICR1_EXTI1_PG 7999,615040
#define SYSCFG_EXTICR1_EXTI1_PH 8000,615117
#define SYSCFG_EXTICR1_EXTI1_PI 8001,615194
#define SYSCFG_EXTICR1_EXTI1_PJ 8002,615271
#define SYSCFG_EXTICR1_EXTI1_PK 8003,615348
#define SYSCFG_EXTICR1_EXTI2_PA 8008,615476
#define SYSCFG_EXTICR1_EXTI2_PB 8009,615553
#define SYSCFG_EXTICR1_EXTI2_PC 8010,615630
#define SYSCFG_EXTICR1_EXTI2_PD 8011,615707
#define SYSCFG_EXTICR1_EXTI2_PE 8012,615784
#define SYSCFG_EXTICR1_EXTI2_PF 8013,615861
#define SYSCFG_EXTICR1_EXTI2_PG 8014,615938
#define SYSCFG_EXTICR1_EXTI2_PH 8015,616015
#define SYSCFG_EXTICR1_EXTI2_PI 8016,616092
#define SYSCFG_EXTICR1_EXTI2_PJ 8017,616169
#define SYSCFG_EXTICR1_EXTI2_PK 8018,616246
#define SYSCFG_EXTICR1_EXTI3_PA 8023,616374
#define SYSCFG_EXTICR1_EXTI3_PB 8024,616451
#define SYSCFG_EXTICR1_EXTI3_PC 8025,616528
#define SYSCFG_EXTICR1_EXTI3_PD 8026,616605
#define SYSCFG_EXTICR1_EXTI3_PE 8027,616682
#define SYSCFG_EXTICR1_EXTI3_PF 8028,616759
#define SYSCFG_EXTICR1_EXTI3_PG 8029,616836
#define SYSCFG_EXTICR1_EXTI3_PH 8030,616913
#define SYSCFG_EXTICR1_EXTI3_PI 8031,616990
#define SYSCFG_EXTICR1_EXTI3_PJ 8032,617067
#define SYSCFG_EXTICR1_EXTI3_PK 8033,617144
#define SYSCFG_EXTICR2_EXTI4 8036,617305
#define SYSCFG_EXTICR2_EXTI5 8037,617393
#define SYSCFG_EXTICR2_EXTI6 8038,617481
#define SYSCFG_EXTICR2_EXTI7 8039,617569
#define SYSCFG_EXTICR2_EXTI4_PA 8043,617706
#define SYSCFG_EXTICR2_EXTI4_PB 8044,617783
#define SYSCFG_EXTICR2_EXTI4_PC 8045,617860
#define SYSCFG_EXTICR2_EXTI4_PD 8046,617937
#define SYSCFG_EXTICR2_EXTI4_PE 8047,618014
#define SYSCFG_EXTICR2_EXTI4_PF 8048,618091
#define SYSCFG_EXTICR2_EXTI4_PG 8049,618168
#define SYSCFG_EXTICR2_EXTI4_PH 8050,618245
#define SYSCFG_EXTICR2_EXTI4_PI 8051,618322
#define SYSCFG_EXTICR2_EXTI4_PJ 8052,618399
#define SYSCFG_EXTICR2_EXTI4_PK 8053,618476
#define SYSCFG_EXTICR2_EXTI5_PA 8058,618604
#define SYSCFG_EXTICR2_EXTI5_PB 8059,618681
#define SYSCFG_EXTICR2_EXTI5_PC 8060,618758
#define SYSCFG_EXTICR2_EXTI5_PD 8061,618835
#define SYSCFG_EXTICR2_EXTI5_PE 8062,618912
#define SYSCFG_EXTICR2_EXTI5_PF 8063,618989
#define SYSCFG_EXTICR2_EXTI5_PG 8064,619066
#define SYSCFG_EXTICR2_EXTI5_PH 8065,619143
#define SYSCFG_EXTICR2_EXTI5_PI 8066,619220
#define SYSCFG_EXTICR2_EXTI5_PJ 8067,619297
#define SYSCFG_EXTICR2_EXTI5_PK 8068,619374
#define SYSCFG_EXTICR2_EXTI6_PA 8073,619502
#define SYSCFG_EXTICR2_EXTI6_PB 8074,619579
#define SYSCFG_EXTICR2_EXTI6_PC 8075,619656
#define SYSCFG_EXTICR2_EXTI6_PD 8076,619733
#define SYSCFG_EXTICR2_EXTI6_PE 8077,619810
#define SYSCFG_EXTICR2_EXTI6_PF 8078,619887
#define SYSCFG_EXTICR2_EXTI6_PG 8079,619964
#define SYSCFG_EXTICR2_EXTI6_PH 8080,620041
#define SYSCFG_EXTICR2_EXTI6_PI 8081,620118
#define SYSCFG_EXTICR2_EXTI6_PJ 8082,620195
#define SYSCFG_EXTICR2_EXTI6_PK 8083,620272
#define SYSCFG_EXTICR2_EXTI7_PA 8088,620400
#define SYSCFG_EXTICR2_EXTI7_PB 8089,620477
#define SYSCFG_EXTICR2_EXTI7_PC 8090,620554
#define SYSCFG_EXTICR2_EXTI7_PD 8091,620631
#define SYSCFG_EXTICR2_EXTI7_PE 8092,620708
#define SYSCFG_EXTICR2_EXTI7_PF 8093,620785
#define SYSCFG_EXTICR2_EXTI7_PG 8094,620862
#define SYSCFG_EXTICR2_EXTI7_PH 8095,620939
#define SYSCFG_EXTICR2_EXTI7_PI 8096,621016
#define SYSCFG_EXTICR2_EXTI7_PJ 8097,621093
#define SYSCFG_EXTICR2_EXTI7_PK 8098,621170
#define SYSCFG_EXTICR3_EXTI8 8101,621331
#define SYSCFG_EXTICR3_EXTI9 8102,621419
#define SYSCFG_EXTICR3_EXTI10 8103,621507
#define SYSCFG_EXTICR3_EXTI11 8104,621596
#define SYSCFG_EXTICR3_EXTI8_PA 8109,621747
#define SYSCFG_EXTICR3_EXTI8_PB 8110,621824
#define SYSCFG_EXTICR3_EXTI8_PC 8111,621901
#define SYSCFG_EXTICR3_EXTI8_PD 8112,621978
#define SYSCFG_EXTICR3_EXTI8_PE 8113,622055
#define SYSCFG_EXTICR3_EXTI8_PF 8114,622132
#define SYSCFG_EXTICR3_EXTI8_PG 8115,622209
#define SYSCFG_EXTICR3_EXTI8_PH 8116,622286
#define SYSCFG_EXTICR3_EXTI8_PI 8117,622363
#define SYSCFG_EXTICR3_EXTI8_PJ 8118,622440
#define SYSCFG_EXTICR3_EXTI9_PA 8123,622568
#define SYSCFG_EXTICR3_EXTI9_PB 8124,622645
#define SYSCFG_EXTICR3_EXTI9_PC 8125,622722
#define SYSCFG_EXTICR3_EXTI9_PD 8126,622799
#define SYSCFG_EXTICR3_EXTI9_PE 8127,622876
#define SYSCFG_EXTICR3_EXTI9_PF 8128,622953
#define SYSCFG_EXTICR3_EXTI9_PG 8129,623030
#define SYSCFG_EXTICR3_EXTI9_PH 8130,623107
#define SYSCFG_EXTICR3_EXTI9_PI 8131,623184
#define SYSCFG_EXTICR3_EXTI9_PJ 8132,623261
#define SYSCFG_EXTICR3_EXTI10_PA 8137,623390
#define SYSCFG_EXTICR3_EXTI10_PB 8138,623468
#define SYSCFG_EXTICR3_EXTI10_PC 8139,623546
#define SYSCFG_EXTICR3_EXTI10_PD 8140,623624
#define SYSCFG_EXTICR3_EXTI10_PE 8141,623702
#define SYSCFG_EXTICR3_EXTI10_PF 8142,623780
#define SYSCFG_EXTICR3_EXTI10_PG 8143,623858
#define SYSCFG_EXTICR3_EXTI10_PH 8144,623936
#define SYSCFG_EXTICR3_EXTI10_PI 8145,624014
#define SYSCFG_EXTICR3_EXTI10_PJ 8146,624092
#define SYSCFG_EXTICR3_EXTI11_PA 8151,624222
#define SYSCFG_EXTICR3_EXTI11_PB 8152,624300
#define SYSCFG_EXTICR3_EXTI11_PC 8153,624378
#define SYSCFG_EXTICR3_EXTI11_PD 8154,624456
#define SYSCFG_EXTICR3_EXTI11_PE 8155,624534
#define SYSCFG_EXTICR3_EXTI11_PF 8156,624612
#define SYSCFG_EXTICR3_EXTI11_PG 8157,624690
#define SYSCFG_EXTICR3_EXTI11_PH 8158,624768
#define SYSCFG_EXTICR3_EXTI11_PI 8159,624846
#define SYSCFG_EXTICR3_EXTI11_PJ 8160,624924
#define SYSCFG_EXTICR4_EXTI12 8163,625086
#define SYSCFG_EXTICR4_EXTI13 8164,625175
#define SYSCFG_EXTICR4_EXTI14 8165,625264
#define SYSCFG_EXTICR4_EXTI15 8166,625353
#define SYSCFG_EXTICR4_EXTI12_PA 8170,625492
#define SYSCFG_EXTICR4_EXTI12_PB 8171,625570
#define SYSCFG_EXTICR4_EXTI12_PC 8172,625648
#define SYSCFG_EXTICR4_EXTI12_PD 8173,625726
#define SYSCFG_EXTICR4_EXTI12_PE 8174,625804
#define SYSCFG_EXTICR4_EXTI12_PF 8175,625882
#define SYSCFG_EXTICR4_EXTI12_PG 8176,625960
#define SYSCFG_EXTICR4_EXTI12_PH 8177,626038
#define SYSCFG_EXTICR4_EXTI12_PI 8178,626116
#define SYSCFG_EXTICR4_EXTI12_PJ 8179,626194
#define SYSCFG_EXTICR4_EXTI13_PA 8184,626324
#define SYSCFG_EXTICR4_EXTI13_PB 8185,626402
#define SYSCFG_EXTICR4_EXTI13_PC 8186,626480
#define SYSCFG_EXTICR4_EXTI13_PD 8187,626558
#define SYSCFG_EXTICR4_EXTI13_PE 8188,626636
#define SYSCFG_EXTICR4_EXTI13_PF 8189,626714
#define SYSCFG_EXTICR4_EXTI13_PG 8190,626792
#define SYSCFG_EXTICR4_EXTI13_PH 8191,626870
#define SYSCFG_EXTICR4_EXTI13_PI 8192,626948
#define SYSCFG_EXTICR4_EXTI13_PJ 8193,627026
#define SYSCFG_EXTICR4_EXTI14_PA 8198,627156
#define SYSCFG_EXTICR4_EXTI14_PB 8199,627234
#define SYSCFG_EXTICR4_EXTI14_PC 8200,627312
#define SYSCFG_EXTICR4_EXTI14_PD 8201,627390
#define SYSCFG_EXTICR4_EXTI14_PE 8202,627468
#define SYSCFG_EXTICR4_EXTI14_PF 8203,627546
#define SYSCFG_EXTICR4_EXTI14_PG 8204,627624
#define SYSCFG_EXTICR4_EXTI14_PH 8205,627702
#define SYSCFG_EXTICR4_EXTI14_PI 8206,627780
#define SYSCFG_EXTICR4_EXTI14_PJ 8207,627858
#define SYSCFG_EXTICR4_EXTI15_PA 8212,627988
#define SYSCFG_EXTICR4_EXTI15_PB 8213,628066
#define SYSCFG_EXTICR4_EXTI15_PC 8214,628144
#define SYSCFG_EXTICR4_EXTI15_PD 8215,628222
#define SYSCFG_EXTICR4_EXTI15_PE 8216,628300
#define SYSCFG_EXTICR4_EXTI15_PF 8217,628378
#define SYSCFG_EXTICR4_EXTI15_PG 8218,628456
#define SYSCFG_EXTICR4_EXTI15_PH 8219,628534
#define SYSCFG_EXTICR4_EXTI15_PI 8220,628612
#define SYSCFG_EXTICR4_EXTI15_PJ 8221,628690
#define SYSCFG_CMPCR_CMP_PD 8224,628854
#define SYSCFG_CMPCR_READY 8225,628954
#define  TIM_CR1_CEN 8233,629548
#define  TIM_CR1_UDIS 8234,629653
#define  TIM_CR1_URS 8235,629758
#define  TIM_CR1_OPM 8236,629863
#define  TIM_CR1_DIR 8237,629968
#define  TIM_CR1_CMS 8239,630075
#define  TIM_CR1_CMS_0 8240,630204
#define  TIM_CR1_CMS_1 8241,630293
#define  TIM_CR1_ARPE 8243,630384
#define  TIM_CR1_CKD 8245,630500
#define  TIM_CR1_CKD_0 8246,630614
#define  TIM_CR1_CKD_1 8247,630703
#define  TIM_CR2_CCPC 8250,630876
#define  TIM_CR2_CCUS 8251,631000
#define  TIM_CR2_CCDS 8252,631124
#define  TIM_CR2_MMS 8254,631250
#define  TIM_CR2_MMS_0 8255,631371
#define  TIM_CR2_MMS_1 8256,631460
#define  TIM_CR2_MMS_2 8257,631549
#define  TIM_CR2_TI1S 8259,631640
#define  TIM_CR2_OIS1 8260,631737
#define  TIM_CR2_OIS1N 8261,631854
#define  TIM_CR2_OIS2 8262,631971
#define  TIM_CR2_OIS2N 8263,632088
#define  TIM_CR2_OIS3 8264,632205
#define  TIM_CR2_OIS3N 8265,632322
#define  TIM_CR2_OIS4 8266,632439
#define  TIM_SMCR_SMS 8269,632640
#define  TIM_SMCR_SMS_0 8270,632763
#define  TIM_SMCR_SMS_1 8271,632852
#define  TIM_SMCR_SMS_2 8272,632941
#define  TIM_SMCR_TS 8274,633032
#define  TIM_SMCR_TS_0 8275,633155
#define  TIM_SMCR_TS_1 8276,633244
#define  TIM_SMCR_TS_2 8277,633333
#define  TIM_SMCR_MSM 8279,633424
#define  TIM_SMCR_ETF 8281,633549
#define  TIM_SMCR_ETF_0 8282,633672
#define  TIM_SMCR_ETF_1 8283,633761
#define  TIM_SMCR_ETF_2 8284,633850
#define  TIM_SMCR_ETF_3 8285,633939
#define  TIM_SMCR_ETPS 8287,634030
#define  TIM_SMCR_ETPS_0 8288,634157
#define  TIM_SMCR_ETPS_1 8289,634246
#define  TIM_SMCR_ECE 8291,634337
#define  TIM_SMCR_ETP 8292,634446
#define  TIM_DIER_UIE 8295,634639
#define  TIM_DIER_CC1IE 8296,634746
#define  TIM_DIER_CC2IE 8297,634866
#define  TIM_DIER_CC3IE 8298,634986
#define  TIM_DIER_CC4IE 8299,635106
#define  TIM_DIER_COMIE 8300,635226
#define  TIM_DIER_TIE 8301,635346
#define  TIM_DIER_BIE 8302,635466
#define  TIM_DIER_UDE 8303,635586
#define  TIM_DIER_CC1DE 8304,635706
#define  TIM_DIER_CC2DE 8305,635826
#define  TIM_DIER_CC3DE 8306,635946
#define  TIM_DIER_CC4DE 8307,636066
#define  TIM_DIER_COMDE 8308,636186
#define  TIM_DIER_TDE 8309,636306
#define  TIM_SR_UIF 8312,636510
#define  TIM_SR_CC1IF 8313,636628
#define  TIM_SR_CC2IF 8314,636746
#define  TIM_SR_CC3IF 8315,636864
#define  TIM_SR_CC4IF 8316,636982
#define  TIM_SR_COMIF 8317,637100
#define  TIM_SR_TIF 8318,637218
#define  TIM_SR_BIF 8319,637336
#define  TIM_SR_CC1OF 8320,637454
#define  TIM_SR_CC2OF 8321,637572
#define  TIM_SR_CC3OF 8322,637690
#define  TIM_SR_CC4OF 8323,637808
#define  TIM_EGR_UG 8326,638010
#define  TIM_EGR_CC1G 8327,638135
#define  TIM_EGR_CC2G 8328,638260
#define  TIM_EGR_CC3G 8329,638385
#define  TIM_EGR_CC4G 8330,638510
#define  TIM_EGR_COMG 8331,638635
#define  TIM_EGR_TG 8332,638760
#define  TIM_EGR_BG 8333,638885
#define  TIM_CCMR1_CC1S 8336,639094
#define  TIM_CCMR1_CC1S_0 8337,639222
#define  TIM_CCMR1_CC1S_1 8338,639311
#define  TIM_CCMR1_OC1FE 8340,639402
#define  TIM_CCMR1_OC1PE 8341,639530
#define  TIM_CCMR1_OC1M 8343,639660
#define  TIM_CCMR1_OC1M_0 8344,639788
#define  TIM_CCMR1_OC1M_1 8345,639877
#define  TIM_CCMR1_OC1M_2 8346,639966
#define  TIM_CCMR1_OC1CE 8348,640057
#define  TIM_CCMR1_CC2S 8350,640187
#define  TIM_CCMR1_CC2S_0 8351,640315
#define  TIM_CCMR1_CC2S_1 8352,640404
#define  TIM_CCMR1_OC2FE 8354,640495
#define  TIM_CCMR1_OC2PE 8355,640623
#define  TIM_CCMR1_OC2M 8357,640753
#define  TIM_CCMR1_OC2M_0 8358,640881
#define  TIM_CCMR1_OC2M_1 8359,640970
#define  TIM_CCMR1_OC2M_2 8360,641059
#define  TIM_CCMR1_OC2CE 8362,641150
#define  TIM_CCMR1_IC1PSC 8366,641349
#define  TIM_CCMR1_IC1PSC_0 8367,641477
#define  TIM_CCMR1_IC1PSC_1 8368,641566
#define  TIM_CCMR1_IC1F 8370,641657
#define  TIM_CCMR1_IC1F_0 8371,641785
#define  TIM_CCMR1_IC1F_1 8372,641874
#define  TIM_CCMR1_IC1F_2 8373,641963
#define  TIM_CCMR1_IC1F_3 8374,642052
#define  TIM_CCMR1_IC2PSC 8376,642143
#define  TIM_CCMR1_IC2PSC_0 8377,642272
#define  TIM_CCMR1_IC2PSC_1 8378,642361
#define  TIM_CCMR1_IC2F 8380,642452
#define  TIM_CCMR1_IC2F_0 8381,642581
#define  TIM_CCMR1_IC2F_1 8382,642670
#define  TIM_CCMR1_IC2F_2 8383,642759
#define  TIM_CCMR1_IC2F_3 8384,642848
#define  TIM_CCMR2_CC3S 8387,643021
#define  TIM_CCMR2_CC3S_0 8388,643150
#define  TIM_CCMR2_CC3S_1 8389,643239
#define  TIM_CCMR2_OC3FE 8391,643330
#define  TIM_CCMR2_OC3PE 8392,643452
#define  TIM_CCMR2_OC3M 8394,643576
#define  TIM_CCMR2_OC3M_0 8395,643698
#define  TIM_CCMR2_OC3M_1 8396,643787
#define  TIM_CCMR2_OC3M_2 8397,643876
#define  TIM_CCMR2_OC3CE 8399,643967
#define  TIM_CCMR2_CC4S 8401,644082
#define  TIM_CCMR2_CC4S_0 8402,644210
#define  TIM_CCMR2_CC4S_1 8403,644299
#define  TIM_CCMR2_OC4FE 8405,644390
#define  TIM_CCMR2_OC4PE 8406,644505
#define  TIM_CCMR2_OC4M 8408,644622
#define  TIM_CCMR2_OC4M_0 8409,644744
#define  TIM_CCMR2_OC4M_1 8410,644833
#define  TIM_CCMR2_OC4M_2 8411,644922
#define  TIM_CCMR2_OC4CE 8413,645013
#define  TIM_CCMR2_IC3PSC 8417,645212
#define  TIM_CCMR2_IC3PSC_0 8418,645340
#define  TIM_CCMR2_IC3PSC_1 8419,645429
#define  TIM_CCMR2_IC3F 8421,645520
#define  TIM_CCMR2_IC3F_0 8422,645643
#define  TIM_CCMR2_IC3F_1 8423,645732
#define  TIM_CCMR2_IC3F_2 8424,645821
#define  TIM_CCMR2_IC3F_3 8425,645910
#define  TIM_CCMR2_IC4PSC 8427,646001
#define  TIM_CCMR2_IC4PSC_0 8428,646129
#define  TIM_CCMR2_IC4PSC_1 8429,646218
#define  TIM_CCMR2_IC4F 8431,646309
#define  TIM_CCMR2_IC4F_0 8432,646432
#define  TIM_CCMR2_IC4F_1 8433,646521
#define  TIM_CCMR2_IC4F_2 8434,646610
#define  TIM_CCMR2_IC4F_3 8435,646699
#define  TIM_CCER_CC1E 8438,646872
#define  TIM_CCER_CC1P 8439,647003
#define  TIM_CCER_CC1NE 8440,647134
#define  TIM_CCER_CC1NP 8441,647265
#define  TIM_CCER_CC2E 8442,647396
#define  TIM_CCER_CC2P 8443,647527
#define  TIM_CCER_CC2NE 8444,647658
#define  TIM_CCER_CC2NP 8445,647789
#define  TIM_CCER_CC3E 8446,647920
#define  TIM_CCER_CC3P 8447,648051
#define  TIM_CCER_CC3NE 8448,648182
#define  TIM_CCER_CC3NP 8449,648313
#define  TIM_CCER_CC4E 8450,648444
#define  TIM_CCER_CC4P 8451,648575
#define  TIM_CCER_CC4NP 8452,648706
#define  TIM_CNT_CNT 8455,648921
#define  TIM_PSC_PSC 8458,649113
#define  TIM_ARR_ARR 8461,649305
#define  TIM_RCR_REP 8464,649497
#define  TIM_CCR1_CCR1 8467,649689
#define  TIM_CCR2_CCR2 8470,649881
#define  TIM_CCR3_CCR3 8473,650073
#define  TIM_CCR4_CCR4 8476,650265
#define  TIM_BDTR_DTG 8479,650457
#define  TIM_BDTR_DTG_0 8480,650583
#define  TIM_BDTR_DTG_1 8481,650672
#define  TIM_BDTR_DTG_2 8482,650761
#define  TIM_BDTR_DTG_3 8483,650850
#define  TIM_BDTR_DTG_4 8484,650939
#define  TIM_BDTR_DTG_5 8485,651028
#define  TIM_BDTR_DTG_6 8486,651117
#define  TIM_BDTR_DTG_7 8487,651206
#define  TIM_BDTR_LOCK 8489,651297
#define  TIM_BDTR_LOCK_0 8490,651416
#define  TIM_BDTR_LOCK_1 8491,651505
#define  TIM_BDTR_OSSI 8493,651596
#define  TIM_BDTR_OSSR 8494,651713
#define  TIM_BDTR_BKE 8495,651830
#define  TIM_BDTR_BKP 8496,651947
#define  TIM_BDTR_AOE 8497,652064
#define  TIM_BDTR_MOE 8498,652181
#define  TIM_DCR_DBA 8501,652382
#define  TIM_DCR_DBA_0 8502,652498
#define  TIM_DCR_DBA_1 8503,652587
#define  TIM_DCR_DBA_2 8504,652676
#define  TIM_DCR_DBA_3 8505,652765
#define  TIM_DCR_DBA_4 8506,652854
#define  TIM_DCR_DBL 8508,652945
#define  TIM_DCR_DBL_0 8509,653061
#define  TIM_DCR_DBL_1 8510,653150
#define  TIM_DCR_DBL_2 8511,653239
#define  TIM_DCR_DBL_3 8512,653328
#define  TIM_DCR_DBL_4 8513,653417
#define  TIM_DMAR_DMAB 8516,653590
#define TIM_OR_TI4_RMP 8519,653808
#define TIM_OR_TI4_RMP_0 8520,653942
#define TIM_OR_TI4_RMP_1 8521,654031
#define TIM_OR_ITR1_RMP 8522,654120
#define TIM_OR_ITR1_RMP_0 8523,654254
#define TIM_OR_ITR1_RMP_1 8524,654343
#define  USART_SR_PE 8533,654928
#define  USART_SR_FE 8534,655040
#define  USART_SR_NE 8535,655152
#define  USART_SR_ORE 8536,655264
#define  USART_SR_IDLE 8537,655376
#define  USART_SR_RXNE 8538,655488
#define  USART_SR_TC 8539,655600
#define  USART_SR_TXE 8540,655712
#define  USART_SR_LBD 8541,655824
#define  USART_SR_CTS 8542,655936
#define  USART_DR_DR 8545,656132
#define  USART_BRR_DIV_Fraction 8548,656310
#define  USART_BRR_DIV_Mantissa 8549,656414
#define  USART_CR1_SBK 8552,656602
#define  USART_CR1_RWU 8553,656724
#define  USART_CR1_RE 8554,656846
#define  USART_CR1_TE 8555,656968
#define  USART_CR1_IDLEIE 8556,657090
#define  USART_CR1_RXNEIE 8557,657212
#define  USART_CR1_TCIE 8558,657334
#define  USART_CR1_TXEIE 8559,657456
#define  USART_CR1_PEIE 8560,657578
#define  USART_CR1_PS 8561,657700
#define  USART_CR1_PCE 8562,657822
#define  USART_CR1_WAKE 8563,657944
#define  USART_CR1_M 8564,658066
#define  USART_CR1_UE 8565,658188
#define  USART_CR1_OVER8 8566,658310
#define  USART_CR2_ADD 8569,658516
#define  USART_CR2_LBDL 8570,658636
#define  USART_CR2_LBDIE 8571,658756
#define  USART_CR2_LBCL 8572,658876
#define  USART_CR2_CPHA 8573,658996
#define  USART_CR2_CPOL 8574,659116
#define  USART_CR2_CLKEN 8575,659236
#define  USART_CR2_STOP 8577,659358
#define  USART_CR2_STOP_0 8578,659468
#define  USART_CR2_STOP_1 8579,659557
#define  USART_CR2_LINEN 8581,659648
#define  USART_CR3_EIE 8584,659831
#define  USART_CR3_IREN 8585,659942
#define  USART_CR3_IRLP 8586,660053
#define  USART_CR3_HDSEL 8587,660164
#define  USART_CR3_NACK 8588,660275
#define  USART_CR3_SCEN 8589,660386
#define  USART_CR3_DMAR 8590,660497
#define  USART_CR3_DMAT 8591,660608
#define  USART_CR3_RTSE 8592,660719
#define  USART_CR3_CTSE 8593,660830
#define  USART_CR3_CTSIE 8594,660941
#define  USART_CR3_ONEBIT 8595,661052
#define  USART_GTPR_PSC 8598,661247
#define  USART_GTPR_PSC_0 8599,661362
#define  USART_GTPR_PSC_1 8600,661451
#define  USART_GTPR_PSC_2 8601,661540
#define  USART_GTPR_PSC_3 8602,661629
#define  USART_GTPR_PSC_4 8603,661718
#define  USART_GTPR_PSC_5 8604,661807
#define  USART_GTPR_PSC_6 8605,661896
#define  USART_GTPR_PSC_7 8606,661985
#define  USART_GTPR_GT 8608,662076
#define  WWDG_CR_T 8616,662670
#define  WWDG_CR_T0 8617,662794
#define  WWDG_CR_T1 8618,662883
#define  WWDG_CR_T2 8619,662972
#define  WWDG_CR_T3 8620,663061
#define  WWDG_CR_T4 8621,663150
#define  WWDG_CR_T5 8622,663239
#define  WWDG_CR_T6 8623,663328
#define  WWDG_CR_WDGA 8625,663419
#define  WWDG_CFR_W 8628,663601
#define  WWDG_CFR_W0 8629,663717
#define  WWDG_CFR_W1 8630,663806
#define  WWDG_CFR_W2 8631,663895
#define  WWDG_CFR_W3 8632,663984
#define  WWDG_CFR_W4 8633,664073
#define  WWDG_CFR_W5 8634,664162
#define  WWDG_CFR_W6 8635,664251
#define  WWDG_CFR_WDGTB 8637,664342
#define  WWDG_CFR_WDGTB0 8638,664454
#define  WWDG_CFR_WDGTB1 8639,664543
#define  WWDG_CFR_EWI 8641,664634
#define  WWDG_SR_EWIF 8644,664824
#define  DBGMCU_IDCODE_DEV_ID 8653,665431
#define  DBGMCU_IDCODE_REV_ID 8654,665500
#define  DBGMCU_CR_DBG_SLEEP 8657,665653
#define  DBGMCU_CR_DBG_STOP 8658,665722
#define  DBGMCU_CR_DBG_STANDBY 8659,665791
#define  DBGMCU_CR_TRACE_IOEN 8660,665860
#define  DBGMCU_CR_TRACE_MODE 8662,665931
#define  DBGMCU_CR_TRACE_MODE_0 8663,666000
#define  DBGMCU_CR_TRACE_MODE_1 8664,666081
#define  DBGMCU_APB1_FZ_DBG_TIM2_STOP 8667,666246
#define  DBGMCU_APB1_FZ_DBG_TIM3_STOP 8668,666319
#define  DBGMCU_APB1_FZ_DBG_TIM4_STOP 8669,666392
#define  DBGMCU_APB1_FZ_DBG_TIM5_STOP 8670,666465
#define  DBGMCU_APB1_FZ_DBG_TIM6_STOP 8671,666538
#define  DBGMCU_APB1_FZ_DBG_TIM7_STOP 8672,666611
#define  DBGMCU_APB1_FZ_DBG_TIM12_STOP 8673,666684
#define  DBGMCU_APB1_FZ_DBG_TIM13_STOP 8674,666757
#define  DBGMCU_APB1_FZ_DBG_TIM14_STOP 8675,666830
#define  DBGMCU_APB1_FZ_DBG_RTC_STOP 8676,666903
#define  DBGMCU_APB1_FZ_DBG_WWDG_STOP 8677,666976
#define  DBGMCU_APB1_FZ_DBG_IWDG_STOP 8678,667049
#define  DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT 8679,667122
#define  DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT 8680,667195
#define  DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT 8681,667268
#define  DBGMCU_APB1_FZ_DBG_CAN1_STOP 8682,667341
#define  DBGMCU_APB1_FZ_DBG_CAN2_STOP 8683,667414
#define  DBGMCU_APB1_FZ_DBG_IWDEG_STOP 8685,667553
#define  DBGMCU_APB1_FZ_DBG_TIM1_STOP 8688,667716
#define  DBGMCU_APB1_FZ_DBG_TIM8_STOP 8689,667785
#define  DBGMCU_APB1_FZ_DBG_TIM9_STOP 8690,667854
#define  DBGMCU_APB1_FZ_DBG_TIM10_STOP 8691,667923
#define  DBGMCU_APB1_FZ_DBG_TIM11_STOP 8692,667992
#define ETH_MACCR_WD 8700,668538
#define ETH_MACCR_JD 8701,668612
#define ETH_MACCR_IFG 8702,668684
#define ETH_MACCR_IFG_96Bit 8703,668757
  #define ETH_MACCR_IFG_88Bit 8704,668876
  #define ETH_MACCR_IFG_80Bit 8705,668997
  #define ETH_MACCR_IFG_72Bit 8706,669118
  #define ETH_MACCR_IFG_64Bit 8707,669239
  #define ETH_MACCR_IFG_56Bit 8708,669368
  #define ETH_MACCR_IFG_48Bit 8709,669489
  #define ETH_MACCR_IFG_40Bit 8710,669610
#define ETH_MACCR_CSD 8711,669745
#define ETH_MACCR_FES 8712,669846
#define ETH_MACCR_ROD 8713,669923
#define ETH_MACCR_LM 8714,670000
#define ETH_MACCR_DM 8715,670071
#define ETH_MACCR_IPCO 8716,670140
#define ETH_MACCR_RD 8717,670217
#define ETH_MACCR_APCS 8718,670288
#define ETH_MACCR_BL 8719,670373
  #define ETH_MACCR_BL_10 8721,670637
  #define ETH_MACCR_BL_8 8722,670713
  #define ETH_MACCR_BL_4 8723,670788
  #define ETH_MACCR_BL_1 8724,670863
#define ETH_MACCR_DC 8725,670939
#define ETH_MACCR_TE 8726,671011
#define ETH_MACCR_RE 8727,671087
#define ETH_MACFFR_RA 8730,671223
#define ETH_MACFFR_HPF 8731,671293
#define ETH_MACFFR_SAF 8732,671374
#define ETH_MACFFR_SAIF 8733,671461
#define ETH_MACFFR_PCF 8734,671540
  #define ETH_MACFFR_PCF_BlockAll 8735,671626
  #define ETH_MACFFR_PCF_ForwardAll 8736,671767
  #define ETH_MACFFR_PCF_ForwardPassedAddrFilter 8737,671931
#define ETH_MACFFR_BFD 8738,672070
#define ETH_MACFFR_PAM 8739,672152
#define ETH_MACFFR_DAIF 8740,672229
#define ETH_MACFFR_HM 8741,672308
#define ETH_MACFFR_HU 8742,672381
#define ETH_MACFFR_PM 8743,672451
#define ETH_MACHTHR_HTH 8746,672591
#define ETH_MACHTLR_HTL 8749,672729
#define ETH_MACMIIAR_PA 8752,672863
#define ETH_MACMIIAR_MR 8753,672944
#define ETH_MACMIIAR_CR 8754,673035
  #define ETH_MACMIIAR_CR_Div42 8755,673117
  #define ETH_MACMIIAR_CR_Div62 8756,673218
  #define ETH_MACMIIAR_CR_Div16 8757,673320
  #define ETH_MACMIIAR_CR_Div26 8758,673420
  #define ETH_MACMIIAR_CR_Div102 8759,673520
#define ETH_MACMIIAR_MW 8760,673625
#define ETH_MACMIIAR_MB 8761,673693
#define ETH_MACMIIDR_MD 8764,673821
#define ETH_MACFCR_PT 8767,673979
#define ETH_MACFCR_ZQPD 8768,674047
#define ETH_MACFCR_PLT 8769,674130
  #define ETH_MACFCR_PLT_Minus4 8770,674216
  #define ETH_MACFCR_PLT_Minus28 8771,674311
  #define ETH_MACFCR_PLT_Minus144 8772,674407
  #define ETH_MACFCR_PLT_Minus256 8773,674504
#define ETH_MACFCR_UPFD 8774,674607
#define ETH_MACFCR_RFCE 8775,674691
#define ETH_MACFCR_TFCE 8776,674776
#define ETH_MACFCR_FCBBPA 8777,674862
#define ETH_MACVLANTR_VLANTC 8780,675018
#define ETH_MACVLANTR_VLANTI 8781,675105
#define ETH_MACRWUFFR_D 8784,675284
#define ETH_MACPMTCSR_WFFRPR 8798,676241
#define ETH_MACPMTCSR_GU 8799,676345
#define ETH_MACPMTCSR_WFR 8800,676420
#define ETH_MACPMTCSR_MPR 8801,676503
#define ETH_MACPMTCSR_WFE 8802,676585
#define ETH_MACPMTCSR_MPE 8803,676666
#define ETH_MACPMTCSR_PD 8804,676746
#define ETH_MACSR_TSTS 8807,676874
#define ETH_MACSR_MMCTS 8808,676959
#define ETH_MACSR_MMMCRS 8809,677038
#define ETH_MACSR_MMCS 8810,677116
#define ETH_MACSR_PMTS 8811,677186
#define ETH_MACIMR_TSTIM 8814,677321
#define ETH_MACIMR_PMTIM 8815,677415
#define ETH_MACA0HR_MACA0H 8818,677558
#define ETH_MACA0LR_MACA0L 8821,677699
#define ETH_MACA1HR_AE 8824,677840
#define ETH_MACA1HR_SA 8825,677915
#define ETH_MACA1HR_MBC 8826,677990
  #define ETH_MACA1HR_MBC_HBits15_8 8827,678122
  #define ETH_MACA1HR_MBC_HBits7_0 8828,678230
  #define ETH_MACA1HR_MBC_LBits31_24 8829,678337
  #define ETH_MACA1HR_MBC_LBits23_16 8830,678445
  #define ETH_MACA1HR_MBC_LBits15_8 8831,678553
  #define ETH_MACA1HR_MBC_LBits7_0 8832,678660
#define ETH_MACA1HR_MACA1H 8833,678767
#define ETH_MACA1LR_MACA1L 8836,678908
#define ETH_MACA2HR_AE 8839,679049
#define ETH_MACA2HR_SA 8840,679124
#define ETH_MACA2HR_MBC 8841,679199
  #define ETH_MACA2HR_MBC_HBits15_8 8842,679277
  #define ETH_MACA2HR_MBC_HBits7_0 8843,679385
  #define ETH_MACA2HR_MBC_LBits31_24 8844,679492
  #define ETH_MACA2HR_MBC_LBits23_16 8845,679600
  #define ETH_MACA2HR_MBC_LBits15_8 8846,679708
  #define ETH_MACA2HR_MBC_LBits7_0 8847,679815
#define ETH_MACA2HR_MACA2H 8848,679920
#define ETH_MACA2LR_MACA2L 8851,680061
#define ETH_MACA3HR_AE 8854,680202
#define ETH_MACA3HR_SA 8855,680277
#define ETH_MACA3HR_MBC 8856,680352
  #define ETH_MACA3HR_MBC_HBits15_8 8857,680430
  #define ETH_MACA3HR_MBC_HBits7_0 8858,680538
  #define ETH_MACA3HR_MBC_LBits31_24 8859,680645
  #define ETH_MACA3HR_MBC_LBits23_16 8860,680753
  #define ETH_MACA3HR_MBC_LBits15_8 8861,680861
  #define ETH_MACA3HR_MBC_LBits7_0 8862,680968
#define ETH_MACA3HR_MACA3H 8863,681073
#define ETH_MACA3LR_MACA3L 8866,681214
#define ETH_MMCCR_MCFHP 8873,681596
#define ETH_MMCCR_MCP 8874,681685
#define ETH_MMCCR_MCF 8875,681764
#define ETH_MMCCR_ROR 8876,681843
#define ETH_MMCCR_CSR 8877,681917
#define ETH_MMCCR_CR 8878,681999
#define ETH_MMCRIR_RGUFS 8881,682142
#define ETH_MMCRIR_RFAES 8882,682273
#define ETH_MMCRIR_RFCES 8883,682400
#define ETH_MMCTIR_TGFS 8886,682590
#define ETH_MMCTIR_TGFMSCS 8887,682718
#define ETH_MMCTIR_TGFSCS 8888,682844
#define ETH_MMCRIMR_RGUFM 8891,683044
#define ETH_MMCRIMR_RFAEM 8892,683190
#define ETH_MMCRIMR_RFCEM 8893,683337
#define ETH_MMCTIMR_TGFM 8896,683547
#define ETH_MMCTIMR_TGFMSCM 8897,683690
#define ETH_MMCTIMR_TGFSCM 8898,683831
#define ETH_MMCTGFSCCR_TGFSCC 8901,684078
#define ETH_MMCTGFMSCCR_TGFMSCC 8904,684348
#define ETH_MMCTGFCR_TGFC 8907,684593
#define ETH_MMCRFCECR_RFCEC 8910,684777
#define ETH_MMCRFAECR_RFAEC 8913,684975
#define ETH_MMCRGUFCR_RGUFC 8916,685179
#define ETH_PTPTSCR_TSCNT 8923,685595
#define ETH_PTPTSSR_TSSMRME 8924,685685
#define ETH_PTPTSSR_TSSEME 8925,685806
#define ETH_PTPTSSR_TSSIPV4FE 8926,685914
#define ETH_PTPTSSR_TSSIPV6FE 8927,686020
#define ETH_PTPTSSR_TSSPTPOEFE 8928,686126
#define ETH_PTPTSSR_TSPTPPSV2E 8929,686245
#define ETH_PTPTSSR_TSSSR 8930,686366
#define ETH_PTPTSSR_TSSARFE 8931,686461
#define ETH_PTPTSCR_TSARU 8933,686577
#define ETH_PTPTSCR_TSITE 8934,686660
#define ETH_PTPTSCR_TSSTU 8935,686756
#define ETH_PTPTSCR_TSSTI 8936,686834
#define ETH_PTPTSCR_TSFCU 8937,686916
#define ETH_PTPTSCR_TSE 8938,687009
#define ETH_PTPSSIR_STSSI 8941,687158
#define ETH_PTPTSHR_STS 8944,687323
#define ETH_PTPTSLR_STPNS 8947,687467
#define ETH_PTPTSLR_STSS 8948,687565
#define ETH_PTPTSHUR_TSUS 8951,687722
#define ETH_PTPTSLUR_TSUPNS 8954,687880
#define ETH_PTPTSLUR_TSUSS 8955,687984
#define ETH_PTPTSAR_TSA 8958,688142
#define ETH_PTPTTHR_TTSH 8961,688287
#define ETH_PTPTTLR_TTSL 8964,688436
#define ETH_PTPTSSR_TSTTR 8967,688586
#define ETH_PTPTSSR_TSSO 8968,688677
#define ETH_DMABMR_AAB 8975,689072
#define ETH_DMABMR_FPM 8976,689154
#define ETH_DMABMR_USP 8977,689226
#define ETH_DMABMR_RDP 8978,689303
  #define ETH_DMABMR_RDP_1Beat 8979,689373
  #define ETH_DMABMR_RDP_2Beat 8980,689510
  #define ETH_DMABMR_RDP_4Beat 8981,689647
  #define ETH_DMABMR_RDP_8Beat 8982,689784
  #define ETH_DMABMR_RDP_16Beat 8983,689921
  #define ETH_DMABMR_RDP_32Beat 8984,690059
  #define ETH_DMABMR_RDP_4xPBL_4Beat 8985,690213
  #define ETH_DMABMR_RDP_4xPBL_8Beat 8986,690355
  #define ETH_DMABMR_RDP_4xPBL_16Beat 8987,690497
  #define ETH_DMABMR_RDP_4xPBL_32Beat 8988,690640
  #define ETH_DMABMR_RDP_4xPBL_64Beat 8989,690783
  #define ETH_DMABMR_RDP_4xPBL_128Beat 8990,690926
#define ETH_DMABMR_FB 8991,691072
#define ETH_DMABMR_RTPR 8992,691144
  #define ETH_DMABMR_RTPR_1_1 8993,691225
  #define ETH_DMABMR_RTPR_2_1 8994,691311
  #define ETH_DMABMR_RTPR_3_1 8995,691397
  #define ETH_DMABMR_RTPR_4_1 8996,691483
#define ETH_DMABMR_PBL 8997,691571
  #define ETH_DMABMR_PBL_1Beat 8998,691654
  #define ETH_DMABMR_PBL_2Beat 8999,691801
  #define ETH_DMABMR_PBL_4Beat 9000,691948
  #define ETH_DMABMR_PBL_8Beat 9001,692095
  #define ETH_DMABMR_PBL_16Beat 9002,692242
  #define ETH_DMABMR_PBL_32Beat 9003,692390
  #define ETH_DMABMR_PBL_4xPBL_4Beat 9004,692554
  #define ETH_DMABMR_PBL_4xPBL_8Beat 9005,692706
  #define ETH_DMABMR_PBL_4xPBL_16Beat 9006,692858
  #define ETH_DMABMR_PBL_4xPBL_32Beat 9007,693011
  #define ETH_DMABMR_PBL_4xPBL_64Beat 9008,693164
  #define ETH_DMABMR_PBL_4xPBL_128Beat 9009,693317
#define ETH_DMABMR_EDE 9010,693471
#define ETH_DMABMR_DSL 9011,693558
#define ETH_DMABMR_DA 9012,693641
#define ETH_DMABMR_SR 9013,693724
#define ETH_DMATPDR_TPD 9016,693870
#define ETH_DMARPDR_RPD 9019,694021
#define ETH_DMARDLAR_SRL 9022,694184
#define ETH_DMATDLAR_STL 9025,694349
#define ETH_DMASR_TSTS 9028,694489
#define ETH_DMASR_PMTS 9029,694575
#define ETH_DMASR_MMCS 9030,694646
#define ETH_DMASR_EBS 9031,694717
  #define ETH_DMASR_EBS_DescAccess 9033,694857
  #define ETH_DMASR_EBS_ReadTransf 9034,694969
  #define ETH_DMASR_EBS_DataTransfTx 9035,695081
#define ETH_DMASR_TPS 9036,695182
  #define ETH_DMASR_TPS_Stopped 9037,695266
  #define ETH_DMASR_TPS_Fetching 9038,695380
  #define ETH_DMASR_TPS_Waiting 9039,695488
  #define ETH_DMASR_TPS_Reading 9040,695588
  #define ETH_DMASR_TPS_Suspended 9041,695703
  #define ETH_DMASR_TPS_Closing 9042,695811
#define ETH_DMASR_RPS 9043,695914
  #define ETH_DMASR_RPS_Stopped 9044,695997
  #define ETH_DMASR_RPS_Fetching 9045,696110
  #define ETH_DMASR_RPS_Waiting 9046,696218
  #define ETH_DMASR_RPS_Suspended 9047,696318
  #define ETH_DMASR_RPS_Closing 9048,696427
  #define ETH_DMASR_RPS_Queuing 9049,696527
#define ETH_DMASR_NIS 9050,696651
#define ETH_DMASR_AIS 9051,696736
#define ETH_DMASR_ERS 9052,696823
#define ETH_DMASR_FBES 9053,696904
#define ETH_DMASR_ETS 9054,696987
#define ETH_DMASR_RWTS 9055,697069
#define ETH_DMASR_RPSS 9056,697161
#define ETH_DMASR_RBUS 9057,697252
#define ETH_DMASR_RS 9058,697346
#define ETH_DMASR_TUS 9059,697421
#define ETH_DMASR_ROS 9060,697507
#define ETH_DMASR_TJTS 9061,697591
#define ETH_DMASR_TBUS 9062,697682
#define ETH_DMASR_TPSS 9063,697777
#define ETH_DMASR_TS 9064,697869
#define ETH_DMAOMR_DTCEFD 9067,698010
#define ETH_DMAOMR_RSF 9068,698119
#define ETH_DMAOMR_DFRF 9069,698205
#define ETH_DMAOMR_TSF 9070,698301
#define ETH_DMAOMR_FTF 9071,698388
#define ETH_DMAOMR_TTC 9072,698468
  #define ETH_DMAOMR_TTC_64Bytes 9073,698555
  #define ETH_DMAOMR_TTC_128Bytes 9074,698678
  #define ETH_DMAOMR_TTC_192Bytes 9075,698802
  #define ETH_DMAOMR_TTC_256Bytes 9076,698926
  #define ETH_DMAOMR_TTC_40Bytes 9077,699050
  #define ETH_DMAOMR_TTC_32Bytes 9078,699173
  #define ETH_DMAOMR_TTC_24Bytes 9079,699296
  #define ETH_DMAOMR_TTC_16Bytes 9080,699419
#define ETH_DMAOMR_ST 9081,699542
#define ETH_DMAOMR_FEF 9082,699634
#define ETH_DMAOMR_FUGF 9083,699715
#define ETH_DMAOMR_RTC 9084,699806
  #define ETH_DMAOMR_RTC_64Bytes 9085,699892
  #define ETH_DMAOMR_RTC_32Bytes 9086,700014
  #define ETH_DMAOMR_RTC_96Bytes 9087,700136
  #define ETH_DMAOMR_RTC_128Bytes 9088,700258
#define ETH_DMAOMR_OSF 9089,700381
#define ETH_DMAOMR_SR 9090,700465
#define ETH_DMAIER_NISE 9093,700611
#define ETH_DMAIER_AISE 9094,700703
#define ETH_DMAIER_ERIE 9095,700797
#define ETH_DMAIER_FBEIE 9096,700888
#define ETH_DMAIER_ETIE 9097,700981
#define ETH_DMAIER_RWTIE 9098,701073
#define ETH_DMAIER_RPSIE 9099,701175
#define ETH_DMAIER_RBUIE 9100,701276
#define ETH_DMAIER_RIE 9101,701380
#define ETH_DMAIER_TUIE 9102,701465
#define ETH_DMAIER_ROIE 9103,701561
#define ETH_DMAIER_TJTIE 9104,701655
#define ETH_DMAIER_TBUIE 9105,701756
#define ETH_DMAIER_TPSIE 9106,701861
#define ETH_DMAIER_TIE 9107,701963
#define ETH_DMAMFBOCR_OFOC 9110,702140
#define ETH_DMAMFBOCR_MFA 9111,702239
#define ETH_DMAMFBOCR_OMFC 9112,702342
#define ETH_DMAMFBOCR_MFC 9113,702440
#define ETH_DMACHTDR_HTDAP 9116,702625
#define ETH_DMACHRDR_HRDAP 9119,702808
#define ETH_DMACHTBAR_HTBAP 9122,702995
#define ETH_DMACHRBAR_HRBAP 9125,703178
#define SET_BIT(9143,703462
#define CLEAR_BIT(9145,703512
#define READ_BIT(9147,703563
#define CLEAR_REG(9149,703612
#define WRITE_REG(9151,703661
#define READ_REG(9153,703710
#define MODIFY_REG(9155,703751

USER/stm32f4xx_conf.h,101
#define __STM32F4xx_CONF_H30,1274
  #define assert_param(116,4166
  #define assert_param(120,4404

USER/stm32f4xx_it.c,275
void NMI_Handler(54,2312
void HardFault_Handler(63,2448
void MemManage_Handler(76,2678
void BusFault_Handler(89,2907
void UsageFault_Handler(102,3133
void SVC_Handler(115,3358
void DebugMon_Handler(124,3497
void PendSV_Handler(133,3635
void SysTick_Handler(142,3769

USER/stm32f4xx_it.h,33
#define __STM32F4xx_IT_H30,1299

USER/system_stm32f4xx.c,758
#define HSE_BYPASS_INPUT_FREQUENCY 302,17876
#define VECT_TAB_OFFSET 309,18120
#define PLL_M 316,18605
#define PLL_M 319,18682
#define PLL_M 321,18736
#define PLL_Q 326,18930
#define PLL_N 329,18984
#define PLL_P 331,19040
#define PLL_N 335,19153
#define PLL_P 337,19209
#define PLL_N 341,19308
#define PLL_P 343,19364
#define PLL_N 347,19441
#define PLL_P 349,19497
  uint32_t SystemCoreClock 371,19839
  uint32_t SystemCoreClock 375,19971
  uint32_t SystemCoreClock 379,20089
  uint32_t SystemCoreClock 383,20184
__I uint8_t AHBPrescTable[AHBPrescTable386,20253
void SystemInit(417,20924
void SystemCoreClockUpdate(494,24194
static void SetSysClock(564,26701
void SystemInit_ExtMemCtl(789,34048
void SystemInit_ExtMemCtl(946,41527

USER/system_stm32f4xx.h,37
#define __SYSTEM_STM32F4XX_H40,1359

USER/TIM.c,404
u16 cnt 22,586
void TIM5_Init(25,666
void TIM10_Init(76,2712
void TIM2_Init(115,4187
u8 actuator_control(141,5148
u8 Motor_Left_Control(191,6267
u8 Motor_Right_Control(221,6887
u8 Motor_Control(250,7494
void TIM2_IRQHandler(258,7668
void TIM1_Config(274,8044
void TIM5_CH1_Cap_Init(295,8575
u8  TIM5CH1_CAPTURE_STA=349,10788
u32	TIM5CH1_CAPTURE_VAL;350,10841
void TIM5_IRQHandler(352,10922

USER/TIM.h,111
#define __TIM_H	8,172
#define LEFT 12,219
#define RIGHT 13,252
#define FORWARD 15,287
#define BACK 16,320

USER/usart.c,328
#define RESERVE_MAX 4,40
u8 flag_frame 6,75
u8 cnt_rxd 7,132
u8 buf_rxd[buf_rxd8,216
void USART1_Config(11,271
void USART1_Driver(56,2231
void USART1_Write_String(69,2452
u8 USART1_Read_String(78,2650
void USART1_Rx_Monitor(96,2968
u8 Cmp_Memory(126,3520
void USART1_Action(139,3703
void USART1_IRQHandler(233,6393

USER/usart.h,23
#define __USART_H2,19
