// Seed: 4236774744
module module_0 (
    output wand id_0#(.id_2(id_2))
);
  assign module_1.type_0 = 0;
endmodule
module module_1 (
    output tri1 id_0
);
  module_0 modCall_1 (id_0);
endmodule
module module_2 (
    input  wor   id_0,
    input  wire  id_1,
    input  wire  id_2,
    input  uwire id_3,
    output wand  id_4,
    input  logic id_5,
    input  tri0  id_6
);
  integer id_8;
  wire id_9;
  reg id_10, id_11, id_12, id_13;
  always id_10 <= id_5;
  always begin : LABEL_0
    id_12 = -1;
    $display(1 - -1);
  end
  supply1 id_14 = 1, id_15;
  wire id_16, id_17;
  xor primCall (id_4, id_6, id_8, id_12, id_10, id_11, id_9, id_15, id_1);
  module_0 modCall_1 (id_4);
  assign modCall_1.id_0 = 0;
endmodule
