// Seed: 3009013091
module module_0 (
    output supply1 id_0,
    input wire id_1,
    input supply1 id_2
    , id_5,
    input supply0 id_3
);
  assign module_1.id_1 = 0;
  final id_5 <= 1'b0 == id_1;
  supply0 id_6 = id_5 == 1;
  if (id_5) wire id_7, id_8;
  else wire id_9;
  wire id_10;
endmodule
module module_1 (
    input  wor  id_0,
    output tri1 id_1,
    input  tri0 id_2,
    input  wire id_3
);
  id_5(
      1, 1, id_2(id_2.id_3)
  );
  module_0 modCall_1 (
      id_1,
      id_3,
      id_2,
      id_3
  );
  assign id_1 = id_0;
endmodule
