

================================================================
== Synthesis Summary Report of 'relu_combined'
================================================================
+ General Information: 
    * Date:           Wed May 25 16:39:38 2022
    * Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
    * Project:        relu_combined
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------+--------+-------+---------+--------+----------+---------+------+----------+---------+----+-----------+-----------+-----+
    |       Modules      |  Issue |       | Latency | Latency| Iteration|         | Trip |          |         |    |           |           |     |
    |       & Loops      |  Type  | Slack | (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined|  BRAM   | DSP|     FF    |    LUT    | URAM|
    +--------------------+--------+-------+---------+--------+----------+---------+------+----------+---------+----+-----------+-----------+-----+
    |+ relu_combined     |  Timing|   0.00|        -|       -|         -|        -|     -|        no|  2 (~0%)|   -|  1626 (1%)|  1680 (3%)|    -|
    | o VITIS_LOOP_23_1  |       -|  -7.30|        -|       -|         4|        1|     -|       yes|        -|   -|          -|          -|    -|
    | o VITIS_LOOP_34_2  |       -|  -7.30|        -|       -|         7|        1|     -|       yes|        -|   -|          -|          -|    -|
    | o VITIS_LOOP_46_3  |      II|  -7.30|        -|       -|        10|        2|     -|       yes|        -|   -|          -|          -|    -|
    +--------------------+--------+-------+---------+--------+----------+---------+------+----------+---------+----+-----------+-----------+-----+

