Fitter report for HINS_PRJ_V1
Tue Dec 09 16:57:16 2025
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Bidir Pins
 16. Dual Purpose and Dedicated Pins
 17. I/O Bank Usage
 18. All Package Pins
 19. PLL Summary
 20. PLL Usage
 21. I/O Assignment Warnings
 22. Fitter Resource Utilization by Entity
 23. Delay Chain Summary
 24. Pad To Core Delay Chain Fanout
 25. Control Signals
 26. Global & Other Fast Signals
 27. Fitter RAM Summary
 28. |HINS_TOP_V1|CPU:u0|CPU_epcs:epcs|altsyncram:the_boot_copier_rom|altsyncram_tu31:auto_generated|ALTSYNCRAM
 29. Routing Usage Summary
 30. LAB Logic Elements
 31. LAB-wide Signals
 32. LAB Signals Sourced
 33. LAB Signals Sourced Out
 34. LAB Distinct Inputs
 35. I/O Rules Summary
 36. I/O Rules Details
 37. I/O Rules Matrix
 38. Fitter Device Options
 39. Operating Settings and Conditions
 40. Estimated Delay Added for Hold Timing Summary
 41. Estimated Delay Added for Hold Timing Details
 42. Fitter Messages
 43. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Tue Dec 09 16:57:16 2025       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; HINS_PRJ_V1                                 ;
; Top-level Entity Name              ; HINS_TOP_V1                                 ;
; Family                             ; Cyclone IV E                                ;
; Device                             ; EP4CE15F17I7                                ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 9,750 / 15,408 ( 63 % )                     ;
;     Total combinational functions  ; 6,929 / 15,408 ( 45 % )                     ;
;     Dedicated logic registers      ; 7,266 / 15,408 ( 47 % )                     ;
; Total registers                    ; 7334                                        ;
; Total pins                         ; 98 / 166 ( 59 % )                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 268,800 / 516,096 ( 52 % )                  ;
; Embedded Multiplier 9-bit elements ; 0 / 112 ( 0 % )                             ;
; Total PLLs                         ; 1 / 4 ( 25 % )                              ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; EP4CE15F17I7                          ;                                       ;
; Fit Attempts to Skip                                               ; 0                                     ; 0.0                                   ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                    ; On                                    ; On                                    ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                           ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                       ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; PCI I/O                                                            ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input              ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                        ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.51        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   4.3%      ;
;     Processor 3            ;   4.1%      ;
;     Processor 4            ;   4.0%      ;
;     Processor 5            ;   3.9%      ;
;     Processor 6            ;   3.8%      ;
;     Processor 7            ;   3.7%      ;
;     Processor 8            ;   3.6%      ;
;     Processors 9-16        ;   3.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------------------------------------------------------+-----------------+------------------+----------------------------------------+-----------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                      ; Action          ; Operation        ; Reason                                 ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                             ; Destination Port ; Destination Port Name ;
+-------------------------------------------------------------------------------------------+-----------------+------------------+----------------------------------------+-----------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; CPU:u0|CPU_jtag_uart:jtag_uart|alt_jtag_atlantic:CPU_jtag_uart_alt_jtag_atlantic|rdata[0] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; CPU:u0|CPU_jtag_uart:jtag_uart|CPU_jtag_uart_scfifo_w:the_CPU_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[0] ; PORTBDATAOUT     ;                       ;
; CPU:u0|CPU_jtag_uart:jtag_uart|alt_jtag_atlantic:CPU_jtag_uart_alt_jtag_atlantic|rdata[1] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; CPU:u0|CPU_jtag_uart:jtag_uart|CPU_jtag_uart_scfifo_w:the_CPU_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[1] ; PORTBDATAOUT     ;                       ;
; CPU:u0|CPU_jtag_uart:jtag_uart|alt_jtag_atlantic:CPU_jtag_uart_alt_jtag_atlantic|rdata[2] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; CPU:u0|CPU_jtag_uart:jtag_uart|CPU_jtag_uart_scfifo_w:the_CPU_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[2] ; PORTBDATAOUT     ;                       ;
; CPU:u0|CPU_jtag_uart:jtag_uart|alt_jtag_atlantic:CPU_jtag_uart_alt_jtag_atlantic|rdata[3] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; CPU:u0|CPU_jtag_uart:jtag_uart|CPU_jtag_uart_scfifo_w:the_CPU_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[3] ; PORTBDATAOUT     ;                       ;
; CPU:u0|CPU_jtag_uart:jtag_uart|alt_jtag_atlantic:CPU_jtag_uart_alt_jtag_atlantic|rdata[4] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; CPU:u0|CPU_jtag_uart:jtag_uart|CPU_jtag_uart_scfifo_w:the_CPU_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[4] ; PORTBDATAOUT     ;                       ;
; CPU:u0|CPU_jtag_uart:jtag_uart|alt_jtag_atlantic:CPU_jtag_uart_alt_jtag_atlantic|rdata[5] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; CPU:u0|CPU_jtag_uart:jtag_uart|CPU_jtag_uart_scfifo_w:the_CPU_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[5] ; PORTBDATAOUT     ;                       ;
; CPU:u0|CPU_jtag_uart:jtag_uart|alt_jtag_atlantic:CPU_jtag_uart_alt_jtag_atlantic|rdata[6] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; CPU:u0|CPU_jtag_uart:jtag_uart|CPU_jtag_uart_scfifo_w:the_CPU_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[6] ; PORTBDATAOUT     ;                       ;
; CPU:u0|CPU_jtag_uart:jtag_uart|alt_jtag_atlantic:CPU_jtag_uart_alt_jtag_atlantic|rdata[7] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; CPU:u0|CPU_jtag_uart:jtag_uart|CPU_jtag_uart_scfifo_w:the_CPU_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[7] ; PORTBDATAOUT     ;                       ;
; CPU:u0|CPU_sdram:sdram|m_addr[0]                                                          ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_ADDR[0]~output                                                                                                                                                         ; I                ;                       ;
; CPU:u0|CPU_sdram:sdram|m_addr[1]                                                          ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_ADDR[1]~output                                                                                                                                                         ; I                ;                       ;
; CPU:u0|CPU_sdram:sdram|m_addr[2]                                                          ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_ADDR[2]~output                                                                                                                                                         ; I                ;                       ;
; CPU:u0|CPU_sdram:sdram|m_addr[3]                                                          ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_ADDR[3]~output                                                                                                                                                         ; I                ;                       ;
; CPU:u0|CPU_sdram:sdram|m_addr[4]                                                          ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_ADDR[4]~output                                                                                                                                                         ; I                ;                       ;
; CPU:u0|CPU_sdram:sdram|m_addr[5]                                                          ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_ADDR[5]~output                                                                                                                                                         ; I                ;                       ;
; CPU:u0|CPU_sdram:sdram|m_addr[6]                                                          ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_ADDR[6]~output                                                                                                                                                         ; I                ;                       ;
; CPU:u0|CPU_sdram:sdram|m_addr[7]                                                          ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_ADDR[7]~output                                                                                                                                                         ; I                ;                       ;
; CPU:u0|CPU_sdram:sdram|m_addr[8]                                                          ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_ADDR[8]~output                                                                                                                                                         ; I                ;                       ;
; CPU:u0|CPU_sdram:sdram|m_addr[9]                                                          ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_ADDR[9]~output                                                                                                                                                         ; I                ;                       ;
; CPU:u0|CPU_sdram:sdram|m_addr[10]                                                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_ADDR[10]~output                                                                                                                                                        ; I                ;                       ;
; CPU:u0|CPU_sdram:sdram|m_addr[11]                                                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_ADDR[11]~output                                                                                                                                                        ; I                ;                       ;
; CPU:u0|CPU_sdram:sdram|m_bank[0]                                                          ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_BA[0]~output                                                                                                                                                           ; I                ;                       ;
; CPU:u0|CPU_sdram:sdram|m_bank[1]                                                          ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_BA[1]~output                                                                                                                                                           ; I                ;                       ;
; CPU:u0|CPU_sdram:sdram|m_cmd[0]                                                           ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; CPU:u0|CPU_sdram:sdram|m_cmd[0]~_Duplicate_1                                                                                                                                 ; Q                ;                       ;
; CPU:u0|CPU_sdram:sdram|m_cmd[0]                                                           ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_WE_N~output                                                                                                                                                            ; I                ;                       ;
; CPU:u0|CPU_sdram:sdram|m_cmd[0]                                                           ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                              ;                  ;                       ;
; CPU:u0|CPU_sdram:sdram|m_cmd[1]                                                           ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; CPU:u0|CPU_sdram:sdram|m_cmd[1]~_Duplicate_1                                                                                                                                 ; Q                ;                       ;
; CPU:u0|CPU_sdram:sdram|m_cmd[1]                                                           ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_CAS_N~output                                                                                                                                                           ; I                ;                       ;
; CPU:u0|CPU_sdram:sdram|m_cmd[1]                                                           ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                              ;                  ;                       ;
; CPU:u0|CPU_sdram:sdram|m_cmd[2]                                                           ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; CPU:u0|CPU_sdram:sdram|m_cmd[2]~_Duplicate_1                                                                                                                                 ; Q                ;                       ;
; CPU:u0|CPU_sdram:sdram|m_cmd[2]                                                           ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_RAS_N~output                                                                                                                                                           ; I                ;                       ;
; CPU:u0|CPU_sdram:sdram|m_cmd[2]                                                           ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                              ;                  ;                       ;
; CPU:u0|CPU_sdram:sdram|m_cmd[3]                                                           ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_CS_N~output                                                                                                                                                            ; I                ;                       ;
; CPU:u0|CPU_sdram:sdram|m_cmd[3]                                                           ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                              ;                  ;                       ;
; CPU:u0|CPU_sdram:sdram|m_data[0]                                                          ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; CPU:u0|CPU_sdram:sdram|m_data[0]~_Duplicate_1                                                                                                                                ; Q                ;                       ;
; CPU:u0|CPU_sdram:sdram|m_data[0]                                                          ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[0]~output                                                                                                                                                           ; I                ;                       ;
; CPU:u0|CPU_sdram:sdram|m_data[1]                                                          ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; CPU:u0|CPU_sdram:sdram|m_data[1]~_Duplicate_1                                                                                                                                ; Q                ;                       ;
; CPU:u0|CPU_sdram:sdram|m_data[1]                                                          ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[1]~output                                                                                                                                                           ; I                ;                       ;
; CPU:u0|CPU_sdram:sdram|m_data[2]                                                          ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; CPU:u0|CPU_sdram:sdram|m_data[2]~_Duplicate_1                                                                                                                                ; Q                ;                       ;
; CPU:u0|CPU_sdram:sdram|m_data[2]                                                          ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[2]~output                                                                                                                                                           ; I                ;                       ;
; CPU:u0|CPU_sdram:sdram|m_data[3]                                                          ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; CPU:u0|CPU_sdram:sdram|m_data[3]~_Duplicate_1                                                                                                                                ; Q                ;                       ;
; CPU:u0|CPU_sdram:sdram|m_data[3]                                                          ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[3]~output                                                                                                                                                           ; I                ;                       ;
; CPU:u0|CPU_sdram:sdram|m_data[4]                                                          ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; CPU:u0|CPU_sdram:sdram|m_data[4]~_Duplicate_1                                                                                                                                ; Q                ;                       ;
; CPU:u0|CPU_sdram:sdram|m_data[4]                                                          ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[4]~output                                                                                                                                                           ; I                ;                       ;
; CPU:u0|CPU_sdram:sdram|m_data[5]                                                          ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; CPU:u0|CPU_sdram:sdram|m_data[5]~_Duplicate_1                                                                                                                                ; Q                ;                       ;
; CPU:u0|CPU_sdram:sdram|m_data[5]                                                          ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[5]~output                                                                                                                                                           ; I                ;                       ;
; CPU:u0|CPU_sdram:sdram|m_data[6]                                                          ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; CPU:u0|CPU_sdram:sdram|m_data[6]~_Duplicate_1                                                                                                                                ; Q                ;                       ;
; CPU:u0|CPU_sdram:sdram|m_data[6]                                                          ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[6]~output                                                                                                                                                           ; I                ;                       ;
; CPU:u0|CPU_sdram:sdram|m_data[7]                                                          ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; CPU:u0|CPU_sdram:sdram|m_data[7]~_Duplicate_1                                                                                                                                ; Q                ;                       ;
; CPU:u0|CPU_sdram:sdram|m_data[7]                                                          ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[7]~output                                                                                                                                                           ; I                ;                       ;
; CPU:u0|CPU_sdram:sdram|m_data[8]                                                          ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; CPU:u0|CPU_sdram:sdram|m_data[8]~_Duplicate_1                                                                                                                                ; Q                ;                       ;
; CPU:u0|CPU_sdram:sdram|m_data[8]                                                          ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[8]~output                                                                                                                                                           ; I                ;                       ;
; CPU:u0|CPU_sdram:sdram|m_data[9]                                                          ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; CPU:u0|CPU_sdram:sdram|m_data[9]~_Duplicate_1                                                                                                                                ; Q                ;                       ;
; CPU:u0|CPU_sdram:sdram|m_data[9]                                                          ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[9]~output                                                                                                                                                           ; I                ;                       ;
; CPU:u0|CPU_sdram:sdram|m_data[10]                                                         ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; CPU:u0|CPU_sdram:sdram|m_data[10]~_Duplicate_1                                                                                                                               ; Q                ;                       ;
; CPU:u0|CPU_sdram:sdram|m_data[10]                                                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[10]~output                                                                                                                                                          ; I                ;                       ;
; CPU:u0|CPU_sdram:sdram|m_data[11]                                                         ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; CPU:u0|CPU_sdram:sdram|m_data[11]~_Duplicate_1                                                                                                                               ; Q                ;                       ;
; CPU:u0|CPU_sdram:sdram|m_data[11]                                                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[11]~output                                                                                                                                                          ; I                ;                       ;
; CPU:u0|CPU_sdram:sdram|m_data[12]                                                         ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; CPU:u0|CPU_sdram:sdram|m_data[12]~_Duplicate_1                                                                                                                               ; Q                ;                       ;
; CPU:u0|CPU_sdram:sdram|m_data[12]                                                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[12]~output                                                                                                                                                          ; I                ;                       ;
; CPU:u0|CPU_sdram:sdram|m_data[13]                                                         ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; CPU:u0|CPU_sdram:sdram|m_data[13]~_Duplicate_1                                                                                                                               ; Q                ;                       ;
; CPU:u0|CPU_sdram:sdram|m_data[13]                                                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[13]~output                                                                                                                                                          ; I                ;                       ;
; CPU:u0|CPU_sdram:sdram|m_data[14]                                                         ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; CPU:u0|CPU_sdram:sdram|m_data[14]~_Duplicate_1                                                                                                                               ; Q                ;                       ;
; CPU:u0|CPU_sdram:sdram|m_data[14]                                                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[14]~output                                                                                                                                                          ; I                ;                       ;
; CPU:u0|CPU_sdram:sdram|m_data[15]                                                         ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; CPU:u0|CPU_sdram:sdram|m_data[15]~_Duplicate_1                                                                                                                               ; Q                ;                       ;
; CPU:u0|CPU_sdram:sdram|m_data[15]                                                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[15]~output                                                                                                                                                          ; I                ;                       ;
; CPU:u0|CPU_sdram:sdram|m_dqm[0]                                                           ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQM[0]~output                                                                                                                                                          ; I                ;                       ;
; CPU:u0|CPU_sdram:sdram|m_dqm[1]                                                           ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQM[1]~output                                                                                                                                                          ; I                ;                       ;
; CPU:u0|CPU_sdram:sdram|oe                                                                 ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; CPU:u0|CPU_sdram:sdram|oe~_Duplicate_1                                                                                                                                       ; Q                ;                       ;
; CPU:u0|CPU_sdram:sdram|oe                                                                 ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[0]~output                                                                                                                                                           ; OE               ;                       ;
; CPU:u0|CPU_sdram:sdram|oe                                                                 ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                              ;                  ;                       ;
; CPU:u0|CPU_sdram:sdram|oe~_Duplicate_1                                                    ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; CPU:u0|CPU_sdram:sdram|oe~_Duplicate_2                                                                                                                                       ; Q                ;                       ;
; CPU:u0|CPU_sdram:sdram|oe~_Duplicate_1                                                    ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[1]~output                                                                                                                                                           ; OE               ;                       ;
; CPU:u0|CPU_sdram:sdram|oe~_Duplicate_1                                                    ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                              ;                  ;                       ;
; CPU:u0|CPU_sdram:sdram|oe~_Duplicate_2                                                    ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; CPU:u0|CPU_sdram:sdram|oe~_Duplicate_3                                                                                                                                       ; Q                ;                       ;
; CPU:u0|CPU_sdram:sdram|oe~_Duplicate_2                                                    ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[2]~output                                                                                                                                                           ; OE               ;                       ;
; CPU:u0|CPU_sdram:sdram|oe~_Duplicate_2                                                    ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                              ;                  ;                       ;
; CPU:u0|CPU_sdram:sdram|oe~_Duplicate_3                                                    ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; CPU:u0|CPU_sdram:sdram|oe~_Duplicate_4                                                                                                                                       ; Q                ;                       ;
; CPU:u0|CPU_sdram:sdram|oe~_Duplicate_3                                                    ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[3]~output                                                                                                                                                           ; OE               ;                       ;
; CPU:u0|CPU_sdram:sdram|oe~_Duplicate_3                                                    ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                              ;                  ;                       ;
; CPU:u0|CPU_sdram:sdram|oe~_Duplicate_4                                                    ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; CPU:u0|CPU_sdram:sdram|oe~_Duplicate_5                                                                                                                                       ; Q                ;                       ;
; CPU:u0|CPU_sdram:sdram|oe~_Duplicate_4                                                    ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[4]~output                                                                                                                                                           ; OE               ;                       ;
; CPU:u0|CPU_sdram:sdram|oe~_Duplicate_4                                                    ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                              ;                  ;                       ;
; CPU:u0|CPU_sdram:sdram|oe~_Duplicate_5                                                    ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; CPU:u0|CPU_sdram:sdram|oe~_Duplicate_6                                                                                                                                       ; Q                ;                       ;
; CPU:u0|CPU_sdram:sdram|oe~_Duplicate_5                                                    ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[5]~output                                                                                                                                                           ; OE               ;                       ;
; CPU:u0|CPU_sdram:sdram|oe~_Duplicate_5                                                    ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                              ;                  ;                       ;
; CPU:u0|CPU_sdram:sdram|oe~_Duplicate_6                                                    ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; CPU:u0|CPU_sdram:sdram|oe~_Duplicate_7                                                                                                                                       ; Q                ;                       ;
; CPU:u0|CPU_sdram:sdram|oe~_Duplicate_6                                                    ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[6]~output                                                                                                                                                           ; OE               ;                       ;
; CPU:u0|CPU_sdram:sdram|oe~_Duplicate_6                                                    ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                              ;                  ;                       ;
; CPU:u0|CPU_sdram:sdram|oe~_Duplicate_7                                                    ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; CPU:u0|CPU_sdram:sdram|oe~_Duplicate_8                                                                                                                                       ; Q                ;                       ;
; CPU:u0|CPU_sdram:sdram|oe~_Duplicate_7                                                    ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[7]~output                                                                                                                                                           ; OE               ;                       ;
; CPU:u0|CPU_sdram:sdram|oe~_Duplicate_7                                                    ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                              ;                  ;                       ;
; CPU:u0|CPU_sdram:sdram|oe~_Duplicate_8                                                    ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; CPU:u0|CPU_sdram:sdram|oe~_Duplicate_9                                                                                                                                       ; Q                ;                       ;
; CPU:u0|CPU_sdram:sdram|oe~_Duplicate_8                                                    ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[8]~output                                                                                                                                                           ; OE               ;                       ;
; CPU:u0|CPU_sdram:sdram|oe~_Duplicate_8                                                    ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                              ;                  ;                       ;
; CPU:u0|CPU_sdram:sdram|oe~_Duplicate_9                                                    ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; CPU:u0|CPU_sdram:sdram|oe~_Duplicate_10                                                                                                                                      ; Q                ;                       ;
; CPU:u0|CPU_sdram:sdram|oe~_Duplicate_9                                                    ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[9]~output                                                                                                                                                           ; OE               ;                       ;
; CPU:u0|CPU_sdram:sdram|oe~_Duplicate_9                                                    ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                              ;                  ;                       ;
; CPU:u0|CPU_sdram:sdram|oe~_Duplicate_10                                                   ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; CPU:u0|CPU_sdram:sdram|oe~_Duplicate_11                                                                                                                                      ; Q                ;                       ;
; CPU:u0|CPU_sdram:sdram|oe~_Duplicate_10                                                   ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[10]~output                                                                                                                                                          ; OE               ;                       ;
; CPU:u0|CPU_sdram:sdram|oe~_Duplicate_10                                                   ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                              ;                  ;                       ;
; CPU:u0|CPU_sdram:sdram|oe~_Duplicate_11                                                   ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; CPU:u0|CPU_sdram:sdram|oe~_Duplicate_12                                                                                                                                      ; Q                ;                       ;
; CPU:u0|CPU_sdram:sdram|oe~_Duplicate_11                                                   ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[11]~output                                                                                                                                                          ; OE               ;                       ;
; CPU:u0|CPU_sdram:sdram|oe~_Duplicate_11                                                   ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                              ;                  ;                       ;
; CPU:u0|CPU_sdram:sdram|oe~_Duplicate_12                                                   ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; CPU:u0|CPU_sdram:sdram|oe~_Duplicate_13                                                                                                                                      ; Q                ;                       ;
; CPU:u0|CPU_sdram:sdram|oe~_Duplicate_12                                                   ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[12]~output                                                                                                                                                          ; OE               ;                       ;
; CPU:u0|CPU_sdram:sdram|oe~_Duplicate_12                                                   ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                              ;                  ;                       ;
; CPU:u0|CPU_sdram:sdram|oe~_Duplicate_13                                                   ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; CPU:u0|CPU_sdram:sdram|oe~_Duplicate_14                                                                                                                                      ; Q                ;                       ;
; CPU:u0|CPU_sdram:sdram|oe~_Duplicate_13                                                   ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[13]~output                                                                                                                                                          ; OE               ;                       ;
; CPU:u0|CPU_sdram:sdram|oe~_Duplicate_13                                                   ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                              ;                  ;                       ;
; CPU:u0|CPU_sdram:sdram|oe~_Duplicate_14                                                   ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; CPU:u0|CPU_sdram:sdram|oe~_Duplicate_15                                                                                                                                      ; Q                ;                       ;
; CPU:u0|CPU_sdram:sdram|oe~_Duplicate_14                                                   ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[14]~output                                                                                                                                                          ; OE               ;                       ;
; CPU:u0|CPU_sdram:sdram|oe~_Duplicate_14                                                   ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                              ;                  ;                       ;
; CPU:u0|CPU_sdram:sdram|oe~_Duplicate_15                                                   ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[15]~output                                                                                                                                                          ; OE               ;                       ;
; CPU:u0|CPU_sdram:sdram|oe~_Duplicate_15                                                   ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                              ;                  ;                       ;
; CPU:u0|CPU_sdram:sdram|za_data[0]                                                         ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[0]~input                                                                                                                                                            ; O                ;                       ;
; CPU:u0|CPU_sdram:sdram|za_data[1]                                                         ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[1]~input                                                                                                                                                            ; O                ;                       ;
; CPU:u0|CPU_sdram:sdram|za_data[2]                                                         ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[2]~input                                                                                                                                                            ; O                ;                       ;
; CPU:u0|CPU_sdram:sdram|za_data[3]                                                         ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[3]~input                                                                                                                                                            ; O                ;                       ;
; CPU:u0|CPU_sdram:sdram|za_data[4]                                                         ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[4]~input                                                                                                                                                            ; O                ;                       ;
; CPU:u0|CPU_sdram:sdram|za_data[5]                                                         ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[5]~input                                                                                                                                                            ; O                ;                       ;
; CPU:u0|CPU_sdram:sdram|za_data[6]                                                         ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[6]~input                                                                                                                                                            ; O                ;                       ;
; CPU:u0|CPU_sdram:sdram|za_data[7]                                                         ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[7]~input                                                                                                                                                            ; O                ;                       ;
; CPU:u0|CPU_sdram:sdram|za_data[8]                                                         ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[8]~input                                                                                                                                                            ; O                ;                       ;
; CPU:u0|CPU_sdram:sdram|za_data[9]                                                         ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[9]~input                                                                                                                                                            ; O                ;                       ;
; CPU:u0|CPU_sdram:sdram|za_data[10]                                                        ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[10]~input                                                                                                                                                           ; O                ;                       ;
; CPU:u0|CPU_sdram:sdram|za_data[11]                                                        ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[11]~input                                                                                                                                                           ; O                ;                       ;
; CPU:u0|CPU_sdram:sdram|za_data[12]                                                        ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[12]~input                                                                                                                                                           ; O                ;                       ;
; CPU:u0|CPU_sdram:sdram|za_data[13]                                                        ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[13]~input                                                                                                                                                           ; O                ;                       ;
; CPU:u0|CPU_sdram:sdram|za_data[14]                                                        ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[14]~input                                                                                                                                                           ; O                ;                       ;
; CPU:u0|CPU_sdram:sdram|za_data[15]                                                        ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[15]~input                                                                                                                                                           ; O                ;                       ;
+-------------------------------------------------------------------------------------------+-----------------+------------------+----------------------------------------+-----------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                         ;
+-----------------------------+----------------+--------------+------------------+---------------+----------------------------+
; Name                        ; Ignored Entity ; Ignored From ; Ignored To       ; Ignored Value ; Ignored Source             ;
+-----------------------------+----------------+--------------+------------------+---------------+----------------------------+
; Fast Input Register         ; CPU_sdram      ;              ; za_data[0]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; CPU_sdram      ;              ; za_data[10]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; CPU_sdram      ;              ; za_data[11]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; CPU_sdram      ;              ; za_data[12]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; CPU_sdram      ;              ; za_data[13]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; CPU_sdram      ;              ; za_data[14]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; CPU_sdram      ;              ; za_data[15]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; CPU_sdram      ;              ; za_data[1]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; CPU_sdram      ;              ; za_data[2]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; CPU_sdram      ;              ; za_data[3]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; CPU_sdram      ;              ; za_data[4]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; CPU_sdram      ;              ; za_data[5]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; CPU_sdram      ;              ; za_data[6]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; CPU_sdram      ;              ; za_data[7]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; CPU_sdram      ;              ; za_data[8]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; CPU_sdram      ;              ; za_data[9]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; CPU_sdram      ;              ; m_data[0]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; CPU_sdram      ;              ; m_data[10]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; CPU_sdram      ;              ; m_data[11]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; CPU_sdram      ;              ; m_data[12]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; CPU_sdram      ;              ; m_data[13]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; CPU_sdram      ;              ; m_data[14]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; CPU_sdram      ;              ; m_data[15]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; CPU_sdram      ;              ; m_data[1]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; CPU_sdram      ;              ; m_data[2]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; CPU_sdram      ;              ; m_data[3]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; CPU_sdram      ;              ; m_data[4]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; CPU_sdram      ;              ; m_data[5]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; CPU_sdram      ;              ; m_data[6]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; CPU_sdram      ;              ; m_data[7]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; CPU_sdram      ;              ; m_data[8]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; CPU_sdram      ;              ; m_data[9]        ; ON            ; Compiler or HDL Assignment ;
+-----------------------------+----------------+--------------+------------------+---------------+----------------------------+


+----------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                       ;
+---------------------+----------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]        ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+----------------------+----------------------------+--------------------------+
; Placement (by node) ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 14746 ) ; 0.00 % ( 0 / 14746 )       ; 0.00 % ( 0 / 14746 )     ;
;     -- Achieved     ; 0.00 % ( 0 / 14746 ) ; 0.00 % ( 0 / 14746 )       ; 0.00 % ( 0 / 14746 )     ;
;                     ;                      ;                            ;                          ;
; Routing (by net)    ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+----------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; sld_signaltap:auto_signaltap_0 ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_signaltap:auto_signaltap_0 ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 11778 )  ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 298 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; sld_signaltap:auto_signaltap_0 ; 0.00 % ( 0 / 2663 )   ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 7 )      ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/HINS_PRJ_V1.pin.


+--------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                            ;
+---------------------------------------------+----------------------------+
; Resource                                    ; Usage                      ;
+---------------------------------------------+----------------------------+
; Total logic elements                        ; 9,750 / 15,408 ( 63 % )    ;
;     -- Combinational with no register       ; 2484                       ;
;     -- Register only                        ; 2821                       ;
;     -- Combinational with a register        ; 4445                       ;
;                                             ;                            ;
; Logic element usage by number of LUT inputs ;                            ;
;     -- 4 input functions                    ; 4249                       ;
;     -- 3 input functions                    ; 1442                       ;
;     -- <=2 input functions                  ; 1238                       ;
;     -- Register only                        ; 2821                       ;
;                                             ;                            ;
; Logic elements by mode                      ;                            ;
;     -- normal mode                          ; 6251                       ;
;     -- arithmetic mode                      ; 678                        ;
;                                             ;                            ;
; Total registers*                            ; 7,334 / 16,166 ( 45 % )    ;
;     -- Dedicated logic registers            ; 7,266 / 15,408 ( 47 % )    ;
;     -- I/O registers                        ; 68 / 758 ( 9 % )           ;
;                                             ;                            ;
; Total LABs:  partially or completely used   ; 791 / 963 ( 82 % )         ;
; Virtual pins                                ; 0                          ;
; I/O pins                                    ; 98 / 166 ( 59 % )          ;
;     -- Clock pins                           ; 1 / 7 ( 14 % )             ;
;     -- Dedicated input pins                 ; 3 / 9 ( 33 % )             ;
;                                             ;                            ;
; M9Ks                                        ; 37 / 56 ( 66 % )           ;
; Total block memory bits                     ; 268,800 / 516,096 ( 52 % ) ;
; Total block memory implementation bits      ; 340,992 / 516,096 ( 66 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 112 ( 0 % )            ;
; PLLs                                        ; 1 / 4 ( 25 % )             ;
; Global signals                              ; 14                         ;
;     -- Global clocks                        ; 14 / 20 ( 70 % )           ;
; JTAGs                                       ; 1 / 1 ( 100 % )            ;
; CRC blocks                                  ; 0 / 1 ( 0 % )              ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )              ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )              ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )              ;
; Average interconnect usage (total/H/V)      ; 21.8% / 20.2% / 23.9%      ;
; Peak interconnect usage (total/H/V)         ; 36.1% / 36.6% / 35.8%      ;
; Maximum fan-out                             ; 4629                       ;
; Highest non-global fan-out                  ; 452                        ;
; Total fan-out                               ; 52908                      ;
; Average fan-out                             ; 3.16                       ;
+---------------------------------------------+----------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                                    ;
+----------------------------------------------+-----------------------+-----------------------+--------------------------------+--------------------------------+
; Statistic                                    ; Top                   ; sld_hub:auto_hub      ; sld_signaltap:auto_signaltap_0 ; hard_block:auto_generated_inst ;
+----------------------------------------------+-----------------------+-----------------------+--------------------------------+--------------------------------+
; Difficulty Clustering Region                 ; Low                   ; Low                   ; Low                            ; Low                            ;
;                                              ;                       ;                       ;                                ;                                ;
; Total logic elements                         ; 7604 / 15408 ( 49 % ) ; 201 / 15408 ( 1 % )   ; 1945 / 15408 ( 13 % )          ; 0 / 15408 ( 0 % )              ;
;     -- Combinational with no register        ; 2241                  ; 89                    ; 154                            ; 0                              ;
;     -- Register only                         ; 1614                  ; 15                    ; 1192                           ; 0                              ;
;     -- Combinational with a register         ; 3749                  ; 97                    ; 599                            ; 0                              ;
;                                              ;                       ;                       ;                                ;                                ;
; Logic element usage by number of LUT inputs  ;                       ;                       ;                                ;                                ;
;     -- 4 input functions                     ; 3781                  ; 87                    ; 381                            ; 0                              ;
;     -- 3 input functions                     ; 1156                  ; 57                    ; 229                            ; 0                              ;
;     -- <=2 input functions                   ; 1053                  ; 42                    ; 143                            ; 0                              ;
;     -- Register only                         ; 1614                  ; 15                    ; 1192                           ; 0                              ;
;                                              ;                       ;                       ;                                ;                                ;
; Logic elements by mode                       ;                       ;                       ;                                ;                                ;
;     -- normal mode                           ; 5406                  ; 177                   ; 668                            ; 0                              ;
;     -- arithmetic mode                       ; 584                   ; 9                     ; 85                             ; 0                              ;
;                                              ;                       ;                       ;                                ;                                ;
; Total registers                              ; 5431                  ; 112                   ; 1791                           ; 0                              ;
;     -- Dedicated logic registers             ; 5363 / 15408 ( 35 % ) ; 112 / 15408 ( < 1 % ) ; 1791 / 15408 ( 12 % )          ; 0 / 15408 ( 0 % )              ;
;     -- I/O registers                         ; 136                   ; 0                     ; 0                              ; 0                              ;
;                                              ;                       ;                       ;                                ;                                ;
; Total LABs:  partially or completely used    ; 630 / 963 ( 65 % )    ; 16 / 963 ( 2 % )      ; 169 / 963 ( 18 % )             ; 0 / 963 ( 0 % )                ;
;                                              ;                       ;                       ;                                ;                                ;
; Virtual pins                                 ; 0                     ; 0                     ; 0                              ; 0                              ;
; I/O pins                                     ; 98                    ; 0                     ; 0                              ; 0                              ;
; Embedded Multiplier 9-bit elements           ; 0 / 112 ( 0 % )       ; 0 / 112 ( 0 % )       ; 0 / 112 ( 0 % )                ; 0 / 112 ( 0 % )                ;
; Total memory bits                            ; 23040                 ; 0                     ; 245760                         ; 0                              ;
; Total RAM block bits                         ; 64512                 ; 0                     ; 276480                         ; 0                              ;
; JTAG                                         ; 1 / 1 ( 100 % )       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )                  ;
; PLL                                          ; 0 / 4 ( 0 % )         ; 0 / 4 ( 0 % )         ; 0 / 4 ( 0 % )                  ; 1 / 4 ( 25 % )                 ;
; M9K                                          ; 7 / 56 ( 12 % )       ; 0 / 56 ( 0 % )        ; 30 / 56 ( 53 % )               ; 0 / 56 ( 0 % )                 ;
; Clock control block                          ; 9 / 24 ( 37 % )       ; 0 / 24 ( 0 % )        ; 1 / 24 ( 4 % )                 ; 4 / 24 ( 16 % )                ;
; Double Data Rate I/O output circuitry        ; 36 / 336 ( 10 % )     ; 0 / 336 ( 0 % )       ; 0 / 336 ( 0 % )                ; 0 / 336 ( 0 % )                ;
; Double Data Rate I/O output enable circuitry ; 16 / 336 ( 4 % )      ; 0 / 336 ( 0 % )       ; 0 / 336 ( 0 % )                ; 0 / 336 ( 0 % )                ;
;                                              ;                       ;                       ;                                ;                                ;
; Connections                                  ;                       ;                       ;                                ;                                ;
;     -- Input Connections                     ; 4971                  ; 169                   ; 2297                           ; 1                              ;
;     -- Registered Input Connections          ; 4804                  ; 122                   ; 1899                           ; 0                              ;
;     -- Output Connections                    ; 2371                  ; 347                   ; 35                             ; 4685                           ;
;     -- Registered Output Connections         ; 180                   ; 347                   ; 0                              ; 0                              ;
;                                              ;                       ;                       ;                                ;                                ;
; Internal Connections                         ;                       ;                       ;                                ;                                ;
;     -- Total Connections                     ; 44970                 ; 1334                  ; 9264                           ; 4692                           ;
;     -- Registered Connections                ; 21859                 ; 974                   ; 5411                           ; 0                              ;
;                                              ;                       ;                       ;                                ;                                ;
; External Connections                         ;                       ;                       ;                                ;                                ;
;     -- Top                                   ; 236                   ; 323                   ; 2097                           ; 4686                           ;
;     -- sld_hub:auto_hub                      ; 323                   ; 22                    ; 171                            ; 0                              ;
;     -- sld_signaltap:auto_signaltap_0        ; 2097                  ; 171                   ; 64                             ; 0                              ;
;     -- hard_block:auto_generated_inst        ; 4686                  ; 0                     ; 0                              ; 0                              ;
;                                              ;                       ;                       ;                                ;                                ;
; Partition Interface                          ;                       ;                       ;                                ;                                ;
;     -- Input Ports                           ; 59                    ; 111                   ; 429                            ; 1                              ;
;     -- Output Ports                          ; 181                   ; 128                   ; 255                            ; 5                              ;
;     -- Bidir Ports                           ; 22                    ; 0                     ; 0                              ; 0                              ;
;                                              ;                       ;                       ;                                ;                                ;
; Registered Ports                             ;                       ;                       ;                                ;                                ;
;     -- Registered Input Ports                ; 0                     ; 3                     ; 82                             ; 0                              ;
;     -- Registered Output Ports               ; 0                     ; 68                    ; 241                            ; 0                              ;
;                                              ;                       ;                       ;                                ;                                ;
; Port Connectivity                            ;                       ;                       ;                                ;                                ;
;     -- Input Ports driven by GND             ; 0                     ; 2                     ; 53                             ; 0                              ;
;     -- Output Ports driven by GND            ; 0                     ; 45                    ; 2                              ; 0                              ;
;     -- Input Ports driven by VCC             ; 0                     ; 0                     ; 13                             ; 0                              ;
;     -- Output Ports driven by VCC            ; 0                     ; 0                     ; 1                              ; 0                              ;
;     -- Input Ports with no Source            ; 0                     ; 84                    ; 124                            ; 0                              ;
;     -- Output Ports with no Source           ; 0                     ; 0                     ; 0                              ; 0                              ;
;     -- Input Ports with no Fanout            ; 0                     ; 89                    ; 138                            ; 0                              ;
;     -- Output Ports with no Fanout           ; 0                     ; 76                    ; 243                            ; 0                              ;
+----------------------------------------------+-----------------------+-----------------------+--------------------------------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                       ;
+-----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Name            ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; Slew Rate ;
+-----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; ADC_DATA_IN[0]  ; T10   ; 4        ; 26           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.8 V        ; --                        ; User                 ; no        ;
; ADC_DATA_IN[10] ; R3    ; 3        ; 3            ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.8 V        ; --                        ; User                 ; no        ;
; ADC_DATA_IN[11] ; T3    ; 3        ; 3            ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.8 V        ; --                        ; User                 ; no        ;
; ADC_DATA_IN[12] ; P3    ; 3        ; 3            ; 0            ; 28           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.8 V        ; --                        ; User                 ; no        ;
; ADC_DATA_IN[13] ; T2    ; 3        ; 5            ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.8 V        ; --                        ; User                 ; no        ;
; ADC_DATA_IN[1]  ; P9    ; 4        ; 30           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.8 V        ; --                        ; User                 ; no        ;
; ADC_DATA_IN[2]  ; P8    ; 3        ; 21           ; 0            ; 28           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.8 V        ; --                        ; User                 ; no        ;
; ADC_DATA_IN[3]  ; R7    ; 3        ; 16           ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.8 V        ; --                        ; User                 ; no        ;
; ADC_DATA_IN[4]  ; T7    ; 3        ; 16           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.8 V        ; --                        ; User                 ; no        ;
; ADC_DATA_IN[5]  ; P6    ; 3        ; 14           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.8 V        ; --                        ; User                 ; no        ;
; ADC_DATA_IN[6]  ; T6    ; 3        ; 16           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.8 V        ; --                        ; User                 ; no        ;
; ADC_DATA_IN[7]  ; R6    ; 3        ; 16           ; 0            ; 28           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.8 V        ; --                        ; User                 ; no        ;
; ADC_DATA_IN[8]  ; T5    ; 3        ; 14           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.8 V        ; --                        ; User                 ; no        ;
; ADC_DATA_IN[9]  ; R5    ; 3        ; 14           ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.8 V        ; --                        ; User                 ; no        ;
; ADC_MISO        ; N3    ; 3        ; 1            ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.8 V        ; --                        ; User                 ; no        ;
; CLOCK_100M      ; M1    ; 2        ; 0            ; 14           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; no        ;
; DAC_MISO        ; L14   ; 5        ; 41           ; 6            ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; no        ;
; DBG_RX          ; R1    ; 2        ; 0            ; 4            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; no        ;
; DRDY_ADC        ; J1    ; 2        ; 0            ; 13           ; 21           ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; no        ;
; DRDY_IMU        ; L1    ; 2        ; 0            ; 9            ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; no        ;
; EPCS_DATA0      ; C1    ; 1        ; 0            ; 25           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; On           ; 3.3-V LVCMOS ; --                        ; User                 ; no        ;
; FPGA_RX         ; N2    ; 2        ; 0            ; 5            ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; no        ;
+-----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name             ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; ADC_CS           ; T14   ; 4        ; 35           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ADC_MOSI         ; T12   ; 4        ; 28           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ADC_SCLK         ; T13   ; 4        ; 30           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; CLOCK_ADC        ; R14   ; 4        ; 37           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; CLOCK_DAC        ; B14   ; 7        ; 35           ; 29           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; CLOCK_SDRAM      ; A14   ; 7        ; 35           ; 29           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DAC_CS           ; J13   ; 5        ; 41           ; 14           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DAC_DATA_OUT[0]  ; R16   ; 5        ; 41           ; 3            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DAC_DATA_OUT[10] ; J15   ; 5        ; 41           ; 13           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DAC_DATA_OUT[11] ; J16   ; 5        ; 41           ; 13           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DAC_DATA_OUT[12] ; J14   ; 5        ; 41           ; 14           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DAC_DATA_OUT[13] ; G15   ; 6        ; 41           ; 18           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DAC_DATA_OUT[14] ; G16   ; 6        ; 41           ; 18           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DAC_DATA_OUT[15] ; F15   ; 6        ; 41           ; 19           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DAC_DATA_OUT[1]  ; P15   ; 5        ; 41           ; 3            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DAC_DATA_OUT[2]  ; P16   ; 5        ; 41           ; 3            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DAC_DATA_OUT[3]  ; N14   ; 5        ; 41           ; 2            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DAC_DATA_OUT[4]  ; N16   ; 5        ; 41           ; 5            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DAC_DATA_OUT[5]  ; N15   ; 5        ; 41           ; 5            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DAC_DATA_OUT[6]  ; L15   ; 5        ; 41           ; 10           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DAC_DATA_OUT[7]  ; L16   ; 5        ; 41           ; 9            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DAC_DATA_OUT[8]  ; K15   ; 5        ; 41           ; 13           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DAC_DATA_OUT[9]  ; K16   ; 5        ; 41           ; 12           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DAC_MOSI         ; L13   ; 5        ; 41           ; 9            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DAC_RST          ; T15   ; 4        ; 35           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DAC_SCLK         ; K12   ; 5        ; 41           ; 2            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DBG_TX           ; P2    ; 2        ; 0            ; 3            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; EPCS_ASDO        ; H2    ; 1        ; 0            ; 20           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; On           ; 3.3-V LVCMOS ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; EPCS_DCLK        ; H1    ; 1        ; 0            ; 20           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; On           ; 3.3-V LVCMOS ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; EPCS_NCSO        ; D2    ; 1        ; 0            ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; On           ; 3.3-V LVCMOS ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FPGA_TX          ; N1    ; 2        ; 0            ; 5            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_ADDR[0]    ; F8    ; 8        ; 14           ; 29           ; 28           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_ADDR[10]   ; E9    ; 7        ; 21           ; 29           ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_ADDR[11]   ; E6    ; 8        ; 7            ; 29           ; 28           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_ADDR[12]   ; D5    ; 8        ; 3            ; 29           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_ADDR[1]    ; D9    ; 7        ; 23           ; 29           ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_ADDR[2]    ; C9    ; 7        ; 23           ; 29           ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_ADDR[3]    ; E8    ; 8        ; 14           ; 29           ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_ADDR[4]    ; B7    ; 8        ; 11           ; 29           ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_ADDR[5]    ; E7    ; 8        ; 7            ; 29           ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_ADDR[6]    ; A7    ; 8        ; 11           ; 29           ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_ADDR[7]    ; D6    ; 8        ; 5            ; 29           ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_ADDR[8]    ; C6    ; 8        ; 11           ; 29           ; 28           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_ADDR[9]    ; D8    ; 8        ; 14           ; 29           ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_BA[0]      ; A10   ; 7        ; 26           ; 29           ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_BA[1]      ; E10   ; 7        ; 32           ; 29           ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_CAS_N      ; B10   ; 7        ; 26           ; 29           ; 28           ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_CKE        ; C8    ; 8        ; 14           ; 29           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_CS_N       ; E11   ; 7        ; 32           ; 29           ; 0            ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_DQM[0]     ; D14   ; 7        ; 39           ; 29           ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_DQM[1]     ; A6    ; 8        ; 9            ; 29           ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_RAS_N      ; D11   ; 7        ; 39           ; 29           ; 28           ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_WE_N       ; C11   ; 7        ; 37           ; 29           ; 14           ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SYNC_IN          ; P1    ; 2        ; 0            ; 3            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+---------------------------------------------------------------------+
; Name         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Location assigned by ; Output Enable Source ; Output Enable Group                                                 ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+---------------------------------------------------------------------+
; SCL_ADC      ; L4    ; 2        ; 0            ; 4            ; 0            ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; i2c_controller_ADS122C04:inst_i2c_ADS122C04|i2c_scl~3 (inverted)    ;
; SCL_EEPROM   ; K2    ; 2        ; 0            ; 6            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; i2c_controller_eeprom:inst_i2c_eeprom|i2c_scl~3 (inverted)          ;
; SCL_IMU      ; L2    ; 2        ; 0            ; 10           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|i2c_scl~3 (inverted)  ;
; SDA_ADC      ; J2    ; 2        ; 0            ; 13           ; 14           ; 28                    ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; i2c_controller_ADS122C04:inst_i2c_ADS122C04|o_w_enable (inverted)   ;
; SDA_EEPROM   ; K1    ; 2        ; 0            ; 10           ; 7            ; 34                    ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; i2c_controller_eeprom:inst_i2c_eeprom|write_enable (inverted)       ;
; SDA_IMU      ; L3    ; 2        ; 0            ; 11           ; 7            ; 114                   ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|o_w_enable (inverted) ;
; SDRAM_DQ[0]  ; C14   ; 7        ; 39           ; 29           ; 0            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; CPU:u0|CPU_sdram:sdram|oe                                           ;
; SDRAM_DQ[10] ; A5    ; 8        ; 5            ; 29           ; 0            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; CPU:u0|CPU_sdram:sdram|oe~_Duplicate_10                             ;
; SDRAM_DQ[11] ; B4    ; 8        ; 3            ; 29           ; 7            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; CPU:u0|CPU_sdram:sdram|oe~_Duplicate_11                             ;
; SDRAM_DQ[12] ; A4    ; 8        ; 3            ; 29           ; 0            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; CPU:u0|CPU_sdram:sdram|oe~_Duplicate_12                             ;
; SDRAM_DQ[13] ; B3    ; 8        ; 1            ; 29           ; 0            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; CPU:u0|CPU_sdram:sdram|oe~_Duplicate_13                             ;
; SDRAM_DQ[14] ; A3    ; 8        ; 3            ; 29           ; 28           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; CPU:u0|CPU_sdram:sdram|oe~_Duplicate_14                             ;
; SDRAM_DQ[15] ; A2    ; 8        ; 3            ; 29           ; 14           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; CPU:u0|CPU_sdram:sdram|oe~_Duplicate_15                             ;
; SDRAM_DQ[1]  ; B13   ; 7        ; 37           ; 29           ; 21           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; CPU:u0|CPU_sdram:sdram|oe~_Duplicate_1                              ;
; SDRAM_DQ[2]  ; A13   ; 7        ; 28           ; 29           ; 7            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; CPU:u0|CPU_sdram:sdram|oe~_Duplicate_2                              ;
; SDRAM_DQ[3]  ; B12   ; 7        ; 32           ; 29           ; 28           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; CPU:u0|CPU_sdram:sdram|oe~_Duplicate_3                              ;
; SDRAM_DQ[4]  ; A12   ; 7        ; 32           ; 29           ; 21           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; CPU:u0|CPU_sdram:sdram|oe~_Duplicate_4                              ;
; SDRAM_DQ[5]  ; B11   ; 7        ; 30           ; 29           ; 21           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; CPU:u0|CPU_sdram:sdram|oe~_Duplicate_5                              ;
; SDRAM_DQ[6]  ; A11   ; 7        ; 30           ; 29           ; 14           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; CPU:u0|CPU_sdram:sdram|oe~_Duplicate_6                              ;
; SDRAM_DQ[7]  ; D12   ; 7        ; 37           ; 29           ; 0            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; CPU:u0|CPU_sdram:sdram|oe~_Duplicate_7                              ;
; SDRAM_DQ[8]  ; B6    ; 8        ; 9            ; 29           ; 7            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; CPU:u0|CPU_sdram:sdram|oe~_Duplicate_8                              ;
; SDRAM_DQ[9]  ; B5    ; 8        ; 5            ; 29           ; 14           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; CPU:u0|CPU_sdram:sdram|oe~_Duplicate_9                              ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+---------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                                ;
+----------+------------------------------------------+------------------------+---------------------+---------------------------+
; Location ; Pin Name                                 ; Reserved As            ; User Signal Name    ; Pin Type                  ;
+----------+------------------------------------------+------------------------+---------------------+---------------------------+
; C1       ; DIFFIO_L4n, DATA1, ASDO                  ; Use as regular IO      ; EPCS_DATA0          ; Dual Purpose Pin          ;
; D2       ; DIFFIO_L6p, FLASH_nCE, nCSO              ; Use as regular IO      ; EPCS_NCSO           ; Dual Purpose Pin          ;
; F4       ; nSTATUS                                  ; -                      ; -                   ; Dedicated Programming Pin ;
; H1       ; DCLK                                     ; Use as regular IO      ; EPCS_DCLK           ; Dual Purpose Pin          ;
; H2       ; DATA0                                    ; Use as regular IO      ; EPCS_ASDO           ; Dual Purpose Pin          ;
; H5       ; nCONFIG                                  ; -                      ; -                   ; Dedicated Programming Pin ;
; H4       ; TDI                                      ; -                      ; altera_reserved_tdi ; JTAG Pin                  ;
; H3       ; TCK                                      ; -                      ; altera_reserved_tck ; JTAG Pin                  ;
; J5       ; TMS                                      ; -                      ; altera_reserved_tms ; JTAG Pin                  ;
; J4       ; TDO                                      ; -                      ; altera_reserved_tdo ; JTAG Pin                  ;
; J3       ; nCE                                      ; -                      ; -                   ; Dedicated Programming Pin ;
; J16      ; DIFFIO_R21n, DEV_OE                      ; Use as regular IO      ; DAC_DATA_OUT[11]    ; Dual Purpose Pin          ;
; J15      ; DIFFIO_R21p, DEV_CLRn                    ; Use as regular IO      ; DAC_DATA_OUT[10]    ; Dual Purpose Pin          ;
; H14      ; CONF_DONE                                ; -                      ; -                   ; Dedicated Programming Pin ;
; H13      ; MSEL0                                    ; -                      ; -                   ; Dedicated Programming Pin ;
; H12      ; MSEL1                                    ; -                      ; -                   ; Dedicated Programming Pin ;
; G12      ; MSEL2                                    ; -                      ; -                   ; Dedicated Programming Pin ;
; G12      ; MSEL3                                    ; -                      ; -                   ; Dedicated Programming Pin ;
; G16      ; DIFFIO_R17n, INIT_DONE                   ; Use as regular IO      ; DAC_DATA_OUT[14]    ; Dual Purpose Pin          ;
; G15      ; DIFFIO_R17p, CRC_ERROR                   ; Use as regular IO      ; DAC_DATA_OUT[13]    ; Dual Purpose Pin          ;
; F16      ; DIFFIO_R16n, nCEO                        ; Use as programming pin ; ~ALTERA_nCEO~       ; Dual Purpose Pin          ;
; F15      ; DIFFIO_R16p, CLKUSR                      ; Use as regular IO      ; DAC_DATA_OUT[15]    ; Dual Purpose Pin          ;
; A12      ; DIFFIO_T27p, PADD0                       ; Use as regular IO      ; SDRAM_DQ[4]         ; Dual Purpose Pin          ;
; A11      ; DIFFIO_T25n, PADD1                       ; Use as regular IO      ; SDRAM_DQ[6]         ; Dual Purpose Pin          ;
; B11      ; DIFFIO_T25p, PADD2                       ; Use as regular IO      ; SDRAM_DQ[5]         ; Dual Purpose Pin          ;
; A10      ; DIFFIO_T20n, PADD5                       ; Use as regular IO      ; SDRAM_BA[0]         ; Dual Purpose Pin          ;
; B10      ; DIFFIO_T20p, PADD6                       ; Use as regular IO      ; SDRAM_CAS_N         ; Dual Purpose Pin          ;
; C9       ; DIFFIO_T19n, PADD7                       ; Use as regular IO      ; SDRAM_ADDR[2]       ; Dual Purpose Pin          ;
; D9       ; DIFFIO_T19p, PADD8                       ; Use as regular IO      ; SDRAM_ADDR[1]       ; Dual Purpose Pin          ;
; E9       ; DIFFIO_T17p, PADD12, DQS4T/CQ5T,DPCLK9   ; Use as regular IO      ; SDRAM_ADDR[10]      ; Dual Purpose Pin          ;
; C8       ; DIFFIO_T13p, PADD17, DQS5T/CQ5T#,DPCLK10 ; Use as regular IO      ; SDRAM_CKE           ; Dual Purpose Pin          ;
; E8       ; DIFFIO_T12n, DATA2                       ; Use as regular IO      ; SDRAM_ADDR[3]       ; Dual Purpose Pin          ;
; F8       ; DIFFIO_T12p, DATA3                       ; Use as regular IO      ; SDRAM_ADDR[0]       ; Dual Purpose Pin          ;
; A7       ; DIFFIO_T11n, PADD18                      ; Use as regular IO      ; SDRAM_ADDR[6]       ; Dual Purpose Pin          ;
; B7       ; DIFFIO_T11p, DATA4                       ; Use as regular IO      ; SDRAM_ADDR[4]       ; Dual Purpose Pin          ;
; A6       ; DIFFIO_T9n, DATA14, DQS3T/CQ3T#,DPCLK11  ; Use as regular IO      ; SDRAM_DQM[1]        ; Dual Purpose Pin          ;
; B6       ; DIFFIO_T9p, DATA13                       ; Use as regular IO      ; SDRAM_DQ[8]         ; Dual Purpose Pin          ;
; E7       ; DATA5                                    ; Use as regular IO      ; SDRAM_ADDR[5]       ; Dual Purpose Pin          ;
; E6       ; DIFFIO_T6p, DATA6                        ; Use as regular IO      ; SDRAM_ADDR[11]      ; Dual Purpose Pin          ;
; A5       ; DATA7                                    ; Use as regular IO      ; SDRAM_DQ[10]        ; Dual Purpose Pin          ;
; B5       ; DIFFIO_T5p, DATA8                        ; Use as regular IO      ; SDRAM_DQ[9]         ; Dual Purpose Pin          ;
; D6       ; DIFFIO_T4n, DATA9                        ; Use as regular IO      ; SDRAM_ADDR[7]       ; Dual Purpose Pin          ;
; A4       ; DIFFIO_T3n, DATA10                       ; Use as regular IO      ; SDRAM_DQ[12]        ; Dual Purpose Pin          ;
; B4       ; DIFFIO_T3p, DATA11                       ; Use as regular IO      ; SDRAM_DQ[11]        ; Dual Purpose Pin          ;
; B3       ; DIFFIO_T2p, DATA12, DQS1T/CQ1T#,CDPCLK7  ; Use as regular IO      ; SDRAM_DQ[13]        ; Dual Purpose Pin          ;
+----------+------------------------------------------+------------------------+---------------------+---------------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 4 / 14 ( 29 % )  ; 3.3V          ; --           ;
; 2        ; 14 / 18 ( 78 % ) ; 3.3V          ; --           ;
; 3        ; 13 / 25 ( 52 % ) ; 1.8V          ; --           ;
; 4        ; 7 / 27 ( 26 % )  ; 1.8V          ; --           ;
; 5        ; 17 / 20 ( 85 % ) ; 3.3V          ; --           ;
; 6        ; 4 / 14 ( 29 % )  ; 3.3V          ; --           ;
; 7        ; 20 / 24 ( 83 % ) ; 3.3V          ; --           ;
; 8        ; 20 / 24 ( 83 % ) ; 3.3V          ; --           ;
+----------+------------------+---------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                         ;
+----------+------------+----------+--------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                             ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+--------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ; 8        ; VCCIO8                                     ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A2       ; 356        ; 8        ; SDRAM_DQ[15]                               ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; A3       ; 358        ; 8        ; SDRAM_DQ[14]                               ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; A4       ; 354        ; 8        ; SDRAM_DQ[12]                               ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; A5       ; 349        ; 8        ; SDRAM_DQ[10]                               ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; A6       ; 339        ; 8        ; SDRAM_DQM[1]                               ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; A7       ; 334        ; 8        ; SDRAM_ADDR[6]                              ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; A8       ; 321        ; 8        ; GND+                                       ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A9       ; 319        ; 7        ; GND+                                       ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A10      ; 307        ; 7        ; SDRAM_BA[0]                                ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; A11      ; 296        ; 7        ; SDRAM_DQ[6]                                ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; A12      ; 292        ; 7        ; SDRAM_DQ[4]                                ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; A13      ; 300        ; 7        ; SDRAM_DQ[2]                                ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; A14      ; 284        ; 7        ; CLOCK_SDRAM                                ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; A15      ; 301        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A16      ;            ; 7        ; VCCIO7                                     ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; B1       ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; B2       ;            ;          ; GND                                        ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 359        ; 8        ; SDRAM_DQ[13]                               ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; B4       ; 355        ; 8        ; SDRAM_DQ[11]                               ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; B5       ; 351        ; 8        ; SDRAM_DQ[9]                                ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; B6       ; 340        ; 8        ; SDRAM_DQ[8]                                ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; B7       ; 335        ; 8        ; SDRAM_ADDR[4]                              ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; B8       ; 322        ; 8        ; GND+                                       ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B9       ; 320        ; 7        ; GND+                                       ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B10      ; 308        ; 7        ; SDRAM_CAS_N                                ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; B11      ; 297        ; 7        ; SDRAM_DQ[5]                                ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; B12      ; 293        ; 7        ; SDRAM_DQ[3]                                ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; B13      ; 282        ; 7        ; SDRAM_DQ[1]                                ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; B14      ; 285        ; 7        ; CLOCK_DAC                                  ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; B15      ;            ;          ; GND                                        ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B16      ; 241        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C1       ; 9          ; 1        ; EPCS_DATA0                                 ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; On           ;
; C2       ; 8          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C3       ; 362        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C4       ;            ; 8        ; VCCIO8                                     ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C5       ;            ;          ; GND                                        ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 338        ; 8        ; SDRAM_ADDR[8]                              ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; C7       ;            ; 8        ; VCCIO8                                     ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C8       ; 329        ; 8        ; SDRAM_CKE                                  ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; C9       ; 309        ; 7        ; SDRAM_ADDR[2]                              ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; C10      ;            ; 7        ; VCCIO7                                     ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C11      ; 281        ; 7        ; SDRAM_WE_N                                 ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; C12      ;            ;          ; GND                                        ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ;            ; 7        ; VCCIO7                                     ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C14      ; 274        ; 7        ; SDRAM_DQ[0]                                ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; C15      ; 271        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C16      ; 270        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D1       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D2       ; 13         ; 1        ; EPCS_NCSO                                  ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; On           ;
; D3       ; 363        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D4       ;            ;          ; VCCD_PLL3                                  ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D5       ; 357        ; 8        ; SDRAM_ADDR[12]                             ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; D6       ; 352        ; 8        ; SDRAM_ADDR[7]                              ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; D7       ;            ;          ; GND                                        ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ; 330        ; 8        ; SDRAM_ADDR[9]                              ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; D9       ; 310        ; 7        ; SDRAM_ADDR[1]                              ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; D10      ;            ;          ; GND                                        ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D11      ; 278        ; 7        ; SDRAM_RAS_N                                ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; D12      ; 279        ; 7        ; SDRAM_DQ[7]                                ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; D13      ;            ;          ; VCCD_PLL2                                  ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D14      ; 275        ; 7        ; SDRAM_DQM[0]                               ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; D15      ; 261        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D16      ; 260        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E1       ; 39         ; 1        ; GND+                                       ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; E2       ;            ;          ; GND                                        ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E3       ;            ; 1        ; VCCIO1                                     ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E4       ;            ;          ; GND                                        ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ;            ;          ; GNDA3                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E6       ; 348        ; 8        ; SDRAM_ADDR[11]                             ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; E7       ; 345        ; 8        ; SDRAM_ADDR[5]                              ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; E8       ; 332        ; 8        ; SDRAM_ADDR[3]                              ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; E9       ; 315        ; 7        ; SDRAM_ADDR[10]                             ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; E10      ; 290        ; 7        ; SDRAM_BA[1]                                ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; E11      ; 289        ; 7        ; SDRAM_CS_N                                 ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; E12      ;            ;          ; GNDA2                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E13      ;            ;          ; GND                                        ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E14      ;            ; 6        ; VCCIO6                                     ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E15      ; 226        ; 6        ; GND+                                       ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; E16      ; 225        ; 6        ; GND+                                       ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F1       ; 23         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F2       ; 22         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F3       ; 10         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F4       ; 19         ; 1        ; ^nSTATUS                                   ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F5       ;            ; --       ; VCCA3                                      ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F6       ;            ;          ; GND                                        ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F7       ;            ;          ; VCCINT                                     ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F8       ; 333        ; 8        ; SDRAM_ADDR[0]                              ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; F9       ; 306        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F10      ;            ;          ; GND                                        ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F11      ;            ;          ; VCCINT                                     ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F12      ;            ; --       ; VCCA2                                      ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ; 237        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F14      ; 257        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F15      ; 240        ; 6        ; DAC_DATA_OUT[15]                           ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F16      ; 239        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; G1       ; 27         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; G2       ; 24         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G3       ;            ; 1        ; VCCIO1                                     ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                                        ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G5       ; 21         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G6       ;            ;          ; VCCINT                                     ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCINT                                     ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT                                     ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ;            ;          ; VCCINT                                     ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; VCCINT                                     ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G11      ; 269        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G12      ; 230        ; 6        ; ^MSEL2                                     ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 231        ; 6        ; ^MSEL3                                     ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G13      ;            ;          ; GND                                        ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G14      ;            ; 6        ; VCCIO6                                     ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; G15      ; 235        ; 6        ; DAC_DATA_OUT[13]                           ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G16      ; 234        ; 6        ; DAC_DATA_OUT[14]                           ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H1       ; 30         ; 1        ; EPCS_DCLK                                  ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; On           ;
; H2       ; 31         ; 1        ; EPCS_ASDO                                  ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; On           ;
; H3       ; 34         ; 1        ; altera_reserved_tck                        ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; H4       ; 33         ; 1        ; altera_reserved_tdi                        ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; H5       ; 32         ; 1        ; ^nCONFIG                                   ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; VCCINT                                     ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; GND                                        ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                                        ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; GND                                        ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; GND                                        ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; VCCINT                                     ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H12      ; 229        ; 6        ; ^MSEL1                                     ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H13      ; 228        ; 6        ; ^MSEL0                                     ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ; 227        ; 6        ; ^CONF_DONE                                 ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ;            ;          ; GND                                        ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H16      ;            ;          ; GND                                        ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J1       ; 45         ; 2        ; DRDY_ADC                                   ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J2       ; 44         ; 2        ; SDA_ADC                                    ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J3       ; 37         ; 1        ; ^nCE                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J4       ; 36         ; 1        ; altera_reserved_tdo                        ; output ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; J5       ; 35         ; 1        ; altera_reserved_tms                        ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; J6       ;            ;          ; VCCINT                                     ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J7       ;            ;          ; GND                                        ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; GND                                        ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                                        ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; GND                                        ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J11      ;            ;          ; GND                                        ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J12      ; 221        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J13      ; 222        ; 5        ; DAC_CS                                     ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J14      ; 220        ; 5        ; DAC_DATA_OUT[12]                           ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J15      ; 217        ; 5        ; DAC_DATA_OUT[10]                           ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J16      ; 216        ; 5        ; DAC_DATA_OUT[11]                           ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K1       ; 55         ; 2        ; SDA_EEPROM                                 ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K2       ; 72         ; 2        ; SCL_EEPROM                                 ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K3       ;            ; 2        ; VCCIO2                                     ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                                        ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K5       ; 77         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K6       ; 48         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K7       ;            ;          ; VCCINT                                     ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K8       ;            ;          ; GND                                        ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K9       ; 138        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K10      ; 150        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K11      ;            ;          ; VCCINT                                     ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K12      ; 179        ; 5        ; DAC_SCLK                                   ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K13      ;            ;          ; GND                                        ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ; 5        ; VCCIO5                                     ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; K15      ; 215        ; 5        ; DAC_DATA_OUT[8]                            ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K16      ; 214        ; 5        ; DAC_DATA_OUT[9]                            ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L1       ; 58         ; 2        ; DRDY_IMU                                   ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L2       ; 57         ; 2        ; SCL_IMU                                    ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L3       ; 51         ; 2        ; SDA_IMU                                    ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L4       ; 78         ; 2        ; SCL_ADC                                    ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L5       ;            ; --       ; VCCA1                                      ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L6       ; 49         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L7       ; 125        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L8       ; 128        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L9       ; 139        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L10      ; 153        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L11      ; 173        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L12      ;            ; --       ; VCCA4                                      ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L13      ; 203        ; 5        ; DAC_MOSI                                   ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L14      ; 194        ; 5        ; DAC_MISO                                   ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L15      ; 208        ; 5        ; DAC_DATA_OUT[6]                            ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L16      ; 204        ; 5        ; DAC_DATA_OUT[7]                            ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M1       ; 41         ; 2        ; CLOCK_100M                                 ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M2       ; 40         ; 2        ; GND+                                       ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M3       ;            ; 2        ; VCCIO2                                     ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                                        ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; GNDA1                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M6       ; 106        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M7       ; 120        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M8       ; 131        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M9       ; 140        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M10      ; 164        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M11      ; 174        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M12      ;            ;          ; GNDA4                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; GND                                        ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ; 5        ; VCCIO5                                     ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M15      ; 224        ; 5        ; GND+                                       ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M16      ; 223        ; 5        ; GND+                                       ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N1       ; 76         ; 2        ; FPGA_TX                                    ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N2       ; 75         ; 2        ; FPGA_RX                                    ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N3       ; 92         ; 3        ; ADC_MISO                                   ; input  ; 1.8 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; N4       ;            ;          ; VCCD_PLL1                                  ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N5       ; 104        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N6       ; 105        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N7       ;            ;          ; GND                                        ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ; 132        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N9       ; 141        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N10      ;            ;          ; GND                                        ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ; 165        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N12      ; 155        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; N13      ;            ;          ; VCCD_PLL4                                  ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N14      ; 181        ; 5        ; DAC_DATA_OUT[3]                            ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N15      ; 191        ; 5        ; DAC_DATA_OUT[5]                            ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N16      ; 190        ; 5        ; DAC_DATA_OUT[4]                            ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P1       ; 83         ; 2        ; SYNC_IN                                    ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P2       ; 82         ; 2        ; DBG_TX                                     ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P3       ; 93         ; 3        ; ADC_DATA_IN[12]                            ; input  ; 1.8 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; P4       ;            ; 3        ; VCCIO3                                     ; power  ;              ; 1.8V    ; --         ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                                        ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ; 119        ; 3        ; ADC_DATA_IN[5]                             ; input  ; 1.8 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; P7       ;            ; 3        ; VCCIO3                                     ; power  ;              ; 1.8V    ; --         ;                 ; --       ; --           ;
; P8       ; 133        ; 3        ; ADC_DATA_IN[2]                             ; input  ; 1.8 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; P9       ; 154        ; 4        ; ADC_DATA_IN[1]                             ; input  ; 1.8 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; P10      ;            ; 4        ; VCCIO4                                     ; power  ;              ; 1.8V    ; --         ;                 ; --       ; --           ;
; P11      ; 168        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P12      ;            ;          ; GND                                        ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ; 4        ; VCCIO4                                     ; power  ;              ; 1.8V    ; --         ;                 ; --       ; --           ;
; P14      ; 171        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P15      ; 182        ; 5        ; DAC_DATA_OUT[1]                            ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P16      ; 183        ; 5        ; DAC_DATA_OUT[2]                            ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R1       ; 81         ; 2        ; DBG_RX                                     ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R2       ;            ;          ; GND                                        ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R3       ; 95         ; 3        ; ADC_DATA_IN[10]                            ; input  ; 1.8 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R4       ; 102        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R5       ; 121        ; 3        ; ADC_DATA_IN[9]                             ; input  ; 1.8 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R6       ; 123        ; 3        ; ADC_DATA_IN[7]                             ; input  ; 1.8 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R7       ; 126        ; 3        ; ADC_DATA_IN[3]                             ; input  ; 1.8 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R8       ; 134        ; 3        ; GND+                                       ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; R9       ; 136        ; 4        ; GND+                                       ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; R10      ; 143        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R11      ; 145        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R12      ; 147        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R13      ; 156        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R14      ; 172        ; 4        ; CLOCK_ADC                                  ; output ; 1.8 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R15      ;            ;          ; GND                                        ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ; 184        ; 5        ; DAC_DATA_OUT[0]                            ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T1       ;            ; 3        ; VCCIO3                                     ; power  ;              ; 1.8V    ; --         ;                 ; --       ; --           ;
; T2       ; 101        ; 3        ; ADC_DATA_IN[13]                            ; input  ; 1.8 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T3       ; 96         ; 3        ; ADC_DATA_IN[11]                            ; input  ; 1.8 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T4       ; 103        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T5       ; 122        ; 3        ; ADC_DATA_IN[8]                             ; input  ; 1.8 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T6       ; 124        ; 3        ; ADC_DATA_IN[6]                             ; input  ; 1.8 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T7       ; 127        ; 3        ; ADC_DATA_IN[4]                             ; input  ; 1.8 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T8       ; 135        ; 3        ; GND+                                       ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; T9       ; 137        ; 4        ; GND+                                       ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; T10      ; 144        ; 4        ; ADC_DATA_IN[0]                             ; input  ; 1.8 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T11      ; 146        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T12      ; 149        ; 4        ; ADC_MOSI                                   ; output ; 1.8 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T13      ; 157        ; 4        ; ADC_SCLK                                   ; output ; 1.8 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T14      ; 166        ; 4        ; ADC_CS                                     ; output ; 1.8 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T15      ; 167        ; 4        ; DAC_RST                                    ; output ; 1.8 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T16      ;            ; 4        ; VCCIO4                                     ; power  ;              ; 1.8V    ; --         ;                 ; --       ; --           ;
+----------+------------+----------+--------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-----------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                         ;
+-------------------------------+---------------------------------------------------------------------+
; Name                          ; pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|pll1 ;
+-------------------------------+---------------------------------------------------------------------+
; SDC pin name                  ; pll_inst|altpll_component|auto_generated|pll1                       ;
; PLL mode                      ; Normal                                                              ;
; Compensate clock              ; clock0                                                              ;
; Compensated input/output pins ; --                                                                  ;
; Switchover type               ; --                                                                  ;
; Input frequency 0             ; 100.0 MHz                                                           ;
; Input frequency 1             ; --                                                                  ;
; Nominal PFD frequency         ; 100.0 MHz                                                           ;
; Nominal VCO frequency         ; 600.0 MHz                                                           ;
; VCO post scale K counter      ; 2                                                                   ;
; VCO frequency control         ; Auto                                                                ;
; VCO phase shift step          ; 208 ps                                                              ;
; VCO multiply                  ; --                                                                  ;
; VCO divide                    ; --                                                                  ;
; Freq min lock                 ; 50.01 MHz                                                           ;
; Freq max lock                 ; 108.37 MHz                                                          ;
; M VCO Tap                     ; 6                                                                   ;
; M Initial                     ; 1                                                                   ;
; M value                       ; 6                                                                   ;
; N value                       ; 1                                                                   ;
; Charge pump current           ; setting 1                                                           ;
; Loop filter resistance        ; setting 27                                                          ;
; Loop filter capacitance       ; setting 0                                                           ;
; Bandwidth                     ; 1.03 MHz to 1.97 MHz                                                ;
; Bandwidth type                ; Medium                                                              ;
; Real time reconfigurable      ; Off                                                                 ;
; Scan chain MIF file           ; --                                                                  ;
; Preserve PLL counter order    ; Off                                                                 ;
; PLL location                  ; PLL_1                                                               ;
; Inclk0 signal                 ; CLOCK_100M                                                          ;
; Inclk1 signal                 ; --                                                                  ;
; Inclk0 signal type            ; Dedicated Pin                                                       ;
; Inclk1 signal type            ; --                                                                  ;
+-------------------------------+---------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                         ;
+---------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+------------------------------------------------------+
; Name                                                                            ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift    ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                         ;
+---------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+------------------------------------------------------+
; pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; clock0       ; 1    ; 1   ; 100.0 MHz        ; 0 (0 ps)       ; 7.50 (208 ps)    ; 50/50      ; C0      ; 6             ; 3/3 Even   ; --            ; 1       ; 6       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; clock1       ; 1    ; 1   ; 100.0 MHz        ; 0 (0 ps)       ; 7.50 (208 ps)    ; 50/50      ; C2      ; 6             ; 3/3 Even   ; --            ; 1       ; 6       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; clock2       ; 1    ; 1   ; 100.0 MHz        ; -45 (-1250 ps) ; 7.50 (208 ps)    ; 50/50      ; C3      ; 6             ; 3/3 Even   ; --            ; 1       ; 0       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[3] ; clock3       ; 1    ; 1   ; 100.0 MHz        ; 0 (0 ps)       ; 7.50 (208 ps)    ; 50/50      ; C1      ; 6             ; 3/3 Even   ; --            ; 1       ; 6       ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ;
+---------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+------------------------------------------------------+


+---------------------------------------------------------+
; I/O Assignment Warnings                                 ;
+------------------+--------------------------------------+
; Pin Name         ; Reason                               ;
+------------------+--------------------------------------+
; FPGA_TX          ; Missing drive strength               ;
; DBG_TX           ; Missing drive strength               ;
; SYNC_IN          ; Missing drive strength               ;
; DAC_DATA_OUT[0]  ; Missing drive strength               ;
; DAC_DATA_OUT[1]  ; Missing drive strength               ;
; DAC_DATA_OUT[2]  ; Missing drive strength               ;
; DAC_DATA_OUT[3]  ; Missing drive strength               ;
; DAC_DATA_OUT[4]  ; Missing drive strength               ;
; DAC_DATA_OUT[5]  ; Missing drive strength               ;
; DAC_DATA_OUT[6]  ; Missing drive strength               ;
; DAC_DATA_OUT[7]  ; Missing drive strength               ;
; DAC_DATA_OUT[8]  ; Missing drive strength               ;
; DAC_DATA_OUT[9]  ; Missing drive strength               ;
; DAC_DATA_OUT[10] ; Missing drive strength               ;
; DAC_DATA_OUT[11] ; Missing drive strength               ;
; DAC_DATA_OUT[12] ; Missing drive strength               ;
; DAC_DATA_OUT[13] ; Missing drive strength               ;
; DAC_DATA_OUT[14] ; Missing drive strength               ;
; DAC_DATA_OUT[15] ; Missing drive strength               ;
; CLOCK_DAC        ; Missing drive strength               ;
; DAC_RST          ; Missing drive strength and slew rate ;
; DAC_MOSI         ; Missing drive strength               ;
; DAC_SCLK         ; Missing drive strength               ;
; DAC_CS           ; Missing drive strength               ;
; CLOCK_ADC        ; Missing drive strength and slew rate ;
; ADC_MOSI         ; Missing drive strength and slew rate ;
; ADC_SCLK         ; Missing drive strength and slew rate ;
; ADC_CS           ; Missing drive strength and slew rate ;
; SDRAM_ADDR[0]    ; Missing drive strength               ;
; SDRAM_ADDR[1]    ; Missing drive strength               ;
; SDRAM_ADDR[2]    ; Missing drive strength               ;
; SDRAM_ADDR[3]    ; Missing drive strength               ;
; SDRAM_ADDR[4]    ; Missing drive strength               ;
; SDRAM_ADDR[5]    ; Missing drive strength               ;
; SDRAM_ADDR[6]    ; Missing drive strength               ;
; SDRAM_ADDR[7]    ; Missing drive strength               ;
; SDRAM_ADDR[8]    ; Missing drive strength               ;
; SDRAM_ADDR[9]    ; Missing drive strength               ;
; SDRAM_ADDR[10]   ; Missing drive strength               ;
; SDRAM_ADDR[11]   ; Missing drive strength               ;
; SDRAM_ADDR[12]   ; Missing drive strength               ;
; SDRAM_BA[0]      ; Missing drive strength               ;
; SDRAM_BA[1]      ; Missing drive strength               ;
; SDRAM_CAS_N      ; Missing drive strength               ;
; SDRAM_CKE        ; Missing drive strength               ;
; CLOCK_SDRAM      ; Missing drive strength               ;
; SDRAM_CS_N       ; Missing drive strength               ;
; SDRAM_DQM[0]     ; Missing drive strength               ;
; SDRAM_DQM[1]     ; Missing drive strength               ;
; SDRAM_RAS_N      ; Missing drive strength               ;
; SDRAM_WE_N       ; Missing drive strength               ;
; EPCS_ASDO        ; Missing drive strength               ;
; EPCS_DCLK        ; Missing drive strength               ;
; EPCS_NCSO        ; Missing drive strength               ;
; SDA_ADC          ; Missing drive strength               ;
; SCL_ADC          ; Missing drive strength               ;
; SDA_EEPROM       ; Missing drive strength               ;
; SCL_EEPROM       ; Missing drive strength               ;
; SDA_IMU          ; Missing drive strength               ;
; SCL_IMU          ; Missing drive strength               ;
; SDRAM_DQ[0]      ; Missing drive strength               ;
; SDRAM_DQ[1]      ; Missing drive strength               ;
; SDRAM_DQ[2]      ; Missing drive strength               ;
; SDRAM_DQ[3]      ; Missing drive strength               ;
; SDRAM_DQ[4]      ; Missing drive strength               ;
; SDRAM_DQ[5]      ; Missing drive strength               ;
; SDRAM_DQ[6]      ; Missing drive strength               ;
; SDRAM_DQ[7]      ; Missing drive strength               ;
; SDRAM_DQ[8]      ; Missing drive strength               ;
; SDRAM_DQ[9]      ; Missing drive strength               ;
; SDRAM_DQ[10]     ; Missing drive strength               ;
; SDRAM_DQ[11]     ; Missing drive strength               ;
; SDRAM_DQ[12]     ; Missing drive strength               ;
; SDRAM_DQ[13]     ; Missing drive strength               ;
; SDRAM_DQ[14]     ; Missing drive strength               ;
; SDRAM_DQ[15]     ; Missing drive strength               ;
+------------------+--------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                     ; Entity Name                          ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------+
; |HINS_TOP_V1                                                                                                                            ; 9750 (3)    ; 7266 (2)                  ; 68 (68)       ; 268800      ; 37   ; 0            ; 0       ; 0         ; 98   ; 0            ; 2484 (1)     ; 2821 (2)          ; 4445 (0)         ; |HINS_TOP_V1                                                                                                                                                                                                                                                                                                                                            ; HINS_TOP_V1                          ; work         ;
;    |CPU:u0|                                                                                                                             ; 5913 (0)    ; 4057 (0)                  ; 0 (0)         ; 19456       ; 6    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1758 (0)     ; 1354 (0)          ; 2801 (0)         ; |HINS_TOP_V1|CPU:u0                                                                                                                                                                                                                                                                                                                                     ; CPU                                  ; CPU          ;
;       |CPU_DAC_RST:dac_rst|                                                                                                             ; 4 (4)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 2 (2)            ; |HINS_TOP_V1|CPU:u0|CPU_DAC_RST:dac_rst                                                                                                                                                                                                                                                                                                                 ; CPU_DAC_RST                          ; CPU          ;
;       |CPU_epcs:epcs|                                                                                                                   ; 186 (32)    ; 116 (0)                   ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 38 (0)       ; 26 (0)            ; 122 (32)         ; |HINS_TOP_V1|CPU:u0|CPU_epcs:epcs                                                                                                                                                                                                                                                                                                                       ; CPU_epcs                             ; CPU          ;
;          |CPU_epcs_sub:the_CPU_epcs_sub|                                                                                                ; 154 (154)   ; 116 (116)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 38 (38)      ; 26 (26)           ; 90 (90)          ; |HINS_TOP_V1|CPU:u0|CPU_epcs:epcs|CPU_epcs_sub:the_CPU_epcs_sub                                                                                                                                                                                                                                                                                         ; CPU_epcs_sub                         ; CPU          ;
;          |altsyncram:the_boot_copier_rom|                                                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |HINS_TOP_V1|CPU:u0|CPU_epcs:epcs|altsyncram:the_boot_copier_rom                                                                                                                                                                                                                                                                                        ; altsyncram                           ; work         ;
;             |altsyncram_tu31:auto_generated|                                                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |HINS_TOP_V1|CPU:u0|CPU_epcs:epcs|altsyncram:the_boot_copier_rom|altsyncram_tu31:auto_generated                                                                                                                                                                                                                                                         ; altsyncram_tu31                      ; work         ;
;       |CPU_jtag_uart:jtag_uart|                                                                                                         ; 166 (42)    ; 105 (13)                  ; 0 (0)         ; 1024        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 50 (19)      ; 25 (5)            ; 91 (18)          ; |HINS_TOP_V1|CPU:u0|CPU_jtag_uart:jtag_uart                                                                                                                                                                                                                                                                                                             ; CPU_jtag_uart                        ; CPU          ;
;          |CPU_jtag_uart_scfifo_r:the_CPU_jtag_uart_scfifo_r|                                                                            ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |HINS_TOP_V1|CPU:u0|CPU_jtag_uart:jtag_uart|CPU_jtag_uart_scfifo_r:the_CPU_jtag_uart_scfifo_r                                                                                                                                                                                                                                                           ; CPU_jtag_uart_scfifo_r               ; CPU          ;
;             |scfifo:rfifo|                                                                                                              ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |HINS_TOP_V1|CPU:u0|CPU_jtag_uart:jtag_uart|CPU_jtag_uart_scfifo_r:the_CPU_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                              ; scfifo                               ; work         ;
;                |scfifo_jr21:auto_generated|                                                                                             ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |HINS_TOP_V1|CPU:u0|CPU_jtag_uart:jtag_uart|CPU_jtag_uart_scfifo_r:the_CPU_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                                   ; scfifo_jr21                          ; work         ;
;                   |a_dpfifo_l011:dpfifo|                                                                                                ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |HINS_TOP_V1|CPU:u0|CPU_jtag_uart:jtag_uart|CPU_jtag_uart_scfifo_r:the_CPU_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                                              ; a_dpfifo_l011                        ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 14 (8)      ; 8 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 8 (2)            ; |HINS_TOP_V1|CPU:u0|CPU_jtag_uart:jtag_uart|CPU_jtag_uart_scfifo_r:the_CPU_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                      ; a_fefifo_7cf                         ; work         ;
;                         |cntr_do7:count_usedw|                                                                                          ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |HINS_TOP_V1|CPU:u0|CPU_jtag_uart:jtag_uart|CPU_jtag_uart_scfifo_r:the_CPU_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                                 ; cntr_do7                             ; work         ;
;                      |altsyncram_nio1:FIFOram|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |HINS_TOP_V1|CPU:u0|CPU_jtag_uart:jtag_uart|CPU_jtag_uart_scfifo_r:the_CPU_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                                                      ; altsyncram_nio1                      ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                                                            ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |HINS_TOP_V1|CPU:u0|CPU_jtag_uart:jtag_uart|CPU_jtag_uart_scfifo_r:the_CPU_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                        ; cntr_1ob                             ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                                                  ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |HINS_TOP_V1|CPU:u0|CPU_jtag_uart:jtag_uart|CPU_jtag_uart_scfifo_r:the_CPU_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                              ; cntr_1ob                             ; work         ;
;          |CPU_jtag_uart_scfifo_w:the_CPU_jtag_uart_scfifo_w|                                                                            ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |HINS_TOP_V1|CPU:u0|CPU_jtag_uart:jtag_uart|CPU_jtag_uart_scfifo_w:the_CPU_jtag_uart_scfifo_w                                                                                                                                                                                                                                                           ; CPU_jtag_uart_scfifo_w               ; CPU          ;
;             |scfifo:wfifo|                                                                                                              ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |HINS_TOP_V1|CPU:u0|CPU_jtag_uart:jtag_uart|CPU_jtag_uart_scfifo_w:the_CPU_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                              ; scfifo                               ; work         ;
;                |scfifo_jr21:auto_generated|                                                                                             ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |HINS_TOP_V1|CPU:u0|CPU_jtag_uart:jtag_uart|CPU_jtag_uart_scfifo_w:the_CPU_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                                   ; scfifo_jr21                          ; work         ;
;                   |a_dpfifo_l011:dpfifo|                                                                                                ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |HINS_TOP_V1|CPU:u0|CPU_jtag_uart:jtag_uart|CPU_jtag_uart_scfifo_w:the_CPU_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                                              ; a_dpfifo_l011                        ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 13 (7)      ; 8 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 8 (2)            ; |HINS_TOP_V1|CPU:u0|CPU_jtag_uart:jtag_uart|CPU_jtag_uart_scfifo_w:the_CPU_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                      ; a_fefifo_7cf                         ; work         ;
;                         |cntr_do7:count_usedw|                                                                                          ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |HINS_TOP_V1|CPU:u0|CPU_jtag_uart:jtag_uart|CPU_jtag_uart_scfifo_w:the_CPU_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                                 ; cntr_do7                             ; work         ;
;                      |altsyncram_nio1:FIFOram|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |HINS_TOP_V1|CPU:u0|CPU_jtag_uart:jtag_uart|CPU_jtag_uart_scfifo_w:the_CPU_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                                                      ; altsyncram_nio1                      ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                                                            ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |HINS_TOP_V1|CPU:u0|CPU_jtag_uart:jtag_uart|CPU_jtag_uart_scfifo_w:the_CPU_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                        ; cntr_1ob                             ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                                                  ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |HINS_TOP_V1|CPU:u0|CPU_jtag_uart:jtag_uart|CPU_jtag_uart_scfifo_w:the_CPU_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                              ; cntr_1ob                             ; work         ;
;          |alt_jtag_atlantic:CPU_jtag_uart_alt_jtag_atlantic|                                                                            ; 73 (73)     ; 52 (52)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 20 (20)      ; 20 (20)           ; 33 (33)          ; |HINS_TOP_V1|CPU:u0|CPU_jtag_uart:jtag_uart|alt_jtag_atlantic:CPU_jtag_uart_alt_jtag_atlantic                                                                                                                                                                                                                                                           ; alt_jtag_atlantic                    ; work         ;
;       |CPU_mm_interconnect_0:mm_interconnect_0|                                                                                         ; 902 (0)     ; 552 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 245 (0)      ; 98 (0)            ; 559 (0)          ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                             ; CPU_mm_interconnect_0                ; CPU          ;
;          |CPU_mm_interconnect_0_cmd_demux:cmd_demux|                                                                                    ; 15 (15)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 1 (1)            ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                   ; CPU_mm_interconnect_0_cmd_demux      ; CPU          ;
;          |CPU_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                            ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                           ; CPU_mm_interconnect_0_cmd_demux_001  ; CPU          ;
;          |CPU_mm_interconnect_0_cmd_mux_003:cmd_mux_003|                                                                                ; 57 (54)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (9)       ; 0 (0)             ; 47 (44)          ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_cmd_mux_003:cmd_mux_003                                                                                                                                                                                                                                               ; CPU_mm_interconnect_0_cmd_mux_003    ; CPU          ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 3 (3)            ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                                  ; altera_merlin_arbitrator             ; CPU          ;
;          |CPU_mm_interconnect_0_cmd_mux_003:cmd_mux_004|                                                                                ; 38 (35)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (17)      ; 0 (0)             ; 20 (16)          ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_cmd_mux_003:cmd_mux_004                                                                                                                                                                                                                                               ; CPU_mm_interconnect_0_cmd_mux_003    ; CPU          ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 5 (5)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 4 (4)            ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                                                  ; altera_merlin_arbitrator             ; CPU          ;
;          |CPU_mm_interconnect_0_cmd_mux_003:cmd_mux_005|                                                                                ; 53 (49)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (5)        ; 0 (0)             ; 46 (44)          ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_cmd_mux_003:cmd_mux_005                                                                                                                                                                                                                                               ; CPU_mm_interconnect_0_cmd_mux_003    ; CPU          ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 2 (2)            ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_cmd_mux_003:cmd_mux_005|altera_merlin_arbitrator:arb                                                                                                                                                                                                                  ; altera_merlin_arbitrator             ; CPU          ;
;          |CPU_mm_interconnect_0_router:router|                                                                                          ; 34 (34)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 32 (32)      ; 0 (0)             ; 2 (2)            ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_router:router                                                                                                                                                                                                                                                         ; CPU_mm_interconnect_0_router         ; CPU          ;
;          |CPU_mm_interconnect_0_router_001:router_001|                                                                                  ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 3 (3)            ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                 ; CPU_mm_interconnect_0_router_001     ; CPU          ;
;          |CPU_mm_interconnect_0_rsp_demux_003:rsp_demux_003|                                                                            ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_rsp_demux_003:rsp_demux_003                                                                                                                                                                                                                                           ; CPU_mm_interconnect_0_rsp_demux_003  ; CPU          ;
;          |CPU_mm_interconnect_0_rsp_demux_003:rsp_demux_004|                                                                            ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_rsp_demux_003:rsp_demux_004                                                                                                                                                                                                                                           ; CPU_mm_interconnect_0_rsp_demux_003  ; CPU          ;
;          |CPU_mm_interconnect_0_rsp_demux_003:rsp_demux_005|                                                                            ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_rsp_demux_003:rsp_demux_005                                                                                                                                                                                                                                           ; CPU_mm_interconnect_0_rsp_demux_003  ; CPU          ;
;          |CPU_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                        ; 124 (124)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 39 (39)      ; 0 (0)             ; 85 (85)          ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                       ; CPU_mm_interconnect_0_rsp_mux        ; CPU          ;
;          |CPU_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                                ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                               ; CPU_mm_interconnect_0_rsp_mux_001    ; CPU          ;
;          |altera_avalon_sc_fifo:dac_rst_s1_agent_rsp_fifo|                                                                              ; 5 (5)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 2 (2)            ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dac_rst_s1_agent_rsp_fifo                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                ; CPU          ;
;          |altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|                                                                  ; 9 (9)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 7 (7)            ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                ; CPU          ;
;          |altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|                                                             ; 5 (5)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 2 (2)            ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                ; CPU          ;
;          |altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|                                                                   ; 10 (10)     ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 1 (1)             ; 6 (6)            ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                ; CPU          ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|                                                                              ; 186 (186)   ; 170 (170)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 67 (67)           ; 104 (104)        ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                ; CPU          ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|                                                                                ; 76 (76)     ; 64 (64)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 7 (7)             ; 57 (57)          ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                ; CPU          ;
;          |altera_avalon_sc_fifo:spi_adc_spi_control_port_agent_rsp_fifo|                                                                ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 2 (2)            ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_adc_spi_control_port_agent_rsp_fifo                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                ; CPU          ;
;          |altera_avalon_sc_fifo:spi_dac_spi_control_port_agent_rsp_fifo|                                                                ; 5 (5)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 2 (2)            ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_dac_spi_control_port_agent_rsp_fifo                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                ; CPU          ;
;          |altera_avalon_sc_fifo:sync_in_s1_agent_rsp_fifo|                                                                              ; 7 (7)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 2 (2)            ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sync_in_s1_agent_rsp_fifo                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                ; CPU          ;
;          |altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|                                                                     ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 2 (2)            ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                ; CPU          ;
;          |altera_avalon_sc_fifo:uart_dbg_s1_agent_rsp_fifo|                                                                             ; 5 (5)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 2 (2)            ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_dbg_s1_agent_rsp_fifo                                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                ; CPU          ;
;          |altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|                                                                                 ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 2 (2)            ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo                                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                ; CPU          ;
;          |altera_avalon_sc_fifo:varset_1_avalon_slave_agent_rsp_fifo|                                                                   ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 2 (2)            ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:varset_1_avalon_slave_agent_rsp_fifo                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                ; CPU          ;
;          |altera_merlin_master_agent:nios2_data_master_agent|                                                                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_data_master_agent                                                                                                                                                                                                                                          ; altera_merlin_master_agent           ; CPU          ;
;          |altera_merlin_master_translator:nios2_data_master_translator|                                                                 ; 8 (8)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 3 (3)            ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_data_master_translator                                                                                                                                                                                                                                ; altera_merlin_master_translator      ; CPU          ;
;          |altera_merlin_master_translator:nios2_instruction_master_translator|                                                          ; 7 (7)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 1 (1)            ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_instruction_master_translator                                                                                                                                                                                                                         ; altera_merlin_master_translator      ; CPU          ;
;          |altera_merlin_slave_agent:nios2_debug_mem_slave_agent|                                                                        ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_debug_mem_slave_agent                                                                                                                                                                                                                                       ; altera_merlin_slave_agent            ; CPU          ;
;          |altera_merlin_slave_agent:sdram_s1_agent|                                                                                     ; 17 (9)      ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (7)       ; 0 (0)             ; 6 (2)            ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                                                                                                                                                    ; altera_merlin_slave_agent            ; CPU          ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 8 (8)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 4 (4)            ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                      ; altera_merlin_burst_uncompressor     ; CPU          ;
;          |altera_merlin_slave_agent:sync_in_s1_agent|                                                                                   ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sync_in_s1_agent                                                                                                                                                                                                                                                  ; altera_merlin_slave_agent            ; CPU          ;
;          |altera_merlin_slave_agent:sysid_control_slave_agent|                                                                          ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent                                                                                                                                                                                                                                         ; altera_merlin_slave_agent            ; CPU          ;
;          |altera_merlin_slave_translator:dac_rst_s1_translator|                                                                         ; 9 (9)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 5 (5)            ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dac_rst_s1_translator                                                                                                                                                                                                                                        ; altera_merlin_slave_translator       ; CPU          ;
;          |altera_merlin_slave_translator:epcs_epcs_control_port_translator|                                                             ; 38 (38)     ; 35 (35)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 35 (35)          ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_epcs_control_port_translator                                                                                                                                                                                                                            ; altera_merlin_slave_translator       ; CPU          ;
;          |altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|                                                        ; 24 (24)     ; 23 (23)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 24 (24)          ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                                                                       ; altera_merlin_slave_translator       ; CPU          ;
;          |altera_merlin_slave_translator:nios2_debug_mem_slave_translator|                                                              ; 33 (33)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 33 (33)          ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator                                                                                                                                                                                                                             ; altera_merlin_slave_translator       ; CPU          ;
;          |altera_merlin_slave_translator:spi_adc_spi_control_port_translator|                                                           ; 21 (21)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 7 (7)             ; 12 (12)          ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_adc_spi_control_port_translator                                                                                                                                                                                                                          ; altera_merlin_slave_translator       ; CPU          ;
;          |altera_merlin_slave_translator:spi_dac_spi_control_port_translator|                                                           ; 22 (22)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 2 (2)             ; 18 (18)          ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_dac_spi_control_port_translator                                                                                                                                                                                                                          ; altera_merlin_slave_translator       ; CPU          ;
;          |altera_merlin_slave_translator:sync_in_s1_translator|                                                                         ; 5 (5)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 4 (4)            ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sync_in_s1_translator                                                                                                                                                                                                                                        ; altera_merlin_slave_translator       ; CPU          ;
;          |altera_merlin_slave_translator:sysid_control_slave_translator|                                                                ; 9 (9)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 1 (1)             ; 4 (4)            ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator                                                                                                                                                                                                                               ; altera_merlin_slave_translator       ; CPU          ;
;          |altera_merlin_slave_translator:uart_dbg_s1_translator|                                                                        ; 16 (16)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 9 (9)             ; 5 (5)            ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_dbg_s1_translator                                                                                                                                                                                                                                       ; altera_merlin_slave_translator       ; CPU          ;
;          |altera_merlin_slave_translator:uart_s1_translator|                                                                            ; 17 (17)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 1 (1)             ; 13 (13)          ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator                                                                                                                                                                                                                                           ; altera_merlin_slave_translator       ; CPU          ;
;          |altera_merlin_slave_translator:varset_1_avalon_slave_translator|                                                              ; 39 (39)     ; 35 (35)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 3 (3)             ; 32 (32)          ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:varset_1_avalon_slave_translator                                                                                                                                                                                                                             ; altera_merlin_slave_translator       ; CPU          ;
;          |altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|                                                                       ; 85 (85)     ; 44 (44)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 82 (82)          ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter                                                                                                                                                                                                                                      ; altera_merlin_width_adapter          ; CPU          ;
;          |altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|                                                                       ; 18 (18)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 16 (16)          ; |HINS_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter                                                                                                                                                                                                                                      ; altera_merlin_width_adapter          ; CPU          ;
;       |CPU_nios2:nios2|                                                                                                                 ; 1157 (0)    ; 607 (0)                   ; 0 (0)         ; 10240       ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 526 (0)      ; 61 (0)            ; 570 (0)          ; |HINS_TOP_V1|CPU:u0|CPU_nios2:nios2                                                                                                                                                                                                                                                                                                                     ; CPU_nios2                            ; CPU          ;
;          |CPU_nios2_cpu:cpu|                                                                                                            ; 1157 (766)  ; 607 (332)                 ; 0 (0)         ; 10240       ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 526 (410)    ; 61 (16)           ; 570 (340)        ; |HINS_TOP_V1|CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu                                                                                                                                                                                                                                                                                                   ; CPU_nios2_cpu                        ; CPU          ;
;             |CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|                                                                       ; 391 (91)    ; 275 (80)                  ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 116 (11)     ; 45 (3)            ; 230 (73)         ; |HINS_TOP_V1|CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci                                                                                                                                                                                                                                               ; CPU_nios2_cpu_nios2_oci              ; CPU          ;
;                |CPU_nios2_cpu_debug_slave_wrapper:the_CPU_nios2_cpu_debug_slave_wrapper|                                                ; 133 (0)     ; 96 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 36 (0)       ; 39 (0)            ; 58 (0)           ; |HINS_TOP_V1|CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_debug_slave_wrapper:the_CPU_nios2_cpu_debug_slave_wrapper                                                                                                                                                                       ; CPU_nios2_cpu_debug_slave_wrapper    ; CPU          ;
;                   |CPU_nios2_cpu_debug_slave_sysclk:the_CPU_nios2_cpu_debug_slave_sysclk|                                               ; 51 (47)     ; 49 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 30 (27)           ; 19 (18)          ; |HINS_TOP_V1|CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_debug_slave_wrapper:the_CPU_nios2_cpu_debug_slave_wrapper|CPU_nios2_cpu_debug_slave_sysclk:the_CPU_nios2_cpu_debug_slave_sysclk                                                                                                 ; CPU_nios2_cpu_debug_slave_sysclk     ; CPU          ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |HINS_TOP_V1|CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_debug_slave_wrapper:the_CPU_nios2_cpu_debug_slave_wrapper|CPU_nios2_cpu_debug_slave_sysclk:the_CPU_nios2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3                                            ; altera_std_synchronizer              ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |HINS_TOP_V1|CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_debug_slave_wrapper:the_CPU_nios2_cpu_debug_slave_wrapper|CPU_nios2_cpu_debug_slave_sysclk:the_CPU_nios2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4                                            ; altera_std_synchronizer              ; work         ;
;                   |CPU_nios2_cpu_debug_slave_tck:the_CPU_nios2_cpu_debug_slave_tck|                                                     ; 91 (87)     ; 47 (43)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 31 (31)      ; 9 (5)             ; 51 (51)          ; |HINS_TOP_V1|CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_debug_slave_wrapper:the_CPU_nios2_cpu_debug_slave_wrapper|CPU_nios2_cpu_debug_slave_tck:the_CPU_nios2_cpu_debug_slave_tck                                                                                                       ; CPU_nios2_cpu_debug_slave_tck        ; CPU          ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |HINS_TOP_V1|CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_debug_slave_wrapper:the_CPU_nios2_cpu_debug_slave_wrapper|CPU_nios2_cpu_debug_slave_tck:the_CPU_nios2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1                                                  ; altera_std_synchronizer              ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |HINS_TOP_V1|CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_debug_slave_wrapper:the_CPU_nios2_cpu_debug_slave_wrapper|CPU_nios2_cpu_debug_slave_tck:the_CPU_nios2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2                                                  ; altera_std_synchronizer              ; work         ;
;                   |sld_virtual_jtag_basic:CPU_nios2_cpu_debug_slave_phy|                                                                ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 1 (1)            ; |HINS_TOP_V1|CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_debug_slave_wrapper:the_CPU_nios2_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:CPU_nios2_cpu_debug_slave_phy                                                                                                                  ; sld_virtual_jtag_basic               ; work         ;
;                |CPU_nios2_cpu_nios2_avalon_reg:the_CPU_nios2_cpu_nios2_avalon_reg|                                                      ; 14 (14)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 9 (9)            ; |HINS_TOP_V1|CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_nios2_avalon_reg:the_CPU_nios2_cpu_nios2_avalon_reg                                                                                                                                                                             ; CPU_nios2_cpu_nios2_avalon_reg       ; CPU          ;
;                |CPU_nios2_cpu_nios2_oci_break:the_CPU_nios2_cpu_nios2_oci_break|                                                        ; 34 (34)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 32 (32)          ; |HINS_TOP_V1|CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_nios2_oci_break:the_CPU_nios2_cpu_nios2_oci_break                                                                                                                                                                               ; CPU_nios2_cpu_nios2_oci_break        ; CPU          ;
;                |CPU_nios2_cpu_nios2_oci_debug:the_CPU_nios2_cpu_nios2_oci_debug|                                                        ; 11 (9)      ; 9 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 2 (0)             ; 8 (8)            ; |HINS_TOP_V1|CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_nios2_oci_debug:the_CPU_nios2_cpu_nios2_oci_debug                                                                                                                                                                               ; CPU_nios2_cpu_nios2_oci_debug        ; CPU          ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |HINS_TOP_V1|CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_nios2_oci_debug:the_CPU_nios2_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                           ; altera_std_synchronizer              ; work         ;
;                |CPU_nios2_cpu_nios2_ocimem:the_CPU_nios2_cpu_nios2_ocimem|                                                              ; 115 (115)   ; 49 (49)                   ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 61 (61)      ; 1 (1)             ; 53 (53)          ; |HINS_TOP_V1|CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_nios2_ocimem:the_CPU_nios2_cpu_nios2_ocimem                                                                                                                                                                                     ; CPU_nios2_cpu_nios2_ocimem           ; CPU          ;
;                   |CPU_nios2_cpu_ociram_sp_ram_module:CPU_nios2_cpu_ociram_sp_ram|                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |HINS_TOP_V1|CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_nios2_ocimem:the_CPU_nios2_cpu_nios2_ocimem|CPU_nios2_cpu_ociram_sp_ram_module:CPU_nios2_cpu_ociram_sp_ram                                                                                                                      ; CPU_nios2_cpu_ociram_sp_ram_module   ; CPU          ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |HINS_TOP_V1|CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_nios2_ocimem:the_CPU_nios2_cpu_nios2_ocimem|CPU_nios2_cpu_ociram_sp_ram_module:CPU_nios2_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                                                            ; altsyncram                           ; work         ;
;                         |altsyncram_ac71:auto_generated|                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |HINS_TOP_V1|CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_nios2_ocimem:the_CPU_nios2_cpu_nios2_ocimem|CPU_nios2_cpu_ociram_sp_ram_module:CPU_nios2_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated                                                             ; altsyncram_ac71                      ; work         ;
;             |CPU_nios2_cpu_register_bank_a_module:CPU_nios2_cpu_register_bank_a|                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |HINS_TOP_V1|CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_register_bank_a_module:CPU_nios2_cpu_register_bank_a                                                                                                                                                                                                                                ; CPU_nios2_cpu_register_bank_a_module ; CPU          ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |HINS_TOP_V1|CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_register_bank_a_module:CPU_nios2_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                      ; altsyncram                           ; work         ;
;                   |altsyncram_6mc1:auto_generated|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |HINS_TOP_V1|CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_register_bank_a_module:CPU_nios2_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated                                                                                                                                                                       ; altsyncram_6mc1                      ; work         ;
;             |CPU_nios2_cpu_register_bank_b_module:CPU_nios2_cpu_register_bank_b|                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |HINS_TOP_V1|CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_register_bank_b_module:CPU_nios2_cpu_register_bank_b                                                                                                                                                                                                                                ; CPU_nios2_cpu_register_bank_b_module ; CPU          ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |HINS_TOP_V1|CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_register_bank_b_module:CPU_nios2_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                      ; altsyncram                           ; work         ;
;                   |altsyncram_6mc1:auto_generated|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |HINS_TOP_V1|CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_register_bank_b_module:CPU_nios2_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated                                                                                                                                                                       ; altsyncram_6mc1                      ; work         ;
;       |CPU_sdram:sdram|                                                                                                                 ; 356 (244)   ; 209 (121)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 145 (138)    ; 39 (16)           ; 172 (86)         ; |HINS_TOP_V1|CPU:u0|CPU_sdram:sdram                                                                                                                                                                                                                                                                                                                     ; CPU_sdram                            ; CPU          ;
;          |CPU_sdram_input_efifo_module:the_CPU_sdram_input_efifo_module|                                                                ; 118 (118)   ; 88 (88)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 23 (23)           ; 88 (88)          ; |HINS_TOP_V1|CPU:u0|CPU_sdram:sdram|CPU_sdram_input_efifo_module:the_CPU_sdram_input_efifo_module                                                                                                                                                                                                                                                       ; CPU_sdram_input_efifo_module         ; CPU          ;
;       |CPU_spi_ADC:spi_adc|                                                                                                             ; 179 (179)   ; 145 (145)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 34 (34)      ; 46 (46)           ; 99 (99)          ; |HINS_TOP_V1|CPU:u0|CPU_spi_ADC:spi_adc                                                                                                                                                                                                                                                                                                                 ; CPU_spi_ADC                          ; CPU          ;
;       |CPU_spi_ADC:spi_dac|                                                                                                             ; 186 (186)   ; 145 (145)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 39 (39)      ; 50 (50)           ; 97 (97)          ; |HINS_TOP_V1|CPU:u0|CPU_spi_ADC:spi_dac                                                                                                                                                                                                                                                                                                                 ; CPU_spi_ADC                          ; CPU          ;
;       |CPU_sync_in:sync_in|                                                                                                             ; 9 (9)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 2 (2)             ; 3 (3)            ; |HINS_TOP_V1|CPU:u0|CPU_sync_in:sync_in                                                                                                                                                                                                                                                                                                                 ; CPU_sync_in                          ; CPU          ;
;       |CPU_uart:uart_dbg|                                                                                                               ; 139 (0)     ; 94 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 44 (0)       ; 16 (0)            ; 79 (0)           ; |HINS_TOP_V1|CPU:u0|CPU_uart:uart_dbg                                                                                                                                                                                                                                                                                                                   ; CPU_uart                             ; CPU          ;
;          |CPU_uart_regs:the_CPU_uart_regs|                                                                                              ; 52 (52)     ; 29 (29)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 13 (13)           ; 24 (24)          ; |HINS_TOP_V1|CPU:u0|CPU_uart:uart_dbg|CPU_uart_regs:the_CPU_uart_regs                                                                                                                                                                                                                                                                                   ; CPU_uart_regs                        ; CPU          ;
;          |CPU_uart_rx:the_CPU_uart_rx|                                                                                                  ; 56 (55)     ; 38 (36)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (18)      ; 3 (2)             ; 35 (35)          ; |HINS_TOP_V1|CPU:u0|CPU_uart:uart_dbg|CPU_uart_rx:the_CPU_uart_rx                                                                                                                                                                                                                                                                                       ; CPU_uart_rx                          ; CPU          ;
;             |altera_std_synchronizer:the_altera_std_synchronizer|                                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |HINS_TOP_V1|CPU:u0|CPU_uart:uart_dbg|CPU_uart_rx:the_CPU_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                                                                                                                   ; altera_std_synchronizer              ; work         ;
;          |CPU_uart_tx:the_CPU_uart_tx|                                                                                                  ; 38 (38)     ; 27 (27)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 27 (27)          ; |HINS_TOP_V1|CPU:u0|CPU_uart:uart_dbg|CPU_uart_tx:the_CPU_uart_tx                                                                                                                                                                                                                                                                                       ; CPU_uart_tx                          ; CPU          ;
;       |CPU_uart:uart|                                                                                                                   ; 136 (0)     ; 94 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 42 (0)       ; 16 (0)            ; 78 (0)           ; |HINS_TOP_V1|CPU:u0|CPU_uart:uart                                                                                                                                                                                                                                                                                                                       ; CPU_uart                             ; CPU          ;
;          |CPU_uart_regs:the_CPU_uart_regs|                                                                                              ; 48 (48)     ; 29 (29)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 13 (13)           ; 23 (23)          ; |HINS_TOP_V1|CPU:u0|CPU_uart:uart|CPU_uart_regs:the_CPU_uart_regs                                                                                                                                                                                                                                                                                       ; CPU_uart_regs                        ; CPU          ;
;          |CPU_uart_rx:the_CPU_uart_rx|                                                                                                  ; 56 (54)     ; 38 (36)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (18)      ; 3 (1)             ; 35 (35)          ; |HINS_TOP_V1|CPU:u0|CPU_uart:uart|CPU_uart_rx:the_CPU_uart_rx                                                                                                                                                                                                                                                                                           ; CPU_uart_rx                          ; CPU          ;
;             |altera_std_synchronizer:the_altera_std_synchronizer|                                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |HINS_TOP_V1|CPU:u0|CPU_uart:uart|CPU_uart_rx:the_CPU_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                                                                                                                       ; altera_std_synchronizer              ; work         ;
;          |CPU_uart_tx:the_CPU_uart_tx|                                                                                                  ; 39 (39)     ; 27 (27)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 27 (27)          ; |HINS_TOP_V1|CPU:u0|CPU_uart:uart|CPU_uart_tx:the_CPU_uart_tx                                                                                                                                                                                                                                                                                           ; CPU_uart_tx                          ; CPU          ;
;       |GyroVarSet_60:varset_1|                                                                                                          ; 2639 (2639) ; 1952 (1952)               ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 589 (589)    ; 957 (957)         ; 1093 (1093)      ; |HINS_TOP_V1|CPU:u0|GyroVarSet_60:varset_1                                                                                                                                                                                                                                                                                                              ; GyroVarSet_60                        ; CPU          ;
;       |altera_reset_controller:rst_controller_001|                                                                                      ; 16 (10)     ; 16 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 9 (5)             ; 7 (5)            ; |HINS_TOP_V1|CPU:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                          ; altera_reset_controller              ; CPU          ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |HINS_TOP_V1|CPU:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                           ; altera_reset_synchronizer            ; CPU          ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |HINS_TOP_V1|CPU:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                               ; altera_reset_synchronizer            ; CPU          ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 17 (11)     ; 16 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 9 (5)             ; 8 (6)            ; |HINS_TOP_V1|CPU:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                              ; altera_reset_controller              ; CPU          ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |HINS_TOP_V1|CPU:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                               ; altera_reset_synchronizer            ; CPU          ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |HINS_TOP_V1|CPU:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                   ; altera_reset_synchronizer            ; CPU          ;
;    |HINS_fog_v1:u_hins_fog_v1|                                                                                                          ; 619 (0)     ; 480 (0)                   ; 0 (0)         ; 3584        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 139 (0)      ; 98 (0)            ; 382 (0)          ; |HINS_TOP_V1|HINS_fog_v1:u_hins_fog_v1                                                                                                                                                                                                                                                                                                                  ; HINS_fog_v1                          ; work         ;
;       |adc_sync_buffer:u_adc_sync_fifo|                                                                                                 ; 103 (0)     ; 93 (0)                    ; 0 (0)         ; 3584        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (0)       ; 50 (0)            ; 43 (0)           ; |HINS_TOP_V1|HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo                                                                                                                                                                                                                                                                                  ; adc_sync_buffer                      ; work         ;
;          |fifo:fifo_inst|                                                                                                               ; 103 (0)     ; 93 (0)                    ; 0 (0)         ; 3584        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (0)       ; 50 (0)            ; 43 (0)           ; |HINS_TOP_V1|HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst                                                                                                                                                                                                                                                                   ; fifo                                 ; work         ;
;             |dcfifo:dcfifo_component|                                                                                                   ; 103 (0)     ; 93 (0)                    ; 0 (0)         ; 3584        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (0)       ; 50 (0)            ; 43 (0)           ; |HINS_TOP_V1|HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component                                                                                                                                                                                                                                           ; dcfifo                               ; work         ;
;                |dcfifo_r1k1:auto_generated|                                                                                             ; 103 (29)    ; 93 (27)                   ; 0 (0)         ; 3584        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (1)       ; 50 (23)           ; 43 (5)           ; |HINS_TOP_V1|HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated                                                                                                                                                                                                                ; dcfifo_r1k1                          ; work         ;
;                   |a_graycounter_pjc:wrptr_g1p|                                                                                         ; 18 (18)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 15 (15)          ; |HINS_TOP_V1|HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|a_graycounter_pjc:wrptr_g1p                                                                                                                                                                                    ; a_graycounter_pjc                    ; work         ;
;                   |a_graycounter_t57:rdptr_g1p|                                                                                         ; 18 (18)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 1 (1)             ; 13 (13)          ; |HINS_TOP_V1|HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|a_graycounter_t57:rdptr_g1p                                                                                                                                                                                    ; a_graycounter_t57                    ; work         ;
;                   |alt_synch_pipe_0ol:rs_dgwp|                                                                                          ; 18 (0)      ; 18 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 13 (0)            ; 5 (0)            ; |HINS_TOP_V1|HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|alt_synch_pipe_0ol:rs_dgwp                                                                                                                                                                                     ; alt_synch_pipe_0ol                   ; work         ;
;                      |dffpipe_hd9:dffpipe14|                                                                                            ; 18 (18)     ; 18 (18)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 13 (13)           ; 5 (5)            ; |HINS_TOP_V1|HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14                                                                                                                                                               ; dffpipe_hd9                          ; work         ;
;                   |alt_synch_pipe_1ol:ws_dgrp|                                                                                          ; 18 (0)      ; 18 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 12 (0)            ; 6 (0)            ; |HINS_TOP_V1|HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|alt_synch_pipe_1ol:ws_dgrp                                                                                                                                                                                     ; alt_synch_pipe_1ol                   ; work         ;
;                      |dffpipe_id9:dffpipe17|                                                                                            ; 18 (18)     ; 18 (18)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 12 (12)           ; 6 (6)            ; |HINS_TOP_V1|HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe17                                                                                                                                                               ; dffpipe_id9                          ; work         ;
;                   |altsyncram_iv61:fifo_ram|                                                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 3584        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |HINS_TOP_V1|HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|altsyncram_iv61:fifo_ram                                                                                                                                                                                       ; altsyncram_iv61                      ; work         ;
;                   |cmpr_f66:rdempty_eq_comp|                                                                                            ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 4 (4)            ; |HINS_TOP_V1|HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|cmpr_f66:rdempty_eq_comp                                                                                                                                                                                       ; cmpr_f66                             ; work         ;
;                   |cmpr_f66:wrfull_eq_comp|                                                                                             ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 4 (4)            ; |HINS_TOP_V1|HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|cmpr_f66:wrfull_eq_comp                                                                                                                                                                                        ; cmpr_f66                             ; work         ;
;                   |dffpipe_3dc:rdaclr|                                                                                                  ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |HINS_TOP_V1|HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|dffpipe_3dc:rdaclr                                                                                                                                                                                             ; dffpipe_3dc                          ; work         ;
;                   |dffpipe_3dc:wraclr|                                                                                                  ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |HINS_TOP_V1|HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|dffpipe_3dc:wraclr                                                                                                                                                                                             ; dffpipe_3dc                          ; work         ;
;       |feedback_step_gen_v1:u_fb_step_gen|                                                                                              ; 87 (87)     ; 85 (85)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 17 (17)           ; 68 (68)          ; |HINS_TOP_V1|HINS_fog_v1:u_hins_fog_v1|feedback_step_gen_v1:u_fb_step_gen                                                                                                                                                                                                                                                                               ; feedback_step_gen_v1                 ; work         ;
;       |my_err_signal_gen_v1:u_err_gen|                                                                                                  ; 250 (250)   ; 175 (175)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 68 (68)      ; 2 (2)             ; 180 (180)        ; |HINS_TOP_V1|HINS_fog_v1:u_hins_fog_v1|my_err_signal_gen_v1:u_err_gen                                                                                                                                                                                                                                                                                   ; my_err_signal_gen_v1                 ; work         ;
;       |my_modulation_gen_v1:u_mod_gen|                                                                                                  ; 45 (45)     ; 35 (35)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 1 (1)             ; 34 (34)          ; |HINS_TOP_V1|HINS_fog_v1:u_hins_fog_v1|my_modulation_gen_v1:u_mod_gen                                                                                                                                                                                                                                                                                   ; my_modulation_gen_v1                 ; work         ;
;       |phase_ramp_gen_v1:u_ramp_gen|                                                                                                    ; 141 (141)   ; 92 (92)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 49 (49)      ; 28 (28)           ; 64 (64)          ; |HINS_TOP_V1|HINS_fog_v1:u_hins_fog_v1|phase_ramp_gen_v1:u_ramp_gen                                                                                                                                                                                                                                                                                     ; phase_ramp_gen_v1                    ; work         ;
;    |i2c_controller_ADS122C04:inst_i2c_ADS122C04|                                                                                        ; 376 (376)   ; 227 (227)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 149 (149)    ; 73 (73)           ; 154 (154)        ; |HINS_TOP_V1|i2c_controller_ADS122C04:inst_i2c_ADS122C04                                                                                                                                                                                                                                                                                                ; i2c_controller_ADS122C04             ; work         ;
;    |i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|                                                                                      ; 374 (374)   ; 294 (294)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 75 (75)      ; 45 (45)           ; 254 (254)        ; |HINS_TOP_V1|i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX                                                                                                                                                                                                                                                                                              ; i2c_controller_ASM330LHHX            ; work         ;
;    |i2c_controller_eeprom:inst_i2c_eeprom|                                                                                              ; 248 (248)   ; 174 (174)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 72 (72)      ; 42 (42)           ; 134 (134)        ; |HINS_TOP_V1|i2c_controller_eeprom:inst_i2c_eeprom                                                                                                                                                                                                                                                                                                      ; i2c_controller_eeprom                ; work         ;
;    |my_sync_gen:sync_gen_inst|                                                                                                          ; 115 (115)   ; 65 (65)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 36 (36)      ; 0 (0)             ; 79 (79)          ; |HINS_TOP_V1|my_sync_gen:sync_gen_inst                                                                                                                                                                                                                                                                                                                  ; my_sync_gen                          ; work         ;
;    |my_timer:timer_inst|                                                                                                                ; 75 (75)     ; 64 (64)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 64 (64)          ; |HINS_TOP_V1|my_timer:timer_inst                                                                                                                                                                                                                                                                                                                        ; my_timer                             ; work         ;
;    |pll:pll_inst|                                                                                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |HINS_TOP_V1|pll:pll_inst                                                                                                                                                                                                                                                                                                                               ; pll                                  ; work         ;
;       |altpll:altpll_component|                                                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |HINS_TOP_V1|pll:pll_inst|altpll:altpll_component                                                                                                                                                                                                                                                                                                       ; altpll                               ; work         ;
;          |pll_altpll:auto_generated|                                                                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |HINS_TOP_V1|pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated                                                                                                                                                                                                                                                                             ; pll_altpll                           ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 201 (1)     ; 112 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 89 (1)       ; 15 (0)            ; 97 (0)           ; |HINS_TOP_V1|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                              ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 200 (0)     ; 112 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 88 (0)       ; 15 (0)            ; 97 (0)           ; |HINS_TOP_V1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input          ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 200 (0)     ; 112 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 88 (0)       ; 15 (0)            ; 97 (0)           ; |HINS_TOP_V1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                          ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 200 (8)     ; 112 (7)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 88 (1)       ; 15 (3)            ; 97 (0)           ; |HINS_TOP_V1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab              ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 196 (0)     ; 105 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 87 (0)       ; 12 (0)            ; 97 (0)           ; |HINS_TOP_V1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric    ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 196 (150)   ; 105 (76)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 87 (70)      ; 12 (11)           ; 97 (71)          ; |HINS_TOP_V1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                         ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 25 (25)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 0 (0)             ; 10 (10)          ; |HINS_TOP_V1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                           ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 21 (21)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 1 (1)             ; 18 (18)          ; |HINS_TOP_V1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                       ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 1945 (242)  ; 1791 (240)                ; 0 (0)         ; 245760      ; 30   ; 0            ; 0       ; 0         ; 0    ; 0            ; 154 (2)      ; 1192 (240)        ; 599 (0)          ; |HINS_TOP_V1|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                        ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 1703 (0)    ; 1551 (0)                  ; 0 (0)         ; 245760      ; 30   ; 0            ; 0       ; 0         ; 0    ; 0            ; 152 (0)      ; 952 (0)           ; 599 (0)          ; |HINS_TOP_V1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                   ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 1703 (594)  ; 1551 (562)                ; 0 (0)         ; 245760      ; 30   ; 0            ; 0       ; 0         ; 0    ; 0            ; 152 (34)     ; 952 (505)         ; 599 (55)         ; |HINS_TOP_V1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb                  ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 72 (70)     ; 70 (70)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 47 (47)           ; 24 (0)           ; |HINS_TOP_V1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                             ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 1 (0)            ; |HINS_TOP_V1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                           ; work         ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |HINS_TOP_V1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                   ; decode_dvf                           ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 23 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 23 (0)           ; |HINS_TOP_V1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                              ; work         ;
;                   |mux_rsc:auto_generated|                                                                                              ; 23 (23)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 23 (23)          ; |HINS_TOP_V1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_rsc:auto_generated                                                                                                                              ; mux_rsc                              ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 245760      ; 30   ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |HINS_TOP_V1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                           ; work         ;
;                |altsyncram_od24:auto_generated|                                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 245760      ; 30   ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |HINS_TOP_V1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_od24:auto_generated                                                                                                                                                 ; altsyncram_od24                      ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 11 (11)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 11 (11)           ; 0 (0)            ; |HINS_TOP_V1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                         ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)     ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 17 (17)          ; |HINS_TOP_V1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                         ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 13 (13)          ; |HINS_TOP_V1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                        ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 103 (103)   ; 64 (64)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 37 (37)      ; 14 (14)           ; 52 (52)          ; |HINS_TOP_V1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                   ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 657 (1)     ; 616 (1)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 41 (0)       ; 375 (0)           ; 241 (1)          ; |HINS_TOP_V1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                      ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 0 (0)            ; |HINS_TOP_V1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                         ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 603 (0)     ; 600 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 362 (0)           ; 238 (0)          ; |HINS_TOP_V1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger    ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 360 (360)   ; 360 (360)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 358 (358)         ; 2 (2)            ; |HINS_TOP_V1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                         ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 245 (0)     ; 240 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 4 (0)             ; 238 (0)          ; |HINS_TOP_V1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |HINS_TOP_V1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |HINS_TOP_V1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1      ; sld_sbpmg                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |HINS_TOP_V1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1      ; sld_sbpmg                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |HINS_TOP_V1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1      ; sld_sbpmg                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |HINS_TOP_V1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1      ; sld_sbpmg                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |HINS_TOP_V1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1      ; sld_sbpmg                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |HINS_TOP_V1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1      ; sld_sbpmg                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |HINS_TOP_V1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1      ; sld_sbpmg                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |HINS_TOP_V1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1      ; sld_sbpmg                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |HINS_TOP_V1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1      ; sld_sbpmg                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |HINS_TOP_V1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1      ; sld_sbpmg                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |HINS_TOP_V1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |HINS_TOP_V1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1      ; sld_sbpmg                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |HINS_TOP_V1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1      ; sld_sbpmg                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |HINS_TOP_V1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1      ; sld_sbpmg                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |HINS_TOP_V1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1      ; sld_sbpmg                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |HINS_TOP_V1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1      ; sld_sbpmg                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |HINS_TOP_V1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1      ; sld_sbpmg                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |HINS_TOP_V1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1      ; sld_sbpmg                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |HINS_TOP_V1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1      ; sld_sbpmg                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |HINS_TOP_V1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1      ; sld_sbpmg                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |HINS_TOP_V1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1      ; sld_sbpmg                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |HINS_TOP_V1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |HINS_TOP_V1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |HINS_TOP_V1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |HINS_TOP_V1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |HINS_TOP_V1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |HINS_TOP_V1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |HINS_TOP_V1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |HINS_TOP_V1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |HINS_TOP_V1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |HINS_TOP_V1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |HINS_TOP_V1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |HINS_TOP_V1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |HINS_TOP_V1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |HINS_TOP_V1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |HINS_TOP_V1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |HINS_TOP_V1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |HINS_TOP_V1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |HINS_TOP_V1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |HINS_TOP_V1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; |HINS_TOP_V1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |HINS_TOP_V1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |HINS_TOP_V1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |HINS_TOP_V1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |HINS_TOP_V1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |HINS_TOP_V1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; sld_sbpmg                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |HINS_TOP_V1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; sld_sbpmg                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |HINS_TOP_V1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; sld_sbpmg                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |HINS_TOP_V1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; sld_sbpmg                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |HINS_TOP_V1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; sld_sbpmg                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |HINS_TOP_V1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1       ; sld_sbpmg                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |HINS_TOP_V1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1       ; sld_sbpmg                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |HINS_TOP_V1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |HINS_TOP_V1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1       ; sld_sbpmg                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |HINS_TOP_V1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1       ; sld_sbpmg                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |HINS_TOP_V1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1       ; sld_sbpmg                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |HINS_TOP_V1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1       ; sld_sbpmg                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |HINS_TOP_V1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1       ; sld_sbpmg                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |HINS_TOP_V1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1       ; sld_sbpmg                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |HINS_TOP_V1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1       ; sld_sbpmg                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |HINS_TOP_V1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1       ; sld_sbpmg                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |HINS_TOP_V1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1       ; sld_sbpmg                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |HINS_TOP_V1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1       ; sld_sbpmg                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |HINS_TOP_V1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |HINS_TOP_V1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1       ; sld_sbpmg                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |HINS_TOP_V1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1       ; sld_sbpmg                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |HINS_TOP_V1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1       ; sld_sbpmg                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |HINS_TOP_V1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1       ; sld_sbpmg                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |HINS_TOP_V1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1       ; sld_sbpmg                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |HINS_TOP_V1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1       ; sld_sbpmg                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |HINS_TOP_V1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1       ; sld_sbpmg                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |HINS_TOP_V1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1       ; sld_sbpmg                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |HINS_TOP_V1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1       ; sld_sbpmg                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |HINS_TOP_V1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1       ; sld_sbpmg                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |HINS_TOP_V1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |HINS_TOP_V1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1       ; sld_sbpmg                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |HINS_TOP_V1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1       ; sld_sbpmg                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |HINS_TOP_V1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1       ; sld_sbpmg                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |HINS_TOP_V1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1       ; sld_sbpmg                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |HINS_TOP_V1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1       ; sld_sbpmg                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |HINS_TOP_V1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1       ; sld_sbpmg                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |HINS_TOP_V1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1       ; sld_sbpmg                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |HINS_TOP_V1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1       ; sld_sbpmg                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |HINS_TOP_V1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1       ; sld_sbpmg                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |HINS_TOP_V1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1       ; sld_sbpmg                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |HINS_TOP_V1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |HINS_TOP_V1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1       ; sld_sbpmg                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |HINS_TOP_V1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1       ; sld_sbpmg                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |HINS_TOP_V1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1       ; sld_sbpmg                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |HINS_TOP_V1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1       ; sld_sbpmg                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                                                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; |HINS_TOP_V1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1       ; sld_sbpmg                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |HINS_TOP_V1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1       ; sld_sbpmg                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |HINS_TOP_V1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1       ; sld_sbpmg                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |HINS_TOP_V1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1       ; sld_sbpmg                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |HINS_TOP_V1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1       ; sld_sbpmg                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |HINS_TOP_V1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1       ; sld_sbpmg                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |HINS_TOP_V1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |HINS_TOP_V1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1       ; sld_sbpmg                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |HINS_TOP_V1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1       ; sld_sbpmg                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                                                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; |HINS_TOP_V1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1       ; sld_sbpmg                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |HINS_TOP_V1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1       ; sld_sbpmg                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |HINS_TOP_V1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1       ; sld_sbpmg                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |HINS_TOP_V1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1       ; sld_sbpmg                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |HINS_TOP_V1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1       ; sld_sbpmg                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |HINS_TOP_V1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1       ; sld_sbpmg                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |HINS_TOP_V1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1       ; sld_sbpmg                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |HINS_TOP_V1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1       ; sld_sbpmg                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |HINS_TOP_V1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |HINS_TOP_V1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1       ; sld_sbpmg                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |HINS_TOP_V1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1       ; sld_sbpmg                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |HINS_TOP_V1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1       ; sld_sbpmg                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |HINS_TOP_V1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1       ; sld_sbpmg                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |HINS_TOP_V1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1       ; sld_sbpmg                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |HINS_TOP_V1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1       ; sld_sbpmg                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |HINS_TOP_V1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1       ; sld_sbpmg                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |HINS_TOP_V1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1       ; sld_sbpmg                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |HINS_TOP_V1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1       ; sld_sbpmg                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |HINS_TOP_V1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1       ; sld_sbpmg                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |HINS_TOP_V1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                            ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 50 (40)     ; 11 (1)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 38 (38)      ; 9 (0)             ; 3 (3)            ; |HINS_TOP_V1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr             ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 9 (9)             ; 1 (1)            ; |HINS_TOP_V1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                         ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 206 (10)    ; 190 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (10)      ; 0 (0)             ; 190 (0)          ; |HINS_TOP_V1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr               ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 9 (0)       ; 7 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 7 (0)            ; |HINS_TOP_V1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                          ; work         ;
;                   |cntr_uhi:auto_generated|                                                                                             ; 9 (9)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 7 (7)            ; |HINS_TOP_V1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_uhi:auto_generated                                                             ; cntr_uhi                             ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 11 (0)      ; 11 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (0)           ; |HINS_TOP_V1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                          ; work         ;
;                   |cntr_g9j:auto_generated|                                                                                             ; 11 (11)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (11)          ; |HINS_TOP_V1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated                                                                                      ; cntr_g9j                             ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)       ; 5 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 5 (0)            ; |HINS_TOP_V1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                          ; work         ;
;                   |cntr_egi:auto_generated|                                                                                             ; 7 (7)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 5 (5)            ; |HINS_TOP_V1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated                                                                            ; cntr_egi                             ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 1 (0)            ; |HINS_TOP_V1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                          ; work         ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; |HINS_TOP_V1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                               ; cntr_23j                             ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 23 (23)     ; 23 (23)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 23 (23)          ; |HINS_TOP_V1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                         ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 120 (120)   ; 120 (120)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 120 (120)        ; |HINS_TOP_V1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                         ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 23 (23)     ; 23 (23)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 23 (23)          ; |HINS_TOP_V1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                         ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (22)      ; 0 (0)             ; 8 (8)            ; |HINS_TOP_V1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                           ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                       ;
+------------------+----------+---------------+---------------+-----------------------+----------+----------+
; Name             ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO      ; TCOE     ;
+------------------+----------+---------------+---------------+-----------------------+----------+----------+
; FPGA_TX          ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; DBG_TX           ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; SYNC_IN          ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; DAC_DATA_OUT[0]  ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; DAC_DATA_OUT[1]  ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; DAC_DATA_OUT[2]  ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; DAC_DATA_OUT[3]  ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; DAC_DATA_OUT[4]  ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; DAC_DATA_OUT[5]  ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; DAC_DATA_OUT[6]  ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; DAC_DATA_OUT[7]  ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; DAC_DATA_OUT[8]  ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; DAC_DATA_OUT[9]  ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; DAC_DATA_OUT[10] ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; DAC_DATA_OUT[11] ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; DAC_DATA_OUT[12] ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; DAC_DATA_OUT[13] ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; DAC_DATA_OUT[14] ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; DAC_DATA_OUT[15] ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; CLOCK_DAC        ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; DAC_RST          ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; DAC_MOSI         ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; DAC_SCLK         ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; DAC_CS           ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; CLOCK_ADC        ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; ADC_MOSI         ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; ADC_SCLK         ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; ADC_CS           ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; SDRAM_ADDR[0]    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_ADDR[1]    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_ADDR[2]    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_ADDR[3]    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_ADDR[4]    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_ADDR[5]    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_ADDR[6]    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_ADDR[7]    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_ADDR[8]    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_ADDR[9]    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_ADDR[10]   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_ADDR[11]   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_ADDR[12]   ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; SDRAM_BA[0]      ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_BA[1]      ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_CAS_N      ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_CKE        ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; CLOCK_SDRAM      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; SDRAM_CS_N       ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_DQM[0]     ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_DQM[1]     ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_RAS_N      ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_WE_N       ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; EPCS_ASDO        ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; EPCS_DCLK        ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; EPCS_NCSO        ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; SDA_ADC          ; Bidir    ; (6) 1209 ps   ; --            ; --                    ; --       ; --       ;
; SCL_ADC          ; Bidir    ; (6) 1209 ps   ; --            ; --                    ; --       ; --       ;
; SDA_EEPROM       ; Bidir    ; (6) 1209 ps   ; --            ; --                    ; --       ; --       ;
; SCL_EEPROM       ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; SDA_IMU          ; Bidir    ; --            ; (6) 1209 ps   ; --                    ; --       ; --       ;
; SCL_IMU          ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; SDRAM_DQ[0]      ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDRAM_DQ[1]      ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDRAM_DQ[2]      ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDRAM_DQ[3]      ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDRAM_DQ[4]      ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDRAM_DQ[5]      ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDRAM_DQ[6]      ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDRAM_DQ[7]      ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDRAM_DQ[8]      ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDRAM_DQ[9]      ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDRAM_DQ[10]     ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDRAM_DQ[11]     ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDRAM_DQ[12]     ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDRAM_DQ[13]     ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDRAM_DQ[14]     ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDRAM_DQ[15]     ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRDY_ADC         ; Input    ; --            ; (6) 1209 ps   ; --                    ; --       ; --       ;
; CLOCK_100M       ; Input    ; --            ; --            ; --                    ; --       ; --       ;
; DRDY_IMU         ; Input    ; (6) 1209 ps   ; --            ; --                    ; --       ; --       ;
; EPCS_DATA0       ; Input    ; (6) 1209 ps   ; --            ; --                    ; --       ; --       ;
; DAC_MISO         ; Input    ; --            ; (6) 1209 ps   ; --                    ; --       ; --       ;
; ADC_MISO         ; Input    ; --            ; (6) 1211 ps   ; --                    ; --       ; --       ;
; DBG_RX           ; Input    ; (6) 1209 ps   ; --            ; --                    ; --       ; --       ;
; FPGA_RX          ; Input    ; (6) 1209 ps   ; --            ; --                    ; --       ; --       ;
; ADC_DATA_IN[13]  ; Input    ; (6) 1211 ps   ; --            ; --                    ; --       ; --       ;
; ADC_DATA_IN[12]  ; Input    ; (6) 1211 ps   ; --            ; --                    ; --       ; --       ;
; ADC_DATA_IN[11]  ; Input    ; (6) 1211 ps   ; --            ; --                    ; --       ; --       ;
; ADC_DATA_IN[10]  ; Input    ; --            ; (6) 1211 ps   ; --                    ; --       ; --       ;
; ADC_DATA_IN[9]   ; Input    ; --            ; (6) 1211 ps   ; --                    ; --       ; --       ;
; ADC_DATA_IN[8]   ; Input    ; (6) 1211 ps   ; --            ; --                    ; --       ; --       ;
; ADC_DATA_IN[7]   ; Input    ; --            ; (6) 1211 ps   ; --                    ; --       ; --       ;
; ADC_DATA_IN[6]   ; Input    ; --            ; (6) 1211 ps   ; --                    ; --       ; --       ;
; ADC_DATA_IN[5]   ; Input    ; (6) 1211 ps   ; --            ; --                    ; --       ; --       ;
; ADC_DATA_IN[4]   ; Input    ; (6) 1211 ps   ; --            ; --                    ; --       ; --       ;
; ADC_DATA_IN[3]   ; Input    ; (6) 1211 ps   ; --            ; --                    ; --       ; --       ;
; ADC_DATA_IN[2]   ; Input    ; --            ; (6) 1211 ps   ; --                    ; --       ; --       ;
; ADC_DATA_IN[1]   ; Input    ; (6) 1211 ps   ; --            ; --                    ; --       ; --       ;
; ADC_DATA_IN[0]   ; Input    ; (6) 1211 ps   ; --            ; --                    ; --       ; --       ;
+------------------+----------+---------------+---------------+-----------------------+----------+----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                       ; Pad To Core Index ; Setting ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; SDA_ADC                                                                                                                                                                   ;                   ;         ;
;      - i2c_controller_ADS122C04:inst_i2c_ADS122C04|Selector36~2                                                                                                           ; 0                 ; 6       ;
;      - i2c_controller_ADS122C04:inst_i2c_ADS122C04|Selector23~1                                                                                                           ; 0                 ; 6       ;
;      - i2c_controller_ADS122C04:inst_i2c_ADS122C04|reg_rd_data[0]~0                                                                                                       ; 0                 ; 6       ;
;      - i2c_controller_ADS122C04:inst_i2c_ADS122C04|reg_rd_data[1]~1                                                                                                       ; 0                 ; 6       ;
;      - i2c_controller_ADS122C04:inst_i2c_ADS122C04|reg_rd_data[2]~2                                                                                                       ; 0                 ; 6       ;
;      - i2c_controller_ADS122C04:inst_i2c_ADS122C04|reg_rd_data[3]~3                                                                                                       ; 0                 ; 6       ;
;      - i2c_controller_ADS122C04:inst_i2c_ADS122C04|reg_rd_data[4]~4                                                                                                       ; 0                 ; 6       ;
;      - i2c_controller_ADS122C04:inst_i2c_ADS122C04|reg_rd_data[5]~5                                                                                                       ; 0                 ; 6       ;
;      - i2c_controller_ADS122C04:inst_i2c_ADS122C04|reg_rd_data[6]~6                                                                                                       ; 0                 ; 6       ;
;      - i2c_controller_ADS122C04:inst_i2c_ADS122C04|reg_rd_data[7]~7                                                                                                       ; 0                 ; 6       ;
;      - i2c_controller_ADS122C04:inst_i2c_ADS122C04|reg_rd_data_2[0]~0                                                                                                     ; 0                 ; 6       ;
;      - i2c_controller_ADS122C04:inst_i2c_ADS122C04|reg_rd_data_2[1]~1                                                                                                     ; 0                 ; 6       ;
;      - i2c_controller_ADS122C04:inst_i2c_ADS122C04|reg_rd_data_2[2]~2                                                                                                     ; 0                 ; 6       ;
;      - i2c_controller_ADS122C04:inst_i2c_ADS122C04|reg_rd_data_2[3]~3                                                                                                     ; 0                 ; 6       ;
;      - i2c_controller_ADS122C04:inst_i2c_ADS122C04|reg_rd_data_2[4]~4                                                                                                     ; 0                 ; 6       ;
;      - i2c_controller_ADS122C04:inst_i2c_ADS122C04|reg_rd_data_2[5]~5                                                                                                     ; 0                 ; 6       ;
;      - i2c_controller_ADS122C04:inst_i2c_ADS122C04|reg_rd_data_2[6]~6                                                                                                     ; 0                 ; 6       ;
;      - i2c_controller_ADS122C04:inst_i2c_ADS122C04|reg_rd_data_2[7]~7                                                                                                     ; 0                 ; 6       ;
;      - i2c_controller_ADS122C04:inst_i2c_ADS122C04|reg_rd_data_3[0]~0                                                                                                     ; 0                 ; 6       ;
;      - i2c_controller_ADS122C04:inst_i2c_ADS122C04|reg_rd_data_3[1]~1                                                                                                     ; 0                 ; 6       ;
;      - i2c_controller_ADS122C04:inst_i2c_ADS122C04|reg_rd_data_3[2]~2                                                                                                     ; 0                 ; 6       ;
;      - i2c_controller_ADS122C04:inst_i2c_ADS122C04|reg_rd_data_3[3]~3                                                                                                     ; 0                 ; 6       ;
;      - i2c_controller_ADS122C04:inst_i2c_ADS122C04|reg_rd_data_3[4]~4                                                                                                     ; 0                 ; 6       ;
;      - i2c_controller_ADS122C04:inst_i2c_ADS122C04|reg_rd_data_3[5]~5                                                                                                     ; 0                 ; 6       ;
;      - i2c_controller_ADS122C04:inst_i2c_ADS122C04|reg_rd_data_3[6]~6                                                                                                     ; 0                 ; 6       ;
;      - i2c_controller_ADS122C04:inst_i2c_ADS122C04|reg_rd_data_3[7]~7                                                                                                     ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[3]~feeder                                                                                                        ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[3]~feeder                                                                                                           ; 0                 ; 6       ;
; SCL_ADC                                                                                                                                                                   ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[2]                                                                                                               ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[2]                                                                                                                  ; 0                 ; 6       ;
; SDA_EEPROM                                                                                                                                                                ;                   ;         ;
;      - i2c_controller_eeprom:inst_i2c_eeprom|Selector94~0                                                                                                                 ; 0                 ; 6       ;
;      - i2c_controller_eeprom:inst_i2c_eeprom|Selector67~0                                                                                                                 ; 0                 ; 6       ;
;      - i2c_controller_eeprom:inst_i2c_eeprom|reg_rd_data_4[0]~0                                                                                                           ; 0                 ; 6       ;
;      - i2c_controller_eeprom:inst_i2c_eeprom|reg_rd_data_3[0]~0                                                                                                           ; 0                 ; 6       ;
;      - i2c_controller_eeprom:inst_i2c_eeprom|reg_rd_data[0]~0                                                                                                             ; 0                 ; 6       ;
;      - i2c_controller_eeprom:inst_i2c_eeprom|reg_rd_data_2[0]~0                                                                                                           ; 0                 ; 6       ;
;      - i2c_controller_eeprom:inst_i2c_eeprom|reg_rd_data_4[2]~1                                                                                                           ; 0                 ; 6       ;
;      - i2c_controller_eeprom:inst_i2c_eeprom|reg_rd_data_3[2]~1                                                                                                           ; 0                 ; 6       ;
;      - i2c_controller_eeprom:inst_i2c_eeprom|reg_rd_data[2]~1                                                                                                             ; 0                 ; 6       ;
;      - i2c_controller_eeprom:inst_i2c_eeprom|reg_rd_data_2[2]~1                                                                                                           ; 0                 ; 6       ;
;      - i2c_controller_eeprom:inst_i2c_eeprom|reg_rd_data_4[3]~2                                                                                                           ; 0                 ; 6       ;
;      - i2c_controller_eeprom:inst_i2c_eeprom|reg_rd_data_3[3]~2                                                                                                           ; 0                 ; 6       ;
;      - i2c_controller_eeprom:inst_i2c_eeprom|reg_rd_data[3]~2                                                                                                             ; 0                 ; 6       ;
;      - i2c_controller_eeprom:inst_i2c_eeprom|reg_rd_data_2[3]~2                                                                                                           ; 0                 ; 6       ;
;      - i2c_controller_eeprom:inst_i2c_eeprom|reg_rd_data_4[4]~3                                                                                                           ; 0                 ; 6       ;
;      - i2c_controller_eeprom:inst_i2c_eeprom|reg_rd_data_3[4]~3                                                                                                           ; 0                 ; 6       ;
;      - i2c_controller_eeprom:inst_i2c_eeprom|reg_rd_data[4]~3                                                                                                             ; 0                 ; 6       ;
;      - i2c_controller_eeprom:inst_i2c_eeprom|reg_rd_data_2[4]~3                                                                                                           ; 0                 ; 6       ;
;      - i2c_controller_eeprom:inst_i2c_eeprom|reg_rd_data_4[5]~4                                                                                                           ; 0                 ; 6       ;
;      - i2c_controller_eeprom:inst_i2c_eeprom|reg_rd_data_3[5]~4                                                                                                           ; 0                 ; 6       ;
;      - i2c_controller_eeprom:inst_i2c_eeprom|reg_rd_data[5]~4                                                                                                             ; 0                 ; 6       ;
;      - i2c_controller_eeprom:inst_i2c_eeprom|reg_rd_data_2[5]~4                                                                                                           ; 0                 ; 6       ;
;      - i2c_controller_eeprom:inst_i2c_eeprom|reg_rd_data_4[6]~5                                                                                                           ; 0                 ; 6       ;
;      - i2c_controller_eeprom:inst_i2c_eeprom|reg_rd_data_3[6]~5                                                                                                           ; 0                 ; 6       ;
;      - i2c_controller_eeprom:inst_i2c_eeprom|reg_rd_data[6]~5                                                                                                             ; 0                 ; 6       ;
;      - i2c_controller_eeprom:inst_i2c_eeprom|reg_rd_data_2[6]~5                                                                                                           ; 0                 ; 6       ;
;      - i2c_controller_eeprom:inst_i2c_eeprom|reg_rd_data_4[7]~6                                                                                                           ; 0                 ; 6       ;
;      - i2c_controller_eeprom:inst_i2c_eeprom|reg_rd_data_3[7]~6                                                                                                           ; 0                 ; 6       ;
;      - i2c_controller_eeprom:inst_i2c_eeprom|reg_rd_data[7]~6                                                                                                             ; 0                 ; 6       ;
;      - i2c_controller_eeprom:inst_i2c_eeprom|reg_rd_data_2[7]~6                                                                                                           ; 0                 ; 6       ;
;      - i2c_controller_eeprom:inst_i2c_eeprom|reg_rd_data_4[1]~7                                                                                                           ; 0                 ; 6       ;
;      - i2c_controller_eeprom:inst_i2c_eeprom|reg_rd_data_3[1]~7                                                                                                           ; 0                 ; 6       ;
;      - i2c_controller_eeprom:inst_i2c_eeprom|reg_rd_data[1]~7                                                                                                             ; 0                 ; 6       ;
;      - i2c_controller_eeprom:inst_i2c_eeprom|reg_rd_data_2[1]~7                                                                                                           ; 0                 ; 6       ;
; SCL_EEPROM                                                                                                                                                                ;                   ;         ;
; SDA_IMU                                                                                                                                                                   ;                   ;         ;
;      - i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|Selector40~1                                                                                                         ; 1                 ; 6       ;
;      - i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|Selector5~0                                                                                                          ; 1                 ; 6       ;
;      - i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|reg_rd_data_3[0]~0                                                                                                   ; 1                 ; 6       ;
;      - i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|reg_rd_data[0]~0                                                                                                     ; 1                 ; 6       ;
;      - i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|reg_rd_data_9[0]~0                                                                                                   ; 1                 ; 6       ;
;      - i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|reg_rd_data_7[0]~0                                                                                                   ; 1                 ; 6       ;
;      - i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|reg_rd_data_5[0]~0                                                                                                   ; 1                 ; 6       ;
;      - i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|reg_rd_data_11[0]~0                                                                                                  ; 1                 ; 6       ;
;      - i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|reg_rd_data_13[0]~0                                                                                                  ; 1                 ; 6       ;
;      - i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|reg_rd_data_4[2]~0                                                                                                   ; 1                 ; 6       ;
;      - i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|reg_rd_data_14[2]~0                                                                                                  ; 1                 ; 6       ;
;      - i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|reg_rd_data_2[2]~0                                                                                                   ; 1                 ; 6       ;
;      - i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|reg_rd_data_10[2]~0                                                                                                  ; 1                 ; 6       ;
;      - i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|reg_rd_data_8[2]~0                                                                                                   ; 1                 ; 6       ;
;      - i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|reg_rd_data_6[2]~0                                                                                                   ; 1                 ; 6       ;
;      - i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|reg_rd_data_12[2]~0                                                                                                  ; 1                 ; 6       ;
;      - i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|reg_rd_data_3[2]~1                                                                                                   ; 1                 ; 6       ;
;      - i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|reg_rd_data[2]~1                                                                                                     ; 1                 ; 6       ;
;      - i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|reg_rd_data_9[2]~1                                                                                                   ; 1                 ; 6       ;
;      - i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|reg_rd_data_7[2]~1                                                                                                   ; 1                 ; 6       ;
;      - i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|reg_rd_data_5[2]~1                                                                                                   ; 1                 ; 6       ;
;      - i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|reg_rd_data_11[2]~1                                                                                                  ; 1                 ; 6       ;
;      - i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|reg_rd_data_13[2]~1                                                                                                  ; 1                 ; 6       ;
;      - i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|reg_rd_data_14[3]~1                                                                                                  ; 1                 ; 6       ;
;      - i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|reg_rd_data_4[3]~1                                                                                                   ; 1                 ; 6       ;
;      - i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|reg_rd_data_2[3]~1                                                                                                   ; 1                 ; 6       ;
;      - i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|reg_rd_data_10[3]~1                                                                                                  ; 1                 ; 6       ;
;      - i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|reg_rd_data_8[3]~1                                                                                                   ; 1                 ; 6       ;
;      - i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|reg_rd_data_6[3]~1                                                                                                   ; 1                 ; 6       ;
;      - i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|reg_rd_data_12[3]~1                                                                                                  ; 1                 ; 6       ;
;      - i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|reg_rd_data_3[3]~2                                                                                                   ; 1                 ; 6       ;
;      - i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|reg_rd_data[3]~2                                                                                                     ; 1                 ; 6       ;
;      - i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|reg_rd_data_9[3]~2                                                                                                   ; 1                 ; 6       ;
;      - i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|reg_rd_data_7[3]~2                                                                                                   ; 1                 ; 6       ;
;      - i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|reg_rd_data_5[3]~2                                                                                                   ; 1                 ; 6       ;
;      - i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|reg_rd_data_11[3]~2                                                                                                  ; 1                 ; 6       ;
;      - i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|reg_rd_data_13[3]~2                                                                                                  ; 1                 ; 6       ;
;      - i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|reg_rd_data_2[4]~2                                                                                                   ; 1                 ; 6       ;
;      - i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|reg_rd_data_14[4]~2                                                                                                  ; 1                 ; 6       ;
;      - i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|reg_rd_data_4[4]~2                                                                                                   ; 1                 ; 6       ;
;      - i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|reg_rd_data_10[4]~2                                                                                                  ; 1                 ; 6       ;
;      - i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|reg_rd_data_8[4]~2                                                                                                   ; 1                 ; 6       ;
;      - i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|reg_rd_data_6[4]~2                                                                                                   ; 1                 ; 6       ;
;      - i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|reg_rd_data_12[4]~2                                                                                                  ; 1                 ; 6       ;
;      - i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|reg_rd_data_3[4]~3                                                                                                   ; 1                 ; 6       ;
;      - i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|reg_rd_data[4]~3                                                                                                     ; 1                 ; 6       ;
;      - i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|reg_rd_data_13[4]~3                                                                                                  ; 1                 ; 6       ;
;      - i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|reg_rd_data_7[4]~3                                                                                                   ; 1                 ; 6       ;
;      - i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|reg_rd_data_9[4]~3                                                                                                   ; 1                 ; 6       ;
;      - i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|reg_rd_data_5[4]~3                                                                                                   ; 1                 ; 6       ;
;      - i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|reg_rd_data_11[4]~3                                                                                                  ; 1                 ; 6       ;
;      - i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|reg_rd_data_2[5]~3                                                                                                   ; 1                 ; 6       ;
;      - i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|reg_rd_data_14[5]~3                                                                                                  ; 1                 ; 6       ;
;      - i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|reg_rd_data_10[5]~3                                                                                                  ; 1                 ; 6       ;
;      - i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|reg_rd_data_8[5]~3                                                                                                   ; 1                 ; 6       ;
;      - i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|reg_rd_data_6[5]~3                                                                                                   ; 1                 ; 6       ;
;      - i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|reg_rd_data_12[5]~3                                                                                                  ; 1                 ; 6       ;
;      - i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|reg_rd_data_4[5]~3                                                                                                   ; 1                 ; 6       ;
;      - i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|reg_rd_data_3[5]~4                                                                                                   ; 1                 ; 6       ;
;      - i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|reg_rd_data[5]~4                                                                                                     ; 1                 ; 6       ;
;      - i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|reg_rd_data_9[5]~4                                                                                                   ; 1                 ; 6       ;
;      - i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|reg_rd_data_7[5]~4                                                                                                   ; 1                 ; 6       ;
;      - i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|reg_rd_data_5[5]~4                                                                                                   ; 1                 ; 6       ;
;      - i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|reg_rd_data_11[5]~4                                                                                                  ; 1                 ; 6       ;
;      - i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|reg_rd_data_13[5]~4                                                                                                  ; 1                 ; 6       ;
;      - i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|reg_rd_data_4[6]~4                                                                                                   ; 1                 ; 6       ;
;      - i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|reg_rd_data_10[6]~4                                                                                                  ; 1                 ; 6       ;
;      - i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|reg_rd_data_8[6]~4                                                                                                   ; 1                 ; 6       ;
;      - i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|reg_rd_data_6[6]~4                                                                                                   ; 1                 ; 6       ;
;      - i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|reg_rd_data_12[6]~4                                                                                                  ; 1                 ; 6       ;
;      - i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|reg_rd_data_2[6]~4                                                                                                   ; 1                 ; 6       ;
;      - i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|reg_rd_data_14[6]~4                                                                                                  ; 1                 ; 6       ;
;      - i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|reg_rd_data_3[6]~5                                                                                                   ; 1                 ; 6       ;
;      - i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|reg_rd_data[6]~5                                                                                                     ; 1                 ; 6       ;
;      - i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|reg_rd_data_13[6]~5                                                                                                  ; 1                 ; 6       ;
;      - i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|reg_rd_data_7[6]~5                                                                                                   ; 1                 ; 6       ;
;      - i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|reg_rd_data_9[6]~5                                                                                                   ; 1                 ; 6       ;
;      - i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|reg_rd_data_5[6]~5                                                                                                   ; 1                 ; 6       ;
;      - i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|reg_rd_data_11[6]~5                                                                                                  ; 1                 ; 6       ;
;      - i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|reg_rd_data_8[7]~5                                                                                                   ; 1                 ; 6       ;
;      - i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|reg_rd_data_10[7]~5                                                                                                  ; 1                 ; 6       ;
;      - i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|reg_rd_data_6[7]~5                                                                                                   ; 1                 ; 6       ;
;      - i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|reg_rd_data_12[7]~5                                                                                                  ; 1                 ; 6       ;
;      - i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|reg_rd_data_2[7]~5                                                                                                   ; 1                 ; 6       ;
;      - i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|reg_rd_data_14[7]~5                                                                                                  ; 1                 ; 6       ;
;      - i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|reg_rd_data_4[7]~5                                                                                                   ; 1                 ; 6       ;
;      - i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|reg_rd_data_3[7]~6                                                                                                   ; 1                 ; 6       ;
;      - i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|reg_rd_data[7]~6                                                                                                     ; 1                 ; 6       ;
;      - i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|reg_rd_data_9[7]~6                                                                                                   ; 1                 ; 6       ;
;      - i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|reg_rd_data_7[7]~6                                                                                                   ; 1                 ; 6       ;
;      - i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|reg_rd_data_5[7]~6                                                                                                   ; 1                 ; 6       ;
;      - i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|reg_rd_data_11[7]~6                                                                                                  ; 1                 ; 6       ;
;      - i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|reg_rd_data_13[7]~6                                                                                                  ; 1                 ; 6       ;
;      - i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|reg_rd_data_3[1]~7                                                                                                   ; 1                 ; 6       ;
;      - i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|reg_rd_data[1]~7                                                                                                     ; 1                 ; 6       ;
;      - i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|reg_rd_data_13[1]~7                                                                                                  ; 1                 ; 6       ;
;      - i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|reg_rd_data_9[1]~7                                                                                                   ; 1                 ; 6       ;
;      - i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|reg_rd_data_7[1]~7                                                                                                   ; 1                 ; 6       ;
;      - i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|reg_rd_data_5[1]~7                                                                                                   ; 1                 ; 6       ;
;      - i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|reg_rd_data_11[1]~7                                                                                                  ; 1                 ; 6       ;
;      - i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|reg_rd_data_2[0]~6                                                                                                   ; 1                 ; 6       ;
;      - i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|reg_rd_data_14[0]~6                                                                                                  ; 1                 ; 6       ;
;      - i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|reg_rd_data_4[0]~6                                                                                                   ; 1                 ; 6       ;
;      - i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|reg_rd_data_10[0]~6                                                                                                  ; 1                 ; 6       ;
;      - i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|reg_rd_data_8[0]~6                                                                                                   ; 1                 ; 6       ;
;      - i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|reg_rd_data_6[0]~6                                                                                                   ; 1                 ; 6       ;
;      - i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|reg_rd_data_12[0]~6                                                                                                  ; 1                 ; 6       ;
;      - i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|reg_rd_data_2[1]~7                                                                                                   ; 1                 ; 6       ;
;      - i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|reg_rd_data_14[1]~7                                                                                                  ; 1                 ; 6       ;
;      - i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|reg_rd_data_4[1]~7                                                                                                   ; 1                 ; 6       ;
;      - i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|reg_rd_data_10[1]~7                                                                                                  ; 1                 ; 6       ;
;      - i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|reg_rd_data_8[1]~7                                                                                                   ; 1                 ; 6       ;
;      - i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|reg_rd_data_6[1]~7                                                                                                   ; 1                 ; 6       ;
;      - i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|reg_rd_data_12[1]~7                                                                                                  ; 1                 ; 6       ;
; SCL_IMU                                                                                                                                                                   ;                   ;         ;
; SDRAM_DQ[0]                                                                                                                                                               ;                   ;         ;
; SDRAM_DQ[1]                                                                                                                                                               ;                   ;         ;
; SDRAM_DQ[2]                                                                                                                                                               ;                   ;         ;
; SDRAM_DQ[3]                                                                                                                                                               ;                   ;         ;
; SDRAM_DQ[4]                                                                                                                                                               ;                   ;         ;
; SDRAM_DQ[5]                                                                                                                                                               ;                   ;         ;
; SDRAM_DQ[6]                                                                                                                                                               ;                   ;         ;
; SDRAM_DQ[7]                                                                                                                                                               ;                   ;         ;
; SDRAM_DQ[8]                                                                                                                                                               ;                   ;         ;
; SDRAM_DQ[9]                                                                                                                                                               ;                   ;         ;
; SDRAM_DQ[10]                                                                                                                                                              ;                   ;         ;
; SDRAM_DQ[11]                                                                                                                                                              ;                   ;         ;
; SDRAM_DQ[12]                                                                                                                                                              ;                   ;         ;
; SDRAM_DQ[13]                                                                                                                                                              ;                   ;         ;
; SDRAM_DQ[14]                                                                                                                                                              ;                   ;         ;
; SDRAM_DQ[15]                                                                                                                                                              ;                   ;         ;
; DRDY_ADC                                                                                                                                                                  ;                   ;         ;
;      - i2c_controller_ADS122C04:inst_i2c_ADS122C04|i_drdy_sync1~0                                                                                                         ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[36]                                                                                                              ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[36]                                                                                                                 ; 1                 ; 6       ;
; CLOCK_100M                                                                                                                                                                ;                   ;         ;
; DRDY_IMU                                                                                                                                                                  ;                   ;         ;
;      - i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|sm_enable~0                                                                                                          ; 0                 ; 6       ;
; EPCS_DATA0                                                                                                                                                                ;                   ;         ;
;      - CPU:u0|CPU_epcs:epcs|CPU_epcs_sub:the_CPU_epcs_sub|MISO_reg~0                                                                                                      ; 0                 ; 6       ;
; DAC_MISO                                                                                                                                                                  ;                   ;         ;
;      - CPU:u0|CPU_spi_ADC:spi_dac|MISO_reg~0                                                                                                                              ; 1                 ; 6       ;
; ADC_MISO                                                                                                                                                                  ;                   ;         ;
;      - CPU:u0|CPU_spi_ADC:spi_adc|MISO_reg~0                                                                                                                              ; 1                 ; 6       ;
; DBG_RX                                                                                                                                                                    ;                   ;         ;
;      - CPU:u0|CPU_uart:uart_dbg|CPU_uart_rx:the_CPU_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                    ; 0                 ; 6       ;
; FPGA_RX                                                                                                                                                                   ;                   ;         ;
;      - CPU:u0|CPU_uart:uart|CPU_uart_rx:the_CPU_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                        ; 0                 ; 6       ;
; ADC_DATA_IN[13]                                                                                                                                                           ;                   ;         ;
;      - HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|altsyncram_iv61:fifo_ram|ram_block11a0 ; 0                 ; 6       ;
; ADC_DATA_IN[12]                                                                                                                                                           ;                   ;         ;
;      - HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|altsyncram_iv61:fifo_ram|ram_block11a0 ; 0                 ; 6       ;
; ADC_DATA_IN[11]                                                                                                                                                           ;                   ;         ;
;      - HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|altsyncram_iv61:fifo_ram|ram_block11a0 ; 0                 ; 6       ;
; ADC_DATA_IN[10]                                                                                                                                                           ;                   ;         ;
;      - HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|altsyncram_iv61:fifo_ram|ram_block11a0 ; 1                 ; 6       ;
; ADC_DATA_IN[9]                                                                                                                                                            ;                   ;         ;
;      - HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|altsyncram_iv61:fifo_ram|ram_block11a0 ; 1                 ; 6       ;
; ADC_DATA_IN[8]                                                                                                                                                            ;                   ;         ;
;      - HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|altsyncram_iv61:fifo_ram|ram_block11a0 ; 0                 ; 6       ;
; ADC_DATA_IN[7]                                                                                                                                                            ;                   ;         ;
;      - HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|altsyncram_iv61:fifo_ram|ram_block11a0 ; 1                 ; 6       ;
; ADC_DATA_IN[6]                                                                                                                                                            ;                   ;         ;
;      - HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|altsyncram_iv61:fifo_ram|ram_block11a0 ; 1                 ; 6       ;
; ADC_DATA_IN[5]                                                                                                                                                            ;                   ;         ;
;      - HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|altsyncram_iv61:fifo_ram|ram_block11a0 ; 0                 ; 6       ;
; ADC_DATA_IN[4]                                                                                                                                                            ;                   ;         ;
;      - HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|altsyncram_iv61:fifo_ram|ram_block11a0 ; 0                 ; 6       ;
; ADC_DATA_IN[3]                                                                                                                                                            ;                   ;         ;
;      - HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|altsyncram_iv61:fifo_ram|ram_block11a0 ; 0                 ; 6       ;
; ADC_DATA_IN[2]                                                                                                                                                            ;                   ;         ;
;      - HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|altsyncram_iv61:fifo_ram|ram_block11a0 ; 1                 ; 6       ;
; ADC_DATA_IN[1]                                                                                                                                                            ;                   ;         ;
;      - HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|altsyncram_iv61:fifo_ram|ram_block11a0 ; 0                 ; 6       ;
; ADC_DATA_IN[0]                                                                                                                                                            ;                   ;         ;
;      - HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|altsyncram_iv61:fifo_ram|ram_block11a0 ; 0                 ; 6       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                        ; Location               ; Fan-Out ; Usage                                 ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+
; CLOCK_100M                                                                                                                                                                                                                                                                                                                                                  ; PIN_M1                 ; 1       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; CPU:u0|CPU_epcs:epcs|CPU_epcs_sub:the_CPU_epcs_sub|always11~0                                                                                                                                                                                                                                                                                               ; LCCOMB_X2_Y14_N24      ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPU:u0|CPU_epcs:epcs|CPU_epcs_sub:the_CPU_epcs_sub|always6~0                                                                                                                                                                                                                                                                                                ; LCCOMB_X4_Y13_N22      ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPU:u0|CPU_epcs:epcs|CPU_epcs_sub:the_CPU_epcs_sub|control_wr_strobe                                                                                                                                                                                                                                                                                        ; LCCOMB_X5_Y13_N6       ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPU:u0|CPU_epcs:epcs|CPU_epcs_sub:the_CPU_epcs_sub|endofpacketvalue_wr_strobe                                                                                                                                                                                                                                                                               ; LCCOMB_X6_Y13_N20      ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPU:u0|CPU_epcs:epcs|CPU_epcs_sub:the_CPU_epcs_sub|rx_holding_reg[3]~0                                                                                                                                                                                                                                                                                      ; LCCOMB_X2_Y14_N30      ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPU:u0|CPU_epcs:epcs|CPU_epcs_sub:the_CPU_epcs_sub|shift_reg[0]~12                                                                                                                                                                                                                                                                                          ; LCCOMB_X1_Y14_N8       ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPU:u0|CPU_epcs:epcs|CPU_epcs_sub:the_CPU_epcs_sub|slaveselect_wr_strobe~0                                                                                                                                                                                                                                                                                  ; LCCOMB_X5_Y13_N26      ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPU:u0|CPU_epcs:epcs|CPU_epcs_sub:the_CPU_epcs_sub|write_tx_holding                                                                                                                                                                                                                                                                                         ; LCCOMB_X3_Y14_N16      ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPU:u0|CPU_jtag_uart:jtag_uart|CPU_jtag_uart_scfifo_r:the_CPU_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|_~4                                                                                                                                                                                   ; LCCOMB_X2_Y8_N0        ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPU:u0|CPU_jtag_uart:jtag_uart|CPU_jtag_uart_scfifo_w:the_CPU_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                                                                                                                                   ; LCCOMB_X3_Y8_N2        ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPU:u0|CPU_jtag_uart:jtag_uart|alt_jtag_atlantic:CPU_jtag_uart_alt_jtag_atlantic|r_ena~0                                                                                                                                                                                                                                                                    ; LCCOMB_X7_Y21_N4       ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPU:u0|CPU_jtag_uart:jtag_uart|alt_jtag_atlantic:CPU_jtag_uart_alt_jtag_atlantic|td_shift[0]~4                                                                                                                                                                                                                                                              ; LCCOMB_X11_Y21_N6      ; 21      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPU:u0|CPU_jtag_uart:jtag_uart|alt_jtag_atlantic:CPU_jtag_uart_alt_jtag_atlantic|wdata[2]~1                                                                                                                                                                                                                                                                 ; LCCOMB_X11_Y21_N16     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPU:u0|CPU_jtag_uart:jtag_uart|alt_jtag_atlantic:CPU_jtag_uart_alt_jtag_atlantic|write_stalled~1                                                                                                                                                                                                                                                            ; LCCOMB_X11_Y21_N12     ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPU:u0|CPU_jtag_uart:jtag_uart|fifo_wr                                                                                                                                                                                                                                                                                                                      ; FF_X5_Y9_N31           ; 15      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; CPU:u0|CPU_jtag_uart:jtag_uart|ien_AE~1                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X5_Y9_N22       ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPU:u0|CPU_jtag_uart:jtag_uart|r_val~0                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X7_Y21_N6       ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPU:u0|CPU_jtag_uart:jtag_uart|read_0                                                                                                                                                                                                                                                                                                                       ; FF_X7_Y8_N15           ; 16      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; CPU:u0|CPU_jtag_uart:jtag_uart|rvalid~0                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X9_Y5_N2        ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPU:u0|CPU_jtag_uart:jtag_uart|wr_rfifo                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X1_Y8_N12       ; 13      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]~2                                                                                                                                                                                                             ; LCCOMB_X6_Y12_N18      ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_cmd_mux_003:cmd_mux_003|update_grant~1                                                                                                                                                                                                                                                 ; LCCOMB_X6_Y12_N30      ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                             ; LCCOMB_X8_Y12_N18      ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[39]                                                                                                                                                                                                                                                   ; LCCOMB_X10_Y17_N20     ; 24      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_cmd_mux_003:cmd_mux_004|update_grant~2                                                                                                                                                                                                                                                 ; LCCOMB_X8_Y12_N10      ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_cmd_mux_003:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                             ; LCCOMB_X7_Y14_N14      ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_cmd_mux_003:cmd_mux_005|update_grant~0                                                                                                                                                                                                                                                 ; LCCOMB_X7_Y20_N18      ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem_used[1]~0                                                                                                                                                                                                                                    ; LCCOMB_X7_Y12_N12      ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0                                                                                                                                                                                                                                     ; LCCOMB_X9_Y12_N22      ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_ready~0                                                                                                                                                                                                                                         ; LCCOMB_X4_Y20_N14      ; 20      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~208                                                                                                                                                                                                                                                      ; LCCOMB_X5_Y24_N8       ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~209                                                                                                                                                                                                                                                      ; LCCOMB_X5_Y24_N14      ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~210                                                                                                                                                                                                                                                      ; LCCOMB_X5_Y27_N16      ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~211                                                                                                                                                                                                                                                      ; LCCOMB_X5_Y27_N14      ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~212                                                                                                                                                                                                                                                      ; LCCOMB_X5_Y27_N24      ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~213                                                                                                                                                                                                                                                      ; LCCOMB_X5_Y27_N2       ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~214                                                                                                                                                                                                                                                      ; LCCOMB_X5_Y27_N8       ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~215                                                                                                                                                                                                                                                      ; LCCOMB_X5_Y27_N30      ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|write                                                                                                                                                                                                                                                        ; LCCOMB_X5_Y24_N12      ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                      ; LCCOMB_X4_Y21_N24      ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always1~0                                                                                                                                                                                                                                                      ; LCCOMB_X4_Y21_N2       ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always2~0                                                                                                                                                                                                                                                      ; LCCOMB_X5_Y20_N8       ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always3~0                                                                                                                                                                                                                                                      ; LCCOMB_X5_Y20_N20      ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always4~0                                                                                                                                                                                                                                                      ; LCCOMB_X5_Y20_N2       ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always5~0                                                                                                                                                                                                                                                      ; LCCOMB_X4_Y21_N16      ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always6~0                                                                                                                                                                                                                                                      ; LCCOMB_X5_Y20_N0       ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[6]~5                                                                                                                                                                                                                                                  ; LCCOMB_X7_Y20_N4       ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|comb~0                                                                                                                                                                                                                                                              ; LCCOMB_X4_Y20_N24      ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|rp_valid                                                                                                                                                                                                                                                            ; LCCOMB_X4_Y20_N22      ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|data_reg[1]~0                                                                                                                                                                                                                                         ; LCCOMB_X6_Y20_N8       ; 40      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|use_reg                                                                                                                                                                                                                                               ; FF_X6_Y20_N29          ; 75      ; Clock enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_debug_slave_wrapper:the_CPU_nios2_cpu_debug_slave_wrapper|CPU_nios2_cpu_debug_slave_sysclk:the_CPU_nios2_cpu_debug_slave_sysclk|jxuir                                                                                                            ; FF_X12_Y20_N27         ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_debug_slave_wrapper:the_CPU_nios2_cpu_debug_slave_wrapper|CPU_nios2_cpu_debug_slave_sysclk:the_CPU_nios2_cpu_debug_slave_sysclk|take_action_ocimem_a                                                                                             ; LCCOMB_X14_Y16_N0      ; 5       ; Clock enable, Sync. load              ; no     ; --                   ; --               ; --                        ;
; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_debug_slave_wrapper:the_CPU_nios2_cpu_debug_slave_wrapper|CPU_nios2_cpu_debug_slave_sysclk:the_CPU_nios2_cpu_debug_slave_sysclk|take_action_ocimem_a~0                                                                                           ; LCCOMB_X14_Y16_N4      ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_debug_slave_wrapper:the_CPU_nios2_cpu_debug_slave_wrapper|CPU_nios2_cpu_debug_slave_sysclk:the_CPU_nios2_cpu_debug_slave_sysclk|take_action_ocimem_b                                                                                             ; LCCOMB_X14_Y16_N26     ; 35      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_debug_slave_wrapper:the_CPU_nios2_cpu_debug_slave_wrapper|CPU_nios2_cpu_debug_slave_sysclk:the_CPU_nios2_cpu_debug_slave_sysclk|update_jdo_strobe                                                                                                ; FF_X12_Y20_N9          ; 39      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_debug_slave_wrapper:the_CPU_nios2_cpu_debug_slave_wrapper|CPU_nios2_cpu_debug_slave_tck:the_CPU_nios2_cpu_debug_slave_tck|sr[33]~28                                                                                                              ; LCCOMB_X12_Y20_N22     ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_debug_slave_wrapper:the_CPU_nios2_cpu_debug_slave_wrapper|CPU_nios2_cpu_debug_slave_tck:the_CPU_nios2_cpu_debug_slave_tck|sr[36]~21                                                                                                              ; LCCOMB_X12_Y20_N12     ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_debug_slave_wrapper:the_CPU_nios2_cpu_debug_slave_wrapper|CPU_nios2_cpu_debug_slave_tck:the_CPU_nios2_cpu_debug_slave_tck|sr[4]~13                                                                                                               ; LCCOMB_X12_Y20_N4      ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_debug_slave_wrapper:the_CPU_nios2_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:CPU_nios2_cpu_debug_slave_phy|virtual_state_sdr~0                                                                                                               ; LCCOMB_X12_Y20_N30     ; 39      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_debug_slave_wrapper:the_CPU_nios2_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:CPU_nios2_cpu_debug_slave_phy|virtual_state_uir~0                                                                                                               ; LCCOMB_X12_Y20_N2      ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_nios2_avalon_reg:the_CPU_nios2_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0                                                                                                                                                              ; LCCOMB_X10_Y13_N10     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_nios2_oci_break:the_CPU_nios2_cpu_nios2_oci_break|break_readreg[7]~1                                                                                                                                                                             ; LCCOMB_X14_Y16_N14     ; 61      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_nios2_ocimem:the_CPU_nios2_cpu_nios2_ocimem|MonDReg[0]~13                                                                                                                                                                                        ; LCCOMB_X14_Y16_N10     ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_nios2_ocimem:the_CPU_nios2_cpu_nios2_ocimem|ociram_reset_req                                                                                                                                                                                     ; LCCOMB_X16_Y14_N28     ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_nios2_ocimem:the_CPU_nios2_cpu_nios2_ocimem|ociram_wr_en~1                                                                                                                                                                                       ; LCCOMB_X14_Y16_N28     ; 2       ; Read enable, Write enable             ; no     ; --                   ; --               ; --                        ;
; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|address[8]                                                                                                                                                                                                                                                     ; FF_X10_Y15_N15         ; 38      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|D_ctrl_mem8~1                                                                                                                                                                                                                                                                                                      ; LCCOMB_X14_Y8_N14      ; 12      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|D_iw[2]                                                                                                                                                                                                                                                                                                            ; FF_X9_Y6_N5            ; 26      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|E_alu_result~0                                                                                                                                                                                                                                                                                                     ; LCCOMB_X11_Y7_N24      ; 57      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|E_new_inst                                                                                                                                                                                                                                                                                                         ; FF_X10_Y9_N7           ; 44      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|E_valid_from_R                                                                                                                                                                                                                                                                                                     ; FF_X10_Y9_N25          ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|F_valid~0                                                                                                                                                                                                                                                                                                          ; LCCOMB_X6_Y14_N24      ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|R_ctrl_hi_imm16                                                                                                                                                                                                                                                                                                    ; FF_X10_Y6_N5           ; 18      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|R_ctrl_shift_rot                                                                                                                                                                                                                                                                                                   ; FF_X19_Y9_N17          ; 33      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|R_src1~17                                                                                                                                                                                                                                                                                                          ; LCCOMB_X10_Y5_N6       ; 32      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|R_src2_hi~0                                                                                                                                                                                                                                                                                                        ; LCCOMB_X10_Y10_N24     ; 15      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|W_ienable_reg_nxt~0                                                                                                                                                                                                                                                                                                ; LCCOMB_X12_Y7_N30      ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|W_rf_wren                                                                                                                                                                                                                                                                                                          ; LCCOMB_X14_Y5_N28      ; 2       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|W_valid                                                                                                                                                                                                                                                                                                            ; FF_X10_Y9_N19          ; 27      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|av_ld_byte0_data[0]~0                                                                                                                                                                                                                                                                                              ; LCCOMB_X7_Y7_N16       ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|av_ld_byte1_data_en~0                                                                                                                                                                                                                                                                                              ; LCCOMB_X11_Y6_N2       ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|av_ld_rshift8~1                                                                                                                                                                                                                                                                                                    ; LCCOMB_X7_Y7_N26       ; 32      ; Clock enable, Sync. load              ; no     ; --                   ; --               ; --                        ;
; CPU:u0|CPU_sdram:sdram|CPU_sdram_input_efifo_module:the_CPU_sdram_input_efifo_module|entry_0[41]~0                                                                                                                                                                                                                                                          ; LCCOMB_X9_Y20_N18      ; 42      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPU:u0|CPU_sdram:sdram|CPU_sdram_input_efifo_module:the_CPU_sdram_input_efifo_module|entry_1[41]~0                                                                                                                                                                                                                                                          ; LCCOMB_X9_Y20_N16      ; 42      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPU:u0|CPU_sdram:sdram|Selector27~6                                                                                                                                                                                                                                                                                                                         ; LCCOMB_X10_Y27_N4      ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPU:u0|CPU_sdram:sdram|Selector34~7                                                                                                                                                                                                                                                                                                                         ; LCCOMB_X11_Y27_N16     ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPU:u0|CPU_sdram:sdram|WideOr16~0                                                                                                                                                                                                                                                                                                                           ; LCCOMB_X11_Y23_N16     ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPU:u0|CPU_sdram:sdram|active_rnw~3                                                                                                                                                                                                                                                                                                                         ; LCCOMB_X10_Y26_N24     ; 42      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPU:u0|CPU_sdram:sdram|m_addr[8]~2                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X10_Y28_N4      ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPU:u0|CPU_sdram:sdram|m_state.000000010                                                                                                                                                                                                                                                                                                                    ; FF_X9_Y25_N13          ; 32      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; CPU:u0|CPU_sdram:sdram|m_state.000010000                                                                                                                                                                                                                                                                                                                    ; FF_X10_Y27_N7          ; 39      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; CPU:u0|CPU_sdram:sdram|m_state.001000000                                                                                                                                                                                                                                                                                                                    ; FF_X10_Y27_N9          ; 20      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; CPU:u0|CPU_sdram:sdram|oe                                                                                                                                                                                                                                                                                                                                   ; DDIOOECELL_X39_Y29_N5  ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; CPU:u0|CPU_sdram:sdram|oe~_Duplicate_1                                                                                                                                                                                                                                                                                                                      ; DDIOOECELL_X37_Y29_N26 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; CPU:u0|CPU_sdram:sdram|oe~_Duplicate_10                                                                                                                                                                                                                                                                                                                     ; DDIOOECELL_X5_Y29_N5   ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; CPU:u0|CPU_sdram:sdram|oe~_Duplicate_11                                                                                                                                                                                                                                                                                                                     ; DDIOOECELL_X3_Y29_N12  ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; CPU:u0|CPU_sdram:sdram|oe~_Duplicate_12                                                                                                                                                                                                                                                                                                                     ; DDIOOECELL_X3_Y29_N5   ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; CPU:u0|CPU_sdram:sdram|oe~_Duplicate_13                                                                                                                                                                                                                                                                                                                     ; DDIOOECELL_X1_Y29_N5   ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; CPU:u0|CPU_sdram:sdram|oe~_Duplicate_14                                                                                                                                                                                                                                                                                                                     ; DDIOOECELL_X3_Y29_N33  ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; CPU:u0|CPU_sdram:sdram|oe~_Duplicate_15                                                                                                                                                                                                                                                                                                                     ; DDIOOECELL_X3_Y29_N19  ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; CPU:u0|CPU_sdram:sdram|oe~_Duplicate_2                                                                                                                                                                                                                                                                                                                      ; DDIOOECELL_X28_Y29_N12 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; CPU:u0|CPU_sdram:sdram|oe~_Duplicate_3                                                                                                                                                                                                                                                                                                                      ; DDIOOECELL_X32_Y29_N33 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; CPU:u0|CPU_sdram:sdram|oe~_Duplicate_4                                                                                                                                                                                                                                                                                                                      ; DDIOOECELL_X32_Y29_N26 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; CPU:u0|CPU_sdram:sdram|oe~_Duplicate_5                                                                                                                                                                                                                                                                                                                      ; DDIOOECELL_X30_Y29_N26 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; CPU:u0|CPU_sdram:sdram|oe~_Duplicate_6                                                                                                                                                                                                                                                                                                                      ; DDIOOECELL_X30_Y29_N19 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; CPU:u0|CPU_sdram:sdram|oe~_Duplicate_7                                                                                                                                                                                                                                                                                                                      ; DDIOOECELL_X37_Y29_N5  ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; CPU:u0|CPU_sdram:sdram|oe~_Duplicate_8                                                                                                                                                                                                                                                                                                                      ; DDIOOECELL_X9_Y29_N12  ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; CPU:u0|CPU_sdram:sdram|oe~_Duplicate_9                                                                                                                                                                                                                                                                                                                      ; DDIOOECELL_X5_Y29_N19  ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; CPU:u0|CPU_spi_ADC:spi_adc|always11~0                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X7_Y1_N12       ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPU:u0|CPU_spi_ADC:spi_adc|always6~0                                                                                                                                                                                                                                                                                                                        ; LCCOMB_X5_Y2_N4        ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPU:u0|CPU_spi_ADC:spi_adc|control_wr_strobe                                                                                                                                                                                                                                                                                                                ; LCCOMB_X5_Y2_N26       ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPU:u0|CPU_spi_ADC:spi_adc|endofpacketvalue_wr_strobe~0                                                                                                                                                                                                                                                                                                     ; LCCOMB_X5_Y2_N14       ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPU:u0|CPU_spi_ADC:spi_adc|p1_slowcount~1                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X7_Y1_N2        ; 5       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; CPU:u0|CPU_spi_ADC:spi_adc|rx_holding_reg[8]~0                                                                                                                                                                                                                                                                                                              ; LCCOMB_X8_Y1_N0        ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPU:u0|CPU_spi_ADC:spi_adc|shift_reg[11]~19                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X6_Y2_N14       ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPU:u0|CPU_spi_ADC:spi_adc|slaveselect_wr_strobe~0                                                                                                                                                                                                                                                                                                          ; LCCOMB_X5_Y2_N8        ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPU:u0|CPU_spi_ADC:spi_adc|write_tx_holding                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X6_Y2_N6        ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPU:u0|CPU_spi_ADC:spi_dac|always11~0                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X14_Y3_N22      ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPU:u0|CPU_spi_ADC:spi_dac|always6~0                                                                                                                                                                                                                                                                                                                        ; LCCOMB_X9_Y4_N2        ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPU:u0|CPU_spi_ADC:spi_dac|control_wr_strobe                                                                                                                                                                                                                                                                                                                ; LCCOMB_X9_Y4_N0        ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPU:u0|CPU_spi_ADC:spi_dac|endofpacketvalue_wr_strobe~0                                                                                                                                                                                                                                                                                                     ; LCCOMB_X9_Y4_N22       ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPU:u0|CPU_spi_ADC:spi_dac|p1_slowcount~1                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X14_Y3_N0       ; 5       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; CPU:u0|CPU_spi_ADC:spi_dac|rx_holding_reg[7]~0                                                                                                                                                                                                                                                                                                              ; LCCOMB_X12_Y3_N24      ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPU:u0|CPU_spi_ADC:spi_dac|shift_reg[11]~19                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X14_Y3_N16      ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPU:u0|CPU_spi_ADC:spi_dac|slaveselect_wr_strobe~0                                                                                                                                                                                                                                                                                                          ; LCCOMB_X9_Y4_N28       ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPU:u0|CPU_spi_ADC:spi_dac|write_tx_holding                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X9_Y4_N30       ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPU:u0|CPU_uart:uart_dbg|CPU_uart_regs:the_CPU_uart_regs|control_wr_strobe                                                                                                                                                                                                                                                                                  ; LCCOMB_X4_Y5_N10       ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPU:u0|CPU_uart:uart_dbg|CPU_uart_regs:the_CPU_uart_regs|tx_wr_strobe                                                                                                                                                                                                                                                                                       ; LCCOMB_X4_Y5_N24       ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPU:u0|CPU_uart:uart_dbg|CPU_uart_rx:the_CPU_uart_rx|got_new_char                                                                                                                                                                                                                                                                                           ; LCCOMB_X3_Y1_N0        ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPU:u0|CPU_uart:uart_dbg|CPU_uart_rx:the_CPU_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9]~0                                                                                                                                                                                                                                               ; LCCOMB_X4_Y1_N18       ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPU:u0|CPU_uart:uart_dbg|CPU_uart_tx:the_CPU_uart_tx|always4~0                                                                                                                                                                                                                                                                                              ; LCCOMB_X3_Y4_N28       ; 10      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; CPU:u0|CPU_uart:uart_dbg|CPU_uart_tx:the_CPU_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[1]~1                                                                                                                                                                                                                                        ; LCCOMB_X5_Y5_N2        ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPU:u0|CPU_uart:uart|CPU_uart_regs:the_CPU_uart_regs|control_wr_strobe                                                                                                                                                                                                                                                                                      ; LCCOMB_X3_Y9_N28       ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPU:u0|CPU_uart:uart|CPU_uart_regs:the_CPU_uart_regs|tx_wr_strobe                                                                                                                                                                                                                                                                                           ; LCCOMB_X3_Y9_N2        ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPU:u0|CPU_uart:uart|CPU_uart_rx:the_CPU_uart_rx|got_new_char                                                                                                                                                                                                                                                                                               ; LCCOMB_X2_Y7_N16       ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPU:u0|CPU_uart:uart|CPU_uart_rx:the_CPU_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]~0                                                                                                                                                                                                                                                   ; LCCOMB_X2_Y20_N22      ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPU:u0|CPU_uart:uart|CPU_uart_tx:the_CPU_uart_tx|always4~0                                                                                                                                                                                                                                                                                                  ; LCCOMB_X2_Y9_N28       ; 10      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; CPU:u0|CPU_uart:uart|CPU_uart_tx:the_CPU_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[9]~1                                                                                                                                                                                                                                            ; LCCOMB_X1_Y6_N18       ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPU:u0|GyroVarSet_60:varset_1|Decoder0~100                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X17_Y8_N22      ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPU:u0|GyroVarSet_60:varset_1|Decoder0~101                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X17_Y8_N24      ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPU:u0|GyroVarSet_60:varset_1|Decoder0~102                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X17_Y5_N30      ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPU:u0|GyroVarSet_60:varset_1|Decoder0~103                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X21_Y9_N10      ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPU:u0|GyroVarSet_60:varset_1|Decoder0~104                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X28_Y7_N14      ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPU:u0|GyroVarSet_60:varset_1|Decoder0~105                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X17_Y9_N30      ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPU:u0|GyroVarSet_60:varset_1|Decoder0~106                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X17_Y9_N8       ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPU:u0|GyroVarSet_60:varset_1|Decoder0~107                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X17_Y9_N6       ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPU:u0|GyroVarSet_60:varset_1|Decoder0~33                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X19_Y9_N14      ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPU:u0|GyroVarSet_60:varset_1|Decoder0~36                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X19_Y7_N0       ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPU:u0|GyroVarSet_60:varset_1|Decoder0~37                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X19_Y10_N4      ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPU:u0|GyroVarSet_60:varset_1|Decoder0~40                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X20_Y9_N4       ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPU:u0|GyroVarSet_60:varset_1|Decoder0~43                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X17_Y8_N20      ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPU:u0|GyroVarSet_60:varset_1|Decoder0~45                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X17_Y6_N16      ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPU:u0|GyroVarSet_60:varset_1|Decoder0~46                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X20_Y9_N22      ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPU:u0|GyroVarSet_60:varset_1|Decoder0~47                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X17_Y8_N10      ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPU:u0|GyroVarSet_60:varset_1|Decoder0~48                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X21_Y9_N26      ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPU:u0|GyroVarSet_60:varset_1|Decoder0~50                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X16_Y9_N18      ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPU:u0|GyroVarSet_60:varset_1|Decoder0~53                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X16_Y9_N26      ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPU:u0|GyroVarSet_60:varset_1|Decoder0~54                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X17_Y6_N28      ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPU:u0|GyroVarSet_60:varset_1|Decoder0~55                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X17_Y6_N22      ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPU:u0|GyroVarSet_60:varset_1|Decoder0~57                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X21_Y9_N24      ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPU:u0|GyroVarSet_60:varset_1|Decoder0~58                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X21_Y9_N6       ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPU:u0|GyroVarSet_60:varset_1|Decoder0~59                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X19_Y9_N18      ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPU:u0|GyroVarSet_60:varset_1|Decoder0~60                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X20_Y9_N20      ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPU:u0|GyroVarSet_60:varset_1|Decoder0~61                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X17_Y6_N20      ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPU:u0|GyroVarSet_60:varset_1|Decoder0~62                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X21_Y9_N4       ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPU:u0|GyroVarSet_60:varset_1|Decoder0~63                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X21_Y9_N18      ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPU:u0|GyroVarSet_60:varset_1|Decoder0~64                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X21_Y9_N2       ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPU:u0|GyroVarSet_60:varset_1|Decoder0~67                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X21_Y9_N16      ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPU:u0|GyroVarSet_60:varset_1|Decoder0~68                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X17_Y8_N28      ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPU:u0|GyroVarSet_60:varset_1|Decoder0~69                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X17_Y9_N26      ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPU:u0|GyroVarSet_60:varset_1|Decoder0~70                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X17_Y6_N14      ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPU:u0|GyroVarSet_60:varset_1|Decoder0~72                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X21_Y9_N22      ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPU:u0|GyroVarSet_60:varset_1|Decoder0~73                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X20_Y9_N18      ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPU:u0|GyroVarSet_60:varset_1|Decoder0~74                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X16_Y7_N10      ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPU:u0|GyroVarSet_60:varset_1|Decoder0~75                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X16_Y7_N20      ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPU:u0|GyroVarSet_60:varset_1|Decoder0~76                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X17_Y6_N8       ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPU:u0|GyroVarSet_60:varset_1|Decoder0~77                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X17_Y9_N20      ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPU:u0|GyroVarSet_60:varset_1|Decoder0~78                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X21_Y9_N28      ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPU:u0|GyroVarSet_60:varset_1|Decoder0~79                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X21_Y9_N12      ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPU:u0|GyroVarSet_60:varset_1|Decoder0~80                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X21_Y9_N30      ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPU:u0|GyroVarSet_60:varset_1|Decoder0~81                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X17_Y6_N6       ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPU:u0|GyroVarSet_60:varset_1|Decoder0~82                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X20_Y9_N8       ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPU:u0|GyroVarSet_60:varset_1|Decoder0~83                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X21_Y9_N0       ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPU:u0|GyroVarSet_60:varset_1|Decoder0~84                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X20_Y9_N6       ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPU:u0|GyroVarSet_60:varset_1|Decoder0~85                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X17_Y6_N12      ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPU:u0|GyroVarSet_60:varset_1|Decoder0~86                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X21_Y9_N14      ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPU:u0|GyroVarSet_60:varset_1|Decoder0~87                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X21_Y9_N8       ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPU:u0|GyroVarSet_60:varset_1|Decoder0~88                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X16_Y9_N24      ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPU:u0|GyroVarSet_60:varset_1|Decoder0~89                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X17_Y9_N22      ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPU:u0|GyroVarSet_60:varset_1|Decoder0~90                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X20_Y8_N2       ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPU:u0|GyroVarSet_60:varset_1|Decoder0~91                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X28_Y9_N22      ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPU:u0|GyroVarSet_60:varset_1|Decoder0~92                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X32_Y10_N12     ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPU:u0|GyroVarSet_60:varset_1|Decoder0~94                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X17_Y9_N12      ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPU:u0|GyroVarSet_60:varset_1|Decoder0~95                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X31_Y6_N22      ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPU:u0|GyroVarSet_60:varset_1|Decoder0~96                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X17_Y5_N24      ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPU:u0|GyroVarSet_60:varset_1|Decoder0~97                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X17_Y9_N14      ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPU:u0|GyroVarSet_60:varset_1|Decoder0~98                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X17_Y6_N30      ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPU:u0|GyroVarSet_60:varset_1|Decoder0~99                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X17_Y9_N28      ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPU:u0|GyroVarSet_60:varset_1|o_reg12[0]                                                                                                                                                                                                                                                                                                                    ; FF_X24_Y1_N3           ; 34      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; CPU:u0|GyroVarSet_60:varset_1|readdata[0]~4                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X15_Y9_N30      ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPU:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                                                                                                                                                                                                                ; FF_X16_Y16_N25         ; 481     ; Async. clear                          ; yes    ; Global Clock         ; GCLK15           ; --                        ;
; CPU:u0|altera_reset_controller:rst_controller|merged_reset~0                                                                                                                                                                                                                                                                                                ; LCCOMB_X17_Y15_N24     ; 3       ; Async. clear                          ; yes    ; Global Clock         ; GCLK13           ; --                        ;
; CPU:u0|altera_reset_controller:rst_controller|r_early_rst                                                                                                                                                                                                                                                                                                   ; FF_X14_Y26_N15         ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPU:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                                    ; FF_X14_Y26_N1          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; CPU:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                                    ; FF_X14_Y26_N1          ; 3034    ; Async. clear, Async. load             ; yes    ; Global Clock         ; GCLK11           ; --                        ;
; HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                                                                                                                                                                                                   ; FF_X28_Y24_N7          ; 42      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]                                                                                                                                                                                                   ; FF_X29_Y24_N17         ; 50      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|valid_rdreq~0                                                                                                                                                                                                                   ; LCCOMB_X26_Y24_N6      ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|valid_wrreq                                                                                                                                                                                                                     ; LCCOMB_X24_Y24_N28     ; 20      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; HINS_fog_v1:u_hins_fog_v1|feedback_step_gen_v1:u_fb_step_gen|Mux0~0                                                                                                                                                                                                                                                                                         ; LCCOMB_X36_Y23_N12     ; 28      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; HINS_fog_v1:u_hins_fog_v1|feedback_step_gen_v1:u_fb_step_gen|Mux64~0                                                                                                                                                                                                                                                                                        ; LCCOMB_X36_Y23_N6      ; 33      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; HINS_fog_v1:u_hins_fog_v1|feedback_step_gen_v1:u_fb_step_gen|reg_fb_ON[0]                                                                                                                                                                                                                                                                                   ; FF_X39_Y22_N1          ; 156     ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; HINS_fog_v1:u_hins_fog_v1|my_err_signal_gen_v1:u_err_gen|Selector108~1                                                                                                                                                                                                                                                                                      ; LCCOMB_X37_Y27_N20     ; 22      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; HINS_fog_v1:u_hins_fog_v1|my_err_signal_gen_v1:u_err_gen|Selector140~1                                                                                                                                                                                                                                                                                      ; LCCOMB_X37_Y27_N24     ; 22      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; HINS_fog_v1:u_hins_fog_v1|my_err_signal_gen_v1:u_err_gen|WideOr13~0                                                                                                                                                                                                                                                                                         ; LCCOMB_X33_Y24_N22     ; 35      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; HINS_fog_v1:u_hins_fog_v1|my_err_signal_gen_v1:u_err_gen|WideOr14~0                                                                                                                                                                                                                                                                                         ; LCCOMB_X37_Y27_N4      ; 64      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; HINS_fog_v1:u_hins_fog_v1|my_err_signal_gen_v1:u_err_gen|adc_sum[30]~32                                                                                                                                                                                                                                                                                     ; LCCOMB_X37_Y27_N30     ; 64      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; HINS_fog_v1:u_hins_fog_v1|my_err_signal_gen_v1:u_err_gen|cstate.ERR_GEN                                                                                                                                                                                                                                                                                     ; FF_X33_Y25_N21         ; 25      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; HINS_fog_v1:u_hins_fog_v1|my_err_signal_gen_v1:u_err_gen|wait_counter[4]~103                                                                                                                                                                                                                                                                                ; LCCOMB_X33_Y24_N14     ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; HINS_fog_v1:u_hins_fog_v1|my_modulation_gen_v1:u_mod_gen|LessThan0~9                                                                                                                                                                                                                                                                                        ; LCCOMB_X30_Y26_N2      ; 34      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; HINS_fog_v1:u_hins_fog_v1|my_modulation_gen_v1:u_mod_gen|o_stepTrig                                                                                                                                                                                                                                                                                         ; FF_X31_Y25_N5          ; 64      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                ; JTAG_X1_Y15_N0         ; 915     ; Clock                                 ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                ; JTAG_X1_Y15_N0         ; 25      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; i2c_controller_ADS122C04:inst_i2c_ADS122C04|CLK_COUNT[6]                                                                                                                                                                                                                                                                                                    ; FF_X40_Y15_N17         ; 1134    ; Clock                                 ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; i2c_controller_ADS122C04:inst_i2c_ADS122C04|HW_SM~12                                                                                                                                                                                                                                                                                                        ; LCCOMB_X35_Y16_N26     ; 34      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; i2c_controller_ADS122C04:inst_i2c_ADS122C04|Selector18~0                                                                                                                                                                                                                                                                                                    ; LCCOMB_X31_Y14_N12     ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; i2c_controller_ADS122C04:inst_i2c_ADS122C04|Selector48~1                                                                                                                                                                                                                                                                                                    ; LCCOMB_X31_Y18_N28     ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; i2c_controller_ADS122C04:inst_i2c_ADS122C04|clk_2x                                                                                                                                                                                                                                                                                                          ; FF_X40_Y15_N3          ; 1       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; i2c_controller_ADS122C04:inst_i2c_ADS122C04|counter[2]~17                                                                                                                                                                                                                                                                                                   ; LCCOMB_X36_Y18_N26     ; 8       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; i2c_controller_ADS122C04:inst_i2c_ADS122C04|counter[7]~22                                                                                                                                                                                                                                                                                                   ; LCCOMB_X36_Y18_N30     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; i2c_controller_ADS122C04:inst_i2c_ADS122C04|drdy_timeout[31]~66                                                                                                                                                                                                                                                                                             ; LCCOMB_X31_Y18_N12     ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; i2c_controller_ADS122C04:inst_i2c_ADS122C04|i2c_clk                                                                                                                                                                                                                                                                                                         ; FF_X40_Y15_N23         ; 214     ; Clock                                 ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; i2c_controller_ADS122C04:inst_i2c_ADS122C04|o_AIN0[0]~1                                                                                                                                                                                                                                                                                                     ; LCCOMB_X32_Y18_N4      ; 24      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; i2c_controller_ADS122C04:inst_i2c_ADS122C04|o_AIN1[0]~0                                                                                                                                                                                                                                                                                                     ; LCCOMB_X31_Y14_N26     ; 24      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; i2c_controller_ADS122C04:inst_i2c_ADS122C04|o_AIN2[0]~0                                                                                                                                                                                                                                                                                                     ; LCCOMB_X31_Y14_N4      ; 24      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; i2c_controller_ADS122C04:inst_i2c_ADS122C04|o_AIN3[0]~1                                                                                                                                                                                                                                                                                                     ; LCCOMB_X31_Y18_N26     ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; i2c_controller_ADS122C04:inst_i2c_ADS122C04|o_AIN3[0]~2                                                                                                                                                                                                                                                                                                     ; LCCOMB_X31_Y14_N10     ; 24      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; i2c_controller_ADS122C04:inst_i2c_ADS122C04|o_w_enable                                                                                                                                                                                                                                                                                                      ; LCCOMB_X37_Y17_N20     ; 3       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; i2c_controller_ADS122C04:inst_i2c_ADS122C04|saved_addr[1]~1                                                                                                                                                                                                                                                                                                 ; LCCOMB_X29_Y17_N12     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; i2c_controller_ADS122C04:inst_i2c_ADS122C04|saved_data[2]~7                                                                                                                                                                                                                                                                                                 ; LCCOMB_X31_Y18_N6      ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; i2c_controller_ADS122C04:inst_i2c_ADS122C04|saved_data[6]~6                                                                                                                                                                                                                                                                                                 ; LCCOMB_X35_Y18_N26     ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; i2c_controller_ADS122C04:inst_i2c_ADS122C04|state.READ_ACK2_B                                                                                                                                                                                                                                                                                               ; FF_X35_Y18_N5          ; 25      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|Selector6~3                                                                                                                                                                                                                                                                                                   ; LCCOMB_X39_Y8_N18      ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|clk_2x                                                                                                                                                                                                                                                                                                        ; FF_X40_Y11_N21         ; 1       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|counter[1]~12                                                                                                                                                                                                                                                                                                 ; LCCOMB_X36_Y7_N20      ; 8       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|counter[7]~24                                                                                                                                                                                                                                                                                                 ; LCCOMB_X37_Y7_N24      ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|i2c_clk                                                                                                                                                                                                                                                                                                       ; FF_X40_Y15_N5          ; 289     ; Clock                                 ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|o_GYROX[0]~1                                                                                                                                                                                                                                                                                                  ; LCCOMB_X37_Y8_N18      ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|o_GYROY[0]~0                                                                                                                                                                                                                                                                                                  ; LCCOMB_X35_Y8_N30      ; 96      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|o_w_enable                                                                                                                                                                                                                                                                                                    ; LCCOMB_X39_Y7_N26      ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|saved_data[7]~1                                                                                                                                                                                                                                                                                               ; LCCOMB_X36_Y7_N18      ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|state.READ_ACK2_B                                                                                                                                                                                                                                                                                             ; FF_X39_Y8_N21          ; 14      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; i2c_controller_eeprom:inst_i2c_eeprom|clk_2x                                                                                                                                                                                                                                                                                                                ; FF_X40_Y14_N21         ; 1       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; i2c_controller_eeprom:inst_i2c_eeprom|counter[7]~11                                                                                                                                                                                                                                                                                                         ; LCCOMB_X38_Y12_N22     ; 8       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; i2c_controller_eeprom:inst_i2c_eeprom|counter[7]~27                                                                                                                                                                                                                                                                                                         ; LCCOMB_X39_Y12_N30     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; i2c_controller_eeprom:inst_i2c_eeprom|i2c_clk                                                                                                                                                                                                                                                                                                               ; FF_X40_Y15_N27         ; 169     ; Clock                                 ; yes    ; Global Clock         ; GCLK5            ; --                        ;
; i2c_controller_eeprom:inst_i2c_eeprom|o_rd_data[0]~1                                                                                                                                                                                                                                                                                                        ; LCCOMB_X38_Y13_N12     ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; i2c_controller_eeprom:inst_i2c_eeprom|saved_addr[1]~0                                                                                                                                                                                                                                                                                                       ; LCCOMB_X37_Y11_N0      ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; i2c_controller_eeprom:inst_i2c_eeprom|saved_regaddr_H[0]~0                                                                                                                                                                                                                                                                                                  ; LCCOMB_X38_Y10_N0      ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; i2c_controller_eeprom:inst_i2c_eeprom|saved_write_3[7]~0                                                                                                                                                                                                                                                                                                    ; LCCOMB_X37_Y11_N16     ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; i2c_controller_eeprom:inst_i2c_eeprom|write_enable                                                                                                                                                                                                                                                                                                          ; LCCOMB_X39_Y14_N22     ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; my_sync_gen:sync_gen_inst|counter[18]~88                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X20_Y16_N12     ; 32      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; my_timer:timer_inst|o_timer[8]~40                                                                                                                                                                                                                                                                                                                           ; LCCOMB_X24_Y1_N26      ; 64      ; Clock enable, Sync. clear             ; no     ; --                   ; --               ; --                        ;
; pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0]                                                                                                                                                                                                                                                                             ; PLL_1                  ; 53      ; Clock                                 ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[3]                                                                                                                                                                                                                                                                             ; PLL_1                  ; 4627    ; Clock                                 ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; r_locked_sync2                                                                                                                                                                                                                                                                                                                                              ; FF_X26_Y18_N5          ; 20      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; r_locked_sync2                                                                                                                                                                                                                                                                                                                                              ; FF_X26_Y18_N5          ; 1077    ; Async. clear                          ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                    ; FF_X8_Y23_N3           ; 86      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0                         ; LCCOMB_X11_Y24_N10     ; 4       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena                           ; LCCOMB_X11_Y24_N12     ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0                         ; LCCOMB_X11_Y24_N24     ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1            ; LCCOMB_X10_Y24_N8      ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~8                            ; LCCOMB_X11_Y22_N14     ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~11                           ; LCCOMB_X11_Y22_N16     ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                              ; FF_X14_Y25_N25         ; 37      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]                              ; FF_X15_Y22_N25         ; 30      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~24                             ; LCCOMB_X14_Y22_N20     ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~15              ; LCCOMB_X12_Y24_N0      ; 5       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~16              ; LCCOMB_X12_Y23_N0      ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~14                                ; LCCOMB_X8_Y24_N18      ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0                       ; LCCOMB_X8_Y23_N18      ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~18                    ; LCCOMB_X11_Y22_N8      ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~7                     ; LCCOMB_X14_Y25_N20     ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]~19      ; LCCOMB_X7_Y23_N6       ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]~20 ; LCCOMB_X6_Y24_N2       ; 6       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]~23 ; LCCOMB_X7_Y23_N24      ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]         ; FF_X8_Y24_N3           ; 15      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]        ; FF_X8_Y23_N23          ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]         ; FF_X8_Y24_N25          ; 57      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]         ; FF_X8_Y23_N11          ; 56      ; Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                  ; LCCOMB_X8_Y23_N4       ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                        ; FF_X9_Y26_N29          ; 45      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                      ; LCCOMB_X10_Y24_N10     ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated|eq_node[0]~1                                                                                                                       ; LCCOMB_X19_Y24_N18     ; 23      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated|eq_node[1]~0                                                                                                                       ; LCCOMB_X20_Y25_N20     ; 23      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                                                                                                     ; FF_X21_Y25_N13         ; 33      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|collect_data                                                                                                                                                                                                                                    ; LCCOMB_X19_Y25_N26     ; 29      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~0                                                                                                                                                                                                                                     ; LCCOMB_X14_Y24_N2      ; 32      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~1                                                                                                                                                                                                                                     ; LCCOMB_X14_Y24_N4      ; 32      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                       ; FF_X21_Y25_N1          ; 607     ; Async. clear                          ; yes    ; Global Clock         ; GCLK14           ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]~1                                                                                                                                                                                               ; LCCOMB_X15_Y23_N18     ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set~4                                                                                                                                                                                  ; LCCOMB_X19_Y25_N2      ; 24      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0                                                                                                                                                                   ; LCCOMB_X21_Y25_N4      ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~1                                                                                                                                                       ; LCCOMB_X15_Y26_N16     ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset                                                                                                                                             ; LCCOMB_X16_Y26_N4      ; 11      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_uhi:auto_generated|counter_reg_bit[6]~0                                                         ; LCCOMB_X20_Y26_N26     ; 7       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated|counter_reg_bit[4]~0                                                                        ; LCCOMB_X15_Y26_N8      ; 5       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]~0                                                                           ; LCCOMB_X16_Y26_N16     ; 1       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena                                                                                                                                   ; LCCOMB_X16_Y26_N6      ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]~8                                                                                                                                                                                                              ; LCCOMB_X9_Y27_N10      ; 4       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]~9                                                                                                                                                                                                              ; LCCOMB_X9_Y27_N8       ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]~5                                                                                                                                                                                                         ; LCCOMB_X9_Y27_N24      ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_shift_enable~1                                                                                                                                                                                                                           ; LCCOMB_X17_Y25_N18     ; 17      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]~34                                                                                                                                                                                                                           ; LCCOMB_X15_Y23_N2      ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]~1                                                                                                                                                                                                                      ; LCCOMB_X15_Y23_N24     ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_setup_ena                                                                                                                                                                                                                               ; LCCOMB_X14_Y24_N8      ; 385     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                                                  ; Location           ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; CPU:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                          ; FF_X16_Y16_N25     ; 481     ; 0                                    ; Global Clock         ; GCLK15           ; --                        ;
; CPU:u0|altera_reset_controller:rst_controller|merged_reset~0                                                          ; LCCOMB_X17_Y15_N24 ; 3       ; 0                                    ; Global Clock         ; GCLK13           ; --                        ;
; CPU:u0|altera_reset_controller:rst_controller|r_sync_rst                                                              ; FF_X14_Y26_N1      ; 3034    ; 0                                    ; Global Clock         ; GCLK11           ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                          ; JTAG_X1_Y15_N0     ; 915     ; 6                                    ; Global Clock         ; GCLK0            ; --                        ;
; i2c_controller_ADS122C04:inst_i2c_ADS122C04|CLK_COUNT[6]                                                              ; FF_X40_Y15_N17     ; 1134    ; 0                                    ; Global Clock         ; GCLK9            ; --                        ;
; i2c_controller_ADS122C04:inst_i2c_ADS122C04|i2c_clk                                                                   ; FF_X40_Y15_N23     ; 214     ; 0                                    ; Global Clock         ; GCLK8            ; --                        ;
; i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|i2c_clk                                                                 ; FF_X40_Y15_N5      ; 289     ; 0                                    ; Global Clock         ; GCLK7            ; --                        ;
; i2c_controller_eeprom:inst_i2c_eeprom|i2c_clk                                                                         ; FF_X40_Y15_N27     ; 169     ; 0                                    ; Global Clock         ; GCLK5            ; --                        ;
; pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0]                                       ; PLL_1              ; 53      ; 6                                    ; Global Clock         ; GCLK3            ; --                        ;
; pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1]                                       ; PLL_1              ; 1       ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
; pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2]                                       ; PLL_1              ; 1       ; 0                                    ; Global Clock         ; GCLK1            ; --                        ;
; pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[3]                                       ; PLL_1              ; 4627    ; 30                                   ; Global Clock         ; GCLK4            ; --                        ;
; r_locked_sync2                                                                                                        ; FF_X26_Y18_N5      ; 1077    ; 0                                    ; Global Clock         ; GCLK6            ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; FF_X21_Y25_N1      ; 607     ; 0                                    ; Global Clock         ; GCLK14           ; --                        ;
+-----------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; Name                                                                                                                                                                                                                                                                                      ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size   ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF                   ; Location                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Mixed Width RDW Mode ; Port A RDW Mode        ; Port B RDW Mode        ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; CPU:u0|CPU_epcs:epcs|altsyncram:the_boot_copier_rom|altsyncram_tu31:auto_generated|ALTSYNCRAM                                                                                                                                                                                             ; AUTO ; ROM              ; Single Clock ; 256          ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 8192   ; 256                         ; 32                          ; --                          ; --                          ; 8192                ; 1    ; CPU_epcs_boot_rom.hex ; M9K_X13_Y12_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; CPU:u0|CPU_jtag_uart:jtag_uart|CPU_jtag_uart_scfifo_r:the_CPU_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                                                                          ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1    ; None                  ; M9K_X13_Y6_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; CPU:u0|CPU_jtag_uart:jtag_uart|CPU_jtag_uart_scfifo_w:the_CPU_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                                                                          ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1    ; None                  ; M9K_X13_Y13_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_nios2_ocimem:the_CPU_nios2_cpu_nios2_ocimem|CPU_nios2_cpu_ociram_sp_ram_module:CPU_nios2_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; Single Clock ; 256          ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 8192   ; 256                         ; 32                          ; --                          ; --                          ; 8192                ; 1    ; None                  ; M9K_X13_Y14_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_register_bank_a_module:CPU_nios2_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ALTSYNCRAM                                                                                                           ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; None                  ; M9K_X13_Y7_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_register_bank_b_module:CPU_nios2_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ALTSYNCRAM                                                                                                           ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; None                  ; M9K_X13_Y8_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|altsyncram_iv61:fifo_ram|ALTSYNCRAM                                                                                                                           ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 14           ; 256          ; 14           ; yes                    ; no                      ; yes                    ; yes                     ; 3584   ; 256                         ; 14                          ; 256                         ; 14                          ; 3584                ; 1    ; None                  ; M9K_X25_Y24_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_od24:auto_generated|ALTSYNCRAM                                                                                     ; AUTO ; Simple Dual Port ; Dual Clocks  ; 2048         ; 120          ; 2048         ; 120          ; yes                    ; no                      ; yes                    ; no                      ; 245760 ; 2048                        ; 120                         ; 2048                        ; 120                         ; 245760              ; 30   ; None                  ; M9K_X25_Y18_N0, M9K_X25_Y28_N0, M9K_X13_Y16_N0, M9K_X13_Y27_N0, M9K_X13_Y22_N0, M9K_X13_Y21_N0, M9K_X13_Y26_N0, M9K_X25_Y16_N0, M9K_X25_Y12_N0, M9K_X13_Y15_N0, M9K_X25_Y15_N0, M9K_X25_Y25_N0, M9K_X25_Y17_N0, M9K_X25_Y13_N0, M9K_X13_Y17_N0, M9K_X25_Y21_N0, M9K_X13_Y25_N0, M9K_X13_Y24_N0, M9K_X13_Y28_N0, M9K_X13_Y19_N0, M9K_X25_Y27_N0, M9K_X13_Y20_N0, M9K_X25_Y20_N0, M9K_X25_Y14_N0, M9K_X25_Y19_N0, M9K_X25_Y22_N0, M9K_X13_Y18_N0, M9K_X25_Y26_N0, M9K_X25_Y23_N0, M9K_X13_Y23_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |HINS_TOP_V1|CPU:u0|CPU_epcs:epcs|altsyncram:the_boot_copier_rom|altsyncram_tu31:auto_generated|ALTSYNCRAM                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(00000000000000010111000000111010) (270072) (94266) (1703A)    ;(00000100110000000000000001110100) (460000164) (79691892) (4C00074)   ;(10011000000000010100100000111010) (1664917238) (-1744746438) (-6-7-15-14-11-7-12-6)   ;(10011100111111111111100000000100) (2142447170) (-1660946428) (-6-3000-7-15-12)   ;(10011000001111111111110100011110) (1682449602) (-1740636898) (-6-7-1200-2-14-2)   ;(00000000000000000010000000111010) (20072) (8250) (203A)   ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;(00000000000000001001010000000110) (112006) (37894) (9406)   ;
;8;(00000001011111111111111111000100) (137777704) (25165764) (17FFFC4)    ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;(00000000000000000111101000000110) (75006) (31238) (7A06)   ;(00110000000001111000100000111010) (1706736776) (805799994) (3007883A)   ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;(00000000000000000111011100000110) (73406) (30470) (7706)   ;(00110000000010011000100000111010) (1707336776) (805931066) (3009883A)   ;(00011000000000000000010000100110) (-1294965250) (402654246) (18000426)   ;
;16;(00011001011111111111111100100110) (-1157189850) (427818790) (197FFF26)    ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;(00000000000000000000100000000110) (4006) (2054) (806)   ;(00000000001111111111010100000110) (17772406) (4191494) (3FF506)   ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;(00000000000000000010100100000110) (24406) (10502) (2906)   ;(00100000001111101110100000111010) (-277403224) (540993594) (203EE83A)   ;(00000000001111111111111100000110) (17777406) (4194054) (3FFF06)   ;
;24;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)    ;(00000000000000000010010100000110) (22406) (9478) (2506)   ;(00000000001111111111111100000110) (17777406) (4194054) (3FFF06)   ;(10111101110000000000000100000100) (1929706274) (-1111490300) (-4-2-3-15-15-14-15-12)   ;(00011001000001111000100000111010) (-1193263224) (419924026) (1907883A)   ;(00011000111111111111111111000100) (-1217189592) (419430340) (18FFFFC4)   ;(10010010010000000000001000110111) (884674233) (-1841298889) (-6-13-11-15-15-13-12-9)   ;(01001010010000000001000000001100) (-927473634) (1245712396) (4A40100C)   ;
;32;(01001000001111111111110100100110) (-1129707202) (1212153126) (483FFD26)    ;(10010000000000000000000100110101) (664673631) (-1879047883) (-6-15-15-15-15-14-12-11)   ;(10010010010000000000001000110111) (884674233) (-1841298889) (-6-13-11-15-15-13-12-9)   ;(01001010010000000010000000001100) (-927463634) (1245716492) (4A40200C)   ;(01001000001111111111110100100110) (-1129707202) (1212153126) (483FFD26)   ;(10010010010000000000000000110111) (884673233) (-1841299401) (-6-13-11-15-15-15-12-9)   ;(10010000000000000000000100110101) (664673631) (-1879047883) (-6-15-15-15-15-14-12-11)   ;(00100010010000000000000000100101) (-74967251) (574619685) (22400025)   ;
;40;(00100001000000000000000001000100) (-194967192) (553648196) (21000044)    ;(00100000111111111111100000011110) (-217193260) (553646110) (20FFF81E)   ;(10010010010000000000001000110111) (884674233) (-1841298889) (-6-13-11-15-15-13-12-9)   ;(01001010010000000010000000001100) (-927463634) (1245716492) (4A40200C)   ;(01001000001111111111110100100110) (-1129707202) (1212153126) (483FFD26)   ;(10010010010000000000000000110111) (884673233) (-1841299401) (-6-13-11-15-15-15-12-9)   ;(00100010010000000000000000100101) (-74967251) (574619685) (22400025)   ;(10111000000000000110100000111010) (1369769942) (-1207932870) (-4-7-15-15-9-7-12-6)   ;
;48;(10111000001011011000100000111010) (1383009942) (-1204975558) (-4-7-13-2-7-7-12-6)    ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;(00000000000000000001111100000110) (17406) (7942) (1F06)   ;(00000011000000010000000000000100) (300200004) (50397188) (3010004)   ;(10010011000000000000001100110101) (964674631) (-1828715723) (-6-12-15-15-15-12-12-11)   ;(10101000000000000000010100100110) (-630291684) (-1476393690) (-5-7-15-15-15-10-13-10)   ;(00000010110000000000000011000100) (260000304) (46137540) (2C000C4)   ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;
;56;(00000000000000000101100100000110) (54406) (22790) (5906)    ;(00010000000101111000100000111010) (2005704072) (269977658) (1017883A)   ;(00000000000000000000001000000110) (1006) (518) (206)   ;(00000010110000001100000000110100) (260140064) (46186548) (2C0C034)   ;(01011000100101101011000000111010) (898046424) (1486270522) (5896B03A)   ;(10110000001011111000100000111010) (383409942) (-1339062214) (-4-15-130-7-7-12-6)   ;(00000000000000000100011100000110) (43406) (18182) (4706)   ;(10111101100000000000000100000100) (1909706274) (-1115684604) (-4-2-7-15-15-14-15-12)   ;
;64;(10010011000000000000001000110111) (964674233) (-1828715977) (-6-12-15-15-15-13-12-9)    ;(01100011000000000000100000001100) (-2142446930) (1660946444) (6300080C)   ;(01100000001111111111110100100110) (1870292798) (1614806310) (603FFD26)   ;(10010000000000000000001100110101) (664674631) (-1879047371) (-6-15-15-15-15-12-12-11)   ;(10101000000000000000110000100110) (-630288084) (-1476391898) (-5-7-15-15-15-3-13-10)   ;(00000011000000010000000000000100) (300200004) (50397188) (3010004)   ;(10010011000000000000001100110101) (964674631) (-1828715723) (-6-12-15-15-15-12-12-11)   ;(00000010110000000000000110000100) (260000604) (46137732) (2C00184)   ;
;72;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)    ;(00000000000000000100100000000110) (44006) (18438) (4806)   ;(10010000000000000000001100110101) (664674631) (-1879047371) (-6-15-15-15-15-12-12-11)   ;(00000011000000010000000000000100) (300200004) (50397188) (3010004)   ;(10010011000000000000001100110101) (964674631) (-1828715723) (-6-12-15-15-15-12-12-11)   ;(00000010110000000011101001000100) (260035104) (46152260) (2C03A44)   ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;(00000000000000000100001000000110) (41006) (16902) (4206)   ;
;80;(10010000000000000000001100110101) (664674631) (-1879047371) (-6-15-15-15-15-12-12-11)    ;(10110000000000000110100000111010) (369769942) (-1342150598) (-4-15-15-15-9-7-12-6)   ;(10111010000000000000000100000100) (1569706274) (-1174404860) (-4-5-15-15-15-14-15-12)   ;(00000000001010111000100000111010) (12704072) (2852922) (2B883A)   ;(00000011000000010000000000000100) (300200004) (50397188) (3010004)   ;(10010011000000000000001100110101) (964674631) (-1828715723) (-6-12-15-15-15-12-12-11)   ;(00000010110000000010011111000100) (260023704) (46147524) (2C027C4)   ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;
;88;(00000000000000000011100100000110) (34406) (14598) (3906)    ;(00000000000101111000100000111010) (5704072) (1542202) (17883A)   ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;(00000000000000000011011000000110) (33006) (13830) (3606)   ;(00000000001000111000100000111010) (10704072) (2328634) (23883A)   ;(00000010110000000000000001000100) (260000104) (46137412) (2C00044)   ;(01010010110101101100000000111010) (118056424) (1389805626) (52D6C03A)   ;(01011000000000000000001100100110) (852517798) (1476395814) (58000326)   ;
;96;(00000010110000000011101111000100) (260035704) (46152644) (2C03BC4)    ;(01010010110101110000000000111010) (118116424) (1389822010) (52D7003A)   ;(01011000000000000000001000100110) (852517398) (1476395558) (58000226)   ;(00000000000101111000100000111010) (5704072) (1542202) (17883A)   ;(00000100010000000000000001000100) (420000104) (71303236) (4400044)   ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;(00000000000000000010101100000110) (25406) (11014) (2B06)   ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;
;104;(00000000000000000010100100000110) (24406) (10502) (2906)    ;(10010000000000000000001100110101) (664674631) (-1879047371) (-6-15-15-15-15-12-12-11)   ;(01010010100000000000011001101000) (92519502) (1384121960) (52800668)   ;(01010000000000000001100000100110) (-147469602) (1342183462) (50001826)   ;(00000101010000000000000001000100) (520000104) (88080452) (5400044)   ;(10001000000000000000110100011110) (-335320398) (-2013262562) (-7-7-15-15-15-2-14-2)   ;(00000011000000010000000000000100) (300200004) (50397188) (3010004)   ;(10010011000000000000001100110101) (964674631) (-1828715723) (-6-12-15-15-15-12-12-11)   ;
;112;(00000010110000000000000110000100) (260000604) (46137732) (2C00184)    ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;(00000000000000000001111100000110) (17406) (7942) (1F06)   ;(10010000000000000000001100110101) (664674631) (-1879047371) (-6-15-15-15-15-12-12-11)   ;(00000011000000010000000000000100) (300200004) (50397188) (3010004)   ;(10010011000000000000001100110101) (964674631) (-1828715723) (-6-12-15-15-15-12-12-11)   ;(00000010110000000010110111000100) (260026704) (46149060) (2C02DC4)   ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;
;120;(00000000000000000001100100000110) (14406) (6406) (1906)    ;(10010000000000000000001100110101) (664674631) (-1879047371) (-6-15-15-15-15-12-12-11)   ;(00000000000000000000100100000110) (4406) (2310) (906)   ;(00000011000000010000000000000100) (300200004) (50397188) (3010004)   ;(10010011000000000000001100110101) (964674631) (-1828715723) (-6-12-15-15-15-12-12-11)   ;(00000010110000000000010111000100) (260002704) (46138820) (2C005C4)   ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;(00000000000000000001001000000110) (11006) (4614) (1206)   ;
;128;(00000010110000000010000000000100) (260020004) (46145540) (2C02004)    ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;(00000000000000000000111100000110) (7406) (3846) (F06)   ;(10010000000000000000001100110101) (664674631) (-1879047371) (-6-15-15-15-15-12-12-11)   ;(01000000000000000110100000111010) (-2147419576) (1073768506) (4000683A)   ;(00000000000101111000100000111010) (5704072) (1542202) (17883A)   ;(10111010000000000000000100000100) (1569706274) (-1174404860) (-4-5-15-15-15-14-15-12)   ;(00000000000011011000100000111010) (3304072) (886842) (D883A)   ;
;136;(00000101000000000000000100000100) (500000404) (83886340) (5000104)    ;(01011000000101100001001000111010) (857927424) (1477841466) (5816123A)   ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;(00000000000000000000011000000110) (3006) (1542) (606)   ;(00110010100011001011000000111010) (1948162776) (848080954) (328CB03A)   ;(00110000000011000001011000111010) (1708045776) (806098490) (300C163A)   ;(10100101001111111111111111000100) (-1112516426) (-1522532412) (-5-10-12000-3-12)   ;(10100000001111111111100100011110) (-1612519694) (-1606420194) (-5-15-1200-6-14-2)   ;
;144;(01000000000000000110100000111010) (-2147419576) (1073768506) (4000683A)    ;(00000000000101111000100000111010) (5704072) (1542202) (17883A)   ;(10111101110000000000000100000100) (1929706274) (-1111490300) (-4-2-3-15-15-14-15-12)   ;(10010010010000000000001000110111) (884674233) (-1841298889) (-6-13-11-15-15-13-12-9)   ;(01001010010000000001000000001100) (-927473634) (1245712396) (4A40100C)   ;(01001000001111111111110100100110) (-1129707202) (1212153126) (483FFD26)   ;(10010010110000000000000100110101) (924673631) (-1832910539) (-6-13-3-15-15-14-12-11)   ;(10010010010000000000001000110111) (884674233) (-1841298889) (-6-13-11-15-15-13-12-9)   ;
;152;(01001010010000000010000000001100) (-927463634) (1245716492) (4A40200C)    ;(01001000001111111111110100100110) (-1129707202) (1212153126) (483FFD26)   ;(10010010100000000000000000100011) (904673209) (-1837105117) (-6-13-7-15-15-15-13-13)   ;(10111000000000000110100000111010) (1369769942) (-1207932870) (-4-7-15-15-9-7-12-6)   ;(10111011010000000000000100000100) (1689706274) (-1153433340) (-4-4-11-15-15-14-15-12)   ;(00000000000111001110000000111010) (7160072) (1892410) (1CE03A)   ;(01110100100000001111111111010100) (-2273220) (1954611156) (7480FFD4)   ;(10010100100000000000000001000100) (1104673270) (-1803550652) (-6-11-7-15-15-15-11-12)   ;
;160;(00000000100000000000000000000100) (40000004) (8388612) (800004)    ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;(00000000001111111000110100000110) (17706406) (4164870) (3F8D06)   ;(00000100000000000000100000000100) (400004004) (67110916) (4000804)   ;(00000011100000000011111111000100) (340037704) (58736580) (3803FC4)   ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;(00000000001111111110101000000110) (17765006) (4188678) (3FEA06)   ;(01010011100000000010010000011110) (192538388) (1400906782) (5380241E)   ;
;168;(10000100001111111111111111000100) (-917549130) (-2076180540) (-7-11-12000-3-12)    ;(10000000001111111111101100011110) (-1317551398) (-2143290594) (-7-15-1200-4-14-2)   ;(00000100000000000000011001000100) (400003104) (67110468) (4000644)   ;(00000011100000000000000000000100) (340000004) (58720260) (3800004)   ;(00000000100000000000110000000100) (40006004) (8391684) (800C04)   ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;(00000000001111111001000000000110) (17710006) (4165638) (3F9006)   ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;
;176;(00000000001111110111111100000110) (17677406) (4161286) (3F7F06)    ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;(00000000001111111101111000000110) (17757006) (4185606) (3FDE06)   ;(01010010100000000000100000001100) (92520366) (1384122380) (5280080C)   ;(01010000000101001001011010111010) (-142370376) (1343526586) (501496BA)   ;(01110000000111001101000001111010) (-435300772) (1880936570) (701CD07A)   ;(01110010100111001011000000111010) (-195320872) (1922871354) (729CB03A)   ;(10000100001111111111111111000100) (-917549130) (-2076180540) (-7-11-12000-3-12)   ;
;184;(10000000001111111111100000011110) (-1317552798) (-2143291362) (-7-15-1200-7-14-2)    ;(00000100000000000000000111000100) (400000704) (67109316) (40001C4)   ;(00000000100000000000100001000100) (40004104) (8390724) (800844)   ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;(00000000001111111000001000000110) (17701006) (4162054) (3F8206)   ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;(00000000001111110111000100000110) (17670406) (4157702) (3F7106)   ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;
;192;(00000000001111111101000000000110) (17750006) (4182022) (3FD006)    ;(01010010100000000000010000001100) (92518366) (1384121356) (5280040C)   ;(01010000000101001001011011111010) (-142370276) (1343526650) (501496FA)   ;(01110000000111001101000001111010) (-435300772) (1880936570) (701CD07A)   ;(01110010100111001011000000111010) (-195320872) (1922871354) (729CB03A)   ;(10000100001111111111111111000100) (-917549130) (-2076180540) (-7-11-12000-3-12)   ;(10000000001111111111100000011110) (-1317552798) (-2143291362) (-7-15-1200-7-14-2)   ;(01110000000001011000100000111010) (-441146872) (1879410746) (7005883A)   ;
;200;(00000011101111111111111111000100) (357777704) (62914500) (3BFFFC4)    ;(00010011101111110100111000100110) (-1937320250) (331304486) (13BF4E26)   ;(00010000100000000000000111000100) (2040000704) (276824516) (108001C4)   ;(00010000000001001101000011111010) (2001150372) (268751098) (1004D0FA)   ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;(00000000001111110111000100000110) (17670406) (4157702) (3F7106)   ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;(00000000001111110110000000000110) (17660006) (4153350) (3F6006)   ;
;208;(01101000000000000110100000111010) (-1442386872) (1744857146) (6800683A)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;216;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;224;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;232;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;240;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;248;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;


+--------------------------------------------------+
; Routing Usage Summary                            ;
+-----------------------+--------------------------+
; Routing Resource Type ; Usage                    ;
+-----------------------+--------------------------+
; Block interconnects   ; 13,516 / 47,787 ( 28 % ) ;
; C16 interconnects     ; 224 / 1,804 ( 12 % )     ;
; C4 interconnects      ; 7,272 / 31,272 ( 23 % )  ;
; Direct links          ; 2,083 / 47,787 ( 4 % )   ;
; Global clocks         ; 14 / 20 ( 70 % )         ;
; Local interconnects   ; 5,304 / 15,408 ( 34 % )  ;
; R24 interconnects     ; 276 / 1,775 ( 16 % )     ;
; R4 interconnects      ; 7,733 / 41,310 ( 19 % )  ;
+-----------------------+--------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 12.33) ; Number of LABs  (Total = 791) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 27                            ;
; 2                                           ; 16                            ;
; 3                                           ; 15                            ;
; 4                                           ; 7                             ;
; 5                                           ; 18                            ;
; 6                                           ; 22                            ;
; 7                                           ; 33                            ;
; 8                                           ; 28                            ;
; 9                                           ; 35                            ;
; 10                                          ; 25                            ;
; 11                                          ; 35                            ;
; 12                                          ; 45                            ;
; 13                                          ; 41                            ;
; 14                                          ; 54                            ;
; 15                                          ; 78                            ;
; 16                                          ; 312                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 2.55) ; Number of LABs  (Total = 791) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 614                           ;
; 1 Clock                            ; 659                           ;
; 1 Clock enable                     ; 244                           ;
; 1 Sync. clear                      ; 32                            ;
; 1 Sync. load                       ; 43                            ;
; 2 Async. clears                    ; 35                            ;
; 2 Clock enables                    ; 280                           ;
; 2 Clocks                           ; 107                           ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 20.69) ; Number of LABs  (Total = 791) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 1                             ;
; 1                                            ; 8                             ;
; 2                                            ; 21                            ;
; 3                                            ; 5                             ;
; 4                                            ; 9                             ;
; 5                                            ; 13                            ;
; 6                                            ; 9                             ;
; 7                                            ; 3                             ;
; 8                                            ; 11                            ;
; 9                                            ; 9                             ;
; 10                                           ; 17                            ;
; 11                                           ; 10                            ;
; 12                                           ; 14                            ;
; 13                                           ; 17                            ;
; 14                                           ; 29                            ;
; 15                                           ; 20                            ;
; 16                                           ; 33                            ;
; 17                                           ; 27                            ;
; 18                                           ; 28                            ;
; 19                                           ; 29                            ;
; 20                                           ; 49                            ;
; 21                                           ; 30                            ;
; 22                                           ; 32                            ;
; 23                                           ; 31                            ;
; 24                                           ; 41                            ;
; 25                                           ; 36                            ;
; 26                                           ; 30                            ;
; 27                                           ; 24                            ;
; 28                                           ; 44                            ;
; 29                                           ; 26                            ;
; 30                                           ; 39                            ;
; 31                                           ; 25                            ;
; 32                                           ; 71                            ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 7.61) ; Number of LABs  (Total = 791) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 1                             ;
; 1                                               ; 52                            ;
; 2                                               ; 69                            ;
; 3                                               ; 67                            ;
; 4                                               ; 37                            ;
; 5                                               ; 61                            ;
; 6                                               ; 69                            ;
; 7                                               ; 68                            ;
; 8                                               ; 78                            ;
; 9                                               ; 44                            ;
; 10                                              ; 45                            ;
; 11                                              ; 35                            ;
; 12                                              ; 35                            ;
; 13                                              ; 33                            ;
; 14                                              ; 25                            ;
; 15                                              ; 13                            ;
; 16                                              ; 39                            ;
; 17                                              ; 5                             ;
; 18                                              ; 4                             ;
; 19                                              ; 3                             ;
; 20                                              ; 1                             ;
; 21                                              ; 1                             ;
; 22                                              ; 2                             ;
; 23                                              ; 1                             ;
; 24                                              ; 1                             ;
; 25                                              ; 0                             ;
; 26                                              ; 0                             ;
; 27                                              ; 0                             ;
; 28                                              ; 0                             ;
; 29                                              ; 0                             ;
; 30                                              ; 0                             ;
; 31                                              ; 0                             ;
; 32                                              ; 2                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 16.19) ; Number of LABs  (Total = 791) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 0                             ;
; 2                                            ; 17                            ;
; 3                                            ; 31                            ;
; 4                                            ; 37                            ;
; 5                                            ; 20                            ;
; 6                                            ; 22                            ;
; 7                                            ; 22                            ;
; 8                                            ; 23                            ;
; 9                                            ; 35                            ;
; 10                                           ; 26                            ;
; 11                                           ; 21                            ;
; 12                                           ; 28                            ;
; 13                                           ; 37                            ;
; 14                                           ; 41                            ;
; 15                                           ; 32                            ;
; 16                                           ; 42                            ;
; 17                                           ; 27                            ;
; 18                                           ; 32                            ;
; 19                                           ; 27                            ;
; 20                                           ; 36                            ;
; 21                                           ; 26                            ;
; 22                                           ; 28                            ;
; 23                                           ; 18                            ;
; 24                                           ; 22                            ;
; 25                                           ; 20                            ;
; 26                                           ; 11                            ;
; 27                                           ; 11                            ;
; 28                                           ; 9                             ;
; 29                                           ; 9                             ;
; 30                                           ; 20                            ;
; 31                                           ; 13                            ;
; 32                                           ; 6                             ;
; 33                                           ; 6                             ;
; 34                                           ; 8                             ;
; 35                                           ; 8                             ;
; 36                                           ; 10                            ;
; 37                                           ; 4                             ;
; 38                                           ; 5                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 16    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 14    ;
+----------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                          ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+-------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                     ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+-------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Pass         ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.              ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.         ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.             ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.          ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found. ; I/O                 ;                   ;
; Pass         ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.          ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Pass         ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found. ; I/O                 ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.          ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                 ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                 ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                 ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.         ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                            ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+-------------------------------------------------+---------------------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass          ; 98           ; 36           ; 98           ; 0            ; 0            ; 102       ; 98           ; 0            ; 102       ; 102       ; 0            ; 5            ; 0            ; 4            ; 28           ; 0            ; 5            ; 28           ; 4            ; 0            ; 3            ; 5            ; 0            ; 0            ; 0            ; 0            ; 0            ; 102       ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable  ; 4            ; 66           ; 4            ; 102          ; 102          ; 0         ; 4            ; 102          ; 0         ; 0         ; 102          ; 97           ; 102          ; 98           ; 74           ; 102          ; 97           ; 74           ; 98           ; 102          ; 99           ; 97           ; 102          ; 102          ; 102          ; 102          ; 102          ; 0         ; 102          ; 102          ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; FPGA_TX             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DBG_TX              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SYNC_IN             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DAC_DATA_OUT[0]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DAC_DATA_OUT[1]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DAC_DATA_OUT[2]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DAC_DATA_OUT[3]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DAC_DATA_OUT[4]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DAC_DATA_OUT[5]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DAC_DATA_OUT[6]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DAC_DATA_OUT[7]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DAC_DATA_OUT[8]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DAC_DATA_OUT[9]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DAC_DATA_OUT[10]    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DAC_DATA_OUT[11]    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DAC_DATA_OUT[12]    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DAC_DATA_OUT[13]    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DAC_DATA_OUT[14]    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DAC_DATA_OUT[15]    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CLOCK_DAC           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DAC_RST             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DAC_MOSI            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DAC_SCLK            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DAC_CS              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CLOCK_ADC           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADC_MOSI            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADC_SCLK            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADC_CS              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_ADDR[0]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_ADDR[1]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_ADDR[2]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_ADDR[3]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_ADDR[4]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_ADDR[5]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_ADDR[6]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_ADDR[7]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_ADDR[8]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_ADDR[9]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_ADDR[10]      ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_ADDR[11]      ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_ADDR[12]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_BA[0]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_BA[1]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_CAS_N         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_CKE           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CLOCK_SDRAM         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_CS_N          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQM[0]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQM[1]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_RAS_N         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_WE_N          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; EPCS_ASDO           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; EPCS_DCLK           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; EPCS_NCSO           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDA_ADC             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SCL_ADC             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDA_EEPROM          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SCL_EEPROM          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDA_IMU             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SCL_IMU             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[0]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[1]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[2]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[3]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[4]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[5]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[6]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[7]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[8]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[9]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[10]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[11]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[12]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[13]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[14]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[15]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRDY_ADC            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CLOCK_100M          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRDY_IMU            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; EPCS_DATA0          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DAC_MISO            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADC_MISO            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DBG_RX              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FPGA_RX             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADC_DATA_IN[13]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADC_DATA_IN[12]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADC_DATA_IN[11]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADC_DATA_IN[10]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADC_DATA_IN[9]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADC_DATA_IN[8]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADC_DATA_IN[7]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADC_DATA_IN[6]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADC_DATA_IN[5]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADC_DATA_IN[4]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADC_DATA_IN[3]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADC_DATA_IN[2]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADC_DATA_IN[1]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADC_DATA_IN[0]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; Unreserved               ;
; Data[1]/ASDO                                                     ; Unreserved               ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; Unreserved               ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; Unreserved               ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; -40 C ;
; High Junction Temperature ; 100 C ;
+---------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                   ;
+------------------------------------------------------+------------------------------------------------------+-------------------+
; Source Clock(s)                                      ; Destination Clock(s)                                 ; Delay Added in ns ;
+------------------------------------------------------+------------------------------------------------------+-------------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 5.3               ;
+------------------------------------------------------+------------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                    ; Destination Register                                                                                                                                                                                                                                                                                          ; Delay Added in ns ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; CPU:u0|CPU_jtag_uart:jtag_uart|CPU_jtag_uart_scfifo_w:the_CPU_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[4]                                                             ; CPU:u0|CPU_jtag_uart:jtag_uart|CPU_jtag_uart_scfifo_w:the_CPU_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a7~portb_address_reg0                                                                                                         ; 0.252             ;
; CPU:u0|CPU_jtag_uart:jtag_uart|CPU_jtag_uart_scfifo_w:the_CPU_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[3]                                                             ; CPU:u0|CPU_jtag_uart:jtag_uart|CPU_jtag_uart_scfifo_w:the_CPU_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a7~portb_address_reg0                                                                                                         ; 0.252             ;
; CPU:u0|CPU_jtag_uart:jtag_uart|CPU_jtag_uart_scfifo_w:the_CPU_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[2]                                                             ; CPU:u0|CPU_jtag_uart:jtag_uart|CPU_jtag_uart_scfifo_w:the_CPU_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a7~portb_address_reg0                                                                                                         ; 0.252             ;
; CPU:u0|CPU_jtag_uart:jtag_uart|CPU_jtag_uart_scfifo_w:the_CPU_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[1]                                                             ; CPU:u0|CPU_jtag_uart:jtag_uart|CPU_jtag_uart_scfifo_w:the_CPU_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a7~portb_address_reg0                                                                                                         ; 0.252             ;
; CPU:u0|CPU_jtag_uart:jtag_uart|CPU_jtag_uart_scfifo_w:the_CPU_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[0]                                                             ; CPU:u0|CPU_jtag_uart:jtag_uart|CPU_jtag_uart_scfifo_w:the_CPU_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a7~portb_address_reg0                                                                                                         ; 0.252             ;
; CPU:u0|CPU_jtag_uart:jtag_uart|CPU_jtag_uart_scfifo_w:the_CPU_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[5]                                                             ; CPU:u0|CPU_jtag_uart:jtag_uart|CPU_jtag_uart_scfifo_w:the_CPU_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a7~portb_address_reg0                                                                                                         ; 0.252             ;
; HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                                                                                 ; HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]                                                                                                                                      ; 0.097             ;
; HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                                                                                 ; HINS_fog_v1:u_hins_fog_v1|adc_sync_buffer:u_adc_sync_fifo|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_r1k1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]                                                                                                                                      ; 0.093             ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                      ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                 ; 0.080             ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                      ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|CPU_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                 ; 0.079             ;
; CPU:u0|CPU_epcs:epcs|CPU_epcs_sub:the_CPU_epcs_sub|endofpacketvalue_reg[15]                                                                                                                                                                        ; CPU:u0|CPU_epcs:epcs|CPU_epcs_sub:the_CPU_epcs_sub|data_to_cpu[15]                                                                                                                                                                                                                                            ; 0.079             ;
; CPU:u0|CPU_epcs:epcs|CPU_epcs_sub:the_CPU_epcs_sub|endofpacketvalue_reg[14]                                                                                                                                                                        ; CPU:u0|CPU_epcs:epcs|CPU_epcs_sub:the_CPU_epcs_sub|data_to_cpu[14]                                                                                                                                                                                                                                            ; 0.079             ;
; CPU:u0|CPU_epcs:epcs|CPU_epcs_sub:the_CPU_epcs_sub|endofpacketvalue_reg[11]                                                                                                                                                                        ; CPU:u0|CPU_epcs:epcs|CPU_epcs_sub:the_CPU_epcs_sub|data_to_cpu[11]                                                                                                                                                                                                                                            ; 0.079             ;
; CPU:u0|CPU_epcs:epcs|CPU_epcs_sub:the_CPU_epcs_sub|endofpacketvalue_reg[13]                                                                                                                                                                        ; CPU:u0|CPU_epcs:epcs|CPU_epcs_sub:the_CPU_epcs_sub|data_to_cpu[13]                                                                                                                                                                                                                                            ; 0.079             ;
; CPU:u0|CPU_epcs:epcs|CPU_epcs_sub:the_CPU_epcs_sub|endofpacketvalue_reg[12]                                                                                                                                                                        ; CPU:u0|CPU_epcs:epcs|CPU_epcs_sub:the_CPU_epcs_sub|data_to_cpu[12]                                                                                                                                                                                                                                            ; 0.079             ;
; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|E_shift_rot_result[25]                                                                                                                                                                                    ; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|E_shift_rot_result[24]                                                                                                                                                                                                                                               ; 0.076             ;
; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|E_shift_rot_result[7]                                                                                                                                                                                     ; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|E_shift_rot_result[6]                                                                                                                                                                                                                                                ; 0.076             ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[6]                                                                                                                                           ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                                                                                                                      ; 0.076             ;
; CPU:u0|CPU_spi_ADC:spi_adc|rx_holding_reg[13]                                                                                                                                                                                                      ; CPU:u0|CPU_spi_ADC:spi_adc|data_to_cpu[13]                                                                                                                                                                                                                                                                    ; 0.074             ;
; CPU:u0|CPU_spi_ADC:spi_adc|rx_holding_reg[14]                                                                                                                                                                                                      ; CPU:u0|CPU_spi_ADC:spi_adc|data_to_cpu[14]                                                                                                                                                                                                                                                                    ; 0.074             ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][47]                                                                                                                                            ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][47]                                                                                                                                                                                                       ; 0.073             ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][47]                                                                                                                                            ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][47]                                                                                                                                                                                                       ; 0.073             ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][56]                                                                                                                                            ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][56]                                                                                                                                                                                                       ; 0.073             ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][56]                                                                                                                                            ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                       ; 0.073             ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][86]                                                                                                                                            ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][86]                                                                                                                                                                                                       ; 0.073             ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][86]                                                                                                                                            ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                       ; 0.073             ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][65]                                                                                                                                            ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][65]                                                                                                                                                                                                       ; 0.073             ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][65]                                                                                                                                            ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                       ; 0.073             ;
; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_debug_slave_wrapper:the_CPU_nios2_cpu_debug_slave_wrapper|CPU_nios2_cpu_debug_slave_sysclk:the_CPU_nios2_cpu_debug_slave_sysclk|jdo[30] ; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_nios2_ocimem:the_CPU_nios2_cpu_nios2_ocimem|MonAReg[6]                                                                                                                                             ; 0.073             ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][87]                                                                                                                                            ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][87]                                                                                                                                                                                                       ; 0.073             ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][87]                                                                                                                                            ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                       ; 0.073             ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][53]                                                                                                                                            ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][53]                                                                                                                                                                                                       ; 0.073             ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][53]                                                                                                                                            ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                       ; 0.073             ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][19]                                                                                                                                            ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][19]                                                                                                                                                                                                       ; 0.073             ;
; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][19]                                                                                                                                            ; CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][19]                                                                                                                                                                                                       ; 0.073             ;
; CPU:u0|CPU_uart:uart|CPU_uart_rx:the_CPU_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                                       ; CPU:u0|CPU_uart:uart|CPU_uart_rx:the_CPU_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9]                                                                                                                                                                                                       ; 0.066             ;
; CPU:u0|CPU_uart:uart_dbg|CPU_uart_rx:the_CPU_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                                   ; CPU:u0|CPU_uart:uart_dbg|CPU_uart_rx:the_CPU_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9]                                                                                                                                                                                                   ; 0.064             ;
; CPU:u0|CPU_uart:uart|CPU_uart_rx:the_CPU_uart_rx|do_start_rx                                                                                                                                                                                       ; CPU:u0|CPU_uart:uart|CPU_uart_rx:the_CPU_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9]                                                                                                                                                                                                       ; 0.060             ;
; CPU:u0|CPU_uart:uart|CPU_uart_rx:the_CPU_uart_rx|rx_data[0]                                                                                                                                                                                        ; CPU:u0|CPU_uart:uart|CPU_uart_regs:the_CPU_uart_regs|readdata[0]                                                                                                                                                                                                                                              ; 0.059             ;
; CPU:u0|CPU_uart:uart_dbg|CPU_uart_rx:the_CPU_uart_rx|do_start_rx                                                                                                                                                                                   ; CPU:u0|CPU_uart:uart_dbg|CPU_uart_rx:the_CPU_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9]                                                                                                                                                                                                   ; 0.058             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[11]                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[11]                                                                                                                                                                         ; 0.052             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[10]                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[10]                                                                                                                                                                         ; 0.052             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[9]                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[9]                                                                                                                                                                          ; 0.052             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[8]                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[8]                                                                                                                                                                          ; 0.052             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[7]                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[7]                                                                                                                                                                          ; 0.052             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[6]                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[6]                                                                                                                                                                          ; 0.052             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                                                                          ; 0.052             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[4]                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                                                          ; 0.052             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[3]                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[3]                                                                                                                                                                          ; 0.052             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[2]                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[2]                                                                                                                                                                          ; 0.052             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[1]                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[1]                                                                                                                                                                          ; 0.052             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                          ; 0.052             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[12]                                                                                                                                                                         ; 0.052             ;
; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_debug_slave_wrapper:the_CPU_nios2_cpu_debug_slave_wrapper|CPU_nios2_cpu_debug_slave_sysclk:the_CPU_nios2_cpu_debug_slave_sysclk|jdo[5]  ; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_nios2_oci_break:the_CPU_nios2_cpu_nios2_oci_break|break_readreg[5]                                                                                                                                 ; 0.041             ;
; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_debug_slave_wrapper:the_CPU_nios2_cpu_debug_slave_wrapper|CPU_nios2_cpu_debug_slave_sysclk:the_CPU_nios2_cpu_debug_slave_sysclk|jdo[6]  ; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_nios2_oci_break:the_CPU_nios2_cpu_nios2_oci_break|break_readreg[6]                                                                                                                                 ; 0.041             ;
; CPU:u0|CPU_sdram:sdram|CPU_sdram_input_efifo_module:the_CPU_sdram_input_efifo_module|entry_0[25]                                                                                                                                                   ; CPU:u0|CPU_sdram:sdram|active_addr[7]                                                                                                                                                                                                                                                                         ; 0.032             ;
; CPU:u0|CPU_spi_ADC:spi_dac|tx_holding_reg[15]                                                                                                                                                                                                      ; CPU:u0|CPU_spi_ADC:spi_dac|shift_reg[15]                                                                                                                                                                                                                                                                      ; 0.031             ;
; CPU:u0|CPU_spi_ADC:spi_dac|tx_holding_reg[10]                                                                                                                                                                                                      ; CPU:u0|CPU_spi_ADC:spi_dac|shift_reg[10]                                                                                                                                                                                                                                                                      ; 0.031             ;
; CPU:u0|CPU_spi_ADC:spi_dac|tx_holding_reg[11]                                                                                                                                                                                                      ; CPU:u0|CPU_spi_ADC:spi_dac|shift_reg[11]                                                                                                                                                                                                                                                                      ; 0.031             ;
; CPU:u0|CPU_spi_ADC:spi_dac|tx_holding_reg[12]                                                                                                                                                                                                      ; CPU:u0|CPU_spi_ADC:spi_dac|shift_reg[12]                                                                                                                                                                                                                                                                      ; 0.031             ;
; CPU:u0|CPU_spi_ADC:spi_dac|tx_holding_reg[13]                                                                                                                                                                                                      ; CPU:u0|CPU_spi_ADC:spi_dac|shift_reg[13]                                                                                                                                                                                                                                                                      ; 0.031             ;
; CPU:u0|CPU_spi_ADC:spi_dac|tx_holding_reg[14]                                                                                                                                                                                                      ; CPU:u0|CPU_spi_ADC:spi_dac|shift_reg[14]                                                                                                                                                                                                                                                                      ; 0.031             ;
; CPU:u0|CPU_spi_ADC:spi_dac|tx_holding_reg[5]                                                                                                                                                                                                       ; CPU:u0|CPU_spi_ADC:spi_dac|shift_reg[5]                                                                                                                                                                                                                                                                       ; 0.031             ;
; CPU:u0|CPU_spi_ADC:spi_dac|tx_holding_reg[6]                                                                                                                                                                                                       ; CPU:u0|CPU_spi_ADC:spi_dac|shift_reg[6]                                                                                                                                                                                                                                                                       ; 0.031             ;
; CPU:u0|CPU_spi_ADC:spi_dac|tx_holding_reg[7]                                                                                                                                                                                                       ; CPU:u0|CPU_spi_ADC:spi_dac|shift_reg[7]                                                                                                                                                                                                                                                                       ; 0.031             ;
; CPU:u0|CPU_spi_ADC:spi_dac|tx_holding_reg[8]                                                                                                                                                                                                       ; CPU:u0|CPU_spi_ADC:spi_dac|shift_reg[8]                                                                                                                                                                                                                                                                       ; 0.031             ;
; CPU:u0|CPU_spi_ADC:spi_dac|tx_holding_reg[9]                                                                                                                                                                                                       ; CPU:u0|CPU_spi_ADC:spi_dac|shift_reg[9]                                                                                                                                                                                                                                                                       ; 0.031             ;
; CPU:u0|CPU_spi_ADC:spi_adc|rx_holding_reg[8]                                                                                                                                                                                                       ; CPU:u0|CPU_spi_ADC:spi_adc|data_to_cpu[8]                                                                                                                                                                                                                                                                     ; 0.031             ;
; CPU:u0|CPU_spi_ADC:spi_adc|tx_holding_reg[15]                                                                                                                                                                                                      ; CPU:u0|CPU_spi_ADC:spi_adc|shift_reg[15]                                                                                                                                                                                                                                                                      ; 0.031             ;
; CPU:u0|CPU_spi_ADC:spi_adc|tx_holding_reg[10]                                                                                                                                                                                                      ; CPU:u0|CPU_spi_ADC:spi_adc|shift_reg[10]                                                                                                                                                                                                                                                                      ; 0.031             ;
; CPU:u0|CPU_spi_ADC:spi_adc|tx_holding_reg[11]                                                                                                                                                                                                      ; CPU:u0|CPU_spi_ADC:spi_adc|shift_reg[11]                                                                                                                                                                                                                                                                      ; 0.031             ;
; CPU:u0|CPU_spi_ADC:spi_adc|tx_holding_reg[12]                                                                                                                                                                                                      ; CPU:u0|CPU_spi_ADC:spi_adc|shift_reg[12]                                                                                                                                                                                                                                                                      ; 0.031             ;
; CPU:u0|CPU_spi_ADC:spi_adc|tx_holding_reg[13]                                                                                                                                                                                                      ; CPU:u0|CPU_spi_ADC:spi_adc|shift_reg[13]                                                                                                                                                                                                                                                                      ; 0.031             ;
; CPU:u0|CPU_spi_ADC:spi_adc|tx_holding_reg[14]                                                                                                                                                                                                      ; CPU:u0|CPU_spi_ADC:spi_adc|shift_reg[14]                                                                                                                                                                                                                                                                      ; 0.031             ;
; CPU:u0|CPU_spi_ADC:spi_adc|tx_holding_reg[5]                                                                                                                                                                                                       ; CPU:u0|CPU_spi_ADC:spi_adc|shift_reg[5]                                                                                                                                                                                                                                                                       ; 0.031             ;
; CPU:u0|CPU_spi_ADC:spi_adc|tx_holding_reg[6]                                                                                                                                                                                                       ; CPU:u0|CPU_spi_ADC:spi_adc|shift_reg[6]                                                                                                                                                                                                                                                                       ; 0.031             ;
; CPU:u0|CPU_spi_ADC:spi_adc|tx_holding_reg[7]                                                                                                                                                                                                       ; CPU:u0|CPU_spi_ADC:spi_adc|shift_reg[7]                                                                                                                                                                                                                                                                       ; 0.031             ;
; CPU:u0|CPU_spi_ADC:spi_adc|tx_holding_reg[8]                                                                                                                                                                                                       ; CPU:u0|CPU_spi_ADC:spi_adc|shift_reg[8]                                                                                                                                                                                                                                                                       ; 0.031             ;
; CPU:u0|CPU_spi_ADC:spi_adc|tx_holding_reg[9]                                                                                                                                                                                                       ; CPU:u0|CPU_spi_ADC:spi_adc|shift_reg[9]                                                                                                                                                                                                                                                                       ; 0.031             ;
; CPU:u0|CPU_spi_ADC:spi_adc|rx_holding_reg[9]                                                                                                                                                                                                       ; CPU:u0|CPU_spi_ADC:spi_adc|data_to_cpu[9]                                                                                                                                                                                                                                                                     ; 0.031             ;
; CPU:u0|CPU_spi_ADC:spi_dac|tx_holding_reg[0]                                                                                                                                                                                                       ; CPU:u0|CPU_spi_ADC:spi_dac|shift_reg[0]                                                                                                                                                                                                                                                                       ; 0.031             ;
; CPU:u0|CPU_spi_ADC:spi_dac|tx_holding_reg[1]                                                                                                                                                                                                       ; CPU:u0|CPU_spi_ADC:spi_dac|shift_reg[1]                                                                                                                                                                                                                                                                       ; 0.031             ;
; CPU:u0|CPU_spi_ADC:spi_dac|tx_holding_reg[2]                                                                                                                                                                                                       ; CPU:u0|CPU_spi_ADC:spi_dac|shift_reg[2]                                                                                                                                                                                                                                                                       ; 0.031             ;
; CPU:u0|CPU_spi_ADC:spi_dac|tx_holding_reg[3]                                                                                                                                                                                                       ; CPU:u0|CPU_spi_ADC:spi_dac|shift_reg[3]                                                                                                                                                                                                                                                                       ; 0.031             ;
; CPU:u0|CPU_spi_ADC:spi_dac|tx_holding_reg[4]                                                                                                                                                                                                       ; CPU:u0|CPU_spi_ADC:spi_dac|shift_reg[4]                                                                                                                                                                                                                                                                       ; 0.031             ;
; CPU:u0|CPU_spi_ADC:spi_adc|tx_holding_reg[0]                                                                                                                                                                                                       ; CPU:u0|CPU_spi_ADC:spi_adc|shift_reg[0]                                                                                                                                                                                                                                                                       ; 0.031             ;
; CPU:u0|CPU_spi_ADC:spi_adc|tx_holding_reg[1]                                                                                                                                                                                                       ; CPU:u0|CPU_spi_ADC:spi_adc|shift_reg[1]                                                                                                                                                                                                                                                                       ; 0.031             ;
; CPU:u0|CPU_spi_ADC:spi_adc|tx_holding_reg[2]                                                                                                                                                                                                       ; CPU:u0|CPU_spi_ADC:spi_adc|shift_reg[2]                                                                                                                                                                                                                                                                       ; 0.031             ;
; CPU:u0|CPU_spi_ADC:spi_adc|tx_holding_reg[3]                                                                                                                                                                                                       ; CPU:u0|CPU_spi_ADC:spi_adc|shift_reg[3]                                                                                                                                                                                                                                                                       ; 0.031             ;
; CPU:u0|CPU_spi_ADC:spi_adc|tx_holding_reg[4]                                                                                                                                                                                                       ; CPU:u0|CPU_spi_ADC:spi_adc|shift_reg[4]                                                                                                                                                                                                                                                                       ; 0.031             ;
; CPU:u0|CPU_spi_ADC:spi_adc|rx_holding_reg[4]                                                                                                                                                                                                       ; CPU:u0|CPU_spi_ADC:spi_adc|data_to_cpu[4]                                                                                                                                                                                                                                                                     ; 0.031             ;
; CPU:u0|CPU_uart:uart|CPU_uart_regs:the_CPU_uart_regs|control_reg[9]                                                                                                                                                                                ; CPU:u0|CPU_uart:uart|CPU_uart_regs:the_CPU_uart_regs|readdata[9]                                                                                                                                                                                                                                              ; 0.028             ;
; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_nios2_ocimem:the_CPU_nios2_cpu_nios2_ocimem|MonDReg[6]                                                                                  ; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_nios2_ocimem:the_CPU_nios2_cpu_nios2_ocimem|CPU_nios2_cpu_ociram_sp_ram_module:CPU_nios2_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated|ram_block1a6~porta_datain_reg0 ; 0.023             ;
; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|writedata[6]                                                                                                                                          ; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_nios2_ocimem:the_CPU_nios2_cpu_nios2_ocimem|CPU_nios2_cpu_ociram_sp_ram_module:CPU_nios2_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated|ram_block1a6~porta_datain_reg0 ; 0.023             ;
; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_nios2_ocimem:the_CPU_nios2_cpu_nios2_ocimem|jtag_ram_access                                                                             ; CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_nios2_ocimem:the_CPU_nios2_cpu_nios2_ocimem|CPU_nios2_cpu_ociram_sp_ram_module:CPU_nios2_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated|ram_block1a6~porta_datain_reg0 ; 0.023             ;
; i2c_controller_ADS122C04:inst_i2c_ADS122C04|CLK_COUNT[6]                                                                                                                                                                                           ; i2c_controller_ADS122C04:inst_i2c_ADS122C04|clk_2x                                                                                                                                                                                                                                                            ; 0.020             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14]                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                                                      ; 0.011             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                                                      ; 0.011             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12]                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                                                      ; 0.011             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11]                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                                                      ; 0.011             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (119006): Selected device EP4CE15F17I7 for design "HINS_PRJ_V1"
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '100'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '-40'.
Info (15535): Implemented PLL "pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|pll1" as Cyclone IV E PLL type File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/pll_altpll.v Line: 45
    Info (15099): Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] port File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/pll_altpll.v Line: 45
    Info (15099): Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] port File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/pll_altpll.v Line: 45
    Info (15099): Implementing clock multiplication of 1, clock division of 1, and phase shift of -45 degrees (-1250 ps) for pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] port File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/pll_altpll.v Line: 45
    Info (15099): Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[3] port File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/pll_altpll.v Line: 45
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE10F17A7 is compatible
    Info (176445): Device EP4CE10F17C7 is compatible
    Info (176445): Device EP4CE10F17I7 is compatible
    Info (176445): Device EP4CE6F17A7 is compatible
    Info (176445): Device EP4CE6F17C7 is compatible
    Info (176445): Device EP4CE6F17I7 is compatible
    Info (176445): Device EP4CE15F17A7 is compatible
    Info (176445): Device EP4CE15F17C7 is compatible
    Info (176445): Device EP4CE22F17A7 is compatible
    Info (176445): Device EP4CE22F17C7 is compatible
    Info (176445): Device EP4CE22F17I7 is compatible
Info (169124): Fitter converted 1 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location F16
Info (169141): DATA[0] dual-purpose pin not reserved
Info (12825): Data[1]/ASDO dual-purpose pin not reserved
Info (12825): nCSO dual-purpose pin not reserved
Info (12825): DCLK dual-purpose pin not reserved
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (176584): Output pin "CLOCK_DAC" (external output clock of PLL "pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|pll1") uses I/O standard 3.3-V LVCMOS, has current strength 2mA, output load 0pF, and output clock frequency of 100 MHz, but target device can support only maximum output clock frequency of 74 MHz for this combination of I/O standard, current strength and load File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 152
Critical Warning (176584): Output pin "CLOCK_SDRAM" (external output clock of PLL "pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|pll1") uses I/O standard 3.3-V LVCMOS, has current strength 2mA, output load 0pF, and output clock frequency of 100 MHz, but target device can support only maximum output clock frequency of 74 MHz for this combination of I/O standard, current strength and load File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 152
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity dcfifo_r1k1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_id9:dffpipe17|dffe18a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a* 
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: '../../SDC/HINS_TIMING_V1.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -duty_cycle 50.00 -name {pll_inst|altpll_component|auto_generated|pll1|clk[0]} {pll_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -duty_cycle 50.00 -name {pll_inst|altpll_component|auto_generated|pll1|clk[1]} {pll_inst|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -phase -45.00 -duty_cycle 50.00 -name {pll_inst|altpll_component|auto_generated|pll1|clk[2]} {pll_inst|altpll_component|auto_generated|pll1|clk[2]}
    Info (332110): create_generated_clock -source {pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -duty_cycle 50.00 -name {pll_inst|altpll_component|auto_generated|pll1|clk[3]} {pll_inst|altpll_component|auto_generated|pll1|clk[3]}
Warning (332174): Ignored filter at HINS_TIMING_V1.sdc(21): pll_inst|*|clk[*] could not be matched with a keeper File: D:/github/adamShiau_FPGA/intel_IP/HINS/SDC/HINS_TIMING_V1.sdc Line: 21
Warning (332049): Ignored set_false_path at HINS_TIMING_V1.sdc(21): Argument <to> is an empty collection File: D:/github/adamShiau_FPGA/intel_IP/HINS/SDC/HINS_TIMING_V1.sdc Line: 21
    Info (332050): set_false_path -setup -hold -to [get_keepers {pll_inst|*|clk[*]}] File: D:/github/adamShiau_FPGA/intel_IP/HINS/SDC/HINS_TIMING_V1.sdc Line: 21
Info (332104): Reading SDC File: 'd:/github/adamshiau_fpga/intel_ip/hins/prj/hins_prj_v1/db/ip/cpu/submodules/cpu_nios2_cpu.sdc'
Info (332104): Reading SDC File: 'd:/github/adamshiau_fpga/intel_ip/hins/prj/hins_prj_v1/db/ip/cpu/submodules/altera_reset_controller.sdc'
Warning (332060): Node: i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|i2c_clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|o_ACCY[15] is being clocked by i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|i2c_clk
Warning (332060): Node: i2c_controller_ADS122C04:inst_i2c_ADS122C04|i2c_clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register i2c_controller_ADS122C04:inst_i2c_ADS122C04|o_AIN2[16] is being clocked by i2c_controller_ADS122C04:inst_i2c_ADS122C04|i2c_clk
Warning (332060): Node: i2c_controller_eeprom:inst_i2c_eeprom|i2c_clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register i2c_controller_eeprom:inst_i2c_eeprom|o_rd_data_2[4] is being clocked by i2c_controller_eeprom:inst_i2c_eeprom|i2c_clk
Warning (332060): Node: i2c_controller_ADS122C04:inst_i2c_ADS122C04|CLK_COUNT[6] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed is being clocked by i2c_controller_ADS122C04:inst_i2c_ADS122C04|CLK_COUNT[6]
Warning (332060): Node: i2c_controller_ADS122C04:inst_i2c_ADS122C04|clk_2x was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register i2c_controller_ADS122C04:inst_i2c_ADS122C04|w_en2 is being clocked by i2c_controller_ADS122C04:inst_i2c_ADS122C04|clk_2x
Warning (332060): Node: i2c_controller_eeprom:inst_i2c_eeprom|clk_2x was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register i2c_controller_eeprom:inst_i2c_eeprom|w_en2 is being clocked by i2c_controller_eeprom:inst_i2c_eeprom|clk_2x
Warning (332060): Node: i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|clk_2x was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|w_en2 is being clocked by i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|clk_2x
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From pll_inst|altpll_component|auto_generated|pll1|clk[0] (Rise) to pll_inst|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From pll_inst|altpll_component|auto_generated|pll1|clk[3] (Rise) to pll_inst|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From pll_inst|altpll_component|auto_generated|pll1|clk[0] (Rise) to pll_inst|altpll_component|auto_generated|pll1|clk[3] (Rise) (setup and hold)
    Critical Warning (332169): From pll_inst|altpll_component|auto_generated|pll1|clk[3] (Rise) to pll_inst|altpll_component|auto_generated|pll1|clk[3] (Rise) (setup and hold)
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 6 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_reserved_tck
    Info (332111):   10.000   CLOCK_100M
    Info (332111):   10.000 pll_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332111):   10.000 pll_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332111):   10.000 pll_inst|altpll_component|auto_generated|pll1|clk[2]
    Info (332111):   10.000 pll_inst|altpll_component|auto_generated|pll1|clk[3]
Info (176353): Automatically promoted node pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_1) File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/pll_altpll.v Line: 80
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
Info (176353): Automatically promoted node pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] (placed in counter C2 of PLL_1) File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/pll_altpll.v Line: 80
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info (176353): Automatically promoted node pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] (placed in counter C3 of PLL_1) File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/pll_altpll.v Line: 80
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1
Info (176353): Automatically promoted node pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[3] (placed in counter C1 of PLL_1) File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/pll_altpll.v Line: 80
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
Info (176353): Automatically promoted node i2c_controller_ADS122C04:inst_i2c_ADS122C04|CLK_COUNT[6]  File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/ADC/i2c_controller_ads122c04.sv Line: 158
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node i2c_controller_ADS122C04:inst_i2c_ADS122C04|CLK_COUNT[6]~17 File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/ADC/i2c_controller_ads122c04.sv Line: 158
        Info (176357): Destination node i2c_controller_ADS122C04:inst_i2c_ADS122C04|Mux0~1 File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/ADC/i2c_controller_ads122c04.sv Line: 160
        Info (176357): Destination node i2c_controller_ADS122C04:inst_i2c_ADS122C04|Mux1~1 File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/ADC/i2c_controller_ads122c04.sv Line: 161
        Info (176357): Destination node i2c_controller_eeprom:inst_i2c_eeprom|Mux0~1 File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/MEMORY/i2c_controller_eeprom.sv Line: 155
        Info (176357): Destination node i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|Mux0~1 File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/IMU/i2c_controller_asm330lhhx.sv Line: 174
        Info (176357): Destination node i2c_controller_eeprom:inst_i2c_eeprom|Mux1~1 File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/MEMORY/i2c_controller_eeprom.sv Line: 156
        Info (176357): Destination node i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|Mux1~1 File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/IMU/i2c_controller_asm330lhhx.sv Line: 175
Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|i2c_clk  File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/IMU/i2c_controller_asm330lhhx.sv Line: 172
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|i2c_scl~3 File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/IMU/i2c_controller_asm330lhhx.sv Line: 24
Info (176353): Automatically promoted node i2c_controller_ADS122C04:inst_i2c_ADS122C04|i2c_clk  File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/ADC/i2c_controller_ads122c04.sv Line: 158
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node i2c_controller_ADS122C04:inst_i2c_ADS122C04|i2c_scl~3 File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/ADC/i2c_controller_ads122c04.sv Line: 22
        Info (176357): Destination node i2c_controller_ADS122C04:inst_i2c_ADS122C04|i2c_clk~_wirecell File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/ADC/i2c_controller_ads122c04.sv Line: 158
Info (176353): Automatically promoted node i2c_controller_eeprom:inst_i2c_eeprom|i2c_clk  File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/MEMORY/i2c_controller_eeprom.sv Line: 118
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node i2c_controller_eeprom:inst_i2c_eeprom|i2c_scl~3 File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/MEMORY/i2c_controller_eeprom.sv Line: 19
Info (176353): Automatically promoted node CPU:u0|altera_reset_controller:rst_controller|r_sync_rst  File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/altera_reset_controller.v Line: 288
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node CPU:u0|altera_reset_controller:rst_controller|WideOr0~0 File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/altera_reset_controller.v Line: 290
        Info (176357): Destination node CPU:u0|CPU_sdram:sdram|active_rnw~3 File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_sdram.v Line: 215
        Info (176357): Destination node CPU:u0|CPU_sdram:sdram|active_cs_n~0 File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_sdram.v Line: 212
        Info (176357): Destination node CPU:u0|CPU_sdram:sdram|active_cs_n~1 File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_sdram.v Line: 212
        Info (176357): Destination node CPU:u0|CPU_sdram:sdram|i_refs[0] File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_sdram.v Line: 356
        Info (176357): Destination node CPU:u0|CPU_sdram:sdram|i_refs[2] File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_sdram.v Line: 356
        Info (176357): Destination node CPU:u0|CPU_sdram:sdram|i_refs[1] File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_sdram.v Line: 356
Info (176353): Automatically promoted node r_locked_sync2  File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 165
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node i2c_controller_ADS122C04:inst_i2c_ADS122C04|reg_clock_rate[0] File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/ADC/i2c_controller_ads122c04.sv Line: 142
        Info (176357): Destination node i2c_controller_ASM330LHHX:inst_i2c_ASM330LHHX|reg_clock_rate[0] File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/IMU/i2c_controller_asm330lhhx.sv Line: 156
        Info (176357): Destination node i2c_controller_eeprom:inst_i2c_eeprom|reg_clock_rate[0] File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/MEMORY/i2c_controller_eeprom.sv Line: 137
        Info (176357): Destination node i2c_controller_ADS122C04:inst_i2c_ADS122C04|o_status[0] File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/ADC/i2c_controller_ads122c04.sv Line: 18
        Info (176357): Destination node i2c_controller_ADS122C04:inst_i2c_ADS122C04|reg_clock_rate~0 File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/ADC/i2c_controller_ads122c04.sv Line: 94
        Info (176357): Destination node i2c_controller_ADS122C04:inst_i2c_ADS122C04|counter[7]~21 File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/ADC/i2c_controller_ads122c04.sv Line: 300
        Info (176357): Destination node i2c_controller_ADS122C04:inst_i2c_ADS122C04|saved_addr[1]~1 File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/ADC/i2c_controller_ads122c04.sv Line: 300
        Info (176357): Destination node i2c_controller_eeprom:inst_i2c_eeprom|saved_write_3[7]~0 File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/MEMORY/i2c_controller_eeprom.sv Line: 255
        Info (176357): Destination node i2c_controller_eeprom:inst_i2c_eeprom|counter[7]~18 File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/MEMORY/i2c_controller_eeprom.sv Line: 255
        Info (176357): Destination node i2c_controller_eeprom:inst_i2c_eeprom|saved_regaddr_H[0]~0 File: D:/github/adamShiau_FPGA/intel_IP/HINS/HW_IP/MEMORY/i2c_controller_eeprom.sv Line: 255
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176353): Automatically promoted node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all  File: d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd Line: 882
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0 File: d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd Line: 356
        Info (176357): Destination node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 File: d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd Line: 638
        Info (176357): Destination node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset File: d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd Line: 638
Info (176353): Automatically promoted node CPU:u0|altera_reset_controller:rst_controller_001|r_sync_rst  File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/altera_reset_controller.v Line: 288
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|W_rf_wren File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/cpu_nios2_cpu.v Line: 3451
        Info (176357): Destination node CPU:u0|altera_reset_controller:rst_controller_001|WideOr0~0 File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/altera_reset_controller.v Line: 290
        Info (176357): Destination node CPU:u0|CPU_nios2:nios2|CPU_nios2_cpu:cpu|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci|CPU_nios2_cpu_nios2_oci_debug:the_CPU_nios2_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 File: d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v Line: 45
Info (176353): Automatically promoted node CPU:u0|altera_reset_controller:rst_controller|merged_reset~0  File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/ip/cpu/submodules/altera_reset_controller.v Line: 134
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176233): Starting register packing
Warning (176250): Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (176251): Ignoring some wildcard destinations of fast I/O register assignments
    Info (176252): Wildcard assignment "Fast Output Enable Register=ON" to "oe" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[9]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[8]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[7]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[6]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[5]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[4]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[3]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[2]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[1]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[15]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[14]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[13]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[12]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[11]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[10]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[0]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[2]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[1]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[0]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
Info (176235): Finished register packing
    Extra Info (176218): Packed 8 registers into blocks of type Block RAM
    Extra Info (176218): Packed 16 registers into blocks of type I/O Input Buffer
    Extra Info (176218): Packed 52 registers into blocks of type I/O Output Buffer
    Extra Info (176220): Created 34 register duplicates
Warning (15064): PLL "pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|pll1" output port clk[0] feeds output pin "CLOCK_ADC~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/pll_altpll.v Line: 45
Warning (15064): PLL "pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|pll1" output port clk[1] feeds output pin "CLOCK_DAC~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/pll_altpll.v Line: 45
Warning (15064): PLL "pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|pll1" output port clk[2] feeds output pin "CLOCK_SDRAM~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance File: D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/db/pll_altpll.v Line: 45
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:04
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:01
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:09
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 20% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 33% of the available device resources in the region that extends from location X21_Y0 to location X30_Y9
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:06
Info (11888): Total time spent on timing analysis during the Fitter is 5.74 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:02
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169180): Following 1 pins must use external clamping diodes.
    Info (169178): Pin EPCS_DATA0 uses I/O standard 3.3-V LVCMOS at C1 File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 60
Warning (169177): 28 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin SDA_ADC uses I/O standard 3.3-V LVCMOS at J2 File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 33
    Info (169178): Pin SCL_ADC uses I/O standard 3.3-V LVCMOS at L4 File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 34
    Info (169178): Pin SDA_EEPROM uses I/O standard 3.3-V LVCMOS at K1 File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 38
    Info (169178): Pin SCL_EEPROM uses I/O standard 3.3-V LVCMOS at K2 File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 39
    Info (169178): Pin SDA_IMU uses I/O standard 3.3-V LVCMOS at L3 File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 42
    Info (169178): Pin SCL_IMU uses I/O standard 3.3-V LVCMOS at L2 File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 43
    Info (169178): Pin SDRAM_DQ[0] uses I/O standard 3.3-V LVCMOS at C14 File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 53
    Info (169178): Pin SDRAM_DQ[1] uses I/O standard 3.3-V LVCMOS at B13 File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 53
    Info (169178): Pin SDRAM_DQ[2] uses I/O standard 3.3-V LVCMOS at A13 File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 53
    Info (169178): Pin SDRAM_DQ[3] uses I/O standard 3.3-V LVCMOS at B12 File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 53
    Info (169178): Pin SDRAM_DQ[4] uses I/O standard 3.3-V LVCMOS at A12 File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 53
    Info (169178): Pin SDRAM_DQ[5] uses I/O standard 3.3-V LVCMOS at B11 File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 53
    Info (169178): Pin SDRAM_DQ[6] uses I/O standard 3.3-V LVCMOS at A11 File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 53
    Info (169178): Pin SDRAM_DQ[7] uses I/O standard 3.3-V LVCMOS at D12 File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 53
    Info (169178): Pin SDRAM_DQ[8] uses I/O standard 3.3-V LVCMOS at B6 File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 53
    Info (169178): Pin SDRAM_DQ[9] uses I/O standard 3.3-V LVCMOS at B5 File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 53
    Info (169178): Pin SDRAM_DQ[10] uses I/O standard 3.3-V LVCMOS at A5 File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 53
    Info (169178): Pin SDRAM_DQ[11] uses I/O standard 3.3-V LVCMOS at B4 File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 53
    Info (169178): Pin SDRAM_DQ[12] uses I/O standard 3.3-V LVCMOS at A4 File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 53
    Info (169178): Pin SDRAM_DQ[13] uses I/O standard 3.3-V LVCMOS at B3 File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 53
    Info (169178): Pin SDRAM_DQ[14] uses I/O standard 3.3-V LVCMOS at A3 File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 53
    Info (169178): Pin SDRAM_DQ[15] uses I/O standard 3.3-V LVCMOS at A2 File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 53
    Info (169178): Pin DRDY_ADC uses I/O standard 3.3-V LVCMOS at J1 File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 35
    Info (169178): Pin CLOCK_100M uses I/O standard 3.3-V LVCMOS at M1 File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 4
    Info (169178): Pin DRDY_IMU uses I/O standard 3.3-V LVCMOS at L1 File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 44
    Info (169178): Pin DAC_MISO uses I/O standard 3.3-V LVCMOS at L14 File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 19
    Info (169178): Pin DBG_RX uses I/O standard 3.3-V LVCMOS at R1 File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 9
    Info (169178): Pin FPGA_RX uses I/O standard 3.3-V LVCMOS at N2 File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 7
Warning (169203): PCI-clamp diode is not supported in this mode. The following 1 pins must meet the Intel FPGA requirements for 3.3V, 3.0V, and 2.5V interfaces if they are connected to devices other than the supported configuration devices. In these cases, Intel recommends termination method as specified in the Application Note 447.
    Info (169178): Pin EPCS_DATA0 uses I/O standard 3.3-V LVCMOS at C1 File: D:/github/adamShiau_FPGA/intel_IP/HINS/TOP/HINS_TOP_V1.sv Line: 60
Info (144001): Generated suppressed messages file D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/HINS_PRJ_V1.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 31 warnings
    Info: Peak virtual memory: 6660 megabytes
    Info: Processing ended: Tue Dec 09 16:57:18 2025
    Info: Elapsed time: 00:00:29
    Info: Total CPU time (on all processors): 00:01:06


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/HINS_PRJ_V1.fit.smsg.


