

================================================================
== Vivado HLS Report for 'Conv2d_b5'
================================================================
* Date:           Wed Oct 26 23:36:11 2022

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        f_b_0
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.507|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  388|  388|  388|  388|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                     |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1             |  387|  387|        43|          -|          -|     9|    no    |
        | + Conv2d_b5_label8  |   40|   40|        17|         12|          1|     3|    yes   |
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 12, depth = 17


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 20
* Pipeline : 1
  Pipeline-0 : II = 12, D = 17, States = { 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 20 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 3 
20 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.75>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([8100 x float]* @fc_hidden_layer2, [1 x i8]* @p_str, [14 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)" [f_b_0/forw_back.c:138]   --->   Operation 21 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.75ns)   --->   "br label %.preheader" [f_b_0/forw_back.c:138]   --->   Operation 22 'br' <Predicate = true> <Delay = 0.75>

State 2 <SV = 1> <Delay = 3.16>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i4 [ 0, %0 ], [ %add_ln138_1, %2 ]" [f_b_0/forw_back.c:138]   --->   Operation 23 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%indvars_iv1 = phi i3 [ 3, %0 ], [ %select_ln138_3, %2 ]" [f_b_0/forw_back.c:138]   --->   Operation 24 'phi' 'indvars_iv1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%row = phi i2 [ 0, %0 ], [ %select_ln138_1, %2 ]" [f_b_0/forw_back.c:138]   --->   Operation 25 'phi' 'row' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%indvars_iv = phi i3 [ 3, %0 ], [ %select_ln139, %2 ]" [f_b_0/forw_back.c:139]   --->   Operation 26 'phi' 'indvars_iv' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%col = phi i2 [ 0, %0 ], [ %j, %2 ]"   --->   Operation 27 'phi' 'col' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln138 = zext i2 %row to i5" [f_b_0/forw_back.c:138]   --->   Operation 28 'zext' 'zext_ln138' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%shl_ln = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %row, i2 0)" [f_b_0/forw_back.c:140]   --->   Operation 29 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln140_1 = zext i4 %shl_ln to i5" [f_b_0/forw_back.c:140]   --->   Operation 30 'zext' 'zext_ln140_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.86ns)   --->   "%sub_ln140 = sub i5 %zext_ln140_1, %zext_ln138" [f_b_0/forw_back.c:140]   --->   Operation 31 'sub' 'sub_ln140' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.88ns)   --->   "%icmp_ln138 = icmp eq i4 %indvar_flatten, -7" [f_b_0/forw_back.c:138]   --->   Operation 32 'icmp' 'icmp_ln138' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.86ns)   --->   "%add_ln138_1 = add i4 %indvar_flatten, 1" [f_b_0/forw_back.c:138]   --->   Operation 33 'add' 'add_ln138_1' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "br i1 %icmp_ln138, label %3, label %.preheader.preheader" [f_b_0/forw_back.c:138]   --->   Operation 34 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.62ns)   --->   "%i = add i2 %row, 1" [f_b_0/forw_back.c:138]   --->   Operation 35 'add' 'i' <Predicate = (!icmp_ln138)> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.74ns)   --->   "%add_ln138 = add i3 %indvars_iv1, 1" [f_b_0/forw_back.c:138]   --->   Operation 36 'add' 'add_ln138' <Predicate = (!icmp_ln138)> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%empty_121 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9)"   --->   Operation 37 'speclooptripcount' 'empty_121' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.69ns)   --->   "%icmp_ln139 = icmp eq i3 %indvars_iv, -2" [f_b_0/forw_back.c:139]   --->   Operation 38 'icmp' 'icmp_ln139' <Predicate = (!icmp_ln138)> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.26ns)   --->   "%select_ln138 = select i1 %icmp_ln139, i2 0, i2 %col" [f_b_0/forw_back.c:138]   --->   Operation 39 'select' 'select_ln138' <Predicate = (!icmp_ln138)> <Delay = 0.26> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.26ns)   --->   "%select_ln138_1 = select i1 %icmp_ln139, i2 %i, i2 %row" [f_b_0/forw_back.c:138]   --->   Operation 40 'select' 'select_ln138_1' <Predicate = (!icmp_ln138)> <Delay = 0.26> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln138_1 = zext i2 %select_ln138_1 to i3" [f_b_0/forw_back.c:138]   --->   Operation 41 'zext' 'zext_ln138_1' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln138_2 = zext i2 %i to i5" [f_b_0/forw_back.c:138]   --->   Operation 42 'zext' 'zext_ln138_2' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln138_3 = zext i2 %select_ln138_1 to i4" [f_b_0/forw_back.c:138]   --->   Operation 43 'zext' 'zext_ln138_3' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%shl_ln140_mid1 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i, i2 0)" [f_b_0/forw_back.c:140]   --->   Operation 44 'bitconcatenate' 'shl_ln140_mid1' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln140_2 = zext i4 %shl_ln140_mid1 to i5" [f_b_0/forw_back.c:140]   --->   Operation 45 'zext' 'zext_ln140_2' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.86ns)   --->   "%sub_ln140_1 = sub i5 %zext_ln140_2, %zext_ln138_2" [f_b_0/forw_back.c:140]   --->   Operation 46 'sub' 'sub_ln140_1' <Predicate = (!icmp_ln138)> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node add_ln140)   --->   "%select_ln138_2 = select i1 %icmp_ln139, i5 %sub_ln140_1, i5 %sub_ln140" [f_b_0/forw_back.c:138]   --->   Operation 47 'select' 'select_ln138_2' <Predicate = (!icmp_ln138)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.27ns)   --->   "%select_ln138_3 = select i1 %icmp_ln139, i3 %add_ln138, i3 %indvars_iv1" [f_b_0/forw_back.c:138]   --->   Operation 48 'select' 'select_ln138_3' <Predicate = (!icmp_ln138)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln139 = zext i2 %select_ln138 to i9" [f_b_0/forw_back.c:139]   --->   Operation 49 'zext' 'zext_ln139' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node add_ln140)   --->   "%zext_ln139_1 = zext i2 %select_ln138 to i5" [f_b_0/forw_back.c:139]   --->   Operation 50 'zext' 'zext_ln139_1' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.87ns) (out node of the LUT)   --->   "%add_ln140 = add i5 %zext_ln139_1, %select_ln138_2" [f_b_0/forw_back.c:140]   --->   Operation 51 'add' 'add_ln140' <Predicate = (!icmp_ln138)> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln140 = sext i5 %add_ln140 to i32" [f_b_0/forw_back.c:140]   --->   Operation 52 'sext' 'sext_ln140' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln140 = zext i32 %sext_ln140 to i64" [f_b_0/forw_back.c:140]   --->   Operation 53 'zext' 'zext_ln140' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%out_matrix_addr = getelementptr [9 x float]* %out_matrix, i64 0, i64 %zext_ln140" [f_b_0/forw_back.c:140]   --->   Operation 54 'getelementptr' 'out_matrix_addr' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.79ns)   --->   "store float 0.000000e+00, float* %out_matrix_addr, align 4" [f_b_0/forw_back.c:140]   --->   Operation 55 'store' <Predicate = (!icmp_ln138)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_2 : Operation 56 [1/1] (0.62ns)   --->   "%j = add i2 %select_ln138, 1" [f_b_0/forw_back.c:142]   --->   Operation 56 'add' 'j' <Predicate = (!icmp_ln138)> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln142 = zext i2 %j to i9" [f_b_0/forw_back.c:142]   --->   Operation 57 'zext' 'zext_ln142' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.75ns)   --->   "br label %1" [f_b_0/forw_back.c:141]   --->   Operation 58 'br' <Predicate = (!icmp_ln138)> <Delay = 0.75>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "ret void" [f_b_0/forw_back.c:145]   --->   Operation 59 'ret' <Predicate = (icmp_ln138)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.17>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%empty = phi float [ 0.000000e+00, %.preheader.preheader ], [ %tmp_2_119, %Conv2d_b5_label8 ]" [f_b_0/forw_back.c:143]   --->   Operation 60 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%row_0 = phi i3 [ %zext_ln138_1, %.preheader.preheader ], [ %row_1, %Conv2d_b5_label8 ]"   --->   Operation 61 'phi' 'row_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.69ns)   --->   "%icmp_ln141 = icmp eq i3 %row_0, %select_ln138_3" [f_b_0/forw_back.c:141]   --->   Operation 62 'icmp' 'icmp_ln141' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%empty_117 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 63 'speclooptripcount' 'empty_117' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "br i1 %icmp_ln141, label %2, label %Conv2d_b5_label8" [f_b_0/forw_back.c:141]   --->   Operation 64 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln141 = zext i3 %row_0 to i4" [f_b_0/forw_back.c:141]   --->   Operation 65 'zext' 'zext_ln141' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%shl_ln6 = call i8 @_ssdm_op_BitConcatenate.i8.i3.i5(i3 %row_0, i5 0)" [f_b_0/forw_back.c:143]   --->   Operation 66 'bitconcatenate' 'shl_ln6' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln143_3 = zext i8 %shl_ln6 to i9" [f_b_0/forw_back.c:143]   --->   Operation 67 'zext' 'zext_ln143_3' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%shl_ln143_1 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %row_0, i1 false)" [f_b_0/forw_back.c:143]   --->   Operation 68 'bitconcatenate' 'shl_ln143_1' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln143_4 = zext i4 %shl_ln143_1 to i9" [f_b_0/forw_back.c:143]   --->   Operation 69 'zext' 'zext_ln143_4' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.90ns)   --->   "%sub_ln143_1 = sub i9 %zext_ln143_3, %zext_ln143_4" [f_b_0/forw_back.c:143]   --->   Operation 70 'sub' 'sub_ln143_1' <Predicate = (!icmp_ln141)> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.74ns)   --->   "%sub_ln143 = sub i4 %zext_ln141, %zext_ln138_3" [f_b_0/forw_back.c:143]   --->   Operation 71 'sub' 'sub_ln143' <Predicate = (!icmp_ln141)> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%shl_ln143_2 = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 %sub_ln143, i5 0)" [f_b_0/forw_back.c:143]   --->   Operation 72 'bitconcatenate' 'shl_ln143_2' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%shl_ln143_3 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %sub_ln143, i2 0)" [f_b_0/forw_back.c:143]   --->   Operation 73 'bitconcatenate' 'shl_ln143_3' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln143_3 = sext i6 %shl_ln143_3 to i9" [f_b_0/forw_back.c:143]   --->   Operation 74 'sext' 'sext_ln143_3' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.92ns)   --->   "%sub_ln143_2 = sub i9 %shl_ln143_2, %sext_ln143_3" [f_b_0/forw_back.c:143]   --->   Operation 75 'sub' 'sub_ln143_2' <Predicate = (!icmp_ln141)> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln143_4 = sext i9 %sub_ln143_2 to i32" [f_b_0/forw_back.c:143]   --->   Operation 76 'sext' 'sext_ln143_4' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.92ns)   --->   "%add_ln143 = add i9 %zext_ln139, %sub_ln143_1" [f_b_0/forw_back.c:143]   --->   Operation 77 'add' 'add_ln143' <Predicate = (!icmp_ln141)> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln143_5 = sext i9 %add_ln143 to i32" [f_b_0/forw_back.c:143]   --->   Operation 78 'sext' 'sext_ln143_5' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln143 = zext i32 %sext_ln143_5 to i64" [f_b_0/forw_back.c:143]   --->   Operation 79 'zext' 'zext_ln143' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%input_matrix_addr = getelementptr [900 x float]* %input_matrix, i64 0, i64 %zext_ln143" [f_b_0/forw_back.c:143]   --->   Operation 80 'getelementptr' 'input_matrix_addr' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_3 : Operation 81 [2/2] (1.35ns)   --->   "%input_matrix_load = load float* %input_matrix_addr, align 4" [f_b_0/forw_back.c:143]   --->   Operation 81 'load' 'input_matrix_load' <Predicate = (!icmp_ln141)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%sext_ln143 = sext i9 %sub_ln143_2 to i64" [f_b_0/forw_back.c:143]   --->   Operation 82 'sext' 'sext_ln143' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%kernel_addr = getelementptr [784 x float]* %kernel, i64 0, i64 %sext_ln143" [f_b_0/forw_back.c:143]   --->   Operation 83 'getelementptr' 'kernel_addr' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_3 : Operation 84 [2/2] (1.35ns)   --->   "%kernel_load = load float* %kernel_addr, align 4" [f_b_0/forw_back.c:143]   --->   Operation 84 'load' 'kernel_load' <Predicate = (!icmp_ln141)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_3 : Operation 85 [1/1] (0.92ns)   --->   "%add_ln143_1 = add i9 %zext_ln142, %sub_ln143_1" [f_b_0/forw_back.c:143]   --->   Operation 85 'add' 'add_ln143_1' <Predicate = (!icmp_ln141)> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%sext_ln143_6 = sext i9 %add_ln143_1 to i32" [f_b_0/forw_back.c:143]   --->   Operation 86 'sext' 'sext_ln143_6' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln143_1 = zext i32 %sext_ln143_6 to i64" [f_b_0/forw_back.c:143]   --->   Operation 87 'zext' 'zext_ln143_1' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%input_matrix_addr_1 = getelementptr [900 x float]* %input_matrix, i64 0, i64 %zext_ln143_1" [f_b_0/forw_back.c:143]   --->   Operation 88 'getelementptr' 'input_matrix_addr_1' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_3 : Operation 89 [2/2] (1.35ns)   --->   "%input_matrix_load_1 = load float* %input_matrix_addr_1, align 4" [f_b_0/forw_back.c:143]   --->   Operation 89 'load' 'input_matrix_load_1' <Predicate = (!icmp_ln141)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%or_ln143 = or i32 %sext_ln143_4, 1" [f_b_0/forw_back.c:143]   --->   Operation 90 'or' 'or_ln143' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%sext_ln143_1 = sext i32 %or_ln143 to i64" [f_b_0/forw_back.c:143]   --->   Operation 91 'sext' 'sext_ln143_1' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%kernel_addr_1 = getelementptr [784 x float]* %kernel, i64 0, i64 %sext_ln143_1" [f_b_0/forw_back.c:143]   --->   Operation 92 'getelementptr' 'kernel_addr_1' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_3 : Operation 93 [2/2] (1.35ns)   --->   "%kernel_load_1 = load float* %kernel_addr_1, align 4" [f_b_0/forw_back.c:143]   --->   Operation 93 'load' 'kernel_load_1' <Predicate = (!icmp_ln141)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_3 : Operation 94 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln143_3 = add i9 %sub_ln143_1, 2" [f_b_0/forw_back.c:143]   --->   Operation 94 'add' 'add_ln143_3' <Predicate = (!icmp_ln141)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.58> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 95 [1/1] (1.17ns) (root node of TernaryAdder)   --->   "%add_ln143_2 = add i9 %zext_ln139, %add_ln143_3" [f_b_0/forw_back.c:143]   --->   Operation 95 'add' 'add_ln143_2' <Predicate = (!icmp_ln141)> <Delay = 1.17> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.58> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 1.35>
ST_4 : Operation 96 [1/2] (1.35ns)   --->   "%input_matrix_load = load float* %input_matrix_addr, align 4" [f_b_0/forw_back.c:143]   --->   Operation 96 'load' 'input_matrix_load' <Predicate = (!icmp_ln141)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_4 : Operation 97 [1/2] (1.35ns)   --->   "%kernel_load = load float* %kernel_addr, align 4" [f_b_0/forw_back.c:143]   --->   Operation 97 'load' 'kernel_load' <Predicate = (!icmp_ln141)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_4 : Operation 98 [1/2] (1.35ns)   --->   "%input_matrix_load_1 = load float* %input_matrix_addr_1, align 4" [f_b_0/forw_back.c:143]   --->   Operation 98 'load' 'input_matrix_load_1' <Predicate = (!icmp_ln141)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_4 : Operation 99 [1/2] (1.35ns)   --->   "%kernel_load_1 = load float* %kernel_addr_1, align 4" [f_b_0/forw_back.c:143]   --->   Operation 99 'load' 'kernel_load_1' <Predicate = (!icmp_ln141)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln143_7 = sext i9 %add_ln143_2 to i32" [f_b_0/forw_back.c:143]   --->   Operation 100 'sext' 'sext_ln143_7' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln143_2 = zext i32 %sext_ln143_7 to i64" [f_b_0/forw_back.c:143]   --->   Operation 101 'zext' 'zext_ln143_2' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%input_matrix_addr_2 = getelementptr [900 x float]* %input_matrix, i64 0, i64 %zext_ln143_2" [f_b_0/forw_back.c:143]   --->   Operation 102 'getelementptr' 'input_matrix_addr_2' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_4 : Operation 103 [2/2] (1.35ns)   --->   "%input_matrix_load_2 = load float* %input_matrix_addr_2, align 4" [f_b_0/forw_back.c:143]   --->   Operation 103 'load' 'input_matrix_load_2' <Predicate = (!icmp_ln141)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%or_ln143_1 = or i9 %sub_ln143_2, 2" [f_b_0/forw_back.c:143]   --->   Operation 104 'or' 'or_ln143_1' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%sext_ln143_2 = sext i9 %or_ln143_1 to i64" [f_b_0/forw_back.c:143]   --->   Operation 105 'sext' 'sext_ln143_2' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%kernel_addr_2 = getelementptr [784 x float]* %kernel, i64 0, i64 %sext_ln143_2" [f_b_0/forw_back.c:143]   --->   Operation 106 'getelementptr' 'kernel_addr_2' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_4 : Operation 107 [2/2] (1.35ns)   --->   "%kernel_load_2 = load float* %kernel_addr_2, align 4" [f_b_0/forw_back.c:143]   --->   Operation 107 'load' 'kernel_load_2' <Predicate = (!icmp_ln141)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 5 <SV = 4> <Delay = 8.28>
ST_5 : Operation 108 [3/3] (8.28ns)   --->   "%tmp1 = fmul float %input_matrix_load, %kernel_load" [f_b_0/forw_back.c:143]   --->   Operation 108 'fmul' 'tmp1' <Predicate = (!icmp_ln141)> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 109 [1/2] (1.35ns)   --->   "%input_matrix_load_2 = load float* %input_matrix_addr_2, align 4" [f_b_0/forw_back.c:143]   --->   Operation 109 'load' 'input_matrix_load_2' <Predicate = (!icmp_ln141)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_5 : Operation 110 [1/2] (1.35ns)   --->   "%kernel_load_2 = load float* %kernel_addr_2, align 4" [f_b_0/forw_back.c:143]   --->   Operation 110 'load' 'kernel_load_2' <Predicate = (!icmp_ln141)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 6 <SV = 5> <Delay = 8.28>
ST_6 : Operation 111 [2/3] (8.28ns)   --->   "%tmp1 = fmul float %input_matrix_load, %kernel_load" [f_b_0/forw_back.c:143]   --->   Operation 111 'fmul' 'tmp1' <Predicate = (!icmp_ln141)> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 112 [3/3] (8.28ns)   --->   "%tmp_1 = fmul float %input_matrix_load_1, %kernel_load_1" [f_b_0/forw_back.c:143]   --->   Operation 112 'fmul' 'tmp_1' <Predicate = (!icmp_ln141)> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 8.28>
ST_7 : Operation 113 [1/3] (8.28ns)   --->   "%tmp1 = fmul float %input_matrix_load, %kernel_load" [f_b_0/forw_back.c:143]   --->   Operation 113 'fmul' 'tmp1' <Predicate = (!icmp_ln141)> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 114 [2/3] (8.28ns)   --->   "%tmp_1 = fmul float %input_matrix_load_1, %kernel_load_1" [f_b_0/forw_back.c:143]   --->   Operation 114 'fmul' 'tmp_1' <Predicate = (!icmp_ln141)> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 115 [3/3] (8.28ns)   --->   "%tmp_2 = fmul float %input_matrix_load_2, %kernel_load_2" [f_b_0/forw_back.c:143]   --->   Operation 115 'fmul' 'tmp_2' <Predicate = (!icmp_ln141)> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 8.28>
ST_8 : Operation 116 [4/4] (7.71ns)   --->   "%tmp_s = fadd float %empty, %tmp1" [f_b_0/forw_back.c:143]   --->   Operation 116 'fadd' 'tmp_s' <Predicate = (!icmp_ln141)> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 117 [1/3] (8.28ns)   --->   "%tmp_1 = fmul float %input_matrix_load_1, %kernel_load_1" [f_b_0/forw_back.c:143]   --->   Operation 117 'fmul' 'tmp_1' <Predicate = (!icmp_ln141)> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 118 [2/3] (8.28ns)   --->   "%tmp_2 = fmul float %input_matrix_load_2, %kernel_load_2" [f_b_0/forw_back.c:143]   --->   Operation 118 'fmul' 'tmp_2' <Predicate = (!icmp_ln141)> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 8.28>
ST_9 : Operation 119 [3/4] (7.71ns)   --->   "%tmp_s = fadd float %empty, %tmp1" [f_b_0/forw_back.c:143]   --->   Operation 119 'fadd' 'tmp_s' <Predicate = (!icmp_ln141)> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 120 [1/3] (8.28ns)   --->   "%tmp_2 = fmul float %input_matrix_load_2, %kernel_load_2" [f_b_0/forw_back.c:143]   --->   Operation 120 'fmul' 'tmp_2' <Predicate = (!icmp_ln141)> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.71>
ST_10 : Operation 121 [2/4] (7.71ns)   --->   "%tmp_s = fadd float %empty, %tmp1" [f_b_0/forw_back.c:143]   --->   Operation 121 'fadd' 'tmp_s' <Predicate = (!icmp_ln141)> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.71>
ST_11 : Operation 122 [1/4] (7.71ns)   --->   "%tmp_s = fadd float %empty, %tmp1" [f_b_0/forw_back.c:143]   --->   Operation 122 'fadd' 'tmp_s' <Predicate = (!icmp_ln141)> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.71>
ST_12 : Operation 123 [4/4] (7.71ns)   --->   "%tmp_1_118 = fadd float %tmp_s, %tmp_1" [f_b_0/forw_back.c:143]   --->   Operation 123 'fadd' 'tmp_1_118' <Predicate = (!icmp_ln141)> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.71>
ST_13 : Operation 124 [3/4] (7.71ns)   --->   "%tmp_1_118 = fadd float %tmp_s, %tmp_1" [f_b_0/forw_back.c:143]   --->   Operation 124 'fadd' 'tmp_1_118' <Predicate = (!icmp_ln141)> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.71>
ST_14 : Operation 125 [2/4] (7.71ns)   --->   "%tmp_1_118 = fadd float %tmp_s, %tmp_1" [f_b_0/forw_back.c:143]   --->   Operation 125 'fadd' 'tmp_1_118' <Predicate = (!icmp_ln141)> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 126 [1/1] (0.74ns)   --->   "%row_1 = add i3 %row_0, 1" [f_b_0/forw_back.c:141]   --->   Operation 126 'add' 'row_1' <Predicate = (!icmp_ln141)> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.71>
ST_15 : Operation 127 [1/4] (7.71ns)   --->   "%tmp_1_118 = fadd float %tmp_s, %tmp_1" [f_b_0/forw_back.c:143]   --->   Operation 127 'fadd' 'tmp_1_118' <Predicate = (!icmp_ln141)> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.71>
ST_16 : Operation 128 [4/4] (7.71ns)   --->   "%tmp_2_119 = fadd float %tmp_1_118, %tmp_2" [f_b_0/forw_back.c:143]   --->   Operation 128 'fadd' 'tmp_2_119' <Predicate = (!icmp_ln141)> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.71>
ST_17 : Operation 129 [3/4] (7.71ns)   --->   "%tmp_2_119 = fadd float %tmp_1_118, %tmp_2" [f_b_0/forw_back.c:143]   --->   Operation 129 'fadd' 'tmp_2_119' <Predicate = (!icmp_ln141)> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.71>
ST_18 : Operation 130 [2/4] (7.71ns)   --->   "%tmp_2_119 = fadd float %tmp_1_118, %tmp_2" [f_b_0/forw_back.c:143]   --->   Operation 130 'fadd' 'tmp_2_119' <Predicate = (!icmp_ln141)> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 8.50>
ST_19 : Operation 131 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str11) nounwind" [f_b_0/forw_back.c:142]   --->   Operation 131 'specloopname' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_19 : Operation 132 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str11)" [f_b_0/forw_back.c:142]   --->   Operation 132 'specregionbegin' 'tmp' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_19 : Operation 133 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [f_b_0/forw_back.c:142]   --->   Operation 133 'specpipeline' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_19 : Operation 134 [1/4] (7.71ns)   --->   "%tmp_2_119 = fadd float %tmp_1_118, %tmp_2" [f_b_0/forw_back.c:143]   --->   Operation 134 'fadd' 'tmp_2_119' <Predicate = (!icmp_ln141)> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 135 [1/1] (0.79ns)   --->   "store float %tmp_2_119, float* %out_matrix_addr, align 4" [f_b_0/forw_back.c:143]   --->   Operation 135 'store' <Predicate = (!icmp_ln141)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_19 : Operation 136 [1/1] (0.00ns)   --->   "%empty_120 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str11, i32 %tmp)" [f_b_0/forw_back.c:143]   --->   Operation 136 'specregionend' 'empty_120' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_19 : Operation 137 [1/1] (0.00ns)   --->   "br label %1" [f_b_0/forw_back.c:141]   --->   Operation 137 'br' <Predicate = (!icmp_ln141)> <Delay = 0.00>

State 20 <SV = 3> <Delay = 1.02>
ST_20 : Operation 138 [1/1] (0.74ns)   --->   "%add_ln139 = add i3 %indvars_iv, 1" [f_b_0/forw_back.c:139]   --->   Operation 138 'add' 'add_ln139' <Predicate = (!icmp_ln139)> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 139 [1/1] (0.27ns)   --->   "%select_ln139 = select i1 %icmp_ln139, i3 -4, i3 %add_ln139" [f_b_0/forw_back.c:139]   --->   Operation 139 'select' 'select_ln139' <Predicate = true> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 140 [1/1] (0.00ns)   --->   "br label %.preheader" [f_b_0/forw_back.c:139]   --->   Operation 140 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_matrix]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ kernel]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ out_matrix]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specmemcore_ln138   (specmemcore      ) [ 000000000000000000000]
br_ln138            (br               ) [ 011111111111111111111]
indvar_flatten      (phi              ) [ 001000000000000000000]
indvars_iv1         (phi              ) [ 001000000000000000000]
row                 (phi              ) [ 001000000000000000000]
indvars_iv          (phi              ) [ 001111111111111111111]
col                 (phi              ) [ 001000000000000000000]
zext_ln138          (zext             ) [ 000000000000000000000]
shl_ln              (bitconcatenate   ) [ 000000000000000000000]
zext_ln140_1        (zext             ) [ 000000000000000000000]
sub_ln140           (sub              ) [ 000000000000000000000]
icmp_ln138          (icmp             ) [ 001111111111111111111]
add_ln138_1         (add              ) [ 011111111111111111111]
br_ln138            (br               ) [ 000000000000000000000]
i                   (add              ) [ 000000000000000000000]
add_ln138           (add              ) [ 000000000000000000000]
empty_121           (speclooptripcount) [ 000000000000000000000]
icmp_ln139          (icmp             ) [ 000111111111111111111]
select_ln138        (select           ) [ 000000000000000000000]
select_ln138_1      (select           ) [ 011111111111111111111]
zext_ln138_1        (zext             ) [ 001111111111111111111]
zext_ln138_2        (zext             ) [ 000000000000000000000]
zext_ln138_3        (zext             ) [ 000111111111111111110]
shl_ln140_mid1      (bitconcatenate   ) [ 000000000000000000000]
zext_ln140_2        (zext             ) [ 000000000000000000000]
sub_ln140_1         (sub              ) [ 000000000000000000000]
select_ln138_2      (select           ) [ 000000000000000000000]
select_ln138_3      (select           ) [ 011111111111111111111]
zext_ln139          (zext             ) [ 000111111111111111110]
zext_ln139_1        (zext             ) [ 000000000000000000000]
add_ln140           (add              ) [ 000000000000000000000]
sext_ln140          (sext             ) [ 000000000000000000000]
zext_ln140          (zext             ) [ 000000000000000000000]
out_matrix_addr     (getelementptr    ) [ 000111111111111111110]
store_ln140         (store            ) [ 000000000000000000000]
j                   (add              ) [ 011111111111111111111]
zext_ln142          (zext             ) [ 000111111111111111110]
br_ln141            (br               ) [ 001111111111111111111]
ret_ln145           (ret              ) [ 000000000000000000000]
empty               (phi              ) [ 000111111111000000000]
row_0               (phi              ) [ 000111111111111000000]
icmp_ln141          (icmp             ) [ 001111111111111111111]
empty_117           (speclooptripcount) [ 000000000000000000000]
br_ln141            (br               ) [ 000000000000000000000]
zext_ln141          (zext             ) [ 000000000000000000000]
shl_ln6             (bitconcatenate   ) [ 000000000000000000000]
zext_ln143_3        (zext             ) [ 000000000000000000000]
shl_ln143_1         (bitconcatenate   ) [ 000000000000000000000]
zext_ln143_4        (zext             ) [ 000000000000000000000]
sub_ln143_1         (sub              ) [ 000000000000000000000]
sub_ln143           (sub              ) [ 000000000000000000000]
shl_ln143_2         (bitconcatenate   ) [ 000000000000000000000]
shl_ln143_3         (bitconcatenate   ) [ 000000000000000000000]
sext_ln143_3        (sext             ) [ 000000000000000000000]
sub_ln143_2         (sub              ) [ 000010000000000000000]
sext_ln143_4        (sext             ) [ 000000000000000000000]
add_ln143           (add              ) [ 000000000000000000000]
sext_ln143_5        (sext             ) [ 000000000000000000000]
zext_ln143          (zext             ) [ 000000000000000000000]
input_matrix_addr   (getelementptr    ) [ 000010000000000000000]
sext_ln143          (sext             ) [ 000000000000000000000]
kernel_addr         (getelementptr    ) [ 000010000000000000000]
add_ln143_1         (add              ) [ 000000000000000000000]
sext_ln143_6        (sext             ) [ 000000000000000000000]
zext_ln143_1        (zext             ) [ 000000000000000000000]
input_matrix_addr_1 (getelementptr    ) [ 000010000000000000000]
or_ln143            (or               ) [ 000000000000000000000]
sext_ln143_1        (sext             ) [ 000000000000000000000]
kernel_addr_1       (getelementptr    ) [ 000010000000000000000]
add_ln143_3         (add              ) [ 000000000000000000000]
add_ln143_2         (add              ) [ 000010000000000000000]
input_matrix_load   (load             ) [ 000001110000000000000]
kernel_load         (load             ) [ 000001110000000000000]
input_matrix_load_1 (load             ) [ 000001111000000000000]
kernel_load_1       (load             ) [ 000001111000000000000]
sext_ln143_7        (sext             ) [ 000000000000000000000]
zext_ln143_2        (zext             ) [ 000000000000000000000]
input_matrix_addr_2 (getelementptr    ) [ 000001000000000000000]
or_ln143_1          (or               ) [ 000000000000000000000]
sext_ln143_2        (sext             ) [ 000000000000000000000]
kernel_addr_2       (getelementptr    ) [ 000001000000000000000]
input_matrix_load_2 (load             ) [ 000000111100000000000]
kernel_load_2       (load             ) [ 000000111100000000000]
tmp1                (fmul             ) [ 000000001111000000000]
tmp_1               (fmul             ) [ 000100000111111100000]
tmp_2               (fmul             ) [ 000111110011111111110]
tmp_s               (fadd             ) [ 000100000000111100000]
row_1               (add              ) [ 001111110000000111111]
tmp_1_118           (fadd             ) [ 000011110000000011110]
specloopname_ln142  (specloopname     ) [ 000000000000000000000]
tmp                 (specregionbegin  ) [ 000000000000000000000]
specpipeline_ln142  (specpipeline     ) [ 000000000000000000000]
tmp_2_119           (fadd             ) [ 001111111111111111111]
store_ln143         (store            ) [ 000000000000000000000]
empty_120           (specregionend    ) [ 000000000000000000000]
br_ln141            (br               ) [ 001111111111111111111]
add_ln139           (add              ) [ 000000000000000000000]
select_ln139        (select           ) [ 011111111111111111111]
br_ln139            (br               ) [ 011111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_matrix">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_matrix"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="kernel">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="out_matrix">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_matrix"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc_hidden_layer2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i3.i5"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i3.i1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i4.i5"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i4.i2"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="out_matrix_addr_gep_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="0" index="2" bw="32" slack="0"/>
<pin id="78" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_matrix_addr/2 "/>
</bind>
</comp>

<comp id="81" class="1004" name="grp_access_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="4" slack="0"/>
<pin id="83" dir="0" index="1" bw="32" slack="0"/>
<pin id="84" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="85" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/2 store_ln143/19 "/>
</bind>
</comp>

<comp id="88" class="1004" name="input_matrix_addr_gep_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="0" index="2" bw="32" slack="0"/>
<pin id="92" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_matrix_addr/3 "/>
</bind>
</comp>

<comp id="95" class="1004" name="grp_access_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="10" slack="0"/>
<pin id="97" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="98" dir="0" index="2" bw="0" slack="0"/>
<pin id="121" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="122" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="123" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="99" dir="1" index="3" bw="32" slack="1"/>
<pin id="124" dir="1" index="7" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_matrix_load/3 input_matrix_load_1/3 input_matrix_load_2/4 "/>
</bind>
</comp>

<comp id="101" class="1004" name="kernel_addr_gep_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="32" slack="0"/>
<pin id="103" dir="0" index="1" bw="1" slack="0"/>
<pin id="104" dir="0" index="2" bw="9" slack="0"/>
<pin id="105" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr/3 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_access_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="10" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="111" dir="0" index="2" bw="0" slack="0"/>
<pin id="133" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="134" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="135" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="112" dir="1" index="3" bw="32" slack="1"/>
<pin id="136" dir="1" index="7" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_load/3 kernel_load_1/3 kernel_load_2/4 "/>
</bind>
</comp>

<comp id="114" class="1004" name="input_matrix_addr_1_gep_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="32" slack="0"/>
<pin id="118" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_matrix_addr_1/3 "/>
</bind>
</comp>

<comp id="126" class="1004" name="kernel_addr_1_gep_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="0" index="2" bw="32" slack="0"/>
<pin id="130" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr_1/3 "/>
</bind>
</comp>

<comp id="138" class="1004" name="input_matrix_addr_2_gep_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="0" index="2" bw="32" slack="0"/>
<pin id="142" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_matrix_addr_2/4 "/>
</bind>
</comp>

<comp id="146" class="1004" name="kernel_addr_2_gep_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="0" index="2" bw="9" slack="0"/>
<pin id="150" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr_2/4 "/>
</bind>
</comp>

<comp id="154" class="1005" name="indvar_flatten_reg_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="4" slack="1"/>
<pin id="156" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="158" class="1004" name="indvar_flatten_phi_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="1"/>
<pin id="160" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="161" dir="0" index="2" bw="4" slack="0"/>
<pin id="162" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="163" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="165" class="1005" name="indvars_iv1_reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="3" slack="1"/>
<pin id="167" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv1 (phireg) "/>
</bind>
</comp>

<comp id="169" class="1004" name="indvars_iv1_phi_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="3" slack="1"/>
<pin id="171" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="172" dir="0" index="2" bw="3" slack="0"/>
<pin id="173" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="174" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvars_iv1/2 "/>
</bind>
</comp>

<comp id="176" class="1005" name="row_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="2" slack="1"/>
<pin id="178" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="row (phireg) "/>
</bind>
</comp>

<comp id="180" class="1004" name="row_phi_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="1"/>
<pin id="182" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="183" dir="0" index="2" bw="2" slack="0"/>
<pin id="184" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="185" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="row/2 "/>
</bind>
</comp>

<comp id="187" class="1005" name="indvars_iv_reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="3" slack="1"/>
<pin id="189" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv (phireg) "/>
</bind>
</comp>

<comp id="191" class="1004" name="indvars_iv_phi_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="3" slack="1"/>
<pin id="193" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="194" dir="0" index="2" bw="3" slack="1"/>
<pin id="195" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="196" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvars_iv/2 "/>
</bind>
</comp>

<comp id="199" class="1005" name="col_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="2" slack="1"/>
<pin id="201" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="col (phireg) "/>
</bind>
</comp>

<comp id="203" class="1004" name="col_phi_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="1" slack="1"/>
<pin id="205" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="206" dir="0" index="2" bw="2" slack="0"/>
<pin id="207" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="208" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="col/2 "/>
</bind>
</comp>

<comp id="210" class="1005" name="empty_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="1"/>
<pin id="212" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="empty (phireg) "/>
</bind>
</comp>

<comp id="214" class="1004" name="empty_phi_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="1"/>
<pin id="216" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="217" dir="0" index="2" bw="32" slack="1"/>
<pin id="218" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="219" dir="1" index="4" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty/3 "/>
</bind>
</comp>

<comp id="222" class="1005" name="row_0_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="3" slack="11"/>
<pin id="224" dir="1" index="1" bw="3" slack="11"/>
</pin_list>
<bind>
<opset="row_0 (phireg) "/>
</bind>
</comp>

<comp id="225" class="1004" name="row_0_phi_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="2" slack="1"/>
<pin id="227" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="228" dir="0" index="2" bw="3" slack="1"/>
<pin id="229" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="230" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="row_0/3 "/>
</bind>
</comp>

<comp id="232" class="1004" name="grp_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="1"/>
<pin id="234" dir="0" index="1" bw="32" slack="1"/>
<pin id="235" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_s/8 tmp_1_118/12 tmp_2_119/16 "/>
</bind>
</comp>

<comp id="238" class="1004" name="grp_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="1"/>
<pin id="240" dir="0" index="1" bw="32" slack="1"/>
<pin id="241" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp1/5 tmp_1/6 tmp_2/7 "/>
</bind>
</comp>

<comp id="242" class="1005" name="reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="1"/>
<pin id="244" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s tmp_1_118 "/>
</bind>
</comp>

<comp id="247" class="1004" name="zext_ln138_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="2" slack="0"/>
<pin id="249" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln138/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="shl_ln_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="4" slack="0"/>
<pin id="253" dir="0" index="1" bw="2" slack="0"/>
<pin id="254" dir="0" index="2" bw="1" slack="0"/>
<pin id="255" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="zext_ln140_1_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="4" slack="0"/>
<pin id="261" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln140_1/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="sub_ln140_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="4" slack="0"/>
<pin id="265" dir="0" index="1" bw="2" slack="0"/>
<pin id="266" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln140/2 "/>
</bind>
</comp>

<comp id="269" class="1004" name="icmp_ln138_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="4" slack="0"/>
<pin id="271" dir="0" index="1" bw="4" slack="0"/>
<pin id="272" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln138/2 "/>
</bind>
</comp>

<comp id="275" class="1004" name="add_ln138_1_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="4" slack="0"/>
<pin id="277" dir="0" index="1" bw="1" slack="0"/>
<pin id="278" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln138_1/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="i_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="2" slack="0"/>
<pin id="283" dir="0" index="1" bw="1" slack="0"/>
<pin id="284" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="287" class="1004" name="add_ln138_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="3" slack="0"/>
<pin id="289" dir="0" index="1" bw="1" slack="0"/>
<pin id="290" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln138/2 "/>
</bind>
</comp>

<comp id="293" class="1004" name="icmp_ln139_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="3" slack="0"/>
<pin id="295" dir="0" index="1" bw="2" slack="0"/>
<pin id="296" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln139/2 "/>
</bind>
</comp>

<comp id="299" class="1004" name="select_ln138_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="1" slack="0"/>
<pin id="301" dir="0" index="1" bw="1" slack="0"/>
<pin id="302" dir="0" index="2" bw="2" slack="0"/>
<pin id="303" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln138/2 "/>
</bind>
</comp>

<comp id="307" class="1004" name="select_ln138_1_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="1" slack="0"/>
<pin id="309" dir="0" index="1" bw="2" slack="0"/>
<pin id="310" dir="0" index="2" bw="2" slack="0"/>
<pin id="311" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln138_1/2 "/>
</bind>
</comp>

<comp id="315" class="1004" name="zext_ln138_1_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="2" slack="0"/>
<pin id="317" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln138_1/2 "/>
</bind>
</comp>

<comp id="319" class="1004" name="zext_ln138_2_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="2" slack="0"/>
<pin id="321" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln138_2/2 "/>
</bind>
</comp>

<comp id="323" class="1004" name="zext_ln138_3_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="2" slack="0"/>
<pin id="325" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln138_3/2 "/>
</bind>
</comp>

<comp id="327" class="1004" name="shl_ln140_mid1_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="4" slack="0"/>
<pin id="329" dir="0" index="1" bw="2" slack="0"/>
<pin id="330" dir="0" index="2" bw="1" slack="0"/>
<pin id="331" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln140_mid1/2 "/>
</bind>
</comp>

<comp id="335" class="1004" name="zext_ln140_2_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="4" slack="0"/>
<pin id="337" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln140_2/2 "/>
</bind>
</comp>

<comp id="339" class="1004" name="sub_ln140_1_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="4" slack="0"/>
<pin id="341" dir="0" index="1" bw="2" slack="0"/>
<pin id="342" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln140_1/2 "/>
</bind>
</comp>

<comp id="345" class="1004" name="select_ln138_2_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="1" slack="0"/>
<pin id="347" dir="0" index="1" bw="5" slack="0"/>
<pin id="348" dir="0" index="2" bw="5" slack="0"/>
<pin id="349" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln138_2/2 "/>
</bind>
</comp>

<comp id="353" class="1004" name="select_ln138_3_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="1" slack="0"/>
<pin id="355" dir="0" index="1" bw="3" slack="0"/>
<pin id="356" dir="0" index="2" bw="3" slack="0"/>
<pin id="357" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln138_3/2 "/>
</bind>
</comp>

<comp id="361" class="1004" name="zext_ln139_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="2" slack="0"/>
<pin id="363" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln139/2 "/>
</bind>
</comp>

<comp id="365" class="1004" name="zext_ln139_1_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="2" slack="0"/>
<pin id="367" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln139_1/2 "/>
</bind>
</comp>

<comp id="369" class="1004" name="add_ln140_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="2" slack="0"/>
<pin id="371" dir="0" index="1" bw="5" slack="0"/>
<pin id="372" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln140/2 "/>
</bind>
</comp>

<comp id="375" class="1004" name="sext_ln140_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="5" slack="0"/>
<pin id="377" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln140/2 "/>
</bind>
</comp>

<comp id="379" class="1004" name="zext_ln140_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="5" slack="0"/>
<pin id="381" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln140/2 "/>
</bind>
</comp>

<comp id="384" class="1004" name="j_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="2" slack="0"/>
<pin id="386" dir="0" index="1" bw="1" slack="0"/>
<pin id="387" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="390" class="1004" name="zext_ln142_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="2" slack="0"/>
<pin id="392" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln142/2 "/>
</bind>
</comp>

<comp id="394" class="1004" name="icmp_ln141_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="3" slack="0"/>
<pin id="396" dir="0" index="1" bw="3" slack="1"/>
<pin id="397" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln141/3 "/>
</bind>
</comp>

<comp id="399" class="1004" name="zext_ln141_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="3" slack="0"/>
<pin id="401" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln141/3 "/>
</bind>
</comp>

<comp id="403" class="1004" name="shl_ln6_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="8" slack="0"/>
<pin id="405" dir="0" index="1" bw="3" slack="0"/>
<pin id="406" dir="0" index="2" bw="1" slack="0"/>
<pin id="407" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln6/3 "/>
</bind>
</comp>

<comp id="411" class="1004" name="zext_ln143_3_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="8" slack="0"/>
<pin id="413" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln143_3/3 "/>
</bind>
</comp>

<comp id="415" class="1004" name="shl_ln143_1_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="4" slack="0"/>
<pin id="417" dir="0" index="1" bw="3" slack="0"/>
<pin id="418" dir="0" index="2" bw="1" slack="0"/>
<pin id="419" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln143_1/3 "/>
</bind>
</comp>

<comp id="423" class="1004" name="zext_ln143_4_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="4" slack="0"/>
<pin id="425" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln143_4/3 "/>
</bind>
</comp>

<comp id="427" class="1004" name="sub_ln143_1_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="8" slack="0"/>
<pin id="429" dir="0" index="1" bw="4" slack="0"/>
<pin id="430" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln143_1/3 "/>
</bind>
</comp>

<comp id="433" class="1004" name="sub_ln143_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="3" slack="0"/>
<pin id="435" dir="0" index="1" bw="2" slack="1"/>
<pin id="436" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln143/3 "/>
</bind>
</comp>

<comp id="438" class="1004" name="shl_ln143_2_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="9" slack="0"/>
<pin id="440" dir="0" index="1" bw="4" slack="0"/>
<pin id="441" dir="0" index="2" bw="1" slack="0"/>
<pin id="442" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln143_2/3 "/>
</bind>
</comp>

<comp id="446" class="1004" name="shl_ln143_3_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="6" slack="0"/>
<pin id="448" dir="0" index="1" bw="4" slack="0"/>
<pin id="449" dir="0" index="2" bw="1" slack="0"/>
<pin id="450" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln143_3/3 "/>
</bind>
</comp>

<comp id="454" class="1004" name="sext_ln143_3_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="6" slack="0"/>
<pin id="456" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln143_3/3 "/>
</bind>
</comp>

<comp id="458" class="1004" name="sub_ln143_2_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="9" slack="0"/>
<pin id="460" dir="0" index="1" bw="6" slack="0"/>
<pin id="461" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln143_2/3 "/>
</bind>
</comp>

<comp id="464" class="1004" name="sext_ln143_4_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="9" slack="0"/>
<pin id="466" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln143_4/3 "/>
</bind>
</comp>

<comp id="468" class="1004" name="add_ln143_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="2" slack="1"/>
<pin id="470" dir="0" index="1" bw="9" slack="0"/>
<pin id="471" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln143/3 "/>
</bind>
</comp>

<comp id="473" class="1004" name="sext_ln143_5_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="9" slack="0"/>
<pin id="475" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln143_5/3 "/>
</bind>
</comp>

<comp id="477" class="1004" name="zext_ln143_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="9" slack="0"/>
<pin id="479" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln143/3 "/>
</bind>
</comp>

<comp id="482" class="1004" name="sext_ln143_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="9" slack="0"/>
<pin id="484" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln143/3 "/>
</bind>
</comp>

<comp id="487" class="1004" name="add_ln143_1_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="2" slack="1"/>
<pin id="489" dir="0" index="1" bw="9" slack="0"/>
<pin id="490" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln143_1/3 "/>
</bind>
</comp>

<comp id="492" class="1004" name="sext_ln143_6_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="9" slack="0"/>
<pin id="494" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln143_6/3 "/>
</bind>
</comp>

<comp id="496" class="1004" name="zext_ln143_1_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="9" slack="0"/>
<pin id="498" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln143_1/3 "/>
</bind>
</comp>

<comp id="501" class="1004" name="or_ln143_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="9" slack="0"/>
<pin id="503" dir="0" index="1" bw="1" slack="0"/>
<pin id="504" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln143/3 "/>
</bind>
</comp>

<comp id="507" class="1004" name="sext_ln143_1_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="32" slack="0"/>
<pin id="509" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln143_1/3 "/>
</bind>
</comp>

<comp id="512" class="1004" name="add_ln143_3_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="9" slack="0"/>
<pin id="514" dir="0" index="1" bw="3" slack="0"/>
<pin id="515" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln143_3/3 "/>
</bind>
</comp>

<comp id="518" class="1004" name="add_ln143_2_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="2" slack="1"/>
<pin id="520" dir="0" index="1" bw="9" slack="0"/>
<pin id="521" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln143_2/3 "/>
</bind>
</comp>

<comp id="523" class="1004" name="sext_ln143_7_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="9" slack="1"/>
<pin id="525" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln143_7/4 "/>
</bind>
</comp>

<comp id="526" class="1004" name="zext_ln143_2_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="9" slack="0"/>
<pin id="528" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln143_2/4 "/>
</bind>
</comp>

<comp id="531" class="1004" name="or_ln143_1_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="9" slack="1"/>
<pin id="533" dir="0" index="1" bw="3" slack="0"/>
<pin id="534" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln143_1/4 "/>
</bind>
</comp>

<comp id="536" class="1004" name="sext_ln143_2_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="9" slack="0"/>
<pin id="538" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln143_2/4 "/>
</bind>
</comp>

<comp id="541" class="1004" name="row_1_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="3" slack="11"/>
<pin id="543" dir="0" index="1" bw="1" slack="0"/>
<pin id="544" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="row_1/14 "/>
</bind>
</comp>

<comp id="547" class="1004" name="add_ln139_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="3" slack="2"/>
<pin id="549" dir="0" index="1" bw="1" slack="0"/>
<pin id="550" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln139/20 "/>
</bind>
</comp>

<comp id="553" class="1004" name="select_ln139_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="1" slack="2"/>
<pin id="555" dir="0" index="1" bw="3" slack="0"/>
<pin id="556" dir="0" index="2" bw="3" slack="0"/>
<pin id="557" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln139/20 "/>
</bind>
</comp>

<comp id="560" class="1005" name="icmp_ln138_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="1" slack="1"/>
<pin id="562" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln138 "/>
</bind>
</comp>

<comp id="564" class="1005" name="add_ln138_1_reg_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="4" slack="0"/>
<pin id="566" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln138_1 "/>
</bind>
</comp>

<comp id="569" class="1005" name="icmp_ln139_reg_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="1" slack="2"/>
<pin id="571" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln139 "/>
</bind>
</comp>

<comp id="574" class="1005" name="select_ln138_1_reg_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="2" slack="0"/>
<pin id="576" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="select_ln138_1 "/>
</bind>
</comp>

<comp id="579" class="1005" name="zext_ln138_1_reg_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="3" slack="1"/>
<pin id="581" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln138_1 "/>
</bind>
</comp>

<comp id="584" class="1005" name="zext_ln138_3_reg_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="4" slack="1"/>
<pin id="586" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln138_3 "/>
</bind>
</comp>

<comp id="589" class="1005" name="select_ln138_3_reg_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="3" slack="0"/>
<pin id="591" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="select_ln138_3 "/>
</bind>
</comp>

<comp id="595" class="1005" name="zext_ln139_reg_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="9" slack="1"/>
<pin id="597" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln139 "/>
</bind>
</comp>

<comp id="601" class="1005" name="out_matrix_addr_reg_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="4" slack="17"/>
<pin id="603" dir="1" index="1" bw="4" slack="17"/>
</pin_list>
<bind>
<opset="out_matrix_addr "/>
</bind>
</comp>

<comp id="606" class="1005" name="j_reg_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="2" slack="0"/>
<pin id="608" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="611" class="1005" name="zext_ln142_reg_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="9" slack="1"/>
<pin id="613" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln142 "/>
</bind>
</comp>

<comp id="616" class="1005" name="icmp_ln141_reg_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="1" slack="1"/>
<pin id="618" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln141 "/>
</bind>
</comp>

<comp id="620" class="1005" name="sub_ln143_2_reg_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="9" slack="1"/>
<pin id="622" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln143_2 "/>
</bind>
</comp>

<comp id="625" class="1005" name="input_matrix_addr_reg_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="10" slack="1"/>
<pin id="627" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="input_matrix_addr "/>
</bind>
</comp>

<comp id="630" class="1005" name="kernel_addr_reg_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="10" slack="1"/>
<pin id="632" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="kernel_addr "/>
</bind>
</comp>

<comp id="635" class="1005" name="input_matrix_addr_1_reg_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="10" slack="1"/>
<pin id="637" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="input_matrix_addr_1 "/>
</bind>
</comp>

<comp id="640" class="1005" name="kernel_addr_1_reg_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="10" slack="1"/>
<pin id="642" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="kernel_addr_1 "/>
</bind>
</comp>

<comp id="645" class="1005" name="add_ln143_2_reg_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="9" slack="1"/>
<pin id="647" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln143_2 "/>
</bind>
</comp>

<comp id="650" class="1005" name="input_matrix_load_reg_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="32" slack="1"/>
<pin id="652" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_matrix_load "/>
</bind>
</comp>

<comp id="655" class="1005" name="kernel_load_reg_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="32" slack="1"/>
<pin id="657" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="kernel_load "/>
</bind>
</comp>

<comp id="660" class="1005" name="input_matrix_load_1_reg_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="32" slack="2"/>
<pin id="662" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="input_matrix_load_1 "/>
</bind>
</comp>

<comp id="665" class="1005" name="kernel_load_1_reg_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="32" slack="2"/>
<pin id="667" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="kernel_load_1 "/>
</bind>
</comp>

<comp id="670" class="1005" name="input_matrix_addr_2_reg_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="10" slack="1"/>
<pin id="672" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="input_matrix_addr_2 "/>
</bind>
</comp>

<comp id="675" class="1005" name="kernel_addr_2_reg_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="10" slack="1"/>
<pin id="677" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="kernel_addr_2 "/>
</bind>
</comp>

<comp id="680" class="1005" name="input_matrix_load_2_reg_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="32" slack="2"/>
<pin id="682" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="input_matrix_load_2 "/>
</bind>
</comp>

<comp id="685" class="1005" name="kernel_load_2_reg_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="32" slack="2"/>
<pin id="687" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="kernel_load_2 "/>
</bind>
</comp>

<comp id="690" class="1005" name="tmp1_reg_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="32" slack="1"/>
<pin id="692" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp1 "/>
</bind>
</comp>

<comp id="695" class="1005" name="tmp_1_reg_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="32" slack="4"/>
<pin id="697" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="700" class="1005" name="tmp_2_reg_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="32" slack="7"/>
<pin id="702" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="705" class="1005" name="row_1_reg_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="3" slack="1"/>
<pin id="707" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="row_1 "/>
</bind>
</comp>

<comp id="710" class="1005" name="tmp_2_119_reg_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="32" slack="1"/>
<pin id="712" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2_119 "/>
</bind>
</comp>

<comp id="715" class="1005" name="select_ln139_reg_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="3" slack="1"/>
<pin id="717" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="select_ln139 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="79"><net_src comp="4" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="38" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="86"><net_src comp="40" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="87"><net_src comp="74" pin="3"/><net_sink comp="81" pin=0"/></net>

<net id="93"><net_src comp="0" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="38" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="100"><net_src comp="88" pin="3"/><net_sink comp="95" pin=0"/></net>

<net id="106"><net_src comp="2" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="38" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="113"><net_src comp="101" pin="3"/><net_sink comp="108" pin=0"/></net>

<net id="119"><net_src comp="0" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="38" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="125"><net_src comp="114" pin="3"/><net_sink comp="95" pin=2"/></net>

<net id="131"><net_src comp="2" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="38" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="137"><net_src comp="126" pin="3"/><net_sink comp="108" pin=2"/></net>

<net id="143"><net_src comp="0" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="38" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="145"><net_src comp="138" pin="3"/><net_sink comp="95" pin=0"/></net>

<net id="151"><net_src comp="2" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="38" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="153"><net_src comp="146" pin="3"/><net_sink comp="108" pin=0"/></net>

<net id="157"><net_src comp="16" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="164"><net_src comp="154" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="168"><net_src comp="18" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="175"><net_src comp="165" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="179"><net_src comp="20" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="186"><net_src comp="176" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="190"><net_src comp="18" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="197"><net_src comp="187" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="198"><net_src comp="191" pin="4"/><net_sink comp="187" pin=0"/></net>

<net id="202"><net_src comp="20" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="209"><net_src comp="199" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="213"><net_src comp="40" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="220"><net_src comp="210" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="214" pin="4"/><net_sink comp="210" pin=0"/></net>

<net id="231"><net_src comp="225" pin="4"/><net_sink comp="222" pin=0"/></net>

<net id="236"><net_src comp="210" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="232" pin="2"/><net_sink comp="81" pin=1"/></net>

<net id="245"><net_src comp="232" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="250"><net_src comp="180" pin="4"/><net_sink comp="247" pin=0"/></net>

<net id="256"><net_src comp="22" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="257"><net_src comp="180" pin="4"/><net_sink comp="251" pin=1"/></net>

<net id="258"><net_src comp="20" pin="0"/><net_sink comp="251" pin=2"/></net>

<net id="262"><net_src comp="251" pin="3"/><net_sink comp="259" pin=0"/></net>

<net id="267"><net_src comp="259" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="268"><net_src comp="247" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="273"><net_src comp="158" pin="4"/><net_sink comp="269" pin=0"/></net>

<net id="274"><net_src comp="24" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="279"><net_src comp="158" pin="4"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="26" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="285"><net_src comp="180" pin="4"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="28" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="291"><net_src comp="169" pin="4"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="30" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="297"><net_src comp="191" pin="4"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="36" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="304"><net_src comp="293" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="305"><net_src comp="20" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="306"><net_src comp="203" pin="4"/><net_sink comp="299" pin=2"/></net>

<net id="312"><net_src comp="293" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="313"><net_src comp="281" pin="2"/><net_sink comp="307" pin=1"/></net>

<net id="314"><net_src comp="180" pin="4"/><net_sink comp="307" pin=2"/></net>

<net id="318"><net_src comp="307" pin="3"/><net_sink comp="315" pin=0"/></net>

<net id="322"><net_src comp="281" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="326"><net_src comp="307" pin="3"/><net_sink comp="323" pin=0"/></net>

<net id="332"><net_src comp="22" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="333"><net_src comp="281" pin="2"/><net_sink comp="327" pin=1"/></net>

<net id="334"><net_src comp="20" pin="0"/><net_sink comp="327" pin=2"/></net>

<net id="338"><net_src comp="327" pin="3"/><net_sink comp="335" pin=0"/></net>

<net id="343"><net_src comp="335" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="344"><net_src comp="319" pin="1"/><net_sink comp="339" pin=1"/></net>

<net id="350"><net_src comp="293" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="351"><net_src comp="339" pin="2"/><net_sink comp="345" pin=1"/></net>

<net id="352"><net_src comp="263" pin="2"/><net_sink comp="345" pin=2"/></net>

<net id="358"><net_src comp="293" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="359"><net_src comp="287" pin="2"/><net_sink comp="353" pin=1"/></net>

<net id="360"><net_src comp="169" pin="4"/><net_sink comp="353" pin=2"/></net>

<net id="364"><net_src comp="299" pin="3"/><net_sink comp="361" pin=0"/></net>

<net id="368"><net_src comp="299" pin="3"/><net_sink comp="365" pin=0"/></net>

<net id="373"><net_src comp="365" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="374"><net_src comp="345" pin="3"/><net_sink comp="369" pin=1"/></net>

<net id="378"><net_src comp="369" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="382"><net_src comp="375" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="388"><net_src comp="299" pin="3"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="28" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="393"><net_src comp="384" pin="2"/><net_sink comp="390" pin=0"/></net>

<net id="398"><net_src comp="225" pin="4"/><net_sink comp="394" pin=0"/></net>

<net id="402"><net_src comp="225" pin="4"/><net_sink comp="399" pin=0"/></net>

<net id="408"><net_src comp="44" pin="0"/><net_sink comp="403" pin=0"/></net>

<net id="409"><net_src comp="225" pin="4"/><net_sink comp="403" pin=1"/></net>

<net id="410"><net_src comp="46" pin="0"/><net_sink comp="403" pin=2"/></net>

<net id="414"><net_src comp="403" pin="3"/><net_sink comp="411" pin=0"/></net>

<net id="420"><net_src comp="48" pin="0"/><net_sink comp="415" pin=0"/></net>

<net id="421"><net_src comp="225" pin="4"/><net_sink comp="415" pin=1"/></net>

<net id="422"><net_src comp="50" pin="0"/><net_sink comp="415" pin=2"/></net>

<net id="426"><net_src comp="415" pin="3"/><net_sink comp="423" pin=0"/></net>

<net id="431"><net_src comp="411" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="432"><net_src comp="423" pin="1"/><net_sink comp="427" pin=1"/></net>

<net id="437"><net_src comp="399" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="443"><net_src comp="52" pin="0"/><net_sink comp="438" pin=0"/></net>

<net id="444"><net_src comp="433" pin="2"/><net_sink comp="438" pin=1"/></net>

<net id="445"><net_src comp="46" pin="0"/><net_sink comp="438" pin=2"/></net>

<net id="451"><net_src comp="54" pin="0"/><net_sink comp="446" pin=0"/></net>

<net id="452"><net_src comp="433" pin="2"/><net_sink comp="446" pin=1"/></net>

<net id="453"><net_src comp="20" pin="0"/><net_sink comp="446" pin=2"/></net>

<net id="457"><net_src comp="446" pin="3"/><net_sink comp="454" pin=0"/></net>

<net id="462"><net_src comp="438" pin="3"/><net_sink comp="458" pin=0"/></net>

<net id="463"><net_src comp="454" pin="1"/><net_sink comp="458" pin=1"/></net>

<net id="467"><net_src comp="458" pin="2"/><net_sink comp="464" pin=0"/></net>

<net id="472"><net_src comp="427" pin="2"/><net_sink comp="468" pin=1"/></net>

<net id="476"><net_src comp="468" pin="2"/><net_sink comp="473" pin=0"/></net>

<net id="480"><net_src comp="473" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="485"><net_src comp="458" pin="2"/><net_sink comp="482" pin=0"/></net>

<net id="486"><net_src comp="482" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="491"><net_src comp="427" pin="2"/><net_sink comp="487" pin=1"/></net>

<net id="495"><net_src comp="487" pin="2"/><net_sink comp="492" pin=0"/></net>

<net id="499"><net_src comp="492" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="500"><net_src comp="496" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="505"><net_src comp="464" pin="1"/><net_sink comp="501" pin=0"/></net>

<net id="506"><net_src comp="56" pin="0"/><net_sink comp="501" pin=1"/></net>

<net id="510"><net_src comp="501" pin="2"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="516"><net_src comp="427" pin="2"/><net_sink comp="512" pin=0"/></net>

<net id="517"><net_src comp="58" pin="0"/><net_sink comp="512" pin=1"/></net>

<net id="522"><net_src comp="512" pin="2"/><net_sink comp="518" pin=1"/></net>

<net id="529"><net_src comp="523" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="530"><net_src comp="526" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="535"><net_src comp="58" pin="0"/><net_sink comp="531" pin=1"/></net>

<net id="539"><net_src comp="531" pin="2"/><net_sink comp="536" pin=0"/></net>

<net id="540"><net_src comp="536" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="545"><net_src comp="222" pin="1"/><net_sink comp="541" pin=0"/></net>

<net id="546"><net_src comp="30" pin="0"/><net_sink comp="541" pin=1"/></net>

<net id="551"><net_src comp="187" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="552"><net_src comp="30" pin="0"/><net_sink comp="547" pin=1"/></net>

<net id="558"><net_src comp="72" pin="0"/><net_sink comp="553" pin=1"/></net>

<net id="559"><net_src comp="547" pin="2"/><net_sink comp="553" pin=2"/></net>

<net id="563"><net_src comp="269" pin="2"/><net_sink comp="560" pin=0"/></net>

<net id="567"><net_src comp="275" pin="2"/><net_sink comp="564" pin=0"/></net>

<net id="568"><net_src comp="564" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="572"><net_src comp="293" pin="2"/><net_sink comp="569" pin=0"/></net>

<net id="573"><net_src comp="569" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="577"><net_src comp="307" pin="3"/><net_sink comp="574" pin=0"/></net>

<net id="578"><net_src comp="574" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="582"><net_src comp="315" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="583"><net_src comp="579" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="587"><net_src comp="323" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="588"><net_src comp="584" pin="1"/><net_sink comp="433" pin=1"/></net>

<net id="592"><net_src comp="353" pin="3"/><net_sink comp="589" pin=0"/></net>

<net id="593"><net_src comp="589" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="594"><net_src comp="589" pin="1"/><net_sink comp="394" pin=1"/></net>

<net id="598"><net_src comp="361" pin="1"/><net_sink comp="595" pin=0"/></net>

<net id="599"><net_src comp="595" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="600"><net_src comp="595" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="604"><net_src comp="74" pin="3"/><net_sink comp="601" pin=0"/></net>

<net id="605"><net_src comp="601" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="609"><net_src comp="384" pin="2"/><net_sink comp="606" pin=0"/></net>

<net id="610"><net_src comp="606" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="614"><net_src comp="390" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="615"><net_src comp="611" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="619"><net_src comp="394" pin="2"/><net_sink comp="616" pin=0"/></net>

<net id="623"><net_src comp="458" pin="2"/><net_sink comp="620" pin=0"/></net>

<net id="624"><net_src comp="620" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="628"><net_src comp="88" pin="3"/><net_sink comp="625" pin=0"/></net>

<net id="629"><net_src comp="625" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="633"><net_src comp="101" pin="3"/><net_sink comp="630" pin=0"/></net>

<net id="634"><net_src comp="630" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="638"><net_src comp="114" pin="3"/><net_sink comp="635" pin=0"/></net>

<net id="639"><net_src comp="635" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="643"><net_src comp="126" pin="3"/><net_sink comp="640" pin=0"/></net>

<net id="644"><net_src comp="640" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="648"><net_src comp="518" pin="2"/><net_sink comp="645" pin=0"/></net>

<net id="649"><net_src comp="645" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="653"><net_src comp="95" pin="3"/><net_sink comp="650" pin=0"/></net>

<net id="654"><net_src comp="650" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="658"><net_src comp="108" pin="3"/><net_sink comp="655" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="663"><net_src comp="95" pin="7"/><net_sink comp="660" pin=0"/></net>

<net id="664"><net_src comp="660" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="668"><net_src comp="108" pin="7"/><net_sink comp="665" pin=0"/></net>

<net id="669"><net_src comp="665" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="673"><net_src comp="138" pin="3"/><net_sink comp="670" pin=0"/></net>

<net id="674"><net_src comp="670" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="678"><net_src comp="146" pin="3"/><net_sink comp="675" pin=0"/></net>

<net id="679"><net_src comp="675" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="683"><net_src comp="95" pin="3"/><net_sink comp="680" pin=0"/></net>

<net id="684"><net_src comp="680" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="688"><net_src comp="108" pin="3"/><net_sink comp="685" pin=0"/></net>

<net id="689"><net_src comp="685" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="693"><net_src comp="238" pin="2"/><net_sink comp="690" pin=0"/></net>

<net id="694"><net_src comp="690" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="698"><net_src comp="238" pin="2"/><net_sink comp="695" pin=0"/></net>

<net id="699"><net_src comp="695" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="703"><net_src comp="238" pin="2"/><net_sink comp="700" pin=0"/></net>

<net id="704"><net_src comp="700" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="708"><net_src comp="541" pin="2"/><net_sink comp="705" pin=0"/></net>

<net id="709"><net_src comp="705" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="713"><net_src comp="232" pin="2"/><net_sink comp="710" pin=0"/></net>

<net id="714"><net_src comp="710" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="718"><net_src comp="553" pin="3"/><net_sink comp="715" pin=0"/></net>

<net id="719"><net_src comp="715" pin="1"/><net_sink comp="191" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_matrix | {2 19 }
 - Input state : 
	Port: Conv2d_b5 : input_matrix | {3 4 5 }
	Port: Conv2d_b5 : kernel | {3 4 5 }
  - Chain level:
	State 1
	State 2
		zext_ln138 : 1
		shl_ln : 1
		zext_ln140_1 : 2
		sub_ln140 : 3
		icmp_ln138 : 1
		add_ln138_1 : 1
		br_ln138 : 2
		i : 1
		add_ln138 : 1
		icmp_ln139 : 1
		select_ln138 : 2
		select_ln138_1 : 2
		zext_ln138_1 : 3
		zext_ln138_2 : 2
		zext_ln138_3 : 3
		shl_ln140_mid1 : 2
		zext_ln140_2 : 3
		sub_ln140_1 : 4
		select_ln138_2 : 5
		select_ln138_3 : 2
		zext_ln139 : 3
		zext_ln139_1 : 3
		add_ln140 : 6
		sext_ln140 : 7
		zext_ln140 : 8
		out_matrix_addr : 9
		store_ln140 : 10
		j : 3
		zext_ln142 : 4
	State 3
		icmp_ln141 : 1
		br_ln141 : 2
		zext_ln141 : 1
		shl_ln6 : 1
		zext_ln143_3 : 2
		shl_ln143_1 : 1
		zext_ln143_4 : 2
		sub_ln143_1 : 3
		sub_ln143 : 2
		shl_ln143_2 : 3
		shl_ln143_3 : 3
		sext_ln143_3 : 4
		sub_ln143_2 : 5
		sext_ln143_4 : 6
		add_ln143 : 4
		sext_ln143_5 : 5
		zext_ln143 : 6
		input_matrix_addr : 7
		input_matrix_load : 8
		sext_ln143 : 6
		kernel_addr : 7
		kernel_load : 8
		add_ln143_1 : 4
		sext_ln143_6 : 5
		zext_ln143_1 : 6
		input_matrix_addr_1 : 7
		input_matrix_load_1 : 8
		or_ln143 : 7
		sext_ln143_1 : 7
		kernel_addr_1 : 8
		kernel_load_1 : 9
		add_ln143_3 : 4
		add_ln143_2 : 5
	State 4
		zext_ln143_2 : 1
		input_matrix_addr_2 : 2
		input_matrix_load_2 : 3
		kernel_addr_2 : 1
		kernel_load_2 : 2
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
		store_ln143 : 1
		empty_120 : 1
	State 20
		select_ln139 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|   fadd   |       grp_fu_232      |    2    |   227   |   214   |
|----------|-----------------------|---------|---------|---------|
|   fmul   |       grp_fu_238      |    3    |   128   |   138   |
|----------|-----------------------|---------|---------|---------|
|          |   add_ln138_1_fu_275  |    0    |    0    |    12   |
|          |        i_fu_281       |    0    |    0    |    9    |
|          |    add_ln138_fu_287   |    0    |    0    |    11   |
|          |    add_ln140_fu_369   |    0    |    0    |    15   |
|          |        j_fu_384       |    0    |    0    |    9    |
|    add   |    add_ln143_fu_468   |    0    |    0    |    16   |
|          |   add_ln143_1_fu_487  |    0    |    0    |    16   |
|          |   add_ln143_3_fu_512  |    0    |    0    |    23   |
|          |   add_ln143_2_fu_518  |    0    |    0    |    23   |
|          |      row_1_fu_541     |    0    |    0    |    11   |
|          |    add_ln139_fu_547   |    0    |    0    |    11   |
|----------|-----------------------|---------|---------|---------|
|          |    sub_ln140_fu_263   |    0    |    0    |    12   |
|          |   sub_ln140_1_fu_339  |    0    |    0    |    12   |
|    sub   |   sub_ln143_1_fu_427  |    0    |    0    |    15   |
|          |    sub_ln143_fu_433   |    0    |    0    |    11   |
|          |   sub_ln143_2_fu_458  |    0    |    0    |    16   |
|----------|-----------------------|---------|---------|---------|
|          |   icmp_ln138_fu_269   |    0    |    0    |    9    |
|   icmp   |   icmp_ln139_fu_293   |    0    |    0    |    9    |
|          |   icmp_ln141_fu_394   |    0    |    0    |    9    |
|----------|-----------------------|---------|---------|---------|
|          |  select_ln138_fu_299  |    0    |    0    |    2    |
|          | select_ln138_1_fu_307 |    0    |    0    |    2    |
|  select  | select_ln138_2_fu_345 |    0    |    0    |    5    |
|          | select_ln138_3_fu_353 |    0    |    0    |    3    |
|          |  select_ln139_fu_553  |    0    |    0    |    3    |
|----------|-----------------------|---------|---------|---------|
|          |   zext_ln138_fu_247   |    0    |    0    |    0    |
|          |  zext_ln140_1_fu_259  |    0    |    0    |    0    |
|          |  zext_ln138_1_fu_315  |    0    |    0    |    0    |
|          |  zext_ln138_2_fu_319  |    0    |    0    |    0    |
|          |  zext_ln138_3_fu_323  |    0    |    0    |    0    |
|          |  zext_ln140_2_fu_335  |    0    |    0    |    0    |
|          |   zext_ln139_fu_361   |    0    |    0    |    0    |
|   zext   |  zext_ln139_1_fu_365  |    0    |    0    |    0    |
|          |   zext_ln140_fu_379   |    0    |    0    |    0    |
|          |   zext_ln142_fu_390   |    0    |    0    |    0    |
|          |   zext_ln141_fu_399   |    0    |    0    |    0    |
|          |  zext_ln143_3_fu_411  |    0    |    0    |    0    |
|          |  zext_ln143_4_fu_423  |    0    |    0    |    0    |
|          |   zext_ln143_fu_477   |    0    |    0    |    0    |
|          |  zext_ln143_1_fu_496  |    0    |    0    |    0    |
|          |  zext_ln143_2_fu_526  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |     shl_ln_fu_251     |    0    |    0    |    0    |
|          | shl_ln140_mid1_fu_327 |    0    |    0    |    0    |
|bitconcatenate|     shl_ln6_fu_403    |    0    |    0    |    0    |
|          |   shl_ln143_1_fu_415  |    0    |    0    |    0    |
|          |   shl_ln143_2_fu_438  |    0    |    0    |    0    |
|          |   shl_ln143_3_fu_446  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |   sext_ln140_fu_375   |    0    |    0    |    0    |
|          |  sext_ln143_3_fu_454  |    0    |    0    |    0    |
|          |  sext_ln143_4_fu_464  |    0    |    0    |    0    |
|          |  sext_ln143_5_fu_473  |    0    |    0    |    0    |
|   sext   |   sext_ln143_fu_482   |    0    |    0    |    0    |
|          |  sext_ln143_6_fu_492  |    0    |    0    |    0    |
|          |  sext_ln143_1_fu_507  |    0    |    0    |    0    |
|          |  sext_ln143_7_fu_523  |    0    |    0    |    0    |
|          |  sext_ln143_2_fu_536  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|    or    |    or_ln143_fu_501    |    0    |    0    |    0    |
|          |   or_ln143_1_fu_531   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    5    |   355   |   616   |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|    add_ln138_1_reg_564    |    4   |
|    add_ln143_2_reg_645    |    9   |
|        col_reg_199        |    2   |
|       empty_reg_210       |   32   |
|     icmp_ln138_reg_560    |    1   |
|     icmp_ln139_reg_569    |    1   |
|     icmp_ln141_reg_616    |    1   |
|   indvar_flatten_reg_154  |    4   |
|    indvars_iv1_reg_165    |    3   |
|     indvars_iv_reg_187    |    3   |
|input_matrix_addr_1_reg_635|   10   |
|input_matrix_addr_2_reg_670|   10   |
| input_matrix_addr_reg_625 |   10   |
|input_matrix_load_1_reg_660|   32   |
|input_matrix_load_2_reg_680|   32   |
| input_matrix_load_reg_650 |   32   |
|         j_reg_606         |    2   |
|   kernel_addr_1_reg_640   |   10   |
|   kernel_addr_2_reg_675   |   10   |
|    kernel_addr_reg_630    |   10   |
|   kernel_load_1_reg_665   |   32   |
|   kernel_load_2_reg_685   |   32   |
|    kernel_load_reg_655    |   32   |
|  out_matrix_addr_reg_601  |    4   |
|          reg_242          |   32   |
|       row_0_reg_222       |    3   |
|       row_1_reg_705       |    3   |
|        row_reg_176        |    2   |
|   select_ln138_1_reg_574  |    2   |
|   select_ln138_3_reg_589  |    3   |
|    select_ln139_reg_715   |    3   |
|    sub_ln143_2_reg_620    |    9   |
|        tmp1_reg_690       |   32   |
|       tmp_1_reg_695       |   32   |
|     tmp_2_119_reg_710     |   32   |
|       tmp_2_reg_700       |   32   |
|    zext_ln138_1_reg_579   |    3   |
|    zext_ln138_3_reg_584   |    4   |
|     zext_ln139_reg_595    |    9   |
|     zext_ln142_reg_611    |    9   |
+---------------------------+--------+
|           Total           |   528  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_81  |  p0  |   2  |   4  |    8   ||    9    |
|  grp_access_fu_81  |  p1  |   2  |  32  |   64   ||    9    |
|  grp_access_fu_95  |  p0  |   4  |  10  |   40   ||    21   |
|  grp_access_fu_95  |  p2  |   2  |   0  |    0   ||    9    |
|  grp_access_fu_108 |  p0  |   4  |  10  |   40   ||    21   |
|  grp_access_fu_108 |  p2  |   2  |   0  |    0   ||    9    |
| indvars_iv_reg_187 |  p0  |   2  |   3  |    6   ||    9    |
|    empty_reg_210   |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_232     |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_232     |  p1  |   3  |  32  |   96   ||    15   |
|     grp_fu_238     |  p0  |   3  |  32  |   96   ||    15   |
|     grp_fu_238     |  p1  |   3  |  32  |   96   ||    15   |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   574  || 12.0682 ||   150   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   355  |   616  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   12   |    -   |   150  |
|  Register |    -   |    -   |   528  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |   12   |   883  |   766  |
+-----------+--------+--------+--------+--------+
