/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Copyright (c) 2020 MediaTek Inc.
 */

#define HDMIRX_P0_PHY_DTOP_0_BASE A_ADR

//Page P0_HDMIRX_PHY_DTOP_0
#define REG_0100_DTOP_0 (HDMIRX_P0_PHY_DTOP_0_BASE + 0x900)
    #define REG_0100_DTOP_0_RX_BIST_EN Fld(1, 0, AC_MSKB0)
    #define REG_0100_DTOP_0_RX_MAC_BIST_EN Fld(1, 1, AC_MSKB0)
    #define REG_0100_DTOP_0_RX_BIST_RST Fld(1, 4, AC_MSKB0)
    #define REG_0100_DTOP_0_RX_MAC_BIST_RST Fld(1, 5, AC_MSKB0)
    #define REG_0100_DTOP_0_RX_BIST_LAT Fld(1, 8, AC_MSKB1)
    #define REG_0100_DTOP_0_RX_BIST_LANE_SEL Fld(2, 12, AC_MSKB1)
    #define REG_0100_DTOP_0_RX_MAC_BIST_LANE_SEL Fld(2, 14, AC_MSKB1)
#define REG_0104_DTOP_0 (HDMIRX_P0_PHY_DTOP_0_BASE + 0x904)
    #define REG_0104_DTOP_0_RX_BIST_LOCK_TH Fld(8, 0, AC_FULLB0)
    #define REG_0104_DTOP_0_RX_MAC_BIST_LOCK_TH Fld(8, 8, AC_FULLB1)
#define REG_0108_DTOP_0 (HDMIRX_P0_PHY_DTOP_0_BASE + 0x908)
    #define REG_0108_DTOP_0_RX_BIST_ERR_CNT Fld(16, 0, AC_FULLW10)
#define REG_010C_DTOP_0 (HDMIRX_P0_PHY_DTOP_0_BASE + 0x90C)
    #define REG_010C_DTOP_0_RX_MAC_BIST_ERR_CNT Fld(16, 0, AC_FULLW10)
#define REG_0110_DTOP_0 (HDMIRX_P0_PHY_DTOP_0_BASE + 0x910)
    #define REG_0110_DTOP_0_RX_BIST_HD_SYNC Fld(1, 0, AC_MSKB0)
    #define REG_0110_DTOP_0_RX_MAC_BIST_HD_SYNC Fld(1, 4, AC_MSKB0)
    #define REG_0110_DTOP_0_RX_MAC_BIST_EVER_ERR Fld(1, 8, AC_MSKB1)
#define REG_0140_DTOP_0 (HDMIRX_P0_PHY_DTOP_0_BASE + 0x940)
    #define REG_0140_DTOP_0_CKG_CLKO_FT_SEL Fld(2, 0, AC_MSKB0)
#define REG_0164_DTOP_0 (HDMIRX_P0_PHY_DTOP_0_BASE + 0x964)
    #define REG_0164_DTOP_0_LANE_AFIFO_SEL Fld(2, 0, AC_MSKB0)
#define REG_0168_DTOP_0 (HDMIRX_P0_PHY_DTOP_0_BASE + 0x968)
    #define REG_0168_DTOP_0_LANE_AFIFO_EVENT_FULL0 Fld(1, 0, AC_MSKB0)
    #define REG_0168_DTOP_0_LANE_AFIFO_EVENT_FULL1 Fld(1, 1, AC_MSKB0)
    #define REG_0168_DTOP_0_LANE_AFIFO_EVENT_FULL2 Fld(1, 2, AC_MSKB0)
    #define REG_0168_DTOP_0_LANE_AFIFO_EVENT_FULL3 Fld(1, 3, AC_MSKB0)
    #define REG_0168_DTOP_0_LANE_AFIFO_EVENT_EMPTY Fld(1, 4, AC_MSKB0)
    #define REG_0168_DTOP_0_LANE_AFIFO_DEBUG Fld(5, 8, AC_MSKB1)
#define REG_016C_DTOP_0 (HDMIRX_P0_PHY_DTOP_0_BASE + 0x96C)
    #define REG_016C_DTOP_0_LN_LTP_SET_L0_SEL_O Fld(2, 0, AC_MSKB0)
    #define REG_016C_DTOP_0_LN_LTP_SET_L1_SEL_O Fld(2, 2, AC_MSKB0)
    #define REG_016C_DTOP_0_LN_LTP_SET_L2_SEL_O Fld(2, 4, AC_MSKB0)
    #define REG_016C_DTOP_0_LN_LTP_SET_L3_SEL_O Fld(2, 6, AC_MSKB0)
    #define REG_016C_DTOP_0_NO_INPUT_DET_L0_SEL_O Fld(2, 8, AC_MSKB1)
    #define REG_016C_DTOP_0_NO_INPUT_DET_L1_SEL_O Fld(2, 10, AC_MSKB1)
    #define REG_016C_DTOP_0_NO_INPUT_DET_L2_SEL_O Fld(2, 12, AC_MSKB1)
    #define REG_016C_DTOP_0_NO_INPUT_DET_L3_SEL_O Fld(2, 14, AC_MSKB1)
#define REG_0170_DTOP_0 (HDMIRX_P0_PHY_DTOP_0_BASE + 0x970)
    #define REG_0170_DTOP_0_PHY_DATAIN_L0_SEL_O Fld(2, 0, AC_MSKB0)
    #define REG_0170_DTOP_0_PHY_DATAIN_L1_SEL_O Fld(2, 2, AC_MSKB0)
    #define REG_0170_DTOP_0_PHY_DATAIN_L2_SEL_O Fld(2, 4, AC_MSKB0)
    #define REG_0170_DTOP_0_PHY_DATAIN_L3_SEL_O Fld(2, 6, AC_MSKB0)
    #define REG_0170_DTOP_0_PS_KEEP_CHANNEL_L0_SEL_I Fld(2, 8, AC_MSKB1)
    #define REG_0170_DTOP_0_PS_KEEP_CHANNEL_L1_SEL_I Fld(2, 10, AC_MSKB1)
    #define REG_0170_DTOP_0_PS_KEEP_CHANNEL_L2_SEL_I Fld(2, 12, AC_MSKB1)
    #define REG_0170_DTOP_0_PS_KEEP_CHANNEL_L3_SEL_I Fld(2, 14, AC_MSKB1)
#define REG_0174_DTOP_0 (HDMIRX_P0_PHY_DTOP_0_BASE + 0x974)
    #define REG_0174_DTOP_0_SR_SSB_SYMBOL_LOCK_PHY_L0_SEL_I Fld(2, 0, AC_MSKB0)
    #define REG_0174_DTOP_0_SR_SSB_SYMBOL_LOCK_PHY_L1_SEL_I Fld(2, 2, AC_MSKB0)
    #define REG_0174_DTOP_0_SR_SSB_SYMBOL_LOCK_PHY_L2_SEL_I Fld(2, 4, AC_MSKB0)
    #define REG_0174_DTOP_0_SR_SSB_SYMBOL_LOCK_PHY_L3_SEL_I Fld(2, 6, AC_MSKB0)
#define REG_0180_DTOP_0 (HDMIRX_P0_PHY_DTOP_0_BASE + 0x980)
    #define REG_0180_DTOP_0_LANE_SWAP0 Fld(2, 0, AC_MSKB0)
    #define REG_0180_DTOP_0_LANE_SWAP1 Fld(2, 2, AC_MSKB0)
    #define REG_0180_DTOP_0_LANE_SWAP2 Fld(2, 4, AC_MSKB0)
    #define REG_0180_DTOP_0_LANE_SWAP3 Fld(2, 6, AC_MSKB0)
    #define REG_0180_DTOP_0_CKG_XTAL Fld(2, 8, AC_MSKB1)
    #define REG_0180_DTOP_0_CKG_MPLL Fld(2, 10, AC_MSKB1)
    #define REG_0180_DTOP_0_CKG_DVI_RAW Fld(2, 12, AC_MSKB1)
    #define REG_0180_DTOP_0_CKG_MPLL_SEL Fld(1, 14, AC_MSKB1)
    #define REG_0180_DTOP_0_LANE_SWAP_OV_EN Fld(1, 15, AC_MSKB1)
#define REG_0184_DTOP_0 (HDMIRX_P0_PHY_DTOP_0_BASE + 0x984)
    #define REG_0184_DTOP_0_CKG_CLKO_DATA_L0_1ST Fld(2, 0, AC_MSKB0)
    #define REG_0184_DTOP_0_CKG_CLKO_DATA_L1_1ST Fld(2, 2, AC_MSKB0)
    #define REG_0184_DTOP_0_CKG_CLKO_DATA_L2_1ST Fld(2, 4, AC_MSKB0)
    #define REG_0184_DTOP_0_CKG_CLKO_DATA_L3_1ST Fld(2, 6, AC_MSKB0)
    #define REG_0184_DTOP_0_CKG_CLKO_EDATA_L0_1ST Fld(2, 8, AC_MSKB1)
    #define REG_0184_DTOP_0_CKG_CLKO_EDATA_L1_1ST Fld(2, 10, AC_MSKB1)
    #define REG_0184_DTOP_0_CKG_CLKO_EDATA_L2_1ST Fld(2, 12, AC_MSKB1)
    #define REG_0184_DTOP_0_CKG_CLKO_EDATA_L3_1ST Fld(2, 14, AC_MSKB1)
#define REG_0188_DTOP_0 (HDMIRX_P0_PHY_DTOP_0_BASE + 0x988)
    #define REG_0188_DTOP_0_CKG_CLKO_DATA_L0_SWAP Fld(2, 0, AC_MSKB0)
    #define REG_0188_DTOP_0_CKG_CLKO_DATA_L1_SWAP Fld(2, 2, AC_MSKB0)
    #define REG_0188_DTOP_0_CKG_CLKO_DATA_L2_SWAP Fld(2, 4, AC_MSKB0)
    #define REG_0188_DTOP_0_CKG_CLKO_DATA_L3_SWAP Fld(2, 6, AC_MSKB0)
    #define REG_0188_DTOP_0_CKG_CLKO_EDATA_L0_SWAP Fld(2, 8, AC_MSKB1)
    #define REG_0188_DTOP_0_CKG_CLKO_EDATA_L1_SWAP Fld(2, 10, AC_MSKB1)
    #define REG_0188_DTOP_0_CKG_CLKO_EDATA_L2_SWAP Fld(2, 12, AC_MSKB1)
    #define REG_0188_DTOP_0_CKG_CLKO_EDATA_L3_SWAP Fld(2, 14, AC_MSKB1)
#define REG_018C_DTOP_0 (HDMIRX_P0_PHY_DTOP_0_BASE + 0x98C)
    #define REG_018C_DTOP_0_CKG_LCKDET_L0_SWAP Fld(2, 0, AC_MSKB0)
    #define REG_018C_DTOP_0_CKG_LCKDET_L1_SWAP Fld(2, 2, AC_MSKB0)
    #define REG_018C_DTOP_0_CKG_LCKDET_L2_SWAP Fld(2, 4, AC_MSKB0)
    #define REG_018C_DTOP_0_CKG_LCKDET_L3_SWAP Fld(2, 6, AC_MSKB0)
    #define REG_018C_DTOP_0_CKG_PLL_FB_L0_SWAP Fld(2, 8, AC_MSKB1)
    #define REG_018C_DTOP_0_CKG_PLL_FB_L1_SWAP Fld(2, 10, AC_MSKB1)
    #define REG_018C_DTOP_0_CKG_PLL_FB_L2_SWAP Fld(2, 12, AC_MSKB1)
    #define REG_018C_DTOP_0_CKG_PLL_FB_L3_SWAP Fld(2, 14, AC_MSKB1)
#define REG_0190_DTOP_0 (HDMIRX_P0_PHY_DTOP_0_BASE + 0x990)
    #define REG_0190_DTOP_0_CKG_CLKO_DATA_AF_LS_40 Fld(2, 0, AC_MSKB0)
    #define REG_0190_DTOP_0_CKG_CLKO_DATA_AF_LS_36 Fld(2, 2, AC_MSKB0)
    #define REG_0190_DTOP_0_CKG_TSTBUS_SEL Fld(3, 4, AC_MSKB0)
    #define REG_0190_DTOP_0_CLK_XTAL_DIV2_EN Fld(1, 8, AC_MSKB1)
    #define REG_0190_DTOP_0_EN_AUTO_EQ_SCAN_SYMBOL Fld(1, 9, AC_MSKB1)
    #define REG_0190_DTOP_0_ATOP_CLK_SYNTH_SEL Fld(1, 11, AC_MSKB1)
    #define REG_0190_DTOP_0_HD20_BIT_SEL Fld(1, 12, AC_MSKB1)
    #define REG_0190_DTOP_0_LINK_TRAIN_SRC_SEL Fld(1, 13, AC_MSKB1)
    #define REG_0190_DTOP_0_CKG_CLK_AF_LS_PHY_HD20 Fld(2, 14, AC_MSKB1)
#define REG_0194_DTOP_0 (HDMIRX_P0_PHY_DTOP_0_BASE + 0x994)
    #define REG_0194_DTOP_0_FIFO_DEPTH_SET Fld(3, 0, AC_MSKB0)
    #define REG_0194_DTOP_0_ERR_CNT_INV Fld(1, 3, AC_MSKB0)
    #define REG_0194_DTOP_0_HDMI14_20B_EN Fld(1, 4, AC_MSKB0)
    #define REG_0194_DTOP_0_FIFO_EVENT_SHIFT_EN Fld(1, 5, AC_MSKB0)
    #define REG_0194_DTOP_0_FIFO_SHIFT_SW_TRG Fld(1, 6, AC_MSKB0)
    #define REG_0194_DTOP_0_DATAE_INV_SEL Fld(1, 7, AC_MSKB0)
    #define REG_0194_DTOP_0_LANESYNC_FIFO_WR_PTR_RST Fld(8, 8, AC_FULLB1)
#define REG_0198_DTOP_0 (HDMIRX_P0_PHY_DTOP_0_BASE + 0x998)
    #define REG_0198_DTOP_0_LANE_REVERSE36 Fld(4, 8, AC_MSKB1)
    #define REG_0198_DTOP_0_HD20_HD21_SEL Fld(1, 12, AC_MSKB1)
    #define REG_0198_DTOP_0_CLK_20BIT_OUT Fld(1, 13, AC_MSKB1)
    #define REG_0198_DTOP_0_20BIT_OUT Fld(1, 14, AC_MSKB1)
    #define REG_0198_DTOP_0_36BIT_OUT Fld(1, 15, AC_MSKB1)
#define REG_019C_DTOP_0 (HDMIRX_P0_PHY_DTOP_0_BASE + 0x99C)
    #define REG_019C_DTOP_0_FIFO_START_RD_PT Fld(6, 0, AC_MSKB0)
    #define REG_019C_DTOP_0_RX_OUT_SEL Fld(2, 8, AC_MSKB1)
    #define REG_019C_DTOP_0_CLK_STABLE_RST_EN Fld(1, 11, AC_MSKB1)
    #define REG_019C_DTOP_0_WPTR_RST_VALUE Fld(3, 12, AC_MSKB1)
    #define REG_019C_DTOP_0_WPTR_RST_EVENT_CLR Fld(1, 15, AC_MSKB1)
#define REG_01A0_DTOP_0 (HDMIRX_P0_PHY_DTOP_0_BASE + 0x9A0)
    #define REG_01A0_DTOP_0_CKG_BR_DET_L0_SWAP Fld(2, 0, AC_MSKB0)
    #define REG_01A0_DTOP_0_CKG_BR_DET_L1_SWAP Fld(2, 2, AC_MSKB0)
    #define REG_01A0_DTOP_0_CKG_BR_DET_L2_SWAP Fld(2, 4, AC_MSKB0)
    #define REG_01A0_DTOP_0_CKG_BR_DET_L3_SWAP Fld(2, 6, AC_MSKB0)
    #define REG_01A0_DTOP_0_CKG_TMDS_FG Fld(2, 8, AC_MSKB1)
#define REG_01A4_DTOP_0 (HDMIRX_P0_PHY_DTOP_0_BASE + 0x9A4)
    #define REG_01A4_DTOP_0_BR_DET_SELECT_L0 Fld(2, 0, AC_MSKB0)
    #define REG_01A4_DTOP_0_BR_DET_SELECT_L1 Fld(2, 2, AC_MSKB0)
    #define REG_01A4_DTOP_0_BR_DET_SELECT_L2 Fld(2, 4, AC_MSKB0)
    #define REG_01A4_DTOP_0_BR_DET_SELECT_L3 Fld(2, 6, AC_MSKB0)
    #define REG_01A4_DTOP_0_LOCK_DET_SW_MODE Fld(2, 8, AC_MSKB1)
    #define REG_01A4_DTOP_0_LOCK_DET_SW_MODE_EN Fld(1, 11, AC_MSKB1)
    #define REG_01A4_DTOP_0_CLOCK_DET_SELECT Fld(2, 12, AC_MSKB1)
    #define REG_01A4_DTOP_0_CKG_CLKO_HD20_SWAP Fld(2, 14, AC_MSKB1)
#define REG_01A8_DTOP_0 (HDMIRX_P0_PHY_DTOP_0_BASE + 0x9A8)
    #define REG_01A8_DTOP_0_EN_DVI_CLK_DIV Fld(1, 0, AC_MSKB0)
    #define REG_01A8_DTOP_0_FIFO_FULL_RST_EN Fld(1, 4, AC_MSKB0)
    #define REG_01A8_DTOP_0_FIFO_EMPTY_RST_EN Fld(1, 5, AC_MSKB0)
    #define REG_01A8_DTOP_0_FIFO_FULL_EMPTY_FLAG_CLR Fld(1, 6, AC_MSKB0)
    #define REG_01A8_DTOP_0_FIFO_FULL_FLAG Fld(1, 8, AC_MSKB1)
    #define REG_01A8_DTOP_0_FIFO_EMPTY_FLAG Fld(1, 9, AC_MSKB1)
    #define REG_01A8_DTOP_0_ASYNC_FIFO_HW_EN Fld(1, 12, AC_MSKB1)
    #define REG_01A8_DTOP_0_8XTO36_DBG_SEL Fld(1, 13, AC_MSKB1)
#define REG_01AC_DTOP_0 (HDMIRX_P0_PHY_DTOP_0_BASE + 0x9AC)
    #define REG_01AC_DTOP_0_8XTOMAC_DRAM_DUMP_EN Fld(1, 0, AC_MSKB0)
    #define REG_01AC_DTOP_0_8XTOMAC_DRAM_DUMP_SEL Fld(2, 4, AC_MSKB0)
#define REG_01B0_DTOP_0 (HDMIRX_P0_PHY_DTOP_0_BASE + 0x9B0)
    #define REG_01B0_DTOP_0_CLK_STABLE_L0_SEL_O Fld(2, 0, AC_MSKB0)
    #define REG_01B0_DTOP_0_CLK_STABLE_L1_SEL_O Fld(2, 2, AC_MSKB0)
    #define REG_01B0_DTOP_0_CLK_STABLE_L2_SEL_O Fld(2, 4, AC_MSKB0)
    #define REG_01B0_DTOP_0_CLK_STABLE_L3_SEL_O Fld(2, 6, AC_MSKB0)
    #define REG_01B0_DTOP_0_CR_LOCK_FROM_PHY_L0_SEL_O Fld(2, 8, AC_MSKB1)
    #define REG_01B0_DTOP_0_CR_LOCK_FROM_PHY_L1_SEL_O Fld(2, 10, AC_MSKB1)
    #define REG_01B0_DTOP_0_CR_LOCK_FROM_PHY_L2_SEL_O Fld(2, 12, AC_MSKB1)
    #define REG_01B0_DTOP_0_CR_LOCK_FROM_PHY_L3_SEL_O Fld(2, 14, AC_MSKB1)
#define REG_01B4_DTOP_0 (HDMIRX_P0_PHY_DTOP_0_BASE + 0x9B4)
    #define REG_01B4_DTOP_0_HD20_SYMBOL_DETECT_L0_SEL_I Fld(2, 0, AC_MSKB0)
    #define REG_01B4_DTOP_0_HD20_SYMBOL_DETECT_L1_SEL_I Fld(2, 2, AC_MSKB0)
    #define REG_01B4_DTOP_0_HD20_SYMBOL_DETECT_L2_SEL_I Fld(2, 4, AC_MSKB0)
    #define REG_01B4_DTOP_0_HD20_SYMBOL_DETECT_L3_SEL_I Fld(2, 6, AC_MSKB0)
    #define REG_01B4_DTOP_0_HD20_SYMBOL_ERR_L0_SEL_I Fld(2, 8, AC_MSKB1)
    #define REG_01B4_DTOP_0_HD20_SYMBOL_ERR_L1_SEL_I Fld(2, 10, AC_MSKB1)
    #define REG_01B4_DTOP_0_HD20_SYMBOL_ERR_L2_SEL_I Fld(2, 12, AC_MSKB1)
    #define REG_01B4_DTOP_0_HD20_SYMBOL_ERR_L3_SEL_I Fld(2, 14, AC_MSKB1)
#define REG_01B8_DTOP_0 (HDMIRX_P0_PHY_DTOP_0_BASE + 0x9B8)
    #define REG_01B8_DTOP_0_HD20_WBDRY_RDY_L0_SEL_I Fld(2, 0, AC_MSKB0)
    #define REG_01B8_DTOP_0_HD20_WBDRY_RDY_L1_SEL_I Fld(2, 2, AC_MSKB0)
    #define REG_01B8_DTOP_0_HD20_WBDRY_RDY_L2_SEL_I Fld(2, 4, AC_MSKB0)
    #define REG_01B8_DTOP_0_HD20_WBDRY_RDY_L3_SEL_I Fld(2, 6, AC_MSKB0)
    #define REG_01B8_DTOP_0_LANE0_PHY2MAC_DATA_10B_0_SEL_O Fld(2, 8, AC_MSKB1)
    #define REG_01B8_DTOP_0_LANE1_PHY2MAC_DATA_10B_0_SEL_O Fld(2, 10, AC_MSKB1)
    #define REG_01B8_DTOP_0_LANE2_PHY2MAC_DATA_10B_0_SEL_O Fld(2, 12, AC_MSKB1)
    #define REG_01B8_DTOP_0_LANE3_PHY2MAC_DATA_10B_0_SEL_O Fld(2, 14, AC_MSKB1)
#define REG_01BC_DTOP_0 (HDMIRX_P0_PHY_DTOP_0_BASE + 0x9BC)
    #define REG_01BC_DTOP_0_LANE_LINK_QUALITY_ERROR_L0_SEL_I Fld(2, 0, AC_MSKB0)
    #define REG_01BC_DTOP_0_LANE_LINK_QUALITY_ERROR_L1_SEL_I Fld(2, 2, AC_MSKB0)
    #define REG_01BC_DTOP_0_LANE_LINK_QUALITY_ERROR_L2_SEL_I Fld(2, 4, AC_MSKB0)
    #define REG_01BC_DTOP_0_LANE_LINK_QUALITY_ERROR_L3_SEL_I Fld(2, 6, AC_MSKB0)
    #define REG_01BC_DTOP_0_LANE_LINK_QUALITY_ERROR_VALID_L0_SEL_I Fld(2, 8, AC_MSKB1)
    #define REG_01BC_DTOP_0_LANE_LINK_QUALITY_ERROR_VALID_L1_SEL_I Fld(2, 10, AC_MSKB1)
    #define REG_01BC_DTOP_0_LANE_LINK_QUALITY_ERROR_VALID_L2_SEL_I Fld(2, 12, AC_MSKB1)
    #define REG_01BC_DTOP_0_LANE_LINK_QUALITY_ERROR_VALID_L3_SEL_I Fld(2, 14, AC_MSKB1)
#define REG_01C0_DTOP_0 (HDMIRX_P0_PHY_DTOP_0_BASE + 0x9C0)
    #define REG_01C0_DTOP_0_RD_LANE_SWAP0 Fld(2, 0, AC_MSKB0)
    #define REG_01C0_DTOP_0_RD_LANE_SWAP1 Fld(2, 2, AC_MSKB0)
    #define REG_01C0_DTOP_0_RD_LANE_SWAP2 Fld(2, 4, AC_MSKB0)
    #define REG_01C0_DTOP_0_RD_LANE_SWAP3 Fld(2, 6, AC_MSKB0)
    #define REG_01C0_DTOP_0_RD_BR_MODE_OV Fld(4, 8, AC_MSKB1)
    #define REG_01C0_DTOP_0_RD_TMDS_RATE_OV Fld(1, 12, AC_MSKB1)
#define REG_01C4_DTOP_0 (HDMIRX_P0_PHY_DTOP_0_BASE + 0x9C4)
    #define REG_01C4_DTOP_0_RD_QUALITY_GOOD_OV_L0 Fld(1, 0, AC_MSKB0)
    #define REG_01C4_DTOP_0_RD_QUALITY_GOOD_OV_L1 Fld(1, 1, AC_MSKB0)
    #define REG_01C4_DTOP_0_RD_QUALITY_GOOD_OV_L2 Fld(1, 2, AC_MSKB0)
    #define REG_01C4_DTOP_0_RD_QUALITY_GOOD_OV_L3 Fld(1, 3, AC_MSKB0)
    #define REG_01C4_DTOP_0_RD_QUALITY_ENOUGH_OV_L0 Fld(1, 4, AC_MSKB0)
    #define REG_01C4_DTOP_0_RD_QUALITY_ENOUGH_OV_L1 Fld(1, 5, AC_MSKB0)
    #define REG_01C4_DTOP_0_RD_QUALITY_ENOUGH_OV_L2 Fld(1, 6, AC_MSKB0)
    #define REG_01C4_DTOP_0_RD_QUALITY_ENOUGH_OV_L3 Fld(1, 7, AC_MSKB0)
#define REG_01C8_DTOP_0 (HDMIRX_P0_PHY_DTOP_0_BASE + 0x9C8)
    #define REG_01C8_DTOP_0_CKG_CLKO_DATA_AF_LS_40_SEL Fld(2, 0, AC_MSKB0)
#define REG_01CC_DTOP_0 (HDMIRX_P0_PHY_DTOP_0_BASE + 0x9CC)
    #define REG_01CC_DTOP_0_HDMIRX_PHY_TSTBUS_SEL Fld(2, 0, AC_MSKB0)
#define REG_01D0_DTOP_0 (HDMIRX_P0_PHY_DTOP_0_BASE + 0x9D0)
    #define REG_01D0_DTOP_0_HDMIRX_PHY_TSTBUS_MASK_0 Fld(16, 0, AC_FULLW10)
#define REG_01D4_DTOP_0 (HDMIRX_P0_PHY_DTOP_0_BASE + 0x9D4)
    #define REG_01D4_DTOP_0_HDMIRX_PHY_TSTBUS_MASK_1 Fld(16, 0, AC_FULLW10)
#define REG_01D8_DTOP_0 (HDMIRX_P0_PHY_DTOP_0_BASE + 0x9D8)
    #define REG_01D8_DTOP_0_HDMIRX_PHY_CKGEN_TST_OUT_SEL Fld(2, 0, AC_MSKB0)
    #define REG_01D8_DTOP_0_HDMIRX_PHY_CKGEN_TST_OUT_MASK Fld(1, 4, AC_MSKB0)
#define REG_01DC_DTOP_0 (HDMIRX_P0_PHY_DTOP_0_BASE + 0x9DC)
    #define REG_01DC_DTOP_0_HDMIRX_PHY_IRQ_FINAL_STATUS_0 Fld(4, 0, AC_MSKB0)
#define REG_01E0_DTOP_0 (HDMIRX_P0_PHY_DTOP_0_BASE + 0x9E0)
    #define REG_01E0_DTOP_0_HDMIRX_PHY_IRQ_STATUS_0 Fld(4, 0, AC_MSKB0)
    #define REG_01E0_DTOP_0_HDMIRX_PHY_IRQ_MASK_0 Fld(4, 4, AC_MSKB0)
    #define REG_01E0_DTOP_0_HDMIRX_PHY_IRQ_FORCE_0 Fld(4, 8, AC_MSKB1)
    #define REG_01E0_DTOP_0_HDMIRX_PHY_IRQ_CLR_0 Fld(4, 12, AC_MSKB1)
#define REG_01E4_DTOP_0 (HDMIRX_P0_PHY_DTOP_0_BASE + 0x9E4)
    #define REG_01E4_DTOP_0_HDMIRX_PHY_IRQ_FINAL_STATUS_1 Fld(4, 0, AC_MSKB0)
#define REG_01E8_DTOP_0 (HDMIRX_P0_PHY_DTOP_0_BASE + 0x9E8)
    #define REG_01E8_DTOP_0_HDMIRX_PHY_IRQ_STATUS_1 Fld(4, 0, AC_MSKB0)
    #define REG_01E8_DTOP_0_HDMIRX_PHY_IRQ_MASK_1 Fld(4, 4, AC_MSKB0)
    #define REG_01E8_DTOP_0_HDMIRX_PHY_IRQ_FORCE_1 Fld(4, 8, AC_MSKB1)
    #define REG_01E8_DTOP_0_HDMIRX_PHY_IRQ_CLR_1 Fld(4, 12, AC_MSKB1)
#define REG_01F4_DTOP_0 (HDMIRX_P0_PHY_DTOP_0_BASE + 0x9F4)
    #define REG_01F4_DTOP_0_PWS_LANE0_SEL_I Fld(2, 0, AC_MSKB0)
    #define REG_01F4_DTOP_0_PWS_LANE1_SEL_I Fld(2, 2, AC_MSKB0)
    #define REG_01F4_DTOP_0_PWS_LANE2_SEL_I Fld(2, 4, AC_MSKB0)
    #define REG_01F4_DTOP_0_PWS_LANE3_SEL_I Fld(2, 6, AC_MSKB0)
#define REG_01F8_DTOP_0 (HDMIRX_P0_PHY_DTOP_0_BASE + 0x9F8)
    #define REG_01F8_DTOP_0_LT_SCDC_LANE0_SEL_O Fld(2, 8, AC_MSKB1)
    #define REG_01F8_DTOP_0_LT_SCDC_LANE1_SEL_O Fld(2, 10, AC_MSKB1)
    #define REG_01F8_DTOP_0_LT_SCDC_LANE2_SEL_O Fld(2, 12, AC_MSKB1)
    #define REG_01F8_DTOP_0_LT_SCDC_LANE3_SEL_O Fld(2, 14, AC_MSKB1)
#define REG_01FC_DTOP_0 (HDMIRX_P0_PHY_DTOP_0_BASE + 0x9FC)
    #define REG_01FC_DTOP_0_MPI_LANE0_SEL_I Fld(2, 0, AC_MSKB0)
    #define REG_01FC_DTOP_0_MPI_LANE1_SEL_I Fld(2, 2, AC_MSKB0)
    #define REG_01FC_DTOP_0_MPI_LANE2_SEL_I Fld(2, 4, AC_MSKB0)
    #define REG_01FC_DTOP_0_MPI_LANE3_SEL_I Fld(2, 6, AC_MSKB0)
    #define REG_01FC_DTOP_0_MPI_LANE0_SEL_O Fld(2, 8, AC_MSKB1)
    #define REG_01FC_DTOP_0_MPI_LANE1_SEL_O Fld(2, 10, AC_MSKB1)
    #define REG_01FC_DTOP_0_MPI_LANE2_SEL_O Fld(2, 12, AC_MSKB1)
    #define REG_01FC_DTOP_0_MPI_LANE3_SEL_O Fld(2, 14, AC_MSKB1)

