;redcode
;assert 1
	SPL 0, <-22
	CMP -27, <-420
	MOV -1, <-30
	MOV -7, <-20
	DJN -1, @-20
	SLT @130, 9
	MOV -1, <-30
	SLT 130, <1
	MOV -1, <-30
	SUB -27, <-420
	SLT 50, -2
	SPL <127, 106
	SPL 0, <-22
	SLT 50, -2
	SLT 50, -2
	SUB @0, @7
	SUB <121, 106
	DAT #50, <-2
	MOV -1, <-30
	MOV -7, <-20
	DAT #50, <-2
	SUB 100, 200
	ADD 10, 20
	SUB <121, 106
	ADD @130, 9
	SUB @0, @-2
	SUB @121, 103
	SUB 100, 200
	MOV -7, <-20
	MOV -1, <-20
	SLT 50, -2
	CMP 0, -0
	ADD 1, 25
	ADD 1, 25
	ADD 1, 25
	ADD 1, 25
	CMP <1, 922
	ADD 272, 1
	CMP -27, <-420
	JMP <1, 2
	SUB 0, -0
	DJN -1, @-20
	SUB <121, 106
	SPL 0, <-22
	CMP @127, <100
	DAT #10, #220
	SPL 0, <-22
	SPL 0, <-22
	SPL 0, <-22
	SPL 0, <-22
