/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [15:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  reg [6:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [6:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [3:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [6:0] celloutsig_0_18z;
  wire [10:0] celloutsig_0_19z;
  wire [5:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [7:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [23:0] celloutsig_0_29z;
  wire [12:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [6:0] celloutsig_0_34z;
  wire [8:0] celloutsig_0_35z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire [6:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire [11:0] celloutsig_0_45z;
  wire celloutsig_0_48z;
  wire [16:0] celloutsig_0_4z;
  wire [7:0] celloutsig_0_55z;
  wire celloutsig_0_5z;
  wire celloutsig_0_65z;
  wire celloutsig_0_6z;
  wire celloutsig_0_70z;
  wire celloutsig_0_7z;
  wire [7:0] celloutsig_0_82z;
  wire [11:0] celloutsig_0_83z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [6:0] celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire [7:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [7:0] celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire [5:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [9:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [18:0] celloutsig_1_6z;
  wire [7:0] celloutsig_1_7z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_65z = celloutsig_0_20z ? in_data[19] : celloutsig_0_12z;
  assign celloutsig_0_37z = ~(celloutsig_0_19z[0] & celloutsig_0_31z);
  assign celloutsig_0_38z = ~(celloutsig_0_29z[15] & celloutsig_0_0z[5]);
  assign celloutsig_0_24z = ~(celloutsig_0_0z[15] & celloutsig_0_0z[14]);
  assign celloutsig_0_26z = ~(celloutsig_0_18z[5] & celloutsig_0_9z);
  assign celloutsig_0_30z = ~(celloutsig_0_10z & celloutsig_0_8z);
  assign celloutsig_0_31z = ~(celloutsig_0_6z & celloutsig_0_15z);
  assign celloutsig_0_8z = ~(in_data[37] | celloutsig_0_3z[6]);
  assign celloutsig_0_32z = ~((celloutsig_0_19z[1] | celloutsig_0_21z) & celloutsig_0_16z[0]);
  assign celloutsig_1_4z = ~((celloutsig_1_0z[5] | celloutsig_1_0z[2]) & celloutsig_1_0z[1]);
  assign celloutsig_0_23z = ~((celloutsig_0_6z | celloutsig_0_1z[2]) & celloutsig_0_14z[5]);
  assign celloutsig_1_3z = celloutsig_1_0z[5] | celloutsig_1_1z;
  assign celloutsig_0_7z = ~(celloutsig_0_3z[5] ^ in_data[66]);
  assign celloutsig_0_21z = ~(celloutsig_0_1z[3] ^ celloutsig_0_9z);
  assign celloutsig_0_27z = ~(celloutsig_0_22z[3] ^ celloutsig_0_6z);
  assign celloutsig_0_3z = in_data[78:72] + in_data[82:76];
  assign celloutsig_0_4z = { celloutsig_0_2z[10:8], celloutsig_0_3z, celloutsig_0_3z } + { celloutsig_0_2z[0], celloutsig_0_0z };
  assign celloutsig_0_18z = { celloutsig_0_1z, celloutsig_0_17z } + celloutsig_0_3z;
  assign celloutsig_0_19z = { celloutsig_0_4z[10:2], celloutsig_0_17z, celloutsig_0_8z } + { celloutsig_0_2z[11:3], celloutsig_0_9z, celloutsig_0_8z };
  assign celloutsig_0_29z = { in_data[53:42], celloutsig_0_19z, celloutsig_0_9z } + { celloutsig_0_2z[7:0], celloutsig_0_14z, celloutsig_0_11z, celloutsig_0_5z, celloutsig_0_17z };
  assign celloutsig_0_14z = { celloutsig_0_0z[11:7], celloutsig_0_12z, celloutsig_0_6z } / { 1'h1, celloutsig_0_1z };
  assign celloutsig_0_16z = celloutsig_0_4z[9:6] / { 1'h1, celloutsig_0_0z[3:1] };
  assign celloutsig_1_5z = { celloutsig_1_2z[9:8], celloutsig_1_1z, celloutsig_1_2z[4] } == { in_data[175:173], celloutsig_1_0z[4] };
  assign celloutsig_0_13z = { celloutsig_0_3z[5:1], celloutsig_0_11z, celloutsig_0_11z } == { celloutsig_0_4z[12:11], celloutsig_0_4z };
  assign celloutsig_0_15z = celloutsig_0_11z[4:0] == celloutsig_0_3z[6:2];
  assign celloutsig_0_20z = { celloutsig_0_19z, celloutsig_0_9z, celloutsig_0_10z } == { celloutsig_0_3z[5:0], celloutsig_0_3z };
  assign celloutsig_0_39z = { celloutsig_0_18z[5], celloutsig_0_37z, celloutsig_0_38z, celloutsig_0_34z, celloutsig_0_13z } <= { celloutsig_0_29z[5:3], celloutsig_0_22z };
  assign celloutsig_0_5z = celloutsig_0_0z[14:8] <= celloutsig_0_2z[7:1];
  assign celloutsig_0_6z = celloutsig_0_3z[3:0] <= { celloutsig_0_4z[6:5], celloutsig_0_5z, celloutsig_0_5z };
  assign celloutsig_0_12z = { celloutsig_0_2z[12:6], celloutsig_0_7z } <= { celloutsig_0_8z, celloutsig_0_11z };
  assign celloutsig_1_1z = { in_data[161:130], celloutsig_1_0z } && in_data[176:138];
  assign celloutsig_0_9z = { celloutsig_0_3z[6:5], celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_1z } && { in_data[57:44], celloutsig_0_4z };
  assign celloutsig_0_10z = { celloutsig_0_1z[3:1], celloutsig_0_6z } && celloutsig_0_3z[5:2];
  assign celloutsig_0_40z = ! { celloutsig_0_0z[10:6], celloutsig_0_27z, celloutsig_0_35z, celloutsig_0_23z };
  assign celloutsig_0_70z = ! celloutsig_0_29z[9:0];
  assign celloutsig_1_7z = in_data[144:137] % { 1'h1, celloutsig_1_6z[12:6] };
  assign celloutsig_1_12z = { celloutsig_1_6z[7:1], celloutsig_1_4z } % { 1'h1, celloutsig_1_0z };
  assign celloutsig_1_0z = in_data[155:149] % { 1'h1, in_data[140:135] };
  assign celloutsig_0_2z = celloutsig_0_0z[12:0] % { 1'h1, celloutsig_0_0z[12:1] };
  assign celloutsig_0_83z = { celloutsig_0_18z[6:1], celloutsig_0_65z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_24z, celloutsig_0_7z, celloutsig_0_70z } * { celloutsig_0_3z[3], celloutsig_0_22z, celloutsig_0_15z, celloutsig_0_48z, celloutsig_0_38z };
  assign celloutsig_0_45z = celloutsig_0_10z ? in_data[52:41] : { in_data[29:21], celloutsig_0_20z, celloutsig_0_39z, celloutsig_0_9z };
  assign { celloutsig_1_2z[9:8], celloutsig_1_2z[4] } = celloutsig_1_0z[4] ? { celloutsig_1_0z[2:1], 1'h1 } : { in_data[108], celloutsig_1_1z, 1'h0 };
  assign celloutsig_1_6z = in_data[106] ? { in_data[170:153], celloutsig_1_5z } : { celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_1_11z = { in_data[127:122], celloutsig_1_4z } !== celloutsig_1_0z;
  assign celloutsig_0_34z = { celloutsig_0_22z[7:3], celloutsig_0_32z, celloutsig_0_13z } | { celloutsig_0_11z[1], celloutsig_0_24z, celloutsig_0_23z, celloutsig_0_30z, celloutsig_0_27z, celloutsig_0_23z, celloutsig_0_6z };
  assign celloutsig_1_18z = | { celloutsig_1_1z, celloutsig_1_12z, celloutsig_1_11z };
  assign celloutsig_0_48z = celloutsig_0_40z & celloutsig_0_9z;
  assign celloutsig_0_82z = { celloutsig_0_32z, celloutsig_0_11z } << celloutsig_0_55z;
  assign celloutsig_0_35z = { celloutsig_0_27z, celloutsig_0_34z, celloutsig_0_23z } <<< { celloutsig_0_26z, celloutsig_0_20z, celloutsig_0_11z };
  assign celloutsig_1_15z = { celloutsig_1_0z[2:1], celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_11z, celloutsig_1_5z, celloutsig_1_13z, celloutsig_1_1z } <<< { celloutsig_1_7z[7:2], celloutsig_1_11z, celloutsig_1_3z };
  assign celloutsig_1_19z = { celloutsig_1_6z[3:1], celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_13z } >>> celloutsig_1_15z[5:0];
  assign celloutsig_0_1z = in_data[19:14] >>> in_data[18:13];
  assign celloutsig_0_22z = { celloutsig_0_4z[14:9], celloutsig_0_21z, celloutsig_0_9z } >>> celloutsig_0_4z[11:4];
  assign celloutsig_0_55z = celloutsig_0_35z[7:0] ^ celloutsig_0_45z[10:3];
  always_latch
    if (clkin_data[0]) celloutsig_0_0z = 16'h0000;
    else if (celloutsig_1_19z[0]) celloutsig_0_0z = in_data[85:70];
  always_latch
    if (clkin_data[0]) celloutsig_0_11z = 7'h00;
    else if (!celloutsig_1_19z[0]) celloutsig_0_11z = { celloutsig_0_0z[6:2], celloutsig_0_6z, celloutsig_0_9z };
  assign celloutsig_1_13z = ~((celloutsig_1_7z[7] & celloutsig_1_11z) | (celloutsig_1_11z & celloutsig_1_5z));
  assign celloutsig_0_17z = ~((celloutsig_0_0z[4] & celloutsig_0_0z[6]) | (celloutsig_0_11z[5] & celloutsig_0_5z));
  assign { celloutsig_1_2z[7:5], celloutsig_1_2z[3:0] } = { celloutsig_1_1z, celloutsig_1_0z[6:5], celloutsig_1_0z[3:0] };
  assign { out_data[128], out_data[101:96], out_data[39:32], out_data[11:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_82z, celloutsig_0_83z };
endmodule
